
BLUEPILL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000085cc  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000494  080086e0  080086e0  000096e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008b74  08008b74  0000a1d8  2**0
                  CONTENTS
  4 .ARM          00000008  08008b74  08008b74  00009b74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008b7c  08008b7c  0000a1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008b7c  08008b7c  00009b7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008b80  08008b80  00009b80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  08008b84  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000288  200001d8  08008d5c  0000a1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000460  08008d5c  0000a460  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d6f5  00000000  00000000  0000a201  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000241c  00000000  00000000  000178f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000dc0  00000000  00000000  00019d18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000aa4  00000000  00000000  0001aad8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019767  00000000  00000000  0001b57c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000105ae  00000000  00000000  00034ce3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000910dc  00000000  00000000  00045291  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d636d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004df8  00000000  00000000  000d63b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  000db1a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d8 	.word	0x200001d8
 800012c:	00000000 	.word	0x00000000
 8000130:	080086c4 	.word	0x080086c4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001dc 	.word	0x200001dc
 800014c:	080086c4 	.word	0x080086c4

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_fmul>:
 8000160:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000164:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000168:	bf1e      	ittt	ne
 800016a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800016e:	ea92 0f0c 	teqne	r2, ip
 8000172:	ea93 0f0c 	teqne	r3, ip
 8000176:	d06f      	beq.n	8000258 <__aeabi_fmul+0xf8>
 8000178:	441a      	add	r2, r3
 800017a:	ea80 0c01 	eor.w	ip, r0, r1
 800017e:	0240      	lsls	r0, r0, #9
 8000180:	bf18      	it	ne
 8000182:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000186:	d01e      	beq.n	80001c6 <__aeabi_fmul+0x66>
 8000188:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800018c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000190:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000194:	fba0 3101 	umull	r3, r1, r0, r1
 8000198:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 800019c:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80001a0:	bf3e      	ittt	cc
 80001a2:	0049      	lslcc	r1, r1, #1
 80001a4:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80001a8:	005b      	lslcc	r3, r3, #1
 80001aa:	ea40 0001 	orr.w	r0, r0, r1
 80001ae:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80001b2:	2afd      	cmp	r2, #253	@ 0xfd
 80001b4:	d81d      	bhi.n	80001f2 <__aeabi_fmul+0x92>
 80001b6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80001ba:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001be:	bf08      	it	eq
 80001c0:	f020 0001 	biceq.w	r0, r0, #1
 80001c4:	4770      	bx	lr
 80001c6:	f090 0f00 	teq	r0, #0
 80001ca:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80001ce:	bf08      	it	eq
 80001d0:	0249      	lsleq	r1, r1, #9
 80001d2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80001d6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80001da:	3a7f      	subs	r2, #127	@ 0x7f
 80001dc:	bfc2      	ittt	gt
 80001de:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80001e2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80001e6:	4770      	bxgt	lr
 80001e8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80001ec:	f04f 0300 	mov.w	r3, #0
 80001f0:	3a01      	subs	r2, #1
 80001f2:	dc5d      	bgt.n	80002b0 <__aeabi_fmul+0x150>
 80001f4:	f112 0f19 	cmn.w	r2, #25
 80001f8:	bfdc      	itt	le
 80001fa:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 80001fe:	4770      	bxle	lr
 8000200:	f1c2 0200 	rsb	r2, r2, #0
 8000204:	0041      	lsls	r1, r0, #1
 8000206:	fa21 f102 	lsr.w	r1, r1, r2
 800020a:	f1c2 0220 	rsb	r2, r2, #32
 800020e:	fa00 fc02 	lsl.w	ip, r0, r2
 8000212:	ea5f 0031 	movs.w	r0, r1, rrx
 8000216:	f140 0000 	adc.w	r0, r0, #0
 800021a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800021e:	bf08      	it	eq
 8000220:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000224:	4770      	bx	lr
 8000226:	f092 0f00 	teq	r2, #0
 800022a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800022e:	bf02      	ittt	eq
 8000230:	0040      	lsleq	r0, r0, #1
 8000232:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000236:	3a01      	subeq	r2, #1
 8000238:	d0f9      	beq.n	800022e <__aeabi_fmul+0xce>
 800023a:	ea40 000c 	orr.w	r0, r0, ip
 800023e:	f093 0f00 	teq	r3, #0
 8000242:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000246:	bf02      	ittt	eq
 8000248:	0049      	lsleq	r1, r1, #1
 800024a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800024e:	3b01      	subeq	r3, #1
 8000250:	d0f9      	beq.n	8000246 <__aeabi_fmul+0xe6>
 8000252:	ea41 010c 	orr.w	r1, r1, ip
 8000256:	e78f      	b.n	8000178 <__aeabi_fmul+0x18>
 8000258:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800025c:	ea92 0f0c 	teq	r2, ip
 8000260:	bf18      	it	ne
 8000262:	ea93 0f0c 	teqne	r3, ip
 8000266:	d00a      	beq.n	800027e <__aeabi_fmul+0x11e>
 8000268:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 800026c:	bf18      	it	ne
 800026e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000272:	d1d8      	bne.n	8000226 <__aeabi_fmul+0xc6>
 8000274:	ea80 0001 	eor.w	r0, r0, r1
 8000278:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f090 0f00 	teq	r0, #0
 8000282:	bf17      	itett	ne
 8000284:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000288:	4608      	moveq	r0, r1
 800028a:	f091 0f00 	teqne	r1, #0
 800028e:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000292:	d014      	beq.n	80002be <__aeabi_fmul+0x15e>
 8000294:	ea92 0f0c 	teq	r2, ip
 8000298:	d101      	bne.n	800029e <__aeabi_fmul+0x13e>
 800029a:	0242      	lsls	r2, r0, #9
 800029c:	d10f      	bne.n	80002be <__aeabi_fmul+0x15e>
 800029e:	ea93 0f0c 	teq	r3, ip
 80002a2:	d103      	bne.n	80002ac <__aeabi_fmul+0x14c>
 80002a4:	024b      	lsls	r3, r1, #9
 80002a6:	bf18      	it	ne
 80002a8:	4608      	movne	r0, r1
 80002aa:	d108      	bne.n	80002be <__aeabi_fmul+0x15e>
 80002ac:	ea80 0001 	eor.w	r0, r0, r1
 80002b0:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80002b4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80002b8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80002bc:	4770      	bx	lr
 80002be:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80002c2:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80002c6:	4770      	bx	lr

080002c8 <__aeabi_drsub>:
 80002c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002cc:	e002      	b.n	80002d4 <__adddf3>
 80002ce:	bf00      	nop

080002d0 <__aeabi_dsub>:
 80002d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002d4 <__adddf3>:
 80002d4:	b530      	push	{r4, r5, lr}
 80002d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002de:	ea94 0f05 	teq	r4, r5
 80002e2:	bf08      	it	eq
 80002e4:	ea90 0f02 	teqeq	r0, r2
 80002e8:	bf1f      	itttt	ne
 80002ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002fa:	f000 80e2 	beq.w	80004c2 <__adddf3+0x1ee>
 80002fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000302:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000306:	bfb8      	it	lt
 8000308:	426d      	neglt	r5, r5
 800030a:	dd0c      	ble.n	8000326 <__adddf3+0x52>
 800030c:	442c      	add	r4, r5
 800030e:	ea80 0202 	eor.w	r2, r0, r2
 8000312:	ea81 0303 	eor.w	r3, r1, r3
 8000316:	ea82 0000 	eor.w	r0, r2, r0
 800031a:	ea83 0101 	eor.w	r1, r3, r1
 800031e:	ea80 0202 	eor.w	r2, r0, r2
 8000322:	ea81 0303 	eor.w	r3, r1, r3
 8000326:	2d36      	cmp	r5, #54	@ 0x36
 8000328:	bf88      	it	hi
 800032a:	bd30      	pophi	{r4, r5, pc}
 800032c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000330:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000334:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000338:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800033c:	d002      	beq.n	8000344 <__adddf3+0x70>
 800033e:	4240      	negs	r0, r0
 8000340:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000344:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000348:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800034c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000350:	d002      	beq.n	8000358 <__adddf3+0x84>
 8000352:	4252      	negs	r2, r2
 8000354:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000358:	ea94 0f05 	teq	r4, r5
 800035c:	f000 80a7 	beq.w	80004ae <__adddf3+0x1da>
 8000360:	f1a4 0401 	sub.w	r4, r4, #1
 8000364:	f1d5 0e20 	rsbs	lr, r5, #32
 8000368:	db0d      	blt.n	8000386 <__adddf3+0xb2>
 800036a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800036e:	fa22 f205 	lsr.w	r2, r2, r5
 8000372:	1880      	adds	r0, r0, r2
 8000374:	f141 0100 	adc.w	r1, r1, #0
 8000378:	fa03 f20e 	lsl.w	r2, r3, lr
 800037c:	1880      	adds	r0, r0, r2
 800037e:	fa43 f305 	asr.w	r3, r3, r5
 8000382:	4159      	adcs	r1, r3
 8000384:	e00e      	b.n	80003a4 <__adddf3+0xd0>
 8000386:	f1a5 0520 	sub.w	r5, r5, #32
 800038a:	f10e 0e20 	add.w	lr, lr, #32
 800038e:	2a01      	cmp	r2, #1
 8000390:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000394:	bf28      	it	cs
 8000396:	f04c 0c02 	orrcs.w	ip, ip, #2
 800039a:	fa43 f305 	asr.w	r3, r3, r5
 800039e:	18c0      	adds	r0, r0, r3
 80003a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a8:	d507      	bpl.n	80003ba <__adddf3+0xe6>
 80003aa:	f04f 0e00 	mov.w	lr, #0
 80003ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80003b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80003ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003be:	d31b      	bcc.n	80003f8 <__adddf3+0x124>
 80003c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003c4:	d30c      	bcc.n	80003e0 <__adddf3+0x10c>
 80003c6:	0849      	lsrs	r1, r1, #1
 80003c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80003cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d0:	f104 0401 	add.w	r4, r4, #1
 80003d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003dc:	f080 809a 	bcs.w	8000514 <__adddf3+0x240>
 80003e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003e4:	bf08      	it	eq
 80003e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003ea:	f150 0000 	adcs.w	r0, r0, #0
 80003ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003f2:	ea41 0105 	orr.w	r1, r1, r5
 80003f6:	bd30      	pop	{r4, r5, pc}
 80003f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003fc:	4140      	adcs	r0, r0
 80003fe:	eb41 0101 	adc.w	r1, r1, r1
 8000402:	3c01      	subs	r4, #1
 8000404:	bf28      	it	cs
 8000406:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800040a:	d2e9      	bcs.n	80003e0 <__adddf3+0x10c>
 800040c:	f091 0f00 	teq	r1, #0
 8000410:	bf04      	itt	eq
 8000412:	4601      	moveq	r1, r0
 8000414:	2000      	moveq	r0, #0
 8000416:	fab1 f381 	clz	r3, r1
 800041a:	bf08      	it	eq
 800041c:	3320      	addeq	r3, #32
 800041e:	f1a3 030b 	sub.w	r3, r3, #11
 8000422:	f1b3 0220 	subs.w	r2, r3, #32
 8000426:	da0c      	bge.n	8000442 <__adddf3+0x16e>
 8000428:	320c      	adds	r2, #12
 800042a:	dd08      	ble.n	800043e <__adddf3+0x16a>
 800042c:	f102 0c14 	add.w	ip, r2, #20
 8000430:	f1c2 020c 	rsb	r2, r2, #12
 8000434:	fa01 f00c 	lsl.w	r0, r1, ip
 8000438:	fa21 f102 	lsr.w	r1, r1, r2
 800043c:	e00c      	b.n	8000458 <__adddf3+0x184>
 800043e:	f102 0214 	add.w	r2, r2, #20
 8000442:	bfd8      	it	le
 8000444:	f1c2 0c20 	rsble	ip, r2, #32
 8000448:	fa01 f102 	lsl.w	r1, r1, r2
 800044c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000450:	bfdc      	itt	le
 8000452:	ea41 010c 	orrle.w	r1, r1, ip
 8000456:	4090      	lslle	r0, r2
 8000458:	1ae4      	subs	r4, r4, r3
 800045a:	bfa2      	ittt	ge
 800045c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000460:	4329      	orrge	r1, r5
 8000462:	bd30      	popge	{r4, r5, pc}
 8000464:	ea6f 0404 	mvn.w	r4, r4
 8000468:	3c1f      	subs	r4, #31
 800046a:	da1c      	bge.n	80004a6 <__adddf3+0x1d2>
 800046c:	340c      	adds	r4, #12
 800046e:	dc0e      	bgt.n	800048e <__adddf3+0x1ba>
 8000470:	f104 0414 	add.w	r4, r4, #20
 8000474:	f1c4 0220 	rsb	r2, r4, #32
 8000478:	fa20 f004 	lsr.w	r0, r0, r4
 800047c:	fa01 f302 	lsl.w	r3, r1, r2
 8000480:	ea40 0003 	orr.w	r0, r0, r3
 8000484:	fa21 f304 	lsr.w	r3, r1, r4
 8000488:	ea45 0103 	orr.w	r1, r5, r3
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	f1c4 040c 	rsb	r4, r4, #12
 8000492:	f1c4 0220 	rsb	r2, r4, #32
 8000496:	fa20 f002 	lsr.w	r0, r0, r2
 800049a:	fa01 f304 	lsl.w	r3, r1, r4
 800049e:	ea40 0003 	orr.w	r0, r0, r3
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	fa21 f004 	lsr.w	r0, r1, r4
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	f094 0f00 	teq	r4, #0
 80004b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004b6:	bf06      	itte	eq
 80004b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004bc:	3401      	addeq	r4, #1
 80004be:	3d01      	subne	r5, #1
 80004c0:	e74e      	b.n	8000360 <__adddf3+0x8c>
 80004c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004c6:	bf18      	it	ne
 80004c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004cc:	d029      	beq.n	8000522 <__adddf3+0x24e>
 80004ce:	ea94 0f05 	teq	r4, r5
 80004d2:	bf08      	it	eq
 80004d4:	ea90 0f02 	teqeq	r0, r2
 80004d8:	d005      	beq.n	80004e6 <__adddf3+0x212>
 80004da:	ea54 0c00 	orrs.w	ip, r4, r0
 80004de:	bf04      	itt	eq
 80004e0:	4619      	moveq	r1, r3
 80004e2:	4610      	moveq	r0, r2
 80004e4:	bd30      	pop	{r4, r5, pc}
 80004e6:	ea91 0f03 	teq	r1, r3
 80004ea:	bf1e      	ittt	ne
 80004ec:	2100      	movne	r1, #0
 80004ee:	2000      	movne	r0, #0
 80004f0:	bd30      	popne	{r4, r5, pc}
 80004f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004f6:	d105      	bne.n	8000504 <__adddf3+0x230>
 80004f8:	0040      	lsls	r0, r0, #1
 80004fa:	4149      	adcs	r1, r1
 80004fc:	bf28      	it	cs
 80004fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000502:	bd30      	pop	{r4, r5, pc}
 8000504:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000508:	bf3c      	itt	cc
 800050a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800050e:	bd30      	popcc	{r4, r5, pc}
 8000510:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000514:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000518:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800051c:	f04f 0000 	mov.w	r0, #0
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000526:	bf1a      	itte	ne
 8000528:	4619      	movne	r1, r3
 800052a:	4610      	movne	r0, r2
 800052c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000530:	bf1c      	itt	ne
 8000532:	460b      	movne	r3, r1
 8000534:	4602      	movne	r2, r0
 8000536:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800053a:	bf06      	itte	eq
 800053c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000540:	ea91 0f03 	teqeq	r1, r3
 8000544:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	bf00      	nop

0800054c <__aeabi_ui2d>:
 800054c:	f090 0f00 	teq	r0, #0
 8000550:	bf04      	itt	eq
 8000552:	2100      	moveq	r1, #0
 8000554:	4770      	bxeq	lr
 8000556:	b530      	push	{r4, r5, lr}
 8000558:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800055c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000560:	f04f 0500 	mov.w	r5, #0
 8000564:	f04f 0100 	mov.w	r1, #0
 8000568:	e750      	b.n	800040c <__adddf3+0x138>
 800056a:	bf00      	nop

0800056c <__aeabi_i2d>:
 800056c:	f090 0f00 	teq	r0, #0
 8000570:	bf04      	itt	eq
 8000572:	2100      	moveq	r1, #0
 8000574:	4770      	bxeq	lr
 8000576:	b530      	push	{r4, r5, lr}
 8000578:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800057c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000580:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000584:	bf48      	it	mi
 8000586:	4240      	negmi	r0, r0
 8000588:	f04f 0100 	mov.w	r1, #0
 800058c:	e73e      	b.n	800040c <__adddf3+0x138>
 800058e:	bf00      	nop

08000590 <__aeabi_f2d>:
 8000590:	0042      	lsls	r2, r0, #1
 8000592:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000596:	ea4f 0131 	mov.w	r1, r1, rrx
 800059a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800059e:	bf1f      	itttt	ne
 80005a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005ac:	4770      	bxne	lr
 80005ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005b2:	bf08      	it	eq
 80005b4:	4770      	bxeq	lr
 80005b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005ba:	bf04      	itt	eq
 80005bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c0:	4770      	bxeq	lr
 80005c2:	b530      	push	{r4, r5, lr}
 80005c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d0:	e71c      	b.n	800040c <__adddf3+0x138>
 80005d2:	bf00      	nop

080005d4 <__aeabi_ul2d>:
 80005d4:	ea50 0201 	orrs.w	r2, r0, r1
 80005d8:	bf08      	it	eq
 80005da:	4770      	bxeq	lr
 80005dc:	b530      	push	{r4, r5, lr}
 80005de:	f04f 0500 	mov.w	r5, #0
 80005e2:	e00a      	b.n	80005fa <__aeabi_l2d+0x16>

080005e4 <__aeabi_l2d>:
 80005e4:	ea50 0201 	orrs.w	r2, r0, r1
 80005e8:	bf08      	it	eq
 80005ea:	4770      	bxeq	lr
 80005ec:	b530      	push	{r4, r5, lr}
 80005ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005f2:	d502      	bpl.n	80005fa <__aeabi_l2d+0x16>
 80005f4:	4240      	negs	r0, r0
 80005f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000602:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000606:	f43f aed8 	beq.w	80003ba <__adddf3+0xe6>
 800060a:	f04f 0203 	mov.w	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000622:	f1c2 0320 	rsb	r3, r2, #32
 8000626:	fa00 fc03 	lsl.w	ip, r0, r3
 800062a:	fa20 f002 	lsr.w	r0, r0, r2
 800062e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000632:	ea40 000e 	orr.w	r0, r0, lr
 8000636:	fa21 f102 	lsr.w	r1, r1, r2
 800063a:	4414      	add	r4, r2
 800063c:	e6bd      	b.n	80003ba <__adddf3+0xe6>
 800063e:	bf00      	nop

08000640 <__aeabi_dmul>:
 8000640:	b570      	push	{r4, r5, r6, lr}
 8000642:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000646:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800064a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800064e:	bf1d      	ittte	ne
 8000650:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000654:	ea94 0f0c 	teqne	r4, ip
 8000658:	ea95 0f0c 	teqne	r5, ip
 800065c:	f000 f8de 	bleq	800081c <__aeabi_dmul+0x1dc>
 8000660:	442c      	add	r4, r5
 8000662:	ea81 0603 	eor.w	r6, r1, r3
 8000666:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800066a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800066e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000672:	bf18      	it	ne
 8000674:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000678:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800067c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000680:	d038      	beq.n	80006f4 <__aeabi_dmul+0xb4>
 8000682:	fba0 ce02 	umull	ip, lr, r0, r2
 8000686:	f04f 0500 	mov.w	r5, #0
 800068a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800068e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000692:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000696:	f04f 0600 	mov.w	r6, #0
 800069a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800069e:	f09c 0f00 	teq	ip, #0
 80006a2:	bf18      	it	ne
 80006a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006b4:	d204      	bcs.n	80006c0 <__aeabi_dmul+0x80>
 80006b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006ba:	416d      	adcs	r5, r5
 80006bc:	eb46 0606 	adc.w	r6, r6, r6
 80006c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d8:	bf88      	it	hi
 80006da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006de:	d81e      	bhi.n	800071e <__aeabi_dmul+0xde>
 80006e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006e4:	bf08      	it	eq
 80006e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006ea:	f150 0000 	adcs.w	r0, r0, #0
 80006ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f8:	ea46 0101 	orr.w	r1, r6, r1
 80006fc:	ea40 0002 	orr.w	r0, r0, r2
 8000700:	ea81 0103 	eor.w	r1, r1, r3
 8000704:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000708:	bfc2      	ittt	gt
 800070a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800070e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000712:	bd70      	popgt	{r4, r5, r6, pc}
 8000714:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000718:	f04f 0e00 	mov.w	lr, #0
 800071c:	3c01      	subs	r4, #1
 800071e:	f300 80ab 	bgt.w	8000878 <__aeabi_dmul+0x238>
 8000722:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000726:	bfde      	ittt	le
 8000728:	2000      	movle	r0, #0
 800072a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800072e:	bd70      	pople	{r4, r5, r6, pc}
 8000730:	f1c4 0400 	rsb	r4, r4, #0
 8000734:	3c20      	subs	r4, #32
 8000736:	da35      	bge.n	80007a4 <__aeabi_dmul+0x164>
 8000738:	340c      	adds	r4, #12
 800073a:	dc1b      	bgt.n	8000774 <__aeabi_dmul+0x134>
 800073c:	f104 0414 	add.w	r4, r4, #20
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f305 	lsl.w	r3, r0, r5
 8000748:	fa20 f004 	lsr.w	r0, r0, r4
 800074c:	fa01 f205 	lsl.w	r2, r1, r5
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000758:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800075c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000760:	fa21 f604 	lsr.w	r6, r1, r4
 8000764:	eb42 0106 	adc.w	r1, r2, r6
 8000768:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800076c:	bf08      	it	eq
 800076e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000772:	bd70      	pop	{r4, r5, r6, pc}
 8000774:	f1c4 040c 	rsb	r4, r4, #12
 8000778:	f1c4 0520 	rsb	r5, r4, #32
 800077c:	fa00 f304 	lsl.w	r3, r0, r4
 8000780:	fa20 f005 	lsr.w	r0, r0, r5
 8000784:	fa01 f204 	lsl.w	r2, r1, r4
 8000788:	ea40 0002 	orr.w	r0, r0, r2
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000794:	f141 0100 	adc.w	r1, r1, #0
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f1c4 0520 	rsb	r5, r4, #32
 80007a8:	fa00 f205 	lsl.w	r2, r0, r5
 80007ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b0:	fa20 f304 	lsr.w	r3, r0, r4
 80007b4:	fa01 f205 	lsl.w	r2, r1, r5
 80007b8:	ea43 0302 	orr.w	r3, r3, r2
 80007bc:	fa21 f004 	lsr.w	r0, r1, r4
 80007c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007c4:	fa21 f204 	lsr.w	r2, r1, r4
 80007c8:	ea20 0002 	bic.w	r0, r0, r2
 80007cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007d4:	bf08      	it	eq
 80007d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007da:	bd70      	pop	{r4, r5, r6, pc}
 80007dc:	f094 0f00 	teq	r4, #0
 80007e0:	d10f      	bne.n	8000802 <__aeabi_dmul+0x1c2>
 80007e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007e6:	0040      	lsls	r0, r0, #1
 80007e8:	eb41 0101 	adc.w	r1, r1, r1
 80007ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f0:	bf08      	it	eq
 80007f2:	3c01      	subeq	r4, #1
 80007f4:	d0f7      	beq.n	80007e6 <__aeabi_dmul+0x1a6>
 80007f6:	ea41 0106 	orr.w	r1, r1, r6
 80007fa:	f095 0f00 	teq	r5, #0
 80007fe:	bf18      	it	ne
 8000800:	4770      	bxne	lr
 8000802:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000806:	0052      	lsls	r2, r2, #1
 8000808:	eb43 0303 	adc.w	r3, r3, r3
 800080c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000810:	bf08      	it	eq
 8000812:	3d01      	subeq	r5, #1
 8000814:	d0f7      	beq.n	8000806 <__aeabi_dmul+0x1c6>
 8000816:	ea43 0306 	orr.w	r3, r3, r6
 800081a:	4770      	bx	lr
 800081c:	ea94 0f0c 	teq	r4, ip
 8000820:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000824:	bf18      	it	ne
 8000826:	ea95 0f0c 	teqne	r5, ip
 800082a:	d00c      	beq.n	8000846 <__aeabi_dmul+0x206>
 800082c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000830:	bf18      	it	ne
 8000832:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000836:	d1d1      	bne.n	80007dc <__aeabi_dmul+0x19c>
 8000838:	ea81 0103 	eor.w	r1, r1, r3
 800083c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000840:	f04f 0000 	mov.w	r0, #0
 8000844:	bd70      	pop	{r4, r5, r6, pc}
 8000846:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800084a:	bf06      	itte	eq
 800084c:	4610      	moveq	r0, r2
 800084e:	4619      	moveq	r1, r3
 8000850:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000854:	d019      	beq.n	800088a <__aeabi_dmul+0x24a>
 8000856:	ea94 0f0c 	teq	r4, ip
 800085a:	d102      	bne.n	8000862 <__aeabi_dmul+0x222>
 800085c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000860:	d113      	bne.n	800088a <__aeabi_dmul+0x24a>
 8000862:	ea95 0f0c 	teq	r5, ip
 8000866:	d105      	bne.n	8000874 <__aeabi_dmul+0x234>
 8000868:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800086c:	bf1c      	itt	ne
 800086e:	4610      	movne	r0, r2
 8000870:	4619      	movne	r1, r3
 8000872:	d10a      	bne.n	800088a <__aeabi_dmul+0x24a>
 8000874:	ea81 0103 	eor.w	r1, r1, r3
 8000878:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800087c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000880:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000884:	f04f 0000 	mov.w	r0, #0
 8000888:	bd70      	pop	{r4, r5, r6, pc}
 800088a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800088e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000892:	bd70      	pop	{r4, r5, r6, pc}

08000894 <__aeabi_ddiv>:
 8000894:	b570      	push	{r4, r5, r6, lr}
 8000896:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800089a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800089e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008a2:	bf1d      	ittte	ne
 80008a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a8:	ea94 0f0c 	teqne	r4, ip
 80008ac:	ea95 0f0c 	teqne	r5, ip
 80008b0:	f000 f8a7 	bleq	8000a02 <__aeabi_ddiv+0x16e>
 80008b4:	eba4 0405 	sub.w	r4, r4, r5
 80008b8:	ea81 0e03 	eor.w	lr, r1, r3
 80008bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008c4:	f000 8088 	beq.w	80009d8 <__aeabi_ddiv+0x144>
 80008c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008ec:	429d      	cmp	r5, r3
 80008ee:	bf08      	it	eq
 80008f0:	4296      	cmpeq	r6, r2
 80008f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008fa:	d202      	bcs.n	8000902 <__aeabi_ddiv+0x6e>
 80008fc:	085b      	lsrs	r3, r3, #1
 80008fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000902:	1ab6      	subs	r6, r6, r2
 8000904:	eb65 0503 	sbc.w	r5, r5, r3
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000912:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 000c 	orrcs.w	r0, r0, ip
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000970:	ea55 0e06 	orrs.w	lr, r5, r6
 8000974:	d018      	beq.n	80009a8 <__aeabi_ddiv+0x114>
 8000976:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800097a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800097e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000982:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000986:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800098a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800098e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000992:	d1c0      	bne.n	8000916 <__aeabi_ddiv+0x82>
 8000994:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000998:	d10b      	bne.n	80009b2 <__aeabi_ddiv+0x11e>
 800099a:	ea41 0100 	orr.w	r1, r1, r0
 800099e:	f04f 0000 	mov.w	r0, #0
 80009a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009a6:	e7b6      	b.n	8000916 <__aeabi_ddiv+0x82>
 80009a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009ac:	bf04      	itt	eq
 80009ae:	4301      	orreq	r1, r0
 80009b0:	2000      	moveq	r0, #0
 80009b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009b6:	bf88      	it	hi
 80009b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009bc:	f63f aeaf 	bhi.w	800071e <__aeabi_dmul+0xde>
 80009c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009c4:	bf04      	itt	eq
 80009c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009ce:	f150 0000 	adcs.w	r0, r0, #0
 80009d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	pop	{r4, r5, r6, pc}
 80009d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009e4:	bfc2      	ittt	gt
 80009e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	popgt	{r4, r5, r6, pc}
 80009f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009f4:	f04f 0e00 	mov.w	lr, #0
 80009f8:	3c01      	subs	r4, #1
 80009fa:	e690      	b.n	800071e <__aeabi_dmul+0xde>
 80009fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000a00:	e68d      	b.n	800071e <__aeabi_dmul+0xde>
 8000a02:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a06:	ea94 0f0c 	teq	r4, ip
 8000a0a:	bf08      	it	eq
 8000a0c:	ea95 0f0c 	teqeq	r5, ip
 8000a10:	f43f af3b 	beq.w	800088a <__aeabi_dmul+0x24a>
 8000a14:	ea94 0f0c 	teq	r4, ip
 8000a18:	d10a      	bne.n	8000a30 <__aeabi_ddiv+0x19c>
 8000a1a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a1e:	f47f af34 	bne.w	800088a <__aeabi_dmul+0x24a>
 8000a22:	ea95 0f0c 	teq	r5, ip
 8000a26:	f47f af25 	bne.w	8000874 <__aeabi_dmul+0x234>
 8000a2a:	4610      	mov	r0, r2
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	e72c      	b.n	800088a <__aeabi_dmul+0x24a>
 8000a30:	ea95 0f0c 	teq	r5, ip
 8000a34:	d106      	bne.n	8000a44 <__aeabi_ddiv+0x1b0>
 8000a36:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a3a:	f43f aefd 	beq.w	8000838 <__aeabi_dmul+0x1f8>
 8000a3e:	4610      	mov	r0, r2
 8000a40:	4619      	mov	r1, r3
 8000a42:	e722      	b.n	800088a <__aeabi_dmul+0x24a>
 8000a44:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a48:	bf18      	it	ne
 8000a4a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a4e:	f47f aec5 	bne.w	80007dc <__aeabi_dmul+0x19c>
 8000a52:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a56:	f47f af0d 	bne.w	8000874 <__aeabi_dmul+0x234>
 8000a5a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a5e:	f47f aeeb 	bne.w	8000838 <__aeabi_dmul+0x1f8>
 8000a62:	e712      	b.n	800088a <__aeabi_dmul+0x24a>

08000a64 <__gedf2>:
 8000a64:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a68:	e006      	b.n	8000a78 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__ledf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	e002      	b.n	8000a78 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__cmpdf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	bf18      	it	ne
 8000a8a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a8e:	d01b      	beq.n	8000ac8 <__cmpdf2+0x54>
 8000a90:	b001      	add	sp, #4
 8000a92:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a96:	bf0c      	ite	eq
 8000a98:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a9c:	ea91 0f03 	teqne	r1, r3
 8000aa0:	bf02      	ittt	eq
 8000aa2:	ea90 0f02 	teqeq	r0, r2
 8000aa6:	2000      	moveq	r0, #0
 8000aa8:	4770      	bxeq	lr
 8000aaa:	f110 0f00 	cmn.w	r0, #0
 8000aae:	ea91 0f03 	teq	r1, r3
 8000ab2:	bf58      	it	pl
 8000ab4:	4299      	cmppl	r1, r3
 8000ab6:	bf08      	it	eq
 8000ab8:	4290      	cmpeq	r0, r2
 8000aba:	bf2c      	ite	cs
 8000abc:	17d8      	asrcs	r0, r3, #31
 8000abe:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ac2:	f040 0001 	orr.w	r0, r0, #1
 8000ac6:	4770      	bx	lr
 8000ac8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000acc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad0:	d102      	bne.n	8000ad8 <__cmpdf2+0x64>
 8000ad2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ad6:	d107      	bne.n	8000ae8 <__cmpdf2+0x74>
 8000ad8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000adc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae0:	d1d6      	bne.n	8000a90 <__cmpdf2+0x1c>
 8000ae2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ae6:	d0d3      	beq.n	8000a90 <__cmpdf2+0x1c>
 8000ae8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop

08000af0 <__aeabi_cdrcmple>:
 8000af0:	4684      	mov	ip, r0
 8000af2:	4610      	mov	r0, r2
 8000af4:	4662      	mov	r2, ip
 8000af6:	468c      	mov	ip, r1
 8000af8:	4619      	mov	r1, r3
 8000afa:	4663      	mov	r3, ip
 8000afc:	e000      	b.n	8000b00 <__aeabi_cdcmpeq>
 8000afe:	bf00      	nop

08000b00 <__aeabi_cdcmpeq>:
 8000b00:	b501      	push	{r0, lr}
 8000b02:	f7ff ffb7 	bl	8000a74 <__cmpdf2>
 8000b06:	2800      	cmp	r0, #0
 8000b08:	bf48      	it	mi
 8000b0a:	f110 0f00 	cmnmi.w	r0, #0
 8000b0e:	bd01      	pop	{r0, pc}

08000b10 <__aeabi_dcmpeq>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff fff4 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b18:	bf0c      	ite	eq
 8000b1a:	2001      	moveq	r0, #1
 8000b1c:	2000      	movne	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmplt>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffea 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b2c:	bf34      	ite	cc
 8000b2e:	2001      	movcc	r0, #1
 8000b30:	2000      	movcs	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmple>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffe0 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b40:	bf94      	ite	ls
 8000b42:	2001      	movls	r0, #1
 8000b44:	2000      	movhi	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpge>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffce 	bl	8000af0 <__aeabi_cdrcmple>
 8000b54:	bf94      	ite	ls
 8000b56:	2001      	movls	r0, #1
 8000b58:	2000      	movhi	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmpgt>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffc4 	bl	8000af0 <__aeabi_cdrcmple>
 8000b68:	bf34      	ite	cc
 8000b6a:	2001      	movcc	r0, #1
 8000b6c:	2000      	movcs	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpun>:
 8000b74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b7c:	d102      	bne.n	8000b84 <__aeabi_dcmpun+0x10>
 8000b7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b82:	d10a      	bne.n	8000b9a <__aeabi_dcmpun+0x26>
 8000b84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b8c:	d102      	bne.n	8000b94 <__aeabi_dcmpun+0x20>
 8000b8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b92:	d102      	bne.n	8000b9a <__aeabi_dcmpun+0x26>
 8000b94:	f04f 0000 	mov.w	r0, #0
 8000b98:	4770      	bx	lr
 8000b9a:	f04f 0001 	mov.w	r0, #1
 8000b9e:	4770      	bx	lr

08000ba0 <__aeabi_d2iz>:
 8000ba0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba8:	d215      	bcs.n	8000bd6 <__aeabi_d2iz+0x36>
 8000baa:	d511      	bpl.n	8000bd0 <__aeabi_d2iz+0x30>
 8000bac:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bb4:	d912      	bls.n	8000bdc <__aeabi_d2iz+0x3c>
 8000bb6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bba:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bbe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bc2:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bc6:	fa23 f002 	lsr.w	r0, r3, r2
 8000bca:	bf18      	it	ne
 8000bcc:	4240      	negne	r0, r0
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d105      	bne.n	8000be8 <__aeabi_d2iz+0x48>
 8000bdc:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be0:	bf08      	it	eq
 8000be2:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop

08000bf0 <__aeabi_d2uiz>:
 8000bf0:	004a      	lsls	r2, r1, #1
 8000bf2:	d211      	bcs.n	8000c18 <__aeabi_d2uiz+0x28>
 8000bf4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf8:	d211      	bcs.n	8000c1e <__aeabi_d2uiz+0x2e>
 8000bfa:	d50d      	bpl.n	8000c18 <__aeabi_d2uiz+0x28>
 8000bfc:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c00:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c04:	d40e      	bmi.n	8000c24 <__aeabi_d2uiz+0x34>
 8000c06:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c0e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c12:	fa23 f002 	lsr.w	r0, r3, r2
 8000c16:	4770      	bx	lr
 8000c18:	f04f 0000 	mov.w	r0, #0
 8000c1c:	4770      	bx	lr
 8000c1e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c22:	d102      	bne.n	8000c2a <__aeabi_d2uiz+0x3a>
 8000c24:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c28:	4770      	bx	lr
 8000c2a:	f04f 0000 	mov.w	r0, #0
 8000c2e:	4770      	bx	lr

08000c30 <__aeabi_d2f>:
 8000c30:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c34:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c38:	bf24      	itt	cs
 8000c3a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c3e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c42:	d90d      	bls.n	8000c60 <__aeabi_d2f+0x30>
 8000c44:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c48:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c4c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c50:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c54:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c58:	bf08      	it	eq
 8000c5a:	f020 0001 	biceq.w	r0, r0, #1
 8000c5e:	4770      	bx	lr
 8000c60:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c64:	d121      	bne.n	8000caa <__aeabi_d2f+0x7a>
 8000c66:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c6a:	bfbc      	itt	lt
 8000c6c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c70:	4770      	bxlt	lr
 8000c72:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c76:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c7a:	f1c2 0218 	rsb	r2, r2, #24
 8000c7e:	f1c2 0c20 	rsb	ip, r2, #32
 8000c82:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c86:	fa20 f002 	lsr.w	r0, r0, r2
 8000c8a:	bf18      	it	ne
 8000c8c:	f040 0001 	orrne.w	r0, r0, #1
 8000c90:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c94:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c98:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c9c:	ea40 000c 	orr.w	r0, r0, ip
 8000ca0:	fa23 f302 	lsr.w	r3, r3, r2
 8000ca4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca8:	e7cc      	b.n	8000c44 <__aeabi_d2f+0x14>
 8000caa:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cae:	d107      	bne.n	8000cc0 <__aeabi_d2f+0x90>
 8000cb0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cb4:	bf1e      	ittt	ne
 8000cb6:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cba:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cbe:	4770      	bxne	lr
 8000cc0:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cc4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ccc:	4770      	bx	lr
 8000cce:	bf00      	nop

08000cd0 <__gesf2>:
 8000cd0:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000cd4:	e006      	b.n	8000ce4 <__cmpsf2+0x4>
 8000cd6:	bf00      	nop

08000cd8 <__lesf2>:
 8000cd8:	f04f 0c01 	mov.w	ip, #1
 8000cdc:	e002      	b.n	8000ce4 <__cmpsf2+0x4>
 8000cde:	bf00      	nop

08000ce0 <__cmpsf2>:
 8000ce0:	f04f 0c01 	mov.w	ip, #1
 8000ce4:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ce8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000cec:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000cf0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000cf4:	bf18      	it	ne
 8000cf6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cfa:	d011      	beq.n	8000d20 <__cmpsf2+0x40>
 8000cfc:	b001      	add	sp, #4
 8000cfe:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000d02:	bf18      	it	ne
 8000d04:	ea90 0f01 	teqne	r0, r1
 8000d08:	bf58      	it	pl
 8000d0a:	ebb2 0003 	subspl.w	r0, r2, r3
 8000d0e:	bf88      	it	hi
 8000d10:	17c8      	asrhi	r0, r1, #31
 8000d12:	bf38      	it	cc
 8000d14:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000d18:	bf18      	it	ne
 8000d1a:	f040 0001 	orrne.w	r0, r0, #1
 8000d1e:	4770      	bx	lr
 8000d20:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d24:	d102      	bne.n	8000d2c <__cmpsf2+0x4c>
 8000d26:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000d2a:	d105      	bne.n	8000d38 <__cmpsf2+0x58>
 8000d2c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000d30:	d1e4      	bne.n	8000cfc <__cmpsf2+0x1c>
 8000d32:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000d36:	d0e1      	beq.n	8000cfc <__cmpsf2+0x1c>
 8000d38:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000d3c:	4770      	bx	lr
 8000d3e:	bf00      	nop

08000d40 <__aeabi_cfrcmple>:
 8000d40:	4684      	mov	ip, r0
 8000d42:	4608      	mov	r0, r1
 8000d44:	4661      	mov	r1, ip
 8000d46:	e7ff      	b.n	8000d48 <__aeabi_cfcmpeq>

08000d48 <__aeabi_cfcmpeq>:
 8000d48:	b50f      	push	{r0, r1, r2, r3, lr}
 8000d4a:	f7ff ffc9 	bl	8000ce0 <__cmpsf2>
 8000d4e:	2800      	cmp	r0, #0
 8000d50:	bf48      	it	mi
 8000d52:	f110 0f00 	cmnmi.w	r0, #0
 8000d56:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000d58 <__aeabi_fcmpeq>:
 8000d58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d5c:	f7ff fff4 	bl	8000d48 <__aeabi_cfcmpeq>
 8000d60:	bf0c      	ite	eq
 8000d62:	2001      	moveq	r0, #1
 8000d64:	2000      	movne	r0, #0
 8000d66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d6a:	bf00      	nop

08000d6c <__aeabi_fcmplt>:
 8000d6c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d70:	f7ff ffea 	bl	8000d48 <__aeabi_cfcmpeq>
 8000d74:	bf34      	ite	cc
 8000d76:	2001      	movcc	r0, #1
 8000d78:	2000      	movcs	r0, #0
 8000d7a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d7e:	bf00      	nop

08000d80 <__aeabi_fcmple>:
 8000d80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d84:	f7ff ffe0 	bl	8000d48 <__aeabi_cfcmpeq>
 8000d88:	bf94      	ite	ls
 8000d8a:	2001      	movls	r0, #1
 8000d8c:	2000      	movhi	r0, #0
 8000d8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d92:	bf00      	nop

08000d94 <__aeabi_fcmpge>:
 8000d94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d98:	f7ff ffd2 	bl	8000d40 <__aeabi_cfrcmple>
 8000d9c:	bf94      	ite	ls
 8000d9e:	2001      	movls	r0, #1
 8000da0:	2000      	movhi	r0, #0
 8000da2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000da6:	bf00      	nop

08000da8 <__aeabi_fcmpgt>:
 8000da8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000dac:	f7ff ffc8 	bl	8000d40 <__aeabi_cfrcmple>
 8000db0:	bf34      	ite	cc
 8000db2:	2001      	movcc	r0, #1
 8000db4:	2000      	movcs	r0, #0
 8000db6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000dba:	bf00      	nop

08000dbc <__aeabi_d2lz>:
 8000dbc:	b538      	push	{r3, r4, r5, lr}
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	4604      	mov	r4, r0
 8000dc4:	460d      	mov	r5, r1
 8000dc6:	f7ff fead 	bl	8000b24 <__aeabi_dcmplt>
 8000dca:	b928      	cbnz	r0, 8000dd8 <__aeabi_d2lz+0x1c>
 8000dcc:	4620      	mov	r0, r4
 8000dce:	4629      	mov	r1, r5
 8000dd0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000dd4:	f000 b80a 	b.w	8000dec <__aeabi_d2ulz>
 8000dd8:	4620      	mov	r0, r4
 8000dda:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000dde:	f000 f805 	bl	8000dec <__aeabi_d2ulz>
 8000de2:	4240      	negs	r0, r0
 8000de4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000de8:	bd38      	pop	{r3, r4, r5, pc}
 8000dea:	bf00      	nop

08000dec <__aeabi_d2ulz>:
 8000dec:	b5d0      	push	{r4, r6, r7, lr}
 8000dee:	2200      	movs	r2, #0
 8000df0:	4b0b      	ldr	r3, [pc, #44]	@ (8000e20 <__aeabi_d2ulz+0x34>)
 8000df2:	4606      	mov	r6, r0
 8000df4:	460f      	mov	r7, r1
 8000df6:	f7ff fc23 	bl	8000640 <__aeabi_dmul>
 8000dfa:	f7ff fef9 	bl	8000bf0 <__aeabi_d2uiz>
 8000dfe:	4604      	mov	r4, r0
 8000e00:	f7ff fba4 	bl	800054c <__aeabi_ui2d>
 8000e04:	2200      	movs	r2, #0
 8000e06:	4b07      	ldr	r3, [pc, #28]	@ (8000e24 <__aeabi_d2ulz+0x38>)
 8000e08:	f7ff fc1a 	bl	8000640 <__aeabi_dmul>
 8000e0c:	4602      	mov	r2, r0
 8000e0e:	460b      	mov	r3, r1
 8000e10:	4630      	mov	r0, r6
 8000e12:	4639      	mov	r1, r7
 8000e14:	f7ff fa5c 	bl	80002d0 <__aeabi_dsub>
 8000e18:	f7ff feea 	bl	8000bf0 <__aeabi_d2uiz>
 8000e1c:	4621      	mov	r1, r4
 8000e1e:	bdd0      	pop	{r4, r6, r7, pc}
 8000e20:	3df00000 	.word	0x3df00000
 8000e24:	41f00000 	.word	0x41f00000

08000e28 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b084      	sub	sp, #16
 8000e2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000e2e:	1d3b      	adds	r3, r7, #4
 8000e30:	2200      	movs	r2, #0
 8000e32:	601a      	str	r2, [r3, #0]
 8000e34:	605a      	str	r2, [r3, #4]
 8000e36:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000e38:	4b18      	ldr	r3, [pc, #96]	@ (8000e9c <MX_ADC1_Init+0x74>)
 8000e3a:	4a19      	ldr	r2, [pc, #100]	@ (8000ea0 <MX_ADC1_Init+0x78>)
 8000e3c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000e3e:	4b17      	ldr	r3, [pc, #92]	@ (8000e9c <MX_ADC1_Init+0x74>)
 8000e40:	2200      	movs	r2, #0
 8000e42:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000e44:	4b15      	ldr	r3, [pc, #84]	@ (8000e9c <MX_ADC1_Init+0x74>)
 8000e46:	2200      	movs	r2, #0
 8000e48:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000e4a:	4b14      	ldr	r3, [pc, #80]	@ (8000e9c <MX_ADC1_Init+0x74>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000e50:	4b12      	ldr	r3, [pc, #72]	@ (8000e9c <MX_ADC1_Init+0x74>)
 8000e52:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8000e56:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000e58:	4b10      	ldr	r3, [pc, #64]	@ (8000e9c <MX_ADC1_Init+0x74>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000e5e:	4b0f      	ldr	r3, [pc, #60]	@ (8000e9c <MX_ADC1_Init+0x74>)
 8000e60:	2201      	movs	r2, #1
 8000e62:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000e64:	480d      	ldr	r0, [pc, #52]	@ (8000e9c <MX_ADC1_Init+0x74>)
 8000e66:	f000 fe09 	bl	8001a7c <HAL_ADC_Init>
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d001      	beq.n	8000e74 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000e70:	f000 fa53 	bl	800131a <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000e74:	2301      	movs	r3, #1
 8000e76:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000e78:	2301      	movs	r3, #1
 8000e7a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e80:	1d3b      	adds	r3, r7, #4
 8000e82:	4619      	mov	r1, r3
 8000e84:	4805      	ldr	r0, [pc, #20]	@ (8000e9c <MX_ADC1_Init+0x74>)
 8000e86:	f001 f891 	bl	8001fac <HAL_ADC_ConfigChannel>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d001      	beq.n	8000e94 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000e90:	f000 fa43 	bl	800131a <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000e94:	bf00      	nop
 8000e96:	3710      	adds	r7, #16
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	bd80      	pop	{r7, pc}
 8000e9c:	200001f4 	.word	0x200001f4
 8000ea0:	40012400 	.word	0x40012400

08000ea4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b088      	sub	sp, #32
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eac:	f107 0310 	add.w	r3, r7, #16
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	601a      	str	r2, [r3, #0]
 8000eb4:	605a      	str	r2, [r3, #4]
 8000eb6:	609a      	str	r2, [r3, #8]
 8000eb8:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	4a14      	ldr	r2, [pc, #80]	@ (8000f10 <HAL_ADC_MspInit+0x6c>)
 8000ec0:	4293      	cmp	r3, r2
 8000ec2:	d121      	bne.n	8000f08 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000ec4:	4b13      	ldr	r3, [pc, #76]	@ (8000f14 <HAL_ADC_MspInit+0x70>)
 8000ec6:	699b      	ldr	r3, [r3, #24]
 8000ec8:	4a12      	ldr	r2, [pc, #72]	@ (8000f14 <HAL_ADC_MspInit+0x70>)
 8000eca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000ece:	6193      	str	r3, [r2, #24]
 8000ed0:	4b10      	ldr	r3, [pc, #64]	@ (8000f14 <HAL_ADC_MspInit+0x70>)
 8000ed2:	699b      	ldr	r3, [r3, #24]
 8000ed4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000ed8:	60fb      	str	r3, [r7, #12]
 8000eda:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000edc:	4b0d      	ldr	r3, [pc, #52]	@ (8000f14 <HAL_ADC_MspInit+0x70>)
 8000ede:	699b      	ldr	r3, [r3, #24]
 8000ee0:	4a0c      	ldr	r2, [pc, #48]	@ (8000f14 <HAL_ADC_MspInit+0x70>)
 8000ee2:	f043 0304 	orr.w	r3, r3, #4
 8000ee6:	6193      	str	r3, [r2, #24]
 8000ee8:	4b0a      	ldr	r3, [pc, #40]	@ (8000f14 <HAL_ADC_MspInit+0x70>)
 8000eea:	699b      	ldr	r3, [r3, #24]
 8000eec:	f003 0304 	and.w	r3, r3, #4
 8000ef0:	60bb      	str	r3, [r7, #8]
 8000ef2:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = Vpanel_Pin|Ipanel_Pin;
 8000ef4:	2342      	movs	r3, #66	@ 0x42
 8000ef6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ef8:	2303      	movs	r3, #3
 8000efa:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000efc:	f107 0310 	add.w	r3, r7, #16
 8000f00:	4619      	mov	r1, r3
 8000f02:	4805      	ldr	r0, [pc, #20]	@ (8000f18 <HAL_ADC_MspInit+0x74>)
 8000f04:	f001 faca 	bl	800249c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000f08:	bf00      	nop
 8000f0a:	3720      	adds	r7, #32
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}
 8000f10:	40012400 	.word	0x40012400
 8000f14:	40021000 	.word	0x40021000
 8000f18:	40010800 	.word	0x40010800

08000f1c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b088      	sub	sp, #32
 8000f20:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f22:	f107 0310 	add.w	r3, r7, #16
 8000f26:	2200      	movs	r2, #0
 8000f28:	601a      	str	r2, [r3, #0]
 8000f2a:	605a      	str	r2, [r3, #4]
 8000f2c:	609a      	str	r2, [r3, #8]
 8000f2e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f30:	4b24      	ldr	r3, [pc, #144]	@ (8000fc4 <MX_GPIO_Init+0xa8>)
 8000f32:	699b      	ldr	r3, [r3, #24]
 8000f34:	4a23      	ldr	r2, [pc, #140]	@ (8000fc4 <MX_GPIO_Init+0xa8>)
 8000f36:	f043 0310 	orr.w	r3, r3, #16
 8000f3a:	6193      	str	r3, [r2, #24]
 8000f3c:	4b21      	ldr	r3, [pc, #132]	@ (8000fc4 <MX_GPIO_Init+0xa8>)
 8000f3e:	699b      	ldr	r3, [r3, #24]
 8000f40:	f003 0310 	and.w	r3, r3, #16
 8000f44:	60fb      	str	r3, [r7, #12]
 8000f46:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f48:	4b1e      	ldr	r3, [pc, #120]	@ (8000fc4 <MX_GPIO_Init+0xa8>)
 8000f4a:	699b      	ldr	r3, [r3, #24]
 8000f4c:	4a1d      	ldr	r2, [pc, #116]	@ (8000fc4 <MX_GPIO_Init+0xa8>)
 8000f4e:	f043 0320 	orr.w	r3, r3, #32
 8000f52:	6193      	str	r3, [r2, #24]
 8000f54:	4b1b      	ldr	r3, [pc, #108]	@ (8000fc4 <MX_GPIO_Init+0xa8>)
 8000f56:	699b      	ldr	r3, [r3, #24]
 8000f58:	f003 0320 	and.w	r3, r3, #32
 8000f5c:	60bb      	str	r3, [r7, #8]
 8000f5e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f60:	4b18      	ldr	r3, [pc, #96]	@ (8000fc4 <MX_GPIO_Init+0xa8>)
 8000f62:	699b      	ldr	r3, [r3, #24]
 8000f64:	4a17      	ldr	r2, [pc, #92]	@ (8000fc4 <MX_GPIO_Init+0xa8>)
 8000f66:	f043 0304 	orr.w	r3, r3, #4
 8000f6a:	6193      	str	r3, [r2, #24]
 8000f6c:	4b15      	ldr	r3, [pc, #84]	@ (8000fc4 <MX_GPIO_Init+0xa8>)
 8000f6e:	699b      	ldr	r3, [r3, #24]
 8000f70:	f003 0304 	and.w	r3, r3, #4
 8000f74:	607b      	str	r3, [r7, #4]
 8000f76:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f78:	4b12      	ldr	r3, [pc, #72]	@ (8000fc4 <MX_GPIO_Init+0xa8>)
 8000f7a:	699b      	ldr	r3, [r3, #24]
 8000f7c:	4a11      	ldr	r2, [pc, #68]	@ (8000fc4 <MX_GPIO_Init+0xa8>)
 8000f7e:	f043 0308 	orr.w	r3, r3, #8
 8000f82:	6193      	str	r3, [r2, #24]
 8000f84:	4b0f      	ldr	r3, [pc, #60]	@ (8000fc4 <MX_GPIO_Init+0xa8>)
 8000f86:	699b      	ldr	r3, [r3, #24]
 8000f88:	f003 0308 	and.w	r3, r3, #8
 8000f8c:	603b      	str	r3, [r7, #0]
 8000f8e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(activador_GPIO_Port, activador_Pin, GPIO_PIN_RESET);
 8000f90:	2200      	movs	r2, #0
 8000f92:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000f96:	480c      	ldr	r0, [pc, #48]	@ (8000fc8 <MX_GPIO_Init+0xac>)
 8000f98:	f001 fc04 	bl	80027a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = activador_Pin;
 8000f9c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000fa0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000faa:	2302      	movs	r3, #2
 8000fac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(activador_GPIO_Port, &GPIO_InitStruct);
 8000fae:	f107 0310 	add.w	r3, r7, #16
 8000fb2:	4619      	mov	r1, r3
 8000fb4:	4804      	ldr	r0, [pc, #16]	@ (8000fc8 <MX_GPIO_Init+0xac>)
 8000fb6:	f001 fa71 	bl	800249c <HAL_GPIO_Init>

}
 8000fba:	bf00      	nop
 8000fbc:	3720      	adds	r7, #32
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	bf00      	nop
 8000fc4:	40021000 	.word	0x40021000
 8000fc8:	40011000 	.word	0x40011000

08000fcc <readADC>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

uint32_t readADC(ADC_HandleTypeDef *hadc, uint32_t channel) {
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b086      	sub	sp, #24
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
 8000fd4:	6039      	str	r1, [r7, #0]
	ADC_ChannelConfTypeDef sConfig = { 0 };
 8000fd6:	f107 030c 	add.w	r3, r7, #12
 8000fda:	2200      	movs	r2, #0
 8000fdc:	601a      	str	r2, [r3, #0]
 8000fde:	605a      	str	r2, [r3, #4]
 8000fe0:	609a      	str	r2, [r3, #8]

	// Configurar el canal que se desea leer
	sConfig.Channel = channel;
 8000fe2:	683b      	ldr	r3, [r7, #0]
 8000fe4:	60fb      	str	r3, [r7, #12]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8000fe6:	2301      	movs	r3, #1
 8000fe8:	613b      	str	r3, [r7, #16]
	sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000fea:	2300      	movs	r3, #0
 8000fec:	617b      	str	r3, [r7, #20]

	if (HAL_ADC_ConfigChannel(hadc, &sConfig) != HAL_OK) {
 8000fee:	f107 030c 	add.w	r3, r7, #12
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	6878      	ldr	r0, [r7, #4]
 8000ff6:	f000 ffd9 	bl	8001fac <HAL_ADC_ConfigChannel>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d001      	beq.n	8001004 <readADC+0x38>
		Error_Handler(); // Maneja errores de configuracin
 8001000:	f000 f98b 	bl	800131a <Error_Handler>
	}

	// Inicia la conversin del ADC
	HAL_ADC_Start(hadc);
 8001004:	6878      	ldr	r0, [r7, #4]
 8001006:	f000 fe11 	bl	8001c2c <HAL_ADC_Start>

	// Espera hasta que la conversin termine
	if (HAL_ADC_PollForConversion(hadc, HAL_MAX_DELAY) == HAL_OK) {
 800100a:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800100e:	6878      	ldr	r0, [r7, #4]
 8001010:	f000 feba 	bl	8001d88 <HAL_ADC_PollForConversion>
 8001014:	4603      	mov	r3, r0
 8001016:	2b00      	cmp	r3, #0
 8001018:	d104      	bne.n	8001024 <readADC+0x58>
		// Retorna el valor convertido
		return HAL_ADC_GetValue(hadc);
 800101a:	6878      	ldr	r0, [r7, #4]
 800101c:	f000 ffba 	bl	8001f94 <HAL_ADC_GetValue>
 8001020:	4603      	mov	r3, r0
 8001022:	e000      	b.n	8001026 <readADC+0x5a>
	}

	return 0; // Retorna 0 en caso de error
 8001024:	2300      	movs	r3, #0
}
 8001026:	4618      	mov	r0, r3
 8001028:	3718      	adds	r7, #24
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}

0800102e <mppt>:

void mppt(int *dutyCycle, float *power, float *previousPower) {
 800102e:	b580      	push	{r7, lr}
 8001030:	b086      	sub	sp, #24
 8001032:	af00      	add	r7, sp, #0
 8001034:	60f8      	str	r0, [r7, #12]
 8001036:	60b9      	str	r1, [r7, #8]
 8001038:	607a      	str	r2, [r7, #4]
	const int deltaDuty = 15;    // Incremento o decremento del Duty Cycle
 800103a:	230f      	movs	r3, #15
 800103c:	617b      	str	r3, [r7, #20]
	if (*power > *previousPower) {
 800103e:	68bb      	ldr	r3, [r7, #8]
 8001040:	681a      	ldr	r2, [r3, #0]
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	4619      	mov	r1, r3
 8001048:	4610      	mov	r0, r2
 800104a:	f7ff fead 	bl	8000da8 <__aeabi_fcmpgt>
 800104e:	4603      	mov	r3, r0
 8001050:	2b00      	cmp	r3, #0
 8001052:	d00a      	beq.n	800106a <mppt+0x3c>
		if (*dutyCycle < 255)
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	2bfe      	cmp	r3, #254	@ 0xfe
 800105a:	dc10      	bgt.n	800107e <mppt+0x50>
			*dutyCycle += deltaDuty; // Si la potencia ha aumentado, continuar ajustando en la misma direccin
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	681a      	ldr	r2, [r3, #0]
 8001060:	697b      	ldr	r3, [r7, #20]
 8001062:	441a      	add	r2, r3
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	601a      	str	r2, [r3, #0]
 8001068:	e009      	b.n	800107e <mppt+0x50>
	} else {
		if (*dutyCycle > 0)
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	2b00      	cmp	r3, #0
 8001070:	dd05      	ble.n	800107e <mppt+0x50>
			*dutyCycle -= deltaDuty; // Si la potencia ha disminuido, invertir la direccin del ajuste
 8001072:	68fb      	ldr	r3, [r7, #12]
 8001074:	681a      	ldr	r2, [r3, #0]
 8001076:	697b      	ldr	r3, [r7, #20]
 8001078:	1ad2      	subs	r2, r2, r3
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	601a      	str	r2, [r3, #0]
	}

	if (*dutyCycle < 0)
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	2b00      	cmp	r3, #0
 8001084:	da02      	bge.n	800108c <mppt+0x5e>
		*dutyCycle = 0; // Asegurar que el Duty Cycle est dentro de los lmites permitidos (0-255)
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	2200      	movs	r2, #0
 800108a:	601a      	str	r2, [r3, #0]
	if (*dutyCycle > 255)
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	2bff      	cmp	r3, #255	@ 0xff
 8001092:	dd02      	ble.n	800109a <mppt+0x6c>
		*dutyCycle = 255;
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	22ff      	movs	r2, #255	@ 0xff
 8001098:	601a      	str	r2, [r3, #0]

	*previousPower = *power; // Actualizar `previousPower` con el valor actual de `power`
 800109a:	68bb      	ldr	r3, [r7, #8]
 800109c:	681a      	ldr	r2, [r3, #0]
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	601a      	str	r2, [r3, #0]
}
 80010a2:	bf00      	nop
 80010a4:	3718      	adds	r7, #24
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	0000      	movs	r0, r0
 80010ac:	0000      	movs	r0, r0
	...

080010b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010b0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80010b4:	b09e      	sub	sp, #120	@ 0x78
 80010b6:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010b8:	f000 fc5a 	bl	8001970 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010bc:	f000 f8d2 	bl	8001264 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010c0:	f7ff ff2c 	bl	8000f1c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80010c4:	f000 fbb8 	bl	8001838 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 80010c8:	f7ff feae 	bl	8000e28 <MX_ADC1_Init>
  MX_TIM1_Init();
 80010cc:	f000 fa52 	bl	8001574 <MX_TIM1_Init>
  MX_TIM3_Init();
 80010d0:	f000 fad2 	bl	8001678 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
	// Iniciar PWM
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80010d4:	2100      	movs	r1, #0
 80010d6:	4858      	ldr	r0, [pc, #352]	@ (8001238 <main+0x188>)
 80010d8:	f002 f948 	bl	800336c <HAL_TIM_PWM_Start>
	//HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 80010dc:	210c      	movs	r1, #12
 80010de:	4857      	ldr	r0, [pc, #348]	@ (800123c <main+0x18c>)
 80010e0:	f002 f944 	bl	800336c <HAL_TIM_PWM_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
		// Leer voltaje y corriente usando ADC
		V_in = readADC(&hadc1, VPANEL_CHANNEL) * (3.3 / 4095.0);
 80010e4:	2101      	movs	r1, #1
 80010e6:	4856      	ldr	r0, [pc, #344]	@ (8001240 <main+0x190>)
 80010e8:	f7ff ff70 	bl	8000fcc <readADC>
 80010ec:	4603      	mov	r3, r0
 80010ee:	4618      	mov	r0, r3
 80010f0:	f7ff fa2c 	bl	800054c <__aeabi_ui2d>
 80010f4:	a34e      	add	r3, pc, #312	@ (adr r3, 8001230 <main+0x180>)
 80010f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010fa:	f7ff faa1 	bl	8000640 <__aeabi_dmul>
 80010fe:	4602      	mov	r2, r0
 8001100:	460b      	mov	r3, r1
 8001102:	4610      	mov	r0, r2
 8001104:	4619      	mov	r1, r3
 8001106:	f7ff fd93 	bl	8000c30 <__aeabi_d2f>
 800110a:	4603      	mov	r3, r0
 800110c:	4a4d      	ldr	r2, [pc, #308]	@ (8001244 <main+0x194>)
 800110e:	6013      	str	r3, [r2, #0]
		I_in = readADC(&hadc1, IPANEL_CHANNEL) * (3.3 / 4095.0);
 8001110:	2106      	movs	r1, #6
 8001112:	484b      	ldr	r0, [pc, #300]	@ (8001240 <main+0x190>)
 8001114:	f7ff ff5a 	bl	8000fcc <readADC>
 8001118:	4603      	mov	r3, r0
 800111a:	4618      	mov	r0, r3
 800111c:	f7ff fa16 	bl	800054c <__aeabi_ui2d>
 8001120:	a343      	add	r3, pc, #268	@ (adr r3, 8001230 <main+0x180>)
 8001122:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001126:	f7ff fa8b 	bl	8000640 <__aeabi_dmul>
 800112a:	4602      	mov	r2, r0
 800112c:	460b      	mov	r3, r1
 800112e:	4610      	mov	r0, r2
 8001130:	4619      	mov	r1, r3
 8001132:	f7ff fd7d 	bl	8000c30 <__aeabi_d2f>
 8001136:	4603      	mov	r3, r0
 8001138:	4a43      	ldr	r2, [pc, #268]	@ (8001248 <main+0x198>)
 800113a:	6013      	str	r3, [r2, #0]

		// Calcular potencia
		power = V_in * I_in;
 800113c:	4b41      	ldr	r3, [pc, #260]	@ (8001244 <main+0x194>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	4a41      	ldr	r2, [pc, #260]	@ (8001248 <main+0x198>)
 8001142:	6812      	ldr	r2, [r2, #0]
 8001144:	4611      	mov	r1, r2
 8001146:	4618      	mov	r0, r3
 8001148:	f7ff f80a 	bl	8000160 <__aeabi_fmul>
 800114c:	4603      	mov	r3, r0
 800114e:	461a      	mov	r2, r3
 8001150:	4b3e      	ldr	r3, [pc, #248]	@ (800124c <main+0x19c>)
 8001152:	601a      	str	r2, [r3, #0]

		// Algoritmo MPPT
		int i =0;
 8001154:	2300      	movs	r3, #0
 8001156:	667b      	str	r3, [r7, #100]	@ 0x64
		if(i==0) power = 0.5;
 8001158:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800115a:	2b00      	cmp	r3, #0
 800115c:	d103      	bne.n	8001166 <main+0xb6>
 800115e:	4b3b      	ldr	r3, [pc, #236]	@ (800124c <main+0x19c>)
 8001160:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 8001164:	601a      	str	r2, [r3, #0]
		if(i==10) power = 1.5;
 8001166:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001168:	2b0a      	cmp	r3, #10
 800116a:	d103      	bne.n	8001174 <main+0xc4>
 800116c:	4b37      	ldr	r3, [pc, #220]	@ (800124c <main+0x19c>)
 800116e:	f04f 527f 	mov.w	r2, #1069547520	@ 0x3fc00000
 8001172:	601a      	str	r2, [r3, #0]
		if(i>10) i = 0;
 8001174:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001176:	2b0a      	cmp	r3, #10
 8001178:	dd01      	ble.n	800117e <main+0xce>
 800117a:	2300      	movs	r3, #0
 800117c:	667b      	str	r3, [r7, #100]	@ 0x64
		i++;
 800117e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001180:	3301      	adds	r3, #1
 8001182:	667b      	str	r3, [r7, #100]	@ 0x64

		mppt(&dutyCycle, &power, &previousPower);
 8001184:	4a32      	ldr	r2, [pc, #200]	@ (8001250 <main+0x1a0>)
 8001186:	4931      	ldr	r1, [pc, #196]	@ (800124c <main+0x19c>)
 8001188:	4832      	ldr	r0, [pc, #200]	@ (8001254 <main+0x1a4>)
 800118a:	f7ff ff50 	bl	800102e <mppt>


		// Ajustar ciclo de trabajo del PWM
		//dutyCycle = 150;
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, dutyCycle);
 800118e:	4b31      	ldr	r3, [pc, #196]	@ (8001254 <main+0x1a4>)
 8001190:	681a      	ldr	r2, [r3, #0]
 8001192:	4b29      	ldr	r3, [pc, #164]	@ (8001238 <main+0x188>)
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	635a      	str	r2, [r3, #52]	@ 0x34
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, dutyCycle);
 8001198:	4b2e      	ldr	r3, [pc, #184]	@ (8001254 <main+0x1a4>)
 800119a:	681a      	ldr	r2, [r3, #0]
 800119c:	4b27      	ldr	r3, [pc, #156]	@ (800123c <main+0x18c>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	641a      	str	r2, [r3, #64]	@ 0x40
		// Imprimir datos al puerto serie
		char buffer[100];
		sprintf(buffer, "V_in: %.2f V, I_in: %.2f A, Power: %.2f W\n", V_in, I_in, power); // @suppress("Float formatting support")
 80011a2:	4b28      	ldr	r3, [pc, #160]	@ (8001244 <main+0x194>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	4618      	mov	r0, r3
 80011a8:	f7ff f9f2 	bl	8000590 <__aeabi_f2d>
 80011ac:	4680      	mov	r8, r0
 80011ae:	4689      	mov	r9, r1
 80011b0:	4b25      	ldr	r3, [pc, #148]	@ (8001248 <main+0x198>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	4618      	mov	r0, r3
 80011b6:	f7ff f9eb 	bl	8000590 <__aeabi_f2d>
 80011ba:	4604      	mov	r4, r0
 80011bc:	460d      	mov	r5, r1
 80011be:	4b23      	ldr	r3, [pc, #140]	@ (800124c <main+0x19c>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	4618      	mov	r0, r3
 80011c4:	f7ff f9e4 	bl	8000590 <__aeabi_f2d>
 80011c8:	4602      	mov	r2, r0
 80011ca:	460b      	mov	r3, r1
 80011cc:	4638      	mov	r0, r7
 80011ce:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80011d2:	e9cd 4500 	strd	r4, r5, [sp]
 80011d6:	4642      	mov	r2, r8
 80011d8:	464b      	mov	r3, r9
 80011da:	491f      	ldr	r1, [pc, #124]	@ (8001258 <main+0x1a8>)
 80011dc:	f003 fd84 	bl	8004ce8 <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*) buffer, strlen(buffer), HAL_MAX_DELAY);
 80011e0:	463b      	mov	r3, r7
 80011e2:	4618      	mov	r0, r3
 80011e4:	f7fe ffb4 	bl	8000150 <strlen>
 80011e8:	4603      	mov	r3, r0
 80011ea:	b29a      	uxth	r2, r3
 80011ec:	4639      	mov	r1, r7
 80011ee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80011f2:	481a      	ldr	r0, [pc, #104]	@ (800125c <main+0x1ac>)
 80011f4:	f002 fd37 	bl	8003c66 <HAL_UART_Transmit>

		// Guardar la potencia anterior
		previousPower = power;
 80011f8:	4b14      	ldr	r3, [pc, #80]	@ (800124c <main+0x19c>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	4a14      	ldr	r2, [pc, #80]	@ (8001250 <main+0x1a0>)
 80011fe:	6013      	str	r3, [r2, #0]

		//char prueba[27]="welcome to the jungle! \n\r";
		//HAL_UART_Transmit(&huart1, (uint8_t *)prueba, 27, 1000);
//
//		Para prender y apagar el led que viene en la bluepil
		HAL_GPIO_WritePin(GPIOC, ACTIVADOR_PIN, GPIO_PIN_SET);
 8001200:	2201      	movs	r2, #1
 8001202:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001206:	4816      	ldr	r0, [pc, #88]	@ (8001260 <main+0x1b0>)
 8001208:	f001 facc 	bl	80027a4 <HAL_GPIO_WritePin>
		HAL_Delay(1000); // 1 segundo de delay
 800120c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001210:	f000 fc10 	bl	8001a34 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOC, ACTIVADOR_PIN, GPIO_PIN_RESET);
 8001214:	2200      	movs	r2, #0
 8001216:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800121a:	4811      	ldr	r0, [pc, #68]	@ (8001260 <main+0x1b0>)
 800121c:	f001 fac2 	bl	80027a4 <HAL_GPIO_WritePin>
		HAL_Delay(1000); // 1 segundo de delay
 8001220:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001224:	f000 fc06 	bl	8001a34 <HAL_Delay>
	while (1) {
 8001228:	e75c      	b.n	80010e4 <main+0x34>
 800122a:	bf00      	nop
 800122c:	f3af 8000 	nop.w
 8001230:	e734d9b4 	.word	0xe734d9b4
 8001234:	3f4a680c 	.word	0x3f4a680c
 8001238:	20000238 	.word	0x20000238
 800123c:	20000280 	.word	0x20000280
 8001240:	200001f4 	.word	0x200001f4
 8001244:	20000224 	.word	0x20000224
 8001248:	20000228 	.word	0x20000228
 800124c:	2000022c 	.word	0x2000022c
 8001250:	20000230 	.word	0x20000230
 8001254:	20000000 	.word	0x20000000
 8001258:	080086e0 	.word	0x080086e0
 800125c:	200002c8 	.word	0x200002c8
 8001260:	40011000 	.word	0x40011000

08001264 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b094      	sub	sp, #80	@ 0x50
 8001268:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800126a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800126e:	2228      	movs	r2, #40	@ 0x28
 8001270:	2100      	movs	r1, #0
 8001272:	4618      	mov	r0, r3
 8001274:	f004 fcaa 	bl	8005bcc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001278:	f107 0314 	add.w	r3, r7, #20
 800127c:	2200      	movs	r2, #0
 800127e:	601a      	str	r2, [r3, #0]
 8001280:	605a      	str	r2, [r3, #4]
 8001282:	609a      	str	r2, [r3, #8]
 8001284:	60da      	str	r2, [r3, #12]
 8001286:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001288:	1d3b      	adds	r3, r7, #4
 800128a:	2200      	movs	r2, #0
 800128c:	601a      	str	r2, [r3, #0]
 800128e:	605a      	str	r2, [r3, #4]
 8001290:	609a      	str	r2, [r3, #8]
 8001292:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001294:	2301      	movs	r3, #1
 8001296:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001298:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800129c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800129e:	2300      	movs	r3, #0
 80012a0:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012a2:	2301      	movs	r3, #1
 80012a4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012a6:	2302      	movs	r3, #2
 80012a8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80012aa:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80012ae:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80012b0:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80012b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012b6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80012ba:	4618      	mov	r0, r3
 80012bc:	f001 fa8a 	bl	80027d4 <HAL_RCC_OscConfig>
 80012c0:	4603      	mov	r3, r0
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d001      	beq.n	80012ca <SystemClock_Config+0x66>
  {
    Error_Handler();
 80012c6:	f000 f828 	bl	800131a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012ca:	230f      	movs	r3, #15
 80012cc:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012ce:	2302      	movs	r3, #2
 80012d0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012d2:	2300      	movs	r3, #0
 80012d4:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80012d6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80012da:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012dc:	2300      	movs	r3, #0
 80012de:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80012e0:	f107 0314 	add.w	r3, r7, #20
 80012e4:	2102      	movs	r1, #2
 80012e6:	4618      	mov	r0, r3
 80012e8:	f001 fcf6 	bl	8002cd8 <HAL_RCC_ClockConfig>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d001      	beq.n	80012f6 <SystemClock_Config+0x92>
  {
    Error_Handler();
 80012f2:	f000 f812 	bl	800131a <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80012f6:	2302      	movs	r3, #2
 80012f8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80012fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80012fe:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001300:	1d3b      	adds	r3, r7, #4
 8001302:	4618      	mov	r0, r3
 8001304:	f001 fe76 	bl	8002ff4 <HAL_RCCEx_PeriphCLKConfig>
 8001308:	4603      	mov	r3, r0
 800130a:	2b00      	cmp	r3, #0
 800130c:	d001      	beq.n	8001312 <SystemClock_Config+0xae>
  {
    Error_Handler();
 800130e:	f000 f804 	bl	800131a <Error_Handler>
  }
}
 8001312:	bf00      	nop
 8001314:	3750      	adds	r7, #80	@ 0x50
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}

0800131a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800131a:	b480      	push	{r7}
 800131c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800131e:	b672      	cpsid	i
}
 8001320:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001322:	bf00      	nop
 8001324:	e7fd      	b.n	8001322 <Error_Handler+0x8>
	...

08001328 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001328:	b480      	push	{r7}
 800132a:	b085      	sub	sp, #20
 800132c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800132e:	4b15      	ldr	r3, [pc, #84]	@ (8001384 <HAL_MspInit+0x5c>)
 8001330:	699b      	ldr	r3, [r3, #24]
 8001332:	4a14      	ldr	r2, [pc, #80]	@ (8001384 <HAL_MspInit+0x5c>)
 8001334:	f043 0301 	orr.w	r3, r3, #1
 8001338:	6193      	str	r3, [r2, #24]
 800133a:	4b12      	ldr	r3, [pc, #72]	@ (8001384 <HAL_MspInit+0x5c>)
 800133c:	699b      	ldr	r3, [r3, #24]
 800133e:	f003 0301 	and.w	r3, r3, #1
 8001342:	60bb      	str	r3, [r7, #8]
 8001344:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001346:	4b0f      	ldr	r3, [pc, #60]	@ (8001384 <HAL_MspInit+0x5c>)
 8001348:	69db      	ldr	r3, [r3, #28]
 800134a:	4a0e      	ldr	r2, [pc, #56]	@ (8001384 <HAL_MspInit+0x5c>)
 800134c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001350:	61d3      	str	r3, [r2, #28]
 8001352:	4b0c      	ldr	r3, [pc, #48]	@ (8001384 <HAL_MspInit+0x5c>)
 8001354:	69db      	ldr	r3, [r3, #28]
 8001356:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800135a:	607b      	str	r3, [r7, #4]
 800135c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800135e:	4b0a      	ldr	r3, [pc, #40]	@ (8001388 <HAL_MspInit+0x60>)
 8001360:	685b      	ldr	r3, [r3, #4]
 8001362:	60fb      	str	r3, [r7, #12]
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800136a:	60fb      	str	r3, [r7, #12]
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001372:	60fb      	str	r3, [r7, #12]
 8001374:	4a04      	ldr	r2, [pc, #16]	@ (8001388 <HAL_MspInit+0x60>)
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800137a:	bf00      	nop
 800137c:	3714      	adds	r7, #20
 800137e:	46bd      	mov	sp, r7
 8001380:	bc80      	pop	{r7}
 8001382:	4770      	bx	lr
 8001384:	40021000 	.word	0x40021000
 8001388:	40010000 	.word	0x40010000

0800138c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800138c:	b480      	push	{r7}
 800138e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001390:	bf00      	nop
 8001392:	e7fd      	b.n	8001390 <NMI_Handler+0x4>

08001394 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001394:	b480      	push	{r7}
 8001396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001398:	bf00      	nop
 800139a:	e7fd      	b.n	8001398 <HardFault_Handler+0x4>

0800139c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800139c:	b480      	push	{r7}
 800139e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013a0:	bf00      	nop
 80013a2:	e7fd      	b.n	80013a0 <MemManage_Handler+0x4>

080013a4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013a4:	b480      	push	{r7}
 80013a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013a8:	bf00      	nop
 80013aa:	e7fd      	b.n	80013a8 <BusFault_Handler+0x4>

080013ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013ac:	b480      	push	{r7}
 80013ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013b0:	bf00      	nop
 80013b2:	e7fd      	b.n	80013b0 <UsageFault_Handler+0x4>

080013b4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013b4:	b480      	push	{r7}
 80013b6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013b8:	bf00      	nop
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bc80      	pop	{r7}
 80013be:	4770      	bx	lr

080013c0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013c0:	b480      	push	{r7}
 80013c2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013c4:	bf00      	nop
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bc80      	pop	{r7}
 80013ca:	4770      	bx	lr

080013cc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013cc:	b480      	push	{r7}
 80013ce:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013d0:	bf00      	nop
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bc80      	pop	{r7}
 80013d6:	4770      	bx	lr

080013d8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013dc:	f000 fb0e 	bl	80019fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013e0:	bf00      	nop
 80013e2:	bd80      	pop	{r7, pc}

080013e4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80013e4:	b480      	push	{r7}
 80013e6:	af00      	add	r7, sp, #0
  return 1;
 80013e8:	2301      	movs	r3, #1
}
 80013ea:	4618      	mov	r0, r3
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bc80      	pop	{r7}
 80013f0:	4770      	bx	lr

080013f2 <_kill>:

int _kill(int pid, int sig)
{
 80013f2:	b580      	push	{r7, lr}
 80013f4:	b082      	sub	sp, #8
 80013f6:	af00      	add	r7, sp, #0
 80013f8:	6078      	str	r0, [r7, #4]
 80013fa:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80013fc:	f004 fbf2 	bl	8005be4 <__errno>
 8001400:	4603      	mov	r3, r0
 8001402:	2216      	movs	r2, #22
 8001404:	601a      	str	r2, [r3, #0]
  return -1;
 8001406:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800140a:	4618      	mov	r0, r3
 800140c:	3708      	adds	r7, #8
 800140e:	46bd      	mov	sp, r7
 8001410:	bd80      	pop	{r7, pc}

08001412 <_exit>:

void _exit (int status)
{
 8001412:	b580      	push	{r7, lr}
 8001414:	b082      	sub	sp, #8
 8001416:	af00      	add	r7, sp, #0
 8001418:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800141a:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800141e:	6878      	ldr	r0, [r7, #4]
 8001420:	f7ff ffe7 	bl	80013f2 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001424:	bf00      	nop
 8001426:	e7fd      	b.n	8001424 <_exit+0x12>

08001428 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b086      	sub	sp, #24
 800142c:	af00      	add	r7, sp, #0
 800142e:	60f8      	str	r0, [r7, #12]
 8001430:	60b9      	str	r1, [r7, #8]
 8001432:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001434:	2300      	movs	r3, #0
 8001436:	617b      	str	r3, [r7, #20]
 8001438:	e00a      	b.n	8001450 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800143a:	f3af 8000 	nop.w
 800143e:	4601      	mov	r1, r0
 8001440:	68bb      	ldr	r3, [r7, #8]
 8001442:	1c5a      	adds	r2, r3, #1
 8001444:	60ba      	str	r2, [r7, #8]
 8001446:	b2ca      	uxtb	r2, r1
 8001448:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800144a:	697b      	ldr	r3, [r7, #20]
 800144c:	3301      	adds	r3, #1
 800144e:	617b      	str	r3, [r7, #20]
 8001450:	697a      	ldr	r2, [r7, #20]
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	429a      	cmp	r2, r3
 8001456:	dbf0      	blt.n	800143a <_read+0x12>
  }

  return len;
 8001458:	687b      	ldr	r3, [r7, #4]
}
 800145a:	4618      	mov	r0, r3
 800145c:	3718      	adds	r7, #24
 800145e:	46bd      	mov	sp, r7
 8001460:	bd80      	pop	{r7, pc}

08001462 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001462:	b580      	push	{r7, lr}
 8001464:	b086      	sub	sp, #24
 8001466:	af00      	add	r7, sp, #0
 8001468:	60f8      	str	r0, [r7, #12]
 800146a:	60b9      	str	r1, [r7, #8]
 800146c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800146e:	2300      	movs	r3, #0
 8001470:	617b      	str	r3, [r7, #20]
 8001472:	e009      	b.n	8001488 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001474:	68bb      	ldr	r3, [r7, #8]
 8001476:	1c5a      	adds	r2, r3, #1
 8001478:	60ba      	str	r2, [r7, #8]
 800147a:	781b      	ldrb	r3, [r3, #0]
 800147c:	4618      	mov	r0, r3
 800147e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001482:	697b      	ldr	r3, [r7, #20]
 8001484:	3301      	adds	r3, #1
 8001486:	617b      	str	r3, [r7, #20]
 8001488:	697a      	ldr	r2, [r7, #20]
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	429a      	cmp	r2, r3
 800148e:	dbf1      	blt.n	8001474 <_write+0x12>
  }
  return len;
 8001490:	687b      	ldr	r3, [r7, #4]
}
 8001492:	4618      	mov	r0, r3
 8001494:	3718      	adds	r7, #24
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}

0800149a <_close>:

int _close(int file)
{
 800149a:	b480      	push	{r7}
 800149c:	b083      	sub	sp, #12
 800149e:	af00      	add	r7, sp, #0
 80014a0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80014a2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80014a6:	4618      	mov	r0, r3
 80014a8:	370c      	adds	r7, #12
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bc80      	pop	{r7}
 80014ae:	4770      	bx	lr

080014b0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80014b0:	b480      	push	{r7}
 80014b2:	b083      	sub	sp, #12
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
 80014b8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80014c0:	605a      	str	r2, [r3, #4]
  return 0;
 80014c2:	2300      	movs	r3, #0
}
 80014c4:	4618      	mov	r0, r3
 80014c6:	370c      	adds	r7, #12
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bc80      	pop	{r7}
 80014cc:	4770      	bx	lr

080014ce <_isatty>:

int _isatty(int file)
{
 80014ce:	b480      	push	{r7}
 80014d0:	b083      	sub	sp, #12
 80014d2:	af00      	add	r7, sp, #0
 80014d4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80014d6:	2301      	movs	r3, #1
}
 80014d8:	4618      	mov	r0, r3
 80014da:	370c      	adds	r7, #12
 80014dc:	46bd      	mov	sp, r7
 80014de:	bc80      	pop	{r7}
 80014e0:	4770      	bx	lr

080014e2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80014e2:	b480      	push	{r7}
 80014e4:	b085      	sub	sp, #20
 80014e6:	af00      	add	r7, sp, #0
 80014e8:	60f8      	str	r0, [r7, #12]
 80014ea:	60b9      	str	r1, [r7, #8]
 80014ec:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80014ee:	2300      	movs	r3, #0
}
 80014f0:	4618      	mov	r0, r3
 80014f2:	3714      	adds	r7, #20
 80014f4:	46bd      	mov	sp, r7
 80014f6:	bc80      	pop	{r7}
 80014f8:	4770      	bx	lr
	...

080014fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b086      	sub	sp, #24
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001504:	4a14      	ldr	r2, [pc, #80]	@ (8001558 <_sbrk+0x5c>)
 8001506:	4b15      	ldr	r3, [pc, #84]	@ (800155c <_sbrk+0x60>)
 8001508:	1ad3      	subs	r3, r2, r3
 800150a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800150c:	697b      	ldr	r3, [r7, #20]
 800150e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001510:	4b13      	ldr	r3, [pc, #76]	@ (8001560 <_sbrk+0x64>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	2b00      	cmp	r3, #0
 8001516:	d102      	bne.n	800151e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001518:	4b11      	ldr	r3, [pc, #68]	@ (8001560 <_sbrk+0x64>)
 800151a:	4a12      	ldr	r2, [pc, #72]	@ (8001564 <_sbrk+0x68>)
 800151c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800151e:	4b10      	ldr	r3, [pc, #64]	@ (8001560 <_sbrk+0x64>)
 8001520:	681a      	ldr	r2, [r3, #0]
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	4413      	add	r3, r2
 8001526:	693a      	ldr	r2, [r7, #16]
 8001528:	429a      	cmp	r2, r3
 800152a:	d207      	bcs.n	800153c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800152c:	f004 fb5a 	bl	8005be4 <__errno>
 8001530:	4603      	mov	r3, r0
 8001532:	220c      	movs	r2, #12
 8001534:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001536:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800153a:	e009      	b.n	8001550 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800153c:	4b08      	ldr	r3, [pc, #32]	@ (8001560 <_sbrk+0x64>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001542:	4b07      	ldr	r3, [pc, #28]	@ (8001560 <_sbrk+0x64>)
 8001544:	681a      	ldr	r2, [r3, #0]
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	4413      	add	r3, r2
 800154a:	4a05      	ldr	r2, [pc, #20]	@ (8001560 <_sbrk+0x64>)
 800154c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800154e:	68fb      	ldr	r3, [r7, #12]
}
 8001550:	4618      	mov	r0, r3
 8001552:	3718      	adds	r7, #24
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}
 8001558:	20005000 	.word	0x20005000
 800155c:	00000400 	.word	0x00000400
 8001560:	20000234 	.word	0x20000234
 8001564:	20000460 	.word	0x20000460

08001568 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001568:	b480      	push	{r7}
 800156a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800156c:	bf00      	nop
 800156e:	46bd      	mov	sp, r7
 8001570:	bc80      	pop	{r7}
 8001572:	4770      	bx	lr

08001574 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b092      	sub	sp, #72	@ 0x48
 8001578:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800157a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800157e:	2200      	movs	r2, #0
 8001580:	601a      	str	r2, [r3, #0]
 8001582:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001584:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001588:	2200      	movs	r2, #0
 800158a:	601a      	str	r2, [r3, #0]
 800158c:	605a      	str	r2, [r3, #4]
 800158e:	609a      	str	r2, [r3, #8]
 8001590:	60da      	str	r2, [r3, #12]
 8001592:	611a      	str	r2, [r3, #16]
 8001594:	615a      	str	r2, [r3, #20]
 8001596:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001598:	1d3b      	adds	r3, r7, #4
 800159a:	2220      	movs	r2, #32
 800159c:	2100      	movs	r1, #0
 800159e:	4618      	mov	r0, r3
 80015a0:	f004 fb14 	bl	8005bcc <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80015a4:	4b32      	ldr	r3, [pc, #200]	@ (8001670 <MX_TIM1_Init+0xfc>)
 80015a6:	4a33      	ldr	r2, [pc, #204]	@ (8001674 <MX_TIM1_Init+0x100>)
 80015a8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 4;
 80015aa:	4b31      	ldr	r3, [pc, #196]	@ (8001670 <MX_TIM1_Init+0xfc>)
 80015ac:	2204      	movs	r2, #4
 80015ae:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015b0:	4b2f      	ldr	r3, [pc, #188]	@ (8001670 <MX_TIM1_Init+0xfc>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 255;
 80015b6:	4b2e      	ldr	r3, [pc, #184]	@ (8001670 <MX_TIM1_Init+0xfc>)
 80015b8:	22ff      	movs	r2, #255	@ 0xff
 80015ba:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015bc:	4b2c      	ldr	r3, [pc, #176]	@ (8001670 <MX_TIM1_Init+0xfc>)
 80015be:	2200      	movs	r2, #0
 80015c0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80015c2:	4b2b      	ldr	r3, [pc, #172]	@ (8001670 <MX_TIM1_Init+0xfc>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015c8:	4b29      	ldr	r3, [pc, #164]	@ (8001670 <MX_TIM1_Init+0xfc>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80015ce:	4828      	ldr	r0, [pc, #160]	@ (8001670 <MX_TIM1_Init+0xfc>)
 80015d0:	f001 fe7c 	bl	80032cc <HAL_TIM_PWM_Init>
 80015d4:	4603      	mov	r3, r0
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d001      	beq.n	80015de <MX_TIM1_Init+0x6a>
  {
    Error_Handler();
 80015da:	f7ff fe9e 	bl	800131a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015de:	2300      	movs	r3, #0
 80015e0:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015e2:	2300      	movs	r3, #0
 80015e4:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80015e6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80015ea:	4619      	mov	r1, r3
 80015ec:	4820      	ldr	r0, [pc, #128]	@ (8001670 <MX_TIM1_Init+0xfc>)
 80015ee:	f002 fa3b 	bl	8003a68 <HAL_TIMEx_MasterConfigSynchronization>
 80015f2:	4603      	mov	r3, r0
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d001      	beq.n	80015fc <MX_TIM1_Init+0x88>
  {
    Error_Handler();
 80015f8:	f7ff fe8f 	bl	800131a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015fc:	2360      	movs	r3, #96	@ 0x60
 80015fe:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001600:	2300      	movs	r3, #0
 8001602:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001604:	2300      	movs	r3, #0
 8001606:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001608:	2300      	movs	r3, #0
 800160a:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800160c:	2300      	movs	r3, #0
 800160e:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001610:	2300      	movs	r3, #0
 8001612:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001614:	2300      	movs	r3, #0
 8001616:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001618:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800161c:	2200      	movs	r2, #0
 800161e:	4619      	mov	r1, r3
 8001620:	4813      	ldr	r0, [pc, #76]	@ (8001670 <MX_TIM1_Init+0xfc>)
 8001622:	f001 ff45 	bl	80034b0 <HAL_TIM_PWM_ConfigChannel>
 8001626:	4603      	mov	r3, r0
 8001628:	2b00      	cmp	r3, #0
 800162a:	d001      	beq.n	8001630 <MX_TIM1_Init+0xbc>
  {
    Error_Handler();
 800162c:	f7ff fe75 	bl	800131a <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001630:	2300      	movs	r3, #0
 8001632:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001634:	2300      	movs	r3, #0
 8001636:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001638:	2300      	movs	r3, #0
 800163a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800163c:	2300      	movs	r3, #0
 800163e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001640:	2300      	movs	r3, #0
 8001642:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001644:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001648:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800164a:	2300      	movs	r3, #0
 800164c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800164e:	1d3b      	adds	r3, r7, #4
 8001650:	4619      	mov	r1, r3
 8001652:	4807      	ldr	r0, [pc, #28]	@ (8001670 <MX_TIM1_Init+0xfc>)
 8001654:	f002 fa66 	bl	8003b24 <HAL_TIMEx_ConfigBreakDeadTime>
 8001658:	4603      	mov	r3, r0
 800165a:	2b00      	cmp	r3, #0
 800165c:	d001      	beq.n	8001662 <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 800165e:	f7ff fe5c 	bl	800131a <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001662:	4803      	ldr	r0, [pc, #12]	@ (8001670 <MX_TIM1_Init+0xfc>)
 8001664:	f000 f892 	bl	800178c <HAL_TIM_MspPostInit>

}
 8001668:	bf00      	nop
 800166a:	3748      	adds	r7, #72	@ 0x48
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}
 8001670:	20000238 	.word	0x20000238
 8001674:	40012c00 	.word	0x40012c00

08001678 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b08a      	sub	sp, #40	@ 0x28
 800167c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800167e:	f107 0320 	add.w	r3, r7, #32
 8001682:	2200      	movs	r2, #0
 8001684:	601a      	str	r2, [r3, #0]
 8001686:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001688:	1d3b      	adds	r3, r7, #4
 800168a:	2200      	movs	r2, #0
 800168c:	601a      	str	r2, [r3, #0]
 800168e:	605a      	str	r2, [r3, #4]
 8001690:	609a      	str	r2, [r3, #8]
 8001692:	60da      	str	r2, [r3, #12]
 8001694:	611a      	str	r2, [r3, #16]
 8001696:	615a      	str	r2, [r3, #20]
 8001698:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800169a:	4b21      	ldr	r3, [pc, #132]	@ (8001720 <MX_TIM3_Init+0xa8>)
 800169c:	4a21      	ldr	r2, [pc, #132]	@ (8001724 <MX_TIM3_Init+0xac>)
 800169e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 4;
 80016a0:	4b1f      	ldr	r3, [pc, #124]	@ (8001720 <MX_TIM3_Init+0xa8>)
 80016a2:	2204      	movs	r2, #4
 80016a4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016a6:	4b1e      	ldr	r3, [pc, #120]	@ (8001720 <MX_TIM3_Init+0xa8>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 255;
 80016ac:	4b1c      	ldr	r3, [pc, #112]	@ (8001720 <MX_TIM3_Init+0xa8>)
 80016ae:	22ff      	movs	r2, #255	@ 0xff
 80016b0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016b2:	4b1b      	ldr	r3, [pc, #108]	@ (8001720 <MX_TIM3_Init+0xa8>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016b8:	4b19      	ldr	r3, [pc, #100]	@ (8001720 <MX_TIM3_Init+0xa8>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80016be:	4818      	ldr	r0, [pc, #96]	@ (8001720 <MX_TIM3_Init+0xa8>)
 80016c0:	f001 fe04 	bl	80032cc <HAL_TIM_PWM_Init>
 80016c4:	4603      	mov	r3, r0
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d001      	beq.n	80016ce <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 80016ca:	f7ff fe26 	bl	800131a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016ce:	2300      	movs	r3, #0
 80016d0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016d2:	2300      	movs	r3, #0
 80016d4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80016d6:	f107 0320 	add.w	r3, r7, #32
 80016da:	4619      	mov	r1, r3
 80016dc:	4810      	ldr	r0, [pc, #64]	@ (8001720 <MX_TIM3_Init+0xa8>)
 80016de:	f002 f9c3 	bl	8003a68 <HAL_TIMEx_MasterConfigSynchronization>
 80016e2:	4603      	mov	r3, r0
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d001      	beq.n	80016ec <MX_TIM3_Init+0x74>
  {
    Error_Handler();
 80016e8:	f7ff fe17 	bl	800131a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80016ec:	2360      	movs	r3, #96	@ 0x60
 80016ee:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80016f0:	2300      	movs	r3, #0
 80016f2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80016f4:	2300      	movs	r3, #0
 80016f6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80016f8:	2300      	movs	r3, #0
 80016fa:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80016fc:	1d3b      	adds	r3, r7, #4
 80016fe:	220c      	movs	r2, #12
 8001700:	4619      	mov	r1, r3
 8001702:	4807      	ldr	r0, [pc, #28]	@ (8001720 <MX_TIM3_Init+0xa8>)
 8001704:	f001 fed4 	bl	80034b0 <HAL_TIM_PWM_ConfigChannel>
 8001708:	4603      	mov	r3, r0
 800170a:	2b00      	cmp	r3, #0
 800170c:	d001      	beq.n	8001712 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 800170e:	f7ff fe04 	bl	800131a <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001712:	4803      	ldr	r0, [pc, #12]	@ (8001720 <MX_TIM3_Init+0xa8>)
 8001714:	f000 f83a 	bl	800178c <HAL_TIM_MspPostInit>

}
 8001718:	bf00      	nop
 800171a:	3728      	adds	r7, #40	@ 0x28
 800171c:	46bd      	mov	sp, r7
 800171e:	bd80      	pop	{r7, pc}
 8001720:	20000280 	.word	0x20000280
 8001724:	40000400 	.word	0x40000400

08001728 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001728:	b480      	push	{r7}
 800172a:	b085      	sub	sp, #20
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	4a12      	ldr	r2, [pc, #72]	@ (8001780 <HAL_TIM_PWM_MspInit+0x58>)
 8001736:	4293      	cmp	r3, r2
 8001738:	d10c      	bne.n	8001754 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800173a:	4b12      	ldr	r3, [pc, #72]	@ (8001784 <HAL_TIM_PWM_MspInit+0x5c>)
 800173c:	699b      	ldr	r3, [r3, #24]
 800173e:	4a11      	ldr	r2, [pc, #68]	@ (8001784 <HAL_TIM_PWM_MspInit+0x5c>)
 8001740:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001744:	6193      	str	r3, [r2, #24]
 8001746:	4b0f      	ldr	r3, [pc, #60]	@ (8001784 <HAL_TIM_PWM_MspInit+0x5c>)
 8001748:	699b      	ldr	r3, [r3, #24]
 800174a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800174e:	60fb      	str	r3, [r7, #12]
 8001750:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001752:	e010      	b.n	8001776 <HAL_TIM_PWM_MspInit+0x4e>
  else if(tim_pwmHandle->Instance==TIM3)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	4a0b      	ldr	r2, [pc, #44]	@ (8001788 <HAL_TIM_PWM_MspInit+0x60>)
 800175a:	4293      	cmp	r3, r2
 800175c:	d10b      	bne.n	8001776 <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800175e:	4b09      	ldr	r3, [pc, #36]	@ (8001784 <HAL_TIM_PWM_MspInit+0x5c>)
 8001760:	69db      	ldr	r3, [r3, #28]
 8001762:	4a08      	ldr	r2, [pc, #32]	@ (8001784 <HAL_TIM_PWM_MspInit+0x5c>)
 8001764:	f043 0302 	orr.w	r3, r3, #2
 8001768:	61d3      	str	r3, [r2, #28]
 800176a:	4b06      	ldr	r3, [pc, #24]	@ (8001784 <HAL_TIM_PWM_MspInit+0x5c>)
 800176c:	69db      	ldr	r3, [r3, #28]
 800176e:	f003 0302 	and.w	r3, r3, #2
 8001772:	60bb      	str	r3, [r7, #8]
 8001774:	68bb      	ldr	r3, [r7, #8]
}
 8001776:	bf00      	nop
 8001778:	3714      	adds	r7, #20
 800177a:	46bd      	mov	sp, r7
 800177c:	bc80      	pop	{r7}
 800177e:	4770      	bx	lr
 8001780:	40012c00 	.word	0x40012c00
 8001784:	40021000 	.word	0x40021000
 8001788:	40000400 	.word	0x40000400

0800178c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b088      	sub	sp, #32
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001794:	f107 0310 	add.w	r3, r7, #16
 8001798:	2200      	movs	r2, #0
 800179a:	601a      	str	r2, [r3, #0]
 800179c:	605a      	str	r2, [r3, #4]
 800179e:	609a      	str	r2, [r3, #8]
 80017a0:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM1)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	4a1f      	ldr	r2, [pc, #124]	@ (8001824 <HAL_TIM_MspPostInit+0x98>)
 80017a8:	4293      	cmp	r3, r2
 80017aa:	d119      	bne.n	80017e0 <HAL_TIM_MspPostInit+0x54>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017ac:	4b1e      	ldr	r3, [pc, #120]	@ (8001828 <HAL_TIM_MspPostInit+0x9c>)
 80017ae:	699b      	ldr	r3, [r3, #24]
 80017b0:	4a1d      	ldr	r2, [pc, #116]	@ (8001828 <HAL_TIM_MspPostInit+0x9c>)
 80017b2:	f043 0304 	orr.w	r3, r3, #4
 80017b6:	6193      	str	r3, [r2, #24]
 80017b8:	4b1b      	ldr	r3, [pc, #108]	@ (8001828 <HAL_TIM_MspPostInit+0x9c>)
 80017ba:	699b      	ldr	r3, [r3, #24]
 80017bc:	f003 0304 	and.w	r3, r3, #4
 80017c0:	60fb      	str	r3, [r7, #12]
 80017c2:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = PwmMppt_Pin;
 80017c4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80017c8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017ca:	2302      	movs	r3, #2
 80017cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ce:	2302      	movs	r3, #2
 80017d0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(PwmMppt_GPIO_Port, &GPIO_InitStruct);
 80017d2:	f107 0310 	add.w	r3, r7, #16
 80017d6:	4619      	mov	r1, r3
 80017d8:	4814      	ldr	r0, [pc, #80]	@ (800182c <HAL_TIM_MspPostInit+0xa0>)
 80017da:	f000 fe5f 	bl	800249c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80017de:	e01c      	b.n	800181a <HAL_TIM_MspPostInit+0x8e>
  else if(timHandle->Instance==TIM3)
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	4a12      	ldr	r2, [pc, #72]	@ (8001830 <HAL_TIM_MspPostInit+0xa4>)
 80017e6:	4293      	cmp	r3, r2
 80017e8:	d117      	bne.n	800181a <HAL_TIM_MspPostInit+0x8e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017ea:	4b0f      	ldr	r3, [pc, #60]	@ (8001828 <HAL_TIM_MspPostInit+0x9c>)
 80017ec:	699b      	ldr	r3, [r3, #24]
 80017ee:	4a0e      	ldr	r2, [pc, #56]	@ (8001828 <HAL_TIM_MspPostInit+0x9c>)
 80017f0:	f043 0308 	orr.w	r3, r3, #8
 80017f4:	6193      	str	r3, [r2, #24]
 80017f6:	4b0c      	ldr	r3, [pc, #48]	@ (8001828 <HAL_TIM_MspPostInit+0x9c>)
 80017f8:	699b      	ldr	r3, [r3, #24]
 80017fa:	f003 0308 	and.w	r3, r3, #8
 80017fe:	60bb      	str	r3, [r7, #8]
 8001800:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001802:	2302      	movs	r3, #2
 8001804:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001806:	2302      	movs	r3, #2
 8001808:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800180a:	2302      	movs	r3, #2
 800180c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800180e:	f107 0310 	add.w	r3, r7, #16
 8001812:	4619      	mov	r1, r3
 8001814:	4807      	ldr	r0, [pc, #28]	@ (8001834 <HAL_TIM_MspPostInit+0xa8>)
 8001816:	f000 fe41 	bl	800249c <HAL_GPIO_Init>
}
 800181a:	bf00      	nop
 800181c:	3720      	adds	r7, #32
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	40012c00 	.word	0x40012c00
 8001828:	40021000 	.word	0x40021000
 800182c:	40010800 	.word	0x40010800
 8001830:	40000400 	.word	0x40000400
 8001834:	40010c00 	.word	0x40010c00

08001838 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800183c:	4b11      	ldr	r3, [pc, #68]	@ (8001884 <MX_USART1_UART_Init+0x4c>)
 800183e:	4a12      	ldr	r2, [pc, #72]	@ (8001888 <MX_USART1_UART_Init+0x50>)
 8001840:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001842:	4b10      	ldr	r3, [pc, #64]	@ (8001884 <MX_USART1_UART_Init+0x4c>)
 8001844:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001848:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800184a:	4b0e      	ldr	r3, [pc, #56]	@ (8001884 <MX_USART1_UART_Init+0x4c>)
 800184c:	2200      	movs	r2, #0
 800184e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001850:	4b0c      	ldr	r3, [pc, #48]	@ (8001884 <MX_USART1_UART_Init+0x4c>)
 8001852:	2200      	movs	r2, #0
 8001854:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001856:	4b0b      	ldr	r3, [pc, #44]	@ (8001884 <MX_USART1_UART_Init+0x4c>)
 8001858:	2200      	movs	r2, #0
 800185a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800185c:	4b09      	ldr	r3, [pc, #36]	@ (8001884 <MX_USART1_UART_Init+0x4c>)
 800185e:	220c      	movs	r2, #12
 8001860:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001862:	4b08      	ldr	r3, [pc, #32]	@ (8001884 <MX_USART1_UART_Init+0x4c>)
 8001864:	2200      	movs	r2, #0
 8001866:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001868:	4b06      	ldr	r3, [pc, #24]	@ (8001884 <MX_USART1_UART_Init+0x4c>)
 800186a:	2200      	movs	r2, #0
 800186c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800186e:	4805      	ldr	r0, [pc, #20]	@ (8001884 <MX_USART1_UART_Init+0x4c>)
 8001870:	f002 f9a9 	bl	8003bc6 <HAL_UART_Init>
 8001874:	4603      	mov	r3, r0
 8001876:	2b00      	cmp	r3, #0
 8001878:	d001      	beq.n	800187e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800187a:	f7ff fd4e 	bl	800131a <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800187e:	bf00      	nop
 8001880:	bd80      	pop	{r7, pc}
 8001882:	bf00      	nop
 8001884:	200002c8 	.word	0x200002c8
 8001888:	40013800 	.word	0x40013800

0800188c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b088      	sub	sp, #32
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001894:	f107 0310 	add.w	r3, r7, #16
 8001898:	2200      	movs	r2, #0
 800189a:	601a      	str	r2, [r3, #0]
 800189c:	605a      	str	r2, [r3, #4]
 800189e:	609a      	str	r2, [r3, #8]
 80018a0:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	4a1c      	ldr	r2, [pc, #112]	@ (8001918 <HAL_UART_MspInit+0x8c>)
 80018a8:	4293      	cmp	r3, r2
 80018aa:	d131      	bne.n	8001910 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80018ac:	4b1b      	ldr	r3, [pc, #108]	@ (800191c <HAL_UART_MspInit+0x90>)
 80018ae:	699b      	ldr	r3, [r3, #24]
 80018b0:	4a1a      	ldr	r2, [pc, #104]	@ (800191c <HAL_UART_MspInit+0x90>)
 80018b2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80018b6:	6193      	str	r3, [r2, #24]
 80018b8:	4b18      	ldr	r3, [pc, #96]	@ (800191c <HAL_UART_MspInit+0x90>)
 80018ba:	699b      	ldr	r3, [r3, #24]
 80018bc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80018c0:	60fb      	str	r3, [r7, #12]
 80018c2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018c4:	4b15      	ldr	r3, [pc, #84]	@ (800191c <HAL_UART_MspInit+0x90>)
 80018c6:	699b      	ldr	r3, [r3, #24]
 80018c8:	4a14      	ldr	r2, [pc, #80]	@ (800191c <HAL_UART_MspInit+0x90>)
 80018ca:	f043 0304 	orr.w	r3, r3, #4
 80018ce:	6193      	str	r3, [r2, #24]
 80018d0:	4b12      	ldr	r3, [pc, #72]	@ (800191c <HAL_UART_MspInit+0x90>)
 80018d2:	699b      	ldr	r3, [r3, #24]
 80018d4:	f003 0304 	and.w	r3, r3, #4
 80018d8:	60bb      	str	r3, [r7, #8]
 80018da:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80018dc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80018e0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018e2:	2302      	movs	r3, #2
 80018e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018e6:	2303      	movs	r3, #3
 80018e8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018ea:	f107 0310 	add.w	r3, r7, #16
 80018ee:	4619      	mov	r1, r3
 80018f0:	480b      	ldr	r0, [pc, #44]	@ (8001920 <HAL_UART_MspInit+0x94>)
 80018f2:	f000 fdd3 	bl	800249c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80018f6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80018fa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018fc:	2300      	movs	r3, #0
 80018fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001900:	2300      	movs	r3, #0
 8001902:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001904:	f107 0310 	add.w	r3, r7, #16
 8001908:	4619      	mov	r1, r3
 800190a:	4805      	ldr	r0, [pc, #20]	@ (8001920 <HAL_UART_MspInit+0x94>)
 800190c:	f000 fdc6 	bl	800249c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001910:	bf00      	nop
 8001912:	3720      	adds	r7, #32
 8001914:	46bd      	mov	sp, r7
 8001916:	bd80      	pop	{r7, pc}
 8001918:	40013800 	.word	0x40013800
 800191c:	40021000 	.word	0x40021000
 8001920:	40010800 	.word	0x40010800

08001924 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001924:	f7ff fe20 	bl	8001568 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001928:	480b      	ldr	r0, [pc, #44]	@ (8001958 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800192a:	490c      	ldr	r1, [pc, #48]	@ (800195c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800192c:	4a0c      	ldr	r2, [pc, #48]	@ (8001960 <LoopFillZerobss+0x16>)
  movs r3, #0
 800192e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001930:	e002      	b.n	8001938 <LoopCopyDataInit>

08001932 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001932:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001934:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001936:	3304      	adds	r3, #4

08001938 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001938:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800193a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800193c:	d3f9      	bcc.n	8001932 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800193e:	4a09      	ldr	r2, [pc, #36]	@ (8001964 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001940:	4c09      	ldr	r4, [pc, #36]	@ (8001968 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001942:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001944:	e001      	b.n	800194a <LoopFillZerobss>

08001946 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001946:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001948:	3204      	adds	r2, #4

0800194a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800194a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800194c:	d3fb      	bcc.n	8001946 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800194e:	f004 f94f 	bl	8005bf0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001952:	f7ff fbad 	bl	80010b0 <main>
  bx lr
 8001956:	4770      	bx	lr
  ldr r0, =_sdata
 8001958:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800195c:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001960:	08008b84 	.word	0x08008b84
  ldr r2, =_sbss
 8001964:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001968:	20000460 	.word	0x20000460

0800196c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800196c:	e7fe      	b.n	800196c <ADC1_2_IRQHandler>
	...

08001970 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001974:	4b08      	ldr	r3, [pc, #32]	@ (8001998 <HAL_Init+0x28>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	4a07      	ldr	r2, [pc, #28]	@ (8001998 <HAL_Init+0x28>)
 800197a:	f043 0310 	orr.w	r3, r3, #16
 800197e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001980:	2003      	movs	r0, #3
 8001982:	f000 fd57 	bl	8002434 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001986:	200f      	movs	r0, #15
 8001988:	f000 f808 	bl	800199c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800198c:	f7ff fccc 	bl	8001328 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001990:	2300      	movs	r3, #0
}
 8001992:	4618      	mov	r0, r3
 8001994:	bd80      	pop	{r7, pc}
 8001996:	bf00      	nop
 8001998:	40022000 	.word	0x40022000

0800199c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b082      	sub	sp, #8
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80019a4:	4b12      	ldr	r3, [pc, #72]	@ (80019f0 <HAL_InitTick+0x54>)
 80019a6:	681a      	ldr	r2, [r3, #0]
 80019a8:	4b12      	ldr	r3, [pc, #72]	@ (80019f4 <HAL_InitTick+0x58>)
 80019aa:	781b      	ldrb	r3, [r3, #0]
 80019ac:	4619      	mov	r1, r3
 80019ae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80019b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80019b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80019ba:	4618      	mov	r0, r3
 80019bc:	f000 fd61 	bl	8002482 <HAL_SYSTICK_Config>
 80019c0:	4603      	mov	r3, r0
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d001      	beq.n	80019ca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80019c6:	2301      	movs	r3, #1
 80019c8:	e00e      	b.n	80019e8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	2b0f      	cmp	r3, #15
 80019ce:	d80a      	bhi.n	80019e6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019d0:	2200      	movs	r2, #0
 80019d2:	6879      	ldr	r1, [r7, #4]
 80019d4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80019d8:	f000 fd37 	bl	800244a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80019dc:	4a06      	ldr	r2, [pc, #24]	@ (80019f8 <HAL_InitTick+0x5c>)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80019e2:	2300      	movs	r3, #0
 80019e4:	e000      	b.n	80019e8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80019e6:	2301      	movs	r3, #1
}
 80019e8:	4618      	mov	r0, r3
 80019ea:	3708      	adds	r7, #8
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}
 80019f0:	20000004 	.word	0x20000004
 80019f4:	2000000c 	.word	0x2000000c
 80019f8:	20000008 	.word	0x20000008

080019fc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019fc:	b480      	push	{r7}
 80019fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a00:	4b05      	ldr	r3, [pc, #20]	@ (8001a18 <HAL_IncTick+0x1c>)
 8001a02:	781b      	ldrb	r3, [r3, #0]
 8001a04:	461a      	mov	r2, r3
 8001a06:	4b05      	ldr	r3, [pc, #20]	@ (8001a1c <HAL_IncTick+0x20>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	4413      	add	r3, r2
 8001a0c:	4a03      	ldr	r2, [pc, #12]	@ (8001a1c <HAL_IncTick+0x20>)
 8001a0e:	6013      	str	r3, [r2, #0]
}
 8001a10:	bf00      	nop
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bc80      	pop	{r7}
 8001a16:	4770      	bx	lr
 8001a18:	2000000c 	.word	0x2000000c
 8001a1c:	20000310 	.word	0x20000310

08001a20 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a20:	b480      	push	{r7}
 8001a22:	af00      	add	r7, sp, #0
  return uwTick;
 8001a24:	4b02      	ldr	r3, [pc, #8]	@ (8001a30 <HAL_GetTick+0x10>)
 8001a26:	681b      	ldr	r3, [r3, #0]
}
 8001a28:	4618      	mov	r0, r3
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bc80      	pop	{r7}
 8001a2e:	4770      	bx	lr
 8001a30:	20000310 	.word	0x20000310

08001a34 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b084      	sub	sp, #16
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a3c:	f7ff fff0 	bl	8001a20 <HAL_GetTick>
 8001a40:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001a4c:	d005      	beq.n	8001a5a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a4e:	4b0a      	ldr	r3, [pc, #40]	@ (8001a78 <HAL_Delay+0x44>)
 8001a50:	781b      	ldrb	r3, [r3, #0]
 8001a52:	461a      	mov	r2, r3
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	4413      	add	r3, r2
 8001a58:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001a5a:	bf00      	nop
 8001a5c:	f7ff ffe0 	bl	8001a20 <HAL_GetTick>
 8001a60:	4602      	mov	r2, r0
 8001a62:	68bb      	ldr	r3, [r7, #8]
 8001a64:	1ad3      	subs	r3, r2, r3
 8001a66:	68fa      	ldr	r2, [r7, #12]
 8001a68:	429a      	cmp	r2, r3
 8001a6a:	d8f7      	bhi.n	8001a5c <HAL_Delay+0x28>
  {
  }
}
 8001a6c:	bf00      	nop
 8001a6e:	bf00      	nop
 8001a70:	3710      	adds	r7, #16
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	2000000c 	.word	0x2000000c

08001a7c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b086      	sub	sp, #24
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a84:	2300      	movs	r3, #0
 8001a86:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001a90:	2300      	movs	r3, #0
 8001a92:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d101      	bne.n	8001a9e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001a9a:	2301      	movs	r3, #1
 8001a9c:	e0be      	b.n	8001c1c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	689b      	ldr	r3, [r3, #8]
 8001aa2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d109      	bne.n	8001ac0 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	2200      	movs	r2, #0
 8001ab0:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001aba:	6878      	ldr	r0, [r7, #4]
 8001abc:	f7ff f9f2 	bl	8000ea4 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001ac0:	6878      	ldr	r0, [r7, #4]
 8001ac2:	f000 fbc5 	bl	8002250 <ADC_ConversionStop_Disable>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ace:	f003 0310 	and.w	r3, r3, #16
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	f040 8099 	bne.w	8001c0a <HAL_ADC_Init+0x18e>
 8001ad8:	7dfb      	ldrb	r3, [r7, #23]
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	f040 8095 	bne.w	8001c0a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ae4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001ae8:	f023 0302 	bic.w	r3, r3, #2
 8001aec:	f043 0202 	orr.w	r2, r3, #2
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001afc:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	7b1b      	ldrb	r3, [r3, #12]
 8001b02:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001b04:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001b06:	68ba      	ldr	r2, [r7, #8]
 8001b08:	4313      	orrs	r3, r2
 8001b0a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	689b      	ldr	r3, [r3, #8]
 8001b10:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001b14:	d003      	beq.n	8001b1e <HAL_ADC_Init+0xa2>
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	689b      	ldr	r3, [r3, #8]
 8001b1a:	2b01      	cmp	r3, #1
 8001b1c:	d102      	bne.n	8001b24 <HAL_ADC_Init+0xa8>
 8001b1e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001b22:	e000      	b.n	8001b26 <HAL_ADC_Init+0xaa>
 8001b24:	2300      	movs	r3, #0
 8001b26:	693a      	ldr	r2, [r7, #16]
 8001b28:	4313      	orrs	r3, r2
 8001b2a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	7d1b      	ldrb	r3, [r3, #20]
 8001b30:	2b01      	cmp	r3, #1
 8001b32:	d119      	bne.n	8001b68 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	7b1b      	ldrb	r3, [r3, #12]
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d109      	bne.n	8001b50 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	699b      	ldr	r3, [r3, #24]
 8001b40:	3b01      	subs	r3, #1
 8001b42:	035a      	lsls	r2, r3, #13
 8001b44:	693b      	ldr	r3, [r7, #16]
 8001b46:	4313      	orrs	r3, r2
 8001b48:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001b4c:	613b      	str	r3, [r7, #16]
 8001b4e:	e00b      	b.n	8001b68 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b54:	f043 0220 	orr.w	r2, r3, #32
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b60:	f043 0201 	orr.w	r2, r3, #1
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	685b      	ldr	r3, [r3, #4]
 8001b6e:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	693a      	ldr	r2, [r7, #16]
 8001b78:	430a      	orrs	r2, r1
 8001b7a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	689a      	ldr	r2, [r3, #8]
 8001b82:	4b28      	ldr	r3, [pc, #160]	@ (8001c24 <HAL_ADC_Init+0x1a8>)
 8001b84:	4013      	ands	r3, r2
 8001b86:	687a      	ldr	r2, [r7, #4]
 8001b88:	6812      	ldr	r2, [r2, #0]
 8001b8a:	68b9      	ldr	r1, [r7, #8]
 8001b8c:	430b      	orrs	r3, r1
 8001b8e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	689b      	ldr	r3, [r3, #8]
 8001b94:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001b98:	d003      	beq.n	8001ba2 <HAL_ADC_Init+0x126>
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	689b      	ldr	r3, [r3, #8]
 8001b9e:	2b01      	cmp	r3, #1
 8001ba0:	d104      	bne.n	8001bac <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	691b      	ldr	r3, [r3, #16]
 8001ba6:	3b01      	subs	r3, #1
 8001ba8:	051b      	lsls	r3, r3, #20
 8001baa:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bb2:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	68fa      	ldr	r2, [r7, #12]
 8001bbc:	430a      	orrs	r2, r1
 8001bbe:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	689a      	ldr	r2, [r3, #8]
 8001bc6:	4b18      	ldr	r3, [pc, #96]	@ (8001c28 <HAL_ADC_Init+0x1ac>)
 8001bc8:	4013      	ands	r3, r2
 8001bca:	68ba      	ldr	r2, [r7, #8]
 8001bcc:	429a      	cmp	r2, r3
 8001bce:	d10b      	bne.n	8001be8 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bda:	f023 0303 	bic.w	r3, r3, #3
 8001bde:	f043 0201 	orr.w	r2, r3, #1
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001be6:	e018      	b.n	8001c1a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bec:	f023 0312 	bic.w	r3, r3, #18
 8001bf0:	f043 0210 	orr.w	r2, r3, #16
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bfc:	f043 0201 	orr.w	r2, r3, #1
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001c04:	2301      	movs	r3, #1
 8001c06:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001c08:	e007      	b.n	8001c1a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c0e:	f043 0210 	orr.w	r2, r3, #16
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001c16:	2301      	movs	r3, #1
 8001c18:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001c1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	3718      	adds	r7, #24
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bd80      	pop	{r7, pc}
 8001c24:	ffe1f7fd 	.word	0xffe1f7fd
 8001c28:	ff1f0efe 	.word	0xff1f0efe

08001c2c <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b084      	sub	sp, #16
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c34:	2300      	movs	r3, #0
 8001c36:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001c3e:	2b01      	cmp	r3, #1
 8001c40:	d101      	bne.n	8001c46 <HAL_ADC_Start+0x1a>
 8001c42:	2302      	movs	r3, #2
 8001c44:	e098      	b.n	8001d78 <HAL_ADC_Start+0x14c>
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	2201      	movs	r2, #1
 8001c4a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8001c4e:	6878      	ldr	r0, [r7, #4]
 8001c50:	f000 faa4 	bl	800219c <ADC_Enable>
 8001c54:	4603      	mov	r3, r0
 8001c56:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001c58:	7bfb      	ldrb	r3, [r7, #15]
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	f040 8087 	bne.w	8001d6e <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c64:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001c68:	f023 0301 	bic.w	r3, r3, #1
 8001c6c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	4a41      	ldr	r2, [pc, #260]	@ (8001d80 <HAL_ADC_Start+0x154>)
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d105      	bne.n	8001c8a <HAL_ADC_Start+0x5e>
 8001c7e:	4b41      	ldr	r3, [pc, #260]	@ (8001d84 <HAL_ADC_Start+0x158>)
 8001c80:	685b      	ldr	r3, [r3, #4]
 8001c82:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d115      	bne.n	8001cb6 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c8e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	685b      	ldr	r3, [r3, #4]
 8001c9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d026      	beq.n	8001cf2 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ca8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001cac:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001cb4:	e01d      	b.n	8001cf2 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cba:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	4a2f      	ldr	r2, [pc, #188]	@ (8001d84 <HAL_ADC_Start+0x158>)
 8001cc8:	4293      	cmp	r3, r2
 8001cca:	d004      	beq.n	8001cd6 <HAL_ADC_Start+0xaa>
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	4a2b      	ldr	r2, [pc, #172]	@ (8001d80 <HAL_ADC_Start+0x154>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d10d      	bne.n	8001cf2 <HAL_ADC_Start+0xc6>
 8001cd6:	4b2b      	ldr	r3, [pc, #172]	@ (8001d84 <HAL_ADC_Start+0x158>)
 8001cd8:	685b      	ldr	r3, [r3, #4]
 8001cda:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d007      	beq.n	8001cf2 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ce6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001cea:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cf6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d006      	beq.n	8001d0c <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d02:	f023 0206 	bic.w	r2, r3, #6
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001d0a:	e002      	b.n	8001d12 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	2200      	movs	r2, #0
 8001d10:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	2200      	movs	r2, #0
 8001d16:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f06f 0202 	mvn.w	r2, #2
 8001d22:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	689b      	ldr	r3, [r3, #8]
 8001d2a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001d2e:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001d32:	d113      	bne.n	8001d5c <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001d38:	4a11      	ldr	r2, [pc, #68]	@ (8001d80 <HAL_ADC_Start+0x154>)
 8001d3a:	4293      	cmp	r3, r2
 8001d3c:	d105      	bne.n	8001d4a <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001d3e:	4b11      	ldr	r3, [pc, #68]	@ (8001d84 <HAL_ADC_Start+0x158>)
 8001d40:	685b      	ldr	r3, [r3, #4]
 8001d42:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d108      	bne.n	8001d5c <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	689a      	ldr	r2, [r3, #8]
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8001d58:	609a      	str	r2, [r3, #8]
 8001d5a:	e00c      	b.n	8001d76 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	689a      	ldr	r2, [r3, #8]
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8001d6a:	609a      	str	r2, [r3, #8]
 8001d6c:	e003      	b.n	8001d76 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	2200      	movs	r2, #0
 8001d72:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8001d76:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d78:	4618      	mov	r0, r3
 8001d7a:	3710      	adds	r7, #16
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	bd80      	pop	{r7, pc}
 8001d80:	40012800 	.word	0x40012800
 8001d84:	40012400 	.word	0x40012400

08001d88 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001d88:	b590      	push	{r4, r7, lr}
 8001d8a:	b087      	sub	sp, #28
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
 8001d90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001d92:	2300      	movs	r3, #0
 8001d94:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8001d96:	2300      	movs	r3, #0
 8001d98:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8001d9e:	f7ff fe3f 	bl	8001a20 <HAL_GetTick>
 8001da2:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	689b      	ldr	r3, [r3, #8]
 8001daa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d00b      	beq.n	8001dca <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001db6:	f043 0220 	orr.w	r2, r3, #32
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	e0d3      	b.n	8001f72 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	685b      	ldr	r3, [r3, #4]
 8001dd0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d131      	bne.n	8001e3c <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001dde:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d12a      	bne.n	8001e3c <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001de6:	e021      	b.n	8001e2c <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001dee:	d01d      	beq.n	8001e2c <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d007      	beq.n	8001e06 <HAL_ADC_PollForConversion+0x7e>
 8001df6:	f7ff fe13 	bl	8001a20 <HAL_GetTick>
 8001dfa:	4602      	mov	r2, r0
 8001dfc:	697b      	ldr	r3, [r7, #20]
 8001dfe:	1ad3      	subs	r3, r2, r3
 8001e00:	683a      	ldr	r2, [r7, #0]
 8001e02:	429a      	cmp	r2, r3
 8001e04:	d212      	bcs.n	8001e2c <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f003 0302 	and.w	r3, r3, #2
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d10b      	bne.n	8001e2c <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e18:	f043 0204 	orr.w	r2, r3, #4
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	2200      	movs	r2, #0
 8001e24:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 8001e28:	2303      	movs	r3, #3
 8001e2a:	e0a2      	b.n	8001f72 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f003 0302 	and.w	r3, r3, #2
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d0d6      	beq.n	8001de8 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001e3a:	e070      	b.n	8001f1e <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8001e3c:	4b4f      	ldr	r3, [pc, #316]	@ (8001f7c <HAL_ADC_PollForConversion+0x1f4>)
 8001e3e:	681c      	ldr	r4, [r3, #0]
 8001e40:	2002      	movs	r0, #2
 8001e42:	f001 f98d 	bl	8003160 <HAL_RCCEx_GetPeriphCLKFreq>
 8001e46:	4603      	mov	r3, r0
 8001e48:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	6919      	ldr	r1, [r3, #16]
 8001e52:	4b4b      	ldr	r3, [pc, #300]	@ (8001f80 <HAL_ADC_PollForConversion+0x1f8>)
 8001e54:	400b      	ands	r3, r1
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d118      	bne.n	8001e8c <HAL_ADC_PollForConversion+0x104>
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	68d9      	ldr	r1, [r3, #12]
 8001e60:	4b48      	ldr	r3, [pc, #288]	@ (8001f84 <HAL_ADC_PollForConversion+0x1fc>)
 8001e62:	400b      	ands	r3, r1
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d111      	bne.n	8001e8c <HAL_ADC_PollForConversion+0x104>
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	6919      	ldr	r1, [r3, #16]
 8001e6e:	4b46      	ldr	r3, [pc, #280]	@ (8001f88 <HAL_ADC_PollForConversion+0x200>)
 8001e70:	400b      	ands	r3, r1
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d108      	bne.n	8001e88 <HAL_ADC_PollForConversion+0x100>
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	68d9      	ldr	r1, [r3, #12]
 8001e7c:	4b43      	ldr	r3, [pc, #268]	@ (8001f8c <HAL_ADC_PollForConversion+0x204>)
 8001e7e:	400b      	ands	r3, r1
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d101      	bne.n	8001e88 <HAL_ADC_PollForConversion+0x100>
 8001e84:	2314      	movs	r3, #20
 8001e86:	e020      	b.n	8001eca <HAL_ADC_PollForConversion+0x142>
 8001e88:	2329      	movs	r3, #41	@ 0x29
 8001e8a:	e01e      	b.n	8001eca <HAL_ADC_PollForConversion+0x142>
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	6919      	ldr	r1, [r3, #16]
 8001e92:	4b3d      	ldr	r3, [pc, #244]	@ (8001f88 <HAL_ADC_PollForConversion+0x200>)
 8001e94:	400b      	ands	r3, r1
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d106      	bne.n	8001ea8 <HAL_ADC_PollForConversion+0x120>
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	68d9      	ldr	r1, [r3, #12]
 8001ea0:	4b3a      	ldr	r3, [pc, #232]	@ (8001f8c <HAL_ADC_PollForConversion+0x204>)
 8001ea2:	400b      	ands	r3, r1
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d00d      	beq.n	8001ec4 <HAL_ADC_PollForConversion+0x13c>
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	6919      	ldr	r1, [r3, #16]
 8001eae:	4b38      	ldr	r3, [pc, #224]	@ (8001f90 <HAL_ADC_PollForConversion+0x208>)
 8001eb0:	400b      	ands	r3, r1
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d108      	bne.n	8001ec8 <HAL_ADC_PollForConversion+0x140>
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	68d9      	ldr	r1, [r3, #12]
 8001ebc:	4b34      	ldr	r3, [pc, #208]	@ (8001f90 <HAL_ADC_PollForConversion+0x208>)
 8001ebe:	400b      	ands	r3, r1
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d101      	bne.n	8001ec8 <HAL_ADC_PollForConversion+0x140>
 8001ec4:	2354      	movs	r3, #84	@ 0x54
 8001ec6:	e000      	b.n	8001eca <HAL_ADC_PollForConversion+0x142>
 8001ec8:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8001eca:	fb02 f303 	mul.w	r3, r2, r3
 8001ece:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001ed0:	e021      	b.n	8001f16 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001ed8:	d01a      	beq.n	8001f10 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d007      	beq.n	8001ef0 <HAL_ADC_PollForConversion+0x168>
 8001ee0:	f7ff fd9e 	bl	8001a20 <HAL_GetTick>
 8001ee4:	4602      	mov	r2, r0
 8001ee6:	697b      	ldr	r3, [r7, #20]
 8001ee8:	1ad3      	subs	r3, r2, r3
 8001eea:	683a      	ldr	r2, [r7, #0]
 8001eec:	429a      	cmp	r2, r3
 8001eee:	d20f      	bcs.n	8001f10 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	693a      	ldr	r2, [r7, #16]
 8001ef4:	429a      	cmp	r2, r3
 8001ef6:	d90b      	bls.n	8001f10 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001efc:	f043 0204 	orr.w	r2, r3, #4
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	2200      	movs	r2, #0
 8001f08:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8001f0c:	2303      	movs	r3, #3
 8001f0e:	e030      	b.n	8001f72 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	3301      	adds	r3, #1
 8001f14:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	693a      	ldr	r2, [r7, #16]
 8001f1a:	429a      	cmp	r2, r3
 8001f1c:	d8d9      	bhi.n	8001ed2 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f06f 0212 	mvn.w	r2, #18
 8001f26:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f2c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	689b      	ldr	r3, [r3, #8]
 8001f3a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001f3e:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001f42:	d115      	bne.n	8001f70 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d111      	bne.n	8001f70 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f50:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f5c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d105      	bne.n	8001f70 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f68:	f043 0201 	orr.w	r2, r3, #1
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001f70:	2300      	movs	r3, #0
}
 8001f72:	4618      	mov	r0, r3
 8001f74:	371c      	adds	r7, #28
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bd90      	pop	{r4, r7, pc}
 8001f7a:	bf00      	nop
 8001f7c:	20000004 	.word	0x20000004
 8001f80:	24924924 	.word	0x24924924
 8001f84:	00924924 	.word	0x00924924
 8001f88:	12492492 	.word	0x12492492
 8001f8c:	00492492 	.word	0x00492492
 8001f90:	00249249 	.word	0x00249249

08001f94 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001f94:	b480      	push	{r7}
 8001f96:	b083      	sub	sp, #12
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	370c      	adds	r7, #12
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	bc80      	pop	{r7}
 8001faa:	4770      	bx	lr

08001fac <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001fac:	b480      	push	{r7}
 8001fae:	b085      	sub	sp, #20
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
 8001fb4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001fc4:	2b01      	cmp	r3, #1
 8001fc6:	d101      	bne.n	8001fcc <HAL_ADC_ConfigChannel+0x20>
 8001fc8:	2302      	movs	r3, #2
 8001fca:	e0dc      	b.n	8002186 <HAL_ADC_ConfigChannel+0x1da>
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	2201      	movs	r2, #1
 8001fd0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	685b      	ldr	r3, [r3, #4]
 8001fd8:	2b06      	cmp	r3, #6
 8001fda:	d81c      	bhi.n	8002016 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	685a      	ldr	r2, [r3, #4]
 8001fe6:	4613      	mov	r3, r2
 8001fe8:	009b      	lsls	r3, r3, #2
 8001fea:	4413      	add	r3, r2
 8001fec:	3b05      	subs	r3, #5
 8001fee:	221f      	movs	r2, #31
 8001ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff4:	43db      	mvns	r3, r3
 8001ff6:	4019      	ands	r1, r3
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	6818      	ldr	r0, [r3, #0]
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	685a      	ldr	r2, [r3, #4]
 8002000:	4613      	mov	r3, r2
 8002002:	009b      	lsls	r3, r3, #2
 8002004:	4413      	add	r3, r2
 8002006:	3b05      	subs	r3, #5
 8002008:	fa00 f203 	lsl.w	r2, r0, r3
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	430a      	orrs	r2, r1
 8002012:	635a      	str	r2, [r3, #52]	@ 0x34
 8002014:	e03c      	b.n	8002090 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	685b      	ldr	r3, [r3, #4]
 800201a:	2b0c      	cmp	r3, #12
 800201c:	d81c      	bhi.n	8002058 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	685a      	ldr	r2, [r3, #4]
 8002028:	4613      	mov	r3, r2
 800202a:	009b      	lsls	r3, r3, #2
 800202c:	4413      	add	r3, r2
 800202e:	3b23      	subs	r3, #35	@ 0x23
 8002030:	221f      	movs	r2, #31
 8002032:	fa02 f303 	lsl.w	r3, r2, r3
 8002036:	43db      	mvns	r3, r3
 8002038:	4019      	ands	r1, r3
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	6818      	ldr	r0, [r3, #0]
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	685a      	ldr	r2, [r3, #4]
 8002042:	4613      	mov	r3, r2
 8002044:	009b      	lsls	r3, r3, #2
 8002046:	4413      	add	r3, r2
 8002048:	3b23      	subs	r3, #35	@ 0x23
 800204a:	fa00 f203 	lsl.w	r2, r0, r3
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	430a      	orrs	r2, r1
 8002054:	631a      	str	r2, [r3, #48]	@ 0x30
 8002056:	e01b      	b.n	8002090 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	685a      	ldr	r2, [r3, #4]
 8002062:	4613      	mov	r3, r2
 8002064:	009b      	lsls	r3, r3, #2
 8002066:	4413      	add	r3, r2
 8002068:	3b41      	subs	r3, #65	@ 0x41
 800206a:	221f      	movs	r2, #31
 800206c:	fa02 f303 	lsl.w	r3, r2, r3
 8002070:	43db      	mvns	r3, r3
 8002072:	4019      	ands	r1, r3
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	6818      	ldr	r0, [r3, #0]
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	685a      	ldr	r2, [r3, #4]
 800207c:	4613      	mov	r3, r2
 800207e:	009b      	lsls	r3, r3, #2
 8002080:	4413      	add	r3, r2
 8002082:	3b41      	subs	r3, #65	@ 0x41
 8002084:	fa00 f203 	lsl.w	r2, r0, r3
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	430a      	orrs	r2, r1
 800208e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	2b09      	cmp	r3, #9
 8002096:	d91c      	bls.n	80020d2 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	68d9      	ldr	r1, [r3, #12]
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	681a      	ldr	r2, [r3, #0]
 80020a2:	4613      	mov	r3, r2
 80020a4:	005b      	lsls	r3, r3, #1
 80020a6:	4413      	add	r3, r2
 80020a8:	3b1e      	subs	r3, #30
 80020aa:	2207      	movs	r2, #7
 80020ac:	fa02 f303 	lsl.w	r3, r2, r3
 80020b0:	43db      	mvns	r3, r3
 80020b2:	4019      	ands	r1, r3
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	6898      	ldr	r0, [r3, #8]
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	681a      	ldr	r2, [r3, #0]
 80020bc:	4613      	mov	r3, r2
 80020be:	005b      	lsls	r3, r3, #1
 80020c0:	4413      	add	r3, r2
 80020c2:	3b1e      	subs	r3, #30
 80020c4:	fa00 f203 	lsl.w	r2, r0, r3
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	430a      	orrs	r2, r1
 80020ce:	60da      	str	r2, [r3, #12]
 80020d0:	e019      	b.n	8002106 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	6919      	ldr	r1, [r3, #16]
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	681a      	ldr	r2, [r3, #0]
 80020dc:	4613      	mov	r3, r2
 80020de:	005b      	lsls	r3, r3, #1
 80020e0:	4413      	add	r3, r2
 80020e2:	2207      	movs	r2, #7
 80020e4:	fa02 f303 	lsl.w	r3, r2, r3
 80020e8:	43db      	mvns	r3, r3
 80020ea:	4019      	ands	r1, r3
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	6898      	ldr	r0, [r3, #8]
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	681a      	ldr	r2, [r3, #0]
 80020f4:	4613      	mov	r3, r2
 80020f6:	005b      	lsls	r3, r3, #1
 80020f8:	4413      	add	r3, r2
 80020fa:	fa00 f203 	lsl.w	r2, r0, r3
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	430a      	orrs	r2, r1
 8002104:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	2b10      	cmp	r3, #16
 800210c:	d003      	beq.n	8002116 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002112:	2b11      	cmp	r3, #17
 8002114:	d132      	bne.n	800217c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	4a1d      	ldr	r2, [pc, #116]	@ (8002190 <HAL_ADC_ConfigChannel+0x1e4>)
 800211c:	4293      	cmp	r3, r2
 800211e:	d125      	bne.n	800216c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	689b      	ldr	r3, [r3, #8]
 8002126:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800212a:	2b00      	cmp	r3, #0
 800212c:	d126      	bne.n	800217c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	689a      	ldr	r2, [r3, #8]
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800213c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	2b10      	cmp	r3, #16
 8002144:	d11a      	bne.n	800217c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002146:	4b13      	ldr	r3, [pc, #76]	@ (8002194 <HAL_ADC_ConfigChannel+0x1e8>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	4a13      	ldr	r2, [pc, #76]	@ (8002198 <HAL_ADC_ConfigChannel+0x1ec>)
 800214c:	fba2 2303 	umull	r2, r3, r2, r3
 8002150:	0c9a      	lsrs	r2, r3, #18
 8002152:	4613      	mov	r3, r2
 8002154:	009b      	lsls	r3, r3, #2
 8002156:	4413      	add	r3, r2
 8002158:	005b      	lsls	r3, r3, #1
 800215a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800215c:	e002      	b.n	8002164 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800215e:	68bb      	ldr	r3, [r7, #8]
 8002160:	3b01      	subs	r3, #1
 8002162:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002164:	68bb      	ldr	r3, [r7, #8]
 8002166:	2b00      	cmp	r3, #0
 8002168:	d1f9      	bne.n	800215e <HAL_ADC_ConfigChannel+0x1b2>
 800216a:	e007      	b.n	800217c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002170:	f043 0220 	orr.w	r2, r3, #32
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002178:	2301      	movs	r3, #1
 800217a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2200      	movs	r2, #0
 8002180:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002184:	7bfb      	ldrb	r3, [r7, #15]
}
 8002186:	4618      	mov	r0, r3
 8002188:	3714      	adds	r7, #20
 800218a:	46bd      	mov	sp, r7
 800218c:	bc80      	pop	{r7}
 800218e:	4770      	bx	lr
 8002190:	40012400 	.word	0x40012400
 8002194:	20000004 	.word	0x20000004
 8002198:	431bde83 	.word	0x431bde83

0800219c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b084      	sub	sp, #16
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80021a4:	2300      	movs	r3, #0
 80021a6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80021a8:	2300      	movs	r3, #0
 80021aa:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	689b      	ldr	r3, [r3, #8]
 80021b2:	f003 0301 	and.w	r3, r3, #1
 80021b6:	2b01      	cmp	r3, #1
 80021b8:	d040      	beq.n	800223c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	689a      	ldr	r2, [r3, #8]
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f042 0201 	orr.w	r2, r2, #1
 80021c8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80021ca:	4b1f      	ldr	r3, [pc, #124]	@ (8002248 <ADC_Enable+0xac>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4a1f      	ldr	r2, [pc, #124]	@ (800224c <ADC_Enable+0xb0>)
 80021d0:	fba2 2303 	umull	r2, r3, r2, r3
 80021d4:	0c9b      	lsrs	r3, r3, #18
 80021d6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80021d8:	e002      	b.n	80021e0 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80021da:	68bb      	ldr	r3, [r7, #8]
 80021dc:	3b01      	subs	r3, #1
 80021de:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80021e0:	68bb      	ldr	r3, [r7, #8]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d1f9      	bne.n	80021da <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80021e6:	f7ff fc1b 	bl	8001a20 <HAL_GetTick>
 80021ea:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80021ec:	e01f      	b.n	800222e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80021ee:	f7ff fc17 	bl	8001a20 <HAL_GetTick>
 80021f2:	4602      	mov	r2, r0
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	1ad3      	subs	r3, r2, r3
 80021f8:	2b02      	cmp	r3, #2
 80021fa:	d918      	bls.n	800222e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	689b      	ldr	r3, [r3, #8]
 8002202:	f003 0301 	and.w	r3, r3, #1
 8002206:	2b01      	cmp	r3, #1
 8002208:	d011      	beq.n	800222e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800220e:	f043 0210 	orr.w	r2, r3, #16
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800221a:	f043 0201 	orr.w	r2, r3, #1
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	2200      	movs	r2, #0
 8002226:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 800222a:	2301      	movs	r3, #1
 800222c:	e007      	b.n	800223e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	689b      	ldr	r3, [r3, #8]
 8002234:	f003 0301 	and.w	r3, r3, #1
 8002238:	2b01      	cmp	r3, #1
 800223a:	d1d8      	bne.n	80021ee <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800223c:	2300      	movs	r3, #0
}
 800223e:	4618      	mov	r0, r3
 8002240:	3710      	adds	r7, #16
 8002242:	46bd      	mov	sp, r7
 8002244:	bd80      	pop	{r7, pc}
 8002246:	bf00      	nop
 8002248:	20000004 	.word	0x20000004
 800224c:	431bde83 	.word	0x431bde83

08002250 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b084      	sub	sp, #16
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002258:	2300      	movs	r3, #0
 800225a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	689b      	ldr	r3, [r3, #8]
 8002262:	f003 0301 	and.w	r3, r3, #1
 8002266:	2b01      	cmp	r3, #1
 8002268:	d12e      	bne.n	80022c8 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	689a      	ldr	r2, [r3, #8]
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f022 0201 	bic.w	r2, r2, #1
 8002278:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800227a:	f7ff fbd1 	bl	8001a20 <HAL_GetTick>
 800227e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002280:	e01b      	b.n	80022ba <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002282:	f7ff fbcd 	bl	8001a20 <HAL_GetTick>
 8002286:	4602      	mov	r2, r0
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	1ad3      	subs	r3, r2, r3
 800228c:	2b02      	cmp	r3, #2
 800228e:	d914      	bls.n	80022ba <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	689b      	ldr	r3, [r3, #8]
 8002296:	f003 0301 	and.w	r3, r3, #1
 800229a:	2b01      	cmp	r3, #1
 800229c:	d10d      	bne.n	80022ba <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022a2:	f043 0210 	orr.w	r2, r3, #16
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022ae:	f043 0201 	orr.w	r2, r3, #1
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 80022b6:	2301      	movs	r3, #1
 80022b8:	e007      	b.n	80022ca <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	689b      	ldr	r3, [r3, #8]
 80022c0:	f003 0301 	and.w	r3, r3, #1
 80022c4:	2b01      	cmp	r3, #1
 80022c6:	d0dc      	beq.n	8002282 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80022c8:	2300      	movs	r3, #0
}
 80022ca:	4618      	mov	r0, r3
 80022cc:	3710      	adds	r7, #16
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bd80      	pop	{r7, pc}
	...

080022d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022d4:	b480      	push	{r7}
 80022d6:	b085      	sub	sp, #20
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	f003 0307 	and.w	r3, r3, #7
 80022e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022e4:	4b0c      	ldr	r3, [pc, #48]	@ (8002318 <__NVIC_SetPriorityGrouping+0x44>)
 80022e6:	68db      	ldr	r3, [r3, #12]
 80022e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022ea:	68ba      	ldr	r2, [r7, #8]
 80022ec:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80022f0:	4013      	ands	r3, r2
 80022f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022f8:	68bb      	ldr	r3, [r7, #8]
 80022fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80022fc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002300:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002304:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002306:	4a04      	ldr	r2, [pc, #16]	@ (8002318 <__NVIC_SetPriorityGrouping+0x44>)
 8002308:	68bb      	ldr	r3, [r7, #8]
 800230a:	60d3      	str	r3, [r2, #12]
}
 800230c:	bf00      	nop
 800230e:	3714      	adds	r7, #20
 8002310:	46bd      	mov	sp, r7
 8002312:	bc80      	pop	{r7}
 8002314:	4770      	bx	lr
 8002316:	bf00      	nop
 8002318:	e000ed00 	.word	0xe000ed00

0800231c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800231c:	b480      	push	{r7}
 800231e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002320:	4b04      	ldr	r3, [pc, #16]	@ (8002334 <__NVIC_GetPriorityGrouping+0x18>)
 8002322:	68db      	ldr	r3, [r3, #12]
 8002324:	0a1b      	lsrs	r3, r3, #8
 8002326:	f003 0307 	and.w	r3, r3, #7
}
 800232a:	4618      	mov	r0, r3
 800232c:	46bd      	mov	sp, r7
 800232e:	bc80      	pop	{r7}
 8002330:	4770      	bx	lr
 8002332:	bf00      	nop
 8002334:	e000ed00 	.word	0xe000ed00

08002338 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002338:	b480      	push	{r7}
 800233a:	b083      	sub	sp, #12
 800233c:	af00      	add	r7, sp, #0
 800233e:	4603      	mov	r3, r0
 8002340:	6039      	str	r1, [r7, #0]
 8002342:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002344:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002348:	2b00      	cmp	r3, #0
 800234a:	db0a      	blt.n	8002362 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	b2da      	uxtb	r2, r3
 8002350:	490c      	ldr	r1, [pc, #48]	@ (8002384 <__NVIC_SetPriority+0x4c>)
 8002352:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002356:	0112      	lsls	r2, r2, #4
 8002358:	b2d2      	uxtb	r2, r2
 800235a:	440b      	add	r3, r1
 800235c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002360:	e00a      	b.n	8002378 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	b2da      	uxtb	r2, r3
 8002366:	4908      	ldr	r1, [pc, #32]	@ (8002388 <__NVIC_SetPriority+0x50>)
 8002368:	79fb      	ldrb	r3, [r7, #7]
 800236a:	f003 030f 	and.w	r3, r3, #15
 800236e:	3b04      	subs	r3, #4
 8002370:	0112      	lsls	r2, r2, #4
 8002372:	b2d2      	uxtb	r2, r2
 8002374:	440b      	add	r3, r1
 8002376:	761a      	strb	r2, [r3, #24]
}
 8002378:	bf00      	nop
 800237a:	370c      	adds	r7, #12
 800237c:	46bd      	mov	sp, r7
 800237e:	bc80      	pop	{r7}
 8002380:	4770      	bx	lr
 8002382:	bf00      	nop
 8002384:	e000e100 	.word	0xe000e100
 8002388:	e000ed00 	.word	0xe000ed00

0800238c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800238c:	b480      	push	{r7}
 800238e:	b089      	sub	sp, #36	@ 0x24
 8002390:	af00      	add	r7, sp, #0
 8002392:	60f8      	str	r0, [r7, #12]
 8002394:	60b9      	str	r1, [r7, #8]
 8002396:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	f003 0307 	and.w	r3, r3, #7
 800239e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023a0:	69fb      	ldr	r3, [r7, #28]
 80023a2:	f1c3 0307 	rsb	r3, r3, #7
 80023a6:	2b04      	cmp	r3, #4
 80023a8:	bf28      	it	cs
 80023aa:	2304      	movcs	r3, #4
 80023ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80023ae:	69fb      	ldr	r3, [r7, #28]
 80023b0:	3304      	adds	r3, #4
 80023b2:	2b06      	cmp	r3, #6
 80023b4:	d902      	bls.n	80023bc <NVIC_EncodePriority+0x30>
 80023b6:	69fb      	ldr	r3, [r7, #28]
 80023b8:	3b03      	subs	r3, #3
 80023ba:	e000      	b.n	80023be <NVIC_EncodePriority+0x32>
 80023bc:	2300      	movs	r3, #0
 80023be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023c0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80023c4:	69bb      	ldr	r3, [r7, #24]
 80023c6:	fa02 f303 	lsl.w	r3, r2, r3
 80023ca:	43da      	mvns	r2, r3
 80023cc:	68bb      	ldr	r3, [r7, #8]
 80023ce:	401a      	ands	r2, r3
 80023d0:	697b      	ldr	r3, [r7, #20]
 80023d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023d4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80023d8:	697b      	ldr	r3, [r7, #20]
 80023da:	fa01 f303 	lsl.w	r3, r1, r3
 80023de:	43d9      	mvns	r1, r3
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023e4:	4313      	orrs	r3, r2
         );
}
 80023e6:	4618      	mov	r0, r3
 80023e8:	3724      	adds	r7, #36	@ 0x24
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bc80      	pop	{r7}
 80023ee:	4770      	bx	lr

080023f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b082      	sub	sp, #8
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	3b01      	subs	r3, #1
 80023fc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002400:	d301      	bcc.n	8002406 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002402:	2301      	movs	r3, #1
 8002404:	e00f      	b.n	8002426 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002406:	4a0a      	ldr	r2, [pc, #40]	@ (8002430 <SysTick_Config+0x40>)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	3b01      	subs	r3, #1
 800240c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800240e:	210f      	movs	r1, #15
 8002410:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002414:	f7ff ff90 	bl	8002338 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002418:	4b05      	ldr	r3, [pc, #20]	@ (8002430 <SysTick_Config+0x40>)
 800241a:	2200      	movs	r2, #0
 800241c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800241e:	4b04      	ldr	r3, [pc, #16]	@ (8002430 <SysTick_Config+0x40>)
 8002420:	2207      	movs	r2, #7
 8002422:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002424:	2300      	movs	r3, #0
}
 8002426:	4618      	mov	r0, r3
 8002428:	3708      	adds	r7, #8
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}
 800242e:	bf00      	nop
 8002430:	e000e010 	.word	0xe000e010

08002434 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b082      	sub	sp, #8
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800243c:	6878      	ldr	r0, [r7, #4]
 800243e:	f7ff ff49 	bl	80022d4 <__NVIC_SetPriorityGrouping>
}
 8002442:	bf00      	nop
 8002444:	3708      	adds	r7, #8
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}

0800244a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800244a:	b580      	push	{r7, lr}
 800244c:	b086      	sub	sp, #24
 800244e:	af00      	add	r7, sp, #0
 8002450:	4603      	mov	r3, r0
 8002452:	60b9      	str	r1, [r7, #8]
 8002454:	607a      	str	r2, [r7, #4]
 8002456:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002458:	2300      	movs	r3, #0
 800245a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800245c:	f7ff ff5e 	bl	800231c <__NVIC_GetPriorityGrouping>
 8002460:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002462:	687a      	ldr	r2, [r7, #4]
 8002464:	68b9      	ldr	r1, [r7, #8]
 8002466:	6978      	ldr	r0, [r7, #20]
 8002468:	f7ff ff90 	bl	800238c <NVIC_EncodePriority>
 800246c:	4602      	mov	r2, r0
 800246e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002472:	4611      	mov	r1, r2
 8002474:	4618      	mov	r0, r3
 8002476:	f7ff ff5f 	bl	8002338 <__NVIC_SetPriority>
}
 800247a:	bf00      	nop
 800247c:	3718      	adds	r7, #24
 800247e:	46bd      	mov	sp, r7
 8002480:	bd80      	pop	{r7, pc}

08002482 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002482:	b580      	push	{r7, lr}
 8002484:	b082      	sub	sp, #8
 8002486:	af00      	add	r7, sp, #0
 8002488:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800248a:	6878      	ldr	r0, [r7, #4]
 800248c:	f7ff ffb0 	bl	80023f0 <SysTick_Config>
 8002490:	4603      	mov	r3, r0
}
 8002492:	4618      	mov	r0, r3
 8002494:	3708      	adds	r7, #8
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}
	...

0800249c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800249c:	b480      	push	{r7}
 800249e:	b08b      	sub	sp, #44	@ 0x2c
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
 80024a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80024a6:	2300      	movs	r3, #0
 80024a8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80024aa:	2300      	movs	r3, #0
 80024ac:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024ae:	e169      	b.n	8002784 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80024b0:	2201      	movs	r2, #1
 80024b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024b4:	fa02 f303 	lsl.w	r3, r2, r3
 80024b8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	69fa      	ldr	r2, [r7, #28]
 80024c0:	4013      	ands	r3, r2
 80024c2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80024c4:	69ba      	ldr	r2, [r7, #24]
 80024c6:	69fb      	ldr	r3, [r7, #28]
 80024c8:	429a      	cmp	r2, r3
 80024ca:	f040 8158 	bne.w	800277e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	685b      	ldr	r3, [r3, #4]
 80024d2:	4a9a      	ldr	r2, [pc, #616]	@ (800273c <HAL_GPIO_Init+0x2a0>)
 80024d4:	4293      	cmp	r3, r2
 80024d6:	d05e      	beq.n	8002596 <HAL_GPIO_Init+0xfa>
 80024d8:	4a98      	ldr	r2, [pc, #608]	@ (800273c <HAL_GPIO_Init+0x2a0>)
 80024da:	4293      	cmp	r3, r2
 80024dc:	d875      	bhi.n	80025ca <HAL_GPIO_Init+0x12e>
 80024de:	4a98      	ldr	r2, [pc, #608]	@ (8002740 <HAL_GPIO_Init+0x2a4>)
 80024e0:	4293      	cmp	r3, r2
 80024e2:	d058      	beq.n	8002596 <HAL_GPIO_Init+0xfa>
 80024e4:	4a96      	ldr	r2, [pc, #600]	@ (8002740 <HAL_GPIO_Init+0x2a4>)
 80024e6:	4293      	cmp	r3, r2
 80024e8:	d86f      	bhi.n	80025ca <HAL_GPIO_Init+0x12e>
 80024ea:	4a96      	ldr	r2, [pc, #600]	@ (8002744 <HAL_GPIO_Init+0x2a8>)
 80024ec:	4293      	cmp	r3, r2
 80024ee:	d052      	beq.n	8002596 <HAL_GPIO_Init+0xfa>
 80024f0:	4a94      	ldr	r2, [pc, #592]	@ (8002744 <HAL_GPIO_Init+0x2a8>)
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d869      	bhi.n	80025ca <HAL_GPIO_Init+0x12e>
 80024f6:	4a94      	ldr	r2, [pc, #592]	@ (8002748 <HAL_GPIO_Init+0x2ac>)
 80024f8:	4293      	cmp	r3, r2
 80024fa:	d04c      	beq.n	8002596 <HAL_GPIO_Init+0xfa>
 80024fc:	4a92      	ldr	r2, [pc, #584]	@ (8002748 <HAL_GPIO_Init+0x2ac>)
 80024fe:	4293      	cmp	r3, r2
 8002500:	d863      	bhi.n	80025ca <HAL_GPIO_Init+0x12e>
 8002502:	4a92      	ldr	r2, [pc, #584]	@ (800274c <HAL_GPIO_Init+0x2b0>)
 8002504:	4293      	cmp	r3, r2
 8002506:	d046      	beq.n	8002596 <HAL_GPIO_Init+0xfa>
 8002508:	4a90      	ldr	r2, [pc, #576]	@ (800274c <HAL_GPIO_Init+0x2b0>)
 800250a:	4293      	cmp	r3, r2
 800250c:	d85d      	bhi.n	80025ca <HAL_GPIO_Init+0x12e>
 800250e:	2b12      	cmp	r3, #18
 8002510:	d82a      	bhi.n	8002568 <HAL_GPIO_Init+0xcc>
 8002512:	2b12      	cmp	r3, #18
 8002514:	d859      	bhi.n	80025ca <HAL_GPIO_Init+0x12e>
 8002516:	a201      	add	r2, pc, #4	@ (adr r2, 800251c <HAL_GPIO_Init+0x80>)
 8002518:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800251c:	08002597 	.word	0x08002597
 8002520:	08002571 	.word	0x08002571
 8002524:	08002583 	.word	0x08002583
 8002528:	080025c5 	.word	0x080025c5
 800252c:	080025cb 	.word	0x080025cb
 8002530:	080025cb 	.word	0x080025cb
 8002534:	080025cb 	.word	0x080025cb
 8002538:	080025cb 	.word	0x080025cb
 800253c:	080025cb 	.word	0x080025cb
 8002540:	080025cb 	.word	0x080025cb
 8002544:	080025cb 	.word	0x080025cb
 8002548:	080025cb 	.word	0x080025cb
 800254c:	080025cb 	.word	0x080025cb
 8002550:	080025cb 	.word	0x080025cb
 8002554:	080025cb 	.word	0x080025cb
 8002558:	080025cb 	.word	0x080025cb
 800255c:	080025cb 	.word	0x080025cb
 8002560:	08002579 	.word	0x08002579
 8002564:	0800258d 	.word	0x0800258d
 8002568:	4a79      	ldr	r2, [pc, #484]	@ (8002750 <HAL_GPIO_Init+0x2b4>)
 800256a:	4293      	cmp	r3, r2
 800256c:	d013      	beq.n	8002596 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800256e:	e02c      	b.n	80025ca <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	68db      	ldr	r3, [r3, #12]
 8002574:	623b      	str	r3, [r7, #32]
          break;
 8002576:	e029      	b.n	80025cc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	68db      	ldr	r3, [r3, #12]
 800257c:	3304      	adds	r3, #4
 800257e:	623b      	str	r3, [r7, #32]
          break;
 8002580:	e024      	b.n	80025cc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	68db      	ldr	r3, [r3, #12]
 8002586:	3308      	adds	r3, #8
 8002588:	623b      	str	r3, [r7, #32]
          break;
 800258a:	e01f      	b.n	80025cc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	68db      	ldr	r3, [r3, #12]
 8002590:	330c      	adds	r3, #12
 8002592:	623b      	str	r3, [r7, #32]
          break;
 8002594:	e01a      	b.n	80025cc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	689b      	ldr	r3, [r3, #8]
 800259a:	2b00      	cmp	r3, #0
 800259c:	d102      	bne.n	80025a4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800259e:	2304      	movs	r3, #4
 80025a0:	623b      	str	r3, [r7, #32]
          break;
 80025a2:	e013      	b.n	80025cc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	689b      	ldr	r3, [r3, #8]
 80025a8:	2b01      	cmp	r3, #1
 80025aa:	d105      	bne.n	80025b8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80025ac:	2308      	movs	r3, #8
 80025ae:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	69fa      	ldr	r2, [r7, #28]
 80025b4:	611a      	str	r2, [r3, #16]
          break;
 80025b6:	e009      	b.n	80025cc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80025b8:	2308      	movs	r3, #8
 80025ba:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	69fa      	ldr	r2, [r7, #28]
 80025c0:	615a      	str	r2, [r3, #20]
          break;
 80025c2:	e003      	b.n	80025cc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80025c4:	2300      	movs	r3, #0
 80025c6:	623b      	str	r3, [r7, #32]
          break;
 80025c8:	e000      	b.n	80025cc <HAL_GPIO_Init+0x130>
          break;
 80025ca:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80025cc:	69bb      	ldr	r3, [r7, #24]
 80025ce:	2bff      	cmp	r3, #255	@ 0xff
 80025d0:	d801      	bhi.n	80025d6 <HAL_GPIO_Init+0x13a>
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	e001      	b.n	80025da <HAL_GPIO_Init+0x13e>
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	3304      	adds	r3, #4
 80025da:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80025dc:	69bb      	ldr	r3, [r7, #24]
 80025de:	2bff      	cmp	r3, #255	@ 0xff
 80025e0:	d802      	bhi.n	80025e8 <HAL_GPIO_Init+0x14c>
 80025e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025e4:	009b      	lsls	r3, r3, #2
 80025e6:	e002      	b.n	80025ee <HAL_GPIO_Init+0x152>
 80025e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025ea:	3b08      	subs	r3, #8
 80025ec:	009b      	lsls	r3, r3, #2
 80025ee:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80025f0:	697b      	ldr	r3, [r7, #20]
 80025f2:	681a      	ldr	r2, [r3, #0]
 80025f4:	210f      	movs	r1, #15
 80025f6:	693b      	ldr	r3, [r7, #16]
 80025f8:	fa01 f303 	lsl.w	r3, r1, r3
 80025fc:	43db      	mvns	r3, r3
 80025fe:	401a      	ands	r2, r3
 8002600:	6a39      	ldr	r1, [r7, #32]
 8002602:	693b      	ldr	r3, [r7, #16]
 8002604:	fa01 f303 	lsl.w	r3, r1, r3
 8002608:	431a      	orrs	r2, r3
 800260a:	697b      	ldr	r3, [r7, #20]
 800260c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002616:	2b00      	cmp	r3, #0
 8002618:	f000 80b1 	beq.w	800277e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800261c:	4b4d      	ldr	r3, [pc, #308]	@ (8002754 <HAL_GPIO_Init+0x2b8>)
 800261e:	699b      	ldr	r3, [r3, #24]
 8002620:	4a4c      	ldr	r2, [pc, #304]	@ (8002754 <HAL_GPIO_Init+0x2b8>)
 8002622:	f043 0301 	orr.w	r3, r3, #1
 8002626:	6193      	str	r3, [r2, #24]
 8002628:	4b4a      	ldr	r3, [pc, #296]	@ (8002754 <HAL_GPIO_Init+0x2b8>)
 800262a:	699b      	ldr	r3, [r3, #24]
 800262c:	f003 0301 	and.w	r3, r3, #1
 8002630:	60bb      	str	r3, [r7, #8]
 8002632:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002634:	4a48      	ldr	r2, [pc, #288]	@ (8002758 <HAL_GPIO_Init+0x2bc>)
 8002636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002638:	089b      	lsrs	r3, r3, #2
 800263a:	3302      	adds	r3, #2
 800263c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002640:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002642:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002644:	f003 0303 	and.w	r3, r3, #3
 8002648:	009b      	lsls	r3, r3, #2
 800264a:	220f      	movs	r2, #15
 800264c:	fa02 f303 	lsl.w	r3, r2, r3
 8002650:	43db      	mvns	r3, r3
 8002652:	68fa      	ldr	r2, [r7, #12]
 8002654:	4013      	ands	r3, r2
 8002656:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	4a40      	ldr	r2, [pc, #256]	@ (800275c <HAL_GPIO_Init+0x2c0>)
 800265c:	4293      	cmp	r3, r2
 800265e:	d013      	beq.n	8002688 <HAL_GPIO_Init+0x1ec>
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	4a3f      	ldr	r2, [pc, #252]	@ (8002760 <HAL_GPIO_Init+0x2c4>)
 8002664:	4293      	cmp	r3, r2
 8002666:	d00d      	beq.n	8002684 <HAL_GPIO_Init+0x1e8>
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	4a3e      	ldr	r2, [pc, #248]	@ (8002764 <HAL_GPIO_Init+0x2c8>)
 800266c:	4293      	cmp	r3, r2
 800266e:	d007      	beq.n	8002680 <HAL_GPIO_Init+0x1e4>
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	4a3d      	ldr	r2, [pc, #244]	@ (8002768 <HAL_GPIO_Init+0x2cc>)
 8002674:	4293      	cmp	r3, r2
 8002676:	d101      	bne.n	800267c <HAL_GPIO_Init+0x1e0>
 8002678:	2303      	movs	r3, #3
 800267a:	e006      	b.n	800268a <HAL_GPIO_Init+0x1ee>
 800267c:	2304      	movs	r3, #4
 800267e:	e004      	b.n	800268a <HAL_GPIO_Init+0x1ee>
 8002680:	2302      	movs	r3, #2
 8002682:	e002      	b.n	800268a <HAL_GPIO_Init+0x1ee>
 8002684:	2301      	movs	r3, #1
 8002686:	e000      	b.n	800268a <HAL_GPIO_Init+0x1ee>
 8002688:	2300      	movs	r3, #0
 800268a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800268c:	f002 0203 	and.w	r2, r2, #3
 8002690:	0092      	lsls	r2, r2, #2
 8002692:	4093      	lsls	r3, r2
 8002694:	68fa      	ldr	r2, [r7, #12]
 8002696:	4313      	orrs	r3, r2
 8002698:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800269a:	492f      	ldr	r1, [pc, #188]	@ (8002758 <HAL_GPIO_Init+0x2bc>)
 800269c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800269e:	089b      	lsrs	r3, r3, #2
 80026a0:	3302      	adds	r3, #2
 80026a2:	68fa      	ldr	r2, [r7, #12]
 80026a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	685b      	ldr	r3, [r3, #4]
 80026ac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d006      	beq.n	80026c2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80026b4:	4b2d      	ldr	r3, [pc, #180]	@ (800276c <HAL_GPIO_Init+0x2d0>)
 80026b6:	689a      	ldr	r2, [r3, #8]
 80026b8:	492c      	ldr	r1, [pc, #176]	@ (800276c <HAL_GPIO_Init+0x2d0>)
 80026ba:	69bb      	ldr	r3, [r7, #24]
 80026bc:	4313      	orrs	r3, r2
 80026be:	608b      	str	r3, [r1, #8]
 80026c0:	e006      	b.n	80026d0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80026c2:	4b2a      	ldr	r3, [pc, #168]	@ (800276c <HAL_GPIO_Init+0x2d0>)
 80026c4:	689a      	ldr	r2, [r3, #8]
 80026c6:	69bb      	ldr	r3, [r7, #24]
 80026c8:	43db      	mvns	r3, r3
 80026ca:	4928      	ldr	r1, [pc, #160]	@ (800276c <HAL_GPIO_Init+0x2d0>)
 80026cc:	4013      	ands	r3, r2
 80026ce:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	685b      	ldr	r3, [r3, #4]
 80026d4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d006      	beq.n	80026ea <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80026dc:	4b23      	ldr	r3, [pc, #140]	@ (800276c <HAL_GPIO_Init+0x2d0>)
 80026de:	68da      	ldr	r2, [r3, #12]
 80026e0:	4922      	ldr	r1, [pc, #136]	@ (800276c <HAL_GPIO_Init+0x2d0>)
 80026e2:	69bb      	ldr	r3, [r7, #24]
 80026e4:	4313      	orrs	r3, r2
 80026e6:	60cb      	str	r3, [r1, #12]
 80026e8:	e006      	b.n	80026f8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80026ea:	4b20      	ldr	r3, [pc, #128]	@ (800276c <HAL_GPIO_Init+0x2d0>)
 80026ec:	68da      	ldr	r2, [r3, #12]
 80026ee:	69bb      	ldr	r3, [r7, #24]
 80026f0:	43db      	mvns	r3, r3
 80026f2:	491e      	ldr	r1, [pc, #120]	@ (800276c <HAL_GPIO_Init+0x2d0>)
 80026f4:	4013      	ands	r3, r2
 80026f6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	685b      	ldr	r3, [r3, #4]
 80026fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002700:	2b00      	cmp	r3, #0
 8002702:	d006      	beq.n	8002712 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002704:	4b19      	ldr	r3, [pc, #100]	@ (800276c <HAL_GPIO_Init+0x2d0>)
 8002706:	685a      	ldr	r2, [r3, #4]
 8002708:	4918      	ldr	r1, [pc, #96]	@ (800276c <HAL_GPIO_Init+0x2d0>)
 800270a:	69bb      	ldr	r3, [r7, #24]
 800270c:	4313      	orrs	r3, r2
 800270e:	604b      	str	r3, [r1, #4]
 8002710:	e006      	b.n	8002720 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002712:	4b16      	ldr	r3, [pc, #88]	@ (800276c <HAL_GPIO_Init+0x2d0>)
 8002714:	685a      	ldr	r2, [r3, #4]
 8002716:	69bb      	ldr	r3, [r7, #24]
 8002718:	43db      	mvns	r3, r3
 800271a:	4914      	ldr	r1, [pc, #80]	@ (800276c <HAL_GPIO_Init+0x2d0>)
 800271c:	4013      	ands	r3, r2
 800271e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	685b      	ldr	r3, [r3, #4]
 8002724:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002728:	2b00      	cmp	r3, #0
 800272a:	d021      	beq.n	8002770 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800272c:	4b0f      	ldr	r3, [pc, #60]	@ (800276c <HAL_GPIO_Init+0x2d0>)
 800272e:	681a      	ldr	r2, [r3, #0]
 8002730:	490e      	ldr	r1, [pc, #56]	@ (800276c <HAL_GPIO_Init+0x2d0>)
 8002732:	69bb      	ldr	r3, [r7, #24]
 8002734:	4313      	orrs	r3, r2
 8002736:	600b      	str	r3, [r1, #0]
 8002738:	e021      	b.n	800277e <HAL_GPIO_Init+0x2e2>
 800273a:	bf00      	nop
 800273c:	10320000 	.word	0x10320000
 8002740:	10310000 	.word	0x10310000
 8002744:	10220000 	.word	0x10220000
 8002748:	10210000 	.word	0x10210000
 800274c:	10120000 	.word	0x10120000
 8002750:	10110000 	.word	0x10110000
 8002754:	40021000 	.word	0x40021000
 8002758:	40010000 	.word	0x40010000
 800275c:	40010800 	.word	0x40010800
 8002760:	40010c00 	.word	0x40010c00
 8002764:	40011000 	.word	0x40011000
 8002768:	40011400 	.word	0x40011400
 800276c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002770:	4b0b      	ldr	r3, [pc, #44]	@ (80027a0 <HAL_GPIO_Init+0x304>)
 8002772:	681a      	ldr	r2, [r3, #0]
 8002774:	69bb      	ldr	r3, [r7, #24]
 8002776:	43db      	mvns	r3, r3
 8002778:	4909      	ldr	r1, [pc, #36]	@ (80027a0 <HAL_GPIO_Init+0x304>)
 800277a:	4013      	ands	r3, r2
 800277c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800277e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002780:	3301      	adds	r3, #1
 8002782:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	681a      	ldr	r2, [r3, #0]
 8002788:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800278a:	fa22 f303 	lsr.w	r3, r2, r3
 800278e:	2b00      	cmp	r3, #0
 8002790:	f47f ae8e 	bne.w	80024b0 <HAL_GPIO_Init+0x14>
  }
}
 8002794:	bf00      	nop
 8002796:	bf00      	nop
 8002798:	372c      	adds	r7, #44	@ 0x2c
 800279a:	46bd      	mov	sp, r7
 800279c:	bc80      	pop	{r7}
 800279e:	4770      	bx	lr
 80027a0:	40010400 	.word	0x40010400

080027a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80027a4:	b480      	push	{r7}
 80027a6:	b083      	sub	sp, #12
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
 80027ac:	460b      	mov	r3, r1
 80027ae:	807b      	strh	r3, [r7, #2]
 80027b0:	4613      	mov	r3, r2
 80027b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80027b4:	787b      	ldrb	r3, [r7, #1]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d003      	beq.n	80027c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80027ba:	887a      	ldrh	r2, [r7, #2]
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80027c0:	e003      	b.n	80027ca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80027c2:	887b      	ldrh	r3, [r7, #2]
 80027c4:	041a      	lsls	r2, r3, #16
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	611a      	str	r2, [r3, #16]
}
 80027ca:	bf00      	nop
 80027cc:	370c      	adds	r7, #12
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bc80      	pop	{r7}
 80027d2:	4770      	bx	lr

080027d4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b086      	sub	sp, #24
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d101      	bne.n	80027e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80027e2:	2301      	movs	r3, #1
 80027e4:	e272      	b.n	8002ccc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f003 0301 	and.w	r3, r3, #1
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	f000 8087 	beq.w	8002902 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80027f4:	4b92      	ldr	r3, [pc, #584]	@ (8002a40 <HAL_RCC_OscConfig+0x26c>)
 80027f6:	685b      	ldr	r3, [r3, #4]
 80027f8:	f003 030c 	and.w	r3, r3, #12
 80027fc:	2b04      	cmp	r3, #4
 80027fe:	d00c      	beq.n	800281a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002800:	4b8f      	ldr	r3, [pc, #572]	@ (8002a40 <HAL_RCC_OscConfig+0x26c>)
 8002802:	685b      	ldr	r3, [r3, #4]
 8002804:	f003 030c 	and.w	r3, r3, #12
 8002808:	2b08      	cmp	r3, #8
 800280a:	d112      	bne.n	8002832 <HAL_RCC_OscConfig+0x5e>
 800280c:	4b8c      	ldr	r3, [pc, #560]	@ (8002a40 <HAL_RCC_OscConfig+0x26c>)
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002814:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002818:	d10b      	bne.n	8002832 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800281a:	4b89      	ldr	r3, [pc, #548]	@ (8002a40 <HAL_RCC_OscConfig+0x26c>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002822:	2b00      	cmp	r3, #0
 8002824:	d06c      	beq.n	8002900 <HAL_RCC_OscConfig+0x12c>
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	685b      	ldr	r3, [r3, #4]
 800282a:	2b00      	cmp	r3, #0
 800282c:	d168      	bne.n	8002900 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800282e:	2301      	movs	r3, #1
 8002830:	e24c      	b.n	8002ccc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	685b      	ldr	r3, [r3, #4]
 8002836:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800283a:	d106      	bne.n	800284a <HAL_RCC_OscConfig+0x76>
 800283c:	4b80      	ldr	r3, [pc, #512]	@ (8002a40 <HAL_RCC_OscConfig+0x26c>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a7f      	ldr	r2, [pc, #508]	@ (8002a40 <HAL_RCC_OscConfig+0x26c>)
 8002842:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002846:	6013      	str	r3, [r2, #0]
 8002848:	e02e      	b.n	80028a8 <HAL_RCC_OscConfig+0xd4>
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	685b      	ldr	r3, [r3, #4]
 800284e:	2b00      	cmp	r3, #0
 8002850:	d10c      	bne.n	800286c <HAL_RCC_OscConfig+0x98>
 8002852:	4b7b      	ldr	r3, [pc, #492]	@ (8002a40 <HAL_RCC_OscConfig+0x26c>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	4a7a      	ldr	r2, [pc, #488]	@ (8002a40 <HAL_RCC_OscConfig+0x26c>)
 8002858:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800285c:	6013      	str	r3, [r2, #0]
 800285e:	4b78      	ldr	r3, [pc, #480]	@ (8002a40 <HAL_RCC_OscConfig+0x26c>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	4a77      	ldr	r2, [pc, #476]	@ (8002a40 <HAL_RCC_OscConfig+0x26c>)
 8002864:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002868:	6013      	str	r3, [r2, #0]
 800286a:	e01d      	b.n	80028a8 <HAL_RCC_OscConfig+0xd4>
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	685b      	ldr	r3, [r3, #4]
 8002870:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002874:	d10c      	bne.n	8002890 <HAL_RCC_OscConfig+0xbc>
 8002876:	4b72      	ldr	r3, [pc, #456]	@ (8002a40 <HAL_RCC_OscConfig+0x26c>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4a71      	ldr	r2, [pc, #452]	@ (8002a40 <HAL_RCC_OscConfig+0x26c>)
 800287c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002880:	6013      	str	r3, [r2, #0]
 8002882:	4b6f      	ldr	r3, [pc, #444]	@ (8002a40 <HAL_RCC_OscConfig+0x26c>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	4a6e      	ldr	r2, [pc, #440]	@ (8002a40 <HAL_RCC_OscConfig+0x26c>)
 8002888:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800288c:	6013      	str	r3, [r2, #0]
 800288e:	e00b      	b.n	80028a8 <HAL_RCC_OscConfig+0xd4>
 8002890:	4b6b      	ldr	r3, [pc, #428]	@ (8002a40 <HAL_RCC_OscConfig+0x26c>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4a6a      	ldr	r2, [pc, #424]	@ (8002a40 <HAL_RCC_OscConfig+0x26c>)
 8002896:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800289a:	6013      	str	r3, [r2, #0]
 800289c:	4b68      	ldr	r3, [pc, #416]	@ (8002a40 <HAL_RCC_OscConfig+0x26c>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4a67      	ldr	r2, [pc, #412]	@ (8002a40 <HAL_RCC_OscConfig+0x26c>)
 80028a2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80028a6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d013      	beq.n	80028d8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028b0:	f7ff f8b6 	bl	8001a20 <HAL_GetTick>
 80028b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028b6:	e008      	b.n	80028ca <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028b8:	f7ff f8b2 	bl	8001a20 <HAL_GetTick>
 80028bc:	4602      	mov	r2, r0
 80028be:	693b      	ldr	r3, [r7, #16]
 80028c0:	1ad3      	subs	r3, r2, r3
 80028c2:	2b64      	cmp	r3, #100	@ 0x64
 80028c4:	d901      	bls.n	80028ca <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80028c6:	2303      	movs	r3, #3
 80028c8:	e200      	b.n	8002ccc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028ca:	4b5d      	ldr	r3, [pc, #372]	@ (8002a40 <HAL_RCC_OscConfig+0x26c>)
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d0f0      	beq.n	80028b8 <HAL_RCC_OscConfig+0xe4>
 80028d6:	e014      	b.n	8002902 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028d8:	f7ff f8a2 	bl	8001a20 <HAL_GetTick>
 80028dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028de:	e008      	b.n	80028f2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028e0:	f7ff f89e 	bl	8001a20 <HAL_GetTick>
 80028e4:	4602      	mov	r2, r0
 80028e6:	693b      	ldr	r3, [r7, #16]
 80028e8:	1ad3      	subs	r3, r2, r3
 80028ea:	2b64      	cmp	r3, #100	@ 0x64
 80028ec:	d901      	bls.n	80028f2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80028ee:	2303      	movs	r3, #3
 80028f0:	e1ec      	b.n	8002ccc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028f2:	4b53      	ldr	r3, [pc, #332]	@ (8002a40 <HAL_RCC_OscConfig+0x26c>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d1f0      	bne.n	80028e0 <HAL_RCC_OscConfig+0x10c>
 80028fe:	e000      	b.n	8002902 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002900:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f003 0302 	and.w	r3, r3, #2
 800290a:	2b00      	cmp	r3, #0
 800290c:	d063      	beq.n	80029d6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800290e:	4b4c      	ldr	r3, [pc, #304]	@ (8002a40 <HAL_RCC_OscConfig+0x26c>)
 8002910:	685b      	ldr	r3, [r3, #4]
 8002912:	f003 030c 	and.w	r3, r3, #12
 8002916:	2b00      	cmp	r3, #0
 8002918:	d00b      	beq.n	8002932 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800291a:	4b49      	ldr	r3, [pc, #292]	@ (8002a40 <HAL_RCC_OscConfig+0x26c>)
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	f003 030c 	and.w	r3, r3, #12
 8002922:	2b08      	cmp	r3, #8
 8002924:	d11c      	bne.n	8002960 <HAL_RCC_OscConfig+0x18c>
 8002926:	4b46      	ldr	r3, [pc, #280]	@ (8002a40 <HAL_RCC_OscConfig+0x26c>)
 8002928:	685b      	ldr	r3, [r3, #4]
 800292a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800292e:	2b00      	cmp	r3, #0
 8002930:	d116      	bne.n	8002960 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002932:	4b43      	ldr	r3, [pc, #268]	@ (8002a40 <HAL_RCC_OscConfig+0x26c>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f003 0302 	and.w	r3, r3, #2
 800293a:	2b00      	cmp	r3, #0
 800293c:	d005      	beq.n	800294a <HAL_RCC_OscConfig+0x176>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	691b      	ldr	r3, [r3, #16]
 8002942:	2b01      	cmp	r3, #1
 8002944:	d001      	beq.n	800294a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002946:	2301      	movs	r3, #1
 8002948:	e1c0      	b.n	8002ccc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800294a:	4b3d      	ldr	r3, [pc, #244]	@ (8002a40 <HAL_RCC_OscConfig+0x26c>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	695b      	ldr	r3, [r3, #20]
 8002956:	00db      	lsls	r3, r3, #3
 8002958:	4939      	ldr	r1, [pc, #228]	@ (8002a40 <HAL_RCC_OscConfig+0x26c>)
 800295a:	4313      	orrs	r3, r2
 800295c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800295e:	e03a      	b.n	80029d6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	691b      	ldr	r3, [r3, #16]
 8002964:	2b00      	cmp	r3, #0
 8002966:	d020      	beq.n	80029aa <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002968:	4b36      	ldr	r3, [pc, #216]	@ (8002a44 <HAL_RCC_OscConfig+0x270>)
 800296a:	2201      	movs	r2, #1
 800296c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800296e:	f7ff f857 	bl	8001a20 <HAL_GetTick>
 8002972:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002974:	e008      	b.n	8002988 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002976:	f7ff f853 	bl	8001a20 <HAL_GetTick>
 800297a:	4602      	mov	r2, r0
 800297c:	693b      	ldr	r3, [r7, #16]
 800297e:	1ad3      	subs	r3, r2, r3
 8002980:	2b02      	cmp	r3, #2
 8002982:	d901      	bls.n	8002988 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002984:	2303      	movs	r3, #3
 8002986:	e1a1      	b.n	8002ccc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002988:	4b2d      	ldr	r3, [pc, #180]	@ (8002a40 <HAL_RCC_OscConfig+0x26c>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f003 0302 	and.w	r3, r3, #2
 8002990:	2b00      	cmp	r3, #0
 8002992:	d0f0      	beq.n	8002976 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002994:	4b2a      	ldr	r3, [pc, #168]	@ (8002a40 <HAL_RCC_OscConfig+0x26c>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	695b      	ldr	r3, [r3, #20]
 80029a0:	00db      	lsls	r3, r3, #3
 80029a2:	4927      	ldr	r1, [pc, #156]	@ (8002a40 <HAL_RCC_OscConfig+0x26c>)
 80029a4:	4313      	orrs	r3, r2
 80029a6:	600b      	str	r3, [r1, #0]
 80029a8:	e015      	b.n	80029d6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80029aa:	4b26      	ldr	r3, [pc, #152]	@ (8002a44 <HAL_RCC_OscConfig+0x270>)
 80029ac:	2200      	movs	r2, #0
 80029ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029b0:	f7ff f836 	bl	8001a20 <HAL_GetTick>
 80029b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029b6:	e008      	b.n	80029ca <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029b8:	f7ff f832 	bl	8001a20 <HAL_GetTick>
 80029bc:	4602      	mov	r2, r0
 80029be:	693b      	ldr	r3, [r7, #16]
 80029c0:	1ad3      	subs	r3, r2, r3
 80029c2:	2b02      	cmp	r3, #2
 80029c4:	d901      	bls.n	80029ca <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80029c6:	2303      	movs	r3, #3
 80029c8:	e180      	b.n	8002ccc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029ca:	4b1d      	ldr	r3, [pc, #116]	@ (8002a40 <HAL_RCC_OscConfig+0x26c>)
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f003 0302 	and.w	r3, r3, #2
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d1f0      	bne.n	80029b8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f003 0308 	and.w	r3, r3, #8
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d03a      	beq.n	8002a58 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	699b      	ldr	r3, [r3, #24]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d019      	beq.n	8002a1e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029ea:	4b17      	ldr	r3, [pc, #92]	@ (8002a48 <HAL_RCC_OscConfig+0x274>)
 80029ec:	2201      	movs	r2, #1
 80029ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029f0:	f7ff f816 	bl	8001a20 <HAL_GetTick>
 80029f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029f6:	e008      	b.n	8002a0a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029f8:	f7ff f812 	bl	8001a20 <HAL_GetTick>
 80029fc:	4602      	mov	r2, r0
 80029fe:	693b      	ldr	r3, [r7, #16]
 8002a00:	1ad3      	subs	r3, r2, r3
 8002a02:	2b02      	cmp	r3, #2
 8002a04:	d901      	bls.n	8002a0a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002a06:	2303      	movs	r3, #3
 8002a08:	e160      	b.n	8002ccc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a0a:	4b0d      	ldr	r3, [pc, #52]	@ (8002a40 <HAL_RCC_OscConfig+0x26c>)
 8002a0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a0e:	f003 0302 	and.w	r3, r3, #2
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d0f0      	beq.n	80029f8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002a16:	2001      	movs	r0, #1
 8002a18:	f000 face 	bl	8002fb8 <RCC_Delay>
 8002a1c:	e01c      	b.n	8002a58 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a1e:	4b0a      	ldr	r3, [pc, #40]	@ (8002a48 <HAL_RCC_OscConfig+0x274>)
 8002a20:	2200      	movs	r2, #0
 8002a22:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a24:	f7fe fffc 	bl	8001a20 <HAL_GetTick>
 8002a28:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a2a:	e00f      	b.n	8002a4c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a2c:	f7fe fff8 	bl	8001a20 <HAL_GetTick>
 8002a30:	4602      	mov	r2, r0
 8002a32:	693b      	ldr	r3, [r7, #16]
 8002a34:	1ad3      	subs	r3, r2, r3
 8002a36:	2b02      	cmp	r3, #2
 8002a38:	d908      	bls.n	8002a4c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002a3a:	2303      	movs	r3, #3
 8002a3c:	e146      	b.n	8002ccc <HAL_RCC_OscConfig+0x4f8>
 8002a3e:	bf00      	nop
 8002a40:	40021000 	.word	0x40021000
 8002a44:	42420000 	.word	0x42420000
 8002a48:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a4c:	4b92      	ldr	r3, [pc, #584]	@ (8002c98 <HAL_RCC_OscConfig+0x4c4>)
 8002a4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a50:	f003 0302 	and.w	r3, r3, #2
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d1e9      	bne.n	8002a2c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f003 0304 	and.w	r3, r3, #4
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	f000 80a6 	beq.w	8002bb2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a66:	2300      	movs	r3, #0
 8002a68:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a6a:	4b8b      	ldr	r3, [pc, #556]	@ (8002c98 <HAL_RCC_OscConfig+0x4c4>)
 8002a6c:	69db      	ldr	r3, [r3, #28]
 8002a6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d10d      	bne.n	8002a92 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a76:	4b88      	ldr	r3, [pc, #544]	@ (8002c98 <HAL_RCC_OscConfig+0x4c4>)
 8002a78:	69db      	ldr	r3, [r3, #28]
 8002a7a:	4a87      	ldr	r2, [pc, #540]	@ (8002c98 <HAL_RCC_OscConfig+0x4c4>)
 8002a7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a80:	61d3      	str	r3, [r2, #28]
 8002a82:	4b85      	ldr	r3, [pc, #532]	@ (8002c98 <HAL_RCC_OscConfig+0x4c4>)
 8002a84:	69db      	ldr	r3, [r3, #28]
 8002a86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a8a:	60bb      	str	r3, [r7, #8]
 8002a8c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a8e:	2301      	movs	r3, #1
 8002a90:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a92:	4b82      	ldr	r3, [pc, #520]	@ (8002c9c <HAL_RCC_OscConfig+0x4c8>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d118      	bne.n	8002ad0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a9e:	4b7f      	ldr	r3, [pc, #508]	@ (8002c9c <HAL_RCC_OscConfig+0x4c8>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	4a7e      	ldr	r2, [pc, #504]	@ (8002c9c <HAL_RCC_OscConfig+0x4c8>)
 8002aa4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002aa8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002aaa:	f7fe ffb9 	bl	8001a20 <HAL_GetTick>
 8002aae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ab0:	e008      	b.n	8002ac4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ab2:	f7fe ffb5 	bl	8001a20 <HAL_GetTick>
 8002ab6:	4602      	mov	r2, r0
 8002ab8:	693b      	ldr	r3, [r7, #16]
 8002aba:	1ad3      	subs	r3, r2, r3
 8002abc:	2b64      	cmp	r3, #100	@ 0x64
 8002abe:	d901      	bls.n	8002ac4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002ac0:	2303      	movs	r3, #3
 8002ac2:	e103      	b.n	8002ccc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ac4:	4b75      	ldr	r3, [pc, #468]	@ (8002c9c <HAL_RCC_OscConfig+0x4c8>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d0f0      	beq.n	8002ab2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	68db      	ldr	r3, [r3, #12]
 8002ad4:	2b01      	cmp	r3, #1
 8002ad6:	d106      	bne.n	8002ae6 <HAL_RCC_OscConfig+0x312>
 8002ad8:	4b6f      	ldr	r3, [pc, #444]	@ (8002c98 <HAL_RCC_OscConfig+0x4c4>)
 8002ada:	6a1b      	ldr	r3, [r3, #32]
 8002adc:	4a6e      	ldr	r2, [pc, #440]	@ (8002c98 <HAL_RCC_OscConfig+0x4c4>)
 8002ade:	f043 0301 	orr.w	r3, r3, #1
 8002ae2:	6213      	str	r3, [r2, #32]
 8002ae4:	e02d      	b.n	8002b42 <HAL_RCC_OscConfig+0x36e>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	68db      	ldr	r3, [r3, #12]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d10c      	bne.n	8002b08 <HAL_RCC_OscConfig+0x334>
 8002aee:	4b6a      	ldr	r3, [pc, #424]	@ (8002c98 <HAL_RCC_OscConfig+0x4c4>)
 8002af0:	6a1b      	ldr	r3, [r3, #32]
 8002af2:	4a69      	ldr	r2, [pc, #420]	@ (8002c98 <HAL_RCC_OscConfig+0x4c4>)
 8002af4:	f023 0301 	bic.w	r3, r3, #1
 8002af8:	6213      	str	r3, [r2, #32]
 8002afa:	4b67      	ldr	r3, [pc, #412]	@ (8002c98 <HAL_RCC_OscConfig+0x4c4>)
 8002afc:	6a1b      	ldr	r3, [r3, #32]
 8002afe:	4a66      	ldr	r2, [pc, #408]	@ (8002c98 <HAL_RCC_OscConfig+0x4c4>)
 8002b00:	f023 0304 	bic.w	r3, r3, #4
 8002b04:	6213      	str	r3, [r2, #32]
 8002b06:	e01c      	b.n	8002b42 <HAL_RCC_OscConfig+0x36e>
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	68db      	ldr	r3, [r3, #12]
 8002b0c:	2b05      	cmp	r3, #5
 8002b0e:	d10c      	bne.n	8002b2a <HAL_RCC_OscConfig+0x356>
 8002b10:	4b61      	ldr	r3, [pc, #388]	@ (8002c98 <HAL_RCC_OscConfig+0x4c4>)
 8002b12:	6a1b      	ldr	r3, [r3, #32]
 8002b14:	4a60      	ldr	r2, [pc, #384]	@ (8002c98 <HAL_RCC_OscConfig+0x4c4>)
 8002b16:	f043 0304 	orr.w	r3, r3, #4
 8002b1a:	6213      	str	r3, [r2, #32]
 8002b1c:	4b5e      	ldr	r3, [pc, #376]	@ (8002c98 <HAL_RCC_OscConfig+0x4c4>)
 8002b1e:	6a1b      	ldr	r3, [r3, #32]
 8002b20:	4a5d      	ldr	r2, [pc, #372]	@ (8002c98 <HAL_RCC_OscConfig+0x4c4>)
 8002b22:	f043 0301 	orr.w	r3, r3, #1
 8002b26:	6213      	str	r3, [r2, #32]
 8002b28:	e00b      	b.n	8002b42 <HAL_RCC_OscConfig+0x36e>
 8002b2a:	4b5b      	ldr	r3, [pc, #364]	@ (8002c98 <HAL_RCC_OscConfig+0x4c4>)
 8002b2c:	6a1b      	ldr	r3, [r3, #32]
 8002b2e:	4a5a      	ldr	r2, [pc, #360]	@ (8002c98 <HAL_RCC_OscConfig+0x4c4>)
 8002b30:	f023 0301 	bic.w	r3, r3, #1
 8002b34:	6213      	str	r3, [r2, #32]
 8002b36:	4b58      	ldr	r3, [pc, #352]	@ (8002c98 <HAL_RCC_OscConfig+0x4c4>)
 8002b38:	6a1b      	ldr	r3, [r3, #32]
 8002b3a:	4a57      	ldr	r2, [pc, #348]	@ (8002c98 <HAL_RCC_OscConfig+0x4c4>)
 8002b3c:	f023 0304 	bic.w	r3, r3, #4
 8002b40:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	68db      	ldr	r3, [r3, #12]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d015      	beq.n	8002b76 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b4a:	f7fe ff69 	bl	8001a20 <HAL_GetTick>
 8002b4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b50:	e00a      	b.n	8002b68 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b52:	f7fe ff65 	bl	8001a20 <HAL_GetTick>
 8002b56:	4602      	mov	r2, r0
 8002b58:	693b      	ldr	r3, [r7, #16]
 8002b5a:	1ad3      	subs	r3, r2, r3
 8002b5c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b60:	4293      	cmp	r3, r2
 8002b62:	d901      	bls.n	8002b68 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002b64:	2303      	movs	r3, #3
 8002b66:	e0b1      	b.n	8002ccc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b68:	4b4b      	ldr	r3, [pc, #300]	@ (8002c98 <HAL_RCC_OscConfig+0x4c4>)
 8002b6a:	6a1b      	ldr	r3, [r3, #32]
 8002b6c:	f003 0302 	and.w	r3, r3, #2
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d0ee      	beq.n	8002b52 <HAL_RCC_OscConfig+0x37e>
 8002b74:	e014      	b.n	8002ba0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b76:	f7fe ff53 	bl	8001a20 <HAL_GetTick>
 8002b7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b7c:	e00a      	b.n	8002b94 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b7e:	f7fe ff4f 	bl	8001a20 <HAL_GetTick>
 8002b82:	4602      	mov	r2, r0
 8002b84:	693b      	ldr	r3, [r7, #16]
 8002b86:	1ad3      	subs	r3, r2, r3
 8002b88:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b8c:	4293      	cmp	r3, r2
 8002b8e:	d901      	bls.n	8002b94 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002b90:	2303      	movs	r3, #3
 8002b92:	e09b      	b.n	8002ccc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b94:	4b40      	ldr	r3, [pc, #256]	@ (8002c98 <HAL_RCC_OscConfig+0x4c4>)
 8002b96:	6a1b      	ldr	r3, [r3, #32]
 8002b98:	f003 0302 	and.w	r3, r3, #2
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d1ee      	bne.n	8002b7e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002ba0:	7dfb      	ldrb	r3, [r7, #23]
 8002ba2:	2b01      	cmp	r3, #1
 8002ba4:	d105      	bne.n	8002bb2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ba6:	4b3c      	ldr	r3, [pc, #240]	@ (8002c98 <HAL_RCC_OscConfig+0x4c4>)
 8002ba8:	69db      	ldr	r3, [r3, #28]
 8002baa:	4a3b      	ldr	r2, [pc, #236]	@ (8002c98 <HAL_RCC_OscConfig+0x4c4>)
 8002bac:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002bb0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	69db      	ldr	r3, [r3, #28]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	f000 8087 	beq.w	8002cca <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002bbc:	4b36      	ldr	r3, [pc, #216]	@ (8002c98 <HAL_RCC_OscConfig+0x4c4>)
 8002bbe:	685b      	ldr	r3, [r3, #4]
 8002bc0:	f003 030c 	and.w	r3, r3, #12
 8002bc4:	2b08      	cmp	r3, #8
 8002bc6:	d061      	beq.n	8002c8c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	69db      	ldr	r3, [r3, #28]
 8002bcc:	2b02      	cmp	r3, #2
 8002bce:	d146      	bne.n	8002c5e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bd0:	4b33      	ldr	r3, [pc, #204]	@ (8002ca0 <HAL_RCC_OscConfig+0x4cc>)
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bd6:	f7fe ff23 	bl	8001a20 <HAL_GetTick>
 8002bda:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002bdc:	e008      	b.n	8002bf0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bde:	f7fe ff1f 	bl	8001a20 <HAL_GetTick>
 8002be2:	4602      	mov	r2, r0
 8002be4:	693b      	ldr	r3, [r7, #16]
 8002be6:	1ad3      	subs	r3, r2, r3
 8002be8:	2b02      	cmp	r3, #2
 8002bea:	d901      	bls.n	8002bf0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002bec:	2303      	movs	r3, #3
 8002bee:	e06d      	b.n	8002ccc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002bf0:	4b29      	ldr	r3, [pc, #164]	@ (8002c98 <HAL_RCC_OscConfig+0x4c4>)
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d1f0      	bne.n	8002bde <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6a1b      	ldr	r3, [r3, #32]
 8002c00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c04:	d108      	bne.n	8002c18 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002c06:	4b24      	ldr	r3, [pc, #144]	@ (8002c98 <HAL_RCC_OscConfig+0x4c4>)
 8002c08:	685b      	ldr	r3, [r3, #4]
 8002c0a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	689b      	ldr	r3, [r3, #8]
 8002c12:	4921      	ldr	r1, [pc, #132]	@ (8002c98 <HAL_RCC_OscConfig+0x4c4>)
 8002c14:	4313      	orrs	r3, r2
 8002c16:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c18:	4b1f      	ldr	r3, [pc, #124]	@ (8002c98 <HAL_RCC_OscConfig+0x4c4>)
 8002c1a:	685b      	ldr	r3, [r3, #4]
 8002c1c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6a19      	ldr	r1, [r3, #32]
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c28:	430b      	orrs	r3, r1
 8002c2a:	491b      	ldr	r1, [pc, #108]	@ (8002c98 <HAL_RCC_OscConfig+0x4c4>)
 8002c2c:	4313      	orrs	r3, r2
 8002c2e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c30:	4b1b      	ldr	r3, [pc, #108]	@ (8002ca0 <HAL_RCC_OscConfig+0x4cc>)
 8002c32:	2201      	movs	r2, #1
 8002c34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c36:	f7fe fef3 	bl	8001a20 <HAL_GetTick>
 8002c3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c3c:	e008      	b.n	8002c50 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c3e:	f7fe feef 	bl	8001a20 <HAL_GetTick>
 8002c42:	4602      	mov	r2, r0
 8002c44:	693b      	ldr	r3, [r7, #16]
 8002c46:	1ad3      	subs	r3, r2, r3
 8002c48:	2b02      	cmp	r3, #2
 8002c4a:	d901      	bls.n	8002c50 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002c4c:	2303      	movs	r3, #3
 8002c4e:	e03d      	b.n	8002ccc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c50:	4b11      	ldr	r3, [pc, #68]	@ (8002c98 <HAL_RCC_OscConfig+0x4c4>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d0f0      	beq.n	8002c3e <HAL_RCC_OscConfig+0x46a>
 8002c5c:	e035      	b.n	8002cca <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c5e:	4b10      	ldr	r3, [pc, #64]	@ (8002ca0 <HAL_RCC_OscConfig+0x4cc>)
 8002c60:	2200      	movs	r2, #0
 8002c62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c64:	f7fe fedc 	bl	8001a20 <HAL_GetTick>
 8002c68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c6a:	e008      	b.n	8002c7e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c6c:	f7fe fed8 	bl	8001a20 <HAL_GetTick>
 8002c70:	4602      	mov	r2, r0
 8002c72:	693b      	ldr	r3, [r7, #16]
 8002c74:	1ad3      	subs	r3, r2, r3
 8002c76:	2b02      	cmp	r3, #2
 8002c78:	d901      	bls.n	8002c7e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002c7a:	2303      	movs	r3, #3
 8002c7c:	e026      	b.n	8002ccc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c7e:	4b06      	ldr	r3, [pc, #24]	@ (8002c98 <HAL_RCC_OscConfig+0x4c4>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d1f0      	bne.n	8002c6c <HAL_RCC_OscConfig+0x498>
 8002c8a:	e01e      	b.n	8002cca <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	69db      	ldr	r3, [r3, #28]
 8002c90:	2b01      	cmp	r3, #1
 8002c92:	d107      	bne.n	8002ca4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002c94:	2301      	movs	r3, #1
 8002c96:	e019      	b.n	8002ccc <HAL_RCC_OscConfig+0x4f8>
 8002c98:	40021000 	.word	0x40021000
 8002c9c:	40007000 	.word	0x40007000
 8002ca0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002ca4:	4b0b      	ldr	r3, [pc, #44]	@ (8002cd4 <HAL_RCC_OscConfig+0x500>)
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	6a1b      	ldr	r3, [r3, #32]
 8002cb4:	429a      	cmp	r2, r3
 8002cb6:	d106      	bne.n	8002cc6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cc2:	429a      	cmp	r2, r3
 8002cc4:	d001      	beq.n	8002cca <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	e000      	b.n	8002ccc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002cca:	2300      	movs	r3, #0
}
 8002ccc:	4618      	mov	r0, r3
 8002cce:	3718      	adds	r7, #24
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	bd80      	pop	{r7, pc}
 8002cd4:	40021000 	.word	0x40021000

08002cd8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b084      	sub	sp, #16
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
 8002ce0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d101      	bne.n	8002cec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ce8:	2301      	movs	r3, #1
 8002cea:	e0d0      	b.n	8002e8e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002cec:	4b6a      	ldr	r3, [pc, #424]	@ (8002e98 <HAL_RCC_ClockConfig+0x1c0>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f003 0307 	and.w	r3, r3, #7
 8002cf4:	683a      	ldr	r2, [r7, #0]
 8002cf6:	429a      	cmp	r2, r3
 8002cf8:	d910      	bls.n	8002d1c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cfa:	4b67      	ldr	r3, [pc, #412]	@ (8002e98 <HAL_RCC_ClockConfig+0x1c0>)
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f023 0207 	bic.w	r2, r3, #7
 8002d02:	4965      	ldr	r1, [pc, #404]	@ (8002e98 <HAL_RCC_ClockConfig+0x1c0>)
 8002d04:	683b      	ldr	r3, [r7, #0]
 8002d06:	4313      	orrs	r3, r2
 8002d08:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d0a:	4b63      	ldr	r3, [pc, #396]	@ (8002e98 <HAL_RCC_ClockConfig+0x1c0>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f003 0307 	and.w	r3, r3, #7
 8002d12:	683a      	ldr	r2, [r7, #0]
 8002d14:	429a      	cmp	r2, r3
 8002d16:	d001      	beq.n	8002d1c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002d18:	2301      	movs	r3, #1
 8002d1a:	e0b8      	b.n	8002e8e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f003 0302 	and.w	r3, r3, #2
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d020      	beq.n	8002d6a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f003 0304 	and.w	r3, r3, #4
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d005      	beq.n	8002d40 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002d34:	4b59      	ldr	r3, [pc, #356]	@ (8002e9c <HAL_RCC_ClockConfig+0x1c4>)
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	4a58      	ldr	r2, [pc, #352]	@ (8002e9c <HAL_RCC_ClockConfig+0x1c4>)
 8002d3a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002d3e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f003 0308 	and.w	r3, r3, #8
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d005      	beq.n	8002d58 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002d4c:	4b53      	ldr	r3, [pc, #332]	@ (8002e9c <HAL_RCC_ClockConfig+0x1c4>)
 8002d4e:	685b      	ldr	r3, [r3, #4]
 8002d50:	4a52      	ldr	r2, [pc, #328]	@ (8002e9c <HAL_RCC_ClockConfig+0x1c4>)
 8002d52:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002d56:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d58:	4b50      	ldr	r3, [pc, #320]	@ (8002e9c <HAL_RCC_ClockConfig+0x1c4>)
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	689b      	ldr	r3, [r3, #8]
 8002d64:	494d      	ldr	r1, [pc, #308]	@ (8002e9c <HAL_RCC_ClockConfig+0x1c4>)
 8002d66:	4313      	orrs	r3, r2
 8002d68:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f003 0301 	and.w	r3, r3, #1
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d040      	beq.n	8002df8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	685b      	ldr	r3, [r3, #4]
 8002d7a:	2b01      	cmp	r3, #1
 8002d7c:	d107      	bne.n	8002d8e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d7e:	4b47      	ldr	r3, [pc, #284]	@ (8002e9c <HAL_RCC_ClockConfig+0x1c4>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d115      	bne.n	8002db6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	e07f      	b.n	8002e8e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	685b      	ldr	r3, [r3, #4]
 8002d92:	2b02      	cmp	r3, #2
 8002d94:	d107      	bne.n	8002da6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d96:	4b41      	ldr	r3, [pc, #260]	@ (8002e9c <HAL_RCC_ClockConfig+0x1c4>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d109      	bne.n	8002db6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002da2:	2301      	movs	r3, #1
 8002da4:	e073      	b.n	8002e8e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002da6:	4b3d      	ldr	r3, [pc, #244]	@ (8002e9c <HAL_RCC_ClockConfig+0x1c4>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f003 0302 	and.w	r3, r3, #2
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d101      	bne.n	8002db6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002db2:	2301      	movs	r3, #1
 8002db4:	e06b      	b.n	8002e8e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002db6:	4b39      	ldr	r3, [pc, #228]	@ (8002e9c <HAL_RCC_ClockConfig+0x1c4>)
 8002db8:	685b      	ldr	r3, [r3, #4]
 8002dba:	f023 0203 	bic.w	r2, r3, #3
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	685b      	ldr	r3, [r3, #4]
 8002dc2:	4936      	ldr	r1, [pc, #216]	@ (8002e9c <HAL_RCC_ClockConfig+0x1c4>)
 8002dc4:	4313      	orrs	r3, r2
 8002dc6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002dc8:	f7fe fe2a 	bl	8001a20 <HAL_GetTick>
 8002dcc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dce:	e00a      	b.n	8002de6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002dd0:	f7fe fe26 	bl	8001a20 <HAL_GetTick>
 8002dd4:	4602      	mov	r2, r0
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	1ad3      	subs	r3, r2, r3
 8002dda:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d901      	bls.n	8002de6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002de2:	2303      	movs	r3, #3
 8002de4:	e053      	b.n	8002e8e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002de6:	4b2d      	ldr	r3, [pc, #180]	@ (8002e9c <HAL_RCC_ClockConfig+0x1c4>)
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	f003 020c 	and.w	r2, r3, #12
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	685b      	ldr	r3, [r3, #4]
 8002df2:	009b      	lsls	r3, r3, #2
 8002df4:	429a      	cmp	r2, r3
 8002df6:	d1eb      	bne.n	8002dd0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002df8:	4b27      	ldr	r3, [pc, #156]	@ (8002e98 <HAL_RCC_ClockConfig+0x1c0>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f003 0307 	and.w	r3, r3, #7
 8002e00:	683a      	ldr	r2, [r7, #0]
 8002e02:	429a      	cmp	r2, r3
 8002e04:	d210      	bcs.n	8002e28 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e06:	4b24      	ldr	r3, [pc, #144]	@ (8002e98 <HAL_RCC_ClockConfig+0x1c0>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f023 0207 	bic.w	r2, r3, #7
 8002e0e:	4922      	ldr	r1, [pc, #136]	@ (8002e98 <HAL_RCC_ClockConfig+0x1c0>)
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	4313      	orrs	r3, r2
 8002e14:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e16:	4b20      	ldr	r3, [pc, #128]	@ (8002e98 <HAL_RCC_ClockConfig+0x1c0>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f003 0307 	and.w	r3, r3, #7
 8002e1e:	683a      	ldr	r2, [r7, #0]
 8002e20:	429a      	cmp	r2, r3
 8002e22:	d001      	beq.n	8002e28 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002e24:	2301      	movs	r3, #1
 8002e26:	e032      	b.n	8002e8e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f003 0304 	and.w	r3, r3, #4
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d008      	beq.n	8002e46 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e34:	4b19      	ldr	r3, [pc, #100]	@ (8002e9c <HAL_RCC_ClockConfig+0x1c4>)
 8002e36:	685b      	ldr	r3, [r3, #4]
 8002e38:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	68db      	ldr	r3, [r3, #12]
 8002e40:	4916      	ldr	r1, [pc, #88]	@ (8002e9c <HAL_RCC_ClockConfig+0x1c4>)
 8002e42:	4313      	orrs	r3, r2
 8002e44:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f003 0308 	and.w	r3, r3, #8
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d009      	beq.n	8002e66 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002e52:	4b12      	ldr	r3, [pc, #72]	@ (8002e9c <HAL_RCC_ClockConfig+0x1c4>)
 8002e54:	685b      	ldr	r3, [r3, #4]
 8002e56:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	691b      	ldr	r3, [r3, #16]
 8002e5e:	00db      	lsls	r3, r3, #3
 8002e60:	490e      	ldr	r1, [pc, #56]	@ (8002e9c <HAL_RCC_ClockConfig+0x1c4>)
 8002e62:	4313      	orrs	r3, r2
 8002e64:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002e66:	f000 f821 	bl	8002eac <HAL_RCC_GetSysClockFreq>
 8002e6a:	4602      	mov	r2, r0
 8002e6c:	4b0b      	ldr	r3, [pc, #44]	@ (8002e9c <HAL_RCC_ClockConfig+0x1c4>)
 8002e6e:	685b      	ldr	r3, [r3, #4]
 8002e70:	091b      	lsrs	r3, r3, #4
 8002e72:	f003 030f 	and.w	r3, r3, #15
 8002e76:	490a      	ldr	r1, [pc, #40]	@ (8002ea0 <HAL_RCC_ClockConfig+0x1c8>)
 8002e78:	5ccb      	ldrb	r3, [r1, r3]
 8002e7a:	fa22 f303 	lsr.w	r3, r2, r3
 8002e7e:	4a09      	ldr	r2, [pc, #36]	@ (8002ea4 <HAL_RCC_ClockConfig+0x1cc>)
 8002e80:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002e82:	4b09      	ldr	r3, [pc, #36]	@ (8002ea8 <HAL_RCC_ClockConfig+0x1d0>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	4618      	mov	r0, r3
 8002e88:	f7fe fd88 	bl	800199c <HAL_InitTick>

  return HAL_OK;
 8002e8c:	2300      	movs	r3, #0
}
 8002e8e:	4618      	mov	r0, r3
 8002e90:	3710      	adds	r7, #16
 8002e92:	46bd      	mov	sp, r7
 8002e94:	bd80      	pop	{r7, pc}
 8002e96:	bf00      	nop
 8002e98:	40022000 	.word	0x40022000
 8002e9c:	40021000 	.word	0x40021000
 8002ea0:	0800870c 	.word	0x0800870c
 8002ea4:	20000004 	.word	0x20000004
 8002ea8:	20000008 	.word	0x20000008

08002eac <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002eac:	b480      	push	{r7}
 8002eae:	b087      	sub	sp, #28
 8002eb0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	60fb      	str	r3, [r7, #12]
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	60bb      	str	r3, [r7, #8]
 8002eba:	2300      	movs	r3, #0
 8002ebc:	617b      	str	r3, [r7, #20]
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002ec6:	4b1e      	ldr	r3, [pc, #120]	@ (8002f40 <HAL_RCC_GetSysClockFreq+0x94>)
 8002ec8:	685b      	ldr	r3, [r3, #4]
 8002eca:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	f003 030c 	and.w	r3, r3, #12
 8002ed2:	2b04      	cmp	r3, #4
 8002ed4:	d002      	beq.n	8002edc <HAL_RCC_GetSysClockFreq+0x30>
 8002ed6:	2b08      	cmp	r3, #8
 8002ed8:	d003      	beq.n	8002ee2 <HAL_RCC_GetSysClockFreq+0x36>
 8002eda:	e027      	b.n	8002f2c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002edc:	4b19      	ldr	r3, [pc, #100]	@ (8002f44 <HAL_RCC_GetSysClockFreq+0x98>)
 8002ede:	613b      	str	r3, [r7, #16]
      break;
 8002ee0:	e027      	b.n	8002f32 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	0c9b      	lsrs	r3, r3, #18
 8002ee6:	f003 030f 	and.w	r3, r3, #15
 8002eea:	4a17      	ldr	r2, [pc, #92]	@ (8002f48 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002eec:	5cd3      	ldrb	r3, [r2, r3]
 8002eee:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d010      	beq.n	8002f1c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002efa:	4b11      	ldr	r3, [pc, #68]	@ (8002f40 <HAL_RCC_GetSysClockFreq+0x94>)
 8002efc:	685b      	ldr	r3, [r3, #4]
 8002efe:	0c5b      	lsrs	r3, r3, #17
 8002f00:	f003 0301 	and.w	r3, r3, #1
 8002f04:	4a11      	ldr	r2, [pc, #68]	@ (8002f4c <HAL_RCC_GetSysClockFreq+0xa0>)
 8002f06:	5cd3      	ldrb	r3, [r2, r3]
 8002f08:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	4a0d      	ldr	r2, [pc, #52]	@ (8002f44 <HAL_RCC_GetSysClockFreq+0x98>)
 8002f0e:	fb03 f202 	mul.w	r2, r3, r2
 8002f12:	68bb      	ldr	r3, [r7, #8]
 8002f14:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f18:	617b      	str	r3, [r7, #20]
 8002f1a:	e004      	b.n	8002f26 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	4a0c      	ldr	r2, [pc, #48]	@ (8002f50 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002f20:	fb02 f303 	mul.w	r3, r2, r3
 8002f24:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002f26:	697b      	ldr	r3, [r7, #20]
 8002f28:	613b      	str	r3, [r7, #16]
      break;
 8002f2a:	e002      	b.n	8002f32 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002f2c:	4b05      	ldr	r3, [pc, #20]	@ (8002f44 <HAL_RCC_GetSysClockFreq+0x98>)
 8002f2e:	613b      	str	r3, [r7, #16]
      break;
 8002f30:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002f32:	693b      	ldr	r3, [r7, #16]
}
 8002f34:	4618      	mov	r0, r3
 8002f36:	371c      	adds	r7, #28
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	bc80      	pop	{r7}
 8002f3c:	4770      	bx	lr
 8002f3e:	bf00      	nop
 8002f40:	40021000 	.word	0x40021000
 8002f44:	007a1200 	.word	0x007a1200
 8002f48:	08008724 	.word	0x08008724
 8002f4c:	08008734 	.word	0x08008734
 8002f50:	003d0900 	.word	0x003d0900

08002f54 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f54:	b480      	push	{r7}
 8002f56:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f58:	4b02      	ldr	r3, [pc, #8]	@ (8002f64 <HAL_RCC_GetHCLKFreq+0x10>)
 8002f5a:	681b      	ldr	r3, [r3, #0]
}
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bc80      	pop	{r7}
 8002f62:	4770      	bx	lr
 8002f64:	20000004 	.word	0x20000004

08002f68 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002f6c:	f7ff fff2 	bl	8002f54 <HAL_RCC_GetHCLKFreq>
 8002f70:	4602      	mov	r2, r0
 8002f72:	4b05      	ldr	r3, [pc, #20]	@ (8002f88 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002f74:	685b      	ldr	r3, [r3, #4]
 8002f76:	0a1b      	lsrs	r3, r3, #8
 8002f78:	f003 0307 	and.w	r3, r3, #7
 8002f7c:	4903      	ldr	r1, [pc, #12]	@ (8002f8c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002f7e:	5ccb      	ldrb	r3, [r1, r3]
 8002f80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f84:	4618      	mov	r0, r3
 8002f86:	bd80      	pop	{r7, pc}
 8002f88:	40021000 	.word	0x40021000
 8002f8c:	0800871c 	.word	0x0800871c

08002f90 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002f94:	f7ff ffde 	bl	8002f54 <HAL_RCC_GetHCLKFreq>
 8002f98:	4602      	mov	r2, r0
 8002f9a:	4b05      	ldr	r3, [pc, #20]	@ (8002fb0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002f9c:	685b      	ldr	r3, [r3, #4]
 8002f9e:	0adb      	lsrs	r3, r3, #11
 8002fa0:	f003 0307 	and.w	r3, r3, #7
 8002fa4:	4903      	ldr	r1, [pc, #12]	@ (8002fb4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002fa6:	5ccb      	ldrb	r3, [r1, r3]
 8002fa8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002fac:	4618      	mov	r0, r3
 8002fae:	bd80      	pop	{r7, pc}
 8002fb0:	40021000 	.word	0x40021000
 8002fb4:	0800871c 	.word	0x0800871c

08002fb8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002fb8:	b480      	push	{r7}
 8002fba:	b085      	sub	sp, #20
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002fc0:	4b0a      	ldr	r3, [pc, #40]	@ (8002fec <RCC_Delay+0x34>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	4a0a      	ldr	r2, [pc, #40]	@ (8002ff0 <RCC_Delay+0x38>)
 8002fc6:	fba2 2303 	umull	r2, r3, r2, r3
 8002fca:	0a5b      	lsrs	r3, r3, #9
 8002fcc:	687a      	ldr	r2, [r7, #4]
 8002fce:	fb02 f303 	mul.w	r3, r2, r3
 8002fd2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002fd4:	bf00      	nop
  }
  while (Delay --);
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	1e5a      	subs	r2, r3, #1
 8002fda:	60fa      	str	r2, [r7, #12]
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d1f9      	bne.n	8002fd4 <RCC_Delay+0x1c>
}
 8002fe0:	bf00      	nop
 8002fe2:	bf00      	nop
 8002fe4:	3714      	adds	r7, #20
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	bc80      	pop	{r7}
 8002fea:	4770      	bx	lr
 8002fec:	20000004 	.word	0x20000004
 8002ff0:	10624dd3 	.word	0x10624dd3

08002ff4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b086      	sub	sp, #24
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	613b      	str	r3, [r7, #16]
 8003000:	2300      	movs	r3, #0
 8003002:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f003 0301 	and.w	r3, r3, #1
 800300c:	2b00      	cmp	r3, #0
 800300e:	d07d      	beq.n	800310c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003010:	2300      	movs	r3, #0
 8003012:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003014:	4b4f      	ldr	r3, [pc, #316]	@ (8003154 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003016:	69db      	ldr	r3, [r3, #28]
 8003018:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800301c:	2b00      	cmp	r3, #0
 800301e:	d10d      	bne.n	800303c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003020:	4b4c      	ldr	r3, [pc, #304]	@ (8003154 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003022:	69db      	ldr	r3, [r3, #28]
 8003024:	4a4b      	ldr	r2, [pc, #300]	@ (8003154 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003026:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800302a:	61d3      	str	r3, [r2, #28]
 800302c:	4b49      	ldr	r3, [pc, #292]	@ (8003154 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800302e:	69db      	ldr	r3, [r3, #28]
 8003030:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003034:	60bb      	str	r3, [r7, #8]
 8003036:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003038:	2301      	movs	r3, #1
 800303a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800303c:	4b46      	ldr	r3, [pc, #280]	@ (8003158 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003044:	2b00      	cmp	r3, #0
 8003046:	d118      	bne.n	800307a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003048:	4b43      	ldr	r3, [pc, #268]	@ (8003158 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4a42      	ldr	r2, [pc, #264]	@ (8003158 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800304e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003052:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003054:	f7fe fce4 	bl	8001a20 <HAL_GetTick>
 8003058:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800305a:	e008      	b.n	800306e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800305c:	f7fe fce0 	bl	8001a20 <HAL_GetTick>
 8003060:	4602      	mov	r2, r0
 8003062:	693b      	ldr	r3, [r7, #16]
 8003064:	1ad3      	subs	r3, r2, r3
 8003066:	2b64      	cmp	r3, #100	@ 0x64
 8003068:	d901      	bls.n	800306e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800306a:	2303      	movs	r3, #3
 800306c:	e06d      	b.n	800314a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800306e:	4b3a      	ldr	r3, [pc, #232]	@ (8003158 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003076:	2b00      	cmp	r3, #0
 8003078:	d0f0      	beq.n	800305c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800307a:	4b36      	ldr	r3, [pc, #216]	@ (8003154 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800307c:	6a1b      	ldr	r3, [r3, #32]
 800307e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003082:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d02e      	beq.n	80030e8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	685b      	ldr	r3, [r3, #4]
 800308e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003092:	68fa      	ldr	r2, [r7, #12]
 8003094:	429a      	cmp	r2, r3
 8003096:	d027      	beq.n	80030e8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003098:	4b2e      	ldr	r3, [pc, #184]	@ (8003154 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800309a:	6a1b      	ldr	r3, [r3, #32]
 800309c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80030a0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80030a2:	4b2e      	ldr	r3, [pc, #184]	@ (800315c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80030a4:	2201      	movs	r2, #1
 80030a6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80030a8:	4b2c      	ldr	r3, [pc, #176]	@ (800315c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80030aa:	2200      	movs	r2, #0
 80030ac:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80030ae:	4a29      	ldr	r2, [pc, #164]	@ (8003154 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	f003 0301 	and.w	r3, r3, #1
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d014      	beq.n	80030e8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030be:	f7fe fcaf 	bl	8001a20 <HAL_GetTick>
 80030c2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030c4:	e00a      	b.n	80030dc <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030c6:	f7fe fcab 	bl	8001a20 <HAL_GetTick>
 80030ca:	4602      	mov	r2, r0
 80030cc:	693b      	ldr	r3, [r7, #16]
 80030ce:	1ad3      	subs	r3, r2, r3
 80030d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d901      	bls.n	80030dc <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80030d8:	2303      	movs	r3, #3
 80030da:	e036      	b.n	800314a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030dc:	4b1d      	ldr	r3, [pc, #116]	@ (8003154 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030de:	6a1b      	ldr	r3, [r3, #32]
 80030e0:	f003 0302 	and.w	r3, r3, #2
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d0ee      	beq.n	80030c6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80030e8:	4b1a      	ldr	r3, [pc, #104]	@ (8003154 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030ea:	6a1b      	ldr	r3, [r3, #32]
 80030ec:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	685b      	ldr	r3, [r3, #4]
 80030f4:	4917      	ldr	r1, [pc, #92]	@ (8003154 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030f6:	4313      	orrs	r3, r2
 80030f8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80030fa:	7dfb      	ldrb	r3, [r7, #23]
 80030fc:	2b01      	cmp	r3, #1
 80030fe:	d105      	bne.n	800310c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003100:	4b14      	ldr	r3, [pc, #80]	@ (8003154 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003102:	69db      	ldr	r3, [r3, #28]
 8003104:	4a13      	ldr	r2, [pc, #76]	@ (8003154 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003106:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800310a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f003 0302 	and.w	r3, r3, #2
 8003114:	2b00      	cmp	r3, #0
 8003116:	d008      	beq.n	800312a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003118:	4b0e      	ldr	r3, [pc, #56]	@ (8003154 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800311a:	685b      	ldr	r3, [r3, #4]
 800311c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	689b      	ldr	r3, [r3, #8]
 8003124:	490b      	ldr	r1, [pc, #44]	@ (8003154 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003126:	4313      	orrs	r3, r2
 8003128:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f003 0310 	and.w	r3, r3, #16
 8003132:	2b00      	cmp	r3, #0
 8003134:	d008      	beq.n	8003148 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003136:	4b07      	ldr	r3, [pc, #28]	@ (8003154 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	68db      	ldr	r3, [r3, #12]
 8003142:	4904      	ldr	r1, [pc, #16]	@ (8003154 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003144:	4313      	orrs	r3, r2
 8003146:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003148:	2300      	movs	r3, #0
}
 800314a:	4618      	mov	r0, r3
 800314c:	3718      	adds	r7, #24
 800314e:	46bd      	mov	sp, r7
 8003150:	bd80      	pop	{r7, pc}
 8003152:	bf00      	nop
 8003154:	40021000 	.word	0x40021000
 8003158:	40007000 	.word	0x40007000
 800315c:	42420440 	.word	0x42420440

08003160 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b088      	sub	sp, #32
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8003168:	2300      	movs	r3, #0
 800316a:	617b      	str	r3, [r7, #20]
 800316c:	2300      	movs	r3, #0
 800316e:	61fb      	str	r3, [r7, #28]
 8003170:	2300      	movs	r3, #0
 8003172:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8003174:	2300      	movs	r3, #0
 8003176:	60fb      	str	r3, [r7, #12]
 8003178:	2300      	movs	r3, #0
 800317a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2b10      	cmp	r3, #16
 8003180:	d00a      	beq.n	8003198 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2b10      	cmp	r3, #16
 8003186:	f200 808a 	bhi.w	800329e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2b01      	cmp	r3, #1
 800318e:	d045      	beq.n	800321c <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2b02      	cmp	r3, #2
 8003194:	d075      	beq.n	8003282 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8003196:	e082      	b.n	800329e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8003198:	4b46      	ldr	r3, [pc, #280]	@ (80032b4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800319a:	685b      	ldr	r3, [r3, #4]
 800319c:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800319e:	4b45      	ldr	r3, [pc, #276]	@ (80032b4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d07b      	beq.n	80032a2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	0c9b      	lsrs	r3, r3, #18
 80031ae:	f003 030f 	and.w	r3, r3, #15
 80031b2:	4a41      	ldr	r2, [pc, #260]	@ (80032b8 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 80031b4:	5cd3      	ldrb	r3, [r2, r3]
 80031b6:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d015      	beq.n	80031ee <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80031c2:	4b3c      	ldr	r3, [pc, #240]	@ (80032b4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	0c5b      	lsrs	r3, r3, #17
 80031c8:	f003 0301 	and.w	r3, r3, #1
 80031cc:	4a3b      	ldr	r2, [pc, #236]	@ (80032bc <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 80031ce:	5cd3      	ldrb	r3, [r2, r3]
 80031d0:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d00d      	beq.n	80031f8 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80031dc:	4a38      	ldr	r2, [pc, #224]	@ (80032c0 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 80031de:	697b      	ldr	r3, [r7, #20]
 80031e0:	fbb2 f2f3 	udiv	r2, r2, r3
 80031e4:	693b      	ldr	r3, [r7, #16]
 80031e6:	fb02 f303 	mul.w	r3, r2, r3
 80031ea:	61fb      	str	r3, [r7, #28]
 80031ec:	e004      	b.n	80031f8 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80031ee:	693b      	ldr	r3, [r7, #16]
 80031f0:	4a34      	ldr	r2, [pc, #208]	@ (80032c4 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 80031f2:	fb02 f303 	mul.w	r3, r2, r3
 80031f6:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80031f8:	4b2e      	ldr	r3, [pc, #184]	@ (80032b4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80031fa:	685b      	ldr	r3, [r3, #4]
 80031fc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003200:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003204:	d102      	bne.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8003206:	69fb      	ldr	r3, [r7, #28]
 8003208:	61bb      	str	r3, [r7, #24]
      break;
 800320a:	e04a      	b.n	80032a2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 800320c:	69fb      	ldr	r3, [r7, #28]
 800320e:	005b      	lsls	r3, r3, #1
 8003210:	4a2d      	ldr	r2, [pc, #180]	@ (80032c8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003212:	fba2 2303 	umull	r2, r3, r2, r3
 8003216:	085b      	lsrs	r3, r3, #1
 8003218:	61bb      	str	r3, [r7, #24]
      break;
 800321a:	e042      	b.n	80032a2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 800321c:	4b25      	ldr	r3, [pc, #148]	@ (80032b4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800321e:	6a1b      	ldr	r3, [r3, #32]
 8003220:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003228:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800322c:	d108      	bne.n	8003240 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	f003 0302 	and.w	r3, r3, #2
 8003234:	2b00      	cmp	r3, #0
 8003236:	d003      	beq.n	8003240 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8003238:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800323c:	61bb      	str	r3, [r7, #24]
 800323e:	e01f      	b.n	8003280 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003246:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800324a:	d109      	bne.n	8003260 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 800324c:	4b19      	ldr	r3, [pc, #100]	@ (80032b4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800324e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003250:	f003 0302 	and.w	r3, r3, #2
 8003254:	2b00      	cmp	r3, #0
 8003256:	d003      	beq.n	8003260 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8003258:	f649 4340 	movw	r3, #40000	@ 0x9c40
 800325c:	61bb      	str	r3, [r7, #24]
 800325e:	e00f      	b.n	8003280 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003266:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800326a:	d11c      	bne.n	80032a6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 800326c:	4b11      	ldr	r3, [pc, #68]	@ (80032b4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003274:	2b00      	cmp	r3, #0
 8003276:	d016      	beq.n	80032a6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8003278:	f24f 4324 	movw	r3, #62500	@ 0xf424
 800327c:	61bb      	str	r3, [r7, #24]
      break;
 800327e:	e012      	b.n	80032a6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003280:	e011      	b.n	80032a6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8003282:	f7ff fe85 	bl	8002f90 <HAL_RCC_GetPCLK2Freq>
 8003286:	4602      	mov	r2, r0
 8003288:	4b0a      	ldr	r3, [pc, #40]	@ (80032b4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800328a:	685b      	ldr	r3, [r3, #4]
 800328c:	0b9b      	lsrs	r3, r3, #14
 800328e:	f003 0303 	and.w	r3, r3, #3
 8003292:	3301      	adds	r3, #1
 8003294:	005b      	lsls	r3, r3, #1
 8003296:	fbb2 f3f3 	udiv	r3, r2, r3
 800329a:	61bb      	str	r3, [r7, #24]
      break;
 800329c:	e004      	b.n	80032a8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800329e:	bf00      	nop
 80032a0:	e002      	b.n	80032a8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80032a2:	bf00      	nop
 80032a4:	e000      	b.n	80032a8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80032a6:	bf00      	nop
    }
  }
  return (frequency);
 80032a8:	69bb      	ldr	r3, [r7, #24]
}
 80032aa:	4618      	mov	r0, r3
 80032ac:	3720      	adds	r7, #32
 80032ae:	46bd      	mov	sp, r7
 80032b0:	bd80      	pop	{r7, pc}
 80032b2:	bf00      	nop
 80032b4:	40021000 	.word	0x40021000
 80032b8:	08008738 	.word	0x08008738
 80032bc:	08008748 	.word	0x08008748
 80032c0:	007a1200 	.word	0x007a1200
 80032c4:	003d0900 	.word	0x003d0900
 80032c8:	aaaaaaab 	.word	0xaaaaaaab

080032cc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b082      	sub	sp, #8
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d101      	bne.n	80032de <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80032da:	2301      	movs	r3, #1
 80032dc:	e041      	b.n	8003362 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80032e4:	b2db      	uxtb	r3, r3
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d106      	bne.n	80032f8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	2200      	movs	r2, #0
 80032ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80032f2:	6878      	ldr	r0, [r7, #4]
 80032f4:	f7fe fa18 	bl	8001728 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2202      	movs	r2, #2
 80032fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681a      	ldr	r2, [r3, #0]
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	3304      	adds	r3, #4
 8003308:	4619      	mov	r1, r3
 800330a:	4610      	mov	r0, r2
 800330c:	f000 f992 	bl	8003634 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2201      	movs	r2, #1
 8003314:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2201      	movs	r2, #1
 800331c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2201      	movs	r2, #1
 8003324:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2201      	movs	r2, #1
 800332c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2201      	movs	r2, #1
 8003334:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2201      	movs	r2, #1
 800333c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2201      	movs	r2, #1
 8003344:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2201      	movs	r2, #1
 800334c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2201      	movs	r2, #1
 8003354:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2201      	movs	r2, #1
 800335c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003360:	2300      	movs	r3, #0
}
 8003362:	4618      	mov	r0, r3
 8003364:	3708      	adds	r7, #8
 8003366:	46bd      	mov	sp, r7
 8003368:	bd80      	pop	{r7, pc}
	...

0800336c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b084      	sub	sp, #16
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
 8003374:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	2b00      	cmp	r3, #0
 800337a:	d109      	bne.n	8003390 <HAL_TIM_PWM_Start+0x24>
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003382:	b2db      	uxtb	r3, r3
 8003384:	2b01      	cmp	r3, #1
 8003386:	bf14      	ite	ne
 8003388:	2301      	movne	r3, #1
 800338a:	2300      	moveq	r3, #0
 800338c:	b2db      	uxtb	r3, r3
 800338e:	e022      	b.n	80033d6 <HAL_TIM_PWM_Start+0x6a>
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	2b04      	cmp	r3, #4
 8003394:	d109      	bne.n	80033aa <HAL_TIM_PWM_Start+0x3e>
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800339c:	b2db      	uxtb	r3, r3
 800339e:	2b01      	cmp	r3, #1
 80033a0:	bf14      	ite	ne
 80033a2:	2301      	movne	r3, #1
 80033a4:	2300      	moveq	r3, #0
 80033a6:	b2db      	uxtb	r3, r3
 80033a8:	e015      	b.n	80033d6 <HAL_TIM_PWM_Start+0x6a>
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	2b08      	cmp	r3, #8
 80033ae:	d109      	bne.n	80033c4 <HAL_TIM_PWM_Start+0x58>
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80033b6:	b2db      	uxtb	r3, r3
 80033b8:	2b01      	cmp	r3, #1
 80033ba:	bf14      	ite	ne
 80033bc:	2301      	movne	r3, #1
 80033be:	2300      	moveq	r3, #0
 80033c0:	b2db      	uxtb	r3, r3
 80033c2:	e008      	b.n	80033d6 <HAL_TIM_PWM_Start+0x6a>
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80033ca:	b2db      	uxtb	r3, r3
 80033cc:	2b01      	cmp	r3, #1
 80033ce:	bf14      	ite	ne
 80033d0:	2301      	movne	r3, #1
 80033d2:	2300      	moveq	r3, #0
 80033d4:	b2db      	uxtb	r3, r3
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d001      	beq.n	80033de <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80033da:	2301      	movs	r3, #1
 80033dc:	e05e      	b.n	800349c <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d104      	bne.n	80033ee <HAL_TIM_PWM_Start+0x82>
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2202      	movs	r2, #2
 80033e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80033ec:	e013      	b.n	8003416 <HAL_TIM_PWM_Start+0xaa>
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	2b04      	cmp	r3, #4
 80033f2:	d104      	bne.n	80033fe <HAL_TIM_PWM_Start+0x92>
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2202      	movs	r2, #2
 80033f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80033fc:	e00b      	b.n	8003416 <HAL_TIM_PWM_Start+0xaa>
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	2b08      	cmp	r3, #8
 8003402:	d104      	bne.n	800340e <HAL_TIM_PWM_Start+0xa2>
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2202      	movs	r2, #2
 8003408:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800340c:	e003      	b.n	8003416 <HAL_TIM_PWM_Start+0xaa>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2202      	movs	r2, #2
 8003412:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	2201      	movs	r2, #1
 800341c:	6839      	ldr	r1, [r7, #0]
 800341e:	4618      	mov	r0, r3
 8003420:	f000 fafe 	bl	8003a20 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	4a1e      	ldr	r2, [pc, #120]	@ (80034a4 <HAL_TIM_PWM_Start+0x138>)
 800342a:	4293      	cmp	r3, r2
 800342c:	d107      	bne.n	800343e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800343c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	4a18      	ldr	r2, [pc, #96]	@ (80034a4 <HAL_TIM_PWM_Start+0x138>)
 8003444:	4293      	cmp	r3, r2
 8003446:	d00e      	beq.n	8003466 <HAL_TIM_PWM_Start+0xfa>
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003450:	d009      	beq.n	8003466 <HAL_TIM_PWM_Start+0xfa>
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	4a14      	ldr	r2, [pc, #80]	@ (80034a8 <HAL_TIM_PWM_Start+0x13c>)
 8003458:	4293      	cmp	r3, r2
 800345a:	d004      	beq.n	8003466 <HAL_TIM_PWM_Start+0xfa>
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4a12      	ldr	r2, [pc, #72]	@ (80034ac <HAL_TIM_PWM_Start+0x140>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d111      	bne.n	800348a <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	689b      	ldr	r3, [r3, #8]
 800346c:	f003 0307 	and.w	r3, r3, #7
 8003470:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	2b06      	cmp	r3, #6
 8003476:	d010      	beq.n	800349a <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	681a      	ldr	r2, [r3, #0]
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f042 0201 	orr.w	r2, r2, #1
 8003486:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003488:	e007      	b.n	800349a <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	681a      	ldr	r2, [r3, #0]
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f042 0201 	orr.w	r2, r2, #1
 8003498:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800349a:	2300      	movs	r3, #0
}
 800349c:	4618      	mov	r0, r3
 800349e:	3710      	adds	r7, #16
 80034a0:	46bd      	mov	sp, r7
 80034a2:	bd80      	pop	{r7, pc}
 80034a4:	40012c00 	.word	0x40012c00
 80034a8:	40000400 	.word	0x40000400
 80034ac:	40000800 	.word	0x40000800

080034b0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b086      	sub	sp, #24
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	60f8      	str	r0, [r7, #12]
 80034b8:	60b9      	str	r1, [r7, #8]
 80034ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80034bc:	2300      	movs	r3, #0
 80034be:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80034c6:	2b01      	cmp	r3, #1
 80034c8:	d101      	bne.n	80034ce <HAL_TIM_PWM_ConfigChannel+0x1e>
 80034ca:	2302      	movs	r3, #2
 80034cc:	e0ae      	b.n	800362c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	2201      	movs	r2, #1
 80034d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	2b0c      	cmp	r3, #12
 80034da:	f200 809f 	bhi.w	800361c <HAL_TIM_PWM_ConfigChannel+0x16c>
 80034de:	a201      	add	r2, pc, #4	@ (adr r2, 80034e4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80034e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034e4:	08003519 	.word	0x08003519
 80034e8:	0800361d 	.word	0x0800361d
 80034ec:	0800361d 	.word	0x0800361d
 80034f0:	0800361d 	.word	0x0800361d
 80034f4:	08003559 	.word	0x08003559
 80034f8:	0800361d 	.word	0x0800361d
 80034fc:	0800361d 	.word	0x0800361d
 8003500:	0800361d 	.word	0x0800361d
 8003504:	0800359b 	.word	0x0800359b
 8003508:	0800361d 	.word	0x0800361d
 800350c:	0800361d 	.word	0x0800361d
 8003510:	0800361d 	.word	0x0800361d
 8003514:	080035db 	.word	0x080035db
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	68b9      	ldr	r1, [r7, #8]
 800351e:	4618      	mov	r0, r3
 8003520:	f000 f8f6 	bl	8003710 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	699a      	ldr	r2, [r3, #24]
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f042 0208 	orr.w	r2, r2, #8
 8003532:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	699a      	ldr	r2, [r3, #24]
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f022 0204 	bic.w	r2, r2, #4
 8003542:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	6999      	ldr	r1, [r3, #24]
 800354a:	68bb      	ldr	r3, [r7, #8]
 800354c:	691a      	ldr	r2, [r3, #16]
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	430a      	orrs	r2, r1
 8003554:	619a      	str	r2, [r3, #24]
      break;
 8003556:	e064      	b.n	8003622 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	68b9      	ldr	r1, [r7, #8]
 800355e:	4618      	mov	r0, r3
 8003560:	f000 f93c 	bl	80037dc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	699a      	ldr	r2, [r3, #24]
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003572:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	699a      	ldr	r2, [r3, #24]
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003582:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	6999      	ldr	r1, [r3, #24]
 800358a:	68bb      	ldr	r3, [r7, #8]
 800358c:	691b      	ldr	r3, [r3, #16]
 800358e:	021a      	lsls	r2, r3, #8
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	430a      	orrs	r2, r1
 8003596:	619a      	str	r2, [r3, #24]
      break;
 8003598:	e043      	b.n	8003622 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	68b9      	ldr	r1, [r7, #8]
 80035a0:	4618      	mov	r0, r3
 80035a2:	f000 f985 	bl	80038b0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	69da      	ldr	r2, [r3, #28]
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f042 0208 	orr.w	r2, r2, #8
 80035b4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	69da      	ldr	r2, [r3, #28]
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f022 0204 	bic.w	r2, r2, #4
 80035c4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	69d9      	ldr	r1, [r3, #28]
 80035cc:	68bb      	ldr	r3, [r7, #8]
 80035ce:	691a      	ldr	r2, [r3, #16]
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	430a      	orrs	r2, r1
 80035d6:	61da      	str	r2, [r3, #28]
      break;
 80035d8:	e023      	b.n	8003622 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	68b9      	ldr	r1, [r7, #8]
 80035e0:	4618      	mov	r0, r3
 80035e2:	f000 f9cf 	bl	8003984 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	69da      	ldr	r2, [r3, #28]
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80035f4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	69da      	ldr	r2, [r3, #28]
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003604:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	69d9      	ldr	r1, [r3, #28]
 800360c:	68bb      	ldr	r3, [r7, #8]
 800360e:	691b      	ldr	r3, [r3, #16]
 8003610:	021a      	lsls	r2, r3, #8
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	430a      	orrs	r2, r1
 8003618:	61da      	str	r2, [r3, #28]
      break;
 800361a:	e002      	b.n	8003622 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800361c:	2301      	movs	r3, #1
 800361e:	75fb      	strb	r3, [r7, #23]
      break;
 8003620:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	2200      	movs	r2, #0
 8003626:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800362a:	7dfb      	ldrb	r3, [r7, #23]
}
 800362c:	4618      	mov	r0, r3
 800362e:	3718      	adds	r7, #24
 8003630:	46bd      	mov	sp, r7
 8003632:	bd80      	pop	{r7, pc}

08003634 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003634:	b480      	push	{r7}
 8003636:	b085      	sub	sp, #20
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
 800363c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	4a2f      	ldr	r2, [pc, #188]	@ (8003704 <TIM_Base_SetConfig+0xd0>)
 8003648:	4293      	cmp	r3, r2
 800364a:	d00b      	beq.n	8003664 <TIM_Base_SetConfig+0x30>
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003652:	d007      	beq.n	8003664 <TIM_Base_SetConfig+0x30>
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	4a2c      	ldr	r2, [pc, #176]	@ (8003708 <TIM_Base_SetConfig+0xd4>)
 8003658:	4293      	cmp	r3, r2
 800365a:	d003      	beq.n	8003664 <TIM_Base_SetConfig+0x30>
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	4a2b      	ldr	r2, [pc, #172]	@ (800370c <TIM_Base_SetConfig+0xd8>)
 8003660:	4293      	cmp	r3, r2
 8003662:	d108      	bne.n	8003676 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800366a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	685b      	ldr	r3, [r3, #4]
 8003670:	68fa      	ldr	r2, [r7, #12]
 8003672:	4313      	orrs	r3, r2
 8003674:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	4a22      	ldr	r2, [pc, #136]	@ (8003704 <TIM_Base_SetConfig+0xd0>)
 800367a:	4293      	cmp	r3, r2
 800367c:	d00b      	beq.n	8003696 <TIM_Base_SetConfig+0x62>
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003684:	d007      	beq.n	8003696 <TIM_Base_SetConfig+0x62>
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	4a1f      	ldr	r2, [pc, #124]	@ (8003708 <TIM_Base_SetConfig+0xd4>)
 800368a:	4293      	cmp	r3, r2
 800368c:	d003      	beq.n	8003696 <TIM_Base_SetConfig+0x62>
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	4a1e      	ldr	r2, [pc, #120]	@ (800370c <TIM_Base_SetConfig+0xd8>)
 8003692:	4293      	cmp	r3, r2
 8003694:	d108      	bne.n	80036a8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800369c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	68db      	ldr	r3, [r3, #12]
 80036a2:	68fa      	ldr	r2, [r7, #12]
 80036a4:	4313      	orrs	r3, r2
 80036a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	695b      	ldr	r3, [r3, #20]
 80036b2:	4313      	orrs	r3, r2
 80036b4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	68fa      	ldr	r2, [r7, #12]
 80036ba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	689a      	ldr	r2, [r3, #8]
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	681a      	ldr	r2, [r3, #0]
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	4a0d      	ldr	r2, [pc, #52]	@ (8003704 <TIM_Base_SetConfig+0xd0>)
 80036d0:	4293      	cmp	r3, r2
 80036d2:	d103      	bne.n	80036dc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	691a      	ldr	r2, [r3, #16]
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2201      	movs	r2, #1
 80036e0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	691b      	ldr	r3, [r3, #16]
 80036e6:	f003 0301 	and.w	r3, r3, #1
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d005      	beq.n	80036fa <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	691b      	ldr	r3, [r3, #16]
 80036f2:	f023 0201 	bic.w	r2, r3, #1
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	611a      	str	r2, [r3, #16]
  }
}
 80036fa:	bf00      	nop
 80036fc:	3714      	adds	r7, #20
 80036fe:	46bd      	mov	sp, r7
 8003700:	bc80      	pop	{r7}
 8003702:	4770      	bx	lr
 8003704:	40012c00 	.word	0x40012c00
 8003708:	40000400 	.word	0x40000400
 800370c:	40000800 	.word	0x40000800

08003710 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003710:	b480      	push	{r7}
 8003712:	b087      	sub	sp, #28
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
 8003718:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	6a1b      	ldr	r3, [r3, #32]
 800371e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6a1b      	ldr	r3, [r3, #32]
 8003724:	f023 0201 	bic.w	r2, r3, #1
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	685b      	ldr	r3, [r3, #4]
 8003730:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	699b      	ldr	r3, [r3, #24]
 8003736:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800373e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	f023 0303 	bic.w	r3, r3, #3
 8003746:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	68fa      	ldr	r2, [r7, #12]
 800374e:	4313      	orrs	r3, r2
 8003750:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003752:	697b      	ldr	r3, [r7, #20]
 8003754:	f023 0302 	bic.w	r3, r3, #2
 8003758:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800375a:	683b      	ldr	r3, [r7, #0]
 800375c:	689b      	ldr	r3, [r3, #8]
 800375e:	697a      	ldr	r2, [r7, #20]
 8003760:	4313      	orrs	r3, r2
 8003762:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	4a1c      	ldr	r2, [pc, #112]	@ (80037d8 <TIM_OC1_SetConfig+0xc8>)
 8003768:	4293      	cmp	r3, r2
 800376a:	d10c      	bne.n	8003786 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800376c:	697b      	ldr	r3, [r7, #20]
 800376e:	f023 0308 	bic.w	r3, r3, #8
 8003772:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	68db      	ldr	r3, [r3, #12]
 8003778:	697a      	ldr	r2, [r7, #20]
 800377a:	4313      	orrs	r3, r2
 800377c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800377e:	697b      	ldr	r3, [r7, #20]
 8003780:	f023 0304 	bic.w	r3, r3, #4
 8003784:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	4a13      	ldr	r2, [pc, #76]	@ (80037d8 <TIM_OC1_SetConfig+0xc8>)
 800378a:	4293      	cmp	r3, r2
 800378c:	d111      	bne.n	80037b2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800378e:	693b      	ldr	r3, [r7, #16]
 8003790:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003794:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003796:	693b      	ldr	r3, [r7, #16]
 8003798:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800379c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	695b      	ldr	r3, [r3, #20]
 80037a2:	693a      	ldr	r2, [r7, #16]
 80037a4:	4313      	orrs	r3, r2
 80037a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	699b      	ldr	r3, [r3, #24]
 80037ac:	693a      	ldr	r2, [r7, #16]
 80037ae:	4313      	orrs	r3, r2
 80037b0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	693a      	ldr	r2, [r7, #16]
 80037b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	68fa      	ldr	r2, [r7, #12]
 80037bc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80037be:	683b      	ldr	r3, [r7, #0]
 80037c0:	685a      	ldr	r2, [r3, #4]
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	697a      	ldr	r2, [r7, #20]
 80037ca:	621a      	str	r2, [r3, #32]
}
 80037cc:	bf00      	nop
 80037ce:	371c      	adds	r7, #28
 80037d0:	46bd      	mov	sp, r7
 80037d2:	bc80      	pop	{r7}
 80037d4:	4770      	bx	lr
 80037d6:	bf00      	nop
 80037d8:	40012c00 	.word	0x40012c00

080037dc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80037dc:	b480      	push	{r7}
 80037de:	b087      	sub	sp, #28
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
 80037e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6a1b      	ldr	r3, [r3, #32]
 80037ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6a1b      	ldr	r3, [r3, #32]
 80037f0:	f023 0210 	bic.w	r2, r3, #16
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	685b      	ldr	r3, [r3, #4]
 80037fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	699b      	ldr	r3, [r3, #24]
 8003802:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800380a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003812:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	021b      	lsls	r3, r3, #8
 800381a:	68fa      	ldr	r2, [r7, #12]
 800381c:	4313      	orrs	r3, r2
 800381e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003820:	697b      	ldr	r3, [r7, #20]
 8003822:	f023 0320 	bic.w	r3, r3, #32
 8003826:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	689b      	ldr	r3, [r3, #8]
 800382c:	011b      	lsls	r3, r3, #4
 800382e:	697a      	ldr	r2, [r7, #20]
 8003830:	4313      	orrs	r3, r2
 8003832:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	4a1d      	ldr	r2, [pc, #116]	@ (80038ac <TIM_OC2_SetConfig+0xd0>)
 8003838:	4293      	cmp	r3, r2
 800383a:	d10d      	bne.n	8003858 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800383c:	697b      	ldr	r3, [r7, #20]
 800383e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003842:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	68db      	ldr	r3, [r3, #12]
 8003848:	011b      	lsls	r3, r3, #4
 800384a:	697a      	ldr	r2, [r7, #20]
 800384c:	4313      	orrs	r3, r2
 800384e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003850:	697b      	ldr	r3, [r7, #20]
 8003852:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003856:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	4a14      	ldr	r2, [pc, #80]	@ (80038ac <TIM_OC2_SetConfig+0xd0>)
 800385c:	4293      	cmp	r3, r2
 800385e:	d113      	bne.n	8003888 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003860:	693b      	ldr	r3, [r7, #16]
 8003862:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003866:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003868:	693b      	ldr	r3, [r7, #16]
 800386a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800386e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	695b      	ldr	r3, [r3, #20]
 8003874:	009b      	lsls	r3, r3, #2
 8003876:	693a      	ldr	r2, [r7, #16]
 8003878:	4313      	orrs	r3, r2
 800387a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800387c:	683b      	ldr	r3, [r7, #0]
 800387e:	699b      	ldr	r3, [r3, #24]
 8003880:	009b      	lsls	r3, r3, #2
 8003882:	693a      	ldr	r2, [r7, #16]
 8003884:	4313      	orrs	r3, r2
 8003886:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	693a      	ldr	r2, [r7, #16]
 800388c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	68fa      	ldr	r2, [r7, #12]
 8003892:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	685a      	ldr	r2, [r3, #4]
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	697a      	ldr	r2, [r7, #20]
 80038a0:	621a      	str	r2, [r3, #32]
}
 80038a2:	bf00      	nop
 80038a4:	371c      	adds	r7, #28
 80038a6:	46bd      	mov	sp, r7
 80038a8:	bc80      	pop	{r7}
 80038aa:	4770      	bx	lr
 80038ac:	40012c00 	.word	0x40012c00

080038b0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80038b0:	b480      	push	{r7}
 80038b2:	b087      	sub	sp, #28
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
 80038b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6a1b      	ldr	r3, [r3, #32]
 80038be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	6a1b      	ldr	r3, [r3, #32]
 80038c4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	685b      	ldr	r3, [r3, #4]
 80038d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	69db      	ldr	r3, [r3, #28]
 80038d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80038de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	f023 0303 	bic.w	r3, r3, #3
 80038e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80038e8:	683b      	ldr	r3, [r7, #0]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	68fa      	ldr	r2, [r7, #12]
 80038ee:	4313      	orrs	r3, r2
 80038f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80038f2:	697b      	ldr	r3, [r7, #20]
 80038f4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80038f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	689b      	ldr	r3, [r3, #8]
 80038fe:	021b      	lsls	r3, r3, #8
 8003900:	697a      	ldr	r2, [r7, #20]
 8003902:	4313      	orrs	r3, r2
 8003904:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	4a1d      	ldr	r2, [pc, #116]	@ (8003980 <TIM_OC3_SetConfig+0xd0>)
 800390a:	4293      	cmp	r3, r2
 800390c:	d10d      	bne.n	800392a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800390e:	697b      	ldr	r3, [r7, #20]
 8003910:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003914:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	68db      	ldr	r3, [r3, #12]
 800391a:	021b      	lsls	r3, r3, #8
 800391c:	697a      	ldr	r2, [r7, #20]
 800391e:	4313      	orrs	r3, r2
 8003920:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003922:	697b      	ldr	r3, [r7, #20]
 8003924:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003928:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	4a14      	ldr	r2, [pc, #80]	@ (8003980 <TIM_OC3_SetConfig+0xd0>)
 800392e:	4293      	cmp	r3, r2
 8003930:	d113      	bne.n	800395a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003932:	693b      	ldr	r3, [r7, #16]
 8003934:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003938:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800393a:	693b      	ldr	r3, [r7, #16]
 800393c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003940:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003942:	683b      	ldr	r3, [r7, #0]
 8003944:	695b      	ldr	r3, [r3, #20]
 8003946:	011b      	lsls	r3, r3, #4
 8003948:	693a      	ldr	r2, [r7, #16]
 800394a:	4313      	orrs	r3, r2
 800394c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800394e:	683b      	ldr	r3, [r7, #0]
 8003950:	699b      	ldr	r3, [r3, #24]
 8003952:	011b      	lsls	r3, r3, #4
 8003954:	693a      	ldr	r2, [r7, #16]
 8003956:	4313      	orrs	r3, r2
 8003958:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	693a      	ldr	r2, [r7, #16]
 800395e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	68fa      	ldr	r2, [r7, #12]
 8003964:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	685a      	ldr	r2, [r3, #4]
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	697a      	ldr	r2, [r7, #20]
 8003972:	621a      	str	r2, [r3, #32]
}
 8003974:	bf00      	nop
 8003976:	371c      	adds	r7, #28
 8003978:	46bd      	mov	sp, r7
 800397a:	bc80      	pop	{r7}
 800397c:	4770      	bx	lr
 800397e:	bf00      	nop
 8003980:	40012c00 	.word	0x40012c00

08003984 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003984:	b480      	push	{r7}
 8003986:	b087      	sub	sp, #28
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
 800398c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6a1b      	ldr	r3, [r3, #32]
 8003992:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6a1b      	ldr	r3, [r3, #32]
 8003998:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	685b      	ldr	r3, [r3, #4]
 80039a4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	69db      	ldr	r3, [r3, #28]
 80039aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80039b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80039ba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	021b      	lsls	r3, r3, #8
 80039c2:	68fa      	ldr	r2, [r7, #12]
 80039c4:	4313      	orrs	r3, r2
 80039c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80039c8:	693b      	ldr	r3, [r7, #16]
 80039ca:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80039ce:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	689b      	ldr	r3, [r3, #8]
 80039d4:	031b      	lsls	r3, r3, #12
 80039d6:	693a      	ldr	r2, [r7, #16]
 80039d8:	4313      	orrs	r3, r2
 80039da:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	4a0f      	ldr	r2, [pc, #60]	@ (8003a1c <TIM_OC4_SetConfig+0x98>)
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d109      	bne.n	80039f8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80039e4:	697b      	ldr	r3, [r7, #20]
 80039e6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80039ea:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	695b      	ldr	r3, [r3, #20]
 80039f0:	019b      	lsls	r3, r3, #6
 80039f2:	697a      	ldr	r2, [r7, #20]
 80039f4:	4313      	orrs	r3, r2
 80039f6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	697a      	ldr	r2, [r7, #20]
 80039fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	68fa      	ldr	r2, [r7, #12]
 8003a02:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	685a      	ldr	r2, [r3, #4]
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	693a      	ldr	r2, [r7, #16]
 8003a10:	621a      	str	r2, [r3, #32]
}
 8003a12:	bf00      	nop
 8003a14:	371c      	adds	r7, #28
 8003a16:	46bd      	mov	sp, r7
 8003a18:	bc80      	pop	{r7}
 8003a1a:	4770      	bx	lr
 8003a1c:	40012c00 	.word	0x40012c00

08003a20 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003a20:	b480      	push	{r7}
 8003a22:	b087      	sub	sp, #28
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	60f8      	str	r0, [r7, #12]
 8003a28:	60b9      	str	r1, [r7, #8]
 8003a2a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003a2c:	68bb      	ldr	r3, [r7, #8]
 8003a2e:	f003 031f 	and.w	r3, r3, #31
 8003a32:	2201      	movs	r2, #1
 8003a34:	fa02 f303 	lsl.w	r3, r2, r3
 8003a38:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	6a1a      	ldr	r2, [r3, #32]
 8003a3e:	697b      	ldr	r3, [r7, #20]
 8003a40:	43db      	mvns	r3, r3
 8003a42:	401a      	ands	r2, r3
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	6a1a      	ldr	r2, [r3, #32]
 8003a4c:	68bb      	ldr	r3, [r7, #8]
 8003a4e:	f003 031f 	and.w	r3, r3, #31
 8003a52:	6879      	ldr	r1, [r7, #4]
 8003a54:	fa01 f303 	lsl.w	r3, r1, r3
 8003a58:	431a      	orrs	r2, r3
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	621a      	str	r2, [r3, #32]
}
 8003a5e:	bf00      	nop
 8003a60:	371c      	adds	r7, #28
 8003a62:	46bd      	mov	sp, r7
 8003a64:	bc80      	pop	{r7}
 8003a66:	4770      	bx	lr

08003a68 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003a68:	b480      	push	{r7}
 8003a6a:	b085      	sub	sp, #20
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
 8003a70:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003a78:	2b01      	cmp	r3, #1
 8003a7a:	d101      	bne.n	8003a80 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003a7c:	2302      	movs	r3, #2
 8003a7e:	e046      	b.n	8003b0e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2201      	movs	r2, #1
 8003a84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	2202      	movs	r2, #2
 8003a8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	685b      	ldr	r3, [r3, #4]
 8003a96:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	689b      	ldr	r3, [r3, #8]
 8003a9e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003aa6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003aa8:	683b      	ldr	r3, [r7, #0]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	68fa      	ldr	r2, [r7, #12]
 8003aae:	4313      	orrs	r3, r2
 8003ab0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	68fa      	ldr	r2, [r7, #12]
 8003ab8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	4a16      	ldr	r2, [pc, #88]	@ (8003b18 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003ac0:	4293      	cmp	r3, r2
 8003ac2:	d00e      	beq.n	8003ae2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003acc:	d009      	beq.n	8003ae2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	4a12      	ldr	r2, [pc, #72]	@ (8003b1c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003ad4:	4293      	cmp	r3, r2
 8003ad6:	d004      	beq.n	8003ae2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	4a10      	ldr	r2, [pc, #64]	@ (8003b20 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	d10c      	bne.n	8003afc <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003ae2:	68bb      	ldr	r3, [r7, #8]
 8003ae4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003ae8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	685b      	ldr	r3, [r3, #4]
 8003aee:	68ba      	ldr	r2, [r7, #8]
 8003af0:	4313      	orrs	r3, r2
 8003af2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	68ba      	ldr	r2, [r7, #8]
 8003afa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2201      	movs	r2, #1
 8003b00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2200      	movs	r2, #0
 8003b08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003b0c:	2300      	movs	r3, #0
}
 8003b0e:	4618      	mov	r0, r3
 8003b10:	3714      	adds	r7, #20
 8003b12:	46bd      	mov	sp, r7
 8003b14:	bc80      	pop	{r7}
 8003b16:	4770      	bx	lr
 8003b18:	40012c00 	.word	0x40012c00
 8003b1c:	40000400 	.word	0x40000400
 8003b20:	40000800 	.word	0x40000800

08003b24 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003b24:	b480      	push	{r7}
 8003b26:	b085      	sub	sp, #20
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
 8003b2c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003b2e:	2300      	movs	r3, #0
 8003b30:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003b38:	2b01      	cmp	r3, #1
 8003b3a:	d101      	bne.n	8003b40 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003b3c:	2302      	movs	r3, #2
 8003b3e:	e03d      	b.n	8003bbc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2201      	movs	r2, #1
 8003b44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	68db      	ldr	r3, [r3, #12]
 8003b52:	4313      	orrs	r3, r2
 8003b54:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	689b      	ldr	r3, [r3, #8]
 8003b60:	4313      	orrs	r3, r2
 8003b62:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	4313      	orrs	r3, r2
 8003b70:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8003b78:	683b      	ldr	r3, [r7, #0]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	4313      	orrs	r3, r2
 8003b7e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	691b      	ldr	r3, [r3, #16]
 8003b8a:	4313      	orrs	r3, r2
 8003b8c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8003b94:	683b      	ldr	r3, [r7, #0]
 8003b96:	695b      	ldr	r3, [r3, #20]
 8003b98:	4313      	orrs	r3, r2
 8003b9a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	69db      	ldr	r3, [r3, #28]
 8003ba6:	4313      	orrs	r3, r2
 8003ba8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	68fa      	ldr	r2, [r7, #12]
 8003bb0:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003bba:	2300      	movs	r3, #0
}
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	3714      	adds	r7, #20
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	bc80      	pop	{r7}
 8003bc4:	4770      	bx	lr

08003bc6 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003bc6:	b580      	push	{r7, lr}
 8003bc8:	b082      	sub	sp, #8
 8003bca:	af00      	add	r7, sp, #0
 8003bcc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d101      	bne.n	8003bd8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	e042      	b.n	8003c5e <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003bde:	b2db      	uxtb	r3, r3
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d106      	bne.n	8003bf2 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2200      	movs	r2, #0
 8003be8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003bec:	6878      	ldr	r0, [r7, #4]
 8003bee:	f7fd fe4d 	bl	800188c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	2224      	movs	r2, #36	@ 0x24
 8003bf6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	68da      	ldr	r2, [r3, #12]
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003c08:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003c0a:	6878      	ldr	r0, [r7, #4]
 8003c0c:	f000 f972 	bl	8003ef4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	691a      	ldr	r2, [r3, #16]
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003c1e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	695a      	ldr	r2, [r3, #20]
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003c2e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	68da      	ldr	r2, [r3, #12]
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003c3e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2200      	movs	r2, #0
 8003c44:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2220      	movs	r2, #32
 8003c4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	2220      	movs	r2, #32
 8003c52:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	2200      	movs	r2, #0
 8003c5a:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003c5c:	2300      	movs	r3, #0
}
 8003c5e:	4618      	mov	r0, r3
 8003c60:	3708      	adds	r7, #8
 8003c62:	46bd      	mov	sp, r7
 8003c64:	bd80      	pop	{r7, pc}

08003c66 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c66:	b580      	push	{r7, lr}
 8003c68:	b08a      	sub	sp, #40	@ 0x28
 8003c6a:	af02      	add	r7, sp, #8
 8003c6c:	60f8      	str	r0, [r7, #12]
 8003c6e:	60b9      	str	r1, [r7, #8]
 8003c70:	603b      	str	r3, [r7, #0]
 8003c72:	4613      	mov	r3, r2
 8003c74:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003c76:	2300      	movs	r3, #0
 8003c78:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c80:	b2db      	uxtb	r3, r3
 8003c82:	2b20      	cmp	r3, #32
 8003c84:	d175      	bne.n	8003d72 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003c86:	68bb      	ldr	r3, [r7, #8]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d002      	beq.n	8003c92 <HAL_UART_Transmit+0x2c>
 8003c8c:	88fb      	ldrh	r3, [r7, #6]
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d101      	bne.n	8003c96 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003c92:	2301      	movs	r3, #1
 8003c94:	e06e      	b.n	8003d74 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	2200      	movs	r2, #0
 8003c9a:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	2221      	movs	r2, #33	@ 0x21
 8003ca0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003ca4:	f7fd febc 	bl	8001a20 <HAL_GetTick>
 8003ca8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	88fa      	ldrh	r2, [r7, #6]
 8003cae:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	88fa      	ldrh	r2, [r7, #6]
 8003cb4:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	689b      	ldr	r3, [r3, #8]
 8003cba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003cbe:	d108      	bne.n	8003cd2 <HAL_UART_Transmit+0x6c>
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	691b      	ldr	r3, [r3, #16]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d104      	bne.n	8003cd2 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003cc8:	2300      	movs	r3, #0
 8003cca:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003ccc:	68bb      	ldr	r3, [r7, #8]
 8003cce:	61bb      	str	r3, [r7, #24]
 8003cd0:	e003      	b.n	8003cda <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003cd2:	68bb      	ldr	r3, [r7, #8]
 8003cd4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003cda:	e02e      	b.n	8003d3a <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	9300      	str	r3, [sp, #0]
 8003ce0:	697b      	ldr	r3, [r7, #20]
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	2180      	movs	r1, #128	@ 0x80
 8003ce6:	68f8      	ldr	r0, [r7, #12]
 8003ce8:	f000 f848 	bl	8003d7c <UART_WaitOnFlagUntilTimeout>
 8003cec:	4603      	mov	r3, r0
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d005      	beq.n	8003cfe <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	2220      	movs	r2, #32
 8003cf6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003cfa:	2303      	movs	r3, #3
 8003cfc:	e03a      	b.n	8003d74 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003cfe:	69fb      	ldr	r3, [r7, #28]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d10b      	bne.n	8003d1c <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003d04:	69bb      	ldr	r3, [r7, #24]
 8003d06:	881b      	ldrh	r3, [r3, #0]
 8003d08:	461a      	mov	r2, r3
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003d12:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003d14:	69bb      	ldr	r3, [r7, #24]
 8003d16:	3302      	adds	r3, #2
 8003d18:	61bb      	str	r3, [r7, #24]
 8003d1a:	e007      	b.n	8003d2c <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003d1c:	69fb      	ldr	r3, [r7, #28]
 8003d1e:	781a      	ldrb	r2, [r3, #0]
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003d26:	69fb      	ldr	r3, [r7, #28]
 8003d28:	3301      	adds	r3, #1
 8003d2a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003d30:	b29b      	uxth	r3, r3
 8003d32:	3b01      	subs	r3, #1
 8003d34:	b29a      	uxth	r2, r3
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003d3e:	b29b      	uxth	r3, r3
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d1cb      	bne.n	8003cdc <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	9300      	str	r3, [sp, #0]
 8003d48:	697b      	ldr	r3, [r7, #20]
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	2140      	movs	r1, #64	@ 0x40
 8003d4e:	68f8      	ldr	r0, [r7, #12]
 8003d50:	f000 f814 	bl	8003d7c <UART_WaitOnFlagUntilTimeout>
 8003d54:	4603      	mov	r3, r0
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d005      	beq.n	8003d66 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	2220      	movs	r2, #32
 8003d5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003d62:	2303      	movs	r3, #3
 8003d64:	e006      	b.n	8003d74 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	2220      	movs	r2, #32
 8003d6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003d6e:	2300      	movs	r3, #0
 8003d70:	e000      	b.n	8003d74 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003d72:	2302      	movs	r3, #2
  }
}
 8003d74:	4618      	mov	r0, r3
 8003d76:	3720      	adds	r7, #32
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	bd80      	pop	{r7, pc}

08003d7c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b086      	sub	sp, #24
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	60f8      	str	r0, [r7, #12]
 8003d84:	60b9      	str	r1, [r7, #8]
 8003d86:	603b      	str	r3, [r7, #0]
 8003d88:	4613      	mov	r3, r2
 8003d8a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d8c:	e03b      	b.n	8003e06 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d8e:	6a3b      	ldr	r3, [r7, #32]
 8003d90:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003d94:	d037      	beq.n	8003e06 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d96:	f7fd fe43 	bl	8001a20 <HAL_GetTick>
 8003d9a:	4602      	mov	r2, r0
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	1ad3      	subs	r3, r2, r3
 8003da0:	6a3a      	ldr	r2, [r7, #32]
 8003da2:	429a      	cmp	r2, r3
 8003da4:	d302      	bcc.n	8003dac <UART_WaitOnFlagUntilTimeout+0x30>
 8003da6:	6a3b      	ldr	r3, [r7, #32]
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d101      	bne.n	8003db0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003dac:	2303      	movs	r3, #3
 8003dae:	e03a      	b.n	8003e26 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	68db      	ldr	r3, [r3, #12]
 8003db6:	f003 0304 	and.w	r3, r3, #4
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d023      	beq.n	8003e06 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	2b80      	cmp	r3, #128	@ 0x80
 8003dc2:	d020      	beq.n	8003e06 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003dc4:	68bb      	ldr	r3, [r7, #8]
 8003dc6:	2b40      	cmp	r3, #64	@ 0x40
 8003dc8:	d01d      	beq.n	8003e06 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f003 0308 	and.w	r3, r3, #8
 8003dd4:	2b08      	cmp	r3, #8
 8003dd6:	d116      	bne.n	8003e06 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003dd8:	2300      	movs	r3, #0
 8003dda:	617b      	str	r3, [r7, #20]
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	617b      	str	r3, [r7, #20]
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	685b      	ldr	r3, [r3, #4]
 8003dea:	617b      	str	r3, [r7, #20]
 8003dec:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003dee:	68f8      	ldr	r0, [r7, #12]
 8003df0:	f000 f81d 	bl	8003e2e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	2208      	movs	r2, #8
 8003df8:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003e02:	2301      	movs	r3, #1
 8003e04:	e00f      	b.n	8003e26 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	681a      	ldr	r2, [r3, #0]
 8003e0c:	68bb      	ldr	r3, [r7, #8]
 8003e0e:	4013      	ands	r3, r2
 8003e10:	68ba      	ldr	r2, [r7, #8]
 8003e12:	429a      	cmp	r2, r3
 8003e14:	bf0c      	ite	eq
 8003e16:	2301      	moveq	r3, #1
 8003e18:	2300      	movne	r3, #0
 8003e1a:	b2db      	uxtb	r3, r3
 8003e1c:	461a      	mov	r2, r3
 8003e1e:	79fb      	ldrb	r3, [r7, #7]
 8003e20:	429a      	cmp	r2, r3
 8003e22:	d0b4      	beq.n	8003d8e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003e24:	2300      	movs	r3, #0
}
 8003e26:	4618      	mov	r0, r3
 8003e28:	3718      	adds	r7, #24
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	bd80      	pop	{r7, pc}

08003e2e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003e2e:	b480      	push	{r7}
 8003e30:	b095      	sub	sp, #84	@ 0x54
 8003e32:	af00      	add	r7, sp, #0
 8003e34:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	330c      	adds	r3, #12
 8003e3c:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e40:	e853 3f00 	ldrex	r3, [r3]
 8003e44:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003e46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e48:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003e4c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	330c      	adds	r3, #12
 8003e54:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003e56:	643a      	str	r2, [r7, #64]	@ 0x40
 8003e58:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e5a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003e5c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003e5e:	e841 2300 	strex	r3, r2, [r1]
 8003e62:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003e64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d1e5      	bne.n	8003e36 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	3314      	adds	r3, #20
 8003e70:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e72:	6a3b      	ldr	r3, [r7, #32]
 8003e74:	e853 3f00 	ldrex	r3, [r3]
 8003e78:	61fb      	str	r3, [r7, #28]
   return(result);
 8003e7a:	69fb      	ldr	r3, [r7, #28]
 8003e7c:	f023 0301 	bic.w	r3, r3, #1
 8003e80:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	3314      	adds	r3, #20
 8003e88:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003e8a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003e8c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e8e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003e90:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003e92:	e841 2300 	strex	r3, r2, [r1]
 8003e96:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003e98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d1e5      	bne.n	8003e6a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ea2:	2b01      	cmp	r3, #1
 8003ea4:	d119      	bne.n	8003eda <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	330c      	adds	r3, #12
 8003eac:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	e853 3f00 	ldrex	r3, [r3]
 8003eb4:	60bb      	str	r3, [r7, #8]
   return(result);
 8003eb6:	68bb      	ldr	r3, [r7, #8]
 8003eb8:	f023 0310 	bic.w	r3, r3, #16
 8003ebc:	647b      	str	r3, [r7, #68]	@ 0x44
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	330c      	adds	r3, #12
 8003ec4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003ec6:	61ba      	str	r2, [r7, #24]
 8003ec8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003eca:	6979      	ldr	r1, [r7, #20]
 8003ecc:	69ba      	ldr	r2, [r7, #24]
 8003ece:	e841 2300 	strex	r3, r2, [r1]
 8003ed2:	613b      	str	r3, [r7, #16]
   return(result);
 8003ed4:	693b      	ldr	r3, [r7, #16]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d1e5      	bne.n	8003ea6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	2220      	movs	r2, #32
 8003ede:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003ee8:	bf00      	nop
 8003eea:	3754      	adds	r7, #84	@ 0x54
 8003eec:	46bd      	mov	sp, r7
 8003eee:	bc80      	pop	{r7}
 8003ef0:	4770      	bx	lr
	...

08003ef4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b084      	sub	sp, #16
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	691b      	ldr	r3, [r3, #16]
 8003f02:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	68da      	ldr	r2, [r3, #12]
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	430a      	orrs	r2, r1
 8003f10:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	689a      	ldr	r2, [r3, #8]
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	691b      	ldr	r3, [r3, #16]
 8003f1a:	431a      	orrs	r2, r3
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	695b      	ldr	r3, [r3, #20]
 8003f20:	4313      	orrs	r3, r2
 8003f22:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	68db      	ldr	r3, [r3, #12]
 8003f2a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8003f2e:	f023 030c 	bic.w	r3, r3, #12
 8003f32:	687a      	ldr	r2, [r7, #4]
 8003f34:	6812      	ldr	r2, [r2, #0]
 8003f36:	68b9      	ldr	r1, [r7, #8]
 8003f38:	430b      	orrs	r3, r1
 8003f3a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	695b      	ldr	r3, [r3, #20]
 8003f42:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	699a      	ldr	r2, [r3, #24]
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	430a      	orrs	r2, r1
 8003f50:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	4a2c      	ldr	r2, [pc, #176]	@ (8004008 <UART_SetConfig+0x114>)
 8003f58:	4293      	cmp	r3, r2
 8003f5a:	d103      	bne.n	8003f64 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003f5c:	f7ff f818 	bl	8002f90 <HAL_RCC_GetPCLK2Freq>
 8003f60:	60f8      	str	r0, [r7, #12]
 8003f62:	e002      	b.n	8003f6a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003f64:	f7ff f800 	bl	8002f68 <HAL_RCC_GetPCLK1Freq>
 8003f68:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003f6a:	68fa      	ldr	r2, [r7, #12]
 8003f6c:	4613      	mov	r3, r2
 8003f6e:	009b      	lsls	r3, r3, #2
 8003f70:	4413      	add	r3, r2
 8003f72:	009a      	lsls	r2, r3, #2
 8003f74:	441a      	add	r2, r3
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	685b      	ldr	r3, [r3, #4]
 8003f7a:	009b      	lsls	r3, r3, #2
 8003f7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f80:	4a22      	ldr	r2, [pc, #136]	@ (800400c <UART_SetConfig+0x118>)
 8003f82:	fba2 2303 	umull	r2, r3, r2, r3
 8003f86:	095b      	lsrs	r3, r3, #5
 8003f88:	0119      	lsls	r1, r3, #4
 8003f8a:	68fa      	ldr	r2, [r7, #12]
 8003f8c:	4613      	mov	r3, r2
 8003f8e:	009b      	lsls	r3, r3, #2
 8003f90:	4413      	add	r3, r2
 8003f92:	009a      	lsls	r2, r3, #2
 8003f94:	441a      	add	r2, r3
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	685b      	ldr	r3, [r3, #4]
 8003f9a:	009b      	lsls	r3, r3, #2
 8003f9c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003fa0:	4b1a      	ldr	r3, [pc, #104]	@ (800400c <UART_SetConfig+0x118>)
 8003fa2:	fba3 0302 	umull	r0, r3, r3, r2
 8003fa6:	095b      	lsrs	r3, r3, #5
 8003fa8:	2064      	movs	r0, #100	@ 0x64
 8003faa:	fb00 f303 	mul.w	r3, r0, r3
 8003fae:	1ad3      	subs	r3, r2, r3
 8003fb0:	011b      	lsls	r3, r3, #4
 8003fb2:	3332      	adds	r3, #50	@ 0x32
 8003fb4:	4a15      	ldr	r2, [pc, #84]	@ (800400c <UART_SetConfig+0x118>)
 8003fb6:	fba2 2303 	umull	r2, r3, r2, r3
 8003fba:	095b      	lsrs	r3, r3, #5
 8003fbc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003fc0:	4419      	add	r1, r3
 8003fc2:	68fa      	ldr	r2, [r7, #12]
 8003fc4:	4613      	mov	r3, r2
 8003fc6:	009b      	lsls	r3, r3, #2
 8003fc8:	4413      	add	r3, r2
 8003fca:	009a      	lsls	r2, r3, #2
 8003fcc:	441a      	add	r2, r3
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	685b      	ldr	r3, [r3, #4]
 8003fd2:	009b      	lsls	r3, r3, #2
 8003fd4:	fbb2 f2f3 	udiv	r2, r2, r3
 8003fd8:	4b0c      	ldr	r3, [pc, #48]	@ (800400c <UART_SetConfig+0x118>)
 8003fda:	fba3 0302 	umull	r0, r3, r3, r2
 8003fde:	095b      	lsrs	r3, r3, #5
 8003fe0:	2064      	movs	r0, #100	@ 0x64
 8003fe2:	fb00 f303 	mul.w	r3, r0, r3
 8003fe6:	1ad3      	subs	r3, r2, r3
 8003fe8:	011b      	lsls	r3, r3, #4
 8003fea:	3332      	adds	r3, #50	@ 0x32
 8003fec:	4a07      	ldr	r2, [pc, #28]	@ (800400c <UART_SetConfig+0x118>)
 8003fee:	fba2 2303 	umull	r2, r3, r2, r3
 8003ff2:	095b      	lsrs	r3, r3, #5
 8003ff4:	f003 020f 	and.w	r2, r3, #15
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	440a      	add	r2, r1
 8003ffe:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004000:	bf00      	nop
 8004002:	3710      	adds	r7, #16
 8004004:	46bd      	mov	sp, r7
 8004006:	bd80      	pop	{r7, pc}
 8004008:	40013800 	.word	0x40013800
 800400c:	51eb851f 	.word	0x51eb851f

08004010 <__cvt>:
 8004010:	2b00      	cmp	r3, #0
 8004012:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004016:	461d      	mov	r5, r3
 8004018:	bfbb      	ittet	lt
 800401a:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800401e:	461d      	movlt	r5, r3
 8004020:	2300      	movge	r3, #0
 8004022:	232d      	movlt	r3, #45	@ 0x2d
 8004024:	b088      	sub	sp, #32
 8004026:	4614      	mov	r4, r2
 8004028:	bfb8      	it	lt
 800402a:	4614      	movlt	r4, r2
 800402c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800402e:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8004030:	7013      	strb	r3, [r2, #0]
 8004032:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004034:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8004038:	f023 0820 	bic.w	r8, r3, #32
 800403c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004040:	d005      	beq.n	800404e <__cvt+0x3e>
 8004042:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004046:	d100      	bne.n	800404a <__cvt+0x3a>
 8004048:	3601      	adds	r6, #1
 800404a:	2302      	movs	r3, #2
 800404c:	e000      	b.n	8004050 <__cvt+0x40>
 800404e:	2303      	movs	r3, #3
 8004050:	aa07      	add	r2, sp, #28
 8004052:	9204      	str	r2, [sp, #16]
 8004054:	aa06      	add	r2, sp, #24
 8004056:	e9cd a202 	strd	sl, r2, [sp, #8]
 800405a:	e9cd 3600 	strd	r3, r6, [sp]
 800405e:	4622      	mov	r2, r4
 8004060:	462b      	mov	r3, r5
 8004062:	f001 fe9d 	bl	8005da0 <_dtoa_r>
 8004066:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800406a:	4607      	mov	r7, r0
 800406c:	d119      	bne.n	80040a2 <__cvt+0x92>
 800406e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8004070:	07db      	lsls	r3, r3, #31
 8004072:	d50e      	bpl.n	8004092 <__cvt+0x82>
 8004074:	eb00 0906 	add.w	r9, r0, r6
 8004078:	2200      	movs	r2, #0
 800407a:	2300      	movs	r3, #0
 800407c:	4620      	mov	r0, r4
 800407e:	4629      	mov	r1, r5
 8004080:	f7fc fd46 	bl	8000b10 <__aeabi_dcmpeq>
 8004084:	b108      	cbz	r0, 800408a <__cvt+0x7a>
 8004086:	f8cd 901c 	str.w	r9, [sp, #28]
 800408a:	2230      	movs	r2, #48	@ 0x30
 800408c:	9b07      	ldr	r3, [sp, #28]
 800408e:	454b      	cmp	r3, r9
 8004090:	d31e      	bcc.n	80040d0 <__cvt+0xc0>
 8004092:	4638      	mov	r0, r7
 8004094:	9b07      	ldr	r3, [sp, #28]
 8004096:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8004098:	1bdb      	subs	r3, r3, r7
 800409a:	6013      	str	r3, [r2, #0]
 800409c:	b008      	add	sp, #32
 800409e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80040a2:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80040a6:	eb00 0906 	add.w	r9, r0, r6
 80040aa:	d1e5      	bne.n	8004078 <__cvt+0x68>
 80040ac:	7803      	ldrb	r3, [r0, #0]
 80040ae:	2b30      	cmp	r3, #48	@ 0x30
 80040b0:	d10a      	bne.n	80040c8 <__cvt+0xb8>
 80040b2:	2200      	movs	r2, #0
 80040b4:	2300      	movs	r3, #0
 80040b6:	4620      	mov	r0, r4
 80040b8:	4629      	mov	r1, r5
 80040ba:	f7fc fd29 	bl	8000b10 <__aeabi_dcmpeq>
 80040be:	b918      	cbnz	r0, 80040c8 <__cvt+0xb8>
 80040c0:	f1c6 0601 	rsb	r6, r6, #1
 80040c4:	f8ca 6000 	str.w	r6, [sl]
 80040c8:	f8da 3000 	ldr.w	r3, [sl]
 80040cc:	4499      	add	r9, r3
 80040ce:	e7d3      	b.n	8004078 <__cvt+0x68>
 80040d0:	1c59      	adds	r1, r3, #1
 80040d2:	9107      	str	r1, [sp, #28]
 80040d4:	701a      	strb	r2, [r3, #0]
 80040d6:	e7d9      	b.n	800408c <__cvt+0x7c>

080040d8 <__exponent>:
 80040d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80040da:	2900      	cmp	r1, #0
 80040dc:	bfb6      	itet	lt
 80040de:	232d      	movlt	r3, #45	@ 0x2d
 80040e0:	232b      	movge	r3, #43	@ 0x2b
 80040e2:	4249      	neglt	r1, r1
 80040e4:	2909      	cmp	r1, #9
 80040e6:	7002      	strb	r2, [r0, #0]
 80040e8:	7043      	strb	r3, [r0, #1]
 80040ea:	dd29      	ble.n	8004140 <__exponent+0x68>
 80040ec:	f10d 0307 	add.w	r3, sp, #7
 80040f0:	461d      	mov	r5, r3
 80040f2:	270a      	movs	r7, #10
 80040f4:	fbb1 f6f7 	udiv	r6, r1, r7
 80040f8:	461a      	mov	r2, r3
 80040fa:	fb07 1416 	mls	r4, r7, r6, r1
 80040fe:	3430      	adds	r4, #48	@ 0x30
 8004100:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004104:	460c      	mov	r4, r1
 8004106:	2c63      	cmp	r4, #99	@ 0x63
 8004108:	4631      	mov	r1, r6
 800410a:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800410e:	dcf1      	bgt.n	80040f4 <__exponent+0x1c>
 8004110:	3130      	adds	r1, #48	@ 0x30
 8004112:	1e94      	subs	r4, r2, #2
 8004114:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004118:	4623      	mov	r3, r4
 800411a:	1c41      	adds	r1, r0, #1
 800411c:	42ab      	cmp	r3, r5
 800411e:	d30a      	bcc.n	8004136 <__exponent+0x5e>
 8004120:	f10d 0309 	add.w	r3, sp, #9
 8004124:	1a9b      	subs	r3, r3, r2
 8004126:	42ac      	cmp	r4, r5
 8004128:	bf88      	it	hi
 800412a:	2300      	movhi	r3, #0
 800412c:	3302      	adds	r3, #2
 800412e:	4403      	add	r3, r0
 8004130:	1a18      	subs	r0, r3, r0
 8004132:	b003      	add	sp, #12
 8004134:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004136:	f813 6b01 	ldrb.w	r6, [r3], #1
 800413a:	f801 6f01 	strb.w	r6, [r1, #1]!
 800413e:	e7ed      	b.n	800411c <__exponent+0x44>
 8004140:	2330      	movs	r3, #48	@ 0x30
 8004142:	3130      	adds	r1, #48	@ 0x30
 8004144:	7083      	strb	r3, [r0, #2]
 8004146:	70c1      	strb	r1, [r0, #3]
 8004148:	1d03      	adds	r3, r0, #4
 800414a:	e7f1      	b.n	8004130 <__exponent+0x58>

0800414c <_printf_float>:
 800414c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004150:	b091      	sub	sp, #68	@ 0x44
 8004152:	460c      	mov	r4, r1
 8004154:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8004158:	4616      	mov	r6, r2
 800415a:	461f      	mov	r7, r3
 800415c:	4605      	mov	r5, r0
 800415e:	f001 fd3d 	bl	8005bdc <_localeconv_r>
 8004162:	6803      	ldr	r3, [r0, #0]
 8004164:	4618      	mov	r0, r3
 8004166:	9308      	str	r3, [sp, #32]
 8004168:	f7fb fff2 	bl	8000150 <strlen>
 800416c:	2300      	movs	r3, #0
 800416e:	930e      	str	r3, [sp, #56]	@ 0x38
 8004170:	f8d8 3000 	ldr.w	r3, [r8]
 8004174:	9009      	str	r0, [sp, #36]	@ 0x24
 8004176:	3307      	adds	r3, #7
 8004178:	f023 0307 	bic.w	r3, r3, #7
 800417c:	f103 0208 	add.w	r2, r3, #8
 8004180:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004184:	f8d4 b000 	ldr.w	fp, [r4]
 8004188:	f8c8 2000 	str.w	r2, [r8]
 800418c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004190:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004194:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004196:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800419a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800419e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80041a2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80041a6:	4b9c      	ldr	r3, [pc, #624]	@ (8004418 <_printf_float+0x2cc>)
 80041a8:	f7fc fce4 	bl	8000b74 <__aeabi_dcmpun>
 80041ac:	bb70      	cbnz	r0, 800420c <_printf_float+0xc0>
 80041ae:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80041b2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80041b6:	4b98      	ldr	r3, [pc, #608]	@ (8004418 <_printf_float+0x2cc>)
 80041b8:	f7fc fcbe 	bl	8000b38 <__aeabi_dcmple>
 80041bc:	bb30      	cbnz	r0, 800420c <_printf_float+0xc0>
 80041be:	2200      	movs	r2, #0
 80041c0:	2300      	movs	r3, #0
 80041c2:	4640      	mov	r0, r8
 80041c4:	4649      	mov	r1, r9
 80041c6:	f7fc fcad 	bl	8000b24 <__aeabi_dcmplt>
 80041ca:	b110      	cbz	r0, 80041d2 <_printf_float+0x86>
 80041cc:	232d      	movs	r3, #45	@ 0x2d
 80041ce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80041d2:	4a92      	ldr	r2, [pc, #584]	@ (800441c <_printf_float+0x2d0>)
 80041d4:	4b92      	ldr	r3, [pc, #584]	@ (8004420 <_printf_float+0x2d4>)
 80041d6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80041da:	bf94      	ite	ls
 80041dc:	4690      	movls	r8, r2
 80041de:	4698      	movhi	r8, r3
 80041e0:	2303      	movs	r3, #3
 80041e2:	f04f 0900 	mov.w	r9, #0
 80041e6:	6123      	str	r3, [r4, #16]
 80041e8:	f02b 0304 	bic.w	r3, fp, #4
 80041ec:	6023      	str	r3, [r4, #0]
 80041ee:	4633      	mov	r3, r6
 80041f0:	4621      	mov	r1, r4
 80041f2:	4628      	mov	r0, r5
 80041f4:	9700      	str	r7, [sp, #0]
 80041f6:	aa0f      	add	r2, sp, #60	@ 0x3c
 80041f8:	f000 f9d4 	bl	80045a4 <_printf_common>
 80041fc:	3001      	adds	r0, #1
 80041fe:	f040 8090 	bne.w	8004322 <_printf_float+0x1d6>
 8004202:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004206:	b011      	add	sp, #68	@ 0x44
 8004208:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800420c:	4642      	mov	r2, r8
 800420e:	464b      	mov	r3, r9
 8004210:	4640      	mov	r0, r8
 8004212:	4649      	mov	r1, r9
 8004214:	f7fc fcae 	bl	8000b74 <__aeabi_dcmpun>
 8004218:	b148      	cbz	r0, 800422e <_printf_float+0xe2>
 800421a:	464b      	mov	r3, r9
 800421c:	2b00      	cmp	r3, #0
 800421e:	bfb8      	it	lt
 8004220:	232d      	movlt	r3, #45	@ 0x2d
 8004222:	4a80      	ldr	r2, [pc, #512]	@ (8004424 <_printf_float+0x2d8>)
 8004224:	bfb8      	it	lt
 8004226:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800422a:	4b7f      	ldr	r3, [pc, #508]	@ (8004428 <_printf_float+0x2dc>)
 800422c:	e7d3      	b.n	80041d6 <_printf_float+0x8a>
 800422e:	6863      	ldr	r3, [r4, #4]
 8004230:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8004234:	1c5a      	adds	r2, r3, #1
 8004236:	d13f      	bne.n	80042b8 <_printf_float+0x16c>
 8004238:	2306      	movs	r3, #6
 800423a:	6063      	str	r3, [r4, #4]
 800423c:	2200      	movs	r2, #0
 800423e:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8004242:	6023      	str	r3, [r4, #0]
 8004244:	9206      	str	r2, [sp, #24]
 8004246:	aa0e      	add	r2, sp, #56	@ 0x38
 8004248:	e9cd a204 	strd	sl, r2, [sp, #16]
 800424c:	aa0d      	add	r2, sp, #52	@ 0x34
 800424e:	9203      	str	r2, [sp, #12]
 8004250:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8004254:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8004258:	6863      	ldr	r3, [r4, #4]
 800425a:	4642      	mov	r2, r8
 800425c:	9300      	str	r3, [sp, #0]
 800425e:	4628      	mov	r0, r5
 8004260:	464b      	mov	r3, r9
 8004262:	910a      	str	r1, [sp, #40]	@ 0x28
 8004264:	f7ff fed4 	bl	8004010 <__cvt>
 8004268:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800426a:	4680      	mov	r8, r0
 800426c:	2947      	cmp	r1, #71	@ 0x47
 800426e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8004270:	d128      	bne.n	80042c4 <_printf_float+0x178>
 8004272:	1cc8      	adds	r0, r1, #3
 8004274:	db02      	blt.n	800427c <_printf_float+0x130>
 8004276:	6863      	ldr	r3, [r4, #4]
 8004278:	4299      	cmp	r1, r3
 800427a:	dd40      	ble.n	80042fe <_printf_float+0x1b2>
 800427c:	f1aa 0a02 	sub.w	sl, sl, #2
 8004280:	fa5f fa8a 	uxtb.w	sl, sl
 8004284:	4652      	mov	r2, sl
 8004286:	3901      	subs	r1, #1
 8004288:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800428c:	910d      	str	r1, [sp, #52]	@ 0x34
 800428e:	f7ff ff23 	bl	80040d8 <__exponent>
 8004292:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004294:	4681      	mov	r9, r0
 8004296:	1813      	adds	r3, r2, r0
 8004298:	2a01      	cmp	r2, #1
 800429a:	6123      	str	r3, [r4, #16]
 800429c:	dc02      	bgt.n	80042a4 <_printf_float+0x158>
 800429e:	6822      	ldr	r2, [r4, #0]
 80042a0:	07d2      	lsls	r2, r2, #31
 80042a2:	d501      	bpl.n	80042a8 <_printf_float+0x15c>
 80042a4:	3301      	adds	r3, #1
 80042a6:	6123      	str	r3, [r4, #16]
 80042a8:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d09e      	beq.n	80041ee <_printf_float+0xa2>
 80042b0:	232d      	movs	r3, #45	@ 0x2d
 80042b2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80042b6:	e79a      	b.n	80041ee <_printf_float+0xa2>
 80042b8:	2947      	cmp	r1, #71	@ 0x47
 80042ba:	d1bf      	bne.n	800423c <_printf_float+0xf0>
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d1bd      	bne.n	800423c <_printf_float+0xf0>
 80042c0:	2301      	movs	r3, #1
 80042c2:	e7ba      	b.n	800423a <_printf_float+0xee>
 80042c4:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80042c8:	d9dc      	bls.n	8004284 <_printf_float+0x138>
 80042ca:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80042ce:	d118      	bne.n	8004302 <_printf_float+0x1b6>
 80042d0:	2900      	cmp	r1, #0
 80042d2:	6863      	ldr	r3, [r4, #4]
 80042d4:	dd0b      	ble.n	80042ee <_printf_float+0x1a2>
 80042d6:	6121      	str	r1, [r4, #16]
 80042d8:	b913      	cbnz	r3, 80042e0 <_printf_float+0x194>
 80042da:	6822      	ldr	r2, [r4, #0]
 80042dc:	07d0      	lsls	r0, r2, #31
 80042de:	d502      	bpl.n	80042e6 <_printf_float+0x19a>
 80042e0:	3301      	adds	r3, #1
 80042e2:	440b      	add	r3, r1
 80042e4:	6123      	str	r3, [r4, #16]
 80042e6:	f04f 0900 	mov.w	r9, #0
 80042ea:	65a1      	str	r1, [r4, #88]	@ 0x58
 80042ec:	e7dc      	b.n	80042a8 <_printf_float+0x15c>
 80042ee:	b913      	cbnz	r3, 80042f6 <_printf_float+0x1aa>
 80042f0:	6822      	ldr	r2, [r4, #0]
 80042f2:	07d2      	lsls	r2, r2, #31
 80042f4:	d501      	bpl.n	80042fa <_printf_float+0x1ae>
 80042f6:	3302      	adds	r3, #2
 80042f8:	e7f4      	b.n	80042e4 <_printf_float+0x198>
 80042fa:	2301      	movs	r3, #1
 80042fc:	e7f2      	b.n	80042e4 <_printf_float+0x198>
 80042fe:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004302:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004304:	4299      	cmp	r1, r3
 8004306:	db05      	blt.n	8004314 <_printf_float+0x1c8>
 8004308:	6823      	ldr	r3, [r4, #0]
 800430a:	6121      	str	r1, [r4, #16]
 800430c:	07d8      	lsls	r0, r3, #31
 800430e:	d5ea      	bpl.n	80042e6 <_printf_float+0x19a>
 8004310:	1c4b      	adds	r3, r1, #1
 8004312:	e7e7      	b.n	80042e4 <_printf_float+0x198>
 8004314:	2900      	cmp	r1, #0
 8004316:	bfcc      	ite	gt
 8004318:	2201      	movgt	r2, #1
 800431a:	f1c1 0202 	rsble	r2, r1, #2
 800431e:	4413      	add	r3, r2
 8004320:	e7e0      	b.n	80042e4 <_printf_float+0x198>
 8004322:	6823      	ldr	r3, [r4, #0]
 8004324:	055a      	lsls	r2, r3, #21
 8004326:	d407      	bmi.n	8004338 <_printf_float+0x1ec>
 8004328:	6923      	ldr	r3, [r4, #16]
 800432a:	4642      	mov	r2, r8
 800432c:	4631      	mov	r1, r6
 800432e:	4628      	mov	r0, r5
 8004330:	47b8      	blx	r7
 8004332:	3001      	adds	r0, #1
 8004334:	d12b      	bne.n	800438e <_printf_float+0x242>
 8004336:	e764      	b.n	8004202 <_printf_float+0xb6>
 8004338:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800433c:	f240 80dc 	bls.w	80044f8 <_printf_float+0x3ac>
 8004340:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004344:	2200      	movs	r2, #0
 8004346:	2300      	movs	r3, #0
 8004348:	f7fc fbe2 	bl	8000b10 <__aeabi_dcmpeq>
 800434c:	2800      	cmp	r0, #0
 800434e:	d033      	beq.n	80043b8 <_printf_float+0x26c>
 8004350:	2301      	movs	r3, #1
 8004352:	4631      	mov	r1, r6
 8004354:	4628      	mov	r0, r5
 8004356:	4a35      	ldr	r2, [pc, #212]	@ (800442c <_printf_float+0x2e0>)
 8004358:	47b8      	blx	r7
 800435a:	3001      	adds	r0, #1
 800435c:	f43f af51 	beq.w	8004202 <_printf_float+0xb6>
 8004360:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8004364:	4543      	cmp	r3, r8
 8004366:	db02      	blt.n	800436e <_printf_float+0x222>
 8004368:	6823      	ldr	r3, [r4, #0]
 800436a:	07d8      	lsls	r0, r3, #31
 800436c:	d50f      	bpl.n	800438e <_printf_float+0x242>
 800436e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004372:	4631      	mov	r1, r6
 8004374:	4628      	mov	r0, r5
 8004376:	47b8      	blx	r7
 8004378:	3001      	adds	r0, #1
 800437a:	f43f af42 	beq.w	8004202 <_printf_float+0xb6>
 800437e:	f04f 0900 	mov.w	r9, #0
 8004382:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8004386:	f104 0a1a 	add.w	sl, r4, #26
 800438a:	45c8      	cmp	r8, r9
 800438c:	dc09      	bgt.n	80043a2 <_printf_float+0x256>
 800438e:	6823      	ldr	r3, [r4, #0]
 8004390:	079b      	lsls	r3, r3, #30
 8004392:	f100 8102 	bmi.w	800459a <_printf_float+0x44e>
 8004396:	68e0      	ldr	r0, [r4, #12]
 8004398:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800439a:	4298      	cmp	r0, r3
 800439c:	bfb8      	it	lt
 800439e:	4618      	movlt	r0, r3
 80043a0:	e731      	b.n	8004206 <_printf_float+0xba>
 80043a2:	2301      	movs	r3, #1
 80043a4:	4652      	mov	r2, sl
 80043a6:	4631      	mov	r1, r6
 80043a8:	4628      	mov	r0, r5
 80043aa:	47b8      	blx	r7
 80043ac:	3001      	adds	r0, #1
 80043ae:	f43f af28 	beq.w	8004202 <_printf_float+0xb6>
 80043b2:	f109 0901 	add.w	r9, r9, #1
 80043b6:	e7e8      	b.n	800438a <_printf_float+0x23e>
 80043b8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	dc38      	bgt.n	8004430 <_printf_float+0x2e4>
 80043be:	2301      	movs	r3, #1
 80043c0:	4631      	mov	r1, r6
 80043c2:	4628      	mov	r0, r5
 80043c4:	4a19      	ldr	r2, [pc, #100]	@ (800442c <_printf_float+0x2e0>)
 80043c6:	47b8      	blx	r7
 80043c8:	3001      	adds	r0, #1
 80043ca:	f43f af1a 	beq.w	8004202 <_printf_float+0xb6>
 80043ce:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 80043d2:	ea59 0303 	orrs.w	r3, r9, r3
 80043d6:	d102      	bne.n	80043de <_printf_float+0x292>
 80043d8:	6823      	ldr	r3, [r4, #0]
 80043da:	07d9      	lsls	r1, r3, #31
 80043dc:	d5d7      	bpl.n	800438e <_printf_float+0x242>
 80043de:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80043e2:	4631      	mov	r1, r6
 80043e4:	4628      	mov	r0, r5
 80043e6:	47b8      	blx	r7
 80043e8:	3001      	adds	r0, #1
 80043ea:	f43f af0a 	beq.w	8004202 <_printf_float+0xb6>
 80043ee:	f04f 0a00 	mov.w	sl, #0
 80043f2:	f104 0b1a 	add.w	fp, r4, #26
 80043f6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80043f8:	425b      	negs	r3, r3
 80043fa:	4553      	cmp	r3, sl
 80043fc:	dc01      	bgt.n	8004402 <_printf_float+0x2b6>
 80043fe:	464b      	mov	r3, r9
 8004400:	e793      	b.n	800432a <_printf_float+0x1de>
 8004402:	2301      	movs	r3, #1
 8004404:	465a      	mov	r2, fp
 8004406:	4631      	mov	r1, r6
 8004408:	4628      	mov	r0, r5
 800440a:	47b8      	blx	r7
 800440c:	3001      	adds	r0, #1
 800440e:	f43f aef8 	beq.w	8004202 <_printf_float+0xb6>
 8004412:	f10a 0a01 	add.w	sl, sl, #1
 8004416:	e7ee      	b.n	80043f6 <_printf_float+0x2aa>
 8004418:	7fefffff 	.word	0x7fefffff
 800441c:	0800874a 	.word	0x0800874a
 8004420:	0800874e 	.word	0x0800874e
 8004424:	08008752 	.word	0x08008752
 8004428:	08008756 	.word	0x08008756
 800442c:	0800875a 	.word	0x0800875a
 8004430:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004432:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004436:	4553      	cmp	r3, sl
 8004438:	bfa8      	it	ge
 800443a:	4653      	movge	r3, sl
 800443c:	2b00      	cmp	r3, #0
 800443e:	4699      	mov	r9, r3
 8004440:	dc36      	bgt.n	80044b0 <_printf_float+0x364>
 8004442:	f04f 0b00 	mov.w	fp, #0
 8004446:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800444a:	f104 021a 	add.w	r2, r4, #26
 800444e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004450:	930a      	str	r3, [sp, #40]	@ 0x28
 8004452:	eba3 0309 	sub.w	r3, r3, r9
 8004456:	455b      	cmp	r3, fp
 8004458:	dc31      	bgt.n	80044be <_printf_float+0x372>
 800445a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800445c:	459a      	cmp	sl, r3
 800445e:	dc3a      	bgt.n	80044d6 <_printf_float+0x38a>
 8004460:	6823      	ldr	r3, [r4, #0]
 8004462:	07da      	lsls	r2, r3, #31
 8004464:	d437      	bmi.n	80044d6 <_printf_float+0x38a>
 8004466:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004468:	ebaa 0903 	sub.w	r9, sl, r3
 800446c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800446e:	ebaa 0303 	sub.w	r3, sl, r3
 8004472:	4599      	cmp	r9, r3
 8004474:	bfa8      	it	ge
 8004476:	4699      	movge	r9, r3
 8004478:	f1b9 0f00 	cmp.w	r9, #0
 800447c:	dc33      	bgt.n	80044e6 <_printf_float+0x39a>
 800447e:	f04f 0800 	mov.w	r8, #0
 8004482:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004486:	f104 0b1a 	add.w	fp, r4, #26
 800448a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800448c:	ebaa 0303 	sub.w	r3, sl, r3
 8004490:	eba3 0309 	sub.w	r3, r3, r9
 8004494:	4543      	cmp	r3, r8
 8004496:	f77f af7a 	ble.w	800438e <_printf_float+0x242>
 800449a:	2301      	movs	r3, #1
 800449c:	465a      	mov	r2, fp
 800449e:	4631      	mov	r1, r6
 80044a0:	4628      	mov	r0, r5
 80044a2:	47b8      	blx	r7
 80044a4:	3001      	adds	r0, #1
 80044a6:	f43f aeac 	beq.w	8004202 <_printf_float+0xb6>
 80044aa:	f108 0801 	add.w	r8, r8, #1
 80044ae:	e7ec      	b.n	800448a <_printf_float+0x33e>
 80044b0:	4642      	mov	r2, r8
 80044b2:	4631      	mov	r1, r6
 80044b4:	4628      	mov	r0, r5
 80044b6:	47b8      	blx	r7
 80044b8:	3001      	adds	r0, #1
 80044ba:	d1c2      	bne.n	8004442 <_printf_float+0x2f6>
 80044bc:	e6a1      	b.n	8004202 <_printf_float+0xb6>
 80044be:	2301      	movs	r3, #1
 80044c0:	4631      	mov	r1, r6
 80044c2:	4628      	mov	r0, r5
 80044c4:	920a      	str	r2, [sp, #40]	@ 0x28
 80044c6:	47b8      	blx	r7
 80044c8:	3001      	adds	r0, #1
 80044ca:	f43f ae9a 	beq.w	8004202 <_printf_float+0xb6>
 80044ce:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80044d0:	f10b 0b01 	add.w	fp, fp, #1
 80044d4:	e7bb      	b.n	800444e <_printf_float+0x302>
 80044d6:	4631      	mov	r1, r6
 80044d8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80044dc:	4628      	mov	r0, r5
 80044de:	47b8      	blx	r7
 80044e0:	3001      	adds	r0, #1
 80044e2:	d1c0      	bne.n	8004466 <_printf_float+0x31a>
 80044e4:	e68d      	b.n	8004202 <_printf_float+0xb6>
 80044e6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80044e8:	464b      	mov	r3, r9
 80044ea:	4631      	mov	r1, r6
 80044ec:	4628      	mov	r0, r5
 80044ee:	4442      	add	r2, r8
 80044f0:	47b8      	blx	r7
 80044f2:	3001      	adds	r0, #1
 80044f4:	d1c3      	bne.n	800447e <_printf_float+0x332>
 80044f6:	e684      	b.n	8004202 <_printf_float+0xb6>
 80044f8:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80044fc:	f1ba 0f01 	cmp.w	sl, #1
 8004500:	dc01      	bgt.n	8004506 <_printf_float+0x3ba>
 8004502:	07db      	lsls	r3, r3, #31
 8004504:	d536      	bpl.n	8004574 <_printf_float+0x428>
 8004506:	2301      	movs	r3, #1
 8004508:	4642      	mov	r2, r8
 800450a:	4631      	mov	r1, r6
 800450c:	4628      	mov	r0, r5
 800450e:	47b8      	blx	r7
 8004510:	3001      	adds	r0, #1
 8004512:	f43f ae76 	beq.w	8004202 <_printf_float+0xb6>
 8004516:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800451a:	4631      	mov	r1, r6
 800451c:	4628      	mov	r0, r5
 800451e:	47b8      	blx	r7
 8004520:	3001      	adds	r0, #1
 8004522:	f43f ae6e 	beq.w	8004202 <_printf_float+0xb6>
 8004526:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800452a:	2200      	movs	r2, #0
 800452c:	2300      	movs	r3, #0
 800452e:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8004532:	f7fc faed 	bl	8000b10 <__aeabi_dcmpeq>
 8004536:	b9c0      	cbnz	r0, 800456a <_printf_float+0x41e>
 8004538:	4653      	mov	r3, sl
 800453a:	f108 0201 	add.w	r2, r8, #1
 800453e:	4631      	mov	r1, r6
 8004540:	4628      	mov	r0, r5
 8004542:	47b8      	blx	r7
 8004544:	3001      	adds	r0, #1
 8004546:	d10c      	bne.n	8004562 <_printf_float+0x416>
 8004548:	e65b      	b.n	8004202 <_printf_float+0xb6>
 800454a:	2301      	movs	r3, #1
 800454c:	465a      	mov	r2, fp
 800454e:	4631      	mov	r1, r6
 8004550:	4628      	mov	r0, r5
 8004552:	47b8      	blx	r7
 8004554:	3001      	adds	r0, #1
 8004556:	f43f ae54 	beq.w	8004202 <_printf_float+0xb6>
 800455a:	f108 0801 	add.w	r8, r8, #1
 800455e:	45d0      	cmp	r8, sl
 8004560:	dbf3      	blt.n	800454a <_printf_float+0x3fe>
 8004562:	464b      	mov	r3, r9
 8004564:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004568:	e6e0      	b.n	800432c <_printf_float+0x1e0>
 800456a:	f04f 0800 	mov.w	r8, #0
 800456e:	f104 0b1a 	add.w	fp, r4, #26
 8004572:	e7f4      	b.n	800455e <_printf_float+0x412>
 8004574:	2301      	movs	r3, #1
 8004576:	4642      	mov	r2, r8
 8004578:	e7e1      	b.n	800453e <_printf_float+0x3f2>
 800457a:	2301      	movs	r3, #1
 800457c:	464a      	mov	r2, r9
 800457e:	4631      	mov	r1, r6
 8004580:	4628      	mov	r0, r5
 8004582:	47b8      	blx	r7
 8004584:	3001      	adds	r0, #1
 8004586:	f43f ae3c 	beq.w	8004202 <_printf_float+0xb6>
 800458a:	f108 0801 	add.w	r8, r8, #1
 800458e:	68e3      	ldr	r3, [r4, #12]
 8004590:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8004592:	1a5b      	subs	r3, r3, r1
 8004594:	4543      	cmp	r3, r8
 8004596:	dcf0      	bgt.n	800457a <_printf_float+0x42e>
 8004598:	e6fd      	b.n	8004396 <_printf_float+0x24a>
 800459a:	f04f 0800 	mov.w	r8, #0
 800459e:	f104 0919 	add.w	r9, r4, #25
 80045a2:	e7f4      	b.n	800458e <_printf_float+0x442>

080045a4 <_printf_common>:
 80045a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80045a8:	4616      	mov	r6, r2
 80045aa:	4698      	mov	r8, r3
 80045ac:	688a      	ldr	r2, [r1, #8]
 80045ae:	690b      	ldr	r3, [r1, #16]
 80045b0:	4607      	mov	r7, r0
 80045b2:	4293      	cmp	r3, r2
 80045b4:	bfb8      	it	lt
 80045b6:	4613      	movlt	r3, r2
 80045b8:	6033      	str	r3, [r6, #0]
 80045ba:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80045be:	460c      	mov	r4, r1
 80045c0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80045c4:	b10a      	cbz	r2, 80045ca <_printf_common+0x26>
 80045c6:	3301      	adds	r3, #1
 80045c8:	6033      	str	r3, [r6, #0]
 80045ca:	6823      	ldr	r3, [r4, #0]
 80045cc:	0699      	lsls	r1, r3, #26
 80045ce:	bf42      	ittt	mi
 80045d0:	6833      	ldrmi	r3, [r6, #0]
 80045d2:	3302      	addmi	r3, #2
 80045d4:	6033      	strmi	r3, [r6, #0]
 80045d6:	6825      	ldr	r5, [r4, #0]
 80045d8:	f015 0506 	ands.w	r5, r5, #6
 80045dc:	d106      	bne.n	80045ec <_printf_common+0x48>
 80045de:	f104 0a19 	add.w	sl, r4, #25
 80045e2:	68e3      	ldr	r3, [r4, #12]
 80045e4:	6832      	ldr	r2, [r6, #0]
 80045e6:	1a9b      	subs	r3, r3, r2
 80045e8:	42ab      	cmp	r3, r5
 80045ea:	dc2b      	bgt.n	8004644 <_printf_common+0xa0>
 80045ec:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80045f0:	6822      	ldr	r2, [r4, #0]
 80045f2:	3b00      	subs	r3, #0
 80045f4:	bf18      	it	ne
 80045f6:	2301      	movne	r3, #1
 80045f8:	0692      	lsls	r2, r2, #26
 80045fa:	d430      	bmi.n	800465e <_printf_common+0xba>
 80045fc:	4641      	mov	r1, r8
 80045fe:	4638      	mov	r0, r7
 8004600:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004604:	47c8      	blx	r9
 8004606:	3001      	adds	r0, #1
 8004608:	d023      	beq.n	8004652 <_printf_common+0xae>
 800460a:	6823      	ldr	r3, [r4, #0]
 800460c:	6922      	ldr	r2, [r4, #16]
 800460e:	f003 0306 	and.w	r3, r3, #6
 8004612:	2b04      	cmp	r3, #4
 8004614:	bf14      	ite	ne
 8004616:	2500      	movne	r5, #0
 8004618:	6833      	ldreq	r3, [r6, #0]
 800461a:	f04f 0600 	mov.w	r6, #0
 800461e:	bf08      	it	eq
 8004620:	68e5      	ldreq	r5, [r4, #12]
 8004622:	f104 041a 	add.w	r4, r4, #26
 8004626:	bf08      	it	eq
 8004628:	1aed      	subeq	r5, r5, r3
 800462a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800462e:	bf08      	it	eq
 8004630:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004634:	4293      	cmp	r3, r2
 8004636:	bfc4      	itt	gt
 8004638:	1a9b      	subgt	r3, r3, r2
 800463a:	18ed      	addgt	r5, r5, r3
 800463c:	42b5      	cmp	r5, r6
 800463e:	d11a      	bne.n	8004676 <_printf_common+0xd2>
 8004640:	2000      	movs	r0, #0
 8004642:	e008      	b.n	8004656 <_printf_common+0xb2>
 8004644:	2301      	movs	r3, #1
 8004646:	4652      	mov	r2, sl
 8004648:	4641      	mov	r1, r8
 800464a:	4638      	mov	r0, r7
 800464c:	47c8      	blx	r9
 800464e:	3001      	adds	r0, #1
 8004650:	d103      	bne.n	800465a <_printf_common+0xb6>
 8004652:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004656:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800465a:	3501      	adds	r5, #1
 800465c:	e7c1      	b.n	80045e2 <_printf_common+0x3e>
 800465e:	2030      	movs	r0, #48	@ 0x30
 8004660:	18e1      	adds	r1, r4, r3
 8004662:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004666:	1c5a      	adds	r2, r3, #1
 8004668:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800466c:	4422      	add	r2, r4
 800466e:	3302      	adds	r3, #2
 8004670:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004674:	e7c2      	b.n	80045fc <_printf_common+0x58>
 8004676:	2301      	movs	r3, #1
 8004678:	4622      	mov	r2, r4
 800467a:	4641      	mov	r1, r8
 800467c:	4638      	mov	r0, r7
 800467e:	47c8      	blx	r9
 8004680:	3001      	adds	r0, #1
 8004682:	d0e6      	beq.n	8004652 <_printf_common+0xae>
 8004684:	3601      	adds	r6, #1
 8004686:	e7d9      	b.n	800463c <_printf_common+0x98>

08004688 <_printf_i>:
 8004688:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800468c:	7e0f      	ldrb	r7, [r1, #24]
 800468e:	4691      	mov	r9, r2
 8004690:	2f78      	cmp	r7, #120	@ 0x78
 8004692:	4680      	mov	r8, r0
 8004694:	460c      	mov	r4, r1
 8004696:	469a      	mov	sl, r3
 8004698:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800469a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800469e:	d807      	bhi.n	80046b0 <_printf_i+0x28>
 80046a0:	2f62      	cmp	r7, #98	@ 0x62
 80046a2:	d80a      	bhi.n	80046ba <_printf_i+0x32>
 80046a4:	2f00      	cmp	r7, #0
 80046a6:	f000 80d3 	beq.w	8004850 <_printf_i+0x1c8>
 80046aa:	2f58      	cmp	r7, #88	@ 0x58
 80046ac:	f000 80ba 	beq.w	8004824 <_printf_i+0x19c>
 80046b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80046b4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80046b8:	e03a      	b.n	8004730 <_printf_i+0xa8>
 80046ba:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80046be:	2b15      	cmp	r3, #21
 80046c0:	d8f6      	bhi.n	80046b0 <_printf_i+0x28>
 80046c2:	a101      	add	r1, pc, #4	@ (adr r1, 80046c8 <_printf_i+0x40>)
 80046c4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80046c8:	08004721 	.word	0x08004721
 80046cc:	08004735 	.word	0x08004735
 80046d0:	080046b1 	.word	0x080046b1
 80046d4:	080046b1 	.word	0x080046b1
 80046d8:	080046b1 	.word	0x080046b1
 80046dc:	080046b1 	.word	0x080046b1
 80046e0:	08004735 	.word	0x08004735
 80046e4:	080046b1 	.word	0x080046b1
 80046e8:	080046b1 	.word	0x080046b1
 80046ec:	080046b1 	.word	0x080046b1
 80046f0:	080046b1 	.word	0x080046b1
 80046f4:	08004837 	.word	0x08004837
 80046f8:	0800475f 	.word	0x0800475f
 80046fc:	080047f1 	.word	0x080047f1
 8004700:	080046b1 	.word	0x080046b1
 8004704:	080046b1 	.word	0x080046b1
 8004708:	08004859 	.word	0x08004859
 800470c:	080046b1 	.word	0x080046b1
 8004710:	0800475f 	.word	0x0800475f
 8004714:	080046b1 	.word	0x080046b1
 8004718:	080046b1 	.word	0x080046b1
 800471c:	080047f9 	.word	0x080047f9
 8004720:	6833      	ldr	r3, [r6, #0]
 8004722:	1d1a      	adds	r2, r3, #4
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	6032      	str	r2, [r6, #0]
 8004728:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800472c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004730:	2301      	movs	r3, #1
 8004732:	e09e      	b.n	8004872 <_printf_i+0x1ea>
 8004734:	6833      	ldr	r3, [r6, #0]
 8004736:	6820      	ldr	r0, [r4, #0]
 8004738:	1d19      	adds	r1, r3, #4
 800473a:	6031      	str	r1, [r6, #0]
 800473c:	0606      	lsls	r6, r0, #24
 800473e:	d501      	bpl.n	8004744 <_printf_i+0xbc>
 8004740:	681d      	ldr	r5, [r3, #0]
 8004742:	e003      	b.n	800474c <_printf_i+0xc4>
 8004744:	0645      	lsls	r5, r0, #25
 8004746:	d5fb      	bpl.n	8004740 <_printf_i+0xb8>
 8004748:	f9b3 5000 	ldrsh.w	r5, [r3]
 800474c:	2d00      	cmp	r5, #0
 800474e:	da03      	bge.n	8004758 <_printf_i+0xd0>
 8004750:	232d      	movs	r3, #45	@ 0x2d
 8004752:	426d      	negs	r5, r5
 8004754:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004758:	230a      	movs	r3, #10
 800475a:	4859      	ldr	r0, [pc, #356]	@ (80048c0 <_printf_i+0x238>)
 800475c:	e011      	b.n	8004782 <_printf_i+0xfa>
 800475e:	6821      	ldr	r1, [r4, #0]
 8004760:	6833      	ldr	r3, [r6, #0]
 8004762:	0608      	lsls	r0, r1, #24
 8004764:	f853 5b04 	ldr.w	r5, [r3], #4
 8004768:	d402      	bmi.n	8004770 <_printf_i+0xe8>
 800476a:	0649      	lsls	r1, r1, #25
 800476c:	bf48      	it	mi
 800476e:	b2ad      	uxthmi	r5, r5
 8004770:	2f6f      	cmp	r7, #111	@ 0x6f
 8004772:	6033      	str	r3, [r6, #0]
 8004774:	bf14      	ite	ne
 8004776:	230a      	movne	r3, #10
 8004778:	2308      	moveq	r3, #8
 800477a:	4851      	ldr	r0, [pc, #324]	@ (80048c0 <_printf_i+0x238>)
 800477c:	2100      	movs	r1, #0
 800477e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004782:	6866      	ldr	r6, [r4, #4]
 8004784:	2e00      	cmp	r6, #0
 8004786:	bfa8      	it	ge
 8004788:	6821      	ldrge	r1, [r4, #0]
 800478a:	60a6      	str	r6, [r4, #8]
 800478c:	bfa4      	itt	ge
 800478e:	f021 0104 	bicge.w	r1, r1, #4
 8004792:	6021      	strge	r1, [r4, #0]
 8004794:	b90d      	cbnz	r5, 800479a <_printf_i+0x112>
 8004796:	2e00      	cmp	r6, #0
 8004798:	d04b      	beq.n	8004832 <_printf_i+0x1aa>
 800479a:	4616      	mov	r6, r2
 800479c:	fbb5 f1f3 	udiv	r1, r5, r3
 80047a0:	fb03 5711 	mls	r7, r3, r1, r5
 80047a4:	5dc7      	ldrb	r7, [r0, r7]
 80047a6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80047aa:	462f      	mov	r7, r5
 80047ac:	42bb      	cmp	r3, r7
 80047ae:	460d      	mov	r5, r1
 80047b0:	d9f4      	bls.n	800479c <_printf_i+0x114>
 80047b2:	2b08      	cmp	r3, #8
 80047b4:	d10b      	bne.n	80047ce <_printf_i+0x146>
 80047b6:	6823      	ldr	r3, [r4, #0]
 80047b8:	07df      	lsls	r7, r3, #31
 80047ba:	d508      	bpl.n	80047ce <_printf_i+0x146>
 80047bc:	6923      	ldr	r3, [r4, #16]
 80047be:	6861      	ldr	r1, [r4, #4]
 80047c0:	4299      	cmp	r1, r3
 80047c2:	bfde      	ittt	le
 80047c4:	2330      	movle	r3, #48	@ 0x30
 80047c6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80047ca:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80047ce:	1b92      	subs	r2, r2, r6
 80047d0:	6122      	str	r2, [r4, #16]
 80047d2:	464b      	mov	r3, r9
 80047d4:	4621      	mov	r1, r4
 80047d6:	4640      	mov	r0, r8
 80047d8:	f8cd a000 	str.w	sl, [sp]
 80047dc:	aa03      	add	r2, sp, #12
 80047de:	f7ff fee1 	bl	80045a4 <_printf_common>
 80047e2:	3001      	adds	r0, #1
 80047e4:	d14a      	bne.n	800487c <_printf_i+0x1f4>
 80047e6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80047ea:	b004      	add	sp, #16
 80047ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80047f0:	6823      	ldr	r3, [r4, #0]
 80047f2:	f043 0320 	orr.w	r3, r3, #32
 80047f6:	6023      	str	r3, [r4, #0]
 80047f8:	2778      	movs	r7, #120	@ 0x78
 80047fa:	4832      	ldr	r0, [pc, #200]	@ (80048c4 <_printf_i+0x23c>)
 80047fc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004800:	6823      	ldr	r3, [r4, #0]
 8004802:	6831      	ldr	r1, [r6, #0]
 8004804:	061f      	lsls	r7, r3, #24
 8004806:	f851 5b04 	ldr.w	r5, [r1], #4
 800480a:	d402      	bmi.n	8004812 <_printf_i+0x18a>
 800480c:	065f      	lsls	r7, r3, #25
 800480e:	bf48      	it	mi
 8004810:	b2ad      	uxthmi	r5, r5
 8004812:	6031      	str	r1, [r6, #0]
 8004814:	07d9      	lsls	r1, r3, #31
 8004816:	bf44      	itt	mi
 8004818:	f043 0320 	orrmi.w	r3, r3, #32
 800481c:	6023      	strmi	r3, [r4, #0]
 800481e:	b11d      	cbz	r5, 8004828 <_printf_i+0x1a0>
 8004820:	2310      	movs	r3, #16
 8004822:	e7ab      	b.n	800477c <_printf_i+0xf4>
 8004824:	4826      	ldr	r0, [pc, #152]	@ (80048c0 <_printf_i+0x238>)
 8004826:	e7e9      	b.n	80047fc <_printf_i+0x174>
 8004828:	6823      	ldr	r3, [r4, #0]
 800482a:	f023 0320 	bic.w	r3, r3, #32
 800482e:	6023      	str	r3, [r4, #0]
 8004830:	e7f6      	b.n	8004820 <_printf_i+0x198>
 8004832:	4616      	mov	r6, r2
 8004834:	e7bd      	b.n	80047b2 <_printf_i+0x12a>
 8004836:	6833      	ldr	r3, [r6, #0]
 8004838:	6825      	ldr	r5, [r4, #0]
 800483a:	1d18      	adds	r0, r3, #4
 800483c:	6961      	ldr	r1, [r4, #20]
 800483e:	6030      	str	r0, [r6, #0]
 8004840:	062e      	lsls	r6, r5, #24
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	d501      	bpl.n	800484a <_printf_i+0x1c2>
 8004846:	6019      	str	r1, [r3, #0]
 8004848:	e002      	b.n	8004850 <_printf_i+0x1c8>
 800484a:	0668      	lsls	r0, r5, #25
 800484c:	d5fb      	bpl.n	8004846 <_printf_i+0x1be>
 800484e:	8019      	strh	r1, [r3, #0]
 8004850:	2300      	movs	r3, #0
 8004852:	4616      	mov	r6, r2
 8004854:	6123      	str	r3, [r4, #16]
 8004856:	e7bc      	b.n	80047d2 <_printf_i+0x14a>
 8004858:	6833      	ldr	r3, [r6, #0]
 800485a:	2100      	movs	r1, #0
 800485c:	1d1a      	adds	r2, r3, #4
 800485e:	6032      	str	r2, [r6, #0]
 8004860:	681e      	ldr	r6, [r3, #0]
 8004862:	6862      	ldr	r2, [r4, #4]
 8004864:	4630      	mov	r0, r6
 8004866:	f001 f9ea 	bl	8005c3e <memchr>
 800486a:	b108      	cbz	r0, 8004870 <_printf_i+0x1e8>
 800486c:	1b80      	subs	r0, r0, r6
 800486e:	6060      	str	r0, [r4, #4]
 8004870:	6863      	ldr	r3, [r4, #4]
 8004872:	6123      	str	r3, [r4, #16]
 8004874:	2300      	movs	r3, #0
 8004876:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800487a:	e7aa      	b.n	80047d2 <_printf_i+0x14a>
 800487c:	4632      	mov	r2, r6
 800487e:	4649      	mov	r1, r9
 8004880:	4640      	mov	r0, r8
 8004882:	6923      	ldr	r3, [r4, #16]
 8004884:	47d0      	blx	sl
 8004886:	3001      	adds	r0, #1
 8004888:	d0ad      	beq.n	80047e6 <_printf_i+0x15e>
 800488a:	6823      	ldr	r3, [r4, #0]
 800488c:	079b      	lsls	r3, r3, #30
 800488e:	d413      	bmi.n	80048b8 <_printf_i+0x230>
 8004890:	68e0      	ldr	r0, [r4, #12]
 8004892:	9b03      	ldr	r3, [sp, #12]
 8004894:	4298      	cmp	r0, r3
 8004896:	bfb8      	it	lt
 8004898:	4618      	movlt	r0, r3
 800489a:	e7a6      	b.n	80047ea <_printf_i+0x162>
 800489c:	2301      	movs	r3, #1
 800489e:	4632      	mov	r2, r6
 80048a0:	4649      	mov	r1, r9
 80048a2:	4640      	mov	r0, r8
 80048a4:	47d0      	blx	sl
 80048a6:	3001      	adds	r0, #1
 80048a8:	d09d      	beq.n	80047e6 <_printf_i+0x15e>
 80048aa:	3501      	adds	r5, #1
 80048ac:	68e3      	ldr	r3, [r4, #12]
 80048ae:	9903      	ldr	r1, [sp, #12]
 80048b0:	1a5b      	subs	r3, r3, r1
 80048b2:	42ab      	cmp	r3, r5
 80048b4:	dcf2      	bgt.n	800489c <_printf_i+0x214>
 80048b6:	e7eb      	b.n	8004890 <_printf_i+0x208>
 80048b8:	2500      	movs	r5, #0
 80048ba:	f104 0619 	add.w	r6, r4, #25
 80048be:	e7f5      	b.n	80048ac <_printf_i+0x224>
 80048c0:	0800875c 	.word	0x0800875c
 80048c4:	0800876d 	.word	0x0800876d

080048c8 <_scanf_float>:
 80048c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048cc:	b087      	sub	sp, #28
 80048ce:	9303      	str	r3, [sp, #12]
 80048d0:	688b      	ldr	r3, [r1, #8]
 80048d2:	4617      	mov	r7, r2
 80048d4:	1e5a      	subs	r2, r3, #1
 80048d6:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80048da:	bf82      	ittt	hi
 80048dc:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80048e0:	eb03 0b05 	addhi.w	fp, r3, r5
 80048e4:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80048e8:	460a      	mov	r2, r1
 80048ea:	f04f 0500 	mov.w	r5, #0
 80048ee:	bf88      	it	hi
 80048f0:	608b      	strhi	r3, [r1, #8]
 80048f2:	680b      	ldr	r3, [r1, #0]
 80048f4:	4680      	mov	r8, r0
 80048f6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80048fa:	f842 3b1c 	str.w	r3, [r2], #28
 80048fe:	460c      	mov	r4, r1
 8004900:	bf98      	it	ls
 8004902:	f04f 0b00 	movls.w	fp, #0
 8004906:	4616      	mov	r6, r2
 8004908:	46aa      	mov	sl, r5
 800490a:	46a9      	mov	r9, r5
 800490c:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8004910:	9201      	str	r2, [sp, #4]
 8004912:	9502      	str	r5, [sp, #8]
 8004914:	68a2      	ldr	r2, [r4, #8]
 8004916:	b152      	cbz	r2, 800492e <_scanf_float+0x66>
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	781b      	ldrb	r3, [r3, #0]
 800491c:	2b4e      	cmp	r3, #78	@ 0x4e
 800491e:	d865      	bhi.n	80049ec <_scanf_float+0x124>
 8004920:	2b40      	cmp	r3, #64	@ 0x40
 8004922:	d83d      	bhi.n	80049a0 <_scanf_float+0xd8>
 8004924:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8004928:	b2c8      	uxtb	r0, r1
 800492a:	280e      	cmp	r0, #14
 800492c:	d93b      	bls.n	80049a6 <_scanf_float+0xde>
 800492e:	f1b9 0f00 	cmp.w	r9, #0
 8004932:	d003      	beq.n	800493c <_scanf_float+0x74>
 8004934:	6823      	ldr	r3, [r4, #0]
 8004936:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800493a:	6023      	str	r3, [r4, #0]
 800493c:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8004940:	f1ba 0f01 	cmp.w	sl, #1
 8004944:	f200 8118 	bhi.w	8004b78 <_scanf_float+0x2b0>
 8004948:	9b01      	ldr	r3, [sp, #4]
 800494a:	429e      	cmp	r6, r3
 800494c:	f200 8109 	bhi.w	8004b62 <_scanf_float+0x29a>
 8004950:	2001      	movs	r0, #1
 8004952:	b007      	add	sp, #28
 8004954:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004958:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800495c:	2a0d      	cmp	r2, #13
 800495e:	d8e6      	bhi.n	800492e <_scanf_float+0x66>
 8004960:	a101      	add	r1, pc, #4	@ (adr r1, 8004968 <_scanf_float+0xa0>)
 8004962:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004966:	bf00      	nop
 8004968:	08004aaf 	.word	0x08004aaf
 800496c:	0800492f 	.word	0x0800492f
 8004970:	0800492f 	.word	0x0800492f
 8004974:	0800492f 	.word	0x0800492f
 8004978:	08004b0f 	.word	0x08004b0f
 800497c:	08004ae7 	.word	0x08004ae7
 8004980:	0800492f 	.word	0x0800492f
 8004984:	0800492f 	.word	0x0800492f
 8004988:	08004abd 	.word	0x08004abd
 800498c:	0800492f 	.word	0x0800492f
 8004990:	0800492f 	.word	0x0800492f
 8004994:	0800492f 	.word	0x0800492f
 8004998:	0800492f 	.word	0x0800492f
 800499c:	08004a75 	.word	0x08004a75
 80049a0:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80049a4:	e7da      	b.n	800495c <_scanf_float+0x94>
 80049a6:	290e      	cmp	r1, #14
 80049a8:	d8c1      	bhi.n	800492e <_scanf_float+0x66>
 80049aa:	a001      	add	r0, pc, #4	@ (adr r0, 80049b0 <_scanf_float+0xe8>)
 80049ac:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80049b0:	08004a65 	.word	0x08004a65
 80049b4:	0800492f 	.word	0x0800492f
 80049b8:	08004a65 	.word	0x08004a65
 80049bc:	08004afb 	.word	0x08004afb
 80049c0:	0800492f 	.word	0x0800492f
 80049c4:	08004a0d 	.word	0x08004a0d
 80049c8:	08004a4b 	.word	0x08004a4b
 80049cc:	08004a4b 	.word	0x08004a4b
 80049d0:	08004a4b 	.word	0x08004a4b
 80049d4:	08004a4b 	.word	0x08004a4b
 80049d8:	08004a4b 	.word	0x08004a4b
 80049dc:	08004a4b 	.word	0x08004a4b
 80049e0:	08004a4b 	.word	0x08004a4b
 80049e4:	08004a4b 	.word	0x08004a4b
 80049e8:	08004a4b 	.word	0x08004a4b
 80049ec:	2b6e      	cmp	r3, #110	@ 0x6e
 80049ee:	d809      	bhi.n	8004a04 <_scanf_float+0x13c>
 80049f0:	2b60      	cmp	r3, #96	@ 0x60
 80049f2:	d8b1      	bhi.n	8004958 <_scanf_float+0x90>
 80049f4:	2b54      	cmp	r3, #84	@ 0x54
 80049f6:	d07b      	beq.n	8004af0 <_scanf_float+0x228>
 80049f8:	2b59      	cmp	r3, #89	@ 0x59
 80049fa:	d198      	bne.n	800492e <_scanf_float+0x66>
 80049fc:	2d07      	cmp	r5, #7
 80049fe:	d196      	bne.n	800492e <_scanf_float+0x66>
 8004a00:	2508      	movs	r5, #8
 8004a02:	e02c      	b.n	8004a5e <_scanf_float+0x196>
 8004a04:	2b74      	cmp	r3, #116	@ 0x74
 8004a06:	d073      	beq.n	8004af0 <_scanf_float+0x228>
 8004a08:	2b79      	cmp	r3, #121	@ 0x79
 8004a0a:	e7f6      	b.n	80049fa <_scanf_float+0x132>
 8004a0c:	6821      	ldr	r1, [r4, #0]
 8004a0e:	05c8      	lsls	r0, r1, #23
 8004a10:	d51b      	bpl.n	8004a4a <_scanf_float+0x182>
 8004a12:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8004a16:	6021      	str	r1, [r4, #0]
 8004a18:	f109 0901 	add.w	r9, r9, #1
 8004a1c:	f1bb 0f00 	cmp.w	fp, #0
 8004a20:	d003      	beq.n	8004a2a <_scanf_float+0x162>
 8004a22:	3201      	adds	r2, #1
 8004a24:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 8004a28:	60a2      	str	r2, [r4, #8]
 8004a2a:	68a3      	ldr	r3, [r4, #8]
 8004a2c:	3b01      	subs	r3, #1
 8004a2e:	60a3      	str	r3, [r4, #8]
 8004a30:	6923      	ldr	r3, [r4, #16]
 8004a32:	3301      	adds	r3, #1
 8004a34:	6123      	str	r3, [r4, #16]
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	3b01      	subs	r3, #1
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	607b      	str	r3, [r7, #4]
 8004a3e:	f340 8087 	ble.w	8004b50 <_scanf_float+0x288>
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	3301      	adds	r3, #1
 8004a46:	603b      	str	r3, [r7, #0]
 8004a48:	e764      	b.n	8004914 <_scanf_float+0x4c>
 8004a4a:	eb1a 0105 	adds.w	r1, sl, r5
 8004a4e:	f47f af6e 	bne.w	800492e <_scanf_float+0x66>
 8004a52:	460d      	mov	r5, r1
 8004a54:	468a      	mov	sl, r1
 8004a56:	6822      	ldr	r2, [r4, #0]
 8004a58:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8004a5c:	6022      	str	r2, [r4, #0]
 8004a5e:	f806 3b01 	strb.w	r3, [r6], #1
 8004a62:	e7e2      	b.n	8004a2a <_scanf_float+0x162>
 8004a64:	6822      	ldr	r2, [r4, #0]
 8004a66:	0610      	lsls	r0, r2, #24
 8004a68:	f57f af61 	bpl.w	800492e <_scanf_float+0x66>
 8004a6c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004a70:	6022      	str	r2, [r4, #0]
 8004a72:	e7f4      	b.n	8004a5e <_scanf_float+0x196>
 8004a74:	f1ba 0f00 	cmp.w	sl, #0
 8004a78:	d10e      	bne.n	8004a98 <_scanf_float+0x1d0>
 8004a7a:	f1b9 0f00 	cmp.w	r9, #0
 8004a7e:	d10e      	bne.n	8004a9e <_scanf_float+0x1d6>
 8004a80:	6822      	ldr	r2, [r4, #0]
 8004a82:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8004a86:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8004a8a:	d108      	bne.n	8004a9e <_scanf_float+0x1d6>
 8004a8c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004a90:	f04f 0a01 	mov.w	sl, #1
 8004a94:	6022      	str	r2, [r4, #0]
 8004a96:	e7e2      	b.n	8004a5e <_scanf_float+0x196>
 8004a98:	f1ba 0f02 	cmp.w	sl, #2
 8004a9c:	d055      	beq.n	8004b4a <_scanf_float+0x282>
 8004a9e:	2d01      	cmp	r5, #1
 8004aa0:	d002      	beq.n	8004aa8 <_scanf_float+0x1e0>
 8004aa2:	2d04      	cmp	r5, #4
 8004aa4:	f47f af43 	bne.w	800492e <_scanf_float+0x66>
 8004aa8:	3501      	adds	r5, #1
 8004aaa:	b2ed      	uxtb	r5, r5
 8004aac:	e7d7      	b.n	8004a5e <_scanf_float+0x196>
 8004aae:	f1ba 0f01 	cmp.w	sl, #1
 8004ab2:	f47f af3c 	bne.w	800492e <_scanf_float+0x66>
 8004ab6:	f04f 0a02 	mov.w	sl, #2
 8004aba:	e7d0      	b.n	8004a5e <_scanf_float+0x196>
 8004abc:	b97d      	cbnz	r5, 8004ade <_scanf_float+0x216>
 8004abe:	f1b9 0f00 	cmp.w	r9, #0
 8004ac2:	f47f af37 	bne.w	8004934 <_scanf_float+0x6c>
 8004ac6:	6822      	ldr	r2, [r4, #0]
 8004ac8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8004acc:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8004ad0:	f040 8103 	bne.w	8004cda <_scanf_float+0x412>
 8004ad4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004ad8:	2501      	movs	r5, #1
 8004ada:	6022      	str	r2, [r4, #0]
 8004adc:	e7bf      	b.n	8004a5e <_scanf_float+0x196>
 8004ade:	2d03      	cmp	r5, #3
 8004ae0:	d0e2      	beq.n	8004aa8 <_scanf_float+0x1e0>
 8004ae2:	2d05      	cmp	r5, #5
 8004ae4:	e7de      	b.n	8004aa4 <_scanf_float+0x1dc>
 8004ae6:	2d02      	cmp	r5, #2
 8004ae8:	f47f af21 	bne.w	800492e <_scanf_float+0x66>
 8004aec:	2503      	movs	r5, #3
 8004aee:	e7b6      	b.n	8004a5e <_scanf_float+0x196>
 8004af0:	2d06      	cmp	r5, #6
 8004af2:	f47f af1c 	bne.w	800492e <_scanf_float+0x66>
 8004af6:	2507      	movs	r5, #7
 8004af8:	e7b1      	b.n	8004a5e <_scanf_float+0x196>
 8004afa:	6822      	ldr	r2, [r4, #0]
 8004afc:	0591      	lsls	r1, r2, #22
 8004afe:	f57f af16 	bpl.w	800492e <_scanf_float+0x66>
 8004b02:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8004b06:	6022      	str	r2, [r4, #0]
 8004b08:	f8cd 9008 	str.w	r9, [sp, #8]
 8004b0c:	e7a7      	b.n	8004a5e <_scanf_float+0x196>
 8004b0e:	6822      	ldr	r2, [r4, #0]
 8004b10:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8004b14:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8004b18:	d006      	beq.n	8004b28 <_scanf_float+0x260>
 8004b1a:	0550      	lsls	r0, r2, #21
 8004b1c:	f57f af07 	bpl.w	800492e <_scanf_float+0x66>
 8004b20:	f1b9 0f00 	cmp.w	r9, #0
 8004b24:	f000 80d9 	beq.w	8004cda <_scanf_float+0x412>
 8004b28:	0591      	lsls	r1, r2, #22
 8004b2a:	bf58      	it	pl
 8004b2c:	9902      	ldrpl	r1, [sp, #8]
 8004b2e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004b32:	bf58      	it	pl
 8004b34:	eba9 0101 	subpl.w	r1, r9, r1
 8004b38:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8004b3c:	f04f 0900 	mov.w	r9, #0
 8004b40:	bf58      	it	pl
 8004b42:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8004b46:	6022      	str	r2, [r4, #0]
 8004b48:	e789      	b.n	8004a5e <_scanf_float+0x196>
 8004b4a:	f04f 0a03 	mov.w	sl, #3
 8004b4e:	e786      	b.n	8004a5e <_scanf_float+0x196>
 8004b50:	4639      	mov	r1, r7
 8004b52:	4640      	mov	r0, r8
 8004b54:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8004b58:	4798      	blx	r3
 8004b5a:	2800      	cmp	r0, #0
 8004b5c:	f43f aeda 	beq.w	8004914 <_scanf_float+0x4c>
 8004b60:	e6e5      	b.n	800492e <_scanf_float+0x66>
 8004b62:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004b66:	463a      	mov	r2, r7
 8004b68:	4640      	mov	r0, r8
 8004b6a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004b6e:	4798      	blx	r3
 8004b70:	6923      	ldr	r3, [r4, #16]
 8004b72:	3b01      	subs	r3, #1
 8004b74:	6123      	str	r3, [r4, #16]
 8004b76:	e6e7      	b.n	8004948 <_scanf_float+0x80>
 8004b78:	1e6b      	subs	r3, r5, #1
 8004b7a:	2b06      	cmp	r3, #6
 8004b7c:	d824      	bhi.n	8004bc8 <_scanf_float+0x300>
 8004b7e:	2d02      	cmp	r5, #2
 8004b80:	d836      	bhi.n	8004bf0 <_scanf_float+0x328>
 8004b82:	9b01      	ldr	r3, [sp, #4]
 8004b84:	429e      	cmp	r6, r3
 8004b86:	f67f aee3 	bls.w	8004950 <_scanf_float+0x88>
 8004b8a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004b8e:	463a      	mov	r2, r7
 8004b90:	4640      	mov	r0, r8
 8004b92:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004b96:	4798      	blx	r3
 8004b98:	6923      	ldr	r3, [r4, #16]
 8004b9a:	3b01      	subs	r3, #1
 8004b9c:	6123      	str	r3, [r4, #16]
 8004b9e:	e7f0      	b.n	8004b82 <_scanf_float+0x2ba>
 8004ba0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004ba4:	463a      	mov	r2, r7
 8004ba6:	4640      	mov	r0, r8
 8004ba8:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8004bac:	4798      	blx	r3
 8004bae:	6923      	ldr	r3, [r4, #16]
 8004bb0:	3b01      	subs	r3, #1
 8004bb2:	6123      	str	r3, [r4, #16]
 8004bb4:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8004bb8:	fa5f fa8a 	uxtb.w	sl, sl
 8004bbc:	f1ba 0f02 	cmp.w	sl, #2
 8004bc0:	d1ee      	bne.n	8004ba0 <_scanf_float+0x2d8>
 8004bc2:	3d03      	subs	r5, #3
 8004bc4:	b2ed      	uxtb	r5, r5
 8004bc6:	1b76      	subs	r6, r6, r5
 8004bc8:	6823      	ldr	r3, [r4, #0]
 8004bca:	05da      	lsls	r2, r3, #23
 8004bcc:	d530      	bpl.n	8004c30 <_scanf_float+0x368>
 8004bce:	055b      	lsls	r3, r3, #21
 8004bd0:	d511      	bpl.n	8004bf6 <_scanf_float+0x32e>
 8004bd2:	9b01      	ldr	r3, [sp, #4]
 8004bd4:	429e      	cmp	r6, r3
 8004bd6:	f67f aebb 	bls.w	8004950 <_scanf_float+0x88>
 8004bda:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004bde:	463a      	mov	r2, r7
 8004be0:	4640      	mov	r0, r8
 8004be2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004be6:	4798      	blx	r3
 8004be8:	6923      	ldr	r3, [r4, #16]
 8004bea:	3b01      	subs	r3, #1
 8004bec:	6123      	str	r3, [r4, #16]
 8004bee:	e7f0      	b.n	8004bd2 <_scanf_float+0x30a>
 8004bf0:	46aa      	mov	sl, r5
 8004bf2:	46b3      	mov	fp, r6
 8004bf4:	e7de      	b.n	8004bb4 <_scanf_float+0x2ec>
 8004bf6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8004bfa:	6923      	ldr	r3, [r4, #16]
 8004bfc:	2965      	cmp	r1, #101	@ 0x65
 8004bfe:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8004c02:	f106 35ff 	add.w	r5, r6, #4294967295	@ 0xffffffff
 8004c06:	6123      	str	r3, [r4, #16]
 8004c08:	d00c      	beq.n	8004c24 <_scanf_float+0x35c>
 8004c0a:	2945      	cmp	r1, #69	@ 0x45
 8004c0c:	d00a      	beq.n	8004c24 <_scanf_float+0x35c>
 8004c0e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004c12:	463a      	mov	r2, r7
 8004c14:	4640      	mov	r0, r8
 8004c16:	4798      	blx	r3
 8004c18:	6923      	ldr	r3, [r4, #16]
 8004c1a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8004c1e:	3b01      	subs	r3, #1
 8004c20:	1eb5      	subs	r5, r6, #2
 8004c22:	6123      	str	r3, [r4, #16]
 8004c24:	463a      	mov	r2, r7
 8004c26:	4640      	mov	r0, r8
 8004c28:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004c2c:	4798      	blx	r3
 8004c2e:	462e      	mov	r6, r5
 8004c30:	6822      	ldr	r2, [r4, #0]
 8004c32:	f012 0210 	ands.w	r2, r2, #16
 8004c36:	d001      	beq.n	8004c3c <_scanf_float+0x374>
 8004c38:	2000      	movs	r0, #0
 8004c3a:	e68a      	b.n	8004952 <_scanf_float+0x8a>
 8004c3c:	7032      	strb	r2, [r6, #0]
 8004c3e:	6823      	ldr	r3, [r4, #0]
 8004c40:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004c44:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c48:	d11c      	bne.n	8004c84 <_scanf_float+0x3bc>
 8004c4a:	9b02      	ldr	r3, [sp, #8]
 8004c4c:	454b      	cmp	r3, r9
 8004c4e:	eba3 0209 	sub.w	r2, r3, r9
 8004c52:	d123      	bne.n	8004c9c <_scanf_float+0x3d4>
 8004c54:	2200      	movs	r2, #0
 8004c56:	4640      	mov	r0, r8
 8004c58:	9901      	ldr	r1, [sp, #4]
 8004c5a:	f000 ff05 	bl	8005a68 <_strtod_r>
 8004c5e:	9b03      	ldr	r3, [sp, #12]
 8004c60:	6825      	ldr	r5, [r4, #0]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f015 0f02 	tst.w	r5, #2
 8004c68:	4606      	mov	r6, r0
 8004c6a:	460f      	mov	r7, r1
 8004c6c:	f103 0204 	add.w	r2, r3, #4
 8004c70:	d01f      	beq.n	8004cb2 <_scanf_float+0x3ea>
 8004c72:	9903      	ldr	r1, [sp, #12]
 8004c74:	600a      	str	r2, [r1, #0]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	e9c3 6700 	strd	r6, r7, [r3]
 8004c7c:	68e3      	ldr	r3, [r4, #12]
 8004c7e:	3301      	adds	r3, #1
 8004c80:	60e3      	str	r3, [r4, #12]
 8004c82:	e7d9      	b.n	8004c38 <_scanf_float+0x370>
 8004c84:	9b04      	ldr	r3, [sp, #16]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d0e4      	beq.n	8004c54 <_scanf_float+0x38c>
 8004c8a:	9905      	ldr	r1, [sp, #20]
 8004c8c:	230a      	movs	r3, #10
 8004c8e:	4640      	mov	r0, r8
 8004c90:	3101      	adds	r1, #1
 8004c92:	f000 ff69 	bl	8005b68 <_strtol_r>
 8004c96:	9b04      	ldr	r3, [sp, #16]
 8004c98:	9e05      	ldr	r6, [sp, #20]
 8004c9a:	1ac2      	subs	r2, r0, r3
 8004c9c:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8004ca0:	429e      	cmp	r6, r3
 8004ca2:	bf28      	it	cs
 8004ca4:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8004ca8:	4630      	mov	r0, r6
 8004caa:	490d      	ldr	r1, [pc, #52]	@ (8004ce0 <_scanf_float+0x418>)
 8004cac:	f000 f81c 	bl	8004ce8 <siprintf>
 8004cb0:	e7d0      	b.n	8004c54 <_scanf_float+0x38c>
 8004cb2:	076d      	lsls	r5, r5, #29
 8004cb4:	d4dd      	bmi.n	8004c72 <_scanf_float+0x3aa>
 8004cb6:	9d03      	ldr	r5, [sp, #12]
 8004cb8:	602a      	str	r2, [r5, #0]
 8004cba:	681d      	ldr	r5, [r3, #0]
 8004cbc:	4602      	mov	r2, r0
 8004cbe:	460b      	mov	r3, r1
 8004cc0:	f7fb ff58 	bl	8000b74 <__aeabi_dcmpun>
 8004cc4:	b120      	cbz	r0, 8004cd0 <_scanf_float+0x408>
 8004cc6:	4807      	ldr	r0, [pc, #28]	@ (8004ce4 <_scanf_float+0x41c>)
 8004cc8:	f000 ffdc 	bl	8005c84 <nanf>
 8004ccc:	6028      	str	r0, [r5, #0]
 8004cce:	e7d5      	b.n	8004c7c <_scanf_float+0x3b4>
 8004cd0:	4630      	mov	r0, r6
 8004cd2:	4639      	mov	r1, r7
 8004cd4:	f7fb ffac 	bl	8000c30 <__aeabi_d2f>
 8004cd8:	e7f8      	b.n	8004ccc <_scanf_float+0x404>
 8004cda:	f04f 0900 	mov.w	r9, #0
 8004cde:	e62d      	b.n	800493c <_scanf_float+0x74>
 8004ce0:	0800877e 	.word	0x0800877e
 8004ce4:	08008b73 	.word	0x08008b73

08004ce8 <siprintf>:
 8004ce8:	b40e      	push	{r1, r2, r3}
 8004cea:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004cee:	b500      	push	{lr}
 8004cf0:	b09c      	sub	sp, #112	@ 0x70
 8004cf2:	ab1d      	add	r3, sp, #116	@ 0x74
 8004cf4:	9002      	str	r0, [sp, #8]
 8004cf6:	9006      	str	r0, [sp, #24]
 8004cf8:	9107      	str	r1, [sp, #28]
 8004cfa:	9104      	str	r1, [sp, #16]
 8004cfc:	4808      	ldr	r0, [pc, #32]	@ (8004d20 <siprintf+0x38>)
 8004cfe:	4909      	ldr	r1, [pc, #36]	@ (8004d24 <siprintf+0x3c>)
 8004d00:	f853 2b04 	ldr.w	r2, [r3], #4
 8004d04:	9105      	str	r1, [sp, #20]
 8004d06:	6800      	ldr	r0, [r0, #0]
 8004d08:	a902      	add	r1, sp, #8
 8004d0a:	9301      	str	r3, [sp, #4]
 8004d0c:	f002 f9a4 	bl	8007058 <_svfiprintf_r>
 8004d10:	2200      	movs	r2, #0
 8004d12:	9b02      	ldr	r3, [sp, #8]
 8004d14:	701a      	strb	r2, [r3, #0]
 8004d16:	b01c      	add	sp, #112	@ 0x70
 8004d18:	f85d eb04 	ldr.w	lr, [sp], #4
 8004d1c:	b003      	add	sp, #12
 8004d1e:	4770      	bx	lr
 8004d20:	20000188 	.word	0x20000188
 8004d24:	ffff0208 	.word	0xffff0208

08004d28 <std>:
 8004d28:	2300      	movs	r3, #0
 8004d2a:	b510      	push	{r4, lr}
 8004d2c:	4604      	mov	r4, r0
 8004d2e:	e9c0 3300 	strd	r3, r3, [r0]
 8004d32:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004d36:	6083      	str	r3, [r0, #8]
 8004d38:	8181      	strh	r1, [r0, #12]
 8004d3a:	6643      	str	r3, [r0, #100]	@ 0x64
 8004d3c:	81c2      	strh	r2, [r0, #14]
 8004d3e:	6183      	str	r3, [r0, #24]
 8004d40:	4619      	mov	r1, r3
 8004d42:	2208      	movs	r2, #8
 8004d44:	305c      	adds	r0, #92	@ 0x5c
 8004d46:	f000 ff41 	bl	8005bcc <memset>
 8004d4a:	4b0d      	ldr	r3, [pc, #52]	@ (8004d80 <std+0x58>)
 8004d4c:	6224      	str	r4, [r4, #32]
 8004d4e:	6263      	str	r3, [r4, #36]	@ 0x24
 8004d50:	4b0c      	ldr	r3, [pc, #48]	@ (8004d84 <std+0x5c>)
 8004d52:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004d54:	4b0c      	ldr	r3, [pc, #48]	@ (8004d88 <std+0x60>)
 8004d56:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004d58:	4b0c      	ldr	r3, [pc, #48]	@ (8004d8c <std+0x64>)
 8004d5a:	6323      	str	r3, [r4, #48]	@ 0x30
 8004d5c:	4b0c      	ldr	r3, [pc, #48]	@ (8004d90 <std+0x68>)
 8004d5e:	429c      	cmp	r4, r3
 8004d60:	d006      	beq.n	8004d70 <std+0x48>
 8004d62:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004d66:	4294      	cmp	r4, r2
 8004d68:	d002      	beq.n	8004d70 <std+0x48>
 8004d6a:	33d0      	adds	r3, #208	@ 0xd0
 8004d6c:	429c      	cmp	r4, r3
 8004d6e:	d105      	bne.n	8004d7c <std+0x54>
 8004d70:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004d74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004d78:	f000 bf5e 	b.w	8005c38 <__retarget_lock_init_recursive>
 8004d7c:	bd10      	pop	{r4, pc}
 8004d7e:	bf00      	nop
 8004d80:	08007e7d 	.word	0x08007e7d
 8004d84:	08007e9f 	.word	0x08007e9f
 8004d88:	08007ed7 	.word	0x08007ed7
 8004d8c:	08007efb 	.word	0x08007efb
 8004d90:	20000314 	.word	0x20000314

08004d94 <stdio_exit_handler>:
 8004d94:	4a02      	ldr	r2, [pc, #8]	@ (8004da0 <stdio_exit_handler+0xc>)
 8004d96:	4903      	ldr	r1, [pc, #12]	@ (8004da4 <stdio_exit_handler+0x10>)
 8004d98:	4803      	ldr	r0, [pc, #12]	@ (8004da8 <stdio_exit_handler+0x14>)
 8004d9a:	f000 bee7 	b.w	8005b6c <_fwalk_sglue>
 8004d9e:	bf00      	nop
 8004da0:	20000010 	.word	0x20000010
 8004da4:	080074c9 	.word	0x080074c9
 8004da8:	2000018c 	.word	0x2000018c

08004dac <cleanup_stdio>:
 8004dac:	6841      	ldr	r1, [r0, #4]
 8004dae:	4b0c      	ldr	r3, [pc, #48]	@ (8004de0 <cleanup_stdio+0x34>)
 8004db0:	b510      	push	{r4, lr}
 8004db2:	4299      	cmp	r1, r3
 8004db4:	4604      	mov	r4, r0
 8004db6:	d001      	beq.n	8004dbc <cleanup_stdio+0x10>
 8004db8:	f002 fb86 	bl	80074c8 <_fflush_r>
 8004dbc:	68a1      	ldr	r1, [r4, #8]
 8004dbe:	4b09      	ldr	r3, [pc, #36]	@ (8004de4 <cleanup_stdio+0x38>)
 8004dc0:	4299      	cmp	r1, r3
 8004dc2:	d002      	beq.n	8004dca <cleanup_stdio+0x1e>
 8004dc4:	4620      	mov	r0, r4
 8004dc6:	f002 fb7f 	bl	80074c8 <_fflush_r>
 8004dca:	68e1      	ldr	r1, [r4, #12]
 8004dcc:	4b06      	ldr	r3, [pc, #24]	@ (8004de8 <cleanup_stdio+0x3c>)
 8004dce:	4299      	cmp	r1, r3
 8004dd0:	d004      	beq.n	8004ddc <cleanup_stdio+0x30>
 8004dd2:	4620      	mov	r0, r4
 8004dd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004dd8:	f002 bb76 	b.w	80074c8 <_fflush_r>
 8004ddc:	bd10      	pop	{r4, pc}
 8004dde:	bf00      	nop
 8004de0:	20000314 	.word	0x20000314
 8004de4:	2000037c 	.word	0x2000037c
 8004de8:	200003e4 	.word	0x200003e4

08004dec <global_stdio_init.part.0>:
 8004dec:	b510      	push	{r4, lr}
 8004dee:	4b0b      	ldr	r3, [pc, #44]	@ (8004e1c <global_stdio_init.part.0+0x30>)
 8004df0:	4c0b      	ldr	r4, [pc, #44]	@ (8004e20 <global_stdio_init.part.0+0x34>)
 8004df2:	4a0c      	ldr	r2, [pc, #48]	@ (8004e24 <global_stdio_init.part.0+0x38>)
 8004df4:	4620      	mov	r0, r4
 8004df6:	601a      	str	r2, [r3, #0]
 8004df8:	2104      	movs	r1, #4
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	f7ff ff94 	bl	8004d28 <std>
 8004e00:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004e04:	2201      	movs	r2, #1
 8004e06:	2109      	movs	r1, #9
 8004e08:	f7ff ff8e 	bl	8004d28 <std>
 8004e0c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004e10:	2202      	movs	r2, #2
 8004e12:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004e16:	2112      	movs	r1, #18
 8004e18:	f7ff bf86 	b.w	8004d28 <std>
 8004e1c:	2000044c 	.word	0x2000044c
 8004e20:	20000314 	.word	0x20000314
 8004e24:	08004d95 	.word	0x08004d95

08004e28 <__sfp_lock_acquire>:
 8004e28:	4801      	ldr	r0, [pc, #4]	@ (8004e30 <__sfp_lock_acquire+0x8>)
 8004e2a:	f000 bf06 	b.w	8005c3a <__retarget_lock_acquire_recursive>
 8004e2e:	bf00      	nop
 8004e30:	20000451 	.word	0x20000451

08004e34 <__sfp_lock_release>:
 8004e34:	4801      	ldr	r0, [pc, #4]	@ (8004e3c <__sfp_lock_release+0x8>)
 8004e36:	f000 bf01 	b.w	8005c3c <__retarget_lock_release_recursive>
 8004e3a:	bf00      	nop
 8004e3c:	20000451 	.word	0x20000451

08004e40 <__sinit>:
 8004e40:	b510      	push	{r4, lr}
 8004e42:	4604      	mov	r4, r0
 8004e44:	f7ff fff0 	bl	8004e28 <__sfp_lock_acquire>
 8004e48:	6a23      	ldr	r3, [r4, #32]
 8004e4a:	b11b      	cbz	r3, 8004e54 <__sinit+0x14>
 8004e4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004e50:	f7ff bff0 	b.w	8004e34 <__sfp_lock_release>
 8004e54:	4b04      	ldr	r3, [pc, #16]	@ (8004e68 <__sinit+0x28>)
 8004e56:	6223      	str	r3, [r4, #32]
 8004e58:	4b04      	ldr	r3, [pc, #16]	@ (8004e6c <__sinit+0x2c>)
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d1f5      	bne.n	8004e4c <__sinit+0xc>
 8004e60:	f7ff ffc4 	bl	8004dec <global_stdio_init.part.0>
 8004e64:	e7f2      	b.n	8004e4c <__sinit+0xc>
 8004e66:	bf00      	nop
 8004e68:	08004dad 	.word	0x08004dad
 8004e6c:	2000044c 	.word	0x2000044c

08004e70 <sulp>:
 8004e70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e74:	460f      	mov	r7, r1
 8004e76:	4690      	mov	r8, r2
 8004e78:	f002 fecc 	bl	8007c14 <__ulp>
 8004e7c:	4604      	mov	r4, r0
 8004e7e:	460d      	mov	r5, r1
 8004e80:	f1b8 0f00 	cmp.w	r8, #0
 8004e84:	d011      	beq.n	8004eaa <sulp+0x3a>
 8004e86:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8004e8a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	dd0b      	ble.n	8004eaa <sulp+0x3a>
 8004e92:	2400      	movs	r4, #0
 8004e94:	051b      	lsls	r3, r3, #20
 8004e96:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8004e9a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8004e9e:	4622      	mov	r2, r4
 8004ea0:	462b      	mov	r3, r5
 8004ea2:	f7fb fbcd 	bl	8000640 <__aeabi_dmul>
 8004ea6:	4604      	mov	r4, r0
 8004ea8:	460d      	mov	r5, r1
 8004eaa:	4620      	mov	r0, r4
 8004eac:	4629      	mov	r1, r5
 8004eae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004eb2:	0000      	movs	r0, r0
 8004eb4:	0000      	movs	r0, r0
	...

08004eb8 <_strtod_l>:
 8004eb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ebc:	b09f      	sub	sp, #124	@ 0x7c
 8004ebe:	9217      	str	r2, [sp, #92]	@ 0x5c
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	460c      	mov	r4, r1
 8004ec4:	921a      	str	r2, [sp, #104]	@ 0x68
 8004ec6:	f04f 0a00 	mov.w	sl, #0
 8004eca:	f04f 0b00 	mov.w	fp, #0
 8004ece:	460a      	mov	r2, r1
 8004ed0:	9005      	str	r0, [sp, #20]
 8004ed2:	9219      	str	r2, [sp, #100]	@ 0x64
 8004ed4:	7811      	ldrb	r1, [r2, #0]
 8004ed6:	292b      	cmp	r1, #43	@ 0x2b
 8004ed8:	d048      	beq.n	8004f6c <_strtod_l+0xb4>
 8004eda:	d836      	bhi.n	8004f4a <_strtod_l+0x92>
 8004edc:	290d      	cmp	r1, #13
 8004ede:	d830      	bhi.n	8004f42 <_strtod_l+0x8a>
 8004ee0:	2908      	cmp	r1, #8
 8004ee2:	d830      	bhi.n	8004f46 <_strtod_l+0x8e>
 8004ee4:	2900      	cmp	r1, #0
 8004ee6:	d039      	beq.n	8004f5c <_strtod_l+0xa4>
 8004ee8:	2200      	movs	r2, #0
 8004eea:	920b      	str	r2, [sp, #44]	@ 0x2c
 8004eec:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8004eee:	782a      	ldrb	r2, [r5, #0]
 8004ef0:	2a30      	cmp	r2, #48	@ 0x30
 8004ef2:	f040 80b1 	bne.w	8005058 <_strtod_l+0x1a0>
 8004ef6:	786a      	ldrb	r2, [r5, #1]
 8004ef8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8004efc:	2a58      	cmp	r2, #88	@ 0x58
 8004efe:	d16c      	bne.n	8004fda <_strtod_l+0x122>
 8004f00:	9302      	str	r3, [sp, #8]
 8004f02:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004f04:	4a8e      	ldr	r2, [pc, #568]	@ (8005140 <_strtod_l+0x288>)
 8004f06:	9301      	str	r3, [sp, #4]
 8004f08:	ab1a      	add	r3, sp, #104	@ 0x68
 8004f0a:	9300      	str	r3, [sp, #0]
 8004f0c:	9805      	ldr	r0, [sp, #20]
 8004f0e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8004f10:	a919      	add	r1, sp, #100	@ 0x64
 8004f12:	f001 fd75 	bl	8006a00 <__gethex>
 8004f16:	f010 060f 	ands.w	r6, r0, #15
 8004f1a:	4604      	mov	r4, r0
 8004f1c:	d005      	beq.n	8004f2a <_strtod_l+0x72>
 8004f1e:	2e06      	cmp	r6, #6
 8004f20:	d126      	bne.n	8004f70 <_strtod_l+0xb8>
 8004f22:	2300      	movs	r3, #0
 8004f24:	3501      	adds	r5, #1
 8004f26:	9519      	str	r5, [sp, #100]	@ 0x64
 8004f28:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004f2a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	f040 8584 	bne.w	8005a3a <_strtod_l+0xb82>
 8004f32:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004f34:	b1bb      	cbz	r3, 8004f66 <_strtod_l+0xae>
 8004f36:	4650      	mov	r0, sl
 8004f38:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 8004f3c:	b01f      	add	sp, #124	@ 0x7c
 8004f3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f42:	2920      	cmp	r1, #32
 8004f44:	d1d0      	bne.n	8004ee8 <_strtod_l+0x30>
 8004f46:	3201      	adds	r2, #1
 8004f48:	e7c3      	b.n	8004ed2 <_strtod_l+0x1a>
 8004f4a:	292d      	cmp	r1, #45	@ 0x2d
 8004f4c:	d1cc      	bne.n	8004ee8 <_strtod_l+0x30>
 8004f4e:	2101      	movs	r1, #1
 8004f50:	910b      	str	r1, [sp, #44]	@ 0x2c
 8004f52:	1c51      	adds	r1, r2, #1
 8004f54:	9119      	str	r1, [sp, #100]	@ 0x64
 8004f56:	7852      	ldrb	r2, [r2, #1]
 8004f58:	2a00      	cmp	r2, #0
 8004f5a:	d1c7      	bne.n	8004eec <_strtod_l+0x34>
 8004f5c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8004f5e:	9419      	str	r4, [sp, #100]	@ 0x64
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	f040 8568 	bne.w	8005a36 <_strtod_l+0xb7e>
 8004f66:	4650      	mov	r0, sl
 8004f68:	4659      	mov	r1, fp
 8004f6a:	e7e7      	b.n	8004f3c <_strtod_l+0x84>
 8004f6c:	2100      	movs	r1, #0
 8004f6e:	e7ef      	b.n	8004f50 <_strtod_l+0x98>
 8004f70:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8004f72:	b13a      	cbz	r2, 8004f84 <_strtod_l+0xcc>
 8004f74:	2135      	movs	r1, #53	@ 0x35
 8004f76:	a81c      	add	r0, sp, #112	@ 0x70
 8004f78:	f002 ff3c 	bl	8007df4 <__copybits>
 8004f7c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8004f7e:	9805      	ldr	r0, [sp, #20]
 8004f80:	f002 fb16 	bl	80075b0 <_Bfree>
 8004f84:	3e01      	subs	r6, #1
 8004f86:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8004f88:	2e04      	cmp	r6, #4
 8004f8a:	d806      	bhi.n	8004f9a <_strtod_l+0xe2>
 8004f8c:	e8df f006 	tbb	[pc, r6]
 8004f90:	201d0314 	.word	0x201d0314
 8004f94:	14          	.byte	0x14
 8004f95:	00          	.byte	0x00
 8004f96:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8004f9a:	05e1      	lsls	r1, r4, #23
 8004f9c:	bf48      	it	mi
 8004f9e:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8004fa2:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8004fa6:	0d1b      	lsrs	r3, r3, #20
 8004fa8:	051b      	lsls	r3, r3, #20
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d1bd      	bne.n	8004f2a <_strtod_l+0x72>
 8004fae:	f000 fe19 	bl	8005be4 <__errno>
 8004fb2:	2322      	movs	r3, #34	@ 0x22
 8004fb4:	6003      	str	r3, [r0, #0]
 8004fb6:	e7b8      	b.n	8004f2a <_strtod_l+0x72>
 8004fb8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8004fbc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8004fc0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8004fc4:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8004fc8:	e7e7      	b.n	8004f9a <_strtod_l+0xe2>
 8004fca:	f8df b178 	ldr.w	fp, [pc, #376]	@ 8005144 <_strtod_l+0x28c>
 8004fce:	e7e4      	b.n	8004f9a <_strtod_l+0xe2>
 8004fd0:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8004fd4:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8004fd8:	e7df      	b.n	8004f9a <_strtod_l+0xe2>
 8004fda:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004fdc:	1c5a      	adds	r2, r3, #1
 8004fde:	9219      	str	r2, [sp, #100]	@ 0x64
 8004fe0:	785b      	ldrb	r3, [r3, #1]
 8004fe2:	2b30      	cmp	r3, #48	@ 0x30
 8004fe4:	d0f9      	beq.n	8004fda <_strtod_l+0x122>
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d09f      	beq.n	8004f2a <_strtod_l+0x72>
 8004fea:	2301      	movs	r3, #1
 8004fec:	9309      	str	r3, [sp, #36]	@ 0x24
 8004fee:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004ff0:	220a      	movs	r2, #10
 8004ff2:	930c      	str	r3, [sp, #48]	@ 0x30
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	461f      	mov	r7, r3
 8004ff8:	9308      	str	r3, [sp, #32]
 8004ffa:	930a      	str	r3, [sp, #40]	@ 0x28
 8004ffc:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8004ffe:	7805      	ldrb	r5, [r0, #0]
 8005000:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8005004:	b2d9      	uxtb	r1, r3
 8005006:	2909      	cmp	r1, #9
 8005008:	d928      	bls.n	800505c <_strtod_l+0x1a4>
 800500a:	2201      	movs	r2, #1
 800500c:	494e      	ldr	r1, [pc, #312]	@ (8005148 <_strtod_l+0x290>)
 800500e:	f000 fdcb 	bl	8005ba8 <strncmp>
 8005012:	2800      	cmp	r0, #0
 8005014:	d032      	beq.n	800507c <_strtod_l+0x1c4>
 8005016:	2000      	movs	r0, #0
 8005018:	462a      	mov	r2, r5
 800501a:	4681      	mov	r9, r0
 800501c:	463d      	mov	r5, r7
 800501e:	4603      	mov	r3, r0
 8005020:	2a65      	cmp	r2, #101	@ 0x65
 8005022:	d001      	beq.n	8005028 <_strtod_l+0x170>
 8005024:	2a45      	cmp	r2, #69	@ 0x45
 8005026:	d114      	bne.n	8005052 <_strtod_l+0x19a>
 8005028:	b91d      	cbnz	r5, 8005032 <_strtod_l+0x17a>
 800502a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800502c:	4302      	orrs	r2, r0
 800502e:	d095      	beq.n	8004f5c <_strtod_l+0xa4>
 8005030:	2500      	movs	r5, #0
 8005032:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8005034:	1c62      	adds	r2, r4, #1
 8005036:	9219      	str	r2, [sp, #100]	@ 0x64
 8005038:	7862      	ldrb	r2, [r4, #1]
 800503a:	2a2b      	cmp	r2, #43	@ 0x2b
 800503c:	d077      	beq.n	800512e <_strtod_l+0x276>
 800503e:	2a2d      	cmp	r2, #45	@ 0x2d
 8005040:	d07b      	beq.n	800513a <_strtod_l+0x282>
 8005042:	f04f 0c00 	mov.w	ip, #0
 8005046:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800504a:	2909      	cmp	r1, #9
 800504c:	f240 8082 	bls.w	8005154 <_strtod_l+0x29c>
 8005050:	9419      	str	r4, [sp, #100]	@ 0x64
 8005052:	f04f 0800 	mov.w	r8, #0
 8005056:	e0a2      	b.n	800519e <_strtod_l+0x2e6>
 8005058:	2300      	movs	r3, #0
 800505a:	e7c7      	b.n	8004fec <_strtod_l+0x134>
 800505c:	2f08      	cmp	r7, #8
 800505e:	bfd5      	itete	le
 8005060:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8005062:	9908      	ldrgt	r1, [sp, #32]
 8005064:	fb02 3301 	mlale	r3, r2, r1, r3
 8005068:	fb02 3301 	mlagt	r3, r2, r1, r3
 800506c:	f100 0001 	add.w	r0, r0, #1
 8005070:	bfd4      	ite	le
 8005072:	930a      	strle	r3, [sp, #40]	@ 0x28
 8005074:	9308      	strgt	r3, [sp, #32]
 8005076:	3701      	adds	r7, #1
 8005078:	9019      	str	r0, [sp, #100]	@ 0x64
 800507a:	e7bf      	b.n	8004ffc <_strtod_l+0x144>
 800507c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800507e:	1c5a      	adds	r2, r3, #1
 8005080:	9219      	str	r2, [sp, #100]	@ 0x64
 8005082:	785a      	ldrb	r2, [r3, #1]
 8005084:	b37f      	cbz	r7, 80050e6 <_strtod_l+0x22e>
 8005086:	4681      	mov	r9, r0
 8005088:	463d      	mov	r5, r7
 800508a:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800508e:	2b09      	cmp	r3, #9
 8005090:	d912      	bls.n	80050b8 <_strtod_l+0x200>
 8005092:	2301      	movs	r3, #1
 8005094:	e7c4      	b.n	8005020 <_strtod_l+0x168>
 8005096:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005098:	3001      	adds	r0, #1
 800509a:	1c5a      	adds	r2, r3, #1
 800509c:	9219      	str	r2, [sp, #100]	@ 0x64
 800509e:	785a      	ldrb	r2, [r3, #1]
 80050a0:	2a30      	cmp	r2, #48	@ 0x30
 80050a2:	d0f8      	beq.n	8005096 <_strtod_l+0x1de>
 80050a4:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80050a8:	2b08      	cmp	r3, #8
 80050aa:	f200 84cb 	bhi.w	8005a44 <_strtod_l+0xb8c>
 80050ae:	4681      	mov	r9, r0
 80050b0:	2000      	movs	r0, #0
 80050b2:	4605      	mov	r5, r0
 80050b4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80050b6:	930c      	str	r3, [sp, #48]	@ 0x30
 80050b8:	3a30      	subs	r2, #48	@ 0x30
 80050ba:	f100 0301 	add.w	r3, r0, #1
 80050be:	d02a      	beq.n	8005116 <_strtod_l+0x25e>
 80050c0:	4499      	add	r9, r3
 80050c2:	210a      	movs	r1, #10
 80050c4:	462b      	mov	r3, r5
 80050c6:	eb00 0c05 	add.w	ip, r0, r5
 80050ca:	4563      	cmp	r3, ip
 80050cc:	d10d      	bne.n	80050ea <_strtod_l+0x232>
 80050ce:	1c69      	adds	r1, r5, #1
 80050d0:	4401      	add	r1, r0
 80050d2:	4428      	add	r0, r5
 80050d4:	2808      	cmp	r0, #8
 80050d6:	dc16      	bgt.n	8005106 <_strtod_l+0x24e>
 80050d8:	230a      	movs	r3, #10
 80050da:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80050dc:	fb03 2300 	mla	r3, r3, r0, r2
 80050e0:	930a      	str	r3, [sp, #40]	@ 0x28
 80050e2:	2300      	movs	r3, #0
 80050e4:	e018      	b.n	8005118 <_strtod_l+0x260>
 80050e6:	4638      	mov	r0, r7
 80050e8:	e7da      	b.n	80050a0 <_strtod_l+0x1e8>
 80050ea:	2b08      	cmp	r3, #8
 80050ec:	f103 0301 	add.w	r3, r3, #1
 80050f0:	dc03      	bgt.n	80050fa <_strtod_l+0x242>
 80050f2:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 80050f4:	434e      	muls	r6, r1
 80050f6:	960a      	str	r6, [sp, #40]	@ 0x28
 80050f8:	e7e7      	b.n	80050ca <_strtod_l+0x212>
 80050fa:	2b10      	cmp	r3, #16
 80050fc:	bfde      	ittt	le
 80050fe:	9e08      	ldrle	r6, [sp, #32]
 8005100:	434e      	mulle	r6, r1
 8005102:	9608      	strle	r6, [sp, #32]
 8005104:	e7e1      	b.n	80050ca <_strtod_l+0x212>
 8005106:	280f      	cmp	r0, #15
 8005108:	dceb      	bgt.n	80050e2 <_strtod_l+0x22a>
 800510a:	230a      	movs	r3, #10
 800510c:	9808      	ldr	r0, [sp, #32]
 800510e:	fb03 2300 	mla	r3, r3, r0, r2
 8005112:	9308      	str	r3, [sp, #32]
 8005114:	e7e5      	b.n	80050e2 <_strtod_l+0x22a>
 8005116:	4629      	mov	r1, r5
 8005118:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800511a:	460d      	mov	r5, r1
 800511c:	1c50      	adds	r0, r2, #1
 800511e:	9019      	str	r0, [sp, #100]	@ 0x64
 8005120:	7852      	ldrb	r2, [r2, #1]
 8005122:	4618      	mov	r0, r3
 8005124:	e7b1      	b.n	800508a <_strtod_l+0x1d2>
 8005126:	f04f 0900 	mov.w	r9, #0
 800512a:	2301      	movs	r3, #1
 800512c:	e77d      	b.n	800502a <_strtod_l+0x172>
 800512e:	f04f 0c00 	mov.w	ip, #0
 8005132:	1ca2      	adds	r2, r4, #2
 8005134:	9219      	str	r2, [sp, #100]	@ 0x64
 8005136:	78a2      	ldrb	r2, [r4, #2]
 8005138:	e785      	b.n	8005046 <_strtod_l+0x18e>
 800513a:	f04f 0c01 	mov.w	ip, #1
 800513e:	e7f8      	b.n	8005132 <_strtod_l+0x27a>
 8005140:	0800879c 	.word	0x0800879c
 8005144:	7ff00000 	.word	0x7ff00000
 8005148:	08008783 	.word	0x08008783
 800514c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800514e:	1c51      	adds	r1, r2, #1
 8005150:	9119      	str	r1, [sp, #100]	@ 0x64
 8005152:	7852      	ldrb	r2, [r2, #1]
 8005154:	2a30      	cmp	r2, #48	@ 0x30
 8005156:	d0f9      	beq.n	800514c <_strtod_l+0x294>
 8005158:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800515c:	2908      	cmp	r1, #8
 800515e:	f63f af78 	bhi.w	8005052 <_strtod_l+0x19a>
 8005162:	f04f 080a 	mov.w	r8, #10
 8005166:	3a30      	subs	r2, #48	@ 0x30
 8005168:	920e      	str	r2, [sp, #56]	@ 0x38
 800516a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800516c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800516e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8005170:	1c56      	adds	r6, r2, #1
 8005172:	9619      	str	r6, [sp, #100]	@ 0x64
 8005174:	7852      	ldrb	r2, [r2, #1]
 8005176:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800517a:	f1be 0f09 	cmp.w	lr, #9
 800517e:	d939      	bls.n	80051f4 <_strtod_l+0x33c>
 8005180:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8005182:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8005186:	1a76      	subs	r6, r6, r1
 8005188:	2e08      	cmp	r6, #8
 800518a:	dc03      	bgt.n	8005194 <_strtod_l+0x2dc>
 800518c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800518e:	4588      	cmp	r8, r1
 8005190:	bfa8      	it	ge
 8005192:	4688      	movge	r8, r1
 8005194:	f1bc 0f00 	cmp.w	ip, #0
 8005198:	d001      	beq.n	800519e <_strtod_l+0x2e6>
 800519a:	f1c8 0800 	rsb	r8, r8, #0
 800519e:	2d00      	cmp	r5, #0
 80051a0:	d14e      	bne.n	8005240 <_strtod_l+0x388>
 80051a2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80051a4:	4308      	orrs	r0, r1
 80051a6:	f47f aec0 	bne.w	8004f2a <_strtod_l+0x72>
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	f47f aed6 	bne.w	8004f5c <_strtod_l+0xa4>
 80051b0:	2a69      	cmp	r2, #105	@ 0x69
 80051b2:	d028      	beq.n	8005206 <_strtod_l+0x34e>
 80051b4:	dc25      	bgt.n	8005202 <_strtod_l+0x34a>
 80051b6:	2a49      	cmp	r2, #73	@ 0x49
 80051b8:	d025      	beq.n	8005206 <_strtod_l+0x34e>
 80051ba:	2a4e      	cmp	r2, #78	@ 0x4e
 80051bc:	f47f aece 	bne.w	8004f5c <_strtod_l+0xa4>
 80051c0:	499a      	ldr	r1, [pc, #616]	@ (800542c <_strtod_l+0x574>)
 80051c2:	a819      	add	r0, sp, #100	@ 0x64
 80051c4:	f001 fe3e 	bl	8006e44 <__match>
 80051c8:	2800      	cmp	r0, #0
 80051ca:	f43f aec7 	beq.w	8004f5c <_strtod_l+0xa4>
 80051ce:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80051d0:	781b      	ldrb	r3, [r3, #0]
 80051d2:	2b28      	cmp	r3, #40	@ 0x28
 80051d4:	d12e      	bne.n	8005234 <_strtod_l+0x37c>
 80051d6:	4996      	ldr	r1, [pc, #600]	@ (8005430 <_strtod_l+0x578>)
 80051d8:	aa1c      	add	r2, sp, #112	@ 0x70
 80051da:	a819      	add	r0, sp, #100	@ 0x64
 80051dc:	f001 fe46 	bl	8006e6c <__hexnan>
 80051e0:	2805      	cmp	r0, #5
 80051e2:	d127      	bne.n	8005234 <_strtod_l+0x37c>
 80051e4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80051e6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80051ea:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80051ee:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80051f2:	e69a      	b.n	8004f2a <_strtod_l+0x72>
 80051f4:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80051f6:	fb08 2101 	mla	r1, r8, r1, r2
 80051fa:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80051fe:	920e      	str	r2, [sp, #56]	@ 0x38
 8005200:	e7b5      	b.n	800516e <_strtod_l+0x2b6>
 8005202:	2a6e      	cmp	r2, #110	@ 0x6e
 8005204:	e7da      	b.n	80051bc <_strtod_l+0x304>
 8005206:	498b      	ldr	r1, [pc, #556]	@ (8005434 <_strtod_l+0x57c>)
 8005208:	a819      	add	r0, sp, #100	@ 0x64
 800520a:	f001 fe1b 	bl	8006e44 <__match>
 800520e:	2800      	cmp	r0, #0
 8005210:	f43f aea4 	beq.w	8004f5c <_strtod_l+0xa4>
 8005214:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005216:	4988      	ldr	r1, [pc, #544]	@ (8005438 <_strtod_l+0x580>)
 8005218:	3b01      	subs	r3, #1
 800521a:	a819      	add	r0, sp, #100	@ 0x64
 800521c:	9319      	str	r3, [sp, #100]	@ 0x64
 800521e:	f001 fe11 	bl	8006e44 <__match>
 8005222:	b910      	cbnz	r0, 800522a <_strtod_l+0x372>
 8005224:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005226:	3301      	adds	r3, #1
 8005228:	9319      	str	r3, [sp, #100]	@ 0x64
 800522a:	f04f 0a00 	mov.w	sl, #0
 800522e:	f8df b20c 	ldr.w	fp, [pc, #524]	@ 800543c <_strtod_l+0x584>
 8005232:	e67a      	b.n	8004f2a <_strtod_l+0x72>
 8005234:	4882      	ldr	r0, [pc, #520]	@ (8005440 <_strtod_l+0x588>)
 8005236:	f000 fd1f 	bl	8005c78 <nan>
 800523a:	4682      	mov	sl, r0
 800523c:	468b      	mov	fp, r1
 800523e:	e674      	b.n	8004f2a <_strtod_l+0x72>
 8005240:	eba8 0309 	sub.w	r3, r8, r9
 8005244:	2f00      	cmp	r7, #0
 8005246:	bf08      	it	eq
 8005248:	462f      	moveq	r7, r5
 800524a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800524c:	2d10      	cmp	r5, #16
 800524e:	462c      	mov	r4, r5
 8005250:	9309      	str	r3, [sp, #36]	@ 0x24
 8005252:	bfa8      	it	ge
 8005254:	2410      	movge	r4, #16
 8005256:	f7fb f979 	bl	800054c <__aeabi_ui2d>
 800525a:	2d09      	cmp	r5, #9
 800525c:	4682      	mov	sl, r0
 800525e:	468b      	mov	fp, r1
 8005260:	dc11      	bgt.n	8005286 <_strtod_l+0x3ce>
 8005262:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005264:	2b00      	cmp	r3, #0
 8005266:	f43f ae60 	beq.w	8004f2a <_strtod_l+0x72>
 800526a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800526c:	dd76      	ble.n	800535c <_strtod_l+0x4a4>
 800526e:	2b16      	cmp	r3, #22
 8005270:	dc5d      	bgt.n	800532e <_strtod_l+0x476>
 8005272:	4974      	ldr	r1, [pc, #464]	@ (8005444 <_strtod_l+0x58c>)
 8005274:	4652      	mov	r2, sl
 8005276:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800527a:	465b      	mov	r3, fp
 800527c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005280:	f7fb f9de 	bl	8000640 <__aeabi_dmul>
 8005284:	e7d9      	b.n	800523a <_strtod_l+0x382>
 8005286:	4b6f      	ldr	r3, [pc, #444]	@ (8005444 <_strtod_l+0x58c>)
 8005288:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800528c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8005290:	f7fb f9d6 	bl	8000640 <__aeabi_dmul>
 8005294:	4682      	mov	sl, r0
 8005296:	9808      	ldr	r0, [sp, #32]
 8005298:	468b      	mov	fp, r1
 800529a:	f7fb f957 	bl	800054c <__aeabi_ui2d>
 800529e:	4602      	mov	r2, r0
 80052a0:	460b      	mov	r3, r1
 80052a2:	4650      	mov	r0, sl
 80052a4:	4659      	mov	r1, fp
 80052a6:	f7fb f815 	bl	80002d4 <__adddf3>
 80052aa:	2d0f      	cmp	r5, #15
 80052ac:	4682      	mov	sl, r0
 80052ae:	468b      	mov	fp, r1
 80052b0:	ddd7      	ble.n	8005262 <_strtod_l+0x3aa>
 80052b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80052b4:	1b2c      	subs	r4, r5, r4
 80052b6:	441c      	add	r4, r3
 80052b8:	2c00      	cmp	r4, #0
 80052ba:	f340 8096 	ble.w	80053ea <_strtod_l+0x532>
 80052be:	f014 030f 	ands.w	r3, r4, #15
 80052c2:	d00a      	beq.n	80052da <_strtod_l+0x422>
 80052c4:	495f      	ldr	r1, [pc, #380]	@ (8005444 <_strtod_l+0x58c>)
 80052c6:	4652      	mov	r2, sl
 80052c8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80052cc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80052d0:	465b      	mov	r3, fp
 80052d2:	f7fb f9b5 	bl	8000640 <__aeabi_dmul>
 80052d6:	4682      	mov	sl, r0
 80052d8:	468b      	mov	fp, r1
 80052da:	f034 040f 	bics.w	r4, r4, #15
 80052de:	d073      	beq.n	80053c8 <_strtod_l+0x510>
 80052e0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80052e4:	dd48      	ble.n	8005378 <_strtod_l+0x4c0>
 80052e6:	2400      	movs	r4, #0
 80052e8:	46a0      	mov	r8, r4
 80052ea:	46a1      	mov	r9, r4
 80052ec:	940a      	str	r4, [sp, #40]	@ 0x28
 80052ee:	2322      	movs	r3, #34	@ 0x22
 80052f0:	f04f 0a00 	mov.w	sl, #0
 80052f4:	9a05      	ldr	r2, [sp, #20]
 80052f6:	f8df b144 	ldr.w	fp, [pc, #324]	@ 800543c <_strtod_l+0x584>
 80052fa:	6013      	str	r3, [r2, #0]
 80052fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80052fe:	2b00      	cmp	r3, #0
 8005300:	f43f ae13 	beq.w	8004f2a <_strtod_l+0x72>
 8005304:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005306:	9805      	ldr	r0, [sp, #20]
 8005308:	f002 f952 	bl	80075b0 <_Bfree>
 800530c:	4649      	mov	r1, r9
 800530e:	9805      	ldr	r0, [sp, #20]
 8005310:	f002 f94e 	bl	80075b0 <_Bfree>
 8005314:	4641      	mov	r1, r8
 8005316:	9805      	ldr	r0, [sp, #20]
 8005318:	f002 f94a 	bl	80075b0 <_Bfree>
 800531c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800531e:	9805      	ldr	r0, [sp, #20]
 8005320:	f002 f946 	bl	80075b0 <_Bfree>
 8005324:	4621      	mov	r1, r4
 8005326:	9805      	ldr	r0, [sp, #20]
 8005328:	f002 f942 	bl	80075b0 <_Bfree>
 800532c:	e5fd      	b.n	8004f2a <_strtod_l+0x72>
 800532e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005330:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8005334:	4293      	cmp	r3, r2
 8005336:	dbbc      	blt.n	80052b2 <_strtod_l+0x3fa>
 8005338:	4c42      	ldr	r4, [pc, #264]	@ (8005444 <_strtod_l+0x58c>)
 800533a:	f1c5 050f 	rsb	r5, r5, #15
 800533e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8005342:	4652      	mov	r2, sl
 8005344:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005348:	465b      	mov	r3, fp
 800534a:	f7fb f979 	bl	8000640 <__aeabi_dmul>
 800534e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005350:	1b5d      	subs	r5, r3, r5
 8005352:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8005356:	e9d4 2300 	ldrd	r2, r3, [r4]
 800535a:	e791      	b.n	8005280 <_strtod_l+0x3c8>
 800535c:	3316      	adds	r3, #22
 800535e:	dba8      	blt.n	80052b2 <_strtod_l+0x3fa>
 8005360:	4b38      	ldr	r3, [pc, #224]	@ (8005444 <_strtod_l+0x58c>)
 8005362:	eba9 0808 	sub.w	r8, r9, r8
 8005366:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800536a:	4650      	mov	r0, sl
 800536c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8005370:	4659      	mov	r1, fp
 8005372:	f7fb fa8f 	bl	8000894 <__aeabi_ddiv>
 8005376:	e760      	b.n	800523a <_strtod_l+0x382>
 8005378:	4b33      	ldr	r3, [pc, #204]	@ (8005448 <_strtod_l+0x590>)
 800537a:	4650      	mov	r0, sl
 800537c:	9308      	str	r3, [sp, #32]
 800537e:	2300      	movs	r3, #0
 8005380:	4659      	mov	r1, fp
 8005382:	461e      	mov	r6, r3
 8005384:	1124      	asrs	r4, r4, #4
 8005386:	2c01      	cmp	r4, #1
 8005388:	dc21      	bgt.n	80053ce <_strtod_l+0x516>
 800538a:	b10b      	cbz	r3, 8005390 <_strtod_l+0x4d8>
 800538c:	4682      	mov	sl, r0
 800538e:	468b      	mov	fp, r1
 8005390:	492d      	ldr	r1, [pc, #180]	@ (8005448 <_strtod_l+0x590>)
 8005392:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8005396:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800539a:	4652      	mov	r2, sl
 800539c:	e9d1 0100 	ldrd	r0, r1, [r1]
 80053a0:	465b      	mov	r3, fp
 80053a2:	f7fb f94d 	bl	8000640 <__aeabi_dmul>
 80053a6:	4b25      	ldr	r3, [pc, #148]	@ (800543c <_strtod_l+0x584>)
 80053a8:	460a      	mov	r2, r1
 80053aa:	400b      	ands	r3, r1
 80053ac:	4927      	ldr	r1, [pc, #156]	@ (800544c <_strtod_l+0x594>)
 80053ae:	4682      	mov	sl, r0
 80053b0:	428b      	cmp	r3, r1
 80053b2:	d898      	bhi.n	80052e6 <_strtod_l+0x42e>
 80053b4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80053b8:	428b      	cmp	r3, r1
 80053ba:	bf86      	itte	hi
 80053bc:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 80053c0:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8005450 <_strtod_l+0x598>
 80053c4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80053c8:	2300      	movs	r3, #0
 80053ca:	9308      	str	r3, [sp, #32]
 80053cc:	e07a      	b.n	80054c4 <_strtod_l+0x60c>
 80053ce:	07e2      	lsls	r2, r4, #31
 80053d0:	d505      	bpl.n	80053de <_strtod_l+0x526>
 80053d2:	9b08      	ldr	r3, [sp, #32]
 80053d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053d8:	f7fb f932 	bl	8000640 <__aeabi_dmul>
 80053dc:	2301      	movs	r3, #1
 80053de:	9a08      	ldr	r2, [sp, #32]
 80053e0:	3601      	adds	r6, #1
 80053e2:	3208      	adds	r2, #8
 80053e4:	1064      	asrs	r4, r4, #1
 80053e6:	9208      	str	r2, [sp, #32]
 80053e8:	e7cd      	b.n	8005386 <_strtod_l+0x4ce>
 80053ea:	d0ed      	beq.n	80053c8 <_strtod_l+0x510>
 80053ec:	4264      	negs	r4, r4
 80053ee:	f014 020f 	ands.w	r2, r4, #15
 80053f2:	d00a      	beq.n	800540a <_strtod_l+0x552>
 80053f4:	4b13      	ldr	r3, [pc, #76]	@ (8005444 <_strtod_l+0x58c>)
 80053f6:	4650      	mov	r0, sl
 80053f8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80053fc:	4659      	mov	r1, fp
 80053fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005402:	f7fb fa47 	bl	8000894 <__aeabi_ddiv>
 8005406:	4682      	mov	sl, r0
 8005408:	468b      	mov	fp, r1
 800540a:	1124      	asrs	r4, r4, #4
 800540c:	d0dc      	beq.n	80053c8 <_strtod_l+0x510>
 800540e:	2c1f      	cmp	r4, #31
 8005410:	dd20      	ble.n	8005454 <_strtod_l+0x59c>
 8005412:	2400      	movs	r4, #0
 8005414:	46a0      	mov	r8, r4
 8005416:	46a1      	mov	r9, r4
 8005418:	940a      	str	r4, [sp, #40]	@ 0x28
 800541a:	2322      	movs	r3, #34	@ 0x22
 800541c:	9a05      	ldr	r2, [sp, #20]
 800541e:	f04f 0a00 	mov.w	sl, #0
 8005422:	f04f 0b00 	mov.w	fp, #0
 8005426:	6013      	str	r3, [r2, #0]
 8005428:	e768      	b.n	80052fc <_strtod_l+0x444>
 800542a:	bf00      	nop
 800542c:	08008757 	.word	0x08008757
 8005430:	08008788 	.word	0x08008788
 8005434:	0800874f 	.word	0x0800874f
 8005438:	080088e4 	.word	0x080088e4
 800543c:	7ff00000 	.word	0x7ff00000
 8005440:	08008b73 	.word	0x08008b73
 8005444:	08008a70 	.word	0x08008a70
 8005448:	08008a48 	.word	0x08008a48
 800544c:	7ca00000 	.word	0x7ca00000
 8005450:	7fefffff 	.word	0x7fefffff
 8005454:	f014 0310 	ands.w	r3, r4, #16
 8005458:	bf18      	it	ne
 800545a:	236a      	movne	r3, #106	@ 0x6a
 800545c:	4650      	mov	r0, sl
 800545e:	9308      	str	r3, [sp, #32]
 8005460:	4659      	mov	r1, fp
 8005462:	2300      	movs	r3, #0
 8005464:	4ea9      	ldr	r6, [pc, #676]	@ (800570c <_strtod_l+0x854>)
 8005466:	07e2      	lsls	r2, r4, #31
 8005468:	d504      	bpl.n	8005474 <_strtod_l+0x5bc>
 800546a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800546e:	f7fb f8e7 	bl	8000640 <__aeabi_dmul>
 8005472:	2301      	movs	r3, #1
 8005474:	1064      	asrs	r4, r4, #1
 8005476:	f106 0608 	add.w	r6, r6, #8
 800547a:	d1f4      	bne.n	8005466 <_strtod_l+0x5ae>
 800547c:	b10b      	cbz	r3, 8005482 <_strtod_l+0x5ca>
 800547e:	4682      	mov	sl, r0
 8005480:	468b      	mov	fp, r1
 8005482:	9b08      	ldr	r3, [sp, #32]
 8005484:	b1b3      	cbz	r3, 80054b4 <_strtod_l+0x5fc>
 8005486:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800548a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800548e:	2b00      	cmp	r3, #0
 8005490:	4659      	mov	r1, fp
 8005492:	dd0f      	ble.n	80054b4 <_strtod_l+0x5fc>
 8005494:	2b1f      	cmp	r3, #31
 8005496:	dd57      	ble.n	8005548 <_strtod_l+0x690>
 8005498:	2b34      	cmp	r3, #52	@ 0x34
 800549a:	bfd8      	it	le
 800549c:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 80054a0:	f04f 0a00 	mov.w	sl, #0
 80054a4:	bfcf      	iteee	gt
 80054a6:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80054aa:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80054ae:	4093      	lslle	r3, r2
 80054b0:	ea03 0b01 	andle.w	fp, r3, r1
 80054b4:	2200      	movs	r2, #0
 80054b6:	2300      	movs	r3, #0
 80054b8:	4650      	mov	r0, sl
 80054ba:	4659      	mov	r1, fp
 80054bc:	f7fb fb28 	bl	8000b10 <__aeabi_dcmpeq>
 80054c0:	2800      	cmp	r0, #0
 80054c2:	d1a6      	bne.n	8005412 <_strtod_l+0x55a>
 80054c4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80054c6:	463a      	mov	r2, r7
 80054c8:	9300      	str	r3, [sp, #0]
 80054ca:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80054cc:	462b      	mov	r3, r5
 80054ce:	9805      	ldr	r0, [sp, #20]
 80054d0:	f002 f8d6 	bl	8007680 <__s2b>
 80054d4:	900a      	str	r0, [sp, #40]	@ 0x28
 80054d6:	2800      	cmp	r0, #0
 80054d8:	f43f af05 	beq.w	80052e6 <_strtod_l+0x42e>
 80054dc:	2400      	movs	r4, #0
 80054de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80054e0:	eba9 0308 	sub.w	r3, r9, r8
 80054e4:	2a00      	cmp	r2, #0
 80054e6:	bfa8      	it	ge
 80054e8:	2300      	movge	r3, #0
 80054ea:	46a0      	mov	r8, r4
 80054ec:	9312      	str	r3, [sp, #72]	@ 0x48
 80054ee:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80054f2:	9316      	str	r3, [sp, #88]	@ 0x58
 80054f4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80054f6:	9805      	ldr	r0, [sp, #20]
 80054f8:	6859      	ldr	r1, [r3, #4]
 80054fa:	f002 f819 	bl	8007530 <_Balloc>
 80054fe:	4681      	mov	r9, r0
 8005500:	2800      	cmp	r0, #0
 8005502:	f43f aef4 	beq.w	80052ee <_strtod_l+0x436>
 8005506:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005508:	300c      	adds	r0, #12
 800550a:	691a      	ldr	r2, [r3, #16]
 800550c:	f103 010c 	add.w	r1, r3, #12
 8005510:	3202      	adds	r2, #2
 8005512:	0092      	lsls	r2, r2, #2
 8005514:	f000 fba1 	bl	8005c5a <memcpy>
 8005518:	ab1c      	add	r3, sp, #112	@ 0x70
 800551a:	9301      	str	r3, [sp, #4]
 800551c:	ab1b      	add	r3, sp, #108	@ 0x6c
 800551e:	9300      	str	r3, [sp, #0]
 8005520:	4652      	mov	r2, sl
 8005522:	465b      	mov	r3, fp
 8005524:	9805      	ldr	r0, [sp, #20]
 8005526:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800552a:	f002 fbdb 	bl	8007ce4 <__d2b>
 800552e:	901a      	str	r0, [sp, #104]	@ 0x68
 8005530:	2800      	cmp	r0, #0
 8005532:	f43f aedc 	beq.w	80052ee <_strtod_l+0x436>
 8005536:	2101      	movs	r1, #1
 8005538:	9805      	ldr	r0, [sp, #20]
 800553a:	f002 f937 	bl	80077ac <__i2b>
 800553e:	4680      	mov	r8, r0
 8005540:	b948      	cbnz	r0, 8005556 <_strtod_l+0x69e>
 8005542:	f04f 0800 	mov.w	r8, #0
 8005546:	e6d2      	b.n	80052ee <_strtod_l+0x436>
 8005548:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800554c:	fa02 f303 	lsl.w	r3, r2, r3
 8005550:	ea03 0a0a 	and.w	sl, r3, sl
 8005554:	e7ae      	b.n	80054b4 <_strtod_l+0x5fc>
 8005556:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8005558:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800555a:	2d00      	cmp	r5, #0
 800555c:	bfab      	itete	ge
 800555e:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8005560:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8005562:	18ef      	addge	r7, r5, r3
 8005564:	1b5e      	sublt	r6, r3, r5
 8005566:	9b08      	ldr	r3, [sp, #32]
 8005568:	bfa8      	it	ge
 800556a:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800556c:	eba5 0503 	sub.w	r5, r5, r3
 8005570:	4415      	add	r5, r2
 8005572:	4b67      	ldr	r3, [pc, #412]	@ (8005710 <_strtod_l+0x858>)
 8005574:	f105 35ff 	add.w	r5, r5, #4294967295	@ 0xffffffff
 8005578:	bfb8      	it	lt
 800557a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800557c:	429d      	cmp	r5, r3
 800557e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8005582:	da50      	bge.n	8005626 <_strtod_l+0x76e>
 8005584:	1b5b      	subs	r3, r3, r5
 8005586:	2b1f      	cmp	r3, #31
 8005588:	f04f 0101 	mov.w	r1, #1
 800558c:	eba2 0203 	sub.w	r2, r2, r3
 8005590:	dc3d      	bgt.n	800560e <_strtod_l+0x756>
 8005592:	fa01 f303 	lsl.w	r3, r1, r3
 8005596:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005598:	2300      	movs	r3, #0
 800559a:	9310      	str	r3, [sp, #64]	@ 0x40
 800559c:	18bd      	adds	r5, r7, r2
 800559e:	9b08      	ldr	r3, [sp, #32]
 80055a0:	42af      	cmp	r7, r5
 80055a2:	4416      	add	r6, r2
 80055a4:	441e      	add	r6, r3
 80055a6:	463b      	mov	r3, r7
 80055a8:	bfa8      	it	ge
 80055aa:	462b      	movge	r3, r5
 80055ac:	42b3      	cmp	r3, r6
 80055ae:	bfa8      	it	ge
 80055b0:	4633      	movge	r3, r6
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	bfc2      	ittt	gt
 80055b6:	1aed      	subgt	r5, r5, r3
 80055b8:	1af6      	subgt	r6, r6, r3
 80055ba:	1aff      	subgt	r7, r7, r3
 80055bc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80055be:	2b00      	cmp	r3, #0
 80055c0:	dd16      	ble.n	80055f0 <_strtod_l+0x738>
 80055c2:	4641      	mov	r1, r8
 80055c4:	461a      	mov	r2, r3
 80055c6:	9805      	ldr	r0, [sp, #20]
 80055c8:	f002 f9ae 	bl	8007928 <__pow5mult>
 80055cc:	4680      	mov	r8, r0
 80055ce:	2800      	cmp	r0, #0
 80055d0:	d0b7      	beq.n	8005542 <_strtod_l+0x68a>
 80055d2:	4601      	mov	r1, r0
 80055d4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80055d6:	9805      	ldr	r0, [sp, #20]
 80055d8:	f002 f8fe 	bl	80077d8 <__multiply>
 80055dc:	900e      	str	r0, [sp, #56]	@ 0x38
 80055de:	2800      	cmp	r0, #0
 80055e0:	f43f ae85 	beq.w	80052ee <_strtod_l+0x436>
 80055e4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80055e6:	9805      	ldr	r0, [sp, #20]
 80055e8:	f001 ffe2 	bl	80075b0 <_Bfree>
 80055ec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80055ee:	931a      	str	r3, [sp, #104]	@ 0x68
 80055f0:	2d00      	cmp	r5, #0
 80055f2:	dc1d      	bgt.n	8005630 <_strtod_l+0x778>
 80055f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	dd23      	ble.n	8005642 <_strtod_l+0x78a>
 80055fa:	4649      	mov	r1, r9
 80055fc:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80055fe:	9805      	ldr	r0, [sp, #20]
 8005600:	f002 f992 	bl	8007928 <__pow5mult>
 8005604:	4681      	mov	r9, r0
 8005606:	b9e0      	cbnz	r0, 8005642 <_strtod_l+0x78a>
 8005608:	f04f 0900 	mov.w	r9, #0
 800560c:	e66f      	b.n	80052ee <_strtod_l+0x436>
 800560e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8005612:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8005616:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800561a:	35e2      	adds	r5, #226	@ 0xe2
 800561c:	fa01 f305 	lsl.w	r3, r1, r5
 8005620:	9310      	str	r3, [sp, #64]	@ 0x40
 8005622:	9113      	str	r1, [sp, #76]	@ 0x4c
 8005624:	e7ba      	b.n	800559c <_strtod_l+0x6e4>
 8005626:	2300      	movs	r3, #0
 8005628:	9310      	str	r3, [sp, #64]	@ 0x40
 800562a:	2301      	movs	r3, #1
 800562c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800562e:	e7b5      	b.n	800559c <_strtod_l+0x6e4>
 8005630:	462a      	mov	r2, r5
 8005632:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005634:	9805      	ldr	r0, [sp, #20]
 8005636:	f002 f9d1 	bl	80079dc <__lshift>
 800563a:	901a      	str	r0, [sp, #104]	@ 0x68
 800563c:	2800      	cmp	r0, #0
 800563e:	d1d9      	bne.n	80055f4 <_strtod_l+0x73c>
 8005640:	e655      	b.n	80052ee <_strtod_l+0x436>
 8005642:	2e00      	cmp	r6, #0
 8005644:	dd07      	ble.n	8005656 <_strtod_l+0x79e>
 8005646:	4649      	mov	r1, r9
 8005648:	4632      	mov	r2, r6
 800564a:	9805      	ldr	r0, [sp, #20]
 800564c:	f002 f9c6 	bl	80079dc <__lshift>
 8005650:	4681      	mov	r9, r0
 8005652:	2800      	cmp	r0, #0
 8005654:	d0d8      	beq.n	8005608 <_strtod_l+0x750>
 8005656:	2f00      	cmp	r7, #0
 8005658:	dd08      	ble.n	800566c <_strtod_l+0x7b4>
 800565a:	4641      	mov	r1, r8
 800565c:	463a      	mov	r2, r7
 800565e:	9805      	ldr	r0, [sp, #20]
 8005660:	f002 f9bc 	bl	80079dc <__lshift>
 8005664:	4680      	mov	r8, r0
 8005666:	2800      	cmp	r0, #0
 8005668:	f43f ae41 	beq.w	80052ee <_strtod_l+0x436>
 800566c:	464a      	mov	r2, r9
 800566e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005670:	9805      	ldr	r0, [sp, #20]
 8005672:	f002 fa3b 	bl	8007aec <__mdiff>
 8005676:	4604      	mov	r4, r0
 8005678:	2800      	cmp	r0, #0
 800567a:	f43f ae38 	beq.w	80052ee <_strtod_l+0x436>
 800567e:	68c3      	ldr	r3, [r0, #12]
 8005680:	4641      	mov	r1, r8
 8005682:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005684:	2300      	movs	r3, #0
 8005686:	60c3      	str	r3, [r0, #12]
 8005688:	f002 fa14 	bl	8007ab4 <__mcmp>
 800568c:	2800      	cmp	r0, #0
 800568e:	da45      	bge.n	800571c <_strtod_l+0x864>
 8005690:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005692:	ea53 030a 	orrs.w	r3, r3, sl
 8005696:	d16b      	bne.n	8005770 <_strtod_l+0x8b8>
 8005698:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800569c:	2b00      	cmp	r3, #0
 800569e:	d167      	bne.n	8005770 <_strtod_l+0x8b8>
 80056a0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80056a4:	0d1b      	lsrs	r3, r3, #20
 80056a6:	051b      	lsls	r3, r3, #20
 80056a8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80056ac:	d960      	bls.n	8005770 <_strtod_l+0x8b8>
 80056ae:	6963      	ldr	r3, [r4, #20]
 80056b0:	b913      	cbnz	r3, 80056b8 <_strtod_l+0x800>
 80056b2:	6923      	ldr	r3, [r4, #16]
 80056b4:	2b01      	cmp	r3, #1
 80056b6:	dd5b      	ble.n	8005770 <_strtod_l+0x8b8>
 80056b8:	4621      	mov	r1, r4
 80056ba:	2201      	movs	r2, #1
 80056bc:	9805      	ldr	r0, [sp, #20]
 80056be:	f002 f98d 	bl	80079dc <__lshift>
 80056c2:	4641      	mov	r1, r8
 80056c4:	4604      	mov	r4, r0
 80056c6:	f002 f9f5 	bl	8007ab4 <__mcmp>
 80056ca:	2800      	cmp	r0, #0
 80056cc:	dd50      	ble.n	8005770 <_strtod_l+0x8b8>
 80056ce:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80056d2:	9a08      	ldr	r2, [sp, #32]
 80056d4:	0d1b      	lsrs	r3, r3, #20
 80056d6:	051b      	lsls	r3, r3, #20
 80056d8:	2a00      	cmp	r2, #0
 80056da:	d06a      	beq.n	80057b2 <_strtod_l+0x8fa>
 80056dc:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80056e0:	d867      	bhi.n	80057b2 <_strtod_l+0x8fa>
 80056e2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80056e6:	f67f ae98 	bls.w	800541a <_strtod_l+0x562>
 80056ea:	4650      	mov	r0, sl
 80056ec:	4659      	mov	r1, fp
 80056ee:	4b09      	ldr	r3, [pc, #36]	@ (8005714 <_strtod_l+0x85c>)
 80056f0:	2200      	movs	r2, #0
 80056f2:	f7fa ffa5 	bl	8000640 <__aeabi_dmul>
 80056f6:	4b08      	ldr	r3, [pc, #32]	@ (8005718 <_strtod_l+0x860>)
 80056f8:	4682      	mov	sl, r0
 80056fa:	400b      	ands	r3, r1
 80056fc:	468b      	mov	fp, r1
 80056fe:	2b00      	cmp	r3, #0
 8005700:	f47f ae00 	bne.w	8005304 <_strtod_l+0x44c>
 8005704:	2322      	movs	r3, #34	@ 0x22
 8005706:	9a05      	ldr	r2, [sp, #20]
 8005708:	6013      	str	r3, [r2, #0]
 800570a:	e5fb      	b.n	8005304 <_strtod_l+0x44c>
 800570c:	080087b0 	.word	0x080087b0
 8005710:	fffffc02 	.word	0xfffffc02
 8005714:	39500000 	.word	0x39500000
 8005718:	7ff00000 	.word	0x7ff00000
 800571c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8005720:	d165      	bne.n	80057ee <_strtod_l+0x936>
 8005722:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8005724:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005728:	b35a      	cbz	r2, 8005782 <_strtod_l+0x8ca>
 800572a:	4a99      	ldr	r2, [pc, #612]	@ (8005990 <_strtod_l+0xad8>)
 800572c:	4293      	cmp	r3, r2
 800572e:	d12b      	bne.n	8005788 <_strtod_l+0x8d0>
 8005730:	9b08      	ldr	r3, [sp, #32]
 8005732:	4651      	mov	r1, sl
 8005734:	b303      	cbz	r3, 8005778 <_strtod_l+0x8c0>
 8005736:	465a      	mov	r2, fp
 8005738:	4b96      	ldr	r3, [pc, #600]	@ (8005994 <_strtod_l+0xadc>)
 800573a:	4013      	ands	r3, r2
 800573c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8005740:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005744:	d81b      	bhi.n	800577e <_strtod_l+0x8c6>
 8005746:	0d1b      	lsrs	r3, r3, #20
 8005748:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800574c:	fa02 f303 	lsl.w	r3, r2, r3
 8005750:	4299      	cmp	r1, r3
 8005752:	d119      	bne.n	8005788 <_strtod_l+0x8d0>
 8005754:	4b90      	ldr	r3, [pc, #576]	@ (8005998 <_strtod_l+0xae0>)
 8005756:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005758:	429a      	cmp	r2, r3
 800575a:	d102      	bne.n	8005762 <_strtod_l+0x8aa>
 800575c:	3101      	adds	r1, #1
 800575e:	f43f adc6 	beq.w	80052ee <_strtod_l+0x436>
 8005762:	f04f 0a00 	mov.w	sl, #0
 8005766:	4b8b      	ldr	r3, [pc, #556]	@ (8005994 <_strtod_l+0xadc>)
 8005768:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800576a:	401a      	ands	r2, r3
 800576c:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8005770:	9b08      	ldr	r3, [sp, #32]
 8005772:	2b00      	cmp	r3, #0
 8005774:	d1b9      	bne.n	80056ea <_strtod_l+0x832>
 8005776:	e5c5      	b.n	8005304 <_strtod_l+0x44c>
 8005778:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800577c:	e7e8      	b.n	8005750 <_strtod_l+0x898>
 800577e:	4613      	mov	r3, r2
 8005780:	e7e6      	b.n	8005750 <_strtod_l+0x898>
 8005782:	ea53 030a 	orrs.w	r3, r3, sl
 8005786:	d0a2      	beq.n	80056ce <_strtod_l+0x816>
 8005788:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800578a:	b1db      	cbz	r3, 80057c4 <_strtod_l+0x90c>
 800578c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800578e:	4213      	tst	r3, r2
 8005790:	d0ee      	beq.n	8005770 <_strtod_l+0x8b8>
 8005792:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005794:	4650      	mov	r0, sl
 8005796:	4659      	mov	r1, fp
 8005798:	9a08      	ldr	r2, [sp, #32]
 800579a:	b1bb      	cbz	r3, 80057cc <_strtod_l+0x914>
 800579c:	f7ff fb68 	bl	8004e70 <sulp>
 80057a0:	4602      	mov	r2, r0
 80057a2:	460b      	mov	r3, r1
 80057a4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80057a8:	f7fa fd94 	bl	80002d4 <__adddf3>
 80057ac:	4682      	mov	sl, r0
 80057ae:	468b      	mov	fp, r1
 80057b0:	e7de      	b.n	8005770 <_strtod_l+0x8b8>
 80057b2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80057b6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80057ba:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 80057be:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80057c2:	e7d5      	b.n	8005770 <_strtod_l+0x8b8>
 80057c4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80057c6:	ea13 0f0a 	tst.w	r3, sl
 80057ca:	e7e1      	b.n	8005790 <_strtod_l+0x8d8>
 80057cc:	f7ff fb50 	bl	8004e70 <sulp>
 80057d0:	4602      	mov	r2, r0
 80057d2:	460b      	mov	r3, r1
 80057d4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80057d8:	f7fa fd7a 	bl	80002d0 <__aeabi_dsub>
 80057dc:	2200      	movs	r2, #0
 80057de:	2300      	movs	r3, #0
 80057e0:	4682      	mov	sl, r0
 80057e2:	468b      	mov	fp, r1
 80057e4:	f7fb f994 	bl	8000b10 <__aeabi_dcmpeq>
 80057e8:	2800      	cmp	r0, #0
 80057ea:	d0c1      	beq.n	8005770 <_strtod_l+0x8b8>
 80057ec:	e615      	b.n	800541a <_strtod_l+0x562>
 80057ee:	4641      	mov	r1, r8
 80057f0:	4620      	mov	r0, r4
 80057f2:	f002 facf 	bl	8007d94 <__ratio>
 80057f6:	2200      	movs	r2, #0
 80057f8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80057fc:	4606      	mov	r6, r0
 80057fe:	460f      	mov	r7, r1
 8005800:	f7fb f99a 	bl	8000b38 <__aeabi_dcmple>
 8005804:	2800      	cmp	r0, #0
 8005806:	d06d      	beq.n	80058e4 <_strtod_l+0xa2c>
 8005808:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800580a:	2b00      	cmp	r3, #0
 800580c:	d178      	bne.n	8005900 <_strtod_l+0xa48>
 800580e:	f1ba 0f00 	cmp.w	sl, #0
 8005812:	d156      	bne.n	80058c2 <_strtod_l+0xa0a>
 8005814:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005816:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800581a:	2b00      	cmp	r3, #0
 800581c:	d158      	bne.n	80058d0 <_strtod_l+0xa18>
 800581e:	2200      	movs	r2, #0
 8005820:	4630      	mov	r0, r6
 8005822:	4639      	mov	r1, r7
 8005824:	4b5d      	ldr	r3, [pc, #372]	@ (800599c <_strtod_l+0xae4>)
 8005826:	f7fb f97d 	bl	8000b24 <__aeabi_dcmplt>
 800582a:	2800      	cmp	r0, #0
 800582c:	d157      	bne.n	80058de <_strtod_l+0xa26>
 800582e:	4630      	mov	r0, r6
 8005830:	4639      	mov	r1, r7
 8005832:	2200      	movs	r2, #0
 8005834:	4b5a      	ldr	r3, [pc, #360]	@ (80059a0 <_strtod_l+0xae8>)
 8005836:	f7fa ff03 	bl	8000640 <__aeabi_dmul>
 800583a:	4606      	mov	r6, r0
 800583c:	460f      	mov	r7, r1
 800583e:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8005842:	9606      	str	r6, [sp, #24]
 8005844:	9307      	str	r3, [sp, #28]
 8005846:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800584a:	4d52      	ldr	r5, [pc, #328]	@ (8005994 <_strtod_l+0xadc>)
 800584c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8005850:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005852:	401d      	ands	r5, r3
 8005854:	4b53      	ldr	r3, [pc, #332]	@ (80059a4 <_strtod_l+0xaec>)
 8005856:	429d      	cmp	r5, r3
 8005858:	f040 80aa 	bne.w	80059b0 <_strtod_l+0xaf8>
 800585c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800585e:	4650      	mov	r0, sl
 8005860:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8005864:	4659      	mov	r1, fp
 8005866:	f002 f9d5 	bl	8007c14 <__ulp>
 800586a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800586e:	f7fa fee7 	bl	8000640 <__aeabi_dmul>
 8005872:	4652      	mov	r2, sl
 8005874:	465b      	mov	r3, fp
 8005876:	f7fa fd2d 	bl	80002d4 <__adddf3>
 800587a:	460b      	mov	r3, r1
 800587c:	4945      	ldr	r1, [pc, #276]	@ (8005994 <_strtod_l+0xadc>)
 800587e:	4a4a      	ldr	r2, [pc, #296]	@ (80059a8 <_strtod_l+0xaf0>)
 8005880:	4019      	ands	r1, r3
 8005882:	4291      	cmp	r1, r2
 8005884:	4682      	mov	sl, r0
 8005886:	d942      	bls.n	800590e <_strtod_l+0xa56>
 8005888:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800588a:	4b43      	ldr	r3, [pc, #268]	@ (8005998 <_strtod_l+0xae0>)
 800588c:	429a      	cmp	r2, r3
 800588e:	d103      	bne.n	8005898 <_strtod_l+0x9e0>
 8005890:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005892:	3301      	adds	r3, #1
 8005894:	f43f ad2b 	beq.w	80052ee <_strtod_l+0x436>
 8005898:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800589c:	f8df b0f8 	ldr.w	fp, [pc, #248]	@ 8005998 <_strtod_l+0xae0>
 80058a0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80058a2:	9805      	ldr	r0, [sp, #20]
 80058a4:	f001 fe84 	bl	80075b0 <_Bfree>
 80058a8:	4649      	mov	r1, r9
 80058aa:	9805      	ldr	r0, [sp, #20]
 80058ac:	f001 fe80 	bl	80075b0 <_Bfree>
 80058b0:	4641      	mov	r1, r8
 80058b2:	9805      	ldr	r0, [sp, #20]
 80058b4:	f001 fe7c 	bl	80075b0 <_Bfree>
 80058b8:	4621      	mov	r1, r4
 80058ba:	9805      	ldr	r0, [sp, #20]
 80058bc:	f001 fe78 	bl	80075b0 <_Bfree>
 80058c0:	e618      	b.n	80054f4 <_strtod_l+0x63c>
 80058c2:	f1ba 0f01 	cmp.w	sl, #1
 80058c6:	d103      	bne.n	80058d0 <_strtod_l+0xa18>
 80058c8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	f43f ada5 	beq.w	800541a <_strtod_l+0x562>
 80058d0:	2200      	movs	r2, #0
 80058d2:	4b36      	ldr	r3, [pc, #216]	@ (80059ac <_strtod_l+0xaf4>)
 80058d4:	2600      	movs	r6, #0
 80058d6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80058da:	4f30      	ldr	r7, [pc, #192]	@ (800599c <_strtod_l+0xae4>)
 80058dc:	e7b3      	b.n	8005846 <_strtod_l+0x98e>
 80058de:	2600      	movs	r6, #0
 80058e0:	4f2f      	ldr	r7, [pc, #188]	@ (80059a0 <_strtod_l+0xae8>)
 80058e2:	e7ac      	b.n	800583e <_strtod_l+0x986>
 80058e4:	4630      	mov	r0, r6
 80058e6:	4639      	mov	r1, r7
 80058e8:	4b2d      	ldr	r3, [pc, #180]	@ (80059a0 <_strtod_l+0xae8>)
 80058ea:	2200      	movs	r2, #0
 80058ec:	f7fa fea8 	bl	8000640 <__aeabi_dmul>
 80058f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80058f2:	4606      	mov	r6, r0
 80058f4:	460f      	mov	r7, r1
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d0a1      	beq.n	800583e <_strtod_l+0x986>
 80058fa:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80058fe:	e7a2      	b.n	8005846 <_strtod_l+0x98e>
 8005900:	2200      	movs	r2, #0
 8005902:	4b26      	ldr	r3, [pc, #152]	@ (800599c <_strtod_l+0xae4>)
 8005904:	4616      	mov	r6, r2
 8005906:	461f      	mov	r7, r3
 8005908:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800590c:	e79b      	b.n	8005846 <_strtod_l+0x98e>
 800590e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8005912:	9b08      	ldr	r3, [sp, #32]
 8005914:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8005918:	2b00      	cmp	r3, #0
 800591a:	d1c1      	bne.n	80058a0 <_strtod_l+0x9e8>
 800591c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8005920:	0d1b      	lsrs	r3, r3, #20
 8005922:	051b      	lsls	r3, r3, #20
 8005924:	429d      	cmp	r5, r3
 8005926:	d1bb      	bne.n	80058a0 <_strtod_l+0x9e8>
 8005928:	4630      	mov	r0, r6
 800592a:	4639      	mov	r1, r7
 800592c:	f7fb fa46 	bl	8000dbc <__aeabi_d2lz>
 8005930:	f7fa fe58 	bl	80005e4 <__aeabi_l2d>
 8005934:	4602      	mov	r2, r0
 8005936:	460b      	mov	r3, r1
 8005938:	4630      	mov	r0, r6
 800593a:	4639      	mov	r1, r7
 800593c:	f7fa fcc8 	bl	80002d0 <__aeabi_dsub>
 8005940:	460b      	mov	r3, r1
 8005942:	4602      	mov	r2, r0
 8005944:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8005948:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800594c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800594e:	ea46 060a 	orr.w	r6, r6, sl
 8005952:	431e      	orrs	r6, r3
 8005954:	d069      	beq.n	8005a2a <_strtod_l+0xb72>
 8005956:	a30a      	add	r3, pc, #40	@ (adr r3, 8005980 <_strtod_l+0xac8>)
 8005958:	e9d3 2300 	ldrd	r2, r3, [r3]
 800595c:	f7fb f8e2 	bl	8000b24 <__aeabi_dcmplt>
 8005960:	2800      	cmp	r0, #0
 8005962:	f47f accf 	bne.w	8005304 <_strtod_l+0x44c>
 8005966:	a308      	add	r3, pc, #32	@ (adr r3, 8005988 <_strtod_l+0xad0>)
 8005968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800596c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005970:	f7fb f8f6 	bl	8000b60 <__aeabi_dcmpgt>
 8005974:	2800      	cmp	r0, #0
 8005976:	d093      	beq.n	80058a0 <_strtod_l+0x9e8>
 8005978:	e4c4      	b.n	8005304 <_strtod_l+0x44c>
 800597a:	bf00      	nop
 800597c:	f3af 8000 	nop.w
 8005980:	94a03595 	.word	0x94a03595
 8005984:	3fdfffff 	.word	0x3fdfffff
 8005988:	35afe535 	.word	0x35afe535
 800598c:	3fe00000 	.word	0x3fe00000
 8005990:	000fffff 	.word	0x000fffff
 8005994:	7ff00000 	.word	0x7ff00000
 8005998:	7fefffff 	.word	0x7fefffff
 800599c:	3ff00000 	.word	0x3ff00000
 80059a0:	3fe00000 	.word	0x3fe00000
 80059a4:	7fe00000 	.word	0x7fe00000
 80059a8:	7c9fffff 	.word	0x7c9fffff
 80059ac:	bff00000 	.word	0xbff00000
 80059b0:	9b08      	ldr	r3, [sp, #32]
 80059b2:	b323      	cbz	r3, 80059fe <_strtod_l+0xb46>
 80059b4:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80059b8:	d821      	bhi.n	80059fe <_strtod_l+0xb46>
 80059ba:	a327      	add	r3, pc, #156	@ (adr r3, 8005a58 <_strtod_l+0xba0>)
 80059bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059c0:	4630      	mov	r0, r6
 80059c2:	4639      	mov	r1, r7
 80059c4:	f7fb f8b8 	bl	8000b38 <__aeabi_dcmple>
 80059c8:	b1a0      	cbz	r0, 80059f4 <_strtod_l+0xb3c>
 80059ca:	4639      	mov	r1, r7
 80059cc:	4630      	mov	r0, r6
 80059ce:	f7fb f90f 	bl	8000bf0 <__aeabi_d2uiz>
 80059d2:	2801      	cmp	r0, #1
 80059d4:	bf38      	it	cc
 80059d6:	2001      	movcc	r0, #1
 80059d8:	f7fa fdb8 	bl	800054c <__aeabi_ui2d>
 80059dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80059de:	4606      	mov	r6, r0
 80059e0:	460f      	mov	r7, r1
 80059e2:	b9fb      	cbnz	r3, 8005a24 <_strtod_l+0xb6c>
 80059e4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80059e8:	9014      	str	r0, [sp, #80]	@ 0x50
 80059ea:	9315      	str	r3, [sp, #84]	@ 0x54
 80059ec:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80059f0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80059f4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80059f6:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80059fa:	1b5b      	subs	r3, r3, r5
 80059fc:	9311      	str	r3, [sp, #68]	@ 0x44
 80059fe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005a02:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8005a06:	f002 f905 	bl	8007c14 <__ulp>
 8005a0a:	4602      	mov	r2, r0
 8005a0c:	460b      	mov	r3, r1
 8005a0e:	4650      	mov	r0, sl
 8005a10:	4659      	mov	r1, fp
 8005a12:	f7fa fe15 	bl	8000640 <__aeabi_dmul>
 8005a16:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8005a1a:	f7fa fc5b 	bl	80002d4 <__adddf3>
 8005a1e:	4682      	mov	sl, r0
 8005a20:	468b      	mov	fp, r1
 8005a22:	e776      	b.n	8005912 <_strtod_l+0xa5a>
 8005a24:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8005a28:	e7e0      	b.n	80059ec <_strtod_l+0xb34>
 8005a2a:	a30d      	add	r3, pc, #52	@ (adr r3, 8005a60 <_strtod_l+0xba8>)
 8005a2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a30:	f7fb f878 	bl	8000b24 <__aeabi_dcmplt>
 8005a34:	e79e      	b.n	8005974 <_strtod_l+0xabc>
 8005a36:	2300      	movs	r3, #0
 8005a38:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005a3a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005a3c:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8005a3e:	6013      	str	r3, [r2, #0]
 8005a40:	f7ff ba77 	b.w	8004f32 <_strtod_l+0x7a>
 8005a44:	2a65      	cmp	r2, #101	@ 0x65
 8005a46:	f43f ab6e 	beq.w	8005126 <_strtod_l+0x26e>
 8005a4a:	2a45      	cmp	r2, #69	@ 0x45
 8005a4c:	f43f ab6b 	beq.w	8005126 <_strtod_l+0x26e>
 8005a50:	2301      	movs	r3, #1
 8005a52:	f7ff bba6 	b.w	80051a2 <_strtod_l+0x2ea>
 8005a56:	bf00      	nop
 8005a58:	ffc00000 	.word	0xffc00000
 8005a5c:	41dfffff 	.word	0x41dfffff
 8005a60:	94a03595 	.word	0x94a03595
 8005a64:	3fcfffff 	.word	0x3fcfffff

08005a68 <_strtod_r>:
 8005a68:	4b01      	ldr	r3, [pc, #4]	@ (8005a70 <_strtod_r+0x8>)
 8005a6a:	f7ff ba25 	b.w	8004eb8 <_strtod_l>
 8005a6e:	bf00      	nop
 8005a70:	2000001c 	.word	0x2000001c

08005a74 <_strtol_l.constprop.0>:
 8005a74:	2b24      	cmp	r3, #36	@ 0x24
 8005a76:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a7a:	4686      	mov	lr, r0
 8005a7c:	4690      	mov	r8, r2
 8005a7e:	d801      	bhi.n	8005a84 <_strtol_l.constprop.0+0x10>
 8005a80:	2b01      	cmp	r3, #1
 8005a82:	d106      	bne.n	8005a92 <_strtol_l.constprop.0+0x1e>
 8005a84:	f000 f8ae 	bl	8005be4 <__errno>
 8005a88:	2316      	movs	r3, #22
 8005a8a:	6003      	str	r3, [r0, #0]
 8005a8c:	2000      	movs	r0, #0
 8005a8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a92:	460d      	mov	r5, r1
 8005a94:	4833      	ldr	r0, [pc, #204]	@ (8005b64 <_strtol_l.constprop.0+0xf0>)
 8005a96:	462a      	mov	r2, r5
 8005a98:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005a9c:	5d06      	ldrb	r6, [r0, r4]
 8005a9e:	f016 0608 	ands.w	r6, r6, #8
 8005aa2:	d1f8      	bne.n	8005a96 <_strtol_l.constprop.0+0x22>
 8005aa4:	2c2d      	cmp	r4, #45	@ 0x2d
 8005aa6:	d12d      	bne.n	8005b04 <_strtol_l.constprop.0+0x90>
 8005aa8:	2601      	movs	r6, #1
 8005aaa:	782c      	ldrb	r4, [r5, #0]
 8005aac:	1c95      	adds	r5, r2, #2
 8005aae:	f033 0210 	bics.w	r2, r3, #16
 8005ab2:	d109      	bne.n	8005ac8 <_strtol_l.constprop.0+0x54>
 8005ab4:	2c30      	cmp	r4, #48	@ 0x30
 8005ab6:	d12a      	bne.n	8005b0e <_strtol_l.constprop.0+0x9a>
 8005ab8:	782a      	ldrb	r2, [r5, #0]
 8005aba:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8005abe:	2a58      	cmp	r2, #88	@ 0x58
 8005ac0:	d125      	bne.n	8005b0e <_strtol_l.constprop.0+0x9a>
 8005ac2:	2310      	movs	r3, #16
 8005ac4:	786c      	ldrb	r4, [r5, #1]
 8005ac6:	3502      	adds	r5, #2
 8005ac8:	2200      	movs	r2, #0
 8005aca:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8005ace:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 8005ad2:	fbbc f9f3 	udiv	r9, ip, r3
 8005ad6:	4610      	mov	r0, r2
 8005ad8:	fb03 ca19 	mls	sl, r3, r9, ip
 8005adc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8005ae0:	2f09      	cmp	r7, #9
 8005ae2:	d81b      	bhi.n	8005b1c <_strtol_l.constprop.0+0xa8>
 8005ae4:	463c      	mov	r4, r7
 8005ae6:	42a3      	cmp	r3, r4
 8005ae8:	dd27      	ble.n	8005b3a <_strtol_l.constprop.0+0xc6>
 8005aea:	1c57      	adds	r7, r2, #1
 8005aec:	d007      	beq.n	8005afe <_strtol_l.constprop.0+0x8a>
 8005aee:	4581      	cmp	r9, r0
 8005af0:	d320      	bcc.n	8005b34 <_strtol_l.constprop.0+0xc0>
 8005af2:	d101      	bne.n	8005af8 <_strtol_l.constprop.0+0x84>
 8005af4:	45a2      	cmp	sl, r4
 8005af6:	db1d      	blt.n	8005b34 <_strtol_l.constprop.0+0xc0>
 8005af8:	2201      	movs	r2, #1
 8005afa:	fb00 4003 	mla	r0, r0, r3, r4
 8005afe:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005b02:	e7eb      	b.n	8005adc <_strtol_l.constprop.0+0x68>
 8005b04:	2c2b      	cmp	r4, #43	@ 0x2b
 8005b06:	bf04      	itt	eq
 8005b08:	782c      	ldrbeq	r4, [r5, #0]
 8005b0a:	1c95      	addeq	r5, r2, #2
 8005b0c:	e7cf      	b.n	8005aae <_strtol_l.constprop.0+0x3a>
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d1da      	bne.n	8005ac8 <_strtol_l.constprop.0+0x54>
 8005b12:	2c30      	cmp	r4, #48	@ 0x30
 8005b14:	bf0c      	ite	eq
 8005b16:	2308      	moveq	r3, #8
 8005b18:	230a      	movne	r3, #10
 8005b1a:	e7d5      	b.n	8005ac8 <_strtol_l.constprop.0+0x54>
 8005b1c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8005b20:	2f19      	cmp	r7, #25
 8005b22:	d801      	bhi.n	8005b28 <_strtol_l.constprop.0+0xb4>
 8005b24:	3c37      	subs	r4, #55	@ 0x37
 8005b26:	e7de      	b.n	8005ae6 <_strtol_l.constprop.0+0x72>
 8005b28:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8005b2c:	2f19      	cmp	r7, #25
 8005b2e:	d804      	bhi.n	8005b3a <_strtol_l.constprop.0+0xc6>
 8005b30:	3c57      	subs	r4, #87	@ 0x57
 8005b32:	e7d8      	b.n	8005ae6 <_strtol_l.constprop.0+0x72>
 8005b34:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005b38:	e7e1      	b.n	8005afe <_strtol_l.constprop.0+0x8a>
 8005b3a:	1c53      	adds	r3, r2, #1
 8005b3c:	d108      	bne.n	8005b50 <_strtol_l.constprop.0+0xdc>
 8005b3e:	2322      	movs	r3, #34	@ 0x22
 8005b40:	4660      	mov	r0, ip
 8005b42:	f8ce 3000 	str.w	r3, [lr]
 8005b46:	f1b8 0f00 	cmp.w	r8, #0
 8005b4a:	d0a0      	beq.n	8005a8e <_strtol_l.constprop.0+0x1a>
 8005b4c:	1e69      	subs	r1, r5, #1
 8005b4e:	e006      	b.n	8005b5e <_strtol_l.constprop.0+0xea>
 8005b50:	b106      	cbz	r6, 8005b54 <_strtol_l.constprop.0+0xe0>
 8005b52:	4240      	negs	r0, r0
 8005b54:	f1b8 0f00 	cmp.w	r8, #0
 8005b58:	d099      	beq.n	8005a8e <_strtol_l.constprop.0+0x1a>
 8005b5a:	2a00      	cmp	r2, #0
 8005b5c:	d1f6      	bne.n	8005b4c <_strtol_l.constprop.0+0xd8>
 8005b5e:	f8c8 1000 	str.w	r1, [r8]
 8005b62:	e794      	b.n	8005a8e <_strtol_l.constprop.0+0x1a>
 8005b64:	080087e1 	.word	0x080087e1

08005b68 <_strtol_r>:
 8005b68:	f7ff bf84 	b.w	8005a74 <_strtol_l.constprop.0>

08005b6c <_fwalk_sglue>:
 8005b6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b70:	4607      	mov	r7, r0
 8005b72:	4688      	mov	r8, r1
 8005b74:	4614      	mov	r4, r2
 8005b76:	2600      	movs	r6, #0
 8005b78:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005b7c:	f1b9 0901 	subs.w	r9, r9, #1
 8005b80:	d505      	bpl.n	8005b8e <_fwalk_sglue+0x22>
 8005b82:	6824      	ldr	r4, [r4, #0]
 8005b84:	2c00      	cmp	r4, #0
 8005b86:	d1f7      	bne.n	8005b78 <_fwalk_sglue+0xc>
 8005b88:	4630      	mov	r0, r6
 8005b8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b8e:	89ab      	ldrh	r3, [r5, #12]
 8005b90:	2b01      	cmp	r3, #1
 8005b92:	d907      	bls.n	8005ba4 <_fwalk_sglue+0x38>
 8005b94:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005b98:	3301      	adds	r3, #1
 8005b9a:	d003      	beq.n	8005ba4 <_fwalk_sglue+0x38>
 8005b9c:	4629      	mov	r1, r5
 8005b9e:	4638      	mov	r0, r7
 8005ba0:	47c0      	blx	r8
 8005ba2:	4306      	orrs	r6, r0
 8005ba4:	3568      	adds	r5, #104	@ 0x68
 8005ba6:	e7e9      	b.n	8005b7c <_fwalk_sglue+0x10>

08005ba8 <strncmp>:
 8005ba8:	b510      	push	{r4, lr}
 8005baa:	b16a      	cbz	r2, 8005bc8 <strncmp+0x20>
 8005bac:	3901      	subs	r1, #1
 8005bae:	1884      	adds	r4, r0, r2
 8005bb0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005bb4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8005bb8:	429a      	cmp	r2, r3
 8005bba:	d103      	bne.n	8005bc4 <strncmp+0x1c>
 8005bbc:	42a0      	cmp	r0, r4
 8005bbe:	d001      	beq.n	8005bc4 <strncmp+0x1c>
 8005bc0:	2a00      	cmp	r2, #0
 8005bc2:	d1f5      	bne.n	8005bb0 <strncmp+0x8>
 8005bc4:	1ad0      	subs	r0, r2, r3
 8005bc6:	bd10      	pop	{r4, pc}
 8005bc8:	4610      	mov	r0, r2
 8005bca:	e7fc      	b.n	8005bc6 <strncmp+0x1e>

08005bcc <memset>:
 8005bcc:	4603      	mov	r3, r0
 8005bce:	4402      	add	r2, r0
 8005bd0:	4293      	cmp	r3, r2
 8005bd2:	d100      	bne.n	8005bd6 <memset+0xa>
 8005bd4:	4770      	bx	lr
 8005bd6:	f803 1b01 	strb.w	r1, [r3], #1
 8005bda:	e7f9      	b.n	8005bd0 <memset+0x4>

08005bdc <_localeconv_r>:
 8005bdc:	4800      	ldr	r0, [pc, #0]	@ (8005be0 <_localeconv_r+0x4>)
 8005bde:	4770      	bx	lr
 8005be0:	2000010c 	.word	0x2000010c

08005be4 <__errno>:
 8005be4:	4b01      	ldr	r3, [pc, #4]	@ (8005bec <__errno+0x8>)
 8005be6:	6818      	ldr	r0, [r3, #0]
 8005be8:	4770      	bx	lr
 8005bea:	bf00      	nop
 8005bec:	20000188 	.word	0x20000188

08005bf0 <__libc_init_array>:
 8005bf0:	b570      	push	{r4, r5, r6, lr}
 8005bf2:	2600      	movs	r6, #0
 8005bf4:	4d0c      	ldr	r5, [pc, #48]	@ (8005c28 <__libc_init_array+0x38>)
 8005bf6:	4c0d      	ldr	r4, [pc, #52]	@ (8005c2c <__libc_init_array+0x3c>)
 8005bf8:	1b64      	subs	r4, r4, r5
 8005bfa:	10a4      	asrs	r4, r4, #2
 8005bfc:	42a6      	cmp	r6, r4
 8005bfe:	d109      	bne.n	8005c14 <__libc_init_array+0x24>
 8005c00:	f002 fd60 	bl	80086c4 <_init>
 8005c04:	2600      	movs	r6, #0
 8005c06:	4d0a      	ldr	r5, [pc, #40]	@ (8005c30 <__libc_init_array+0x40>)
 8005c08:	4c0a      	ldr	r4, [pc, #40]	@ (8005c34 <__libc_init_array+0x44>)
 8005c0a:	1b64      	subs	r4, r4, r5
 8005c0c:	10a4      	asrs	r4, r4, #2
 8005c0e:	42a6      	cmp	r6, r4
 8005c10:	d105      	bne.n	8005c1e <__libc_init_array+0x2e>
 8005c12:	bd70      	pop	{r4, r5, r6, pc}
 8005c14:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c18:	4798      	blx	r3
 8005c1a:	3601      	adds	r6, #1
 8005c1c:	e7ee      	b.n	8005bfc <__libc_init_array+0xc>
 8005c1e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c22:	4798      	blx	r3
 8005c24:	3601      	adds	r6, #1
 8005c26:	e7f2      	b.n	8005c0e <__libc_init_array+0x1e>
 8005c28:	08008b7c 	.word	0x08008b7c
 8005c2c:	08008b7c 	.word	0x08008b7c
 8005c30:	08008b7c 	.word	0x08008b7c
 8005c34:	08008b80 	.word	0x08008b80

08005c38 <__retarget_lock_init_recursive>:
 8005c38:	4770      	bx	lr

08005c3a <__retarget_lock_acquire_recursive>:
 8005c3a:	4770      	bx	lr

08005c3c <__retarget_lock_release_recursive>:
 8005c3c:	4770      	bx	lr

08005c3e <memchr>:
 8005c3e:	4603      	mov	r3, r0
 8005c40:	b510      	push	{r4, lr}
 8005c42:	b2c9      	uxtb	r1, r1
 8005c44:	4402      	add	r2, r0
 8005c46:	4293      	cmp	r3, r2
 8005c48:	4618      	mov	r0, r3
 8005c4a:	d101      	bne.n	8005c50 <memchr+0x12>
 8005c4c:	2000      	movs	r0, #0
 8005c4e:	e003      	b.n	8005c58 <memchr+0x1a>
 8005c50:	7804      	ldrb	r4, [r0, #0]
 8005c52:	3301      	adds	r3, #1
 8005c54:	428c      	cmp	r4, r1
 8005c56:	d1f6      	bne.n	8005c46 <memchr+0x8>
 8005c58:	bd10      	pop	{r4, pc}

08005c5a <memcpy>:
 8005c5a:	440a      	add	r2, r1
 8005c5c:	4291      	cmp	r1, r2
 8005c5e:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8005c62:	d100      	bne.n	8005c66 <memcpy+0xc>
 8005c64:	4770      	bx	lr
 8005c66:	b510      	push	{r4, lr}
 8005c68:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005c6c:	4291      	cmp	r1, r2
 8005c6e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005c72:	d1f9      	bne.n	8005c68 <memcpy+0xe>
 8005c74:	bd10      	pop	{r4, pc}
	...

08005c78 <nan>:
 8005c78:	2000      	movs	r0, #0
 8005c7a:	4901      	ldr	r1, [pc, #4]	@ (8005c80 <nan+0x8>)
 8005c7c:	4770      	bx	lr
 8005c7e:	bf00      	nop
 8005c80:	7ff80000 	.word	0x7ff80000

08005c84 <nanf>:
 8005c84:	4800      	ldr	r0, [pc, #0]	@ (8005c88 <nanf+0x4>)
 8005c86:	4770      	bx	lr
 8005c88:	7fc00000 	.word	0x7fc00000

08005c8c <quorem>:
 8005c8c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c90:	6903      	ldr	r3, [r0, #16]
 8005c92:	690c      	ldr	r4, [r1, #16]
 8005c94:	4607      	mov	r7, r0
 8005c96:	42a3      	cmp	r3, r4
 8005c98:	db7e      	blt.n	8005d98 <quorem+0x10c>
 8005c9a:	3c01      	subs	r4, #1
 8005c9c:	00a3      	lsls	r3, r4, #2
 8005c9e:	f100 0514 	add.w	r5, r0, #20
 8005ca2:	f101 0814 	add.w	r8, r1, #20
 8005ca6:	9300      	str	r3, [sp, #0]
 8005ca8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005cac:	9301      	str	r3, [sp, #4]
 8005cae:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005cb2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005cb6:	3301      	adds	r3, #1
 8005cb8:	429a      	cmp	r2, r3
 8005cba:	fbb2 f6f3 	udiv	r6, r2, r3
 8005cbe:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005cc2:	d32e      	bcc.n	8005d22 <quorem+0x96>
 8005cc4:	f04f 0a00 	mov.w	sl, #0
 8005cc8:	46c4      	mov	ip, r8
 8005cca:	46ae      	mov	lr, r5
 8005ccc:	46d3      	mov	fp, sl
 8005cce:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005cd2:	b298      	uxth	r0, r3
 8005cd4:	fb06 a000 	mla	r0, r6, r0, sl
 8005cd8:	0c1b      	lsrs	r3, r3, #16
 8005cda:	0c02      	lsrs	r2, r0, #16
 8005cdc:	fb06 2303 	mla	r3, r6, r3, r2
 8005ce0:	f8de 2000 	ldr.w	r2, [lr]
 8005ce4:	b280      	uxth	r0, r0
 8005ce6:	b292      	uxth	r2, r2
 8005ce8:	1a12      	subs	r2, r2, r0
 8005cea:	445a      	add	r2, fp
 8005cec:	f8de 0000 	ldr.w	r0, [lr]
 8005cf0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005cf4:	b29b      	uxth	r3, r3
 8005cf6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005cfa:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005cfe:	b292      	uxth	r2, r2
 8005d00:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005d04:	45e1      	cmp	r9, ip
 8005d06:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005d0a:	f84e 2b04 	str.w	r2, [lr], #4
 8005d0e:	d2de      	bcs.n	8005cce <quorem+0x42>
 8005d10:	9b00      	ldr	r3, [sp, #0]
 8005d12:	58eb      	ldr	r3, [r5, r3]
 8005d14:	b92b      	cbnz	r3, 8005d22 <quorem+0x96>
 8005d16:	9b01      	ldr	r3, [sp, #4]
 8005d18:	3b04      	subs	r3, #4
 8005d1a:	429d      	cmp	r5, r3
 8005d1c:	461a      	mov	r2, r3
 8005d1e:	d32f      	bcc.n	8005d80 <quorem+0xf4>
 8005d20:	613c      	str	r4, [r7, #16]
 8005d22:	4638      	mov	r0, r7
 8005d24:	f001 fec6 	bl	8007ab4 <__mcmp>
 8005d28:	2800      	cmp	r0, #0
 8005d2a:	db25      	blt.n	8005d78 <quorem+0xec>
 8005d2c:	4629      	mov	r1, r5
 8005d2e:	2000      	movs	r0, #0
 8005d30:	f858 2b04 	ldr.w	r2, [r8], #4
 8005d34:	f8d1 c000 	ldr.w	ip, [r1]
 8005d38:	fa1f fe82 	uxth.w	lr, r2
 8005d3c:	fa1f f38c 	uxth.w	r3, ip
 8005d40:	eba3 030e 	sub.w	r3, r3, lr
 8005d44:	4403      	add	r3, r0
 8005d46:	0c12      	lsrs	r2, r2, #16
 8005d48:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005d4c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005d50:	b29b      	uxth	r3, r3
 8005d52:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005d56:	45c1      	cmp	r9, r8
 8005d58:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005d5c:	f841 3b04 	str.w	r3, [r1], #4
 8005d60:	d2e6      	bcs.n	8005d30 <quorem+0xa4>
 8005d62:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005d66:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005d6a:	b922      	cbnz	r2, 8005d76 <quorem+0xea>
 8005d6c:	3b04      	subs	r3, #4
 8005d6e:	429d      	cmp	r5, r3
 8005d70:	461a      	mov	r2, r3
 8005d72:	d30b      	bcc.n	8005d8c <quorem+0x100>
 8005d74:	613c      	str	r4, [r7, #16]
 8005d76:	3601      	adds	r6, #1
 8005d78:	4630      	mov	r0, r6
 8005d7a:	b003      	add	sp, #12
 8005d7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d80:	6812      	ldr	r2, [r2, #0]
 8005d82:	3b04      	subs	r3, #4
 8005d84:	2a00      	cmp	r2, #0
 8005d86:	d1cb      	bne.n	8005d20 <quorem+0x94>
 8005d88:	3c01      	subs	r4, #1
 8005d8a:	e7c6      	b.n	8005d1a <quorem+0x8e>
 8005d8c:	6812      	ldr	r2, [r2, #0]
 8005d8e:	3b04      	subs	r3, #4
 8005d90:	2a00      	cmp	r2, #0
 8005d92:	d1ef      	bne.n	8005d74 <quorem+0xe8>
 8005d94:	3c01      	subs	r4, #1
 8005d96:	e7ea      	b.n	8005d6e <quorem+0xe2>
 8005d98:	2000      	movs	r0, #0
 8005d9a:	e7ee      	b.n	8005d7a <quorem+0xee>
 8005d9c:	0000      	movs	r0, r0
	...

08005da0 <_dtoa_r>:
 8005da0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005da4:	4614      	mov	r4, r2
 8005da6:	461d      	mov	r5, r3
 8005da8:	69c7      	ldr	r7, [r0, #28]
 8005daa:	b097      	sub	sp, #92	@ 0x5c
 8005dac:	4683      	mov	fp, r0
 8005dae:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8005db2:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8005db4:	b97f      	cbnz	r7, 8005dd6 <_dtoa_r+0x36>
 8005db6:	2010      	movs	r0, #16
 8005db8:	f001 fa4a 	bl	8007250 <malloc>
 8005dbc:	4602      	mov	r2, r0
 8005dbe:	f8cb 001c 	str.w	r0, [fp, #28]
 8005dc2:	b920      	cbnz	r0, 8005dce <_dtoa_r+0x2e>
 8005dc4:	21ef      	movs	r1, #239	@ 0xef
 8005dc6:	4ba8      	ldr	r3, [pc, #672]	@ (8006068 <_dtoa_r+0x2c8>)
 8005dc8:	48a8      	ldr	r0, [pc, #672]	@ (800606c <_dtoa_r+0x2cc>)
 8005dca:	f002 f945 	bl	8008058 <__assert_func>
 8005dce:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005dd2:	6007      	str	r7, [r0, #0]
 8005dd4:	60c7      	str	r7, [r0, #12]
 8005dd6:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005dda:	6819      	ldr	r1, [r3, #0]
 8005ddc:	b159      	cbz	r1, 8005df6 <_dtoa_r+0x56>
 8005dde:	685a      	ldr	r2, [r3, #4]
 8005de0:	2301      	movs	r3, #1
 8005de2:	4093      	lsls	r3, r2
 8005de4:	604a      	str	r2, [r1, #4]
 8005de6:	608b      	str	r3, [r1, #8]
 8005de8:	4658      	mov	r0, fp
 8005dea:	f001 fbe1 	bl	80075b0 <_Bfree>
 8005dee:	2200      	movs	r2, #0
 8005df0:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005df4:	601a      	str	r2, [r3, #0]
 8005df6:	1e2b      	subs	r3, r5, #0
 8005df8:	bfaf      	iteee	ge
 8005dfa:	2300      	movge	r3, #0
 8005dfc:	2201      	movlt	r2, #1
 8005dfe:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005e02:	9303      	strlt	r3, [sp, #12]
 8005e04:	bfa8      	it	ge
 8005e06:	6033      	strge	r3, [r6, #0]
 8005e08:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005e0c:	4b98      	ldr	r3, [pc, #608]	@ (8006070 <_dtoa_r+0x2d0>)
 8005e0e:	bfb8      	it	lt
 8005e10:	6032      	strlt	r2, [r6, #0]
 8005e12:	ea33 0308 	bics.w	r3, r3, r8
 8005e16:	d112      	bne.n	8005e3e <_dtoa_r+0x9e>
 8005e18:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005e1c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005e1e:	6013      	str	r3, [r2, #0]
 8005e20:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005e24:	4323      	orrs	r3, r4
 8005e26:	f000 8550 	beq.w	80068ca <_dtoa_r+0xb2a>
 8005e2a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005e2c:	f8df a244 	ldr.w	sl, [pc, #580]	@ 8006074 <_dtoa_r+0x2d4>
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	f000 8552 	beq.w	80068da <_dtoa_r+0xb3a>
 8005e36:	f10a 0303 	add.w	r3, sl, #3
 8005e3a:	f000 bd4c 	b.w	80068d6 <_dtoa_r+0xb36>
 8005e3e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005e42:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8005e46:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005e4a:	2200      	movs	r2, #0
 8005e4c:	2300      	movs	r3, #0
 8005e4e:	f7fa fe5f 	bl	8000b10 <__aeabi_dcmpeq>
 8005e52:	4607      	mov	r7, r0
 8005e54:	b158      	cbz	r0, 8005e6e <_dtoa_r+0xce>
 8005e56:	2301      	movs	r3, #1
 8005e58:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005e5a:	6013      	str	r3, [r2, #0]
 8005e5c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005e5e:	b113      	cbz	r3, 8005e66 <_dtoa_r+0xc6>
 8005e60:	4b85      	ldr	r3, [pc, #532]	@ (8006078 <_dtoa_r+0x2d8>)
 8005e62:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005e64:	6013      	str	r3, [r2, #0]
 8005e66:	f8df a214 	ldr.w	sl, [pc, #532]	@ 800607c <_dtoa_r+0x2dc>
 8005e6a:	f000 bd36 	b.w	80068da <_dtoa_r+0xb3a>
 8005e6e:	ab14      	add	r3, sp, #80	@ 0x50
 8005e70:	9301      	str	r3, [sp, #4]
 8005e72:	ab15      	add	r3, sp, #84	@ 0x54
 8005e74:	9300      	str	r3, [sp, #0]
 8005e76:	4658      	mov	r0, fp
 8005e78:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8005e7c:	f001 ff32 	bl	8007ce4 <__d2b>
 8005e80:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8005e84:	4681      	mov	r9, r0
 8005e86:	2e00      	cmp	r6, #0
 8005e88:	d077      	beq.n	8005f7a <_dtoa_r+0x1da>
 8005e8a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005e8e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005e90:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005e94:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005e98:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005e9c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005ea0:	9712      	str	r7, [sp, #72]	@ 0x48
 8005ea2:	4619      	mov	r1, r3
 8005ea4:	2200      	movs	r2, #0
 8005ea6:	4b76      	ldr	r3, [pc, #472]	@ (8006080 <_dtoa_r+0x2e0>)
 8005ea8:	f7fa fa12 	bl	80002d0 <__aeabi_dsub>
 8005eac:	a368      	add	r3, pc, #416	@ (adr r3, 8006050 <_dtoa_r+0x2b0>)
 8005eae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005eb2:	f7fa fbc5 	bl	8000640 <__aeabi_dmul>
 8005eb6:	a368      	add	r3, pc, #416	@ (adr r3, 8006058 <_dtoa_r+0x2b8>)
 8005eb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ebc:	f7fa fa0a 	bl	80002d4 <__adddf3>
 8005ec0:	4604      	mov	r4, r0
 8005ec2:	4630      	mov	r0, r6
 8005ec4:	460d      	mov	r5, r1
 8005ec6:	f7fa fb51 	bl	800056c <__aeabi_i2d>
 8005eca:	a365      	add	r3, pc, #404	@ (adr r3, 8006060 <_dtoa_r+0x2c0>)
 8005ecc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ed0:	f7fa fbb6 	bl	8000640 <__aeabi_dmul>
 8005ed4:	4602      	mov	r2, r0
 8005ed6:	460b      	mov	r3, r1
 8005ed8:	4620      	mov	r0, r4
 8005eda:	4629      	mov	r1, r5
 8005edc:	f7fa f9fa 	bl	80002d4 <__adddf3>
 8005ee0:	4604      	mov	r4, r0
 8005ee2:	460d      	mov	r5, r1
 8005ee4:	f7fa fe5c 	bl	8000ba0 <__aeabi_d2iz>
 8005ee8:	2200      	movs	r2, #0
 8005eea:	4607      	mov	r7, r0
 8005eec:	2300      	movs	r3, #0
 8005eee:	4620      	mov	r0, r4
 8005ef0:	4629      	mov	r1, r5
 8005ef2:	f7fa fe17 	bl	8000b24 <__aeabi_dcmplt>
 8005ef6:	b140      	cbz	r0, 8005f0a <_dtoa_r+0x16a>
 8005ef8:	4638      	mov	r0, r7
 8005efa:	f7fa fb37 	bl	800056c <__aeabi_i2d>
 8005efe:	4622      	mov	r2, r4
 8005f00:	462b      	mov	r3, r5
 8005f02:	f7fa fe05 	bl	8000b10 <__aeabi_dcmpeq>
 8005f06:	b900      	cbnz	r0, 8005f0a <_dtoa_r+0x16a>
 8005f08:	3f01      	subs	r7, #1
 8005f0a:	2f16      	cmp	r7, #22
 8005f0c:	d853      	bhi.n	8005fb6 <_dtoa_r+0x216>
 8005f0e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005f12:	4b5c      	ldr	r3, [pc, #368]	@ (8006084 <_dtoa_r+0x2e4>)
 8005f14:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005f18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f1c:	f7fa fe02 	bl	8000b24 <__aeabi_dcmplt>
 8005f20:	2800      	cmp	r0, #0
 8005f22:	d04a      	beq.n	8005fba <_dtoa_r+0x21a>
 8005f24:	2300      	movs	r3, #0
 8005f26:	3f01      	subs	r7, #1
 8005f28:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005f2a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005f2c:	1b9b      	subs	r3, r3, r6
 8005f2e:	1e5a      	subs	r2, r3, #1
 8005f30:	bf46      	itte	mi
 8005f32:	f1c3 0801 	rsbmi	r8, r3, #1
 8005f36:	2300      	movmi	r3, #0
 8005f38:	f04f 0800 	movpl.w	r8, #0
 8005f3c:	9209      	str	r2, [sp, #36]	@ 0x24
 8005f3e:	bf48      	it	mi
 8005f40:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8005f42:	2f00      	cmp	r7, #0
 8005f44:	db3b      	blt.n	8005fbe <_dtoa_r+0x21e>
 8005f46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f48:	970e      	str	r7, [sp, #56]	@ 0x38
 8005f4a:	443b      	add	r3, r7
 8005f4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8005f4e:	2300      	movs	r3, #0
 8005f50:	930a      	str	r3, [sp, #40]	@ 0x28
 8005f52:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005f54:	2b09      	cmp	r3, #9
 8005f56:	d866      	bhi.n	8006026 <_dtoa_r+0x286>
 8005f58:	2b05      	cmp	r3, #5
 8005f5a:	bfc4      	itt	gt
 8005f5c:	3b04      	subgt	r3, #4
 8005f5e:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8005f60:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005f62:	bfc8      	it	gt
 8005f64:	2400      	movgt	r4, #0
 8005f66:	f1a3 0302 	sub.w	r3, r3, #2
 8005f6a:	bfd8      	it	le
 8005f6c:	2401      	movle	r4, #1
 8005f6e:	2b03      	cmp	r3, #3
 8005f70:	d864      	bhi.n	800603c <_dtoa_r+0x29c>
 8005f72:	e8df f003 	tbb	[pc, r3]
 8005f76:	382b      	.short	0x382b
 8005f78:	5636      	.short	0x5636
 8005f7a:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8005f7e:	441e      	add	r6, r3
 8005f80:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005f84:	2b20      	cmp	r3, #32
 8005f86:	bfc1      	itttt	gt
 8005f88:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005f8c:	fa08 f803 	lslgt.w	r8, r8, r3
 8005f90:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005f94:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005f98:	bfd6      	itet	le
 8005f9a:	f1c3 0320 	rsble	r3, r3, #32
 8005f9e:	ea48 0003 	orrgt.w	r0, r8, r3
 8005fa2:	fa04 f003 	lslle.w	r0, r4, r3
 8005fa6:	f7fa fad1 	bl	800054c <__aeabi_ui2d>
 8005faa:	2201      	movs	r2, #1
 8005fac:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005fb0:	3e01      	subs	r6, #1
 8005fb2:	9212      	str	r2, [sp, #72]	@ 0x48
 8005fb4:	e775      	b.n	8005ea2 <_dtoa_r+0x102>
 8005fb6:	2301      	movs	r3, #1
 8005fb8:	e7b6      	b.n	8005f28 <_dtoa_r+0x188>
 8005fba:	900f      	str	r0, [sp, #60]	@ 0x3c
 8005fbc:	e7b5      	b.n	8005f2a <_dtoa_r+0x18a>
 8005fbe:	427b      	negs	r3, r7
 8005fc0:	930a      	str	r3, [sp, #40]	@ 0x28
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	eba8 0807 	sub.w	r8, r8, r7
 8005fc8:	930e      	str	r3, [sp, #56]	@ 0x38
 8005fca:	e7c2      	b.n	8005f52 <_dtoa_r+0x1b2>
 8005fcc:	2300      	movs	r3, #0
 8005fce:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005fd0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	dc35      	bgt.n	8006042 <_dtoa_r+0x2a2>
 8005fd6:	2301      	movs	r3, #1
 8005fd8:	461a      	mov	r2, r3
 8005fda:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8005fde:	9221      	str	r2, [sp, #132]	@ 0x84
 8005fe0:	e00b      	b.n	8005ffa <_dtoa_r+0x25a>
 8005fe2:	2301      	movs	r3, #1
 8005fe4:	e7f3      	b.n	8005fce <_dtoa_r+0x22e>
 8005fe6:	2300      	movs	r3, #0
 8005fe8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005fea:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005fec:	18fb      	adds	r3, r7, r3
 8005fee:	9308      	str	r3, [sp, #32]
 8005ff0:	3301      	adds	r3, #1
 8005ff2:	2b01      	cmp	r3, #1
 8005ff4:	9307      	str	r3, [sp, #28]
 8005ff6:	bfb8      	it	lt
 8005ff8:	2301      	movlt	r3, #1
 8005ffa:	2100      	movs	r1, #0
 8005ffc:	2204      	movs	r2, #4
 8005ffe:	f8db 001c 	ldr.w	r0, [fp, #28]
 8006002:	f102 0514 	add.w	r5, r2, #20
 8006006:	429d      	cmp	r5, r3
 8006008:	d91f      	bls.n	800604a <_dtoa_r+0x2aa>
 800600a:	6041      	str	r1, [r0, #4]
 800600c:	4658      	mov	r0, fp
 800600e:	f001 fa8f 	bl	8007530 <_Balloc>
 8006012:	4682      	mov	sl, r0
 8006014:	2800      	cmp	r0, #0
 8006016:	d139      	bne.n	800608c <_dtoa_r+0x2ec>
 8006018:	4602      	mov	r2, r0
 800601a:	f240 11af 	movw	r1, #431	@ 0x1af
 800601e:	4b1a      	ldr	r3, [pc, #104]	@ (8006088 <_dtoa_r+0x2e8>)
 8006020:	e6d2      	b.n	8005dc8 <_dtoa_r+0x28>
 8006022:	2301      	movs	r3, #1
 8006024:	e7e0      	b.n	8005fe8 <_dtoa_r+0x248>
 8006026:	2401      	movs	r4, #1
 8006028:	2300      	movs	r3, #0
 800602a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800602c:	9320      	str	r3, [sp, #128]	@ 0x80
 800602e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006032:	2200      	movs	r2, #0
 8006034:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8006038:	2312      	movs	r3, #18
 800603a:	e7d0      	b.n	8005fde <_dtoa_r+0x23e>
 800603c:	2301      	movs	r3, #1
 800603e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006040:	e7f5      	b.n	800602e <_dtoa_r+0x28e>
 8006042:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006044:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8006048:	e7d7      	b.n	8005ffa <_dtoa_r+0x25a>
 800604a:	3101      	adds	r1, #1
 800604c:	0052      	lsls	r2, r2, #1
 800604e:	e7d8      	b.n	8006002 <_dtoa_r+0x262>
 8006050:	636f4361 	.word	0x636f4361
 8006054:	3fd287a7 	.word	0x3fd287a7
 8006058:	8b60c8b3 	.word	0x8b60c8b3
 800605c:	3fc68a28 	.word	0x3fc68a28
 8006060:	509f79fb 	.word	0x509f79fb
 8006064:	3fd34413 	.word	0x3fd34413
 8006068:	080088ee 	.word	0x080088ee
 800606c:	08008905 	.word	0x08008905
 8006070:	7ff00000 	.word	0x7ff00000
 8006074:	080088ea 	.word	0x080088ea
 8006078:	0800875b 	.word	0x0800875b
 800607c:	0800875a 	.word	0x0800875a
 8006080:	3ff80000 	.word	0x3ff80000
 8006084:	08008a70 	.word	0x08008a70
 8006088:	0800895d 	.word	0x0800895d
 800608c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006090:	6018      	str	r0, [r3, #0]
 8006092:	9b07      	ldr	r3, [sp, #28]
 8006094:	2b0e      	cmp	r3, #14
 8006096:	f200 80a4 	bhi.w	80061e2 <_dtoa_r+0x442>
 800609a:	2c00      	cmp	r4, #0
 800609c:	f000 80a1 	beq.w	80061e2 <_dtoa_r+0x442>
 80060a0:	2f00      	cmp	r7, #0
 80060a2:	dd33      	ble.n	800610c <_dtoa_r+0x36c>
 80060a4:	4b86      	ldr	r3, [pc, #536]	@ (80062c0 <_dtoa_r+0x520>)
 80060a6:	f007 020f 	and.w	r2, r7, #15
 80060aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80060ae:	05f8      	lsls	r0, r7, #23
 80060b0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80060b4:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80060b8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80060bc:	d516      	bpl.n	80060ec <_dtoa_r+0x34c>
 80060be:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80060c2:	4b80      	ldr	r3, [pc, #512]	@ (80062c4 <_dtoa_r+0x524>)
 80060c4:	2603      	movs	r6, #3
 80060c6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80060ca:	f7fa fbe3 	bl	8000894 <__aeabi_ddiv>
 80060ce:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80060d2:	f004 040f 	and.w	r4, r4, #15
 80060d6:	4d7b      	ldr	r5, [pc, #492]	@ (80062c4 <_dtoa_r+0x524>)
 80060d8:	b954      	cbnz	r4, 80060f0 <_dtoa_r+0x350>
 80060da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80060de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80060e2:	f7fa fbd7 	bl	8000894 <__aeabi_ddiv>
 80060e6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80060ea:	e028      	b.n	800613e <_dtoa_r+0x39e>
 80060ec:	2602      	movs	r6, #2
 80060ee:	e7f2      	b.n	80060d6 <_dtoa_r+0x336>
 80060f0:	07e1      	lsls	r1, r4, #31
 80060f2:	d508      	bpl.n	8006106 <_dtoa_r+0x366>
 80060f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80060f8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80060fc:	f7fa faa0 	bl	8000640 <__aeabi_dmul>
 8006100:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006104:	3601      	adds	r6, #1
 8006106:	1064      	asrs	r4, r4, #1
 8006108:	3508      	adds	r5, #8
 800610a:	e7e5      	b.n	80060d8 <_dtoa_r+0x338>
 800610c:	f000 80d2 	beq.w	80062b4 <_dtoa_r+0x514>
 8006110:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006114:	427c      	negs	r4, r7
 8006116:	4b6a      	ldr	r3, [pc, #424]	@ (80062c0 <_dtoa_r+0x520>)
 8006118:	f004 020f 	and.w	r2, r4, #15
 800611c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006120:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006124:	f7fa fa8c 	bl	8000640 <__aeabi_dmul>
 8006128:	2602      	movs	r6, #2
 800612a:	2300      	movs	r3, #0
 800612c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006130:	4d64      	ldr	r5, [pc, #400]	@ (80062c4 <_dtoa_r+0x524>)
 8006132:	1124      	asrs	r4, r4, #4
 8006134:	2c00      	cmp	r4, #0
 8006136:	f040 80b2 	bne.w	800629e <_dtoa_r+0x4fe>
 800613a:	2b00      	cmp	r3, #0
 800613c:	d1d3      	bne.n	80060e6 <_dtoa_r+0x346>
 800613e:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006142:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006144:	2b00      	cmp	r3, #0
 8006146:	f000 80b7 	beq.w	80062b8 <_dtoa_r+0x518>
 800614a:	2200      	movs	r2, #0
 800614c:	4620      	mov	r0, r4
 800614e:	4629      	mov	r1, r5
 8006150:	4b5d      	ldr	r3, [pc, #372]	@ (80062c8 <_dtoa_r+0x528>)
 8006152:	f7fa fce7 	bl	8000b24 <__aeabi_dcmplt>
 8006156:	2800      	cmp	r0, #0
 8006158:	f000 80ae 	beq.w	80062b8 <_dtoa_r+0x518>
 800615c:	9b07      	ldr	r3, [sp, #28]
 800615e:	2b00      	cmp	r3, #0
 8006160:	f000 80aa 	beq.w	80062b8 <_dtoa_r+0x518>
 8006164:	9b08      	ldr	r3, [sp, #32]
 8006166:	2b00      	cmp	r3, #0
 8006168:	dd37      	ble.n	80061da <_dtoa_r+0x43a>
 800616a:	1e7b      	subs	r3, r7, #1
 800616c:	4620      	mov	r0, r4
 800616e:	9304      	str	r3, [sp, #16]
 8006170:	2200      	movs	r2, #0
 8006172:	4629      	mov	r1, r5
 8006174:	4b55      	ldr	r3, [pc, #340]	@ (80062cc <_dtoa_r+0x52c>)
 8006176:	f7fa fa63 	bl	8000640 <__aeabi_dmul>
 800617a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800617e:	9c08      	ldr	r4, [sp, #32]
 8006180:	3601      	adds	r6, #1
 8006182:	4630      	mov	r0, r6
 8006184:	f7fa f9f2 	bl	800056c <__aeabi_i2d>
 8006188:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800618c:	f7fa fa58 	bl	8000640 <__aeabi_dmul>
 8006190:	2200      	movs	r2, #0
 8006192:	4b4f      	ldr	r3, [pc, #316]	@ (80062d0 <_dtoa_r+0x530>)
 8006194:	f7fa f89e 	bl	80002d4 <__adddf3>
 8006198:	4605      	mov	r5, r0
 800619a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800619e:	2c00      	cmp	r4, #0
 80061a0:	f040 809a 	bne.w	80062d8 <_dtoa_r+0x538>
 80061a4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80061a8:	2200      	movs	r2, #0
 80061aa:	4b4a      	ldr	r3, [pc, #296]	@ (80062d4 <_dtoa_r+0x534>)
 80061ac:	f7fa f890 	bl	80002d0 <__aeabi_dsub>
 80061b0:	4602      	mov	r2, r0
 80061b2:	460b      	mov	r3, r1
 80061b4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80061b8:	462a      	mov	r2, r5
 80061ba:	4633      	mov	r3, r6
 80061bc:	f7fa fcd0 	bl	8000b60 <__aeabi_dcmpgt>
 80061c0:	2800      	cmp	r0, #0
 80061c2:	f040 828e 	bne.w	80066e2 <_dtoa_r+0x942>
 80061c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80061ca:	462a      	mov	r2, r5
 80061cc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80061d0:	f7fa fca8 	bl	8000b24 <__aeabi_dcmplt>
 80061d4:	2800      	cmp	r0, #0
 80061d6:	f040 8127 	bne.w	8006428 <_dtoa_r+0x688>
 80061da:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80061de:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80061e2:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	f2c0 8163 	blt.w	80064b0 <_dtoa_r+0x710>
 80061ea:	2f0e      	cmp	r7, #14
 80061ec:	f300 8160 	bgt.w	80064b0 <_dtoa_r+0x710>
 80061f0:	4b33      	ldr	r3, [pc, #204]	@ (80062c0 <_dtoa_r+0x520>)
 80061f2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80061f6:	e9d3 3400 	ldrd	r3, r4, [r3]
 80061fa:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80061fe:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006200:	2b00      	cmp	r3, #0
 8006202:	da03      	bge.n	800620c <_dtoa_r+0x46c>
 8006204:	9b07      	ldr	r3, [sp, #28]
 8006206:	2b00      	cmp	r3, #0
 8006208:	f340 8100 	ble.w	800640c <_dtoa_r+0x66c>
 800620c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006210:	4656      	mov	r6, sl
 8006212:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006216:	4620      	mov	r0, r4
 8006218:	4629      	mov	r1, r5
 800621a:	f7fa fb3b 	bl	8000894 <__aeabi_ddiv>
 800621e:	f7fa fcbf 	bl	8000ba0 <__aeabi_d2iz>
 8006222:	4680      	mov	r8, r0
 8006224:	f7fa f9a2 	bl	800056c <__aeabi_i2d>
 8006228:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800622c:	f7fa fa08 	bl	8000640 <__aeabi_dmul>
 8006230:	4602      	mov	r2, r0
 8006232:	460b      	mov	r3, r1
 8006234:	4620      	mov	r0, r4
 8006236:	4629      	mov	r1, r5
 8006238:	f7fa f84a 	bl	80002d0 <__aeabi_dsub>
 800623c:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006240:	9d07      	ldr	r5, [sp, #28]
 8006242:	f806 4b01 	strb.w	r4, [r6], #1
 8006246:	eba6 040a 	sub.w	r4, r6, sl
 800624a:	42a5      	cmp	r5, r4
 800624c:	4602      	mov	r2, r0
 800624e:	460b      	mov	r3, r1
 8006250:	f040 8116 	bne.w	8006480 <_dtoa_r+0x6e0>
 8006254:	f7fa f83e 	bl	80002d4 <__adddf3>
 8006258:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800625c:	4604      	mov	r4, r0
 800625e:	460d      	mov	r5, r1
 8006260:	f7fa fc7e 	bl	8000b60 <__aeabi_dcmpgt>
 8006264:	2800      	cmp	r0, #0
 8006266:	f040 80f8 	bne.w	800645a <_dtoa_r+0x6ba>
 800626a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800626e:	4620      	mov	r0, r4
 8006270:	4629      	mov	r1, r5
 8006272:	f7fa fc4d 	bl	8000b10 <__aeabi_dcmpeq>
 8006276:	b118      	cbz	r0, 8006280 <_dtoa_r+0x4e0>
 8006278:	f018 0f01 	tst.w	r8, #1
 800627c:	f040 80ed 	bne.w	800645a <_dtoa_r+0x6ba>
 8006280:	4649      	mov	r1, r9
 8006282:	4658      	mov	r0, fp
 8006284:	f001 f994 	bl	80075b0 <_Bfree>
 8006288:	2300      	movs	r3, #0
 800628a:	7033      	strb	r3, [r6, #0]
 800628c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800628e:	3701      	adds	r7, #1
 8006290:	601f      	str	r7, [r3, #0]
 8006292:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006294:	2b00      	cmp	r3, #0
 8006296:	f000 8320 	beq.w	80068da <_dtoa_r+0xb3a>
 800629a:	601e      	str	r6, [r3, #0]
 800629c:	e31d      	b.n	80068da <_dtoa_r+0xb3a>
 800629e:	07e2      	lsls	r2, r4, #31
 80062a0:	d505      	bpl.n	80062ae <_dtoa_r+0x50e>
 80062a2:	e9d5 2300 	ldrd	r2, r3, [r5]
 80062a6:	f7fa f9cb 	bl	8000640 <__aeabi_dmul>
 80062aa:	2301      	movs	r3, #1
 80062ac:	3601      	adds	r6, #1
 80062ae:	1064      	asrs	r4, r4, #1
 80062b0:	3508      	adds	r5, #8
 80062b2:	e73f      	b.n	8006134 <_dtoa_r+0x394>
 80062b4:	2602      	movs	r6, #2
 80062b6:	e742      	b.n	800613e <_dtoa_r+0x39e>
 80062b8:	9c07      	ldr	r4, [sp, #28]
 80062ba:	9704      	str	r7, [sp, #16]
 80062bc:	e761      	b.n	8006182 <_dtoa_r+0x3e2>
 80062be:	bf00      	nop
 80062c0:	08008a70 	.word	0x08008a70
 80062c4:	08008a48 	.word	0x08008a48
 80062c8:	3ff00000 	.word	0x3ff00000
 80062cc:	40240000 	.word	0x40240000
 80062d0:	401c0000 	.word	0x401c0000
 80062d4:	40140000 	.word	0x40140000
 80062d8:	4b70      	ldr	r3, [pc, #448]	@ (800649c <_dtoa_r+0x6fc>)
 80062da:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80062dc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80062e0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80062e4:	4454      	add	r4, sl
 80062e6:	2900      	cmp	r1, #0
 80062e8:	d045      	beq.n	8006376 <_dtoa_r+0x5d6>
 80062ea:	2000      	movs	r0, #0
 80062ec:	496c      	ldr	r1, [pc, #432]	@ (80064a0 <_dtoa_r+0x700>)
 80062ee:	f7fa fad1 	bl	8000894 <__aeabi_ddiv>
 80062f2:	4633      	mov	r3, r6
 80062f4:	462a      	mov	r2, r5
 80062f6:	f7f9 ffeb 	bl	80002d0 <__aeabi_dsub>
 80062fa:	4656      	mov	r6, sl
 80062fc:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006300:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006304:	f7fa fc4c 	bl	8000ba0 <__aeabi_d2iz>
 8006308:	4605      	mov	r5, r0
 800630a:	f7fa f92f 	bl	800056c <__aeabi_i2d>
 800630e:	4602      	mov	r2, r0
 8006310:	460b      	mov	r3, r1
 8006312:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006316:	f7f9 ffdb 	bl	80002d0 <__aeabi_dsub>
 800631a:	4602      	mov	r2, r0
 800631c:	460b      	mov	r3, r1
 800631e:	3530      	adds	r5, #48	@ 0x30
 8006320:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006324:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006328:	f806 5b01 	strb.w	r5, [r6], #1
 800632c:	f7fa fbfa 	bl	8000b24 <__aeabi_dcmplt>
 8006330:	2800      	cmp	r0, #0
 8006332:	d163      	bne.n	80063fc <_dtoa_r+0x65c>
 8006334:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006338:	2000      	movs	r0, #0
 800633a:	495a      	ldr	r1, [pc, #360]	@ (80064a4 <_dtoa_r+0x704>)
 800633c:	f7f9 ffc8 	bl	80002d0 <__aeabi_dsub>
 8006340:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006344:	f7fa fbee 	bl	8000b24 <__aeabi_dcmplt>
 8006348:	2800      	cmp	r0, #0
 800634a:	f040 8087 	bne.w	800645c <_dtoa_r+0x6bc>
 800634e:	42a6      	cmp	r6, r4
 8006350:	f43f af43 	beq.w	80061da <_dtoa_r+0x43a>
 8006354:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006358:	2200      	movs	r2, #0
 800635a:	4b53      	ldr	r3, [pc, #332]	@ (80064a8 <_dtoa_r+0x708>)
 800635c:	f7fa f970 	bl	8000640 <__aeabi_dmul>
 8006360:	2200      	movs	r2, #0
 8006362:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006366:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800636a:	4b4f      	ldr	r3, [pc, #316]	@ (80064a8 <_dtoa_r+0x708>)
 800636c:	f7fa f968 	bl	8000640 <__aeabi_dmul>
 8006370:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006374:	e7c4      	b.n	8006300 <_dtoa_r+0x560>
 8006376:	4631      	mov	r1, r6
 8006378:	4628      	mov	r0, r5
 800637a:	f7fa f961 	bl	8000640 <__aeabi_dmul>
 800637e:	4656      	mov	r6, sl
 8006380:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006384:	9413      	str	r4, [sp, #76]	@ 0x4c
 8006386:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800638a:	f7fa fc09 	bl	8000ba0 <__aeabi_d2iz>
 800638e:	4605      	mov	r5, r0
 8006390:	f7fa f8ec 	bl	800056c <__aeabi_i2d>
 8006394:	4602      	mov	r2, r0
 8006396:	460b      	mov	r3, r1
 8006398:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800639c:	f7f9 ff98 	bl	80002d0 <__aeabi_dsub>
 80063a0:	4602      	mov	r2, r0
 80063a2:	460b      	mov	r3, r1
 80063a4:	3530      	adds	r5, #48	@ 0x30
 80063a6:	f806 5b01 	strb.w	r5, [r6], #1
 80063aa:	42a6      	cmp	r6, r4
 80063ac:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80063b0:	f04f 0200 	mov.w	r2, #0
 80063b4:	d124      	bne.n	8006400 <_dtoa_r+0x660>
 80063b6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80063ba:	4b39      	ldr	r3, [pc, #228]	@ (80064a0 <_dtoa_r+0x700>)
 80063bc:	f7f9 ff8a 	bl	80002d4 <__adddf3>
 80063c0:	4602      	mov	r2, r0
 80063c2:	460b      	mov	r3, r1
 80063c4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80063c8:	f7fa fbca 	bl	8000b60 <__aeabi_dcmpgt>
 80063cc:	2800      	cmp	r0, #0
 80063ce:	d145      	bne.n	800645c <_dtoa_r+0x6bc>
 80063d0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80063d4:	2000      	movs	r0, #0
 80063d6:	4932      	ldr	r1, [pc, #200]	@ (80064a0 <_dtoa_r+0x700>)
 80063d8:	f7f9 ff7a 	bl	80002d0 <__aeabi_dsub>
 80063dc:	4602      	mov	r2, r0
 80063de:	460b      	mov	r3, r1
 80063e0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80063e4:	f7fa fb9e 	bl	8000b24 <__aeabi_dcmplt>
 80063e8:	2800      	cmp	r0, #0
 80063ea:	f43f aef6 	beq.w	80061da <_dtoa_r+0x43a>
 80063ee:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80063f0:	1e73      	subs	r3, r6, #1
 80063f2:	9313      	str	r3, [sp, #76]	@ 0x4c
 80063f4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80063f8:	2b30      	cmp	r3, #48	@ 0x30
 80063fa:	d0f8      	beq.n	80063ee <_dtoa_r+0x64e>
 80063fc:	9f04      	ldr	r7, [sp, #16]
 80063fe:	e73f      	b.n	8006280 <_dtoa_r+0x4e0>
 8006400:	4b29      	ldr	r3, [pc, #164]	@ (80064a8 <_dtoa_r+0x708>)
 8006402:	f7fa f91d 	bl	8000640 <__aeabi_dmul>
 8006406:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800640a:	e7bc      	b.n	8006386 <_dtoa_r+0x5e6>
 800640c:	d10c      	bne.n	8006428 <_dtoa_r+0x688>
 800640e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006412:	2200      	movs	r2, #0
 8006414:	4b25      	ldr	r3, [pc, #148]	@ (80064ac <_dtoa_r+0x70c>)
 8006416:	f7fa f913 	bl	8000640 <__aeabi_dmul>
 800641a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800641e:	f7fa fb95 	bl	8000b4c <__aeabi_dcmpge>
 8006422:	2800      	cmp	r0, #0
 8006424:	f000 815b 	beq.w	80066de <_dtoa_r+0x93e>
 8006428:	2400      	movs	r4, #0
 800642a:	4625      	mov	r5, r4
 800642c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800642e:	4656      	mov	r6, sl
 8006430:	43db      	mvns	r3, r3
 8006432:	9304      	str	r3, [sp, #16]
 8006434:	2700      	movs	r7, #0
 8006436:	4621      	mov	r1, r4
 8006438:	4658      	mov	r0, fp
 800643a:	f001 f8b9 	bl	80075b0 <_Bfree>
 800643e:	2d00      	cmp	r5, #0
 8006440:	d0dc      	beq.n	80063fc <_dtoa_r+0x65c>
 8006442:	b12f      	cbz	r7, 8006450 <_dtoa_r+0x6b0>
 8006444:	42af      	cmp	r7, r5
 8006446:	d003      	beq.n	8006450 <_dtoa_r+0x6b0>
 8006448:	4639      	mov	r1, r7
 800644a:	4658      	mov	r0, fp
 800644c:	f001 f8b0 	bl	80075b0 <_Bfree>
 8006450:	4629      	mov	r1, r5
 8006452:	4658      	mov	r0, fp
 8006454:	f001 f8ac 	bl	80075b0 <_Bfree>
 8006458:	e7d0      	b.n	80063fc <_dtoa_r+0x65c>
 800645a:	9704      	str	r7, [sp, #16]
 800645c:	4633      	mov	r3, r6
 800645e:	461e      	mov	r6, r3
 8006460:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006464:	2a39      	cmp	r2, #57	@ 0x39
 8006466:	d107      	bne.n	8006478 <_dtoa_r+0x6d8>
 8006468:	459a      	cmp	sl, r3
 800646a:	d1f8      	bne.n	800645e <_dtoa_r+0x6be>
 800646c:	9a04      	ldr	r2, [sp, #16]
 800646e:	3201      	adds	r2, #1
 8006470:	9204      	str	r2, [sp, #16]
 8006472:	2230      	movs	r2, #48	@ 0x30
 8006474:	f88a 2000 	strb.w	r2, [sl]
 8006478:	781a      	ldrb	r2, [r3, #0]
 800647a:	3201      	adds	r2, #1
 800647c:	701a      	strb	r2, [r3, #0]
 800647e:	e7bd      	b.n	80063fc <_dtoa_r+0x65c>
 8006480:	2200      	movs	r2, #0
 8006482:	4b09      	ldr	r3, [pc, #36]	@ (80064a8 <_dtoa_r+0x708>)
 8006484:	f7fa f8dc 	bl	8000640 <__aeabi_dmul>
 8006488:	2200      	movs	r2, #0
 800648a:	2300      	movs	r3, #0
 800648c:	4604      	mov	r4, r0
 800648e:	460d      	mov	r5, r1
 8006490:	f7fa fb3e 	bl	8000b10 <__aeabi_dcmpeq>
 8006494:	2800      	cmp	r0, #0
 8006496:	f43f aebc 	beq.w	8006212 <_dtoa_r+0x472>
 800649a:	e6f1      	b.n	8006280 <_dtoa_r+0x4e0>
 800649c:	08008a70 	.word	0x08008a70
 80064a0:	3fe00000 	.word	0x3fe00000
 80064a4:	3ff00000 	.word	0x3ff00000
 80064a8:	40240000 	.word	0x40240000
 80064ac:	40140000 	.word	0x40140000
 80064b0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80064b2:	2a00      	cmp	r2, #0
 80064b4:	f000 80db 	beq.w	800666e <_dtoa_r+0x8ce>
 80064b8:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80064ba:	2a01      	cmp	r2, #1
 80064bc:	f300 80bf 	bgt.w	800663e <_dtoa_r+0x89e>
 80064c0:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80064c2:	2a00      	cmp	r2, #0
 80064c4:	f000 80b7 	beq.w	8006636 <_dtoa_r+0x896>
 80064c8:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80064cc:	4646      	mov	r6, r8
 80064ce:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80064d0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80064d2:	2101      	movs	r1, #1
 80064d4:	441a      	add	r2, r3
 80064d6:	4658      	mov	r0, fp
 80064d8:	4498      	add	r8, r3
 80064da:	9209      	str	r2, [sp, #36]	@ 0x24
 80064dc:	f001 f966 	bl	80077ac <__i2b>
 80064e0:	4605      	mov	r5, r0
 80064e2:	b15e      	cbz	r6, 80064fc <_dtoa_r+0x75c>
 80064e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	dd08      	ble.n	80064fc <_dtoa_r+0x75c>
 80064ea:	42b3      	cmp	r3, r6
 80064ec:	bfa8      	it	ge
 80064ee:	4633      	movge	r3, r6
 80064f0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80064f2:	eba8 0803 	sub.w	r8, r8, r3
 80064f6:	1af6      	subs	r6, r6, r3
 80064f8:	1ad3      	subs	r3, r2, r3
 80064fa:	9309      	str	r3, [sp, #36]	@ 0x24
 80064fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80064fe:	b1f3      	cbz	r3, 800653e <_dtoa_r+0x79e>
 8006500:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006502:	2b00      	cmp	r3, #0
 8006504:	f000 80b7 	beq.w	8006676 <_dtoa_r+0x8d6>
 8006508:	b18c      	cbz	r4, 800652e <_dtoa_r+0x78e>
 800650a:	4629      	mov	r1, r5
 800650c:	4622      	mov	r2, r4
 800650e:	4658      	mov	r0, fp
 8006510:	f001 fa0a 	bl	8007928 <__pow5mult>
 8006514:	464a      	mov	r2, r9
 8006516:	4601      	mov	r1, r0
 8006518:	4605      	mov	r5, r0
 800651a:	4658      	mov	r0, fp
 800651c:	f001 f95c 	bl	80077d8 <__multiply>
 8006520:	4649      	mov	r1, r9
 8006522:	9004      	str	r0, [sp, #16]
 8006524:	4658      	mov	r0, fp
 8006526:	f001 f843 	bl	80075b0 <_Bfree>
 800652a:	9b04      	ldr	r3, [sp, #16]
 800652c:	4699      	mov	r9, r3
 800652e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006530:	1b1a      	subs	r2, r3, r4
 8006532:	d004      	beq.n	800653e <_dtoa_r+0x79e>
 8006534:	4649      	mov	r1, r9
 8006536:	4658      	mov	r0, fp
 8006538:	f001 f9f6 	bl	8007928 <__pow5mult>
 800653c:	4681      	mov	r9, r0
 800653e:	2101      	movs	r1, #1
 8006540:	4658      	mov	r0, fp
 8006542:	f001 f933 	bl	80077ac <__i2b>
 8006546:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006548:	4604      	mov	r4, r0
 800654a:	2b00      	cmp	r3, #0
 800654c:	f000 81c9 	beq.w	80068e2 <_dtoa_r+0xb42>
 8006550:	461a      	mov	r2, r3
 8006552:	4601      	mov	r1, r0
 8006554:	4658      	mov	r0, fp
 8006556:	f001 f9e7 	bl	8007928 <__pow5mult>
 800655a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800655c:	4604      	mov	r4, r0
 800655e:	2b01      	cmp	r3, #1
 8006560:	f300 808f 	bgt.w	8006682 <_dtoa_r+0x8e2>
 8006564:	9b02      	ldr	r3, [sp, #8]
 8006566:	2b00      	cmp	r3, #0
 8006568:	f040 8087 	bne.w	800667a <_dtoa_r+0x8da>
 800656c:	9b03      	ldr	r3, [sp, #12]
 800656e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006572:	2b00      	cmp	r3, #0
 8006574:	f040 8083 	bne.w	800667e <_dtoa_r+0x8de>
 8006578:	9b03      	ldr	r3, [sp, #12]
 800657a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800657e:	0d1b      	lsrs	r3, r3, #20
 8006580:	051b      	lsls	r3, r3, #20
 8006582:	b12b      	cbz	r3, 8006590 <_dtoa_r+0x7f0>
 8006584:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006586:	f108 0801 	add.w	r8, r8, #1
 800658a:	3301      	adds	r3, #1
 800658c:	9309      	str	r3, [sp, #36]	@ 0x24
 800658e:	2301      	movs	r3, #1
 8006590:	930a      	str	r3, [sp, #40]	@ 0x28
 8006592:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006594:	2b00      	cmp	r3, #0
 8006596:	f000 81aa 	beq.w	80068ee <_dtoa_r+0xb4e>
 800659a:	6923      	ldr	r3, [r4, #16]
 800659c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80065a0:	6918      	ldr	r0, [r3, #16]
 80065a2:	f001 f8b7 	bl	8007714 <__hi0bits>
 80065a6:	f1c0 0020 	rsb	r0, r0, #32
 80065aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80065ac:	4418      	add	r0, r3
 80065ae:	f010 001f 	ands.w	r0, r0, #31
 80065b2:	d071      	beq.n	8006698 <_dtoa_r+0x8f8>
 80065b4:	f1c0 0320 	rsb	r3, r0, #32
 80065b8:	2b04      	cmp	r3, #4
 80065ba:	dd65      	ble.n	8006688 <_dtoa_r+0x8e8>
 80065bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80065be:	f1c0 001c 	rsb	r0, r0, #28
 80065c2:	4403      	add	r3, r0
 80065c4:	4480      	add	r8, r0
 80065c6:	4406      	add	r6, r0
 80065c8:	9309      	str	r3, [sp, #36]	@ 0x24
 80065ca:	f1b8 0f00 	cmp.w	r8, #0
 80065ce:	dd05      	ble.n	80065dc <_dtoa_r+0x83c>
 80065d0:	4649      	mov	r1, r9
 80065d2:	4642      	mov	r2, r8
 80065d4:	4658      	mov	r0, fp
 80065d6:	f001 fa01 	bl	80079dc <__lshift>
 80065da:	4681      	mov	r9, r0
 80065dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80065de:	2b00      	cmp	r3, #0
 80065e0:	dd05      	ble.n	80065ee <_dtoa_r+0x84e>
 80065e2:	4621      	mov	r1, r4
 80065e4:	461a      	mov	r2, r3
 80065e6:	4658      	mov	r0, fp
 80065e8:	f001 f9f8 	bl	80079dc <__lshift>
 80065ec:	4604      	mov	r4, r0
 80065ee:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d053      	beq.n	800669c <_dtoa_r+0x8fc>
 80065f4:	4621      	mov	r1, r4
 80065f6:	4648      	mov	r0, r9
 80065f8:	f001 fa5c 	bl	8007ab4 <__mcmp>
 80065fc:	2800      	cmp	r0, #0
 80065fe:	da4d      	bge.n	800669c <_dtoa_r+0x8fc>
 8006600:	1e7b      	subs	r3, r7, #1
 8006602:	4649      	mov	r1, r9
 8006604:	9304      	str	r3, [sp, #16]
 8006606:	220a      	movs	r2, #10
 8006608:	2300      	movs	r3, #0
 800660a:	4658      	mov	r0, fp
 800660c:	f000 fff2 	bl	80075f4 <__multadd>
 8006610:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006612:	4681      	mov	r9, r0
 8006614:	2b00      	cmp	r3, #0
 8006616:	f000 816c 	beq.w	80068f2 <_dtoa_r+0xb52>
 800661a:	2300      	movs	r3, #0
 800661c:	4629      	mov	r1, r5
 800661e:	220a      	movs	r2, #10
 8006620:	4658      	mov	r0, fp
 8006622:	f000 ffe7 	bl	80075f4 <__multadd>
 8006626:	9b08      	ldr	r3, [sp, #32]
 8006628:	4605      	mov	r5, r0
 800662a:	2b00      	cmp	r3, #0
 800662c:	dc61      	bgt.n	80066f2 <_dtoa_r+0x952>
 800662e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006630:	2b02      	cmp	r3, #2
 8006632:	dc3b      	bgt.n	80066ac <_dtoa_r+0x90c>
 8006634:	e05d      	b.n	80066f2 <_dtoa_r+0x952>
 8006636:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006638:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800663c:	e746      	b.n	80064cc <_dtoa_r+0x72c>
 800663e:	9b07      	ldr	r3, [sp, #28]
 8006640:	1e5c      	subs	r4, r3, #1
 8006642:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006644:	42a3      	cmp	r3, r4
 8006646:	bfbf      	itttt	lt
 8006648:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800664a:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 800664c:	1ae3      	sublt	r3, r4, r3
 800664e:	18d2      	addlt	r2, r2, r3
 8006650:	bfa8      	it	ge
 8006652:	1b1c      	subge	r4, r3, r4
 8006654:	9b07      	ldr	r3, [sp, #28]
 8006656:	bfbe      	ittt	lt
 8006658:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800665a:	920e      	strlt	r2, [sp, #56]	@ 0x38
 800665c:	2400      	movlt	r4, #0
 800665e:	2b00      	cmp	r3, #0
 8006660:	bfb5      	itete	lt
 8006662:	eba8 0603 	sublt.w	r6, r8, r3
 8006666:	4646      	movge	r6, r8
 8006668:	2300      	movlt	r3, #0
 800666a:	9b07      	ldrge	r3, [sp, #28]
 800666c:	e730      	b.n	80064d0 <_dtoa_r+0x730>
 800666e:	4646      	mov	r6, r8
 8006670:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006672:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8006674:	e735      	b.n	80064e2 <_dtoa_r+0x742>
 8006676:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006678:	e75c      	b.n	8006534 <_dtoa_r+0x794>
 800667a:	2300      	movs	r3, #0
 800667c:	e788      	b.n	8006590 <_dtoa_r+0x7f0>
 800667e:	9b02      	ldr	r3, [sp, #8]
 8006680:	e786      	b.n	8006590 <_dtoa_r+0x7f0>
 8006682:	2300      	movs	r3, #0
 8006684:	930a      	str	r3, [sp, #40]	@ 0x28
 8006686:	e788      	b.n	800659a <_dtoa_r+0x7fa>
 8006688:	d09f      	beq.n	80065ca <_dtoa_r+0x82a>
 800668a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800668c:	331c      	adds	r3, #28
 800668e:	441a      	add	r2, r3
 8006690:	4498      	add	r8, r3
 8006692:	441e      	add	r6, r3
 8006694:	9209      	str	r2, [sp, #36]	@ 0x24
 8006696:	e798      	b.n	80065ca <_dtoa_r+0x82a>
 8006698:	4603      	mov	r3, r0
 800669a:	e7f6      	b.n	800668a <_dtoa_r+0x8ea>
 800669c:	9b07      	ldr	r3, [sp, #28]
 800669e:	9704      	str	r7, [sp, #16]
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	dc20      	bgt.n	80066e6 <_dtoa_r+0x946>
 80066a4:	9308      	str	r3, [sp, #32]
 80066a6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80066a8:	2b02      	cmp	r3, #2
 80066aa:	dd1e      	ble.n	80066ea <_dtoa_r+0x94a>
 80066ac:	9b08      	ldr	r3, [sp, #32]
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	f47f aebc 	bne.w	800642c <_dtoa_r+0x68c>
 80066b4:	4621      	mov	r1, r4
 80066b6:	2205      	movs	r2, #5
 80066b8:	4658      	mov	r0, fp
 80066ba:	f000 ff9b 	bl	80075f4 <__multadd>
 80066be:	4601      	mov	r1, r0
 80066c0:	4604      	mov	r4, r0
 80066c2:	4648      	mov	r0, r9
 80066c4:	f001 f9f6 	bl	8007ab4 <__mcmp>
 80066c8:	2800      	cmp	r0, #0
 80066ca:	f77f aeaf 	ble.w	800642c <_dtoa_r+0x68c>
 80066ce:	2331      	movs	r3, #49	@ 0x31
 80066d0:	4656      	mov	r6, sl
 80066d2:	f806 3b01 	strb.w	r3, [r6], #1
 80066d6:	9b04      	ldr	r3, [sp, #16]
 80066d8:	3301      	adds	r3, #1
 80066da:	9304      	str	r3, [sp, #16]
 80066dc:	e6aa      	b.n	8006434 <_dtoa_r+0x694>
 80066de:	9c07      	ldr	r4, [sp, #28]
 80066e0:	9704      	str	r7, [sp, #16]
 80066e2:	4625      	mov	r5, r4
 80066e4:	e7f3      	b.n	80066ce <_dtoa_r+0x92e>
 80066e6:	9b07      	ldr	r3, [sp, #28]
 80066e8:	9308      	str	r3, [sp, #32]
 80066ea:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	f000 8104 	beq.w	80068fa <_dtoa_r+0xb5a>
 80066f2:	2e00      	cmp	r6, #0
 80066f4:	dd05      	ble.n	8006702 <_dtoa_r+0x962>
 80066f6:	4629      	mov	r1, r5
 80066f8:	4632      	mov	r2, r6
 80066fa:	4658      	mov	r0, fp
 80066fc:	f001 f96e 	bl	80079dc <__lshift>
 8006700:	4605      	mov	r5, r0
 8006702:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006704:	2b00      	cmp	r3, #0
 8006706:	d05a      	beq.n	80067be <_dtoa_r+0xa1e>
 8006708:	4658      	mov	r0, fp
 800670a:	6869      	ldr	r1, [r5, #4]
 800670c:	f000 ff10 	bl	8007530 <_Balloc>
 8006710:	4606      	mov	r6, r0
 8006712:	b928      	cbnz	r0, 8006720 <_dtoa_r+0x980>
 8006714:	4602      	mov	r2, r0
 8006716:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800671a:	4b83      	ldr	r3, [pc, #524]	@ (8006928 <_dtoa_r+0xb88>)
 800671c:	f7ff bb54 	b.w	8005dc8 <_dtoa_r+0x28>
 8006720:	692a      	ldr	r2, [r5, #16]
 8006722:	f105 010c 	add.w	r1, r5, #12
 8006726:	3202      	adds	r2, #2
 8006728:	0092      	lsls	r2, r2, #2
 800672a:	300c      	adds	r0, #12
 800672c:	f7ff fa95 	bl	8005c5a <memcpy>
 8006730:	2201      	movs	r2, #1
 8006732:	4631      	mov	r1, r6
 8006734:	4658      	mov	r0, fp
 8006736:	f001 f951 	bl	80079dc <__lshift>
 800673a:	462f      	mov	r7, r5
 800673c:	4605      	mov	r5, r0
 800673e:	f10a 0301 	add.w	r3, sl, #1
 8006742:	9307      	str	r3, [sp, #28]
 8006744:	9b08      	ldr	r3, [sp, #32]
 8006746:	4453      	add	r3, sl
 8006748:	930b      	str	r3, [sp, #44]	@ 0x2c
 800674a:	9b02      	ldr	r3, [sp, #8]
 800674c:	f003 0301 	and.w	r3, r3, #1
 8006750:	930a      	str	r3, [sp, #40]	@ 0x28
 8006752:	9b07      	ldr	r3, [sp, #28]
 8006754:	4621      	mov	r1, r4
 8006756:	3b01      	subs	r3, #1
 8006758:	4648      	mov	r0, r9
 800675a:	9302      	str	r3, [sp, #8]
 800675c:	f7ff fa96 	bl	8005c8c <quorem>
 8006760:	4639      	mov	r1, r7
 8006762:	9008      	str	r0, [sp, #32]
 8006764:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006768:	4648      	mov	r0, r9
 800676a:	f001 f9a3 	bl	8007ab4 <__mcmp>
 800676e:	462a      	mov	r2, r5
 8006770:	9009      	str	r0, [sp, #36]	@ 0x24
 8006772:	4621      	mov	r1, r4
 8006774:	4658      	mov	r0, fp
 8006776:	f001 f9b9 	bl	8007aec <__mdiff>
 800677a:	68c2      	ldr	r2, [r0, #12]
 800677c:	4606      	mov	r6, r0
 800677e:	bb02      	cbnz	r2, 80067c2 <_dtoa_r+0xa22>
 8006780:	4601      	mov	r1, r0
 8006782:	4648      	mov	r0, r9
 8006784:	f001 f996 	bl	8007ab4 <__mcmp>
 8006788:	4602      	mov	r2, r0
 800678a:	4631      	mov	r1, r6
 800678c:	4658      	mov	r0, fp
 800678e:	920c      	str	r2, [sp, #48]	@ 0x30
 8006790:	f000 ff0e 	bl	80075b0 <_Bfree>
 8006794:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006796:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006798:	9e07      	ldr	r6, [sp, #28]
 800679a:	ea43 0102 	orr.w	r1, r3, r2
 800679e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80067a0:	4319      	orrs	r1, r3
 80067a2:	d110      	bne.n	80067c6 <_dtoa_r+0xa26>
 80067a4:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80067a8:	d029      	beq.n	80067fe <_dtoa_r+0xa5e>
 80067aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	dd02      	ble.n	80067b6 <_dtoa_r+0xa16>
 80067b0:	9b08      	ldr	r3, [sp, #32]
 80067b2:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80067b6:	9b02      	ldr	r3, [sp, #8]
 80067b8:	f883 8000 	strb.w	r8, [r3]
 80067bc:	e63b      	b.n	8006436 <_dtoa_r+0x696>
 80067be:	4628      	mov	r0, r5
 80067c0:	e7bb      	b.n	800673a <_dtoa_r+0x99a>
 80067c2:	2201      	movs	r2, #1
 80067c4:	e7e1      	b.n	800678a <_dtoa_r+0x9ea>
 80067c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	db04      	blt.n	80067d6 <_dtoa_r+0xa36>
 80067cc:	9920      	ldr	r1, [sp, #128]	@ 0x80
 80067ce:	430b      	orrs	r3, r1
 80067d0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80067d2:	430b      	orrs	r3, r1
 80067d4:	d120      	bne.n	8006818 <_dtoa_r+0xa78>
 80067d6:	2a00      	cmp	r2, #0
 80067d8:	dded      	ble.n	80067b6 <_dtoa_r+0xa16>
 80067da:	4649      	mov	r1, r9
 80067dc:	2201      	movs	r2, #1
 80067de:	4658      	mov	r0, fp
 80067e0:	f001 f8fc 	bl	80079dc <__lshift>
 80067e4:	4621      	mov	r1, r4
 80067e6:	4681      	mov	r9, r0
 80067e8:	f001 f964 	bl	8007ab4 <__mcmp>
 80067ec:	2800      	cmp	r0, #0
 80067ee:	dc03      	bgt.n	80067f8 <_dtoa_r+0xa58>
 80067f0:	d1e1      	bne.n	80067b6 <_dtoa_r+0xa16>
 80067f2:	f018 0f01 	tst.w	r8, #1
 80067f6:	d0de      	beq.n	80067b6 <_dtoa_r+0xa16>
 80067f8:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80067fc:	d1d8      	bne.n	80067b0 <_dtoa_r+0xa10>
 80067fe:	2339      	movs	r3, #57	@ 0x39
 8006800:	9a02      	ldr	r2, [sp, #8]
 8006802:	7013      	strb	r3, [r2, #0]
 8006804:	4633      	mov	r3, r6
 8006806:	461e      	mov	r6, r3
 8006808:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800680c:	3b01      	subs	r3, #1
 800680e:	2a39      	cmp	r2, #57	@ 0x39
 8006810:	d052      	beq.n	80068b8 <_dtoa_r+0xb18>
 8006812:	3201      	adds	r2, #1
 8006814:	701a      	strb	r2, [r3, #0]
 8006816:	e60e      	b.n	8006436 <_dtoa_r+0x696>
 8006818:	2a00      	cmp	r2, #0
 800681a:	dd07      	ble.n	800682c <_dtoa_r+0xa8c>
 800681c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006820:	d0ed      	beq.n	80067fe <_dtoa_r+0xa5e>
 8006822:	9a02      	ldr	r2, [sp, #8]
 8006824:	f108 0301 	add.w	r3, r8, #1
 8006828:	7013      	strb	r3, [r2, #0]
 800682a:	e604      	b.n	8006436 <_dtoa_r+0x696>
 800682c:	9b07      	ldr	r3, [sp, #28]
 800682e:	9a07      	ldr	r2, [sp, #28]
 8006830:	f803 8c01 	strb.w	r8, [r3, #-1]
 8006834:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006836:	4293      	cmp	r3, r2
 8006838:	d028      	beq.n	800688c <_dtoa_r+0xaec>
 800683a:	4649      	mov	r1, r9
 800683c:	2300      	movs	r3, #0
 800683e:	220a      	movs	r2, #10
 8006840:	4658      	mov	r0, fp
 8006842:	f000 fed7 	bl	80075f4 <__multadd>
 8006846:	42af      	cmp	r7, r5
 8006848:	4681      	mov	r9, r0
 800684a:	f04f 0300 	mov.w	r3, #0
 800684e:	f04f 020a 	mov.w	r2, #10
 8006852:	4639      	mov	r1, r7
 8006854:	4658      	mov	r0, fp
 8006856:	d107      	bne.n	8006868 <_dtoa_r+0xac8>
 8006858:	f000 fecc 	bl	80075f4 <__multadd>
 800685c:	4607      	mov	r7, r0
 800685e:	4605      	mov	r5, r0
 8006860:	9b07      	ldr	r3, [sp, #28]
 8006862:	3301      	adds	r3, #1
 8006864:	9307      	str	r3, [sp, #28]
 8006866:	e774      	b.n	8006752 <_dtoa_r+0x9b2>
 8006868:	f000 fec4 	bl	80075f4 <__multadd>
 800686c:	4629      	mov	r1, r5
 800686e:	4607      	mov	r7, r0
 8006870:	2300      	movs	r3, #0
 8006872:	220a      	movs	r2, #10
 8006874:	4658      	mov	r0, fp
 8006876:	f000 febd 	bl	80075f4 <__multadd>
 800687a:	4605      	mov	r5, r0
 800687c:	e7f0      	b.n	8006860 <_dtoa_r+0xac0>
 800687e:	9b08      	ldr	r3, [sp, #32]
 8006880:	2700      	movs	r7, #0
 8006882:	2b00      	cmp	r3, #0
 8006884:	bfcc      	ite	gt
 8006886:	461e      	movgt	r6, r3
 8006888:	2601      	movle	r6, #1
 800688a:	4456      	add	r6, sl
 800688c:	4649      	mov	r1, r9
 800688e:	2201      	movs	r2, #1
 8006890:	4658      	mov	r0, fp
 8006892:	f001 f8a3 	bl	80079dc <__lshift>
 8006896:	4621      	mov	r1, r4
 8006898:	4681      	mov	r9, r0
 800689a:	f001 f90b 	bl	8007ab4 <__mcmp>
 800689e:	2800      	cmp	r0, #0
 80068a0:	dcb0      	bgt.n	8006804 <_dtoa_r+0xa64>
 80068a2:	d102      	bne.n	80068aa <_dtoa_r+0xb0a>
 80068a4:	f018 0f01 	tst.w	r8, #1
 80068a8:	d1ac      	bne.n	8006804 <_dtoa_r+0xa64>
 80068aa:	4633      	mov	r3, r6
 80068ac:	461e      	mov	r6, r3
 80068ae:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80068b2:	2a30      	cmp	r2, #48	@ 0x30
 80068b4:	d0fa      	beq.n	80068ac <_dtoa_r+0xb0c>
 80068b6:	e5be      	b.n	8006436 <_dtoa_r+0x696>
 80068b8:	459a      	cmp	sl, r3
 80068ba:	d1a4      	bne.n	8006806 <_dtoa_r+0xa66>
 80068bc:	9b04      	ldr	r3, [sp, #16]
 80068be:	3301      	adds	r3, #1
 80068c0:	9304      	str	r3, [sp, #16]
 80068c2:	2331      	movs	r3, #49	@ 0x31
 80068c4:	f88a 3000 	strb.w	r3, [sl]
 80068c8:	e5b5      	b.n	8006436 <_dtoa_r+0x696>
 80068ca:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80068cc:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800692c <_dtoa_r+0xb8c>
 80068d0:	b11b      	cbz	r3, 80068da <_dtoa_r+0xb3a>
 80068d2:	f10a 0308 	add.w	r3, sl, #8
 80068d6:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80068d8:	6013      	str	r3, [r2, #0]
 80068da:	4650      	mov	r0, sl
 80068dc:	b017      	add	sp, #92	@ 0x5c
 80068de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068e2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80068e4:	2b01      	cmp	r3, #1
 80068e6:	f77f ae3d 	ble.w	8006564 <_dtoa_r+0x7c4>
 80068ea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80068ec:	930a      	str	r3, [sp, #40]	@ 0x28
 80068ee:	2001      	movs	r0, #1
 80068f0:	e65b      	b.n	80065aa <_dtoa_r+0x80a>
 80068f2:	9b08      	ldr	r3, [sp, #32]
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	f77f aed6 	ble.w	80066a6 <_dtoa_r+0x906>
 80068fa:	4656      	mov	r6, sl
 80068fc:	4621      	mov	r1, r4
 80068fe:	4648      	mov	r0, r9
 8006900:	f7ff f9c4 	bl	8005c8c <quorem>
 8006904:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006908:	9b08      	ldr	r3, [sp, #32]
 800690a:	f806 8b01 	strb.w	r8, [r6], #1
 800690e:	eba6 020a 	sub.w	r2, r6, sl
 8006912:	4293      	cmp	r3, r2
 8006914:	ddb3      	ble.n	800687e <_dtoa_r+0xade>
 8006916:	4649      	mov	r1, r9
 8006918:	2300      	movs	r3, #0
 800691a:	220a      	movs	r2, #10
 800691c:	4658      	mov	r0, fp
 800691e:	f000 fe69 	bl	80075f4 <__multadd>
 8006922:	4681      	mov	r9, r0
 8006924:	e7ea      	b.n	80068fc <_dtoa_r+0xb5c>
 8006926:	bf00      	nop
 8006928:	0800895d 	.word	0x0800895d
 800692c:	080088e1 	.word	0x080088e1

08006930 <rshift>:
 8006930:	6903      	ldr	r3, [r0, #16]
 8006932:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006936:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800693a:	f100 0414 	add.w	r4, r0, #20
 800693e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8006942:	dd46      	ble.n	80069d2 <rshift+0xa2>
 8006944:	f011 011f 	ands.w	r1, r1, #31
 8006948:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800694c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8006950:	d10c      	bne.n	800696c <rshift+0x3c>
 8006952:	4629      	mov	r1, r5
 8006954:	f100 0710 	add.w	r7, r0, #16
 8006958:	42b1      	cmp	r1, r6
 800695a:	d335      	bcc.n	80069c8 <rshift+0x98>
 800695c:	1a9b      	subs	r3, r3, r2
 800695e:	009b      	lsls	r3, r3, #2
 8006960:	1eea      	subs	r2, r5, #3
 8006962:	4296      	cmp	r6, r2
 8006964:	bf38      	it	cc
 8006966:	2300      	movcc	r3, #0
 8006968:	4423      	add	r3, r4
 800696a:	e015      	b.n	8006998 <rshift+0x68>
 800696c:	46a1      	mov	r9, r4
 800696e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8006972:	f1c1 0820 	rsb	r8, r1, #32
 8006976:	40cf      	lsrs	r7, r1
 8006978:	f105 0e04 	add.w	lr, r5, #4
 800697c:	4576      	cmp	r6, lr
 800697e:	46f4      	mov	ip, lr
 8006980:	d816      	bhi.n	80069b0 <rshift+0x80>
 8006982:	1a9a      	subs	r2, r3, r2
 8006984:	0092      	lsls	r2, r2, #2
 8006986:	3a04      	subs	r2, #4
 8006988:	3501      	adds	r5, #1
 800698a:	42ae      	cmp	r6, r5
 800698c:	bf38      	it	cc
 800698e:	2200      	movcc	r2, #0
 8006990:	18a3      	adds	r3, r4, r2
 8006992:	50a7      	str	r7, [r4, r2]
 8006994:	b107      	cbz	r7, 8006998 <rshift+0x68>
 8006996:	3304      	adds	r3, #4
 8006998:	42a3      	cmp	r3, r4
 800699a:	eba3 0204 	sub.w	r2, r3, r4
 800699e:	bf08      	it	eq
 80069a0:	2300      	moveq	r3, #0
 80069a2:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80069a6:	6102      	str	r2, [r0, #16]
 80069a8:	bf08      	it	eq
 80069aa:	6143      	streq	r3, [r0, #20]
 80069ac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80069b0:	f8dc c000 	ldr.w	ip, [ip]
 80069b4:	fa0c fc08 	lsl.w	ip, ip, r8
 80069b8:	ea4c 0707 	orr.w	r7, ip, r7
 80069bc:	f849 7b04 	str.w	r7, [r9], #4
 80069c0:	f85e 7b04 	ldr.w	r7, [lr], #4
 80069c4:	40cf      	lsrs	r7, r1
 80069c6:	e7d9      	b.n	800697c <rshift+0x4c>
 80069c8:	f851 cb04 	ldr.w	ip, [r1], #4
 80069cc:	f847 cf04 	str.w	ip, [r7, #4]!
 80069d0:	e7c2      	b.n	8006958 <rshift+0x28>
 80069d2:	4623      	mov	r3, r4
 80069d4:	e7e0      	b.n	8006998 <rshift+0x68>

080069d6 <__hexdig_fun>:
 80069d6:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80069da:	2b09      	cmp	r3, #9
 80069dc:	d802      	bhi.n	80069e4 <__hexdig_fun+0xe>
 80069de:	3820      	subs	r0, #32
 80069e0:	b2c0      	uxtb	r0, r0
 80069e2:	4770      	bx	lr
 80069e4:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80069e8:	2b05      	cmp	r3, #5
 80069ea:	d801      	bhi.n	80069f0 <__hexdig_fun+0x1a>
 80069ec:	3847      	subs	r0, #71	@ 0x47
 80069ee:	e7f7      	b.n	80069e0 <__hexdig_fun+0xa>
 80069f0:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80069f4:	2b05      	cmp	r3, #5
 80069f6:	d801      	bhi.n	80069fc <__hexdig_fun+0x26>
 80069f8:	3827      	subs	r0, #39	@ 0x27
 80069fa:	e7f1      	b.n	80069e0 <__hexdig_fun+0xa>
 80069fc:	2000      	movs	r0, #0
 80069fe:	4770      	bx	lr

08006a00 <__gethex>:
 8006a00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a04:	468a      	mov	sl, r1
 8006a06:	4690      	mov	r8, r2
 8006a08:	b085      	sub	sp, #20
 8006a0a:	9302      	str	r3, [sp, #8]
 8006a0c:	680b      	ldr	r3, [r1, #0]
 8006a0e:	9001      	str	r0, [sp, #4]
 8006a10:	1c9c      	adds	r4, r3, #2
 8006a12:	46a1      	mov	r9, r4
 8006a14:	f814 0b01 	ldrb.w	r0, [r4], #1
 8006a18:	2830      	cmp	r0, #48	@ 0x30
 8006a1a:	d0fa      	beq.n	8006a12 <__gethex+0x12>
 8006a1c:	eba9 0303 	sub.w	r3, r9, r3
 8006a20:	f1a3 0b02 	sub.w	fp, r3, #2
 8006a24:	f7ff ffd7 	bl	80069d6 <__hexdig_fun>
 8006a28:	4605      	mov	r5, r0
 8006a2a:	2800      	cmp	r0, #0
 8006a2c:	d168      	bne.n	8006b00 <__gethex+0x100>
 8006a2e:	2201      	movs	r2, #1
 8006a30:	4648      	mov	r0, r9
 8006a32:	499f      	ldr	r1, [pc, #636]	@ (8006cb0 <__gethex+0x2b0>)
 8006a34:	f7ff f8b8 	bl	8005ba8 <strncmp>
 8006a38:	4607      	mov	r7, r0
 8006a3a:	2800      	cmp	r0, #0
 8006a3c:	d167      	bne.n	8006b0e <__gethex+0x10e>
 8006a3e:	f899 0001 	ldrb.w	r0, [r9, #1]
 8006a42:	4626      	mov	r6, r4
 8006a44:	f7ff ffc7 	bl	80069d6 <__hexdig_fun>
 8006a48:	2800      	cmp	r0, #0
 8006a4a:	d062      	beq.n	8006b12 <__gethex+0x112>
 8006a4c:	4623      	mov	r3, r4
 8006a4e:	7818      	ldrb	r0, [r3, #0]
 8006a50:	4699      	mov	r9, r3
 8006a52:	2830      	cmp	r0, #48	@ 0x30
 8006a54:	f103 0301 	add.w	r3, r3, #1
 8006a58:	d0f9      	beq.n	8006a4e <__gethex+0x4e>
 8006a5a:	f7ff ffbc 	bl	80069d6 <__hexdig_fun>
 8006a5e:	fab0 f580 	clz	r5, r0
 8006a62:	f04f 0b01 	mov.w	fp, #1
 8006a66:	096d      	lsrs	r5, r5, #5
 8006a68:	464a      	mov	r2, r9
 8006a6a:	4616      	mov	r6, r2
 8006a6c:	7830      	ldrb	r0, [r6, #0]
 8006a6e:	3201      	adds	r2, #1
 8006a70:	f7ff ffb1 	bl	80069d6 <__hexdig_fun>
 8006a74:	2800      	cmp	r0, #0
 8006a76:	d1f8      	bne.n	8006a6a <__gethex+0x6a>
 8006a78:	2201      	movs	r2, #1
 8006a7a:	4630      	mov	r0, r6
 8006a7c:	498c      	ldr	r1, [pc, #560]	@ (8006cb0 <__gethex+0x2b0>)
 8006a7e:	f7ff f893 	bl	8005ba8 <strncmp>
 8006a82:	2800      	cmp	r0, #0
 8006a84:	d13f      	bne.n	8006b06 <__gethex+0x106>
 8006a86:	b944      	cbnz	r4, 8006a9a <__gethex+0x9a>
 8006a88:	1c74      	adds	r4, r6, #1
 8006a8a:	4622      	mov	r2, r4
 8006a8c:	4616      	mov	r6, r2
 8006a8e:	7830      	ldrb	r0, [r6, #0]
 8006a90:	3201      	adds	r2, #1
 8006a92:	f7ff ffa0 	bl	80069d6 <__hexdig_fun>
 8006a96:	2800      	cmp	r0, #0
 8006a98:	d1f8      	bne.n	8006a8c <__gethex+0x8c>
 8006a9a:	1ba4      	subs	r4, r4, r6
 8006a9c:	00a7      	lsls	r7, r4, #2
 8006a9e:	7833      	ldrb	r3, [r6, #0]
 8006aa0:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8006aa4:	2b50      	cmp	r3, #80	@ 0x50
 8006aa6:	d13e      	bne.n	8006b26 <__gethex+0x126>
 8006aa8:	7873      	ldrb	r3, [r6, #1]
 8006aaa:	2b2b      	cmp	r3, #43	@ 0x2b
 8006aac:	d033      	beq.n	8006b16 <__gethex+0x116>
 8006aae:	2b2d      	cmp	r3, #45	@ 0x2d
 8006ab0:	d034      	beq.n	8006b1c <__gethex+0x11c>
 8006ab2:	2400      	movs	r4, #0
 8006ab4:	1c71      	adds	r1, r6, #1
 8006ab6:	7808      	ldrb	r0, [r1, #0]
 8006ab8:	f7ff ff8d 	bl	80069d6 <__hexdig_fun>
 8006abc:	1e43      	subs	r3, r0, #1
 8006abe:	b2db      	uxtb	r3, r3
 8006ac0:	2b18      	cmp	r3, #24
 8006ac2:	d830      	bhi.n	8006b26 <__gethex+0x126>
 8006ac4:	f1a0 0210 	sub.w	r2, r0, #16
 8006ac8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8006acc:	f7ff ff83 	bl	80069d6 <__hexdig_fun>
 8006ad0:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 8006ad4:	fa5f fc8c 	uxtb.w	ip, ip
 8006ad8:	f1bc 0f18 	cmp.w	ip, #24
 8006adc:	f04f 030a 	mov.w	r3, #10
 8006ae0:	d91e      	bls.n	8006b20 <__gethex+0x120>
 8006ae2:	b104      	cbz	r4, 8006ae6 <__gethex+0xe6>
 8006ae4:	4252      	negs	r2, r2
 8006ae6:	4417      	add	r7, r2
 8006ae8:	f8ca 1000 	str.w	r1, [sl]
 8006aec:	b1ed      	cbz	r5, 8006b2a <__gethex+0x12a>
 8006aee:	f1bb 0f00 	cmp.w	fp, #0
 8006af2:	bf0c      	ite	eq
 8006af4:	2506      	moveq	r5, #6
 8006af6:	2500      	movne	r5, #0
 8006af8:	4628      	mov	r0, r5
 8006afa:	b005      	add	sp, #20
 8006afc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b00:	2500      	movs	r5, #0
 8006b02:	462c      	mov	r4, r5
 8006b04:	e7b0      	b.n	8006a68 <__gethex+0x68>
 8006b06:	2c00      	cmp	r4, #0
 8006b08:	d1c7      	bne.n	8006a9a <__gethex+0x9a>
 8006b0a:	4627      	mov	r7, r4
 8006b0c:	e7c7      	b.n	8006a9e <__gethex+0x9e>
 8006b0e:	464e      	mov	r6, r9
 8006b10:	462f      	mov	r7, r5
 8006b12:	2501      	movs	r5, #1
 8006b14:	e7c3      	b.n	8006a9e <__gethex+0x9e>
 8006b16:	2400      	movs	r4, #0
 8006b18:	1cb1      	adds	r1, r6, #2
 8006b1a:	e7cc      	b.n	8006ab6 <__gethex+0xb6>
 8006b1c:	2401      	movs	r4, #1
 8006b1e:	e7fb      	b.n	8006b18 <__gethex+0x118>
 8006b20:	fb03 0002 	mla	r0, r3, r2, r0
 8006b24:	e7ce      	b.n	8006ac4 <__gethex+0xc4>
 8006b26:	4631      	mov	r1, r6
 8006b28:	e7de      	b.n	8006ae8 <__gethex+0xe8>
 8006b2a:	4629      	mov	r1, r5
 8006b2c:	eba6 0309 	sub.w	r3, r6, r9
 8006b30:	3b01      	subs	r3, #1
 8006b32:	2b07      	cmp	r3, #7
 8006b34:	dc0a      	bgt.n	8006b4c <__gethex+0x14c>
 8006b36:	9801      	ldr	r0, [sp, #4]
 8006b38:	f000 fcfa 	bl	8007530 <_Balloc>
 8006b3c:	4604      	mov	r4, r0
 8006b3e:	b940      	cbnz	r0, 8006b52 <__gethex+0x152>
 8006b40:	4602      	mov	r2, r0
 8006b42:	21e4      	movs	r1, #228	@ 0xe4
 8006b44:	4b5b      	ldr	r3, [pc, #364]	@ (8006cb4 <__gethex+0x2b4>)
 8006b46:	485c      	ldr	r0, [pc, #368]	@ (8006cb8 <__gethex+0x2b8>)
 8006b48:	f001 fa86 	bl	8008058 <__assert_func>
 8006b4c:	3101      	adds	r1, #1
 8006b4e:	105b      	asrs	r3, r3, #1
 8006b50:	e7ef      	b.n	8006b32 <__gethex+0x132>
 8006b52:	2300      	movs	r3, #0
 8006b54:	f100 0a14 	add.w	sl, r0, #20
 8006b58:	4655      	mov	r5, sl
 8006b5a:	469b      	mov	fp, r3
 8006b5c:	45b1      	cmp	r9, r6
 8006b5e:	d337      	bcc.n	8006bd0 <__gethex+0x1d0>
 8006b60:	f845 bb04 	str.w	fp, [r5], #4
 8006b64:	eba5 050a 	sub.w	r5, r5, sl
 8006b68:	10ad      	asrs	r5, r5, #2
 8006b6a:	6125      	str	r5, [r4, #16]
 8006b6c:	4658      	mov	r0, fp
 8006b6e:	f000 fdd1 	bl	8007714 <__hi0bits>
 8006b72:	016d      	lsls	r5, r5, #5
 8006b74:	f8d8 6000 	ldr.w	r6, [r8]
 8006b78:	1a2d      	subs	r5, r5, r0
 8006b7a:	42b5      	cmp	r5, r6
 8006b7c:	dd54      	ble.n	8006c28 <__gethex+0x228>
 8006b7e:	1bad      	subs	r5, r5, r6
 8006b80:	4629      	mov	r1, r5
 8006b82:	4620      	mov	r0, r4
 8006b84:	f001 f959 	bl	8007e3a <__any_on>
 8006b88:	4681      	mov	r9, r0
 8006b8a:	b178      	cbz	r0, 8006bac <__gethex+0x1ac>
 8006b8c:	f04f 0901 	mov.w	r9, #1
 8006b90:	1e6b      	subs	r3, r5, #1
 8006b92:	1159      	asrs	r1, r3, #5
 8006b94:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8006b98:	f003 021f 	and.w	r2, r3, #31
 8006b9c:	fa09 f202 	lsl.w	r2, r9, r2
 8006ba0:	420a      	tst	r2, r1
 8006ba2:	d003      	beq.n	8006bac <__gethex+0x1ac>
 8006ba4:	454b      	cmp	r3, r9
 8006ba6:	dc36      	bgt.n	8006c16 <__gethex+0x216>
 8006ba8:	f04f 0902 	mov.w	r9, #2
 8006bac:	4629      	mov	r1, r5
 8006bae:	4620      	mov	r0, r4
 8006bb0:	f7ff febe 	bl	8006930 <rshift>
 8006bb4:	442f      	add	r7, r5
 8006bb6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006bba:	42bb      	cmp	r3, r7
 8006bbc:	da42      	bge.n	8006c44 <__gethex+0x244>
 8006bbe:	4621      	mov	r1, r4
 8006bc0:	9801      	ldr	r0, [sp, #4]
 8006bc2:	f000 fcf5 	bl	80075b0 <_Bfree>
 8006bc6:	2300      	movs	r3, #0
 8006bc8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006bca:	25a3      	movs	r5, #163	@ 0xa3
 8006bcc:	6013      	str	r3, [r2, #0]
 8006bce:	e793      	b.n	8006af8 <__gethex+0xf8>
 8006bd0:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8006bd4:	2a2e      	cmp	r2, #46	@ 0x2e
 8006bd6:	d012      	beq.n	8006bfe <__gethex+0x1fe>
 8006bd8:	2b20      	cmp	r3, #32
 8006bda:	d104      	bne.n	8006be6 <__gethex+0x1e6>
 8006bdc:	f845 bb04 	str.w	fp, [r5], #4
 8006be0:	f04f 0b00 	mov.w	fp, #0
 8006be4:	465b      	mov	r3, fp
 8006be6:	7830      	ldrb	r0, [r6, #0]
 8006be8:	9303      	str	r3, [sp, #12]
 8006bea:	f7ff fef4 	bl	80069d6 <__hexdig_fun>
 8006bee:	9b03      	ldr	r3, [sp, #12]
 8006bf0:	f000 000f 	and.w	r0, r0, #15
 8006bf4:	4098      	lsls	r0, r3
 8006bf6:	ea4b 0b00 	orr.w	fp, fp, r0
 8006bfa:	3304      	adds	r3, #4
 8006bfc:	e7ae      	b.n	8006b5c <__gethex+0x15c>
 8006bfe:	45b1      	cmp	r9, r6
 8006c00:	d8ea      	bhi.n	8006bd8 <__gethex+0x1d8>
 8006c02:	2201      	movs	r2, #1
 8006c04:	4630      	mov	r0, r6
 8006c06:	492a      	ldr	r1, [pc, #168]	@ (8006cb0 <__gethex+0x2b0>)
 8006c08:	9303      	str	r3, [sp, #12]
 8006c0a:	f7fe ffcd 	bl	8005ba8 <strncmp>
 8006c0e:	9b03      	ldr	r3, [sp, #12]
 8006c10:	2800      	cmp	r0, #0
 8006c12:	d1e1      	bne.n	8006bd8 <__gethex+0x1d8>
 8006c14:	e7a2      	b.n	8006b5c <__gethex+0x15c>
 8006c16:	4620      	mov	r0, r4
 8006c18:	1ea9      	subs	r1, r5, #2
 8006c1a:	f001 f90e 	bl	8007e3a <__any_on>
 8006c1e:	2800      	cmp	r0, #0
 8006c20:	d0c2      	beq.n	8006ba8 <__gethex+0x1a8>
 8006c22:	f04f 0903 	mov.w	r9, #3
 8006c26:	e7c1      	b.n	8006bac <__gethex+0x1ac>
 8006c28:	da09      	bge.n	8006c3e <__gethex+0x23e>
 8006c2a:	1b75      	subs	r5, r6, r5
 8006c2c:	4621      	mov	r1, r4
 8006c2e:	462a      	mov	r2, r5
 8006c30:	9801      	ldr	r0, [sp, #4]
 8006c32:	f000 fed3 	bl	80079dc <__lshift>
 8006c36:	4604      	mov	r4, r0
 8006c38:	1b7f      	subs	r7, r7, r5
 8006c3a:	f100 0a14 	add.w	sl, r0, #20
 8006c3e:	f04f 0900 	mov.w	r9, #0
 8006c42:	e7b8      	b.n	8006bb6 <__gethex+0x1b6>
 8006c44:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8006c48:	42bd      	cmp	r5, r7
 8006c4a:	dd6f      	ble.n	8006d2c <__gethex+0x32c>
 8006c4c:	1bed      	subs	r5, r5, r7
 8006c4e:	42ae      	cmp	r6, r5
 8006c50:	dc34      	bgt.n	8006cbc <__gethex+0x2bc>
 8006c52:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006c56:	2b02      	cmp	r3, #2
 8006c58:	d022      	beq.n	8006ca0 <__gethex+0x2a0>
 8006c5a:	2b03      	cmp	r3, #3
 8006c5c:	d024      	beq.n	8006ca8 <__gethex+0x2a8>
 8006c5e:	2b01      	cmp	r3, #1
 8006c60:	d115      	bne.n	8006c8e <__gethex+0x28e>
 8006c62:	42ae      	cmp	r6, r5
 8006c64:	d113      	bne.n	8006c8e <__gethex+0x28e>
 8006c66:	2e01      	cmp	r6, #1
 8006c68:	d10b      	bne.n	8006c82 <__gethex+0x282>
 8006c6a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8006c6e:	9a02      	ldr	r2, [sp, #8]
 8006c70:	2562      	movs	r5, #98	@ 0x62
 8006c72:	6013      	str	r3, [r2, #0]
 8006c74:	2301      	movs	r3, #1
 8006c76:	6123      	str	r3, [r4, #16]
 8006c78:	f8ca 3000 	str.w	r3, [sl]
 8006c7c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006c7e:	601c      	str	r4, [r3, #0]
 8006c80:	e73a      	b.n	8006af8 <__gethex+0xf8>
 8006c82:	4620      	mov	r0, r4
 8006c84:	1e71      	subs	r1, r6, #1
 8006c86:	f001 f8d8 	bl	8007e3a <__any_on>
 8006c8a:	2800      	cmp	r0, #0
 8006c8c:	d1ed      	bne.n	8006c6a <__gethex+0x26a>
 8006c8e:	4621      	mov	r1, r4
 8006c90:	9801      	ldr	r0, [sp, #4]
 8006c92:	f000 fc8d 	bl	80075b0 <_Bfree>
 8006c96:	2300      	movs	r3, #0
 8006c98:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006c9a:	2550      	movs	r5, #80	@ 0x50
 8006c9c:	6013      	str	r3, [r2, #0]
 8006c9e:	e72b      	b.n	8006af8 <__gethex+0xf8>
 8006ca0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d1f3      	bne.n	8006c8e <__gethex+0x28e>
 8006ca6:	e7e0      	b.n	8006c6a <__gethex+0x26a>
 8006ca8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d1dd      	bne.n	8006c6a <__gethex+0x26a>
 8006cae:	e7ee      	b.n	8006c8e <__gethex+0x28e>
 8006cb0:	08008783 	.word	0x08008783
 8006cb4:	0800895d 	.word	0x0800895d
 8006cb8:	0800896e 	.word	0x0800896e
 8006cbc:	1e6f      	subs	r7, r5, #1
 8006cbe:	f1b9 0f00 	cmp.w	r9, #0
 8006cc2:	d130      	bne.n	8006d26 <__gethex+0x326>
 8006cc4:	b127      	cbz	r7, 8006cd0 <__gethex+0x2d0>
 8006cc6:	4639      	mov	r1, r7
 8006cc8:	4620      	mov	r0, r4
 8006cca:	f001 f8b6 	bl	8007e3a <__any_on>
 8006cce:	4681      	mov	r9, r0
 8006cd0:	2301      	movs	r3, #1
 8006cd2:	4629      	mov	r1, r5
 8006cd4:	1b76      	subs	r6, r6, r5
 8006cd6:	2502      	movs	r5, #2
 8006cd8:	117a      	asrs	r2, r7, #5
 8006cda:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8006cde:	f007 071f 	and.w	r7, r7, #31
 8006ce2:	40bb      	lsls	r3, r7
 8006ce4:	4213      	tst	r3, r2
 8006ce6:	4620      	mov	r0, r4
 8006ce8:	bf18      	it	ne
 8006cea:	f049 0902 	orrne.w	r9, r9, #2
 8006cee:	f7ff fe1f 	bl	8006930 <rshift>
 8006cf2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8006cf6:	f1b9 0f00 	cmp.w	r9, #0
 8006cfa:	d047      	beq.n	8006d8c <__gethex+0x38c>
 8006cfc:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006d00:	2b02      	cmp	r3, #2
 8006d02:	d015      	beq.n	8006d30 <__gethex+0x330>
 8006d04:	2b03      	cmp	r3, #3
 8006d06:	d017      	beq.n	8006d38 <__gethex+0x338>
 8006d08:	2b01      	cmp	r3, #1
 8006d0a:	d109      	bne.n	8006d20 <__gethex+0x320>
 8006d0c:	f019 0f02 	tst.w	r9, #2
 8006d10:	d006      	beq.n	8006d20 <__gethex+0x320>
 8006d12:	f8da 3000 	ldr.w	r3, [sl]
 8006d16:	ea49 0903 	orr.w	r9, r9, r3
 8006d1a:	f019 0f01 	tst.w	r9, #1
 8006d1e:	d10e      	bne.n	8006d3e <__gethex+0x33e>
 8006d20:	f045 0510 	orr.w	r5, r5, #16
 8006d24:	e032      	b.n	8006d8c <__gethex+0x38c>
 8006d26:	f04f 0901 	mov.w	r9, #1
 8006d2a:	e7d1      	b.n	8006cd0 <__gethex+0x2d0>
 8006d2c:	2501      	movs	r5, #1
 8006d2e:	e7e2      	b.n	8006cf6 <__gethex+0x2f6>
 8006d30:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006d32:	f1c3 0301 	rsb	r3, r3, #1
 8006d36:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006d38:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d0f0      	beq.n	8006d20 <__gethex+0x320>
 8006d3e:	f04f 0c00 	mov.w	ip, #0
 8006d42:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8006d46:	f104 0314 	add.w	r3, r4, #20
 8006d4a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8006d4e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8006d52:	4618      	mov	r0, r3
 8006d54:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d58:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 8006d5c:	d01b      	beq.n	8006d96 <__gethex+0x396>
 8006d5e:	3201      	adds	r2, #1
 8006d60:	6002      	str	r2, [r0, #0]
 8006d62:	2d02      	cmp	r5, #2
 8006d64:	f104 0314 	add.w	r3, r4, #20
 8006d68:	d13c      	bne.n	8006de4 <__gethex+0x3e4>
 8006d6a:	f8d8 2000 	ldr.w	r2, [r8]
 8006d6e:	3a01      	subs	r2, #1
 8006d70:	42b2      	cmp	r2, r6
 8006d72:	d109      	bne.n	8006d88 <__gethex+0x388>
 8006d74:	2201      	movs	r2, #1
 8006d76:	1171      	asrs	r1, r6, #5
 8006d78:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006d7c:	f006 061f 	and.w	r6, r6, #31
 8006d80:	fa02 f606 	lsl.w	r6, r2, r6
 8006d84:	421e      	tst	r6, r3
 8006d86:	d13a      	bne.n	8006dfe <__gethex+0x3fe>
 8006d88:	f045 0520 	orr.w	r5, r5, #32
 8006d8c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006d8e:	601c      	str	r4, [r3, #0]
 8006d90:	9b02      	ldr	r3, [sp, #8]
 8006d92:	601f      	str	r7, [r3, #0]
 8006d94:	e6b0      	b.n	8006af8 <__gethex+0xf8>
 8006d96:	4299      	cmp	r1, r3
 8006d98:	f843 cc04 	str.w	ip, [r3, #-4]
 8006d9c:	d8d9      	bhi.n	8006d52 <__gethex+0x352>
 8006d9e:	68a3      	ldr	r3, [r4, #8]
 8006da0:	459b      	cmp	fp, r3
 8006da2:	db17      	blt.n	8006dd4 <__gethex+0x3d4>
 8006da4:	6861      	ldr	r1, [r4, #4]
 8006da6:	9801      	ldr	r0, [sp, #4]
 8006da8:	3101      	adds	r1, #1
 8006daa:	f000 fbc1 	bl	8007530 <_Balloc>
 8006dae:	4681      	mov	r9, r0
 8006db0:	b918      	cbnz	r0, 8006dba <__gethex+0x3ba>
 8006db2:	4602      	mov	r2, r0
 8006db4:	2184      	movs	r1, #132	@ 0x84
 8006db6:	4b19      	ldr	r3, [pc, #100]	@ (8006e1c <__gethex+0x41c>)
 8006db8:	e6c5      	b.n	8006b46 <__gethex+0x146>
 8006dba:	6922      	ldr	r2, [r4, #16]
 8006dbc:	f104 010c 	add.w	r1, r4, #12
 8006dc0:	3202      	adds	r2, #2
 8006dc2:	0092      	lsls	r2, r2, #2
 8006dc4:	300c      	adds	r0, #12
 8006dc6:	f7fe ff48 	bl	8005c5a <memcpy>
 8006dca:	4621      	mov	r1, r4
 8006dcc:	9801      	ldr	r0, [sp, #4]
 8006dce:	f000 fbef 	bl	80075b0 <_Bfree>
 8006dd2:	464c      	mov	r4, r9
 8006dd4:	6923      	ldr	r3, [r4, #16]
 8006dd6:	1c5a      	adds	r2, r3, #1
 8006dd8:	6122      	str	r2, [r4, #16]
 8006dda:	2201      	movs	r2, #1
 8006ddc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006de0:	615a      	str	r2, [r3, #20]
 8006de2:	e7be      	b.n	8006d62 <__gethex+0x362>
 8006de4:	6922      	ldr	r2, [r4, #16]
 8006de6:	455a      	cmp	r2, fp
 8006de8:	dd0b      	ble.n	8006e02 <__gethex+0x402>
 8006dea:	2101      	movs	r1, #1
 8006dec:	4620      	mov	r0, r4
 8006dee:	f7ff fd9f 	bl	8006930 <rshift>
 8006df2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006df6:	3701      	adds	r7, #1
 8006df8:	42bb      	cmp	r3, r7
 8006dfa:	f6ff aee0 	blt.w	8006bbe <__gethex+0x1be>
 8006dfe:	2501      	movs	r5, #1
 8006e00:	e7c2      	b.n	8006d88 <__gethex+0x388>
 8006e02:	f016 061f 	ands.w	r6, r6, #31
 8006e06:	d0fa      	beq.n	8006dfe <__gethex+0x3fe>
 8006e08:	4453      	add	r3, sl
 8006e0a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8006e0e:	f000 fc81 	bl	8007714 <__hi0bits>
 8006e12:	f1c6 0620 	rsb	r6, r6, #32
 8006e16:	42b0      	cmp	r0, r6
 8006e18:	dbe7      	blt.n	8006dea <__gethex+0x3ea>
 8006e1a:	e7f0      	b.n	8006dfe <__gethex+0x3fe>
 8006e1c:	0800895d 	.word	0x0800895d

08006e20 <L_shift>:
 8006e20:	f1c2 0208 	rsb	r2, r2, #8
 8006e24:	0092      	lsls	r2, r2, #2
 8006e26:	b570      	push	{r4, r5, r6, lr}
 8006e28:	f1c2 0620 	rsb	r6, r2, #32
 8006e2c:	6843      	ldr	r3, [r0, #4]
 8006e2e:	6804      	ldr	r4, [r0, #0]
 8006e30:	fa03 f506 	lsl.w	r5, r3, r6
 8006e34:	432c      	orrs	r4, r5
 8006e36:	40d3      	lsrs	r3, r2
 8006e38:	6004      	str	r4, [r0, #0]
 8006e3a:	f840 3f04 	str.w	r3, [r0, #4]!
 8006e3e:	4288      	cmp	r0, r1
 8006e40:	d3f4      	bcc.n	8006e2c <L_shift+0xc>
 8006e42:	bd70      	pop	{r4, r5, r6, pc}

08006e44 <__match>:
 8006e44:	b530      	push	{r4, r5, lr}
 8006e46:	6803      	ldr	r3, [r0, #0]
 8006e48:	3301      	adds	r3, #1
 8006e4a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006e4e:	b914      	cbnz	r4, 8006e56 <__match+0x12>
 8006e50:	6003      	str	r3, [r0, #0]
 8006e52:	2001      	movs	r0, #1
 8006e54:	bd30      	pop	{r4, r5, pc}
 8006e56:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006e5a:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8006e5e:	2d19      	cmp	r5, #25
 8006e60:	bf98      	it	ls
 8006e62:	3220      	addls	r2, #32
 8006e64:	42a2      	cmp	r2, r4
 8006e66:	d0f0      	beq.n	8006e4a <__match+0x6>
 8006e68:	2000      	movs	r0, #0
 8006e6a:	e7f3      	b.n	8006e54 <__match+0x10>

08006e6c <__hexnan>:
 8006e6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e70:	2500      	movs	r5, #0
 8006e72:	680b      	ldr	r3, [r1, #0]
 8006e74:	4682      	mov	sl, r0
 8006e76:	115e      	asrs	r6, r3, #5
 8006e78:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8006e7c:	f013 031f 	ands.w	r3, r3, #31
 8006e80:	bf18      	it	ne
 8006e82:	3604      	addne	r6, #4
 8006e84:	1f37      	subs	r7, r6, #4
 8006e86:	4690      	mov	r8, r2
 8006e88:	46b9      	mov	r9, r7
 8006e8a:	463c      	mov	r4, r7
 8006e8c:	46ab      	mov	fp, r5
 8006e8e:	b087      	sub	sp, #28
 8006e90:	6801      	ldr	r1, [r0, #0]
 8006e92:	9301      	str	r3, [sp, #4]
 8006e94:	f846 5c04 	str.w	r5, [r6, #-4]
 8006e98:	9502      	str	r5, [sp, #8]
 8006e9a:	784a      	ldrb	r2, [r1, #1]
 8006e9c:	1c4b      	adds	r3, r1, #1
 8006e9e:	9303      	str	r3, [sp, #12]
 8006ea0:	b342      	cbz	r2, 8006ef4 <__hexnan+0x88>
 8006ea2:	4610      	mov	r0, r2
 8006ea4:	9105      	str	r1, [sp, #20]
 8006ea6:	9204      	str	r2, [sp, #16]
 8006ea8:	f7ff fd95 	bl	80069d6 <__hexdig_fun>
 8006eac:	2800      	cmp	r0, #0
 8006eae:	d151      	bne.n	8006f54 <__hexnan+0xe8>
 8006eb0:	9a04      	ldr	r2, [sp, #16]
 8006eb2:	9905      	ldr	r1, [sp, #20]
 8006eb4:	2a20      	cmp	r2, #32
 8006eb6:	d818      	bhi.n	8006eea <__hexnan+0x7e>
 8006eb8:	9b02      	ldr	r3, [sp, #8]
 8006eba:	459b      	cmp	fp, r3
 8006ebc:	dd13      	ble.n	8006ee6 <__hexnan+0x7a>
 8006ebe:	454c      	cmp	r4, r9
 8006ec0:	d206      	bcs.n	8006ed0 <__hexnan+0x64>
 8006ec2:	2d07      	cmp	r5, #7
 8006ec4:	dc04      	bgt.n	8006ed0 <__hexnan+0x64>
 8006ec6:	462a      	mov	r2, r5
 8006ec8:	4649      	mov	r1, r9
 8006eca:	4620      	mov	r0, r4
 8006ecc:	f7ff ffa8 	bl	8006e20 <L_shift>
 8006ed0:	4544      	cmp	r4, r8
 8006ed2:	d952      	bls.n	8006f7a <__hexnan+0x10e>
 8006ed4:	2300      	movs	r3, #0
 8006ed6:	f1a4 0904 	sub.w	r9, r4, #4
 8006eda:	f844 3c04 	str.w	r3, [r4, #-4]
 8006ede:	461d      	mov	r5, r3
 8006ee0:	464c      	mov	r4, r9
 8006ee2:	f8cd b008 	str.w	fp, [sp, #8]
 8006ee6:	9903      	ldr	r1, [sp, #12]
 8006ee8:	e7d7      	b.n	8006e9a <__hexnan+0x2e>
 8006eea:	2a29      	cmp	r2, #41	@ 0x29
 8006eec:	d157      	bne.n	8006f9e <__hexnan+0x132>
 8006eee:	3102      	adds	r1, #2
 8006ef0:	f8ca 1000 	str.w	r1, [sl]
 8006ef4:	f1bb 0f00 	cmp.w	fp, #0
 8006ef8:	d051      	beq.n	8006f9e <__hexnan+0x132>
 8006efa:	454c      	cmp	r4, r9
 8006efc:	d206      	bcs.n	8006f0c <__hexnan+0xa0>
 8006efe:	2d07      	cmp	r5, #7
 8006f00:	dc04      	bgt.n	8006f0c <__hexnan+0xa0>
 8006f02:	462a      	mov	r2, r5
 8006f04:	4649      	mov	r1, r9
 8006f06:	4620      	mov	r0, r4
 8006f08:	f7ff ff8a 	bl	8006e20 <L_shift>
 8006f0c:	4544      	cmp	r4, r8
 8006f0e:	d936      	bls.n	8006f7e <__hexnan+0x112>
 8006f10:	4623      	mov	r3, r4
 8006f12:	f1a8 0204 	sub.w	r2, r8, #4
 8006f16:	f853 1b04 	ldr.w	r1, [r3], #4
 8006f1a:	429f      	cmp	r7, r3
 8006f1c:	f842 1f04 	str.w	r1, [r2, #4]!
 8006f20:	d2f9      	bcs.n	8006f16 <__hexnan+0xaa>
 8006f22:	1b3b      	subs	r3, r7, r4
 8006f24:	f023 0303 	bic.w	r3, r3, #3
 8006f28:	3304      	adds	r3, #4
 8006f2a:	3401      	adds	r4, #1
 8006f2c:	3e03      	subs	r6, #3
 8006f2e:	42b4      	cmp	r4, r6
 8006f30:	bf88      	it	hi
 8006f32:	2304      	movhi	r3, #4
 8006f34:	2200      	movs	r2, #0
 8006f36:	4443      	add	r3, r8
 8006f38:	f843 2b04 	str.w	r2, [r3], #4
 8006f3c:	429f      	cmp	r7, r3
 8006f3e:	d2fb      	bcs.n	8006f38 <__hexnan+0xcc>
 8006f40:	683b      	ldr	r3, [r7, #0]
 8006f42:	b91b      	cbnz	r3, 8006f4c <__hexnan+0xe0>
 8006f44:	4547      	cmp	r7, r8
 8006f46:	d128      	bne.n	8006f9a <__hexnan+0x12e>
 8006f48:	2301      	movs	r3, #1
 8006f4a:	603b      	str	r3, [r7, #0]
 8006f4c:	2005      	movs	r0, #5
 8006f4e:	b007      	add	sp, #28
 8006f50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f54:	3501      	adds	r5, #1
 8006f56:	2d08      	cmp	r5, #8
 8006f58:	f10b 0b01 	add.w	fp, fp, #1
 8006f5c:	dd06      	ble.n	8006f6c <__hexnan+0x100>
 8006f5e:	4544      	cmp	r4, r8
 8006f60:	d9c1      	bls.n	8006ee6 <__hexnan+0x7a>
 8006f62:	2300      	movs	r3, #0
 8006f64:	2501      	movs	r5, #1
 8006f66:	f844 3c04 	str.w	r3, [r4, #-4]
 8006f6a:	3c04      	subs	r4, #4
 8006f6c:	6822      	ldr	r2, [r4, #0]
 8006f6e:	f000 000f 	and.w	r0, r0, #15
 8006f72:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8006f76:	6020      	str	r0, [r4, #0]
 8006f78:	e7b5      	b.n	8006ee6 <__hexnan+0x7a>
 8006f7a:	2508      	movs	r5, #8
 8006f7c:	e7b3      	b.n	8006ee6 <__hexnan+0x7a>
 8006f7e:	9b01      	ldr	r3, [sp, #4]
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d0dd      	beq.n	8006f40 <__hexnan+0xd4>
 8006f84:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006f88:	f1c3 0320 	rsb	r3, r3, #32
 8006f8c:	40da      	lsrs	r2, r3
 8006f8e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8006f92:	4013      	ands	r3, r2
 8006f94:	f846 3c04 	str.w	r3, [r6, #-4]
 8006f98:	e7d2      	b.n	8006f40 <__hexnan+0xd4>
 8006f9a:	3f04      	subs	r7, #4
 8006f9c:	e7d0      	b.n	8006f40 <__hexnan+0xd4>
 8006f9e:	2004      	movs	r0, #4
 8006fa0:	e7d5      	b.n	8006f4e <__hexnan+0xe2>

08006fa2 <__ssputs_r>:
 8006fa2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006fa6:	461f      	mov	r7, r3
 8006fa8:	688e      	ldr	r6, [r1, #8]
 8006faa:	4682      	mov	sl, r0
 8006fac:	42be      	cmp	r6, r7
 8006fae:	460c      	mov	r4, r1
 8006fb0:	4690      	mov	r8, r2
 8006fb2:	680b      	ldr	r3, [r1, #0]
 8006fb4:	d82d      	bhi.n	8007012 <__ssputs_r+0x70>
 8006fb6:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006fba:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006fbe:	d026      	beq.n	800700e <__ssputs_r+0x6c>
 8006fc0:	6965      	ldr	r5, [r4, #20]
 8006fc2:	6909      	ldr	r1, [r1, #16]
 8006fc4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006fc8:	eba3 0901 	sub.w	r9, r3, r1
 8006fcc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006fd0:	1c7b      	adds	r3, r7, #1
 8006fd2:	444b      	add	r3, r9
 8006fd4:	106d      	asrs	r5, r5, #1
 8006fd6:	429d      	cmp	r5, r3
 8006fd8:	bf38      	it	cc
 8006fda:	461d      	movcc	r5, r3
 8006fdc:	0553      	lsls	r3, r2, #21
 8006fde:	d527      	bpl.n	8007030 <__ssputs_r+0x8e>
 8006fe0:	4629      	mov	r1, r5
 8006fe2:	f000 f95f 	bl	80072a4 <_malloc_r>
 8006fe6:	4606      	mov	r6, r0
 8006fe8:	b360      	cbz	r0, 8007044 <__ssputs_r+0xa2>
 8006fea:	464a      	mov	r2, r9
 8006fec:	6921      	ldr	r1, [r4, #16]
 8006fee:	f7fe fe34 	bl	8005c5a <memcpy>
 8006ff2:	89a3      	ldrh	r3, [r4, #12]
 8006ff4:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006ff8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006ffc:	81a3      	strh	r3, [r4, #12]
 8006ffe:	6126      	str	r6, [r4, #16]
 8007000:	444e      	add	r6, r9
 8007002:	6026      	str	r6, [r4, #0]
 8007004:	463e      	mov	r6, r7
 8007006:	6165      	str	r5, [r4, #20]
 8007008:	eba5 0509 	sub.w	r5, r5, r9
 800700c:	60a5      	str	r5, [r4, #8]
 800700e:	42be      	cmp	r6, r7
 8007010:	d900      	bls.n	8007014 <__ssputs_r+0x72>
 8007012:	463e      	mov	r6, r7
 8007014:	4632      	mov	r2, r6
 8007016:	4641      	mov	r1, r8
 8007018:	6820      	ldr	r0, [r4, #0]
 800701a:	f000 ffad 	bl	8007f78 <memmove>
 800701e:	2000      	movs	r0, #0
 8007020:	68a3      	ldr	r3, [r4, #8]
 8007022:	1b9b      	subs	r3, r3, r6
 8007024:	60a3      	str	r3, [r4, #8]
 8007026:	6823      	ldr	r3, [r4, #0]
 8007028:	4433      	add	r3, r6
 800702a:	6023      	str	r3, [r4, #0]
 800702c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007030:	462a      	mov	r2, r5
 8007032:	f000 ff66 	bl	8007f02 <_realloc_r>
 8007036:	4606      	mov	r6, r0
 8007038:	2800      	cmp	r0, #0
 800703a:	d1e0      	bne.n	8006ffe <__ssputs_r+0x5c>
 800703c:	4650      	mov	r0, sl
 800703e:	6921      	ldr	r1, [r4, #16]
 8007040:	f001 f83c 	bl	80080bc <_free_r>
 8007044:	230c      	movs	r3, #12
 8007046:	f8ca 3000 	str.w	r3, [sl]
 800704a:	89a3      	ldrh	r3, [r4, #12]
 800704c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007050:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007054:	81a3      	strh	r3, [r4, #12]
 8007056:	e7e9      	b.n	800702c <__ssputs_r+0x8a>

08007058 <_svfiprintf_r>:
 8007058:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800705c:	4698      	mov	r8, r3
 800705e:	898b      	ldrh	r3, [r1, #12]
 8007060:	4607      	mov	r7, r0
 8007062:	061b      	lsls	r3, r3, #24
 8007064:	460d      	mov	r5, r1
 8007066:	4614      	mov	r4, r2
 8007068:	b09d      	sub	sp, #116	@ 0x74
 800706a:	d510      	bpl.n	800708e <_svfiprintf_r+0x36>
 800706c:	690b      	ldr	r3, [r1, #16]
 800706e:	b973      	cbnz	r3, 800708e <_svfiprintf_r+0x36>
 8007070:	2140      	movs	r1, #64	@ 0x40
 8007072:	f000 f917 	bl	80072a4 <_malloc_r>
 8007076:	6028      	str	r0, [r5, #0]
 8007078:	6128      	str	r0, [r5, #16]
 800707a:	b930      	cbnz	r0, 800708a <_svfiprintf_r+0x32>
 800707c:	230c      	movs	r3, #12
 800707e:	603b      	str	r3, [r7, #0]
 8007080:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007084:	b01d      	add	sp, #116	@ 0x74
 8007086:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800708a:	2340      	movs	r3, #64	@ 0x40
 800708c:	616b      	str	r3, [r5, #20]
 800708e:	2300      	movs	r3, #0
 8007090:	9309      	str	r3, [sp, #36]	@ 0x24
 8007092:	2320      	movs	r3, #32
 8007094:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007098:	2330      	movs	r3, #48	@ 0x30
 800709a:	f04f 0901 	mov.w	r9, #1
 800709e:	f8cd 800c 	str.w	r8, [sp, #12]
 80070a2:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800723c <_svfiprintf_r+0x1e4>
 80070a6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80070aa:	4623      	mov	r3, r4
 80070ac:	469a      	mov	sl, r3
 80070ae:	f813 2b01 	ldrb.w	r2, [r3], #1
 80070b2:	b10a      	cbz	r2, 80070b8 <_svfiprintf_r+0x60>
 80070b4:	2a25      	cmp	r2, #37	@ 0x25
 80070b6:	d1f9      	bne.n	80070ac <_svfiprintf_r+0x54>
 80070b8:	ebba 0b04 	subs.w	fp, sl, r4
 80070bc:	d00b      	beq.n	80070d6 <_svfiprintf_r+0x7e>
 80070be:	465b      	mov	r3, fp
 80070c0:	4622      	mov	r2, r4
 80070c2:	4629      	mov	r1, r5
 80070c4:	4638      	mov	r0, r7
 80070c6:	f7ff ff6c 	bl	8006fa2 <__ssputs_r>
 80070ca:	3001      	adds	r0, #1
 80070cc:	f000 80a7 	beq.w	800721e <_svfiprintf_r+0x1c6>
 80070d0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80070d2:	445a      	add	r2, fp
 80070d4:	9209      	str	r2, [sp, #36]	@ 0x24
 80070d6:	f89a 3000 	ldrb.w	r3, [sl]
 80070da:	2b00      	cmp	r3, #0
 80070dc:	f000 809f 	beq.w	800721e <_svfiprintf_r+0x1c6>
 80070e0:	2300      	movs	r3, #0
 80070e2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80070e6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80070ea:	f10a 0a01 	add.w	sl, sl, #1
 80070ee:	9304      	str	r3, [sp, #16]
 80070f0:	9307      	str	r3, [sp, #28]
 80070f2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80070f6:	931a      	str	r3, [sp, #104]	@ 0x68
 80070f8:	4654      	mov	r4, sl
 80070fa:	2205      	movs	r2, #5
 80070fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007100:	484e      	ldr	r0, [pc, #312]	@ (800723c <_svfiprintf_r+0x1e4>)
 8007102:	f7fe fd9c 	bl	8005c3e <memchr>
 8007106:	9a04      	ldr	r2, [sp, #16]
 8007108:	b9d8      	cbnz	r0, 8007142 <_svfiprintf_r+0xea>
 800710a:	06d0      	lsls	r0, r2, #27
 800710c:	bf44      	itt	mi
 800710e:	2320      	movmi	r3, #32
 8007110:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007114:	0711      	lsls	r1, r2, #28
 8007116:	bf44      	itt	mi
 8007118:	232b      	movmi	r3, #43	@ 0x2b
 800711a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800711e:	f89a 3000 	ldrb.w	r3, [sl]
 8007122:	2b2a      	cmp	r3, #42	@ 0x2a
 8007124:	d015      	beq.n	8007152 <_svfiprintf_r+0xfa>
 8007126:	4654      	mov	r4, sl
 8007128:	2000      	movs	r0, #0
 800712a:	f04f 0c0a 	mov.w	ip, #10
 800712e:	9a07      	ldr	r2, [sp, #28]
 8007130:	4621      	mov	r1, r4
 8007132:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007136:	3b30      	subs	r3, #48	@ 0x30
 8007138:	2b09      	cmp	r3, #9
 800713a:	d94b      	bls.n	80071d4 <_svfiprintf_r+0x17c>
 800713c:	b1b0      	cbz	r0, 800716c <_svfiprintf_r+0x114>
 800713e:	9207      	str	r2, [sp, #28]
 8007140:	e014      	b.n	800716c <_svfiprintf_r+0x114>
 8007142:	eba0 0308 	sub.w	r3, r0, r8
 8007146:	fa09 f303 	lsl.w	r3, r9, r3
 800714a:	4313      	orrs	r3, r2
 800714c:	46a2      	mov	sl, r4
 800714e:	9304      	str	r3, [sp, #16]
 8007150:	e7d2      	b.n	80070f8 <_svfiprintf_r+0xa0>
 8007152:	9b03      	ldr	r3, [sp, #12]
 8007154:	1d19      	adds	r1, r3, #4
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	9103      	str	r1, [sp, #12]
 800715a:	2b00      	cmp	r3, #0
 800715c:	bfbb      	ittet	lt
 800715e:	425b      	neglt	r3, r3
 8007160:	f042 0202 	orrlt.w	r2, r2, #2
 8007164:	9307      	strge	r3, [sp, #28]
 8007166:	9307      	strlt	r3, [sp, #28]
 8007168:	bfb8      	it	lt
 800716a:	9204      	strlt	r2, [sp, #16]
 800716c:	7823      	ldrb	r3, [r4, #0]
 800716e:	2b2e      	cmp	r3, #46	@ 0x2e
 8007170:	d10a      	bne.n	8007188 <_svfiprintf_r+0x130>
 8007172:	7863      	ldrb	r3, [r4, #1]
 8007174:	2b2a      	cmp	r3, #42	@ 0x2a
 8007176:	d132      	bne.n	80071de <_svfiprintf_r+0x186>
 8007178:	9b03      	ldr	r3, [sp, #12]
 800717a:	3402      	adds	r4, #2
 800717c:	1d1a      	adds	r2, r3, #4
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	9203      	str	r2, [sp, #12]
 8007182:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007186:	9305      	str	r3, [sp, #20]
 8007188:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8007240 <_svfiprintf_r+0x1e8>
 800718c:	2203      	movs	r2, #3
 800718e:	4650      	mov	r0, sl
 8007190:	7821      	ldrb	r1, [r4, #0]
 8007192:	f7fe fd54 	bl	8005c3e <memchr>
 8007196:	b138      	cbz	r0, 80071a8 <_svfiprintf_r+0x150>
 8007198:	2240      	movs	r2, #64	@ 0x40
 800719a:	9b04      	ldr	r3, [sp, #16]
 800719c:	eba0 000a 	sub.w	r0, r0, sl
 80071a0:	4082      	lsls	r2, r0
 80071a2:	4313      	orrs	r3, r2
 80071a4:	3401      	adds	r4, #1
 80071a6:	9304      	str	r3, [sp, #16]
 80071a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80071ac:	2206      	movs	r2, #6
 80071ae:	4825      	ldr	r0, [pc, #148]	@ (8007244 <_svfiprintf_r+0x1ec>)
 80071b0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80071b4:	f7fe fd43 	bl	8005c3e <memchr>
 80071b8:	2800      	cmp	r0, #0
 80071ba:	d036      	beq.n	800722a <_svfiprintf_r+0x1d2>
 80071bc:	4b22      	ldr	r3, [pc, #136]	@ (8007248 <_svfiprintf_r+0x1f0>)
 80071be:	bb1b      	cbnz	r3, 8007208 <_svfiprintf_r+0x1b0>
 80071c0:	9b03      	ldr	r3, [sp, #12]
 80071c2:	3307      	adds	r3, #7
 80071c4:	f023 0307 	bic.w	r3, r3, #7
 80071c8:	3308      	adds	r3, #8
 80071ca:	9303      	str	r3, [sp, #12]
 80071cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071ce:	4433      	add	r3, r6
 80071d0:	9309      	str	r3, [sp, #36]	@ 0x24
 80071d2:	e76a      	b.n	80070aa <_svfiprintf_r+0x52>
 80071d4:	460c      	mov	r4, r1
 80071d6:	2001      	movs	r0, #1
 80071d8:	fb0c 3202 	mla	r2, ip, r2, r3
 80071dc:	e7a8      	b.n	8007130 <_svfiprintf_r+0xd8>
 80071de:	2300      	movs	r3, #0
 80071e0:	f04f 0c0a 	mov.w	ip, #10
 80071e4:	4619      	mov	r1, r3
 80071e6:	3401      	adds	r4, #1
 80071e8:	9305      	str	r3, [sp, #20]
 80071ea:	4620      	mov	r0, r4
 80071ec:	f810 2b01 	ldrb.w	r2, [r0], #1
 80071f0:	3a30      	subs	r2, #48	@ 0x30
 80071f2:	2a09      	cmp	r2, #9
 80071f4:	d903      	bls.n	80071fe <_svfiprintf_r+0x1a6>
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d0c6      	beq.n	8007188 <_svfiprintf_r+0x130>
 80071fa:	9105      	str	r1, [sp, #20]
 80071fc:	e7c4      	b.n	8007188 <_svfiprintf_r+0x130>
 80071fe:	4604      	mov	r4, r0
 8007200:	2301      	movs	r3, #1
 8007202:	fb0c 2101 	mla	r1, ip, r1, r2
 8007206:	e7f0      	b.n	80071ea <_svfiprintf_r+0x192>
 8007208:	ab03      	add	r3, sp, #12
 800720a:	9300      	str	r3, [sp, #0]
 800720c:	462a      	mov	r2, r5
 800720e:	4638      	mov	r0, r7
 8007210:	4b0e      	ldr	r3, [pc, #56]	@ (800724c <_svfiprintf_r+0x1f4>)
 8007212:	a904      	add	r1, sp, #16
 8007214:	f7fc ff9a 	bl	800414c <_printf_float>
 8007218:	1c42      	adds	r2, r0, #1
 800721a:	4606      	mov	r6, r0
 800721c:	d1d6      	bne.n	80071cc <_svfiprintf_r+0x174>
 800721e:	89ab      	ldrh	r3, [r5, #12]
 8007220:	065b      	lsls	r3, r3, #25
 8007222:	f53f af2d 	bmi.w	8007080 <_svfiprintf_r+0x28>
 8007226:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007228:	e72c      	b.n	8007084 <_svfiprintf_r+0x2c>
 800722a:	ab03      	add	r3, sp, #12
 800722c:	9300      	str	r3, [sp, #0]
 800722e:	462a      	mov	r2, r5
 8007230:	4638      	mov	r0, r7
 8007232:	4b06      	ldr	r3, [pc, #24]	@ (800724c <_svfiprintf_r+0x1f4>)
 8007234:	a904      	add	r1, sp, #16
 8007236:	f7fd fa27 	bl	8004688 <_printf_i>
 800723a:	e7ed      	b.n	8007218 <_svfiprintf_r+0x1c0>
 800723c:	080089ce 	.word	0x080089ce
 8007240:	080089d4 	.word	0x080089d4
 8007244:	080089d8 	.word	0x080089d8
 8007248:	0800414d 	.word	0x0800414d
 800724c:	08006fa3 	.word	0x08006fa3

08007250 <malloc>:
 8007250:	4b02      	ldr	r3, [pc, #8]	@ (800725c <malloc+0xc>)
 8007252:	4601      	mov	r1, r0
 8007254:	6818      	ldr	r0, [r3, #0]
 8007256:	f000 b825 	b.w	80072a4 <_malloc_r>
 800725a:	bf00      	nop
 800725c:	20000188 	.word	0x20000188

08007260 <sbrk_aligned>:
 8007260:	b570      	push	{r4, r5, r6, lr}
 8007262:	4e0f      	ldr	r6, [pc, #60]	@ (80072a0 <sbrk_aligned+0x40>)
 8007264:	460c      	mov	r4, r1
 8007266:	6831      	ldr	r1, [r6, #0]
 8007268:	4605      	mov	r5, r0
 800726a:	b911      	cbnz	r1, 8007272 <sbrk_aligned+0x12>
 800726c:	f000 fed2 	bl	8008014 <_sbrk_r>
 8007270:	6030      	str	r0, [r6, #0]
 8007272:	4621      	mov	r1, r4
 8007274:	4628      	mov	r0, r5
 8007276:	f000 fecd 	bl	8008014 <_sbrk_r>
 800727a:	1c43      	adds	r3, r0, #1
 800727c:	d103      	bne.n	8007286 <sbrk_aligned+0x26>
 800727e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8007282:	4620      	mov	r0, r4
 8007284:	bd70      	pop	{r4, r5, r6, pc}
 8007286:	1cc4      	adds	r4, r0, #3
 8007288:	f024 0403 	bic.w	r4, r4, #3
 800728c:	42a0      	cmp	r0, r4
 800728e:	d0f8      	beq.n	8007282 <sbrk_aligned+0x22>
 8007290:	1a21      	subs	r1, r4, r0
 8007292:	4628      	mov	r0, r5
 8007294:	f000 febe 	bl	8008014 <_sbrk_r>
 8007298:	3001      	adds	r0, #1
 800729a:	d1f2      	bne.n	8007282 <sbrk_aligned+0x22>
 800729c:	e7ef      	b.n	800727e <sbrk_aligned+0x1e>
 800729e:	bf00      	nop
 80072a0:	20000454 	.word	0x20000454

080072a4 <_malloc_r>:
 80072a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80072a8:	1ccd      	adds	r5, r1, #3
 80072aa:	f025 0503 	bic.w	r5, r5, #3
 80072ae:	3508      	adds	r5, #8
 80072b0:	2d0c      	cmp	r5, #12
 80072b2:	bf38      	it	cc
 80072b4:	250c      	movcc	r5, #12
 80072b6:	2d00      	cmp	r5, #0
 80072b8:	4606      	mov	r6, r0
 80072ba:	db01      	blt.n	80072c0 <_malloc_r+0x1c>
 80072bc:	42a9      	cmp	r1, r5
 80072be:	d904      	bls.n	80072ca <_malloc_r+0x26>
 80072c0:	230c      	movs	r3, #12
 80072c2:	6033      	str	r3, [r6, #0]
 80072c4:	2000      	movs	r0, #0
 80072c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80072ca:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80073a0 <_malloc_r+0xfc>
 80072ce:	f000 f923 	bl	8007518 <__malloc_lock>
 80072d2:	f8d8 3000 	ldr.w	r3, [r8]
 80072d6:	461c      	mov	r4, r3
 80072d8:	bb44      	cbnz	r4, 800732c <_malloc_r+0x88>
 80072da:	4629      	mov	r1, r5
 80072dc:	4630      	mov	r0, r6
 80072de:	f7ff ffbf 	bl	8007260 <sbrk_aligned>
 80072e2:	1c43      	adds	r3, r0, #1
 80072e4:	4604      	mov	r4, r0
 80072e6:	d158      	bne.n	800739a <_malloc_r+0xf6>
 80072e8:	f8d8 4000 	ldr.w	r4, [r8]
 80072ec:	4627      	mov	r7, r4
 80072ee:	2f00      	cmp	r7, #0
 80072f0:	d143      	bne.n	800737a <_malloc_r+0xd6>
 80072f2:	2c00      	cmp	r4, #0
 80072f4:	d04b      	beq.n	800738e <_malloc_r+0xea>
 80072f6:	6823      	ldr	r3, [r4, #0]
 80072f8:	4639      	mov	r1, r7
 80072fa:	4630      	mov	r0, r6
 80072fc:	eb04 0903 	add.w	r9, r4, r3
 8007300:	f000 fe88 	bl	8008014 <_sbrk_r>
 8007304:	4581      	cmp	r9, r0
 8007306:	d142      	bne.n	800738e <_malloc_r+0xea>
 8007308:	6821      	ldr	r1, [r4, #0]
 800730a:	4630      	mov	r0, r6
 800730c:	1a6d      	subs	r5, r5, r1
 800730e:	4629      	mov	r1, r5
 8007310:	f7ff ffa6 	bl	8007260 <sbrk_aligned>
 8007314:	3001      	adds	r0, #1
 8007316:	d03a      	beq.n	800738e <_malloc_r+0xea>
 8007318:	6823      	ldr	r3, [r4, #0]
 800731a:	442b      	add	r3, r5
 800731c:	6023      	str	r3, [r4, #0]
 800731e:	f8d8 3000 	ldr.w	r3, [r8]
 8007322:	685a      	ldr	r2, [r3, #4]
 8007324:	bb62      	cbnz	r2, 8007380 <_malloc_r+0xdc>
 8007326:	f8c8 7000 	str.w	r7, [r8]
 800732a:	e00f      	b.n	800734c <_malloc_r+0xa8>
 800732c:	6822      	ldr	r2, [r4, #0]
 800732e:	1b52      	subs	r2, r2, r5
 8007330:	d420      	bmi.n	8007374 <_malloc_r+0xd0>
 8007332:	2a0b      	cmp	r2, #11
 8007334:	d917      	bls.n	8007366 <_malloc_r+0xc2>
 8007336:	1961      	adds	r1, r4, r5
 8007338:	42a3      	cmp	r3, r4
 800733a:	6025      	str	r5, [r4, #0]
 800733c:	bf18      	it	ne
 800733e:	6059      	strne	r1, [r3, #4]
 8007340:	6863      	ldr	r3, [r4, #4]
 8007342:	bf08      	it	eq
 8007344:	f8c8 1000 	streq.w	r1, [r8]
 8007348:	5162      	str	r2, [r4, r5]
 800734a:	604b      	str	r3, [r1, #4]
 800734c:	4630      	mov	r0, r6
 800734e:	f000 f8e9 	bl	8007524 <__malloc_unlock>
 8007352:	f104 000b 	add.w	r0, r4, #11
 8007356:	1d23      	adds	r3, r4, #4
 8007358:	f020 0007 	bic.w	r0, r0, #7
 800735c:	1ac2      	subs	r2, r0, r3
 800735e:	bf1c      	itt	ne
 8007360:	1a1b      	subne	r3, r3, r0
 8007362:	50a3      	strne	r3, [r4, r2]
 8007364:	e7af      	b.n	80072c6 <_malloc_r+0x22>
 8007366:	6862      	ldr	r2, [r4, #4]
 8007368:	42a3      	cmp	r3, r4
 800736a:	bf0c      	ite	eq
 800736c:	f8c8 2000 	streq.w	r2, [r8]
 8007370:	605a      	strne	r2, [r3, #4]
 8007372:	e7eb      	b.n	800734c <_malloc_r+0xa8>
 8007374:	4623      	mov	r3, r4
 8007376:	6864      	ldr	r4, [r4, #4]
 8007378:	e7ae      	b.n	80072d8 <_malloc_r+0x34>
 800737a:	463c      	mov	r4, r7
 800737c:	687f      	ldr	r7, [r7, #4]
 800737e:	e7b6      	b.n	80072ee <_malloc_r+0x4a>
 8007380:	461a      	mov	r2, r3
 8007382:	685b      	ldr	r3, [r3, #4]
 8007384:	42a3      	cmp	r3, r4
 8007386:	d1fb      	bne.n	8007380 <_malloc_r+0xdc>
 8007388:	2300      	movs	r3, #0
 800738a:	6053      	str	r3, [r2, #4]
 800738c:	e7de      	b.n	800734c <_malloc_r+0xa8>
 800738e:	230c      	movs	r3, #12
 8007390:	4630      	mov	r0, r6
 8007392:	6033      	str	r3, [r6, #0]
 8007394:	f000 f8c6 	bl	8007524 <__malloc_unlock>
 8007398:	e794      	b.n	80072c4 <_malloc_r+0x20>
 800739a:	6005      	str	r5, [r0, #0]
 800739c:	e7d6      	b.n	800734c <_malloc_r+0xa8>
 800739e:	bf00      	nop
 80073a0:	20000458 	.word	0x20000458

080073a4 <__ascii_mbtowc>:
 80073a4:	b082      	sub	sp, #8
 80073a6:	b901      	cbnz	r1, 80073aa <__ascii_mbtowc+0x6>
 80073a8:	a901      	add	r1, sp, #4
 80073aa:	b142      	cbz	r2, 80073be <__ascii_mbtowc+0x1a>
 80073ac:	b14b      	cbz	r3, 80073c2 <__ascii_mbtowc+0x1e>
 80073ae:	7813      	ldrb	r3, [r2, #0]
 80073b0:	600b      	str	r3, [r1, #0]
 80073b2:	7812      	ldrb	r2, [r2, #0]
 80073b4:	1e10      	subs	r0, r2, #0
 80073b6:	bf18      	it	ne
 80073b8:	2001      	movne	r0, #1
 80073ba:	b002      	add	sp, #8
 80073bc:	4770      	bx	lr
 80073be:	4610      	mov	r0, r2
 80073c0:	e7fb      	b.n	80073ba <__ascii_mbtowc+0x16>
 80073c2:	f06f 0001 	mvn.w	r0, #1
 80073c6:	e7f8      	b.n	80073ba <__ascii_mbtowc+0x16>

080073c8 <__sflush_r>:
 80073c8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80073cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073ce:	0716      	lsls	r6, r2, #28
 80073d0:	4605      	mov	r5, r0
 80073d2:	460c      	mov	r4, r1
 80073d4:	d454      	bmi.n	8007480 <__sflush_r+0xb8>
 80073d6:	684b      	ldr	r3, [r1, #4]
 80073d8:	2b00      	cmp	r3, #0
 80073da:	dc02      	bgt.n	80073e2 <__sflush_r+0x1a>
 80073dc:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80073de:	2b00      	cmp	r3, #0
 80073e0:	dd48      	ble.n	8007474 <__sflush_r+0xac>
 80073e2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80073e4:	2e00      	cmp	r6, #0
 80073e6:	d045      	beq.n	8007474 <__sflush_r+0xac>
 80073e8:	2300      	movs	r3, #0
 80073ea:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80073ee:	682f      	ldr	r7, [r5, #0]
 80073f0:	6a21      	ldr	r1, [r4, #32]
 80073f2:	602b      	str	r3, [r5, #0]
 80073f4:	d030      	beq.n	8007458 <__sflush_r+0x90>
 80073f6:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80073f8:	89a3      	ldrh	r3, [r4, #12]
 80073fa:	0759      	lsls	r1, r3, #29
 80073fc:	d505      	bpl.n	800740a <__sflush_r+0x42>
 80073fe:	6863      	ldr	r3, [r4, #4]
 8007400:	1ad2      	subs	r2, r2, r3
 8007402:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007404:	b10b      	cbz	r3, 800740a <__sflush_r+0x42>
 8007406:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007408:	1ad2      	subs	r2, r2, r3
 800740a:	2300      	movs	r3, #0
 800740c:	4628      	mov	r0, r5
 800740e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007410:	6a21      	ldr	r1, [r4, #32]
 8007412:	47b0      	blx	r6
 8007414:	1c43      	adds	r3, r0, #1
 8007416:	89a3      	ldrh	r3, [r4, #12]
 8007418:	d106      	bne.n	8007428 <__sflush_r+0x60>
 800741a:	6829      	ldr	r1, [r5, #0]
 800741c:	291d      	cmp	r1, #29
 800741e:	d82b      	bhi.n	8007478 <__sflush_r+0xb0>
 8007420:	4a28      	ldr	r2, [pc, #160]	@ (80074c4 <__sflush_r+0xfc>)
 8007422:	410a      	asrs	r2, r1
 8007424:	07d6      	lsls	r6, r2, #31
 8007426:	d427      	bmi.n	8007478 <__sflush_r+0xb0>
 8007428:	2200      	movs	r2, #0
 800742a:	6062      	str	r2, [r4, #4]
 800742c:	6922      	ldr	r2, [r4, #16]
 800742e:	04d9      	lsls	r1, r3, #19
 8007430:	6022      	str	r2, [r4, #0]
 8007432:	d504      	bpl.n	800743e <__sflush_r+0x76>
 8007434:	1c42      	adds	r2, r0, #1
 8007436:	d101      	bne.n	800743c <__sflush_r+0x74>
 8007438:	682b      	ldr	r3, [r5, #0]
 800743a:	b903      	cbnz	r3, 800743e <__sflush_r+0x76>
 800743c:	6560      	str	r0, [r4, #84]	@ 0x54
 800743e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007440:	602f      	str	r7, [r5, #0]
 8007442:	b1b9      	cbz	r1, 8007474 <__sflush_r+0xac>
 8007444:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007448:	4299      	cmp	r1, r3
 800744a:	d002      	beq.n	8007452 <__sflush_r+0x8a>
 800744c:	4628      	mov	r0, r5
 800744e:	f000 fe35 	bl	80080bc <_free_r>
 8007452:	2300      	movs	r3, #0
 8007454:	6363      	str	r3, [r4, #52]	@ 0x34
 8007456:	e00d      	b.n	8007474 <__sflush_r+0xac>
 8007458:	2301      	movs	r3, #1
 800745a:	4628      	mov	r0, r5
 800745c:	47b0      	blx	r6
 800745e:	4602      	mov	r2, r0
 8007460:	1c50      	adds	r0, r2, #1
 8007462:	d1c9      	bne.n	80073f8 <__sflush_r+0x30>
 8007464:	682b      	ldr	r3, [r5, #0]
 8007466:	2b00      	cmp	r3, #0
 8007468:	d0c6      	beq.n	80073f8 <__sflush_r+0x30>
 800746a:	2b1d      	cmp	r3, #29
 800746c:	d001      	beq.n	8007472 <__sflush_r+0xaa>
 800746e:	2b16      	cmp	r3, #22
 8007470:	d11d      	bne.n	80074ae <__sflush_r+0xe6>
 8007472:	602f      	str	r7, [r5, #0]
 8007474:	2000      	movs	r0, #0
 8007476:	e021      	b.n	80074bc <__sflush_r+0xf4>
 8007478:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800747c:	b21b      	sxth	r3, r3
 800747e:	e01a      	b.n	80074b6 <__sflush_r+0xee>
 8007480:	690f      	ldr	r7, [r1, #16]
 8007482:	2f00      	cmp	r7, #0
 8007484:	d0f6      	beq.n	8007474 <__sflush_r+0xac>
 8007486:	0793      	lsls	r3, r2, #30
 8007488:	bf18      	it	ne
 800748a:	2300      	movne	r3, #0
 800748c:	680e      	ldr	r6, [r1, #0]
 800748e:	bf08      	it	eq
 8007490:	694b      	ldreq	r3, [r1, #20]
 8007492:	1bf6      	subs	r6, r6, r7
 8007494:	600f      	str	r7, [r1, #0]
 8007496:	608b      	str	r3, [r1, #8]
 8007498:	2e00      	cmp	r6, #0
 800749a:	ddeb      	ble.n	8007474 <__sflush_r+0xac>
 800749c:	4633      	mov	r3, r6
 800749e:	463a      	mov	r2, r7
 80074a0:	4628      	mov	r0, r5
 80074a2:	6a21      	ldr	r1, [r4, #32]
 80074a4:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80074a8:	47e0      	blx	ip
 80074aa:	2800      	cmp	r0, #0
 80074ac:	dc07      	bgt.n	80074be <__sflush_r+0xf6>
 80074ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80074b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80074b6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80074ba:	81a3      	strh	r3, [r4, #12]
 80074bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80074be:	4407      	add	r7, r0
 80074c0:	1a36      	subs	r6, r6, r0
 80074c2:	e7e9      	b.n	8007498 <__sflush_r+0xd0>
 80074c4:	dfbffffe 	.word	0xdfbffffe

080074c8 <_fflush_r>:
 80074c8:	b538      	push	{r3, r4, r5, lr}
 80074ca:	690b      	ldr	r3, [r1, #16]
 80074cc:	4605      	mov	r5, r0
 80074ce:	460c      	mov	r4, r1
 80074d0:	b913      	cbnz	r3, 80074d8 <_fflush_r+0x10>
 80074d2:	2500      	movs	r5, #0
 80074d4:	4628      	mov	r0, r5
 80074d6:	bd38      	pop	{r3, r4, r5, pc}
 80074d8:	b118      	cbz	r0, 80074e2 <_fflush_r+0x1a>
 80074da:	6a03      	ldr	r3, [r0, #32]
 80074dc:	b90b      	cbnz	r3, 80074e2 <_fflush_r+0x1a>
 80074de:	f7fd fcaf 	bl	8004e40 <__sinit>
 80074e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d0f3      	beq.n	80074d2 <_fflush_r+0xa>
 80074ea:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80074ec:	07d0      	lsls	r0, r2, #31
 80074ee:	d404      	bmi.n	80074fa <_fflush_r+0x32>
 80074f0:	0599      	lsls	r1, r3, #22
 80074f2:	d402      	bmi.n	80074fa <_fflush_r+0x32>
 80074f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80074f6:	f7fe fba0 	bl	8005c3a <__retarget_lock_acquire_recursive>
 80074fa:	4628      	mov	r0, r5
 80074fc:	4621      	mov	r1, r4
 80074fe:	f7ff ff63 	bl	80073c8 <__sflush_r>
 8007502:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007504:	4605      	mov	r5, r0
 8007506:	07da      	lsls	r2, r3, #31
 8007508:	d4e4      	bmi.n	80074d4 <_fflush_r+0xc>
 800750a:	89a3      	ldrh	r3, [r4, #12]
 800750c:	059b      	lsls	r3, r3, #22
 800750e:	d4e1      	bmi.n	80074d4 <_fflush_r+0xc>
 8007510:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007512:	f7fe fb93 	bl	8005c3c <__retarget_lock_release_recursive>
 8007516:	e7dd      	b.n	80074d4 <_fflush_r+0xc>

08007518 <__malloc_lock>:
 8007518:	4801      	ldr	r0, [pc, #4]	@ (8007520 <__malloc_lock+0x8>)
 800751a:	f7fe bb8e 	b.w	8005c3a <__retarget_lock_acquire_recursive>
 800751e:	bf00      	nop
 8007520:	20000450 	.word	0x20000450

08007524 <__malloc_unlock>:
 8007524:	4801      	ldr	r0, [pc, #4]	@ (800752c <__malloc_unlock+0x8>)
 8007526:	f7fe bb89 	b.w	8005c3c <__retarget_lock_release_recursive>
 800752a:	bf00      	nop
 800752c:	20000450 	.word	0x20000450

08007530 <_Balloc>:
 8007530:	b570      	push	{r4, r5, r6, lr}
 8007532:	69c6      	ldr	r6, [r0, #28]
 8007534:	4604      	mov	r4, r0
 8007536:	460d      	mov	r5, r1
 8007538:	b976      	cbnz	r6, 8007558 <_Balloc+0x28>
 800753a:	2010      	movs	r0, #16
 800753c:	f7ff fe88 	bl	8007250 <malloc>
 8007540:	4602      	mov	r2, r0
 8007542:	61e0      	str	r0, [r4, #28]
 8007544:	b920      	cbnz	r0, 8007550 <_Balloc+0x20>
 8007546:	216b      	movs	r1, #107	@ 0x6b
 8007548:	4b17      	ldr	r3, [pc, #92]	@ (80075a8 <_Balloc+0x78>)
 800754a:	4818      	ldr	r0, [pc, #96]	@ (80075ac <_Balloc+0x7c>)
 800754c:	f000 fd84 	bl	8008058 <__assert_func>
 8007550:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007554:	6006      	str	r6, [r0, #0]
 8007556:	60c6      	str	r6, [r0, #12]
 8007558:	69e6      	ldr	r6, [r4, #28]
 800755a:	68f3      	ldr	r3, [r6, #12]
 800755c:	b183      	cbz	r3, 8007580 <_Balloc+0x50>
 800755e:	69e3      	ldr	r3, [r4, #28]
 8007560:	68db      	ldr	r3, [r3, #12]
 8007562:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007566:	b9b8      	cbnz	r0, 8007598 <_Balloc+0x68>
 8007568:	2101      	movs	r1, #1
 800756a:	fa01 f605 	lsl.w	r6, r1, r5
 800756e:	1d72      	adds	r2, r6, #5
 8007570:	4620      	mov	r0, r4
 8007572:	0092      	lsls	r2, r2, #2
 8007574:	f000 fd8e 	bl	8008094 <_calloc_r>
 8007578:	b160      	cbz	r0, 8007594 <_Balloc+0x64>
 800757a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800757e:	e00e      	b.n	800759e <_Balloc+0x6e>
 8007580:	2221      	movs	r2, #33	@ 0x21
 8007582:	2104      	movs	r1, #4
 8007584:	4620      	mov	r0, r4
 8007586:	f000 fd85 	bl	8008094 <_calloc_r>
 800758a:	69e3      	ldr	r3, [r4, #28]
 800758c:	60f0      	str	r0, [r6, #12]
 800758e:	68db      	ldr	r3, [r3, #12]
 8007590:	2b00      	cmp	r3, #0
 8007592:	d1e4      	bne.n	800755e <_Balloc+0x2e>
 8007594:	2000      	movs	r0, #0
 8007596:	bd70      	pop	{r4, r5, r6, pc}
 8007598:	6802      	ldr	r2, [r0, #0]
 800759a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800759e:	2300      	movs	r3, #0
 80075a0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80075a4:	e7f7      	b.n	8007596 <_Balloc+0x66>
 80075a6:	bf00      	nop
 80075a8:	080088ee 	.word	0x080088ee
 80075ac:	080089df 	.word	0x080089df

080075b0 <_Bfree>:
 80075b0:	b570      	push	{r4, r5, r6, lr}
 80075b2:	69c6      	ldr	r6, [r0, #28]
 80075b4:	4605      	mov	r5, r0
 80075b6:	460c      	mov	r4, r1
 80075b8:	b976      	cbnz	r6, 80075d8 <_Bfree+0x28>
 80075ba:	2010      	movs	r0, #16
 80075bc:	f7ff fe48 	bl	8007250 <malloc>
 80075c0:	4602      	mov	r2, r0
 80075c2:	61e8      	str	r0, [r5, #28]
 80075c4:	b920      	cbnz	r0, 80075d0 <_Bfree+0x20>
 80075c6:	218f      	movs	r1, #143	@ 0x8f
 80075c8:	4b08      	ldr	r3, [pc, #32]	@ (80075ec <_Bfree+0x3c>)
 80075ca:	4809      	ldr	r0, [pc, #36]	@ (80075f0 <_Bfree+0x40>)
 80075cc:	f000 fd44 	bl	8008058 <__assert_func>
 80075d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80075d4:	6006      	str	r6, [r0, #0]
 80075d6:	60c6      	str	r6, [r0, #12]
 80075d8:	b13c      	cbz	r4, 80075ea <_Bfree+0x3a>
 80075da:	69eb      	ldr	r3, [r5, #28]
 80075dc:	6862      	ldr	r2, [r4, #4]
 80075de:	68db      	ldr	r3, [r3, #12]
 80075e0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80075e4:	6021      	str	r1, [r4, #0]
 80075e6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80075ea:	bd70      	pop	{r4, r5, r6, pc}
 80075ec:	080088ee 	.word	0x080088ee
 80075f0:	080089df 	.word	0x080089df

080075f4 <__multadd>:
 80075f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80075f8:	4607      	mov	r7, r0
 80075fa:	460c      	mov	r4, r1
 80075fc:	461e      	mov	r6, r3
 80075fe:	2000      	movs	r0, #0
 8007600:	690d      	ldr	r5, [r1, #16]
 8007602:	f101 0c14 	add.w	ip, r1, #20
 8007606:	f8dc 3000 	ldr.w	r3, [ip]
 800760a:	3001      	adds	r0, #1
 800760c:	b299      	uxth	r1, r3
 800760e:	fb02 6101 	mla	r1, r2, r1, r6
 8007612:	0c1e      	lsrs	r6, r3, #16
 8007614:	0c0b      	lsrs	r3, r1, #16
 8007616:	fb02 3306 	mla	r3, r2, r6, r3
 800761a:	b289      	uxth	r1, r1
 800761c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007620:	4285      	cmp	r5, r0
 8007622:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007626:	f84c 1b04 	str.w	r1, [ip], #4
 800762a:	dcec      	bgt.n	8007606 <__multadd+0x12>
 800762c:	b30e      	cbz	r6, 8007672 <__multadd+0x7e>
 800762e:	68a3      	ldr	r3, [r4, #8]
 8007630:	42ab      	cmp	r3, r5
 8007632:	dc19      	bgt.n	8007668 <__multadd+0x74>
 8007634:	6861      	ldr	r1, [r4, #4]
 8007636:	4638      	mov	r0, r7
 8007638:	3101      	adds	r1, #1
 800763a:	f7ff ff79 	bl	8007530 <_Balloc>
 800763e:	4680      	mov	r8, r0
 8007640:	b928      	cbnz	r0, 800764e <__multadd+0x5a>
 8007642:	4602      	mov	r2, r0
 8007644:	21ba      	movs	r1, #186	@ 0xba
 8007646:	4b0c      	ldr	r3, [pc, #48]	@ (8007678 <__multadd+0x84>)
 8007648:	480c      	ldr	r0, [pc, #48]	@ (800767c <__multadd+0x88>)
 800764a:	f000 fd05 	bl	8008058 <__assert_func>
 800764e:	6922      	ldr	r2, [r4, #16]
 8007650:	f104 010c 	add.w	r1, r4, #12
 8007654:	3202      	adds	r2, #2
 8007656:	0092      	lsls	r2, r2, #2
 8007658:	300c      	adds	r0, #12
 800765a:	f7fe fafe 	bl	8005c5a <memcpy>
 800765e:	4621      	mov	r1, r4
 8007660:	4638      	mov	r0, r7
 8007662:	f7ff ffa5 	bl	80075b0 <_Bfree>
 8007666:	4644      	mov	r4, r8
 8007668:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800766c:	3501      	adds	r5, #1
 800766e:	615e      	str	r6, [r3, #20]
 8007670:	6125      	str	r5, [r4, #16]
 8007672:	4620      	mov	r0, r4
 8007674:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007678:	0800895d 	.word	0x0800895d
 800767c:	080089df 	.word	0x080089df

08007680 <__s2b>:
 8007680:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007684:	4615      	mov	r5, r2
 8007686:	2209      	movs	r2, #9
 8007688:	461f      	mov	r7, r3
 800768a:	3308      	adds	r3, #8
 800768c:	460c      	mov	r4, r1
 800768e:	fb93 f3f2 	sdiv	r3, r3, r2
 8007692:	4606      	mov	r6, r0
 8007694:	2201      	movs	r2, #1
 8007696:	2100      	movs	r1, #0
 8007698:	429a      	cmp	r2, r3
 800769a:	db09      	blt.n	80076b0 <__s2b+0x30>
 800769c:	4630      	mov	r0, r6
 800769e:	f7ff ff47 	bl	8007530 <_Balloc>
 80076a2:	b940      	cbnz	r0, 80076b6 <__s2b+0x36>
 80076a4:	4602      	mov	r2, r0
 80076a6:	21d3      	movs	r1, #211	@ 0xd3
 80076a8:	4b18      	ldr	r3, [pc, #96]	@ (800770c <__s2b+0x8c>)
 80076aa:	4819      	ldr	r0, [pc, #100]	@ (8007710 <__s2b+0x90>)
 80076ac:	f000 fcd4 	bl	8008058 <__assert_func>
 80076b0:	0052      	lsls	r2, r2, #1
 80076b2:	3101      	adds	r1, #1
 80076b4:	e7f0      	b.n	8007698 <__s2b+0x18>
 80076b6:	9b08      	ldr	r3, [sp, #32]
 80076b8:	2d09      	cmp	r5, #9
 80076ba:	6143      	str	r3, [r0, #20]
 80076bc:	f04f 0301 	mov.w	r3, #1
 80076c0:	6103      	str	r3, [r0, #16]
 80076c2:	dd16      	ble.n	80076f2 <__s2b+0x72>
 80076c4:	f104 0909 	add.w	r9, r4, #9
 80076c8:	46c8      	mov	r8, r9
 80076ca:	442c      	add	r4, r5
 80076cc:	f818 3b01 	ldrb.w	r3, [r8], #1
 80076d0:	4601      	mov	r1, r0
 80076d2:	220a      	movs	r2, #10
 80076d4:	4630      	mov	r0, r6
 80076d6:	3b30      	subs	r3, #48	@ 0x30
 80076d8:	f7ff ff8c 	bl	80075f4 <__multadd>
 80076dc:	45a0      	cmp	r8, r4
 80076de:	d1f5      	bne.n	80076cc <__s2b+0x4c>
 80076e0:	f1a5 0408 	sub.w	r4, r5, #8
 80076e4:	444c      	add	r4, r9
 80076e6:	1b2d      	subs	r5, r5, r4
 80076e8:	1963      	adds	r3, r4, r5
 80076ea:	42bb      	cmp	r3, r7
 80076ec:	db04      	blt.n	80076f8 <__s2b+0x78>
 80076ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80076f2:	2509      	movs	r5, #9
 80076f4:	340a      	adds	r4, #10
 80076f6:	e7f6      	b.n	80076e6 <__s2b+0x66>
 80076f8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80076fc:	4601      	mov	r1, r0
 80076fe:	220a      	movs	r2, #10
 8007700:	4630      	mov	r0, r6
 8007702:	3b30      	subs	r3, #48	@ 0x30
 8007704:	f7ff ff76 	bl	80075f4 <__multadd>
 8007708:	e7ee      	b.n	80076e8 <__s2b+0x68>
 800770a:	bf00      	nop
 800770c:	0800895d 	.word	0x0800895d
 8007710:	080089df 	.word	0x080089df

08007714 <__hi0bits>:
 8007714:	4603      	mov	r3, r0
 8007716:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800771a:	bf3a      	itte	cc
 800771c:	0403      	lslcc	r3, r0, #16
 800771e:	2010      	movcc	r0, #16
 8007720:	2000      	movcs	r0, #0
 8007722:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007726:	bf3c      	itt	cc
 8007728:	021b      	lslcc	r3, r3, #8
 800772a:	3008      	addcc	r0, #8
 800772c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007730:	bf3c      	itt	cc
 8007732:	011b      	lslcc	r3, r3, #4
 8007734:	3004      	addcc	r0, #4
 8007736:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800773a:	bf3c      	itt	cc
 800773c:	009b      	lslcc	r3, r3, #2
 800773e:	3002      	addcc	r0, #2
 8007740:	2b00      	cmp	r3, #0
 8007742:	db05      	blt.n	8007750 <__hi0bits+0x3c>
 8007744:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007748:	f100 0001 	add.w	r0, r0, #1
 800774c:	bf08      	it	eq
 800774e:	2020      	moveq	r0, #32
 8007750:	4770      	bx	lr

08007752 <__lo0bits>:
 8007752:	6803      	ldr	r3, [r0, #0]
 8007754:	4602      	mov	r2, r0
 8007756:	f013 0007 	ands.w	r0, r3, #7
 800775a:	d00b      	beq.n	8007774 <__lo0bits+0x22>
 800775c:	07d9      	lsls	r1, r3, #31
 800775e:	d421      	bmi.n	80077a4 <__lo0bits+0x52>
 8007760:	0798      	lsls	r0, r3, #30
 8007762:	bf49      	itett	mi
 8007764:	085b      	lsrmi	r3, r3, #1
 8007766:	089b      	lsrpl	r3, r3, #2
 8007768:	2001      	movmi	r0, #1
 800776a:	6013      	strmi	r3, [r2, #0]
 800776c:	bf5c      	itt	pl
 800776e:	2002      	movpl	r0, #2
 8007770:	6013      	strpl	r3, [r2, #0]
 8007772:	4770      	bx	lr
 8007774:	b299      	uxth	r1, r3
 8007776:	b909      	cbnz	r1, 800777c <__lo0bits+0x2a>
 8007778:	2010      	movs	r0, #16
 800777a:	0c1b      	lsrs	r3, r3, #16
 800777c:	b2d9      	uxtb	r1, r3
 800777e:	b909      	cbnz	r1, 8007784 <__lo0bits+0x32>
 8007780:	3008      	adds	r0, #8
 8007782:	0a1b      	lsrs	r3, r3, #8
 8007784:	0719      	lsls	r1, r3, #28
 8007786:	bf04      	itt	eq
 8007788:	091b      	lsreq	r3, r3, #4
 800778a:	3004      	addeq	r0, #4
 800778c:	0799      	lsls	r1, r3, #30
 800778e:	bf04      	itt	eq
 8007790:	089b      	lsreq	r3, r3, #2
 8007792:	3002      	addeq	r0, #2
 8007794:	07d9      	lsls	r1, r3, #31
 8007796:	d403      	bmi.n	80077a0 <__lo0bits+0x4e>
 8007798:	085b      	lsrs	r3, r3, #1
 800779a:	f100 0001 	add.w	r0, r0, #1
 800779e:	d003      	beq.n	80077a8 <__lo0bits+0x56>
 80077a0:	6013      	str	r3, [r2, #0]
 80077a2:	4770      	bx	lr
 80077a4:	2000      	movs	r0, #0
 80077a6:	4770      	bx	lr
 80077a8:	2020      	movs	r0, #32
 80077aa:	4770      	bx	lr

080077ac <__i2b>:
 80077ac:	b510      	push	{r4, lr}
 80077ae:	460c      	mov	r4, r1
 80077b0:	2101      	movs	r1, #1
 80077b2:	f7ff febd 	bl	8007530 <_Balloc>
 80077b6:	4602      	mov	r2, r0
 80077b8:	b928      	cbnz	r0, 80077c6 <__i2b+0x1a>
 80077ba:	f240 1145 	movw	r1, #325	@ 0x145
 80077be:	4b04      	ldr	r3, [pc, #16]	@ (80077d0 <__i2b+0x24>)
 80077c0:	4804      	ldr	r0, [pc, #16]	@ (80077d4 <__i2b+0x28>)
 80077c2:	f000 fc49 	bl	8008058 <__assert_func>
 80077c6:	2301      	movs	r3, #1
 80077c8:	6144      	str	r4, [r0, #20]
 80077ca:	6103      	str	r3, [r0, #16]
 80077cc:	bd10      	pop	{r4, pc}
 80077ce:	bf00      	nop
 80077d0:	0800895d 	.word	0x0800895d
 80077d4:	080089df 	.word	0x080089df

080077d8 <__multiply>:
 80077d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077dc:	4614      	mov	r4, r2
 80077de:	690a      	ldr	r2, [r1, #16]
 80077e0:	6923      	ldr	r3, [r4, #16]
 80077e2:	460f      	mov	r7, r1
 80077e4:	429a      	cmp	r2, r3
 80077e6:	bfa2      	ittt	ge
 80077e8:	4623      	movge	r3, r4
 80077ea:	460c      	movge	r4, r1
 80077ec:	461f      	movge	r7, r3
 80077ee:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80077f2:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80077f6:	68a3      	ldr	r3, [r4, #8]
 80077f8:	6861      	ldr	r1, [r4, #4]
 80077fa:	eb0a 0609 	add.w	r6, sl, r9
 80077fe:	42b3      	cmp	r3, r6
 8007800:	b085      	sub	sp, #20
 8007802:	bfb8      	it	lt
 8007804:	3101      	addlt	r1, #1
 8007806:	f7ff fe93 	bl	8007530 <_Balloc>
 800780a:	b930      	cbnz	r0, 800781a <__multiply+0x42>
 800780c:	4602      	mov	r2, r0
 800780e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007812:	4b43      	ldr	r3, [pc, #268]	@ (8007920 <__multiply+0x148>)
 8007814:	4843      	ldr	r0, [pc, #268]	@ (8007924 <__multiply+0x14c>)
 8007816:	f000 fc1f 	bl	8008058 <__assert_func>
 800781a:	f100 0514 	add.w	r5, r0, #20
 800781e:	462b      	mov	r3, r5
 8007820:	2200      	movs	r2, #0
 8007822:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007826:	4543      	cmp	r3, r8
 8007828:	d321      	bcc.n	800786e <__multiply+0x96>
 800782a:	f107 0114 	add.w	r1, r7, #20
 800782e:	f104 0214 	add.w	r2, r4, #20
 8007832:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8007836:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800783a:	9302      	str	r3, [sp, #8]
 800783c:	1b13      	subs	r3, r2, r4
 800783e:	3b15      	subs	r3, #21
 8007840:	f023 0303 	bic.w	r3, r3, #3
 8007844:	3304      	adds	r3, #4
 8007846:	f104 0715 	add.w	r7, r4, #21
 800784a:	42ba      	cmp	r2, r7
 800784c:	bf38      	it	cc
 800784e:	2304      	movcc	r3, #4
 8007850:	9301      	str	r3, [sp, #4]
 8007852:	9b02      	ldr	r3, [sp, #8]
 8007854:	9103      	str	r1, [sp, #12]
 8007856:	428b      	cmp	r3, r1
 8007858:	d80c      	bhi.n	8007874 <__multiply+0x9c>
 800785a:	2e00      	cmp	r6, #0
 800785c:	dd03      	ble.n	8007866 <__multiply+0x8e>
 800785e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007862:	2b00      	cmp	r3, #0
 8007864:	d05a      	beq.n	800791c <__multiply+0x144>
 8007866:	6106      	str	r6, [r0, #16]
 8007868:	b005      	add	sp, #20
 800786a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800786e:	f843 2b04 	str.w	r2, [r3], #4
 8007872:	e7d8      	b.n	8007826 <__multiply+0x4e>
 8007874:	f8b1 a000 	ldrh.w	sl, [r1]
 8007878:	f1ba 0f00 	cmp.w	sl, #0
 800787c:	d023      	beq.n	80078c6 <__multiply+0xee>
 800787e:	46a9      	mov	r9, r5
 8007880:	f04f 0c00 	mov.w	ip, #0
 8007884:	f104 0e14 	add.w	lr, r4, #20
 8007888:	f85e 7b04 	ldr.w	r7, [lr], #4
 800788c:	f8d9 3000 	ldr.w	r3, [r9]
 8007890:	fa1f fb87 	uxth.w	fp, r7
 8007894:	b29b      	uxth	r3, r3
 8007896:	fb0a 330b 	mla	r3, sl, fp, r3
 800789a:	4463      	add	r3, ip
 800789c:	f8d9 c000 	ldr.w	ip, [r9]
 80078a0:	0c3f      	lsrs	r7, r7, #16
 80078a2:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80078a6:	fb0a c707 	mla	r7, sl, r7, ip
 80078aa:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80078ae:	b29b      	uxth	r3, r3
 80078b0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80078b4:	4572      	cmp	r2, lr
 80078b6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80078ba:	f849 3b04 	str.w	r3, [r9], #4
 80078be:	d8e3      	bhi.n	8007888 <__multiply+0xb0>
 80078c0:	9b01      	ldr	r3, [sp, #4]
 80078c2:	f845 c003 	str.w	ip, [r5, r3]
 80078c6:	9b03      	ldr	r3, [sp, #12]
 80078c8:	3104      	adds	r1, #4
 80078ca:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80078ce:	f1b9 0f00 	cmp.w	r9, #0
 80078d2:	d021      	beq.n	8007918 <__multiply+0x140>
 80078d4:	46ae      	mov	lr, r5
 80078d6:	f04f 0a00 	mov.w	sl, #0
 80078da:	682b      	ldr	r3, [r5, #0]
 80078dc:	f104 0c14 	add.w	ip, r4, #20
 80078e0:	f8bc b000 	ldrh.w	fp, [ip]
 80078e4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80078e8:	b29b      	uxth	r3, r3
 80078ea:	fb09 770b 	mla	r7, r9, fp, r7
 80078ee:	4457      	add	r7, sl
 80078f0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80078f4:	f84e 3b04 	str.w	r3, [lr], #4
 80078f8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80078fc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007900:	f8be 3000 	ldrh.w	r3, [lr]
 8007904:	4562      	cmp	r2, ip
 8007906:	fb09 330a 	mla	r3, r9, sl, r3
 800790a:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800790e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007912:	d8e5      	bhi.n	80078e0 <__multiply+0x108>
 8007914:	9f01      	ldr	r7, [sp, #4]
 8007916:	51eb      	str	r3, [r5, r7]
 8007918:	3504      	adds	r5, #4
 800791a:	e79a      	b.n	8007852 <__multiply+0x7a>
 800791c:	3e01      	subs	r6, #1
 800791e:	e79c      	b.n	800785a <__multiply+0x82>
 8007920:	0800895d 	.word	0x0800895d
 8007924:	080089df 	.word	0x080089df

08007928 <__pow5mult>:
 8007928:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800792c:	4615      	mov	r5, r2
 800792e:	f012 0203 	ands.w	r2, r2, #3
 8007932:	4607      	mov	r7, r0
 8007934:	460e      	mov	r6, r1
 8007936:	d007      	beq.n	8007948 <__pow5mult+0x20>
 8007938:	4c25      	ldr	r4, [pc, #148]	@ (80079d0 <__pow5mult+0xa8>)
 800793a:	3a01      	subs	r2, #1
 800793c:	2300      	movs	r3, #0
 800793e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007942:	f7ff fe57 	bl	80075f4 <__multadd>
 8007946:	4606      	mov	r6, r0
 8007948:	10ad      	asrs	r5, r5, #2
 800794a:	d03d      	beq.n	80079c8 <__pow5mult+0xa0>
 800794c:	69fc      	ldr	r4, [r7, #28]
 800794e:	b97c      	cbnz	r4, 8007970 <__pow5mult+0x48>
 8007950:	2010      	movs	r0, #16
 8007952:	f7ff fc7d 	bl	8007250 <malloc>
 8007956:	4602      	mov	r2, r0
 8007958:	61f8      	str	r0, [r7, #28]
 800795a:	b928      	cbnz	r0, 8007968 <__pow5mult+0x40>
 800795c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007960:	4b1c      	ldr	r3, [pc, #112]	@ (80079d4 <__pow5mult+0xac>)
 8007962:	481d      	ldr	r0, [pc, #116]	@ (80079d8 <__pow5mult+0xb0>)
 8007964:	f000 fb78 	bl	8008058 <__assert_func>
 8007968:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800796c:	6004      	str	r4, [r0, #0]
 800796e:	60c4      	str	r4, [r0, #12]
 8007970:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007974:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007978:	b94c      	cbnz	r4, 800798e <__pow5mult+0x66>
 800797a:	f240 2171 	movw	r1, #625	@ 0x271
 800797e:	4638      	mov	r0, r7
 8007980:	f7ff ff14 	bl	80077ac <__i2b>
 8007984:	2300      	movs	r3, #0
 8007986:	4604      	mov	r4, r0
 8007988:	f8c8 0008 	str.w	r0, [r8, #8]
 800798c:	6003      	str	r3, [r0, #0]
 800798e:	f04f 0900 	mov.w	r9, #0
 8007992:	07eb      	lsls	r3, r5, #31
 8007994:	d50a      	bpl.n	80079ac <__pow5mult+0x84>
 8007996:	4631      	mov	r1, r6
 8007998:	4622      	mov	r2, r4
 800799a:	4638      	mov	r0, r7
 800799c:	f7ff ff1c 	bl	80077d8 <__multiply>
 80079a0:	4680      	mov	r8, r0
 80079a2:	4631      	mov	r1, r6
 80079a4:	4638      	mov	r0, r7
 80079a6:	f7ff fe03 	bl	80075b0 <_Bfree>
 80079aa:	4646      	mov	r6, r8
 80079ac:	106d      	asrs	r5, r5, #1
 80079ae:	d00b      	beq.n	80079c8 <__pow5mult+0xa0>
 80079b0:	6820      	ldr	r0, [r4, #0]
 80079b2:	b938      	cbnz	r0, 80079c4 <__pow5mult+0x9c>
 80079b4:	4622      	mov	r2, r4
 80079b6:	4621      	mov	r1, r4
 80079b8:	4638      	mov	r0, r7
 80079ba:	f7ff ff0d 	bl	80077d8 <__multiply>
 80079be:	6020      	str	r0, [r4, #0]
 80079c0:	f8c0 9000 	str.w	r9, [r0]
 80079c4:	4604      	mov	r4, r0
 80079c6:	e7e4      	b.n	8007992 <__pow5mult+0x6a>
 80079c8:	4630      	mov	r0, r6
 80079ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80079ce:	bf00      	nop
 80079d0:	08008a38 	.word	0x08008a38
 80079d4:	080088ee 	.word	0x080088ee
 80079d8:	080089df 	.word	0x080089df

080079dc <__lshift>:
 80079dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80079e0:	460c      	mov	r4, r1
 80079e2:	4607      	mov	r7, r0
 80079e4:	4691      	mov	r9, r2
 80079e6:	6923      	ldr	r3, [r4, #16]
 80079e8:	6849      	ldr	r1, [r1, #4]
 80079ea:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80079ee:	68a3      	ldr	r3, [r4, #8]
 80079f0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80079f4:	f108 0601 	add.w	r6, r8, #1
 80079f8:	42b3      	cmp	r3, r6
 80079fa:	db0b      	blt.n	8007a14 <__lshift+0x38>
 80079fc:	4638      	mov	r0, r7
 80079fe:	f7ff fd97 	bl	8007530 <_Balloc>
 8007a02:	4605      	mov	r5, r0
 8007a04:	b948      	cbnz	r0, 8007a1a <__lshift+0x3e>
 8007a06:	4602      	mov	r2, r0
 8007a08:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007a0c:	4b27      	ldr	r3, [pc, #156]	@ (8007aac <__lshift+0xd0>)
 8007a0e:	4828      	ldr	r0, [pc, #160]	@ (8007ab0 <__lshift+0xd4>)
 8007a10:	f000 fb22 	bl	8008058 <__assert_func>
 8007a14:	3101      	adds	r1, #1
 8007a16:	005b      	lsls	r3, r3, #1
 8007a18:	e7ee      	b.n	80079f8 <__lshift+0x1c>
 8007a1a:	2300      	movs	r3, #0
 8007a1c:	f100 0114 	add.w	r1, r0, #20
 8007a20:	f100 0210 	add.w	r2, r0, #16
 8007a24:	4618      	mov	r0, r3
 8007a26:	4553      	cmp	r3, sl
 8007a28:	db33      	blt.n	8007a92 <__lshift+0xb6>
 8007a2a:	6920      	ldr	r0, [r4, #16]
 8007a2c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007a30:	f104 0314 	add.w	r3, r4, #20
 8007a34:	f019 091f 	ands.w	r9, r9, #31
 8007a38:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007a3c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007a40:	d02b      	beq.n	8007a9a <__lshift+0xbe>
 8007a42:	468a      	mov	sl, r1
 8007a44:	2200      	movs	r2, #0
 8007a46:	f1c9 0e20 	rsb	lr, r9, #32
 8007a4a:	6818      	ldr	r0, [r3, #0]
 8007a4c:	fa00 f009 	lsl.w	r0, r0, r9
 8007a50:	4310      	orrs	r0, r2
 8007a52:	f84a 0b04 	str.w	r0, [sl], #4
 8007a56:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a5a:	459c      	cmp	ip, r3
 8007a5c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007a60:	d8f3      	bhi.n	8007a4a <__lshift+0x6e>
 8007a62:	ebac 0304 	sub.w	r3, ip, r4
 8007a66:	3b15      	subs	r3, #21
 8007a68:	f023 0303 	bic.w	r3, r3, #3
 8007a6c:	3304      	adds	r3, #4
 8007a6e:	f104 0015 	add.w	r0, r4, #21
 8007a72:	4584      	cmp	ip, r0
 8007a74:	bf38      	it	cc
 8007a76:	2304      	movcc	r3, #4
 8007a78:	50ca      	str	r2, [r1, r3]
 8007a7a:	b10a      	cbz	r2, 8007a80 <__lshift+0xa4>
 8007a7c:	f108 0602 	add.w	r6, r8, #2
 8007a80:	3e01      	subs	r6, #1
 8007a82:	4638      	mov	r0, r7
 8007a84:	4621      	mov	r1, r4
 8007a86:	612e      	str	r6, [r5, #16]
 8007a88:	f7ff fd92 	bl	80075b0 <_Bfree>
 8007a8c:	4628      	mov	r0, r5
 8007a8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a92:	f842 0f04 	str.w	r0, [r2, #4]!
 8007a96:	3301      	adds	r3, #1
 8007a98:	e7c5      	b.n	8007a26 <__lshift+0x4a>
 8007a9a:	3904      	subs	r1, #4
 8007a9c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007aa0:	459c      	cmp	ip, r3
 8007aa2:	f841 2f04 	str.w	r2, [r1, #4]!
 8007aa6:	d8f9      	bhi.n	8007a9c <__lshift+0xc0>
 8007aa8:	e7ea      	b.n	8007a80 <__lshift+0xa4>
 8007aaa:	bf00      	nop
 8007aac:	0800895d 	.word	0x0800895d
 8007ab0:	080089df 	.word	0x080089df

08007ab4 <__mcmp>:
 8007ab4:	4603      	mov	r3, r0
 8007ab6:	690a      	ldr	r2, [r1, #16]
 8007ab8:	6900      	ldr	r0, [r0, #16]
 8007aba:	b530      	push	{r4, r5, lr}
 8007abc:	1a80      	subs	r0, r0, r2
 8007abe:	d10e      	bne.n	8007ade <__mcmp+0x2a>
 8007ac0:	3314      	adds	r3, #20
 8007ac2:	3114      	adds	r1, #20
 8007ac4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007ac8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007acc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007ad0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007ad4:	4295      	cmp	r5, r2
 8007ad6:	d003      	beq.n	8007ae0 <__mcmp+0x2c>
 8007ad8:	d205      	bcs.n	8007ae6 <__mcmp+0x32>
 8007ada:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007ade:	bd30      	pop	{r4, r5, pc}
 8007ae0:	42a3      	cmp	r3, r4
 8007ae2:	d3f3      	bcc.n	8007acc <__mcmp+0x18>
 8007ae4:	e7fb      	b.n	8007ade <__mcmp+0x2a>
 8007ae6:	2001      	movs	r0, #1
 8007ae8:	e7f9      	b.n	8007ade <__mcmp+0x2a>
	...

08007aec <__mdiff>:
 8007aec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007af0:	4689      	mov	r9, r1
 8007af2:	4606      	mov	r6, r0
 8007af4:	4611      	mov	r1, r2
 8007af6:	4648      	mov	r0, r9
 8007af8:	4614      	mov	r4, r2
 8007afa:	f7ff ffdb 	bl	8007ab4 <__mcmp>
 8007afe:	1e05      	subs	r5, r0, #0
 8007b00:	d112      	bne.n	8007b28 <__mdiff+0x3c>
 8007b02:	4629      	mov	r1, r5
 8007b04:	4630      	mov	r0, r6
 8007b06:	f7ff fd13 	bl	8007530 <_Balloc>
 8007b0a:	4602      	mov	r2, r0
 8007b0c:	b928      	cbnz	r0, 8007b1a <__mdiff+0x2e>
 8007b0e:	f240 2137 	movw	r1, #567	@ 0x237
 8007b12:	4b3e      	ldr	r3, [pc, #248]	@ (8007c0c <__mdiff+0x120>)
 8007b14:	483e      	ldr	r0, [pc, #248]	@ (8007c10 <__mdiff+0x124>)
 8007b16:	f000 fa9f 	bl	8008058 <__assert_func>
 8007b1a:	2301      	movs	r3, #1
 8007b1c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007b20:	4610      	mov	r0, r2
 8007b22:	b003      	add	sp, #12
 8007b24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b28:	bfbc      	itt	lt
 8007b2a:	464b      	movlt	r3, r9
 8007b2c:	46a1      	movlt	r9, r4
 8007b2e:	4630      	mov	r0, r6
 8007b30:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007b34:	bfba      	itte	lt
 8007b36:	461c      	movlt	r4, r3
 8007b38:	2501      	movlt	r5, #1
 8007b3a:	2500      	movge	r5, #0
 8007b3c:	f7ff fcf8 	bl	8007530 <_Balloc>
 8007b40:	4602      	mov	r2, r0
 8007b42:	b918      	cbnz	r0, 8007b4c <__mdiff+0x60>
 8007b44:	f240 2145 	movw	r1, #581	@ 0x245
 8007b48:	4b30      	ldr	r3, [pc, #192]	@ (8007c0c <__mdiff+0x120>)
 8007b4a:	e7e3      	b.n	8007b14 <__mdiff+0x28>
 8007b4c:	f100 0b14 	add.w	fp, r0, #20
 8007b50:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007b54:	f109 0310 	add.w	r3, r9, #16
 8007b58:	60c5      	str	r5, [r0, #12]
 8007b5a:	f04f 0c00 	mov.w	ip, #0
 8007b5e:	f109 0514 	add.w	r5, r9, #20
 8007b62:	46d9      	mov	r9, fp
 8007b64:	6926      	ldr	r6, [r4, #16]
 8007b66:	f104 0e14 	add.w	lr, r4, #20
 8007b6a:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007b6e:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007b72:	9301      	str	r3, [sp, #4]
 8007b74:	9b01      	ldr	r3, [sp, #4]
 8007b76:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007b7a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007b7e:	b281      	uxth	r1, r0
 8007b80:	9301      	str	r3, [sp, #4]
 8007b82:	fa1f f38a 	uxth.w	r3, sl
 8007b86:	1a5b      	subs	r3, r3, r1
 8007b88:	0c00      	lsrs	r0, r0, #16
 8007b8a:	4463      	add	r3, ip
 8007b8c:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007b90:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007b94:	b29b      	uxth	r3, r3
 8007b96:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007b9a:	4576      	cmp	r6, lr
 8007b9c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007ba0:	f849 3b04 	str.w	r3, [r9], #4
 8007ba4:	d8e6      	bhi.n	8007b74 <__mdiff+0x88>
 8007ba6:	1b33      	subs	r3, r6, r4
 8007ba8:	3b15      	subs	r3, #21
 8007baa:	f023 0303 	bic.w	r3, r3, #3
 8007bae:	3415      	adds	r4, #21
 8007bb0:	3304      	adds	r3, #4
 8007bb2:	42a6      	cmp	r6, r4
 8007bb4:	bf38      	it	cc
 8007bb6:	2304      	movcc	r3, #4
 8007bb8:	441d      	add	r5, r3
 8007bba:	445b      	add	r3, fp
 8007bbc:	461e      	mov	r6, r3
 8007bbe:	462c      	mov	r4, r5
 8007bc0:	4544      	cmp	r4, r8
 8007bc2:	d30e      	bcc.n	8007be2 <__mdiff+0xf6>
 8007bc4:	f108 0103 	add.w	r1, r8, #3
 8007bc8:	1b49      	subs	r1, r1, r5
 8007bca:	f021 0103 	bic.w	r1, r1, #3
 8007bce:	3d03      	subs	r5, #3
 8007bd0:	45a8      	cmp	r8, r5
 8007bd2:	bf38      	it	cc
 8007bd4:	2100      	movcc	r1, #0
 8007bd6:	440b      	add	r3, r1
 8007bd8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007bdc:	b199      	cbz	r1, 8007c06 <__mdiff+0x11a>
 8007bde:	6117      	str	r7, [r2, #16]
 8007be0:	e79e      	b.n	8007b20 <__mdiff+0x34>
 8007be2:	46e6      	mov	lr, ip
 8007be4:	f854 1b04 	ldr.w	r1, [r4], #4
 8007be8:	fa1f fc81 	uxth.w	ip, r1
 8007bec:	44f4      	add	ip, lr
 8007bee:	0c08      	lsrs	r0, r1, #16
 8007bf0:	4471      	add	r1, lr
 8007bf2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007bf6:	b289      	uxth	r1, r1
 8007bf8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007bfc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007c00:	f846 1b04 	str.w	r1, [r6], #4
 8007c04:	e7dc      	b.n	8007bc0 <__mdiff+0xd4>
 8007c06:	3f01      	subs	r7, #1
 8007c08:	e7e6      	b.n	8007bd8 <__mdiff+0xec>
 8007c0a:	bf00      	nop
 8007c0c:	0800895d 	.word	0x0800895d
 8007c10:	080089df 	.word	0x080089df

08007c14 <__ulp>:
 8007c14:	4b0e      	ldr	r3, [pc, #56]	@ (8007c50 <__ulp+0x3c>)
 8007c16:	400b      	ands	r3, r1
 8007c18:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	dc08      	bgt.n	8007c32 <__ulp+0x1e>
 8007c20:	425b      	negs	r3, r3
 8007c22:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8007c26:	ea4f 5223 	mov.w	r2, r3, asr #20
 8007c2a:	da04      	bge.n	8007c36 <__ulp+0x22>
 8007c2c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8007c30:	4113      	asrs	r3, r2
 8007c32:	2200      	movs	r2, #0
 8007c34:	e008      	b.n	8007c48 <__ulp+0x34>
 8007c36:	f1a2 0314 	sub.w	r3, r2, #20
 8007c3a:	2b1e      	cmp	r3, #30
 8007c3c:	bfd6      	itet	le
 8007c3e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8007c42:	2201      	movgt	r2, #1
 8007c44:	40da      	lsrle	r2, r3
 8007c46:	2300      	movs	r3, #0
 8007c48:	4619      	mov	r1, r3
 8007c4a:	4610      	mov	r0, r2
 8007c4c:	4770      	bx	lr
 8007c4e:	bf00      	nop
 8007c50:	7ff00000 	.word	0x7ff00000

08007c54 <__b2d>:
 8007c54:	6902      	ldr	r2, [r0, #16]
 8007c56:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c58:	f100 0614 	add.w	r6, r0, #20
 8007c5c:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8007c60:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8007c64:	4f1e      	ldr	r7, [pc, #120]	@ (8007ce0 <__b2d+0x8c>)
 8007c66:	4620      	mov	r0, r4
 8007c68:	f7ff fd54 	bl	8007714 <__hi0bits>
 8007c6c:	4603      	mov	r3, r0
 8007c6e:	f1c0 0020 	rsb	r0, r0, #32
 8007c72:	2b0a      	cmp	r3, #10
 8007c74:	f1a2 0504 	sub.w	r5, r2, #4
 8007c78:	6008      	str	r0, [r1, #0]
 8007c7a:	dc12      	bgt.n	8007ca2 <__b2d+0x4e>
 8007c7c:	42ae      	cmp	r6, r5
 8007c7e:	bf2c      	ite	cs
 8007c80:	2200      	movcs	r2, #0
 8007c82:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8007c86:	f1c3 0c0b 	rsb	ip, r3, #11
 8007c8a:	3315      	adds	r3, #21
 8007c8c:	fa24 fe0c 	lsr.w	lr, r4, ip
 8007c90:	fa04 f303 	lsl.w	r3, r4, r3
 8007c94:	fa22 f20c 	lsr.w	r2, r2, ip
 8007c98:	ea4e 0107 	orr.w	r1, lr, r7
 8007c9c:	431a      	orrs	r2, r3
 8007c9e:	4610      	mov	r0, r2
 8007ca0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ca2:	42ae      	cmp	r6, r5
 8007ca4:	bf36      	itet	cc
 8007ca6:	f1a2 0508 	subcc.w	r5, r2, #8
 8007caa:	2200      	movcs	r2, #0
 8007cac:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8007cb0:	3b0b      	subs	r3, #11
 8007cb2:	d012      	beq.n	8007cda <__b2d+0x86>
 8007cb4:	f1c3 0720 	rsb	r7, r3, #32
 8007cb8:	fa22 f107 	lsr.w	r1, r2, r7
 8007cbc:	409c      	lsls	r4, r3
 8007cbe:	430c      	orrs	r4, r1
 8007cc0:	42b5      	cmp	r5, r6
 8007cc2:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8007cc6:	bf94      	ite	ls
 8007cc8:	2400      	movls	r4, #0
 8007cca:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8007cce:	409a      	lsls	r2, r3
 8007cd0:	40fc      	lsrs	r4, r7
 8007cd2:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8007cd6:	4322      	orrs	r2, r4
 8007cd8:	e7e1      	b.n	8007c9e <__b2d+0x4a>
 8007cda:	ea44 0107 	orr.w	r1, r4, r7
 8007cde:	e7de      	b.n	8007c9e <__b2d+0x4a>
 8007ce0:	3ff00000 	.word	0x3ff00000

08007ce4 <__d2b>:
 8007ce4:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8007ce8:	2101      	movs	r1, #1
 8007cea:	4690      	mov	r8, r2
 8007cec:	4699      	mov	r9, r3
 8007cee:	9e08      	ldr	r6, [sp, #32]
 8007cf0:	f7ff fc1e 	bl	8007530 <_Balloc>
 8007cf4:	4604      	mov	r4, r0
 8007cf6:	b930      	cbnz	r0, 8007d06 <__d2b+0x22>
 8007cf8:	4602      	mov	r2, r0
 8007cfa:	f240 310f 	movw	r1, #783	@ 0x30f
 8007cfe:	4b23      	ldr	r3, [pc, #140]	@ (8007d8c <__d2b+0xa8>)
 8007d00:	4823      	ldr	r0, [pc, #140]	@ (8007d90 <__d2b+0xac>)
 8007d02:	f000 f9a9 	bl	8008058 <__assert_func>
 8007d06:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007d0a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007d0e:	b10d      	cbz	r5, 8007d14 <__d2b+0x30>
 8007d10:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007d14:	9301      	str	r3, [sp, #4]
 8007d16:	f1b8 0300 	subs.w	r3, r8, #0
 8007d1a:	d024      	beq.n	8007d66 <__d2b+0x82>
 8007d1c:	4668      	mov	r0, sp
 8007d1e:	9300      	str	r3, [sp, #0]
 8007d20:	f7ff fd17 	bl	8007752 <__lo0bits>
 8007d24:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007d28:	b1d8      	cbz	r0, 8007d62 <__d2b+0x7e>
 8007d2a:	f1c0 0320 	rsb	r3, r0, #32
 8007d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8007d32:	430b      	orrs	r3, r1
 8007d34:	40c2      	lsrs	r2, r0
 8007d36:	6163      	str	r3, [r4, #20]
 8007d38:	9201      	str	r2, [sp, #4]
 8007d3a:	9b01      	ldr	r3, [sp, #4]
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	bf0c      	ite	eq
 8007d40:	2201      	moveq	r2, #1
 8007d42:	2202      	movne	r2, #2
 8007d44:	61a3      	str	r3, [r4, #24]
 8007d46:	6122      	str	r2, [r4, #16]
 8007d48:	b1ad      	cbz	r5, 8007d76 <__d2b+0x92>
 8007d4a:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007d4e:	4405      	add	r5, r0
 8007d50:	6035      	str	r5, [r6, #0]
 8007d52:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007d56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d58:	6018      	str	r0, [r3, #0]
 8007d5a:	4620      	mov	r0, r4
 8007d5c:	b002      	add	sp, #8
 8007d5e:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8007d62:	6161      	str	r1, [r4, #20]
 8007d64:	e7e9      	b.n	8007d3a <__d2b+0x56>
 8007d66:	a801      	add	r0, sp, #4
 8007d68:	f7ff fcf3 	bl	8007752 <__lo0bits>
 8007d6c:	9b01      	ldr	r3, [sp, #4]
 8007d6e:	2201      	movs	r2, #1
 8007d70:	6163      	str	r3, [r4, #20]
 8007d72:	3020      	adds	r0, #32
 8007d74:	e7e7      	b.n	8007d46 <__d2b+0x62>
 8007d76:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007d7a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007d7e:	6030      	str	r0, [r6, #0]
 8007d80:	6918      	ldr	r0, [r3, #16]
 8007d82:	f7ff fcc7 	bl	8007714 <__hi0bits>
 8007d86:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007d8a:	e7e4      	b.n	8007d56 <__d2b+0x72>
 8007d8c:	0800895d 	.word	0x0800895d
 8007d90:	080089df 	.word	0x080089df

08007d94 <__ratio>:
 8007d94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d98:	b085      	sub	sp, #20
 8007d9a:	e9cd 1000 	strd	r1, r0, [sp]
 8007d9e:	a902      	add	r1, sp, #8
 8007da0:	f7ff ff58 	bl	8007c54 <__b2d>
 8007da4:	468b      	mov	fp, r1
 8007da6:	4606      	mov	r6, r0
 8007da8:	460f      	mov	r7, r1
 8007daa:	9800      	ldr	r0, [sp, #0]
 8007dac:	a903      	add	r1, sp, #12
 8007dae:	f7ff ff51 	bl	8007c54 <__b2d>
 8007db2:	460d      	mov	r5, r1
 8007db4:	9b01      	ldr	r3, [sp, #4]
 8007db6:	4689      	mov	r9, r1
 8007db8:	6919      	ldr	r1, [r3, #16]
 8007dba:	9b00      	ldr	r3, [sp, #0]
 8007dbc:	4604      	mov	r4, r0
 8007dbe:	691b      	ldr	r3, [r3, #16]
 8007dc0:	4630      	mov	r0, r6
 8007dc2:	1ac9      	subs	r1, r1, r3
 8007dc4:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8007dc8:	1a9b      	subs	r3, r3, r2
 8007dca:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	bfcd      	iteet	gt
 8007dd2:	463a      	movgt	r2, r7
 8007dd4:	462a      	movle	r2, r5
 8007dd6:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007dda:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8007dde:	bfd8      	it	le
 8007de0:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8007de4:	464b      	mov	r3, r9
 8007de6:	4622      	mov	r2, r4
 8007de8:	4659      	mov	r1, fp
 8007dea:	f7f8 fd53 	bl	8000894 <__aeabi_ddiv>
 8007dee:	b005      	add	sp, #20
 8007df0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007df4 <__copybits>:
 8007df4:	3901      	subs	r1, #1
 8007df6:	b570      	push	{r4, r5, r6, lr}
 8007df8:	1149      	asrs	r1, r1, #5
 8007dfa:	6914      	ldr	r4, [r2, #16]
 8007dfc:	3101      	adds	r1, #1
 8007dfe:	f102 0314 	add.w	r3, r2, #20
 8007e02:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007e06:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007e0a:	1f05      	subs	r5, r0, #4
 8007e0c:	42a3      	cmp	r3, r4
 8007e0e:	d30c      	bcc.n	8007e2a <__copybits+0x36>
 8007e10:	1aa3      	subs	r3, r4, r2
 8007e12:	3b11      	subs	r3, #17
 8007e14:	f023 0303 	bic.w	r3, r3, #3
 8007e18:	3211      	adds	r2, #17
 8007e1a:	42a2      	cmp	r2, r4
 8007e1c:	bf88      	it	hi
 8007e1e:	2300      	movhi	r3, #0
 8007e20:	4418      	add	r0, r3
 8007e22:	2300      	movs	r3, #0
 8007e24:	4288      	cmp	r0, r1
 8007e26:	d305      	bcc.n	8007e34 <__copybits+0x40>
 8007e28:	bd70      	pop	{r4, r5, r6, pc}
 8007e2a:	f853 6b04 	ldr.w	r6, [r3], #4
 8007e2e:	f845 6f04 	str.w	r6, [r5, #4]!
 8007e32:	e7eb      	b.n	8007e0c <__copybits+0x18>
 8007e34:	f840 3b04 	str.w	r3, [r0], #4
 8007e38:	e7f4      	b.n	8007e24 <__copybits+0x30>

08007e3a <__any_on>:
 8007e3a:	f100 0214 	add.w	r2, r0, #20
 8007e3e:	6900      	ldr	r0, [r0, #16]
 8007e40:	114b      	asrs	r3, r1, #5
 8007e42:	4298      	cmp	r0, r3
 8007e44:	b510      	push	{r4, lr}
 8007e46:	db11      	blt.n	8007e6c <__any_on+0x32>
 8007e48:	dd0a      	ble.n	8007e60 <__any_on+0x26>
 8007e4a:	f011 011f 	ands.w	r1, r1, #31
 8007e4e:	d007      	beq.n	8007e60 <__any_on+0x26>
 8007e50:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007e54:	fa24 f001 	lsr.w	r0, r4, r1
 8007e58:	fa00 f101 	lsl.w	r1, r0, r1
 8007e5c:	428c      	cmp	r4, r1
 8007e5e:	d10b      	bne.n	8007e78 <__any_on+0x3e>
 8007e60:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007e64:	4293      	cmp	r3, r2
 8007e66:	d803      	bhi.n	8007e70 <__any_on+0x36>
 8007e68:	2000      	movs	r0, #0
 8007e6a:	bd10      	pop	{r4, pc}
 8007e6c:	4603      	mov	r3, r0
 8007e6e:	e7f7      	b.n	8007e60 <__any_on+0x26>
 8007e70:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007e74:	2900      	cmp	r1, #0
 8007e76:	d0f5      	beq.n	8007e64 <__any_on+0x2a>
 8007e78:	2001      	movs	r0, #1
 8007e7a:	e7f6      	b.n	8007e6a <__any_on+0x30>

08007e7c <__sread>:
 8007e7c:	b510      	push	{r4, lr}
 8007e7e:	460c      	mov	r4, r1
 8007e80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e84:	f000 f8b4 	bl	8007ff0 <_read_r>
 8007e88:	2800      	cmp	r0, #0
 8007e8a:	bfab      	itete	ge
 8007e8c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007e8e:	89a3      	ldrhlt	r3, [r4, #12]
 8007e90:	181b      	addge	r3, r3, r0
 8007e92:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007e96:	bfac      	ite	ge
 8007e98:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007e9a:	81a3      	strhlt	r3, [r4, #12]
 8007e9c:	bd10      	pop	{r4, pc}

08007e9e <__swrite>:
 8007e9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ea2:	461f      	mov	r7, r3
 8007ea4:	898b      	ldrh	r3, [r1, #12]
 8007ea6:	4605      	mov	r5, r0
 8007ea8:	05db      	lsls	r3, r3, #23
 8007eaa:	460c      	mov	r4, r1
 8007eac:	4616      	mov	r6, r2
 8007eae:	d505      	bpl.n	8007ebc <__swrite+0x1e>
 8007eb0:	2302      	movs	r3, #2
 8007eb2:	2200      	movs	r2, #0
 8007eb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007eb8:	f000 f888 	bl	8007fcc <_lseek_r>
 8007ebc:	89a3      	ldrh	r3, [r4, #12]
 8007ebe:	4632      	mov	r2, r6
 8007ec0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007ec4:	81a3      	strh	r3, [r4, #12]
 8007ec6:	4628      	mov	r0, r5
 8007ec8:	463b      	mov	r3, r7
 8007eca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007ece:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007ed2:	f000 b8af 	b.w	8008034 <_write_r>

08007ed6 <__sseek>:
 8007ed6:	b510      	push	{r4, lr}
 8007ed8:	460c      	mov	r4, r1
 8007eda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ede:	f000 f875 	bl	8007fcc <_lseek_r>
 8007ee2:	1c43      	adds	r3, r0, #1
 8007ee4:	89a3      	ldrh	r3, [r4, #12]
 8007ee6:	bf15      	itete	ne
 8007ee8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007eea:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007eee:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007ef2:	81a3      	strheq	r3, [r4, #12]
 8007ef4:	bf18      	it	ne
 8007ef6:	81a3      	strhne	r3, [r4, #12]
 8007ef8:	bd10      	pop	{r4, pc}

08007efa <__sclose>:
 8007efa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007efe:	f000 b855 	b.w	8007fac <_close_r>

08007f02 <_realloc_r>:
 8007f02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f06:	4680      	mov	r8, r0
 8007f08:	4615      	mov	r5, r2
 8007f0a:	460c      	mov	r4, r1
 8007f0c:	b921      	cbnz	r1, 8007f18 <_realloc_r+0x16>
 8007f0e:	4611      	mov	r1, r2
 8007f10:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007f14:	f7ff b9c6 	b.w	80072a4 <_malloc_r>
 8007f18:	b92a      	cbnz	r2, 8007f26 <_realloc_r+0x24>
 8007f1a:	f000 f8cf 	bl	80080bc <_free_r>
 8007f1e:	2400      	movs	r4, #0
 8007f20:	4620      	mov	r0, r4
 8007f22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f26:	f000 f911 	bl	800814c <_malloc_usable_size_r>
 8007f2a:	4285      	cmp	r5, r0
 8007f2c:	4606      	mov	r6, r0
 8007f2e:	d802      	bhi.n	8007f36 <_realloc_r+0x34>
 8007f30:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8007f34:	d8f4      	bhi.n	8007f20 <_realloc_r+0x1e>
 8007f36:	4629      	mov	r1, r5
 8007f38:	4640      	mov	r0, r8
 8007f3a:	f7ff f9b3 	bl	80072a4 <_malloc_r>
 8007f3e:	4607      	mov	r7, r0
 8007f40:	2800      	cmp	r0, #0
 8007f42:	d0ec      	beq.n	8007f1e <_realloc_r+0x1c>
 8007f44:	42b5      	cmp	r5, r6
 8007f46:	462a      	mov	r2, r5
 8007f48:	4621      	mov	r1, r4
 8007f4a:	bf28      	it	cs
 8007f4c:	4632      	movcs	r2, r6
 8007f4e:	f7fd fe84 	bl	8005c5a <memcpy>
 8007f52:	4621      	mov	r1, r4
 8007f54:	4640      	mov	r0, r8
 8007f56:	f000 f8b1 	bl	80080bc <_free_r>
 8007f5a:	463c      	mov	r4, r7
 8007f5c:	e7e0      	b.n	8007f20 <_realloc_r+0x1e>

08007f5e <__ascii_wctomb>:
 8007f5e:	4603      	mov	r3, r0
 8007f60:	4608      	mov	r0, r1
 8007f62:	b141      	cbz	r1, 8007f76 <__ascii_wctomb+0x18>
 8007f64:	2aff      	cmp	r2, #255	@ 0xff
 8007f66:	d904      	bls.n	8007f72 <__ascii_wctomb+0x14>
 8007f68:	228a      	movs	r2, #138	@ 0x8a
 8007f6a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007f6e:	601a      	str	r2, [r3, #0]
 8007f70:	4770      	bx	lr
 8007f72:	2001      	movs	r0, #1
 8007f74:	700a      	strb	r2, [r1, #0]
 8007f76:	4770      	bx	lr

08007f78 <memmove>:
 8007f78:	4288      	cmp	r0, r1
 8007f7a:	b510      	push	{r4, lr}
 8007f7c:	eb01 0402 	add.w	r4, r1, r2
 8007f80:	d902      	bls.n	8007f88 <memmove+0x10>
 8007f82:	4284      	cmp	r4, r0
 8007f84:	4623      	mov	r3, r4
 8007f86:	d807      	bhi.n	8007f98 <memmove+0x20>
 8007f88:	1e43      	subs	r3, r0, #1
 8007f8a:	42a1      	cmp	r1, r4
 8007f8c:	d008      	beq.n	8007fa0 <memmove+0x28>
 8007f8e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007f92:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007f96:	e7f8      	b.n	8007f8a <memmove+0x12>
 8007f98:	4601      	mov	r1, r0
 8007f9a:	4402      	add	r2, r0
 8007f9c:	428a      	cmp	r2, r1
 8007f9e:	d100      	bne.n	8007fa2 <memmove+0x2a>
 8007fa0:	bd10      	pop	{r4, pc}
 8007fa2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007fa6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007faa:	e7f7      	b.n	8007f9c <memmove+0x24>

08007fac <_close_r>:
 8007fac:	b538      	push	{r3, r4, r5, lr}
 8007fae:	2300      	movs	r3, #0
 8007fb0:	4d05      	ldr	r5, [pc, #20]	@ (8007fc8 <_close_r+0x1c>)
 8007fb2:	4604      	mov	r4, r0
 8007fb4:	4608      	mov	r0, r1
 8007fb6:	602b      	str	r3, [r5, #0]
 8007fb8:	f7f9 fa6f 	bl	800149a <_close>
 8007fbc:	1c43      	adds	r3, r0, #1
 8007fbe:	d102      	bne.n	8007fc6 <_close_r+0x1a>
 8007fc0:	682b      	ldr	r3, [r5, #0]
 8007fc2:	b103      	cbz	r3, 8007fc6 <_close_r+0x1a>
 8007fc4:	6023      	str	r3, [r4, #0]
 8007fc6:	bd38      	pop	{r3, r4, r5, pc}
 8007fc8:	2000045c 	.word	0x2000045c

08007fcc <_lseek_r>:
 8007fcc:	b538      	push	{r3, r4, r5, lr}
 8007fce:	4604      	mov	r4, r0
 8007fd0:	4608      	mov	r0, r1
 8007fd2:	4611      	mov	r1, r2
 8007fd4:	2200      	movs	r2, #0
 8007fd6:	4d05      	ldr	r5, [pc, #20]	@ (8007fec <_lseek_r+0x20>)
 8007fd8:	602a      	str	r2, [r5, #0]
 8007fda:	461a      	mov	r2, r3
 8007fdc:	f7f9 fa81 	bl	80014e2 <_lseek>
 8007fe0:	1c43      	adds	r3, r0, #1
 8007fe2:	d102      	bne.n	8007fea <_lseek_r+0x1e>
 8007fe4:	682b      	ldr	r3, [r5, #0]
 8007fe6:	b103      	cbz	r3, 8007fea <_lseek_r+0x1e>
 8007fe8:	6023      	str	r3, [r4, #0]
 8007fea:	bd38      	pop	{r3, r4, r5, pc}
 8007fec:	2000045c 	.word	0x2000045c

08007ff0 <_read_r>:
 8007ff0:	b538      	push	{r3, r4, r5, lr}
 8007ff2:	4604      	mov	r4, r0
 8007ff4:	4608      	mov	r0, r1
 8007ff6:	4611      	mov	r1, r2
 8007ff8:	2200      	movs	r2, #0
 8007ffa:	4d05      	ldr	r5, [pc, #20]	@ (8008010 <_read_r+0x20>)
 8007ffc:	602a      	str	r2, [r5, #0]
 8007ffe:	461a      	mov	r2, r3
 8008000:	f7f9 fa12 	bl	8001428 <_read>
 8008004:	1c43      	adds	r3, r0, #1
 8008006:	d102      	bne.n	800800e <_read_r+0x1e>
 8008008:	682b      	ldr	r3, [r5, #0]
 800800a:	b103      	cbz	r3, 800800e <_read_r+0x1e>
 800800c:	6023      	str	r3, [r4, #0]
 800800e:	bd38      	pop	{r3, r4, r5, pc}
 8008010:	2000045c 	.word	0x2000045c

08008014 <_sbrk_r>:
 8008014:	b538      	push	{r3, r4, r5, lr}
 8008016:	2300      	movs	r3, #0
 8008018:	4d05      	ldr	r5, [pc, #20]	@ (8008030 <_sbrk_r+0x1c>)
 800801a:	4604      	mov	r4, r0
 800801c:	4608      	mov	r0, r1
 800801e:	602b      	str	r3, [r5, #0]
 8008020:	f7f9 fa6c 	bl	80014fc <_sbrk>
 8008024:	1c43      	adds	r3, r0, #1
 8008026:	d102      	bne.n	800802e <_sbrk_r+0x1a>
 8008028:	682b      	ldr	r3, [r5, #0]
 800802a:	b103      	cbz	r3, 800802e <_sbrk_r+0x1a>
 800802c:	6023      	str	r3, [r4, #0]
 800802e:	bd38      	pop	{r3, r4, r5, pc}
 8008030:	2000045c 	.word	0x2000045c

08008034 <_write_r>:
 8008034:	b538      	push	{r3, r4, r5, lr}
 8008036:	4604      	mov	r4, r0
 8008038:	4608      	mov	r0, r1
 800803a:	4611      	mov	r1, r2
 800803c:	2200      	movs	r2, #0
 800803e:	4d05      	ldr	r5, [pc, #20]	@ (8008054 <_write_r+0x20>)
 8008040:	602a      	str	r2, [r5, #0]
 8008042:	461a      	mov	r2, r3
 8008044:	f7f9 fa0d 	bl	8001462 <_write>
 8008048:	1c43      	adds	r3, r0, #1
 800804a:	d102      	bne.n	8008052 <_write_r+0x1e>
 800804c:	682b      	ldr	r3, [r5, #0]
 800804e:	b103      	cbz	r3, 8008052 <_write_r+0x1e>
 8008050:	6023      	str	r3, [r4, #0]
 8008052:	bd38      	pop	{r3, r4, r5, pc}
 8008054:	2000045c 	.word	0x2000045c

08008058 <__assert_func>:
 8008058:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800805a:	4614      	mov	r4, r2
 800805c:	461a      	mov	r2, r3
 800805e:	4b09      	ldr	r3, [pc, #36]	@ (8008084 <__assert_func+0x2c>)
 8008060:	4605      	mov	r5, r0
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	68d8      	ldr	r0, [r3, #12]
 8008066:	b954      	cbnz	r4, 800807e <__assert_func+0x26>
 8008068:	4b07      	ldr	r3, [pc, #28]	@ (8008088 <__assert_func+0x30>)
 800806a:	461c      	mov	r4, r3
 800806c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008070:	9100      	str	r1, [sp, #0]
 8008072:	462b      	mov	r3, r5
 8008074:	4905      	ldr	r1, [pc, #20]	@ (800808c <__assert_func+0x34>)
 8008076:	f000 f871 	bl	800815c <fiprintf>
 800807a:	f000 f881 	bl	8008180 <abort>
 800807e:	4b04      	ldr	r3, [pc, #16]	@ (8008090 <__assert_func+0x38>)
 8008080:	e7f4      	b.n	800806c <__assert_func+0x14>
 8008082:	bf00      	nop
 8008084:	20000188 	.word	0x20000188
 8008088:	08008b73 	.word	0x08008b73
 800808c:	08008b45 	.word	0x08008b45
 8008090:	08008b38 	.word	0x08008b38

08008094 <_calloc_r>:
 8008094:	b570      	push	{r4, r5, r6, lr}
 8008096:	fba1 5402 	umull	r5, r4, r1, r2
 800809a:	b93c      	cbnz	r4, 80080ac <_calloc_r+0x18>
 800809c:	4629      	mov	r1, r5
 800809e:	f7ff f901 	bl	80072a4 <_malloc_r>
 80080a2:	4606      	mov	r6, r0
 80080a4:	b928      	cbnz	r0, 80080b2 <_calloc_r+0x1e>
 80080a6:	2600      	movs	r6, #0
 80080a8:	4630      	mov	r0, r6
 80080aa:	bd70      	pop	{r4, r5, r6, pc}
 80080ac:	220c      	movs	r2, #12
 80080ae:	6002      	str	r2, [r0, #0]
 80080b0:	e7f9      	b.n	80080a6 <_calloc_r+0x12>
 80080b2:	462a      	mov	r2, r5
 80080b4:	4621      	mov	r1, r4
 80080b6:	f7fd fd89 	bl	8005bcc <memset>
 80080ba:	e7f5      	b.n	80080a8 <_calloc_r+0x14>

080080bc <_free_r>:
 80080bc:	b538      	push	{r3, r4, r5, lr}
 80080be:	4605      	mov	r5, r0
 80080c0:	2900      	cmp	r1, #0
 80080c2:	d040      	beq.n	8008146 <_free_r+0x8a>
 80080c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80080c8:	1f0c      	subs	r4, r1, #4
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	bfb8      	it	lt
 80080ce:	18e4      	addlt	r4, r4, r3
 80080d0:	f7ff fa22 	bl	8007518 <__malloc_lock>
 80080d4:	4a1c      	ldr	r2, [pc, #112]	@ (8008148 <_free_r+0x8c>)
 80080d6:	6813      	ldr	r3, [r2, #0]
 80080d8:	b933      	cbnz	r3, 80080e8 <_free_r+0x2c>
 80080da:	6063      	str	r3, [r4, #4]
 80080dc:	6014      	str	r4, [r2, #0]
 80080de:	4628      	mov	r0, r5
 80080e0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80080e4:	f7ff ba1e 	b.w	8007524 <__malloc_unlock>
 80080e8:	42a3      	cmp	r3, r4
 80080ea:	d908      	bls.n	80080fe <_free_r+0x42>
 80080ec:	6820      	ldr	r0, [r4, #0]
 80080ee:	1821      	adds	r1, r4, r0
 80080f0:	428b      	cmp	r3, r1
 80080f2:	bf01      	itttt	eq
 80080f4:	6819      	ldreq	r1, [r3, #0]
 80080f6:	685b      	ldreq	r3, [r3, #4]
 80080f8:	1809      	addeq	r1, r1, r0
 80080fa:	6021      	streq	r1, [r4, #0]
 80080fc:	e7ed      	b.n	80080da <_free_r+0x1e>
 80080fe:	461a      	mov	r2, r3
 8008100:	685b      	ldr	r3, [r3, #4]
 8008102:	b10b      	cbz	r3, 8008108 <_free_r+0x4c>
 8008104:	42a3      	cmp	r3, r4
 8008106:	d9fa      	bls.n	80080fe <_free_r+0x42>
 8008108:	6811      	ldr	r1, [r2, #0]
 800810a:	1850      	adds	r0, r2, r1
 800810c:	42a0      	cmp	r0, r4
 800810e:	d10b      	bne.n	8008128 <_free_r+0x6c>
 8008110:	6820      	ldr	r0, [r4, #0]
 8008112:	4401      	add	r1, r0
 8008114:	1850      	adds	r0, r2, r1
 8008116:	4283      	cmp	r3, r0
 8008118:	6011      	str	r1, [r2, #0]
 800811a:	d1e0      	bne.n	80080de <_free_r+0x22>
 800811c:	6818      	ldr	r0, [r3, #0]
 800811e:	685b      	ldr	r3, [r3, #4]
 8008120:	4408      	add	r0, r1
 8008122:	6010      	str	r0, [r2, #0]
 8008124:	6053      	str	r3, [r2, #4]
 8008126:	e7da      	b.n	80080de <_free_r+0x22>
 8008128:	d902      	bls.n	8008130 <_free_r+0x74>
 800812a:	230c      	movs	r3, #12
 800812c:	602b      	str	r3, [r5, #0]
 800812e:	e7d6      	b.n	80080de <_free_r+0x22>
 8008130:	6820      	ldr	r0, [r4, #0]
 8008132:	1821      	adds	r1, r4, r0
 8008134:	428b      	cmp	r3, r1
 8008136:	bf01      	itttt	eq
 8008138:	6819      	ldreq	r1, [r3, #0]
 800813a:	685b      	ldreq	r3, [r3, #4]
 800813c:	1809      	addeq	r1, r1, r0
 800813e:	6021      	streq	r1, [r4, #0]
 8008140:	6063      	str	r3, [r4, #4]
 8008142:	6054      	str	r4, [r2, #4]
 8008144:	e7cb      	b.n	80080de <_free_r+0x22>
 8008146:	bd38      	pop	{r3, r4, r5, pc}
 8008148:	20000458 	.word	0x20000458

0800814c <_malloc_usable_size_r>:
 800814c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008150:	1f18      	subs	r0, r3, #4
 8008152:	2b00      	cmp	r3, #0
 8008154:	bfbc      	itt	lt
 8008156:	580b      	ldrlt	r3, [r1, r0]
 8008158:	18c0      	addlt	r0, r0, r3
 800815a:	4770      	bx	lr

0800815c <fiprintf>:
 800815c:	b40e      	push	{r1, r2, r3}
 800815e:	b503      	push	{r0, r1, lr}
 8008160:	4601      	mov	r1, r0
 8008162:	ab03      	add	r3, sp, #12
 8008164:	4805      	ldr	r0, [pc, #20]	@ (800817c <fiprintf+0x20>)
 8008166:	f853 2b04 	ldr.w	r2, [r3], #4
 800816a:	6800      	ldr	r0, [r0, #0]
 800816c:	9301      	str	r3, [sp, #4]
 800816e:	f000 f835 	bl	80081dc <_vfiprintf_r>
 8008172:	b002      	add	sp, #8
 8008174:	f85d eb04 	ldr.w	lr, [sp], #4
 8008178:	b003      	add	sp, #12
 800817a:	4770      	bx	lr
 800817c:	20000188 	.word	0x20000188

08008180 <abort>:
 8008180:	2006      	movs	r0, #6
 8008182:	b508      	push	{r3, lr}
 8008184:	f000 fa82 	bl	800868c <raise>
 8008188:	2001      	movs	r0, #1
 800818a:	f7f9 f942 	bl	8001412 <_exit>

0800818e <__sfputc_r>:
 800818e:	6893      	ldr	r3, [r2, #8]
 8008190:	b410      	push	{r4}
 8008192:	3b01      	subs	r3, #1
 8008194:	2b00      	cmp	r3, #0
 8008196:	6093      	str	r3, [r2, #8]
 8008198:	da07      	bge.n	80081aa <__sfputc_r+0x1c>
 800819a:	6994      	ldr	r4, [r2, #24]
 800819c:	42a3      	cmp	r3, r4
 800819e:	db01      	blt.n	80081a4 <__sfputc_r+0x16>
 80081a0:	290a      	cmp	r1, #10
 80081a2:	d102      	bne.n	80081aa <__sfputc_r+0x1c>
 80081a4:	bc10      	pop	{r4}
 80081a6:	f000 b931 	b.w	800840c <__swbuf_r>
 80081aa:	6813      	ldr	r3, [r2, #0]
 80081ac:	1c58      	adds	r0, r3, #1
 80081ae:	6010      	str	r0, [r2, #0]
 80081b0:	7019      	strb	r1, [r3, #0]
 80081b2:	4608      	mov	r0, r1
 80081b4:	bc10      	pop	{r4}
 80081b6:	4770      	bx	lr

080081b8 <__sfputs_r>:
 80081b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081ba:	4606      	mov	r6, r0
 80081bc:	460f      	mov	r7, r1
 80081be:	4614      	mov	r4, r2
 80081c0:	18d5      	adds	r5, r2, r3
 80081c2:	42ac      	cmp	r4, r5
 80081c4:	d101      	bne.n	80081ca <__sfputs_r+0x12>
 80081c6:	2000      	movs	r0, #0
 80081c8:	e007      	b.n	80081da <__sfputs_r+0x22>
 80081ca:	463a      	mov	r2, r7
 80081cc:	4630      	mov	r0, r6
 80081ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80081d2:	f7ff ffdc 	bl	800818e <__sfputc_r>
 80081d6:	1c43      	adds	r3, r0, #1
 80081d8:	d1f3      	bne.n	80081c2 <__sfputs_r+0xa>
 80081da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080081dc <_vfiprintf_r>:
 80081dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081e0:	460d      	mov	r5, r1
 80081e2:	4614      	mov	r4, r2
 80081e4:	4698      	mov	r8, r3
 80081e6:	4606      	mov	r6, r0
 80081e8:	b09d      	sub	sp, #116	@ 0x74
 80081ea:	b118      	cbz	r0, 80081f4 <_vfiprintf_r+0x18>
 80081ec:	6a03      	ldr	r3, [r0, #32]
 80081ee:	b90b      	cbnz	r3, 80081f4 <_vfiprintf_r+0x18>
 80081f0:	f7fc fe26 	bl	8004e40 <__sinit>
 80081f4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80081f6:	07d9      	lsls	r1, r3, #31
 80081f8:	d405      	bmi.n	8008206 <_vfiprintf_r+0x2a>
 80081fa:	89ab      	ldrh	r3, [r5, #12]
 80081fc:	059a      	lsls	r2, r3, #22
 80081fe:	d402      	bmi.n	8008206 <_vfiprintf_r+0x2a>
 8008200:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008202:	f7fd fd1a 	bl	8005c3a <__retarget_lock_acquire_recursive>
 8008206:	89ab      	ldrh	r3, [r5, #12]
 8008208:	071b      	lsls	r3, r3, #28
 800820a:	d501      	bpl.n	8008210 <_vfiprintf_r+0x34>
 800820c:	692b      	ldr	r3, [r5, #16]
 800820e:	b99b      	cbnz	r3, 8008238 <_vfiprintf_r+0x5c>
 8008210:	4629      	mov	r1, r5
 8008212:	4630      	mov	r0, r6
 8008214:	f000 f938 	bl	8008488 <__swsetup_r>
 8008218:	b170      	cbz	r0, 8008238 <_vfiprintf_r+0x5c>
 800821a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800821c:	07dc      	lsls	r4, r3, #31
 800821e:	d504      	bpl.n	800822a <_vfiprintf_r+0x4e>
 8008220:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008224:	b01d      	add	sp, #116	@ 0x74
 8008226:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800822a:	89ab      	ldrh	r3, [r5, #12]
 800822c:	0598      	lsls	r0, r3, #22
 800822e:	d4f7      	bmi.n	8008220 <_vfiprintf_r+0x44>
 8008230:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008232:	f7fd fd03 	bl	8005c3c <__retarget_lock_release_recursive>
 8008236:	e7f3      	b.n	8008220 <_vfiprintf_r+0x44>
 8008238:	2300      	movs	r3, #0
 800823a:	9309      	str	r3, [sp, #36]	@ 0x24
 800823c:	2320      	movs	r3, #32
 800823e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008242:	2330      	movs	r3, #48	@ 0x30
 8008244:	f04f 0901 	mov.w	r9, #1
 8008248:	f8cd 800c 	str.w	r8, [sp, #12]
 800824c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80083f8 <_vfiprintf_r+0x21c>
 8008250:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008254:	4623      	mov	r3, r4
 8008256:	469a      	mov	sl, r3
 8008258:	f813 2b01 	ldrb.w	r2, [r3], #1
 800825c:	b10a      	cbz	r2, 8008262 <_vfiprintf_r+0x86>
 800825e:	2a25      	cmp	r2, #37	@ 0x25
 8008260:	d1f9      	bne.n	8008256 <_vfiprintf_r+0x7a>
 8008262:	ebba 0b04 	subs.w	fp, sl, r4
 8008266:	d00b      	beq.n	8008280 <_vfiprintf_r+0xa4>
 8008268:	465b      	mov	r3, fp
 800826a:	4622      	mov	r2, r4
 800826c:	4629      	mov	r1, r5
 800826e:	4630      	mov	r0, r6
 8008270:	f7ff ffa2 	bl	80081b8 <__sfputs_r>
 8008274:	3001      	adds	r0, #1
 8008276:	f000 80a7 	beq.w	80083c8 <_vfiprintf_r+0x1ec>
 800827a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800827c:	445a      	add	r2, fp
 800827e:	9209      	str	r2, [sp, #36]	@ 0x24
 8008280:	f89a 3000 	ldrb.w	r3, [sl]
 8008284:	2b00      	cmp	r3, #0
 8008286:	f000 809f 	beq.w	80083c8 <_vfiprintf_r+0x1ec>
 800828a:	2300      	movs	r3, #0
 800828c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008290:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008294:	f10a 0a01 	add.w	sl, sl, #1
 8008298:	9304      	str	r3, [sp, #16]
 800829a:	9307      	str	r3, [sp, #28]
 800829c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80082a0:	931a      	str	r3, [sp, #104]	@ 0x68
 80082a2:	4654      	mov	r4, sl
 80082a4:	2205      	movs	r2, #5
 80082a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80082aa:	4853      	ldr	r0, [pc, #332]	@ (80083f8 <_vfiprintf_r+0x21c>)
 80082ac:	f7fd fcc7 	bl	8005c3e <memchr>
 80082b0:	9a04      	ldr	r2, [sp, #16]
 80082b2:	b9d8      	cbnz	r0, 80082ec <_vfiprintf_r+0x110>
 80082b4:	06d1      	lsls	r1, r2, #27
 80082b6:	bf44      	itt	mi
 80082b8:	2320      	movmi	r3, #32
 80082ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80082be:	0713      	lsls	r3, r2, #28
 80082c0:	bf44      	itt	mi
 80082c2:	232b      	movmi	r3, #43	@ 0x2b
 80082c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80082c8:	f89a 3000 	ldrb.w	r3, [sl]
 80082cc:	2b2a      	cmp	r3, #42	@ 0x2a
 80082ce:	d015      	beq.n	80082fc <_vfiprintf_r+0x120>
 80082d0:	4654      	mov	r4, sl
 80082d2:	2000      	movs	r0, #0
 80082d4:	f04f 0c0a 	mov.w	ip, #10
 80082d8:	9a07      	ldr	r2, [sp, #28]
 80082da:	4621      	mov	r1, r4
 80082dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80082e0:	3b30      	subs	r3, #48	@ 0x30
 80082e2:	2b09      	cmp	r3, #9
 80082e4:	d94b      	bls.n	800837e <_vfiprintf_r+0x1a2>
 80082e6:	b1b0      	cbz	r0, 8008316 <_vfiprintf_r+0x13a>
 80082e8:	9207      	str	r2, [sp, #28]
 80082ea:	e014      	b.n	8008316 <_vfiprintf_r+0x13a>
 80082ec:	eba0 0308 	sub.w	r3, r0, r8
 80082f0:	fa09 f303 	lsl.w	r3, r9, r3
 80082f4:	4313      	orrs	r3, r2
 80082f6:	46a2      	mov	sl, r4
 80082f8:	9304      	str	r3, [sp, #16]
 80082fa:	e7d2      	b.n	80082a2 <_vfiprintf_r+0xc6>
 80082fc:	9b03      	ldr	r3, [sp, #12]
 80082fe:	1d19      	adds	r1, r3, #4
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	9103      	str	r1, [sp, #12]
 8008304:	2b00      	cmp	r3, #0
 8008306:	bfbb      	ittet	lt
 8008308:	425b      	neglt	r3, r3
 800830a:	f042 0202 	orrlt.w	r2, r2, #2
 800830e:	9307      	strge	r3, [sp, #28]
 8008310:	9307      	strlt	r3, [sp, #28]
 8008312:	bfb8      	it	lt
 8008314:	9204      	strlt	r2, [sp, #16]
 8008316:	7823      	ldrb	r3, [r4, #0]
 8008318:	2b2e      	cmp	r3, #46	@ 0x2e
 800831a:	d10a      	bne.n	8008332 <_vfiprintf_r+0x156>
 800831c:	7863      	ldrb	r3, [r4, #1]
 800831e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008320:	d132      	bne.n	8008388 <_vfiprintf_r+0x1ac>
 8008322:	9b03      	ldr	r3, [sp, #12]
 8008324:	3402      	adds	r4, #2
 8008326:	1d1a      	adds	r2, r3, #4
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	9203      	str	r2, [sp, #12]
 800832c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008330:	9305      	str	r3, [sp, #20]
 8008332:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80083fc <_vfiprintf_r+0x220>
 8008336:	2203      	movs	r2, #3
 8008338:	4650      	mov	r0, sl
 800833a:	7821      	ldrb	r1, [r4, #0]
 800833c:	f7fd fc7f 	bl	8005c3e <memchr>
 8008340:	b138      	cbz	r0, 8008352 <_vfiprintf_r+0x176>
 8008342:	2240      	movs	r2, #64	@ 0x40
 8008344:	9b04      	ldr	r3, [sp, #16]
 8008346:	eba0 000a 	sub.w	r0, r0, sl
 800834a:	4082      	lsls	r2, r0
 800834c:	4313      	orrs	r3, r2
 800834e:	3401      	adds	r4, #1
 8008350:	9304      	str	r3, [sp, #16]
 8008352:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008356:	2206      	movs	r2, #6
 8008358:	4829      	ldr	r0, [pc, #164]	@ (8008400 <_vfiprintf_r+0x224>)
 800835a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800835e:	f7fd fc6e 	bl	8005c3e <memchr>
 8008362:	2800      	cmp	r0, #0
 8008364:	d03f      	beq.n	80083e6 <_vfiprintf_r+0x20a>
 8008366:	4b27      	ldr	r3, [pc, #156]	@ (8008404 <_vfiprintf_r+0x228>)
 8008368:	bb1b      	cbnz	r3, 80083b2 <_vfiprintf_r+0x1d6>
 800836a:	9b03      	ldr	r3, [sp, #12]
 800836c:	3307      	adds	r3, #7
 800836e:	f023 0307 	bic.w	r3, r3, #7
 8008372:	3308      	adds	r3, #8
 8008374:	9303      	str	r3, [sp, #12]
 8008376:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008378:	443b      	add	r3, r7
 800837a:	9309      	str	r3, [sp, #36]	@ 0x24
 800837c:	e76a      	b.n	8008254 <_vfiprintf_r+0x78>
 800837e:	460c      	mov	r4, r1
 8008380:	2001      	movs	r0, #1
 8008382:	fb0c 3202 	mla	r2, ip, r2, r3
 8008386:	e7a8      	b.n	80082da <_vfiprintf_r+0xfe>
 8008388:	2300      	movs	r3, #0
 800838a:	f04f 0c0a 	mov.w	ip, #10
 800838e:	4619      	mov	r1, r3
 8008390:	3401      	adds	r4, #1
 8008392:	9305      	str	r3, [sp, #20]
 8008394:	4620      	mov	r0, r4
 8008396:	f810 2b01 	ldrb.w	r2, [r0], #1
 800839a:	3a30      	subs	r2, #48	@ 0x30
 800839c:	2a09      	cmp	r2, #9
 800839e:	d903      	bls.n	80083a8 <_vfiprintf_r+0x1cc>
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d0c6      	beq.n	8008332 <_vfiprintf_r+0x156>
 80083a4:	9105      	str	r1, [sp, #20]
 80083a6:	e7c4      	b.n	8008332 <_vfiprintf_r+0x156>
 80083a8:	4604      	mov	r4, r0
 80083aa:	2301      	movs	r3, #1
 80083ac:	fb0c 2101 	mla	r1, ip, r1, r2
 80083b0:	e7f0      	b.n	8008394 <_vfiprintf_r+0x1b8>
 80083b2:	ab03      	add	r3, sp, #12
 80083b4:	9300      	str	r3, [sp, #0]
 80083b6:	462a      	mov	r2, r5
 80083b8:	4630      	mov	r0, r6
 80083ba:	4b13      	ldr	r3, [pc, #76]	@ (8008408 <_vfiprintf_r+0x22c>)
 80083bc:	a904      	add	r1, sp, #16
 80083be:	f7fb fec5 	bl	800414c <_printf_float>
 80083c2:	4607      	mov	r7, r0
 80083c4:	1c78      	adds	r0, r7, #1
 80083c6:	d1d6      	bne.n	8008376 <_vfiprintf_r+0x19a>
 80083c8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80083ca:	07d9      	lsls	r1, r3, #31
 80083cc:	d405      	bmi.n	80083da <_vfiprintf_r+0x1fe>
 80083ce:	89ab      	ldrh	r3, [r5, #12]
 80083d0:	059a      	lsls	r2, r3, #22
 80083d2:	d402      	bmi.n	80083da <_vfiprintf_r+0x1fe>
 80083d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80083d6:	f7fd fc31 	bl	8005c3c <__retarget_lock_release_recursive>
 80083da:	89ab      	ldrh	r3, [r5, #12]
 80083dc:	065b      	lsls	r3, r3, #25
 80083de:	f53f af1f 	bmi.w	8008220 <_vfiprintf_r+0x44>
 80083e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80083e4:	e71e      	b.n	8008224 <_vfiprintf_r+0x48>
 80083e6:	ab03      	add	r3, sp, #12
 80083e8:	9300      	str	r3, [sp, #0]
 80083ea:	462a      	mov	r2, r5
 80083ec:	4630      	mov	r0, r6
 80083ee:	4b06      	ldr	r3, [pc, #24]	@ (8008408 <_vfiprintf_r+0x22c>)
 80083f0:	a904      	add	r1, sp, #16
 80083f2:	f7fc f949 	bl	8004688 <_printf_i>
 80083f6:	e7e4      	b.n	80083c2 <_vfiprintf_r+0x1e6>
 80083f8:	080089ce 	.word	0x080089ce
 80083fc:	080089d4 	.word	0x080089d4
 8008400:	080089d8 	.word	0x080089d8
 8008404:	0800414d 	.word	0x0800414d
 8008408:	080081b9 	.word	0x080081b9

0800840c <__swbuf_r>:
 800840c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800840e:	460e      	mov	r6, r1
 8008410:	4614      	mov	r4, r2
 8008412:	4605      	mov	r5, r0
 8008414:	b118      	cbz	r0, 800841e <__swbuf_r+0x12>
 8008416:	6a03      	ldr	r3, [r0, #32]
 8008418:	b90b      	cbnz	r3, 800841e <__swbuf_r+0x12>
 800841a:	f7fc fd11 	bl	8004e40 <__sinit>
 800841e:	69a3      	ldr	r3, [r4, #24]
 8008420:	60a3      	str	r3, [r4, #8]
 8008422:	89a3      	ldrh	r3, [r4, #12]
 8008424:	071a      	lsls	r2, r3, #28
 8008426:	d501      	bpl.n	800842c <__swbuf_r+0x20>
 8008428:	6923      	ldr	r3, [r4, #16]
 800842a:	b943      	cbnz	r3, 800843e <__swbuf_r+0x32>
 800842c:	4621      	mov	r1, r4
 800842e:	4628      	mov	r0, r5
 8008430:	f000 f82a 	bl	8008488 <__swsetup_r>
 8008434:	b118      	cbz	r0, 800843e <__swbuf_r+0x32>
 8008436:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800843a:	4638      	mov	r0, r7
 800843c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800843e:	6823      	ldr	r3, [r4, #0]
 8008440:	6922      	ldr	r2, [r4, #16]
 8008442:	b2f6      	uxtb	r6, r6
 8008444:	1a98      	subs	r0, r3, r2
 8008446:	6963      	ldr	r3, [r4, #20]
 8008448:	4637      	mov	r7, r6
 800844a:	4283      	cmp	r3, r0
 800844c:	dc05      	bgt.n	800845a <__swbuf_r+0x4e>
 800844e:	4621      	mov	r1, r4
 8008450:	4628      	mov	r0, r5
 8008452:	f7ff f839 	bl	80074c8 <_fflush_r>
 8008456:	2800      	cmp	r0, #0
 8008458:	d1ed      	bne.n	8008436 <__swbuf_r+0x2a>
 800845a:	68a3      	ldr	r3, [r4, #8]
 800845c:	3b01      	subs	r3, #1
 800845e:	60a3      	str	r3, [r4, #8]
 8008460:	6823      	ldr	r3, [r4, #0]
 8008462:	1c5a      	adds	r2, r3, #1
 8008464:	6022      	str	r2, [r4, #0]
 8008466:	701e      	strb	r6, [r3, #0]
 8008468:	6962      	ldr	r2, [r4, #20]
 800846a:	1c43      	adds	r3, r0, #1
 800846c:	429a      	cmp	r2, r3
 800846e:	d004      	beq.n	800847a <__swbuf_r+0x6e>
 8008470:	89a3      	ldrh	r3, [r4, #12]
 8008472:	07db      	lsls	r3, r3, #31
 8008474:	d5e1      	bpl.n	800843a <__swbuf_r+0x2e>
 8008476:	2e0a      	cmp	r6, #10
 8008478:	d1df      	bne.n	800843a <__swbuf_r+0x2e>
 800847a:	4621      	mov	r1, r4
 800847c:	4628      	mov	r0, r5
 800847e:	f7ff f823 	bl	80074c8 <_fflush_r>
 8008482:	2800      	cmp	r0, #0
 8008484:	d0d9      	beq.n	800843a <__swbuf_r+0x2e>
 8008486:	e7d6      	b.n	8008436 <__swbuf_r+0x2a>

08008488 <__swsetup_r>:
 8008488:	b538      	push	{r3, r4, r5, lr}
 800848a:	4b29      	ldr	r3, [pc, #164]	@ (8008530 <__swsetup_r+0xa8>)
 800848c:	4605      	mov	r5, r0
 800848e:	6818      	ldr	r0, [r3, #0]
 8008490:	460c      	mov	r4, r1
 8008492:	b118      	cbz	r0, 800849c <__swsetup_r+0x14>
 8008494:	6a03      	ldr	r3, [r0, #32]
 8008496:	b90b      	cbnz	r3, 800849c <__swsetup_r+0x14>
 8008498:	f7fc fcd2 	bl	8004e40 <__sinit>
 800849c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80084a0:	0719      	lsls	r1, r3, #28
 80084a2:	d422      	bmi.n	80084ea <__swsetup_r+0x62>
 80084a4:	06da      	lsls	r2, r3, #27
 80084a6:	d407      	bmi.n	80084b8 <__swsetup_r+0x30>
 80084a8:	2209      	movs	r2, #9
 80084aa:	602a      	str	r2, [r5, #0]
 80084ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80084b0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80084b4:	81a3      	strh	r3, [r4, #12]
 80084b6:	e033      	b.n	8008520 <__swsetup_r+0x98>
 80084b8:	0758      	lsls	r0, r3, #29
 80084ba:	d512      	bpl.n	80084e2 <__swsetup_r+0x5a>
 80084bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80084be:	b141      	cbz	r1, 80084d2 <__swsetup_r+0x4a>
 80084c0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80084c4:	4299      	cmp	r1, r3
 80084c6:	d002      	beq.n	80084ce <__swsetup_r+0x46>
 80084c8:	4628      	mov	r0, r5
 80084ca:	f7ff fdf7 	bl	80080bc <_free_r>
 80084ce:	2300      	movs	r3, #0
 80084d0:	6363      	str	r3, [r4, #52]	@ 0x34
 80084d2:	89a3      	ldrh	r3, [r4, #12]
 80084d4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80084d8:	81a3      	strh	r3, [r4, #12]
 80084da:	2300      	movs	r3, #0
 80084dc:	6063      	str	r3, [r4, #4]
 80084de:	6923      	ldr	r3, [r4, #16]
 80084e0:	6023      	str	r3, [r4, #0]
 80084e2:	89a3      	ldrh	r3, [r4, #12]
 80084e4:	f043 0308 	orr.w	r3, r3, #8
 80084e8:	81a3      	strh	r3, [r4, #12]
 80084ea:	6923      	ldr	r3, [r4, #16]
 80084ec:	b94b      	cbnz	r3, 8008502 <__swsetup_r+0x7a>
 80084ee:	89a3      	ldrh	r3, [r4, #12]
 80084f0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80084f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80084f8:	d003      	beq.n	8008502 <__swsetup_r+0x7a>
 80084fa:	4621      	mov	r1, r4
 80084fc:	4628      	mov	r0, r5
 80084fe:	f000 f83e 	bl	800857e <__smakebuf_r>
 8008502:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008506:	f013 0201 	ands.w	r2, r3, #1
 800850a:	d00a      	beq.n	8008522 <__swsetup_r+0x9a>
 800850c:	2200      	movs	r2, #0
 800850e:	60a2      	str	r2, [r4, #8]
 8008510:	6962      	ldr	r2, [r4, #20]
 8008512:	4252      	negs	r2, r2
 8008514:	61a2      	str	r2, [r4, #24]
 8008516:	6922      	ldr	r2, [r4, #16]
 8008518:	b942      	cbnz	r2, 800852c <__swsetup_r+0xa4>
 800851a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800851e:	d1c5      	bne.n	80084ac <__swsetup_r+0x24>
 8008520:	bd38      	pop	{r3, r4, r5, pc}
 8008522:	0799      	lsls	r1, r3, #30
 8008524:	bf58      	it	pl
 8008526:	6962      	ldrpl	r2, [r4, #20]
 8008528:	60a2      	str	r2, [r4, #8]
 800852a:	e7f4      	b.n	8008516 <__swsetup_r+0x8e>
 800852c:	2000      	movs	r0, #0
 800852e:	e7f7      	b.n	8008520 <__swsetup_r+0x98>
 8008530:	20000188 	.word	0x20000188

08008534 <__swhatbuf_r>:
 8008534:	b570      	push	{r4, r5, r6, lr}
 8008536:	460c      	mov	r4, r1
 8008538:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800853c:	4615      	mov	r5, r2
 800853e:	2900      	cmp	r1, #0
 8008540:	461e      	mov	r6, r3
 8008542:	b096      	sub	sp, #88	@ 0x58
 8008544:	da0c      	bge.n	8008560 <__swhatbuf_r+0x2c>
 8008546:	89a3      	ldrh	r3, [r4, #12]
 8008548:	2100      	movs	r1, #0
 800854a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800854e:	bf14      	ite	ne
 8008550:	2340      	movne	r3, #64	@ 0x40
 8008552:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008556:	2000      	movs	r0, #0
 8008558:	6031      	str	r1, [r6, #0]
 800855a:	602b      	str	r3, [r5, #0]
 800855c:	b016      	add	sp, #88	@ 0x58
 800855e:	bd70      	pop	{r4, r5, r6, pc}
 8008560:	466a      	mov	r2, sp
 8008562:	f000 f849 	bl	80085f8 <_fstat_r>
 8008566:	2800      	cmp	r0, #0
 8008568:	dbed      	blt.n	8008546 <__swhatbuf_r+0x12>
 800856a:	9901      	ldr	r1, [sp, #4]
 800856c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008570:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008574:	4259      	negs	r1, r3
 8008576:	4159      	adcs	r1, r3
 8008578:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800857c:	e7eb      	b.n	8008556 <__swhatbuf_r+0x22>

0800857e <__smakebuf_r>:
 800857e:	898b      	ldrh	r3, [r1, #12]
 8008580:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008582:	079d      	lsls	r5, r3, #30
 8008584:	4606      	mov	r6, r0
 8008586:	460c      	mov	r4, r1
 8008588:	d507      	bpl.n	800859a <__smakebuf_r+0x1c>
 800858a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800858e:	6023      	str	r3, [r4, #0]
 8008590:	6123      	str	r3, [r4, #16]
 8008592:	2301      	movs	r3, #1
 8008594:	6163      	str	r3, [r4, #20]
 8008596:	b003      	add	sp, #12
 8008598:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800859a:	466a      	mov	r2, sp
 800859c:	ab01      	add	r3, sp, #4
 800859e:	f7ff ffc9 	bl	8008534 <__swhatbuf_r>
 80085a2:	9f00      	ldr	r7, [sp, #0]
 80085a4:	4605      	mov	r5, r0
 80085a6:	4639      	mov	r1, r7
 80085a8:	4630      	mov	r0, r6
 80085aa:	f7fe fe7b 	bl	80072a4 <_malloc_r>
 80085ae:	b948      	cbnz	r0, 80085c4 <__smakebuf_r+0x46>
 80085b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80085b4:	059a      	lsls	r2, r3, #22
 80085b6:	d4ee      	bmi.n	8008596 <__smakebuf_r+0x18>
 80085b8:	f023 0303 	bic.w	r3, r3, #3
 80085bc:	f043 0302 	orr.w	r3, r3, #2
 80085c0:	81a3      	strh	r3, [r4, #12]
 80085c2:	e7e2      	b.n	800858a <__smakebuf_r+0xc>
 80085c4:	89a3      	ldrh	r3, [r4, #12]
 80085c6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80085ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80085ce:	81a3      	strh	r3, [r4, #12]
 80085d0:	9b01      	ldr	r3, [sp, #4]
 80085d2:	6020      	str	r0, [r4, #0]
 80085d4:	b15b      	cbz	r3, 80085ee <__smakebuf_r+0x70>
 80085d6:	4630      	mov	r0, r6
 80085d8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80085dc:	f000 f81e 	bl	800861c <_isatty_r>
 80085e0:	b128      	cbz	r0, 80085ee <__smakebuf_r+0x70>
 80085e2:	89a3      	ldrh	r3, [r4, #12]
 80085e4:	f023 0303 	bic.w	r3, r3, #3
 80085e8:	f043 0301 	orr.w	r3, r3, #1
 80085ec:	81a3      	strh	r3, [r4, #12]
 80085ee:	89a3      	ldrh	r3, [r4, #12]
 80085f0:	431d      	orrs	r5, r3
 80085f2:	81a5      	strh	r5, [r4, #12]
 80085f4:	e7cf      	b.n	8008596 <__smakebuf_r+0x18>
	...

080085f8 <_fstat_r>:
 80085f8:	b538      	push	{r3, r4, r5, lr}
 80085fa:	2300      	movs	r3, #0
 80085fc:	4d06      	ldr	r5, [pc, #24]	@ (8008618 <_fstat_r+0x20>)
 80085fe:	4604      	mov	r4, r0
 8008600:	4608      	mov	r0, r1
 8008602:	4611      	mov	r1, r2
 8008604:	602b      	str	r3, [r5, #0]
 8008606:	f7f8 ff53 	bl	80014b0 <_fstat>
 800860a:	1c43      	adds	r3, r0, #1
 800860c:	d102      	bne.n	8008614 <_fstat_r+0x1c>
 800860e:	682b      	ldr	r3, [r5, #0]
 8008610:	b103      	cbz	r3, 8008614 <_fstat_r+0x1c>
 8008612:	6023      	str	r3, [r4, #0]
 8008614:	bd38      	pop	{r3, r4, r5, pc}
 8008616:	bf00      	nop
 8008618:	2000045c 	.word	0x2000045c

0800861c <_isatty_r>:
 800861c:	b538      	push	{r3, r4, r5, lr}
 800861e:	2300      	movs	r3, #0
 8008620:	4d05      	ldr	r5, [pc, #20]	@ (8008638 <_isatty_r+0x1c>)
 8008622:	4604      	mov	r4, r0
 8008624:	4608      	mov	r0, r1
 8008626:	602b      	str	r3, [r5, #0]
 8008628:	f7f8 ff51 	bl	80014ce <_isatty>
 800862c:	1c43      	adds	r3, r0, #1
 800862e:	d102      	bne.n	8008636 <_isatty_r+0x1a>
 8008630:	682b      	ldr	r3, [r5, #0]
 8008632:	b103      	cbz	r3, 8008636 <_isatty_r+0x1a>
 8008634:	6023      	str	r3, [r4, #0]
 8008636:	bd38      	pop	{r3, r4, r5, pc}
 8008638:	2000045c 	.word	0x2000045c

0800863c <_raise_r>:
 800863c:	291f      	cmp	r1, #31
 800863e:	b538      	push	{r3, r4, r5, lr}
 8008640:	4605      	mov	r5, r0
 8008642:	460c      	mov	r4, r1
 8008644:	d904      	bls.n	8008650 <_raise_r+0x14>
 8008646:	2316      	movs	r3, #22
 8008648:	6003      	str	r3, [r0, #0]
 800864a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800864e:	bd38      	pop	{r3, r4, r5, pc}
 8008650:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008652:	b112      	cbz	r2, 800865a <_raise_r+0x1e>
 8008654:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008658:	b94b      	cbnz	r3, 800866e <_raise_r+0x32>
 800865a:	4628      	mov	r0, r5
 800865c:	f000 f830 	bl	80086c0 <_getpid_r>
 8008660:	4622      	mov	r2, r4
 8008662:	4601      	mov	r1, r0
 8008664:	4628      	mov	r0, r5
 8008666:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800866a:	f000 b817 	b.w	800869c <_kill_r>
 800866e:	2b01      	cmp	r3, #1
 8008670:	d00a      	beq.n	8008688 <_raise_r+0x4c>
 8008672:	1c59      	adds	r1, r3, #1
 8008674:	d103      	bne.n	800867e <_raise_r+0x42>
 8008676:	2316      	movs	r3, #22
 8008678:	6003      	str	r3, [r0, #0]
 800867a:	2001      	movs	r0, #1
 800867c:	e7e7      	b.n	800864e <_raise_r+0x12>
 800867e:	2100      	movs	r1, #0
 8008680:	4620      	mov	r0, r4
 8008682:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008686:	4798      	blx	r3
 8008688:	2000      	movs	r0, #0
 800868a:	e7e0      	b.n	800864e <_raise_r+0x12>

0800868c <raise>:
 800868c:	4b02      	ldr	r3, [pc, #8]	@ (8008698 <raise+0xc>)
 800868e:	4601      	mov	r1, r0
 8008690:	6818      	ldr	r0, [r3, #0]
 8008692:	f7ff bfd3 	b.w	800863c <_raise_r>
 8008696:	bf00      	nop
 8008698:	20000188 	.word	0x20000188

0800869c <_kill_r>:
 800869c:	b538      	push	{r3, r4, r5, lr}
 800869e:	2300      	movs	r3, #0
 80086a0:	4d06      	ldr	r5, [pc, #24]	@ (80086bc <_kill_r+0x20>)
 80086a2:	4604      	mov	r4, r0
 80086a4:	4608      	mov	r0, r1
 80086a6:	4611      	mov	r1, r2
 80086a8:	602b      	str	r3, [r5, #0]
 80086aa:	f7f8 fea2 	bl	80013f2 <_kill>
 80086ae:	1c43      	adds	r3, r0, #1
 80086b0:	d102      	bne.n	80086b8 <_kill_r+0x1c>
 80086b2:	682b      	ldr	r3, [r5, #0]
 80086b4:	b103      	cbz	r3, 80086b8 <_kill_r+0x1c>
 80086b6:	6023      	str	r3, [r4, #0]
 80086b8:	bd38      	pop	{r3, r4, r5, pc}
 80086ba:	bf00      	nop
 80086bc:	2000045c 	.word	0x2000045c

080086c0 <_getpid_r>:
 80086c0:	f7f8 be90 	b.w	80013e4 <_getpid>

080086c4 <_init>:
 80086c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086c6:	bf00      	nop
 80086c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80086ca:	bc08      	pop	{r3}
 80086cc:	469e      	mov	lr, r3
 80086ce:	4770      	bx	lr

080086d0 <_fini>:
 80086d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086d2:	bf00      	nop
 80086d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80086d6:	bc08      	pop	{r3}
 80086d8:	469e      	mov	lr, r3
 80086da:	4770      	bx	lr
