# 6.205
This repository contains the Verilog work I did for 6.205: Digital Systems Laboratory.
