Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun May 28 23:44:29 2023
| Host         : Nikon-DSLR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    49 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               9 |            3 |
| Yes          | No                    | No                     |              11 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              58 |           26 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------+--------------------------+------------------+----------------+--------------+
|  Clock Signal  |       Enable Signal      |     Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------+--------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | lcd/wr_i_1_n_0           |                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | lcd/cs_i_1_n_0           |                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | lcd/dc_i_1_n_0           |                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | lcd/cmd_ptr[6]_i_2_n_0   | lcd/cmd_ptr_0            |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | lcd/data_buf[7]_i_1_n_0  | lcd/cmd_ptr_0            |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | lcd/data_ctr[7]_i_1_n_0  |                          |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG |                          |                          |                7 |              9 |         1.29 |
|  clk_IBUF_BUFG |                          | rst_IBUF                 |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG | lcd/ctr[17]_i_2_n_0      | lcd/ctr[17]_i_1_n_0      |               10 |             18 |         1.80 |
|  clk_IBUF_BUFG | lcd/wait_ctr[25]_i_2_n_0 | lcd/wait_ctr[25]_i_1_n_0 |                7 |             25 |         3.57 |
+----------------+--------------------------+--------------------------+------------------+----------------+--------------+


