#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55cf3d6e0360 .scope module, "tb_Multiplicador" "tb_Multiplicador" 2 3;
 .timescale -9 -12;
v0x55cf3d7089b0_0 .var "Clock", 0 0;
v0x55cf3d708a70_0 .var "Multiplicador", 7 0;
v0x55cf3d708b30_0 .var "Multiplicando", 7 0;
v0x55cf3d708bd0_0 .net "Producto", 16 0, L_0x55cf3d7090f0;  1 drivers
v0x55cf3d708ce0_0 .net "Ready", 0 0, v0x55cf3d701050_0;  1 drivers
v0x55cf3d708e20_0 .var "Reset", 0 0;
v0x55cf3d708f10_0 .var "Start", 0 0;
E_0x55cf3d6bbf90 .event negedge, v0x55cf3d6df820_0;
S_0x55cf3d6c4c20 .scope module, "DUT" "Multiplicador_KCA" 2 15, 3 4 0, S_0x55cf3d6e0360;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Start"
    .port_info 1 /INPUT 1 "Clock"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 8 "Multiplicando"
    .port_info 4 /INPUT 8 "Multiplicador"
    .port_info 5 /OUTPUT 17 "Producto"
    .port_info 6 /OUTPUT 1 "Ready"
v0x55cf3d707e10_0 .net "Add_regs", 0 0, v0x55cf3d6dbad0_0;  1 drivers
v0x55cf3d707ed0_0 .net "Clock", 0 0, v0x55cf3d7089b0_0;  1 drivers
v0x55cf3d707f90_0 .net "Decr_P", 0 0, v0x55cf3d6d9ed0_0;  1 drivers
v0x55cf3d708080_0 .net "Load_regs", 0 0, v0x55cf3d700da0_0;  1 drivers
v0x55cf3d708170_0 .net "Multiplicador", 7 0, v0x55cf3d708a70_0;  1 drivers
v0x55cf3d7082b0_0 .net "Multiplicando", 7 0, v0x55cf3d708b30_0;  1 drivers
v0x55cf3d7083a0_0 .net "Producto", 16 0, L_0x55cf3d7090f0;  alias, 1 drivers
v0x55cf3d708460_0 .net "Q0", 0 0, L_0x55cf3d709220;  1 drivers
v0x55cf3d708550_0 .net "Ready", 0 0, v0x55cf3d701050_0;  alias, 1 drivers
v0x55cf3d708680_0 .net "Reset", 0 0, v0x55cf3d708e20_0;  1 drivers
v0x55cf3d708720_0 .net "Shift_regs", 0 0, v0x55cf3d7011d0_0;  1 drivers
v0x55cf3d7087c0_0 .net "Start", 0 0, v0x55cf3d708f10_0;  1 drivers
v0x55cf3d708860_0 .net "Zero", 0 0, v0x55cf3d707b50_0;  1 drivers
S_0x55cf3d6c4e50 .scope module, "TheController" "Controller" 3 22, 4 4 0, S_0x55cf3d6c4c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Clock"
    .port_info 1 /INPUT 1 "Reset"
    .port_info 2 /INPUT 1 "Start"
    .port_info 3 /INPUT 1 "Q0"
    .port_info 4 /INPUT 1 "Zero"
    .port_info 5 /OUTPUT 1 "Ready"
    .port_info 6 /OUTPUT 1 "Load_regs"
    .port_info 7 /OUTPUT 1 "Shift_regs"
    .port_info 8 /OUTPUT 1 "Add_regs"
    .port_info 9 /OUTPUT 1 "Decr_P"
P_0x55cf3d6b82c0 .param/l "ADD" 0 4 15, C4<011>;
P_0x55cf3d6b8300 .param/l "DECR" 0 4 15, C4<101>;
P_0x55cf3d6b8340 .param/l "LOAD_DATA" 0 4 15, C4<001>;
P_0x55cf3d6b8380 .param/l "Q0_ONE" 0 4 15, C4<010>;
P_0x55cf3d6b83c0 .param/l "READY" 0 4 15, C4<111>;
P_0x55cf3d6b8400 .param/l "SHIFT" 0 4 15, C4<100>;
P_0x55cf3d6b8440 .param/l "SLEEP" 0 4 15, C4<000>;
P_0x55cf3d6b8480 .param/l "ZERO" 0 4 15, C4<110>;
v0x55cf3d6dbad0_0 .var "Add_regs", 0 0;
v0x55cf3d6df820_0 .net "Clock", 0 0, v0x55cf3d7089b0_0;  alias, 1 drivers
v0x55cf3d6dd790_0 .var "Current_State", 2 0;
v0x55cf3d6d9ed0_0 .var "Decr_P", 0 0;
v0x55cf3d700da0_0 .var "Load_regs", 0 0;
v0x55cf3d700eb0_0 .var "Next_State", 2 0;
v0x55cf3d700f90_0 .net "Q0", 0 0, L_0x55cf3d709220;  alias, 1 drivers
v0x55cf3d701050_0 .var "Ready", 0 0;
v0x55cf3d701110_0 .net "Reset", 0 0, v0x55cf3d708e20_0;  alias, 1 drivers
v0x55cf3d7011d0_0 .var "Shift_regs", 0 0;
v0x55cf3d701290_0 .net "Start", 0 0, v0x55cf3d708f10_0;  alias, 1 drivers
v0x55cf3d701350_0 .net "Zero", 0 0, v0x55cf3d707b50_0;  alias, 1 drivers
E_0x55cf3d6bc1a0 .event edge, v0x55cf3d6dd790_0;
E_0x55cf3d6bc580 .event edge, v0x55cf3d6dd790_0, v0x55cf3d701290_0, v0x55cf3d700f90_0, v0x55cf3d701350_0;
E_0x55cf3d6e32c0 .event posedge, v0x55cf3d6df820_0;
S_0x55cf3d701550 .scope module, "TheDatapath" "Datapath" 3 36, 5 3 0, S_0x55cf3d6c4c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "Load_regs"
    .port_info 2 /INPUT 1 "Shift_regs"
    .port_info 3 /INPUT 1 "Add_regs"
    .port_info 4 /INPUT 1 "Decr_P"
    .port_info 5 /INPUT 8 "Multiplicando"
    .port_info 6 /INPUT 8 "Multiplicador"
    .port_info 7 /OUTPUT 17 "Producto"
    .port_info 8 /OUTPUT 1 "Zero"
    .port_info 9 /OUTPUT 1 "Q_Cero"
P_0x55cf3d7016f0 .param/l "ANCHO" 0 5 3, +C4<00000000000000000000000000001000>;
v0x55cf3d706e80_0 .net "Add_regs", 0 0, v0x55cf3d6dbad0_0;  alias, 1 drivers
v0x55cf3d706f70_0 .net "Contador", 3 0, v0x55cf3d704b60_0;  1 drivers
v0x55cf3d707040_0 .var "Control", 3 0;
v0x55cf3d707110_0 .net "Decr_P", 0 0, v0x55cf3d6d9ed0_0;  alias, 1 drivers
v0x55cf3d7071e0_0 .net "Load_regs", 0 0, v0x55cf3d700da0_0;  alias, 1 drivers
v0x55cf3d707280_0 .net "Multiplicador", 7 0, v0x55cf3d708a70_0;  alias, 1 drivers
v0x55cf3d707350_0 .net "Multiplicando", 7 0, v0x55cf3d708b30_0;  alias, 1 drivers
v0x55cf3d707420_0 .net "OUT_REGA_IN_SUMA", 7 0, v0x55cf3d702670_0;  1 drivers
v0x55cf3d707510_0 .net "OUT_REGB_IN_SUMA", 7 0, v0x55cf3d7038f0_0;  1 drivers
v0x55cf3d707640_0 .net "OUT_REGQ", 7 0, v0x55cf3d705e60_0;  1 drivers
v0x55cf3d707730_0 .net "OUT_SUMADOR_IN_REGA", 7 0, v0x55cf3d706c10_0;  1 drivers
v0x55cf3d707840_0 .net "Producto", 16 0, L_0x55cf3d7090f0;  alias, 1 drivers
v0x55cf3d707920_0 .net "Q_Cero", 0 0, L_0x55cf3d709220;  alias, 1 drivers
v0x55cf3d7079c0_0 .net "Shift_regs", 0 0, v0x55cf3d7011d0_0;  alias, 1 drivers
v0x55cf3d707a60_0 .net "Suma_MSB", 0 0, v0x55cf3d706b20_0;  1 drivers
v0x55cf3d707b50_0 .var "Zero", 0 0;
v0x55cf3d707bf0_0 .net "clk", 0 0, v0x55cf3d7089b0_0;  alias, 1 drivers
o0x7f7908bbe558 .functor BUFZ 1, C4<z>; HiZ drive
v0x55cf3d707c90_0 .net "rst", 0 0, o0x7f7908bbe558;  0 drivers
E_0x55cf3d6e36d0 .event edge, v0x55cf3d704b60_0;
E_0x55cf3d7018b0 .event edge, v0x55cf3d6dbad0_0, v0x55cf3d7011d0_0, v0x55cf3d6d9ed0_0, v0x55cf3d700da0_0;
L_0x55cf3d709000 .part v0x55cf3d702670_0, 0, 1;
L_0x55cf3d7090f0 .concat [ 8 8 1 0], v0x55cf3d705e60_0, v0x55cf3d702670_0, v0x55cf3d706b20_0;
L_0x55cf3d709220 .part v0x55cf3d705e60_0, 0, 1;
S_0x55cf3d701920 .scope module, "REGISTRO_A" "RegistroUniversal" 5 34, 6 3 0, S_0x55cf3d701550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 4 "Control"
    .port_info 3 /INPUT 1 "InHaciaDerecha"
    .port_info 4 /INPUT 8 "ResultadoSuma"
    .port_info 5 /INPUT 8 "EntradaParalela"
    .port_info 6 /OUTPUT 8 "Salida"
P_0x55cf3d701b10 .param/l "ANCHO" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55cf3d701b50 .param/l "Add_regs" 0 6 13, C4<1000>;
P_0x55cf3d701b90 .param/l "Decr_P" 0 6 14, C4<0010>;
P_0x55cf3d701bd0 .param/l "Load_regs" 0 6 14, C4<0001>;
P_0x55cf3d701c10 .param/l "Memoria" 0 6 12, C4<0000>;
P_0x55cf3d701c50 .param/l "Shift_regs" 0 6 13, C4<0100>;
v0x55cf3d702310_0 .net "Control", 3 0, v0x55cf3d707040_0;  1 drivers
L_0x7f7908b75060 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55cf3d702410_0 .net "EntradaParalela", 7 0, L_0x7f7908b75060;  1 drivers
v0x55cf3d7024f0_0 .net "InHaciaDerecha", 0 0, v0x55cf3d706b20_0;  alias, 1 drivers
v0x55cf3d702590_0 .net "ResultadoSuma", 7 0, v0x55cf3d706c10_0;  alias, 1 drivers
v0x55cf3d702670_0 .var "Salida", 7 0;
v0x55cf3d7027a0_0 .net "clk", 0 0, v0x55cf3d7089b0_0;  alias, 1 drivers
v0x55cf3d702840_0 .var "next_state", 7 0;
v0x55cf3d702900_0 .net "rst", 0 0, o0x7f7908bbe558;  alias, 0 drivers
v0x55cf3d7029c0_0 .var "state", 7 0;
E_0x55cf3d702030 .event edge, v0x55cf3d7029c0_0;
S_0x55cf3d702090 .scope generate, "genblk1" "genblk1" 6 22, 6 22 0, S_0x55cf3d701920;
 .timescale -9 -12;
E_0x55cf3d702280/0 .event edge, v0x55cf3d702310_0, v0x55cf3d7029c0_0, v0x55cf3d702590_0, v0x55cf3d7024f0_0;
E_0x55cf3d702280/1 .event edge, v0x55cf3d702410_0;
E_0x55cf3d702280 .event/or E_0x55cf3d702280/0, E_0x55cf3d702280/1;
S_0x55cf3d702bc0 .scope module, "REGISTRO_B" "RegistroUniversal" 5 54, 6 3 0, S_0x55cf3d701550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 4 "Control"
    .port_info 3 /INPUT 1 "InHaciaDerecha"
    .port_info 4 /INPUT 8 "ResultadoSuma"
    .port_info 5 /INPUT 8 "EntradaParalela"
    .port_info 6 /OUTPUT 8 "Salida"
P_0x55cf3d702d60 .param/l "ANCHO" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55cf3d702da0 .param/l "Add_regs" 0 6 13, C4<1000>;
P_0x55cf3d702de0 .param/l "Decr_P" 0 6 14, C4<0010>;
P_0x55cf3d702e20 .param/l "Load_regs" 0 6 14, C4<0001>;
P_0x55cf3d702e60 .param/l "Memoria" 0 6 12, C4<0000>;
P_0x55cf3d702ea0 .param/l "Shift_regs" 0 6 13, C4<0100>;
L_0x7f7908b750a8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x55cf3d703590_0 .net "Control", 3 0, L_0x7f7908b750a8;  1 drivers
v0x55cf3d703690_0 .net "EntradaParalela", 7 0, v0x55cf3d708b30_0;  alias, 1 drivers
L_0x7f7908b750f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55cf3d703770_0 .net "InHaciaDerecha", 0 0, L_0x7f7908b750f0;  1 drivers
L_0x7f7908b75138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55cf3d703810_0 .net "ResultadoSuma", 7 0, L_0x7f7908b75138;  1 drivers
v0x55cf3d7038f0_0 .var "Salida", 7 0;
v0x55cf3d703a20_0 .net "clk", 0 0, v0x55cf3d7089b0_0;  alias, 1 drivers
v0x55cf3d703b10_0 .var "next_state", 7 0;
v0x55cf3d703bf0_0 .net "rst", 0 0, o0x7f7908bbe558;  alias, 0 drivers
v0x55cf3d703c90_0 .var "state", 7 0;
E_0x55cf3d7032b0 .event edge, v0x55cf3d703c90_0;
S_0x55cf3d703310 .scope generate, "genblk1" "genblk1" 6 22, 6 22 0, S_0x55cf3d702bc0;
 .timescale -9 -12;
E_0x55cf3d703500/0 .event edge, v0x55cf3d703590_0, v0x55cf3d703c90_0, v0x55cf3d703810_0, v0x55cf3d703770_0;
E_0x55cf3d703500/1 .event edge, v0x55cf3d703690_0;
E_0x55cf3d703500 .event/or E_0x55cf3d703500/0, E_0x55cf3d703500/1;
S_0x55cf3d703e70 .scope module, "REGISTRO_P" "RegistroUniversal" 5 64, 6 3 0, S_0x55cf3d701550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 4 "Control"
    .port_info 3 /INPUT 1 "InHaciaDerecha"
    .port_info 4 /INPUT 4 "ResultadoSuma"
    .port_info 5 /INPUT 4 "EntradaParalela"
    .port_info 6 /OUTPUT 4 "Salida"
P_0x55cf3d703ff0 .param/l "ANCHO" 0 6 3, +C4<000000000000000000000000000000100>;
P_0x55cf3d704030 .param/l "Add_regs" 0 6 13, C4<1000>;
P_0x55cf3d704070 .param/l "Decr_P" 0 6 14, C4<0010>;
P_0x55cf3d7040b0 .param/l "Load_regs" 0 6 14, C4<0001>;
P_0x55cf3d7040f0 .param/l "Memoria" 0 6 12, C4<0000>;
P_0x55cf3d704130 .param/l "Shift_regs" 0 6 13, C4<0100>;
v0x55cf3d704810_0 .net "Control", 3 0, v0x55cf3d707040_0;  alias, 1 drivers
L_0x7f7908b75210 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x55cf3d7048f0_0 .net "EntradaParalela", 3 0, L_0x7f7908b75210;  1 drivers
L_0x7f7908b75180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55cf3d7049b0_0 .net "InHaciaDerecha", 0 0, L_0x7f7908b75180;  1 drivers
L_0x7f7908b751c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55cf3d704a80_0 .net "ResultadoSuma", 3 0, L_0x7f7908b751c8;  1 drivers
v0x55cf3d704b60_0 .var "Salida", 3 0;
v0x55cf3d704c90_0 .net "clk", 0 0, v0x55cf3d7089b0_0;  alias, 1 drivers
v0x55cf3d704d30_0 .var "next_state", 3 0;
v0x55cf3d704e10_0 .net "rst", 0 0, o0x7f7908bbe558;  alias, 0 drivers
v0x55cf3d704f00_0 .var "state", 3 0;
E_0x55cf3d704540 .event edge, v0x55cf3d704f00_0;
S_0x55cf3d7045a0 .scope generate, "genblk2" "genblk2" 6 22, 6 22 0, S_0x55cf3d703e70;
 .timescale -9 -12;
E_0x55cf3d704790 .event edge, v0x55cf3d702310_0, v0x55cf3d704f00_0, v0x55cf3d7048f0_0;
S_0x55cf3d705100 .scope module, "REGISTRO_Q" "RegistroUniversal" 5 44, 6 3 0, S_0x55cf3d701550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 4 "Control"
    .port_info 3 /INPUT 1 "InHaciaDerecha"
    .port_info 4 /INPUT 8 "ResultadoSuma"
    .port_info 5 /INPUT 8 "EntradaParalela"
    .port_info 6 /OUTPUT 8 "Salida"
P_0x55cf3d705280 .param/l "ANCHO" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55cf3d7052c0 .param/l "Add_regs" 0 6 13, C4<1000>;
P_0x55cf3d705300 .param/l "Decr_P" 0 6 14, C4<0010>;
P_0x55cf3d705340 .param/l "Load_regs" 0 6 14, C4<0001>;
P_0x55cf3d705380 .param/l "Memoria" 0 6 12, C4<0000>;
P_0x55cf3d7053c0 .param/l "Shift_regs" 0 6 13, C4<0100>;
v0x55cf3d705ad0_0 .net "Control", 3 0, v0x55cf3d707040_0;  alias, 1 drivers
v0x55cf3d705c00_0 .net "EntradaParalela", 7 0, v0x55cf3d708a70_0;  alias, 1 drivers
v0x55cf3d705ce0_0 .net "InHaciaDerecha", 0 0, L_0x55cf3d709000;  1 drivers
v0x55cf3d705d80_0 .net "ResultadoSuma", 7 0, v0x55cf3d705e60_0;  alias, 1 drivers
v0x55cf3d705e60_0 .var "Salida", 7 0;
v0x55cf3d705f70_0 .net "clk", 0 0, v0x55cf3d7089b0_0;  alias, 1 drivers
v0x55cf3d706010_0 .var "next_state", 7 0;
v0x55cf3d7060d0_0 .net "rst", 0 0, o0x7f7908bbe558;  alias, 0 drivers
v0x55cf3d706170_0 .var "state", 7 0;
E_0x55cf3d7057f0 .event edge, v0x55cf3d706170_0;
S_0x55cf3d705850 .scope generate, "genblk1" "genblk1" 6 22, 6 22 0, S_0x55cf3d705100;
 .timescale -9 -12;
E_0x55cf3d705a40/0 .event edge, v0x55cf3d702310_0, v0x55cf3d706170_0, v0x55cf3d705d80_0, v0x55cf3d705ce0_0;
E_0x55cf3d705a40/1 .event edge, v0x55cf3d705c00_0;
E_0x55cf3d705a40 .event/or E_0x55cf3d705a40/0, E_0x55cf3d705a40/1;
S_0x55cf3d706400 .scope module, "SUMA" "Sumador" 5 32, 7 3 0, S_0x55cf3d701550;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /INPUT 4 "Control"
    .port_info 4 /OUTPUT 8 "sum"
    .port_info 5 /OUTPUT 1 "cout"
P_0x55cf3d706580 .param/l "ANCHO" 0 7 3, +C4<00000000000000000000000000001000>;
v0x55cf3d7067e0_0 .net "Control", 3 0, v0x55cf3d707040_0;  alias, 1 drivers
v0x55cf3d7068c0_0 .net "a", 7 0, v0x55cf3d702670_0;  alias, 1 drivers
v0x55cf3d706980_0 .net "b", 7 0, v0x55cf3d7038f0_0;  alias, 1 drivers
L_0x7f7908b75018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55cf3d706a80_0 .net "cin", 0 0, L_0x7f7908b75018;  1 drivers
v0x55cf3d706b20_0 .var "cout", 0 0;
v0x55cf3d706c10_0 .var "sum", 7 0;
v0x55cf3d706ce0_0 .var "sumita", 8 0;
E_0x55cf3d706750 .event edge, v0x55cf3d702670_0, v0x55cf3d7038f0_0, v0x55cf3d702310_0, v0x55cf3d706ce0_0;
    .scope S_0x55cf3d6c4e50;
T_0 ;
    %wait E_0x55cf3d6e32c0;
    %load/vec4 v0x55cf3d701110_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55cf3d6dd790_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55cf3d700eb0_0;
    %assign/vec4 v0x55cf3d6dd790_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55cf3d6c4e50;
T_1 ;
    %wait E_0x55cf3d6bc580;
    %load/vec4 v0x55cf3d6dd790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55cf3d700eb0_0, 0, 3;
    %jmp T_1.9;
T_1.0 ;
    %load/vec4 v0x55cf3d701290_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55cf3d700eb0_0, 0, 3;
T_1.10 ;
    %jmp T_1.9;
T_1.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55cf3d700eb0_0, 0, 3;
    %jmp T_1.9;
T_1.2 ;
    %load/vec4 v0x55cf3d700f90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.12, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55cf3d700eb0_0, 0, 3;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55cf3d700eb0_0, 0, 3;
T_1.13 ;
    %jmp T_1.9;
T_1.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55cf3d700eb0_0, 0, 3;
    %jmp T_1.9;
T_1.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55cf3d700eb0_0, 0, 3;
    %jmp T_1.9;
T_1.5 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55cf3d700eb0_0, 0, 3;
    %jmp T_1.9;
T_1.6 ;
    %load/vec4 v0x55cf3d701350_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55cf3d700eb0_0, 0, 3;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55cf3d700eb0_0, 0, 3;
T_1.15 ;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55cf3d700eb0_0, 0, 3;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55cf3d6c4e50;
T_2 ;
    %wait E_0x55cf3d6bc1a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cf3d700da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cf3d7011d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cf3d6dbad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cf3d6d9ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cf3d701050_0, 0, 1;
    %load/vec4 v0x55cf3d6dd790_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cf3d700da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cf3d701050_0, 0, 1;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cf3d6dbad0_0, 0, 1;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cf3d7011d0_0, 0, 1;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cf3d6d9ed0_0, 0, 1;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cf3d701050_0, 0, 1;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55cf3d706400;
T_3 ;
    %wait E_0x55cf3d706750;
    %load/vec4 v0x55cf3d7068c0_0;
    %pad/u 9;
    %load/vec4 v0x55cf3d706980_0;
    %pad/u 9;
    %add;
    %store/vec4 v0x55cf3d706ce0_0, 0, 9;
    %load/vec4 v0x55cf3d7067e0_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x55cf3d706ce0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x55cf3d706c10_0, 0, 8;
    %load/vec4 v0x55cf3d706ce0_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0x55cf3d706b20_0, 0, 1;
T_3.0 ;
    %load/vec4 v0x55cf3d7067e0_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55cf3d706c10_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cf3d706b20_0, 0, 1;
T_3.2 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55cf3d702090;
T_4 ;
    %wait E_0x55cf3d702280;
    %load/vec4 v0x55cf3d702310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %load/vec4 v0x55cf3d7029c0_0;
    %store/vec4 v0x55cf3d702840_0, 0, 8;
    %jmp T_4.6;
T_4.0 ;
    %load/vec4 v0x55cf3d7029c0_0;
    %store/vec4 v0x55cf3d702840_0, 0, 8;
    %jmp T_4.6;
T_4.1 ;
    %load/vec4 v0x55cf3d702590_0;
    %store/vec4 v0x55cf3d702840_0, 0, 8;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0x55cf3d7024f0_0;
    %load/vec4 v0x55cf3d7029c0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55cf3d702840_0, 0, 8;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0x55cf3d7029c0_0;
    %store/vec4 v0x55cf3d702840_0, 0, 8;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0x55cf3d702410_0;
    %store/vec4 v0x55cf3d702840_0, 0, 8;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55cf3d701920;
T_5 ;
    %wait E_0x55cf3d6e32c0;
    %load/vec4 v0x55cf3d702900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55cf3d7029c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55cf3d702840_0;
    %assign/vec4 v0x55cf3d7029c0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55cf3d701920;
T_6 ;
    %wait E_0x55cf3d702030;
    %load/vec4 v0x55cf3d7029c0_0;
    %store/vec4 v0x55cf3d702670_0, 0, 8;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55cf3d705850;
T_7 ;
    %wait E_0x55cf3d705a40;
    %load/vec4 v0x55cf3d705ad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %load/vec4 v0x55cf3d706170_0;
    %store/vec4 v0x55cf3d706010_0, 0, 8;
    %jmp T_7.6;
T_7.0 ;
    %load/vec4 v0x55cf3d706170_0;
    %store/vec4 v0x55cf3d706010_0, 0, 8;
    %jmp T_7.6;
T_7.1 ;
    %load/vec4 v0x55cf3d705d80_0;
    %store/vec4 v0x55cf3d706010_0, 0, 8;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0x55cf3d705ce0_0;
    %load/vec4 v0x55cf3d706170_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55cf3d706010_0, 0, 8;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v0x55cf3d706170_0;
    %store/vec4 v0x55cf3d706010_0, 0, 8;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v0x55cf3d705c00_0;
    %store/vec4 v0x55cf3d706010_0, 0, 8;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55cf3d705100;
T_8 ;
    %wait E_0x55cf3d6e32c0;
    %load/vec4 v0x55cf3d7060d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55cf3d706170_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55cf3d706010_0;
    %assign/vec4 v0x55cf3d706170_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55cf3d705100;
T_9 ;
    %wait E_0x55cf3d7057f0;
    %load/vec4 v0x55cf3d706170_0;
    %store/vec4 v0x55cf3d705e60_0, 0, 8;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55cf3d703310;
T_10 ;
    %wait E_0x55cf3d703500;
    %load/vec4 v0x55cf3d703590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %load/vec4 v0x55cf3d703c90_0;
    %store/vec4 v0x55cf3d703b10_0, 0, 8;
    %jmp T_10.6;
T_10.0 ;
    %load/vec4 v0x55cf3d703c90_0;
    %store/vec4 v0x55cf3d703b10_0, 0, 8;
    %jmp T_10.6;
T_10.1 ;
    %load/vec4 v0x55cf3d703810_0;
    %store/vec4 v0x55cf3d703b10_0, 0, 8;
    %jmp T_10.6;
T_10.2 ;
    %load/vec4 v0x55cf3d703770_0;
    %load/vec4 v0x55cf3d703c90_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55cf3d703b10_0, 0, 8;
    %jmp T_10.6;
T_10.3 ;
    %load/vec4 v0x55cf3d703c90_0;
    %store/vec4 v0x55cf3d703b10_0, 0, 8;
    %jmp T_10.6;
T_10.4 ;
    %load/vec4 v0x55cf3d703690_0;
    %store/vec4 v0x55cf3d703b10_0, 0, 8;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55cf3d702bc0;
T_11 ;
    %wait E_0x55cf3d6e32c0;
    %load/vec4 v0x55cf3d703bf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55cf3d703c90_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55cf3d703b10_0;
    %assign/vec4 v0x55cf3d703c90_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55cf3d702bc0;
T_12 ;
    %wait E_0x55cf3d7032b0;
    %load/vec4 v0x55cf3d703c90_0;
    %store/vec4 v0x55cf3d7038f0_0, 0, 8;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55cf3d7045a0;
T_13 ;
    %wait E_0x55cf3d704790;
    %load/vec4 v0x55cf3d704810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %load/vec4 v0x55cf3d704f00_0;
    %store/vec4 v0x55cf3d704d30_0, 0, 4;
    %jmp T_13.6;
T_13.0 ;
    %load/vec4 v0x55cf3d704f00_0;
    %store/vec4 v0x55cf3d704d30_0, 0, 4;
    %jmp T_13.6;
T_13.1 ;
    %load/vec4 v0x55cf3d704f00_0;
    %store/vec4 v0x55cf3d704d30_0, 0, 4;
    %jmp T_13.6;
T_13.2 ;
    %load/vec4 v0x55cf3d704f00_0;
    %store/vec4 v0x55cf3d704d30_0, 0, 4;
    %jmp T_13.6;
T_13.3 ;
    %load/vec4 v0x55cf3d704f00_0;
    %subi 1, 0, 4;
    %store/vec4 v0x55cf3d704d30_0, 0, 4;
    %jmp T_13.6;
T_13.4 ;
    %load/vec4 v0x55cf3d7048f0_0;
    %store/vec4 v0x55cf3d704d30_0, 0, 4;
    %jmp T_13.6;
T_13.6 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55cf3d703e70;
T_14 ;
    %wait E_0x55cf3d6e32c0;
    %load/vec4 v0x55cf3d704e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55cf3d704f00_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55cf3d704d30_0;
    %assign/vec4 v0x55cf3d704f00_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55cf3d703e70;
T_15 ;
    %wait E_0x55cf3d704540;
    %load/vec4 v0x55cf3d704f00_0;
    %store/vec4 v0x55cf3d704b60_0, 0, 4;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55cf3d701550;
T_16 ;
    %wait E_0x55cf3d7018b0;
    %load/vec4 v0x55cf3d706e80_0;
    %load/vec4 v0x55cf3d7079c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55cf3d707110_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55cf3d7071e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55cf3d707040_0, 0, 4;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x55cf3d701550;
T_17 ;
    %wait E_0x55cf3d6e36d0;
    %load/vec4 v0x55cf3d706f70_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_17.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cf3d707b50_0, 0, 1;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cf3d707b50_0, 0, 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x55cf3d6e0360;
T_18 ;
    %vpi_call 2 23 "$dumpfile", "Multiplicador.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55cf3d6e0360 {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x55cf3d6e0360;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cf3d7089b0_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x55cf3d6e0360;
T_20 ;
    %delay 5000, 0;
    %load/vec4 v0x55cf3d7089b0_0;
    %inv;
    %store/vec4 v0x55cf3d7089b0_0, 0, 1;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55cf3d6e0360;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cf3d708e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cf3d708f10_0, 0, 1;
    %pushi/vec4 215, 0, 8;
    %store/vec4 v0x55cf3d708a70_0, 0, 8;
    %pushi/vec4 223, 0, 8;
    %store/vec4 v0x55cf3d708b30_0, 0, 8;
    %wait E_0x55cf3d6bbf90;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cf3d708e20_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cf3d708f10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cf3d708f10_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 199, 0, 8;
    %store/vec4 v0x55cf3d708a70_0, 0, 8;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x55cf3d708b30_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cf3d708f10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cf3d708f10_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 64 "$finish" {0 0 0};
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "tb_Multiplicador.v";
    "Multiplicador.v";
    "Controller.v";
    "Datapath.v";
    "RegistroUniversal.v";
    "Sumador.v";
