|project
CLOCK_50_I => CLOCK_50_I.IN6
PUSH_BUTTON_N_I[0] => PUSH_BUTTON_N_I[0].IN1
PUSH_BUTTON_N_I[1] => PUSH_BUTTON_N_I[1].IN1
PUSH_BUTTON_N_I[2] => PUSH_BUTTON_N_I[2].IN1
PUSH_BUTTON_N_I[3] => PUSH_BUTTON_N_I[3].IN1
SWITCH_I[0] => ~NO_FANOUT~
SWITCH_I[1] => ~NO_FANOUT~
SWITCH_I[2] => ~NO_FANOUT~
SWITCH_I[3] => ~NO_FANOUT~
SWITCH_I[4] => ~NO_FANOUT~
SWITCH_I[5] => ~NO_FANOUT~
SWITCH_I[6] => ~NO_FANOUT~
SWITCH_I[7] => ~NO_FANOUT~
SWITCH_I[8] => ~NO_FANOUT~
SWITCH_I[9] => ~NO_FANOUT~
SWITCH_I[10] => ~NO_FANOUT~
SWITCH_I[11] => ~NO_FANOUT~
SWITCH_I[12] => ~NO_FANOUT~
SWITCH_I[13] => ~NO_FANOUT~
SWITCH_I[14] => ~NO_FANOUT~
SWITCH_I[15] => ~NO_FANOUT~
SWITCH_I[16] => ~NO_FANOUT~
SWITCH_I[17] => resetn.IN1
SWITCH_I[17] => _.IN1
SWITCH_I[17] => _.IN1
SWITCH_I[17] => _.IN1
SEVEN_SEGMENT_N_O[0][0] << convert_hex_to_seven_segment:unit0.converted_value
SEVEN_SEGMENT_N_O[0][1] << convert_hex_to_seven_segment:unit0.converted_value
SEVEN_SEGMENT_N_O[0][2] << convert_hex_to_seven_segment:unit0.converted_value
SEVEN_SEGMENT_N_O[0][3] << convert_hex_to_seven_segment:unit0.converted_value
SEVEN_SEGMENT_N_O[0][4] << convert_hex_to_seven_segment:unit0.converted_value
SEVEN_SEGMENT_N_O[0][5] << convert_hex_to_seven_segment:unit0.converted_value
SEVEN_SEGMENT_N_O[0][6] << convert_hex_to_seven_segment:unit0.converted_value
SEVEN_SEGMENT_N_O[1][0] << convert_hex_to_seven_segment:unit1.converted_value
SEVEN_SEGMENT_N_O[1][1] << convert_hex_to_seven_segment:unit1.converted_value
SEVEN_SEGMENT_N_O[1][2] << convert_hex_to_seven_segment:unit1.converted_value
SEVEN_SEGMENT_N_O[1][3] << convert_hex_to_seven_segment:unit1.converted_value
SEVEN_SEGMENT_N_O[1][4] << convert_hex_to_seven_segment:unit1.converted_value
SEVEN_SEGMENT_N_O[1][5] << convert_hex_to_seven_segment:unit1.converted_value
SEVEN_SEGMENT_N_O[1][6] << convert_hex_to_seven_segment:unit1.converted_value
SEVEN_SEGMENT_N_O[2][0] << convert_hex_to_seven_segment:unit2.converted_value
SEVEN_SEGMENT_N_O[2][1] << convert_hex_to_seven_segment:unit2.converted_value
SEVEN_SEGMENT_N_O[2][2] << convert_hex_to_seven_segment:unit2.converted_value
SEVEN_SEGMENT_N_O[2][3] << convert_hex_to_seven_segment:unit2.converted_value
SEVEN_SEGMENT_N_O[2][4] << convert_hex_to_seven_segment:unit2.converted_value
SEVEN_SEGMENT_N_O[2][5] << convert_hex_to_seven_segment:unit2.converted_value
SEVEN_SEGMENT_N_O[2][6] << convert_hex_to_seven_segment:unit2.converted_value
SEVEN_SEGMENT_N_O[3][0] << convert_hex_to_seven_segment:unit3.converted_value
SEVEN_SEGMENT_N_O[3][1] << convert_hex_to_seven_segment:unit3.converted_value
SEVEN_SEGMENT_N_O[3][2] << convert_hex_to_seven_segment:unit3.converted_value
SEVEN_SEGMENT_N_O[3][3] << convert_hex_to_seven_segment:unit3.converted_value
SEVEN_SEGMENT_N_O[3][4] << convert_hex_to_seven_segment:unit3.converted_value
SEVEN_SEGMENT_N_O[3][5] << convert_hex_to_seven_segment:unit3.converted_value
SEVEN_SEGMENT_N_O[3][6] << convert_hex_to_seven_segment:unit3.converted_value
SEVEN_SEGMENT_N_O[4][0] << convert_hex_to_seven_segment:unit4.converted_value
SEVEN_SEGMENT_N_O[4][1] << convert_hex_to_seven_segment:unit4.converted_value
SEVEN_SEGMENT_N_O[4][2] << convert_hex_to_seven_segment:unit4.converted_value
SEVEN_SEGMENT_N_O[4][3] << convert_hex_to_seven_segment:unit4.converted_value
SEVEN_SEGMENT_N_O[4][4] << convert_hex_to_seven_segment:unit4.converted_value
SEVEN_SEGMENT_N_O[4][5] << convert_hex_to_seven_segment:unit4.converted_value
SEVEN_SEGMENT_N_O[4][6] << convert_hex_to_seven_segment:unit4.converted_value
SEVEN_SEGMENT_N_O[5][0] << convert_hex_to_seven_segment:unit5.converted_value
SEVEN_SEGMENT_N_O[5][1] << convert_hex_to_seven_segment:unit5.converted_value
SEVEN_SEGMENT_N_O[5][2] << convert_hex_to_seven_segment:unit5.converted_value
SEVEN_SEGMENT_N_O[5][3] << convert_hex_to_seven_segment:unit5.converted_value
SEVEN_SEGMENT_N_O[5][4] << convert_hex_to_seven_segment:unit5.converted_value
SEVEN_SEGMENT_N_O[5][5] << convert_hex_to_seven_segment:unit5.converted_value
SEVEN_SEGMENT_N_O[5][6] << convert_hex_to_seven_segment:unit5.converted_value
SEVEN_SEGMENT_N_O[6][0] << convert_hex_to_seven_segment:unit6.converted_value
SEVEN_SEGMENT_N_O[6][1] << convert_hex_to_seven_segment:unit6.converted_value
SEVEN_SEGMENT_N_O[6][2] << convert_hex_to_seven_segment:unit6.converted_value
SEVEN_SEGMENT_N_O[6][3] << convert_hex_to_seven_segment:unit6.converted_value
SEVEN_SEGMENT_N_O[6][4] << convert_hex_to_seven_segment:unit6.converted_value
SEVEN_SEGMENT_N_O[6][5] << convert_hex_to_seven_segment:unit6.converted_value
SEVEN_SEGMENT_N_O[6][6] << convert_hex_to_seven_segment:unit6.converted_value
SEVEN_SEGMENT_N_O[7][0] << convert_hex_to_seven_segment:unit7.converted_value
SEVEN_SEGMENT_N_O[7][1] << convert_hex_to_seven_segment:unit7.converted_value
SEVEN_SEGMENT_N_O[7][2] << convert_hex_to_seven_segment:unit7.converted_value
SEVEN_SEGMENT_N_O[7][3] << convert_hex_to_seven_segment:unit7.converted_value
SEVEN_SEGMENT_N_O[7][4] << convert_hex_to_seven_segment:unit7.converted_value
SEVEN_SEGMENT_N_O[7][5] << convert_hex_to_seven_segment:unit7.converted_value
SEVEN_SEGMENT_N_O[7][6] << convert_hex_to_seven_segment:unit7.converted_value
LED_GREEN_O[0] << PB_controller:PB_unit.PB_pushed
LED_GREEN_O[1] << PB_controller:PB_unit.PB_pushed
LED_GREEN_O[2] << PB_controller:PB_unit.PB_pushed
LED_GREEN_O[3] << PB_controller:PB_unit.PB_pushed
LED_GREEN_O[4] << UART_rx_initialize.DB_MAX_OUTPUT_PORT_TYPE
LED_GREEN_O[5] << UART_SRAM_interface:UART_unit.Frame_error
LED_GREEN_O[6] << SRAM_we_n.DB_MAX_OUTPUT_PORT_TYPE
LED_GREEN_O[7] << VGA_enable.DB_MAX_OUTPUT_PORT_TYPE
LED_GREEN_O[8] << resetn.DB_MAX_OUTPUT_PORT_TYPE
VGA_CLOCK_O << VGA_SRAM_interface:VGA_unit.VGA_CLOCK_O
VGA_HSYNC_O << VGA_SRAM_interface:VGA_unit.VGA_HSYNC_O
VGA_VSYNC_O << VGA_SRAM_interface:VGA_unit.VGA_VSYNC_O
VGA_BLANK_O << VGA_SRAM_interface:VGA_unit.VGA_BLANK_O
VGA_SYNC_O << VGA_SRAM_interface:VGA_unit.VGA_SYNC_O
VGA_RED_O[0] << VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[1] << VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[2] << VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[3] << VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[4] << VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[5] << VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[6] << VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[7] << VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_GREEN_O[0] << VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[1] << VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[2] << VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[3] << VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[4] << VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[5] << VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[6] << VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[7] << VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_BLUE_O[0] << VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[1] << VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[2] << VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[3] << VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[4] << VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[5] << VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[6] << VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[7] << VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
SRAM_DATA_IO[0] <> SRAM_controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[1] <> SRAM_controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[2] <> SRAM_controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[3] <> SRAM_controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[4] <> SRAM_controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[5] <> SRAM_controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[6] <> SRAM_controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[7] <> SRAM_controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[8] <> SRAM_controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[9] <> SRAM_controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[10] <> SRAM_controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[11] <> SRAM_controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[12] <> SRAM_controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[13] <> SRAM_controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[14] <> SRAM_controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[15] <> SRAM_controller:SRAM_unit.SRAM_DATA_IO
SRAM_ADDRESS_O[0] << SRAM_controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[1] << SRAM_controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[2] << SRAM_controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[3] << SRAM_controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[4] << SRAM_controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[5] << SRAM_controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[6] << SRAM_controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[7] << SRAM_controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[8] << SRAM_controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[9] << SRAM_controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[10] << SRAM_controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[11] << SRAM_controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[12] << SRAM_controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[13] << SRAM_controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[14] << SRAM_controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[15] << SRAM_controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[16] << SRAM_controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[17] << SRAM_controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[18] << <GND>
SRAM_ADDRESS_O[19] << <GND>
SRAM_UB_N_O << SRAM_controller:SRAM_unit.SRAM_UB_N_O
SRAM_LB_N_O << SRAM_controller:SRAM_unit.SRAM_LB_N_O
SRAM_WE_N_O << SRAM_controller:SRAM_unit.SRAM_WE_N_O
SRAM_CE_N_O << SRAM_controller:SRAM_unit.SRAM_CE_N_O
SRAM_OE_N_O << SRAM_controller:SRAM_unit.SRAM_OE_N_O
UART_RX_I => UART_RX_I.IN1
UART_TX_O << <VCC>


|project|PB_controller:PB_unit
Clock_50 => push_button_status_buf[0].CLK
Clock_50 => push_button_status_buf[1].CLK
Clock_50 => push_button_status_buf[2].CLK
Clock_50 => push_button_status_buf[3].CLK
Clock_50 => push_button_status[0].CLK
Clock_50 => push_button_status[1].CLK
Clock_50 => push_button_status[2].CLK
Clock_50 => push_button_status[3].CLK
Clock_50 => debounce_shift_reg[0][0].CLK
Clock_50 => debounce_shift_reg[0][1].CLK
Clock_50 => debounce_shift_reg[0][2].CLK
Clock_50 => debounce_shift_reg[0][3].CLK
Clock_50 => debounce_shift_reg[0][4].CLK
Clock_50 => debounce_shift_reg[0][5].CLK
Clock_50 => debounce_shift_reg[0][6].CLK
Clock_50 => debounce_shift_reg[0][7].CLK
Clock_50 => debounce_shift_reg[0][8].CLK
Clock_50 => debounce_shift_reg[0][9].CLK
Clock_50 => debounce_shift_reg[1][0].CLK
Clock_50 => debounce_shift_reg[1][1].CLK
Clock_50 => debounce_shift_reg[1][2].CLK
Clock_50 => debounce_shift_reg[1][3].CLK
Clock_50 => debounce_shift_reg[1][4].CLK
Clock_50 => debounce_shift_reg[1][5].CLK
Clock_50 => debounce_shift_reg[1][6].CLK
Clock_50 => debounce_shift_reg[1][7].CLK
Clock_50 => debounce_shift_reg[1][8].CLK
Clock_50 => debounce_shift_reg[1][9].CLK
Clock_50 => debounce_shift_reg[2][0].CLK
Clock_50 => debounce_shift_reg[2][1].CLK
Clock_50 => debounce_shift_reg[2][2].CLK
Clock_50 => debounce_shift_reg[2][3].CLK
Clock_50 => debounce_shift_reg[2][4].CLK
Clock_50 => debounce_shift_reg[2][5].CLK
Clock_50 => debounce_shift_reg[2][6].CLK
Clock_50 => debounce_shift_reg[2][7].CLK
Clock_50 => debounce_shift_reg[2][8].CLK
Clock_50 => debounce_shift_reg[2][9].CLK
Clock_50 => debounce_shift_reg[3][0].CLK
Clock_50 => debounce_shift_reg[3][1].CLK
Clock_50 => debounce_shift_reg[3][2].CLK
Clock_50 => debounce_shift_reg[3][3].CLK
Clock_50 => debounce_shift_reg[3][4].CLK
Clock_50 => debounce_shift_reg[3][5].CLK
Clock_50 => debounce_shift_reg[3][6].CLK
Clock_50 => debounce_shift_reg[3][7].CLK
Clock_50 => debounce_shift_reg[3][8].CLK
Clock_50 => debounce_shift_reg[3][9].CLK
Clock_50 => clock_1kHz_buf.CLK
Clock_50 => clock_1kHz.CLK
Clock_50 => clock_1kHz_div_count[0].CLK
Clock_50 => clock_1kHz_div_count[1].CLK
Clock_50 => clock_1kHz_div_count[2].CLK
Clock_50 => clock_1kHz_div_count[3].CLK
Clock_50 => clock_1kHz_div_count[4].CLK
Clock_50 => clock_1kHz_div_count[5].CLK
Clock_50 => clock_1kHz_div_count[6].CLK
Clock_50 => clock_1kHz_div_count[7].CLK
Clock_50 => clock_1kHz_div_count[8].CLK
Clock_50 => clock_1kHz_div_count[9].CLK
Clock_50 => clock_1kHz_div_count[10].CLK
Clock_50 => clock_1kHz_div_count[11].CLK
Clock_50 => clock_1kHz_div_count[12].CLK
Clock_50 => clock_1kHz_div_count[13].CLK
Clock_50 => clock_1kHz_div_count[14].CLK
Clock_50 => clock_1kHz_div_count[15].CLK
Resetn => debounce_shift_reg[0][0].ACLR
Resetn => debounce_shift_reg[0][1].ACLR
Resetn => debounce_shift_reg[0][2].ACLR
Resetn => debounce_shift_reg[0][3].ACLR
Resetn => debounce_shift_reg[0][4].ACLR
Resetn => debounce_shift_reg[0][5].ACLR
Resetn => debounce_shift_reg[0][6].ACLR
Resetn => debounce_shift_reg[0][7].ACLR
Resetn => debounce_shift_reg[0][8].ACLR
Resetn => debounce_shift_reg[0][9].ACLR
Resetn => debounce_shift_reg[1][0].ACLR
Resetn => debounce_shift_reg[1][1].ACLR
Resetn => debounce_shift_reg[1][2].ACLR
Resetn => debounce_shift_reg[1][3].ACLR
Resetn => debounce_shift_reg[1][4].ACLR
Resetn => debounce_shift_reg[1][5].ACLR
Resetn => debounce_shift_reg[1][6].ACLR
Resetn => debounce_shift_reg[1][7].ACLR
Resetn => debounce_shift_reg[1][8].ACLR
Resetn => debounce_shift_reg[1][9].ACLR
Resetn => debounce_shift_reg[2][0].ACLR
Resetn => debounce_shift_reg[2][1].ACLR
Resetn => debounce_shift_reg[2][2].ACLR
Resetn => debounce_shift_reg[2][3].ACLR
Resetn => debounce_shift_reg[2][4].ACLR
Resetn => debounce_shift_reg[2][5].ACLR
Resetn => debounce_shift_reg[2][6].ACLR
Resetn => debounce_shift_reg[2][7].ACLR
Resetn => debounce_shift_reg[2][8].ACLR
Resetn => debounce_shift_reg[2][9].ACLR
Resetn => debounce_shift_reg[3][0].ACLR
Resetn => debounce_shift_reg[3][1].ACLR
Resetn => debounce_shift_reg[3][2].ACLR
Resetn => debounce_shift_reg[3][3].ACLR
Resetn => debounce_shift_reg[3][4].ACLR
Resetn => debounce_shift_reg[3][5].ACLR
Resetn => debounce_shift_reg[3][6].ACLR
Resetn => debounce_shift_reg[3][7].ACLR
Resetn => debounce_shift_reg[3][8].ACLR
Resetn => debounce_shift_reg[3][9].ACLR
Resetn => clock_1kHz_div_count[0].ACLR
Resetn => clock_1kHz_div_count[1].ACLR
Resetn => clock_1kHz_div_count[2].ACLR
Resetn => clock_1kHz_div_count[3].ACLR
Resetn => clock_1kHz_div_count[4].ACLR
Resetn => clock_1kHz_div_count[5].ACLR
Resetn => clock_1kHz_div_count[6].ACLR
Resetn => clock_1kHz_div_count[7].ACLR
Resetn => clock_1kHz_div_count[8].ACLR
Resetn => clock_1kHz_div_count[9].ACLR
Resetn => clock_1kHz_div_count[10].ACLR
Resetn => clock_1kHz_div_count[11].ACLR
Resetn => clock_1kHz_div_count[12].ACLR
Resetn => clock_1kHz_div_count[13].ACLR
Resetn => clock_1kHz_div_count[14].ACLR
Resetn => clock_1kHz_div_count[15].ACLR
Resetn => clock_1kHz.PRESET
Resetn => push_button_status_buf[0].ACLR
Resetn => push_button_status_buf[1].ACLR
Resetn => push_button_status_buf[2].ACLR
Resetn => push_button_status_buf[3].ACLR
Resetn => push_button_status[0].ACLR
Resetn => push_button_status[1].ACLR
Resetn => push_button_status[2].ACLR
Resetn => push_button_status[3].ACLR
Resetn => clock_1kHz_buf.PRESET
PB_signal[0] => debounce_shift_reg[0][0].DATAIN
PB_signal[1] => debounce_shift_reg[1][0].DATAIN
PB_signal[2] => debounce_shift_reg[2][0].DATAIN
PB_signal[3] => debounce_shift_reg[3][0].DATAIN
PB_pushed[0] <= PB_pushed.DB_MAX_OUTPUT_PORT_TYPE
PB_pushed[1] <= PB_pushed.DB_MAX_OUTPUT_PORT_TYPE
PB_pushed[2] <= PB_pushed.DB_MAX_OUTPUT_PORT_TYPE
PB_pushed[3] <= PB_pushed.DB_MAX_OUTPUT_PORT_TYPE


|project|VGA_SRAM_interface:VGA_unit
Clock => Clock.IN1
Resetn => Resetn.IN1
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_sram_data[0][0].ENA
VGA_enable => SRAM_address[17]~reg0.ENA
VGA_enable => SRAM_address[16]~reg0.ENA
VGA_enable => SRAM_address[15]~reg0.ENA
VGA_enable => SRAM_address[14]~reg0.ENA
VGA_enable => SRAM_address[13]~reg0.ENA
VGA_enable => SRAM_address[12]~reg0.ENA
VGA_enable => SRAM_address[11]~reg0.ENA
VGA_enable => SRAM_address[10]~reg0.ENA
VGA_enable => SRAM_address[9]~reg0.ENA
VGA_enable => SRAM_address[8]~reg0.ENA
VGA_enable => SRAM_address[7]~reg0.ENA
VGA_enable => SRAM_address[6]~reg0.ENA
VGA_enable => SRAM_address[5]~reg0.ENA
VGA_enable => SRAM_address[4]~reg0.ENA
VGA_enable => SRAM_address[3]~reg0.ENA
VGA_enable => SRAM_address[2]~reg0.ENA
VGA_enable => SRAM_address[1]~reg0.ENA
VGA_enable => SRAM_address[0]~reg0.ENA
VGA_enable => VGA_sram_data[2][15].ENA
VGA_enable => VGA_sram_data[2][14].ENA
VGA_enable => VGA_sram_data[2][13].ENA
VGA_enable => VGA_sram_data[2][12].ENA
VGA_enable => VGA_sram_data[2][11].ENA
VGA_enable => VGA_sram_data[2][10].ENA
VGA_enable => VGA_sram_data[2][9].ENA
VGA_enable => VGA_sram_data[2][8].ENA
VGA_enable => VGA_sram_data[2][7].ENA
VGA_enable => VGA_sram_data[2][6].ENA
VGA_enable => VGA_sram_data[2][5].ENA
VGA_enable => VGA_sram_data[2][4].ENA
VGA_enable => VGA_sram_data[2][3].ENA
VGA_enable => VGA_sram_data[2][2].ENA
VGA_enable => VGA_sram_data[2][1].ENA
VGA_enable => VGA_sram_data[2][0].ENA
VGA_enable => VGA_sram_data[1][15].ENA
VGA_enable => VGA_sram_data[1][14].ENA
VGA_enable => VGA_sram_data[1][13].ENA
VGA_enable => VGA_sram_data[1][12].ENA
VGA_enable => VGA_sram_data[1][11].ENA
VGA_enable => VGA_sram_data[1][10].ENA
VGA_enable => VGA_sram_data[1][9].ENA
VGA_enable => VGA_sram_data[1][8].ENA
VGA_enable => VGA_sram_data[1][7].ENA
VGA_enable => VGA_sram_data[1][6].ENA
VGA_enable => VGA_sram_data[1][5].ENA
VGA_enable => VGA_sram_data[1][4].ENA
VGA_enable => VGA_sram_data[1][3].ENA
VGA_enable => VGA_sram_data[1][2].ENA
VGA_enable => VGA_sram_data[1][1].ENA
VGA_enable => VGA_sram_data[1][0].ENA
VGA_enable => VGA_sram_data[0][15].ENA
VGA_enable => VGA_sram_data[0][14].ENA
VGA_enable => VGA_sram_data[0][13].ENA
VGA_enable => VGA_sram_data[0][12].ENA
VGA_enable => VGA_sram_data[0][11].ENA
VGA_enable => VGA_sram_data[0][10].ENA
VGA_enable => VGA_sram_data[0][9].ENA
VGA_enable => VGA_sram_data[0][8].ENA
VGA_enable => VGA_sram_data[0][7].ENA
VGA_enable => VGA_sram_data[0][6].ENA
VGA_enable => VGA_sram_data[0][5].ENA
VGA_enable => VGA_sram_data[0][4].ENA
VGA_enable => VGA_sram_data[0][3].ENA
VGA_enable => VGA_sram_data[0][2].ENA
VGA_enable => VGA_sram_data[0][1].ENA
SRAM_base_address[0] => SRAM_address.DATAB
SRAM_base_address[1] => SRAM_address.DATAB
SRAM_base_address[2] => SRAM_address.DATAB
SRAM_base_address[3] => SRAM_address.DATAB
SRAM_base_address[4] => SRAM_address.DATAB
SRAM_base_address[5] => SRAM_address.DATAB
SRAM_base_address[6] => SRAM_address.DATAB
SRAM_base_address[7] => SRAM_address.DATAB
SRAM_base_address[8] => SRAM_address.DATAB
SRAM_base_address[9] => SRAM_address.DATAB
SRAM_base_address[10] => SRAM_address.DATAB
SRAM_base_address[11] => SRAM_address.DATAB
SRAM_base_address[12] => SRAM_address.DATAB
SRAM_base_address[13] => SRAM_address.DATAB
SRAM_base_address[14] => SRAM_address.DATAB
SRAM_base_address[15] => SRAM_address.DATAB
SRAM_base_address[16] => SRAM_address.DATAB
SRAM_base_address[17] => SRAM_address.DATAB
SRAM_address[0] <= SRAM_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[1] <= SRAM_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[2] <= SRAM_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[3] <= SRAM_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[4] <= SRAM_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[5] <= SRAM_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[6] <= SRAM_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[7] <= SRAM_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[8] <= SRAM_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[9] <= SRAM_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[10] <= SRAM_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[11] <= SRAM_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[12] <= SRAM_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[13] <= SRAM_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[14] <= SRAM_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[15] <= SRAM_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[16] <= SRAM_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[17] <= SRAM_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[0] => VGA_sram_data.DATAB
SRAM_read_data[0] => VGA_sram_data.DATAB
SRAM_read_data[0] => VGA_sram_data.DATAB
SRAM_read_data[1] => VGA_sram_data.DATAB
SRAM_read_data[1] => VGA_sram_data.DATAB
SRAM_read_data[1] => VGA_sram_data.DATAB
SRAM_read_data[2] => VGA_sram_data.DATAB
SRAM_read_data[2] => VGA_sram_data.DATAB
SRAM_read_data[2] => VGA_sram_data.DATAB
SRAM_read_data[3] => VGA_sram_data.DATAB
SRAM_read_data[3] => VGA_sram_data.DATAB
SRAM_read_data[3] => VGA_sram_data.DATAB
SRAM_read_data[4] => VGA_sram_data.DATAB
SRAM_read_data[4] => VGA_sram_data.DATAB
SRAM_read_data[4] => VGA_sram_data.DATAB
SRAM_read_data[5] => VGA_sram_data.DATAB
SRAM_read_data[5] => VGA_sram_data.DATAB
SRAM_read_data[5] => VGA_sram_data.DATAB
SRAM_read_data[6] => VGA_sram_data.DATAB
SRAM_read_data[6] => VGA_sram_data.DATAB
SRAM_read_data[6] => VGA_sram_data.DATAB
SRAM_read_data[7] => VGA_sram_data.DATAB
SRAM_read_data[7] => VGA_sram_data.DATAB
SRAM_read_data[7] => VGA_sram_data.DATAB
SRAM_read_data[8] => VGA_sram_data.DATAB
SRAM_read_data[8] => VGA_sram_data.DATAB
SRAM_read_data[8] => VGA_sram_data.DATAB
SRAM_read_data[9] => VGA_sram_data.DATAB
SRAM_read_data[9] => VGA_sram_data.DATAB
SRAM_read_data[9] => VGA_sram_data.DATAB
SRAM_read_data[10] => VGA_sram_data.DATAB
SRAM_read_data[10] => VGA_sram_data.DATAB
SRAM_read_data[10] => VGA_sram_data.DATAB
SRAM_read_data[11] => VGA_sram_data.DATAB
SRAM_read_data[11] => VGA_sram_data.DATAB
SRAM_read_data[11] => VGA_sram_data.DATAB
SRAM_read_data[12] => VGA_sram_data.DATAB
SRAM_read_data[12] => VGA_sram_data.DATAB
SRAM_read_data[12] => VGA_sram_data.DATAB
SRAM_read_data[13] => VGA_sram_data.DATAB
SRAM_read_data[13] => VGA_sram_data.DATAB
SRAM_read_data[13] => VGA_sram_data.DATAB
SRAM_read_data[14] => VGA_sram_data.DATAB
SRAM_read_data[14] => VGA_sram_data.DATAB
SRAM_read_data[14] => VGA_sram_data.DATAB
SRAM_read_data[15] => VGA_sram_data.DATAB
SRAM_read_data[15] => VGA_sram_data.DATAB
SRAM_read_data[15] => VGA_sram_data.DATAB
VGA_CLOCK_O <= Enable.DB_MAX_OUTPUT_PORT_TYPE
VGA_HSYNC_O <= VGA_controller:VGA_unit.oVGA_H_SYNC
VGA_VSYNC_O <= VGA_controller:VGA_unit.oVGA_V_SYNC
VGA_BLANK_O <= VGA_controller:VGA_unit.oVGA_BLANK
VGA_SYNC_O <= VGA_controller:VGA_unit.oVGA_SYNC
VGA_RED_O[0] <= VGA_controller:VGA_unit.oVGA_R
VGA_RED_O[1] <= VGA_controller:VGA_unit.oVGA_R
VGA_RED_O[2] <= VGA_controller:VGA_unit.oVGA_R
VGA_RED_O[3] <= VGA_controller:VGA_unit.oVGA_R
VGA_RED_O[4] <= VGA_controller:VGA_unit.oVGA_R
VGA_RED_O[5] <= VGA_controller:VGA_unit.oVGA_R
VGA_RED_O[6] <= VGA_controller:VGA_unit.oVGA_R
VGA_RED_O[7] <= VGA_controller:VGA_unit.oVGA_R
VGA_GREEN_O[0] <= VGA_controller:VGA_unit.oVGA_G
VGA_GREEN_O[1] <= VGA_controller:VGA_unit.oVGA_G
VGA_GREEN_O[2] <= VGA_controller:VGA_unit.oVGA_G
VGA_GREEN_O[3] <= VGA_controller:VGA_unit.oVGA_G
VGA_GREEN_O[4] <= VGA_controller:VGA_unit.oVGA_G
VGA_GREEN_O[5] <= VGA_controller:VGA_unit.oVGA_G
VGA_GREEN_O[6] <= VGA_controller:VGA_unit.oVGA_G
VGA_GREEN_O[7] <= VGA_controller:VGA_unit.oVGA_G
VGA_BLUE_O[0] <= VGA_controller:VGA_unit.oVGA_B
VGA_BLUE_O[1] <= VGA_controller:VGA_unit.oVGA_B
VGA_BLUE_O[2] <= VGA_controller:VGA_unit.oVGA_B
VGA_BLUE_O[3] <= VGA_controller:VGA_unit.oVGA_B
VGA_BLUE_O[4] <= VGA_controller:VGA_unit.oVGA_B
VGA_BLUE_O[5] <= VGA_controller:VGA_unit.oVGA_B
VGA_BLUE_O[6] <= VGA_controller:VGA_unit.oVGA_B
VGA_BLUE_O[7] <= VGA_controller:VGA_unit.oVGA_B


|project|VGA_SRAM_interface:VGA_unit|VGA_controller:VGA_unit
Clock => oVGA_B[0]~reg0.CLK
Clock => oVGA_B[1]~reg0.CLK
Clock => oVGA_B[2]~reg0.CLK
Clock => oVGA_B[3]~reg0.CLK
Clock => oVGA_B[4]~reg0.CLK
Clock => oVGA_B[5]~reg0.CLK
Clock => oVGA_B[6]~reg0.CLK
Clock => oVGA_B[7]~reg0.CLK
Clock => oVGA_G[0]~reg0.CLK
Clock => oVGA_G[1]~reg0.CLK
Clock => oVGA_G[2]~reg0.CLK
Clock => oVGA_G[3]~reg0.CLK
Clock => oVGA_G[4]~reg0.CLK
Clock => oVGA_G[5]~reg0.CLK
Clock => oVGA_G[6]~reg0.CLK
Clock => oVGA_G[7]~reg0.CLK
Clock => oVGA_R[0]~reg0.CLK
Clock => oVGA_R[1]~reg0.CLK
Clock => oVGA_R[2]~reg0.CLK
Clock => oVGA_R[3]~reg0.CLK
Clock => oVGA_R[4]~reg0.CLK
Clock => oVGA_R[5]~reg0.CLK
Clock => oVGA_R[6]~reg0.CLK
Clock => oVGA_R[7]~reg0.CLK
Clock => oVGA_V_SYNC~reg0.CLK
Clock => V_Cont[0].CLK
Clock => V_Cont[1].CLK
Clock => V_Cont[2].CLK
Clock => V_Cont[3].CLK
Clock => V_Cont[4].CLK
Clock => V_Cont[5].CLK
Clock => V_Cont[6].CLK
Clock => V_Cont[7].CLK
Clock => V_Cont[8].CLK
Clock => V_Cont[9].CLK
Clock => oVGA_H_SYNC~reg0.CLK
Clock => H_Cont[0].CLK
Clock => H_Cont[1].CLK
Clock => H_Cont[2].CLK
Clock => H_Cont[3].CLK
Clock => H_Cont[4].CLK
Clock => H_Cont[5].CLK
Clock => H_Cont[6].CLK
Clock => H_Cont[7].CLK
Clock => H_Cont[8].CLK
Clock => H_Cont[9].CLK
Resetn => oVGA_B[0]~reg0.ACLR
Resetn => oVGA_B[1]~reg0.ACLR
Resetn => oVGA_B[2]~reg0.ACLR
Resetn => oVGA_B[3]~reg0.ACLR
Resetn => oVGA_B[4]~reg0.ACLR
Resetn => oVGA_B[5]~reg0.ACLR
Resetn => oVGA_B[6]~reg0.ACLR
Resetn => oVGA_B[7]~reg0.ACLR
Resetn => oVGA_G[0]~reg0.ACLR
Resetn => oVGA_G[1]~reg0.ACLR
Resetn => oVGA_G[2]~reg0.ACLR
Resetn => oVGA_G[3]~reg0.ACLR
Resetn => oVGA_G[4]~reg0.ACLR
Resetn => oVGA_G[5]~reg0.ACLR
Resetn => oVGA_G[6]~reg0.ACLR
Resetn => oVGA_G[7]~reg0.ACLR
Resetn => oVGA_R[0]~reg0.ACLR
Resetn => oVGA_R[1]~reg0.ACLR
Resetn => oVGA_R[2]~reg0.ACLR
Resetn => oVGA_R[3]~reg0.ACLR
Resetn => oVGA_R[4]~reg0.ACLR
Resetn => oVGA_R[5]~reg0.ACLR
Resetn => oVGA_R[6]~reg0.ACLR
Resetn => oVGA_R[7]~reg0.ACLR
Resetn => oVGA_H_SYNC~reg0.ACLR
Resetn => H_Cont[0].ACLR
Resetn => H_Cont[1].ACLR
Resetn => H_Cont[2].ACLR
Resetn => H_Cont[3].ACLR
Resetn => H_Cont[4].ACLR
Resetn => H_Cont[5].ACLR
Resetn => H_Cont[6].ACLR
Resetn => H_Cont[7].ACLR
Resetn => H_Cont[8].ACLR
Resetn => H_Cont[9].ACLR
Resetn => oVGA_V_SYNC~reg0.ACLR
Resetn => V_Cont[0].ACLR
Resetn => V_Cont[1].ACLR
Resetn => V_Cont[2].ACLR
Resetn => V_Cont[3].ACLR
Resetn => V_Cont[4].ACLR
Resetn => V_Cont[5].ACLR
Resetn => V_Cont[6].ACLR
Resetn => V_Cont[7].ACLR
Resetn => V_Cont[8].ACLR
Resetn => V_Cont[9].ACLR
Enable => oVGA_B[0]~reg0.ENA
Enable => H_Cont[9].ENA
Enable => H_Cont[8].ENA
Enable => H_Cont[7].ENA
Enable => H_Cont[6].ENA
Enable => H_Cont[5].ENA
Enable => H_Cont[4].ENA
Enable => H_Cont[3].ENA
Enable => H_Cont[2].ENA
Enable => H_Cont[1].ENA
Enable => H_Cont[0].ENA
Enable => oVGA_H_SYNC~reg0.ENA
Enable => V_Cont[9].ENA
Enable => V_Cont[8].ENA
Enable => V_Cont[7].ENA
Enable => V_Cont[6].ENA
Enable => V_Cont[5].ENA
Enable => V_Cont[4].ENA
Enable => V_Cont[3].ENA
Enable => V_Cont[2].ENA
Enable => V_Cont[1].ENA
Enable => V_Cont[0].ENA
Enable => oVGA_V_SYNC~reg0.ENA
Enable => oVGA_R[7]~reg0.ENA
Enable => oVGA_R[6]~reg0.ENA
Enable => oVGA_R[5]~reg0.ENA
Enable => oVGA_R[4]~reg0.ENA
Enable => oVGA_R[3]~reg0.ENA
Enable => oVGA_R[2]~reg0.ENA
Enable => oVGA_R[1]~reg0.ENA
Enable => oVGA_R[0]~reg0.ENA
Enable => oVGA_G[7]~reg0.ENA
Enable => oVGA_G[6]~reg0.ENA
Enable => oVGA_G[5]~reg0.ENA
Enable => oVGA_G[4]~reg0.ENA
Enable => oVGA_G[3]~reg0.ENA
Enable => oVGA_G[2]~reg0.ENA
Enable => oVGA_G[1]~reg0.ENA
Enable => oVGA_G[0]~reg0.ENA
Enable => oVGA_B[7]~reg0.ENA
Enable => oVGA_B[6]~reg0.ENA
Enable => oVGA_B[5]~reg0.ENA
Enable => oVGA_B[4]~reg0.ENA
Enable => oVGA_B[3]~reg0.ENA
Enable => oVGA_B[2]~reg0.ENA
Enable => oVGA_B[1]~reg0.ENA
iRed[0] => nVGA_R[0].DATAB
iRed[1] => nVGA_R[1].DATAB
iRed[2] => nVGA_R[2].DATAB
iRed[3] => nVGA_R[3].DATAB
iRed[4] => nVGA_R[4].DATAB
iRed[5] => nVGA_R[5].DATAB
iRed[6] => nVGA_R[6].DATAB
iRed[7] => nVGA_R[7].DATAB
iGreen[0] => nVGA_G[0].DATAB
iGreen[1] => nVGA_G[1].DATAB
iGreen[2] => nVGA_G[2].DATAB
iGreen[3] => nVGA_G[3].DATAB
iGreen[4] => nVGA_G[4].DATAB
iGreen[5] => nVGA_G[5].DATAB
iGreen[6] => nVGA_G[6].DATAB
iGreen[7] => nVGA_G[7].DATAB
iBlue[0] => nVGA_B[0].DATAB
iBlue[1] => nVGA_B[1].DATAB
iBlue[2] => nVGA_B[2].DATAB
iBlue[3] => nVGA_B[3].DATAB
iBlue[4] => nVGA_B[4].DATAB
iBlue[5] => nVGA_B[5].DATAB
iBlue[6] => nVGA_B[6].DATAB
iBlue[7] => nVGA_B[7].DATAB
oCoord_X[0] <= H_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[1] <= H_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[2] <= H_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[3] <= H_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[0] <= oVGA_R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[1] <= oVGA_R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[2] <= oVGA_R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[3] <= oVGA_R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[4] <= oVGA_R[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[5] <= oVGA_R[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[6] <= oVGA_R[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[7] <= oVGA_R[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[0] <= oVGA_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[1] <= oVGA_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[2] <= oVGA_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[3] <= oVGA_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[4] <= oVGA_G[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[5] <= oVGA_G[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[6] <= oVGA_G[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[7] <= oVGA_G[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[0] <= oVGA_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[1] <= oVGA_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[2] <= oVGA_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[3] <= oVGA_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[4] <= oVGA_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[5] <= oVGA_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[6] <= oVGA_B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[7] <= oVGA_B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_H_SYNC <= oVGA_H_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_V_SYNC <= oVGA_V_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_SYNC <= <GND>
oVGA_BLANK <= oVGA_BLANK.DB_MAX_OUTPUT_PORT_TYPE


|project|UART_SRAM_interface:UART_unit
Clock => Clock.IN1
Resetn => Resetn.IN1
UART_RX_I => UART_RX_I.IN1
Initialize => UART_rx_enable.OUTPUTSELECT
Initialize => UART_rx_unload_data.OUTPUTSELECT
Initialize => SRAM_we_n.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => new_line_count.OUTPUTSELECT
Initialize => new_line_count.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_rx_enable.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
SRAM_address[0] <= SRAM_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[1] <= SRAM_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[2] <= SRAM_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[3] <= SRAM_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[4] <= SRAM_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[5] <= SRAM_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[6] <= SRAM_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[7] <= SRAM_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[8] <= SRAM_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[9] <= SRAM_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[10] <= SRAM_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[11] <= SRAM_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[12] <= SRAM_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[13] <= SRAM_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[14] <= SRAM_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[15] <= SRAM_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[16] <= SRAM_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[17] <= SRAM_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[0] <= SRAM_write_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[1] <= SRAM_write_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[2] <= SRAM_write_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[3] <= SRAM_write_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[4] <= SRAM_write_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[5] <= SRAM_write_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[6] <= SRAM_write_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[7] <= SRAM_write_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[8] <= SRAM_write_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[9] <= SRAM_write_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[10] <= SRAM_write_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[11] <= SRAM_write_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[12] <= SRAM_write_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[13] <= SRAM_write_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[14] <= SRAM_write_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[15] <= SRAM_write_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_we_n <= SRAM_we_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
Frame_error <= UART_receive_controller:UART_RX.Frame_error


|project|UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX
Clock_50 => RX_data_in.CLK
Clock_50 => Empty~reg0.CLK
Clock_50 => Overrun~reg0.CLK
Clock_50 => Frame_error~reg0.CLK
Clock_50 => data_count[0].CLK
Clock_50 => data_count[1].CLK
Clock_50 => data_count[2].CLK
Clock_50 => clock_count[0].CLK
Clock_50 => clock_count[1].CLK
Clock_50 => clock_count[2].CLK
Clock_50 => clock_count[3].CLK
Clock_50 => clock_count[4].CLK
Clock_50 => clock_count[5].CLK
Clock_50 => clock_count[6].CLK
Clock_50 => clock_count[7].CLK
Clock_50 => clock_count[8].CLK
Clock_50 => clock_count[9].CLK
Clock_50 => RX_data[0]~reg0.CLK
Clock_50 => RX_data[1]~reg0.CLK
Clock_50 => RX_data[2]~reg0.CLK
Clock_50 => RX_data[3]~reg0.CLK
Clock_50 => RX_data[4]~reg0.CLK
Clock_50 => RX_data[5]~reg0.CLK
Clock_50 => RX_data[6]~reg0.CLK
Clock_50 => RX_data[7]~reg0.CLK
Clock_50 => data_buffer[0].CLK
Clock_50 => data_buffer[1].CLK
Clock_50 => data_buffer[2].CLK
Clock_50 => data_buffer[3].CLK
Clock_50 => data_buffer[4].CLK
Clock_50 => data_buffer[5].CLK
Clock_50 => data_buffer[6].CLK
Clock_50 => data_buffer[7].CLK
Clock_50 => RXC_state~5.DATAIN
Resetn => RX_data_in.ACLR
Resetn => Empty~reg0.PRESET
Resetn => Overrun~reg0.ACLR
Resetn => Frame_error~reg0.ACLR
Resetn => data_count[0].ACLR
Resetn => data_count[1].ACLR
Resetn => data_count[2].ACLR
Resetn => clock_count[0].ACLR
Resetn => clock_count[1].ACLR
Resetn => clock_count[2].ACLR
Resetn => clock_count[3].ACLR
Resetn => clock_count[4].ACLR
Resetn => clock_count[5].ACLR
Resetn => clock_count[6].ACLR
Resetn => clock_count[7].ACLR
Resetn => clock_count[8].ACLR
Resetn => clock_count[9].ACLR
Resetn => RX_data[0]~reg0.ACLR
Resetn => RX_data[1]~reg0.ACLR
Resetn => RX_data[2]~reg0.ACLR
Resetn => RX_data[3]~reg0.ACLR
Resetn => RX_data[4]~reg0.ACLR
Resetn => RX_data[5]~reg0.ACLR
Resetn => RX_data[6]~reg0.ACLR
Resetn => RX_data[7]~reg0.ACLR
Resetn => data_buffer[0].ACLR
Resetn => data_buffer[1].ACLR
Resetn => data_buffer[2].ACLR
Resetn => data_buffer[3].ACLR
Resetn => data_buffer[4].ACLR
Resetn => data_buffer[5].ACLR
Resetn => data_buffer[6].ACLR
Resetn => data_buffer[7].ACLR
Resetn => RXC_state~7.DATAIN
Enable => RXC_state.OUTPUTSELECT
Enable => RXC_state.OUTPUTSELECT
Enable => RXC_state.OUTPUTSELECT
Enable => RXC_state.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => data_count.OUTPUTSELECT
Enable => data_count.OUTPUTSELECT
Enable => data_count.OUTPUTSELECT
Enable => Frame_error.OUTPUTSELECT
Enable => Overrun.OUTPUTSELECT
Unload_data => Empty.OUTPUTSELECT
RX_data[0] <= RX_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[1] <= RX_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[2] <= RX_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[3] <= RX_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[4] <= RX_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[5] <= RX_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[6] <= RX_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[7] <= RX_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Empty <= Empty~reg0.DB_MAX_OUTPUT_PORT_TYPE
Overrun <= Overrun~reg0.DB_MAX_OUTPUT_PORT_TYPE
Frame_error <= Frame_error~reg0.DB_MAX_OUTPUT_PORT_TYPE
UART_RX_I => RX_data_in.DATAIN


|project|SRAM_controller:SRAM_unit
Clock_50 => Clock_50.IN1
Resetn => SRAM_ready.IN1
Resetn => _.IN1
Resetn => SRAM_write_data_buf[0].ACLR
Resetn => SRAM_write_data_buf[1].ACLR
Resetn => SRAM_write_data_buf[2].ACLR
Resetn => SRAM_write_data_buf[3].ACLR
Resetn => SRAM_write_data_buf[4].ACLR
Resetn => SRAM_write_data_buf[5].ACLR
Resetn => SRAM_write_data_buf[6].ACLR
Resetn => SRAM_write_data_buf[7].ACLR
Resetn => SRAM_write_data_buf[8].ACLR
Resetn => SRAM_write_data_buf[9].ACLR
Resetn => SRAM_write_data_buf[10].ACLR
Resetn => SRAM_write_data_buf[11].ACLR
Resetn => SRAM_write_data_buf[12].ACLR
Resetn => SRAM_write_data_buf[13].ACLR
Resetn => SRAM_write_data_buf[14].ACLR
Resetn => SRAM_write_data_buf[15].ACLR
Resetn => SRAM_WE_N_O~reg0.PRESET
Resetn => SRAM_read_data[0]~reg0.ACLR
Resetn => SRAM_read_data[1]~reg0.ACLR
Resetn => SRAM_read_data[2]~reg0.ACLR
Resetn => SRAM_read_data[3]~reg0.ACLR
Resetn => SRAM_read_data[4]~reg0.ACLR
Resetn => SRAM_read_data[5]~reg0.ACLR
Resetn => SRAM_read_data[6]~reg0.ACLR
Resetn => SRAM_read_data[7]~reg0.ACLR
Resetn => SRAM_read_data[8]~reg0.ACLR
Resetn => SRAM_read_data[9]~reg0.ACLR
Resetn => SRAM_read_data[10]~reg0.ACLR
Resetn => SRAM_read_data[11]~reg0.ACLR
Resetn => SRAM_read_data[12]~reg0.ACLR
Resetn => SRAM_read_data[13]~reg0.ACLR
Resetn => SRAM_read_data[14]~reg0.ACLR
Resetn => SRAM_read_data[15]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[0]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[1]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[2]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[3]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[4]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[5]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[6]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[7]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[8]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[9]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[10]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[11]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[12]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[13]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[14]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[15]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[16]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[17]~reg0.ACLR
Resetn => SRAM_OE_N_O~reg0.PRESET
Resetn => SRAM_CE_N_O~reg0.PRESET
Resetn => SRAM_LB_N_O~reg0.ACLR
Resetn => SRAM_UB_N_O~reg0.ACLR
SRAM_address[0] => SRAM_ADDRESS_O[0]~reg0.DATAIN
SRAM_address[1] => SRAM_ADDRESS_O[1]~reg0.DATAIN
SRAM_address[2] => SRAM_ADDRESS_O[2]~reg0.DATAIN
SRAM_address[3] => SRAM_ADDRESS_O[3]~reg0.DATAIN
SRAM_address[4] => SRAM_ADDRESS_O[4]~reg0.DATAIN
SRAM_address[5] => SRAM_ADDRESS_O[5]~reg0.DATAIN
SRAM_address[6] => SRAM_ADDRESS_O[6]~reg0.DATAIN
SRAM_address[7] => SRAM_ADDRESS_O[7]~reg0.DATAIN
SRAM_address[8] => SRAM_ADDRESS_O[8]~reg0.DATAIN
SRAM_address[9] => SRAM_ADDRESS_O[9]~reg0.DATAIN
SRAM_address[10] => SRAM_ADDRESS_O[10]~reg0.DATAIN
SRAM_address[11] => SRAM_ADDRESS_O[11]~reg0.DATAIN
SRAM_address[12] => SRAM_ADDRESS_O[12]~reg0.DATAIN
SRAM_address[13] => SRAM_ADDRESS_O[13]~reg0.DATAIN
SRAM_address[14] => SRAM_ADDRESS_O[14]~reg0.DATAIN
SRAM_address[15] => SRAM_ADDRESS_O[15]~reg0.DATAIN
SRAM_address[16] => SRAM_ADDRESS_O[16]~reg0.DATAIN
SRAM_address[17] => SRAM_ADDRESS_O[17]~reg0.DATAIN
SRAM_write_data[0] => SRAM_write_data_buf[0].DATAIN
SRAM_write_data[1] => SRAM_write_data_buf[1].DATAIN
SRAM_write_data[2] => SRAM_write_data_buf[2].DATAIN
SRAM_write_data[3] => SRAM_write_data_buf[3].DATAIN
SRAM_write_data[4] => SRAM_write_data_buf[4].DATAIN
SRAM_write_data[5] => SRAM_write_data_buf[5].DATAIN
SRAM_write_data[6] => SRAM_write_data_buf[6].DATAIN
SRAM_write_data[7] => SRAM_write_data_buf[7].DATAIN
SRAM_write_data[8] => SRAM_write_data_buf[8].DATAIN
SRAM_write_data[9] => SRAM_write_data_buf[9].DATAIN
SRAM_write_data[10] => SRAM_write_data_buf[10].DATAIN
SRAM_write_data[11] => SRAM_write_data_buf[11].DATAIN
SRAM_write_data[12] => SRAM_write_data_buf[12].DATAIN
SRAM_write_data[13] => SRAM_write_data_buf[13].DATAIN
SRAM_write_data[14] => SRAM_write_data_buf[14].DATAIN
SRAM_write_data[15] => SRAM_write_data_buf[15].DATAIN
SRAM_we_n => SRAM_WE_N_O~reg0.DATAIN
SRAM_read_data[0] <= SRAM_read_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[1] <= SRAM_read_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[2] <= SRAM_read_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[3] <= SRAM_read_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[4] <= SRAM_read_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[5] <= SRAM_read_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[6] <= SRAM_read_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[7] <= SRAM_read_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[8] <= SRAM_read_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[9] <= SRAM_read_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[10] <= SRAM_read_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[11] <= SRAM_read_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[12] <= SRAM_read_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[13] <= SRAM_read_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[14] <= SRAM_read_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[15] <= SRAM_read_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ready <= SRAM_ready.DB_MAX_OUTPUT_PORT_TYPE
SRAM_DATA_IO[0] <> SRAM_DATA_IO[0]
SRAM_DATA_IO[1] <> SRAM_DATA_IO[1]
SRAM_DATA_IO[2] <> SRAM_DATA_IO[2]
SRAM_DATA_IO[3] <> SRAM_DATA_IO[3]
SRAM_DATA_IO[4] <> SRAM_DATA_IO[4]
SRAM_DATA_IO[5] <> SRAM_DATA_IO[5]
SRAM_DATA_IO[6] <> SRAM_DATA_IO[6]
SRAM_DATA_IO[7] <> SRAM_DATA_IO[7]
SRAM_DATA_IO[8] <> SRAM_DATA_IO[8]
SRAM_DATA_IO[9] <> SRAM_DATA_IO[9]
SRAM_DATA_IO[10] <> SRAM_DATA_IO[10]
SRAM_DATA_IO[11] <> SRAM_DATA_IO[11]
SRAM_DATA_IO[12] <> SRAM_DATA_IO[12]
SRAM_DATA_IO[13] <> SRAM_DATA_IO[13]
SRAM_DATA_IO[14] <> SRAM_DATA_IO[14]
SRAM_DATA_IO[15] <> SRAM_DATA_IO[15]
SRAM_ADDRESS_O[0] <= SRAM_ADDRESS_O[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[1] <= SRAM_ADDRESS_O[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[2] <= SRAM_ADDRESS_O[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[3] <= SRAM_ADDRESS_O[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[4] <= SRAM_ADDRESS_O[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[5] <= SRAM_ADDRESS_O[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[6] <= SRAM_ADDRESS_O[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[7] <= SRAM_ADDRESS_O[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[8] <= SRAM_ADDRESS_O[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[9] <= SRAM_ADDRESS_O[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[10] <= SRAM_ADDRESS_O[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[11] <= SRAM_ADDRESS_O[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[12] <= SRAM_ADDRESS_O[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[13] <= SRAM_ADDRESS_O[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[14] <= SRAM_ADDRESS_O[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[15] <= SRAM_ADDRESS_O[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[16] <= SRAM_ADDRESS_O[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[17] <= SRAM_ADDRESS_O[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_UB_N_O <= SRAM_UB_N_O~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_LB_N_O <= SRAM_LB_N_O~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_WE_N_O <= SRAM_WE_N_O~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_CE_N_O <= SRAM_CE_N_O~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_OE_N_O <= SRAM_OE_N_O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst
areset => areset.IN1
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|project|SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component
inclk[0] => Clock_100_PLL_altpll:auto_generated.inclk[0]
inclk[1] => Clock_100_PLL_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => Clock_100_PLL_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= Clock_100_PLL_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|project|SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|Clock_100_PLL_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|project|M1_module:M1_unit
Clock => V_buff[0].CLK
Clock => V_buff[1].CLK
Clock => V_buff[2].CLK
Clock => V_buff[3].CLK
Clock => V_buff[4].CLK
Clock => V_buff[5].CLK
Clock => V_buff[6].CLK
Clock => V_buff[7].CLK
Clock => U_buff[0].CLK
Clock => U_buff[1].CLK
Clock => U_buff[2].CLK
Clock => U_buff[3].CLK
Clock => U_buff[4].CLK
Clock => U_buff[5].CLK
Clock => U_buff[6].CLK
Clock => U_buff[7].CLK
Clock => V_acc[0].CLK
Clock => V_acc[1].CLK
Clock => V_acc[2].CLK
Clock => V_acc[3].CLK
Clock => V_acc[4].CLK
Clock => V_acc[5].CLK
Clock => V_acc[6].CLK
Clock => V_acc[7].CLK
Clock => V_acc[8].CLK
Clock => V_acc[9].CLK
Clock => V_acc[10].CLK
Clock => V_acc[11].CLK
Clock => V_acc[12].CLK
Clock => V_acc[13].CLK
Clock => V_acc[14].CLK
Clock => V_acc[15].CLK
Clock => V_acc[16].CLK
Clock => V_acc[17].CLK
Clock => V_acc[18].CLK
Clock => V_acc[19].CLK
Clock => V_acc[20].CLK
Clock => V_acc[21].CLK
Clock => V_acc[22].CLK
Clock => V_acc[23].CLK
Clock => V_acc[24].CLK
Clock => V_acc[25].CLK
Clock => V_acc[26].CLK
Clock => V_acc[27].CLK
Clock => V_acc[28].CLK
Clock => V_acc[29].CLK
Clock => V_acc[30].CLK
Clock => V_acc[31].CLK
Clock => U_acc[0].CLK
Clock => U_acc[1].CLK
Clock => U_acc[2].CLK
Clock => U_acc[3].CLK
Clock => U_acc[4].CLK
Clock => U_acc[5].CLK
Clock => U_acc[6].CLK
Clock => U_acc[7].CLK
Clock => U_acc[8].CLK
Clock => U_acc[9].CLK
Clock => U_acc[10].CLK
Clock => U_acc[11].CLK
Clock => U_acc[12].CLK
Clock => U_acc[13].CLK
Clock => U_acc[14].CLK
Clock => U_acc[15].CLK
Clock => U_acc[16].CLK
Clock => U_acc[17].CLK
Clock => U_acc[18].CLK
Clock => U_acc[19].CLK
Clock => U_acc[20].CLK
Clock => U_acc[21].CLK
Clock => U_acc[22].CLK
Clock => U_acc[23].CLK
Clock => U_acc[24].CLK
Clock => U_acc[25].CLK
Clock => U_acc[26].CLK
Clock => U_acc[27].CLK
Clock => U_acc[28].CLK
Clock => U_acc[29].CLK
Clock => U_acc[30].CLK
Clock => U_acc[31].CLK
Clock => Y_odd[0].CLK
Clock => Y_odd[1].CLK
Clock => Y_odd[2].CLK
Clock => Y_odd[3].CLK
Clock => Y_odd[4].CLK
Clock => Y_odd[5].CLK
Clock => Y_odd[6].CLK
Clock => Y_odd[7].CLK
Clock => Y_even[0].CLK
Clock => Y_even[1].CLK
Clock => Y_even[2].CLK
Clock => Y_even[3].CLK
Clock => Y_even[4].CLK
Clock => Y_even[5].CLK
Clock => Y_even[6].CLK
Clock => Y_even[7].CLK
Clock => V_regs[0][0].CLK
Clock => V_regs[0][1].CLK
Clock => V_regs[0][2].CLK
Clock => V_regs[0][3].CLK
Clock => V_regs[0][4].CLK
Clock => V_regs[0][5].CLK
Clock => V_regs[0][6].CLK
Clock => V_regs[0][7].CLK
Clock => V_regs[1][0].CLK
Clock => V_regs[1][1].CLK
Clock => V_regs[1][2].CLK
Clock => V_regs[1][3].CLK
Clock => V_regs[1][4].CLK
Clock => V_regs[1][5].CLK
Clock => V_regs[1][6].CLK
Clock => V_regs[1][7].CLK
Clock => V_regs[2][0].CLK
Clock => V_regs[2][1].CLK
Clock => V_regs[2][2].CLK
Clock => V_regs[2][3].CLK
Clock => V_regs[2][4].CLK
Clock => V_regs[2][5].CLK
Clock => V_regs[2][6].CLK
Clock => V_regs[2][7].CLK
Clock => V_regs[3][0].CLK
Clock => V_regs[3][1].CLK
Clock => V_regs[3][2].CLK
Clock => V_regs[3][3].CLK
Clock => V_regs[3][4].CLK
Clock => V_regs[3][5].CLK
Clock => V_regs[3][6].CLK
Clock => V_regs[3][7].CLK
Clock => V_regs[4][0].CLK
Clock => V_regs[4][1].CLK
Clock => V_regs[4][2].CLK
Clock => V_regs[4][3].CLK
Clock => V_regs[4][4].CLK
Clock => V_regs[4][5].CLK
Clock => V_regs[4][6].CLK
Clock => V_regs[4][7].CLK
Clock => V_regs[5][0].CLK
Clock => V_regs[5][1].CLK
Clock => V_regs[5][2].CLK
Clock => V_regs[5][3].CLK
Clock => V_regs[5][4].CLK
Clock => V_regs[5][5].CLK
Clock => V_regs[5][6].CLK
Clock => V_regs[5][7].CLK
Clock => V_regs[6][0].CLK
Clock => V_regs[6][1].CLK
Clock => V_regs[6][2].CLK
Clock => V_regs[6][3].CLK
Clock => V_regs[6][4].CLK
Clock => V_regs[6][5].CLK
Clock => V_regs[6][6].CLK
Clock => V_regs[6][7].CLK
Clock => V_regs[7][0].CLK
Clock => V_regs[7][1].CLK
Clock => V_regs[7][2].CLK
Clock => V_regs[7][3].CLK
Clock => V_regs[7][4].CLK
Clock => V_regs[7][5].CLK
Clock => V_regs[7][6].CLK
Clock => V_regs[7][7].CLK
Clock => V_regs[8][0].CLK
Clock => V_regs[8][1].CLK
Clock => V_regs[8][2].CLK
Clock => V_regs[8][3].CLK
Clock => V_regs[8][4].CLK
Clock => V_regs[8][5].CLK
Clock => V_regs[8][6].CLK
Clock => V_regs[8][7].CLK
Clock => V_regs[9][0].CLK
Clock => V_regs[9][1].CLK
Clock => V_regs[9][2].CLK
Clock => V_regs[9][3].CLK
Clock => V_regs[9][4].CLK
Clock => V_regs[9][5].CLK
Clock => V_regs[9][6].CLK
Clock => V_regs[9][7].CLK
Clock => U_regs[0][0].CLK
Clock => U_regs[0][1].CLK
Clock => U_regs[0][2].CLK
Clock => U_regs[0][3].CLK
Clock => U_regs[0][4].CLK
Clock => U_regs[0][5].CLK
Clock => U_regs[0][6].CLK
Clock => U_regs[0][7].CLK
Clock => U_regs[1][0].CLK
Clock => U_regs[1][1].CLK
Clock => U_regs[1][2].CLK
Clock => U_regs[1][3].CLK
Clock => U_regs[1][4].CLK
Clock => U_regs[1][5].CLK
Clock => U_regs[1][6].CLK
Clock => U_regs[1][7].CLK
Clock => U_regs[2][0].CLK
Clock => U_regs[2][1].CLK
Clock => U_regs[2][2].CLK
Clock => U_regs[2][3].CLK
Clock => U_regs[2][4].CLK
Clock => U_regs[2][5].CLK
Clock => U_regs[2][6].CLK
Clock => U_regs[2][7].CLK
Clock => U_regs[3][0].CLK
Clock => U_regs[3][1].CLK
Clock => U_regs[3][2].CLK
Clock => U_regs[3][3].CLK
Clock => U_regs[3][4].CLK
Clock => U_regs[3][5].CLK
Clock => U_regs[3][6].CLK
Clock => U_regs[3][7].CLK
Clock => U_regs[4][0].CLK
Clock => U_regs[4][1].CLK
Clock => U_regs[4][2].CLK
Clock => U_regs[4][3].CLK
Clock => U_regs[4][4].CLK
Clock => U_regs[4][5].CLK
Clock => U_regs[4][6].CLK
Clock => U_regs[4][7].CLK
Clock => U_regs[5][0].CLK
Clock => U_regs[5][1].CLK
Clock => U_regs[5][2].CLK
Clock => U_regs[5][3].CLK
Clock => U_regs[5][4].CLK
Clock => U_regs[5][5].CLK
Clock => U_regs[5][6].CLK
Clock => U_regs[5][7].CLK
Clock => U_regs[6][0].CLK
Clock => U_regs[6][1].CLK
Clock => U_regs[6][2].CLK
Clock => U_regs[6][3].CLK
Clock => U_regs[6][4].CLK
Clock => U_regs[6][5].CLK
Clock => U_regs[6][6].CLK
Clock => U_regs[6][7].CLK
Clock => U_regs[7][0].CLK
Clock => U_regs[7][1].CLK
Clock => U_regs[7][2].CLK
Clock => U_regs[7][3].CLK
Clock => U_regs[7][4].CLK
Clock => U_regs[7][5].CLK
Clock => U_regs[7][6].CLK
Clock => U_regs[7][7].CLK
Clock => U_regs[8][0].CLK
Clock => U_regs[8][1].CLK
Clock => U_regs[8][2].CLK
Clock => U_regs[8][3].CLK
Clock => U_regs[8][4].CLK
Clock => U_regs[8][5].CLK
Clock => U_regs[8][6].CLK
Clock => U_regs[8][7].CLK
Clock => U_regs[9][0].CLK
Clock => U_regs[9][1].CLK
Clock => U_regs[9][2].CLK
Clock => U_regs[9][3].CLK
Clock => U_regs[9][4].CLK
Clock => U_regs[9][5].CLK
Clock => U_regs[9][6].CLK
Clock => U_regs[9][7].CLK
Clock => locounter[0].CLK
Clock => locounter[1].CLK
Clock => locounter[2].CLK
Clock => lof.CLK
Clock => line_threshold[0].CLK
Clock => line_threshold[1].CLK
Clock => line_threshold[2].CLK
Clock => line_threshold[3].CLK
Clock => line_threshold[4].CLK
Clock => line_threshold[5].CLK
Clock => line_threshold[6].CLK
Clock => line_threshold[7].CLK
Clock => line_threshold[8].CLK
Clock => line_threshold[9].CLK
Clock => line_threshold[10].CLK
Clock => line_threshold[11].CLK
Clock => line_threshold[12].CLK
Clock => line_threshold[13].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
Clock => counter[6].CLK
Clock => counter[7].CLK
Clock => counter[8].CLK
Clock => counter[9].CLK
Clock => counter[10].CLK
Clock => counter[11].CLK
Clock => counter[12].CLK
Clock => counter[13].CLK
Clock => B_odd[0].CLK
Clock => B_odd[1].CLK
Clock => B_odd[2].CLK
Clock => B_odd[3].CLK
Clock => B_odd[4].CLK
Clock => B_odd[5].CLK
Clock => B_odd[6].CLK
Clock => B_odd[7].CLK
Clock => B_odd[8].CLK
Clock => B_odd[9].CLK
Clock => B_odd[10].CLK
Clock => B_odd[11].CLK
Clock => B_odd[12].CLK
Clock => B_odd[13].CLK
Clock => B_odd[14].CLK
Clock => B_odd[15].CLK
Clock => B_odd[16].CLK
Clock => B_odd[17].CLK
Clock => B_odd[18].CLK
Clock => B_odd[19].CLK
Clock => B_odd[20].CLK
Clock => B_odd[21].CLK
Clock => B_odd[22].CLK
Clock => B_odd[23].CLK
Clock => B_odd[24].CLK
Clock => B_odd[25].CLK
Clock => B_odd[26].CLK
Clock => B_odd[27].CLK
Clock => B_odd[28].CLK
Clock => B_odd[29].CLK
Clock => B_odd[30].CLK
Clock => B_odd[31].CLK
Clock => R_odd[0].CLK
Clock => R_odd[1].CLK
Clock => R_odd[2].CLK
Clock => R_odd[3].CLK
Clock => R_odd[4].CLK
Clock => R_odd[5].CLK
Clock => R_odd[6].CLK
Clock => R_odd[7].CLK
Clock => R_odd[8].CLK
Clock => R_odd[9].CLK
Clock => R_odd[10].CLK
Clock => R_odd[11].CLK
Clock => R_odd[12].CLK
Clock => R_odd[13].CLK
Clock => R_odd[14].CLK
Clock => R_odd[15].CLK
Clock => R_odd[16].CLK
Clock => R_odd[17].CLK
Clock => R_odd[18].CLK
Clock => R_odd[19].CLK
Clock => R_odd[20].CLK
Clock => R_odd[21].CLK
Clock => R_odd[22].CLK
Clock => R_odd[23].CLK
Clock => R_odd[24].CLK
Clock => R_odd[25].CLK
Clock => R_odd[26].CLK
Clock => R_odd[27].CLK
Clock => R_odd[28].CLK
Clock => R_odd[29].CLK
Clock => R_odd[30].CLK
Clock => R_odd[31].CLK
Clock => G_odd[0].CLK
Clock => G_odd[1].CLK
Clock => G_odd[2].CLK
Clock => G_odd[3].CLK
Clock => G_odd[4].CLK
Clock => G_odd[5].CLK
Clock => G_odd[6].CLK
Clock => G_odd[7].CLK
Clock => G_odd[8].CLK
Clock => G_odd[9].CLK
Clock => G_odd[10].CLK
Clock => G_odd[11].CLK
Clock => G_odd[12].CLK
Clock => G_odd[13].CLK
Clock => G_odd[14].CLK
Clock => G_odd[15].CLK
Clock => G_odd[16].CLK
Clock => G_odd[17].CLK
Clock => G_odd[18].CLK
Clock => G_odd[19].CLK
Clock => G_odd[20].CLK
Clock => G_odd[21].CLK
Clock => G_odd[22].CLK
Clock => G_odd[23].CLK
Clock => G_odd[24].CLK
Clock => G_odd[25].CLK
Clock => G_odd[26].CLK
Clock => G_odd[27].CLK
Clock => G_odd[28].CLK
Clock => G_odd[29].CLK
Clock => G_odd[30].CLK
Clock => G_odd[31].CLK
Clock => B_even[0].CLK
Clock => B_even[1].CLK
Clock => B_even[2].CLK
Clock => B_even[3].CLK
Clock => B_even[4].CLK
Clock => B_even[5].CLK
Clock => B_even[6].CLK
Clock => B_even[7].CLK
Clock => B_even[8].CLK
Clock => B_even[9].CLK
Clock => B_even[10].CLK
Clock => B_even[11].CLK
Clock => B_even[12].CLK
Clock => B_even[13].CLK
Clock => B_even[14].CLK
Clock => B_even[15].CLK
Clock => B_even[16].CLK
Clock => B_even[17].CLK
Clock => B_even[18].CLK
Clock => B_even[19].CLK
Clock => B_even[20].CLK
Clock => B_even[21].CLK
Clock => B_even[22].CLK
Clock => B_even[23].CLK
Clock => B_even[24].CLK
Clock => B_even[25].CLK
Clock => B_even[26].CLK
Clock => B_even[27].CLK
Clock => B_even[28].CLK
Clock => B_even[29].CLK
Clock => B_even[30].CLK
Clock => B_even[31].CLK
Clock => G_even[0].CLK
Clock => G_even[1].CLK
Clock => G_even[2].CLK
Clock => G_even[3].CLK
Clock => G_even[4].CLK
Clock => G_even[5].CLK
Clock => G_even[6].CLK
Clock => G_even[7].CLK
Clock => G_even[8].CLK
Clock => G_even[9].CLK
Clock => G_even[10].CLK
Clock => G_even[11].CLK
Clock => G_even[12].CLK
Clock => G_even[13].CLK
Clock => G_even[14].CLK
Clock => G_even[15].CLK
Clock => G_even[16].CLK
Clock => G_even[17].CLK
Clock => G_even[18].CLK
Clock => G_even[19].CLK
Clock => G_even[20].CLK
Clock => G_even[21].CLK
Clock => G_even[22].CLK
Clock => G_even[23].CLK
Clock => G_even[24].CLK
Clock => G_even[25].CLK
Clock => G_even[26].CLK
Clock => G_even[27].CLK
Clock => G_even[28].CLK
Clock => G_even[29].CLK
Clock => G_even[30].CLK
Clock => G_even[31].CLK
Clock => R_even[15].CLK
Clock => R_even[16].CLK
Clock => R_even[17].CLK
Clock => R_even[18].CLK
Clock => R_even[19].CLK
Clock => R_even[20].CLK
Clock => R_even[21].CLK
Clock => R_even[22].CLK
Clock => R_even[23].CLK
Clock => R_even[24].CLK
Clock => R_even[25].CLK
Clock => R_even[26].CLK
Clock => R_even[27].CLK
Clock => R_even[28].CLK
Clock => R_even[29].CLK
Clock => R_even[30].CLK
Clock => R_even[31].CLK
Clock => Done~reg0.CLK
Clock => SRAM_we_n~reg0.CLK
Clock => state~3.DATAIN
Resetn => Y_odd[0].ACLR
Resetn => Y_odd[1].ACLR
Resetn => Y_odd[2].ACLR
Resetn => Y_odd[3].ACLR
Resetn => Y_odd[4].ACLR
Resetn => Y_odd[5].ACLR
Resetn => Y_odd[6].ACLR
Resetn => Y_odd[7].ACLR
Resetn => Y_even[0].ACLR
Resetn => Y_even[1].ACLR
Resetn => Y_even[2].ACLR
Resetn => Y_even[3].ACLR
Resetn => Y_even[4].ACLR
Resetn => Y_even[5].ACLR
Resetn => Y_even[6].ACLR
Resetn => Y_even[7].ACLR
Resetn => V_regs[0][0].ACLR
Resetn => V_regs[0][1].ACLR
Resetn => V_regs[0][2].ACLR
Resetn => V_regs[0][3].ACLR
Resetn => V_regs[0][4].ACLR
Resetn => V_regs[0][5].ACLR
Resetn => V_regs[0][6].ACLR
Resetn => V_regs[0][7].ACLR
Resetn => V_regs[1][0].ACLR
Resetn => V_regs[1][1].ACLR
Resetn => V_regs[1][2].ACLR
Resetn => V_regs[1][3].ACLR
Resetn => V_regs[1][4].ACLR
Resetn => V_regs[1][5].ACLR
Resetn => V_regs[1][6].ACLR
Resetn => V_regs[1][7].ACLR
Resetn => V_regs[2][0].ACLR
Resetn => V_regs[2][1].ACLR
Resetn => V_regs[2][2].ACLR
Resetn => V_regs[2][3].ACLR
Resetn => V_regs[2][4].ACLR
Resetn => V_regs[2][5].ACLR
Resetn => V_regs[2][6].ACLR
Resetn => V_regs[2][7].ACLR
Resetn => V_regs[3][0].ACLR
Resetn => V_regs[3][1].ACLR
Resetn => V_regs[3][2].ACLR
Resetn => V_regs[3][3].ACLR
Resetn => V_regs[3][4].ACLR
Resetn => V_regs[3][5].ACLR
Resetn => V_regs[3][6].ACLR
Resetn => V_regs[3][7].ACLR
Resetn => V_regs[4][0].ACLR
Resetn => V_regs[4][1].ACLR
Resetn => V_regs[4][2].ACLR
Resetn => V_regs[4][3].ACLR
Resetn => V_regs[4][4].ACLR
Resetn => V_regs[4][5].ACLR
Resetn => V_regs[4][6].ACLR
Resetn => V_regs[4][7].ACLR
Resetn => V_regs[5][0].ACLR
Resetn => V_regs[5][1].ACLR
Resetn => V_regs[5][2].ACLR
Resetn => V_regs[5][3].ACLR
Resetn => V_regs[5][4].ACLR
Resetn => V_regs[5][5].ACLR
Resetn => V_regs[5][6].ACLR
Resetn => V_regs[5][7].ACLR
Resetn => V_regs[6][0].ACLR
Resetn => V_regs[6][1].ACLR
Resetn => V_regs[6][2].ACLR
Resetn => V_regs[6][3].ACLR
Resetn => V_regs[6][4].ACLR
Resetn => V_regs[6][5].ACLR
Resetn => V_regs[6][6].ACLR
Resetn => V_regs[6][7].ACLR
Resetn => V_regs[7][0].ACLR
Resetn => V_regs[7][1].ACLR
Resetn => V_regs[7][2].ACLR
Resetn => V_regs[7][3].ACLR
Resetn => V_regs[7][4].ACLR
Resetn => V_regs[7][5].ACLR
Resetn => V_regs[7][6].ACLR
Resetn => V_regs[7][7].ACLR
Resetn => V_regs[8][0].ACLR
Resetn => V_regs[8][1].ACLR
Resetn => V_regs[8][2].ACLR
Resetn => V_regs[8][3].ACLR
Resetn => V_regs[8][4].ACLR
Resetn => V_regs[8][5].ACLR
Resetn => V_regs[8][6].ACLR
Resetn => V_regs[8][7].ACLR
Resetn => V_regs[9][0].ACLR
Resetn => V_regs[9][1].ACLR
Resetn => V_regs[9][2].ACLR
Resetn => V_regs[9][3].ACLR
Resetn => V_regs[9][4].ACLR
Resetn => V_regs[9][5].ACLR
Resetn => V_regs[9][6].ACLR
Resetn => V_regs[9][7].ACLR
Resetn => U_regs[0][0].ACLR
Resetn => U_regs[0][1].ACLR
Resetn => U_regs[0][2].ACLR
Resetn => U_regs[0][3].ACLR
Resetn => U_regs[0][4].ACLR
Resetn => U_regs[0][5].ACLR
Resetn => U_regs[0][6].ACLR
Resetn => U_regs[0][7].ACLR
Resetn => U_regs[1][0].ACLR
Resetn => U_regs[1][1].ACLR
Resetn => U_regs[1][2].ACLR
Resetn => U_regs[1][3].ACLR
Resetn => U_regs[1][4].ACLR
Resetn => U_regs[1][5].ACLR
Resetn => U_regs[1][6].ACLR
Resetn => U_regs[1][7].ACLR
Resetn => U_regs[2][0].ACLR
Resetn => U_regs[2][1].ACLR
Resetn => U_regs[2][2].ACLR
Resetn => U_regs[2][3].ACLR
Resetn => U_regs[2][4].ACLR
Resetn => U_regs[2][5].ACLR
Resetn => U_regs[2][6].ACLR
Resetn => U_regs[2][7].ACLR
Resetn => U_regs[3][0].ACLR
Resetn => U_regs[3][1].ACLR
Resetn => U_regs[3][2].ACLR
Resetn => U_regs[3][3].ACLR
Resetn => U_regs[3][4].ACLR
Resetn => U_regs[3][5].ACLR
Resetn => U_regs[3][6].ACLR
Resetn => U_regs[3][7].ACLR
Resetn => U_regs[4][0].ACLR
Resetn => U_regs[4][1].ACLR
Resetn => U_regs[4][2].ACLR
Resetn => U_regs[4][3].ACLR
Resetn => U_regs[4][4].ACLR
Resetn => U_regs[4][5].ACLR
Resetn => U_regs[4][6].ACLR
Resetn => U_regs[4][7].ACLR
Resetn => U_regs[5][0].ACLR
Resetn => U_regs[5][1].ACLR
Resetn => U_regs[5][2].ACLR
Resetn => U_regs[5][3].ACLR
Resetn => U_regs[5][4].ACLR
Resetn => U_regs[5][5].ACLR
Resetn => U_regs[5][6].ACLR
Resetn => U_regs[5][7].ACLR
Resetn => U_regs[6][0].ACLR
Resetn => U_regs[6][1].ACLR
Resetn => U_regs[6][2].ACLR
Resetn => U_regs[6][3].ACLR
Resetn => U_regs[6][4].ACLR
Resetn => U_regs[6][5].ACLR
Resetn => U_regs[6][6].ACLR
Resetn => U_regs[6][7].ACLR
Resetn => U_regs[7][0].ACLR
Resetn => U_regs[7][1].ACLR
Resetn => U_regs[7][2].ACLR
Resetn => U_regs[7][3].ACLR
Resetn => U_regs[7][4].ACLR
Resetn => U_regs[7][5].ACLR
Resetn => U_regs[7][6].ACLR
Resetn => U_regs[7][7].ACLR
Resetn => U_regs[8][0].ACLR
Resetn => U_regs[8][1].ACLR
Resetn => U_regs[8][2].ACLR
Resetn => U_regs[8][3].ACLR
Resetn => U_regs[8][4].ACLR
Resetn => U_regs[8][5].ACLR
Resetn => U_regs[8][6].ACLR
Resetn => U_regs[8][7].ACLR
Resetn => U_regs[9][0].ACLR
Resetn => U_regs[9][1].ACLR
Resetn => U_regs[9][2].ACLR
Resetn => U_regs[9][3].ACLR
Resetn => U_regs[9][4].ACLR
Resetn => U_regs[9][5].ACLR
Resetn => U_regs[9][6].ACLR
Resetn => U_regs[9][7].ACLR
Resetn => locounter[0].ACLR
Resetn => locounter[1].ACLR
Resetn => locounter[2].ACLR
Resetn => lof.ACLR
Resetn => line_threshold[0].PRESET
Resetn => line_threshold[1].PRESET
Resetn => line_threshold[2].ACLR
Resetn => line_threshold[3].PRESET
Resetn => line_threshold[4].PRESET
Resetn => line_threshold[5].ACLR
Resetn => line_threshold[6].PRESET
Resetn => line_threshold[7].ACLR
Resetn => line_threshold[8].ACLR
Resetn => line_threshold[9].ACLR
Resetn => line_threshold[10].ACLR
Resetn => line_threshold[11].ACLR
Resetn => line_threshold[12].ACLR
Resetn => line_threshold[13].ACLR
Resetn => counter[0].ACLR
Resetn => counter[1].ACLR
Resetn => counter[2].ACLR
Resetn => counter[3].ACLR
Resetn => counter[4].ACLR
Resetn => counter[5].ACLR
Resetn => counter[6].ACLR
Resetn => counter[7].ACLR
Resetn => counter[8].ACLR
Resetn => counter[9].ACLR
Resetn => counter[10].ACLR
Resetn => counter[11].ACLR
Resetn => counter[12].ACLR
Resetn => counter[13].ACLR
Resetn => B_odd[0].ACLR
Resetn => B_odd[1].ACLR
Resetn => B_odd[2].ACLR
Resetn => B_odd[3].ACLR
Resetn => B_odd[4].ACLR
Resetn => B_odd[5].ACLR
Resetn => B_odd[6].ACLR
Resetn => B_odd[7].ACLR
Resetn => B_odd[8].ACLR
Resetn => B_odd[9].ACLR
Resetn => B_odd[10].ACLR
Resetn => B_odd[11].ACLR
Resetn => B_odd[12].ACLR
Resetn => B_odd[13].ACLR
Resetn => B_odd[14].ACLR
Resetn => B_odd[15].ACLR
Resetn => B_odd[16].ACLR
Resetn => B_odd[17].ACLR
Resetn => B_odd[18].ACLR
Resetn => B_odd[19].ACLR
Resetn => B_odd[20].ACLR
Resetn => B_odd[21].ACLR
Resetn => B_odd[22].ACLR
Resetn => B_odd[23].ACLR
Resetn => B_odd[24].ACLR
Resetn => B_odd[25].ACLR
Resetn => B_odd[26].ACLR
Resetn => B_odd[27].ACLR
Resetn => B_odd[28].ACLR
Resetn => B_odd[29].ACLR
Resetn => B_odd[30].ACLR
Resetn => B_odd[31].ACLR
Resetn => R_odd[0].ACLR
Resetn => R_odd[1].ACLR
Resetn => R_odd[2].ACLR
Resetn => R_odd[3].ACLR
Resetn => R_odd[4].ACLR
Resetn => R_odd[5].ACLR
Resetn => R_odd[6].ACLR
Resetn => R_odd[7].ACLR
Resetn => R_odd[8].ACLR
Resetn => R_odd[9].ACLR
Resetn => R_odd[10].ACLR
Resetn => R_odd[11].ACLR
Resetn => R_odd[12].ACLR
Resetn => R_odd[13].ACLR
Resetn => R_odd[14].ACLR
Resetn => R_odd[15].ACLR
Resetn => R_odd[16].ACLR
Resetn => R_odd[17].ACLR
Resetn => R_odd[18].ACLR
Resetn => R_odd[19].ACLR
Resetn => R_odd[20].ACLR
Resetn => R_odd[21].ACLR
Resetn => R_odd[22].ACLR
Resetn => R_odd[23].ACLR
Resetn => R_odd[24].ACLR
Resetn => R_odd[25].ACLR
Resetn => R_odd[26].ACLR
Resetn => R_odd[27].ACLR
Resetn => R_odd[28].ACLR
Resetn => R_odd[29].ACLR
Resetn => R_odd[30].ACLR
Resetn => R_odd[31].ACLR
Resetn => G_odd[0].ACLR
Resetn => G_odd[1].ACLR
Resetn => G_odd[2].ACLR
Resetn => G_odd[3].ACLR
Resetn => G_odd[4].ACLR
Resetn => G_odd[5].ACLR
Resetn => G_odd[6].ACLR
Resetn => G_odd[7].ACLR
Resetn => G_odd[8].ACLR
Resetn => G_odd[9].ACLR
Resetn => G_odd[10].ACLR
Resetn => G_odd[11].ACLR
Resetn => G_odd[12].ACLR
Resetn => G_odd[13].ACLR
Resetn => G_odd[14].ACLR
Resetn => G_odd[15].ACLR
Resetn => G_odd[16].ACLR
Resetn => G_odd[17].ACLR
Resetn => G_odd[18].ACLR
Resetn => G_odd[19].ACLR
Resetn => G_odd[20].ACLR
Resetn => G_odd[21].ACLR
Resetn => G_odd[22].ACLR
Resetn => G_odd[23].ACLR
Resetn => G_odd[24].ACLR
Resetn => G_odd[25].ACLR
Resetn => G_odd[26].ACLR
Resetn => G_odd[27].ACLR
Resetn => G_odd[28].ACLR
Resetn => G_odd[29].ACLR
Resetn => G_odd[30].ACLR
Resetn => G_odd[31].ACLR
Resetn => B_even[0].ACLR
Resetn => B_even[1].ACLR
Resetn => B_even[2].ACLR
Resetn => B_even[3].ACLR
Resetn => B_even[4].ACLR
Resetn => B_even[5].ACLR
Resetn => B_even[6].ACLR
Resetn => B_even[7].ACLR
Resetn => B_even[8].ACLR
Resetn => B_even[9].ACLR
Resetn => B_even[10].ACLR
Resetn => B_even[11].ACLR
Resetn => B_even[12].ACLR
Resetn => B_even[13].ACLR
Resetn => B_even[14].ACLR
Resetn => B_even[15].ACLR
Resetn => B_even[16].ACLR
Resetn => B_even[17].ACLR
Resetn => B_even[18].ACLR
Resetn => B_even[19].ACLR
Resetn => B_even[20].ACLR
Resetn => B_even[21].ACLR
Resetn => B_even[22].ACLR
Resetn => B_even[23].ACLR
Resetn => B_even[24].ACLR
Resetn => B_even[25].ACLR
Resetn => B_even[26].ACLR
Resetn => B_even[27].ACLR
Resetn => B_even[28].ACLR
Resetn => B_even[29].ACLR
Resetn => B_even[30].ACLR
Resetn => B_even[31].ACLR
Resetn => G_even[0].ACLR
Resetn => G_even[1].ACLR
Resetn => G_even[2].ACLR
Resetn => G_even[3].ACLR
Resetn => G_even[4].ACLR
Resetn => G_even[5].ACLR
Resetn => G_even[6].ACLR
Resetn => G_even[7].ACLR
Resetn => G_even[8].ACLR
Resetn => G_even[9].ACLR
Resetn => G_even[10].ACLR
Resetn => G_even[11].ACLR
Resetn => G_even[12].ACLR
Resetn => G_even[13].ACLR
Resetn => G_even[14].ACLR
Resetn => G_even[15].ACLR
Resetn => G_even[16].ACLR
Resetn => G_even[17].ACLR
Resetn => G_even[18].ACLR
Resetn => G_even[19].ACLR
Resetn => G_even[20].ACLR
Resetn => G_even[21].ACLR
Resetn => G_even[22].ACLR
Resetn => G_even[23].ACLR
Resetn => G_even[24].ACLR
Resetn => G_even[25].ACLR
Resetn => G_even[26].ACLR
Resetn => G_even[27].ACLR
Resetn => G_even[28].ACLR
Resetn => G_even[29].ACLR
Resetn => G_even[30].ACLR
Resetn => G_even[31].ACLR
Resetn => R_even[15].ACLR
Resetn => R_even[16].ACLR
Resetn => R_even[17].ACLR
Resetn => R_even[18].ACLR
Resetn => R_even[19].ACLR
Resetn => R_even[20].ACLR
Resetn => R_even[21].ACLR
Resetn => R_even[22].ACLR
Resetn => R_even[23].ACLR
Resetn => R_even[24].ACLR
Resetn => R_even[25].ACLR
Resetn => R_even[26].ACLR
Resetn => R_even[27].ACLR
Resetn => R_even[28].ACLR
Resetn => R_even[29].ACLR
Resetn => R_even[30].ACLR
Resetn => R_even[31].ACLR
Resetn => Done~reg0.ACLR
Resetn => SRAM_we_n~reg0.PRESET
Resetn => state~5.DATAIN
Resetn => V_buff[0].ENA
Resetn => U_acc[31].ENA
Resetn => U_acc[30].ENA
Resetn => U_acc[29].ENA
Resetn => U_acc[28].ENA
Resetn => U_acc[27].ENA
Resetn => U_acc[26].ENA
Resetn => U_acc[25].ENA
Resetn => U_acc[24].ENA
Resetn => U_acc[23].ENA
Resetn => U_acc[22].ENA
Resetn => U_acc[21].ENA
Resetn => U_acc[20].ENA
Resetn => U_acc[19].ENA
Resetn => U_acc[18].ENA
Resetn => U_acc[17].ENA
Resetn => U_acc[16].ENA
Resetn => U_acc[15].ENA
Resetn => U_acc[14].ENA
Resetn => U_acc[13].ENA
Resetn => U_acc[12].ENA
Resetn => U_acc[11].ENA
Resetn => U_acc[10].ENA
Resetn => U_acc[9].ENA
Resetn => U_acc[8].ENA
Resetn => U_acc[7].ENA
Resetn => U_acc[6].ENA
Resetn => U_acc[5].ENA
Resetn => U_acc[4].ENA
Resetn => U_acc[3].ENA
Resetn => U_acc[2].ENA
Resetn => U_acc[1].ENA
Resetn => U_acc[0].ENA
Resetn => V_acc[31].ENA
Resetn => V_acc[30].ENA
Resetn => V_acc[29].ENA
Resetn => V_acc[28].ENA
Resetn => V_acc[27].ENA
Resetn => V_acc[26].ENA
Resetn => V_acc[25].ENA
Resetn => V_acc[24].ENA
Resetn => V_acc[23].ENA
Resetn => V_acc[22].ENA
Resetn => V_acc[21].ENA
Resetn => V_acc[20].ENA
Resetn => V_acc[19].ENA
Resetn => V_acc[18].ENA
Resetn => V_acc[17].ENA
Resetn => V_acc[16].ENA
Resetn => V_acc[15].ENA
Resetn => V_acc[14].ENA
Resetn => V_acc[13].ENA
Resetn => V_acc[12].ENA
Resetn => V_acc[11].ENA
Resetn => V_acc[10].ENA
Resetn => V_acc[9].ENA
Resetn => V_acc[8].ENA
Resetn => V_acc[7].ENA
Resetn => V_acc[6].ENA
Resetn => V_acc[5].ENA
Resetn => V_acc[4].ENA
Resetn => V_acc[3].ENA
Resetn => V_acc[2].ENA
Resetn => V_acc[1].ENA
Resetn => V_acc[0].ENA
Resetn => U_buff[7].ENA
Resetn => U_buff[6].ENA
Resetn => U_buff[5].ENA
Resetn => U_buff[4].ENA
Resetn => U_buff[3].ENA
Resetn => U_buff[2].ENA
Resetn => U_buff[1].ENA
Resetn => U_buff[0].ENA
Resetn => V_buff[7].ENA
Resetn => V_buff[6].ENA
Resetn => V_buff[5].ENA
Resetn => V_buff[4].ENA
Resetn => V_buff[3].ENA
Resetn => V_buff[2].ENA
Resetn => V_buff[1].ENA
Start => state.OUTPUTSELECT
Start => state.OUTPUTSELECT
Start => state.OUTPUTSELECT
Start => state.OUTPUTSELECT
Start => state.OUTPUTSELECT
Start => state.OUTPUTSELECT
Start => state.OUTPUTSELECT
Start => state.OUTPUTSELECT
Start => state.OUTPUTSELECT
Start => state.OUTPUTSELECT
Start => state.OUTPUTSELECT
Start => state.OUTPUTSELECT
Start => state.OUTPUTSELECT
Start => state.OUTPUTSELECT
Start => state.OUTPUTSELECT
Start => state.OUTPUTSELECT
Start => state.OUTPUTSELECT
Start => state.OUTPUTSELECT
Start => state.OUTPUTSELECT
Start => state.OUTPUTSELECT
Start => state.OUTPUTSELECT
Start => state.OUTPUTSELECT
Start => state.OUTPUTSELECT
Start => state.OUTPUTSELECT
Start => state.OUTPUTSELECT
Done <= Done~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[0] => U_regs.DATAA
SRAM_read_data[0] => Selector209.IN3
SRAM_read_data[0] => Selector225.IN2
SRAM_read_data[0] => Selector241.IN2
SRAM_read_data[0] => Selector367.IN2
SRAM_read_data[0] => Selector383.IN1
SRAM_read_data[0] => Selector399.IN1
SRAM_read_data[0] => Y_odd[0].DATAIN
SRAM_read_data[1] => U_regs.DATAA
SRAM_read_data[1] => Selector208.IN3
SRAM_read_data[1] => Selector224.IN2
SRAM_read_data[1] => Selector240.IN2
SRAM_read_data[1] => Selector366.IN2
SRAM_read_data[1] => Selector382.IN1
SRAM_read_data[1] => Selector398.IN1
SRAM_read_data[1] => Y_odd[1].DATAIN
SRAM_read_data[2] => U_regs.DATAA
SRAM_read_data[2] => Selector207.IN3
SRAM_read_data[2] => Selector223.IN2
SRAM_read_data[2] => Selector239.IN2
SRAM_read_data[2] => Selector365.IN2
SRAM_read_data[2] => Selector381.IN1
SRAM_read_data[2] => Selector397.IN1
SRAM_read_data[2] => Y_odd[2].DATAIN
SRAM_read_data[3] => U_regs.DATAA
SRAM_read_data[3] => Selector206.IN3
SRAM_read_data[3] => Selector222.IN2
SRAM_read_data[3] => Selector238.IN2
SRAM_read_data[3] => Selector364.IN2
SRAM_read_data[3] => Selector380.IN1
SRAM_read_data[3] => Selector396.IN1
SRAM_read_data[3] => Y_odd[3].DATAIN
SRAM_read_data[4] => U_regs.DATAA
SRAM_read_data[4] => Selector205.IN3
SRAM_read_data[4] => Selector221.IN2
SRAM_read_data[4] => Selector237.IN2
SRAM_read_data[4] => Selector363.IN2
SRAM_read_data[4] => Selector379.IN1
SRAM_read_data[4] => Selector395.IN1
SRAM_read_data[4] => Y_odd[4].DATAIN
SRAM_read_data[5] => U_regs.DATAA
SRAM_read_data[5] => Selector204.IN3
SRAM_read_data[5] => Selector220.IN2
SRAM_read_data[5] => Selector236.IN2
SRAM_read_data[5] => Selector362.IN2
SRAM_read_data[5] => Selector378.IN1
SRAM_read_data[5] => Selector394.IN1
SRAM_read_data[5] => Y_odd[5].DATAIN
SRAM_read_data[6] => U_regs.DATAA
SRAM_read_data[6] => Selector203.IN3
SRAM_read_data[6] => Selector219.IN2
SRAM_read_data[6] => Selector235.IN2
SRAM_read_data[6] => Selector361.IN2
SRAM_read_data[6] => Selector377.IN1
SRAM_read_data[6] => Selector393.IN1
SRAM_read_data[6] => Y_odd[6].DATAIN
SRAM_read_data[7] => U_regs.DATAA
SRAM_read_data[7] => Selector202.IN3
SRAM_read_data[7] => Selector218.IN2
SRAM_read_data[7] => Selector234.IN2
SRAM_read_data[7] => Selector360.IN2
SRAM_read_data[7] => Selector376.IN1
SRAM_read_data[7] => Selector392.IN1
SRAM_read_data[7] => Y_odd[7].DATAIN
SRAM_read_data[8] => U_regs.DATAB
SRAM_read_data[8] => Selector209.IN2
SRAM_read_data[8] => Selector217.IN2
SRAM_read_data[8] => Selector233.IN2
SRAM_read_data[8] => Selector249.IN2
SRAM_read_data[8] => Selector257.IN2
SRAM_read_data[8] => Selector265.IN2
SRAM_read_data[8] => Selector273.IN2
SRAM_read_data[8] => Selector281.IN2
SRAM_read_data[8] => Selector375.IN1
SRAM_read_data[8] => Selector391.IN1
SRAM_read_data[8] => Selector407.IN1
SRAM_read_data[8] => Selector415.IN1
SRAM_read_data[8] => Selector423.IN1
SRAM_read_data[8] => Selector431.IN1
SRAM_read_data[8] => Selector439.IN1
SRAM_read_data[8] => Y_even[0].DATAIN
SRAM_read_data[9] => U_regs.DATAB
SRAM_read_data[9] => Selector208.IN2
SRAM_read_data[9] => Selector216.IN2
SRAM_read_data[9] => Selector232.IN2
SRAM_read_data[9] => Selector248.IN2
SRAM_read_data[9] => Selector256.IN2
SRAM_read_data[9] => Selector264.IN2
SRAM_read_data[9] => Selector272.IN2
SRAM_read_data[9] => Selector280.IN2
SRAM_read_data[9] => Selector374.IN1
SRAM_read_data[9] => Selector390.IN1
SRAM_read_data[9] => Selector406.IN1
SRAM_read_data[9] => Selector414.IN1
SRAM_read_data[9] => Selector422.IN1
SRAM_read_data[9] => Selector430.IN1
SRAM_read_data[9] => Selector438.IN1
SRAM_read_data[9] => Y_even[1].DATAIN
SRAM_read_data[10] => U_regs.DATAB
SRAM_read_data[10] => Selector207.IN2
SRAM_read_data[10] => Selector215.IN2
SRAM_read_data[10] => Selector231.IN2
SRAM_read_data[10] => Selector247.IN2
SRAM_read_data[10] => Selector255.IN2
SRAM_read_data[10] => Selector263.IN2
SRAM_read_data[10] => Selector271.IN2
SRAM_read_data[10] => Selector279.IN2
SRAM_read_data[10] => Selector373.IN1
SRAM_read_data[10] => Selector389.IN1
SRAM_read_data[10] => Selector405.IN1
SRAM_read_data[10] => Selector413.IN1
SRAM_read_data[10] => Selector421.IN1
SRAM_read_data[10] => Selector429.IN1
SRAM_read_data[10] => Selector437.IN1
SRAM_read_data[10] => Y_even[2].DATAIN
SRAM_read_data[11] => U_regs.DATAB
SRAM_read_data[11] => Selector206.IN2
SRAM_read_data[11] => Selector214.IN2
SRAM_read_data[11] => Selector230.IN2
SRAM_read_data[11] => Selector246.IN2
SRAM_read_data[11] => Selector254.IN2
SRAM_read_data[11] => Selector262.IN2
SRAM_read_data[11] => Selector270.IN2
SRAM_read_data[11] => Selector278.IN2
SRAM_read_data[11] => Selector372.IN1
SRAM_read_data[11] => Selector388.IN1
SRAM_read_data[11] => Selector404.IN1
SRAM_read_data[11] => Selector412.IN1
SRAM_read_data[11] => Selector420.IN1
SRAM_read_data[11] => Selector428.IN1
SRAM_read_data[11] => Selector436.IN1
SRAM_read_data[11] => Y_even[3].DATAIN
SRAM_read_data[12] => U_regs.DATAB
SRAM_read_data[12] => Selector205.IN2
SRAM_read_data[12] => Selector213.IN2
SRAM_read_data[12] => Selector229.IN2
SRAM_read_data[12] => Selector245.IN2
SRAM_read_data[12] => Selector253.IN2
SRAM_read_data[12] => Selector261.IN2
SRAM_read_data[12] => Selector269.IN2
SRAM_read_data[12] => Selector277.IN2
SRAM_read_data[12] => Selector371.IN1
SRAM_read_data[12] => Selector387.IN1
SRAM_read_data[12] => Selector403.IN1
SRAM_read_data[12] => Selector411.IN1
SRAM_read_data[12] => Selector419.IN1
SRAM_read_data[12] => Selector427.IN1
SRAM_read_data[12] => Selector435.IN1
SRAM_read_data[12] => Y_even[4].DATAIN
SRAM_read_data[13] => U_regs.DATAB
SRAM_read_data[13] => Selector204.IN2
SRAM_read_data[13] => Selector212.IN2
SRAM_read_data[13] => Selector228.IN2
SRAM_read_data[13] => Selector244.IN2
SRAM_read_data[13] => Selector252.IN2
SRAM_read_data[13] => Selector260.IN2
SRAM_read_data[13] => Selector268.IN2
SRAM_read_data[13] => Selector276.IN2
SRAM_read_data[13] => Selector370.IN1
SRAM_read_data[13] => Selector386.IN1
SRAM_read_data[13] => Selector402.IN1
SRAM_read_data[13] => Selector410.IN1
SRAM_read_data[13] => Selector418.IN1
SRAM_read_data[13] => Selector426.IN1
SRAM_read_data[13] => Selector434.IN1
SRAM_read_data[13] => Y_even[5].DATAIN
SRAM_read_data[14] => U_regs.DATAB
SRAM_read_data[14] => Selector203.IN2
SRAM_read_data[14] => Selector211.IN2
SRAM_read_data[14] => Selector227.IN2
SRAM_read_data[14] => Selector243.IN2
SRAM_read_data[14] => Selector251.IN2
SRAM_read_data[14] => Selector259.IN2
SRAM_read_data[14] => Selector267.IN2
SRAM_read_data[14] => Selector275.IN2
SRAM_read_data[14] => Selector369.IN1
SRAM_read_data[14] => Selector385.IN1
SRAM_read_data[14] => Selector401.IN1
SRAM_read_data[14] => Selector409.IN1
SRAM_read_data[14] => Selector417.IN1
SRAM_read_data[14] => Selector425.IN1
SRAM_read_data[14] => Selector433.IN1
SRAM_read_data[14] => Y_even[6].DATAIN
SRAM_read_data[15] => U_regs.DATAB
SRAM_read_data[15] => Selector202.IN2
SRAM_read_data[15] => Selector210.IN2
SRAM_read_data[15] => Selector226.IN2
SRAM_read_data[15] => Selector242.IN2
SRAM_read_data[15] => Selector250.IN2
SRAM_read_data[15] => Selector258.IN2
SRAM_read_data[15] => Selector266.IN2
SRAM_read_data[15] => Selector274.IN2
SRAM_read_data[15] => Selector368.IN1
SRAM_read_data[15] => Selector384.IN1
SRAM_read_data[15] => Selector400.IN1
SRAM_read_data[15] => Selector408.IN1
SRAM_read_data[15] => Selector416.IN1
SRAM_read_data[15] => Selector424.IN1
SRAM_read_data[15] => Selector432.IN1
SRAM_read_data[15] => Y_even[7].DATAIN
SRAM_address[0] <= Selector145.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[1] <= Selector144.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[2] <= Selector143.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[3] <= Selector142.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[4] <= Selector141.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[5] <= Selector140.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[6] <= Selector139.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[7] <= Selector138.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[8] <= Selector137.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[9] <= Selector136.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[10] <= Selector135.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[11] <= Selector134.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[12] <= Selector133.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[13] <= Selector132.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[14] <= Selector131.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[15] <= Selector130.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[16] <= Selector129.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[17] <= Selector128.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[0] <= Selector161.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[1] <= Selector160.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[2] <= Selector159.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[3] <= Selector158.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[4] <= Selector157.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[5] <= Selector156.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[6] <= Selector155.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[7] <= Selector154.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[8] <= Selector153.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[9] <= Selector152.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[10] <= Selector151.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[11] <= Selector150.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[12] <= Selector149.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[13] <= Selector148.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[14] <= Selector147.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[15] <= Selector146.DB_MAX_OUTPUT_PORT_TYPE
SRAM_we_n <= SRAM_we_n~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|M2_module:M2_unit
Clock => Clock.IN4
Resetn => write_data_b[0].OUTPUTSELECT
Resetn => state_cs.S_CS3.OUTPUTSELECT
Resetn => state_cs.S_CS2.OUTPUTSELECT
Resetn => state_cs.S_CS1.OUTPUTSELECT
Resetn => state_cs.S_CSL.OUTPUTSELECT
Resetn => write_data_a[0][0].OUTPUTSELECT
Resetn => write_data_a[0][1].OUTPUTSELECT
Resetn => write_data_a[0][2].OUTPUTSELECT
Resetn => write_data_a[0][3].OUTPUTSELECT
Resetn => write_data_a[0][4].OUTPUTSELECT
Resetn => write_data_a[0][5].OUTPUTSELECT
Resetn => write_data_a[0][6].OUTPUTSELECT
Resetn => write_data_a[0][7].OUTPUTSELECT
Resetn => write_data_a[0][8].OUTPUTSELECT
Resetn => write_data_a[0][9].OUTPUTSELECT
Resetn => write_data_a[0][10].OUTPUTSELECT
Resetn => write_data_a[0][11].OUTPUTSELECT
Resetn => write_data_a[0][12].OUTPUTSELECT
Resetn => write_data_a[0][13].OUTPUTSELECT
Resetn => write_data_a[0][14].OUTPUTSELECT
Resetn => write_data_a[0][15].OUTPUTSELECT
Resetn => write_data_a[0][16].OUTPUTSELECT
Resetn => write_data_a[0][17].OUTPUTSELECT
Resetn => write_data_a[0][18].OUTPUTSELECT
Resetn => write_data_a[0][19].OUTPUTSELECT
Resetn => write_data_a[0][20].OUTPUTSELECT
Resetn => write_data_a[0][21].OUTPUTSELECT
Resetn => write_data_a[0][22].OUTPUTSELECT
Resetn => write_data_a[0][23].OUTPUTSELECT
Resetn => write_data_a[0][24].OUTPUTSELECT
Resetn => write_data_a[0][25].OUTPUTSELECT
Resetn => write_data_a[0][26].OUTPUTSELECT
Resetn => write_data_a[0][27].OUTPUTSELECT
Resetn => write_data_a[0][28].OUTPUTSELECT
Resetn => write_data_a[0][29].OUTPUTSELECT
Resetn => write_data_a[0][30].OUTPUTSELECT
Resetn => write_data_a[0][31].OUTPUTSELECT
Resetn => write_data_a[2][0].OUTPUTSELECT
Resetn => write_data_a[2][1].OUTPUTSELECT
Resetn => write_data_a[2][2].OUTPUTSELECT
Resetn => write_data_a[2][3].OUTPUTSELECT
Resetn => write_data_a[2][4].OUTPUTSELECT
Resetn => write_data_a[2][5].OUTPUTSELECT
Resetn => write_data_a[2][6].OUTPUTSELECT
Resetn => write_data_a[2][7].OUTPUTSELECT
Resetn => write_data_a[2][8].OUTPUTSELECT
Resetn => write_data_a[2][9].OUTPUTSELECT
Resetn => write_data_a[2][10].OUTPUTSELECT
Resetn => write_data_a[2][11].OUTPUTSELECT
Resetn => write_data_a[2][12].OUTPUTSELECT
Resetn => write_data_a[2][13].OUTPUTSELECT
Resetn => write_data_a[2][14].OUTPUTSELECT
Resetn => write_data_a[2][15].OUTPUTSELECT
Resetn => write_data_a[2][16].OUTPUTSELECT
Resetn => write_data_a[2][17].OUTPUTSELECT
Resetn => write_data_a[2][18].OUTPUTSELECT
Resetn => write_data_a[2][19].OUTPUTSELECT
Resetn => write_data_a[2][20].OUTPUTSELECT
Resetn => write_data_a[2][21].OUTPUTSELECT
Resetn => write_data_a[2][22].OUTPUTSELECT
Resetn => write_data_a[2][23].OUTPUTSELECT
Resetn => write_data_a[2][24].OUTPUTSELECT
Resetn => write_data_a[2][25].OUTPUTSELECT
Resetn => write_data_a[2][26].OUTPUTSELECT
Resetn => write_data_a[2][27].OUTPUTSELECT
Resetn => write_data_a[2][28].OUTPUTSELECT
Resetn => write_data_a[2][29].OUTPUTSELECT
Resetn => write_data_a[2][30].OUTPUTSELECT
Resetn => write_data_a[2][31].OUTPUTSELECT
Resetn => write_data_a[3][0].OUTPUTSELECT
Resetn => write_data_a[3][1].OUTPUTSELECT
Resetn => write_data_a[3][2].OUTPUTSELECT
Resetn => write_data_a[3][3].OUTPUTSELECT
Resetn => write_data_a[3][4].OUTPUTSELECT
Resetn => write_data_a[3][5].OUTPUTSELECT
Resetn => write_data_a[3][6].OUTPUTSELECT
Resetn => write_data_a[3][7].OUTPUTSELECT
Resetn => write_data_a[3][8].OUTPUTSELECT
Resetn => write_data_a[3][9].OUTPUTSELECT
Resetn => write_data_a[3][10].OUTPUTSELECT
Resetn => write_data_a[3][11].OUTPUTSELECT
Resetn => write_data_a[3][12].OUTPUTSELECT
Resetn => write_data_a[3][13].OUTPUTSELECT
Resetn => write_data_a[3][14].OUTPUTSELECT
Resetn => write_data_a[3][15].OUTPUTSELECT
Resetn => write_data_a[3][16].OUTPUTSELECT
Resetn => write_data_a[3][17].OUTPUTSELECT
Resetn => write_data_a[3][18].OUTPUTSELECT
Resetn => write_data_a[3][19].OUTPUTSELECT
Resetn => write_data_a[3][20].OUTPUTSELECT
Resetn => write_data_a[3][21].OUTPUTSELECT
Resetn => write_data_a[3][22].OUTPUTSELECT
Resetn => write_data_a[3][23].OUTPUTSELECT
Resetn => write_data_a[3][24].OUTPUTSELECT
Resetn => write_data_a[3][25].OUTPUTSELECT
Resetn => write_data_a[3][26].OUTPUTSELECT
Resetn => write_data_a[3][27].OUTPUTSELECT
Resetn => write_data_a[3][28].OUTPUTSELECT
Resetn => write_data_a[3][29].OUTPUTSELECT
Resetn => write_data_a[3][30].OUTPUTSELECT
Resetn => write_data_a[3][31].OUTPUTSELECT
Resetn => write_enable_a[0].OUTPUTSELECT
Resetn => write_enable_a[2].OUTPUTSELECT
Resetn => write_enable_a[3].OUTPUTSELECT
Resetn => SRAM_we_n~reg0.PRESET
Resetn => ws_first_cycle.PRESET
Resetn => write_counter[0].ACLR
Resetn => write_counter[1].ACLR
Resetn => write_counter[2].ACLR
Resetn => write_counter[3].ACLR
Resetn => write_counter[4].ACLR
Resetn => write_counter[5].ACLR
Resetn => write_counter[6].ACLR
Resetn => write_counter[7].ACLR
Resetn => write_counter[8].ACLR
Resetn => write_counter[9].ACLR
Resetn => write_counter[10].ACLR
Resetn => write_counter[11].ACLR
Resetn => write_counter[12].ACLR
Resetn => write_counter[13].ACLR
Resetn => write_counter[14].ACLR
Resetn => ws_data_buf[0].ACLR
Resetn => ws_data_buf[1].ACLR
Resetn => ws_data_buf[2].ACLR
Resetn => ws_data_buf[3].ACLR
Resetn => ws_data_buf[4].ACLR
Resetn => ws_data_buf[5].ACLR
Resetn => ws_data_buf[6].ACLR
Resetn => ws_data_buf[7].ACLR
Resetn => ws_data_buf[8].ACLR
Resetn => ws_data_buf[9].ACLR
Resetn => ws_data_buf[10].ACLR
Resetn => ws_data_buf[11].ACLR
Resetn => ws_data_buf[12].ACLR
Resetn => ws_data_buf[13].ACLR
Resetn => ws_data_buf[14].ACLR
Resetn => ws_data_buf[15].ACLR
Resetn => ws_ram_addr_next[0].ACLR
Resetn => ws_ram_addr_next[1].PRESET
Resetn => ws_ram_addr_next[2].ACLR
Resetn => ws_ram_addr_next[3].ACLR
Resetn => ws_ram_addr_next[4].ACLR
Resetn => ws_ram_addr_next[5].ACLR
Resetn => ws_ram_addr_next[6].ACLR
Resetn => ws_ram_addr_next[7].PRESET
Resetn => ws_ram_addr[0].PRESET
Resetn => ws_ram_addr[1].ACLR
Resetn => ws_ram_addr[2].ACLR
Resetn => ws_ram_addr[3].ACLR
Resetn => ws_ram_addr[4].ACLR
Resetn => ws_ram_addr[5].ACLR
Resetn => ws_ram_addr[6].ACLR
Resetn => ws_ram_addr[7].PRESET
Resetn => s_address[0].ACLR
Resetn => s_address[1].ACLR
Resetn => s_address[2].ACLR
Resetn => s_address[3].ACLR
Resetn => s_address[4].ACLR
Resetn => s_address[5].ACLR
Resetn => s_address[6].ACLR
Resetn => s_address[7].ACLR
Resetn => cs_jbuf[0].ACLR
Resetn => cs_jbuf[1].ACLR
Resetn => cs_jbuf[2].ACLR
Resetn => cs_jbuf[3].ACLR
Resetn => cs_ibuf[0].ACLR
Resetn => cs_ibuf[1].ACLR
Resetn => cs_ibuf[2].ACLR
Resetn => cs_ibuf[3].ACLR
Resetn => cs_j[0].ACLR
Resetn => cs_j[1].ACLR
Resetn => cs_j[2].ACLR
Resetn => cs_j[3].ACLR
Resetn => cs_i[0].ACLR
Resetn => cs_i[1].ACLR
Resetn => cs_i[2].ACLR
Resetn => cs_i[3].ACLR
Resetn => accum_counter2[0].ACLR
Resetn => accum_counter2[1].ACLR
Resetn => accum_counter2[2].ACLR
Resetn => accum_counter2[3].ACLR
Resetn => cs_counter[0].ACLR
Resetn => cs_counter[1].ACLR
Resetn => cs_counter[2].ACLR
Resetn => cs_counter[3].ACLR
Resetn => ct_acc_buf[5].ACLR
Resetn => ct_acc_buf[6].ACLR
Resetn => ct_acc_buf[7].ACLR
Resetn => ct_acc_buf[8].ACLR
Resetn => ct_acc_buf[9].ACLR
Resetn => ct_acc_buf[10].ACLR
Resetn => ct_acc_buf[11].ACLR
Resetn => ct_acc_buf[12].ACLR
Resetn => ct_acc_buf[13].ACLR
Resetn => ct_acc_buf[14].ACLR
Resetn => ct_acc_buf[15].ACLR
Resetn => ct_acc_buf[16].ACLR
Resetn => ct_acc_buf[17].ACLR
Resetn => ct_acc_buf[18].ACLR
Resetn => ct_acc_buf[19].ACLR
Resetn => ct_acc_buf[20].ACLR
Resetn => ct_acc_buf[21].ACLR
Resetn => ct_acc_buf[22].ACLR
Resetn => ct_acc_buf[23].ACLR
Resetn => ct_acc_buf[24].ACLR
Resetn => ct_acc_buf[25].ACLR
Resetn => ct_acc_buf[26].ACLR
Resetn => ct_acc_buf[27].ACLR
Resetn => ct_acc_buf[28].ACLR
Resetn => ct_acc_buf[29].ACLR
Resetn => ct_acc_buf[30].ACLR
Resetn => ct_acc_buf[31].ACLR
Resetn => ct_acc[0].ACLR
Resetn => ct_acc[1].ACLR
Resetn => ct_acc[2].ACLR
Resetn => ct_acc[3].ACLR
Resetn => ct_acc[4].ACLR
Resetn => ct_acc[5].ACLR
Resetn => ct_acc[6].ACLR
Resetn => ct_acc[7].ACLR
Resetn => ct_acc[8].ACLR
Resetn => ct_acc[9].ACLR
Resetn => ct_acc[10].ACLR
Resetn => ct_acc[11].ACLR
Resetn => ct_acc[12].ACLR
Resetn => ct_acc[13].ACLR
Resetn => ct_acc[14].ACLR
Resetn => ct_acc[15].ACLR
Resetn => ct_acc[16].ACLR
Resetn => ct_acc[17].ACLR
Resetn => ct_acc[18].ACLR
Resetn => ct_acc[19].ACLR
Resetn => ct_acc[20].ACLR
Resetn => ct_acc[21].ACLR
Resetn => ct_acc[22].ACLR
Resetn => ct_acc[23].ACLR
Resetn => ct_acc[24].ACLR
Resetn => ct_acc[25].ACLR
Resetn => ct_acc[26].ACLR
Resetn => ct_acc[27].ACLR
Resetn => ct_acc[28].ACLR
Resetn => ct_acc[29].ACLR
Resetn => ct_acc[30].ACLR
Resetn => ct_acc[31].ACLR
Resetn => ct_jbuf[0].ACLR
Resetn => ct_jbuf[1].ACLR
Resetn => ct_jbuf[2].ACLR
Resetn => ct_jbuf[3].ACLR
Resetn => ct_ibuf[0].ACLR
Resetn => ct_ibuf[1].ACLR
Resetn => ct_ibuf[2].ACLR
Resetn => ct_ibuf[3].ACLR
Resetn => ct_j[0].ACLR
Resetn => ct_j[1].ACLR
Resetn => ct_j[2].ACLR
Resetn => ct_j[3].ACLR
Resetn => ct_i[0].ACLR
Resetn => ct_i[1].ACLR
Resetn => ct_i[2].ACLR
Resetn => ct_i[3].ACLR
Resetn => accum_counter[0].ACLR
Resetn => accum_counter[1].ACLR
Resetn => accum_counter[2].ACLR
Resetn => accum_counter[3].ACLR
Resetn => ct_counter[0].ACLR
Resetn => ct_counter[1].ACLR
Resetn => ct_counter[2].ACLR
Resetn => ct_counter[3].ACLR
Resetn => first_run.ACLR
Resetn => write_enable_b.ACLR
Resetn => sprime_even_buf[0].ACLR
Resetn => sprime_even_buf[1].ACLR
Resetn => sprime_even_buf[2].ACLR
Resetn => sprime_even_buf[3].ACLR
Resetn => sprime_even_buf[4].ACLR
Resetn => sprime_even_buf[5].ACLR
Resetn => sprime_even_buf[6].ACLR
Resetn => sprime_even_buf[7].ACLR
Resetn => sprime_even_buf[8].ACLR
Resetn => sprime_even_buf[9].ACLR
Resetn => sprime_even_buf[10].ACLR
Resetn => sprime_even_buf[11].ACLR
Resetn => sprime_even_buf[12].ACLR
Resetn => sprime_even_buf[13].ACLR
Resetn => sprime_even_buf[14].ACLR
Resetn => sprime_even_buf[15].ACLR
Resetn => sprime_is_even.PRESET
Resetn => sprime_index[0].ACLR
Resetn => sprime_index[1].ACLR
Resetn => sprime_index[2].ACLR
Resetn => sprime_index[3].ACLR
Resetn => sprime_index[4].ACLR
Resetn => sprime_index[5].ACLR
Resetn => sprime_index[6].ACLR
Resetn => Cb[0].ACLR
Resetn => Cb[1].ACLR
Resetn => Cb[2].ACLR
Resetn => Cb[3].ACLR
Resetn => Rb[0].ACLR
Resetn => Rb[1].ACLR
Resetn => Rb[2].ACLR
Resetn => Rb[3].ACLR
Resetn => Ci[0].ACLR
Resetn => Ci[1].ACLR
Resetn => Ci[2].ACLR
Resetn => Ci[3].ACLR
Resetn => Ri[0].ACLR
Resetn => Ri[1].ACLR
Resetn => Ri[2].ACLR
Resetn => Ri[3].ACLR
Resetn => state_ws~5.DATAIN
Resetn => state_ct~3.DATAIN
Resetn => state_fs~10.DATAIN
Resetn => state~10.DATAIN
Resetn => cs_acc[31].ENA
Resetn => cs_acc[30].ENA
Resetn => cs_acc[29].ENA
Resetn => cs_acc[28].ENA
Resetn => cs_acc[27].ENA
Resetn => cs_acc[26].ENA
Resetn => cs_acc[25].ENA
Resetn => cs_acc[24].ENA
Resetn => cs_acc[23].ENA
Resetn => cs_acc[22].ENA
Resetn => cs_acc[21].ENA
Resetn => cs_acc[20].ENA
Resetn => cs_acc[19].ENA
Resetn => cs_acc[18].ENA
Resetn => cs_acc[17].ENA
Resetn => cs_acc[16].ENA
Resetn => cs_acc[15].ENA
Resetn => cs_acc[14].ENA
Resetn => cs_acc[13].ENA
Resetn => cs_acc[12].ENA
Resetn => cs_acc[11].ENA
Resetn => cs_acc[10].ENA
Resetn => cs_acc[9].ENA
Resetn => cs_acc[8].ENA
Resetn => cs_acc[7].ENA
Resetn => cs_acc[6].ENA
Resetn => cs_acc[5].ENA
Resetn => cs_acc[4].ENA
Resetn => cs_acc[3].ENA
Resetn => cs_acc[2].ENA
Resetn => cs_acc[1].ENA
Resetn => cs_acc[0].ENA
Resetn => cs_acc_buf[0].ENA
Resetn => y_values.ENA
Resetn => SRAM_write_data[15]~reg0.ENA
Resetn => SRAM_write_data[14]~reg0.ENA
Resetn => SRAM_write_data[13]~reg0.ENA
Resetn => SRAM_write_data[12]~reg0.ENA
Resetn => SRAM_write_data[11]~reg0.ENA
Resetn => SRAM_write_data[10]~reg0.ENA
Resetn => SRAM_write_data[9]~reg0.ENA
Resetn => SRAM_write_data[8]~reg0.ENA
Resetn => SRAM_write_data[7]~reg0.ENA
Resetn => SRAM_write_data[6]~reg0.ENA
Resetn => SRAM_write_data[5]~reg0.ENA
Resetn => SRAM_write_data[4]~reg0.ENA
Resetn => SRAM_write_data[3]~reg0.ENA
Resetn => SRAM_write_data[2]~reg0.ENA
Resetn => SRAM_write_data[1]~reg0.ENA
Resetn => SRAM_write_data[0]~reg0.ENA
Start => state.OUTPUTSELECT
Start => state.OUTPUTSELECT
Start => state.OUTPUTSELECT
Start => state.OUTPUTSELECT
Start => state.OUTPUTSELECT
Start => state.OUTPUTSELECT
Start => state.OUTPUTSELECT
Done <= <GND>
SRAM_read_data[0] => sprime_even_buf.DATAB
SRAM_read_data[0] => write_data_a.DATAA
SRAM_read_data[0] => Selector28.IN2
SRAM_read_data[0] => Selector61.IN2
SRAM_read_data[0] => Selector202.IN2
SRAM_read_data[0] => Selector235.IN2
SRAM_read_data[1] => sprime_even_buf.DATAB
SRAM_read_data[1] => write_data_a.DATAA
SRAM_read_data[1] => Selector27.IN2
SRAM_read_data[1] => Selector60.IN2
SRAM_read_data[1] => Selector201.IN2
SRAM_read_data[1] => Selector234.IN2
SRAM_read_data[2] => sprime_even_buf.DATAB
SRAM_read_data[2] => write_data_a.DATAA
SRAM_read_data[2] => Selector26.IN2
SRAM_read_data[2] => Selector59.IN2
SRAM_read_data[2] => Selector200.IN2
SRAM_read_data[2] => Selector233.IN2
SRAM_read_data[3] => sprime_even_buf.DATAB
SRAM_read_data[3] => write_data_a.DATAA
SRAM_read_data[3] => Selector25.IN2
SRAM_read_data[3] => Selector58.IN2
SRAM_read_data[3] => Selector199.IN2
SRAM_read_data[3] => Selector232.IN2
SRAM_read_data[4] => sprime_even_buf.DATAB
SRAM_read_data[4] => write_data_a.DATAA
SRAM_read_data[4] => Selector24.IN2
SRAM_read_data[4] => Selector57.IN2
SRAM_read_data[4] => Selector198.IN2
SRAM_read_data[4] => Selector231.IN2
SRAM_read_data[5] => sprime_even_buf.DATAB
SRAM_read_data[5] => write_data_a.DATAA
SRAM_read_data[5] => Selector23.IN2
SRAM_read_data[5] => Selector56.IN2
SRAM_read_data[5] => Selector197.IN2
SRAM_read_data[5] => Selector230.IN2
SRAM_read_data[6] => sprime_even_buf.DATAB
SRAM_read_data[6] => write_data_a.DATAA
SRAM_read_data[6] => Selector22.IN2
SRAM_read_data[6] => Selector55.IN2
SRAM_read_data[6] => Selector196.IN2
SRAM_read_data[6] => Selector229.IN2
SRAM_read_data[7] => sprime_even_buf.DATAB
SRAM_read_data[7] => write_data_a.DATAA
SRAM_read_data[7] => Selector21.IN2
SRAM_read_data[7] => Selector54.IN2
SRAM_read_data[7] => Selector195.IN2
SRAM_read_data[7] => Selector228.IN2
SRAM_read_data[8] => sprime_even_buf.DATAB
SRAM_read_data[8] => write_data_a.DATAA
SRAM_read_data[8] => Selector20.IN2
SRAM_read_data[8] => Selector53.IN2
SRAM_read_data[8] => Selector194.IN2
SRAM_read_data[8] => Selector227.IN2
SRAM_read_data[9] => sprime_even_buf.DATAB
SRAM_read_data[9] => write_data_a.DATAA
SRAM_read_data[9] => Selector19.IN2
SRAM_read_data[9] => Selector52.IN2
SRAM_read_data[9] => Selector193.IN2
SRAM_read_data[9] => Selector226.IN2
SRAM_read_data[10] => sprime_even_buf.DATAB
SRAM_read_data[10] => write_data_a.DATAA
SRAM_read_data[10] => Selector18.IN2
SRAM_read_data[10] => Selector51.IN2
SRAM_read_data[10] => Selector192.IN2
SRAM_read_data[10] => Selector225.IN2
SRAM_read_data[11] => sprime_even_buf.DATAB
SRAM_read_data[11] => write_data_a.DATAA
SRAM_read_data[11] => Selector17.IN2
SRAM_read_data[11] => Selector50.IN2
SRAM_read_data[11] => Selector191.IN2
SRAM_read_data[11] => Selector224.IN2
SRAM_read_data[12] => sprime_even_buf.DATAB
SRAM_read_data[12] => write_data_a.DATAA
SRAM_read_data[12] => Selector16.IN2
SRAM_read_data[12] => Selector49.IN2
SRAM_read_data[12] => Selector190.IN2
SRAM_read_data[12] => Selector223.IN2
SRAM_read_data[13] => sprime_even_buf.DATAB
SRAM_read_data[13] => write_data_a.DATAA
SRAM_read_data[13] => Selector15.IN2
SRAM_read_data[13] => Selector48.IN2
SRAM_read_data[13] => Selector189.IN2
SRAM_read_data[13] => Selector222.IN2
SRAM_read_data[14] => sprime_even_buf.DATAB
SRAM_read_data[14] => write_data_a.DATAA
SRAM_read_data[14] => Selector14.IN2
SRAM_read_data[14] => Selector47.IN2
SRAM_read_data[14] => Selector188.IN2
SRAM_read_data[14] => Selector221.IN2
SRAM_read_data[15] => sprime_even_buf.DATAB
SRAM_read_data[15] => write_data_a.DATAA
SRAM_read_data[15] => Selector13.IN2
SRAM_read_data[15] => Selector46.IN2
SRAM_read_data[15] => Selector187.IN2
SRAM_read_data[15] => Selector220.IN2
SRAM_address[0] <= Selector689.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[1] <= Selector688.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[2] <= Selector687.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[3] <= Selector686.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[4] <= Selector685.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[5] <= Selector684.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[6] <= Selector683.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[7] <= Selector682.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[8] <= Selector681.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[9] <= Selector680.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[10] <= Selector679.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[11] <= Selector678.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[12] <= Selector677.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[13] <= Selector676.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[14] <= Selector675.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[15] <= Selector674.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[16] <= Selector673.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[17] <= Selector672.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[0] <= SRAM_write_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[1] <= SRAM_write_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[2] <= SRAM_write_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[3] <= SRAM_write_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[4] <= SRAM_write_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[5] <= SRAM_write_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[6] <= SRAM_write_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[7] <= SRAM_write_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[8] <= SRAM_write_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[9] <= SRAM_write_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[10] <= SRAM_write_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[11] <= SRAM_write_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[12] <= SRAM_write_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[13] <= SRAM_write_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[14] <= SRAM_write_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[15] <= SRAM_write_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_we_n <= SRAM_we_n~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|M2_module:M2_unit|dual_port_RAM0:RAM_inst0
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_a[16] <= altsyncram:altsyncram_component.q_a
q_a[17] <= altsyncram:altsyncram_component.q_a
q_a[18] <= altsyncram:altsyncram_component.q_a
q_a[19] <= altsyncram:altsyncram_component.q_a
q_a[20] <= altsyncram:altsyncram_component.q_a
q_a[21] <= altsyncram:altsyncram_component.q_a
q_a[22] <= altsyncram:altsyncram_component.q_a
q_a[23] <= altsyncram:altsyncram_component.q_a
q_a[24] <= altsyncram:altsyncram_component.q_a
q_a[25] <= altsyncram:altsyncram_component.q_a
q_a[26] <= altsyncram:altsyncram_component.q_a
q_a[27] <= altsyncram:altsyncram_component.q_a
q_a[28] <= altsyncram:altsyncram_component.q_a
q_a[29] <= altsyncram:altsyncram_component.q_a
q_a[30] <= altsyncram:altsyncram_component.q_a
q_a[31] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b


|project|M2_module:M2_unit|dual_port_RAM0:RAM_inst0|altsyncram:altsyncram_component
wren_a => altsyncram_dsk2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_dsk2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_dsk2:auto_generated.data_a[0]
data_a[1] => altsyncram_dsk2:auto_generated.data_a[1]
data_a[2] => altsyncram_dsk2:auto_generated.data_a[2]
data_a[3] => altsyncram_dsk2:auto_generated.data_a[3]
data_a[4] => altsyncram_dsk2:auto_generated.data_a[4]
data_a[5] => altsyncram_dsk2:auto_generated.data_a[5]
data_a[6] => altsyncram_dsk2:auto_generated.data_a[6]
data_a[7] => altsyncram_dsk2:auto_generated.data_a[7]
data_a[8] => altsyncram_dsk2:auto_generated.data_a[8]
data_a[9] => altsyncram_dsk2:auto_generated.data_a[9]
data_a[10] => altsyncram_dsk2:auto_generated.data_a[10]
data_a[11] => altsyncram_dsk2:auto_generated.data_a[11]
data_a[12] => altsyncram_dsk2:auto_generated.data_a[12]
data_a[13] => altsyncram_dsk2:auto_generated.data_a[13]
data_a[14] => altsyncram_dsk2:auto_generated.data_a[14]
data_a[15] => altsyncram_dsk2:auto_generated.data_a[15]
data_a[16] => altsyncram_dsk2:auto_generated.data_a[16]
data_a[17] => altsyncram_dsk2:auto_generated.data_a[17]
data_a[18] => altsyncram_dsk2:auto_generated.data_a[18]
data_a[19] => altsyncram_dsk2:auto_generated.data_a[19]
data_a[20] => altsyncram_dsk2:auto_generated.data_a[20]
data_a[21] => altsyncram_dsk2:auto_generated.data_a[21]
data_a[22] => altsyncram_dsk2:auto_generated.data_a[22]
data_a[23] => altsyncram_dsk2:auto_generated.data_a[23]
data_a[24] => altsyncram_dsk2:auto_generated.data_a[24]
data_a[25] => altsyncram_dsk2:auto_generated.data_a[25]
data_a[26] => altsyncram_dsk2:auto_generated.data_a[26]
data_a[27] => altsyncram_dsk2:auto_generated.data_a[27]
data_a[28] => altsyncram_dsk2:auto_generated.data_a[28]
data_a[29] => altsyncram_dsk2:auto_generated.data_a[29]
data_a[30] => altsyncram_dsk2:auto_generated.data_a[30]
data_a[31] => altsyncram_dsk2:auto_generated.data_a[31]
data_b[0] => altsyncram_dsk2:auto_generated.data_b[0]
data_b[1] => altsyncram_dsk2:auto_generated.data_b[1]
data_b[2] => altsyncram_dsk2:auto_generated.data_b[2]
data_b[3] => altsyncram_dsk2:auto_generated.data_b[3]
data_b[4] => altsyncram_dsk2:auto_generated.data_b[4]
data_b[5] => altsyncram_dsk2:auto_generated.data_b[5]
data_b[6] => altsyncram_dsk2:auto_generated.data_b[6]
data_b[7] => altsyncram_dsk2:auto_generated.data_b[7]
data_b[8] => altsyncram_dsk2:auto_generated.data_b[8]
data_b[9] => altsyncram_dsk2:auto_generated.data_b[9]
data_b[10] => altsyncram_dsk2:auto_generated.data_b[10]
data_b[11] => altsyncram_dsk2:auto_generated.data_b[11]
data_b[12] => altsyncram_dsk2:auto_generated.data_b[12]
data_b[13] => altsyncram_dsk2:auto_generated.data_b[13]
data_b[14] => altsyncram_dsk2:auto_generated.data_b[14]
data_b[15] => altsyncram_dsk2:auto_generated.data_b[15]
data_b[16] => altsyncram_dsk2:auto_generated.data_b[16]
data_b[17] => altsyncram_dsk2:auto_generated.data_b[17]
data_b[18] => altsyncram_dsk2:auto_generated.data_b[18]
data_b[19] => altsyncram_dsk2:auto_generated.data_b[19]
data_b[20] => altsyncram_dsk2:auto_generated.data_b[20]
data_b[21] => altsyncram_dsk2:auto_generated.data_b[21]
data_b[22] => altsyncram_dsk2:auto_generated.data_b[22]
data_b[23] => altsyncram_dsk2:auto_generated.data_b[23]
data_b[24] => altsyncram_dsk2:auto_generated.data_b[24]
data_b[25] => altsyncram_dsk2:auto_generated.data_b[25]
data_b[26] => altsyncram_dsk2:auto_generated.data_b[26]
data_b[27] => altsyncram_dsk2:auto_generated.data_b[27]
data_b[28] => altsyncram_dsk2:auto_generated.data_b[28]
data_b[29] => altsyncram_dsk2:auto_generated.data_b[29]
data_b[30] => altsyncram_dsk2:auto_generated.data_b[30]
data_b[31] => altsyncram_dsk2:auto_generated.data_b[31]
address_a[0] => altsyncram_dsk2:auto_generated.address_a[0]
address_a[1] => altsyncram_dsk2:auto_generated.address_a[1]
address_a[2] => altsyncram_dsk2:auto_generated.address_a[2]
address_a[3] => altsyncram_dsk2:auto_generated.address_a[3]
address_a[4] => altsyncram_dsk2:auto_generated.address_a[4]
address_a[5] => altsyncram_dsk2:auto_generated.address_a[5]
address_a[6] => altsyncram_dsk2:auto_generated.address_a[6]
address_a[7] => altsyncram_dsk2:auto_generated.address_a[7]
address_b[0] => altsyncram_dsk2:auto_generated.address_b[0]
address_b[1] => altsyncram_dsk2:auto_generated.address_b[1]
address_b[2] => altsyncram_dsk2:auto_generated.address_b[2]
address_b[3] => altsyncram_dsk2:auto_generated.address_b[3]
address_b[4] => altsyncram_dsk2:auto_generated.address_b[4]
address_b[5] => altsyncram_dsk2:auto_generated.address_b[5]
address_b[6] => altsyncram_dsk2:auto_generated.address_b[6]
address_b[7] => altsyncram_dsk2:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dsk2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_dsk2:auto_generated.q_a[0]
q_a[1] <= altsyncram_dsk2:auto_generated.q_a[1]
q_a[2] <= altsyncram_dsk2:auto_generated.q_a[2]
q_a[3] <= altsyncram_dsk2:auto_generated.q_a[3]
q_a[4] <= altsyncram_dsk2:auto_generated.q_a[4]
q_a[5] <= altsyncram_dsk2:auto_generated.q_a[5]
q_a[6] <= altsyncram_dsk2:auto_generated.q_a[6]
q_a[7] <= altsyncram_dsk2:auto_generated.q_a[7]
q_a[8] <= altsyncram_dsk2:auto_generated.q_a[8]
q_a[9] <= altsyncram_dsk2:auto_generated.q_a[9]
q_a[10] <= altsyncram_dsk2:auto_generated.q_a[10]
q_a[11] <= altsyncram_dsk2:auto_generated.q_a[11]
q_a[12] <= altsyncram_dsk2:auto_generated.q_a[12]
q_a[13] <= altsyncram_dsk2:auto_generated.q_a[13]
q_a[14] <= altsyncram_dsk2:auto_generated.q_a[14]
q_a[15] <= altsyncram_dsk2:auto_generated.q_a[15]
q_a[16] <= altsyncram_dsk2:auto_generated.q_a[16]
q_a[17] <= altsyncram_dsk2:auto_generated.q_a[17]
q_a[18] <= altsyncram_dsk2:auto_generated.q_a[18]
q_a[19] <= altsyncram_dsk2:auto_generated.q_a[19]
q_a[20] <= altsyncram_dsk2:auto_generated.q_a[20]
q_a[21] <= altsyncram_dsk2:auto_generated.q_a[21]
q_a[22] <= altsyncram_dsk2:auto_generated.q_a[22]
q_a[23] <= altsyncram_dsk2:auto_generated.q_a[23]
q_a[24] <= altsyncram_dsk2:auto_generated.q_a[24]
q_a[25] <= altsyncram_dsk2:auto_generated.q_a[25]
q_a[26] <= altsyncram_dsk2:auto_generated.q_a[26]
q_a[27] <= altsyncram_dsk2:auto_generated.q_a[27]
q_a[28] <= altsyncram_dsk2:auto_generated.q_a[28]
q_a[29] <= altsyncram_dsk2:auto_generated.q_a[29]
q_a[30] <= altsyncram_dsk2:auto_generated.q_a[30]
q_a[31] <= altsyncram_dsk2:auto_generated.q_a[31]
q_b[0] <= altsyncram_dsk2:auto_generated.q_b[0]
q_b[1] <= altsyncram_dsk2:auto_generated.q_b[1]
q_b[2] <= altsyncram_dsk2:auto_generated.q_b[2]
q_b[3] <= altsyncram_dsk2:auto_generated.q_b[3]
q_b[4] <= altsyncram_dsk2:auto_generated.q_b[4]
q_b[5] <= altsyncram_dsk2:auto_generated.q_b[5]
q_b[6] <= altsyncram_dsk2:auto_generated.q_b[6]
q_b[7] <= altsyncram_dsk2:auto_generated.q_b[7]
q_b[8] <= altsyncram_dsk2:auto_generated.q_b[8]
q_b[9] <= altsyncram_dsk2:auto_generated.q_b[9]
q_b[10] <= altsyncram_dsk2:auto_generated.q_b[10]
q_b[11] <= altsyncram_dsk2:auto_generated.q_b[11]
q_b[12] <= altsyncram_dsk2:auto_generated.q_b[12]
q_b[13] <= altsyncram_dsk2:auto_generated.q_b[13]
q_b[14] <= altsyncram_dsk2:auto_generated.q_b[14]
q_b[15] <= altsyncram_dsk2:auto_generated.q_b[15]
q_b[16] <= altsyncram_dsk2:auto_generated.q_b[16]
q_b[17] <= altsyncram_dsk2:auto_generated.q_b[17]
q_b[18] <= altsyncram_dsk2:auto_generated.q_b[18]
q_b[19] <= altsyncram_dsk2:auto_generated.q_b[19]
q_b[20] <= altsyncram_dsk2:auto_generated.q_b[20]
q_b[21] <= altsyncram_dsk2:auto_generated.q_b[21]
q_b[22] <= altsyncram_dsk2:auto_generated.q_b[22]
q_b[23] <= altsyncram_dsk2:auto_generated.q_b[23]
q_b[24] <= altsyncram_dsk2:auto_generated.q_b[24]
q_b[25] <= altsyncram_dsk2:auto_generated.q_b[25]
q_b[26] <= altsyncram_dsk2:auto_generated.q_b[26]
q_b[27] <= altsyncram_dsk2:auto_generated.q_b[27]
q_b[28] <= altsyncram_dsk2:auto_generated.q_b[28]
q_b[29] <= altsyncram_dsk2:auto_generated.q_b[29]
q_b[30] <= altsyncram_dsk2:auto_generated.q_b[30]
q_b[31] <= altsyncram_dsk2:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|project|M2_module:M2_unit|dual_port_RAM0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_dsk2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE


|project|M2_module:M2_unit|dual_port_RAM1:RAM_inst1
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_a[16] <= altsyncram:altsyncram_component.q_a
q_a[17] <= altsyncram:altsyncram_component.q_a
q_a[18] <= altsyncram:altsyncram_component.q_a
q_a[19] <= altsyncram:altsyncram_component.q_a
q_a[20] <= altsyncram:altsyncram_component.q_a
q_a[21] <= altsyncram:altsyncram_component.q_a
q_a[22] <= altsyncram:altsyncram_component.q_a
q_a[23] <= altsyncram:altsyncram_component.q_a
q_a[24] <= altsyncram:altsyncram_component.q_a
q_a[25] <= altsyncram:altsyncram_component.q_a
q_a[26] <= altsyncram:altsyncram_component.q_a
q_a[27] <= altsyncram:altsyncram_component.q_a
q_a[28] <= altsyncram:altsyncram_component.q_a
q_a[29] <= altsyncram:altsyncram_component.q_a
q_a[30] <= altsyncram:altsyncram_component.q_a
q_a[31] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b


|project|M2_module:M2_unit|dual_port_RAM1:RAM_inst1|altsyncram:altsyncram_component
wren_a => altsyncram_9rk2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_9rk2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_9rk2:auto_generated.data_a[0]
data_a[1] => altsyncram_9rk2:auto_generated.data_a[1]
data_a[2] => altsyncram_9rk2:auto_generated.data_a[2]
data_a[3] => altsyncram_9rk2:auto_generated.data_a[3]
data_a[4] => altsyncram_9rk2:auto_generated.data_a[4]
data_a[5] => altsyncram_9rk2:auto_generated.data_a[5]
data_a[6] => altsyncram_9rk2:auto_generated.data_a[6]
data_a[7] => altsyncram_9rk2:auto_generated.data_a[7]
data_a[8] => altsyncram_9rk2:auto_generated.data_a[8]
data_a[9] => altsyncram_9rk2:auto_generated.data_a[9]
data_a[10] => altsyncram_9rk2:auto_generated.data_a[10]
data_a[11] => altsyncram_9rk2:auto_generated.data_a[11]
data_a[12] => altsyncram_9rk2:auto_generated.data_a[12]
data_a[13] => altsyncram_9rk2:auto_generated.data_a[13]
data_a[14] => altsyncram_9rk2:auto_generated.data_a[14]
data_a[15] => altsyncram_9rk2:auto_generated.data_a[15]
data_a[16] => altsyncram_9rk2:auto_generated.data_a[16]
data_a[17] => altsyncram_9rk2:auto_generated.data_a[17]
data_a[18] => altsyncram_9rk2:auto_generated.data_a[18]
data_a[19] => altsyncram_9rk2:auto_generated.data_a[19]
data_a[20] => altsyncram_9rk2:auto_generated.data_a[20]
data_a[21] => altsyncram_9rk2:auto_generated.data_a[21]
data_a[22] => altsyncram_9rk2:auto_generated.data_a[22]
data_a[23] => altsyncram_9rk2:auto_generated.data_a[23]
data_a[24] => altsyncram_9rk2:auto_generated.data_a[24]
data_a[25] => altsyncram_9rk2:auto_generated.data_a[25]
data_a[26] => altsyncram_9rk2:auto_generated.data_a[26]
data_a[27] => altsyncram_9rk2:auto_generated.data_a[27]
data_a[28] => altsyncram_9rk2:auto_generated.data_a[28]
data_a[29] => altsyncram_9rk2:auto_generated.data_a[29]
data_a[30] => altsyncram_9rk2:auto_generated.data_a[30]
data_a[31] => altsyncram_9rk2:auto_generated.data_a[31]
data_b[0] => altsyncram_9rk2:auto_generated.data_b[0]
data_b[1] => altsyncram_9rk2:auto_generated.data_b[1]
data_b[2] => altsyncram_9rk2:auto_generated.data_b[2]
data_b[3] => altsyncram_9rk2:auto_generated.data_b[3]
data_b[4] => altsyncram_9rk2:auto_generated.data_b[4]
data_b[5] => altsyncram_9rk2:auto_generated.data_b[5]
data_b[6] => altsyncram_9rk2:auto_generated.data_b[6]
data_b[7] => altsyncram_9rk2:auto_generated.data_b[7]
data_b[8] => altsyncram_9rk2:auto_generated.data_b[8]
data_b[9] => altsyncram_9rk2:auto_generated.data_b[9]
data_b[10] => altsyncram_9rk2:auto_generated.data_b[10]
data_b[11] => altsyncram_9rk2:auto_generated.data_b[11]
data_b[12] => altsyncram_9rk2:auto_generated.data_b[12]
data_b[13] => altsyncram_9rk2:auto_generated.data_b[13]
data_b[14] => altsyncram_9rk2:auto_generated.data_b[14]
data_b[15] => altsyncram_9rk2:auto_generated.data_b[15]
data_b[16] => altsyncram_9rk2:auto_generated.data_b[16]
data_b[17] => altsyncram_9rk2:auto_generated.data_b[17]
data_b[18] => altsyncram_9rk2:auto_generated.data_b[18]
data_b[19] => altsyncram_9rk2:auto_generated.data_b[19]
data_b[20] => altsyncram_9rk2:auto_generated.data_b[20]
data_b[21] => altsyncram_9rk2:auto_generated.data_b[21]
data_b[22] => altsyncram_9rk2:auto_generated.data_b[22]
data_b[23] => altsyncram_9rk2:auto_generated.data_b[23]
data_b[24] => altsyncram_9rk2:auto_generated.data_b[24]
data_b[25] => altsyncram_9rk2:auto_generated.data_b[25]
data_b[26] => altsyncram_9rk2:auto_generated.data_b[26]
data_b[27] => altsyncram_9rk2:auto_generated.data_b[27]
data_b[28] => altsyncram_9rk2:auto_generated.data_b[28]
data_b[29] => altsyncram_9rk2:auto_generated.data_b[29]
data_b[30] => altsyncram_9rk2:auto_generated.data_b[30]
data_b[31] => altsyncram_9rk2:auto_generated.data_b[31]
address_a[0] => altsyncram_9rk2:auto_generated.address_a[0]
address_a[1] => altsyncram_9rk2:auto_generated.address_a[1]
address_a[2] => altsyncram_9rk2:auto_generated.address_a[2]
address_a[3] => altsyncram_9rk2:auto_generated.address_a[3]
address_a[4] => altsyncram_9rk2:auto_generated.address_a[4]
address_a[5] => altsyncram_9rk2:auto_generated.address_a[5]
address_a[6] => altsyncram_9rk2:auto_generated.address_a[6]
address_a[7] => altsyncram_9rk2:auto_generated.address_a[7]
address_b[0] => altsyncram_9rk2:auto_generated.address_b[0]
address_b[1] => altsyncram_9rk2:auto_generated.address_b[1]
address_b[2] => altsyncram_9rk2:auto_generated.address_b[2]
address_b[3] => altsyncram_9rk2:auto_generated.address_b[3]
address_b[4] => altsyncram_9rk2:auto_generated.address_b[4]
address_b[5] => altsyncram_9rk2:auto_generated.address_b[5]
address_b[6] => altsyncram_9rk2:auto_generated.address_b[6]
address_b[7] => altsyncram_9rk2:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_9rk2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_9rk2:auto_generated.q_a[0]
q_a[1] <= altsyncram_9rk2:auto_generated.q_a[1]
q_a[2] <= altsyncram_9rk2:auto_generated.q_a[2]
q_a[3] <= altsyncram_9rk2:auto_generated.q_a[3]
q_a[4] <= altsyncram_9rk2:auto_generated.q_a[4]
q_a[5] <= altsyncram_9rk2:auto_generated.q_a[5]
q_a[6] <= altsyncram_9rk2:auto_generated.q_a[6]
q_a[7] <= altsyncram_9rk2:auto_generated.q_a[7]
q_a[8] <= altsyncram_9rk2:auto_generated.q_a[8]
q_a[9] <= altsyncram_9rk2:auto_generated.q_a[9]
q_a[10] <= altsyncram_9rk2:auto_generated.q_a[10]
q_a[11] <= altsyncram_9rk2:auto_generated.q_a[11]
q_a[12] <= altsyncram_9rk2:auto_generated.q_a[12]
q_a[13] <= altsyncram_9rk2:auto_generated.q_a[13]
q_a[14] <= altsyncram_9rk2:auto_generated.q_a[14]
q_a[15] <= altsyncram_9rk2:auto_generated.q_a[15]
q_a[16] <= altsyncram_9rk2:auto_generated.q_a[16]
q_a[17] <= altsyncram_9rk2:auto_generated.q_a[17]
q_a[18] <= altsyncram_9rk2:auto_generated.q_a[18]
q_a[19] <= altsyncram_9rk2:auto_generated.q_a[19]
q_a[20] <= altsyncram_9rk2:auto_generated.q_a[20]
q_a[21] <= altsyncram_9rk2:auto_generated.q_a[21]
q_a[22] <= altsyncram_9rk2:auto_generated.q_a[22]
q_a[23] <= altsyncram_9rk2:auto_generated.q_a[23]
q_a[24] <= altsyncram_9rk2:auto_generated.q_a[24]
q_a[25] <= altsyncram_9rk2:auto_generated.q_a[25]
q_a[26] <= altsyncram_9rk2:auto_generated.q_a[26]
q_a[27] <= altsyncram_9rk2:auto_generated.q_a[27]
q_a[28] <= altsyncram_9rk2:auto_generated.q_a[28]
q_a[29] <= altsyncram_9rk2:auto_generated.q_a[29]
q_a[30] <= altsyncram_9rk2:auto_generated.q_a[30]
q_a[31] <= altsyncram_9rk2:auto_generated.q_a[31]
q_b[0] <= altsyncram_9rk2:auto_generated.q_b[0]
q_b[1] <= altsyncram_9rk2:auto_generated.q_b[1]
q_b[2] <= altsyncram_9rk2:auto_generated.q_b[2]
q_b[3] <= altsyncram_9rk2:auto_generated.q_b[3]
q_b[4] <= altsyncram_9rk2:auto_generated.q_b[4]
q_b[5] <= altsyncram_9rk2:auto_generated.q_b[5]
q_b[6] <= altsyncram_9rk2:auto_generated.q_b[6]
q_b[7] <= altsyncram_9rk2:auto_generated.q_b[7]
q_b[8] <= altsyncram_9rk2:auto_generated.q_b[8]
q_b[9] <= altsyncram_9rk2:auto_generated.q_b[9]
q_b[10] <= altsyncram_9rk2:auto_generated.q_b[10]
q_b[11] <= altsyncram_9rk2:auto_generated.q_b[11]
q_b[12] <= altsyncram_9rk2:auto_generated.q_b[12]
q_b[13] <= altsyncram_9rk2:auto_generated.q_b[13]
q_b[14] <= altsyncram_9rk2:auto_generated.q_b[14]
q_b[15] <= altsyncram_9rk2:auto_generated.q_b[15]
q_b[16] <= altsyncram_9rk2:auto_generated.q_b[16]
q_b[17] <= altsyncram_9rk2:auto_generated.q_b[17]
q_b[18] <= altsyncram_9rk2:auto_generated.q_b[18]
q_b[19] <= altsyncram_9rk2:auto_generated.q_b[19]
q_b[20] <= altsyncram_9rk2:auto_generated.q_b[20]
q_b[21] <= altsyncram_9rk2:auto_generated.q_b[21]
q_b[22] <= altsyncram_9rk2:auto_generated.q_b[22]
q_b[23] <= altsyncram_9rk2:auto_generated.q_b[23]
q_b[24] <= altsyncram_9rk2:auto_generated.q_b[24]
q_b[25] <= altsyncram_9rk2:auto_generated.q_b[25]
q_b[26] <= altsyncram_9rk2:auto_generated.q_b[26]
q_b[27] <= altsyncram_9rk2:auto_generated.q_b[27]
q_b[28] <= altsyncram_9rk2:auto_generated.q_b[28]
q_b[29] <= altsyncram_9rk2:auto_generated.q_b[29]
q_b[30] <= altsyncram_9rk2:auto_generated.q_b[30]
q_b[31] <= altsyncram_9rk2:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|project|M2_module:M2_unit|dual_port_RAM1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_9rk2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ~NO_FANOUT~
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ~NO_FANOUT~
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE


|project|M2_module:M2_unit|dual_port_RAM2:RAM_inst2
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_a[16] <= altsyncram:altsyncram_component.q_a
q_a[17] <= altsyncram:altsyncram_component.q_a
q_a[18] <= altsyncram:altsyncram_component.q_a
q_a[19] <= altsyncram:altsyncram_component.q_a
q_a[20] <= altsyncram:altsyncram_component.q_a
q_a[21] <= altsyncram:altsyncram_component.q_a
q_a[22] <= altsyncram:altsyncram_component.q_a
q_a[23] <= altsyncram:altsyncram_component.q_a
q_a[24] <= altsyncram:altsyncram_component.q_a
q_a[25] <= altsyncram:altsyncram_component.q_a
q_a[26] <= altsyncram:altsyncram_component.q_a
q_a[27] <= altsyncram:altsyncram_component.q_a
q_a[28] <= altsyncram:altsyncram_component.q_a
q_a[29] <= altsyncram:altsyncram_component.q_a
q_a[30] <= altsyncram:altsyncram_component.q_a
q_a[31] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b


|project|M2_module:M2_unit|dual_port_RAM2:RAM_inst2|altsyncram:altsyncram_component
wren_a => altsyncram_esk2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_esk2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_esk2:auto_generated.data_a[0]
data_a[1] => altsyncram_esk2:auto_generated.data_a[1]
data_a[2] => altsyncram_esk2:auto_generated.data_a[2]
data_a[3] => altsyncram_esk2:auto_generated.data_a[3]
data_a[4] => altsyncram_esk2:auto_generated.data_a[4]
data_a[5] => altsyncram_esk2:auto_generated.data_a[5]
data_a[6] => altsyncram_esk2:auto_generated.data_a[6]
data_a[7] => altsyncram_esk2:auto_generated.data_a[7]
data_a[8] => altsyncram_esk2:auto_generated.data_a[8]
data_a[9] => altsyncram_esk2:auto_generated.data_a[9]
data_a[10] => altsyncram_esk2:auto_generated.data_a[10]
data_a[11] => altsyncram_esk2:auto_generated.data_a[11]
data_a[12] => altsyncram_esk2:auto_generated.data_a[12]
data_a[13] => altsyncram_esk2:auto_generated.data_a[13]
data_a[14] => altsyncram_esk2:auto_generated.data_a[14]
data_a[15] => altsyncram_esk2:auto_generated.data_a[15]
data_a[16] => altsyncram_esk2:auto_generated.data_a[16]
data_a[17] => altsyncram_esk2:auto_generated.data_a[17]
data_a[18] => altsyncram_esk2:auto_generated.data_a[18]
data_a[19] => altsyncram_esk2:auto_generated.data_a[19]
data_a[20] => altsyncram_esk2:auto_generated.data_a[20]
data_a[21] => altsyncram_esk2:auto_generated.data_a[21]
data_a[22] => altsyncram_esk2:auto_generated.data_a[22]
data_a[23] => altsyncram_esk2:auto_generated.data_a[23]
data_a[24] => altsyncram_esk2:auto_generated.data_a[24]
data_a[25] => altsyncram_esk2:auto_generated.data_a[25]
data_a[26] => altsyncram_esk2:auto_generated.data_a[26]
data_a[27] => altsyncram_esk2:auto_generated.data_a[27]
data_a[28] => altsyncram_esk2:auto_generated.data_a[28]
data_a[29] => altsyncram_esk2:auto_generated.data_a[29]
data_a[30] => altsyncram_esk2:auto_generated.data_a[30]
data_a[31] => altsyncram_esk2:auto_generated.data_a[31]
data_b[0] => altsyncram_esk2:auto_generated.data_b[0]
data_b[1] => altsyncram_esk2:auto_generated.data_b[1]
data_b[2] => altsyncram_esk2:auto_generated.data_b[2]
data_b[3] => altsyncram_esk2:auto_generated.data_b[3]
data_b[4] => altsyncram_esk2:auto_generated.data_b[4]
data_b[5] => altsyncram_esk2:auto_generated.data_b[5]
data_b[6] => altsyncram_esk2:auto_generated.data_b[6]
data_b[7] => altsyncram_esk2:auto_generated.data_b[7]
data_b[8] => altsyncram_esk2:auto_generated.data_b[8]
data_b[9] => altsyncram_esk2:auto_generated.data_b[9]
data_b[10] => altsyncram_esk2:auto_generated.data_b[10]
data_b[11] => altsyncram_esk2:auto_generated.data_b[11]
data_b[12] => altsyncram_esk2:auto_generated.data_b[12]
data_b[13] => altsyncram_esk2:auto_generated.data_b[13]
data_b[14] => altsyncram_esk2:auto_generated.data_b[14]
data_b[15] => altsyncram_esk2:auto_generated.data_b[15]
data_b[16] => altsyncram_esk2:auto_generated.data_b[16]
data_b[17] => altsyncram_esk2:auto_generated.data_b[17]
data_b[18] => altsyncram_esk2:auto_generated.data_b[18]
data_b[19] => altsyncram_esk2:auto_generated.data_b[19]
data_b[20] => altsyncram_esk2:auto_generated.data_b[20]
data_b[21] => altsyncram_esk2:auto_generated.data_b[21]
data_b[22] => altsyncram_esk2:auto_generated.data_b[22]
data_b[23] => altsyncram_esk2:auto_generated.data_b[23]
data_b[24] => altsyncram_esk2:auto_generated.data_b[24]
data_b[25] => altsyncram_esk2:auto_generated.data_b[25]
data_b[26] => altsyncram_esk2:auto_generated.data_b[26]
data_b[27] => altsyncram_esk2:auto_generated.data_b[27]
data_b[28] => altsyncram_esk2:auto_generated.data_b[28]
data_b[29] => altsyncram_esk2:auto_generated.data_b[29]
data_b[30] => altsyncram_esk2:auto_generated.data_b[30]
data_b[31] => altsyncram_esk2:auto_generated.data_b[31]
address_a[0] => altsyncram_esk2:auto_generated.address_a[0]
address_a[1] => altsyncram_esk2:auto_generated.address_a[1]
address_a[2] => altsyncram_esk2:auto_generated.address_a[2]
address_a[3] => altsyncram_esk2:auto_generated.address_a[3]
address_a[4] => altsyncram_esk2:auto_generated.address_a[4]
address_a[5] => altsyncram_esk2:auto_generated.address_a[5]
address_a[6] => altsyncram_esk2:auto_generated.address_a[6]
address_a[7] => altsyncram_esk2:auto_generated.address_a[7]
address_b[0] => altsyncram_esk2:auto_generated.address_b[0]
address_b[1] => altsyncram_esk2:auto_generated.address_b[1]
address_b[2] => altsyncram_esk2:auto_generated.address_b[2]
address_b[3] => altsyncram_esk2:auto_generated.address_b[3]
address_b[4] => altsyncram_esk2:auto_generated.address_b[4]
address_b[5] => altsyncram_esk2:auto_generated.address_b[5]
address_b[6] => altsyncram_esk2:auto_generated.address_b[6]
address_b[7] => altsyncram_esk2:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_esk2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_esk2:auto_generated.q_a[0]
q_a[1] <= altsyncram_esk2:auto_generated.q_a[1]
q_a[2] <= altsyncram_esk2:auto_generated.q_a[2]
q_a[3] <= altsyncram_esk2:auto_generated.q_a[3]
q_a[4] <= altsyncram_esk2:auto_generated.q_a[4]
q_a[5] <= altsyncram_esk2:auto_generated.q_a[5]
q_a[6] <= altsyncram_esk2:auto_generated.q_a[6]
q_a[7] <= altsyncram_esk2:auto_generated.q_a[7]
q_a[8] <= altsyncram_esk2:auto_generated.q_a[8]
q_a[9] <= altsyncram_esk2:auto_generated.q_a[9]
q_a[10] <= altsyncram_esk2:auto_generated.q_a[10]
q_a[11] <= altsyncram_esk2:auto_generated.q_a[11]
q_a[12] <= altsyncram_esk2:auto_generated.q_a[12]
q_a[13] <= altsyncram_esk2:auto_generated.q_a[13]
q_a[14] <= altsyncram_esk2:auto_generated.q_a[14]
q_a[15] <= altsyncram_esk2:auto_generated.q_a[15]
q_a[16] <= altsyncram_esk2:auto_generated.q_a[16]
q_a[17] <= altsyncram_esk2:auto_generated.q_a[17]
q_a[18] <= altsyncram_esk2:auto_generated.q_a[18]
q_a[19] <= altsyncram_esk2:auto_generated.q_a[19]
q_a[20] <= altsyncram_esk2:auto_generated.q_a[20]
q_a[21] <= altsyncram_esk2:auto_generated.q_a[21]
q_a[22] <= altsyncram_esk2:auto_generated.q_a[22]
q_a[23] <= altsyncram_esk2:auto_generated.q_a[23]
q_a[24] <= altsyncram_esk2:auto_generated.q_a[24]
q_a[25] <= altsyncram_esk2:auto_generated.q_a[25]
q_a[26] <= altsyncram_esk2:auto_generated.q_a[26]
q_a[27] <= altsyncram_esk2:auto_generated.q_a[27]
q_a[28] <= altsyncram_esk2:auto_generated.q_a[28]
q_a[29] <= altsyncram_esk2:auto_generated.q_a[29]
q_a[30] <= altsyncram_esk2:auto_generated.q_a[30]
q_a[31] <= altsyncram_esk2:auto_generated.q_a[31]
q_b[0] <= altsyncram_esk2:auto_generated.q_b[0]
q_b[1] <= altsyncram_esk2:auto_generated.q_b[1]
q_b[2] <= altsyncram_esk2:auto_generated.q_b[2]
q_b[3] <= altsyncram_esk2:auto_generated.q_b[3]
q_b[4] <= altsyncram_esk2:auto_generated.q_b[4]
q_b[5] <= altsyncram_esk2:auto_generated.q_b[5]
q_b[6] <= altsyncram_esk2:auto_generated.q_b[6]
q_b[7] <= altsyncram_esk2:auto_generated.q_b[7]
q_b[8] <= altsyncram_esk2:auto_generated.q_b[8]
q_b[9] <= altsyncram_esk2:auto_generated.q_b[9]
q_b[10] <= altsyncram_esk2:auto_generated.q_b[10]
q_b[11] <= altsyncram_esk2:auto_generated.q_b[11]
q_b[12] <= altsyncram_esk2:auto_generated.q_b[12]
q_b[13] <= altsyncram_esk2:auto_generated.q_b[13]
q_b[14] <= altsyncram_esk2:auto_generated.q_b[14]
q_b[15] <= altsyncram_esk2:auto_generated.q_b[15]
q_b[16] <= altsyncram_esk2:auto_generated.q_b[16]
q_b[17] <= altsyncram_esk2:auto_generated.q_b[17]
q_b[18] <= altsyncram_esk2:auto_generated.q_b[18]
q_b[19] <= altsyncram_esk2:auto_generated.q_b[19]
q_b[20] <= altsyncram_esk2:auto_generated.q_b[20]
q_b[21] <= altsyncram_esk2:auto_generated.q_b[21]
q_b[22] <= altsyncram_esk2:auto_generated.q_b[22]
q_b[23] <= altsyncram_esk2:auto_generated.q_b[23]
q_b[24] <= altsyncram_esk2:auto_generated.q_b[24]
q_b[25] <= altsyncram_esk2:auto_generated.q_b[25]
q_b[26] <= altsyncram_esk2:auto_generated.q_b[26]
q_b[27] <= altsyncram_esk2:auto_generated.q_b[27]
q_b[28] <= altsyncram_esk2:auto_generated.q_b[28]
q_b[29] <= altsyncram_esk2:auto_generated.q_b[29]
q_b[30] <= altsyncram_esk2:auto_generated.q_b[30]
q_b[31] <= altsyncram_esk2:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|project|M2_module:M2_unit|dual_port_RAM2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE


|project|M2_module:M2_unit|dual_port_RAM3:RAM_inst3
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_a[16] <= altsyncram:altsyncram_component.q_a
q_a[17] <= altsyncram:altsyncram_component.q_a
q_a[18] <= altsyncram:altsyncram_component.q_a
q_a[19] <= altsyncram:altsyncram_component.q_a
q_a[20] <= altsyncram:altsyncram_component.q_a
q_a[21] <= altsyncram:altsyncram_component.q_a
q_a[22] <= altsyncram:altsyncram_component.q_a
q_a[23] <= altsyncram:altsyncram_component.q_a
q_a[24] <= altsyncram:altsyncram_component.q_a
q_a[25] <= altsyncram:altsyncram_component.q_a
q_a[26] <= altsyncram:altsyncram_component.q_a
q_a[27] <= altsyncram:altsyncram_component.q_a
q_a[28] <= altsyncram:altsyncram_component.q_a
q_a[29] <= altsyncram:altsyncram_component.q_a
q_a[30] <= altsyncram:altsyncram_component.q_a
q_a[31] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b


|project|M2_module:M2_unit|dual_port_RAM3:RAM_inst3|altsyncram:altsyncram_component
wren_a => altsyncram_esk2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_esk2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_esk2:auto_generated.data_a[0]
data_a[1] => altsyncram_esk2:auto_generated.data_a[1]
data_a[2] => altsyncram_esk2:auto_generated.data_a[2]
data_a[3] => altsyncram_esk2:auto_generated.data_a[3]
data_a[4] => altsyncram_esk2:auto_generated.data_a[4]
data_a[5] => altsyncram_esk2:auto_generated.data_a[5]
data_a[6] => altsyncram_esk2:auto_generated.data_a[6]
data_a[7] => altsyncram_esk2:auto_generated.data_a[7]
data_a[8] => altsyncram_esk2:auto_generated.data_a[8]
data_a[9] => altsyncram_esk2:auto_generated.data_a[9]
data_a[10] => altsyncram_esk2:auto_generated.data_a[10]
data_a[11] => altsyncram_esk2:auto_generated.data_a[11]
data_a[12] => altsyncram_esk2:auto_generated.data_a[12]
data_a[13] => altsyncram_esk2:auto_generated.data_a[13]
data_a[14] => altsyncram_esk2:auto_generated.data_a[14]
data_a[15] => altsyncram_esk2:auto_generated.data_a[15]
data_a[16] => altsyncram_esk2:auto_generated.data_a[16]
data_a[17] => altsyncram_esk2:auto_generated.data_a[17]
data_a[18] => altsyncram_esk2:auto_generated.data_a[18]
data_a[19] => altsyncram_esk2:auto_generated.data_a[19]
data_a[20] => altsyncram_esk2:auto_generated.data_a[20]
data_a[21] => altsyncram_esk2:auto_generated.data_a[21]
data_a[22] => altsyncram_esk2:auto_generated.data_a[22]
data_a[23] => altsyncram_esk2:auto_generated.data_a[23]
data_a[24] => altsyncram_esk2:auto_generated.data_a[24]
data_a[25] => altsyncram_esk2:auto_generated.data_a[25]
data_a[26] => altsyncram_esk2:auto_generated.data_a[26]
data_a[27] => altsyncram_esk2:auto_generated.data_a[27]
data_a[28] => altsyncram_esk2:auto_generated.data_a[28]
data_a[29] => altsyncram_esk2:auto_generated.data_a[29]
data_a[30] => altsyncram_esk2:auto_generated.data_a[30]
data_a[31] => altsyncram_esk2:auto_generated.data_a[31]
data_b[0] => altsyncram_esk2:auto_generated.data_b[0]
data_b[1] => altsyncram_esk2:auto_generated.data_b[1]
data_b[2] => altsyncram_esk2:auto_generated.data_b[2]
data_b[3] => altsyncram_esk2:auto_generated.data_b[3]
data_b[4] => altsyncram_esk2:auto_generated.data_b[4]
data_b[5] => altsyncram_esk2:auto_generated.data_b[5]
data_b[6] => altsyncram_esk2:auto_generated.data_b[6]
data_b[7] => altsyncram_esk2:auto_generated.data_b[7]
data_b[8] => altsyncram_esk2:auto_generated.data_b[8]
data_b[9] => altsyncram_esk2:auto_generated.data_b[9]
data_b[10] => altsyncram_esk2:auto_generated.data_b[10]
data_b[11] => altsyncram_esk2:auto_generated.data_b[11]
data_b[12] => altsyncram_esk2:auto_generated.data_b[12]
data_b[13] => altsyncram_esk2:auto_generated.data_b[13]
data_b[14] => altsyncram_esk2:auto_generated.data_b[14]
data_b[15] => altsyncram_esk2:auto_generated.data_b[15]
data_b[16] => altsyncram_esk2:auto_generated.data_b[16]
data_b[17] => altsyncram_esk2:auto_generated.data_b[17]
data_b[18] => altsyncram_esk2:auto_generated.data_b[18]
data_b[19] => altsyncram_esk2:auto_generated.data_b[19]
data_b[20] => altsyncram_esk2:auto_generated.data_b[20]
data_b[21] => altsyncram_esk2:auto_generated.data_b[21]
data_b[22] => altsyncram_esk2:auto_generated.data_b[22]
data_b[23] => altsyncram_esk2:auto_generated.data_b[23]
data_b[24] => altsyncram_esk2:auto_generated.data_b[24]
data_b[25] => altsyncram_esk2:auto_generated.data_b[25]
data_b[26] => altsyncram_esk2:auto_generated.data_b[26]
data_b[27] => altsyncram_esk2:auto_generated.data_b[27]
data_b[28] => altsyncram_esk2:auto_generated.data_b[28]
data_b[29] => altsyncram_esk2:auto_generated.data_b[29]
data_b[30] => altsyncram_esk2:auto_generated.data_b[30]
data_b[31] => altsyncram_esk2:auto_generated.data_b[31]
address_a[0] => altsyncram_esk2:auto_generated.address_a[0]
address_a[1] => altsyncram_esk2:auto_generated.address_a[1]
address_a[2] => altsyncram_esk2:auto_generated.address_a[2]
address_a[3] => altsyncram_esk2:auto_generated.address_a[3]
address_a[4] => altsyncram_esk2:auto_generated.address_a[4]
address_a[5] => altsyncram_esk2:auto_generated.address_a[5]
address_a[6] => altsyncram_esk2:auto_generated.address_a[6]
address_a[7] => altsyncram_esk2:auto_generated.address_a[7]
address_b[0] => altsyncram_esk2:auto_generated.address_b[0]
address_b[1] => altsyncram_esk2:auto_generated.address_b[1]
address_b[2] => altsyncram_esk2:auto_generated.address_b[2]
address_b[3] => altsyncram_esk2:auto_generated.address_b[3]
address_b[4] => altsyncram_esk2:auto_generated.address_b[4]
address_b[5] => altsyncram_esk2:auto_generated.address_b[5]
address_b[6] => altsyncram_esk2:auto_generated.address_b[6]
address_b[7] => altsyncram_esk2:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_esk2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_esk2:auto_generated.q_a[0]
q_a[1] <= altsyncram_esk2:auto_generated.q_a[1]
q_a[2] <= altsyncram_esk2:auto_generated.q_a[2]
q_a[3] <= altsyncram_esk2:auto_generated.q_a[3]
q_a[4] <= altsyncram_esk2:auto_generated.q_a[4]
q_a[5] <= altsyncram_esk2:auto_generated.q_a[5]
q_a[6] <= altsyncram_esk2:auto_generated.q_a[6]
q_a[7] <= altsyncram_esk2:auto_generated.q_a[7]
q_a[8] <= altsyncram_esk2:auto_generated.q_a[8]
q_a[9] <= altsyncram_esk2:auto_generated.q_a[9]
q_a[10] <= altsyncram_esk2:auto_generated.q_a[10]
q_a[11] <= altsyncram_esk2:auto_generated.q_a[11]
q_a[12] <= altsyncram_esk2:auto_generated.q_a[12]
q_a[13] <= altsyncram_esk2:auto_generated.q_a[13]
q_a[14] <= altsyncram_esk2:auto_generated.q_a[14]
q_a[15] <= altsyncram_esk2:auto_generated.q_a[15]
q_a[16] <= altsyncram_esk2:auto_generated.q_a[16]
q_a[17] <= altsyncram_esk2:auto_generated.q_a[17]
q_a[18] <= altsyncram_esk2:auto_generated.q_a[18]
q_a[19] <= altsyncram_esk2:auto_generated.q_a[19]
q_a[20] <= altsyncram_esk2:auto_generated.q_a[20]
q_a[21] <= altsyncram_esk2:auto_generated.q_a[21]
q_a[22] <= altsyncram_esk2:auto_generated.q_a[22]
q_a[23] <= altsyncram_esk2:auto_generated.q_a[23]
q_a[24] <= altsyncram_esk2:auto_generated.q_a[24]
q_a[25] <= altsyncram_esk2:auto_generated.q_a[25]
q_a[26] <= altsyncram_esk2:auto_generated.q_a[26]
q_a[27] <= altsyncram_esk2:auto_generated.q_a[27]
q_a[28] <= altsyncram_esk2:auto_generated.q_a[28]
q_a[29] <= altsyncram_esk2:auto_generated.q_a[29]
q_a[30] <= altsyncram_esk2:auto_generated.q_a[30]
q_a[31] <= altsyncram_esk2:auto_generated.q_a[31]
q_b[0] <= altsyncram_esk2:auto_generated.q_b[0]
q_b[1] <= altsyncram_esk2:auto_generated.q_b[1]
q_b[2] <= altsyncram_esk2:auto_generated.q_b[2]
q_b[3] <= altsyncram_esk2:auto_generated.q_b[3]
q_b[4] <= altsyncram_esk2:auto_generated.q_b[4]
q_b[5] <= altsyncram_esk2:auto_generated.q_b[5]
q_b[6] <= altsyncram_esk2:auto_generated.q_b[6]
q_b[7] <= altsyncram_esk2:auto_generated.q_b[7]
q_b[8] <= altsyncram_esk2:auto_generated.q_b[8]
q_b[9] <= altsyncram_esk2:auto_generated.q_b[9]
q_b[10] <= altsyncram_esk2:auto_generated.q_b[10]
q_b[11] <= altsyncram_esk2:auto_generated.q_b[11]
q_b[12] <= altsyncram_esk2:auto_generated.q_b[12]
q_b[13] <= altsyncram_esk2:auto_generated.q_b[13]
q_b[14] <= altsyncram_esk2:auto_generated.q_b[14]
q_b[15] <= altsyncram_esk2:auto_generated.q_b[15]
q_b[16] <= altsyncram_esk2:auto_generated.q_b[16]
q_b[17] <= altsyncram_esk2:auto_generated.q_b[17]
q_b[18] <= altsyncram_esk2:auto_generated.q_b[18]
q_b[19] <= altsyncram_esk2:auto_generated.q_b[19]
q_b[20] <= altsyncram_esk2:auto_generated.q_b[20]
q_b[21] <= altsyncram_esk2:auto_generated.q_b[21]
q_b[22] <= altsyncram_esk2:auto_generated.q_b[22]
q_b[23] <= altsyncram_esk2:auto_generated.q_b[23]
q_b[24] <= altsyncram_esk2:auto_generated.q_b[24]
q_b[25] <= altsyncram_esk2:auto_generated.q_b[25]
q_b[26] <= altsyncram_esk2:auto_generated.q_b[26]
q_b[27] <= altsyncram_esk2:auto_generated.q_b[27]
q_b[28] <= altsyncram_esk2:auto_generated.q_b[28]
q_b[29] <= altsyncram_esk2:auto_generated.q_b[29]
q_b[30] <= altsyncram_esk2:auto_generated.q_b[30]
q_b[31] <= altsyncram_esk2:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|project|M2_module:M2_unit|dual_port_RAM3:RAM_inst3|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE


|project|convert_hex_to_seven_segment:unit7
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|project|convert_hex_to_seven_segment:unit6
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|project|convert_hex_to_seven_segment:unit5
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|project|convert_hex_to_seven_segment:unit4
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|project|convert_hex_to_seven_segment:unit3
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|project|convert_hex_to_seven_segment:unit2
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|project|convert_hex_to_seven_segment:unit1
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|project|convert_hex_to_seven_segment:unit0
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


