{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733716266529 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733716266529 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 08 22:51:06 2024 " "Processing started: Sun Dec 08 22:51:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733716266529 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716266529 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716266529 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733716266945 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733716266945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-str " "Found design unit 1: TopLevel-str" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733716273265 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733716273265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716273265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller-bhv " "Found design unit 1: Controller-bhv" {  } { { "Controller.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Controller.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733716273267 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Controller.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733716273267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716273267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alucontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUControl-bhv " "Found design unit 1: ALUControl-bhv" {  } { { "ALUControl.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/ALUControl.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733716273269 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUControl.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/ALUControl.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733716273269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716273269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registerfile-sync_read " "Found design unit 1: Registerfile-sync_read" {  } { { "Registerfile.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Registerfile.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733716273271 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registerfile " "Found entity 1: Registerfile" {  } { { "Registerfile.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Registerfile.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733716273271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716273271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg-bhv " "Found design unit 1: Reg-bhv" {  } { { "Reg.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Reg.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733716273273 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "Reg.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Reg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733716273273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716273273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 6 3 " "Found 6 design units, including 3 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2to1-bhv " "Found design unit 1: Mux2to1-bhv" {  } { { "Mux.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Mux.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733716273275 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Mux3to1-bhv " "Found design unit 2: Mux3to1-bhv" {  } { { "Mux.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Mux.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733716273275 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 Mux4to1-bhv " "Found design unit 3: Mux4to1-bhv" {  } { { "Mux.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Mux.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733716273275 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1 " "Found entity 1: Mux2to1" {  } { { "Mux.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Mux.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733716273275 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux3to1 " "Found entity 2: Mux3to1" {  } { { "Mux.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Mux.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733716273275 ""} { "Info" "ISGN_ENTITY_NAME" "3 Mux4to1 " "Found entity 3: Mux4to1" {  } { { "Mux.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Mux.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733716273275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716273275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 8 4 " "Found 8 design units, including 4 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath-str " "Found design unit 1: Datapath-str" {  } { { "Datapath.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Datapath.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733716273277 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 SignExtend-bhv " "Found design unit 2: SignExtend-bhv" {  } { { "Datapath.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Datapath.vhd" 377 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733716273277 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ShiftLeft2-bhv " "Found design unit 3: ShiftLeft2-bhv" {  } { { "Datapath.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Datapath.vhd" 398 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733716273277 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 Concat-bhv " "Found design unit 4: Concat-bhv" {  } { { "Datapath.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Datapath.vhd" 416 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733716273277 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Datapath.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733716273277 ""} { "Info" "ISGN_ENTITY_NAME" "2 SignExtend " "Found entity 2: SignExtend" {  } { { "Datapath.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Datapath.vhd" 369 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733716273277 ""} { "Info" "ISGN_ENTITY_NAME" "3 ShiftLeft2 " "Found entity 3: ShiftLeft2" {  } { { "Datapath.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Datapath.vhd" 388 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733716273277 ""} { "Info" "ISGN_ENTITY_NAME" "4 Concat " "Found entity 4: Concat" {  } { { "Datapath.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Datapath.vhd" 408 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733716273277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716273277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-bhv " "Found design unit 1: Memory-bhv" {  } { { "Memory.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Memory.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733716273279 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Memory.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733716273279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716273279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-bhv " "Found design unit 1: ALU-bhv" {  } { { "ALU.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/ALU.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733716273281 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/ALU.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733716273281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716273281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/RAM.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733716273283 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/RAM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733716273283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716273283 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733716273330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:datapath_inst " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:datapath_inst\"" {  } { { "TopLevel.vhd" "datapath_inst" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733716273339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg Datapath:datapath_inst\|Reg:pc " "Elaborating entity \"Reg\" for hierarchy \"Datapath:datapath_inst\|Reg:pc\"" {  } { { "Datapath.vhd" "pc" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Datapath.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733716273369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 Datapath:datapath_inst\|Mux2to1:mem_mux " "Elaborating entity \"Mux2to1\" for hierarchy \"Datapath:datapath_inst\|Mux2to1:mem_mux\"" {  } { { "Datapath.vhd" "mem_mux" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Datapath.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733716273375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Datapath:datapath_inst\|Memory:mem_module " "Elaborating entity \"Memory\" for hierarchy \"Datapath:datapath_inst\|Memory:mem_module\"" {  } { { "Datapath.vhd" "mem_module" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Datapath.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733716273381 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data_out\[0\] Memory.vhd(100) " "Inferred latch for \"temp_data_out\[0\]\" at Memory.vhd(100)" {  } { { "Memory.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Memory.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716273385 "|TopLevel|Datapath:datapath_inst|Memory:mem_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data_out\[1\] Memory.vhd(100) " "Inferred latch for \"temp_data_out\[1\]\" at Memory.vhd(100)" {  } { { "Memory.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Memory.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716273385 "|TopLevel|Datapath:datapath_inst|Memory:mem_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data_out\[2\] Memory.vhd(100) " "Inferred latch for \"temp_data_out\[2\]\" at Memory.vhd(100)" {  } { { "Memory.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Memory.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716273385 "|TopLevel|Datapath:datapath_inst|Memory:mem_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data_out\[3\] Memory.vhd(100) " "Inferred latch for \"temp_data_out\[3\]\" at Memory.vhd(100)" {  } { { "Memory.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Memory.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716273385 "|TopLevel|Datapath:datapath_inst|Memory:mem_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data_out\[4\] Memory.vhd(100) " "Inferred latch for \"temp_data_out\[4\]\" at Memory.vhd(100)" {  } { { "Memory.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Memory.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716273385 "|TopLevel|Datapath:datapath_inst|Memory:mem_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data_out\[5\] Memory.vhd(100) " "Inferred latch for \"temp_data_out\[5\]\" at Memory.vhd(100)" {  } { { "Memory.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Memory.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716273385 "|TopLevel|Datapath:datapath_inst|Memory:mem_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data_out\[6\] Memory.vhd(100) " "Inferred latch for \"temp_data_out\[6\]\" at Memory.vhd(100)" {  } { { "Memory.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Memory.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716273385 "|TopLevel|Datapath:datapath_inst|Memory:mem_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data_out\[7\] Memory.vhd(100) " "Inferred latch for \"temp_data_out\[7\]\" at Memory.vhd(100)" {  } { { "Memory.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Memory.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716273385 "|TopLevel|Datapath:datapath_inst|Memory:mem_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data_out\[8\] Memory.vhd(100) " "Inferred latch for \"temp_data_out\[8\]\" at Memory.vhd(100)" {  } { { "Memory.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Memory.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716273386 "|TopLevel|Datapath:datapath_inst|Memory:mem_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data_out\[9\] Memory.vhd(100) " "Inferred latch for \"temp_data_out\[9\]\" at Memory.vhd(100)" {  } { { "Memory.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Memory.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716273386 "|TopLevel|Datapath:datapath_inst|Memory:mem_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data_out\[10\] Memory.vhd(100) " "Inferred latch for \"temp_data_out\[10\]\" at Memory.vhd(100)" {  } { { "Memory.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Memory.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716273386 "|TopLevel|Datapath:datapath_inst|Memory:mem_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data_out\[11\] Memory.vhd(100) " "Inferred latch for \"temp_data_out\[11\]\" at Memory.vhd(100)" {  } { { "Memory.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Memory.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716273386 "|TopLevel|Datapath:datapath_inst|Memory:mem_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data_out\[12\] Memory.vhd(100) " "Inferred latch for \"temp_data_out\[12\]\" at Memory.vhd(100)" {  } { { "Memory.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Memory.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716273386 "|TopLevel|Datapath:datapath_inst|Memory:mem_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data_out\[13\] Memory.vhd(100) " "Inferred latch for \"temp_data_out\[13\]\" at Memory.vhd(100)" {  } { { "Memory.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Memory.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716273386 "|TopLevel|Datapath:datapath_inst|Memory:mem_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data_out\[14\] Memory.vhd(100) " "Inferred latch for \"temp_data_out\[14\]\" at Memory.vhd(100)" {  } { { "Memory.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Memory.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716273386 "|TopLevel|Datapath:datapath_inst|Memory:mem_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data_out\[15\] Memory.vhd(100) " "Inferred latch for \"temp_data_out\[15\]\" at Memory.vhd(100)" {  } { { "Memory.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Memory.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716273386 "|TopLevel|Datapath:datapath_inst|Memory:mem_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data_out\[16\] Memory.vhd(100) " "Inferred latch for \"temp_data_out\[16\]\" at Memory.vhd(100)" {  } { { "Memory.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Memory.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716273386 "|TopLevel|Datapath:datapath_inst|Memory:mem_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data_out\[17\] Memory.vhd(100) " "Inferred latch for \"temp_data_out\[17\]\" at Memory.vhd(100)" {  } { { "Memory.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Memory.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716273386 "|TopLevel|Datapath:datapath_inst|Memory:mem_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data_out\[18\] Memory.vhd(100) " "Inferred latch for \"temp_data_out\[18\]\" at Memory.vhd(100)" {  } { { "Memory.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Memory.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716273386 "|TopLevel|Datapath:datapath_inst|Memory:mem_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data_out\[19\] Memory.vhd(100) " "Inferred latch for \"temp_data_out\[19\]\" at Memory.vhd(100)" {  } { { "Memory.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Memory.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716273386 "|TopLevel|Datapath:datapath_inst|Memory:mem_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data_out\[20\] Memory.vhd(100) " "Inferred latch for \"temp_data_out\[20\]\" at Memory.vhd(100)" {  } { { "Memory.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Memory.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716273386 "|TopLevel|Datapath:datapath_inst|Memory:mem_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data_out\[21\] Memory.vhd(100) " "Inferred latch for \"temp_data_out\[21\]\" at Memory.vhd(100)" {  } { { "Memory.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Memory.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716273386 "|TopLevel|Datapath:datapath_inst|Memory:mem_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data_out\[22\] Memory.vhd(100) " "Inferred latch for \"temp_data_out\[22\]\" at Memory.vhd(100)" {  } { { "Memory.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Memory.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716273386 "|TopLevel|Datapath:datapath_inst|Memory:mem_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data_out\[23\] Memory.vhd(100) " "Inferred latch for \"temp_data_out\[23\]\" at Memory.vhd(100)" {  } { { "Memory.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Memory.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716273386 "|TopLevel|Datapath:datapath_inst|Memory:mem_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data_out\[24\] Memory.vhd(100) " "Inferred latch for \"temp_data_out\[24\]\" at Memory.vhd(100)" {  } { { "Memory.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Memory.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716273386 "|TopLevel|Datapath:datapath_inst|Memory:mem_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data_out\[25\] Memory.vhd(100) " "Inferred latch for \"temp_data_out\[25\]\" at Memory.vhd(100)" {  } { { "Memory.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Memory.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716273386 "|TopLevel|Datapath:datapath_inst|Memory:mem_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data_out\[26\] Memory.vhd(100) " "Inferred latch for \"temp_data_out\[26\]\" at Memory.vhd(100)" {  } { { "Memory.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Memory.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716273386 "|TopLevel|Datapath:datapath_inst|Memory:mem_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data_out\[27\] Memory.vhd(100) " "Inferred latch for \"temp_data_out\[27\]\" at Memory.vhd(100)" {  } { { "Memory.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Memory.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716273387 "|TopLevel|Datapath:datapath_inst|Memory:mem_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data_out\[28\] Memory.vhd(100) " "Inferred latch for \"temp_data_out\[28\]\" at Memory.vhd(100)" {  } { { "Memory.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Memory.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716273387 "|TopLevel|Datapath:datapath_inst|Memory:mem_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data_out\[29\] Memory.vhd(100) " "Inferred latch for \"temp_data_out\[29\]\" at Memory.vhd(100)" {  } { { "Memory.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Memory.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716273387 "|TopLevel|Datapath:datapath_inst|Memory:mem_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data_out\[30\] Memory.vhd(100) " "Inferred latch for \"temp_data_out\[30\]\" at Memory.vhd(100)" {  } { { "Memory.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Memory.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716273387 "|TopLevel|Datapath:datapath_inst|Memory:mem_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data_out\[31\] Memory.vhd(100) " "Inferred latch for \"temp_data_out\[31\]\" at Memory.vhd(100)" {  } { { "Memory.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Memory.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716273387 "|TopLevel|Datapath:datapath_inst|Memory:mem_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM Datapath:datapath_inst\|Memory:mem_module\|RAM:RAM_inst " "Elaborating entity \"RAM\" for hierarchy \"Datapath:datapath_inst\|Memory:mem_module\|RAM:RAM_inst\"" {  } { { "Memory.vhd" "RAM_inst" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Memory.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733716273401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Datapath:datapath_inst\|Memory:mem_module\|RAM:RAM_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Datapath:datapath_inst\|Memory:mem_module\|RAM:RAM_inst\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "altsyncram_component" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/RAM.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733716273490 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:datapath_inst\|Memory:mem_module\|RAM:RAM_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Datapath:datapath_inst\|Memory:mem_module\|RAM:RAM_inst\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/RAM.vhd" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733716273502 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:datapath_inst\|Memory:mem_module\|RAM:RAM_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"Datapath:datapath_inst\|Memory:mem_module\|RAM:RAM_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733716273502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733716273502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733716273502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733716273502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733716273502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733716273502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733716273502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733716273502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733716273502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733716273502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733716273502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733716273502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733716273502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733716273502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733716273502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733716273502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733716273502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733716273502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733716273502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733716273502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Deliverable4.mif " "Parameter \"init_file\" = \"Deliverable4.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733716273502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733716273502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733716273502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733716273502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733716273502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733716273502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733716273502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733716273502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733716273502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733716273502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733716273502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733716273502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733716273502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733716273502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733716273502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733716273502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733716273502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733716273502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733716273502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733716273502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733716273502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733716273502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733716273502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733716273502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733716273502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733716273502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733716273502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733716273502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ORAM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ORAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733716273502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733716273502 ""}  } { { "RAM.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/RAM.vhd" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733716273502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mju3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mju3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mju3 " "Found entity 1: altsyncram_mju3" {  } { { "db/altsyncram_mju3.tdf" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/db/altsyncram_mju3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733716273547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716273547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mju3 Datapath:datapath_inst\|Memory:mem_module\|RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mju3:auto_generated " "Elaborating entity \"altsyncram_mju3\" for hierarchy \"Datapath:datapath_inst\|Memory:mem_module\|RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mju3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733716273547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_50s2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_50s2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_50s2 " "Found entity 1: altsyncram_50s2" {  } { { "db/altsyncram_50s2.tdf" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/db/altsyncram_50s2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733716273603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716273603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_50s2 Datapath:datapath_inst\|Memory:mem_module\|RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mju3:auto_generated\|altsyncram_50s2:altsyncram1 " "Elaborating entity \"altsyncram_50s2\" for hierarchy \"Datapath:datapath_inst\|Memory:mem_module\|RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mju3:auto_generated\|altsyncram_50s2:altsyncram1\"" {  } { { "db/altsyncram_mju3.tdf" "altsyncram1" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/db/altsyncram_mju3.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733716273603 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "243 256 0 3 3 " "243 out of 256 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 3 warnings found, and 3 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "11 47 " "Addresses ranging from 11 to 47 are not initialized" {  } { { "C:/Users/jditz/Desktop/Quartus/MIPS/Deliverable4.mif" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Deliverable4.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1733716273608 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "49 59 " "Addresses ranging from 49 to 59 are not initialized" {  } { { "C:/Users/jditz/Desktop/Quartus/MIPS/Deliverable4.mif" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Deliverable4.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1733716273608 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "61 255 " "Addresses ranging from 61 to 255 are not initialized" {  } { { "C:/Users/jditz/Desktop/Quartus/MIPS/Deliverable4.mif" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Deliverable4.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1733716273608 ""}  } { { "C:/Users/jditz/Desktop/Quartus/MIPS/Deliverable4.mif" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Deliverable4.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1733716273608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Datapath:datapath_inst\|Memory:mem_module\|RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mju3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Datapath:datapath_inst\|Memory:mem_module\|RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mju3:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_mju3.tdf" "mgl_prim2" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/db/altsyncram_mju3.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733716273751 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:datapath_inst\|Memory:mem_module\|RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mju3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"Datapath:datapath_inst\|Memory:mem_module\|RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mju3:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_mju3.tdf" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/db/altsyncram_mju3.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733716273768 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:datapath_inst\|Memory:mem_module\|RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mju3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"Datapath:datapath_inst\|Memory:mem_module\|RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mju3:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733716273768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733716273768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733716273768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1330790733 " "Parameter \"NODE_NAME\" = \"1330790733\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733716273768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733716273768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733716273768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733716273768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733716273768 ""}  } { { "db/altsyncram_mju3.tdf" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/db/altsyncram_mju3.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733716273768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Datapath:datapath_inst\|Memory:mem_module\|RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mju3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Datapath:datapath_inst\|Memory:mem_module\|RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mju3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733716273900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Datapath:datapath_inst\|Memory:mem_module\|RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mju3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Datapath:datapath_inst\|Memory:mem_module\|RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mju3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733716274034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr Datapath:datapath_inst\|Memory:mem_module\|RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mju3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"Datapath:datapath_inst\|Memory:mem_module\|RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mju3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733716274158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 Datapath:datapath_inst\|Mux2to1:regfile_writereg_mux " "Elaborating entity \"Mux2to1\" for hierarchy \"Datapath:datapath_inst\|Mux2to1:regfile_writereg_mux\"" {  } { { "Datapath.vhd" "regfile_writereg_mux" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Datapath.vhd" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733716274203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registerfile Datapath:datapath_inst\|Registerfile:regfile " "Elaborating entity \"Registerfile\" for hierarchy \"Datapath:datapath_inst\|Registerfile:regfile\"" {  } { { "Datapath.vhd" "regfile" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Datapath.vhd" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733716274208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4to1 Datapath:datapath_inst\|Mux4to1:alu_mux1 " "Elaborating entity \"Mux4to1\" for hierarchy \"Datapath:datapath_inst\|Mux4to1:alu_mux1\"" {  } { { "Datapath.vhd" "alu_mux1" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Datapath.vhd" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733716274295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Datapath:datapath_inst\|ALU:alu_main " "Elaborating entity \"ALU\" for hierarchy \"Datapath:datapath_inst\|ALU:alu_main\"" {  } { { "Datapath.vhd" "alu_main" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Datapath.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733716274302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3to1 Datapath:datapath_inst\|Mux3to1:alu_out_mux " "Elaborating entity \"Mux3to1\" for hierarchy \"Datapath:datapath_inst\|Mux3to1:alu_out_mux\"" {  } { { "Datapath.vhd" "alu_out_mux" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Datapath.vhd" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733716274315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend Datapath:datapath_inst\|SignExtend:sign_ext " "Elaborating entity \"SignExtend\" for hierarchy \"Datapath:datapath_inst\|SignExtend:sign_ext\"" {  } { { "Datapath.vhd" "sign_ext" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Datapath.vhd" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733716274321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft2 Datapath:datapath_inst\|ShiftLeft2:sign_ext_sl " "Elaborating entity \"ShiftLeft2\" for hierarchy \"Datapath:datapath_inst\|ShiftLeft2:sign_ext_sl\"" {  } { { "Datapath.vhd" "sign_ext_sl" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Datapath.vhd" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733716274326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft2 Datapath:datapath_inst\|ShiftLeft2:ir_sl " "Elaborating entity \"ShiftLeft2\" for hierarchy \"Datapath:datapath_inst\|ShiftLeft2:ir_sl\"" {  } { { "Datapath.vhd" "ir_sl" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Datapath.vhd" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733716274330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Concat Datapath:datapath_inst\|Concat:ir_concat " "Elaborating entity \"Concat\" for hierarchy \"Datapath:datapath_inst\|Concat:ir_concat\"" {  } { { "Datapath.vhd" "ir_concat" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Datapath.vhd" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733716274334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl Datapath:datapath_inst\|ALUControl:alu_control " "Elaborating entity \"ALUControl\" for hierarchy \"Datapath:datapath_inst\|ALUControl:alu_control\"" {  } { { "Datapath.vhd" "alu_control" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Datapath.vhd" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733716274339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:controller_inst " "Elaborating entity \"Controller\" for hierarchy \"Controller:controller_inst\"" {  } { { "TopLevel.vhd" "controller_inst" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733716274343 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start Controller.vhd(68) " "VHDL Process Statement warning at Controller.vhd(68): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Controller.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733716274344 "|TopLevel|Controller:controller_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state Controller.vhd(47) " "VHDL Process Statement warning at Controller.vhd(47): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Controller.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733716274344 "|TopLevel|Controller:controller_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.decode Controller.vhd(47) " "Inferred latch for \"next_state.decode\" at Controller.vhd(47)" {  } { { "Controller.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Controller.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716274344 "|TopLevel|Controller:controller_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.fetch Controller.vhd(47) " "Inferred latch for \"next_state.fetch\" at Controller.vhd(47)" {  } { { "Controller.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Controller.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716274344 "|TopLevel|Controller:controller_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.init Controller.vhd(47) " "Inferred latch for \"next_state.init\" at Controller.vhd(47)" {  } { { "Controller.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/Controller.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716274344 "|TopLevel|Controller:controller_inst"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1733716274555 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.12.08.22:51:16 Progress: Loading sld4b378a6e/alt_sld_fab_wrapper_hw.tcl " "2024.12.08.22:51:16 Progress: Loading sld4b378a6e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716276892 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716278587 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716278653 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716280440 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716280544 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716280647 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716280773 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716280778 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716280780 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1733716281494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4b378a6e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4b378a6e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4b378a6e/alt_sld_fab.v" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/db/ip/sld4b378a6e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733716281699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716281699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733716281765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716281765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733716281767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716281767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733716281821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716281821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733716281897 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733716281897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716281897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733716281965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716281965 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "outport\[0\] GND " "Pin \"outport\[0\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733716283526 "|TopLevel|outport[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport\[1\] GND " "Pin \"outport\[1\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733716283526 "|TopLevel|outport[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport\[2\] GND " "Pin \"outport\[2\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733716283526 "|TopLevel|outport[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport\[3\] GND " "Pin \"outport\[3\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733716283526 "|TopLevel|outport[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport\[4\] GND " "Pin \"outport\[4\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733716283526 "|TopLevel|outport[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport\[5\] GND " "Pin \"outport\[5\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733716283526 "|TopLevel|outport[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport\[6\] GND " "Pin \"outport\[6\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733716283526 "|TopLevel|outport[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport\[7\] GND " "Pin \"outport\[7\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733716283526 "|TopLevel|outport[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport\[8\] GND " "Pin \"outport\[8\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733716283526 "|TopLevel|outport[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport\[9\] GND " "Pin \"outport\[9\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733716283526 "|TopLevel|outport[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport\[10\] GND " "Pin \"outport\[10\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733716283526 "|TopLevel|outport[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport\[11\] GND " "Pin \"outport\[11\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733716283526 "|TopLevel|outport[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport\[12\] GND " "Pin \"outport\[12\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733716283526 "|TopLevel|outport[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport\[13\] GND " "Pin \"outport\[13\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733716283526 "|TopLevel|outport[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport\[14\] GND " "Pin \"outport\[14\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733716283526 "|TopLevel|outport[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport\[15\] GND " "Pin \"outport\[15\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733716283526 "|TopLevel|outport[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport\[16\] GND " "Pin \"outport\[16\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733716283526 "|TopLevel|outport[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport\[17\] GND " "Pin \"outport\[17\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733716283526 "|TopLevel|outport[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport\[18\] GND " "Pin \"outport\[18\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733716283526 "|TopLevel|outport[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport\[19\] GND " "Pin \"outport\[19\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733716283526 "|TopLevel|outport[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport\[20\] GND " "Pin \"outport\[20\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733716283526 "|TopLevel|outport[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport\[21\] GND " "Pin \"outport\[21\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733716283526 "|TopLevel|outport[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport\[22\] GND " "Pin \"outport\[22\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733716283526 "|TopLevel|outport[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport\[23\] GND " "Pin \"outport\[23\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733716283526 "|TopLevel|outport[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport\[24\] GND " "Pin \"outport\[24\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733716283526 "|TopLevel|outport[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport\[25\] GND " "Pin \"outport\[25\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733716283526 "|TopLevel|outport[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport\[26\] GND " "Pin \"outport\[26\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733716283526 "|TopLevel|outport[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport\[27\] GND " "Pin \"outport\[27\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733716283526 "|TopLevel|outport[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport\[28\] GND " "Pin \"outport\[28\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733716283526 "|TopLevel|outport[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport\[29\] GND " "Pin \"outport\[29\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733716283526 "|TopLevel|outport[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport\[30\] GND " "Pin \"outport\[30\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733716283526 "|TopLevel|outport[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport\[31\] GND " "Pin \"outport\[31\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733716283526 "|TopLevel|outport[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1733716283526 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733716283587 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "210 " "210 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733716283909 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1733716283940 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1733716283940 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733716284037 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733716285214 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733716285214 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "67 " "Design contains 67 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start " "No output dependent on input pin \"start\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|start"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport0_in\[0\] " "No output dependent on input pin \"inport0_in\[0\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport0_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport0_in\[1\] " "No output dependent on input pin \"inport0_in\[1\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport0_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport0_in\[2\] " "No output dependent on input pin \"inport0_in\[2\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport0_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport0_in\[3\] " "No output dependent on input pin \"inport0_in\[3\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport0_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport0_in\[4\] " "No output dependent on input pin \"inport0_in\[4\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport0_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport0_in\[5\] " "No output dependent on input pin \"inport0_in\[5\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport0_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport0_in\[6\] " "No output dependent on input pin \"inport0_in\[6\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport0_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport0_in\[7\] " "No output dependent on input pin \"inport0_in\[7\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport0_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport0_in\[8\] " "No output dependent on input pin \"inport0_in\[8\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport0_in[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport0_in\[9\] " "No output dependent on input pin \"inport0_in\[9\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport0_in[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport0_in\[10\] " "No output dependent on input pin \"inport0_in\[10\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport0_in[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport0_in\[11\] " "No output dependent on input pin \"inport0_in\[11\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport0_in[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport0_in\[12\] " "No output dependent on input pin \"inport0_in\[12\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport0_in[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport0_in\[13\] " "No output dependent on input pin \"inport0_in\[13\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport0_in[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport0_in\[14\] " "No output dependent on input pin \"inport0_in\[14\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport0_in[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport0_in\[15\] " "No output dependent on input pin \"inport0_in\[15\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport0_in[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport0_in\[16\] " "No output dependent on input pin \"inport0_in\[16\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport0_in[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport0_in\[17\] " "No output dependent on input pin \"inport0_in\[17\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport0_in[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport0_in\[18\] " "No output dependent on input pin \"inport0_in\[18\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport0_in[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport0_in\[19\] " "No output dependent on input pin \"inport0_in\[19\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport0_in[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport0_in\[20\] " "No output dependent on input pin \"inport0_in\[20\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport0_in[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport0_in\[21\] " "No output dependent on input pin \"inport0_in\[21\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport0_in[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport0_in\[22\] " "No output dependent on input pin \"inport0_in\[22\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport0_in[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport0_in\[23\] " "No output dependent on input pin \"inport0_in\[23\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport0_in[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport0_in\[24\] " "No output dependent on input pin \"inport0_in\[24\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport0_in[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport0_in\[25\] " "No output dependent on input pin \"inport0_in\[25\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport0_in[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport0_in\[26\] " "No output dependent on input pin \"inport0_in\[26\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport0_in[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport0_in\[27\] " "No output dependent on input pin \"inport0_in\[27\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport0_in[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport0_in\[28\] " "No output dependent on input pin \"inport0_in\[28\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport0_in[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport0_in\[29\] " "No output dependent on input pin \"inport0_in\[29\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport0_in[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport0_in\[30\] " "No output dependent on input pin \"inport0_in\[30\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport0_in[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport0_in\[31\] " "No output dependent on input pin \"inport0_in\[31\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport0_in[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport0_en " "No output dependent on input pin \"inport0_en\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport0_en"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport1_in\[0\] " "No output dependent on input pin \"inport1_in\[0\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport1_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport1_in\[1\] " "No output dependent on input pin \"inport1_in\[1\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport1_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport1_in\[2\] " "No output dependent on input pin \"inport1_in\[2\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport1_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport1_in\[3\] " "No output dependent on input pin \"inport1_in\[3\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport1_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport1_in\[4\] " "No output dependent on input pin \"inport1_in\[4\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport1_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport1_in\[5\] " "No output dependent on input pin \"inport1_in\[5\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport1_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport1_in\[6\] " "No output dependent on input pin \"inport1_in\[6\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport1_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport1_in\[7\] " "No output dependent on input pin \"inport1_in\[7\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport1_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport1_in\[8\] " "No output dependent on input pin \"inport1_in\[8\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport1_in[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport1_in\[9\] " "No output dependent on input pin \"inport1_in\[9\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport1_in[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport1_in\[10\] " "No output dependent on input pin \"inport1_in\[10\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport1_in[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport1_in\[11\] " "No output dependent on input pin \"inport1_in\[11\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport1_in[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport1_in\[12\] " "No output dependent on input pin \"inport1_in\[12\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport1_in[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport1_in\[13\] " "No output dependent on input pin \"inport1_in\[13\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport1_in[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport1_in\[14\] " "No output dependent on input pin \"inport1_in\[14\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport1_in[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport1_in\[15\] " "No output dependent on input pin \"inport1_in\[15\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport1_in[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport1_in\[16\] " "No output dependent on input pin \"inport1_in\[16\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport1_in[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport1_in\[17\] " "No output dependent on input pin \"inport1_in\[17\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport1_in[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport1_in\[18\] " "No output dependent on input pin \"inport1_in\[18\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport1_in[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport1_in\[19\] " "No output dependent on input pin \"inport1_in\[19\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport1_in[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport1_in\[20\] " "No output dependent on input pin \"inport1_in\[20\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport1_in[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport1_in\[21\] " "No output dependent on input pin \"inport1_in\[21\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport1_in[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport1_in\[22\] " "No output dependent on input pin \"inport1_in\[22\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport1_in[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport1_in\[23\] " "No output dependent on input pin \"inport1_in\[23\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport1_in[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport1_in\[24\] " "No output dependent on input pin \"inport1_in\[24\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport1_in[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport1_in\[25\] " "No output dependent on input pin \"inport1_in\[25\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport1_in[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport1_in\[26\] " "No output dependent on input pin \"inport1_in\[26\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport1_in[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport1_in\[27\] " "No output dependent on input pin \"inport1_in\[27\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport1_in[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport1_in\[28\] " "No output dependent on input pin \"inport1_in\[28\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport1_in[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport1_in\[29\] " "No output dependent on input pin \"inport1_in\[29\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport1_in[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport1_in\[30\] " "No output dependent on input pin \"inport1_in\[30\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport1_in[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport1_in\[31\] " "No output dependent on input pin \"inport1_in\[31\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport1_in[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport1_en " "No output dependent on input pin \"inport1_en\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733716285299 "|TopLevel|inport1_en"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1733716285299 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "388 " "Implemented 388 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "72 " "Implemented 72 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733716285300 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733716285300 ""} { "Info" "ICUT_CUT_TM_LCELLS" "250 " "Implemented 250 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733716285300 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1733716285300 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733716285300 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 108 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 108 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4886 " "Peak virtual memory: 4886 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733716285327 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 08 22:51:25 2024 " "Processing ended: Sun Dec 08 22:51:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733716285327 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733716285327 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733716285327 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733716285327 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1733716286594 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733716286595 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 08 22:51:26 2024 " "Processing started: Sun Dec 08 22:51:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733716286595 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1733716286595 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MIPS -c MIPS " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1733716286595 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1733716286720 ""}
{ "Info" "0" "" "Project  = MIPS" {  } {  } 0 0 "Project  = MIPS" 0 0 "Fitter" 0 0 1733716286721 ""}
{ "Info" "0" "" "Revision = MIPS" {  } {  } 0 0 "Revision = MIPS" 0 0 "Fitter" 0 0 1733716286721 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1733716286801 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1733716286801 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MIPS 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"MIPS\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1733716286814 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733716286847 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733716286847 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1733716287013 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1733716287020 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1733716287171 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jditz/Desktop/Quartus/MIPS/" { { 0 { 0 ""} 0 1730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733716287174 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jditz/Desktop/Quartus/MIPS/" { { 0 { 0 ""} 0 1732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733716287174 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jditz/Desktop/Quartus/MIPS/" { { 0 { 0 ""} 0 1734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733716287174 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jditz/Desktop/Quartus/MIPS/" { { 0 { 0 ""} 0 1736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733716287174 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1733716287174 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1733716287174 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1733716287174 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1733716287174 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1733716287174 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1733716287175 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1733716287211 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "101 101 " "No exact pin location assignment(s) for 101 pins of 101 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1733716287428 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733716287801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733716287801 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1733716287801 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1733716287801 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIPS.sdc " "Synopsys Design Constraints File file not found: 'MIPS.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1733716287804 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Datapath:datapath_inst\|Memory:mem_module\|RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mju3:auto_generated\|altsyncram_50s2:altsyncram1\|ram_block3a31~porta_re_reg clk " "Register Datapath:datapath_inst\|Memory:mem_module\|RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mju3:auto_generated\|altsyncram_50s2:altsyncram1\|ram_block3a31~porta_re_reg is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1733716287805 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1733716287805 "|TopLevel|clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733716287806 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1733716287806 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1733716287808 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1733716287808 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1733716287808 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1733716287808 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733716287808 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733716287808 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733716287808 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1733716287808 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) " "Automatically promoted node clk~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1733716287853 ""}  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jditz/Desktop/Quartus/MIPS/" { { 0 { 0 ""} 0 1718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733716287853 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1733716287853 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/jditz/Desktop/Quartus/MIPS/" { { 0 { 0 ""} 0 1251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733716287853 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L36p, DIFFOUT_L36p, High_Speed)) " "Automatically promoted node rst~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L36p, DIFFOUT_L36p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1733716287853 ""}  } { { "TopLevel.vhd" "" { Text "C:/Users/jditz/Desktop/Quartus/MIPS/TopLevel.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jditz/Desktop/Quartus/MIPS/" { { 0 { 0 ""} 0 1719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733716287853 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1733716288201 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733716288202 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733716288202 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733716288203 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733716288205 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1733716288206 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1733716288206 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1733716288206 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1733716288206 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1733716288207 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1733716288207 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "99 unused 2.5V 67 32 0 " "Number of I/O pins in group: 99 (unused VREF, 2.5V VCCIO, 67 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1733716288211 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1733716288211 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1733716288211 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1733716288212 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1733716288212 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 34 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1733716288212 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 48 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1733716288212 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1733716288212 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1733716288212 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1733716288212 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1733716288212 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1733716288212 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1733716288212 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1733716288212 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733716288351 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1733716288355 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1733716289248 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733716289346 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1733716289370 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1733716290590 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733716290591 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1733716291085 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X45_Y33 X55_Y43 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43" {  } { { "loc" "" { Generic "C:/Users/jditz/Desktop/Quartus/MIPS/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43"} { { 12 { 0 ""} 45 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1733716292231 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1733716292231 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1733716292340 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1733716292340 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1733716292340 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733716292343 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1733716292516 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733716292528 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1733716292528 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733716292795 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733716292795 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1733716292795 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733716293054 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733716293468 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jditz/Desktop/Quartus/MIPS/output_files/MIPS.fit.smsg " "Generated suppressed messages file C:/Users/jditz/Desktop/Quartus/MIPS/output_files/MIPS.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1733716293857 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6611 " "Peak virtual memory: 6611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733716294207 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 08 22:51:34 2024 " "Processing ended: Sun Dec 08 22:51:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733716294207 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733716294207 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733716294207 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1733716294207 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1733716295200 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733716295200 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 08 22:51:35 2024 " "Processing started: Sun Dec 08 22:51:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733716295200 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1733716295200 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MIPS -c MIPS " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1733716295200 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1733716295512 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1733716297274 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1733716297383 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733716298167 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 08 22:51:38 2024 " "Processing ended: Sun Dec 08 22:51:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733716298167 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733716298167 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733716298167 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1733716298167 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1733716298802 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1733716299361 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733716299362 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 08 22:51:39 2024 " "Processing started: Sun Dec 08 22:51:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733716299362 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1733716299362 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MIPS -c MIPS " "Command: quartus_sta MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1733716299362 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1733716299487 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1733716299671 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1733716299671 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733716299703 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733716299703 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733716299920 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733716299920 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1733716299920 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1733716299920 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIPS.sdc " "Synopsys Design Constraints File file not found: 'MIPS.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1733716299922 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Datapath:datapath_inst\|Memory:mem_module\|RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mju3:auto_generated\|altsyncram_50s2:altsyncram1\|ram_block3a0~porta_re_reg clk " "Register Datapath:datapath_inst\|Memory:mem_module\|RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mju3:auto_generated\|altsyncram_50s2:altsyncram1\|ram_block3a0~porta_re_reg is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1733716299923 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1733716299923 "|TopLevel|clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733716299924 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1733716299924 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1733716299925 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1733716299925 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1733716299925 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1733716299925 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1733716299935 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1733716299939 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.370 " "Worst-case setup slack is 46.370" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733716299942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733716299942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.370               0.000 altera_reserved_tck  " "   46.370               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733716299942 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733716299942 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.246 " "Worst-case hold slack is 0.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733716299945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733716299945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 altera_reserved_tck  " "    0.246               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733716299945 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733716299945 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.701 " "Worst-case recovery slack is 97.701" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733716299947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733716299947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.701               0.000 altera_reserved_tck  " "   97.701               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733716299947 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733716299947 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.071 " "Worst-case removal slack is 1.071" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733716299949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733716299949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.071               0.000 altera_reserved_tck  " "    1.071               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733716299949 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733716299949 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.483 " "Worst-case minimum pulse width slack is 49.483" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733716299950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733716299950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.483               0.000 altera_reserved_tck  " "   49.483               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733716299950 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733716299950 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733716299957 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733716299957 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733716299957 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733716299957 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 344.712 ns " "Worst Case Available Settling Time: 344.712 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733716299957 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733716299957 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733716299957 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1733716299960 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1733716299979 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1733716299980 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1733716300253 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Datapath:datapath_inst\|Memory:mem_module\|RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mju3:auto_generated\|altsyncram_50s2:altsyncram1\|ram_block3a0~porta_re_reg clk " "Register Datapath:datapath_inst\|Memory:mem_module\|RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mju3:auto_generated\|altsyncram_50s2:altsyncram1\|ram_block3a0~porta_re_reg is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1733716300285 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1733716300285 "|TopLevel|clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733716300286 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1733716300286 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1733716300286 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1733716300286 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1733716300286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.705 " "Worst-case setup slack is 46.705" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733716300293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733716300293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.705               0.000 altera_reserved_tck  " "   46.705               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733716300293 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733716300293 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.232 " "Worst-case hold slack is 0.232" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733716300296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733716300296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.232               0.000 altera_reserved_tck  " "    0.232               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733716300296 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733716300296 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.926 " "Worst-case recovery slack is 97.926" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733716300298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733716300298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.926               0.000 altera_reserved_tck  " "   97.926               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733716300298 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733716300298 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.995 " "Worst-case removal slack is 0.995" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733716300300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733716300300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.995               0.000 altera_reserved_tck  " "    0.995               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733716300300 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733716300300 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.506 " "Worst-case minimum pulse width slack is 49.506" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733716300302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733716300302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.506               0.000 altera_reserved_tck  " "   49.506               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733716300302 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733716300302 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733716300309 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733716300309 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733716300309 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733716300309 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 345.174 ns " "Worst Case Available Settling Time: 345.174 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733716300309 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733716300309 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733716300309 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1733716300311 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Datapath:datapath_inst\|Memory:mem_module\|RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mju3:auto_generated\|altsyncram_50s2:altsyncram1\|ram_block3a0~porta_re_reg clk " "Register Datapath:datapath_inst\|Memory:mem_module\|RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mju3:auto_generated\|altsyncram_50s2:altsyncram1\|ram_block3a0~porta_re_reg is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1733716300411 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1733716300411 "|TopLevel|clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733716300412 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1733716300412 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1733716300412 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1733716300412 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1733716300412 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.489 " "Worst-case setup slack is 48.489" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733716300415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733716300415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.489               0.000 altera_reserved_tck  " "   48.489               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733716300415 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733716300415 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.105 " "Worst-case hold slack is 0.105" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733716300417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733716300417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.105               0.000 altera_reserved_tck  " "    0.105               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733716300417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733716300417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.855 " "Worst-case recovery slack is 98.855" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733716300419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733716300419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.855               0.000 altera_reserved_tck  " "   98.855               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733716300419 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733716300419 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.491 " "Worst-case removal slack is 0.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733716300422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733716300422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.491               0.000 altera_reserved_tck  " "    0.491               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733716300422 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733716300422 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.386 " "Worst-case minimum pulse width slack is 49.386" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733716300423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733716300423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.386               0.000 altera_reserved_tck  " "   49.386               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733716300423 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733716300423 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733716300429 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733716300429 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733716300429 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733716300429 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 347.775 ns " "Worst Case Available Settling Time: 347.775 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733716300429 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733716300429 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733716300429 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733716301119 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733716301119 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 15 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4968 " "Peak virtual memory: 4968 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733716301155 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 08 22:51:41 2024 " "Processing ended: Sun Dec 08 22:51:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733716301155 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733716301155 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733716301155 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1733716301155 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1733716302107 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733716302107 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 08 22:51:42 2024 " "Processing started: Sun Dec 08 22:51:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733716302107 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1733716302107 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MIPS -c MIPS " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1733716302107 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1733716302571 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MIPS.vho C:/Users/jditz/Desktop/Quartus/MIPS/simulation/modelsim/ simulation " "Generated file MIPS.vho in folder \"C:/Users/jditz/Desktop/Quartus/MIPS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1733716302985 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4658 " "Peak virtual memory: 4658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733716303720 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 08 22:51:43 2024 " "Processing ended: Sun Dec 08 22:51:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733716303720 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733716303720 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733716303720 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1733716303720 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 136 s " "Quartus Prime Full Compilation was successful. 0 errors, 136 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1733716304333 ""}
