
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000354                       # Number of seconds simulated
sim_ticks                                   354490500                       # Number of ticks simulated
final_tick                               2261608078000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               41549043                       # Simulator instruction rate (inst/s)
host_op_rate                                 41547882                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              124950766                       # Simulator tick rate (ticks/s)
host_mem_usage                                 757148                       # Number of bytes of host memory used
host_seconds                                     2.84                       # Real time elapsed on the host
sim_insts                                   117869872                       # Number of instructions simulated
sim_ops                                     117869872                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst        79296                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data        23232                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst        24960                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data         9536                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst        99904                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data        49984                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            286912                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst        79296                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst        24960                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst        99904                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       204160                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks        16768                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total          16768                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst         1239                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data          363                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst          390                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data          149                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst         1561                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data          781                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total               4483                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks          262                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total               262                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst    223690057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data     65536312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst     70410914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data     26900580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst    281824196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data    141002368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            809364426                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst    223690057                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst     70410914                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst    281824196                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total       575925166                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks       47301691                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            47301691                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks       47301691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst    223690057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data     65536312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst     70410914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data     26900580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst    281824196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data    141002368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           856666117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.inst        34176                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus0.data       166144                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data        71360                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data       565632                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total            843072                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus0.inst        34176                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus1.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus3.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        39936                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks       584704                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total         584704                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.inst          534                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus0.data         2596                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.inst           50                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data         1115                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.inst           40                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data         8838                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              13173                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks         9136                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total              9136                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.inst     96408790                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus0.data    468683928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.inst      9027040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data    201302997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.inst      7221632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data   1595619629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           2378264016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus0.inst     96408790                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus1.inst      9027040                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus3.inst      7221632                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total       112657462                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks     1649420788                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          1649420788                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks     1649420788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.inst     96408790                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data    468683928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.inst      9027040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data    201302997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.inst      7221632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data   1595619629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          4027684804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       576                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     164     47.67%     47.67% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.29%     47.97% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    179     52.03%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 344                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      164     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.30%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     163     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  328                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               138897000     91.89%     91.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.11%     92.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               12095000      8.00%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           151156500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.910615                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.953488                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.27%      0.27% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      3.25%      3.52% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.54%      4.07% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  325     88.08%     92.14% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.27%     92.41% # number of callpals executed
system.cpu0.kern.callpal::rti                      18      4.88%     97.29% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.44%     99.73% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.27%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   369                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               31                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel          61914500     75.49%     75.49% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            20102000     24.51%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements             5022                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          496.412259                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              64897                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5022                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.922541                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    24.633097                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   471.779162                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.048112                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.921444                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.969555                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           130029                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          130029                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        30561                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          30561                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        25677                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         25677                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          514                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          514                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          577                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          577                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        56238                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           56238                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        56238                       # number of overall hits
system.cpu0.dcache.overall_hits::total          56238                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2867                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2867                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2164                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2164                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           98                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           98                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           34                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           34                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         5031                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          5031                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         5031                       # number of overall misses
system.cpu0.dcache.overall_misses::total         5031                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        33428                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        33428                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        27841                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        27841                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        61269                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        61269                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        61269                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        61269                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.085766                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.085766                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.077727                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.077727                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.160131                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.160131                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.055646                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.055646                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.082113                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.082113                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.082113                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.082113                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3136                       # number of writebacks
system.cpu0.dcache.writebacks::total             3136                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             2481                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.971957                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             338027                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2481                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           136.246272                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst    26.612853                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   485.359104                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.051978                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.947967                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999945                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           334482                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          334482                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       163518                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         163518                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       163518                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          163518                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       163518                       # number of overall hits
system.cpu0.icache.overall_hits::total         163518                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         2482                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2482                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         2482                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2482                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         2482                       # number of overall misses
system.cpu0.icache.overall_misses::total         2482                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       166000                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       166000                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       166000                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       166000                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       166000                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       166000                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.014952                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014952                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.014952                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014952                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.014952                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014952                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         2481                       # number of writebacks
system.cpu0.icache.writebacks::total             2481                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       794                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                      98     47.12%     47.12% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.44%     48.56% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    107     51.44%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 208                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                       98     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.52%     51.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                      97     48.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  198                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               351540000     98.38%     98.38% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 361000      0.10%     98.48% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                5425000      1.52%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           357326000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.906542                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.951923                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.35%      0.35% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     20.57%     20.92% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.77%     22.70% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  137     48.58%     71.28% # number of callpals executed
system.cpu1.kern.callpal::rdps                      1      0.35%     71.63% # number of callpals executed
system.cpu1.kern.callpal::rti                      69     24.47%     96.10% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      3.19%     99.29% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.71%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   282                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  4                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.250000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.701031                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          59104500      5.45%      5.45% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user             8186500      0.75%      6.20% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1018105000     93.80%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             2113                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          457.289231                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              49017                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2113                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            23.197823                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    87.211705                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   370.077526                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.170335                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.722808                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.893143                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            78632                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           78632                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        22217                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          22217                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        12768                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         12768                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          438                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          438                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          455                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          455                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        34985                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           34985                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        34985                       # number of overall hits
system.cpu1.dcache.overall_hits::total          34985                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1573                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1573                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          681                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          681                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           39                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           39                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           21                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           21                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2254                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2254                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2254                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2254                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        23790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        23790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        37239                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        37239                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        37239                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        37239                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.066120                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.066120                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.050636                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.050636                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.081761                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.081761                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.044118                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.044118                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.060528                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.060528                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.060528                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.060528                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          961                       # number of writebacks
system.cpu1.dcache.writebacks::total              961                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             1268                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.804072                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              99894                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1268                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            78.780757                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   192.348750                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   319.455323                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.375681                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.623936                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999617                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          434                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           273001                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          273001                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       134597                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         134597                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       134597                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          134597                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       134597                       # number of overall hits
system.cpu1.icache.overall_hits::total         134597                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         1269                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1269                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         1269                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1269                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         1269                       # number of overall misses
system.cpu1.icache.overall_misses::total         1269                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       135866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       135866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       135866                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       135866                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       135866                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       135866                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009340                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009340                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009340                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         1268                       # number of writebacks
system.cpu1.icache.writebacks::total             1268                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               357062500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           357227000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                     1                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements                1                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          273.125596                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   271.976131                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data     1.149465                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.531203                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.002245                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.533448                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          265                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          265                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.517578                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data           75                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data           52                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            52                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data            3                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            1                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data          127                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             127                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data          127                       # number of overall hits
system.cpu2.dcache.overall_hits::total            127                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            2                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data            5                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data            5                       # number of overall misses
system.cpu2.dcache.overall_misses::total            5                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data          132                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data          132                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu2.dcache.writebacks::total                1                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          370                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          370                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          370                       # number of overall hits
system.cpu2.icache.overall_hits::total            370                       # number of overall hits
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst          370                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst          370                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1204                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     248     50.20%     50.20% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.20%     50.40% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    245     49.60%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 494                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      246     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     245     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  492                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               551011500     98.32%     98.32% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 112000      0.02%     98.34% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                9321000      1.66%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           560444500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.991935                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.995951                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.53%      0.53% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      9.33%      9.86% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  393     69.19%     79.05% # number of callpals executed
system.cpu3.kern.callpal::rdps                      1      0.18%     79.23% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.18%     79.40% # number of callpals executed
system.cpu3.kern.callpal::rti                     100     17.61%     97.01% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.64%     99.65% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.35%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   568                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              152                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel         509919500     87.10%     87.10% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            75503500     12.90%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements            12776                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          489.440497                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             159031                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            12776                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.447636                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   171.273453                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   318.167045                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.334518                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.621420                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.955938                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          455                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           355488                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          355488                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        75990                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          75990                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        79923                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         79923                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1158                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1158                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1183                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1183                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       155913                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          155913                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       155913                       # number of overall hits
system.cpu3.dcache.overall_hits::total         155913                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         5869                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         5869                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         6952                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         6952                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          132                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          132                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data          101                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          101                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12821                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12821                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12821                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12821                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        81859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        81859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        86875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        86875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       168734                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       168734                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       168734                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       168734                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.071696                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.071696                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.080023                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.080023                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.102326                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.102326                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.078660                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.078660                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.075984                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.075984                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.075984                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.075984                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8202                       # number of writebacks
system.cpu3.dcache.writebacks::total             8202                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             4270                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.871178                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             253769                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             4270                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            59.430679                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   205.361523                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   306.509656                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.401097                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.598652                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999748                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          313                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           906533                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          906533                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       446860                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         446860                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       446860                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          446860                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       446860                       # number of overall hits
system.cpu3.icache.overall_hits::total         446860                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         4271                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4271                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         4271                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4271                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         4271                       # number of overall misses
system.cpu3.icache.overall_misses::total         4271                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       451131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       451131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       451131                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       451131                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       451131                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       451131                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.009467                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.009467                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.009467                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         4270                       # number of writebacks
system.cpu3.icache.writebacks::total             4270                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  10                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 10                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       80                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests         22112                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests        11286                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests         1304                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops            6872                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops         6598                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops          274                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadResp               8328                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                  5                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp                 5                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty         4097                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean         3044                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict             2506                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq              129                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq             55                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp             184                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq              2716                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp             2716                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq           3751                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq          4577                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side         7099                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side        14983                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side         3447                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side         6584                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                  32113                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side       295488                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side       523600                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side       139392                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side       205400                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                 1163880                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                            43467                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples             65458                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.152418                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.371304                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                   55764     85.19%     85.19% # Request fanout histogram
system.l2bus0.snoop_fanout::1                    9412     14.38%     99.57% # Request fanout histogram
system.l2bus0.snoop_fanout::2                     281      0.43%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::3                       1      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               3                       # Request fanout histogram
system.l2bus0.snoop_fanout::total               65458                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests         34381                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests        17067                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests         1271                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops            7916                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops         7145                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops          771                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp              10276                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                  5                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp                 5                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty         8203                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean         3421                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict             4159                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq               83                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq            104                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp             187                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq              6871                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp             6871                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq           4271                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq          6005                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side           21                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.icache.mem_side::system.l2cache1.cpu_side        11963                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side        38477                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                  50461                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.icache.mem_side::system.l2cache1.cpu_side       492288                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side      1348768                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                 1841384                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                            31157                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples             65183                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.169707                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.405667                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                   54892     84.21%     84.21% # Request fanout histogram
system.l2bus1.snoop_fanout::1                    9520     14.61%     98.82% # Request fanout histogram
system.l2bus1.snoop_fanout::2                     771      1.18%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus1.snoop_fanout::total               65183                       # Request fanout histogram
system.l2cache0.tags.replacements                8213                       # number of replacements
system.l2cache0.tags.tagsinuse            3904.748430                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                  9941                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs                8213                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                1.210398                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1296.142803                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.inst    80.705937                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.data   230.726497                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.inst    18.689302                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.data    27.415753                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst   705.020854                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data   840.276019                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst   248.483871                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data   457.287395                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.316441                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.inst     0.019704                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.data     0.056330                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.inst     0.004563                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.data     0.006693                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.172124                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.205146                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.060665                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.111642                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.953308                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         3825                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         3687                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3          108                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.933838                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses              177136                       # Number of tag accesses
system.l2cache0.tags.data_accesses             177136                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks         4097                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total         4097                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks         3044                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total         3044                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus1.data            3                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total              3                       # number of UpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data          227                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data           81                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total             308                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst          709                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst          829                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total         1538                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data         1202                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data          775                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total         1977                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst          709                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data         1429                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst          829                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data          856                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total               3823                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst          709                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data         1429                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst          829                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data          856                       # number of overall hits
system.l2cache0.overall_hits::total              3823                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data           81                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data           26                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total          107                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data           29                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data           12                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total           41                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data         1853                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data          555                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total          2408                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst         1773                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst          440                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total         2213                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data         1728                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data          787                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total         2515                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst         1773                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data         3581                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst          440                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data         1342                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total             7136                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst         1773                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data         3581                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst          440                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data         1342                       # number of overall misses
system.l2cache0.overall_misses::total            7136                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks         4097                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total         4097                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks         3044                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total         3044                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data           81                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data           29                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total          110                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total           41                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data         2080                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data          636                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total         2716                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst         2482                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst         1269                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total         3751                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data         2930                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data         1562                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total         4492                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst         2482                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data         5010                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst         1269                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data         2198                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total          10959                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst         2482                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data         5010                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst         1269                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data         2198                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total         10959                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data     0.896552                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.972727                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.890865                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.872642                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.886598                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.714343                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.346730                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.589976                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.589761                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.503841                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.559884                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.714343                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.714770                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.346730                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.610555                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.651154                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.714343                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.714770                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.346730                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.610555                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.651154                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks           4443                       # number of writebacks
system.l2cache0.writebacks::total                4443                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements               10989                       # number of replacements
system.l2cache1.tags.tagsinuse            3748.845387                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                 30570                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs               10989                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                2.781873                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1252.696409                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.inst   380.134005                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.data   343.808987                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.inst   263.081233                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.data   332.500784                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.data     0.007055                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.inst   397.761516                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.data   778.855398                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.305834                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.inst     0.092806                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.data     0.083938                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.inst     0.064229                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.data     0.081177                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.data     0.000002                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.inst     0.097110                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.data     0.190150                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.915245                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         4043                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0          885                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1         2175                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2          880                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3           80                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4           23                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.987061                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses              283648                       # Number of tag accesses
system.l2cache1.tags.data_accesses             283648                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks         8203                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total         8203                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks         3421                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total         3421                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus3.data            1                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total              1                       # number of UpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus3.data          381                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total             381                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus3.inst         2670                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total         2670                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus2.data            1                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus3.data         2582                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total         2583                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus2.data            1                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.inst         2670                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.data         2963                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total               5634                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus2.data            1                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.inst         2670                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.data         2963                       # number of overall hits
system.l2cache1.overall_hits::total              5634                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus2.data            2                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus3.data           80                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total           82                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus2.data            2                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus3.data          100                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total          102                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus3.data         6490                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total          6490                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus3.inst         1601                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total         1601                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus2.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus3.data         3414                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total         3415                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus2.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.inst         1601                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.data         9904                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total            11506                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus2.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.inst         1601                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.data         9904                       # number of overall misses
system.l2cache1.overall_misses::total           11506                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks         8203                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total         8203                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks         3421                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total         3421                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus3.data           81                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total           83                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus2.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus3.data          100                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total          102                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus3.data         6871                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total         6871                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus3.inst         4271                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total         4271                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus3.data         5996                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total         5998                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus2.data            2                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.inst         4271                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.data        12867                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total          17140                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.data            2                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.inst         4271                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.data        12867                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total         17140                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus3.data     0.987654                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.987952                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus3.data     0.944550                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.944550                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus3.inst     0.374854                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.374854                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus2.data     0.500000                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus3.data     0.569380                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.569356                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus2.data     0.500000                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.inst     0.374854                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.data     0.769721                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.671295                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus2.data     0.500000                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.inst     0.374854                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.data     0.769721                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.671295                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks           4979                       # number of writebacks
system.l2cache1.writebacks::total                4979                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadResp              7115                       # Transaction distribution
system.membus0.trans_dist::WriteReq                10                       # Transaction distribution
system.membus0.trans_dist::WriteResp               10                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty         4594                       # Transaction distribution
system.membus0.trans_dist::CleanEvict            4331                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             139                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq           131                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp            235                       # Transaction distribution
system.membus0.trans_dist::ReadExReq             2439                       # Transaction distribution
system.membus0.trans_dist::ReadExResp            2439                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq         7115                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port         5438                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side        16290                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave           10                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total        21738                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port         6810                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave           10                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total         6820                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                 28558                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port       146560                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side       594048                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave           40                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total       740648                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       164864                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave           40                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total       164904                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                 905552                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           30263                       # Total snoops (count)
system.membus0.snoop_fanout::samples            50012                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.599556                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.489993                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                  20027     40.04%     40.04% # Request fanout histogram
system.membus0.snoop_fanout::3                  29985     59.96%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total              50012                       # Request fanout histogram
system.membus1.trans_dist::ReadResp              7598                       # Transaction distribution
system.membus1.trans_dist::WriteReq                 5                       # Transaction distribution
system.membus1.trans_dist::WriteResp                5                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty         9300                       # Transaction distribution
system.membus1.trans_dist::CleanEvict            5655                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             210                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq           127                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp            320                       # Transaction distribution
system.membus1.trans_dist::ReadExReq             8840                       # Transaction distribution
system.membus1.trans_dist::ReadExResp            8840                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq         7598                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port        24784                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side         7680                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total        32464                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port        16034                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total        16034                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                 48498                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port       888000                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       166184                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total      1054184                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port       593088                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total       593088                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                1647272                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                            8670                       # Total snoops (count)
system.membus1.snoop_fanout::samples            41241                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.208652                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.406350                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                  32636     79.13%     79.13% # Request fanout histogram
system.membus1.snoop_fanout::2                   8605     20.87%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total              41241                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements         6860                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    13.769650                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs           52                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs         6860                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.007580                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks    10.884864                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::cpu0.inst     0.001320                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::cpu0.data     0.000353                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.inst     0.381835                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     0.667980                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.inst     0.190132                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     1.643165                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.680304                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::cpu0.inst     0.000083                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::cpu0.data     0.000022                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.inst     0.023865                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.041749                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.inst     0.011883                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.102698                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.860603                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           12                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses        98902                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses        98902                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks         4332                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total         4332                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus0.data            2                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total            2                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus0.data            2                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total            2                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus0.data            4                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total            4                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus0.data            4                       # number of overall hits
system.numa_caches_downward0.overall_hits::total            4                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data           80                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data           22                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          102                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data           12                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus1.data            8                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total           20                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data         1821                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data          543                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total         2364                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.inst          534                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data         1361                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.inst           50                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data          637                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total         2582                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.inst          534                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data         3182                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.inst           50                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data         1180                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total         4946                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.inst          534                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data         3182                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.inst           50                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data         1180                       # number of overall misses
system.numa_caches_downward0.overall_misses::total         4946                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks         4332                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total         4332                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data           80                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data           22                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          102                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus1.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total           20                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data         1823                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data          543                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total         2366                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.inst          534                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data         1363                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.inst           50                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data          637                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total         2584                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.inst          534                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus0.data         3186                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.inst           50                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data         1180                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total         4950                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.inst          534                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data         3186                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.inst           50                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data         1180                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total         4950                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data     0.998903                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.999155                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data     0.998533                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999226                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data     0.998745                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999192                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data     0.998745                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999192                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks         4325                       # number of writebacks
system.numa_caches_downward0.writebacks::total         4325                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements         2473                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    15.864982                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs           82                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs         2473                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.033158                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     2.640861                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu2.inst     2.185705                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu2.data     0.364643                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu3.inst     2.552197                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu3.data     0.364719                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.inst     4.089005                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.data     3.667853                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.165054                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu2.inst     0.136607                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu2.data     0.022790                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu3.inst     0.159512                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu3.data     0.022795                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.inst     0.255563                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.data     0.229241                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.991561                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses        43841                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses        43841                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks          164                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total          164                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus3.data            2                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::total            2                       # number of ReadExReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus3.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total            1                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus3.data            3                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total            3                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus3.data            3                       # number of overall hits
system.numa_caches_downward1.overall_hits::total            3                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus3.data            6                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total            6                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus3.data           74                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total           74                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus3.data           40                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total           40                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.inst         1561                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.data          828                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total         2389                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus3.inst         1561                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.data          868                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total         2429                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus3.inst         1561                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.data          868                       # number of overall misses
system.numa_caches_downward1.overall_misses::total         2429                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks          164                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total          164                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus3.data            6                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total            6                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus3.data           74                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total           74                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus3.data           42                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total           42                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.inst         1561                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.data          829                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total         2390                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus3.inst         1561                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.data          871                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total         2432                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.inst         1561                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.data          871                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total         2432                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus3.data     0.952381                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total     0.952381                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.data     0.998794                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.999582                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.data     0.996556                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.998766                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.data     0.996556                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.998766                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks          159                       # number of writebacks
system.numa_caches_downward1.writebacks::total          159                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements         2466                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    15.841695                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs           82                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs         2466                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.033252                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     2.053900                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu2.inst     2.185080                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu2.data     0.364639                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu3.inst     2.551353                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu3.data     0.364674                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.inst     4.460884                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.data     3.861166                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.128369                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu2.inst     0.136567                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu2.data     0.022790                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu3.inst     0.159460                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu3.data     0.022792                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.inst     0.278805                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.data     0.241323                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.990106                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses        43768                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses        43768                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks          159                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total          159                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus3.data            2                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::total            2                       # number of ReadExReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus3.data            2                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total            2                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus3.data            4                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total            4                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus3.data            4                       # number of overall hits
system.numa_caches_upward0.overall_hits::total            4                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus3.data            6                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total            6                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus3.data           74                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total           74                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus3.data           38                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total           38                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.inst         1561                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.data          826                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total         2387                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus3.inst         1561                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.data          864                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total         2425                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus3.inst         1561                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.data          864                       # number of overall misses
system.numa_caches_upward0.overall_misses::total         2425                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks          159                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total          159                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus3.data            6                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total            6                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus3.data           74                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total           74                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus3.data           40                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total           40                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.inst         1561                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.data          828                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total         2389                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus3.inst         1561                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.data          868                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total         2429                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.inst         1561                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.data          868                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total         2429                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus3.data     0.950000                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total     0.950000                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.data     0.997585                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.999163                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.data     0.995392                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.998353                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.data     0.995392                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.998353                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks          151                       # number of writebacks
system.numa_caches_upward0.writebacks::total          151                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements         6855                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    14.756850                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs           47                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs         6855                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.006856                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks    12.511269                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::cpu0.inst     0.001244                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::cpu0.data     0.000357                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.inst     0.363874                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     0.657201                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.inst     0.178293                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     1.044612                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.781954                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::cpu0.inst     0.000078                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::cpu0.data     0.000022                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.inst     0.022742                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.041075                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.inst     0.011143                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.065288                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.922303                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           14                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses        98807                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses        98807                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks         4325                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total         4325                       # number of WritebackDirty hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data           80                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data           22                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          102                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data           12                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus1.data            8                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total           20                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data         1821                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data          543                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total         2364                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.inst          534                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data         1361                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.inst           50                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data          637                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total         2582                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.inst          534                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data         3182                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.inst           50                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data         1180                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total         4946                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.inst          534                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data         3182                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.inst           50                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data         1180                       # number of overall misses
system.numa_caches_upward1.overall_misses::total         4946                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks         4325                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total         4325                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data           80                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data           22                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          102                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus1.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total           20                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data         1821                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data          543                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total         2364                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.inst          534                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data         1361                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.inst           50                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data          637                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total         2582                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.inst          534                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus0.data         3182                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.inst           50                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data         1180                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total         4946                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.inst          534                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data         3182                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.inst           50                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data         1180                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total         4946                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks         4321                       # number of writebacks
system.numa_caches_upward1.writebacks::total         4321                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               33926                       # DTB read hits
system.switch_cpus0.dtb.read_misses                90                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses            8138                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              28434                       # DTB write hits
system.switch_cpus0.dtb.write_misses               15                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           4590                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               62360                       # DTB hits
system.switch_cpus0.dtb.data_misses               105                       # DTB misses
system.switch_cpus0.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           12728                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              43649                       # ITB hits
system.switch_cpus0.itb.fetch_misses               94                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          43743                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  301619                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             165888                       # Number of instructions committed
system.switch_cpus0.committedOps               165888                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       160081                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses           246                       # Number of float alu accesses
system.switch_cpus0.num_func_calls               4115                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        17158                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              160081                       # number of integer instructions
system.switch_cpus0.num_fp_insts                  246                       # number of float instructions
system.switch_cpus0.num_int_register_reads       220709                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       112845                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                62624                       # number of memory refs
system.switch_cpus0.num_load_insts              34130                       # Number of load instructions
system.switch_cpus0.num_store_insts             28494                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      230958.708080                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      70660.291920                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.234270                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.765730                       # Percentage of idle cycles
system.switch_cpus0.Branches                    22555                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         2863      1.72%      1.72% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            95849     57.74%     59.47% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             157      0.09%     59.56% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     59.56% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             31      0.02%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           35090     21.14%     80.72% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          28774     17.33%     98.05% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          3236      1.95%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            166000                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               23721                       # DTB read hits
system.switch_cpus1.dtb.read_misses               326                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              13820                       # DTB write hits
system.switch_cpus1.dtb.write_misses               38                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               37541                       # DTB hits
system.switch_cpus1.dtb.data_misses               364                       # DTB misses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              23252                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          23377                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              4522809078                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             135481                       # Number of instructions committed
system.switch_cpus1.committedOps               135481                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       130166                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           297                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               2695                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        16016                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              130166                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  297                       # number of float instructions
system.switch_cpus1.num_int_register_reads       172842                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes        99144                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                38649                       # number of memory refs
system.switch_cpus1.num_load_insts              24605                       # Number of load instructions
system.switch_cpus1.num_store_insts             14044                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      3655293189.741908                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      867515888.258092                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.191809                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.808191                       # Percentage of idle cycles
system.switch_cpus1.Branches                    19745                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         2816      2.07%      2.07% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            86816     63.90%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::IntMult              87      0.06%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             25      0.02%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           25655     18.88%     84.94% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          14054     10.34%     95.28% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6410      4.72%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            135866                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                 141                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              4522808964                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts                370                       # Number of instructions committed
system.switch_cpus2.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                 351                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                  142                       # number of memory refs
system.switch_cpus2.num_load_insts                 82                       # Number of load instructions
system.switch_cpus2.num_store_insts                60                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4520454998.938866                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2353965.061134                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.000520                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.999480                       # Percentage of idle cycles
system.switch_cpus2.Branches                       48                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total               370                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               82681                       # DTB read hits
system.switch_cpus3.dtb.read_misses               372                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              88100                       # DTB write hits
system.switch_cpus3.dtb.write_misses              106                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              170781                       # DTB hits
system.switch_cpus3.dtb.data_misses               478                       # DTB misses
system.switch_cpus3.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             161857                       # ITB hits
system.switch_cpus3.itb.fetch_misses              152                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         162009                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              4523216157                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             450648                       # Number of instructions committed
system.switch_cpus3.committedOps               450648                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       433704                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               8515                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        46908                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              433704                       # number of integer instructions
system.switch_cpus3.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus3.num_int_register_reads       624037                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       294555                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               171895                       # number of memory refs
system.switch_cpus3.num_load_insts              83521                       # Number of load instructions
system.switch_cpus3.num_store_insts             88374                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1644089583.718836                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      2879126573.281164                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.636522                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.363478                       # Percentage of idle cycles
system.switch_cpus3.Branches                    58289                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         9711      2.15%      2.15% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           256300     56.81%     58.97% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             512      0.11%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd           1172      0.26%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            227      0.05%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           85781     19.01%     78.40% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          88441     19.60%     98.01% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          8987      1.99%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            451131                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp           4971                       # Transaction distribution
system.system_bus.trans_dist::WriteReq              5                       # Transaction distribution
system.system_bus.trans_dist::WriteResp             5                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty         4484                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict         4279                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          120                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq           99                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp          202                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq          2404                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp         2404                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         4971                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side        16275                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total        16275                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side         7669                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total         7669                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total              23944                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side       593344                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total       593344                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       165672                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total       165672                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total              759016                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                        29602                       # Total snoops (count)
system.system_bus.snoop_fanout::samples         45619                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.641334                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.479614                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1               16362     35.87%     35.87% # Request fanout histogram
system.system_bus.snoop_fanout::2               29257     64.13%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total           45619                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.453444                       # Number of seconds simulated
sim_ticks                                453444077000                       # Number of ticks simulated
final_tick                               2715408691500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 556204                       # Simulator instruction rate (inst/s)
host_op_rate                                   556204                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              247481135                       # Simulator tick rate (ticks/s)
host_mem_usage                                 761244                       # Number of bytes of host memory used
host_seconds                                  1832.24                       # Real time elapsed on the host
sim_insts                                  1019097011                       # Number of instructions simulated
sim_ops                                    1019097011                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst        11776                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data         9984                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst        90752                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data        28736                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst     10987968                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data    228072704                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst       137920                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data        74240                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         239414080                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst        11776                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst        90752                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst     10987968                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst       137920                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total     11228416                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks    222666432                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      222666432                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst          184                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data          156                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst         1418                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data          449                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst       171687                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data      3563636                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst         2155                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data         1160                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            3740845                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks      3479163                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           3479163                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst        25970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data        22018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst       200139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data        63373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst     24232245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data    502978682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst       304161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data       163725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            527990313                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst        25970                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst       200139                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst     24232245                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst       304161                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total        24762516                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks      491055994                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           491055994                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks      491055994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst        25970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data        22018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst       200139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data        63373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst     24232245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data    502978682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst       304161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data       163725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total          1019046307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.data         7424                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.inst        34880                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data       171264                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.inst       247104                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.data   1267754944                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data        26176                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide     95081664                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total        1363323456                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus1.inst        34880                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus2.inst       247104                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total       281984                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks    851715008                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      851715008                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.data          116                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.inst          545                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data         2676                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.inst         3861                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.data     19808671                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data          409                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide      1485651                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total           21301929                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks     13308047                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total          13308047                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.data        16372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.inst        76922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data       377696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.inst       544949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.data   2795835271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data        57727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide      209687741                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           3006596679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus1.inst        76922                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus2.inst       544949                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total          621872                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks     1878324255                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          1878324255                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks     1878324255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data        16372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.inst        76922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data       377696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.inst       544949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.data   2795835271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data        57727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide     209687741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          4884920934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     467                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      9702                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    2156     24.58%     24.58% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     72      0.82%     25.40% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    464      5.29%     30.69% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.01%     30.70% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   6079     69.30%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                8772                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     2156     44.46%     44.46% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      72      1.48%     45.95% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     464      9.57%     55.52% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.02%     55.54% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    2156     44.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 4849                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            453238758500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                5400000      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               22736000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              383917000      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        453650976000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.354664                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.552782                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                 7700     84.02%     84.02% # number of callpals executed
system.cpu0.kern.callpal::rdps                    930     10.15%     94.16% # number of callpals executed
system.cpu0.kern.callpal::rti                     535      5.84%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  9165                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              537                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements             1866                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          471.079841                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              49461                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             1866                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            26.506431                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   471.079841                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.920078                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.920078                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          474                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          453                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.925781                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           740742                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          740742                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       232306                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         232306                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       125784                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        125784                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         3200                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3200                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         2634                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2634                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       358090                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          358090                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       358090                       # number of overall hits
system.cpu0.dcache.overall_hits::total         358090                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2213                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2213                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2140                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2140                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          122                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          122                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          614                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          614                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         4353                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          4353                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         4353                       # number of overall misses
system.cpu0.dcache.overall_misses::total         4353                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       234519                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       234519                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       127924                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       127924                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         3322                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3322                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         3248                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3248                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       362443                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       362443                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       362443                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       362443                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009436                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009436                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.016729                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.016729                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.036725                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.036725                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.189039                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.189039                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012010                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012010                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012010                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012010                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          829                       # number of writebacks
system.cpu0.dcache.writebacks::total              829                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             4473                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             241087                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             4473                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            53.898279                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          466                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          2141487                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         2141487                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1064034                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1064034                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1064034                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1064034                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1064034                       # number of overall hits
system.cpu0.icache.overall_hits::total        1064034                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         4473                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         4473                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         4473                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          4473                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         4473                       # number of overall misses
system.cpu0.icache.overall_misses::total         4473                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1068507                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1068507                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1068507                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1068507                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1068507                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1068507                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.004186                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004186                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.004186                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004186                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.004186                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004186                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         4473                       # number of writebacks
system.cpu0.icache.writebacks::total             4473                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     466                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      8810                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    2057     27.15%     27.15% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    464      6.12%     33.28% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.01%     33.29% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   5054     66.71%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                7576                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     2057     44.93%     44.93% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     464     10.14%     55.07% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.02%     55.09% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    2056     44.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 4578                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            452605015000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               22736000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              252841000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        452880756500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.406806                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.604277                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.01%      0.01% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   14      0.17%      0.19% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.02%      0.21% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 6626     82.14%     82.35% # number of callpals executed
system.cpu1.kern.callpal::rdps                    928     11.50%     93.85% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.01%     93.86% # number of callpals executed
system.cpu1.kern.callpal::rti                     485      6.01%     99.88% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      0.11%     99.99% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.01%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  8067                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               34                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                466                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 21                      
system.cpu1.kern.mode_good::user                   20                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.617647                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.002146                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.080769                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          65262000     45.04%     45.04% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            79634500     54.96%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      14                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             7092                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          489.167462                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             107093                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             7092                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.100536                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   489.167462                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.955405                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.955405                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          495                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          483                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.966797                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           718715                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          718715                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       214468                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         214468                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       127522                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        127522                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1927                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1927                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1856                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1856                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       341990                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          341990                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       341990                       # number of overall hits
system.cpu1.dcache.overall_hits::total         341990                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         6194                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         6194                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2787                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2787                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          112                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          112                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data          181                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          181                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         8981                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          8981                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         8981                       # number of overall misses
system.cpu1.dcache.overall_misses::total         8981                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       220662                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       220662                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       130309                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       130309                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2039                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2039                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         2037                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2037                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       350971                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       350971                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       350971                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       350971                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.028070                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.028070                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.021388                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.021388                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.054929                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.054929                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.088856                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.088856                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.025589                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.025589                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.025589                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.025589                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         3323                       # number of writebacks
system.cpu1.dcache.writebacks::total             3323                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             6108                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.999967                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             587150                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             6108                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            96.128029                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     0.000172                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.999795                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          2075952                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         2075952                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1028811                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1028811                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1028811                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1028811                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1028811                       # number of overall hits
system.cpu1.icache.overall_hits::total        1028811                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         6110                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6110                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         6110                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6110                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         6110                       # number of overall misses
system.cpu1.icache.overall_misses::total         6110                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1034921                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1034921                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1034921                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1034921                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1034921                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1034921                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.005904                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005904                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.005904                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005904                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.005904                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005904                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         6108                       # number of writebacks
system.cpu1.icache.writebacks::total             6108                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    5530                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    560634                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                  152885     43.30%     43.30% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                   1822      0.52%     43.82% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    464      0.13%     43.95% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.00%     43.95% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                 197907     56.05%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total              353079                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                   149044     49.62%     49.62% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                    1822      0.61%     50.23% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     464      0.15%     50.38% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.00%     50.38% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                  149043     49.62%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total               300374                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            428792395500     94.52%     94.52% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21              130273000      0.03%     94.55% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               22736000      0.01%     94.55% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 112000      0.00%     94.55% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            24705504500      5.45%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        453651021000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.974877                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.753096                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.850727                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                         9      7.09%      7.09% # number of syscalls executed
system.cpu2.kern.syscall::4                         3      2.36%      9.45% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      0.79%     10.24% # number of syscalls executed
system.cpu2.kern.syscall::17                        4      3.15%     13.39% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      0.79%     14.17% # number of syscalls executed
system.cpu2.kern.syscall::48                        1      0.79%     14.96% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      0.79%     15.75% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      0.79%     16.54% # number of syscalls executed
system.cpu2.kern.syscall::71                      102     80.31%     96.85% # number of syscalls executed
system.cpu2.kern.syscall::73                        1      0.79%     97.64% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      0.79%     98.43% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      0.79%     99.21% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      0.79%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   127                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    4      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  231      0.06%      0.06% # number of callpals executed
system.cpu2.kern.callpal::tbi                       5      0.00%      0.07% # number of callpals executed
system.cpu2.kern.callpal::swpipl               315365     86.91%     86.98% # number of callpals executed
system.cpu2.kern.callpal::rdps                  11377      3.14%     90.11% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%     90.11% # number of callpals executed
system.cpu2.kern.callpal::rti                   35427      9.76%     99.87% # number of callpals executed
system.cpu2.kern.callpal::callsys                 142      0.04%     99.91% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.00%     99.91% # number of callpals executed
system.cpu2.kern.callpal::rdunique                311      0.09%    100.00% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                362866                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel            35657                       # number of protection mode switches
system.cpu2.kern.mode_switch::user              29577                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel              29576                      
system.cpu2.kern.mode_good::user                29577                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.829458                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.906782                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      175958175000     38.72%     38.72% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        278471423500     61.28%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     231                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements         25431772                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          511.923754                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          234293671                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         25431772                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.212637                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     0.078042                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   511.845712                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.000152                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.999699                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999851                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          231                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          107                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          166                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        545222787                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       545222787                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     91073873                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       91073873                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data    142124757                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     142124757                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data       578722                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       578722                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data       682384                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       682384                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    233198630                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       233198630                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    233198630                       # number of overall hits
system.cpu2.dcache.overall_hits::total      233198630                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data     11079843                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     11079843                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data     14250704                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total     14250704                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data       103893                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total       103893                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data          215                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          215                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     25330547                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      25330547                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     25330547                       # number of overall misses
system.cpu2.dcache.overall_misses::total     25330547                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data    102153716                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    102153716                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data    156375461                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    156375461                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       682615                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       682615                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data       682599                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       682599                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    258529177                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    258529177                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    258529177                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    258529177                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.108462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.108462                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.091131                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.091131                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.152199                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.152199                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.000315                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000315                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.097979                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.097979                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.097979                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.097979                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks     14891191                       # number of writebacks
system.cpu2.dcache.writebacks::total         14891191                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements          1836854                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          885633541                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          1836854                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           482.146943                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     0.146506                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.853494                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.000286                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999714                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          247                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          108                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          119                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       1797419574                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      1797419574                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    895954506                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      895954506                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    895954506                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       895954506                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    895954506                       # number of overall hits
system.cpu2.icache.overall_hits::total      895954506                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst      1836854                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      1836854                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst      1836854                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       1836854                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst      1836854                       # number of overall misses
system.cpu2.icache.overall_misses::total      1836854                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    897791360                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    897791360                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    897791360                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    897791360                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    897791360                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    897791360                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.002046                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002046                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.002046                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002046                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.002046                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002046                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks      1836854                       # number of writebacks
system.cpu2.icache.writebacks::total          1836854                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     469                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      8260                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    1933     26.39%     26.39% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    464      6.34%     32.73% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.04%     32.77% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   4924     67.23%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                7324                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     1933     44.62%     44.62% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     464     10.71%     55.33% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      0.07%     55.40% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    1932     44.60%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 4332                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            452819623000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               22736000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 351500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              244684000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        453087394500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.392364                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.591480                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      0.04%      0.04% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 6392     82.03%     82.07% # number of callpals executed
system.cpu3.kern.callpal::rdps                    931     11.95%     94.02% # number of callpals executed
system.cpu3.kern.callpal::rti                     466      5.98%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  7792                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              469                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements             2411                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          447.630264                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              10316                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             2411                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             4.278723                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   447.630264                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.874278                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.874278                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          455                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          441                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           518192                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          518192                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       160541                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         160541                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        89131                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         89131                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1433                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1433                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1302                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1302                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       249672                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          249672                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       249672                       # number of overall hits
system.cpu3.dcache.overall_hits::total         249672                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         3646                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         3646                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          806                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          806                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           37                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           37                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data          159                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          159                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         4452                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          4452                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         4452                       # number of overall misses
system.cpu3.dcache.overall_misses::total         4452                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       164187                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       164187                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        89937                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        89937                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1470                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1470                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1461                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1461                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       254124                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       254124                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       254124                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       254124                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.022206                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.022206                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.008962                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.008962                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.025170                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.025170                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.108830                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.108830                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.017519                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.017519                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.017519                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.017519                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          380                       # number of writebacks
system.cpu3.dcache.writebacks::total              380                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             4395                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             161695                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             4395                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            36.790671                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          1537185                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         1537185                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       762000                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         762000                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       762000                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          762000                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       762000                       # number of overall hits
system.cpu3.icache.overall_hits::total         762000                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         4395                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4395                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         4395                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4395                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         4395                       # number of overall misses
system.cpu3.icache.overall_misses::total         4395                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       766395                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       766395                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       766395                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       766395                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       766395                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       766395                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.005735                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.005735                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.005735                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.005735                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.005735                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.005735                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         4395                       # number of writebacks
system.cpu3.icache.writebacks::total             4395                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages               23651                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                193970176                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                      23705                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                25194                       # Transaction distribution
system.iobus.trans_dist::ReadResp               25194                       # Transaction distribution
system.iobus.trans_dist::WriteReq             3064254                       # Transaction distribution
system.iobus.trans_dist::WriteResp            3064254                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        14808                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio         1356                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          574                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          724                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio        87456                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       104918                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side      6073978                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total      6073978                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                 6178896                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        59232                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         5424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          791                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          362                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio        49194                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       115003                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side    194019816                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total    194019816                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                194134819                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements              3036989                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs              3036989                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses             27332901                       # Number of tag accesses
system.iocache.tags.data_accesses            27332901                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide         6205                       # number of ReadReq misses
system.iocache.ReadReq_misses::total             6205                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide      3030784                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total      3030784                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide         6205                       # number of demand (read+write) misses
system.iocache.demand_misses::total              6205                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide         6205                       # number of overall misses
system.iocache.overall_misses::total             6205                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide         6205                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total           6205                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide      3030784                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total      3030784                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide         6205                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total            6205                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide         6205                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total           6205                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks         3030784                       # number of writebacks
system.iocache.writebacks::total              3030784                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests         44485                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests        23315                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests         7593                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops           92256                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops        35858                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops        56398                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 430                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp              19654                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq               1219                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp              1219                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty         4152                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean         6267                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict             2672                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq             2231                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq            795                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp            3026                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq              2696                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp             2696                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq          10583                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq          8641                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side        10970                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side        13719                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side        16463                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side        25129                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                  66281                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side       415808                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side       232326                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side       662592                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side       768144                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                 2078870                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                         56103496                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples          56146166                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.002931                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.070227                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                56037975     99.81%     99.81% # Request fanout histogram
system.l2bus0.snoop_fanout::1                   51792      0.09%     99.90% # Request fanout histogram
system.l2bus0.snoop_fanout::2                   56399      0.10%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus0.snoop_fanout::total            56146166                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests      54555984                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests     27276689                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests       840276                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops        11356684                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops     11039327                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops       317357                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadReq               18559                       # Transaction distribution
system.l2bus1.trans_dist::ReadResp           13047227                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq              32251                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp             32251                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty     14891571                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean      1471521                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict         10072752                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq              842                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq            374                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp            1216                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq          14250668                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp         14250668                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq        1841249                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq      11187419                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu2.icache.mem_side::system.l2cache1.cpu_side      5142808                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side     75932501                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.icache.mem_side::system.l2cache1.cpu_side        11211                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side        12048                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total               81098568                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.icache.mem_side::system.l2cache1.cpu_side    211581056                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side   2580914625                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.icache.mem_side::system.l2cache1.cpu_side       436224                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side       289316                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total              2793221221                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                         37420648                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples          92026333                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.145118                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.361878                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                78989058     85.83%     85.83% # Request fanout histogram
system.l2bus1.snoop_fanout::1                12719914     13.82%     99.66% # Request fanout histogram
system.l2bus1.snoop_fanout::2                  317359      0.34%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::3                       2      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               3                       # Request fanout histogram
system.l2bus1.snoop_fanout::total            92026333                       # Request fanout histogram
system.l2cache0.tags.replacements                7180                       # number of replacements
system.l2cache0.tags.tagsinuse            3913.059643                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                  7497                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs                7180                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                1.044150                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1246.978105                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.inst    34.001613                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.data    27.050789                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.inst     8.000283                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.data    12.000279                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst   177.439595                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data   170.598700                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst   946.315837                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data  1290.674443                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.304438                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.inst     0.008301                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.data     0.006604                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.inst     0.001953                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.data     0.002930                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.043320                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.041650                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.231034                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.315106                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.955337                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         3906                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4         3892                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.953613                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses              306516                       # Number of tag accesses
system.l2cache0.tags.data_accesses             306516                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks         4152                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total         4152                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks         6267                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total         6267                       # number of WritebackClean hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data          195                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data          238                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total             433                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst         4289                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst         4147                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total         8436                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data         1724                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data         3035                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total         4759                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst         4289                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data         1919                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst         4147                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data         3273                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total              13628                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst         4289                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data         1919                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst         4147                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data         3273                       # number of overall hits
system.l2cache0.overall_hits::total             13628                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data         1759                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data          469                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total         2228                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data          611                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data          176                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total          787                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data           93                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data         2077                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total          2170                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst          184                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst         1963                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total         2147                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data          229                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data         2636                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total         2865                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst          184                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data          322                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst         1963                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data         4713                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total             7182                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst          184                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data          322                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst         1963                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data         4713                       # number of overall misses
system.l2cache0.overall_misses::total            7182                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks         4152                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total         4152                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks         6267                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total         6267                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data         1759                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data          469                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total         2228                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data          611                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data          176                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total          787                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data          288                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data         2315                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total         2603                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst         4473                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst         6110                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total        10583                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data         1953                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data         5671                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total         7624                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst         4473                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data         2241                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst         6110                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data         7986                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total          20810                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst         4473                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data         2241                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst         6110                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data         7986                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total         20810                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.322917                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.897192                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.833653                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.041136                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.321277                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.202873                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.117256                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.464821                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.375787                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.041136                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.143686                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.321277                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.590158                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.345123                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.041136                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.143686                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.321277                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.590158                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.345123                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks           3931                       # number of writebacks
system.l2cache0.writebacks::total                3931                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements            23727971                       # number of replacements
system.l2cache1.tags.tagsinuse            3934.453554                       # Cycle average of tags in use
system.l2cache1.tags.total_refs               8320033                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs            23727971                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                0.350642                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1397.255004                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.inst     0.282341                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.data     0.134794                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.inst     0.210864                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.data     0.019484                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.inst   149.702176                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.data  2380.887838                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.inst     2.515588                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.data     3.445465                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.341127                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.inst     0.000069                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.data     0.000033                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.inst     0.000051                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.data     0.000005                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.inst     0.036548                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.data     0.581271                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.inst     0.000614                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.data     0.000841                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.960560                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         4078                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0          429                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2         1716                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3         1869                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.995605                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses           467654215                       # Number of tag accesses
system.l2cache1.tags.data_accesses          467654215                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks     14891571                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total     14891571                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks      1471521                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total      1471521                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus2.data            3                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total              3                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus2.data            1                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total            1                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus2.data       581479                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus3.data           21                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total          581500                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus2.inst      1660168                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus3.inst         2237                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total      1662405                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus2.data      1444596                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus3.data          993                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total      1445589                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus2.inst      1660168                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus2.data      2026075                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.inst         2237                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.data         1014                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total            3689494                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus2.inst      1660168                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus2.data      2026075                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.inst         2237                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.data         1014                       # number of overall hits
system.l2cache1.overall_hits::total           3689494                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus2.data          295                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus3.data          376                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total          671                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus2.data          189                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus3.data          146                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total          335                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus2.data     13668749                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus3.data          362                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total      13669111                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus2.inst       176686                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus3.inst         2158                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total       178844                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus2.data      9732325                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus3.data         2458                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total      9734783                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus2.inst       176686                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus2.data     23401074                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.inst         2158                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.data         2820                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total         23582738                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus2.inst       176686                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus2.data     23401074                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.inst         2158                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.data         2820                       # number of overall misses
system.l2cache1.overall_misses::total        23582738                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks     14891571                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total     14891571                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks      1471521                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total      1471521                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus2.data          298                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus3.data          376                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total          674                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus2.data          190                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus3.data          146                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total          336                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus2.data     14250228                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus3.data          383                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total     14250611                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus2.inst      1836854                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus3.inst         4395                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total      1841249                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus2.data     11176921                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus3.data         3451                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total     11180372                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus2.inst      1836854                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus2.data     25427149                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.inst         4395                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.data         3834                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total       27272232                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.inst      1836854                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.data     25427149                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.inst         4395                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.data         3834                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total      27272232                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus2.data     0.989933                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.995549                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus2.data     0.994737                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.997024                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus2.data     0.959195                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus3.data     0.945170                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.959195                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus2.inst     0.096189                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus3.inst     0.491013                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.097132                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus2.data     0.870752                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus3.data     0.712257                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.870703                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus2.inst     0.096189                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus2.data     0.920318                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.inst     0.491013                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.data     0.735524                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.864716                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus2.inst     0.096189                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus2.data     0.920318                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.inst     0.491013                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.data     0.735524                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.864716                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks       13776286                       # number of writebacks
system.l2cache1.writebacks::total            13776286                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq              18989                       # Transaction distribution
system.membus0.trans_dist::ReadResp           1892040                       # Transaction distribution
system.membus0.trans_dist::WriteReq             33470                       # Transaction distribution
system.membus0.trans_dist::WriteResp            33470                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty      4966983                       # Transaction distribution
system.membus0.trans_dist::CleanEvict         1664271                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq            2924                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq          1126                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp           3909                       # Transaction distribution
system.membus0.trans_dist::ReadExReq          1882927                       # Transaction distribution
system.membus0.trans_dist::ReadExResp         1882828                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq      1873051                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq      3030784                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp      3030784                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port        12755                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side        13972                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave         3298                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total        30025                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port     11074944                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave       101620                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total     11176564                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port      4640432                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side      4470535                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total      9110967                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total              20317556                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port       197760                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side       513088                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave         9174                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total       720022                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port    363185024                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave       105829                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total    363290853                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port     98995200                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side     95372096                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total    194367296                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total              558378171                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                        42607601                       # Total snoops (count)
system.membus0.snoop_fanout::samples         56111262                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.759330                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.427490                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2               13504282     24.07%     24.07% # Request fanout histogram
system.membus0.snoop_fanout::3               42606980     75.93%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total           56111262                       # Request fanout histogram
system.membus1.trans_dist::ReadReq              18559                       # Transaction distribution
system.membus1.trans_dist::ReadResp           9938367                       # Transaction distribution
system.membus1.trans_dist::WriteReq             32251                       # Transaction distribution
system.membus1.trans_dist::WriteResp            32251                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty     15264100                       # Transaction distribution
system.membus1.trans_dist::CleanEvict         9675611                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq            1188                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq           390                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp           1369                       # Transaction distribution
system.membus1.trans_dist::ReadExReq         15154863                       # Transaction distribution
system.membus1.trans_dist::ReadExResp        15154806                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq      9919808                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port     59433669                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side     11283926                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total     70717595                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port      4475968                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total      4475968                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total              75193563                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port   2024560064                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side    366507941                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total   2391068005                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port    190715520                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total    190715520                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total             2581783525                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                        10707782                       # Total snoops (count)
system.membus1.snoop_fanout::samples         60775759                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.176171                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.380966                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1               50068815     82.38%     82.38% # Request fanout histogram
system.membus1.snoop_fanout::2               10706944     17.62%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total           60775759                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements      1493020                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.170431                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs           77                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs      1493020                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.000052                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks    14.160682                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     0.010765                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.inst     0.000850                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     0.475313                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::tsunami.ide     0.522821                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.885043                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.000673                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.inst     0.000053                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.029707                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::tsunami.ide     0.032676                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.948152                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1023            6                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_blocks::1024            9                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1023::4            6                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1023     0.375000                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses     25416186                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses     25416186                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks      1487820                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total      1487820                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus1.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::tsunami.ide         2235                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total         2236                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus1.data            1                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::tsunami.ide         2235                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total         2236                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus1.data            1                       # number of overall hits
system.numa_caches_downward0.overall_hits::tsunami.ide         2235                       # number of overall hits
system.numa_caches_downward0.overall_hits::total         2236                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data            5                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data          102                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          107                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data            4                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus1.data           12                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total           16                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data           15                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data         1952                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total         1967                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data          113                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.inst          545                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data         1555                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::tsunami.ide         3970                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total         6183                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide      1483968                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total      1483968                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data          128                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.inst          545                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data         3507                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::tsunami.ide         3970                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total         8150                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data          128                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.inst          545                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data         3507                       # number of overall misses
system.numa_caches_downward0.overall_misses::tsunami.ide         3970                       # number of overall misses
system.numa_caches_downward0.overall_misses::total         8150                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks      1487820                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total      1487820                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data          102                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          107                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus1.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total           16                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data           15                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data         1952                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total         1967                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data          113                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.inst          545                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data         1556                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::tsunami.ide         6205                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total         8419                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide      1483968                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total      1483968                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.data          128                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.inst          545                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data         3508                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::tsunami.ide         6205                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total        10386                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data          128                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.inst          545                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data         3508                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::tsunami.ide         6205                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total        10386                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data     0.999357                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::tsunami.ide     0.639807                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.734410                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data     0.999715                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::tsunami.ide     0.639807                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.784710                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data     0.999715                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::tsunami.ide     0.639807                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.784710                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks      1487816                       # number of writebacks
system.numa_caches_downward0.writebacks::total      1487816                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements      3807474                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    15.688719                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs        28692                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs      3807474                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.007536                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     8.940549                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.inst     0.972265                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.data     5.261081                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.inst     0.268575                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.data     0.246249                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.558784                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.inst     0.060767                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.data     0.328818                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.inst     0.016786                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.data     0.015391                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.980545                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses     65001404                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses     65001404                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks      1956053                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total      1956053                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus2.data        10009                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::total        10009                       # number of ReadExReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus2.inst         1006                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus2.data         6261                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus3.inst            3                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus3.data           43                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total         7313                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus2.inst         1006                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus2.data        16270                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus3.inst            3                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus3.data           43                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total        17322                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus2.inst         1006                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus2.data        16270                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus3.inst            3                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus3.data           43                       # number of overall hits
system.numa_caches_downward1.overall_hits::total        17322                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus2.data          217                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus3.data          369                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total          586                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus2.data          159                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus3.data          143                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total          302                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus2.data      1884934                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus3.data          100                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total      1885034                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.inst       171819                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.data      1690388                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.inst         2155                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.data         2262                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total      1866624                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus2.inst       171819                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus2.data      3575322                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.inst         2155                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.data         2362                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total      3751658                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus2.inst       171819                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus2.data      3575322                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.inst         2155                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.data         2362                       # number of overall misses
system.numa_caches_downward1.overall_misses::total      3751658                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks      1956053                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total      1956053                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus2.data          217                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus3.data          369                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total          586                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus2.data          159                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus3.data          143                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total          302                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus2.data      1894943                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus3.data          100                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total      1895043                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.inst       172825                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.data      1696649                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.inst         2158                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.data         2305                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total      1873937                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus2.inst       172825                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus2.data      3591592                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.inst         2158                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.data         2405                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total      3768980                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.inst       172825                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.data      3591592                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.inst         2158                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.data         2405                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total      3768980                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus2.data     0.994718                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total     0.994718                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.inst     0.994179                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.data     0.996310                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.inst     0.998610                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.data     0.981345                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.996098                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.inst     0.994179                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.data     0.995470                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.inst     0.998610                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.data     0.982121                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.995404                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.inst     0.994179                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.data     0.995470                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.inst     0.998610                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.data     0.982121                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.995404                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks      1941073                       # number of writebacks
system.numa_caches_downward1.writebacks::total      1941073                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements      3797112                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    15.814908                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs        13394                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs      3797112                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.003527                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     6.050209                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.inst     1.376283                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.data     7.437831                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.inst     0.525657                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.data     0.424928                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.378138                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.inst     0.086018                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.data     0.464864                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.inst     0.032854                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.data     0.026558                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.988432                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses     64715037                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses     64715037                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks      1941073                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total      1941073                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus2.data         4370                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::total         4370                       # number of ReadExReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus2.inst          132                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus2.data         4656                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus3.data            2                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total         4790                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus2.inst          132                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus2.data         9026                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus3.data            2                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total         9160                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus2.inst          132                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus2.data         9026                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus3.data            2                       # number of overall hits
system.numa_caches_upward0.overall_hits::total         9160                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus2.data          217                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus3.data          369                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total          586                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus2.data          159                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus3.data          143                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total          302                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus2.data      1880564                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus3.data          100                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total      1880664                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.inst       171687                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.data      1685732                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.inst         2155                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.data         2260                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total      1861834                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus2.inst       171687                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus2.data      3566296                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.inst         2155                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.data         2360                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total      3742498                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus2.inst       171687                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus2.data      3566296                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.inst         2155                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.data         2360                       # number of overall misses
system.numa_caches_upward0.overall_misses::total      3742498                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks      1941073                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total      1941073                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus2.data          217                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus3.data          369                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total          586                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus2.data          159                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus3.data          143                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total          302                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus2.data      1884934                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus3.data          100                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total      1885034                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.inst       171819                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.data      1690388                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.inst         2155                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.data         2262                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total      1866624                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus2.inst       171819                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus2.data      3575322                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.inst         2155                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.data         2362                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total      3751658                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.inst       171819                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.data      3575322                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.inst         2155                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.data         2362                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total      3751658                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus2.data     0.997682                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total     0.997682                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.inst     0.999232                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.data     0.997246                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.data     0.999116                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.997434                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.inst     0.999232                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.data     0.997475                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.data     0.999153                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.997558                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.inst     0.999232                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.data     0.997475                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.data     0.999153                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.997558                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks      1932268                       # number of writebacks
system.numa_caches_upward0.writebacks::total      1932268                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements      1493017                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.765027                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs           59                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs      1493017                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.000040                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks    14.757312                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     0.010154                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.inst     0.000908                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     0.473831                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::tsunami.ide     0.522823                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.922332                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.000635                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.inst     0.000057                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.029614                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::tsunami.ide     0.032676                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.985314                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1023           10                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_blocks::1024            5                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1023::0            2                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1023     0.625000                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024     0.312500                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses     26856940                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses     26856940                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks      1487816                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total      1487816                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus1.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::tsunami.ide            1                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total            2                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus1.data            1                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::tsunami.ide            1                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total            2                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus1.data            1                       # number of overall hits
system.numa_caches_upward1.overall_hits::tsunami.ide            1                       # number of overall hits
system.numa_caches_upward1.overall_hits::total            2                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data            5                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data          102                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          107                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data            4                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus1.data           12                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total           16                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data           15                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data         1952                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide      1483968                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total      1485935                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data          113                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.inst          545                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data         1554                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::tsunami.ide         3969                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total         6181                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data          128                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.inst          545                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data         3506                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide      1487937                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total      1492116                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data          128                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.inst          545                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data         3506                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide      1487937                       # number of overall misses
system.numa_caches_upward1.overall_misses::total      1492116                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks      1487816                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total      1487816                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data          102                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          107                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus1.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total           16                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data           15                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data         1952                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide      1483968                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total      1485935                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data          113                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.inst          545                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data         1555                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::tsunami.ide         3970                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total         6183                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.data          128                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.inst          545                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data         3507                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide      1487938                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total      1492118                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data          128                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.inst          545                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data         3507                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide      1487938                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total      1492118                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data     0.999357                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::tsunami.ide     0.999748                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.999677                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data     0.999715                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide     0.999999                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999999                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data     0.999715                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide     0.999999                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999999                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks      1487814                       # number of writebacks
system.numa_caches_upward1.writebacks::total      1487814                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              238127                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             131997                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              370124                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             116837                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         116837                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               907302497                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts            1068507                       # Number of instructions committed
system.switch_cpus0.committedOps              1068507                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses      1025446                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              52551                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        75053                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts             1025446                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads      1392198                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       804551                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               370733                       # number of memory refs
system.switch_cpus0.num_load_insts             238271                       # Number of load instructions
system.switch_cpus0.num_store_insts            132462                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      906233970.027703                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      1068526.972297                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.001178                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.998822                       # Percentage of idle cycles
system.switch_cpus0.Branches                   147372                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         4893      0.46%      0.46% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           640849     59.98%     60.43% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            3882      0.36%     60.80% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     60.80% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     60.80% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     60.80% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     60.80% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     60.80% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     60.80% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     60.80% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     60.80% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     60.80% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     60.80% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     60.80% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     60.80% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     60.80% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     60.80% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     60.80% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     60.80% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     60.80% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     60.80% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     60.80% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     60.80% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     60.80% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     60.80% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     60.80% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     60.80% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     60.80% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     60.80% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     60.80% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          245574     22.98%     83.78% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         133390     12.48%     96.26% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         39919      3.74%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           1068507                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              222571                       # DTB read hits
system.switch_cpus1.dtb.read_misses               129                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           34510                       # DTB read accesses
system.switch_cpus1.dtb.write_hits             132790                       # DTB write hits
system.switch_cpus1.dtb.write_misses               18                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          20304                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              355361                       # DTB hits
system.switch_cpus1.dtb.data_misses               147                       # DTB misses
system.switch_cpus1.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           54814                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             260171                       # ITB hits
system.switch_cpus1.itb.fetch_misses              121                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         260292                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               905761531                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts            1034764                       # Number of instructions committed
system.switch_cpus1.committedOps              1034764                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       994311                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           385                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              38021                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        85106                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              994311                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  385                       # number of float instructions
system.switch_cpus1.num_int_register_reads      1364327                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       766754                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          220                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               356156                       # number of memory refs
system.switch_cpus1.num_load_insts             222830                       # Number of load instructions
system.switch_cpus1.num_store_insts            133326                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      904728239.250271                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      1033291.749729                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.001141                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.998859                       # Percentage of idle cycles
system.switch_cpus1.Branches                   140525                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         9852      0.95%      0.95% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           624674     60.36%     61.31% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            3042      0.29%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             46      0.00%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          226744     21.91%     83.52% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         133607     12.91%     96.43% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         36953      3.57%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total           1034921                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits           102841897                       # DTB read hits
system.switch_cpus2.dtb.read_misses             83662                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses        54139149                       # DTB read accesses
system.switch_cpus2.dtb.write_hits          157124097                       # DTB write hits
system.switch_cpus2.dtb.write_misses           111492                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses      108803374                       # DTB write accesses
system.switch_cpus2.dtb.data_hits           259965994                       # DTB hits
system.switch_cpus2.dtb.data_misses            195154                       # DTB misses
system.switch_cpus2.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus2.dtb.data_accesses       162942523                       # DTB accesses
system.switch_cpus2.itb.fetch_hits          561924063                       # ITB hits
system.switch_cpus2.itb.fetch_misses              306                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses      561924369                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               907307583                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts          897596185                       # Number of instructions committed
system.switch_cpus2.committedOps            897596185                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses    860235640                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses         62961                       # Number of float alu accesses
system.switch_cpus2.num_func_calls            4475306                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts     86666075                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts           860235640                       # number of integer instructions
system.switch_cpus2.num_fp_insts                62961                       # number of float instructions
system.switch_cpus2.num_int_register_reads   1224913422                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    609282148                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads         6120                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes         6234                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs            260175321                       # number of memory refs
system.switch_cpus2.num_load_insts          102938560                       # Number of load instructions
system.switch_cpus2.num_store_insts         157236761                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      9106171.689492                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      898201411.310508                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.989964                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.010036                       # Percentage of idle cycles
system.switch_cpus2.Branches                 92486500                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass     34540530      3.85%      3.85% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        597807991     66.59%     70.43% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          443723      0.05%     70.48% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     70.48% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd          52784      0.01%     70.49% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     70.49% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt            566      0.00%     70.49% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     70.49% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv            191      0.00%     70.49% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     70.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     70.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     70.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     70.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     70.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     70.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     70.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     70.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     70.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     70.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     70.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     70.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     70.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     70.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     70.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     70.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     70.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     70.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     70.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     70.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     70.49% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       103951363     11.58%     82.07% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite      157321239     17.52%     99.59% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess       3672972      0.41%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         897791360                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits              165644                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 2                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses              24                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              91873                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              257517                       # DTB hits
system.switch_cpus3.dtb.data_misses                 2                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses              24                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              98230                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          98230                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               906175258                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             766393                       # Number of instructions committed
system.switch_cpus3.committedOps               766393                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       734563                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           141                       # Number of float alu accesses
system.switch_cpus3.num_func_calls              31350                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        56089                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              734563                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  141                       # number of float instructions
system.switch_cpus3.num_int_register_reads      1008840                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       580005                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               258011                       # number of memory refs
system.switch_cpus3.num_load_insts             165663                       # Number of load instructions
system.switch_cpus3.num_store_insts             92348                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      905409934.087017                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      765323.912983                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.000845                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.999155                       # Percentage of idle cycles
system.switch_cpus3.Branches                   102854                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         4658      0.61%      0.61% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           464232     60.57%     61.18% # Class of executed instruction
system.switch_cpus3.op_class::IntMult            2920      0.38%     61.56% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     61.56% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             11      0.00%     61.56% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     61.56% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     61.56% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     61.56% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     61.56% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     61.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     61.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     61.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     61.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     61.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     61.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     61.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     61.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     61.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     61.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     61.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     61.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     61.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     61.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     61.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     61.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     61.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     61.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     61.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     61.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     61.56% # Class of executed instruction
system.switch_cpus3.op_class::MemRead          168680     22.01%     83.57% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          92354     12.05%     95.62% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess         33540      4.38%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            766395                       # Class of executed instruction
system.system_bus.trans_dist::ReadReq           18559                       # Transaction distribution
system.system_bus.trans_dist::ReadResp        1891366                       # Transaction distribution
system.system_bus.trans_dist::WriteReq          32251                       # Transaction distribution
system.system_bus.trans_dist::WriteResp         32251                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty      3428889                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict      1690003                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          796                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq          348                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp         1011                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq       3370975                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp      3370969                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq      1872807                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side      4476870                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total      4476870                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side     11233355                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total     11233355                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total           15710225                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side    190715776                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total    190715776                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side    364440613                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total    364440613                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total           555156389                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                     48014920                       # Total snoops (count)
system.system_bus.snoop_fanout::samples      58428058                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.821753                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.382721                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1            10414628     17.82%     17.82% # Request fanout histogram
system.system_bus.snoop_fanout::2            48013430     82.18%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total        58428058                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                 10.632632                       # Number of seconds simulated
sim_ticks                                10632632111000                       # Number of ticks simulated
final_tick                               13348040802500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 664886                       # Simulator instruction rate (inst/s)
host_op_rate                                   664886                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              105778120                       # Simulator tick rate (ticks/s)
host_mem_usage                                 762268                       # Number of bytes of host memory used
host_seconds                                100518.26                       # Real time elapsed on the host
sim_insts                                 66833196316                       # Number of instructions simulated
sim_ops                                   66833196316                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst     90186240                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data    500173760                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst     76958720                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data    601029120                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst     95732160                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data    454937728                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst     76643264                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data    644071168                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total        2539732160                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst     90186240                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst     76958720                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst     95732160                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst     76643264                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total    339520384                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks   1586805312                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total     1586805312                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst      1409160                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data      7815215                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst      1202480                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data      9391080                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst      1495815                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data      7108402                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst      1197551                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data     10063612                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total           39683315                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks     24793833                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total          24793833                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst      8482024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data     47041387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst      7237974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data     56526842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst      9003618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data     42786934                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst      7208306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data     60574951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            238862037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst      8482024                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst      7237974                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst      9003618                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst      7208306                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total        31931922                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks      149239181                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           149239181                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks      149239181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst      8482024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data     47041387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst      7237974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data     56526842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst      9003618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data     42786934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst      7208306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data     60574951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           388101218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.inst     23625408                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus0.data    671256896                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.inst     23397504                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data    551090752                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.inst     27251328                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.data    744402880                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.inst     25759872                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data    437174016                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total        2503958656                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus0.inst     23625408                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus1.inst     23397504                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus2.inst     27251328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus3.inst     25759872                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total    100034112                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks   1690446592                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total     1690446592                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.inst       369147                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus0.data     10488389                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.inst       365586                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data      8610793                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.inst       425802                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.data     11631295                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.inst       402498                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data      6830844                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total           39124354                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks     26413228                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total          26413228                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.inst      2221972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus0.data     63131771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.inst      2200537                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data     51830134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.inst      2562990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.data     70011157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.inst      2422718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data     41116255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            235497535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus0.inst      2221972                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus1.inst      2200537                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus2.inst      2562990                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus3.inst      2422718                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total         9408217                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      158986653                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           158986653                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      158986653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.inst      2221972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data     63131771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.inst      2200537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data     51830134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.inst      2562990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.data     70011157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.inst      2422718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data     41116255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           394484188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                   13449                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                   4727679                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                  360645     39.15%     39.15% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     19      0.00%     39.16% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                  10889      1.18%     40.34% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                  54120      5.88%     46.21% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                 495437     53.79%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total              921110                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                   360645     46.55%     46.55% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      19      0.00%     46.55% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                   10889      1.41%     47.96% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                   54120      6.99%     54.94% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                  349076     45.06%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total               774749                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            10571986743000     99.43%     99.43% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                1425000      0.00%     99.43% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              533527500      0.01%     99.44% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30             9714926000      0.09%     99.53% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            50011861000      0.47%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        10632248482500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.704582                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.841104                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         4      0.03%      0.03% # number of syscalls executed
system.cpu0.kern.syscall::17                       42      0.28%      0.31% # number of syscalls executed
system.cpu0.kern.syscall::71                        2      0.01%      0.32% # number of syscalls executed
system.cpu0.kern.syscall::73                       26      0.17%      0.50% # number of syscalls executed
system.cpu0.kern.syscall::74                     6118     41.14%     41.64% # number of syscalls executed
system.cpu0.kern.syscall::75                     8680     58.36%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                 14872                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                50971      3.62%      3.62% # number of callpals executed
system.cpu0.kern.callpal::swpctx                83867      5.96%      9.58% # number of callpals executed
system.cpu0.kern.callpal::tbi                     479      0.03%      9.62% # number of callpals executed
system.cpu0.kern.callpal::swpipl               721263     51.27%     60.88% # number of callpals executed
system.cpu0.kern.callpal::rdps                  38230      2.72%     63.60% # number of callpals executed
system.cpu0.kern.callpal::rti                  136160      9.68%     73.28% # number of callpals executed
system.cpu0.kern.callpal::callsys               22176      1.58%     74.85% # number of callpals executed
system.cpu0.kern.callpal::imb                     479      0.03%     74.89% # number of callpals executed
system.cpu0.kern.callpal::rdunique             353303     25.11%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total               1406928                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel           220025                       # number of protection mode switches
system.cpu0.kern.mode_switch::user             120431                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel             120431                      
system.cpu0.kern.mode_good::user               120431                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.547351                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.707469                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      3169867488500     28.62%     28.62% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        7906881328000     71.38%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                   83867                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements         59058605                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          505.879421                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         3306261162                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         59058605                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            55.982717                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   505.879421                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.988046                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.988046                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          434                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          428                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       6791863232                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      6791863232                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data   2481306169                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total     2481306169                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data    820528773                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     820528773                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data      1655860                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1655860                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data      1722422                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1722422                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data   3301834942                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      3301834942                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data   3301834942                       # number of overall hits
system.cpu0.dcache.overall_hits::total     3301834942                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data     41328574                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     41328574                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data     18649080                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     18649080                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data       413910                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total       413910                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data       337120                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total       337120                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data     59977654                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      59977654                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data     59977654                       # number of overall misses
system.cpu0.dcache.overall_misses::total     59977654                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data   2522634743                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total   2522634743                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data    839177853                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    839177853                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data      2069770                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      2069770                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data      2059542                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      2059542                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data   3361812596                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   3361812596                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data   3361812596                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   3361812596                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.016383                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.016383                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.022223                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.022223                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.199979                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.199979                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.163687                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.163687                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.017841                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017841                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.017841                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017841                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks     46141072                       # number of writebacks
system.cpu0.dcache.writebacks::total         46141072                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements         10322690                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs        15954310607                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         10322690                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1545.557467                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          440                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           68                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      32227946242                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     32227946242                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst  16098489086                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total    16098489086                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst  16098489086                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total     16098489086                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst  16098489086                       # number of overall hits
system.cpu0.icache.overall_hits::total    16098489086                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst     10322690                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     10322690                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst     10322690                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      10322690                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst     10322690                       # number of overall misses
system.cpu0.icache.overall_misses::total     10322690                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst  16108811776                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total  16108811776                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst  16108811776                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total  16108811776                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst  16108811776                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total  16108811776                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000641                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000641                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000641                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000641                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000641                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000641                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks     10322690                       # number of writebacks
system.cpu0.icache.writebacks::total         10322690                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                   12356                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                   4641510                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                  376797     40.50%     40.50% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                  10888      1.17%     41.67% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                  53568      5.76%     47.43% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                 489089     52.57%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total              930342                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                   376797     46.67%     46.67% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                   10888      1.35%     48.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                   53568      6.63%     54.65% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                  366185     45.35%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total               807438                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            10574988575500     99.46%     99.46% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              533512000      0.01%     99.46% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30             9610797000      0.09%     99.55% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31            47678864500      0.45%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        10632811749000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.748708                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.867894                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         2      0.01%      0.01% # number of syscalls executed
system.cpu1.kern.syscall::17                       37      0.24%      0.26% # number of syscalls executed
system.cpu1.kern.syscall::71                        3      0.02%      0.27% # number of syscalls executed
system.cpu1.kern.syscall::73                       18      0.12%      0.39% # number of syscalls executed
system.cpu1.kern.syscall::74                     5374     35.16%     35.56% # number of syscalls executed
system.cpu1.kern.syscall::75                     9849     64.44%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                 15283                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                51773      3.80%      3.80% # number of callpals executed
system.cpu1.kern.callpal::swpctx                82879      6.09%      9.89% # number of callpals executed
system.cpu1.kern.callpal::tbi                     480      0.04%      9.93% # number of callpals executed
system.cpu1.kern.callpal::swpipl               725263     53.27%     63.20% # number of callpals executed
system.cpu1.kern.callpal::rdps                  38552      2.83%     66.03% # number of callpals executed
system.cpu1.kern.callpal::rti                  141883     10.42%     76.45% # number of callpals executed
system.cpu1.kern.callpal::callsys               21585      1.59%     78.04% # number of callpals executed
system.cpu1.kern.callpal::imb                     480      0.04%     78.07% # number of callpals executed
system.cpu1.kern.callpal::rdunique             298541     21.93%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total               1361436                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel           200067                       # number of protection mode switches
system.cpu1.kern.mode_switch::user             127409                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle              24695                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel             132525                      
system.cpu1.kern.mode_good::user               127409                      
system.cpu1.kern.mode_good::idle                 5116                      
system.cpu1.kern.mode_switch_good::kernel     0.662403                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.207167                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.752617                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel      147966150500      1.34%      1.34% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        8108233548500     73.19%     74.52% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        2822849478500     25.48%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                   82879                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements         60188299                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          506.718885                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         3497544879                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         60188299                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            58.110047                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   506.718885                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.989685                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.989685                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          447                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          445                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.873047                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       7178048049                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      7178048049                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data   2629228170                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total     2629228170                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data    864167547                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     864167547                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data      1590758                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1590758                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data      1631590                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1631590                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data   3493395717                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      3493395717                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data   3493395717                       # number of overall hits
system.cpu1.dcache.overall_hits::total     3493395717                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data     41655417                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     41655417                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data     19474258                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     19474258                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data       379004                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total       379004                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data       328171                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total       328171                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data     61129675                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      61129675                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data     61129675                       # number of overall misses
system.cpu1.dcache.overall_misses::total     61129675                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data   2670883587                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total   2670883587                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data    883641805                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    883641805                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data      1969762                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1969762                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data      1959761                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1959761                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data   3554525392                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   3554525392                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data   3554525392                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   3554525392                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015596                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015596                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.022039                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.022039                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.192411                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.192411                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.167455                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.167455                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.017198                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.017198                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.017198                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.017198                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks     48048731                       # number of writebacks
system.cpu1.dcache.writebacks::total         48048731                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements          9692638                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs        16298943959                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          9692638                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1681.579768                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          373                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          136                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      33057628028                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     33057628028                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst  16514275057                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total    16514275057                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst  16514275057                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total     16514275057                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst  16514275057                       # number of overall hits
system.cpu1.icache.overall_hits::total    16514275057                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst      9692638                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      9692638                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst      9692638                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       9692638                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst      9692638                       # number of overall misses
system.cpu1.icache.overall_misses::total      9692638                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst  16523967695                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total  16523967695                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst  16523967695                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total  16523967695                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst  16523967695                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total  16523967695                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000587                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000587                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000587                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000587                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000587                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000587                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks      9692638                       # number of writebacks
system.cpu1.icache.writebacks::total          9692638                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                   12580                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                   4383565                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                  466987     41.47%     41.47% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                  10889      0.97%     42.44% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                  58138      5.16%     47.60% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                 589964     52.40%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total             1125978                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                   466987     46.61%     46.61% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                   10889      1.09%     47.69% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                   58138      5.80%     53.50% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                  465933     46.50%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total              1001947                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            10570925174000     99.42%     99.42% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              533527500      0.01%     99.42% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30             8931134000      0.08%     99.51% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            52242150000      0.49%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        10632631985500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.789765                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.889846                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         3      0.01%      0.01% # number of syscalls executed
system.cpu2.kern.syscall::17                       86      0.42%      0.44% # number of syscalls executed
system.cpu2.kern.syscall::71                       14      0.07%      0.51% # number of syscalls executed
system.cpu2.kern.syscall::73                       34      0.17%      0.67% # number of syscalls executed
system.cpu2.kern.syscall::74                     5975     29.35%     30.03% # number of syscalls executed
system.cpu2.kern.syscall::75                    14243     69.97%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                 20355                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                67012      4.39%      4.39% # number of callpals executed
system.cpu2.kern.callpal::swpctx                83313      5.45%      9.84% # number of callpals executed
system.cpu2.kern.callpal::tbi                     479      0.03%      9.87% # number of callpals executed
system.cpu2.kern.callpal::swpipl               908041     59.43%     69.30% # number of callpals executed
system.cpu2.kern.callpal::rdps                  43703      2.86%     72.16% # number of callpals executed
system.cpu2.kern.callpal::rti                  160109     10.48%     82.64% # number of callpals executed
system.cpu2.kern.callpal::callsys               25994      1.70%     84.35% # number of callpals executed
system.cpu2.kern.callpal::imb                     479      0.03%     84.38% # number of callpals executed
system.cpu2.kern.callpal::rdunique             238701     15.62%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total               1527831                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel           243422                       # number of protection mode switches
system.cpu2.kern.mode_switch::user             145208                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel             145208                      
system.cpu2.kern.mode_good::user               145208                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.596528                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.747281                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      2552912932000     24.01%     24.01% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        8079719053500     75.99%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                   83313                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements         63535009                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          506.952080                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs         3547796851                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         63535009                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            55.840031                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   506.952080                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.990141                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.990141                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          241                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          250                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       7288886302                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      7288886302                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data   2664962052                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total     2664962052                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data    878537156                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     878537156                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data      1674530                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      1674530                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data      1727905                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      1727905                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data   3543499208                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total      3543499208                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data   3543499208                       # number of overall hits
system.cpu2.dcache.overall_hits::total     3543499208                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data     43431053                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     43431053                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data     21096834                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total     21096834                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data       403367                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total       403367                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data       340477                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total       340477                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     64527887                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      64527887                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     64527887                       # number of overall misses
system.cpu2.dcache.overall_misses::total     64527887                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data   2708393105                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total   2708393105                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data    899633990                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    899633990                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data      2077897                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      2077897                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data      2068382                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      2068382                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data   3608027095                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total   3608027095                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data   3608027095                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total   3608027095                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.016036                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.016036                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.023450                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.023450                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.194123                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.194123                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.164610                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.164610                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.017885                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.017885                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.017885                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.017885                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks     51420350                       # number of writebacks
system.cpu2.dcache.writebacks::total         51420350                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements         10472578                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs        16364399470                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs         10472578                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1562.595138                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          193                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          213                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           41                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses      33082986726                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses     33082986726                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst  16525784496                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total    16525784496                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst  16525784496                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total     16525784496                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst  16525784496                       # number of overall hits
system.cpu2.icache.overall_hits::total    16525784496                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst     10472578                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total     10472578                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst     10472578                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total      10472578                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst     10472578                       # number of overall misses
system.cpu2.icache.overall_misses::total     10472578                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst  16536257074                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total  16536257074                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst  16536257074                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total  16536257074                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst  16536257074                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total  16536257074                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000633                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000633                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000633                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000633                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000633                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000633                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks     10472578                       # number of writebacks
system.cpu2.icache.writebacks::total         10472578                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                   11888                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                   4461256                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                  380724     36.73%     36.73% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                  10888      1.05%     37.79% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                 104057     10.04%     47.83% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                 540746     52.17%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total             1036415                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                   380724     41.71%     41.71% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                   10888      1.19%     42.90% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                  104057     11.40%     54.30% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                  417160     45.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total               912829                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            10577874504000     99.48%     99.48% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              533512000      0.01%     99.49% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30            11815693000      0.11%     99.60% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31            42943759500      0.40%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        10633167468500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.771453                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.880756                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         3      0.03%      0.03% # number of syscalls executed
system.cpu3.kern.syscall::17                       65      0.59%      0.62% # number of syscalls executed
system.cpu3.kern.syscall::71                        2      0.02%      0.64% # number of syscalls executed
system.cpu3.kern.syscall::73                       29      0.26%      0.90% # number of syscalls executed
system.cpu3.kern.syscall::74                     4583     41.71%     42.61% # number of syscalls executed
system.cpu3.kern.syscall::75                     6305     57.39%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                 10987                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                38852      2.79%      2.79% # number of callpals executed
system.cpu3.kern.callpal::swpctx                83182      5.97%      8.76% # number of callpals executed
system.cpu3.kern.callpal::tbi                     479      0.03%      8.79% # number of callpals executed
system.cpu3.kern.callpal::swpipl               845219     60.66%     69.45% # number of callpals executed
system.cpu3.kern.callpal::rdps                  34164      2.45%     71.90% # number of callpals executed
system.cpu3.kern.callpal::rti                  123745      8.88%     80.78% # number of callpals executed
system.cpu3.kern.callpal::callsys               17176      1.23%     82.02% # number of callpals executed
system.cpu3.kern.callpal::imb                     479      0.03%     82.05% # number of callpals executed
system.cpu3.kern.callpal::rdunique             250086     17.95%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total               1393382                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel           206927                       # number of protection mode switches
system.cpu3.kern.mode_switch::user             110220                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel             110220                      
system.cpu3.kern.mode_good::user               110220                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.532652                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.695072                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      2884699783500     26.02%     26.02% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        8201619961500     73.98%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                   83182                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements         60976641                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          507.803819                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs         3600205036                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         60976641                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            59.042364                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   507.803819                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.991804                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.991804                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          494                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          315                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          179                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       7385645851                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      7385645851                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data   2727719201                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total     2727719201                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data    868723687                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     868723687                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data      1380027                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total      1380027                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data      1393753                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total      1393753                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data   3596442888                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total      3596442888                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data   3596442888                       # number of overall hits
system.cpu3.dcache.overall_hits::total     3596442888                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data     42672965                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     42672965                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data     19310886                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total     19310886                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data       371787                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total       371787                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data       347836                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total       347836                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data     61983851                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      61983851                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data     61983851                       # number of overall misses
system.cpu3.dcache.overall_misses::total     61983851                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data   2770392166                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total   2770392166                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data    888034573                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    888034573                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data      1751814                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total      1751814                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data      1741589                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total      1741589                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data   3658426739                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total   3658426739                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data   3658426739                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total   3658426739                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015403                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015403                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.021746                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.021746                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.212230                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.212230                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.199723                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.199723                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.016943                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.016943                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.016943                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.016943                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks     49343712                       # number of writebacks
system.cpu3.dcache.writebacks::total         49343712                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements          9052115                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs        16512219027                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          9052115                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1824.128287                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          374                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          125                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses      33320855287                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses     33320855287                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst  16646849471                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total    16646849471                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst  16646849471                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total     16646849471                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst  16646849471                       # number of overall hits
system.cpu3.icache.overall_hits::total    16646849471                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst      9052115                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total      9052115                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst      9052115                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total       9052115                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst      9052115                       # number of overall misses
system.cpu3.icache.overall_misses::total      9052115                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst  16655901586                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total  16655901586                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst  16655901586                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total  16655901586                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst  16655901586                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total  16655901586                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000543                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000543                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000543                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000543                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000543                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000543                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks      9052115                       # number of writebacks
system.cpu3.icache.writebacks::total          9052115                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  119                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 119                       # Transaction distribution
system.iobus.trans_dist::WriteReq              460831                       # Transaction distribution
system.iobus.trans_dist::WriteResp             460831                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio       921540                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          154                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          206                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       921900                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  921900                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio      3686160                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          210                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          103                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total      3686473                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  3686473                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests     281843094                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests    140909423                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests     11274420                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops        34158576                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops     30965377                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops      3193199                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 119                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp          103792352                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq             229688                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp            229688                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty     94189803                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean     12064716                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict         22313960                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq           782608                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq         665291                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp         1447899                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq          37340730                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp         37340730                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq       20015328                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq      83776905                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side     26819625                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side    179272001                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side     25275747                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side    182822444                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total              414189817                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side   1055803840                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side   6792628809                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side    997318976                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side   6988884552                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total             15834636177                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                        172923567                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples         453407876                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.132680                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.360102                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0               396546725     87.46%     87.46% # Request fanout histogram
system.l2bus0.snoop_fanout::1                53576838     11.82%     99.28% # Request fanout histogram
system.l2bus0.snoop_fanout::2                 3271856      0.72%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::3                   12427      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::4                      30      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus0.snoop_fanout::total           453407876                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests     291536241                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests    145796836                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests     10576582                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops        35536334                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops     30420979                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops      5115355                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp          106403865                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq             231143                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp            231143                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty    100764062                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean     12288968                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict         21128016                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq           941771                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq         688313                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp         1630084                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq          39465949                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp         39465949                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq       19524693                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq      86879172                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu2.icache.mem_side::system.l2cache1.cpu_side     27540887                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side    192849169                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.icache.mem_side::system.l2cache1.cpu_side     23797467                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side    185455605                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total              429643128                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.icache.mem_side::system.l2cache1.cpu_side   1092371776                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side   7422432576                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.icache.mem_side::system.l2cache1.cpu_side    943702528                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side   7114404280                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total             16572911160                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                        174054980                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples         464263741                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.133509                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.371665                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0               407488238     87.77%     87.77% # Request fanout histogram
system.l2bus1.snoop_fanout::1                51571340     11.11%     98.88% # Request fanout histogram
system.l2bus1.snoop_fanout::2                 5200511      1.12%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::3                    3650      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::4                       2      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus1.snoop_fanout::total           464263741                       # Request fanout histogram
system.l2cache0.tags.replacements            43870322                       # number of replacements
system.l2cache0.tags.tagsinuse            3966.774121                       # Cycle average of tags in use
system.l2cache0.tags.total_refs             182669913                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs            43870322                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                4.163861                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1679.049923                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.inst     0.091301                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.data     0.176226                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.inst     0.004179                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.data     0.008468                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst   243.746052                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data   897.974249                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst   220.780130                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data   924.943593                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.409924                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.inst     0.000022                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.data     0.000043                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.inst     0.000001                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.data     0.000002                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.059508                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.219232                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.053901                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.225816                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.968451                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         3961                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3         2964                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4          995                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.967041                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses          2244537092                       # Number of tag accesses
system.l2cache0.tags.data_accesses         2244537092                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks     94189803                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total     94189803                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks     12064716                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total     12064716                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus0.data         2664                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus1.data         2644                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total           5308                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus0.data         1058                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus1.data         1237                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total         2295                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data      8913104                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data      9647891                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total        18560995                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst      8544321                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst      8124523                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total     16668844                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data     31494097                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data     32386299                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total     63880396                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst      8544321                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data     40407201                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst      8124523                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data     42034190                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total           99110235                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst      8544321                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data     40407201                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst      8124523                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data     42034190                       # number of overall hits
system.l2cache0.overall_hits::total          99110235                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data       346925                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data       306370                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total       653295                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data       262762                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data       225529                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total       488291                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data      9295392                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data      9399861                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total      18695253                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst      1778369                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst      1568115                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total      3346484                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data      9986202                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data      9355610                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total     19341812                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst      1778369                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data     19281594                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst      1568115                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data     18755471                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total         41383549                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst      1778369                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data     19281594                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst      1568115                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data     18755471                       # number of overall misses
system.l2cache0.overall_misses::total        41383549                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks     94189803                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total     94189803                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks     12064716                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total     12064716                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data       349589                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data       309014                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total       658603                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data       263820                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data       226766                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total       490586                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data     18208496                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data     19047752                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total     37256248                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst     10322690                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst      9692638                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total     20015328                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data     41480299                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data     41741909                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total     83222208                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst     10322690                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data     59688795                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst      9692638                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data     60789661                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total      140493784                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst     10322690                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data     59688795                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst      9692638                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data     60789661                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total     140493784                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data     0.992380                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data     0.991444                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.991941                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data     0.995990                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data     0.994545                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.995322                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.510498                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.493489                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.501802                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.172278                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.161784                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.167196                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.240746                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.224130                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.232412                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.172278                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.323035                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.161784                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.308531                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.294558                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.172278                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.323035                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.161784                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.308531                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.294558                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks       25647987                       # number of writebacks
system.l2cache0.writebacks::total            25647987                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements            43912382                       # number of replacements
system.l2cache1.tags.tagsinuse            3972.168357                       # Cycle average of tags in use
system.l2cache1.tags.total_refs             191122999                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs            43912382                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                4.352371                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1792.816201                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.inst   247.122003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.data   853.951122                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.inst   208.522220                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.data   869.756811                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.437699                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.inst     0.060333                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.data     0.208484                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.inst     0.050909                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.data     0.212343                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.969768                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         4076                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0          266                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1         1121                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2          806                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3         1734                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4          149                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.995117                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses          2330546345                       # Number of tag accesses
system.l2cache1.tags.data_accesses         2330546345                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks    100764062                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total    100764062                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks     12288968                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total     12288968                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus2.data         2200                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus3.data         2092                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total           4292                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus2.data         1128                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus3.data          977                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total         2105                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus2.data     10368301                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus3.data     10202809                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total        20571110                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus2.inst      8548285                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus3.inst      7449231                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total     15997516                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus2.data     34228335                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus3.data     33505770                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total     67734105                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus2.inst      8548285                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus2.data     44596636                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.inst      7449231                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.data     43708579                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total          104302731                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus2.inst      8548285                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus2.data     44596636                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.inst      7449231                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.data     43708579                       # number of overall hits
system.l2cache1.overall_hits::total         104302731                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus2.data       314950                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus3.data       473768                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total       788718                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus2.data       267271                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus3.data       244406                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total       511677                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus2.data     10313440                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus3.data      8514471                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total      18827911                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus2.inst      1924293                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus3.inst      1602884                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total      3527177                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus2.data      9301561                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus3.data      9249519                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total     18551080                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus2.inst      1924293                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus2.data     19615001                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.inst      1602884                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.data     17763990                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total         40906168                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus2.inst      1924293                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus2.data     19615001                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.inst      1602884                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.data     17763990                       # number of overall misses
system.l2cache1.overall_misses::total        40906168                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks    100764062                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total    100764062                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks     12288968                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total     12288968                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus2.data       317150                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus3.data       475860                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total       793010                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus2.data       268399                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus3.data       245383                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total       513782                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus2.data     20681741                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus3.data     18717280                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total     39399021                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus2.inst     10472578                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus3.inst      9052115                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total     19524693                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus2.data     43529896                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus3.data     42755289                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total     86285185                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus2.inst     10472578                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus2.data     64211637                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.inst      9052115                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.data     61472569                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total      145208899                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.inst     10472578                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.data     64211637                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.inst      9052115                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.data     61472569                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total     145208899                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus2.data     0.993063                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus3.data     0.995604                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.994588                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus2.data     0.995797                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus3.data     0.996018                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.995903                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus2.data     0.498674                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus3.data     0.454899                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.477878                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus2.inst     0.183746                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus3.inst     0.177073                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.180652                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus2.data     0.213682                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus3.data     0.216336                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.214997                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus2.inst     0.183746                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus2.data     0.305474                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.inst     0.177073                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.data     0.288974                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.281706                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus2.inst     0.183746                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus2.data     0.305474                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.inst     0.177073                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.data     0.288974                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.281706                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks       26363918                       # number of writebacks
system.l2cache1.writebacks::total            26363918                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq                119                       # Transaction distribution
system.membus0.trans_dist::ReadResp          33949338                       # Transaction distribution
system.membus0.trans_dist::WriteReq            460831                       # Transaction distribution
system.membus0.trans_dist::WriteResp           460831                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty     38426430                       # Transaction distribution
system.membus0.trans_dist::CleanEvict        16278565                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq         1096552                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq       1006357                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp        1589785                       # Transaction distribution
system.membus0.trans_dist::ReadExReq         27884047                       # Transaction distribution
system.membus0.trans_dist::ReadExResp        27790832                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq     33949219                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port     59175885                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side     63541746                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave       459614                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total    123177245                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port     59253375                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave       462286                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total     59715661                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total             182892906                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port   2070654528                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side   2218859840                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave      1837329                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total   4291351697                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port   2121140416                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave      1849144                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total   2122989560                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total             6414341257                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                        88709659                       # Total snoops (count)
system.membus0.snoop_fanout::samples        209123319                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.418679                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.493343                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2              121567848     58.13%     58.13% # Request fanout histogram
system.membus0.snoop_fanout::3               87555471     41.87%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total          209123319                       # Request fanout histogram
system.membus1.trans_dist::ReadResp          32987766                       # Transaction distribution
system.membus1.trans_dist::WriteReq            231143                       # Transaction distribution
system.membus1.trans_dist::WriteResp           231143                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty     39608905                       # Transaction distribution
system.membus1.trans_dist::CleanEvict        16601168                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq         1455615                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq       1045397                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp        2004134                       # Transaction distribution
system.membus1.trans_dist::ReadExReq         28691759                       # Transaction distribution
system.membus1.trans_dist::ReadExResp        28552364                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq     32987766                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port     60396897                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side     62236996                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total    122633893                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port     61763267                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total     61763267                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total             184397160                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port   2129243904                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side   2177420088                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total   4306663992                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port   2168723392                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total   2168723392                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total             6475387384                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                        88449376                       # Total snoops (count)
system.membus1.snoop_fanout::samples        209408391                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.418170                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.493258                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1              121840155     58.18%     58.18% # Request fanout histogram
system.membus1.snoop_fanout::2               87568236     41.82%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total          209408391                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements     23887821                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.805250                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs       552199                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs     23887821                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.023116                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     8.940574                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.inst     0.173395                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     3.542749                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.inst     0.153945                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     2.994581                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::tsunami.ide     0.000005                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.558786                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.inst     0.010837                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.221422                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.inst     0.009622                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.187161                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::tsunami.ide     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.987828                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses    366961456                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses    366961456                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks     13632597                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total     13632597                       # number of WritebackDirty hits
system.numa_caches_downward0.UpgradeReq_hits::switch_cpus0.data           11                       # number of UpgradeReq hits
system.numa_caches_downward0.UpgradeReq_hits::switch_cpus1.data           11                       # number of UpgradeReq hits
system.numa_caches_downward0.UpgradeReq_hits::total           22                       # number of UpgradeReq hits
system.numa_caches_downward0.SCUpgradeReq_hits::switch_cpus0.data            4                       # number of SCUpgradeReq hits
system.numa_caches_downward0.SCUpgradeReq_hits::switch_cpus1.data            2                       # number of SCUpgradeReq hits
system.numa_caches_downward0.SCUpgradeReq_hits::total            6                       # number of SCUpgradeReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus0.data        61634                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus1.data        39116                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total       100750                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus0.inst           49                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus0.data        58458                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus1.inst           35                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus1.data        42981                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total       101523                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus0.inst           49                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus0.data       120092                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus1.inst           35                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus1.data        82097                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total       202273                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus0.inst           49                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus0.data       120092                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus1.inst           35                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus1.data        82097                       # number of overall hits
system.numa_caches_downward0.overall_hits::total       202273                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data       234507                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data       204615                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total       439122                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data       144861                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus1.data       112301                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total       257162                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data      5549716                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data      4300207                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total      9849923                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.inst       369160                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data      5512434                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.inst       365600                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data      4737698                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total     10984892                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.inst       369160                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data     11062150                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.inst       365600                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data      9037905                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total     20834815                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.inst       369160                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data     11062150                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.inst       365600                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data      9037905                       # number of overall misses
system.numa_caches_downward0.overall_misses::total     20834815                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks     13632597                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total     13632597                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data       234518                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data       204626                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total       439144                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data       144865                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus1.data       112303                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total       257168                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data      5611350                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data      4339323                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total      9950673                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.inst       369209                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data      5570892                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.inst       365635                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data      4780679                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total     11086415                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.inst       369209                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus0.data     11182242                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.inst       365635                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data      9120002                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total     21037088                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.inst       369209                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data     11182242                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.inst       365635                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data      9120002                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total     21037088                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data     0.999953                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data     0.999946                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total     0.999950                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data     0.999972                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus1.data     0.999982                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total     0.999977                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data     0.989016                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data     0.990986                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.989875                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.inst     0.999867                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data     0.989507                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.inst     0.999904                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data     0.991009                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.990843                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.inst     0.999867                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data     0.989260                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.inst     0.999904                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data     0.990998                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.990385                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.inst     0.999867                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data     0.989260                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.inst     0.999904                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data     0.990998                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.990385                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks     13438890                       # number of writebacks
system.numa_caches_downward0.writebacks::total     13438890                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements     24012668                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    15.780477                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs       604361                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs     24012668                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.025168                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     8.026845                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.inst     0.881023                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.data     2.296927                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.inst     0.733247                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.data     3.842435                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.501678                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.inst     0.055064                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.data     0.143558                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.inst     0.045828                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.data     0.240152                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.986280                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses    356279277                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses    356279277                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks     13195677                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total     13195677                       # number of WritebackDirty hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus2.data           58                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus3.data           41                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::total           99                       # number of UpgradeReq hits
system.numa_caches_downward1.SCUpgradeReq_hits::switch_cpus2.data           39                       # number of SCUpgradeReq hits
system.numa_caches_downward1.SCUpgradeReq_hits::switch_cpus3.data           44                       # number of SCUpgradeReq hits
system.numa_caches_downward1.SCUpgradeReq_hits::total           83                       # number of SCUpgradeReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus2.data        34535                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus3.data        68613                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::total       103148                       # number of ReadExReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus2.inst         2489                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus2.data        38283                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus3.inst         2721                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus3.data        69198                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total       112691                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus2.inst         2489                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus2.data        72818                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus3.inst         2721                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus3.data       137811                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total       215839                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus2.inst         2489                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus2.data        72818                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus3.inst         2721                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus3.data       137811                       # number of overall hits
system.numa_caches_downward1.overall_hits::total       215839                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus2.data        93401                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus3.data       122927                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total       216328                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus2.data       108628                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus3.data       115437                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total       224065                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus2.data      3613097                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus3.data      5630414                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total      9243511                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.inst      1496002                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.data      3826147                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.inst      1197665                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.data      4818455                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total     11338269                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus2.inst      1496002                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus2.data      7439244                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.inst      1197665                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.data     10448869                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total     20581780                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus2.inst      1496002                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus2.data      7439244                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.inst      1197665                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.data     10448869                       # number of overall misses
system.numa_caches_downward1.overall_misses::total     20581780                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks     13195677                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total     13195677                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus2.data        93459                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus3.data       122968                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total       216427                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus2.data       108667                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus3.data       115481                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total       224148                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus2.data      3647632                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus3.data      5699027                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total      9346659                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.inst      1498491                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.data      3864430                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.inst      1200386                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.data      4887653                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total     11450960                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus2.inst      1498491                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus2.data      7512062                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.inst      1200386                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.data     10586680                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total     20797619                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.inst      1498491                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.data      7512062                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.inst      1200386                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.data     10586680                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total     20797619                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus2.data     0.999379                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus3.data     0.999667                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total     0.999543                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus2.data     0.999641                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus3.data     0.999619                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total     0.999630                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus2.data     0.990532                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus3.data     0.987961                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total     0.988964                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.inst     0.998339                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.data     0.990093                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.inst     0.997733                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.data     0.985842                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.990159                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.inst     0.998339                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.data     0.990307                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.inst     0.997733                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.data     0.986983                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.989622                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.inst     0.998339                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.data     0.990307                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.inst     0.997733                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.data     0.986983                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.989622                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks     12995760                       # number of writebacks
system.numa_caches_downward1.writebacks::total     12995760                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements     23705248                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    15.725442                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs       584966                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs     23705248                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.024677                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     7.827665                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.inst     0.909586                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.data     2.324147                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.inst     0.780321                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.data     3.883722                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.489229                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.inst     0.056849                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.data     0.145259                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.inst     0.048770                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.data     0.242733                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.982840                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses    352483109                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses    352483109                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks     12995760                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total     12995760                       # number of WritebackDirty hits
system.numa_caches_upward0.UpgradeReq_hits::switch_cpus2.data           51                       # number of UpgradeReq hits
system.numa_caches_upward0.UpgradeReq_hits::switch_cpus3.data           52                       # number of UpgradeReq hits
system.numa_caches_upward0.UpgradeReq_hits::total          103                       # number of UpgradeReq hits
system.numa_caches_upward0.SCUpgradeReq_hits::switch_cpus2.data            2                       # number of SCUpgradeReq hits
system.numa_caches_upward0.SCUpgradeReq_hits::switch_cpus3.data            4                       # number of SCUpgradeReq hits
system.numa_caches_upward0.SCUpgradeReq_hits::total            6                       # number of SCUpgradeReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus2.data        43161                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus3.data        96856                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::total       140017                       # number of ReadExReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus2.inst          187                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus2.data        27903                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus3.inst          114                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus3.data        49142                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total        77346                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus2.inst          187                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus2.data        71064                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus3.inst          114                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus3.data       145998                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total       217363                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus2.inst          187                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus2.data        71064                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus3.inst          114                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus3.data       145998                       # number of overall hits
system.numa_caches_upward0.overall_hits::total       217363                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus2.data        93376                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus3.data       122882                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total       216258                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus2.data       108626                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus3.data       115433                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total       224059                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus2.data      3569910                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus3.data      5533551                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total      9103461                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.inst      1495815                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.data      3798244                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.inst      1197551                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.data      4769313                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total     11260923                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus2.inst      1495815                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus2.data      7368154                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.inst      1197551                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.data     10302864                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total     20364384                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus2.inst      1495815                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus2.data      7368154                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.inst      1197551                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.data     10302864                       # number of overall misses
system.numa_caches_upward0.overall_misses::total     20364384                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks     12995760                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total     12995760                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus2.data        93427                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus3.data       122934                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total       216361                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus2.data       108628                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus3.data       115437                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total       224065                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus2.data      3613071                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus3.data      5630407                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total      9243478                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.inst      1496002                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.data      3826147                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.inst      1197665                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.data      4818455                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total     11338269                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus2.inst      1496002                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus2.data      7439218                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.inst      1197665                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.data     10448862                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total     20581747                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.inst      1496002                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.data      7439218                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.inst      1197665                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.data     10448862                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total     20581747                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus2.data     0.999454                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus3.data     0.999577                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total     0.999524                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus2.data     0.999982                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus3.data     0.999965                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total     0.999973                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus2.data     0.988054                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus3.data     0.982798                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total     0.984852                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.inst     0.999875                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.data     0.992707                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.inst     0.999905                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.data     0.989801                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.993178                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.inst     0.999875                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.data     0.990447                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.inst     0.999905                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.data     0.986027                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.989439                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.inst     0.999875                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.data     0.990447                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.inst     0.999905                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.data     0.986027                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.989439                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks     12778443                       # number of writebacks
system.numa_caches_upward0.writebacks::total     12778443                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements     23610893                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.754304                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs       509321                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs     23610893                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.021571                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     8.598145                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.inst     0.213450                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     3.644159                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.inst     0.189715                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     3.108830                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::tsunami.ide     0.000005                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.537384                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.inst     0.013341                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.227760                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.inst     0.011857                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.194302                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::tsunami.ide     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.984644                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses    363343409                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses    363343409                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks     13438890                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total     13438890                       # number of WritebackDirty hits
system.numa_caches_upward1.UpgradeReq_hits::switch_cpus0.data            2                       # number of UpgradeReq hits
system.numa_caches_upward1.UpgradeReq_hits::switch_cpus1.data            1                       # number of UpgradeReq hits
system.numa_caches_upward1.UpgradeReq_hits::total            3                       # number of UpgradeReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus0.data        75379                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus1.data        42633                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total       118012                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus0.inst           13                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus0.data        43534                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus1.inst           14                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus1.data        31822                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total        75383                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus0.inst           13                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus0.data       118913                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus1.inst           14                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus1.data        74455                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total       193395                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus0.inst           13                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus0.data       118913                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus1.inst           14                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus1.data        74455                       # number of overall hits
system.numa_caches_upward1.overall_hits::total       193395                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data       234532                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data       204632                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total       439164                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data       144861                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus1.data       112301                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total       257162                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data      5474310                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data      4257556                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total      9731866                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.inst       369147                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data      5468900                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.inst       365586                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data      4705876                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total     10909509                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.inst       369147                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data     10943210                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.inst       365586                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data      8963432                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total     20641375                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.inst       369147                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data     10943210                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.inst       365586                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data      8963432                       # number of overall misses
system.numa_caches_upward1.overall_misses::total     20641375                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks     13438890                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total     13438890                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data       234534                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data       204633                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total       439167                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data       144861                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus1.data       112301                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total       257162                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data      5549689                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data      4300189                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total      9849878                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.inst       369160                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data      5512434                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.inst       365600                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data      4737698                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total     10984892                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.inst       369160                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus0.data     11062123                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.inst       365600                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data      9037887                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total     20834770                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.inst       369160                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data     11062123                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.inst       365600                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data      9037887                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total     20834770                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data     0.999991                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data     0.999995                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total     0.999993                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data     0.986417                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data     0.990086                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.988019                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.inst     0.999965                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data     0.992103                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.inst     0.999962                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data     0.993283                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.993138                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.inst     0.999965                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data     0.989250                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.inst     0.999962                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data     0.991762                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.990718                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.inst     0.999965                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data     0.989250                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.inst     0.999962                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data     0.991762                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.990718                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks     13244987                       # number of writebacks
system.numa_caches_upward1.writebacks::total     13244987                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits          2522580264                       # DTB read hits
system.switch_cpus0.dtb.read_misses           2553756                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    1                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses      2479645480                       # DTB read accesses
system.switch_cpus0.dtb.write_hits          841124468                       # DTB write hits
system.switch_cpus0.dtb.write_misses           341924                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses      764694462                       # DTB write accesses
system.switch_cpus0.dtb.data_hits          3363704732                       # DTB hits
system.switch_cpus0.dtb.data_misses           2895680                       # DTB misses
system.switch_cpus0.dtb.data_acv                    1                       # DTB access violations
system.switch_cpus0.dtb.data_accesses      3244339942                       # DTB accesses
system.switch_cpus0.itb.fetch_hits        15831712750                       # ITB hits
system.switch_cpus0.itb.fetch_misses           361382                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   1                       # ITB acv
system.switch_cpus0.itb.fetch_accesses    15832074132                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles             21264510336                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts        16105916095                       # Number of instructions committed
system.switch_cpus0.committedOps          16105916095                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses  15088258877                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses       6402312                       # Number of float alu accesses
system.switch_cpus0.num_func_calls           17097768                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts   1217973095                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts         15088258877                       # number of integer instructions
system.switch_cpus0.num_fp_insts              6402312                       # number of float instructions
system.switch_cpus0.num_int_register_reads  23127069583                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes  12989203537                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads      2406746                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes      2429280                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs           3369091021                       # number of memory refs
system.switch_cpus0.num_load_insts         2527258389                       # Number of load instructions
system.switch_cpus0.num_store_insts         841832632                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      5155921719.244741                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      16108588616.755259                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.757534                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.242466                       # Percentage of idle cycles
system.switch_cpus0.Branches               1312675675                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass    932482842      5.79%      5.79% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu      11757336076     72.99%     78.78% # Class of executed instruction
system.switch_cpus0.op_class::IntMult         4057880      0.03%     78.80% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     78.80% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd        3272966      0.02%     78.82% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     78.82% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt         500928      0.00%     78.82% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     78.82% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv         158742      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     78.83% # Class of executed instruction
system.switch_cpus0.op_class::MemRead      2531907864     15.72%     94.54% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite      841990817      5.23%     99.77% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess      37103661      0.23%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total       16108811776                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits          2670887333                       # DTB read hits
system.switch_cpus1.dtb.read_misses           2499971                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    1                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses      2627736319                       # DTB read accesses
system.switch_cpus1.dtb.write_hits          885497304                       # DTB write hits
system.switch_cpus1.dtb.write_misses           357388                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses      801971670                       # DTB write accesses
system.switch_cpus1.dtb.data_hits          3556384637                       # DTB hits
system.switch_cpus1.dtb.data_misses           2857359                       # DTB misses
system.switch_cpus1.dtb.data_acv                    1                       # DTB access violations
system.switch_cpus1.dtb.data_accesses      3429707989                       # DTB accesses
system.switch_cpus1.itb.fetch_hits        16234667452                       # ITB hits
system.switch_cpus1.itb.fetch_misses           359517                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   1                       # ITB acv
system.switch_cpus1.itb.fetch_accesses    16235026969                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles             21265635854                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts        16521110335                       # Number of instructions committed
system.switch_cpus1.committedOps          16521110335                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses  15420244275                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses       6096950                       # Number of float alu accesses
system.switch_cpus1.num_func_calls           15853479                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts   1314494418                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts         15420244275                       # number of integer instructions
system.switch_cpus1.num_fp_insts              6096950                       # number of float instructions
system.switch_cpus1.num_int_register_reads  23616124620                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes  13178921510                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads      2080589                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes      2102144                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs           3561571619                       # number of memory refs
system.switch_cpus1.num_load_insts         2675353321                       # Number of load instructions
system.switch_cpus1.num_store_insts         886218298                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      4741032217.886710                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      16524603636.113289                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.777057                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.222943                       # Percentage of idle cycles
system.switch_cpus1.Branches               1414732747                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass   1009272093      6.11%      6.11% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu      11903581524     72.04%     78.15% # Class of executed instruction
system.switch_cpus1.op_class::IntMult         4293310      0.03%     78.17% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     78.17% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd        3325349      0.02%     78.19% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     78.19% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt         411274      0.00%     78.19% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     78.19% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv         134126      0.00%     78.20% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     78.20% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     78.20% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     78.20% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     78.20% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     78.20% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     78.20% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     78.20% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     78.20% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     78.20% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     78.20% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     78.20% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     78.20% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     78.20% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     78.20% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     78.20% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     78.20% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     78.20% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     78.20% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     78.20% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     78.20% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     78.20% # Class of executed instruction
system.switch_cpus1.op_class::MemRead      2679851859     16.22%     94.41% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite      886361355      5.36%     99.78% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess      36736805      0.22%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total       16523967695                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits          2708733570                       # DTB read hits
system.switch_cpus2.dtb.read_misses           2038534                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    2                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses      2656782265                       # DTB read accesses
system.switch_cpus2.dtb.write_hits          901614803                       # DTB write hits
system.switch_cpus2.dtb.write_misses           374959                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses      793806070                       # DTB write accesses
system.switch_cpus2.dtb.data_hits          3610348373                       # DTB hits
system.switch_cpus2.dtb.data_misses           2413493                       # DTB misses
system.switch_cpus2.dtb.data_acv                    2                       # DTB access violations
system.switch_cpus2.dtb.data_accesses      3450588335                       # DTB accesses
system.switch_cpus2.itb.fetch_hits        16180103105                       # ITB hits
system.switch_cpus2.itb.fetch_misses           384395                       # ITB misses
system.switch_cpus2.itb.fetch_acv                  16                       # ITB acv
system.switch_cpus2.itb.fetch_accesses    16180487500                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles             21265276802                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts        16533843579                       # Number of instructions committed
system.switch_cpus2.committedOps          16533843579                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses  15401655899                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses       5980399                       # Number of float alu accesses
system.switch_cpus2.num_func_calls           16016568                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts   1369245014                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts         15401655899                       # number of integer instructions
system.switch_cpus2.num_fp_insts              5980399                       # number of float instructions
system.switch_cpus2.num_int_register_reads  23585610574                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes  13088938467                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads      1917476                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes      1939441                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs           3614874079                       # number of memory refs
system.switch_cpus2.num_load_insts         2712509538                       # Number of load instructions
system.switch_cpus2.num_store_insts         902364541                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4728638114.342285                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      16536638687.657715                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.777636                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.222364                       # Percentage of idle cycles
system.switch_cpus2.Branches               1472140734                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass   1037282527      6.27%      6.27% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu      11837065604     71.58%     77.86% # Class of executed instruction
system.switch_cpus2.op_class::IntMult         4543926      0.03%     77.88% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     77.88% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd        3357762      0.02%     77.90% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     77.90% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt         359033      0.00%     77.91% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     77.91% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv         113118      0.00%     77.91% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     77.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     77.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     77.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     77.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     77.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     77.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     77.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     77.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     77.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     77.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     77.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     77.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     77.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     77.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     77.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     77.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     77.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     77.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     77.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     77.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     77.91% # Class of executed instruction
system.switch_cpus2.op_class::MemRead      2717677685     16.43%     94.34% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite      902558138      5.46%     99.80% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess      33299281      0.20%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total       16536257074                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits          2770303652                       # DTB read hits
system.switch_cpus3.dtb.read_misses           2332429                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses      2732253491                       # DTB read accesses
system.switch_cpus3.dtb.write_hits          889652343                       # DTB write hits
system.switch_cpus3.dtb.write_misses           339861                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses      826852672                       # DTB write accesses
system.switch_cpus3.dtb.data_hits          3659955995                       # DTB hits
system.switch_cpus3.dtb.data_misses           2672290                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses      3559106163                       # DTB accesses
system.switch_cpus3.itb.fetch_hits        16421721599                       # ITB hits
system.switch_cpus3.itb.fetch_misses           328130                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   3                       # ITB acv
system.switch_cpus3.itb.fetch_accesses    16422049729                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles             21266346885                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts        16653229296                       # Number of instructions committed
system.switch_cpus3.committedOps          16653229296                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses  15505870805                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses       6261611                       # Number of float alu accesses
system.switch_cpus3.num_func_calls           14645592                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts   1370838475                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts         15505870805                       # number of integer instructions
system.switch_cpus3.num_fp_insts              6261611                       # number of float instructions
system.switch_cpus3.num_int_register_reads  23707862082                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes  13202950337                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads      2028131                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes      2049953                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs           3664824462                       # number of memory refs
system.switch_cpus3.num_load_insts         2774476409                       # Number of load instructions
system.switch_cpus3.num_store_insts         890348053                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      4609281048.043243                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      16657065836.956757                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.783259                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.216741                       # Percentage of idle cycles
system.switch_cpus3.Branches               1472671511                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass   1053701834      6.33%      6.33% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu      11889850255     71.39%     77.71% # Class of executed instruction
system.switch_cpus3.op_class::IntMult         4585230      0.03%     77.74% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     77.74% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd        3532959      0.02%     77.76% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     77.76% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt         394511      0.00%     77.76% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     77.76% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv         122126      0.00%     77.76% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     77.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     77.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     77.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     77.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     77.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     77.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     77.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     77.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     77.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     77.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     77.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     77.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     77.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     77.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     77.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     77.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     77.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     77.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     77.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     77.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     77.76% # Class of executed instruction
system.switch_cpus3.op_class::MemRead      2778254357     16.68%     94.44% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite      890503515      5.35%     99.79% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess      34956799      0.21%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total       16655901586                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp       22323161                       # Transaction distribution
system.system_bus.trans_dist::WriteReq         231143                       # Transaction distribution
system.system_bus.trans_dist::WriteResp        231143                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty     26434650                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict     12060389                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq       822199                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq       702556                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp      1136755                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq      19174556                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp     19093356                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq     22323161                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side     62935069                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total     62935069                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side     61598000                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total     61598000                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total          124533069                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side   2193514240                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total   2193514240                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side   2150809592                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total   2150809592                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total          4344323832                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                    129264958                       # Total snoops (count)
system.system_bus.snoop_fanout::samples     208971872                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.608805                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.488018                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1            81748654     39.12%     39.12% # Request fanout histogram
system.system_bus.snoop_fanout::2           127223218     60.88%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total       208971872                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.703156                       # Number of seconds simulated
sim_ticks                                703155821000                       # Number of ticks simulated
final_tick                               14051196623500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               25591216                       # Simulator instruction rate (inst/s)
host_op_rate                                 25591216                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              263600660                       # Simulator tick rate (ticks/s)
host_mem_usage                                 825804                       # Number of bytes of host memory used
host_seconds                                  2667.50                       # Real time elapsed on the host
sim_insts                                 68264670335                       # Number of instructions simulated
sim_ops                                   68264670335                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst       126720                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data        73664                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data         2688                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst      8867136                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data    167309376                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst      1579136                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data      2764800                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::tsunami.ide        98304                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         180822016                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst       126720                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst      8867136                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst      1579136                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total     10573184                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks     35657024                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       35657024                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst         1980                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data         1151                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data           42                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst       138549                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data      2614209                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst        24674                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data        43200                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::tsunami.ide         1536                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            2825344                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks       557141                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            557141                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst       180216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data       104762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst          273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data         3823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst     12610485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data    237940683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst      2245784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data      3931988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::tsunami.ide         139804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            257157817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst       180216                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst          273                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst     12610485                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst      2245784                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total        15036758                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks       50709989                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            50709989                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks       50709989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst       180216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data       104762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst          273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data         3823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst     12610485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data    237940683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst      2245784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data      3931988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::tsunami.ide        139804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           307867806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.inst         2368                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus0.data       570432                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data         4544                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.inst      1062080                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.data    264662784                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.inst         3520                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data      2466048                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide     59416384                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         328188160                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus0.inst         2368                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus2.inst      1062080                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus3.inst         3520                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total      1067968                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks     97518272                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       97518272                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.inst           37                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus0.data         8913                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data           71                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.inst        16595                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.data      4135356                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.inst           55                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data        38532                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide       928381                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            5127940                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks      1523723                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1523723                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.inst         3368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus0.data       811246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data         6462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.inst      1510448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.data    376392794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.inst         5006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data      3507115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide       84499598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            466736035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus0.inst         3368                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus2.inst      1510448                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus3.inst         5006                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total         1518821                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      138686574                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           138686574                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      138686574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.inst         3368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data       811246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data         6462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.inst      1510448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.data    376392794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.inst         5006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data      3507115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide      84499598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           605422609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     723                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     16029                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    3420     24.65%     24.65% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     93      0.67%     25.32% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    720      5.19%     30.50% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.01%     30.51% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   9643     69.49%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               13877                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     3418     44.69%     44.69% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      93      1.22%     45.90% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     720      9.41%     55.31% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.01%     55.33% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    3417     44.67%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 7649                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            702892082000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                6975000      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               35280000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 112000      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              604843000      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        703539292000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999415                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.354350                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.551200                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    12                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    3      0.02%      0.02% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   53      0.36%      0.38% # number of callpals executed
system.cpu0.kern.callpal::swpipl                12150     83.33%     83.71% # number of callpals executed
system.cpu0.kern.callpal::rdps                   1444      9.90%     93.61% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.01%     93.62% # number of callpals executed
system.cpu0.kern.callpal::rti                     913      6.26%     99.88% # number of callpals executed
system.cpu0.kern.callpal::callsys                  15      0.10%     99.99% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.01%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 14581                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              965                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 96                      
system.cpu0.kern.mode_good::user                   97                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.099482                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.181733                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      712638049000     99.99%     99.99% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            75501500      0.01%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements            14963                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          438.716930                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             744122                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            15475                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            48.085428                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   438.716930                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.856869                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.856869                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          429                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          1471802                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         1471802                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       426587                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         426587                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       270679                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        270679                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         6104                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         6104                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         5211                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5211                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       697266                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          697266                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       697266                       # number of overall hits
system.cpu0.dcache.overall_hits::total         697266                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         8459                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         8459                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         9399                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         9399                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          314                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          314                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         1103                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1103                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        17858                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         17858                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        17858                       # number of overall misses
system.cpu0.dcache.overall_misses::total        17858                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       435046                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       435046                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       280078                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       280078                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         6418                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         6418                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         6314                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6314                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       715124                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       715124                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       715124                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       715124                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.019444                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.019444                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.033559                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.033559                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.048925                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.048925                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.174691                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.174691                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.024972                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.024972                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.024972                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.024972                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9256                       # number of writebacks
system.cpu0.dcache.writebacks::total             9256                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements            10754                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.999999                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          147092780                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11266                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         13056.344754                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.999999                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          136                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          326                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          4106620                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         4106620                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      2037176                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2037176                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      2037176                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2037176                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      2037176                       # number of overall hits
system.cpu0.icache.overall_hits::total        2037176                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        10756                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        10756                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        10756                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         10756                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        10756                       # number of overall misses
system.cpu0.icache.overall_misses::total        10756                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      2047932                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2047932                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      2047932                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2047932                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      2047932                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2047932                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.005252                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005252                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.005252                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005252                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.005252                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005252                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks        10754                       # number of writebacks
system.cpu0.icache.writebacks::total            10754                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     721                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                     12682                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    2881     25.63%     25.63% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    720      6.40%     32.03% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.01%     32.04% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   7640     67.96%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               11242                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     2881     44.45%     44.45% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     720     11.11%     55.55% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.02%     55.57% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    2880     44.43%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 6482                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            702918427000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               35280000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              376970500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        703330842000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.376963                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.576588                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::swpipl                 9800     81.93%     81.93% # number of callpals executed
system.cpu1.kern.callpal::rdps                   1440     12.04%     93.97% # number of callpals executed
system.cpu1.kern.callpal::rti                     721      6.03%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 11961                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                721                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             2359                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          431.356290                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             368179                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2766                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           133.108821                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   431.356290                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.842493                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.842493                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          407                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          399                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.794922                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           754381                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          754381                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       236256                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         236256                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       129276                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        129276                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2281                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2281                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         2018                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2018                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       365532                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          365532                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       365532                       # number of overall hits
system.cpu1.dcache.overall_hits::total         365532                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         4168                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         4168                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          658                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          658                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           63                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           63                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data          270                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          270                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         4826                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          4826                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         4826                       # number of overall misses
system.cpu1.dcache.overall_misses::total         4826                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       240424                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       240424                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       129934                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       129934                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2344                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2344                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         2288                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2288                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       370358                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       370358                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       370358                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       370358                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017336                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017336                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.005064                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.005064                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.026877                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.026877                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.118007                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.118007                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.013031                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.013031                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.013031                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.013031                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           59                       # number of writebacks
system.cpu1.dcache.writebacks::total               59                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             3740                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          217113008                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4252                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         51061.384760                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          495                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          2218944                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         2218944                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1103862                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1103862                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1103862                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1103862                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1103862                       # number of overall hits
system.cpu1.icache.overall_hits::total        1103862                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         3740                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3740                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         3740                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3740                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         3740                       # number of overall misses
system.cpu1.icache.overall_misses::total         3740                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1107602                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1107602                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1107602                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1107602                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1107602                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1107602                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.003377                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003377                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.003377                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003377                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.003377                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003377                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         3740                       # number of writebacks
system.cpu1.icache.writebacks::total             3740                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    1455                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                   6539702                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                  542042     47.93%     47.93% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                    489      0.04%     47.97% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    720      0.06%     48.04% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.00%     48.04% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                 587620     51.96%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total             1130872                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                   542042     49.94%     49.94% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                     489      0.05%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     720      0.07%     50.06% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.00%     50.06% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                  542041     49.94%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total              1085293                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            671036005000     95.46%     95.46% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               34963500      0.00%     95.47% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               35280000      0.01%     95.47% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.00%     95.47% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            31840696000      4.53%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        702947109000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.922435                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.959696                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      0.00%      0.00% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      0.00%      0.00% # number of syscalls executed
system.cpu2.kern.syscall::4                    376528     99.99%     99.99% # number of syscalls executed
system.cpu2.kern.syscall::6                         2      0.00%     99.99% # number of syscalls executed
system.cpu2.kern.syscall::17                       27      0.01%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      0.00%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      0.00%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      0.00%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::71                        1      0.00%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::124                       1      0.00%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                376564                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   88      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  959      0.04%      0.04% # number of callpals executed
system.cpu2.kern.callpal::tbi                       3      0.00%      0.04% # number of callpals executed
system.cpu2.kern.callpal::swpipl               751685     29.88%     29.92% # number of callpals executed
system.cpu2.kern.callpal::rdps                  61966      2.46%     32.38% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.00%     32.38% # number of callpals executed
system.cpu2.kern.callpal::rti                  377977     15.02%     47.40% # number of callpals executed
system.cpu2.kern.callpal::callsys              376573     14.97%     62.37% # number of callpals executed
system.cpu2.kern.callpal::imb                       6      0.00%     62.37% # number of callpals executed
system.cpu2.kern.callpal::rdunique             946688     37.63%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total               2515946                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel           378937                       # number of protection mode switches
system.cpu2.kern.mode_switch::user             377109                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel             377110                      
system.cpu2.kern.mode_good::user               377109                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.995179                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.997583                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      495063095000     70.43%     70.43% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        207815277000     29.57%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     959                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements         14114230                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          511.836014                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          431068057                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         14114672                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            30.540423                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   511.836014                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.999680                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999680                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          442                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        904502690                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       904502690                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data    262503051                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      262503051                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data    155158099                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     155158099                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data      6635704                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      6635704                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data      6743795                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      6743795                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    417661150                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       417661150                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    417661150                       # number of overall hits
system.cpu2.dcache.overall_hits::total      417661150                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data     11694113                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     11694113                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data      2305067                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2305067                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data       138861                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total       138861                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         8659                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         8659                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     13999180                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      13999180                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     13999180                       # number of overall misses
system.cpu2.dcache.overall_misses::total     13999180                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data    274197164                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    274197164                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data    157463166                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    157463166                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data      6774565                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      6774565                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data      6752454                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      6752454                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    431660330                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    431660330                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    431660330                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    431660330                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.042649                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.042649                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.014639                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.014639                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.020497                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.020497                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.001282                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.001282                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.032431                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.032431                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.032431                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.032431                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks      4172337                       # number of writebacks
system.cpu2.dcache.writebacks::total          4172337                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements         21539524                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.999933                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         1553653168                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs         21540036                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            72.128624                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.999933                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     1.000000                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          511                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       2828412671                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      2828412671                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst   1381897042                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     1381897042                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst   1381897042                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      1381897042                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst   1381897042                       # number of overall hits
system.cpu2.icache.overall_hits::total     1381897042                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst     21539529                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total     21539529                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst     21539529                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total      21539529                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst     21539529                       # number of overall misses
system.cpu2.icache.overall_misses::total     21539529                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst   1403436571                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   1403436571                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst   1403436571                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   1403436571                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst   1403436571                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   1403436571                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.015348                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.015348                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.015348                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.015348                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.015348                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.015348                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks     21539524                       # number of writebacks
system.cpu2.icache.writebacks::total         21539524                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     817                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                    126025                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                   58920     47.62%     47.62% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    720      0.58%     48.20% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     90      0.07%     48.27% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                  64006     51.73%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total              123736                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                    58920     49.70%     49.70% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     720      0.61%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      90      0.08%     50.38% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                   58832     49.62%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total               118562                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            695045281000     98.87%     98.87% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               35280000      0.01%     98.88% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               10095500      0.00%     98.88% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             7884640500      1.12%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        702975297000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.919164                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.958185                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     3                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    1      0.00%      0.00% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  234      0.19%      0.19% # number of callpals executed
system.cpu3.kern.callpal::tbi                       4      0.00%      0.19% # number of callpals executed
system.cpu3.kern.callpal::swpipl               122051     97.87%     98.06% # number of callpals executed
system.cpu3.kern.callpal::rdps                   1529      1.23%     99.29% # number of callpals executed
system.cpu3.kern.callpal::rti                     876      0.70%     99.99% # number of callpals executed
system.cpu3.kern.callpal::callsys                   9      0.01%    100.00% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.00%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                124705                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel             1110                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 67                      
system.cpu3.kern.mode_good::user                   67                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.060360                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.113849                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      702944150000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user             8194500      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     234                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements           119568                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          434.531685                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            8771098                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           120028                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            73.075432                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   434.531685                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.848695                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.848695                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          460                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         17666053                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        17666053                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      5691660                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        5691660                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      2498889                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2498889                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data       208063                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       208063                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data       205935                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       205935                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      8190549                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         8190549                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      8190549                       # number of overall hits
system.cpu3.dcache.overall_hits::total        8190549                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       116136                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       116136                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data        29757                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        29757                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         4849                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         4849                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         5743                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         5743                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       145893                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        145893                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       145893                       # number of overall misses
system.cpu3.dcache.overall_misses::total       145893                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      5807796                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      5807796                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      2528646                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2528646                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data       212912                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       212912                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data       211678                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       211678                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      8336442                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      8336442                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      8336442                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      8336442                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.019997                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.019997                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.011768                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.011768                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.022775                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.022775                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.027131                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.027131                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.017501                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.017501                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.017501                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.017501                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        63775                       # number of writebacks
system.cpu3.dcache.writebacks::total            63775                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements            94670                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          164091188                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            95182                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1723.972894                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          473                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         57904676                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        57904676                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     28810333                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       28810333                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     28810333                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        28810333                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     28810333                       # number of overall hits
system.cpu3.icache.overall_hits::total       28810333                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst        94670                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        94670                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst        94670                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         94670                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst        94670                       # number of overall misses
system.cpu3.icache.overall_misses::total        94670                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     28905003                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     28905003                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     28905003                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     28905003                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     28905003                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     28905003                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.003275                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.003275                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.003275                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.003275                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.003275                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.003275                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks        94670                       # number of writebacks
system.cpu3.icache.writebacks::total            94670                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                 7249                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                  59473920                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                        7271                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  35                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   315392                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         42                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq               936835                       # Transaction distribution
system.iobus.trans_dist::ReadResp              936835                       # Transaction distribution
system.iobus.trans_dist::WriteReq               16912                       # Transaction distribution
system.iobus.trans_dist::WriteResp              16912                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         9248                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          916                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          744                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          942                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio        23472                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        35322                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side      1872172                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total      1872172                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                 1907494                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        36992                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         3664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1023                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          471                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio        13203                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        55353                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     59804336                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     59804336                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 59859689                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements               936086                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               936102                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              8424774                       # Number of tag accesses
system.iocache.tags.data_accesses             8424774                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide       931158                       # number of ReadReq misses
system.iocache.ReadReq_misses::total           931158                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide         4928                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         4928                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide       931158                       # number of demand (read+write) misses
system.iocache.demand_misses::total            931158                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide       931158                       # number of overall misses
system.iocache.overall_misses::total           931158                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide       931158                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total         931158                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide         4928                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         4928                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide       931158                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          931158                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide       931158                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         931158                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            4928                       # number of writebacks
system.iocache.writebacks::total                 4928                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests         70746                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests        35815                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests        10596                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops          137181                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops        44172                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops        93009                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 558                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp              28058                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq               1820                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp              1820                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty         9315                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean         8543                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict             5059                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq             2570                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq           1373                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp            3943                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq              7487                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp             7487                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq          14496                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq         13004                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side        27980                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side        55637                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side         9555                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side        12361                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                 105533                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side      1102336                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side      1630171                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side       372160                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side       291208                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                 3395875                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                         17749907                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples          17818932                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.014111                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.156048                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                17660503     99.11%     99.11% # Request fanout histogram
system.l2bus0.snoop_fanout::1                   65420      0.37%     99.48% # Request fanout histogram
system.l2bus0.snoop_fanout::2                   93009      0.52%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus0.snoop_fanout::total            17818932                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests      71805376                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests     35905083                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests      1742710                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops         5480525                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops      5257572                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops       222953                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadReq                5119                       # Transaction distribution
system.l2bus1.trans_dist::ReadResp           33593277                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq              10164                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp             10164                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty      4236112                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean     20459128                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict          9461725                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq            16802                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq          14402                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp           31204                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq           2318022                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp          2318022                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq       21634199                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq      11953959                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu2.icache.mem_side::system.l2cache1.cpu_side     63455259                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side     41912695                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.icache.mem_side::system.l2cache1.cpu_side       272267                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side       422078                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total              106062299                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.icache.mem_side::system.l2cache1.cpu_side   2682606720                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side   1171255974                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.icache.mem_side::system.l2cache1.cpu_side     11366208                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side     13303536                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total              3878532438                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                         15286305                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples          87105922                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.105559                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.315492                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                78134095     89.70%     89.70% # Request fanout histogram
system.l2bus1.snoop_fanout::1                 8748864     10.04%     99.74% # Request fanout histogram
system.l2bus1.snoop_fanout::2                  222963      0.26%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus1.snoop_fanout::total            87105922                       # Request fanout histogram
system.l2cache0.tags.replacements               12688                       # number of replacements
system.l2cache0.tags.tagsinuse            3897.881601                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                221090                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs               16574                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs               13.339568                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1543.177959                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst   416.081170                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data   352.174602                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst   361.356878                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data  1225.090993                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.376752                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.101582                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.085980                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.088222                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.299094                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.951631                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         3886                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0          784                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1         2211                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2          796                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4           95                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.948730                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses              501993                       # Number of tag accesses
system.l2cache0.tags.data_accesses             501993                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks         9315                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total         9315                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks         8543                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total         8543                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus0.data           34                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total             34                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus0.data            5                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total            5                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data          611                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data            4                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total             615                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst         8738                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst         3737                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total        12475                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data         4293                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data         2496                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total         6789                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst         8738                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data         4904                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst         3737                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data         2500                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total              19879                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst         8738                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data         4904                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst         3737                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data         2500                       # number of overall hits
system.l2cache0.overall_hits::total             19879                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data         2006                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data          488                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total         2494                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data         1050                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data          212                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total         1262                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data         6614                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data          166                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total          6780                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst         2017                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst            3                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total         2020                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data         3971                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data          678                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total         4649                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst         2017                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data        10585                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst            3                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data          844                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total            13449                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst         2017                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data        10585                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst            3                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data          844                       # number of overall misses
system.l2cache0.overall_misses::total           13449                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks         9315                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total         9315                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks         8543                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total         8543                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data         2040                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data          488                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total         2528                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data         1055                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data          212                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total         1267                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data         7225                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data          170                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total         7395                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst        10755                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst         3740                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total        14495                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data         8264                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data         3174                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total        11438                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst        10755                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data        15489                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst         3740                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data         3344                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total          33328                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst        10755                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data        15489                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst         3740                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data         3344                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total         33328                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data     0.983333                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.986551                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data     0.995261                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.996054                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.915433                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.976471                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.916836                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.187541                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.000802                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.139358                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.480518                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.213611                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.406452                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.187541                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.683388                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.000802                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.252392                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.403535                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.187541                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.683388                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.000802                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.252392                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.403535                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks           6620                       # number of writebacks
system.l2cache0.writebacks::total                6620                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements             7209344                       # number of replacements
system.l2cache1.tags.tagsinuse            4030.990221                       # Cycle average of tags in use
system.l2cache1.tags.total_refs              60091777                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs             7212659                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                8.331432                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks   621.570977                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.inst   215.569643                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.data  3165.219061                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.inst     9.773230                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.data    18.857311                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.151751                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.inst     0.052629                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.data     0.772759                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.inst     0.002386                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.data     0.004604                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.984128                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3315                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2         3267                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.809326                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses           569816465                       # Number of tag accesses
system.l2cache1.tags.data_accesses          569816465                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks      4236112                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total      4236112                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks     20459128                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total     20459128                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus2.data          244                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus3.data          141                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total            385                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus2.data           53                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus3.data          124                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total          177                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus2.data       748891                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus3.data         2807                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total          751698                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus2.inst     21384335                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus3.inst        69921                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total     21454256                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus2.data      6595627                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus3.data        42368                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total      6637995                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus2.inst     21384335                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus2.data      7344518                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.inst        69921                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.data        45175                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total           28843949                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus2.inst     21384335                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus2.data      7344518                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.inst        69921                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.data        45175                       # number of overall hits
system.l2cache1.overall_hits::total          28843949                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus2.data         4536                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus3.data         3779                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total         8315                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus2.data         3691                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus3.data         2123                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total         5814                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus2.data      1541441                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus3.data        20152                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total       1561593                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus2.inst       155194                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus3.inst        24749                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total       179943                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus2.data      5215655                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus3.data        62970                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total      5278625                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus2.inst       155194                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus2.data      6757096                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.inst        24749                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.data        83122                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total          7020161                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus2.inst       155194                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus2.data      6757096                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.inst        24749                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.data        83122                       # number of overall misses
system.l2cache1.overall_misses::total         7020161                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks      4236112                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total      4236112                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks     20459128                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total     20459128                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus2.data         4780                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus3.data         3920                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total         8700                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus2.data         3744                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus3.data         2247                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total         5991                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus2.data      2290332                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus3.data        22959                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total      2313291                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus2.inst     21539529                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus3.inst        94670                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total     21634199                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus2.data     11811282                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus3.data       105338                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total     11916620                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus2.inst     21539529                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus2.data     14101614                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.inst        94670                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.data       128297                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total       35864110                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.inst     21539529                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.data     14101614                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.inst        94670                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.data       128297                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total      35864110                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus2.data     0.948954                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus3.data     0.964031                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.955747                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus2.data     0.985844                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus3.data     0.944815                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.970456                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus2.data     0.673021                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus3.data     0.877739                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.675053                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus2.inst     0.007205                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus3.inst     0.261424                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.008318                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus2.data     0.441582                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus3.data     0.597790                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.442963                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus2.inst     0.007205                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus2.data     0.479172                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.inst     0.261424                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.data     0.647887                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.195743                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus2.inst     0.007205                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus2.data     0.479172                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.inst     0.261424                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.data     0.647887                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.195743                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks        2072137                       # number of writebacks
system.l2cache1.writebacks::total             2072137                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq               5677                       # Transaction distribution
system.membus0.trans_dist::ReadResp           3478157                       # Transaction distribution
system.membus0.trans_dist::WriteReq             11984                       # Transaction distribution
system.membus0.trans_dist::WriteResp            11984                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty       562464                       # Transaction distribution
system.membus0.trans_dist::CleanEvict         3084571                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq            7335                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq          5571                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp           5860                       # Transaction distribution
system.membus0.trans_dist::ReadExReq           301471                       # Transaction distribution
system.membus0.trans_dist::ReadExResp          297347                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq      3472480                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq         4928                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp         4928                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port        19780                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side        25505                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave         4756                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total        50041                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port      8365892                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave        30566                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total      8396458                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port        18240                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side      2790018                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total      2808258                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total              11254757                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port       373440                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side       909632                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave        13795                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total      1296867                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port    216074048                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave        41558                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total    216115606                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port       389120                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side     59520384                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total     59909504                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total              277321977                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                        10277083                       # Total snoops (count)
system.membus0.snoop_fanout::samples         17764029                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.578523                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.493796                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                7487122     42.15%     42.15% # Request fanout histogram
system.membus0.snoop_fanout::3               10276907     57.85%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total           17764029                       # Request fanout histogram
system.membus1.trans_dist::ReadReq               5119                       # Transaction distribution
system.membus1.trans_dist::ReadResp           6396058                       # Transaction distribution
system.membus1.trans_dist::WriteReq             10164                       # Transaction distribution
system.membus1.trans_dist::WriteResp            10164                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty      2077429                       # Transaction distribution
system.membus1.trans_dist::CleanEvict         5749854                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq           16890                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq         14252                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp          14628                       # Transaction distribution
system.membus1.trans_dist::ReadExReq          1572839                       # Transaction distribution
system.membus1.trans_dist::ReadExResp         1568108                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq      6390939                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port     12574709                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side      8437872                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total     21012581                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port      2813863                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total      2813863                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total              23826444                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port    365386688                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side    216538134                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total    581924822                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port     60451200                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total     60451200                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total              642376022                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                         6200995                       # Total snoops (count)
system.membus1.snoop_fanout::samples         22069126                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.280930                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.449453                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1               15869254     71.91%     71.91% # Request fanout histogram
system.membus1.snoop_fanout::2                6199872     28.09%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total           22069126                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements       937589                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.240540                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs          158                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs       937605                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.000169                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     4.485708                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.inst     0.000028                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     0.044692                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     0.051647                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::tsunami.ide    10.658464                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.280357                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.inst     0.000002                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.002793                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.003228                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::tsunami.ide     0.666154                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.952534                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses     15953124                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses     15953124                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks         5323                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total         5323                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total            3                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus0.data            6                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::tsunami.ide            6                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total           12                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus0.data            9                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::tsunami.ide            6                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total           15                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus0.data            9                       # number of overall hits
system.numa_caches_downward0.overall_hits::tsunami.ide            6                       # number of overall hits
system.numa_caches_downward0.overall_hits::total           15                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data           99                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data            2                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          101                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data           25                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus1.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total           26                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data         6437                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data           69                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total         6506                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.inst           37                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data         2720                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::tsunami.ide       929616                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total       932375                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide          384                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total          384                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.inst           37                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data         9157                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data           71                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::tsunami.ide       929616                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total       938881                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.inst           37                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data         9157                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data           71                       # number of overall misses
system.numa_caches_downward0.overall_misses::tsunami.ide       929616                       # number of overall misses
system.numa_caches_downward0.overall_misses::total       938881                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks         5323                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total         5323                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data           99                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          101                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total           26                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data         6440                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data           69                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total         6509                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.inst           37                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data         2726                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::tsunami.ide       929622                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total       932387                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide          384                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total          384                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.inst           37                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus0.data         9166                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data           71                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::tsunami.ide       929622                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total       938896                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.inst           37                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data         9166                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data           71                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::tsunami.ide       929622                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total       938896                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data     0.999534                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.999539                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data     0.997799                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::tsunami.ide     0.999994                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999987                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data     0.999018                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::tsunami.ide     0.999994                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999984                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data     0.999018                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::tsunami.ide     0.999994                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999984                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks         5313                       # number of writebacks
system.numa_caches_downward0.writebacks::total         5313                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements      3087453                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    15.942628                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs        13804                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs      3087469                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.004471                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     3.344021                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.inst     0.587411                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.data    11.872439                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.inst     0.045122                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.data     0.093634                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.209001                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.inst     0.036713                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.data     0.742027                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.inst     0.002820                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.data     0.005852                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.996414                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses     47902118                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses     47902118                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks       553706                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total       553706                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus2.data          802                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus3.data           11                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::total          813                       # number of ReadExReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus2.inst           43                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus2.data         1532                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus3.inst           19                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus3.data          131                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total         1725                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus2.inst           43                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus2.data         2334                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus3.inst           19                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus3.data          142                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total         2538                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus2.inst           43                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus2.data         2334                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus3.inst           19                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus3.data          142                       # number of overall hits
system.numa_caches_downward1.overall_hits::total         2538                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus2.data          564                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus3.data          878                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total         1442                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus2.data          245                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus3.data          396                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total          641                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus2.data       278191                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus3.data        13002                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total       291193                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.inst       138556                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.data      2340658                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.inst        24675                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.data        31433                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total      2535322                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus2.inst       138556                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus2.data      2618849                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.inst        24675                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.data        44435                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total      2826515                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus2.inst       138556                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus2.data      2618849                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.inst        24675                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.data        44435                       # number of overall misses
system.numa_caches_downward1.overall_misses::total      2826515                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks       553706                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total       553706                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus2.data          564                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus3.data          878                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total         1442                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus2.data          245                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus3.data          396                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total          641                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus2.data       278993                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus3.data        13013                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total       292006                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.inst       138599                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.data      2342190                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.inst        24694                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.data        31564                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total      2537047                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus2.inst       138599                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus2.data      2621183                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.inst        24694                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.data        44577                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total      2829053                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.inst       138599                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.data      2621183                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.inst        24694                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.data        44577                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total      2829053                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus2.data     0.997125                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus3.data     0.999155                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total     0.997216                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.inst     0.999690                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.data     0.999346                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.inst     0.999231                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.data     0.995850                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.999320                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.inst     0.999690                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.data     0.999110                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.inst     0.999231                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.data     0.996815                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.999103                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.inst     0.999690                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.data     0.999110                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.inst     0.999231                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.data     0.996815                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.999103                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks       552136                       # number of writebacks
system.numa_caches_downward1.writebacks::total       552136                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements      3085454                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    15.934750                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs         3161                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs      3085470                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.001024                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     3.173261                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.inst     0.636795                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.data    11.976268                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.inst     0.049861                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.data     0.098566                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.198329                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.inst     0.039800                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.data     0.748517                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.inst     0.003116                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.data     0.006160                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.995922                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses     47860215                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses     47860215                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks       552136                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total       552136                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus2.data          599                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus3.data            6                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::total          605                       # number of ReadExReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus2.inst            7                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus2.data          634                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus3.inst            1                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus3.data           27                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total          669                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus2.inst            7                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus2.data         1233                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus3.data           33                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total         1274                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus2.inst            7                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus2.data         1233                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus3.data           33                       # number of overall hits
system.numa_caches_upward0.overall_hits::total         1274                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus2.data          564                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus3.data          878                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total         1442                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus2.data          245                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus3.data          396                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total          641                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus2.data       277592                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus3.data        12996                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total       290588                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.inst       138549                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.data      2340024                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.inst        24674                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.data        31406                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total      2534653                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus2.inst       138549                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus2.data      2617616                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.inst        24674                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.data        44402                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total      2825241                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus2.inst       138549                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus2.data      2617616                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.inst        24674                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.data        44402                       # number of overall misses
system.numa_caches_upward0.overall_misses::total      2825241                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks       552136                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total       552136                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus2.data          564                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus3.data          878                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total         1442                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus2.data          245                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus3.data          396                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total          641                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus2.data       278191                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus3.data        13002                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total       291193                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.inst       138556                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.data      2340658                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.inst        24675                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.data        31433                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total      2535322                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus2.inst       138556                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus2.data      2618849                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.inst        24675                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.data        44435                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total      2826515                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.inst       138556                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.data      2618849                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.inst        24675                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.data        44435                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total      2826515                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus2.data     0.997847                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus3.data     0.999539                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total     0.997922                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.inst     0.999949                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.data     0.999729                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.inst     0.999959                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.data     0.999141                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.999736                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.inst     0.999949                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.data     0.999529                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.inst     0.999959                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.data     0.999257                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.999549                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.inst     0.999949                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.data     0.999529                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.inst     0.999959                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.data     0.999257                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.999549                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks       550916                       # number of writebacks
system.numa_caches_upward0.writebacks::total       550916                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements       937564                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    14.651926                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs          107                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs       937580                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.000114                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     1.805615                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.inst     0.000040                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     0.044676                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     0.051647                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::tsunami.ide    12.749948                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.112851                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.inst     0.000003                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.002792                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.003228                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::tsunami.ide     0.796872                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.915745                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses     15953163                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses     15953163                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks         5313                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total         5313                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total            3                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus0.data            4                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total            4                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus0.data            7                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total            7                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus0.data            7                       # number of overall hits
system.numa_caches_upward1.overall_hits::total            7                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data           99                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data            2                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          101                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data           25                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus1.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total           26                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data         6434                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data           69                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide          384                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total         6887                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.inst           37                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data         2716                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::tsunami.ide       929616                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total       932371                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.inst           37                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data         9150                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data           71                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide       930000                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total       939258                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.inst           37                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data         9150                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data           71                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide       930000                       # number of overall misses
system.numa_caches_upward1.overall_misses::total       939258                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks         5313                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total         5313                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data           99                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          101                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total           26                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data         6437                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data           69                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide          384                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total         6890                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.inst           37                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data         2720                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::tsunami.ide       929616                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total       932375                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.inst           37                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus0.data         9157                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data           71                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide       930000                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total       939265                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.inst           37                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data         9157                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data           71                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide       930000                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total       939265                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data     0.999534                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.999565                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data     0.998529                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.999996                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data     0.999236                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999993                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data     0.999236                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999993                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks         5292                       # number of writebacks
system.numa_caches_upward1.writebacks::total         5292                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              441368                       # DTB read hits
system.switch_cpus0.dtb.read_misses               371                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           34049                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             287526                       # DTB write hits
system.switch_cpus0.dtb.write_misses              106                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              728894                       # DTB hits
system.switch_cpus0.dtb.data_misses               477                       # DTB misses
system.switch_cpus0.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           49565                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             339405                       # ITB hits
system.switch_cpus0.itb.fetch_misses              152                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         339557                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              1407079700                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts            2047450                       # Number of instructions committed
system.switch_cpus0.committedOps              2047450                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses      1964924                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              86977                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts       157800                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts             1964924                       # number of integer instructions
system.switch_cpus0.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus0.num_int_register_reads      2697557                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes      1495218                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               730913                       # number of memory refs
system.switch_cpus0.num_load_insts             442393                       # Number of load instructions
system.switch_cpus0.num_store_insts            288520                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      1405031221.831032                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      2048478.168968                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.001456                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.998544                       # Percentage of idle cycles
system.switch_cpus0.Branches                   277583                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass        17125      0.84%      0.84% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu          1207282     58.95%     59.79% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            6380      0.31%     60.10% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     60.10% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd           1172      0.06%     60.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     60.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     60.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     60.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv            227      0.01%     60.17% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     60.17% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     60.17% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     60.17% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     60.17% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     60.17% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     60.17% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     60.17% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     60.17% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     60.17% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     60.17% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     60.17% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     60.17% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     60.17% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     60.17% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     60.17% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     60.17% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     60.17% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     60.17% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     60.17% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     60.17% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     60.17% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          455893     22.26%     82.43% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         290027     14.16%     96.59% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         69826      3.41%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           2047932                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              242768                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_hits             132999                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              375767                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             150919                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         150919                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              1406662405                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts            1107602                       # Number of instructions committed
system.switch_cpus1.committedOps              1107602                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses      1059495                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              46120                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        78906                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts             1059495                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_int_register_reads      1446850                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       838833                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               376488                       # number of memory refs
system.switch_cpus1.num_load_insts             242768                       # Number of load instructions
system.switch_cpus1.num_store_insts            133720                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      1405555247.921152                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      1107157.078848                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.000787                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.999213                       # Percentage of idle cycles
system.switch_cpus1.Branches                   148160                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         6773      0.61%      0.61% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           663911     59.94%     60.55% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            4176      0.38%     60.93% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     60.93% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     60.93% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     60.93% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     60.93% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     60.93% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     60.93% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     60.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     60.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     60.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     60.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     60.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     60.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     60.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     60.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     60.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     60.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     60.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     60.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     60.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     60.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     60.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     60.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     60.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     60.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     60.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     60.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     60.93% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          247565     22.35%     83.28% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         133720     12.07%     95.35% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         51457      4.65%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total           1107602                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits           277781512                       # DTB read hits
system.switch_cpus2.dtb.read_misses           3977833                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    2                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses        75907568                       # DTB read accesses
system.switch_cpus2.dtb.write_hits          164599175                       # DTB write hits
system.switch_cpus2.dtb.write_misses            44374                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       21536443                       # DTB write accesses
system.switch_cpus2.dtb.data_hits           442380687                       # DTB hits
system.switch_cpus2.dtb.data_misses           4022207                       # DTB misses
system.switch_cpus2.dtb.data_acv                   14                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        97444011                       # DTB accesses
system.switch_cpus2.itb.fetch_hits          434324587                       # ITB hits
system.switch_cpus2.itb.fetch_misses              315                       # ITB misses
system.switch_cpus2.itb.fetch_acv                  10                       # ITB acv
system.switch_cpus2.itb.fetch_accesses      434324902                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              1405895411                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts         1399414350                       # Number of instructions committed
system.switch_cpus2.committedOps           1399414350                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses   1326275551                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses       2976381                       # Number of float alu accesses
system.switch_cpus2.num_func_calls           55786827                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts    146343989                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts          1326275551                       # number of integer instructions
system.switch_cpus2.num_fp_insts              2976381                       # number of float instructions
system.switch_cpus2.num_int_register_reads   1781146591                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    992360591                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads      1956632                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes      1957331                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs            449601898                       # number of memory refs
system.switch_cpus2.num_load_insts          284954651                       # Number of load instructions
system.switch_cpus2.num_store_insts         164647247                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      2875341.493112                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      1403020069.506888                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.997955                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.002045                       # Percentage of idle cycles
system.switch_cpus2.Branches                217684112                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass     39352439      2.80%      2.80% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        847122681     60.36%     63.16% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          982983      0.07%     63.23% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     63.23% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd         993878      0.07%     63.31% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              1      0.00%     63.31% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt         578906      0.04%     63.35% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     63.35% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv         192983      0.01%     63.36% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     63.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     63.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     63.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     63.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     63.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     63.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     63.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     63.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     63.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     63.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     63.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     63.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     63.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     63.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     63.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     63.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     63.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     63.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     63.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     63.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     63.36% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       299492927     21.34%     84.70% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite      164859955     11.75%     96.45% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess      49859817      3.55%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total        1403436571                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits             6019314                       # DTB read hits
system.switch_cpus3.dtb.read_misses               327                       # DTB read misses
system.switch_cpus3.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses            1826                       # DTB read accesses
system.switch_cpus3.dtb.write_hits            2740606                       # DTB write hits
system.switch_cpus3.dtb.write_misses               38                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus3.dtb.data_hits             8759920                       # DTB hits
system.switch_cpus3.dtb.data_misses               365                       # DTB misses
system.switch_cpus3.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus3.dtb.data_accesses            2701                       # DTB accesses
system.switch_cpus3.itb.fetch_hits            1197246                       # ITB hits
system.switch_cpus3.itb.fetch_misses              125                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses        1197371                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              1405951351                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts           28904617                       # Number of instructions committed
system.switch_cpus3.committedOps             28904617                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses     28027150                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses         47984                       # Number of float alu accesses
system.switch_cpus3.num_func_calls             829591                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts      3737389                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts            28027150                       # number of integer instructions
system.switch_cpus3.num_fp_insts                47984                       # number of float instructions
system.switch_cpus3.num_int_register_reads     38051695                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes     21412003                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads         5961                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         6139                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs              8763244                       # number of memory refs
system.switch_cpus3.num_load_insts            6021079                       # Number of load instructions
system.switch_cpus3.num_store_insts           2742165                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1377054445.160322                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      28896905.839678                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.020553                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.979447                       # Percentage of idle cycles
system.switch_cpus3.Branches                  4900030                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass       120767      0.42%      0.42% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu         19100596     66.08%     66.50% # Class of executed instruction
system.switch_cpus3.op_class::IntMult           77748      0.27%     66.77% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     66.77% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd          36272      0.13%     66.89% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     66.89% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     66.89% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     66.89% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              3      0.00%     66.89% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     66.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     66.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     66.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     66.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     66.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     66.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     66.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     66.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     66.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     66.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     66.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     66.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     66.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     66.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     66.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     66.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     66.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     66.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     66.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     66.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     66.89% # Class of executed instruction
system.switch_cpus3.op_class::MemRead         6317805     21.86%     88.75% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite        2742261      9.49%     98.24% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess        509551      1.76%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total          28905003                       # Class of executed instruction
system.system_bus.trans_dist::ReadReq            5119                       # Transaction distribution
system.system_bus.trans_dist::ReadResp        3472816                       # Transaction distribution
system.system_bus.trans_dist::WriteReq          10164                       # Transaction distribution
system.system_bus.trans_dist::WriteResp         10164                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty       557449                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict      3110990                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq         4879                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq         4230                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp         2210                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq        302115                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp       298083                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq      3467697                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side      2815467                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total      2815467                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side      8430449                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total      8430449                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total           11245916                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side     60452992                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total     60452992                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side    216275222                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total    216275222                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total           276728214                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                     12453047                       # Total snoops (count)
system.system_bus.snoop_fanout::samples      19914380                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.625264                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.484055                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1             7462643     37.47%     37.47% # Request fanout histogram
system.system_bus.snoop_fanout::2            12451737     62.53%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total        19914380                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
