* <0 1
* >0 1
* 0: 1
+ 0] 1
* 0.1 1
>> 0 118
< 0) 15
* 0 164
== 0) 18
< 0; 2
< 0){ 2
== '\0'; 2
* (0-3) 1
&& 0 4
+ 0 453
< %04x)\n", 1
== 0 6194
| 0 65
< 0 8825
* 0F 2
* 0MB, 1
* 0's. 2
* 0x0001 1
* 0x00. 2
| 0x0080) 1
| 0x0100) 1
== 0x0 109
+ 0x01); 1
* 0x0 17
>> 0x0 21
| 0x0 41
+ 0x0 42
< 0x0 9
| 0x0f) 1
< 0x1000000000000 1
< 0x100000000 1
>> 0x100000000 1
+ 0x100000000 3
>> 0x10000000 1
< 0x10000000 10
== 0x10000000 2
| 0x10000000 21
+ 0x10000000 5
== 0x1000000 1
>> 0x1000000 1
< 0x1000000 14
| 0x1000000 2
+ 0x1000000 5
>> 0x100000 2
+ 0x100000 20
< 0x100000 21
* 0x100000 6
| 0x100000 7
== 0x10000 1
* 0x10000 16
+ 0x10000 19
| 0x10000 27
>> 0x10000 3
< 0x10000 42
== 0x10001 2
== 0x10001234 1
< 0x1000 17
+ 0x1000 35
| 0x1000 39
== 0x1000 4
* 0x1000 6
+ 0x100100 1
* 0x1001001 1
| 0x100 132
* 0x100 14
+ 0x100200 1
+ 0x100300 1
== 0x1004 1
< 0x100 43
>> 0x1004 3
+ 0x100 55
>> 0x100 7
+ 0x1008000 48
== 0x100 9
>> 0x1010000 2
* 0x1010101 1
>> 0x101 1
| 0x101 1
* 0x101 2
* 0x10 20
>> 0x1020 2
== 0x102 1
+ 0x102 1
| 0x102 2
== 0x10 25
| 0x10 288
>> 0x10 29
* 0x102e 1
< 0x10 35
| 0x104 2
+ 0x104 2
== 0x1044 1
| 0x1050 1
+ 0x106 1
| 0x108000 1
+ 0x10 89
+ 0x10c 3
* 0x10c6 3
| 0x10f000 1
| 0x1); 1
* 0x1: 1
>> 0x1100 1
| 0x1100 1
+ 0x110 1
>> 0x1101 1
== 0x110 3
>> 0x1 103
== 0x110e 1
* 0x111 1
* 0x11111 1
== 0x11111111 1
== 0x1111 2
| 0x111 2
== 0x11 15
* 0x11 2
| 0x112 2
| 0x113 1
== 0x11335577 1
< 0x11 4
== 0x1144 1
| 0x115 1
| 0x11 6
| 0x116 1
+ 0x1 17
| 0x117 1
+ 0x11 8
| 0x118 1
| 0x119 1
+ 0x11b 1
* 0x1 2
+ 0x12000000 1
+ 0x12000 1
| 0x1200 1
* 0x12 1
| 0x121 1
+ 0x12 11
| 0x122 1
| 0x123 1
+ 0x123 1
== 0x1234 4
== 0x1 24
< 0x12 5
| 0x125 1
| 0x126 1
| 0x127 1
| 0x128 1
== 0x12 9
+ 0x12b 1
< 0x130 1
| 0x130 1
| 0x131 1
| 0x132 1
+ 0x13 3
| 0x133 1
+ 0x133 1
== 0x13 8
< 0x13 86
* 0x13f 1
< 0x1 4
+ 0x1400000 2
* 0x140 4
| 0x140 6
| 0x140a 1
| 0x141 1
== 0x14 12
+ 0x14 40
+ 0x144 1
< 0x14 6
+ 0x148 1
| 0x14 9
| 0x150 1
< 0x15012 1
< 0x150 2
| 0x150dd 1
+ 0x15 1
| 0x151 1
< 0x15 2
== 0x15 2
| 0x15 2
+ 0x1555 1
| 0x1 570
+ 0x160 1
>> 0x16 1
== 0x16 12
| 0x16 2
| 0x163 1
| 0x164 1
+ 0x164 1
< 0x16 5
+ 0x16 8
+ 0x16c 1
< 0x170 1
+ 0x170 4
== 0x170 5
< 0x17 1
>> 0x17 1
+ 0x17 2
+ 0x172 1
< 0x177 1
| 0x1780000 1
+ 0x178 1
+ 0x17e 1
| 0x18000000 1
== 0x1800000 1
| 0x1800000 1
< 0x1800000 2
| 0x180000 2
+ 0x18000 2
| 0x1800 2
== 0x180 1
+ 0x180 11
| 0x180 6
| 0x18 14
>> 0x18 2
< 0x18 5
== 0x18 6
+ 0x186 1
+ 0x18 65
+ 0x18e 1
+ 0x190 2
< 0x19 1
== 0x19 1
| 0x19 1
+ 0x19 4
+ 0x196 1
+ 0x19c 1
| 0x1a00000 10
+ 0x1a 2
+ 0x1a2 1
== 0x1a 3
| 0x1a 7
< 0x1ae 1
| 0x1b00000 1
| 0x1b00080 1
< 0x1b 1
== 0x1b 2
| 0x1b 4
+ 0x1b 9
+ 0x1be 7
| 0x1c000 3
| 0x1c00 2
+ 0x1c0 1
| 0x1c0 13
+ 0x1c 12
| 0x1c 15
== 0x1c 2
* 0x1c 3
< 0x1c38 1
+ 0x1c38 1
< 0x1c 4
* 0x1c71 1
+ 0x1d0 1
| 0x1d 1
< 0x1d 2
+ 0x1d 4
== 0x1d 5
>> 0x1d 6
>> 0x1e00000 1
| 0x1e00000 1
| 0x1e0 1
+ 0x1e0 1
+ 0x1e01 3
== 0x1e 2
| 0x1e 31
< 0x1e 4
+ 0x1e 7
| 0x1f000 1
| 0x1f00 6
| 0x1f00ff0 1
| 0x1f0 2
== 0x1f0 6
< 0x1f0 8
== 0x1f0f0000 1
+ 0x1f 11
< 0x1f 18
== 0x1f1f 3
| 0x1f 270
== 0x1f 3
+ 0x1f31 1
+ 0x1f33 1
+ 0x1f34 1
+ 0x1f36 1
| 0x1f3f 3
| 0x1f4000 1
+ 0x1f40 2
== 0x1f4f0000 1
+ 0x1f71 1
< 0x1f7 8
< 0x1f8 2
== 0x1f8 2
>> 0x1f 9
+ 0x1fa00000 2
+ 0x1fa01004 1
+ 0x1fa02000 1
+ 0x1fa2 1
+ 0x1fa3 2
+ 0x1fa4 1
+ 0x1fcc 1
+ 0x1fcd 1
+ 0x1fd 1
+ 0x1fe 2
| 0x1ff0000 1
+ 0x1ff 1
| 0x1ff 22
< 0x1ff 31
| 0x1ffc 1
| 0x1fff000 1
== 0x1fff 1
>> 0x1fff 1
+ 0x1fff 1
| 0x1fff 23
| 0x1ffff000 5
+ 0x1ffff 1
| 0x1ffff 4
+ 0x1fffff 1
| 0x1fffff 22
< 0x1fffff 3
+ 0x1ffffff 1
| 0x1ffffff8 1
| 0x1fffffff 1
< 0x1fffffff 2
* 0x1f=with 1
>> 0x20000000 1
| 0x20000000 17
+ 0x20000000 5
== 0x20000000 6
< 0x20000000 7
== 0x2000000 1
>> 0x2000000 1
| 0x2000000 13
< 0x2000000 3
+ 0x2000000 6
== 0x200000 1
* 0x200000 1
| 0x200000 10
< 0x200000 3
+ 0x200000 6
< 0x20000 10
+ 0x20000 2
< 0x2000030 2
== 0x2000031 1
| 0x20000 7
>> 0x2000 1
< 0x2000 10
== 0x20001 2
== 0x20002 1
| 0x2000 50
== 0x2000 6
* 0x2000 7
+ 0x2000 9
| 0x200 101
* 0x200 14
| 0x2002 2
+ 0x2002 3
< 0x20024 1
+ 0x200 29
| 0x2006 1
< 0x200 8
== 0x200 8
< 0x200a 1
+ 0x200c00 1
+ 0x200d00 1
+ 0x200e00 1
+ 0x200f00 1
< 0x200f 1
* 0x20) 1
== 0x2010 2
== 0x20 14
>> 0x20 2
== 0x2020 2
| 0x202 1
| 0x20 283
* 0x20 3
< 0x203 3
< 0x20 36
+ 0x204 2
* 0x204 3
| 0x205 1
+ 0x20 60
+ 0x206 2
| 0x20a00000 2
== 0x20c 1
* 0x20c 1
== 0x20f1 2
* 0x2: 1
| 0x21000000 1
| 0x210000 1
| 0x2100 1
== 0x210 1
| 0x210 1
+ 0x210 1
>> 0x21 1
+ 0x21 2
== 0x21 3
< 0x21 5
| 0x21 5
== 0x2 16
>> 0x2 18
== 0x218 1
>> 0x22000000 1
| 0x22000000 1
+ 0x2200000 1
| 0x220000 1
< 0x22000 1
| 0x2200 4
+ 0x220 1
== 0x220 2
| 0x220 2
< 0x22 1
>> 0x22 1
== 0x22222222 1
| 0x22222222 2
== 0x22 4
+ 0x22 4
| 0x22 6
| 0x2 279
< 0x2 3
== 0x230 1
+ 0x23 1
+ 0x2 32
== 0x23 3
>> 0x23 4
>> 0x24000000 1
* 0x240 1
+ 0x240 1
== 0x240 2
+ 0x24020000 6
| 0x240 3
>> 0x24 1
== 0x241 1
+ 0x24 14
| 0x24 3
== 0x24 4
* 0x244 1
< 0x24 8
* 0x248 1
* 0x24c 1
* 0x250 1
== 0x250 2
< 0x25 1
| 0x25 2
== 0x25 4
* 0x254 1
== 0x255d 1
== 0x256c 1
* 0x258 1
* 0x25c 1
< 0x260 1
* 0x260 1
== 0x260 2
< 0x26 1
== 0x26 1
+ 0x262 1
== 0x2627 1
* 0x264 1
* 0x268 1
* 0x26c 1
| 0x27000000 1
== 0x270 1
* 0x270 1
* 0x27 1
< 0x27 2
* 0x274 1
* 0x278 1
* 0x27c 1
< 0x280 1
== 0x280 1
* 0x280 1
| 0x28 1
== 0x281 1
+ 0x28 12
< 0x28 2
== 0x28 2
== 0x282 1
== 0x283 1
* 0x284 1
* 0x288 1
* 0x28c 1
== 0x290 1
* 0x290 1
< 0x29 1
| 0x29 1
== 0x29 4
* 0x294 1
* 0x298 1
* 0x29c 1
| 0x2a0000 1
* 0x2a0 1
| 0x2a 1
+ 0x2a 1
* 0x2a4 1
== 0x2a 6
* 0x2a8 1
* 0x2aaa 2
* 0x2ac 1
* 0x2b0 1
== 0x2b 1
+ 0x2b11 4
* 0x2b4 1
* 0x2b8 1
* 0x2bc 1
>> 0x2c000000 1
+ 0x2c00 1
| 0x2c0 1
>> 0x2c 1
+ 0x2c 5
== 0x2d 1
< 0x2d 2
+ 0x2d 2
< 0x2e0 1
* 0x2e0 1
< 0x2e 1
+ 0x2e 2
== 0x2e 4
== 0x2e736e64 1
* 0x2e8 1
| 0x2ee 1
>> 0x2f000000 1
== 0x2f 1
| 0x2f 1
+ 0x2f 13
< 0x2f 7
< 0x2f8 1
+ 0x2f8 1
< 0x2ff 1
== 0x2fffd 1
>> 0x30000000 1
| 0x30000000 3
| 0x3000000 1
+ 0x300000 1
| 0x300000 10
| 0x30000 1
< 0x30000 4
| 0x3000); 1
== 0x3000 3
| 0x3000 5
< 0x300 2
== 0x300 2
+ 0x300 2
| 0x3003 1
| 0x300 39
| 0x30048 1
* 0x300 6
| 0x30070000 1
== 0x301 1
== 0x302 2
+ 0x30 40
< 0x30 5
== 0x30 6
< 0x306 1
| 0x30 77
== 0x308 1
| 0x30a 1
== 0x30c 1
< 0x30f 1
== 0x310 2
== 0x31 1
| 0x31 1
+ 0x3 15
+ 0x31 5
== 0x3 17
== 0x318 1
< 0x31f 1
>> 0x32000000 1
== 0x320 1
+ 0x320 1
| 0x3 207
== 0x32 1
| 0x32 1
>> 0x3 23
+ 0x32 8
== 0x328 1
== 0x330 1
+ 0x330 1
< 0x33 1
>> 0x33 2
| 0x33 2
| 0x333 1
| 0x3333 2
== 0x33333333 1
+ 0x33333333 2
| 0x33333333 4
+ 0x33 5
< 0x336e996a 1
== 0x338 1
< 0x3 4
>> 0x34000000 1
| 0x34000000 1
| 0x340000 1
+ 0x340000 2
| 0x3400 1
== 0x340 1
| 0x34 2
+ 0x34 28
< 0x34 4
* 0x345678 8
== 0x3480 1
== 0x348 1
== 0x350 1
+ 0x350 1
| 0x35 2
+ 0x35 2
== 0x358 1
+ 0x35c 1
>> 0x36000000 1
== 0x360 2
+ 0x360 2
+ 0x36 4
+ 0x364 1
== 0x36 5
+ 0x368 1
== 0x368 2
+ 0x36c 1
== 0x370 1
+ 0x370 1
< 0x370 2
< 0x37 1
== 0x37 1
| 0x37 1
== 0x376 1
+ 0x37 7
== 0x377 1
== 0x3781 1
== 0x378 2
| 0x37f 1
| 0x38000000 1
+ 0x38000000 4
| 0x380000 2
| 0x38000300 4
| 0x3800 5
| 0x38008300 4
+ 0x380 1
< 0x380 2
== 0x380 2
| 0x380 4
+ 0x38 18
| 0x38 22
< 0x38 9
== 0x38 9
* 0x389 1
== 0x39 1
| 0x39 1
+ 0x39 1
+ 0x3a0000 1
+ 0x3a 12
== 0x3a 3
| 0x3b000000 1
+ 0x3b0 1
== 0x3bc 7
< 0x3bfffff 1
* 0x3c0000 1
+ 0x3c0000 2
+ 0x3c00 1
+ 0x3c 10
| 0x3c 11
* 0x3c26700 4
+ 0x3c8 1
+ 0x3c9 1
+ 0x3ce 1
+ 0x3cf 1
< 0x3d 2
+ 0x3da 1
| 0x3e000000 3
>> 0x3e00000 2
| 0x3e0000 1
| 0x3e00001f 1
== 0x3e0 1
< 0x3e0 5
| 0x3e0 9
== 0x3e 1
+ 0x3e 2
< 0x3e2 2
< 0x3e 5
+ 0x3e80 4
< 0x3ef 2
| 0x3f000000 1
| 0x3f00000 1
| 0x3f00 2
< 0x3f0 1
== 0x3f0 2
+ 0x3f0 2
| 0x3f0f 1
== 0x3f 1
< 0x3f 11
>> 0x3f1 1
| 0x3f 131
>> 0x3f 2
+ 0x3f 3
* 0x3f 4
== 0x3f6 9
| 0x3f698 1
== 0x3f7 3
+ 0x3f80 1
< 0x3f8 1
| 0x3f8 1
+ 0x3f8 2
| 0x3fc00 1
+ 0x3fc0 1
< 0x3fc 1
| 0x3fc 2
< 0x3fd 1
+ 0x3fd 1
| 0x3fe0 1
== 0x3fe 1
< 0x3fe 2
| 0x3ff0000 1
< 0x3ff00 1
== 0x3ff00 1
+ 0x3ff0 1
>> 0x3ff 1
| 0x3ff 19
+ 0x3ff2 1
+ 0x3ff3 1
+ 0x3ff 8
< 0x3ff 9
< 0x3ffe 1
== 0x3ffe 1
| 0x3ffe 1
+ 0x3ffe 1
+ 0x3fff 1
| 0x3fff 16
< 0x3fff 2
| 0x3ffffe 1
| 0x3fffff 6
| 0x3fffffc 6
| 0x3ffffff 1
| 0x3fffffff 3
+ 0x3fffffff 7
< 0x40000000 2
>> 0x40000000 2
+ 0x40000000 3
| 0x40000000 30
>> 0x4000000 1
+ 0x4000000 1
| 0x4000000 7
* 0x400000 1
+ 0x400000 16
< 0x400000 4
| 0x400000 8
| 0x40000 11
>> 0x40000 4
< 0x40000 7
+ 0x40000 7
| 0x4000)); 1
+ 0x4000 11
+ 0x40001 1
>> 0x4000 2
* 0x4000 3
| 0x4000 53
== 0x4000 6
< 0x4000 7
* 0x400 14
== 0x400 2
< 0x40020 6
< 0x400 24
+ 0x4004 2
| 0x400 52
| 0x40080000 1
+ 0x400 9
| 0x40) 1
< 0x40 14
>> 0x40 14
* 0x40 14
+ 0x402 4
| 0x40 304
+ 0x403 1
+ 0x4037 1
< 0x403e 1
+ 0x403e 3
| 0x40404040 2
| 0x404 1
+ 0x404 1
+ 0x405 1
== 0x40 6
+ 0x406 6
+ 0x40 70
+ 0x408 1
| 0x40dd5 4
== 0x40e 1
== 0x40f1 1
+ 0x410000 2
== 0x410 1
| 0x4104 3
< 0x41 1
>> 0x4 11
== 0x41 5
+ 0x41 5
== 0x41e 1
+ 0x4206 1
< 0x42 1
== 0x4 22
== 0x42 2
| 0x4 232
+ 0x42 5
== 0x426f6f58 1
+ 0x42c 2
* 0x4 3
< 0x430 1
== 0x430 1
== 0x43 2
+ 0x432 1
< 0x433 1
+ 0x433 3
+ 0x43 6
< 0x4 4
< 0x44 1
== 0x44 2
+ 0x4 43
| 0x44 4
+ 0x44 4
== 0x44444444 1
| 0x44444444 2
< 0x45 1
| 0x45 1
+ 0x45 1
+ 0x4510 1
+ 0x4512 1
+ 0x4514 1
+ 0x4516 1
== 0x452 2
== 0x453 2
== 0x45 6
== 0x456 1
== 0x45e 1
< 0x46 1
== 0x46 1
+ 0x46 1
== 0x4641 1
== 0x46d 1
+ 0x46e8 2
| 0x47000000 1
| 0x470000 1
| 0x4700 1
== 0x471 1
== 0x47 2
| 0x47 2
== 0x4752 2
== 0x48000000 2
+ 0x48000002 1
+ 0x4800 1
| 0x4800 5
== 0x480 1
== 0x48 2
* 0x48 2
+ 0x48 3
| 0x48 5
== 0x4853 2
== 0x49 2
| 0x4a 2
< 0x4a 4
== 0x4a 5
< 0x4c 1
| 0x4c 1
* 0x4c 1
+ 0x4c 1
< 0x4c80 1
== 0x4cc 1
| 0x4d0 1
< 0x4d 1
+ 0x4d 1
| 0x4d1 1
== 0x4d 2
* 0x4d 2
== 0x4e 3
< 0x4f 1
== 0x4f 1
== 0x4ff304 1
== 0x4ff3c4 1
| 0x50000000 1
| 0x5000000 1
+ 0x5000000 1
< 0x500000 1
< 0x50000 1
| 0x5000 4
| 0x500 1
+ 0x500 1
* 0x500 2
>> 0x5002 9
| 0x50 10
+ 0x50 15
+ 0x502 1
* 0x504 3
< 0x50 5
* 0x508 2
== 0x50 9
* 0x50c 2
+ 0x5 10
| 0x51000000 1
< 0x51 1
== 0x51 1
| 0x5 12
+ 0x51 3
+ 0x5154 1
+ 0x5180 1
* 0x5 2
| 0x52 1
+ 0x52 2
== 0x52 4
== 0x52414944 2
== 0x5243 1
== 0x5245 1
+ 0x5280 1
+ 0x53 1
== 0x5349 1
| 0x54000000 5
| 0x540000 1
+ 0x54 10
== 0x54 2
>> 0x5 5
== 0x5518 1
>> 0x55 2
| 0x5555 2
* 0x5555 4
== 0x55555555 1
>> 0x55555555 1
+ 0x55555555 1
| 0x55555555 4
| 0x5555555555555555 1
| 0x55 7
== 0x55 9
== 0x55aa 3
== 0x55d 1
< 0x5 6
+ 0x5622 4
== 0x5 7
+ 0x57000 1
+ 0x57004 1
+ 0x57008 1
+ 0x57010 1
+ 0x57018 1
+ 0x57024 1
+ 0x57028 1
+ 0x5703c 1
+ 0x57040 1
+ 0x57044 1
+ 0x57058 1
+ 0x5707c 1
== 0x57 1
| 0x58000000 1
+ 0x5800 1
>> 0x580 1
< 0x58 1
| 0x58 1
+ 0x58 6
>> 0x588 1
>> 0x590 1
< 0x59 1
== 0x59 1
+ 0x59 1
>> 0x598 1
| 0x59d 1
+ 0x5a 1
== 0x5a 9
== 0x5b 3
+ 0x5b 6
< 0x5c 1
+ 0x5c 1
== 0x5c 3
| 0x5d000000 1
| 0x5d0000 1
| 0x5d00 1
== 0x5d 1
| 0x5d 2
+ 0x5dc0 4
< 0x5dc 2
< 0x5e 1
+ 0x5e 2
== 0x5f 1
| 0x5f 2
< 0x5f 3
== 0x5fa 2
+ 0x5fffffff 1
| 0x5fffffff 5
< 0x60000000 1
| 0x60000000 1
| 0x6000000 2
== 0x600000 1
| 0x600000 1
+ 0x600000 2
| 0x60000 2
< 0x60000 4
* 0x6000 1
+ 0x6000 4
< 0x60006 3
| 0x6000 8
>> 0x600 1
< 0x60010 3
| 0x600 16
+ 0x6002 1
* 0x600 3
| 0x60 25
+ 0x60 26
== 0x60 4
< 0x60 6
+ 0x60b2 1
+ 0x60b4 1
+ 0x60b6 1
+ 0x60b8 1
+ 0x60ba 1
== 0x60e7 1
== 0x60e8 1
+ 0x60f0 2
>> 0x6 10
| 0x61 1
< 0x61 2
+ 0x61 5
== 0x6 17
< 0x6 2
== 0x620 1
| 0x62 1
| 0x6 22
== 0x62 4
== 0x630 1
* 0x630 2
* 0x634 2
* 0x638 2
* 0x63c 2
* 0x640 4
| 0x642 1
+ 0x64 4
* 0x644 4
== 0x6470 1
* 0x648 4
* 0x64c 4
| 0x64c8 1
* 0x650 2
== 0x65 3
* 0x654 2
< 0x656e9969 1
* 0x658 2
== 0x6582 1
* 0x65c 2
== 0x660 1
== 0x66 1
== 0x66666666 1
* 0x670 4
+ 0x67 1
* 0x674 4
* 0x678 4
* 0x67c 4
| 0x680000 1
< 0x680 1
* 0x680 1
== 0x68 1
+ 0x68 12
+ 0x6 9
< 0x69 1
== 0x69a 1
* 0x6b0 1
< 0x6b 1
+ 0x6c 1
+ 0x6e 2
< 0x6f 1
< 0x6fffffff 1
| 0x70000000 1
| 0x7000000 1
| 0x700000 2
< 0x70000 1
| 0x70000 4
== 0x7000 1
| 0x7000 15
< 0x7000 2
+ 0x7000 3
* 0x700 2
+ 0x700 2
| 0x700 24
< 0x7003f 1
< 0x7003ffff 1
>> 0x70 2
== 0x70 3
+ 0x70 4
| 0x70 42
< 0x70 6
| 0x7070 1
| 0x707 1
+ 0x7 12
>> 0x7 13
| 0x71 3
< 0x7 16
| 0x7 184
| 0x71ff 1
< 0x72 2
== 0x7301039 1
* 0x73 1
>> 0x73 2
+ 0x74 1
== 0x7 5
| 0x760 1
* 0x764 1
| 0x77000000 1
| 0x770000 1
| 0x7700 1
| 0x77 2
== 0x77777777 1
| 0x78000000 7
| 0x780000 4
| 0x7800 3
| 0x780 3
< 0x78 1
== 0x78 1
+ 0x78 1
| 0x78 6
== 0x79 2
| 0x7a000000 1
< 0x7a 1
| 0x7a 1
+ 0x7a 1
>> 0x7b 1
+ 0x7b 3
| 0x7c000000 1
< 0x7c 1
| 0x7c 1
+ 0x7c 1
+ 0x7c269d38 2
+ 0x7d00 4
| 0x7d 1
>> 0x7e00000 2
| 0x7e00 1
== 0x7e 4
>> 0x7e7e 1
< 0x7e 8
| 0x7f0000 2
| 0x7f007f 1
| 0x7f00 9
* 0x7f0 2
| 0x7f0f 1
* 0x7f 1
== 0x7f 15
| 0x7f18 1
| 0x7f 184
>> 0x7f 4
< 0x7f 40
+ 0x7f 5
| 0x7f800000 1
| 0x7fc000000000000 1
< 0x7fd 1
== 0x7fd 1
| 0x7ff00000 1
+ 0x7ff000 2
| 0x7ff00 1
>> 0x7ff 1
+ 0x7ff1 1
| 0x7ff 14
== 0x7ff 23
< 0x7ff 5
+ 0x7ffc00 3
+ 0x7ffc 1
+ 0x7ffcc0 1
+ 0x7ffcc1 1
+ 0x7ffd 1
< 0x7ffe 2
== 0x7ffe 2
< 0x7fff0 1
+ 0x7fff 1
< 0x7fff 10
>> 0x7fff 2
== 0x7fff 22
| 0x7fff 23
| 0x7fffe 1
>> 0x7ffff 1
+ 0x7ffff 1
| 0x7ffff 2
< 0x7fffff 2
| 0x7fffff 7
< 0x7fffffff 1
+ 0x7fffffff 1
== 0x7fffffff 3
| 0x7fffffff 8
* 0x7fffffff 8
| 0x7fffffffff 1
< 0x7fffffffffffffff 1
&& 0x7FFFFFFFFFULL) 1
| 0x8000000000000000 2
< 0x8000000000 1
| 0x80000000) 1
< 0x80000000 2
== 0x80000000 2
+ 0x80000000 4
>> 0x80000000 5
| 0x80000000 54
>> 0x8000000 1
+ 0x8000000 1
< 0x80000001 2
| 0x80000001 2
| 0x8000000 15
< 0x80000004 2
< 0x80000005 2
< 0x80000006 3
< 0x800000 1
+ 0x800000 10
| 0x800000 21
* 0x80000 1
== 0x80000 2
< 0x80000 3
+ 0x80000 4
| 0x80000 9
| 0x8000); 1
< 0x8000 10
== 0x8000 11
| 0x80002000 1
+ 0x8000 24
* 0x8000 3
| 0x80003fff 1
| 0x80008000 1
| 0x80008 1
| 0x8000 99
< 0x8000f800 1
== 0x800 1
+ 0x800 19
* 0x800 3
>> 0x800 4
| 0x800 40
== 0x8006 1
+ 0x8006 1
< 0x800 7
+ 0x8008 1
| 0x80082003 1
| 0x8008200c 1
+ 0x800a 1
+ 0x800c 1
== 0x800c 4
+ 0x800e 1
== 0x80) 1
| 0x80) 1
+ 0x80 100
| 0x802 1
+ 0x802 1
== 0x80 26
< 0x80 31
>> 0x80 39
+ 0x804 1
| 0x8050 2
| 0x80 555
* 0x80 6
| 0x8080 2
| 0x80808080 4
| 0x8080808080808080 1
< 0x80860001 3
< 0x80860002 1
< 0x80860006 1
+ 0x80a 1
+ 0x80c 1
* 0x8 1
>> 0x8100 1
| 0x8100 1
>> 0x81 1
< 0x81 2
+ 0x8126d60e46000000 2
| 0x8130200a 1
| 0x8130200c 1
== 0x8 14
== 0x81 5
| 0x81580000 2
< 0x8200 1
| 0x8200 1
* 0x820 1
+ 0x820 1
| 0x8 211
< 0x8 22
+ 0x822 1
| 0x82 4
* 0x824 1
== 0x82 5
* 0x828 1
* 0x82c 1
| 0x8301 2
< 0x83 1
== 0x83 1
* 0x83 1
| 0x83 2
+ 0x8362 1
| 0x83UL) 1
>> 0x8 4
+ 0x840000 2
== 0x84 1
* 0x84 1
| 0x84 2
+ 0x84 2
+ 0x8 44
* 0x850 1
< 0x85 1
+ 0x85 1
| 0x85 2
* 0x854 1
== 0x85 7
* 0x858 1
* 0x85c 1
| 0x86000004 1
* 0x860 1
* 0x864 1
| 0x870000 2
== 0x8712 1
== 0x87 4
| 0x880 1
== 0x88 1
== 0x8812 1
| 0x88 6
+ 0x88 7
== 0x88888888 1
| 0x88ff 1
| 0x890 3
== 0x89898989 1
== 0x8a 1
| 0x8a 3
== 0x8b 1
+ 0x8b 6
< 0x8c 1
+ 0x8c 4
== 0x8e 1
== 0x8f 2
| 0x90000000 2
| 0x9000 5
< 0x9000 9
| 0x900 1
< 0x900 2
== 0x900 2
== 0x9005 2
>> 0x90 1
== 0x90 14
| 0x90 15
< 0x90 2
+ 0x90 2
+ 0x904 2
* 0x9 1
== 0x9 12
== 0x91 2
== 0x91d02001 2
>> 0x9 2
== 0x92 1
| 0x92 1
+ 0x921fb54442d18469 2
== 0x93 3
+ 0x94 1
== 0x94 2
| 0x95700000 1
+ 0x95 8
< 0x96 1
+ 0x96 1
* 0x97 2
== 0x9771 1
== 0x9773 1
== 0x9774 1
< 0x9 8
| 0x9 8
| 0x9800000000000000 1
< 0x980 2
== 0x980 2
+ 0x98 4
+ 0x984 2
+ 0x9 9
| 0x99 1
== 0x99 2
* 0x9a4 1
* 0x9a8 1
< 0x9c 1
== 0x9c 1
+ 0x9c 2
| 0x9d 2
| 0x9e 1
+ 0x9e 1
< 0x9f 2
| 0x9f 2
+ 0xa0000000 2
| 0xa00000 3
< 0xa0000 12
+ 0xa0000 5
* 0xa000 1
+ 0xa000 1
| 0xa00 3
== 0xa0 1
+ 0xa0 25
+ 0xa0400000 2
< 0xa0 5
| 0xa0 6
>> 0xa 1
== 0xa1 1
+ 0xa2 1
== 0xa2 2
== 0xa 26
+ 0xa 31
== 0xa3 3
| 0xa400 1
+ 0xa4 10
+ 0xa5000000 1
< 0xa50c 1
== 0xa5 13
| 0xa5 3
>> 0xa5 7
+ 0xa580 1
| 0xa5a0 2
== 0xa5a55a5a 1
+ 0xa6 1
== 0xa8 1
| 0xa8 2
+ 0xa8 5
< 0xa 9
| 0xa 9
| 0xaa 12
== 0xaa 4
| 0xaaaa 1
| 0xaaaaaaaa 1
+ 0xaaaaaaaa 1
+ 0xac44 4
+ 0xac 6
| 0xacef 1
< 0xaf 1
+ 0xaf 1
| 0xb0000000 1
+ 0xb0000000 1
== 0xb0000 1
* 0xb00 1
< 0xb0 10
| 0xb0 2
== 0xb0 4
* 0xb04 1
* 0xb08 1
+ 0xb0 9
* 0xb0c 1
== 0xb0f 1
| 0xb1000000 1
* 0xb10 1
< 0xb1 1
+ 0xb 12
* 0xb14 1
* 0xb18 1
* 0xb1c 1
< 0xb 2
* 0xb20 1
* 0xb24 1
* 0xb28 1
* 0xb2c 1
* 0xb30 1
* 0xb34 1
* 0xb38 1
* 0xb3c 1
+ 0xb4000000 1
+ 0xb4007000 1
+ 0xb4007400 1
* 0xb40 1
== 0xb4 1
| 0xb4 1
+ 0xb4 3
* 0xb44 1
* 0xb48 1
* 0xb4c 1
+ 0xb5000000 2
* 0xb50 1
* 0xb54 1
* 0xb58 1
* 0xb5c 1
== 0xb5f 1
* 0xb60 1
* 0xb64 1
* 0xb68 1
* 0xb6c 1
* 0xb70 1
* 0xb74 1
* 0xb78 1
* 0xb7c 1
== 0xb 8
| 0xb 8
| 0xb8 1
+ 0xb8 30
== 0xb8 4
< 0xb9 6
+ 0xba000000 4
== 0xbaba 3
< 0xbae 1
== 0xbae 1
< 0xbb3 1
+ 0xbb80 2
< 0xbb8 1
| 0xbbbbbbbb 2
+ 0xbc 1
| 0xbd 1
== 0xbe000 1
< 0xbebc20 1
< 0xbf 1
== 0xbf 1
| 0xbf 2
| 0xbfffffff 2
| 0xc0000000 11
+ 0xc0000000 3
| 0xc000000 1
+ 0xc000000 1
| 0xc00000 1
+ 0xc00000 1
== 0xc0000 1
< 0xc0000 2
| 0xc0000 4
| 0xc0000fffffffe000 1
* 0xc000 1
| 0xc000 10
< 0xc000 5
+ 0xc000 9
+ 0xc00 1
| 0xc00 12
== 0xc0) 1
+ 0xc01 1
+ 0xc0 13
< 0xc0 2
>> 0xc0 2
| 0xc0200000 1
| 0xc051 1
| 0xc0 54
== 0xc0 7
| 0xc0800000 3
| 0xc0800800 1
| 0xc0800820 1
>> 0xc 1
| 0xc100000 2
| 0xc1 1
< 0xc 12
< 0xc1 2
== 0xc1 2
| 0xc1400000 1
| 0xc1580000 1
| 0xc1680000 1
| 0xc1c00000 5
| 0xc1f80000 4
| 0xc1f82000 1
| 0xc1ffc000 1
| 0xc1ffe000 2
| 0xc2000000 1
== 0xc2 3
< 0xc2 6
| 0xc30 1
< 0xc3 1
== 0xc3 1
+ 0xc3 1
| 0xc3 4
* 0xc350 2
== 0xc 4
| 0xc 40
+ 0xc4 1
< 0xc4 2
+ 0xc 48
| 0xc50 1
| 0xc5 2
+ 0xc6 1
< 0xc7 1
== 0xc7 1
< 0xc8000000 1
< 0xc8000 1
== 0xc8000 1
| 0xc80 1
+ 0xc80 8
< 0xc8 1
== 0xc8 1
+ 0xc8 1
+ 0xc81 3
+ 0xc82 6
+ 0xc83 4
+ 0xc84 2
+ 0xc86 1
+ 0xc88 3
== 0xc9 1
| 0xcc000000 1
+ 0xcc0 1
== 0xcc 1
| 0xcc 1
+ 0xcc 1
>> 0xcc 5
* 0xccc 1
| 0xcccc 1
+ 0xcccccccc 2
| 0xcccccccc 3
| 0xccf8 2
| 0xce 1
== 0xcf000000 1
< 0xcf00 1
+ 0xcf 1
| 0xcf 17
== 0xcf 2
+ 0xcf8 2
| 0xd0000000 15
== 0xd0000 1
| 0xd0000 36
< 0xd0 3
+ 0xd0 5
== 0xd0 6
| 0xd0 8
| 0xd1000000 1
== 0xd 11
+ 0xd 29
| 0xd 4
| 0xd4000000 1
== 0xd4 1
+ 0xd4 2
| 0xd5 1
| 0xd5d5d5d5 1
| 0xd6 1
>> 0xd 7
< 0xd8000 1
== 0xd8000 1
< 0xd8 1
>> 0xd8 1
+ 0xd8 1
== 0xd81 1
| 0xd8 2
== 0xda 1
== 0xdb 1
+ 0xdc 1
< 0xdd 1
+ 0xdead0000 1
== 0xdeadbeef 6
== 0xdf 2
| 0xdf 8
| 0xdf80c00 1
| 0xdffe0 1
| 0xdfff0 1
| 0xdfff 1
| 0xdfff4 1
< 0xdffff 1
+ 0xe0000000 1
< 0xe0000000 7
| 0xe0000000 8
| 0xe000000 1
== 0xe0000 1
< 0xe0000 5
| 0xe0000 5
+ 0xe000 1
| 0xe000 12
* 0xe000 14
+ 0xe0004 1
+ 0xe0010 1
== 0xe0 12
| 0xe0 47
< 0xe0 7
+ 0xe0 8
| 0xe100090 1
== 0xe1 12
>> 0xe 2
== 0xe 26
| 0xe2f0fffd 3
| 0xe3000000 2
| 0xe3 1
+ 0xe 32
| 0xe 35
| 0xe4 1
== 0xe5 1
< 0xe 7
| 0xe7 4
== 0xe8000 1
+ 0xe8000 1
< 0xe8000 3
< 0xe8 1
== 0xe8 1
+ 0xe8 1
== 0xe8e 1
| 0xe9 4
< 0xec 1
+ 0xec 1
+ 0xed 1
| 0xee000000 1
+ 0xee 1
== 0xee 3
+ 0xeeef 1
| 0xef000000 2
== 0xef 1
< 0xef 6
| 0xef 6
| 0xefff 1
< 0xefff 2
< 0xf0000000 11
| 0xf0000000 11
+ 0xf0000000 9
| 0xf000000 5
| 0xf00000 3
== 0xf0000 1
+ 0xf0000 1
< 0xf0000 2
* 0xf0000 2
| 0xf0000 6
| 0xf000 25
+ 0xf000 3
+ 0xf0009 1
+ 0xf000a 1
>> 0xf00 1
+ 0xf0020000 2
| 0xf00 22
== 0xF0) 1
< 0xf0 10
>> 0xf0 10
| 0xf0 168
== 0xf0 4
+ 0xf0 7
| 0xf0f0f0f0 2
| 0xf0f0f0f 3
| 0xf0f 1
| 0xf0ffffff 2
* 0xf 1
| 0xF]; 1
>> 0xf10 1
== 0xf1 1
| 0xf1 1
== 0xf2 1
| 0xf218 1
| 0xf2 2
== 0xf300 1
< 0xf 32
== 0xf3 2
| 0xf3 4
< 0xf348 4
== 0xf380 1
| 0xf3f 1
| 0xf3fe0000 1
== 0xf 40
== 0xf400 1
* 0xf40 2
+ 0xf4 1
* 0xf44 2
* 0xf50 13
* 0xf54 13
== 0xf6 1
>> 0xf6 11
| 0xf 638
| 0xf7 1
== 0xf7 11
< 0xf7 16
+ 0xf7 2
+ 0xf 78
| 0xf7ffffff 1
>> 0xf 8
< 0xf800000 1
| 0xf800 41
| 0xf803 1
| 0xf803fe 1
| 0xf810 1
| 0xf8400000 2
| 0xf8 42
| 0xf900 2
| 0xf9 1
< 0xf9 3
== 0xf9 3
< 0xf93 3
< 0xf98 1
+ 0xfa 1
== 0xfa 2
== 0xfb 2
| 0xfb 3
| 0xfc000000 1
< 0xfc000 1
| 0xfc00 17
| 0xfc0 2
| 0xfc0e0000 1
== 0xfc2f 1
+ 0xfc 4
| 0xfc 56
== 0xfccb 2
== 0xfccc 2
| 0xfcf 2
| 0xfcff 2
>> 0xfd0 1
< 0xfd 1
== 0xfd 3
| 0xfd 3
+ 0xfd 3
>> 0xfe00000 3
+ 0xfe00000 3
< 0xfe00 1
== 0xfe00 3
| 0xfe00 3
+ 0xfe010 1
< 0xfe 1
+ 0xfe 1
| 0xFE; 1
== 0xfe 11
>> 0xfe 2
| 0xfe 29
>> 0xfee 2
| 0xfeef 2
== 0xfef00000 1
== 0xfeff 1
| 0xff00000000 1
>> 0xff000000 1
| 0xff000000 54
< 0xff0000 3
| 0xff0000 35
| 0xff000 2
< 0xff00 1
>> 0xff00 1
| 0xff00 293
== 0xff00 5
| 0xff00ff00 1
| 0xff00ff 2
| 0xff00ffff 3
| 0xff0 4
| 0xff07 1
| 0xff0f 1
< 0xff10 1
| 0xff10 2
* 0xff 15
| 0xff 1511
>> 0xff 16
== 0xff 185
| 0xff1fffff 1
| 0xff20 1
| 0xff3f 1
| 0xff3fffff 1
+ 0xff 40
< 0xff7 1
+ 0xff7 2
< 0xff800 1
+ 0xff800 1
< 0xff80 1
| 0xff80 1
< 0xff 88
| 0xffaf 1
| 0xffbf 2
| 0xffbffff0 1
| 0xffbfffff 1
< 0xffc00000 2
| 0xffc00000 3
| 0xffc000 4
| 0xffc007ff 1
| 0xffc0 2
| 0xffc 1
| 0xffce 1
| 0xffcfffff 5
| 0xffe00000 5
< 0xffe0 1
== 0xffe0 1
+ 0xffe0 1
| 0xffe0 4
| 0xffe1 1
+ 0xffea 6
| 0xfff00000; 1
+ 0xfff00000 1
| 0xfff00000 5
| 0xfff000 1
== 0xfff0 1
| 0xfff0 12
< 0xfff0 3
| 0xfff0ffff 1
== 0xfff 1
< 0xfff 3
| 0xfff3ff 1
+ 0xfff 6
| 0xfff 62
< 0xfff7 1
| 0xfff7 2
| 0xfffbffff 7
< 0xfffc 1
| 0xfffc 31
>> 0xfffd9 1
| 0xfffe0000 2
== 0xfffe 1
+ 0xfffe 1
| 0xfffe 11
< 0xfffe 2
| 0xfffeffff 1
+ 0xffff0000 1
== 0xffff0000 3
| 0xffff0000 47
| 0xffff000 2
| 0xffff000f 1
| 0xffff00 5
| 0xffff00ff 3
>> 0xffff 1
| 0xffff; 1
== 0xffff 143
+ 0xffff 19
| 0xffff1eff 1
| 0xffff 384
* 0xffff 4
< 0xffff 79
| 0xffff7fff 1
| 0xffffc000000 1
| 0xffffc0 1
< 0xffffdcc0 1
| 0xffffe000 7
| 0xfffff000 31
| 0xfffff0f0 3
| 0xfffff0ff 2
< 0xfffff 6
| 0xfffff 6
+ 0xfffff 6
| 0xfffff800 3
| 0xfffffc00 1
| 0xfffffc 1
| 0xfffffcff 6
| 0xffffff0000000ffc 1
< 0xffffff00 1
+ 0xffffff00 1
| 0xffffff00 9
+ 0xffffff 1
< 0xffffff 11
| 0xffffff 42
== 0xffffff 5
< 0xffffff7 1
| 0xffffffc0 1
| 0xffffffe000 1
| 0xfffffff00000000 1
| 0xfffffff0; 1
| 0xfffffff0 17
< 0xfffffff 4
| 0xfffffff 50
| 0xfffffffb 1
== 0xfffffffc 1
== 0xfffffffc) 1
| 0xfffffffc 7
== 0xfffffffe 2
| 0xfffffffe 5
| 0xffffffff00000000 1
== 0xffffffff) 1
== 0xffffffff 119
+ 0xffffffff 13
>> 0xffffffff 4
* 0xffffffff 7
| 0xffffffff 75
< 0xffffffff 8
| 0xffffffffff 2
| 0xfffffffffffff 1
| 0xfffffffffffffffe 2
== 0xffffffffffffffff 2
| 0xFFFFL; 1
| ~0xffffUL)+0x10000; 1
== /* 1
== */ 1
| < 1
| |||| 1
| - 1
| }, 1
| */ 1
| \ 1
| + 1
* ==> 1
* >= 1
* > 1
* ---- 1
* --------------------------------------------------------------------- 1
* ------------------------------------------------------------------------- 1
* , 1
* :-) 1
* /* 1
* . 1
* .. 1
* .... 1
* ( 1
* [ 1
* }, 1
* && 1
* % 1
* +-----------------------+ 1
&& << 1
&& >> 1
&& -> 1
&& - 1
&& % 1
+ < 1
+ >> 1
+ -> 1
+ '%'; 1
+ % 1
&& ( 10
+ & 10
* 1000000000000 2
* 1000000000 14
< 100000000 4
* 100000000 5
== 10000000 1
* 10000000 3
< 10000000 4
+ 1000000 1
* 1000000 163
>> 1000000 2
< 1000000 39
== 1000000 4
== 100000 1
* 100000 10
< 100000 31
>> 10000 1
* 1000020 1
* 10000 37
== 10000 4
< 10000 63
* 1000; 1
* 1000 268
>> 1000 3
== 1000 33
< 1000 85
+ 1000 9
| _1000bpsF 1
< (100 1
* 100) 1
< 10016 1
== 100 22
< 100 227
== 100227 1
* 100 229
>> 100 5
| 100 6
+ 100 81
>> 10; 1
| 10 1
* 10; 1
+ 10, 1
* 101080 1
== 101 1
* 101 1
< 1016 1
< . 1019
+  102
< 1020 1
== 102 1
* 102 2
| 1023 1
* 1023 1
== 1023 10
< 1023 16
+ 1023 9
* 1024000 1
>> 1024 1
* 1024, 1
== 1024 11
+ 1024)] 2
+ 1024 22
< 1024 55
* 1024 562
+ 1025 1
* 10-26-01 1
< 10); 3
< 10312 1
< 10313 1
< 103 2
< 10 343
+ 103 5
== 10 40
< 104 1
< 1042 1
* 104635 1
< 1048576 1
* 1048576 13
< 105000 1
* 105000 1
* 105 1
>> 105 3
* 10 597
>> 10 6
+ 10 637
* 106667 1
* 10700 1
< 107 1
< 107; 1
* 108000 1
* 1080 1
* 108 10
+ 108 2
< 108 4
< 108500 1
* 1085 1
* 1090 1
+ 109 5
< *= 11
< 1; 1
< 1); 1
== -1 1
>> 1; 1
>> 1)); 1
| 1; 1
* 1: 1
&& >= 11
&& !(1 1
&& 1) 1
+ 1, 1
+ 1; 1
+ 1) 1
+ 1); 1
* 1100000 2
* 110000 1
< 1100 1
== 110 1
* 110 1
== 11025 2
+ 11025 4
+ 1 10946
< 11) 1
< 11); 1
>> 11 11
== 11 13
== 1 1143
| 11 2
< 112000 1
< 1 1204
+ 112 4
+ 11 306
< 11 34
< 1150000 1
< 115000 1
< 1152000 2
== 1152000 2
* 115200 5
< 115200 8
< } 11542
+ 115 5
+ 116 2
* 11 7
< 118 1
< || 119
< 119 1
+ 119 1
* 11931 1
* 1193180 4
* 11932 2
< 1) 2
| 1) 2
* 1, 2
* 1. 2
* 1) 2
&& < 12
* 12000000 1
< 120000 1
< 12000 1
== 1200 1
< 1200 2
* 1200 2
+ 120 13
< 120 2
* 120 8
< 12) 1
>> 12, 1
>> 12 11
| 12 13
== 12 27
* 12288 1
* 12 37
+ 124 1
< 125000000 1
< 12500000 1
< 125000 1
* 12500 1
* 125 10
+ 12 527
< 125 5
+ 125 5
== 126 4
* 1 264
< 126 7
| 127 10
+ 127 12
== 127 13
< 127 52
* 127 9
< 128000 2
* 1280 1
== 1280 2
>> 1280 2
+ 1280 2
< 1280 4
>> 128 11
| 128 13
== 128 15
< 12 86
+ 128 72
* 128 84
< 128 94
| _128KB 2
< 129 1
== 129 1
+ 129 1
< 1291 1
== && 13
== 1) 3
&& > 13
< 130 1
* 130 1
+ 130 5
< |= 131
< 131072 3
== 13 12
* 13 17
== 132 1
* 132 1
* 132278 1
< 13 25
>> 1 3270
* 133 3
+ 134 1
== 134 11
< 135000 1
< 135 1
< 13512 1
< 13513 1
+ 135 8
+ 136 4
&& ((1<<(36-busslot)) 1
>> 13 7
| 13 7
< 1370 1
* 137 4
+ 13 99
* $1 4
< 140000000 1
< 140000 2
< 1400 1
* 140 3
+ 140 7
* 1408 1
* 141 3
* 14 15
+ 14 185
* 143181 2
* 14318180 3
* 14318 2
< 143 2
< 143500 1
+ 1440 1
< 14 41
* 144 1
+ 144 5
< 144 8
< 1449 1
+ 145 5
+ 1460 1
== 1460 2
== 146096 2
* 146097 4
* 1461 2
| 146 6
* 14745600 1
< 147500 1
== 14 8
>> 14 8
< - 1490
== 149 3
+ 149 5
< /= 15
* -- 15
* 150000000 2
< 150000 1
< 15000 3
* 1500 2
< 1500 7
+ 150 2
+ 1502 2
== 150 5
* 150 8
< 150 9
* 15- 1
>> 15 10
* 151 4
< 1514 1
+ 15 168
< 15 178
< 1518 7
< 1520 1
>> 152 1
+ 152 2
== 1522 1
== 15 28
< 1530 1
< 1535 1
* 1536 1
< 1536 2
+ 1536 2
>> 1536 7
* 15 39
< 1550 3
* 155520000 2
< 1562 2
* 157 3
* 157370 1
< 158 1
* 158 2
| 15 83
* 15909 1
< 159 1
* 1594 1
< ^ 16
* 160000000 1
< 160000 2
* 16000 16
+ 16000 4
< 1600 3
* 1600 3
>> 160 2
== 160 4
+ 160 4
< 160 5
* 160 5
< 16, 1
< 16), 1
>> 16))); 1
== 16 112
< 1617 1
< 16; 2
| 16) 2
+ 16 2458
>> 16; 3
< 163 1
* 16.3 1
+ 16380 2
* 16383 1
< 16383 2
* 16384 2
< 16384 8
| 16 39
< > 164
* 16 427
* 16440 1
>> 16 49
< 165 1
< 166 3
+ 1664 2
* 1664525 1
< 16666666 2
< 16 694
< < 167
+ 16777216 2
< 168 1
* 168 3
< 169 3
* 169 4
| _16BIT 1
* _16K 4
== -1) 7
| | 17
| { 17
< 17000 1
* 1700 1
* 170 10
< 170 2
< , 17028
== 17 11
* 171 1
< 17 17
* 17 2
< 1720 1
< 172 1
< 1728 1
< 175000 1
>> 17 6
< 17600 2
>> 176 1
+ 17 61
< 176 3
* 176 7
< && 177
* 17897 1
< 1790 1
+ 1793 1
* -1 8
&& { 18
< 180000000 1
* 18000000 1
< 180000 2
< 18000 1
* 1800 1
+ 180 1
* 180 2
< 180 3
< 18190 1
< 18 22
< * 1837
* 18 4
* 18432000 3
>> 18 5
< { 18504
+ 18 70
== 18 8
< 188 1
+ 188 2
< 1890 1
< <= 19
* 19000000 1
< 1900 5
+ 1900 8
< 19 14
== 19 2
* 19 2
< 19200 5
* 1920 2
+ 192 1
* 192 3
| 192 5
| 1 927
< 192 8
< 193 1
+ 19 51
* 19595 1
< += 196
>> 19 6
< 1970 9
+ 1996 2
* 1a000000 1
* 1b000000 2
* 1GHz 1
* 1k 1
+ _1K 4
* _1K 7
< ^= 2
< %= 2
| > 2
| && 2
* == 2
* ------------------------------------------------------------ 2
* / 2
* ... 2
+ ; 2
+ != 2
+ } 2
+ 2000000000 1
* 2000000 1
< 2000000 10
+ 200000 1
< 200000 3
< 20000 13
>> 2000 1
+ 2000 1
* 2000 2
< 2000 25
* 200 17
== 200 2
< 200 20
== 2006 2
+ 200 7
< 2007 2
< 201 1
* 2015 1
* 20 156
== 20 16
* 2017 1
< 2020 1
+ 20 251
== 203 1
< 2032 1
>> 20 4
| 2044 1
< 2047 1
>> 2047 1
| 2047 5
< 2048) 1
+ 2048 18
>> 2048 2
< 2048 26
* 2048 26
| 2048 3
== 2048 9
< 2050 1
>> 2050 1
| 2050 1
< 20625 2
< 2069 1
< 2070 2
< 2080 1
< 208 1
< 20 95
< 2) 1
* = 21
* (2 1
* 2: 1
* 2)) 1
* 2]))); 1
&& & 21
+ 2) 1
+ 2); 1
< 210 1
== 210 1
* 210 1
+ 210 1
* 210240 1
< 211 1
< 21 18
* 21 2
+ 21 222
< 212 3
< 214 2
>> 21 5
>> 216 1
< 216 2
< 217 1
< | 219
* 2) 2
< 22000 3
< 220 2
< 22050 1
== 22050 2
+ 22050 4
* 22 2
+ 2 2234
< 224 1
+ 224 1
* 2 2434
>> 22 5
+ 22 52
| 2 257
* 228 2
< 22 9
* 2, 3
* 2. 3
< 230 1
* 2304000 1
* 230400 1
< 230400 2
< 23) 1
< 23 12
< 2312 6
| 23 2
* 23 2
* (2^32.068). 1
< 234 1
< 2346 3
< 2347 6
>> 23 6
+ 23 70
< 239 1
+ 239 1
< 2399 1
* $2 4
< 24000 1
== 2400 1
* 2400 3
* 2400,3400 1
< 2400 5
< 240 19
== 240 2
* 240 2
+ 240 4
>> 24) 1
>> 24); 1
| 24 1
* 24, 1
< 241 2
== 24 14
* 242 1
+ 242 1
== 2 428
>> 24; 3
* 24 34
< 24 46
* 245 1
+ 24 547
>> 24 7
+ 249 1
< 250000000 1
< 25000000 2
< 250000 1
* 250000 4
< 25000 1
== 250 1
< 250 15
+ 250 2
* 250 5
< 25; 1
< 25 25
< 253 1
* 25 33
* 253 3
< 2540 3
+ 254 1
>> 254 2
< 254 3
== 254 4
< 255 209
* 255 23
+ 255 27
== 255 28
| 255 51
* 25600000 3
< 256000 1
* 2560 2
< 256; 1
* 256 140
== 256 15
< 256 202
>> 256 4
+ 256 55
| 256 6
== 257 2
+ 257 2
< 257 3
>> 25 8
+ 25 81
== 258 2
< 258 7
< 259 1
< 260 4
* 26 11
< 261 2
< 26 17
< 262144 2
< : 2626
== 26 4
< 26400 1
* 2650 3
+ 26 70
* 2700 1
< 270 1
* 270 1
+ 270 1
< 27025 2
>> 2 71
>> 27 1
== 27 2
+ 27 28
|  273
* 27 4
* 274 1
< 27 5
< 279 2
< ... 28
< 280 4
< 28 1
>> 28 1
+ 28 106
== 28 4
+ 286 1
* 28629 3
< 287 2
+ 288 1
< 288 5
* 28 9
* 28935 1
* 28k8 1
>> 29 1
| 29 1
| 292 15
* 29 4
+ 29 49
* 29498928 1
< 29 5
< ! 298
< 2980 1
* 2982 1
< 2990 2
< 2 991
+ 2\n"); 1
< ## 3
== ) 3
== & 3
| || 3
| & 3
* | 3
* * 3
+ = 3
+ | 3
+ / 3
+ * 3
+ */ 3
* 300000000 1
< 30000000 3
< 3000000 10
== 300000 2
< 300000 5
< 30000 8
== 3000 2
+ 3000 3
< 3000 6
* 3000 7
== 300 1
* 300 11
+ 300 2
>> 300 3
< 300 9
+ 30 122
< 303 4
< 30400 1
< 30 45
* 306 2
== 30 7
< 30720 3
* 3072 5
< 3080 1
* 30 95
+ 30*HZ; 1
| ~3, 1
* 3. 1
* 3) 1
+ 3] 1
< 3100 1
| 31) 1
+ 31 131
< 31250000 1
+ 3 1319
>> 31 4
* 31 4
== 31 5
< # 3151
| 31 51
< 315532800 2
* 317 1
< 318 1
< 31 93
< 3) 2
< 320000 1
< 32000 2
+ 32000 4
== 32000 8
< 3200 1
== 320 1
* 320 2
+ 320 3
< 320 8
>> 32)); 1
>> 32 11
*  3214
* 32 167
| 32 18
== 3 227
+ 32 347
== 32 46
< 32 461
< != 325
* 327 1
< 32764 2
< 327670 1
== 327670 1
< 32767 8
< 327680 2
>> 32768 1
| 32768 1
< 32768 15
* 32768 5
+ 32768 9
* 32900 1
* 32-bit 1
| _32BIT 1
* 33000 2
+ 33000 2
+ 33 12
== 33 3
* 333 1
* 33 5
< 33600 1
< 33 7
| 3 393
< >>= 34
&& != 34
>> 34 1
+ 34 15
< 34 3
< == 344
+ 348 1
< 350 2
== 350 4
* 3 507
>> 35 1
* 351 3
== 35 2
* 35 2
+ 35 2
< 35200 2
< 352 1
* 352 1
< 357 1
== 357 1
< 358 1
< 35875 1
< 35 9
< 3 598
< 3600 2
* 3600 31
< 360 1
== 360 2
< 36 13
+ 36 18
* 36524 2
* 365 25
| 365 3
+ 3672 1
* 3686400 1
* 3694 1
< 37000 1
* 37 1
< 37500000 2
== 375 1
< + 376
+ 37 8
+ 38 1
< 38 2
== 38400 18
< 38400 4
== 384 1
* 384 1
+ 384 2
< 384 3
< 3846 1
| 384 7
* 38470 1
>> 3 85
< 385 1
== 385 1
* 385 3
* 38900 1
< 39 1
== 39 2
* 392 1
* 39900 1
< 39960 1
>> 39999 1
| 39999 1
+ 39999 1
* 3max+ 2
| << 4
| != 4
* + 4
&& && 4
+ - 4
+ + 4
< 40000000 1
< 4000000 2
== 4000000 4
< 40000 1
== 40000 1
* 4000 2
< 4000 39
* 400 14
== 400 3
< 400 5
| 40 2
< 40 32
+ 40 32
* 40 33
== 405 1
== 40690 1
* 40750 1
| 4080 2
* 409 1
< 4092 1
* 4092 1
+ 4092 1
< 4094 1
| 4095 4
+ 4095 4
< 4095 7
< 4096 28
+ 4096 28
>> 4096 4
* 4096 44
== 4096 5
< >> 41
< 4; 1
< 4); 1
== 4)) 1
>> 4, 1
| (4) 1
* */ 41
* 4. 1
+ 4] 1
== 41 1
< 41250 2
* 4128 1
| 4 134
* 4 1607
* 41714 1
+ 4 1793
< 41900 1
< 4194304 1
== { 42
| 4, 2
== 420 1
| 420 34
+ 420 4
* 42 1
+ 42 1
< -> 4240
== 4 243
< 425 1
== 42 6
< 43 1
== 43 1
+ 4312 1
>> 4 33
* 4340 1
+ 43 5
* 43689 1
* 4370 4
< 438 1
| 438 5
== 44 1
>> 44100 1
== 44100 18
* 44100 4
+ 44100 4
< 44100 8
* 441 1
* 442 1
* 44 3
< 44 4
+ 44 4
* 447 2
< 4478 1
< 449 2
< 45000 5
* 4500 8
* 450 11
< 45 10
* 451 1
<  45190
* 45 3
+ 45 3
* 453 2
* 454 4
* 456 1
* 45750 1
< 46000 2
< 46050 2
+ 46 1
* 4615500 1
* 461550 1
< 46 2
* 463 5
* 464 4
< 467 1
* 46750 1
< 47 1
>> 47 1
| 47 1
* 47 1
+ 47 11
< 473 1
< 47500 2
< 47999 1
< >= 48
* 48000000 1
== 48000 18
+ 48000 2
* 48000 21
< 48000 33
>> 48000 4
== 4800 1
< 4800 4
+ 480 1
< 480 3
* 480 3
== 480 5
* 48 11
== 48 2
+ 48 23
< 48 33
< 48500 2
< 49000 2
< 49 1
* 49152000 1
+ 491520 1
< 493 2
< 4 935
| 493 6
+ 49 5
* 497 1
+ 499 1
< % 5
* != 5
&& <= 5
&& = 5
&& + 5
==  50
* 500000000 1
< 50000000 2
* 50000000 6
< 5000000 2
+ 5000000 2
== 500000 1
+ 500000 2
* 500000 26
< 500000 5
== 50000 1
* 50000 1
< 50000 19
< 5000 20
* 5000 27
== 5000 6
< 500 19
== 500 3
* 500 3
* 50 105
== 50 11
< 50400 1
< = 5041
< 50 48
+ 50 6
< 508 2
< ~ 51
== 5) 1
* 5; 1
* 5) 1
+ 5); 1
< 510 11
* 510 2
+ 510 6
+ 51 1
== 511 1
| 511 14
+ 511 19
== 5 113
< 511 7
< 51 2
* 51 2
< 512000 1
| 512 1
>> 512 10
== 512 12
* 512 142
+ 512 34
< 512 62
< 513 2
== 513 2
>> 5 18
* 51840000 2
< 519 1
== 52 1
* 5.2.2; 1
< 52 3
* 52 3
< ( 52305
| 5 24
+ 52 4
* 5250 1
== 525 1
< 53 1
* 53125000 2
* 53 14
< 534 1
< 5 349
* 5 357
+ 536 1
* 53c875 1
< 5400 1
== 54 1
< 54 2
+ 54 2
&& == 55
< 55000000 1
< 550000 3
< 55000 5
< 5512 1
+ 5512 3
== 55 2
< 55 3
* 55 4
< 5556 1
+ 55 9
< 56000 1
== 56 1
| 56 1
* 56 1
+ 56 15
>> 56 2
< 56 3
< 57 2
< 576000 2
< 57600 1
== 57600 1
+ 576 2
< 576 5
* 576 8
+ 58 1
< ] 583
+ 5 863
< ? 59
+ 59 1
< 59 13
* 59 2
== 59 3
* 5965 1
* _5M 21
== || 6
== | 6
* { 6
&& || 6
* 6000000 1
< 6000 5
< 600 5
* 600 5
| 60 1
+ 60 10
* 6015 1
* 60 222
< 6023 4
>> 60 3
* 606 2
< 60 63
== 60 7
< 60800 1
< 6; 1
| (6); 1
* 6 107
< 61 1
* #61, 1
+ 61 11
* 6144 1
* - 62
&&  62
< 62000 2
| 6 21
< 62 3
< 62500000 1
* 625000 2
< 6250 1
< 625 1
+ 625 1
* 625 2
+ 62 8
< / 63
< 6300 3
| 63 12
* 63 12
>> 6 32
>> 63 2
< 63 32
== 63 5
+ 63 53
< 639 1
* 639 2
< 64000 2
+ 640 2
< 640 5
== 640 5
* 640 5
* 640x480, 1
>> 64) 1
| 64) 1
== 64 11
+ 64 116
* 64 136
< 64 165
| 64 25
>> 64 4
* 64-bit 1
| _64BIT 1
< 65000 1
< 6500 2
* 650 6
>> 65 1
* 65 1
+ 65 11
< 65280 1
== 65 3
< 65 5
< 65527 1
* 65534 1
< 65534 2
| 65535 1
* 65535 10
+ 65535 10
< 65535 19
== 65535 2
* 65536 13
== 65536 2
| 65536 2
< 65536 28
>> 65536 3
+ 65536 6
+ 658 2
< 66000000 2
* 66000 2
* 660 1
+ 660 11
== 66 1
* 66 1
+ 66 1
< 6 630
+ 6 631
< 66 5
* 670 1
== 67 1
< 67200 1
>> 672 5
== 6 74
+ 67 5
< 6750 1
< -= 68
* 68020/030 1
* 68030/68020 1
* 68040, 1
* 68 1
+ 68 2
< 68 23
< << 69
* 69069 1
< 69 2
< <<= 7
< 700000 1
< 70000 1
< 7000 1
< 700 1
== 700 2
== 70066 2
* 70 1
< 701 1
+ 701 1
+ 702 1
< 70 6
< 7) 1
>> 7; 1
| 7) 1
* 7- 1
< 7168 1
+ 7168 3
< 71750 1
< 7200 2
< 720 1
== 720 4
+ 72 2
* 72 4
< 7 248
+ 725 1
< 72 6
| 7 287
< 73 2
| 73 2
>> 7 36
+ 73 6
< 74000 1
< 74 1
+ 74 1
* 74 2
* 7 45
* 7471 1
* 75000000 1
< 75000 1
+ 7 510
* 75 15
< 75 3
+ 75 4
* 76 1
< 76800 1
== 768 2
>> 768 2
* 768 2
< 768 3
< 769 1
== 769 2
< 770 1
* 77 4
* 78 1
< 784 4
== 7 91
+ 79 5
* < 8
< 80000000 1
* 800000 1
* 80000 1
< 80000 2
< 8000 18
== 8000 4
* 8000 5
+ 8000 5
>> 800 1
+ 800 1
* 800 2
< 800 9
< 80 13
+ 80 13
* 801921 1
== 80 4
* 80 8
< 8) 1
< 8); 1
* (8 1
* 8: 1
| 8 105
| 81 2
== 8 122
* 813 1
* 8176 1
+ 8184 3
+ 8188 5
< 8189 1
< 8191 1
| 8191 2
== 8192 1
| 8192 1
* 8192 10
< 8192 15
+ 8192 4
* 82 2
>> 8 27
+ 8 2890
* 830 1
< 8320 1
< 832 3
< [ 835
* -8 36
< 83700 1
>> 8) 4
* 840 6
< 84 2
< 85000 2
>> 85 1
== 85 3
+ 85 5
+ 858 1
* 86400 21
* 864 1
+ 864 1
* 8 687
< 8696 1
< 87000 1
< 87 1
* 87380 1
* 87500 1
* 875 2
* 87 6
< 8800 2
< 88 1
* 88 3
* 88889 1
* 8948 1
< 8 951
== 896 1
== 897 1
| _8BIT 8
* 8L; 1
* _8MB 1
| == 9
* : 9
* 900000 2
< 9000 1
< 900 1
== 900 1
* 90 1
+ 90 1
< 90 2
< & 909
+ 9); 1
+ 9]; 1
+ 9107 1
< 91 1
+ 91 5
< 92000 2
== 92 1
== 921600 2
== 9 25
* 92 5
+ 9 290
* 9 30
< ; 9326
< &= 94
== 94 1
+ 94 1
< 94 2
| 9 5
< ) 9504
< 95 1
* 95 1
* 96000 2
* 9600, 1
* 9600 10
< 9600 6
== 960 2
== 961 1
< 96 13
* 96 15
+ 96 2
| 96 5
+ 97 5
== 98 1
* 98 2
< 98304 1
+ 98304 1
< 9 85
>> 9 9
< 99 11
== 993 1
== 99 5
< 9950 1
+ 99 9
+ 999 1
* 999 3
< 999 5
< 9999 4
+ 99999 1
< 99999 3
< 999999 1
< 9999999 2
< 99999999 1
< 999999999 1
== A0 3
+ A0 5
| a1 1
* a1 1
>> a 18
| A1CR_MODE_ASYNC_1 2
| A1CR_PARITY_NONE 2
&& a 2
+ A2065_LANCE 1
+ A2065_RAM 1
| A2091_XFER_MASK 2
* a2 1
== A2232_BAUD_TABLE_NOAVAIL 1
* A2232_BAUD_TABLE_NUM_RATES 1
| a2232_cmd 1
| A2232CMD_Open 1
| a2232_param 1
| A2232PARAM_RcvBaud 1
+ a2232_ports 1
< a24_addr 2
| a24_base 1
== a3000_host 1
| A3000_XFER_MASK 1
+ A3D_REFRESH_TIME 3
* A 4
< a 40
| a 56
+ a 59
+ a5k_clocks 1
== a 69
* a 85
| A860_DELAY_L 2
+ aac 1
< aac_cfg_major 1
< aac_count 1
+ aac_count 1
+ aac_init) 1
< AAC_NUM_FIB 1
+ AAC_NUM_FIB 1
+ A_ADDR_TRAP_CFG_0 1
+ A_ADDR_TRAP_CFG_1 1
+ A_ADDR_TRAP_CFG_2 1
+ A_ADDR_TRAP_CFG_3 1
+ A_ADDR_TRAP_DOWN_0 1
+ A_ADDR_TRAP_DOWN_1 1
+ A_ADDR_TRAP_DOWN_2 1
+ A_ADDR_TRAP_DOWN_3 1
+ A_ADDR_TRAP_UP_0 1
+ A_ADDR_TRAP_UP_1 1
+ A_ADDR_TRAP_UP_2 1
+ A_ADDR_TRAP_UP_3 1
== aal 1
| AAL5 1
== aal5_len 1
* AAL5_TRAILER 1
+ aal 6
< AARP_HASH_SIZE 6
+ AARP_HASH_SIZE 6
< AARP_PROBE 1
== AARP_PROBE 1
< AARP_REQUEST 1
< AARP_RETRANSMIT_LIMIT 2
* AB 1
| AB 3
+ ABHL 1
== abi 1
>> ability 1
| able 1
* ablksz 10
+ ablksz 2
+ ABLL 5
+ ablock 2
* ablocks 1
| AbnormalIntr 15
| ABORT 1
>> ABORT 2
* abort 4
== ABORT 4
* aborted 1
| ABORTED 2
== aborted_task 2
| ABORT_ERR 1
* ABORT_FREQUENCY 12
== aborting 9
* ABORT/RESET 1
| ABORTSEQ_NOTIFY 1
+ ABORT_TIMEOUT 1
== ABORTTX 1
* about 2
* above. 1
* above). 1
* above.) 2
* above 3
| ABR_EN 4
| ABRT_ERR 16
== ABRT_ERR 3
* ABS_BIGGEST_BOX 2
< ABS_BIGGEST_BOX 9
+ ABS_HAT0X 8
< ABS_MAX 3
* ABS_MAX_BOXES 3
< ABS_MAX_BOXES 9
< ABS_MAX_LV 1
+ ABS_MAX_LV 4
+ ABS_MAX_PV 4
+ ABS_MAX_VG 1
< ABS_MAX_VG 5
< ABS_MIN_FREQ_2595 1
< ABS_MOST_PORTS 1
== ABS_RUDDER 1
== ABS_THROTTLE 2
+ ABS_X 25
>> absZ 1
| absZ 1
| ABUNDER 2
== A_c 12
+ ac 3
== ac 4
* AC97 1
+ AC97_3D_CONTROL 1
+ AC97_AUX_VOL 1
| AC97C_CE 2
+ AC97_CD_VOL 1
== AC97_CD_VOL 2
+ AC97C_RECV_SLOTS_BIT 1
| AC97C_RO 2
| AC97C_SYNC 2
+ AC97C_XMIT_SLOTS_BIT 3
| AC97C_XO 2
| ac97_data 1
| AC97_EA_PRI 2
| AC97_EA_PRJ 2
| AC97_EA_SLOT_MASK 4
| ac97_extstat 2
| AC97_EXTSTAT_PRJ 4
| AC97_EXTSTAT_VRA 2
+ AC97_GENERAL_PURPOSE 1
+ AC97_HEADPHONE_VOL 1
+ AC97_LINEIN_VOL 1
* AC97_MASTER_TONE 1
+ AC97_MASTER_TONE 1
+ AC97_MASTER_VOL_MONO 1
+ AC97_MASTER_VOL_STEREO 1
+ AC97_MIC_VOL 1
+ AC97_MODEM_RATE 1
| AC97_MUTE 3
+ AC97_PCBEEP_VOL 1
+ AC97_PCMOUT_VOL 1
+ AC97_PHONE_VOL 1
+ AC97_POWER_CONTROL 1
+ AC97_RECORD_GAIN 1
+ AC97_RECORD_GAIN_MIC 1
+ AC97_RECORD_SELECT 1
| AC97_REG_ADDR 6
< AC97_REG_CNT 1
>> AC97_RESET 1
+ AC97_RESET 1
| AC97_SC_SPSR_MASK 12
| AC97SLOT_CNTR 2
| AC97SLOT_LFE 2
| AC97_VENDOR_ID1 1
+ AC97_VIDEO_VOL 1
| acal 1
+ ACA_OFFSET 1
| ACB_COMMAND_SUCCESSFUL 4
| ACBCTL1_NMINTE 2
| ACBST_BER 3
| ACBST_MASTER 2
| ACBST_NEGACK 5
| acc 1
* acc 1
&& acc 1
== acc 2
< accent_table_size 2
* Accept 6
| AcceptAllMulticast 4
| AcceptAllPhys 2
| AcceptBroadcast 27
| AcceptMulticast 15
| AcceptMultiHash 1
| AcceptMyPhys 6
* accepts 2
&& accept_status 3
| accept_status 4
== access 2
* access. 2
* Access 2
| access 9
* accesses 3
== access_mode 2
| ACCESS_READ 6
| ACCESS_REG 6
< accessTicks 1
* accessTicks 2
== access_type 8
| ACCESS_TYPE_MASK 2
| ACCESS_WRITE 6
| AC_CFLD_I 1
>> accm 2
>> accmd 1
* accMemory 1
* accomodate 1
* AC_CONFIG 2
+ AC_CONFIG 6
* (according 1
* account 2
+ ACCT_COMM 1
== acct_file 1
| ACCTL_CRW 4
| ACCTL_DCV 3
| ACCTL_ESYN 4
| ACCTL_RSTN 2
| ACCTL_VFRM 5
< accToFirst 1
>> accToFirst 1
| accToFirst 1
== accToFirst 2
== ACCTON 2
< accToNext 1
>> accToNext 1
== accToNext 2
* ACCT_TIMEOUT 2
== accum 1
< ACE_JUMBO_MTU 1
+ ACE_JUMBO_MTU 1
< ACE_MAX_MOD_PARMS 1
< ACE_STD_MTU 1
+ ACE_STD_MTU 2
| ACE_WARN 4
+ ACE_WINDOW_SIZE 4
< achunk 2
| ACIA_CTS 1
| ACIA_D8N1S 7
| ACIA_DIV16 3
| ACIA_DIV64 2
| ACIA_OVRN 1
| ACIA_PE 2
| ACIA_RDRF 1
| acia_stat 4
| ACIA_TDRE 1
* AC_ID_PORT 1
+ AC_ID_PORT) 1
+ AC_ID_PORT 2
== (ACISV_ISV3 1
| ACISV_ISV4 20
== aci_version 1
< aci_version 3
* ack: 1
| ack 12
>> ack 13
== ack 19
| ACK 7
< ack 8
== ackcode 1
< ack_count 1
| ACK_COUNTER_CLEAR 4
| ack_data 6
< acked 1
| acked 1
+ acked 2
| ACKENB 2
| AckIntr 4
== acknowledge_seen 1
== ACK_PENDING 1
| ACK_TYPMASK 8
>> a_clc 1
| ACL_CONT 1
+ ACL_HDR_SIZE 2
== ACL_LINK 3
| ACL_START 2
| AC_MASK 2
* ACM_BITMAP_DIMENSION 1
* ACM_CONTROL 1
| ACM_CTRL_DTR 1
| ACM_CTRL_RTS 1
== acmd 12
| acmd_configure 2
| acmd_diagnose 2
* ACM_DESTINATION 1
| acmd_ia_setup 2
| acmd_mc_setup 2
| acmd_transmit 1
* ACM_PATTERN 1
* ACM_RASTEROP_ROTATION 1
* ACM_SOURCE 1
+ ACM_START_STATUS 1
< ACM_TTY_MINORS 1
| A_CNF_10B_2 1
| A_CNF_10B_T 4
| A_CNF_AUI 5
| A_CNF_EXTND_10B_2 1
| A_CNF_LOW_RX_SQUELCH 1
| A_CNF_MEDIA_10B_2 1
| A_CNF_MEDIA_10B_T 3
| A_CNF_MEDIA_AUI 2
== AC_NOT_RECOGNIZED 2
| A_COLOR 8
+ ACOMMAND 34
== A_COMPLETED_SELECTION_AS_TARGET 1
< a_contrast 1
* a_contrast 1
+ a_contrast 1
| ACOSV_SLV4 4
+ acpi_base 3
| acpi_dbg_layer 8
| acpi_dbg_level 17
< acpi_dbg_level 2
== ACPI_DEFAULT_HANDLER 5
== acpi_dev 1
== ACPI_DEVICE_NOTIFY 6
| ACPI_ENABLE_GLOBAL 2
| ACPI_ENABLE_PMTIMER 2
| ACPI_ENABLE_POWER_BUTTON 2
| ACPI_ENABLE_SLEEP_BUTTON 2
| ACPI_EVENT_DISABLE 1
| ACPI_EVENT_ENABLE 1
< ACPI_EVENT_MAX 2
| ACPI_EVENT_WAKE_DISABLE 1
| ACPI_EVENT_WAKE_ENABLE 1
* Acpi_ex_insert_into_field 1
== ACPI_FULL_PATHNAME 1
== acpi_gbl_debugger_configuration 1
| acpi_gbl_debugger_configuration 2
< acpi_gbl_deepest_nesting 1
== acpi_gbl_DSDT 1
+ acpi_gbl_DSDT 1
+ acpi_gbl_entry_stack_pointer 1
< acpi_gbl_gpe_register_count 3
< acpi_gbl_lo_history 1
== acpi_gbl_lo_history 2
< acpi_gbl_lowest_stack_pointer 1
+ acpi_gbl_lowest_stack_pointer 1
< acpi_gbl_nesting_level 1
+ acpi_gbl_next_cmd_num 1
< acpi_gbl_next_history_index 1
== acpi_gbl_next_method_owner_id 1
== acpi_gbl_next_table_owner_id 1
< acpi_gbl_num_history 3
== acpi_gbl_prev_thread_id 1
== acpi_gbl_restore_acpi_chipset 1
== acpi_gbl_root_node 5
| acpi_gbl_startup_flags 1
| acpi_gbl_system_flags 2
< ACPI_GPE_MAX 12
| ACPI_INITIALIZED_OK 1
+ ACPI_INTEGER_BIT_SIZE 1
< ACPI_INTEGER_BIT_SIZE 2
| ACPI_LV_INIT 8
| ACPI_LV_NAMES 1
| ACPI_LV_PARSE 4
| ACPI_LV_RESOURCES 2
| ACPI_LV_TABLES 1
| ACPI_LV_THREADS 2
| ACPI_LV_VALUES 2
+ acpi_madt 2
< ACPI_MAX_ADDRESS_SPACE 4
< ACPI_MAX_BCD_DIGITS 2
< ACPI_MAX_NOTIFY_HANDLER_TYPE 4
< ACPI_MAX_PLATFORM_INTERRUPTS 1
< ACPI_MAX_STRING_CONVERSION 2
< ACPI_MEM_LIST_MAX 3
| ACPI_MEMORY_MODE 8
== ACPI_MEMORY_RANGE 3
== ACPI_MTX_LOCK 6
+ ACPI_NAME_SIZE 1
< ACPI_NAME_SIZE 6
< ACPI_NAME_TYPE_MAX 2
| ACPI_NO_ACPI_ENABLE 2
| ACPI_NO_ADDRESS_SPACE_INIT 2
| ACPI_NO_DEVICE_INIT 2
| ACPI_NO_EVENT_INIT 2
| ACPI_NO_HARDWARE_INIT 2
| ACPI_NO_OBJECT_INIT 2
< ACPI_NUM_ADDRESS_SPACES 1
< ACPI_NUM_FIXED_EVENTS 1
< ACPI_NUM_MEM_LISTS 2
| ACPI_PARSE_DELETE_TREE 3
| ACPI_PARSE_EXECUTE 1
| ACPI_PARSE_LOAD_PASS1 2
+ acpi_piix4_bmisx 2
== ACPI_PREFETCHABLE_MEMORY 1
== ACPI_PRODUCER 1
== ACPI_REGION_DEACTIVATE 4
== ACPI_ROOT_OBJECT 6
< ACPI_S1 1
== ACPI_S2 1
== ACPI_S3 1
== ACPI_S4 1
< ACPI_S5 3
+ acpi_srat 1
< ACPI_S_STATES_MAX 2
== ACPI_STA_ALL 2
| ACPI_STA_ENABLED 2
| ACPI_STA_FUNCTIONING 2
| ACPI_STA_SHOW_IN_UI 2
== ACPI_STATE_D0 1
< ACPI_STATE_D3 3
< ACPI_STATE_S3 1
< ACPI_STATE_S5 1
| ACPI_STATUS_GLOBAL 2
| ACPI_STATUS_PMTIMER 2
| ACPI_STATUS_POWER_BUTTON 2
| ACPI_STATUS_SLEEP_BUTTON 2
== ACPI_SYSTEM_NOTIFY 11
== ACPI_TABLE_COUNT 1
< ACPI_TABLE_COUNT 3
== ACPI_TABLE_FACS 1
< ACPI_TABLE_MAX 8
== ACPI_TABLE_RSDP 3
== ACPI_TYPE_ANY 9
== ACPI_TYPE_BUFFER_FIELD 2
== ACPI_TYPE_DEVICE 1
< ACPI_TYPE_MAX 6
* ACPI_TYPE_MUTEX 1
== ACPI_TYPE_NOT_FOUND 1
== ACPI_TYPE_PACKAGE 1
* ACPI_TYPE_PACKAGE 1
== ACPI_TYPE_REGION 3
== ACPI_UINT32_MAX 2
== ACPI_VAR_ARGS 1
== ACPI_WRITE 6
| ACR1_SLOT_0_CD2 2
| ACR1_SLOT_1_CD2 2
* AC_RESET_PORT 2
+ AC_RESET_PORT 4
+ AC_SA_PROM 4
* ACSDA 1
| AC_SETCLR 1
| AC_SFLD_C 4
| AC_SFLD_MAXCOL 1
| AC_SFLD_OK 7
| AC_SFLD_S10 1
| AC_SFLD_S5 1
| AC_SFLD_S6 1
| AC_SFLD_S8 1
| AC_SFLD_S9 1
| ACS_HLINE 4
== acsi_buffer 2
< ACSI_BUFFER_SECTORS 1
| ACS_LLCORNER 2
| ACS_LRCORNER 2
>> AC_START_PG 1
+ AC_START_PG 7
* AC_STOP_PG 3
| ACSTS_VSTS 3
| ACS_ULCORNER 2
| ACS_URCORNER 2
| ACS_VLINE 4
| act 10
< ACT2000_BCH 8
| ACT2000_FLAGS_RUNNING) 1
>> ACT200L_115200 1
| ACT200L_115200 1
>> ACT200L_19200 1
| ACT200L_19200 1
>> ACT200L_38400 1
| ACT200L_38400 1
>> ACT200L_57600 1
| ACT200L_57600 1
>> ACT200L_9600 1
| ACT200L_9600 1
| ACT200L_ENPOS 1
| ACT200L_EXCK 1
| ACT200L_LODB 1
| ACT200L_OP0 1
| ACT200L_REG0 1
| ACT200L_REG1 1
| ACT200L_REG13 1
| ACT200L_REG21 1
| ACT200L_REG4 1
| ACT200L_REG5 1
| ACT200L_REG6 1
| ACT200L_REG7 1
| ACT200L_RS0 1
| ACT200L_RWIDL 1
| ACT200L_SHDW 1
| ACT200L_TXEN 1
< act 3
== act_head 1
< actInterface 4
| action 1
+ action 1
== Action 28
&& action 3
== action 37
< action 5
== ActionCode 1
== ActionOp 3
| ACTION_SELECT_0 1
| ACTION_SELECT_1 4
| ACTION_SELECT_2 4
| ACTION_SELECT_5 1
* Activate 1
== active 1
| ACTIVE 19
< active 2
* active 3
== active_count 1
< active_count 4
+ active_count 4
>> active_cycles 1
< active_cycles 2
== active_device 1
< active_index 1
== active_interrupts 2
| active_interrupts 7
== active_mm 2
< active_offs 1
| active_pils 1
== ActivePort 1
+ ActivePortKilobytes 1
+ active_time 4
| actl 1
== act_len 5
< actr 7
== actual 1
+ actual 5
< actual 6
* actualKernelLen 2
* [Actually 1
* Actually 1
* Actually, 1
* actually 3
== actual_mark_ppos 1
< ACTUAL_NR_IRQS 5
+ ACTUAL_RAM_BASE 2
+ ACTUAL_REASS_RAM_BASE 2
+ ACTUAL_SEG_RAM_BASE 2
< ActualThreads 4
< actualXferRate 2
== actualXferRate 2
| actv_irqs 1
| AC_UARTBRK 1
< ad1816_clockfreq 4
== adap 1
| ADAP_CHK_INT 1
| adap_func 2
== AdapHighCmdQueue 3
== AdapHighRespQueue 3
+ adapno 1
< adapno 3
== AdapNormCmdQueue 3
== AdapNormRespQueue 3
| adapstat 1
* adapter, 1
* adapter 2
== adapter 3
+ adapter_addr 5
* ADAPTER_CNF_OFFSET 1
| AdapterFailure 14
== adapter_handler 1
== adapterID 2
* AdapterMemorySize 1
< adapter_name_len 1
== adapter_name_len 1
< adapter_num 1
* adapters 1
* ADAPTER_SCSI_ID 1
== adapters_proc_dir 2
== adapter_start 1
== adaptertype 1
+ ADAPTINTREL 2
== adaptnum 1
< adaptnum 2
+ ADAPTRESET 1
+ ADAPTRESETREL 3
+ ADATA_IN 2
+ ADATA_OUT 2
| ADB_B 4
== adb_button2_keycode 3
== adb_button3_keycode 1
== adb_controller 3
* ADB_DELAY 1
>> adb_dev_map 2
| ADB_IOP_AUTOPOLL 1
== adb_iop_state 2
| ADB_IOP_TIMEOUT 1
== ADB_KEYBOARD 1
== ADBMOUSE_EXTENDED 1
== ADBMOUSE_MICROSPEED 2
== ADBMOUSE_MS_A3 1
== ADBMOUSE_TRACKBALLPRO 2
| ADBREQ_NOSEND 5
| ADBREQ_RAW 4
| ADBREQ_REPLY 13
| ADBREQ_SYNC 29
== adbs 1
| adcInterrupts 3
* ADCMULT 10
+ ADCR1 7
| ADCR1_ADV_SL 2
+ ADCR2 2
| ADCR2_TXFS32 4
< adc_rate 1
| ADC_RUNNING 2
* add 4
* Add 5
+ add_dsa_buf_bytes 2
* Added 1
* added 2
+ addend 2
< add_exponent 4
== add_exponent 8
+ add_exponent 8
+ additional_bytes 2
< AdditionalCCBs 1
< additional_ioctls 6
== AdditionalSenseCode 3
== AdditionalSenseCodeQualifier 2
== ADD_KEY 1
< addnblocks 1
+ addnblocks 1
== ADD_NEW_DISK 1
+ ADD_PORT 9
+ add_ptr 1
| addr0 1
+ ADDR0 4
&& addr 1
| Addr 1
* ADDR 1
* addr 10
== addr1 1
< addr 159
>> addr 171
* 'addr' 2
>> Addr 2
| addr 212
== addr2 2
< addr32 1
| ADDR32 9
+ addr 365
== addr 68
+ addr_beg_p 2
< addr_bits 1
+ addr_bits 1
+ addr_bus 6
+ ADDR_CHECK_FREQUENCY 1
| ADDRCHG 7
== ADDR_COLUMN 1
== ADDR_COLUMN_PAGE 2
== ADDRESS 1
< address 123
== address 18
* address, 2
+ address 273
* address 3
>> address 46
| address 46
* address. 6
< ADDRESS_COUNT 2
* addresses 1
* addresses... 1
== address_format 1
| ADDRESS_IRQ 1
< address_length 1
+ address_offset 2
== addr_field 1
+ ADDR_H 1
+ ADDR_L 1
< addrlen 1
>> addrlen 1
+ addr_len 12
* ADDRLEN 3
>> addr_len 5
< addr_len 7
+ AddrMode 8
== addrp 1
&& !(addrp 1
+ addrp 1
== ADDR_PAGE 1
< addr_pfn 1
* addr_range 1
>> addr_req 5
+ addrs 5
== addr_size_words 1
| addrs_len 1
>> addrs_len 2
+ addr_slot 4
| addr_type 12
== addrtype 2
== addr_type 21
* adds 1
< add_size 1
< add_size2 1
>> __add_to_done_queue 1
< adev 2
+ adev_info 2
| AD_F_CS4231 1
| AD_F_CS4248 2
| ad_flags 1
| adf_pos0 3
>> adf_pos0 5
* ADFS_DISCRECORD 1
+ ADFS_DR_OFFSET 4
| ADFS_NDA_DIRECTORY 2
| ADFS_NDA_OWNER_READ 2
| ADFS_NDA_OWNER_WRITE 1
| ADFS_NDA_PUBLIC_READ 1
| ADFS_NDA_PUBLIC_WRITE 1
== ADFS_NEWDIR_SIZE 1
< ADFS_NUM_DIR_ENTRIES 1
* ADFS_NUM_DIR_ENTRIES 1
== ADFS_ROOT_FRAG 1
&& adhoc 2
| ADI_FLAG_10BIT 1
| ADI_FLAG_HAT) 1
| adi->hats++; 1
| aDIR 4
+ ADI_REFRESH_TIME 2
== adj 1
* ADJ 2
+ adj 5
< adjacent 2
< ADJ_IGN_THRES 1
< ADJ_REP_THRES 1
| adjust 1
>> adjust 2
== adjusting_time 1
* adjust_latency 2
| ADK_FAST 1
| ADK_PRECOMP0 1
| ADK_PRECOMP1 1
| ADK_SETCLR 2
| ADK_WORDSYNC 1
>> adler 3
| adler 3
== adm1021 1
< adm1021_initialized 1
== adm1023 1
== adm1024 1
< adm1024_initialized 1
+ ADM1024_SYSCTL_FAN1 1
+ ADM1024_SYSCTL_IN0 1
== adm1025 1
< adm1025_initialized 1
+ ADM1025_SYSCTL_IN0 1
== adm9240 1
< adm9240_initialized 1
+ ADM9240_SYSCTL_FAN1 1
+ ADM9240_SYSCTL_IN0 1
< AD_MAX_STATES 4
< admaxu 4
== ADN_FULLNAME 3
== ADN_NICKNAME 3
| adpt_post_wait_id 1
< adr 3
>> adr 3
+ adr 44
| adr 7
< adrcntu 1
== adrcntu 2
+ adrcntu 2
| ad_reg 5
< AdrPinCount 1
+ adrs 6
+ A_dsa_end 2
| ADS_CS_ST_A_CD 2
| ADS_CS_ST_A_READY 2
>> ADS_INT_ST2 2
+ ad_size 2
* adsize 5
+ adsize 6
== adtf 1
+ A_DUART 2
< ADV_3550_MEMSIZE 1
< ADV_38C0800_MEMSIZE 1
< ADV_38C1600_MEMSIZE 1
== _adv_asc3550_chksum 1
< adv_asc3550_expanded_size 1
< _adv_asc3550_size 1
== _adv_asc38C0800_chksum 1
< adv_asc38C0800_expanded_size 1
< _adv_asc38C0800_size 1
== _adv_asc38C1600_chksum 1
< adv_asc38C1600_expanded_size 1
< _adv_asc38C1600_size 1
== ADV_ASYNC_CARRIER_READY_FAILURE 1
< ADV_EEP_DELAY_MS 1
< ADV_EEP_DVC_CFG_END 6
+ ADV_EEP_DVC_CFG_END 9
< ADV_EEP_MAX_WORD_ADDR 6
>> ADV_EEPROM_INTAB 1
== advert 1
| advert 9
| advertise 1
| ADVERTISE_100BASE4 1
| ADVERTISE_100FULL 13
| ADVERTISE_100_FULL 2
| ADVERTISE_100HALF 10
| ADVERTISE_100_HALF 2
| ADVERTISE_10FULL 15
| ADVERTISE_10_FULL 2
| ADVERTISE_10_HALF 2
| ADVERTISE_10HALF 5
| ADVERTISE_ALL 2
| ADVERTISE_CSMA 2
| ADVERTISED_1000baseT_Full 6
| ADVERTISED_100baseT_Half 1
| ADVERTISED_10baseT_Full 10
| ADVERTISED_10baseT_Half 3
| ADVERTISED_Autoneg 2
| ADVERTISED_FIBRE 1
| ADVERTISED_MII 2
| ADVERTISED_TP 3
| ADVERTISE_FULL 2
| ADVERTISE_PAUSE_ASYM 4
== ADVERTISE_PAUSE_CAP 1
| ADVERTISE_PAUSE_CAP 7
== adv_expect_close 1
| ADV_INTR_ENABLE_GLOBAL_INTR 6
| ADV_INTR_STATUS_INTRB 3
>> ADV_LIB_VERSION_MAJOR 1
+ ADV_MAX_LUN 1
+ ADV_MAX_TID 15
| ADV_MAX_TID 2
< ADV_MAX_TID 32
< advoffset 1
+ advoffset 1
< ADV_TOT_SG_BLOCK 1
== ADV_TRUE 2
== AD_WAV_STATE 2
== ae 1
+ A_e 2
== AE_AML_NO_RETURN_VALUE 1
== AE_BAD_DATA 1
== AE_BUFFER_OVERFLOW 8
< AE_CODE_AML_MAX 1
< AE_CODE_CTRL_MAX 1
< AE_CODE_ENV_MAX 1
| AE_CODE_MASK 5
< AE_CODE_PGM_MAX 1
< AE_CODE_TBL_MAX 1
== AE_CTRL_DEPTH 2
== AE_CTRL_PENDING 5
== AE_CTRL_RETURN_VALUE 2
== AE_CTRL_TERMINATE 3
== AE_CTRL_TRANSFER 1
== AE_CTRL_TRUE 1
== AE_EXIST 7
== aen 5
| aen 5
== AE_NO_HARDWARE_RESPONSE 1
== AE_NOT_EXIST 3
== AE_NOT_FOUND 12
== AE_NOT_IMPLEMENTED 2
== AE_OK 5
< AEP_MAXCARDS_NB 3
== AE_SUPPORT 1
== AE_TIME 3
== AE_TYPE 4
+ aExp 32
| aExp 4
&& aExp 6
< aExp 7
== aExp 71
== A_FATAL_ILLEGAL_MSG_LENGTH 1
< affected_item_num 1
+ affected_item_num 4
< AFFS_AC_SIZE 1
* AFFS_CACHE_SIZE 1
< AFFS_LC_SIZE 2
| AFL_DATA 1
== AFL_OP_ERR 1
== AFL_OP_OK 2
== AFL_PA_ERR 3
== AFL_PA_OK 4
| AFL_STATUS 4
== AFMT_AC3 2
== AFMT_A_LAW 2
| AFMT_A_LAW 6
| AFMT_CHMASK 1
== AFMT_IMA_ADPCM 1
== AFMT_MU_LAW 3
| AFMT_MU_LAW 4
== AFMT_QUERY 33
| AFMT_S16_BE 9
| (AFMT_S16_LE 1
== AFMT_S16_LE 39
| AFMT_S16_LE 47
| AFMT_S24_LE 8
| AFMT_S32_LE 4
== AFMT_S8 11
| AFMT_S8 16
| AFMT_U16_BE 8
| AFMT_U16_LE 45
== AFMT_U16_LE 5
| AFMT_U24_LE 4
== AFMT_U8 15
| AFMT_U8 51
>> afp 2
== A_FRAME_WAS_FORWARDED 1
* AFS_CACHE_VNODE_INDEX_PER_BLOCK 2
| AFS_CACHE_VOL_STM_RO 3
| AFS_CACHE_VOL_STM_RW 3
+ AFS_CB_HASH_COUNT 1
< AFSCBMAX 1
== afscm_usage 2
< AFS_DIRENT_PER_BLOCK 2
== afs_dir_lookup_filldir 1
< AFSK12_CORRLEN 4
+ AFSK12_CORRLEN 4
* AFSK12_SAMPLE_RATE 1
* AFSK12_TX_FREQ_HI 1
* AFSK12_TX_FREQ_LO 1
* AFSK24_BITPLL_INC 12
< AFSK24_CORRLEN 4
+ AFSK24_CORRLEN 4
* AFSK24_SAMPLERATE 2
* AFSK24_TX_FREQ_HI 2
* AFSK24_TX_FREQ_LO 2
* AFSK26_DEMCORRLEN 2
+ AFSK26_DEMCORRLEN 2
* AFSK26_FIRSTCAR 1
+ AFSK26_NUMCAR 1
< AFSK26_NUMCAR 2
+ AFSK26_RXOVER 3
* AFSK26_RXOVER 6
== afsr 1
| afsr 40
+ AFS_SERVER_CONN_LIST_SIZE 1
< AFS_SERVER_CONN_LIST_SIZE 2
| AFS_VLF_BACKEXISTS 3
| AFS_VLF_ROEXISTS 3
| AFS_VLF_RWEXISTS 3
| AFS_VLSF_BACKVOL 3
| AFS_VLSF_ROVOL 3
| AFS_VLSF_RWVOL 3
* (after 1
* (After 1
* After 1
* _after_ 2
* after 6
+ AFTER_RESET_DELAY 3
< ag 2
* again, 2
* again. 2
< agc 1
| agc 2
< age 3
* aggressively. 1
>> agid 2
* Agilent 1
+ agno 1
< agno 3
== A_GOOD_STATUS_AFTER_STATUS 1
== agp 1
| agp1 1
== AGP 2
| agp2 1
== AGP_CMD_QUEUE 3
== AGP_DCACHE_MEMORY 4
+ agperlev 1
&& agp_found 1
== AGPGART_MINOR 1
== AGPIOC_ACQUIRE 5
>> agp_memory_reserved 1
* agp_memory_reserved 1
== AGP_PHYS_MEMORY 5
* agp_size 1
&& ag_rem 2
+ ah 1
< AHA1542_MAILBOXES 14
+ AHA1542_MAILBOXES 2
* AHA1542_MAILBOXES 6
< AHA1740_ECBS 2
== ahc 7
| AHC_ABORT_PENDING 4
| AHC_AIC7770 6
< AHC_AIC7870 1
| AHC_AIC7880_FE 1
| AHC_AIC7890_FE 2
== AHC_AIC7895 1
== AHC_AIC7895C 1
| AHC_AUTOFLUSH_BUG 1
| AHC_BIOS_ENABLED 14
| AHC_BUG_AUTOFLUSH 1
| AHC_BUG_CACHETHEN 2
| AHC_BUG_PCI_2_1_RETRY 2
| AHC_BUG_TMODE_WIDEODD 3
| AHC_CACHETHEN_BUG 5
| AHC_CHNLC 18
| AHC_CMD_CHAN 2
| ahc_debug 3
| AHC_DEV_Q_BASIC 2
| AHC_DEV_Q_TAGGED 4
| AHC_EISA 9
+ AHC_EISA_SLOT_OFFSET 1
| AHC_EXTENDED_TRANS_A 2
| AHC_EXTENDED_TRANS_B 2
| AHC_EXTEND_TRANS_B 2
&& (ahc->features 1
+ AHC_HID0 1
| AHC_IN_ABORT 2
| AHC_IN_RESET 1
&& ahc_linux_get_memsize 1
&& ahc_linux_get_memsize() 1
< AHC_MAX_QUEUE 1
< AHC_MAX_STEPS 1
| AHC_MORE_SRAM 2
== AHCMSG_1B 1
== AHCMSG_EXT 1
| AHC_NEW_AUTOTERM 1
| AHC_NEWEEPROM_FMT 23
< ahc_num_aic7770_devs 1
< AHC_NUM_LUNS 8
< ahc_num_pci_devs 1
< AHC_NUM_TARGETS 9
| AHC_PAGESCBS 37
| AHC_PCI_2_1_RETRY_BUG 1
| AHC_PCI 4
| AHC_PCI_MWI_BUG 1
== AHC_QUEUE_NONE 1
== AHC_QUEUE_TAGGED 1
| AHC_RESET_BUS_B 2
| AHC_RESET_DELAY 1
< AHC_SCB_MAX 1
| AHC_SG_LEN_MASK 4
| AHC_SHOWMISC 3
| AHC_SHOWSENSE 2
| AHC_SPIOCAP 1
< AHC_SYNCRATE_ULTRA2 1
== AHC_SYNCRATE_ULTRA3 1
| AHC_TERM_ENB_LVD 2
| AHC_TERM_ENB_SE_HIGH 3
| AHC_TERM_ENB_SE_LOW 3
< AHC_TMODE_CMDS 1
== AHC_TMODE_EVENT_BUFFER_SIZE 1
+ AHC_TMODE_EVENT_BUFFER_SIZE 1
| AHC_TMODE_WIDEODD_BUG 4
| AHC_TRANS_ACTIVE 23
| AHC_TRANS_CUR 24
| AHC_TRANS_GOAL 23
| AHC_TRANS_QUITE 4
| AHC_TRANS_USER 6
| AHC_TWIN 8
| AHC_ULTRA 1
| AHC_ULTRA2 4
| AHC_ULTRA3 2
| AHC_USEDEFAULTS 4
== AHC_VL 2
| AHC_VL 9
| AHC_WIDE 6
| AHD_64BIT_ADDRESSING 2
== ahd 7
| AHD_ABORT_LQI_BUG 1
| ahd_debug 6
| AHD_DEV_Q_BASIC 2
| AHD_DEV_Q_TAGGED 2
| AHD_DUMP_SEEPROM 2
| ahd_le32toh 1
< AHD_MAX_QUEUE 1
< AHD_MAX_STEPS 1
+ AHD_MODE_DFF0 2
| AHD_MODE_DFF0_MSK 1
| AHD_MODE_DFF1_MSK 3
== AHDMSG_1B 1
== AHDMSG_EXT 1
< AHD_NUM_ANNEXCOLS 1
< AHD_NUM_LUNS 7
< AHD_NUM_LUNS_NONPKT 2
< ahd_num_pci_devs 1
< AHD_NUM_TARGETS 12
== AhdocPHYID0 1
| AHD_PCIX_ARBITER_BUG 1
| AHD_PCIX_SPLIT_BUG 1
< AHD_QIN_SIZE 1
< AHD_QOUT_SIZE 1
== AHD_QUEUE_NONE 1
== AHD_QUEUE_TAGGED 1
| AHD_RESET_BUS_A 1
< AHD_SCB_MAX 4
* AHD_SENSE_BUFSIZE 1
| AHD_SENT_SCB_UPDATE_BUG 1
| AHD_SG_LEN_MASK 8
| AHD_SHOW_FIFOS 2
| AHD_SHOW_MEMORY 4
| AHD_SHOW_MESSAGES 22
| AHD_SHOW_MISC 8
| AHD_SHOW_QFULL 1
| AHD_SHOW_SELTO 2
| AHD_SHOW_SENSE 7
| AHD_SHOW_TERMCTL 2
| AHD_SHOW_TQIN 4
| AHD_SPCHK_ENB_A 1
== AHD_SYNCRATE_160 1
< AHD_SYNCRATE_DT 1
< AHD_SYNCRATE_PACED 3
< AHD_SYNCRATE_ULTRA2 1
< AHD_TMODE_CMDS 1
== AHD_TMODE_EVENT_BUFFER_SIZE 1
+ AHD_TMODE_EVENT_BUFFER_SIZE 1
| AHD_TRANS_ACTIVE 6
| AHD_TRANS_CUR 14
| AHD_TRANS_GOAL 22
| AHD_TRANS_USER 4
< ahead 1
+ ahead 4
| aHIDDEN 6
< ahrc 2
+ ai 22
== aic79xx_extended 1
== aic79xx_no_reset 1
== aic79xx_periodic_otag 1
== aic79xx_reverse_scan 2
| aic79xx_seltime 1
== aic7xxx_buffer 2
< aic7xxx_buffer_size 1
== aic7xxx_buffer_size 1
== aic7xxx_extended 1
* aic7xxx_free_scb 1
== aic7xxx_irq_trigger 2
< AIC7XXX_MAXSCB 1
== AIC7XXX_MAXSCB 1
* AIC7XXX_MAX_SG 2
== aic7xxx_no_probe 1
== aic7xxx_no_reset 1
== aic7xxx_pci_parity 1
== aic7xxx_periodic_otag 1
== aic7xxx_reverse_scan 2
| aic7xxx_seltime 2
< aic7xxx_verbose 17
| aic7xxx_verbose 90
== aic_inb(p, 1
== AIC_OP_BMOV 1
* aid 1
| aidflags 3
+ aidn 2
< aidn 5
== aidstring 2
* Aieee, 1
== aifcp 2
+ AIM_byte_addr 1
== AIM_bytesize 2
+ A_IMR_CPU0_BASE 3
+ A_IMR_CPU1_BASE 3
| A_INDIC 2
| A_INDICATOR 5
== ainfo 2
== A_int_norm_emulateintfly 1
== A_int_reselected 1
== A_int_test1 2
+ A_int_test_1 4
>> aiop 2
* aiop 2
< aiop 4
== AiopID 1
+ AiopIO 1
< AiopIOListSize 2
| AiopMask 1
== air 1
| aironet4500_tx_control_tx_fail_event_enable 1
| aironet4500_tx_control_tx_ok_event_enable 1
| airo_perm 2
< airq 1
>> AITBL_OFF 2
+ AIT_byte_addr 2
< AIT_bytesize 2
| ai_usermode 3
* aka 8
* Akku 3
== al 2
| al 6
* [Alan] 1
| alarm 3
* ALAT 1
* (a-law) 1
>> al_base 1
< alen 4
== alen 4
+ alen 4
&& alenlist 1
== alenlist 2
< aleToWr 1
>> aleToWr 1
== aleToWr 2
== alg 4
* algorithm 1
* algorithm. 2
== ALI1535_dev 1
< ali1535_initialized 2
== ALI1535_QUICK 2
== ali1535_smba 1
| ALI1535_SMBIO_EN 2
| ALI1535_STS_BUSERR 1
| ALI1535_STS_BUSY 7
| ALI1535_STS_DEV 1
| ALI1535_STS_DONE 5
| ALI1535_STS_ERR 1
| ALI1535_STS_FAIL 1
| ALI1535_STS_IDLE 4
== ALI15X3_dev 1
< ali15x3_initialized 2
| ALI15X3_LOCK 1
== ALI15X3_QUICK 2
== ali15x3_smba 1
| ALI15X3_STS_BUSY 5
| ALI15X3_STS_COLL 1
| ALI15X3_STS_DEV 1
| ALI15X3_STS_DONE 3
| ALI15X3_STS_IDLE 2
| ALI15X3_STS_TERM 1
| ALI5455_FMT_16BIT 2
| ALI5455_FMT_STEREO 2
| ALI_AC97_AUDIO_BUSY 2
| ALI_AC97_READ_ACTION 1
| ALI_AC97_WRITE_ACTION 1
< alias 1
* alias 2
+ alias_base 2
== alias_checksum 2
* aliases. 1
+ aliases 2
== aliases 3
== ALIASES_NNODES 2
+ aliases_nodes 1
== aliases_nodes 2
< aliases_nodes 7
| ALI_CACHE_FLUSH_ADDR_MASK 6
< ALI_CHANNEL_REGS 2
< ALI_CHANNELS 4
+ ALICNT 3
| ALI_EAPD_POWER_DOWN 1
== ali_expect_close 1
< ALI_GLOBAL_REGS 2
>> align1 1
< align 12
+ ALIGN 2
< align2 1
+ align2 2
+ align 59
* align 7
== align 9
== alignbytes 2
* aligned 1
+ aligned 1
< aligned_sector_t 1
| AlignErr 1
>> ALIGN_ERR 1
< alignfix 1
== alignfix 2
< align_goal 1
+ align_goal 1
+ align_mask 6
| align_mask 7
< alignme 1
+ alignme 1
+ alignment 13
< alignment 2
* alignment 2
+ alignmentOffset 1
+ alignto 4
< ALI_MIXER_REGS 2
< ALI_NUM_PORTS 1
< ALI_PCM_OUT_CHANNEL_LAST 1
+ ALISDAA_CALLERID_SIZE 2
< ALISDAA_CALLERID_SIZE 7
+ ALI_SPDIF_CS 7
+ ALI_SPDIF_CTRL 8
| ALI_SPDIF_OUT_CH_STATUS 2
| ALI_SPDIF_OUT_ENABLE 2
| ALI_SPDIF_OUT_NON_PCM 2
| ALI_SPDIF_OUT_PCM 1
| ALI_SPDIF_OUT_TO_SPDIF_OUT 3
+ alist2 7
+ alist 5
| ALI_WDT_ARM 4
* (all 1
* (All 1
== ALL 1
* all. 2
* all 21
&& all 3
* ALL 3
* All 8
>> all 9
== allBytes 1
* allBytes 1
== ALL_CHANNELS 7
== all_chips 1
| ALL_COUNTER_CLR 6
| AL_LEAVE_CURSOR 2
* allegiance 1
+ ALL_HWCB_CHAR 1
+ ALL_HWCB_MTO 1
| ALL_INT 2
== ALL_LUNS 6
< ALL_NODES 2
== alloc 4
* allocate 2
* Allocate 8
* allocated_bytes 1
< allocated_pages 1
* allocated_pages 1
< AllocatedPages 1
+ AllocatedPages 2
* Allocates 1
* allocating 1
* ALLOCATION: 1
< allocation 2
== allocation 2
* allocation 2
* allocation/freeing 1
== AllocationPointer 1
< allocations 1
== alloc_blksz 1
+ alloc_blksz 2
< alloc_block 1
+ alloc_blocks 1
< alloc_blocks 6
+ allocBoundary 4
< alloc_count 7
== ALLOC_DELETION 1
+ alloced 3
| AllocFlag 1
< alloc_len 2
* ALLOC_M 3
* alloc_mddev() 1
< ALLOC_PAGE_SIZE 1
== allocsize 1
+ allocsize 1
== alloc_sz 1
* alloc_sz 1
| allof 2
== alloff 1
* Allow 5
== ALLOW_DMA_BOARDS 3
* allowed 1
| ALLOW_FDX 1
== ALLOW_REVALIDATE 1
== allPackets 1
* allPackets 1
+ allPackets 1
< ALLPHYS 1
| Alls 1
| ALL_SNT 1
| all_status 1
== ALL_TARGETS 7
== AllTargetsMask 6
| AL_NOCOMPACT 2
| AL_NOSLEEP 3
== alpa 1
>> al_pa 2
>> alpha 1
&& alpha_using_srm 4
< alrc 2
* already 7
< already_read 4
+ already_read 7
< already_sent 1
+ already_sent 3
< already_written 1
* Also 3
* also 4
+ alt 2
< alt 6
+ alternateASig 2
== alt_img 2
< ALT_MEM_K 2
| ALT_MODE 10
< alts 2
== altSet 2
== altsetting 1
| alt_stat 3
| aluop1 3
+ aluop1 6
| aluop2 3
+ aluop2 6
* Always 1
+ ALWAYS 24
* always 5
&& ALWAYS_CALL_BUSY 1
| AM 2
+ AM2150_MACE_BASE 12
+ AM2150_RCV 6
+ AM2150_RCV_FRAME_COUNT 1
+ AM2150_RCV_NEXT 2
+ AM2150_XMT 4
+ AM2150_XMT_SKIP 1
== AM79C9XX_ETH_PHY 1
== AM79C9XX_HOME_PHY 1
* amargin 4
+ amba_ports 2
+ amba_state 2
| AMBA_UARTCR_RIE 1
| AMBA_UARTCR_RTIE 1
| AMBA_UARTFR_BUSY 2
| AMBA_UARTFR_CTS 2
| AMBA_UARTFR_DCD 3
| AMBA_UARTFR_DSR 2
| AMBA_UARTIIR_MIS 1
| AMBA_UARTIIR_RIS 4
| AMBA_UARTIIR_TIS 1
| AMBA_UARTLCR_H_EPS 1
| AMBA_UARTLCR_H_PEN 1
| AMBA_UARTRSR_ANY 1
| AMBA_UARTRSR_BE 2
| AMBA_UARTRSR_FE 4
| AMBA_UARTRSR_OE 2
| AMBA_UARTRSR_PE 4
+ AMBA_XMIT_SIZE 4
== AMB_DONTPANIC 1
+ amb_goal_hi 1
| AMB_RESET_BITS 2
== AMB_SETDEBUG 1
| AMCC_NVRACCFAIL 1
* AMCC_NVRAM_SIZE 1
| AMCC_NVRBUSY 4
+ AMCC_RCR 8
| AMCC_WRFIFODIS 8
* AMD-756 1
== AMD756_dev 2
< amd756_initialized 2
== AMD756_QUICK 2
== AMD7930_RATE 4
< AMD8111E_MAX_MTU 2
< AMD8111E_MIN_MTU 2
< AMD8111E_REG_DUMP_LEN 1
== AMD8131_revA0 1
== AMD8131_revB0 1
* AMD_CR 2
* AMD_DR 2
== AMD_FLASH 2
== amdtp_highlevel 1
| AMD_X86_64_GARTEN 1
+ amem 6
== AMI_1200 1
< AMI_500 2
+ AMI_500 6
== AMI_64BIT_SIGNATURE 1
< AMI_DRACO 2
< amiga_audio_min_period 2
+ amiga_chip_size 1
>> amiga_chip_size 2
== amiga_eclock 2
* amiga_eclock 5
== amiga_model 1
+ amiga_model 2
< amiga_model 4
== amiga_vblank 5
< AMI_IRQS 9
+ amijoy_used 1
== AMIKEY_CAPS 1
| AM_INIT_DISABLE_INTS 2
== AMI_SIGNATURE 2
== AMI_SIGNATURE_471 2
< AMI_STD_IRQS 2
== AMI_SUBSYS_ID 2
>> aml 1
+ AML_ARG_OP 1
== AML_ARG_OP 2
== AML_CLASS_UNKNOWN 1
== AML_EXTOP 1
== AML_INT_BYTELIST_OP 1
+ AM_LIU_LMR1_B1_ENABL 1
| AM_LIU_LMR1_REQ_ACTIV 2
| AM_LIU_LMR2_EN_F7_INT 2
== aml_length 1
+ aml_length 1
+ AML_LOCAL_OP 1
< aml_start 1
+ aml_start 2
== AML_STORE_OP 2
| AM_MAP_MMR1_GER 1
| AM_MAP_MMR1_GX 1
| AM_MAP_MMR2_AINB 2
>> AM_MUX_CHANNEL_Bb 2
>> AM_MUX_CHANNEL_Bc 2
| AM_MUX_MCR4_REVERSE_Bb 2
== amode 4
== amount 1
< amount 10
* amount 7
+ amount 7
== amount_needed 2
+ amount_needed 4
+ amountToMove 1
< amountToMove 8
| amountToRead 1
+ amountToRead 1
< amountToRead 4
+ AMP_BITS 2
| AMR_DLC_DMR1_DRTHRSH_INT 1
| AMR_DLC_DMR1_EORP_INT 1
| AMR_IR_BBUF 1
| AMR_IR_DTTHRSH 2
| AMR_IR_LSRI 1
+ AMSG_IN 6
+ AMSG_OUT 70
>> amt 1
+ amt 1
* amt 2
== amt 4
< amt 5
< amtToRead 1
* An 1
* an 20
| an_adv 1
+ ANAdvertise 1
+ ANALOG_AXIS_TIME 1
| ANALOG_BTNS_CHF 1
< ANALOG_INIT_RETRIES 2
* ANALOG_MAX_TIME 1
< ANALOG_PORTS 4
+ ANALOG_REFRESH_TIME 2
| ANALOG_SAITEK 1
+ ANCtrl 1
* and 118
| and 2
* (and 4
* And 9
* Andreas 1
| ANEG_CFG_ACK 1
| ANEG_CFG_PS1 2
== ANEG_DONE 2
== ANEG_FAILED 1
< ANEG_STATE_SETTLE_TIME 3
| anlpa 10
| an_lpa 3
| ANLPAR_10FD 1
| ANLPAR_10HD 1
| anlpar 4
| ANLPAR_PAUSE 2
| ANLPAR_TXFD 1
| ANLPAR_TXHD 1
| ANOBJ_END_OF_PEER_LIST 4
| ANOBJ_METHOD_ARG 1
| ANOBJ_METHOD_LOCAL 3
== AN_OFF 6
+ anOffset 2
* another 2
== ans 1
< ans 2
== AN_SENS 2
+ ANSLCD_CTRL_IX 2
+ ANSLCD_DATA_IX 2
| ANS_NWOK 2
+ ANStatus 1
* answer 1
== answer 4
+ answersize 1
+ ANXchngCtrl 2
* Any 1
* any 10
| ANYINTR 2
== any_lsap 1
| ANY_S5933_INT 2
* anything 1
* anyway... 1
< aoff 2
+ aoff 4
== ap 19
+ ap 3
| AP 6
| APAD_XMT 7
| APC_BPMASK 2
| APC_CAPT_INT 1
| APC_CDMA_READY 2
| APC_CPAUSE 2
| APC_GENL_INT 1
| APC_PDMA_READY 2
| APC_PLAY_INT 1
| APC_PPAUSE 2
| APC_REGMASK 4
| APC_XINT_CEMP 3
| APC_XINT_CNVA 1
| APC_XINT_COVF 1
| APC_XINT_EMPT 3
| APC_XINT_PNVA 1
+ APECS_DENSE_MEM 1
+ APECS_IO 1
+ APECS_SPARSE_MEM 1
| APEDCRC 1
+ aper 1
>> aper_alloc 1
== aper_base 1
+ aper_base 3
| aper_base_32 1
>> aper_order 1
== aper_size 1
+ aper_size 4
>> aper_size 5
< ap_hi_water 1
* API 1
== apic 1
< apic 14
+ apic 2
< apic_broadcast_id 1
| APIC_DEFAULT_PHYS_BASE 4
| APIC_DEST_LOGICAL 2
* APIC_DIVISOR 5
| APIC_DM_EXTINT 10
| APIC_DM_FIXED 6
| APIC_DM_INIT 4
| APIC_DM_NMI 2
== APIC_ICR_RR_INPROG 2
== apicid 2
>> APIC_ID 2
< apicid 3
+ apicid 3
| APIC_ID_MASK 8
| APIC_INT_ASSERT 4
| APIC_INT_LEVELTRIG 4
>> APIC_LVR 2
| APIC_LVR_MASK 4
| APIC_LVT_MASKED 38
>> APIC_SPIV 2
+ apic_start 2
< apidev_major 1
| APINT4EN 2
< api_type_len 1
== api_type_len 1
< APM_CRITICAL 1
>> APM_CS_16 2
>> APM_CS 2
== APM_DEVICE_ALL 3
>> APM_DS 2
>> apm_info 3
< APM_LOW 1
== APM_NO_ERROR 9
== APM_NO_EVENTS 2
== APM_NORMAL_RESUME 2
== APM_NOT_ENGAGED 1
== APM_SUCCESS 13
< APOLLO_DN3000 1
+ APOLLO_DN3000 3
< APOLLO_DN4500 1
== APOLLO_KBD_MODE_CHANGE 1
== APOLLO_KBD_MODE_KEYB 2
== APOLLO_KEYB_CMD_ENTRIES 2
+ apollo_model 1
< apollo_model 2
* apparently 1
* appeared. 1
* append 1
< app_id 1
| APP_INT_ON_GLOBAL_EXCEP_COND 3
| APP_INT_ON_RX_FRAME 3
+ appl 1
< appl 4
* Apple's 1
+ ApplId 2
* applies.. 1
* appropriate 2
* apps 1
< apu 2
+ apu 3
+ ar0 2
+ AR3 2
| ArAck 1
+ arb_block 10
| ARBCACK 6
| ARBCINT 1
== arb_cmd 2
| ARB_CMD_INT 1
| arbit 5
| ARBIT_FAIL 6
| ARBIT_GO 1
== ARBITRATING 2
< ARBIT_TIMEOUT_TIME 1
| ARBIT_WIN 4
== ARB_LAN_CHANGE_STATUS 1
== ARB_RECEIVE_DATA 1
== arb_word 2
== arc_bcast_proto 5
+ arc_clocks 1
+ ARC_HDR_SIZE 14
== ARCHIVE 8
* archs 1
+ ARCNET_TOTAL_SIZE 3
== ARCOFI_RX_END 1
== ARCOFI_START 1
== ARCOFI_TIMEOUT 1
== ARCOFI_TX_END 1
== arc_proto_default 4
| AR_CTL_DNIEN 2
* are 27
* area 1
< area 3
>> area 3
== area 4
== AREA_ADDRESS_FORMAT 1
+ AreaData 1
+ AreaLen 1
< area_num 1
+ areasize 4
>> ar_ec 1
< areg 2
== areg 2
+ areg 2
| AREG 2
| aRENAMEINHIBIT 4
* aren't 2
== A_RESELECTED_DURING_SELECTION 1
== A_RESELECTION_IDENTIFIED 1
* are...so 1
| Arf) 1
| Arf 2
&& arg 1
< arg1 1
| arg1 2
| arg 235
== arg2 5
>> arg 25
+ arg 34
< arg 74
== arg 76
* arg 9
+ argbuf 1
== argbuf 3
| argc 1
== argc 17
+ argc 27
< argc 52
== arg_count 1
+ arg_count 1
== ARGI_INVALID_OPCODE 1
< arg_int 1
| arglen 1
+ arglen 1
< arglen 4
&& argn 1
< argno 2
+ argoffs 1
< args 1
== args 1
| args 1
* Args 1
+ args 2
== arg_sign 1
== argsign 1
| argsign 1
< argsize 1
== arg_types 1
* argument 2
* Arguments 5
== argv 6
+ argv 8
< ariadne_debug 4
+ ARIADNE_LANCE 1
+ ARIADNE_RAM 1
| ARLAN_COM_CONF 1
| ARLAN_COM_INT 4
| ARLAN_COMMAND_LONG_WAIT_NOW 2
| ARLAN_COMMAND_WAIT_NOW 4
| ARLAN_COM_NOP 1
| ARLAN_COM_RX_ENABLE 1
| ARLAN_COM_TX_ENABLE 1
| arlan_debug 11
| ARLAN_DEBUG_CARD_STATE 4
| ARLAN_DEBUG_CHAIN_LOCKS 4
| ARLAN_DEBUG_HEADER_DUMP 1
| ARLAN_DEBUG_RESET 1
| ARLAN_DEBUG_TIMING 1
== arlan_drive_info 1
+ arlan_drive_info 13
+ ARLAN_FAKE_HDR_LEN 7
| ARLAN_RCV_CLEAN 1
| ARLAN_RCV_CONTROL 3
== arlans_found 1
+ arlan->txBuffer) 1
| ARM_LOCK 2
| ARM_READ 1
| ARM_WRITE 1
* around 5
+ arp 4
+ arp_data_len 1
+ arphdr 1
== ARPHRD_AX25 1
== ARPHRD_DLCI 1
== ARPHRD_NETROM 1
* arp_interval 2
== arp_interval 4
< arp_interval 7
* ARP/IP 1
< arp_ip_count 1
== arp_ip_count 2
+ arp_len 1
< ARP_MAX_DEVICES 1
== ARP_MAX_DEVICES 1
== ARPOP_REPLY 1
== ARPOP_REQUEST 1
+ ArpPacket 4
+ ARP_SYSCTL1 1
== arp_target_hw_addr 2
== ARPT_CONTINUE 1
< ARPT_DEV_ADDR_LEN_MAX 1
+ arpt_entry 1
+ arpt_entry_target 1
== arp_tip 1
== ARPT_RETURN 1
+ ARPT_SO_GET_MAX 1
+ ARPT_SO_SET_MAX 1
+ ARPT_TABLE_MAXNAMELEN 1
== AR_QCMDV_SEEK_BLK 2
+ arr 5
* arrangement, 1
+ array 7
< arrayCounter 2
== arrayCounter 2
| ARRAY_DRV_LIST 1
| ARRAY_DRV_LIST2 1
| ARRAY_INFO 1
< arraylen 1
< array_len 2
* arraylen 2
+ ArrayLength 6
< array_size 1
+ array_size 1
| AR_READ 2
* arrived 2
* arrived, 3
* arrives 1
| art 46
| ARTTIM23_INTR_CH1 2
| AR_WRITE 2
== as 12
== as1 2
* as 23
* As 3
== A_s 4
== as99127f 12
* ASAP 1
+ asb_block 8
| ASBFINT 1
| ASB_FREE_INT 1
>> ASB_RECEIVE_DATA 2
< ASC 1
== asc 10
== ASC 2
== ASC_BACK 1
+ asc_board_count 1
== asc_board_count 3
< asc_board_count 5
| ASC_CFG0_HOST_INT_ON 2
| ASC_CFG_MSW_CLR_MASK 4
< ASC_CHIP_MAX_VER_ISA 2
< ASC_CHIP_MAX_VER_PCI 2
< ASC_CHIP_MAX_VER_VL 2
< ASC_CHIP_MIN_VER_ISA 2
< ASC_CHIP_MIN_VER_ISA_PNP 1
< ASC_CHIP_MIN_VER_PCI 2
< ASC_CHIP_MIN_VER_VL 2
< ASC_CHIP_VER_PCI_ULTRA_3050 1
== ASC_CHIP_VER_PCI_ULTRA_3150 1
< ASC_CHIP_VER_PCI_ULTRA_3150 2
+ ASC_CODE_SEC_BEG 2
+ ASC_CONTROL 3
| ASC_DBG1 2
+ A_SCD_PERF_CNT_1 3
+ A_SCD_PERF_CNT_CFG 2
+ A_SCD_SYSTEM_CFG 3
| A_SCD_SYSTEM_REVISION 1
+ A_SCD_TRACE_CFG 10
+ A_SCD_TRACE_EVENT_0 2
+ A_SCD_TRACE_EVENT_1 1
+ A_SCD_TRACE_EVENT_2 1
+ A_SCD_TRACE_EVENT_3 1
+ A_SCD_TRACE_EVENT_4 1
+ A_SCD_TRACE_EVENT_5 1
+ A_SCD_TRACE_EVENT_6 1
+ A_SCD_TRACE_EVENT_7 1
+ A_SCD_TRACE_READ 6
+ A_SCD_TRACE_SEQUENCE_0 1
+ A_SCD_TRACE_SEQUENCE_1 1
+ A_SCD_TRACE_SEQUENCE_2 1
+ A_SCD_TRACE_SEQUENCE_3 1
+ A_SCD_TRACE_SEQUENCE_4 1
+ A_SCD_TRACE_SEQUENCE_5 1
+ A_SCD_TRACE_SEQUENCE_6 1
+ A_SCD_TRACE_SEQUENCE_7 1
+ asc_dvc 2
| ASC_EEP_CMD_READ 1
+ ASC_EEP_MAX_DVC_ADDR 2
== ASC_EISA_ID_740 2
== ASC_EISA_ID_750 2
< ASC_EISA_MAX_IOP_ADDR 1
== ASC_EISA_MAX_IOP_ADDR 2
== asc_exe_callback 2
== ASC_FALSE 2
== ASC_FRONT 3
== ASC_HALT_CHK_CONDITION 1
== ASC_HALT_DISABLE_ASYN_USE_SYN_FIX 1
== ASC_HALT_ENABLE_ASYN_USE_SYN_FIX 1
== ASC_HALT_EXTMSG_IN 1
== ASC_HALT_HOST_COPY_SG_LIST_TO_RISC 1
== ASC_HALT_SDTR_REJECTED 1
== ASC_HALT_SS_QUEUE_FULL 1
| ASC_HOST_FLAG_ACK_INT 2
+ ascii 6
+ ascii_buf_bytes 6
+ ascii_buffer 2
== ASCII_ZERO 1
+ ASC_INTR_STAT 1
== ASC_IOADR_TABLE_MAX_IX 1
< ASC_IOADR_TABLE_MAX_IX 3
== asc_iopflag 3
| ASC_IS_EISA 9
| ASC_IS_ISA 2
== ASC_IS_ISAPNP 1
| ASC_IS_PCI 3
| ASC_IS_VL 14
>> ASC_LIB_VERSION_MAJOR 1
< ASC_MAX_IRQ_NO 2
+ ASC_MAX_LUN 3
< ASC_MAX_SG_LIST 2
+ ASC_MAX_SG_LIST 4
| ASC_MAX_TID 1
+ ASC_MAX_TID 13
< ASC_MAX_TID 18
* ASC_MC_BIOSLEN 9
+ ASC_MC_BIOSMEM 10
>> AscMemWordSetLram 1
< ASC_MIN_IRQ_NO 2
+ ASC_MIN_IRQ_NO 4
< ASC_MIN_TAGGED_CMD 1
< ASC_NUM_BOARD_SUPPORTED 1
< ASC_NUM_BUS 1
< ASC_NUM_IOPORT_PROBE 3
+ ASC_NUM_IOPORT_PROBE 3
+ ASC_OVERRUN_BSIZE 1
| AscPCICmdRegBits_IOMemBusMaster 4
== ASC_PCI_DEVICEID_1200A 2
== ASC_PCI_DEVICEID_1200B 2
< ASC_PCI_DEVICE_ID_CNT 1
== ASC_PCI_DEVICE_ID_REV_A 2
== ASC_PCI_DEVICE_ID_REV_B 2
== ASC_PCI_DEVICEID_ULTRA 1
== ASC_PCI_VENDORID 1
< ASC_PRTBUF_SIZE 16
< ASC_PRTLINE_SIZE 2
== ASCQ 1
< ASCQ 2
== ascq 8
+ ASC_QADR_BEG 1
+ ASC_QBLK_SIZE 1
== ASC_QLINK_END 5
&& ascqTable 1
&& ascqtbl_sz 1
+ ASCR 5
| ASC_RISC_FLAG_GEN_INT 2
| ASC_RQ_GOOD 2
+ ASC_SCSIQ_B_BWD 6
+ ASC_SCSIQ_B_FIRST_SG_WK_QP 2
+ ASC_SCSIQ_B_FWD 12
+ ASC_SCSIQ_B_QNO 6
+ ASC_SCSIQ_B_SG_WK_QP 2
+ ASC_SCSIQ_B_STATUS 2
+ ASC_SCSIQ_CDB_BEG 2
+ ASC_SCSIQ_CPY_BEG 2
+ ASC_SCSIQ_DONE_INFO_BEG 2
+ ASC_SCSIQ_D_SRBPTR 2
+ ASC_SCSIQ_SGHD_CPY_BEG 4
| AscSetChipCfgLsw 4
< ASC_SG_LIST_PER_Q 2
+ ASC_SG_LIST_PER_Q 4
+ ASC_SGQ_LIST_BEG 4
+ ASC_STAT 1
| ASC_STOP_REQ_RISC_STOP 2
| ASC_SYN_MAX_OFFSET 3
< ASC_SYN_OFFSET_ONE_DISABLE_LIST 1
| ASC_TAG_FLAG_DISABLE_ASYN_USE_SYN_FIX 2
| ASC_TAG_FLAG_DISABLE_DISCONNECT 2
== ASC_TID_ALL 3
== ASC_TRUE 3
| ASF_PCB_MASK 2
== ashaki 1
| aSHARED 3
== asi 1
< asi 3
| asi 7
>> ASI_AIUS 1
== asic 1
+ ASICCtrl 20
| asic_reg5 1
| asid 1
| ASID_MASK 1
< asifin 1
< asifout 1
== aSig0 1
< aSig0 2
| aSig0 2
>> aSig0 3
< aSig 12
== aSig 13
+ aSig 15
| aSig 25
&& aSig 5
>> aSig64 1
>> aSig 9
== aSign 18
>> aSign 2
| aSign 8
== ASI_P 1
< ASI_P 4
< ASI_SNFL 5
< a_size 2
== asize 2
+ asize 2
< asize 3
* asked 1
| ASKED_FOR_SENSE 1
| ASL0_R_HSCX 1
| ASL0_R_ISAC 1
| ASL0_W_TDISABLE 2
| ASL0_W_TRESET 2
== ASN1_APL 4
== ASN1_CON 4
== ASN1_CTX 1
== ASN1_INT 7
== ASN1_OJI 2
== ASN1_OTS 2
== ASN1_PRI 14
== ASN1_SEQ 3
== ASN1_UNI 16
== aspace 2
| aspace 2
| a_speed 2
+ ASP_GSC_IRQ 1
== ASR 1
| _ASR 1
| asr 16
| ASR_BSY 5
| ASR_CIP 5
| ASR_DBR 10
| AS_REDO_FABRIC_PORTDB 1
| AS_REDO_LOOP_PORTDB 1
| ASR_INT 32
| ASR_LCI 1
| ASR_PE 1
| ASSABET_BCR_CF_PWR 2
| ASSABET_BCR_CF_RST 2
| ASSABET_BCR_COM_RTS 4
| ASSABET_BCR_IRDA_MD0 3
| ASSABET_BCR_IRDA_MD1 1
| ASSABET_BCR_LED_GREEN 4
| ASSABET_BCR_LED_RED 4
| ASSABET_BSR_COM_CTS 1
| ASSABET_BSR_COM_DCD 1
| ASSABET_BSR_COM_DSR 1
| ASSABET_BSR_RAD_CTS 1
| ASSABET_BSR_RAD_DCD 1
| ASSABET_BSR_RAD_DSR 1
| ASSABET_BSR_RAD_RI 1
| ASSABET_GPIO_CF_BVD1 2
| ASSABET_GPIO_CF_BVD2 2
| ASSABET_GPIO_CF_CD 2
| ASSABET_GPIO_CF_IRQ 2
== assert 2
== ASSERT 4
* assertion 1
== AssertTime 2
* assign 1
* Assign 1
| ASSIGN 1
== assigned 1
* assigned 2
== ASSIGN_ID 1
| assignid_map 6
== ASSIGN_OK 1
== ASSOCIATED 2
* association 4
+ ASSP_CONTROL_C 3
| ASSP_INT_PENDING 1
* Assume 2
* Assumes 2
| astat 38
+ ASTATUS 2
| AST_CMD_CHECK 2
| AST_DOOR_OPEN 9
| AST_DSK_CHG 10
| AST_MODE_BITS 4
| AST_NOT_READY 14
* asume 1
== asus 1
>> asx 2
>> asy 2
== ASYNC 1
| Async 2
| ASYNC_AUTO_IRQ 2
| ASYNC_AUTOPROBE 2
| ASYNC_BOOT_AUTOCONF 6
| ASYNC_CALLOUT_ACTIVE 2
| ASYNC_CALLOUT_NOHUP 2
| ASYNC_FLIP 2
== ASYNCINDEX 2
== ASYNC_MODE 1
== ASYNC_OFFSET 2
| ASYNC_SHARE_IRQ 1
| ASYNC_SKIP_TEST 11
| ASYNC_SPD_MASK 2
== async_stack 2
| aSYSTEM 11
< asz 2
* at 17
+ at 4
< at 8
< ATA_100 1
== ATA_100 2
< ATA_133 11
== ATA_133 2
< ATA_16 3
< ATA_33 2
| ata66 1
< ATA_66 2
| ATA_ADDRESS_DEVHEAD_SLAVE 2
== ATA_ADDRESS_DEVHEAD_STD 1
| ATA_ADDRESS_DEVHEAD_STD 4
== ATADDR_ANYNET 3
== ATADDR_ANYNODE 5
== ATADDR_BCAST 3
< ATAN_TABLEN 1
== atapi_buf 1
+ atapi_buf 2
>> AtapiCountLo 1
< ATAPI_TRANSFER 1
* atapter's 1
+ ATARI_CKS_LOC 2
< ATARI_CKS_RANGE_END 2
| atari_dma_residual 2
+ atari_dma_residual 3
>> atari_mch_cookie 2
| atari_mouse_buttons 5
+ atari_rtc_year_offset 1
| atari_switches 6
>> ATARI_SWITCH_IKBD 1
| ATARI_SWITCH_IKBD 5
>> ATARI_SWITCH_MIDI 1
| ATARI_SWITCH_MIDI 7
| ATARI_SWITCH_OVSC_IKBD 2
| ATARI_SWITCH_OVSC_MASK 2
| ATARI_SWITCH_OVSC_MIDI 2
| ATARI_SWITCH_OVSC_SND6 2
| ATARI_SWITCH_OVSC_SND7 4
>> ATARI_SWITCH_SND6 1
| ATARI_SWITCH_SND6 2
>> ATARI_SWITCH_SND7 1
| ATARI_SWITCH_SND7 4
+ ata_tot_size 1
>> ata_tot_size 2
| ATC_040 1
| ATDONE 2
== ate 2
| ATE_CO 2
< ate_count 2
* ate_index 2
< ATE_NUM_SIZES 2
| ATE_PREF 2
== ate_prev 2
| ate_proto 2
>> ATE_TIDSHIFT 4
+ ATE_TIDSHIFT 4
< ate_total 6
| ATE_V 2
| ATF_COM 1
| ATF_DONTPUB 2
| ATF_PERM 2
| ATF_PUBL 1
* ATH 1
== atio 2
< ATLASINT_END 1
== ATM_AAL0 1
+ ATM_AAL5_TRAILER 3
== ATM_ADDADDR 1
* ATMARP_RETRY_DELAY 1
== ATM_BACKEND_BR2684 1
== ATM_BACKEND_PPP 1
| ATM_CBR 1
| ATM_CELL_PAYLOAD 1
* ATM_CELL_PAYLOAD 11
>> ATM_CELL_PAYLOAD 3
+ ATM_CELL_SIZE 5
== atm_dev 1
== atmdev 1
+ ATM_E164_LEN 2
< ATM_ESA_LEN 7
== ATM_GETSTATZ 1
| ATM_HDR_PTI_MASK 2
| ATM_HDR_VCI_MASK 4
>> ATM_HDR_VCI_SHIFT 1
+ ATM_HDR_VCI_SHIFT 1
| ATM_HDR_VPI_MASK 2
>> ATM_HDR_VPI_SHIFT 1
+ ATM_HDR_VPI_SHIFT 1
== ATM_ITF_ANY 1
| ATM_LAYER_STATUS 1
| ATM_LM_LOC_ATM 2
| ATM_LM_LOC_PHY 3
| ATM_LM_RMT_ATM 1
| ATM_LM_RMT_PHY 2
< ATM_MAX_AAL5_PDU 2
| ATM_MF_DEC_RSV 2
| ATM_MF_DEC_SHP 2
| ATM_MF_IMMED 2
| ATM_MF_INC_RSV 2
| ATM_MF_INC_SHP 2
< ATM_NOT_RSV_VCI 2
== ATM_NOT_RSV_VCI 2
< ATM_OC3_PCR 2
* ATM_OC3_PCR 3
+ atmp 2
== ATM_SETBACKEND 2
== ATM_SETCIRANGE 2
+ ATM_SKB 2
| ATM_UBR 1
== ATM_VCI_ANY 1
== ATM_VCI_UNSPEC 17
== ATM_VPI_ANY 1
== ATM_VPI_UNSPEC 17
* ATN 1
| ATNO 6
| ATNTARG 4
< ato 1
>> ato 1
+ ato 1
* atomically. 2
* attempts 1
< attempts_allowed 1
< attentions 1
== ATT_ID1 4
== ATT_ID2 4
== ATT_ID3 4
| attr 16
== attr 2
>> attr 3
+ attr 7
| ATTR_ATIME 10
| ATTR_ATIME_SET 10
| ATTR_CTIME 22
+ attrdata 16
| ATTR_FORCE 2
| ATTR_GID 16
| attrib 1
== attrib 7
< attribute 1
* __attribute__ 1
* attribute 2
+ __attribute__ 2
< ATTRIBUTE_COUNT 2
| Attributes 5
+ ATTR_IO_MAPPED 1
| ATTR_IS_ENCRYPTED 8
+ attr_len 1
< attrlen 4
| ATTR_MODE 11
| ATTR_MTIME 28
| ATTR_MTIME_SET 8
+ attr_ofs 3
+ ATTR_PHYSICAL_ADDRESS 1
| attrs 2
| ATTR_SIZE 9
| ATTR_UID 16
< au1000_debug 17
+ AU1000_DMA_INT_BASE 8
== AU1000_ETH0_BASE 1
== AU1000_ETH1_BASE 1
== AU1000_GPIO_15 2
< AU1000_LAST_INTC0_INT 5
< AU1000_MAX_INTR 2
+ AU1000_PCMCIA_POLL_PERIOD 1
== AU1000_TOY_MATCH2_INT 1
+ AU1000_USB_DEV_REQ_INT 1
+ Au1500_PCI_IO_END 1
+ Au1500_PCI_IO_START 3
< audbytes 1
== audbytes 1
| audio 1
| AUDIO_ANALOG_LOOPBACK 1
* audio.c 1
| AUDIO_CD 3
== AUDIO_DRIVER_VERSION 1
== AUDIO_ENCODING_DVI 1
| AUDIO_HEADPHONE 9
| AUDIO_INTERNAL_CD_IN 1
| AUDIO_LINE_IN 12
| AUDIO_LINE_OUT 4
* AUDIO_MAX_GAIN 1
+ AUDIO_MAX_GAIN 16
== AUDIO_MAX_GAIN 7
| AUDIO_MICROPHONE 7
< AUDIO_MID_BALANCE 8
+ AUDIO_MID_BALANCE 8
== AUDIO_MIN_PLAY_CHANNELS 2
== AUDIO_MIN_PLAY_PRECISION 2
== AUDIO_MIN_REC_CHANNELS 2
== AUDIO_MIN_REC_PRECISION 2
== audionum 1
== audio_pause 2
== audio_play 3
== audio_resume 2
| AUDIO_SPEAKER 15
== audio_status 2
== audioStatus 5
== AUDIO_TUNER 2
+ AUDR 5
== AUDRCVDMADONEA 3
== AUDRCVDMADONEB 2
| aud_reg 4
== AUDXMTDMADONEA 1
+ AUDXMTDMADONEA 1
+ AUDXMTDMADONEB 1
< AUER_MAX_DEVICES 4
+ AUER_MINOR_BASE 1
| AUH_DIRECT 1
< AUH_FIRSTUSERCH 2
+ AUH_SIZE 3
< AUH_TYPESIZE 4
+ AUID 1
| AU_IRQENDP 1
| AU_OWN 3
== aup 1
== auraXX20n_name 1
< AURORA_ALLIRQ 2
+ aurora_board 1
| AURORA_CFG_ENABLE_IRQ 2
< AURORA_FLOODPRO 1
| AURORA_MULTI_1PORTBIT 2
* AURORA_MULTI_CLKSPEED 2
* AURORA_MULTI_EPROM_CLKLSW 2
| AURORA_MULTI_SYNCBIT 2
< AURORA_NBOARD 2
< AURORA_NCD180 1
== AURORA_NCD180 1
* AURORA_NPORT 1
+ aurora_port 3
< AURORA_TNPORTS 1
* AURORA_TPS 4
+ AUSI_DLEN 3
== AUTH_ENABLED 1
| AUTHENTIC_TYPE 2
* Authors: 1
== auth_stat 1
== authStatus 8
| auth_type 1
| AUTOACKEN 2
| autoadv 1
| AUTO_AUI_10BASET 6
== autoclose 1
| AUTO_COMMAND_GO 2
| AUTO_COMMAND_PHASE 4
* AUTODEL_TIME 12
== autodetect 1
| AUTODIRECTION 6
== autodma 1
== autoeject 1
< AUTOFS_FIRST_DIR_INO 1
< AUTOFS_FIRST_SYMLINK 1
+ AUTOFS_FIRST_SYMLINK 2
< AUTOFS_HASH_SIZE 3
< AUTOFS_MAX_PROTO_VERSION 2
< AUTOFS_MAX_SYMLINKS 4
< AUTOFS_MIN_PROTO_VERSION 1
+ AUTOFS_NEGATIVE_TIMEOUT 2
< AUTOFS_PROTO_VERSION 2
== autofs_ptype_expire_multi 1
== autofs_ptype_missing 1
== AUTOFS_ROOT_INO 1
| AUTO_INT 8
== autoirq 4
< AutomaticTaggedDeviceCount 1
< AutomaticTaggedQueueDepth 2
| AUTO_MSGIN_02 2
* autoneg 1
== autoneg 2
== AutoNeg 8
== AutoNeg_A 1
== AutoNeg_B 1
* AUTO_NEG_CNF_OFFSET 1
| AUTONEG_COMPLETE 1
== auto_param 1
| AUTO_PARAMETER 2
+ AUTOPOLL0 1
| AUTO_PWR_UP 4
| autorec 1
* auto-relocating 1
| AUTO_REMOVAL 2
| AUTOSCSI_BUSY 2
| AUTOSCSI_START 4
| auto_stat 9
== auto_sync 1
== aux 1
< aux 4
== AUX_ACK 2
+ AUX_BUF_SIZE 11
== aux_count 1
== aux_device_present 1
| auxmode 2
&& aux_reconnect) 1
== AUX_RECONNECT1 1
== AUX_RECONNECT 2
== AUX_RECONNECT2 1
== AUX_REPLY_ACK 2
== AUX_RESEND 1
+ av 5
== avail 1
* avail 1
+ avail 1
< avail 33
>> avail 5
| avail 6
< available 1
* available 4
* available. 7
== available_cpus 1
< avail_high 2
+ avail_high 3
< avail_kmlblocks 8
>> availmem 1
+ avail_ram 1
< avail_ram 5
* average_fast 1
* average_slow 1
>> avg_blog 1
< avg_blog 5
< avgidle 1
| AVIDEOSense 2
| AVM_A1_STAT_HSCX 2
| AVM_A1_STAT_ISAC 2
| AVM_A1_STAT_TIMER 2
== AVMB1_ADDCARD 1
== AVMB1_LOAD 1
== avm_m1 1
< AVM_MAXVERSION 2
* AVM_NCCI_PER_CHANNEL 4
| AVM_STATUS0_DIS_TIMER 2
| AVM_STATUS0_IRQ_HDLC 5
| AVM_STATUS0_IRQ_ISAC 5
| AVM_STATUS0_IRQ_MASK 6
| AVM_STATUS0_RES_TIMER 8
< avoid_end 1
< avoid_start 2
== AWACS_AWACS 3
== AWACS_BURGUNDY 1
== AWACS_DACA 1
< AWACS_DACA 4
>> awacs_rate_index 3
== awacs_revision 15
< awacs_revision 3
== awacs_rx_cmd_space 1
< AWACS_SCREAMER 2
== AWACS_SCREAMER 8
>> awacs_subframe 1
== AWACS_TUMBLER 1
== awacs_tx_cmd_space 1
== awaiting_reply 2
* away 3
| AWC_BAP_BUSY 1
| AWC_BAP_DONE 3
| AWC_BAP_ERR 1
| AWC_BAP_ERR) 1
| AWC_BAP_LOCKED 6
| awc_debug 4
== awc_drive_info 1
| awc_i365_sockets 1
+ awc_nof_rids 1
< awc_nof_rids 3
< AWC_NOF_RIDS 5
< AWC_RX_BUFFS 1
+ AWC_TX_HEAD_SIZE 4
< AWE_CHORUS_NUMBERS 1
< AWE_CHORUS_PREDEFINED 2
== AWE_DRUM_BANK 4
< AWE_FX_END 1
< AWE_MAX_CHANNELS 9
< AWE_MAX_DRAM_SIZE 1
< AWE_MAX_PRESETS 1
< awe_max_voices 17
< AWE_MAX_VOICES 8
< AWE_MD_END 2
< AWE_MD_VERSION 1
| _AWE_MODE_FLAG 1
| _AWE_MODE_VALUE_MASK 4
< AWE_NORMAL_VOICES 5
== AWE_PATCH 1
< AWE_PATCH_INFO_SIZE 1
+ AWE_PATCH_INFO_SIZE 6
| AWE_PAT_LOCKED 2
| AWE_PAT_SHARED 2
== AWE_PLAY_DIRECT 6
== AWE_PLAY_MULTI2 5
< AWE_REVERB_NUMBERS 1
< AWE_REVERB_PREDEFINED 2
| AWE_SAMPLE_8BITS 3
+ AWE_SAMPLE_INFO_SIZE 4
| AWE_SAMPLE_REVERSE_LOOP 4
| AWE_SAMPLE_UNSIGNED 1
== AWE_ST_ON 1
< AWE_VOICE_REC_SIZE 1
* awkward 2
== aWord 1
| aword_cnt 2
+ ax 1
== ax25 7
+ AX25_ADDR_LEN 2
* AX25_ADDR_LEN 5
+ AX25_BPQ_HEADER_LEN 15
== AX25_COMMAND 7
* AX25_DEF_T1 1
== ax25_dev 11
== ax25_digi 2
| AX25_DM 1
+ AX25_HEADER_LEN 1
+ ax25_header_len 2
+ AX25_KISS_HEADER_LEN 2
< ax25_maxdev 5
< AX25_MAX_DIGIS 1
+ AX25_MAX_HEADER_LEN 29
< AX25_MAX_VALUES 1
== AX25_MODULUS 1
+ AX25_MTU 1
< AX25_NOUID_BLOCK 1
== ax25o 2
== AX25_P_ARP 1
| AX25_PF 1
== AX25_P_IP 2
== AX25_P_SEGMENT 2
== AX25_P_TEXT 1
== AX25_RESPONSE 3
== ax25_route_list 2
== AX25_RR 3
== ax25_rt 7
== AX25_SABM 3
== ax25_spe_rt 1
| AX25_U 4
== ax25_uid 5
== AX88140 2
== ax 9
+ AXF_INUSE 1
+ AX_LOOP 3
+ AXNET_CMD 3
+ AXNET_DATAPORT 8
+ AXNET_MII_EEP 1
+ AXNET_RESET 3
+ AXNET_START_PG 1
== axp 3
| axsr 1
== aztAudioStatus 3
+ azt_buf 1
== azt_buf_in 1
* azt_buf_in 2
+ azt_buf_in 2
== azt_buf_out 2
* AZT_BUF_SIZ 1
+ AZT_BUF_SIZ 1
< AZT_BUF_SIZ 4
== azt_cont 2
< AZT_FAST_TIMEOUT 4
== aztIndatum 2
| aztIndatum 5
== azt_mode 2
== AZT_MODE_2 3
+ azt_next_bn 1
== azt_port 11
== aztPresent 1
< azt_read_count 3
== azt_read_count 3
== azt_read_mode 3
< AZT_RETRY_ATTEMPTS 8
== AZT_S_IDLE 2
== azt_state 9
== azt_state_old 7
== azt_st_old 3
< AztTimeout 2
< AZT_TIMEOUT 8
< aztTimeOutCount 11
== AztTries 1
+ B0 1
== b0 3
+ b0 3
* b0 4
< b0 6
>> b1 1
< B115200 1
== B115200 1
+ B115200 1
| B115200 6
* b 12
+ b 120
| B1200 1
< B1200 3
| b1 5
== b1 6
< b16 2
+ b16 2
* b16 6
+ B19200 1
+ B1_INSTAT 6
+ B1_OUTSTAT 4
&& b 2
| b2 1
+ b2 1
== b2 4
< B2400 1
>> b 29
| B2_E3_RES_MASK 2
* b2f0 1
== b2f0_result 18
+ B2_MAC_0 1
>> b2stat 1
| B32 6
== b3 4
| B38400 5
+ B38400 5
| B3_PROT_T90NL 1
| B3_PROT_TRANSPARENT 1
== B4800 1
| B4800 1
< b 57
== B57600 1
+ B 6
| B64 234
== b 66
== B78600 1
| B 80
| b 81
| B9600 47
== ba0 2
+ BA0_AC97_RESET 5
== ba0_addr 1
+ BA0_CWPR); 1
== ba1_addr 1
&& ba1_addr 1
+ ba1_addr 4
+ BA1_CSPB 1
>> BA1_PCTL 1
| BA1_PCTL 1
+ BA1_SP_DMEM0 1
+ BA1_SP_DMEM1 1
+ BA1_SP_PMEM 1
+ BA1_SP_REG 1
| BA5_EN 1
| BABBLE 2
| BABL 3
>> back 1
+ back 1
< back 3
== back 3
* back 9
| BACK_AHEAD 2
+ backchain 2
< backchain 4
+ backlight 4
< backlight 8
== backlighter 1
== backlighter_data 1
< backlight_level 2
< BACKLIGHT_MAX 4
< BACKLIGHT_MIN 1
< BACKLIGHT_OFF 8
< backlog 1
| backoff 1
+ backoff 1
+ backoffs 1
< backspace 2
== backtitle 2
< backupindex 1
| backupP4_0d 1
* bad 2
+ bad 4
== bad_alpa 2
| BAD_ALPA 3
&& bad_card 1
| BAD_CRC 6
| badd32 2
< BADDEVCNT 1
< baddr 2
>> baddr 2
+ baddr 3
| BADGE4_GPIO_LGP2 4
| BADGE4_GPIO_SDSCL 4
| BADGE4_GPIO_SDTYP1 2
| BADGE4_GPIO_TESTPT_J6 4
| BADGE4_GPIO_UART_HS2 4
== BADINST 2
| bad_map 1
&& bad_map 1
< badness 2
+ badPackets 1
| badpmu 2
== badr 2
< bads 1
+ bads 2
== BAD_STATUS 3
* badtx 2
+ bad_xaddr 6
>> BAGET_A24M_BASE 1
>> BAGET_A24S_BASE 2
>> BAGET_A24S_MASK 2
< BAGET_IRQ_NR 4
< BAGET_PIL_NR 1
| baka 1
< bal 25
>> balance 1
| balance 1
< balance 8
+ balance 8
+ BALO_OFFSET 4
| band 1
< band 2
+ band 2
| BANDIT_COHERENT 2
>> BANDIT_DEVID_2 1
+ BANDIT_DEVNUM 3
== BANDIT_REVID 1
< BAND_NUM 2
< bandwidth 3
< bank0Base 1
| bank0Base 1
+ bank0Base 1
== bank0Length 2
+ bank0Length 3
== bank0_size 1
* bank0_size 3
+ bank0Top 2
== Bank 1
* bank 10
+ bank1 2
< bank 13
< bank1Base 1
>> bank1Base 1
| bank1Base 1
+ bank1Base 1
== bank1_ef 1
== bank1Length 2
+ bank1Length 5
+ bank1Top 2
* Bank 2
+ bank2 2
< bank2Base 1
| bank2Base 1
== bank2_ef 1
== bank2Length 2
+ bank2Length 4
+ bank2_size 8
+ bank2Top 2
< bank3Base 1
>> bank3Base 1
| bank3Base 1
== bank3_ef 1
== bank3Length 2
+ bank3Length 6
+ bank3_size 7
+ bank3Top 2
+ BANK4 1
+ bank4Top 1
| bank 5
+ bank 5
== bank 9
< bank_end 1
| banknbr 1
< bank_no 1
* bank_num 3
< banks 6
+ BANK_SELECT 14
* BANK_SIZE 1
* bank_size_capture 1
* bank_size_effect 1
* bank_size_playback 2
== bank_start 1
== banner 1
== BAP_0 1
== bap 1
| BAP_BUSY 1
| BAP_DONE 1
| BAP_ERR 1
+ bar0 10
< bar 11
&& bar1 1
| bar 12
+ bar4reg 1
< BAR_5 1
+ bar5 2
* bar 6
== bar_file 1
+ barg_buf 1
+ BARG_LEN 2
< barLength 1
< bar_limit 1
< barnum 1
== barnum 1
* barnum 1
< BarNumber 1
| bar_response 4
< BarSize 1
== BarSize 1
+ bar_size 3
+ bar_value 1
| base0 5
>> Base 1
+ BASE 1
| base1 3
&& base 2
| Base 2
< base_2 1
| base_2 1
+ base2 1
| base2 3
| base_2_c 1
* base 31
| BASE 4
+ base 556
>> base64 1
+ base64 1
< base 65
>> base 74
== base 79
| base 87
| base_addr 1
== baseAddr 1
== BaseAddr 1
+ BASE_ADDR 1
+ BaseAddr 18
&& base_addr 2
+ base_addr 22
== base_addr 29
+ baseaddr 3
< base_addr 35
+ baseAddr 63
+ base_address 1
< base_address 4
>> base_address_register 1
== base_addr_virt 2
* BASE_BAUD 4
== base_bits 1
| base_bits 1
| BASE_CMD 2
| base_code 2
* based 2
< base_delay 1
== base_dir 1
* base_freq 1
< baseidx 1
* baseidx 1
+ baseidx 2
+ baseio 4
+ base_io 40
== baseio_console_conn 1
== base_len 1
+ base_len 2
+ baselen 2
== baselen 3
< baselen 6
>> base_lo 2
| base_lo 2
+ base_mem 1
+ baseminor 1
== base_mod 6
== basename 2
* base_note 1
+ base_note*171); 1
< BASE_OCTAVE 2
+ BASE_OCTAVE 2
+ base_off 2
| base_offset 2
+ base_offset 2
+ base_page 2
+ BASE_PAGE_SIZE 1
< BASE_PCI_IRQ 2
< basepipe 2
== basepipe 3
+ base_port 2
+ basePort 2
+ baseport 5
+ base_ptr 16
+ basereg 14
< bases 1
+ base_stuff 1
| baseval 2
+ BASE_XBOW_PORT 3
* basically 2
< basic_rate 1
| basic_rate 1
| basr 11
| BASR_ACK 18
| BASR_END_DMA_TRANSFER 10
| BASR_IRQ 4
| BASR_PARITY_ERROR 4
| BASR_PHASE_MATCH 15
>> bass 1
+ bass 1
* bass 2
< bass 3
< __bat2 1
+ __bat2 1
< __bat3 1
+ __bat3 1
< batchcount 2
== batch_head 1
+ batch_head 1
+ batch_max 2
* batch_tail 1
+ batch_tail 1
== batch_tail 2
+ BATCH_WORK_AMOUNT 1
* BATCH_WORK_AMOUNT 4
< BATCH_WORK_AMOUNT 7
< bat_max 3
| BATTERY_1_FAILURE 4
| BATTERY_2_FAILURE 4
+ battery_capacity 1
* battery_capacity 3
| battery_flag 1
| battery_status 1
&& (baud 1
< baud 26
+ baud 3
* baud 39
>> baud 4
== baud 43
| baud 7
< baud_base 1
* BAUD_BASE 1
* BaudBase 2
* baud_base 24
* baudclk 2
* BaudDivisor 2
| baud_idx 2
* baudrate 1
< baudrate 14
== baudrate 2
| baudrate 3
* baud_rate 4
< baud_rate 6
== bay 2
== BAYCOMCTL_GETDEBUG 1
+ baycom_device 8
| BB1_PROTECTED 6
| b_base 1
+ b_base 2
+ bbc_regs 3
+ BBC_WDACTION 9
| BBD_ERR 3
+ bbits 2
+ b_blocknr 4
| BBR_READ 8
| bbuf 1
* BBY_PAGESIZE 4
* %bc 1
| BC 1
| bc 10
< bc 2
+ bc 3
== B_c 33
== bc 5
| BCAST 2
>> bcd 10
| bcd 10
+ bchan 1
+ bclock 6
* BCM54xx 1
| BCMREG_RAMEN 1
| BCMREG_RAMWIN 1
== bcode 2
== bcount 1
| bcount 1
+ bcount 1
< bcount 9
< bCounter 1
| BC_PRESENT 1
== bcpu 13
| BCR 1
| bcr1 2
+ BCR 7
+ BCR_CCFL_POW 2
| BCR_FREEBIRD_LCD_DISP 4
+ BCR_PWM_BACKLIGHT 2
>> bcsp_txmsg_crc 1
| bcsp_txmsg_crc 1
| BCSR0_COLTESTDIS 2
+ BCSR_ADDR 1
+ BcstFramesRcvdOk 4
+ BcstFramesXmtdOk 8
+ BcstOctetXmtOk 4
+ BcTimeStamp 1
+ BCTL 35
| BCTL_TX_FIFO_8 2
< bd 4
< BD_8520P 1
* B_DAC 1
+ b_data 1
| bData 1
| BDB_NO_WARNING 8
== BD_COOKIE 2
+ bd_count 3
< bd_count 4
| BD_CownsBD 1
| bdctl 1
+ bdelay 2
| BD_ENET_RX_EMPTY 3
| BD_ENET_RX_INTR 3
| BD_ENET_RX_LAST 12
| BD_ENET_RX_SH 10
| BD_ENET_TX_INTR 8
| BD_ENET_TX_LC 2
| BD_ENET_TX_RL 6
* bdepth 3
< bdepth 4
== bdepth 4
+ bdepth 4
== bDescriptorType 1
* @bdev 1
== bdev 4
== BDEV_FILE 1
== BDEV_FS 1
| bd_flags 1
| BD_FLG_COAL_NOW 1
| BD_FLG_JUMBO 1
| BD_FLG_MINI 3
| BD_FLG_TCP_UDP_SUM 3
| BD_FLG_VLAN_TAG 2
+ BDID 1
>> BDINFO_FLAGS_MAXLEN_SHIFT 2
+ BDINFO_FLAGS_MAXLEN_SHIFT 4
== bdops 2
+ bdp 4
| BD_RxBDID_MASK 2
>> BD_RxBDID_SHIFT 1
+ BD_RxBDID_SHIFT 1
| BD_SC_BR 2
| BD_SC_EMPTY 9
| BD_SC_FR 12
| BD_SC_INTRPT 6
| BD_SC_LAST 2
| BD_SC_OV 8
| BD_SC_PR 8
| BD_SC_READY 2
| BD_SC_WRAP 7
< bdus2 1
+ bdus8 1
+ B_e 2
* be 59
>> beacon_period 1
| beacon_period 1
* Because 1
* because 9
* become 1
* beeing 2
* been 8
== beep_buf 3
* BEEP_BUFLEN 3
+ beep_dbdma_cmd 1
== beep_dbdma_cmd_space 1
== beep_hz_cache 1
>> beep_speed 1
== beep_vol 1
== beep_volume_cache 1
* *before* 1
< before 2
* before. 2
* before 5
+ before 7
+ before_wrap 1
== BEFS_BT_EMPTY 2
== BEFS_BT_END 1
== BEFS_BT_MATCH 1
== BEFS_BT_NOT_FOUND 2
== BEFS_ERR 2
== befs_inode_cachep 1
| BEFS_INODE_IN_USE 2
== BEFS_INODE_MAGIC1 1
+ BEFS_NAME_LEN 2
< BEFS_NUM_DIRECT_BLOCKS 2
== BEFS_OK 2
< Beg 1
+ Beg 14
* Begin 2
< begin 6
+ begin 619
+ begin_avail 5
+ begintimer 1
| begin_ts 3
* behaviour, 1
* being 1
+ belem 1
| BELKIN_SA_FLOW_IRTS 2
| BELKIN_SA_FLOW_IXON 2
| bellbits 5
* below 4
* BENCH_SIZE 2
* bend 3
< bend 8
* BenH. 1
* ber 2
== best 1
< best 2
* best 2
< best_delta 1
< best_diff 1
< bestdiff 1
== bestdist 1
< bestdist 3
* best_div1 1
+ best_div1 1
< besterr 1
* best_err 1
< best_guess 2
< besth2 2
>> best_i 1
+ bestlen 1
+ best_len 19
< best_len 3
* best_list_size 1
< best_load 1
< best_mod 1
+ best_mult 1
== best_order 1
+ best_order 1
< best_pages 1
== best_prescaler 1
== bestslave 2
< bestsofar 2
* best_t0 2
+ best_t0 3
* best_t1 2
+ best_t1 2
+ best_tm 2
* beta-release 1
+ bExp 16
== bExp 39
== bf 1
+ &bf, 1
| BF 30
* bfc 1
+ B_FIFO_SIZE 11
+ BFL 2
| B_FLAG 1
| bflags 9
+ BFLL 2
+ B_FLOW_ADJUST 2
== bfn 2
| bfn 8
== bfo 4
| bfo 4
< bfp 2
* bfp 2
+ B_FREE_SPACE 4
* BFS_BSIZE 1
< BFS_BSIZE 2
+ BFS_BSIZE 2
+ BFS_DIRENT_SIZE 1
< BFS_NAMELEN 4
+ BFS_ROOT_INO 12
< BFS_ROOT_INO 3
+ bFunctionLength 1
| bg 8
>> bgc 2
+ BGDH 1
+ BGDL 5
+ BGR 2
| bgx1 2
| bgx 19
| bgx2 2
>> bgx 37
&& bh1 1
== bh1 3
* bh 2
&& bh 2
== bh2 5
+ bh 4
== bh 65
== BHARDWARN 2
== bhb 4
>> bhct 1
* bhct 1
+ bhct 2
+ bh_data 2
+ BH_Dirty 4
== bhe 2
< bhind 1
== bhlist 2
+ BH_Lock 8
+ BH_Mapped 41
+ BH_New 17
== bhnext 1
== bhprev 1
+ BH_Req 8
+ BH_Uptodate 1
< bi 1
+ BIAS 1
| BIASMOD_EN 2
+ bibma 10
+ BID_BOARD_ID_BYTE 1
| BID_EEPROM_CHIP_REV_MASK 2
+ BID_LAR_0 1
| BID_OTHER_BIT 2
| BID_RECALL_DONE_MASK 2
+ BID_REG_1 20
+ BID_REG_3 6
| BID_SIXTEEN_BIT_BIT 1
+ bidx 2
< big 1
== big 1
* (Big 1
* Big 1
+ bigbuf 23
< BIGD_MAXDRIVES 6
* Big-endian 1
* BIGHEADS 1
+ bigkernel 2
| BIGMAC_IMASK_SENTFRAME 2
| BIGMAC_RXCFG_FIFO 2
| BIGMAC_RXCFG_HENABLE 1
| BIGMAC_RXCFG_REJME 1
| BIGMAC_XCFG_RESV 2
< BIGSUR_2NDLVL_IRQ_HIGH 4
< BIGSUR_2NDLVL_IRQ_LOW 3
+ BIGSUR_2NDLVL_IRQ_LOW 5
>> BIGSUR_ETHER_IOPORT 1
+ BIGSUR_ETHER_IOPORT 1
+ BIGSUR_ETHR 3
+ BIGSUR_IMR0 1
+ BIGSUR_IMR1 1
| BIGSUR_IOMAP_HI_MASK 2
>> BIGSUR_IOMAP_HI_SHIFT 1
+ BIGSUR_IOMAP_HI_SHIFT 5
+ BIGSUR_IOMAP_HI_THRESH 2
< BIGSUR_IOMAP_HI_THRESH 3
| BIGSUR_IOMAP_LO_MASK 2
>> BIGSUR_IOMAP_LO_SHIFT 1
+ BIGSUR_IOMAP_LO_SHIFT 5
< BIGSUR_IOMAP_LO_THRESH 3
+ BIGSUR_IRQ0 1
+ BIGSUR_IRQ1 1
< BIGSUR_IRQ_HIGH 9
+ BIGSUR_IRQ_LOW 7
< BIGSUR_IRQ_LOW 8
| BIGSUR_LED 2
+ BIGSUR_LSR0_SIZE 1
+ BIGSUR_LSR1_SIZE 1
< bigwin 2
* Bill 1
< bin 1
* bin 2
* Bind 2
+ BINPRM_BUF_SIZE 3
| b_int_status 2
< bionet_debug 7
* BIOS 1
* BIOS32 1
+ bios32_entry 1
+ BIOS 8
< biosaddr_ptr 1
== biosaddr_ptr 2
>> bios_adr 1
+ bios_adr 1
+ bios_base 11
| BIOSCODE 1
+ BIOSCODE 1
* BIOS_CONFIG 1
| biosctl 1
== bios_dir 1
* BIOSen 2
+ bios_header_offset 2
+ BIOS_ID_OFFS 1
+ BIOS_LENGTH 1
< bios_major 3
== bios_major 4
< bios_minor 5
| BIOSMODE 2
+ bios_seg 6
== BIOS_TRANSLATION_25563 2
>> bios_version 2
== bi_recs 2
| bist 1
>> BIT_0 1
== BIT_0 2
>> BIT0 2
| BIT0 2
+ BIT_0 2
| BIT_0 31
+ BIT0 6
* (bit 1
* bit. 1
+ Bit 1
+ BIT10 1
| BIT10 4
* bit 11
+ BIT11 1
| BIT_1 17
== BIT_1 2
>> BIT1 2
+ BIT_1 2
+ BIT12 1
| BIT1 3
+ BIT13 4
== bit 14
+ BIT14 7
>> bit 15
+ BIT15 7
+ BIT1 8
+ BIT_2 10
+ BIT2 10
| BIT_2 11
>> BIT2 2
| BIT2 8
&& bit 3
< Bit 3
| BIT_31 4
>> BIT3 2
| BIT3 6
| bit 39
| BIT_3 9
+ BIT3 9
+ BIT 4
+ BIT4 10
| BIT4 12
| BIT_4 2
< bit 45
+ BIT_4 6
| BIT_5 1
+ BIT5 14
| BIT5 7
| BIT_6 19
+ BIT6 8
| BIT6 9
+ bit 70
+ BIT7 3
| BIT7 7
| BIT_7 9
+ BIT8 4
| BIT9 2
+ BIT9 3
| BIT_AC 1
>> bit_bucket 2
| bit_bucket 2
< bitcnt 1
== bit_cnt 1
+ bitcnt 1
< bit_cnt 3
| bitcnt 3
== bitcnt 4
>> bitcnt 4
== bitcount 2
+ bit_count 3
< bitCounter 6
&& bit_cur 1
+ bit_cur 1
| BIT_DZC 2
| BIT_DZE 2
< bite 2
&& bit_exp 1
+ bit_exp 1
| BIT_IOC 2
| BIT_IOE 2
| BIT_IXC 2
| BIT_IXE 2
+ bitmangler 4
+ bitmap 4
< bitmap_nr 18
< bitmap_size 1
>> bitmap_size 1
+ bitmap_size 2
| bitmask 2
| bit_mask 5
+ bitno 13
== bitno 2
< bitno 7
< bitnr 1
>> bitnr 1
< bit_nr 2
== bit_nr 2
+ bit_nr 3
>> bit_nr 5
| bit_nr 6
>> bit_num 1
| bit_num 1
| bitnum 1
+ bit_num 12
< bitnum 2
>> bitnum 2
| BIT_OFC 2
| BIT_OFE 2
+ bit_offset 1
| BIT_ORDER_LSB 1
| BIT_ORDER_MSB 1
< bitout 4
== bitpos 1
* bitpos 1
< bitpos 2
+ bitpos 5
== bitrate 4
< BITRATE_TABLE_SIZE 5
* bitrev 2
| bits_16 2
< bits 19
== bits 21
+ bits 27
* bits. 3
* bits 5
>> bits 80
| bits 84
< bitshiftcnt 2
+ bitshiftcnt 2
< bitsize 4
* bits_per_frame 1
== BITS_PER_LONG 1
* BITS_PER_LONG 15
+ BITS_PER_LONG 17
< BITS_PER_LONG 22
< BITS_PER_PAGE 1
+ BITSPERPAGE 1
* BITS_PER_PAGE 2
| BITS_PER_PAGE_MASK 2
+ bits_per_pixel 1
* BITS_PER_SHORT 3
>> bits_wanted 2
+ bits_wanted 2
+ bits_wide 1
| BIT_SYNC 1
| BIT_T70_EXT 2
+ BIT_TO_IRQ 1
| BIT_UFC 2
| BIT_UFE 2
== bit_value 3
== bit_width 1
>> BIU_BLOCK 1
+ BIU_BLOCK 15
| BIU_BURST_ENABLE 4
| BIU_NVRAM_CLOCK 6
| BIU_NVRAM_DATAIN 1
| BIU_NVRAM_DATAOUT 1
| BIU_NVRAM_SELECT 1
| BIU_PCI1080_CONF1_DMA 4
| BIU_PCI_CONF1_FIFO_128 2
| BIU_PCI_CONF1_FIFO_64 1
| BIU_PCI_CONF1_SXP 4
| BIU_R2HST_INTR 2
| BIU_R2HST_ISTAT_MASK 1
< biw 2
* biw 2
* bix 1
== BJ_Forget 2
== BJ_Metadata 2
== BJ_Reserved 2
== BJ_Shadow 2
< bk 1
| BKGD_MIX_D 2
+ bk_save 6
== bl 1
* bl 1
< bl 10
>> BL_16M 1
>> bl 3
| bl 3
+ bl 3
< BL_8M 1
| BL_8M 1
>> blacklevel 2
| blacklevel 6
== blacklist 1
* blacklist 2
== BLADE3D 2
== blank 1
>> blank 1
| blank 3
< blank 5
+ blank 5
| BLANK_BIT 2
== BLANK_CHECK 1
+ blankinterval 3
< BLANK_LOOP_SIZE 1
+ blank_mode 3
< blank_mode 4
== blank_mode 6
| BLAST_COMPLETE 1
| blb 1
* BL_CODES 1
+ blcodes 2
+ BL_CODES 2
< BL_CODES 4
< blcodes 6
>> blcr 1
== blen 5
+ blen 7
< b_length 2
* blindly 1
| bline 1
| blink 1
== blinkindicator 4
+ blink_setting 1
| blink_setting 3
| BLIST_BORKEN 2
| BLIST_FORCELUN 10
| BLIST_ISDISK 1
| BLIST_ISROM 1
| BLIST_KEY 2
| BLIST_LARGELUN 15
| BLIST_MAX5LUN 3
| BLIST_NOLUN 2
| BLIST_NOTQ 3
| BLIST_SINGLELUN 12
| BLIST_SPARSELUN 16
* blit_width 3
== blk 2
>> blk 2
+ blk2 1
* blk 4
+ blk 5
< blk 7
== BLK_BOUNCE_ANY 1
== BLK_BOUNCE_HIGH 1
* blk_cnt 1
+ blkcnt 4
+ blk_dev 1
+ blk_end 1
== blkfront 1
== BLKGETSIZE 2
+ BLKH_SIZE 12
== blk_id 4
== blkmtd_proc 1
< blkno 13
== blkno 2
>> blkno 3
* blkno 4
+ blkno 9
* blknum 1
< blkoff 1
* blkoff 1
+ blk_offset 1
* blkofs 1
* blk_per_trk 10
< blk_per_trk 3
+ blkptr_offset 1
| _BLK_REG_MASK 20
+ _BLK_REG_SHFT 9
== blks 1
+ blks 1
< blks 2
>> blks 8
>> blksize 1
* blksize 1
< blk_size 2
== blk_size 2
>> blksize_snap 2
< BLKS_PER_BUF 2
* blks_per_frame 1
== blksz 1
+ blk_sz 1
* blk_sz 2
+ blksz 2
< blk_sz 3
== block 19
| block 19
< block2 1
+ block 31
< block 39
* block 40
>> block 42
* block, 7
| _BLOCKABLE 8
+ block_bits 1
+ blockbits 1
+ block_count 3
< block_count 4
+ block_count_new 1
| block_dma 2
== block_done 2
== blocked_owner 1
== blocked_pid 1
+ block_end 1
< block_end 8
| blockendptr 2
== block_flag 2
< block_group 2
+ blockindex 2
* blocking 1
== BLOCK_INSWAP 1
+ block_len 1
< block_len 3
< blocklength 1
>> blocklength 1
| blocklength 1
| blockmap 1
== BLOCK_NIL 20
< blockno 2
+ blockno 4
+ blockno_at_run_start 1
| block_nr 1
* block_nr 1
+ block_nr 1
< block_nr 2
== block_nr 2
== blocknr 2
+ blocknr 5
< block_num 1
< blocknum 6
+ blockoff 5
== BlockPointer 2
>> blockptr 1
+ blockptr 1
* blocks, 1
< blocks 12
== blocks 2
>> blocks 3
+ blocks 3
* blocks 6
>> BlocksCompleted 4
< block_sectors 4
< block_shift 2
< blocks_in_map 2
< blocksize 18
* blocksize 19
+ blocksize 19
< BLOCK_SIZE_1G 1
< BLOCK_SIZE_21G 1
* BLOCK_SIZE 23
< block_size 3
* block_size 3
< BLOCK_SIZE 3
== BLOCK_SIZE 3
+ BLOCK_SIZE 3
* blockSize 4
< BLOCK_SIZE_42G 1
< BLOCK_SIZE_528M 1
== blocksize 6
>> blocksize 7
+ blockSize 8
< BLOCK_SIZE_BITS 1
+ blocksize_bits 2
+ BLOCK_SIZE_BITS 9
| blocksize_mask 4
+ BLOCK_SIZE_PAGE_LENGTH 2
< blocks_needed 1
* BLOCKS_PER_PAGE 1
>> block_start 1
< block_start 6
+ block_start 9
+ block_to_free 1
< blockus 1
>> blog 1
+ Blowfish_Init_Key 1
== BLS_ABTS 1
== BLS_ABTS_ACC 1
| BLS_ABTS_ACC 2
== bls_type 2
>> bltMod 1
| blt_status 1
+ blue 1
>> blue 32
| blue 34
* blue 5
>> blueshift 2
+ blueshift 2
< BLUETOOTH_TTY_MINORS 2
< BLUEZ_MAX_PROTO 3
+ BLZ2060_DMA_ADDR 2
+ BLZ2060_ESP_ADDR 3
* bm 1
>> bm 10
+ bm 35
== bm 6
< bm 8
== bmac 2
+ BMAC_ALIMIT 2
== bmac_devs 5
== bmac_emergency_rxbuf 3
+ BMAC_EXCTR 9
+ BMAC_GLECTR 5
+ BMAC_HTABLE0 14
+ BMAC_HTABLE1 14
+ BMAC_HTABLE2 14
+ BMAC_HTABLE3 14
+ BMAC_IGAP1 2
+ BMAC_IGAP2 2
+ BMAC_IMASK 1
+ BMAC_JSIZE 4
+ BMAC_LTCTR 5
+ BMAC_MACADDR0 3
+ BMAC_MACADDR1 3
+ BMAC_MACADDR2 3
+ BMAC_RCRCECTR 5
+ BMAC_RSEED 3
+ BMAC_RXCFG); 1
+ BMAC_RXCFG 27
+ BMAC_RXSWRESET 4
| bmac_status 13
+ BMAC_TXCFG 14
+ BMAC_TXSWRESET 4
+ BMAC_UNALECTR 5
+ BMAC_XIFCFG 10
+ BMAPBLKNO 1
< bmap_nr 3
+ bmap_nr 4
+ bmap_nr_new 2
< bmap_nr_new 3
+ bmapsize 1
== bmask 1
+ bmask 2
< BMAX 4
+ BMAX 8
| BMC0_HARDDIS 2
| BMC0_VARBEAMEN 1
| BMC0_VARVBEN 1
* bm_compare 1
== bmcr 2
| bmcr 9
| BMCR_ANENABLE 31
| BMCR_ANRESTART 18
| BMCR_FULLDPLX 25
| BMCR_ISOLATE 4
| BMCR_PDOWN 8
| BMCR_RESET 6
| BMCR_SPEED100 18
+ BMCTL_RUM 2
+ BMCTL_RWM 4
| BMCTL_RX_DIS 1
+ BMCTL_SUM 5
+ bmdma 1
| BM_FLAGS_D0_SUPPORT 1
| BM_FLAGS_D3_SUPPORT 1
* bm_generate_notify 1
< BM_HANDLES_MAX 1
+ BMODE_LAST_ADDR_OFFS 2
== bmp 1
+ bmp 1
+ bmp1 1
* bmp_block 1
+ BMPR12 1
+ BMPR13 1
* bm_print_eval_error 1
| BM_PRINT_GROUP 5
| BM_PRINT_IDENTIFICATION 1
| BM_PRINT_LINKAGE 1
| BM_PRINT_POWER 1
| BM_PRINT_PRESENT 2
== bmsr 1
| BMSR_1000BT_XSR 1
| BMSR_100BASE4 4
| BMSR_100FULL 2
| BMSR_100HALF 6
| BMSR_10FULL 2
| BMSR_10HALF 2
| bmsr 4
| BMSR_ANEGCAPABLE 4
| BMSR_ANEGCOMPLETE 6
| BMSR_LINKSTAT 6
| BMSR_LSTATUS 31
== BMSR_LSTATUS 5
| BMSR_MEDIA 2
| BM_STATUS_BATTERY_PRESENT 1
| BM_STATUS_PRESENT 4
| BMU_EOF 4
| BMU_OWN 4
| BMU_SMT_TX 3
| BMU_ST_BUF 2
| BMU_STF 4
< bn 2
* bn 2
== bn 5
| BNEP_EXT_HEADER 1
< BNEP_MAX_MULTICAST_FILTERS 1
+ BNEP_MAX_MULTICAST_FILTERS 1
< BNEP_MAX_PROTO_FILTERS 3
| BNEP_TYPE_MASK 6
* board. 1
* Board 1
== board 11
== board1 1
+ board1 1
< board 15
+ board 18
>> board 2
| BOARD_64BIT 1
* board 9
+ board_addr 13
< board_addr 2
< BOARD_COUNT; 1
+ BOARD_COUNT 1
< BOARD_COUNT 13
* board_disabled 1
== board_id 2
+ BOARD_ID 2
| board_id 6
< board_idx 12
== board_idx 2
== BOARD_IDX_OVERFLOW 2
== board_list 3
< board_mem_region_count 1
== board_mem_region_count 1
< boardno 1
+ boardno 3
+ board_num 2
< boardnum 4
* boardnum 4
== boardptr 14
| BOARD_QUARTZ 8
>> board_ram_size 1
< board_rev 1
| board_rev 1
== board_rev 3
* boards. 1
< boards 4
| board_segment 3
+ boards_found 13
< boards_found 3
* board_size 1
| BoardTVType 1
< board_type 2
* boardType 20
== board_type 8
== BOARD_XSURF 3
< BOB_MAX 1
< BOB_MIN 1
== body 1
+ body 10
+ b_off 2
+ boff 5
+ boffset 1
< bofs 1
>> bofs 1
| bofs 1
* BOF's 2
* BOGO_DIRENT_SIZE 1
+ bogus_cnt 1
== boguscnt 3
< boguscnt 9
< boguscount 1
== boguscount 1
&& bold 1
>> Bomb 1
== bond 2
&& (bond->current_slave->dev->flags 1
== BOND_MODE_ACTIVEBACKUP 21
== BOND_MODE_BROADCAST 1
== BOND_MODE_ROUNDROBIN 1
== BOND_MODE_XOR 1
== BOND_MULTICAST_ACTIVE 5
== BOND_MULTICAST_ALL 4
== BOND_MULTICAST_DISABLED 2
| BONITO_BONGENCFG 1
| BONITO_BONGENCFG_MSTRBYTESWAP 1
| BONITO_PCICMD_MTABORT_CLR 6
| BONITO_PCIMSTAT 1
* boomerang_start_xmit 1
* boot 7
+ boot 8
== bootargs 1
| bootcap 1
| BOOTCAP_PARAMS_AFTER_BOOTLDR 1
| BOOTCAP_PARTITIONS 2
== boot_cpu_apicid 1
>> boot_cpu_id 1
+ boot_cpuid 2
== boot_cpuid 4
== boot_cpu_id 6
< BootCurVer 1
== boot_dev 2
+ bootdevice 1
== bootdevice 2
>> bootDeviceBase 1
| bootDeviceBase 1
< bootDeviceBase 2
== bootDeviceLength 1
+ bootDeviceLength 4
| boot_flags 4
| BOOT_FROM_RAM 7
== boot_host 2
>> BOOT_IMG_SIZE 1
&& boot_infos 1
== boot_infos 2
== BOOTLDR_MAGIC 1
== bootloc 1
== bootmagic 1
>> BootMajorVersion 1
>> bootmap 1
+ bootmap_pages 1
>> bootmap_pages 3
== bootmap_pfn 1
+ bootmap_pfn 1
>> bootmap_start 2
+ bootmap_start_pfn 4
| BOOTME_DEBUG 4
| BOOTME_KGDB 4
| BOOTME_KGDBA 2
| BOOTME_KGDBB 2
== BOOT_MEM_MAP_MAX 2
== boot_mem_size 1
>> BootMinorVersion 1
< BootNewVer 1
| boot_options 4
== bootpath 1
* boot_pdrv 2
== boot_record_count 1
| BOOT_SEQUENCE_LEN 1
* boot_size 1
+ bootstrap_processor 1
| BOOT_STS 1
< boot_verbose 1
&& bootverbose 1
< bootverbose 28
== bootverbose 5
* BootX 1
+ border 1
< borken_calibration 1
== borrow 1
* BOT 3
* both 1
== both 2
| BOTH_EMPTY 8
+ Bottom 1
< bottom 2
+ botwin 4
== bounce_buffer 1
< bound 2
< Bound 2
< boundary 1
* boundary 1
== boundlen 3
< boundlen 53
| box 1
* box 1
< box 10
+ box 3
+ box_width 10
< box_width 2
+ box_x 7
+ box_y 2
>> bp 1
| Bp1 1
| bp 2
== bp 20
== Bp2 1
+ bp 27
* bp 6
| BP 8
| BPC0_COLOR 1
| BPC0_SHRES 1
* bpc 2
| BPC3_LOCT 1
| BPC3_SPRES0 1
| BPC3_SPRES1 1
| BPC4_ESPRM4 1
| BPC4_OSPRM4 1
| b_pci_err_upper 1
* BPERDMAP 1
+ BPERDMAP 13
== BPERDMAP 2
< BPERDMAP 3
| BPF_A 1
| BPF_ADD 2
| BPF_ALU 17
| BPF_AND 2
| BPF_B 3
| BPF_DIV 2
| BPF_H 2
| BPF_IMM 2
| BPF_JA 1
| BPF_JEQ 2
| BPF_JGE 2
| BPF_JGT 2
| BPF_JMP 9
| BPF_JSET 2
| BPF_K 1
| BPF_LD 10
| BPF_LDX 5
| BPF_LSH 2
| BPF_MEM 4
| BPF_MISC 2
| BPF_MUL 2
| BPF_NEG 1
| BPF_OR 2
| BPF_RET 2
| BPF_RSH 2
| BPF_SUB 2
| BPF_TAX 1
| BPF_TXA 1
| BPF_W 4
== BP_INSERT 2
== bpinstr 2
< bpl 1
| bpl 2
| bplcon3 1
== BP_MSGOUT 1
>> bpos 1
+ bpos 1
>> bpp 2
< bpp 22
* bpp 34
+ bpp 4
== bpp 43
+ BPP_CSR 7
< BPP_DELAY 4
| BPP_GP_Busy 4
| BPP_GP_nFault 3
| BPP_GP_PError 3
| BPP_GP_Select 4
+ BPP_IR 1
< BPP_NO 7
+ BPP_OCR 1
+ BPP_OR 3
| BPP_PP_nAutoFd 7
| BPP_PP_nInit 7
| BPP_PP_nSelectIn 9
| BPP_PP_nStrobe 23
== BPP_PROBE_CODE 1
+ BPP_TCR 3
== bpq 4
== bpqdev 1
== bpq_devices 1
< bpr 1
&& bpriv 1
== bps 1
* bps 1
* bps, 1
< bps 20
== bptr 3
+ bptr 43
+ bpts 6
| BR00_OP_COLOR_BLT 12
| BR00_OP_SRC_COPY_BLT 4
< br 1
| BR13 1
== br 2
< bra 2
| BRAIND 1
| BR_ALWAYS 29
+ BR_ALWAYS 5
* branch 1
+ branch 8
| BRANCH_ALWAYS 3
| BRANCH_IFTRUE 2
* brand 1
== brate 1
* brate 2
< brate 3
== bRC 1
| BRCR_PCBB 4
== BRCTL_ADD_BRIDGE 1
== BRCTL_ADD_IF 1
+ B_RCVBUFREADY 4
| BRD0_OK 2
== brd 1
>> brd 1
| BRD1_OK 2
< brd 2
| BRDCS 7
| brdctl 1
| BRDDAT3 4
| BRDDAT4 4
| BRDDAT5 8
| BRDDAT6 18
| BRDDAT7 15
| BRDEN 4
== brdev 2
== BRD_ID_8115T 1
* brdnr 2
< brdnr 8
| BRD_OK 2
| BRDRW 1
| brd_status 1
| BRDSTB 2
== brd_xrj 1
+ break 1
< BREAK 1975
| break 4
>> break 7
| BREAK_FLAG 2
| BREAK_IND 2
== BREAKINST 1
| BREAK_MASK 2
< break_num 3
== BREAK_OFF 1
* breaks 1
== break_state 1
== break_time 3
&& brec 1
+ bregs 47
| BRENAB 12
< brev 1
== brev 1
== br_fdb_get_hook 1
>> brg 15
| brg 15
< brg 2
>> brgval 1
| brgval 1
== br_handle_frame_hook 1
+ BR_HASH_SIZE 1
< BR_HASH_SIZE 4
+ BRH_OP 6
< BRI_CHANNELS 3
| BRICK_MASK 3
| bridge 1
== BRIDGE 1
== bridge 6
< BRIDGE_CONFIG1_BASE 1
< BRIDGE_CONFIG_BASE 2
< BRIDGE_CONFIG_END 2
* BRIDGE_CONFIG_SLOT_SIZE 1
+ bridge_count 2
== bridge_dev 1
| BRIDGE_DEV_BARRIER 4
| BRIDGE_DEV_COH 2
== BRIDGE_DEV_D32_BITS 4
== BRIDGE_DEV_D64_BITS 6
| BRIDGE_DEV_DEV_IO_MEM 4
| BRIDGE_DEV_DEV_SWAP 8
+ BRIDGE_DEVIO0 1
< BRIDGE_DEVIO0 2
* BRIDGE_DEVIO_OFF 1
| BRIDGE_DEV_OFF_MASK 2
== BRIDGE_DEV_PMU_BITS 6
| BRIDGE_DEV_PREF 4
| BRIDGE_DEV_VIRTUAL_EN 2
| BRIDGE_DIRMAP_ADD512 2
| BRIDGE_DIRMAP_OFF 4
+ BRIDGE_DIRMAP_OFF_ADDRSHFT 2
| BRIDGE_DIRMAP_OFF_ADDRSHFT 4
| BRIDGE_DIRMAP_W_ID 4
+ BRIDGE_DIRMAP_W_ID_SHFT 2
== BRIDGE_ENCAP 1
| bridge_errors_to_dump 1
| BRIDGE_ERRUPPR_ADDRMASK 3
< BRIDGE_EXTERNAL_FLASH 4
== BRIDGE_EXTERNAL_FLASH 4
== BridgeInfo 1
== (BRIDGE_INT_RST_STAT 1
| BRIDGE_INT_RST_STAT 1
| BRIDGE_IRR_CRP_GRP 1
| BRIDGE_IRR_LLP_GRP 1
| BRIDGE_IRR_MULTI_CLR 2
| BRIDGE_IRR_PCI_GRP 1
| BRIDGE_IRR_REQ_DSP_GRP 1
| BRIDGE_IRR_RESP_BUF_GRP 1
| BRIDGE_IRR_SSRAM_GRP 1
| BRIDGE_ISR_ERROR_FATAL 2
== BRIDGE_ISR_GIO_B_ENBL_ERR 2
| BRIDGE_ISR_INVLD_ADDR 4
== BRIDGE_ISR_MULTI_ERR 2
| BRIDGE_ISR_PCIBUS_PIOERR 4
== BRIDGE_ISR_RESP_XTLK_ERR 1
| BRIDGE_ISR_RESP_XTLK_ERR 1
== BRIDGE_ISR_SSRAM_PERR 2
== BRIDGE_NODE 1
== BRIDGE_NODE){ 1
== BRIDGE_PART_REV_A 4
== BRIDGE_PART_REV_B 4
== BRIDGE_PART_REV_C 4
< BRIDGE_PART_REV_D 2
== BRIDGE_PART_REV_D 4
< BRIDGE_PCI_IO_BASE 2
+ BRIDGE_PCI_IO_BASE 7
< BRIDGE_PCI_IO_LIMIT 2
< BRIDGE_PCI_MEM32_BASE 6
+ BRIDGE_PCI_MEM32_BASE 9
< BRIDGE_PCI_MEM32_LIMIT 6
< BRIDGE_PCI_MEM64_BASE 6
+ BRIDGE_PCI_MEM64_BASE 9
< BRIDGE_PCI_MEM64_LIMIT 6
>> BRIDGE_RRB_EN 2
| BRIDGE_RRB_EN 2
| BRIDGE_RRB_PDEV 2
< BRIDGE_SIZE_MIN 1
== bridgeSlot 1
+ bridge_space 2
+ BRIDGE_TYPE0_CFG_DEV0 1
< BRIDGE_TYPE0_CFG_DEV0 2
* BRIDGE_TYPE0_CFG_SLOT_OFF 2
+ BRIDGE_TYPE1_CFG 2
< BRIDGE_TYPE1_CFG 4
== BRIDGE_WIDGET_MFGR_NUM 2
>> BRIDGE_WIDGET_PART_NUM 4
== BRIDGE_WIDGET_PART_NUM 5
| BRI_DRAM_SIZE_MASK 6
| BR_IFCLR 6
| BR_IFSET 10
< bright 1
| bright 1
>> brightness 1
* Bring 3
== br_ioctl_hook 4
== brk 1
< brk 3
| brk 4
| BRK_ABRT 5
| BRKADRINT 1
| BRKD 1
| BRKINT 5
== BRL1_CRC 4
== BRL1_ESC_CH 8
| BRL1_EVENT 4
== BRL1_FLAG_CH 10
== BRL1_LOCALHUB_UART 8
== BRL1_NO_MESSAGE 4
== BRL1_NUM_SUBCHANS 1
< BRL1_NUM_SUBCHANS 5
== BRL1_PROTOCOL 4
+ BRL1_QSIZE 9
== BRL1_VALID 4
| BRL1_XOR_CH 2
+ BRLVGER_FWVER_SIZE 2
< BRLVGER_MINOR 1
+ BRLVGER_MINOR 2
< BRLVGER_SERIAL_BIN_SIZE 1
== br_mac_zero 1
>> br_man 1
* br_man 1
| brmask 2
< brmaxlen 1
< brnum 2
* brnum 4
== broadcast_ip_addr 6
< BROADCOM_DEVICE_ID_5805 1
< BROADCOM_DEVICE_ID_5820 1
== BROADCOM_DEVICE_ID_5820 1
< BROADCOM_DEVICE_ID_5821 1
* broke. 3
== broken_hp_bios_irq9 1
&& BROKEN_INQUIRY 1
| BROKEN_INQUIRY 2
< BROKEN_LEVEL 1
< BRR_DIVIDER_MAX 1
| BRSRC 4
* brute 1
< BRValue 1
== brvcc 2
< bs 1
== bs 1
+ bs1 2
== B_s 12
| BS1_SEL 6
>> bs 2
+ bs 2
| BS 2
&& (BSD_NBITS(data->options[0]) 1
+ BSD_OVHD 2
== bsd_size 1
+ bsd_size 2
< bsd_start 1
== bsd_start 1
+ bsd_start 2
&& (BSD_VERSION(data->options[0]) 1
| bSig 16
+ bSig 16
>> bSig 3
* bSig 3
< bSig 8
== bSig 9
== bSign 18
| bSign 6
== bsize 1
< bsize 12
* bsize 18
* b_size 2
+ bsize 25
< b_size 4
+ bsize_4 1
* bsize_4 2
>> bsize 6
>> bsizes 1
| bsizes 11
== bsizes 2
== bsizes_more 2
== bsm_hash_ptr 1
== BSOFTLONGWARN 1
== BSOFTWARN 1
+ bsp 2
== bsp_lid 2
< bspstore 2
+ BSR 52
| bsr 7
| BSR_FIFO_NOT_EMPTY 2
+ bss 2
< bss 4
+ bss_len 2
+ bss_start 3
== bstate 10
| bstate 4
| BSTAT_RDM1 1
| BSTAT_RDM2 1
== bStatus 1
+ B_SUB_VAL 22
* BSY. 1
| BSYO 8
== bsz 1
| bsz 1
* bsz 1
< bsz 3
| BT445_PROTOCOL 4
>> BT463_PALETTE 12
>> BT463_REG_ACC 4
>> BT485_DATA_PAL 10
| BT848_ADC_AGC_EN 2
| BT848_COLOR_CTL_BSWAP_EVEN 1
| BT848_COLOR_CTL_BSWAP_ODD 1
| BT848_COLOR_CTL_GAMMA 2
| BT848_COLOR_CTL_WSWAP_EVEN 1
| BT848_COLOR_CTL_WSWAP_ODD 1
== BT848_COLOR_FMT_RGB15 1
== BT848_COLOR_FMT_RGB16 2
== BT848_COLOR_FMT_RGB32 1
== BT848_COLOR_FMT_RGB8 1
| BT848_DSTATUS_HLOC 4
| BT848_DSTATUS_PRES 4
+ BT848_E_HACTIVE_LO 1
+ BT848_E_HDELAY_LO 1
+ BT848_E_HSCALE_HI 1
+ BT848_E_HSCALE_LO 1
+ BT848_E_VACTIVE_LO 1
+ BT848_E_VDELAY_LO 1
+ BT848_E_VSCALE_HI 3
+ BT848_E_VSCALE_LO 1
| BT848_FIFO_STATUS_FM1 8
| BT848_FIFO_STATUS_FM3 2
| BT848_GPIO_DMA_CTL_PLTP1_16 2
| BT848_I2C_SCL 2
| BT848_IFORM_XT0 8
| BT848_IFORM_XT1 8
| BT848_IFORM_XTAUTO 2
| BT848_INT_FMTCHG 1
| BT848_INT_GPINT 1
| BT848_INT_HLOCK 3
| BT848_INT_OCERR 4
| BT848_INT_RISCI 1
| BT848_INT_SCERR 2
| BT848_INT_VPRES 1
| BT848_INT_VSYNC 1
| BT848_PLL_X 2
| BT848_RISC_EOL 1
| BT848_RISC_IRQ 4
| BT848_RISC_JUMP 4
| BT848_RISC_RESYNC 2
| BT848_RISC_SKIP 1
| BT848_RISC_SOL 4
| BT848_RISC_SYNC 12
| BT848_RISC_WRITE123 1
| BT848_RISC_WRITE1S23 1
| BT848_RISC_WRITE 7
>> BT848_VSCALE_INT 1
< bt869_initialized 1
== bta 7
== btaudios 1
== BT_CONNECTED 1
< BTES_PER_NODE 1
== BTE_SUCCESS 3
>> btext_drawchar 8
< ___btfixup_end 1
< btg 1
| BTH 3
== btindex 2
+ btindex 2
== BT_LISTEN 2
== btn 1
| btn 1
+ btn 1
< btn 2
== BTN_DEAD 1
+ BTN_JOYSTICK 2
== BTN_MISC 1
+ BTN_MISC 14
< BTN_MISC 2
== BTN_MOUSE 1
== BT_NONE 2
== btntype 1
| btntype 1
< btrk 1
| BT_ROOT 2
+ btsp 1
| BTTV_ALT_DCLK 2
< bttv_debug 23
== BTTV_MAX 1
< BTTV_MAX_FBUF 1
== bttv_num 1
< bttv_num 8
* Btw, 2
== btype 1
| btype 1
* BU 1
* bucket 1
+ bucket 1
== bucket 2
< bucket 3
* bucket_count 1
| bucket_len 1
+ bucket_len 1
< BUCKET_MAX_SIZE 1
+ buckets 5
< bucket_thresh 1
< bud 2
+ BUDDHA_BASE1 1
+ buddha_board 1
+ BUDDHA_IRQ_MR 1
< buddha_num_hwifs 1
+ buddy 1
< buddy 3
< budget 2
+ BUDMIN 1
< budmin 2
| budsz 3
| BU_EMP 3
| BUF 1
+ BUF 1
>> buf 16
+ buf 1848
&& buf 2
< buf 24
== buf 31
== buf32 1
| BUF_3D_USE_FENCE 2
* buf 4
| buf 5
+ buf_addr 1
+ bufbits 1
< buf_char 6
== BUF_CLEAN 1
== BUFCTL_END 1
+ bufdata 1
| buf_dma 1
< buf_end 1
| Buff 1
== buff 14
+ buff2 2
< buff 3
+ buff 30
== buffaddr 1
+ buff_addr 34
== buff_done 4
| buff_done 8
* buffer. 1
< Buffer 1
+ buffer1_len 1
< buffer 2
| buffer 2
&& buffer 2
+ buffer2_len 1
* buffer 3
+ Buffer 4
== buffer 47
+ buffer 874
+ buffer_area 1
+ BUFFER_BASE 1
== buffer_cnt 3
* buffer_count 1
< Buffercount 2
* BufferCount 2
== buffer_drive 6
< bufferend 1
>> bufferfree 1
| bufferfree 2
< bufferfree 4
== BufferHead 1
== BufferHeader 8
* buffer_kbs 2
< buffer_kbs 3
== buffer_len 1
+ buffer_len 1
< BufferLen 2
< buffer_len 3
| buffer_length 1
< bufferLength 1
+ bufferLength 1
== bufferLength 3
< buffer_length 4
+ buffer_length 4
+ BUFFER_LENGTH_OFST 1
< BUFFER_MAGN_NBR 6
+ buffer_max 1
< buffer_max 3
* buffer_mem 1
< buffer_min 4
+ buffer_min 4
* bufferoffset 1
+ buffer_out 4
+ BufferP 1
>> buffer_paddr 1
| buffer_paddr 1
+ BUFFER_POINTER_OFST 1
== buffer_pos 1
== buffer_read 1
* buffers 3
* Buffers 4
< BUFFER_SCHEME_NBR 6
== BUFFER_SCHEME_ONE 1
== buffer_size 1
< bufferSize 1
== BufferSize 1
< BUFFER_SIZE 1
* buffer_size 2
+ BufferSize 2
+ BUFFER_SIZE 3
< buffersize 4
< BufferSize 4
< buffer_size 5
* BUFFER_SIZE 5
+ buffer_size 6
< BUFFERS_MAX 1
< buffer_space_needed 1
+ BuffersPerFrame 1
< buffertop 1
< buffer_watershed 1
+ buffer_watershed 1
+ bufflen 1
>> bufflen 2
< bufflen 5
+ buffs 1
< buffs 2
* buffs 4
| buff_stat 3
+ BUF_HWCB_CHAR 1
+ BUF_HWCB_MTO 1
== buf_in 1
* buf_in 1
+ buf_in 2
&& (bufIn.kptr)) 1
< BufKeysLen 1
== BufKeysLen 1
< buf_len 1
&& buf->len 1
+ BUFLEN 1
+ BufLen 14
>> buflen 2
< BufLen 2
+ buflen 27
* buflen 3
< BUFLEN 3
== buflen 4
| buflen 6
< buflen 62
+ buflength 1
== buf_len_rd 1
< buflim 1
== buflist 1
| bufmask 10
< BUFMAX 13
| BUFMGR_MODE_ATTN_ENABLE 2
+ BUFN3_SIZE 1
+ BUFN4_SIZE 1
< buf_needed 1
+ buf_needed 1
+ BUFNR 1
>> bufnum 1
| bufnum 1
* bufnum 8
+ BUF_OFFSET 3
== buf_out 3
&& buf_p 4
+ buf_p 46
== BufPad 1
| buf_pos 2
< buf_pos 3
>> buf_pos 3
== bufpos 4
+ buf_pos 8
+ bufpos 8
== buf_pos_write 1
+ buf_pos_write 5
< bufptr 1
| buf_ptr 1
== buf_ptr 3
+ bufptr 6
+ BufPtr 7
&& (buf_ptr=olympic_priv->olympic_lap 1
< bufroom 1
== bufs 1
>> bufs 1
< bufs 2
+ bufs 7
+ bufshift 3
< bufsiz 1
>> bufsiz 1
== bufsize 1
| bufsize 1
< BUF_SIZE 1
+ BUF_SIZE 1
< buf_size 10
+ bufsize 13
+ Buf_size 2
>> bufsize 4
+ buf_size 4
< bufsize 43
* bufsize-5 2
* bufsize 6
* BUF_SIZE 6
| BUF_SIZE_ERROR 1
== BUF_SM 4
+ buf_start 2
< BUFSZ 2
+ bufsz 6
* buf_to_fill 6
+ buf_top 1
* buf_to_read 2
* bug? 1
== bugbuf 2
== BUG_QUEUE 1
&& bugs 1
* BUGS: 1
== buid_vals 1
* Build 1
* build 4
== BUILD_STR 1
* build_sys_table 1
+ __builtin_return_address 2
>> BULK_EP 1
< BULK_RCV_MAX 2
< BULK_SND_MAX 2
&& bulk_urb 1
< burgundy_frame_rates 1
+ burn_addr 1
+ BurstLenShift 6
< burst_max 3
== burst_max 3
+ BURSTOFFSET 2
| bursts 10
== bursts 2
* Bus 1
| bus 10
+ bus 11
* bus 13
< bus 22
>> bus 31
== bus 88
< busa 1
>> busaddr 15
+ busaddr 2
| busaddr 5
+ bus_addr 6
* busaddx 2
+ bus_buffer 2
+ bus_buffer_base 2
* buScale 2
| BUS_CLK_90 2
* bus_clock 3
| BUS_DMASYNC_PREWRITE 12
| buserr_type 3
>> buses 4
| buses 6
== busfree 1
| BUSFREE 11
| BUS_FREE 5
== BUSFREE_DFF0 1
| BUSFREE_LQO 2
| BUS_FREE_OCCUER 2
| BUSFREEREV 2
== busfreetime 1
* busfreq 1
== bus_frequency 1
< busiest 1
< busindex 2
>> bus_info 1
| bus_info 1
== bus_info 2
== bus_list 7
== BusLogic 1
== BusLogic_AbortedCommandNotFound 1
== BusLogic_AnnounceLevel 1
+ BusLogic_AutoSCSI_BaseOffset 1
+ BusLogic_BIOS_BaseOffset 1
+ BusLogic_BIOS_DriveMapOffset 1
* BusLogic_CCB_AllocationGroupSize 2
== BusLogic_CommandFailureReason 1
< BusLogic_DriverOptionsCount 1
== BusLogic_DriverOptionsCount 2
== BusLogic_FetchHostAdapterLocalRAM 1
== BusLogic_FirstRegisteredHostAdapter 2
== BusLogic_InfoLevel 1
== BusLogic_LastRegisteredHostAdapter 2
== BusLogic_MailboxStartCommand 1
< BusLogic_MaxAutomaticTaggedQueueDepth 1
< BusLogic_MaxHostAdapters 4
< BusLogic_MaxTaggedQueueDepth 2
< BusLogic_MaxTargetDevices 12
+ BusLogic_MaxTargetDevices 5
< BusLogic_MessageBufferSize 1
< BusLogic_MinAutomaticTaggedQueueDepth 1
== BusLogic_ModifyIOAddress 1
== BusLogic_ProbeInfoCount 2
+ BusLogic_ProbeInfoCount 2
< BusLogic_ProbeInfoCount 6
== BusLogic_ProbeInfoList 1
| bus_mask 1
>> BUS_MASK 1
== BUSMASTER 1
== BUS_MODE_PCI 2
== BUS_MODE_PCIX 3
| busmon 1
| BUSMON_ACK 2
| BUSMON_BSY 4
== BUSMON_BUS_FREE 2
| BUSMON_IO 1
| BUSMON_PHASE_MASK 8
| BUSMON_REQ 8
| BUSMON_SEL 2
== bus_no 2
+ busno 4
< bus_no 5
== busnode 1
&& bus_node 1
== busnr 2
>> busnr 2
< busnr 3
< bus_num 1
* bus_num 1
== bus_num 2
>> busnum 2
| busNum 2
< busnum 3
>> busNumber 1
+ busNumber 1
< BusNumber 1
| bus_number 2
+ bus_ofs 3
| busoptions 1
>> busoptions 9
== bus_phase 16
== BUSPHASE_DATA_IN 2
== BUSPHASE_DATA_OUT 1
== bus_range 6
>> BUS_RD_ERR 1
| BUS_RESET 6
== bus_scb 1
< busslot 1
+ busslot 2
>> bus_space 1
+ BUS_SPACE_MAXADDR_32BIT 10
* bus_speed 20
== bus_speed 3
< bus_speed 7
< bustime 6
>> bus_type 1
== bus_type 3
== bustype 4
| bus_type 8
== BUS_UNKNOWN 1
== BusVpdLen 1
== BusVpdPtr 1
* buswidth 1
+ bus_width 2
== bus_width 3
== buswidth 3
< bus_width 4
< BUSWIDTH 5
+ BUSWIDTH 5
* busy 1
* BUSY 1
+ BUSY 1
== busy 2
| busy 2
== BUSY 2
* BUSY_REBALANCE_TICK 2
| BUSY_STAT 32
== BUSY_STATE 4
+ BUSY_TARGETS 1
* busy_threads 1
* (But 1
* but 11
* But 2
+ butt 1
== button 1
< button 3
| BUTTON_LEFT 2
| BUTTON_MIDDLE 2
== BUTTON_Next 2
== BUTTON_Next_B 2
&& button_pending 1
== button_press_count 1
== button_pressed 2
== BUTTON_Reset_B 2
| BUTTON_RIGHT 2
== buttons 1
>> buttons 2
| buttons 8
< BUZ_MAX 1
< BUZ_MAX_FRAME 1
+ ((BUZ_MAX_WIDTH 1
+ BUZ_MAX_WIDTH 3
< BUZ_MIN_HEIGHT 1
< BUZ_MIN_WIDTH 1
== BUZ_MODE_MOTION_DECOMPRESS 1
== BUZ_MODE_STILL_DECOMPRESS 1
>> BUZ_NUM_STAT_COM 1
* BUZ_NUM_STAT_COM 1
< BUZ_NUM_STAT_COM 4
== bval 1
>> bval 1
< bval 3
| bval 8
| BWF 1
+ BW_HOST_DELAY 1
* BW_HUB_LS_SETUP 2
* BWIN_SIZE 2
| bwsr_mask 2
== BWTWO_SR_1152_900_76_A 1
== BWTWO_SR_1152_900_76_B 1
== BWTWO_SR_1600_1280 1
| BWTWO_SR_ID_MASK 1
| BWTWO_SR_RES_MASK 1
< bx 1
== bx 1
+ bx 2
>> bx 3
| bx 3
+ B_XMTBUFREADY 2
* by 23
== byCarry 1
| byCarry 2
== byCarryMSB 1
>> byCharIn 2
>> byData 1
+ byLgByte 7
== byLgCarry 1
+ byLgCarry 3
| byOrgValue 1
| BYP 1
< byShift 1
== byShift 1
>> byShift 2
* byShift 2
+ byShift 4
+ bysource 1
< Byte 1
== byte1 1
* byte1 1
| byte1 19
== Byte1 2
>> byte1 8
* byte 2
>> byte2 2
== Byte2 2
| byte2 4
| byte 25
< byte 3
== byte3 1
>> byte3 1
>> byte 5
== Byte 5
| byte56 3
+ byte 6
== byte 8
| BYTE_ACCESS_MODE 2
< byte_cnt 13
== bytecount 1
* byte_count 1
+ bytecount 1
< ByteCount 1
>> bytecount 3
| bytecount 4
* bytecount 4
< bytecount 5
+ byte_count 5
< byte_count 6
< byte_count_max 1
== byte_echo 1
== byte_echo) 1
< byte_field_length 2
>> bytelen 2
+ bytelen 3
>> bytenum 1
| bytenum 1
+ byte_offset 1
* bytepersec 17
== bytes 1
>> bytes 1
+ bytes 29
< bytes 37
* bytes 78
+ bytes_allocd 1
< bytes_allocd 2
>> bytes_avail 1
< bytes_avail 2
+ bytes_avail 2
< bytes_available 1
== bytesAvailable 1
< bytesAvailable 4
< BytesAvailable 5
| bytes_consumed 1
< bytes_copied 1
+ bytes_copied 11
* bytes_copied 2
+ bytes_count 2
== bytes_done 3
< bytes_done 5
+ bytes_filled 3
< bytesFree 1
< bytes_from_segment 2
< bytesleft 1
>> bytes_left 1
== bytes_left 2
== bytesleft 2
| bytes_left 2
+ bytesleft 2
< bytesLeft 3
< bytes_left 5
== bytes_out 1
< bytes_out 2
+ bytes_out 2
< bytes_parsed 2
* bytesPerChar 2
< bytes_per_chunk 1
>> bytes_per_chunk 1
* bytes_per_chunk 2
* bytes_per_line 4
* bytesPerPixel 1
+ bytes_per_sec 1
* bytespersec 2
* BYTES_PER_SECTOR 7
< BYTES_PER_WORD 2
+ BYTES_PER_WORD 2
* BYTES_PER_WORD 4
< bytes_rcvd 2
+ bytes_read 10
< bytes_read 13
== bytes_read 3
| bytes_sent 1
< bytesSent 1
< bytes_sent 2
+ bytes_sent 4
+ ByteStart 2
< bytes_to_copy 7
== bytes_todo 3
< bytes_todo 7
* bytes_to_fill 1
< bytes_to_fill 4
< bytes_to_go 1
+ bytes_to_go 1
== bytes_to_go 2
== bytes_to_write 1
< bytes_transferred 1
== byte_stream 1
< byte_stream_buffer_length 2
< bytesvalid 2
| byteswap 2
+ bytes_written 1
< bytes_written 3
== bytes_written 3
== byte_val 2
< byte_val 6
< byt_per_blk 1
* bytpp 1
&& c0 1
< c0 2
== c0 2
>> c0 2
+ c0 2
| c0 51
== C 1
| C 1
* C 1
| _C 10
+ C101_MAPPED_RAM_SIZE 1
+ C101_WINDOW_SIZE 2
== C102_ASIC_ID 3
== C104_ASIC_ID 3
>> c1 1
&& c1 1
== c1 14
< c1 22
+ c 124
+ c1 28
| c 149
| c1 49
== C168_ASIC_ID 3
| c18RegValue 6
| c1ctl 1
* (c) 2
&& c 2
< c2 10
+ c2 10
* C218buf_pageno 2
+ C218check_sum 2
+ C218chksum_ok 3
+ C218DLoad_len 3
+ C218_key 8
+ C218_LoadBuf 4
* c 22
| c2 3
== c2 8
&& (c)) 3
* (C) 3
+ C320bapi_len 1
+ C320check_sum 2
+ C320chksum_ok 3
+ C320DLoad_len 3
+ C320_key 7
+ C320_LoadBuf 4
* C320p16buf_pgno 2
* C320p24buf_pgno 2
* C320p32buf_pgno 2
* C320p8buf_pgno 2
+ C320_status 1
| c3 3
< c 333
== c 403
>> c 66
== C924 1
== C929 1
< C929 2
== C930 5
>> c930_stat 1
| c98RegValue 2
>> ca 1
+ ca 2
< ca 4
== ca 4
* cable, 5
| CABLE_DETECT 1
| CABLE_ILLEGAL_A 2
| CABLE_ILLEGAL_B 2
== cable_length 6
* CABLETRON_RX_STOP_PG 1
< cable_type 1
== cable_type 3
| CABRT 3
>> cache 1
+ cache 3
| cache 4
* cache 4
== cache 5
| CACHE_ALIAS 20
== cache_attribute 1
| cacheconf 1
== cache_data 2
== cache_data_end 2
+ cache_decay_ticks 1
== cached_fw 1
| cached_irq_mask 4
== cache_dop 1
| CACHE_IC_ENTRY_MASK 2
>> CACHE_IC_ENTRY_SHIFT 1
+ CACHE_IC_ENTRY_SHIFT 3
* CACHE_IC_NUM_ENTRIES 1
< cacheline_end 1
== cacheline_end 1
* cache_lines 1
+ CACHELINESIZE 1
* CACHELINESIZE 2
>> cacheline_sz_reg 4
| _CACHEMASK040 2
+ CACHE_NAMELEN 1
| CACHE_OC_ENTRY_MASK 4
>> CACHE_OC_ENTRY_SHIFT 3
+ CACHE_OC_ENTRY_SHIFT 7
< CACHE_OC_NUM_ENTRIES 1
* CACHE_OC_NUM_ENTRIES 2
< CACHE_OC_NUM_WAYS 2
>> CACHE_OC_WAY_SHIFT 2
+ CACHE_OC_WAY_SHIFT 2
== cachep 1
| CACHE_PHYSADDR_MASK 4
* cache_push_v(). 1
* caches 1
== CACHESERVICE 2
< cachesize 1
+ cache_size 1
< CACHESIZE 1
+ CACHESIZE 1
>> cachesize 3
< cache_size 4
== cache_size 4
< CACHE_SMARTBACK 1
< CACHE_SMARTFETCH 1
< CACHES_SIZE 1
== cache_stage 1
| CACHETHEN 1
== _CACHE_UNCACHED 1
| CACHE_VALID 14
| cachew 2
< CACHE_WRITETHROUGH 2
>> cachind 2
< cachind 3
+ cachind 3
== caddr 1
== cadet_lock 1
== cal_checksum 1
* Calculate 1
* calibrate 2
>> CALIBRATE_LATCH 2
| CALIBRATE_LATCH 2
< CALIBRATE_TIME 2
* call, 1
>> call 16
== call 2
< call 26
* Call 3
* call 5
* callback. 1
== callback 5
== callback_count 1
* callbacks 2
== call_count 1
* (called 1
* called. 1
+ called 1
* CALLED 1
* Called 11
* called, 2
== called 3
* called 8
>> called_len 1
< called_len 2
== caller 1
| (caller 1
* Caller 1
* caller 2
* caller. 2
== caller_owner 1
== caller_pid 1
< callid 4
+ calling 1
* calling 2
>> calling_len 1
+ calling_len 8
== calling_method_node 1
== calls 1
< calls 2
== callState 6
== call_status 2
+ CALShift 6
== cam 4
| CA_MASK 1
| CAM_BroadAcc 10
< camcnt 1
== camcnt 1
+ camcnt 1
| CAM_CONTROL_BROAD_ACC 2
| CAM_CONTROL_GROUP_ACC 2
| CAM_CONTROL_STATION_ACC 2
| CAM_DEV_QFRZN 4
+ CAM_ENTRY_MAX 1
== camera 1
&& camera 1
* cam_index 2
+ cam_index 3
== CAM_LUN_WILDCARD 8
| CAM_MESSAGE_RECV 2
== CAM_REQ_CMP 11
>> CAM_REQ_INPROG 2
== CAM_REQ_INPROG 7
>> CAM_REQUEUE_REQ 2
== cams 16
< cams 6
| CAM_SCSI_BUS_RESET 2
>> cam_status 1
== CAM_TARGET_WILDCARD 17
* can 19
| can 5
* candidate 1
< candidate 4
== candidate 6
&& can_dirty 2
| CanHaveMII 4
* cannot 2
< can_queue 4
== CAN_RECONNECT 4
== can_scale_fsb 6
== CAN_SLEEP 16
* can't 6
| can_use_virtual_dma 1
== can_use_virtual_dma 2
< canwrite 2
== cap 1
+ cap 4
| cap 42
>> cap 7
* capa 1
+ capa 2
| capabilities 2
+ CAPABILITIES_PAGE_LENGTH 1
| capac 1
>> capac 3
+ CAPACITY 1
>> capacity 11
+ capacity 2
< capacity_2 1
| capacity 5
< capacity 6
* capacity 8
| CAP_ESS 1
| CAP_IBSS 2
>> cap_id 2
| cap_id 4
== CAPI_DATA_B3 2
== CAPI_DATA_B3_IND 2
+ CAPI_DATA_B3_REQ_LEN 3
== CAPI_IND 1
< CAPI_MAXAPPL 12
+ CAPI_MAX_BLKSIZE 1
== CAPI_MAXCONTR 1
< CAPI_MAXCONTR 8
< CAPI_MAXDATAWINDOW 1
< CAPI_MSG_BASELEN 1
+ CAPI_MSG_BASELEN 1
+ CAPIMSG_BASELEN 5
&& CAPIMSG_MSGID(skb->data)) 1
< CAPINC_NR_PORTS 2
== CAPI_NOERROR 9
== CAPI_REQ 1
== CAPI_SENDQUEUEFULL 3
== CAPI_SET_FLAGS 1
== cap_offset 2
+ cap_offset 4
| CAP_PRIVACY 1
== cap_ptr 12
+ cap_ptr 6
| caps 2
| car1 1
* card 11
< card 25
* card. 4
== card 47
+ card 5
== card_array 1
+ card_base 7
+ cardbus_override 1
== cardConfig 1
< card_i 1
+ card_i 1
+ card_id 2
< card_idx 18
== card_info 1
| CARDMAP_MASK 1
< CARDMAP_WIDTH 3
< cardmax 1
+ CARD_MINOR_BITS 1
< CARD_MODEL_NAMELEN 1
&& card->msgbuf[MsgLen-1] 16
< CARDNAMELEN 1
+ CARDNAMELEN 2
* cardno 2
< cardnr 3
+ cardnr 3
| cardnr 4
< card_num 1
< card_number 1
>> card_number 2
&& card->port 1
+ cardpresent 1
== cardpresent 4
* card->ring_buffers; 1
>> cards 1
* Cards 1
< cards 3
== cards 3
+ cards 8
< cards_found 1
+ cards_io 1
== cards_irq 3
== cards_membase 2
>> card_start 1
| card_stats 4
+ CARDSTATUS 1
+ CARDSTATUS1 1
== cardtype 6
&& (card->use_mmio)) 2
* CARDVCC_SIZE 1
< CARDVERLEN 1
+ CARDVERLEN 2
* c-argdecl-indent: 18
+ CarrierSenseErrors 3
== carrp 2
== CARRY_ON 9
< cascade_irq 1
* case. 1
< CASE 1921
* Case 2
* case, 3
* case 5
== cas_latency 1
+ CAS_OFFSET 4
< castout_entry 1
| castout_entry 1
+ castout_entry 4
>> catbuf 1
>> catbuf1 1
>> catbuf2 1
* catches 2
| CAU 1
>> cause 1
* cause. 1
== cause 14
< cause_1tr6_len 1
== cause_1tr6_len 1
< cause 2
* cause 2
| cause 27
| CAUSE_MASK 2
| cb 1
>> Cb 1
| CB1_INT 5
* Cb 2
| CB_3VCARD 2
== cb 4
+ cb 4
< cb 6
+ cbadr 2
| cbar 2
+ cBase 1
| CBAUD 107
&& CBAUD 3
| CBAUDEX 34
| CB_BRIDGE_CRST 1
| CB_BRIDGE_INTR 2
| CB_BRIDGE_POSTEN 1
| CB_BRIDGE_PREFETCH0 1
| CB_CARDSTS 2
| CB_CBCARD 1
| CB_CD2EVENT 2
| CB_CDETECT2 4
| CB_CID_DEFAULT 2
+ cbd_base 1
| CB_EL_BIT 1
| CB_FILTER_EL 1
| CB_FILTER_FIX 1
== cbfunc 1
== cbh 2
== cb_idx 1
< cb_idx 9
| CB_IPCB_TRANSMIT 1
| cbl 3
< CB_MAX_NONTX_CMD 1
| CB_PWRCYCLE 2
+ cbq_set_wrr 1
* c-brace-imaginary-offset: 18
* c-brace-offset: 18
>> CBRICG_FRAC_BITS 1
+ CBRICG_FRAC_BITS 2
< CBRICG_MAX 1
| C_BRICK 2
== CBROADCAST 1
| CBROADCAST 2
== CBR_SCQSIZE 1
< cbs 1
* cbs 4
+ cbs 4
| CB_S_BIT 1
| CB_SC_VCC_MASK 1
| CB_SC_VPP_MASK 1
| CB_SELFTEST_DIAG_BIT 1
| CB_SELFTEST_REGISTER_BIT 1
| CB_SELFTEST_ROM_BIT 1
| CB_TRANSMIT 2
| CB_TX_SF_BIT 1
== cbuff 2
< CBUF_SIZE 1
== cbus 3
| CB_XVCARD 2
>> cbyte 1
| cbyte 5
< cByteSent 2
* cc 1
+ cc 1
>> cc1 1
+ cc1 1
== C_c 16
>> cc 2
+ cc2 1
== cc 5
< cc 6
| cc 7
< CCACHE_INC 1
| CC_ALERTING 10
== ccb 1
== CCB 14
* CCB 2
| CCB_ACTIONSPEC_IA 1
| CCB_ACTIONSPEC_RES 1
| CC_BANK_ONE 1
| CC_C_BIT 1
>> cccc 3
| CC_CHARGE 4
| ccd 1
| CC_DIAG 1
| CC_DISCONNECT 10
< ccf 3
== ccf 3
| c_cflag 2
>> CC_FMT_BIT 1
+ CC_FMT_BIT 1
| CC_HALT 8
| CC_IGNORE 7
+ cc_interval 2
+ CCIO_CHAINID_SHIFT 1
* ccio_mem_ratio 4
< CCIO_SEARCH_SAMPLE 1
+ CCIO_SEARCH_SAMPLE 1
< CCISS_MAX_SCSI_DEVS_PER_HBA 3
< ccleirq 1
+ ccm 3
| CC_MORE_INFO 10
| CC_N_BIT 1
| CC_NOTIFY 2
>> CCN_PVR_CHIP_SHIFT 1
+ CCN_PVR_CHIP_SHIFT 1
&& ccode 1
&& ccode2 1
== ccode2 3
== ccode 9
>> ccodes 1
&& ccol 1
* ccol 2
* c-continued-brace-offset: 18
* c-continued-statement-offset: 18
== ccp 2
+ CC_PEND_A 2
< CC_PEND_B 2
+ CC_PEND_B 2
+ CCP_HDRLEN 1
< CCP_OPT_MINLEN 1
| CC_PROCEEDING 3
| CC_PROCEED_SEND 5
| CC_PROGRESS 2
+ CCR0 12
+ CCR1 13
| ccr 2
== CCR 2
+ CCR 2
| ccr2 1
+ CCR2 15
| ccr3 4
+ CCR3 4
| ccr4 1
+ CCR4 6
| ccr5 3
| CCR_CACHE_CE 1
| CCR_CACHE_ENABLE 1
| CCR_CORCHG2 6
| CC_REDIR 10
| ccreg 1
| CC_REJECT 5
| CC_RELEASE 21
| CC_RESTART 6
| CC_RESUME 5
< CCR_MAXWAIT 6
| CCR_RTxC_XTAL 1
| CCR_RXCLK_BRG 2
| CCR_RXEN 6
| CCR_TXCLK_BRG 1
== CCS_BUFFER_FREE 1
| CCSCBEN 6
== CCS_COMMAND_COMPLETE 5
| CC_SCSI_RESET 2
| CC_SETUP 15
| CC_SETUP_COMPL 3
< CCSGADDR_MAX 2
* CCSGADDR_MAX 2
>> ccsindex 2
| CC_SINGLE_STEP 2
== CCS_START_NETWORK 1
| CC_SUSPEND 5
| CC_TDSS1_IO 1
* cc_tick 1
| CCTL_ACK 2
| CCTL_EOM 2
| CCTL_SYS 2
| CC_TNI1_IO 1
| CCTS 3
== cctx 1
== ccval 2
| CC_V_BIT 1
| CCW_FLAG_CC 9
| CCW_FLAG_IDA 2
| CCW_FLAG_SLI 9
== ccw_idx 3
< CCW_NUMBER_CACHES 3
== ccw_offset 1
== ccwreq_actual 2
| CC_Z_BIT 1
== cd 1
< CD1400_MAX_SPEED 1
< CD1400_NUMCLKS 2
< CD180_NCH 1
* CD180_TPC 6
+ CD180TXirq 1
< CD186x_NCH 1
* CD186x_TPC 3
< cd 2
| Cd 2
+ cd 6
&& CD 8
| cda1_cr 2
+ CDA 4
| CD_ACT 8
+ CDAL 3
< cdat 1
+ CDATA_HOST_SRC_CURRENTH 2
+ CDATA_HOST_SRC_CURRENTL 1
< cdbLen 1
< cdb_len 4
+ cdblen 7
| cdc 2
| CDC_CD_RW 2
| CDC_CLOSE_TRAY 1
| CDCD 1
| CDC_OPEN_TRAY 3
< cddma 2
| cd_dma_fifo 4
| C_DET_LVD 1
| C_DET_SE 2
< cdev_cnt 1
| CDFH_DATA_IN 2
| CDFH_STSVALID 2
* CD_FPM 1
* CD_FRAMES 24
>> CD_FRAMESIZE 1
< CD_FRAMESIZE 2
* CD_FRAMESIZE 9
< CD_FRAMESIZE_RAW 1
== CD_FRAMESIZE_RAW 1
+ CD_FRAMESIZE_RAW 1
* CD_FRAMESIZE_RAW 5
== cdi 22
== cdif 1
| C_DIMM 4
< cdirq 2
== C_DISABLE 2
== C_DISABLE_CLKCHANGE 2
+ CD_MSF_OFFSET 6
>> cdo1 1
| cdo1 1
>> cdo2 1
| cdo2 1
| CDO_AUTO_CLOSE 1
| CDO_AUTO_EJECT 1
== cdp 2
* cdrom, 1
== CDROM_AUDIO_PAUSED 6
== CDROM_AUDIO_PLAY 15
== CDROMEJECT 2
== CDROM_LBA 9
== CDROM_LEADOUT 2
== CDROM_MSF 8
== CDROMREADRAW 1
== CDROMRESET 1
== CDROMRESUME 2
== CDROMSTART 2
== CDROMVOLREAD 1
== CDS_DISC_OK 2
* CD_SECS 10
== CDSL_CURRENT 13
== CDSL_NONE 5
| cds_multi_session 1
| CDSN_CTRL_ALE 4
| CDSN_CTRL_CE 6
| CDSN_CTRL_CLE 4
| CDSN_CTRL_FLASH_IO 2
== CDS_NO_DISC 4
== CDS_TRAY_OPEN 6
< cdtype 1
< cdu31a_irq 4
< CDU31A_MAX_CONSECUTIVE_ATTENTIONS 1
== cdu31a_port 2
+ cdu31a_port 8
* CDU31A_READAHEAD 3
< CDU535_BLOCK_SIZE 1
* CDU535_BLOCK_SIZE 5
>> CD_XA_HEAD 1
< CD_XA_HEAD 2
+ CD_XA_HEAD 2
< CD_XA_TAIL 1
>> CD_XA_TAIL 1
+ CD_XA_TAIL 1
== ce 3
+ CEC1H 2
+ CEC1L 1
* CELLOSCONF_CEN 1
* CELLOSCONF_COBS 1
* CELLOSCONF_COPK 2
* CELLOSCONF_COST 2
+ cells 1
* cells 5
+ CELL_TIMEOUT 2
== C_ENABLE 3
+ cend 1
== _CEND 3
== centaur_mcr_type 5
| CENTER_LFE_ON 2
== central 1
== central_bus 5
== central_node 1
* century 1
== cep 3
== CEPID 1
== CERF_SOCKET 2
| CERR 3
| cerr_d 5
| cerr_dpa 1
| cerr_i 3
>> CE_STATUS_UDBH_SHIFT 1
+ CE_STATUS_UDBH_SHIFT 1
>> CE_STATUS_UDBL_SHIFT 1
+ CE_STATUS_UDBL_SHIFT 1
< cf 1
| cf 2
| CFAUTOTERM 7
== cfb 1
+ cfb 1
+ CF_CIS_BASE 1
== CFE_MI_AVAILABLE 1
| Cfg 1
+ cfg 11
== cfg 14
>> cfg1 4
== cfg1 5
| CFG_16BIT 1
| CFG1_DMABURST8 1
| CFG1_RECVCOMPSTAT0 1
< cfg 2
| CFG2_CTRLO 1
| CFG2_RECVCRC 1
| cfg3 2
| Cfg3_LinkUp 1
| Cfg3_Magic 1
| cfg5 3
| Cfg5_BWF 1
| Cfg5_MWF 1
| Cfg5_UWF 1
| cfg 9
+ Cfg9346 3
| CFG9_ADDRLENBUF 1
| CFG9_PREAMB8 1
+ CFG_ATA_BASE_ADDR 1
| CFG_AUI_SELECT 3
+ cfg_base 44
| cfg_byte 2
| CFG_CHIP_REV 2
| CFG_CHIP_TYPE 3
| CFG_DUPSTS 2
+ cfg_end 3
| CfgExtPhy 1
| CfgFullDuplex 3
| CFG_IRQ_SEL_0 1
| CFG_IRQ_SEL_1 1
| CfgLink 2
| CFG_LNKSTS 5
| CFG_MRM_DIS 2
| CFG_NO_WAIT 1
| CFG_PINT_DUPSTS 1
| CFG_PINT_LNKSTS 1
== cfg_ret 1
< CFG_RID_CFG_MIN 1
| CFG_SNG_MAC 2
* CFG_SPDSTS0 2
| CFG_SPDSTS 1
| CFG_SPDSTS1 1
| CfgSpeed100 1
| cfg_value 1
| CF_HEAD_TAG 1
>> cfid 1
* CFIDEV_BUSWIDTH 2
+ CFIDEV_BUSWIDTH 6
< CFIDEV_BUSWIDTH 7
< CFIDEV_INTERLEAVE 1
== cfifo 1
* cfi_read 1
+ CF_JOIN 1
>> cflag 1
&& cflag 1
| CFLAG 1
+ cflag 2
| cflag 283
| CFLAG_READ 1
| cflags 3
| CFLAG_WRITE 1
| CFLGS_OFF_SLAB 7
| C_FLUSH 2
| cfm 1
| cfr 1
* cframe 4
| CFR_AT_VESA_078h 4
| CFR_DEVREV 1
| CF_READ 2
+ cfreq 1
| CFR_INTR_CH0 2
| cfrv 1
| CFRV_RN 6
| CFSEAUTOTERM 5
| CFSEHIGHTERM 4
| CFSELOWTERM 4
| CF_SIMPLE_TAG 1
| CFSTERM 7
| cfval 1
| CFWSTERM 7
>> CG14_MCR_PIXMODE_SHIFT 1
+ CG14_MCR_PIXMODE_SHIFT 1
== CG3_SR_1152_900_76_A 1
== CG3_SR_1152_900_76_B 1
| CG3_SR_ID_MASK 2
| CG3_SR_RES_MASK 1
| CG6_FBC_MODE_COLOR8 2
| CG6_FHC_CPU_MASK 1
>> CG6_FHC_REV_SHIFT 2
+ CG6_FHC_REV_SHIFT 2
+ CG6_FHC_TEST_X_SHIFT 1
+ CG6_FHC_TEST_Y_SHIFT 1
| C_GETEA 1
< CGI_CHUNK_SIZE 1
+ CGI_CHUNK_SIZE 1
+ ch0 1
+ CH0BRDA 3
+ CH0BTDA 2
+ CH0CFG 4
< ch 103
+ ch1 1
| CH1 2
== ch 127
| Ch 2
| ch 28
* ch 6
+ ch 67
>> ch 9
+ CHA 12
== CHA 2
| CHAEXT 4
| CHAFSR_BERR 2
| CHAFSR_CE 2
| CHAFSR_CPC 2
| CHAFSR_EDC 2
| CHAFSR_EDU 6
| CHAFSR_ERRORS 10
| CHAFSR_E_SYNDROME 4
| CHAFSR_IERR 6
| CHAFSR_ME 2
| CHAFSR_M_SYNDROME 4
| CHAFSR_PRIV 2
| CHAFSR_TL1 4
== chain 16
< chain 20
+ chain 20
| CHAIN_BIT 4
== chain_idx 1
< chain_length 1
< chain_length1 1
== chain_length 2
< ChainLength 2
< chain_pos 1
== chain_pos 1
< chain_size 1
== challengeLength 1
== chan0 1
+ chan0 2
== chan1 1
+ CHAN_1_CONTROL 4
+ CHAN_2_CONTROL 4
+ chan 32
< chan 39
* chan 5
== chan 6
+ chan_a_index 1
| CHAN_A_IRQMASK 1
| CHAN_B_IRQMASK 1
* chance. 2
+ chandev_last_machine_check 2
+ chandev_last_startmsck_list_update 2
< chandev_lock_cnt 1
+ CHANDEV_MAX_EXTRA_INTS 1
< chandev_num_notify_tags 2
&& chandevs_detected 1
== chandev_status_good 1
< chandev_status_last_msck 1
== chandev_status_revalidate 1
== chandev_type_claw 2
| chandev_type_ctc 3
| chandev_type_escon 5
== chandev_type_none 1
| chandev_type_qeth 2
* chan->disconnect 1
== Change 1
* change 2
* Change 3
| changeable_dir_g 4
== CHANGE_ALLOCATION 2
== changed 1
| changed 12
&& change_irq 17
* ChangeLog 1
&& change_port 9
== changes 1
| change_s2u 2
| changes 9
+ change_tmp 2
== change_underscore 1
* changing 1
| CHANINT_EN 2
| CHAN_IRQMASK 4
| chan_mask 8
< chanmax 4
< channel0 1
+ channel0 2
== channel0 6
< channel1 1
+ channel1 2
== channel1 4
| channel 37
+ channel 57
< channel 63
== channel 63
>> channel 70
* channel 9
== CHANNEL_A 1
== CHANNEL_A_NR 1
* CHANNEL_A_NR 1
| CHANNEL_B_PRIMARY 2
+ CHANNEL_DESC_SZ 1
| CHANNEL_ENABLE 2
< channelid 1
| channelid 1
| CHANNEL_MAGIC 1
== ChannelNo 1
* ChannelNo 1
== channel_node 2
== channelNumber 2
== channelNumberUNKNOWN 2
* channelOffset 2
* CHANNELOFFSET 4
< CHANNEL_REGS 1
+ CHANNEL_REGS 1
== channels 10
< channels 12
== channelSet 2
== channelSetUNKNOWN 2
| CHANNEL_SUPPORT 5
< channel_timings 2
== channel_type 1
| CHANNEL_TYPE_AAL5 2
== channel_type_unknown 1
+ channr 1
* ChanNum 2
== chan_nums 2
&& (chan->protocol 1
< chanq_max_size 1
< chans 1
| ChanStatus 1
| chan_type 2
== chan_type 3
== chapAlgorithm 2
< chapAlgorithmCount 1
== chapAlgorithmCount 2
== (char 1
+ (char 1
< CHAR 831
== character 1
* character 2
== Character 2
< character 4
* characters 3
>> charattr 1
| charattr 5
+ charcell 7
== charcnt 1
+ char_count 2
< char_count 3
== chardata 2
+ chardata 2
== charend 2
== charfront 1
< charge 4
* charge 6
+ charlen 2
< charlen 6
+ charmap 2
| CharNStat 6
< chars 4
&& charset2uni 4
== charset 3
* charsleft 1
< chars_remaining 1
< chars_written 1
+ chars_written 2
== char_time 12
* char_time 13
< char_time 4
| Charx8Dot 10
| CHARxIP 4
>> C_HASHBITS 1
* C_HASHBITS 1
+ C_HASHBITS 1
| C_HASHMASK 1
| CHATxIP 10
+ CHB 3
| CHBEXT 5
| CHBRxIP 6
| CHBTxIP 10
>> chcr 1
* ch->debug_size; 1
== chdlc_priv_area 2
| CHDLC_RX_DATA_BYTE_COUNT_STAT 6
+ CH_DX_CSO_ALPHA_FMS 1
* cheaper 1
== check 1
* check: 1
* check 10
* check, 2
| check 22
* Check 43
== checkBits 1
== checkbyte 1
+ CHECK_CHANGE_DELAY 1
>> CHECK_CONDITION 29
== CHECK_CONDITION 6
== CheckDest 1
* checked 1
== checkflag 1
* checking 2
+ checking_time 2
< check_len 2
* Check/log 1
== check_media_type 1
== CHECK_PARITY 1
* checkpointed 1
>> check_reason 1
+ CHECKRESET_TIME 2
== CheckSrc 1
+ CHECKSTAT_TIME 2
* checksum 1
+ checksum 27
== checksum 29
>> checksum 7
< checksum 9
| checksum 9
< ChecksummedMessages 1
< check_time 1
== check_time 1
== check_type 1
+ check_x 10
== cheetah 20
+ CHEETAH_HIGHEST_LOCKED_TLBENT 1
== cheetah_plus 22
== chent 1
== CH_EVENT_STOP 2
== CH_EVENT_TIMER 8
== CH_EVENT_UC_RCRESET 2
== CH_EVENT_UC_RSRESET 2
| chftr 4
== chg 2
| chg 22
| chg_and_stat 2
&& chgvar 6
| CHI 1
< chi 6
+ chidx 3
== child 16
+ child 2
< child_pos 2
+ child_pos 9
+ child_ptregs 1
+ child_rbs 1
+ childregs 3
== children 1
| children 1
+ child_stack 1
== child_type 1
+ ChIOOff 3
< chip 13
* Chip 2
* chip 22
>> chip 3
| chip 3
+ chip 4
== chip 61
+ chipavail 1
+ ChipCmd 17
| ChipCmdClear 2
+ ChipConfig 4
== ChipControl 1
< chip_count 1
| CHIP_DO 4
== chipid 1
>> chip_id 1
| chip_id 1
== chip_id 7
== chip_idx 15
< chip_io_extent 1
< chip_irq 1
== chip_irq 5
+ chiplist 1
== chiplist 2
< chip_max_units 2
+ chip_minutes 6
* chipno 3
< chipnum 1
== chip_num 2
== chipnum 2
< chip_number 1
== chip_number 1
+ CHIP_PHYSADDR 1
* chip_probe 2
== chipptr 1
+ ChipReset 2
< chip_rev 1
== chip_rev 2
== chiprevid 4
== CHIPREV_ID_5701_A0 1
== CHIPREV_ID_5701_B0 1
== CHIPREV_ID_5701_B2 1
== CHIPREV_ID_5701_B5 1
| CHIPRST 2
< chips 2
* chips 2
+ chips 2
| ChipSelect 6
* chipset. 1
* Chipset 3
< chipset_family 17
== chipset_family 2
| CHIP_SK 4
< chipspresent 2
| chipstat 1
| chipstatus 4
== chipType 1
== chip_type 2
< chip_ver 1
< chip_version 1
== chip_version 1
+ chip_version 1
>> chip_version 2
| chip_version 2
== CHIslave 1
== chk1 7
< chk 2
== chk 2
== chk2 5
== chk_addr_ret 10
== CHKRES_NEW_SESSION 1
== CHKRES_NO_TAPE 2
== CHKRES_NOT_READY 1
== CHKRES_READY 1
| CHK_SCSI_P 4
&& chksum 1
== chksum 13
+ CHKSUM_SIZE 1
< chl 12
== chl 2
+ chl 8
< CHMCTRL_NBANKS 1
+ CHMCTRL_NBANKS 1
+ CHMCTRL_NDGRPS 1
< CHMCTRL_NDIMMS 1
| chn 1
< chn 10
== chn 13
>> chn 3
* chn 4
== CHN_LEFT 1
+ _CHN_STAT0 2
+ ChOff 7
+ choice 43
< choice 5
== choice 7
* choose 1
== chosen 1
+ ChP 28
< chp 7
+ chp 7
< chpid 1
* chpid 1
< CH_QUEUE_SIZE 6
| chr 3
* CHSC 1
== CHSC_SEI_ACC_CHPID 1
* chs_sects 2
+ chs_sects 4
== chtmp 1
< chunk 13
* chunk2 2
< chunk2 3
+ chunk 6
* chunk 8
< chunknum 1
* chunk_number 3
< chunk_paddr 1
+ CHUNKSHIFT 1
>> chunk_size 1
* CHUNK_SIZE 10
< chunksize 2
< chunk_size 3
+ chunk_size 3
* chunk_size 5
>> chunksize_bits 2
+ chunksize_bits 2
< CHUNKS_PER_BANK 2
== ci 1
>> ci 1
== CI 1
== CI104J_ASIC_ID 3
== CI132_ASIC_ID 3
== CI134_ASIC_ID 3
+ CIAA_PHYSADDR 4
| CIA_BROKEN_TBIA_BASE 1
* CIA_BROKEN_TBIA_SIZE 1
+ CIA_BW_IO 1
+ CIA_BW_MEM 1
| CIA_CNFG_IOA_BWEN 1
| CIA_CNFG_PCI_MWEN 1
| CIA_CTRL_FILL_ERR_EN 1
| CIA_CTRL_MCHK_ERR_EN 1
| CIA_CTRL_PCI_LOOP_EN 2
+ CIA_DENSE_MEM 1
| CIA_ERR_PCI_ADDR_PE 2
| CIA_ERR_UN_COR_ERR 2
| CIA_ICR_SETCLR 4
+ CIA_IO 1
< CIA_IRQS 5
== cia_rev 1
+ CIA_SPARSE_MEM 1
| CICR_SCC_SCC3 2
== cid 2
< cid 7
< cidx 4
| CIF 1
== CIlen 1
+ CIlen 1
< CILEN_DEFLATE 2
== CILEN_DEFLATE 2
== cim 3
| CIMCMD_CIMCSR_SDA 4
| CIMCMD_CIMCSR_TESTMASK 4
>> CIMCMD_CIMSHIFT 6
+ CIMCMD_CIMSHIFT 6
+ CIMCMD_RDFIFOW 2
+ CIMCMD_RDREGB 4
+ CIMCMD_WRFIFOB 2
+ CIMCMD_WRFIFOW 2
+ CIMCMD_WRREGB 4
* CIM_NPORTS 1
< cimnum 1
* cimnum 1
== cim_rev 1
< cin 2
| C_INDICATOR 2
| C_IN_IOCTLW 1
| C_IN_MDCD 1
+ cinst 1
< cinst 3
| C_IN_TXBEMPTY 2
| C_IN_TXLOWWM 2
== cio_debug_crw_id 1
== cio_debug_msg_id 1
== cio_debug_trace_id 1
&& cio_notoper_msg 2
== cio_procfs_device_list 2
| cip 3
| cipe_debug 6
+ cipefootlen 2
< cipe_maxdev 6
+ ciph 1
* "cipher-blowfish-cbc", 1
< cipval 2
| cir 1
| CIRCP_CIA_MASK 2
* circuit 4
== circuit_id 2
== circuit_index 2
* cirQueSize 11
>> cirQueSize 5
| CIR_SUBTYPEMASK 1
== CISCO_ADDR_BROADCAST 1
== CISCO_ADDR_UNICAST 1
== CISCO_CTRL 1
== CISCO_KEEPALIVE 1
+ CISREG_CCSR 2
+ CISREG_COR 2
+ CISREG_ESR 2
+ CISREG_IADDR0 2
+ CISREG_IADDR1 2
+ CISREG_IADDR2 2
+ CISREG_IADDR3 2
+ CISREG_ICTRL0 2
+ CISREG_IDATA0 2
+ CISREG_IOBASE_0 2
+ CISREG_IOBASE_1 2
+ CISREG_IOSIZE 2
+ CISREG_PRR 2
+ CISREG_SCR 2
| CISS_ERROR_BIT 2
< CISS_MAX_LUN 2
< CISS_MAX_PHYS_LUN 2
* CISS_MAX_PHYS_LUN 2
== CISTPL_END 2
== CISTPL_FUNCID_FIXED 1
| CISTPL_IDE_DUAL 2
| CISTPL_IDE_HAS_IDLE 1
| CISTPL_IDE_HAS_INDEX 1
| CISTPL_IDE_HAS_SLEEP 1
| CISTPL_IDE_HAS_STANDBY 1
== CISTPL_IDE_INTERFACE 2
| CISTPL_IDE_IOIS16 1
| CISTPL_IDE_LOW_POWER 1
| CISTPL_IDE_REG_INHIBIT 1
| CISTPL_IDE_SILICON 2
| CISTPL_IDE_UNIQUE 1
< CISTPL_MAX_DEVICES 3
+ CISTPL_POWER_VNOM 29
+ civ 2
< cix 2
== ck 1
| CK_2840 3
+ CKSSEG 1
== cksum 1
| cksum 2
+ cksum 3
< cl 11
== cl 18
&& cl 5
* cl 8
+ cl 9
* c-label-offset: 18
* Claim 1
< claimed 1
< class 2
| class 2
* Class 2
* Class, 2
== class 31
| class3 1
== class3_conc_seq 1
>> class 5
| classCode 2
== class_code 3
| class_of_frame 1
== class_rev 1
| class_rev 1
< class_rev 2
>> class_rev 2
< CLAW_NAMELEN 3
* clean 2
== CLEAN_TRANSFER_DELETION_MARK 5
== CLEAN_TRANSFER_NO_DELETION 2
* cleanup... 1
< cleanup_count 1
* cleanup_module 1
== cleanup_ret 1
* Clear 2
* clear 3
== CLEAR 6
* clear_cnt 2
+ clear_cnt 2
< CLEAR__COUNT 1
* CLEAR_DELAY 1
| clear_depthmask 2
| CLEAR_ERRLOG 2
| CLEAR_ERRLOG_ENABLE 2
< clear_pos 1
+ clear_pos 2
| clear_TF 1
>> clen 1
* clen 2
| clen 3
+ clen 3
< clen 8
== clid 5
&& client 1
+ client 2
== client 22
< CLIENT_HASHMAX 3
| CLIENT_IO_REQ 2
== client_kmlsize 1
== client_priv 2
== clients 2
| CLIENT_STALE 2
< clin 1
* clin 2
< clip 1
< CLIP 3
* CLIP_CHECK_INTERVAL 2
== clist 2
>> clk1 1
< clk 2
>> clk 2
| Clk 2
+ clk 6
* clk 7
| ClkBit 1
+ CLKCR1 4
| CLKCR1_SWCE 8
+ CLKCR2 4
+ CLKCTL 4
| CLKCTL_CLKSTP 4
| CLKCTL_EXTCLK 1
| CLKCTL_LOCK 1
| CLKCTL_NO_PD 1
| CLKCTRL_DEFAULT 4
< clkdiv 1
+ clkdiv 1
>> clkdiv 2
| clkdiv 2
| CLK_DIV_BY_49 1
+ CLK_ERR_INTR 1
| CLKFREG_MASK 2
| CLK_HIGH 5
| CLK_LOW 7
+ clk_m 2
== clk_mask 1
+ clkmode 1
== clkmode 5
+ clk_n 2
== clknode 1
* clk_p 2
== clkprop 1
+ ClkRun 5
== clk_shift 1
>> clk_shift 1
+ clk_shift 13
< clk_shift 2
| CLKSPD 2
< clk_speed 1
+ CLKSR 2
< clksrc 3
== clksrc 4
== clksubmode 1
+ CLK_TICKS_PER_JIFFY 2
>> clkval 1
== clnt 2
+ clnt_hash 1
| CLOCAL 36
* (clock 1
* clock 11
< clock 13
+ clock 2
== clock 3
+ CLOCKBASE 4
| clock_cntl 2
+ CLOCK_CNTL 3
| CLOCK_CTRL_44MHZ_CORE 2
| CLOCK_CTRL_ALTCLK 8
| CLOCK_CTRL_TXCLK_DISABLE 4
* clockfreq 2
| CLOCK_GATED 1
* CLOCK_HIGH_TIME 10
* clocking 14
== clocking 2
| CLOCK_INIT_DONE 2
| CLOCK_INVERT 2
== CLOCK_IRQ 1
* CLOCK_LOW_TIME 8
| clockm 3
| CLOCK_NORMAL 2
| CLOCK_NOT_GATED 1
| clockp 2
| clockpar 2
| clock_r 1
* clockrate 2
< clocks 3
* clocks 3
== clock_searchp 2
* clock/second. 1
| clocksel 2
>> CLOCK_SELECT_SHIFT 1
+ CLOCK_SELECT_SHIFT 1
&& clock_slowed 1
| clockspeed_reg 5
| CLOCK_STROBE 2
* clocktick 1
+ CLOCK_TICK_RATE 1
+ clock_time 16
== clone 1
| CLONE_CHILD_CLEARTID 1
| CLONE_CHILD_SETTID 1
| CLONE_DETACHED 5
| CLONE_FILES 36
| clone_flags 16
| CLONE_FS 26
| CLONE_IDLETASK 4
| CLONE_NEWNS 2
| CLONE_PARENT 1
| CLONE_PARENT_SETTID 1
| CLONE_PID 10
| CLONE_PTRACE 2
| CLONE_SETTLS 1
| CLONE_SIGHAND 3
| CLONE_THREAD 10
| CLONE_VFORK 17
| CLONE_VM 32
< cloop 11
>> cloop 4
+ cloop 8
* close 1
* Close 6
< closecount 1
* closed. 1
* Closes 4
+ closetime 2
== CloseTray 2
* closing 1
&& clp 1
== cl_prev 2
&& clr 2
>> clr 3
| clr 4
| CLRATNO 6
| CLRBRKADRINT 2
| CLRBUSFREE 6
| CLRCH1 8
| CLR_INT 4
>> clr_mask_in 2
| clr_mask_in 2
== c_lr_par 2
== CLR_PRIORITY 1
| CLRSCSIPERR 4
| CLRSELDI 6
| CLRSEQINT 2
| CLRSHCNT 4
| CLRSTCNT 8
< cls 1
== Cls 1
== cls 14
+ CL_SIZE 4
== cl_tail 4
+ clumpablks 2
< clun 2
+ clun 2
+ cluster0 2
< cluster 3
+ cluster 4
== clustered_apic_mode 15
== CLUSTERED_APIC_NUMAQ 16
== CLUSTERED_APIC_XAPIC 7
| CLUSTER_MASK 2
+ CLUSTER_NPAGES 2
* CLUSTER_NPAGES 5
+ CLUSTER_PAGES 2
+ cluster_size 1
>> clustersizebits 1
+ clustersizebits 16
== cluster_start 1
| clut_status 3
+ clwm 3
< clwm 5
< clwm_rnd_down 1
< cm 1
< cm206_irq 1
== cm 7
>> cmap_blue 1
== cmap_fifo 1
>> cmap_green 1
+ cmap_regs_phys 1
+ cmap_rev 1
* cmap_size 2
* cmapsz 2
< cmapsz 4
< cmax 2
+ CM_BSIZE 1
| CM_CFMT_16BIT 4
>> CM_CFMT_16BIT 6
+ CM_CFMT_ADCSHIFT 13
>> CM_CFMT_ADCSHIFT 4
+ CM_CFMT_DACSHIFT 15
>> CM_CFMT_DACSHIFT 8
>> CM_CFMT_STEREO 10
+ CMD0 10
+ CMD0_CHNL_0 2
+ CMD0_CHNL_1 13
+ CMD0_TRANSMIT 1
* cmd 1
| cmd 156
== cmd1 6
| cmd, 2
+ cmd 22
== cmd2 6
+ CMD2 8
+ CMD3 6
< cmd 41
>> cmd 43
== cmd 599
+ CMD 6
== cmd640_chip_version 1
+ cmd640_chip_version 1
< cmd640_chip_version 2
< cmd640_key 2
+ cmd640_key 3
+ CMD7 2
| CMD_ACCESS 1
| CMD_ASE 5
| cmdblk 3
== CMD_BMARK_REQ 1
| CMD_BSY 2
+ cmd_buff 3
== cmdBuffer 1
+ CMD_BUSY_TIMEOUT 1
< cmd_bytes_sent 2
| CMD_CLEAR_SYSTEM_IRQ 2
| CMDCMPLT 1
| cmd_code 2
== CMD_COMPLETE 3
| CmdConfigure 1
| CMD_CONFIGURE 3
>> cmd_cookie 2
| cmd_cookie 2
+ cmd_datain 2
+ cmd_dataout 2
+ CMD_DMA_MODE; 1
+ CMD_DMA_MODE 6
| CMD_DRVR_ENABLE 8
| CMD_DUMP 2
== CMD_EAGAIN 2
| Cmd_END 1
< cmdend 2
| CMD_ENINTRX 1
| CMD_ENINTTX 1
| CMD_EOL 6
== CMD_FAIL 1
== CMD_FINISHED 1
| CMD_FLEX 8
| CMD_FRAME 2
| CMD_GET_DEV_CONFIG 1
== CMD_GET_TEMPERATURE 1
== CMD_GET_THERMOSTATE 1
>> CMD_HANDLE 1
| CMD_IAAD 2
| CmdIASetup 2
| CMD_IASETUP 3
< cmdidx 1
+ cmdidx 1
+ cmd_in 1
== cmd_in 63
< cmd_index 2
+ cmd_index 3
+ CMD_INIT_TIMEOUT 2
| Cmd_INT 1
| CMD_INT 3
| CMD_INTERRUPT_ADAPTER 2
| CmdIntr 1
| CMD_INTR 12
| CMD_LAST 15
< cmd_len 1
+ cmd_len 2
+ cmdlen 2
< cmdlen 3
+ cmd_line 1
< cmd_line 3
== cmd_line 7
< cmdline_memory_size 2
+ cmdline_memory_size 2
| CMD_LRESET 2
< CMD_MAX 1
| CMD_MCSETUP 3
== cmdMfPtr 1
< cmd_mmrbc 1
| CmdMulticastList 1
| Cmd_Nop 1
| CMD_NOP 2
+ CMD_NOP 4
< cmd_off 1
== cmd_off 1
+ cmd_off 1
+ CMD_OFFSET 6
== CMD_OK){ 1
== CMD_OK 29
< cmd_on 1
== cmd_on 1
* cmd_on 1
+ cmd_on 1
| CMD_ONLY_STRT 6
+ CMD_ONLY_STRT 6
| CMD_PARK 2
+ cmd_port 3
| CMD_PSE 2
== CMD_QUEUED 4
+ CMDR 6
| CMD_READ 1
== cmd_reg 1
| cmdreg 1
| cmd_reg 4
+ _CMD_REG 4
| CMDREG_DMA 2
&& cmd->request_buffer 1
== CMD_RequestSense 1
| CMD_RESET 2
== cmd_result 3
< CMD_RING_ENTRIES 4
== CMD_RQLATER 3
| CMD_RST 2
| CMD_RUN 3
| CMD_RX_BUF 3
| CmdRxEnb 10
+ CMD_RXRESET 4
< cmds 1
+ cmds 2
== cmds 7
| CMD_SCB_REQUEST 2
+ cmd->SCp.Status); 1
== CMD_SET_THERMOSTATE 1
+ cmd_size 1
< cmd_size 3
+ CMDSIZE_TABLE 14
< CMD_STACK_SIZE 1
+ CMD_STACK_SIZE 2
| CmdStart 1
+ cmdStart 7
== cmdStatus 1
&& cmdStatus 1
&& cmd.status 2
== cmd_status 3
| CMD_STOP 1
+ CMD_STRT 6
| cmdsts 8
| CMDSTS_DEST_MULTI 1
| CMDSTS_ERR 1
| CMDSTS_INTR 1
| CMDSTS_LEN_MASK 1
| CMDSTS_OK 3
== CMDSTS_OWN 2
| CMD_SUSPEND 2
| CmdSuspend 4
| CMD_SYSTEM_IRQ 2
* cmdsz 6
+ cmdTail 2
| Cmd_TDR 1
| CMD_TDR 4
< cmd_time 1
* cmd_time 1
* cmdTimeout 1
== CMD_TIMEOUT 4
+ CMDT_TRIES 2
| CMD_TX 1
| CmdTx 7
| CmdTxEnb 19
+ CMD_TXEOM 2
| CMD_TXOFF 4
| CmdTxOn 1
| CMD_TX_PKT 4
| CMD_TXSTATUS 1
== cmd_type 5
* cmd.-unit 1
>> CMD_UNLOCK_DATA_1 1
>> CMD_UNLOCK_DATA_2 1
| CMD_WITHDMA 12
| CMD_WRITE 1
+ CMD_XFER_DATA 2
| Cmd_Xmit 4
| CMD_XMIT 6
== CM_ERASE 16
| CM_INT_CH0 1
| CM_INT_CH1 1
+ CM_L2BSIZE 1
&& cmnd 1
== Cmnd 18
== cmnd_code 1
| CMND_SBT 6
| CMND_XFERINFO 2
< cmod 2
< CMODE_16 1
== CMODE_16 7
== cmode 3
+ cmode 3
< CMODE_32 6
== CMODE_32 6
< cmode 4
== c_mode 7
== CMODE_8 1
< CMODE_8 8
== CMODE_NVRAM 6
| CM_OFFSET 2
| cm_osc 1
>> cm_osc 3
== cmos_day 1
| cmos_disks 2
== cmos_hour 1
| cmos_hour 1
== cmos_minute 1
+ cmos_minutes 24
| cmos_month 1
== cmos_second 1
== cmos_year 1
== cmp 10
>> cmp 2
| cmp 2
+ cmp 2
< cmp 4
== cmp_highlevel 1
== CMPID 1
== cmp_id 6
| cmpop 6
+ CMPR_OVERRUN), 1
+ CMPR_OVERRUN 4
| cmr 1
>> CMR1_BufEnb 1
| CMR1h_MUX 4
| CMR1h_TxENABLE 6
>> CMR1_IRQ 1
+ CMR1_Xmit 2
| CMR2_IRQOUT 1
| CMR_DRAM 1
| CMR_HS 2
| CMR_LINK 2
| CMR_NO_EEPROM 2
| (cmsg->InfoElement[3]) 1
| (cmsg->InfoElement[4]) 1
== cmsg_ptr 5
| CM_SOFTBACK 7
| CMSPAR 13
| cm_stat 1
== &cmx_hw) 1
* '%c'\n" 2
== cn 7
== cname 1
+ Cnfg 6
+ CNFG_BIO_583 2
+ CNFG_GP2 2
| CNFG_GP2_BOOT_NIBBLE 1
+ CNFG_ICR_583 1
+ CNFG_IRR_583 3
| CNFG_IRR_ZWS 1
+ CNFG_LAAR_584 2
| CNFG_LAAR_ZWS 1
* cnode 10
< cnode 38
== cnode 7
== cnodeid 11
< cnodeid 2
== CNODEID_NONE 15
< cnt++) 1
| cnt) 1
< cnt1 2
+ cnt1 2
+ cnt 163
| cnt 18
>> cnt 21
| cnt2 1
< cnt2 3
< cnt 420
* cnt 49
== cnt 77
< cnt_by 1
== cnt_for_multi_channel 1
* cnt_for_multi_channel 1
< cnt_for_multi_channel 5
>> cntl 1
| CNTL2_ENF 1
| CNTL2_S2FE 1
| cntl 3
| CNTL3_BS8 3
| CNTL3_FASTCLK 1
| CNTL3_FASTSCSI 4
| cntl_b 2
| CNTL_C 1
| CNTLREG1_DISR 2
< cnt_max 2
| CNTOVF 2
< cntr 4
+ cntr 8
| CNTR_INTEN 6
| CNTRL_ENA_2ND 4
+ CNTRL_REG 2
== CNTRL_REG_GOODVALUE 2
+ CNTRL_REG_OFFSET 6
| CNTR_PDMD 6
< cnum 1
+ cnum 10
== cnum 2
* Coalesce 1
* coarse 1
== cobalt_board_id 2
== COBALT_BRD_ID_RAQ2 2
< COBALT_IRQS 1
+ COBRA_LENGTH 1
< COBRA_LENGTH 2
+ COBRA_REFRESH_TIME 2
| COBT_CMOS_AUTO_PROMPT_FLAG 1
== COBT_CMOS_CHECKSUM 4
+ COBT_CMOS_CHECKSUM 4
< COBT_CMOS_CKS_END 2
| COBT_CMOS_CLEAN_BOOT_FLAG 1
| COBT_CMOS_CONSOLE_FLAG 1
| COBT_CMOS_DEBUG_FLAG 1
| COBT_CMOS_DELAY_CACHE_FLAG 1
| COBT_CMOS_HW_NOPROBE_FLAG 1
| COBT_CMOS_NOLOGO_FLAG 1
| COBT_CMOS_OOPSPANIC_FLAG 1
| COBT_CMOS_SYSFAULT_FLAG 1
+ COBT_CMOS_SYS_SERNUM_0 1
| COBT_CMOS_VERSION_FLAG 1
| coda_debug 1
== coda_hasmknod 1
< CODA_MAXNAMLEN 1
< CODA_MAXPATHLEN 1
< CODA_NCALLS 1
+ CODA_NCALLS 1
| CODA_NOCACHE 1
* coda_timeout 1
== code 134
&& (code 2
< code 22
* code. 4
+ code 4
| code 42
* code 8
>> code 9
< codeaddr 1
< codeaddr_max 1
< code_base 1
+ code_base 2
| CODE_BREAK 2
== codec 1
== codec6c 6
== codec72 6
+ CODEC_ID_BUFSZ 1
&& codec_independent_spdif_locked 2
< codec_independent_spdif_locked 26
== codec_independent_spdif_locked 3
< codec_pcmout_share_spdif_locked 1
&& codec_pcmout_share_spdif_locked 2
== codec_pcmout_share_spdif_locked 3
| CODEC_PIDAT_MASK 2
>> CODEC_POADD_SHIFT 2
+ CODEC_POADD_SHIFT 2
>> CODEC_PODAT_SHIFT 1
+ CODEC_PODAT_SHIFT 1
| CODEC_SPDIFOUT_RUNNING 2
+ code_len 1
< codelen 2
+ codelen 2
< code_limit 2
< code_offset 1
+ code_offset 1
+ code_org 1
+ code_ptr 1
| codes 1
| code_s2l 12
| code_s2u 7
| code_s3u 2
== codeset 1
>> codeset 1
| codeset 2
+ code_size 1
>> codesize 8
+ code_start 2
+ CODE_TYPE 1
< code_violations 1
* CO-ebsa285 2
* coeffIncr 1
== cognac 1
* coh 1
+ cOhs 1
&& co->index 1
== col 1
| col 1
< col 12
+ col 14
+ COL16CNTL 5
+ COL_16_REG 3
>> col 19
* col 2
| COLCNT 2
+ COL_CTRL 4
| COLE 1
| COLLISION 1
| COLLISIONS_16 1
| colmask 3
< colon 1
+ colon 2
== color 1
>> color 1
* color 1
* color" 4
| color 5
== color_corr 3
* color_corr 6
+ color_corr 8
+ color_mode 1
| colour 6
+ colour_off 2
>> cols 1
+ COLS 1
* cols 10
< cols 8
* colsize 12
+ column 1
< column 5
== com 4
+ com_addr 9
== COM_CLRPORTSTATS 4
* comes 5
== COMET 2
| COMET_MAC_ADDR 1
< COMFETCH 1
== COM_GETPORTSTATS 4
| comm1 1
| comm2 1
+ commalign 1
* command. 1
| COMMAND 1
+ COMMAND 10
* command 11
== Command 12
>> command 17
+ command 2
== command 23
| command 51
< CommandAllocationGroupSize 1
* CommandAllocationLength 1
| command_byte 3
== command_code 1
>> COMMAND_COMPLETE 36
< CommandCount 5
| command_flags 1
+ CommandIdentifier 7
< CommandIndex 5
== command_len 1
< command_line 2
+ command_line 3
== command_line 6
< commandline_current 6
+ COMMAND_LINE_SIZE 10
== CommandMailboxesMemory 2
+ CommandMailboxesMemory 2
== command_num_arg 1
== COMMAND_OK) 1
== COMMAND_OK 29
| CommandOpcode 2
== CommandOpcode 24
== command_packet 9
| COMMAND_PHASE 2
* COMMAND_QUEUE_AREA_SIZE 3
== command_que_value 11
+ COMMAND_REG); 1
+ COMMAND_REG 40
* commands. 1
+ commands 4
* commands 7
== command_save 1
| COMMAND_SETCOLOURPARAMS 1
| COMMAND_SETCOMPRESSION 1
| COMMAND_SETCOMPRESSIONTARGET 1
< CommandsRemaining 1
* CommandsRemaining 1
== command_status 1
== CommandStatus 16
< command_status 4
== CommandType 22
+ commatok 2
== comment 1
* comment. 1
| COMMENT 8
* commented 1
| COMMIT_DELETE 2
| COMMIT_FORCE 5
| COMMIT_INODE 2
&& commit_now 1
| COMMIT_NOW 4
== COMMIT_PMAP 3
| COMMIT_PWMAP 1
== COMMIT_PWMAP 3
| COMMIT_SYNC 2
| COMMIT_TRUNCATE 1
== COMMIT_WMAP 2
+ COMM_JADE 1
* Commnunications 1
* common 1
* Common 1
| COMMON_PPC 15
+ commsize 2
* communications. 1
* communications 2
* COMP 1
+ comp1 1
== comp 4
+ COMPACT_LEN 4
== company 1
+ COMPAQ_CISS_MAJOR 3
+ COMPAQ_SMART2_MAJOR 3
< compare 1
< compat 1
== compat 1
| compat 1
+ compat 2
* compatable 3
* compatible 2
== compat_negot 1
| COMP_Denormal 3
* compiled 3
* complain 1
* Complain 2
| complement_mask 1
== complete 2
&& complete 2
* complete. 3
* Completely 1
* completion, 1
== CompletionCode 1
+ CompletionHiAddr 1
+ CompletionQConsumerIdx 1
| COMP_NaN 4
| COMP_No_Comp 2
| component 11
| _COMPONENT 2
== compress_cid 1
< compressed_sz 2
< compression 8
== compr_len 1
== comprtype 2
| COMP_SNaN 2
+ compstart 1
| COMPT_MASK 2
* Compute 2
| COMX_BOARD_RESET 2
* COMX_CLOCK_CONST 1
+ COMX_DEFAULT_MEMADDR 1
| COMX_DISABLE_ALL 2
| COMX_ENABLE_BOARD_MEM 6
< COMX_MAX_RX_SIZE 1
+ COMX_MEM_MIN 2
+ COMX_MEMORY_SIZE 1
< con 102
== con 124
+ con 35
+ con_buf0 1
+ con_buf 1
< CON_BUF_SIZE 7
+ concat 1
| CON_CONSDEV 1
== cond1 1
== cond1b 3
== cond1c 3
== cond1d 2
== cond1e 1
== cond1f 1
== cond2 1
== cond2b 1
== cond2c 1
== cond2d 1
== cond2e 1
== cond 6
* condition 1
| condition 2
* conditional 1
* Conditionally 2
== condition_code 3
== cond_last 2
| CON_ENABLED 1
== CONEXANT 1
== conf 1
| conf 1
| CONF_AC 4
== CONFACK 1
| CONF_CU 4
== conf_data 1
+ CONF_END_TEST 8
| CONF_HALT 4
+ CONF_HWADDR 2
+ CONFIG_0 28
+ Config0 3
>> config_1 1
| config_1 1
| config1 2
>> config1 28
+ Config1 3
+ CONFIG_1 35
+ CONFIG 16
| CONFIG1_GPOUT3 2
| config 20
| config_2 1
>> config_2 2
>> config 48
+ ConfigA 6
>> config_addr 2
>> configb 2
| configb 2
+ config_base 2
| configbyte 1
| CONFIGclear 8
&& (CONFIG_CPU_NEVADA) 2
&& (CONFIG_CPU_R4X00) 1
&& (CONFIG_CPU_R5000) 1
+ ConfigD 6
* CONFIG_DDB5477_BUS_FREQUENCY 1
== CONFIG_DLCI_COUNT 1
< CONFIG_DLCI_COUNT 4
< CONFIG_DLCI_MAX 14
== CONFIG_DLCI_MAX 6
| CONFIG_ETRAX_DS1302_TRICKLE_CHARGE 1
+ CONFIG_ETRAX_POWERBUTTON_BIT 1
+ CONFIG_ETRAX_PTABLE_SECTOR 2
+ CONFIG_ETRAX_SERIAL_RX_TIMEOUT_TICKS 2
+ config_field 4
== config_field 6
+ CONFIG_HD64461_IOBASE 4
== CONFIG_HD64461_IRQ 1
+ CONFIG_HD64465_IOBASE 3
== CONFIG_HD64465_IRQ 1
< CONFIG_KHTTPD_NUMCPU 2
== config_last 3
| CONFIG_MEMSIZE_MASK 1
+ CONFIG_MTD_DILNETPC_BOOTSIZE 1
+ configPort 1
+ CONFIG_REG_0 18
+ CONFIG_REG_1 7
| config_register 1
< ConfigRequired 1
== CONFIG_ROM_VENDOR_ID 1
* CONFIG_SB1250_DUART_OUTPUT_BUF_SIZE 1
+ CONFIG_SB1250_DUART_OUTPUT_BUF_SIZE 3
== CONFIG_SERIAL_CONSOLE_PORT 6
* CONFIG_SIBYTE_STANDALONE_RAM_SIZE 3
< CONFIG_TUX_NUMSOCKETS 10
< CONFIG_TUX_NUMTHREADS 4
+ Configuration1 2
* configuration 2
+ Configuration2 10
| configuration_register 1
* configure 1
== configuredStatusFlag 1
* Configuring 1
== CONFIG_ZFT_DFLT_BLK_SZ 1
| CONFIRM 173
== conflict 2
+ CONF_LINE_LEN 3
| conf_mask 4
< CONF_NAMESERVERS_MAX 3
+ CONF_POST_OPEN 1
+ CONF_PRE_OPEN 1
+ CONF_REG_1 1
+ CONF_REG_2 1
+ CONF_REG_3 1
+ CONF_REG_4 1
+ CONF_REG_5 1
== CONFREQ 1
| CONF_SC 3
< CONF_TIMEOUT_MAX 1
== conn 1
| conn 5
== CONNECT 5
== CONNECT_CMD 2
== CONNECT_EPP_MAYBE 2
* connection 1
* connection. 2
* Connection 2
>> CONNECTION_PREFERENCE 1
== connect_point 1
* CONNECT_RESP 1
== conn_vhdl 2
== cons_dev 7
* conservative 1
< cons_hold_cnt 1
* consider 1
== console 3
+ console 3
* console 5
&& console_blanked 2
== CONSOLE_DEV 1
== console_drivers 3
< console_loglevel 15
== console_loglevel 3
== console_nasid 1
< console_nasid 3
+ console_num 4
== console_registered 1
== console_vhdl 1
< CONST 149
| __constant_cpu_to_le16(CB_STATUS_COMPLETE))) 1
* constants 2
== con_start 1
+ con_start 1
* construct 2
== consumed 1
== consumer 1
== consumerIndex 1
>> cont 1
| cont 1
== cont 2
< cont 4
* contain 3
< container 1
* contains 1
* ContDatagramDataSize 2
* ContDatagramHeaderSize 1
+ ContDatagramHeaderSize 1
+ ContDatagramHeaderSkip 1
* contention 1
* Content-Length: 2
+ contents 3
>> context 1
+ Context 1
== context 2
+ context 2
* Context: 28
| context 5
* context. 9
+ context_base 6
== context_size 7
== CONTEXTS_NUM 1
+ CONTEXTS_NUM 1
< CONTEXTS_NUM 3
+ contigaddr 2
* contingent 1
| CONTINUATION 2
< CONTINUATION_SEGS 1
< CONTINUE 165
* Continue 2
| CONTINUOSLY_INCREASING 1
>> contour 1
< contour 3
< contr 1
== contr 4
| control_0_reg 2
+ control 1
+ CONTROL 17
== control 2
* control 2
| Control 3
>> control 5
| control 51
| CONTROL_BIT 1
== control_code 1
== control_cpu 1
| CONTROL_DTR 2
| CONTROL_EOL 1
| CONTROL_EOP 1
| CONTROL_ES0 2
| CONTROL_ES1 2
+ Controller1 1
== Controller 16
* Controller 22
* controller 3
== controller 9
&& controller_independent_spdif_locked 2
< controller_independent_spdif_locked 20
== controller_independent_spdif_locked 3
* controller_index 2
== ControllerInfo 1
< ControllerNumber 15
== ControllerNumber 2
== controller_ohare 2
< controller_pcmout_share_spdif_locked 2
&& controller_pcmout_share_spdif_locked 2
== controller_pcmout_share_spdif_locked 3
* controllers 4
* controllers, 6
== controller_type 1
< control_major 4
>> CONTROL_PIXCLOCK_BASE 1
* CONTROL_PIXCLOCK_BASE 1
+ Control_reg 13
| CONTROL_RTS 4
| control_state 2
| control_word 49
* Convert 3
* Converted 1
== conveyor 1
| cookie 2
== cookie 3
>> COOKIEBITS 2
+ COOKIEBITS 2
== cooksize 1
== cooktty 1
+ copied 3
< copied 35
== copied 6
* COPLISTSIZE 1
== COPR_INST 1
== COPR_MIDI 1
== cops 2
+ COPS_CLEAR_INT 4
< cops_debug 4
* Copy 2
< copy 22
* copy 4
+ copy 7
| COPY_ALL_MAC_FRAMES 1
| COPY_ALL_NON_MAC_FRAMES 1
* copychecksum. 1
< copy_count 1
< copyCount 11
* copy_count 3
+ copy_count 4
+ copyCount 4
< copyFragCount 1
== copyFragCount 4
+ copyFragCount 4
+ copyfrom 1
+ copylen 1
+ copymax 2
== copy_mode 2
* copyoff 2
< copy_range 2
== copy_range 2
* Copyright 5
== copySize 1
+ copySize 1
< copy_size 3
== copy_skb 5
< copy_thresh 1
+ copyto 1
| COR1_PAREVEN 2
| COR1_PARODD 2
| COR2_CTSFLOW 4
| COR3_SCDE 6
| COR_CONFIG 1
| COR_CONFIG_MASK 2
+ corConfLVLREQ 2
+ CORE99_ADLER_START 2
* core99_bank 4
| CORE99_FLASH_STATUS_DONE 4
| CORE99_FLASH_STATUS_ERR 3
| C_O_READ 1
* coredump 1
+ corename 1
+ CORENAME_MAX_SIZE 2
+ COR_ERR_INTR_A 1
+ COR_ERR_INTR_B 1
| COR_FUNC_ENA 1
| COR_IREQ_ENA 1
< corkscrew_debug 29
== CORKSCREW_ID 4
| COR_LEVEL_IRQ 1
* correct 1
== CORRECT_DEV_ID 2
== correction 1
| correctionPerGOF 2
* correctionPerGOF 2
>> correctionPerSec 2
* correctly. 1
== CORRECT_VENDOR_ID 2
* corresponding 1
* corrupt 1
| COR_SOFT_RESET 4
* Cort 2
== COR_VALUE 1
== COSA_BM_OFF 1
== COSA_BM_ON 1
+ cosa_cards 2
| COSA_FW_DOWNLOAD 5
| COSA_FW_RESET 1
== (COSA_FW_RESET|COSA_FW_DOWNLOAD)) 1
< cosa_major 1
< COSA_MAX_FIRMWARE_SIZE 2
+ COSA_MAX_ID_STRING 1
< COSA_MTU 2
* could 3
< count0 1
< count++ 1
< COUNT 1
>> COUNT 1
| COUNT 1
< Count 10
* count1 1
+ count1 2
< count 1472
< count1 5
+ Count 17
* count 176
< count2 2
== count 256
| COUNT_2_ZERO 2
== Count 3
* Count 3
&& count 5
+ count 603
>> count 69
| count 94
== count_area 1
== countdev 1
< count_devices 1
< count_dirty_tx 1
+ CountDown 2
| counter 1
+ counter 12
+ COUNTER 2
< counter 32
* counter 6
== counter 9
== CounterIndex 1
< CounterIndex 3
| COUNT_ERROR 1
* counters 2
== counters 3
| COUNTERS_INTR 1
< count_fr 1
< count_HZ 2
< countNum 6
* countNum 9
< countOriginal 1
+ countOriginal 1
< count_p 4
< country 2
* counts 1
* course 1
== cov 2
* co_val 3
* COW_entries_per_block 1
+ COW_entries_per_block 1
+ COW_entries_per_pe 1
* COW_entries_per_pe 8
| C_O_WRITE 1
+ COW_table_sector_offset 2
| CP0_CERRD_CAUSES 1
| CP0_CERRD_DATA 4
| CP0_CERRD_DATA_DBE 1
| CP0_CERRD_DATA_SBE 1
| CP0_CERRD_EXTERNAL 1
| CP0_CERRD_MULTIPLE 1
| CP0_CERRD_TAG_ADDRESS 1
| CP0_CERRD_TAG_STATE 1
| CP0_CERRD_TYPES 2
| CP0_CERRI_DATA 2
| CP0_CERRI_DATA_PARITY 1
| CP0_CERRI_EXTERNAL 1
| CP0_CERRI_TAG_PARITY 1
| CP0_ERRCTL_DCACHE 2
| CP0_ERRCTL_ICACHE 2
| CP0_ERRCTL_MULTIBUS 1
| CP0_ERRCTL_RECOVERABLE 1
* cp) 1
== CP1UNDEF 1
== cp2 1
+ cp 27
>> cp 3
== cp 34
< cp 4
| CP 4
== cpa 2
< cpagecnt 1
+ cpage_out 1
| CPA_MEMWREN 1
| CPA_PMBARVIS 1
== *)c->parm.num) 1
| CPATTENTION 12
+ CPB 5
< CPC700_MB4EA 1
== cpcount 1
+ cpcount 1
| cp_count 2
< cpe 3
+ CPEI_INTERVAL 4
< cpev 1
| CPF_FIRST 5
| CPF_LAST 8
< cpi 1
>> cpi 1
== cpia 1
== CPIA_COMMAND_GetColourBalance 1
== CPIA_COMMAND_GetColourParams 1
== CPIA_COMMAND_GetExposure 1
| CPIA_FLAG 2
+ CPIA_MAX_FRAME_SIZE 1
* CPIA_MAX_FRAME_SIZE 6
== cpid 2
< CPI_LENGTH_SYSPLEX_NAME 1
< CPI_LENGTH_SYSTEM_NAME 2
| CPLD_7111_DISABLE 1
| CPLD_UNMUTE 1
< _cpleft 1
< cplen 2
+ cplen 5
== cplength 1
| cpm 8
< CP_MAX_MTU 1
| CPM_CR_FLG 8
+ CPM_DATAONLY_SIZE 2
< CPM_ENET_RX_FRPPG 2
< CPM_ENET_RX_PAGES 2
| CPMFCR_EB 14
| CPMFCR_GBL 10
< CP_MIN_MTU 1
* CPM_INTERRUPT 1
+ cpm_us 3
+ cpnow 1
== CP_NUM_STATS 1
+ CP_OFF_C_ALGO 2
+ CP_OFF_DCE_DCC 2
< cpos 1
== cpos 1
+ cpos 1
== cpp 1
+ cpp 1
* cpp 18
< cppadlen 1
== CPQFCTS_CTLR_STATUS 2
== CPQFCTS_GETDRIVVER 2
== CPQFCTS_GETPCIINFO 2
* CPQFCTS_MAX_LUN 2
< CPQFCTS_MAX_LUN 7
< CPQFCTS_MAX_TARGET_ID 3
+ CPQFCTS_REQ_QUEUE_LEN 1
< CPQFCTS_REQ_QUEUE_LEN 7
== CPQFCTS_SCSI_IOCTL_FC_TARGET_ADDRESS 2
== CPQFCTS_SCSI_PASSTHRU 3
+ cpqhp_rom_start 1
| cp_rx_config 1
< CP_RX_RING_SIZE 2
+ CP_RX_RING_SIZE 2
>> cps 1
| CPS 1
+ CP_STATS_SIZE 4
== cpsum 1
+ cpsum 2
== cptr 5
== cp_transaction 2
< CP_TX_RING_SIZE 1
+ CP_TX_RING_SIZE 3
* CPU 1
* cpu 4
< cpu 49
+ cpu 52
| cpu 6
== cpu 67
== CPU_68060 2
>> cpu 9
== cpu_addr 1
+ cpu_base 1
* cpu_clock 2
&& (CPU_CONTEXT(smp_processor_id(), 1
+ cpucount 13
&& cpucount 2
== cpu_count 3
== cpucount 3
== cpu_ctr 1
+ cpu_data 8
== cpu_device 1
== CPUFREQ_ALL_CPUS 2
== CPUFREQ_ENTRY_INVALID 3
== CPUFREQ_POSTCHANGE 4
== CPUFREQ_PRECHANGE 4
| CPU_FTR_601 1
| CPU_FTR_CAN_DOZE 12
| CPU_FTR_CAN_NAP 2
| CPU_FTR_HPTE_TABLE 1
| CPU_FTR_SPLIT_ID_CACHE 34
| CPU_FTR_USE_TB 22
+ cpu_goal_hi 1
&& cpu_has_fpu 2
&& cpu_has_tsc 4
&& cpu_has_vme 1
== cpu_id 1
+ cpu_id 1
== cpuid 10
>> cpuid 2
< cpuid 4
+ cpuid 4
< cpu_index 1
< cpu_irq 3
* cpu_irq 3
+ cpu_irq 4
+ CPU_IRQ_BASE 2
&& CPU_IS_020_OR_030 1
* cpu_khz 17
>> cpu_khz 2
== cpu_mask 1
== cpumask 1
| cpumask 3
+ CPU_MODE 29
< cpu_model 3
+ CPU_NILE4_CASCADE 2
== CPU_no 3
== cpunode 1
== CPU_NONE 23
+ cpu_nr 1
== CPUNR 1
== cpu_nr 6
< cpu_nr 8
+ cpu_num 2
+ cpuoff 4
| cpu_online_map 22
&& (cpu->pal_revision 1
+ CPU_PC 18
== cpu_pointer 1
| cpu_present_mask 2
== cpu_quiesce_map 1
== cpu_restart_map 2
| C_PURGE 2
| CPU_SA1100_MASK 2
< CPU_SA1110_B2 2
< cpu_scratch_size 1
== cpus_found 1
* cpush 1
| CPUSLP_EN 4
< cpu_speed 1
== cpu_speed 1
* cpu_speed 1
* CPUS_PER_FSB 1
* CPUS_PER_NODE 1
< CPUS_PER_NODE 11
< CPUS_PER_SUBNODE 1
+ CPU_STATE 20
+ cpu_to_dma32 1
>> cpu_to_le32 2
+ cpu_to_le32 3
+ CPU_VRC5476_CASCADE 2
+ CPU_VRC5477_CASCADE 2
+ cpylen 1
+ cpy_num 26
< cpy_num 3
== cpy_num 7
* cpy_num 7
== cq 1
+ cq 1
== cqe 1
== cqr 21
== CQR_STATUS_DONE 2
== CQR_STATUS_FAILED 3
| cr0 3
| CR0_CHNL 5
| CR0_STATUS_3 9
>> Cr 1
| cr11 1
* Cr 2
+ CR 20
+ cr 22
| cr 23
* cr23 2
| cr26 1
== cr30 1
| cr30 1
== cr31 1
| cr32 28
< cr 5
== cr 6
>> cr60 1
| CR6_DEFAULT 1
| CR6_PBF 1
| CR6_PM 1
| CR6_RXSC 1
| CR6_TXSC 1
| cr70 1
| cr74 4
| CR9_SRCS 8
| CR_APD 2
+ crbD 1
== crbD 4
| crbnum 2
| Crc 1
| CRC 1
+ CRC 1
< crc 2
>> Crc 2
== CRC32_REMAINDER 1
>> crc32val 1
== crc 4
* crc 4
| crc 40
+ crc4_errors 1
+ crc 5
>> crc 67
+ CRC_BE_BITS 2
>> crc_bytes 2
| crc_bytes 2
+ CRCCNT 3
| CRCENDCHKEN 4
| CRCENDERR 3
| CRCErr 1
>> CRC_ERR 1
| CRCERR 1
| CRC_ERR 9
| CR_CFINT 2
>> crch 1
+ CRC_LE_BITS 3
< crclen 1
< CRC_LENGTH 1
| CRCREQERR 3
>> crcval 1
| CRCVALERR 3
== CRC_VALUE 1
== crd 1
+ crd 4
< crd 7
| cr_data 11
| cr_data2 9
| cr_data3 1
| CR_DMA_BURST 2
+ CRE 1
| C_READ 1
| CREAD)) 1
| CREAD 44
| create 1
* create 1
* Create 11
== create 3
* Create_field_op 1
== createmode 2
* creating 3
* creation), 1
== cred 1
< credit 1
* credit 1
* CREDITS_PER_JIFFY 4
== C_REENABLE 1
| creg 1
+ CREG_BMASK 1
+ CREG_CCNT 2
+ CREG_CTRL 3
| CREG_CTRL_RESET 1
+ CREG_MMASK 2
+ CREG_PIPG 1
+ CREG_QMASK 2
+ CREG_RIMASK 2
+ CREG_RXDS 2
+ CREG_RXRBUFPTR 4
+ CREG_RXWBUFPTR 3
+ cregs 20
| CREG_STAT_BERROR 2
| CREG_STAT_CCOFLOW 1
| CREG_STAT_CECOFLOW 1
| CREG_STAT_CLOSS 1
| CREG_STAT_EDEFER 1
| CREG_STAT_ERETRIES 1
| CREG_STAT_ERRORS 4
| CREG_STAT_FCOFLOW 1
| CREG_STAT_FUFLOW 1
| CREG_STAT_JERROR 1
| CREG_STAT_LCOLL 1
| CREG_STAT_MCOFLOW 1
| CREG_STAT_RCCOFLOW 1
| CREG_STAT_RLCOLL 1
| CREG_STAT_RUOFLOW 1
| CREG_STAT_RXDROP 2
| CREG_STAT_RXFOFLOW 1
| CREG_STAT_RXIRQ 2
| CREG_STAT_RXLERR 2
| CREG_STAT_RXPERR 2
| CREG_STAT_RXSERR 2
| CREG_STAT_RXSMALL 2
| CREG_STAT_TXDERROR 2
| CREG_STAT_TXIRQ 3
| CREG_STAT_TXLERR 2
| CREG_STAT_TXPERR 2
| CREG_STAT_TXSERR 2
+ CREG_TIMASK 2
+ CREG_TXDS 2
+ CREG_TXRBUFPTR 3
+ CREG_TXWBUFPTR 3
+ cr_end 3
+ creq->sector; 2
== crev 1
+ crfD 4
+ crfS 2
< CRIME_GBE0_IRQ 3
< CRIME_GBE3_IRQ 1
| CRIME_ID_IDBITS 2
| CRIME_ID_REV 1
| crime_int 4
| CRIME_MACE_INT_MASK 1
| CRIME_MACEISA_INT_MASK 1
| CRIME_MACEPCI_INT_MASK 1
< CRIME_RE_EMPTY_E_IRQ 2
< CRIME_RE_IDLE_E_IRQ 1
< CRIME_SOFT0_IRQ 2
< CRIME_SOFT2_IRQ 1
< CRIME_VICE_IRQ 1
== cristal 1
| CR_LED 2
| CR_LOST 1
== crm 1
| crm 1
< CR_MAXD 2
+ CR_MAXPEXP 3
+ CR_MIND 3
| CRMOD 1
| cross 2
== crosscheck 2
| CR_PG0 14
| CR_PSEL 2
| CR_RSTCTL 2
| C_RS_CTS 2
| C_RS_DCD 2
| C_RS_DSR 2
| C_RS_DTR 4
* CR_SIZE 6
| CR_SOFT_RESET 2
| C_RS_RI 2
| C_RS_RTS 2
+ cr_start 3
< cr_start 6
== crt1off 1
< crt2crtc 1
| crt2crtc 1
| CRT2CRTC 2
== crt2crtc 3
| CRT2_LCD 1
| CRT2Mode 6
| CRT2_TV 1
| CRT2_VGA 1
== crtc2 2
* crtc_drain_rate 6
| CRTC_EN 1
+ CRTC_EXT_CNTL 3
| CRTC_EXT_DISP_EN 1
>> CRTC_EXT_DISP_EN 4
+ CRTC_GEN_CNTL 13
| CRTC_HSYNC_DIS 3
| CRTC_VSYNC_DIS 5
* crtpagemiss 4
| CRTSCTS 98
| cry_int_src 4
+ CryptoHeaderLen 1
< CryptoHeaderLen 3
| CS0 6
| CS_2840 3
* cs 3
< cs 4
| CS4215_BSEL_128 1
| CS4215_MLB 1
| CS4215_RSRVD_1 1
| CS4215_XCLK 1
| CS4231A 1
+ CS4231_MAX_ATEN 4
+ CS4231_MAX_DEV_ATEN 1
+ CS4231_MAX_GAIN 4
| cs4231_mode 2
< CS4231_MON_MAX_ATEN 1
+ CS4231_MON_MAX_ATEN 1
< CS4281_AC97_HIGHESTREGTORESTORE 4
< CS4281_AC97_NUMBER_RESTORE_REGS 4
== CS4281_BA0_CPWR_DEFAULT 2
== CS4281_CAPTURE_PIPELINE_NUMBER 2
== CS4281_CFLR_DEFAULT 2
< CS4281_NUMBER_OF_PIPELINES 4
== CS4281_PLAYBACK_PIPELINE_NUMBER 2
< CS46XX_AC97_HIGHESTREGTORESTORE 4
< CS46XX_AC97_NUMBER_RESTORE_REGS 4
== CS5 1
== CS6 1
== cs 7
== CS7 1
== CS8 1
| CS8 71
== CS8900 2
< CS8920_NO_INTS 3
| CS_AC97_POWER_CONTROL_ADC_ON 5
| CS_AC97_POWER_CONTROL_DAC_ON 5
| CS_AC97_POWER_CONTROL_MIXVOFF_ON 3
| CS_AC97_POWER_CONTROL_MIXVON_ON 3
| csb 1
| CSB_ERROR 3
| CSB_LUN 2
| CS_BUS_CLOCK 2
| CS_BUS_SLOT_SZ 2
== CS_BUSY 2
&& (*cs->busy_flag 1
| CS_BYPASS 1
| CS_BYSTAT 2
* CSC0100. 2
| csc 1
== csc 2
| CSCONFIG_DFBYPASS 2
== cs_count 2
| cscr 6
| CS_ERROR 26
== cset 5
| C_SETCR 1
== CS_EVENT_CARD_INSERTION 2
| CS_EVENT_CARD_INSERTION 33
== CS_EVENT_CARD_REMOVAL 2
| CS_EVENT_CARD_REMOVAL 31
== CS_EVENT_CARD_RESET 2
| CS_EVENT_CARD_RESET 3
== CS_EVENT_PM_RESUME 2
== CS_EVENT_PM_SUSPEND 2
== CS_EVENT_REGISTRATION_COMPLETE 2
| CS_EVENT_REGISTRATION_COMPLETE 2
== CS_EVENT_RESET_PHYSICAL 2
| CS_EVENT_RESET_REQUEST 3
| CSF 24
== cs_fest 2
| CS_FMT_16BIT 11
| CS_FMT_STEREO 7
| CS_FUNCTION, 1
| CS_FUNCTION 40
| CS_HIGH 9
>> csi 1
| csi 1
| CSIGNAL 3
| CS_INIT 6
== CS_INTERFACE 1
== CS_IOCTL_CMD_RESUME 2
== CS_IOCTL_CMD_SUSPEND 2
< cs_irq 1
+ cs_irq 3
== cs_irq 5
== csize 1
>> csize 1
| csize 2
+ csize 2
| CSIZE 99
| CSL 1
* cs_laptop_wait 12
| CS_LOW 2
+ CS_MIDIINBUF 1
+ CS_MIDIOUTBUF 2
| csmsr 5
< csn 3
== CS_NO_MORE_ITEMS 11
| CS_PARMS 10
| CS_POWER_ADC 10
| CS_POWER_DAC 8
| CS_POWER_MIXVOFF 3
| CS_POWER_MIXVON 6
>> csr0 1
+ CSR0 26
== csr0 4
| csr0 89
| CSR0_BABL 14
| CSR0_CERR 3
| CSR0_CLRALL 8
| CSR0_ERR 9
| CSR0_IDON 12
| CSR0_IENA 2
| CSR0_INEA 14
| CSR0_INIT 7
| CSR0_INTR 4
| CSR0_MERR 11
| CSR0_MISS 12
| CSR0_RINT 16
| CSR0_STOP 5
| CSR0_STRT 6
| CSR0_TDMD 5
| CSR0_TINT 16
| CSR0_TXON 4
>> csr 1
| csr 10
+ CSR10 6
+ CSR1 10
+ CSR11 16
&& (csr12 1
| csr12 44
+ CSR12 65
>> csr12 7
+ CSR13); 1
+ CSR13 72
>> csr14 6
+ CSR14 81
+ CSR15 60
+ CSR2 3
+ CSR3 3
| CSR3_ALE_LOW 2
| CSR3_BABLM 1
| CSR3_IDONM 1
+ CSR4 3
== csr5_19_17 3
== csr5_22_20 2
| csr5 29
>> csr5 3
+ CSR5 33
== csr5 4
== csr6 1
| csr6 11
>> csr6 3
+ CSR6 62
| csr6_ca 4
+ CSR7 38
| csr80 1
+ CSR8 16
+ CSR 9
+ CSR9 22
| csraddr 1
== csraddr 4
+ csraddr 5
< csraddr 6
< CS_RAM_SIZE 2
| csra_v 1
+ csr_base 1
< CSR_BUS_MANAGER_ID 1
+ CSR_BUS_MANAGER_ID 2
| CSR_CBUSY 2
< CSR_CHANNELS_AVAILABLE_LO 1
+ CSR_CONFIG_ROM 5
+ CSR_CONFIG_ROM_END 1
>> CSR_CONFIG_ROM_SIZE 1
| CSR_DMA_BUSERR 1
| CSR_DMA_CONFLICT 1
| CSR_DMA_INT 2
| CS_RELEASE 2
| CSR_ERA_SUSPEND 1
+ CSR_FCP_COMMAND 1
+ CSR_FCP_END 1
| CSR_FIFO 1
| CSR_INT_BASE 2
== CSR_MSGIN 1
| CSR_MSK_ALL 1
| CSR_MSKCBUSY 3
+ CSR_PCR_MAP 1
+ CSR_PCR_MAP_END 1
+ CSR_REGISTER_BASE 21
== CSR_RESEL_AM 3
| CSR_RNE 1
| CSR_RXD 4
| CSR_SCSI 1
== CSR_SELECT 1
* csr_size 16
< CSR_SPEED_MAP 1
+ CSR_SPEED_MAP 1
+ CSR_SPEED_MAP_END 1
| CSR_STOP 4
| CSR_SV_IDLE 8
== CSR_TIMEOUT 1
| CSR_TNE 1
< CSR_TOPOLOGY_MAP 1
+ CSR_TOPOLOGY_MAP 1
+ CSR_TOPOLOGY_MAP_END 1
| CSR_TRANS_DIR 2
| CSR_VPP_LOW 4
| CSR_WCSS 2
== CSR_WR_READY) 1
| CSR_WR_READY) 1
| CSR_WR_READY 9
+ csstart 1
+ csstuff 2
== CS_SUCCESS 198
>> cstart 1
+ cstart 1
+ CSTART 6
== cstat 7
< CS_TIMEOUT 4
| CSTOPB 81
| CSTP 2
== CS_TRUE 1
== CS_TYPE_ADC 1
| CS_TYPE_ADC 3
== CS_TYPE_DAC 1
| CS_TYPE_DAC 1
>> csum 1
| Csum1 1
| Csum2 1
== csum 4
| csum 4
>> csum_start_off 2
>> csum_stuff_off 2
| CSW_HALTED 2
| CSW_INT_PENDING 2
| CSW_SCSI_RESET_LATCH 1
| c_sync 2
< CSZ_FLOWS 5
+ CSZ_GUARANTEED 1
< CSZ_GUARANTEED 8
+ ct0 2
+ ct 1
== ct 2
< ct 23
| CT2_CCINCR 2
| CT2_FLAG_MODE1 2
| CT2_NO_DATA 3
| CT2_SENDSTATUS 3
+ CTC_BUFSIZE_DEFAULT 1
< CTC_BUFSIZE_LIMIT 2
| CT_CCINCR 2
< CTC_INITIAL_BLOCKLEN 1
+ CTC_MAX_INTPARMS 1
== ctc_no_auto 1
== CT_COMPOSITE 1
== CTC_PROTO_LINUX_TTY 3
< CTC_PROTO_MAX 1
< CTC_TTY_MAX_DEVICES 8
< CTC_TTY_XMIT_SIZE 2
+ ct_cyc 1
+ ct_data 1
| ctest4 2
| ctest4_o 1
>> ctest5 1
| ctest5 1
| CTEST7_STD 4
&& ct_helper->me) 1
== ctimeout 1
== ctinfo 8
&& ctl 1
== ctl 17
+ CTL 6
| ctl 7
| CTL_AUTO_RELEASE 1
+ ctl_base 2
| CTLBITS 4
== ctl_buf 11
| CTL_EE_SELECT 2
< CTLLEAFIND 1
+ CTLLEAFIND 2
< ctl_len 1
| CtlMask 1
< ctl_maxlen 6
< CTL_MAXNAME 1
== ctl_name 14
+ ctl_name 53
+ ctlr 14
< ctlr 2
< ctlridx 1
| CTL_STORE 2
| CTL_TE_ENABLE 4
| CTL_URCT 2
== ctmp 3
< ctmp 6
| ctmp 8
| CT_NO_DATA 2
< ctr 2
+ ctr 5
| ctrl0 2
== Ctrl 1
+ CTRL1 2
== ctrl 13
| ctrl 15
< ctrl 2
>> ctrl 2
+ ctrl 2
+ CTRL2 1
* ctrl 3
| CTRL4_RESERVED 1
| CTRL_ACK 6
| ctrlBase 1
+ CTRL_BUFSIZE 2
| CTRL_EDI 24
| CTRL_ENABLE_INTR 2
== ctrler 1
| CTRL_FE_RST 4
| CTRL_HPI_CLR 2
| CTRL_IDI 2
+ Ctrl_IRQEN 8
+ ctrl_mask 3
< ctrl_no 1
+ ctrl_no 1
< ctrl_num 2
| CTRL_P0EN 1
| CTRL_P0F16 1
+ CTRL_QUEUE 3
== ctrl_reg 2
| ctrl_reg 5
| CTRL_RW_READ 2
| CTRL_RW_WRITE 6
== CTRL_SAPI 4
| Ctrl_SelData 2
>> CTRL_SH_WTSRSEL 1
+ CTRL_SH_WTSRSEL 4
+ ctrlsize 1
| ctrl_val 1
| CTS 18
| Cts 2
| CTS_ACT 2
| CT_SENDSTATUS 2
| CTS_HIGH 4
| CTSIE 12
| CTSPACE 5
== CT_VGA 2
< ctx 10
+ ctx 10
== ctx1 1
* ctx 6
== ctx 8
< CTX_BMAP_SLOTS 1
+ CTX_FIRST_VERSION 1
| ctx_flags 6
< ctx_handle 2
+ ctx_list_pool 1
| CTX_VERSION_MASK 4
+ CTX_VERSION_SHIFT 2
+ ctype 1
== c_uart_16450 4
| CUC_ABORT 5
| CUC_START 3
| CUC_SUSPEND 2
== CUDA_INTF 9
+ cuda_rbuf 1
== cuda_state 1
+ CUMANASCSI2_FAS216_SHIFT 2
| cumulativeTraps 2
>> cur 1
* cur 1
| cur 13
+ cur 14
== cur 16
&& cur 2
< cur 5
== curadapter 1
+ cur_addr 1
< cur_addr 2
+ CURADDR 2
| cur_addr 3
>> cur_addr 6
+ curbase 1
* curbass 1
< cur_bd 1
< cur_block 1
< curBlock 1
< cur_blocks_left 1
+ curBuff 3
+ curBuffer 4
+ curbufsize 2
| cur_byte 1
== cur_channel 5
+ curcount 4
< cur_cs 2
== cur_dblock 1
== cur_dle 2
< cur_dvc_qng 2
| cure 1
< curend 1
+ curend 1
== cur_end_virt 2
| cur_end_virt 2
+ cur_end_virt 2
== curfrag 2
+ curframe 1
< cur_frame_end_offset 2
< cur_free 6
== cur_func 2
== curgs 1
== curidx 4
< cur_index 1
== cur_index 2
+ cur_index 7
== cur_instr 3
== curlatchlow 1
>> cur_left_vol 3
+ curlen 1
== curlen 16
< cur_len 2
+ cur_len 3
+ cur_len_dma 5
+ curline 12
| curmask 1
| cur_match 2
>> cur_mss 1
>> curmute 1
>> cur_naa 1
== cur_node 1
== curnode 2
* cur_off 2
< cur_offset 1
< curofs 1
< cur_patch 2
== cur_patch 3
== curphase 3
< cur_pos 1
== curpos 1
+ cur_pos 1
+ curpos 10
== CurPromMode 2
&& curr 1
+ curr 19
== curr 38
< curr 8
| currbit 2
< curr_bw 1
== currcon 104
< currcon 6
| currcons 4
+ currcons 4
== currcons 5
< currcons 7
+ curr_count 1
< curr_cpu 2
| current 1
== Current 2
+ current 3
* current 5
< current 6
== current 77
< current_addr 1
+ current_addr 1
+ current_alloc_time 1
< current_aml_ptr 1
== current_arch 2
== current_async 2
< current_blocks 1
== CurrentBuffer 1
== current_command 1
+ currentcop 1
&& current_count_sectors 1
< current_count_sectors 3
+ current_count_sectors 3
>> current_count_sectors 5
| current_cpld 1
| current_ctl_bits 1
== currentCursorPosition 1
== CURRENTD 1
< CURRENT_DEV 1
== current_device 1
< current_distance 1
== current_drive 2
+ current_drive 2
< current_drive 4
== current_duplex 10
== CURRENT_ERRORS 2
+ current_ev 3
* current_factor 1
== current_factor 4
== current_fiq 1
* current_fsb 1
== current_fsb 4
| current_gpio_io 1
| current_gpio_op 1
== currenthdr 2
== current_IMQ_index 1
== current_index 2
== current_interval 1
| current_ir 2
< current_item_size 1
+ current_item_size 1
== currentleds 1
== current_link_up 8
== current_lun 2
* Currently 2
== current_mode 1
== CurrentMode 4
* currentmult 1
< CurrentNReq 3
* CurrentNSect 3
| current_octet 4
+ current_offset 1
< current_offset 2
< current_override 5
== current_p 1
&& current_p 1
* current_period 4
&& current_req 1
== current_req 8
== CurrentRequest 8
< current_root_goodness 1
== CURRENT_SC 1
== current_select 1
< current_sf_id 4
+ current_sf_id 4
== current_size 1
* current_size 1
== current_slot 1
< current_sp 1
< current_speed 1
== current_speed 2
== current_speed_selection 4
| current_status 1
== current_tag 1
+ current_target 1
== current_target 2
== current_thread_g 3
+ CurrentTime 1
>> CURRENT_TIME 1
* current_time 2
+ CURRENT_TIME 4
== current_timeo 1
== current_timing 1
== current_type 4
< current_vector 2
== current_vector 4
< current_xpos 1
< current_ypos 1
* current_ypos 2
< curr_erasesize 2
< curridx 1
>> cur_right_vol 3
< curr_irq 2
< currlen 1
== curr_lowcore 1
< curroff 1
< curr_off 2
< curr_order 1
== currp 1
== curr_page 2
< curr_pfn 11
+ curr_pfn 8
| cur_rrb 4
== currSCCB 7
< curr_slot 1
== curr_slot 1
< currspeed 1
+ currTar_Info 2
+ curr_ticks 3
< curr_ticks 9
* curr_timebase 14
== curr_timer 1
+ curr_volunteer 1
* cur_rx 2
+ cur_rx 3
+ cur_rxbuf 2
| curs 1
< cur_sacks 2
== curscb 1
== cur_scope 2
| curs_ctrl 1
< cursectors 1
< cur_seg 1
+ cur_seg 1
&& cursize 1
+ cur_size 13
< cur_size 4
+ cursize 5
+ cursorbase 11
+ CursorBase 12
>> cursor_bits_lookup 1
| cursor_bits_lookup 1
== cursormode 1
== cursorp 4
&& cursorp_in 1
< cursorstate 1
| cursor_type 1
== cursor_x 1
== cursor_y 2
< curst 8
+ curstart 1
+ cur_start_dma 1
| curstat 2
< cursz 1
< cur_tb 1
== cur_tb 1
+ cur_tb 1
* cur_temp 1
== curtime 2
* curtreble 1
== curtuner 7
+ cur_tx 6
== curval 1
| curvol 1
* curvol 1
< cur_win 1
>> curx 1
+ cur_x 1
< curx 5
== cury 1
>> cury 1
* cury 1
< cury 5
+ CUSTOM_PHYSADDR 18
+ cut_item_num 3
< cutoff 3
+ cut_records_len 3
+ cut_size 1
+ cutting_raw_inode 2
== cu_type 1
< cv64_memclk 1
* cv64_memclk 5
>> cval 1
| cval 3
+ CVCH 2
+ CVCL 1
< CVSIZE 1
== CVSIZE 1
< cw 3
| CW_Denormal 1
| CW_Invalid 50
>> cwnd 1
< cwnd 3
| CW_Overflow 6
| CW_Precision 11
| CW_RC 11
| C_WRITE 1
| CW_Underflow 10
| CW_ZeroDiv 3
== cx 1
>> cx 1
+ cx 1
| cx 6
+ Cx86_cb 4
== Cx86_dir0_msb 1
+ CX86_RCR_BASE 1
| Cy_1_STOP 1
< CY82C693_MAX_PIO 1
| Cy_8_BITS 3
| CyANY_DELTA 1
== CYBER9397 2
== CYBER9397DVD 2
== CYBER9520 2
== CYBER9525DVD 2
+ CyberBase 2
== CYBERBLADEAi1 2
== CYBERBLADEAi1D 2
== CYBERBLADEE4 2
== CYBERBLADEi1 2
== CYBERBLADEi1D 2
== CYBERBLADEi7 2
== CYBERBLADEi7D 2
== CYBERBLADEXPAi1 2
== CYBERBLADEXPm16 2
== CYBERBLADEXPm8 2
| CYBER_BMSK_AUENZ 4
| CYBER_BMSK_AUENZ_ENABLE 2
+ CYBER_DMA_ADDR 2
+ CYBER_ESP_ADDR 5
+ CYBERII_DMA_ADDR 2
+ CYBERII_ESP_ADDR 5
+ CyberMem_phys 1
>> CyberSize 1
+ CYBMEM_OFFSET_16 4
+ CYBMEM_OFFSET_32 4
+ CYBMEM_OFFSET_8 4
| CyBREAK 3
== cycle 1
| cycle 1
< cycle 3
+ cycle 3
* cycle_freq 1
+ cycle_freq 1
>> cycle_match 1
< cycles 3
* cycles 3
+ cycles_per_jiffy 8
== cycle_time 1
>> CYCLE_TIME 1
< cycleTime 2
* cycle_time 6
>> cycleTimer 3
| cycleTimer 4
* cy_clock 1
+ CYCLONE_MPCS_OFFSET 4
+ CYCLONE_MPMC_OFFSET 4
+ CYCLONE_PMCC_OFFSET 4
* CYCLONE_TIMER_FREQ 1
| CyCOR1ch 2
| CyCOR3ch 2
| CyCTS 33
| CyDCD 11
| CyDIS_RCVR 4
| CyDSR 11
| CyDTR 6
| CyENB_RCVR 2
| CyENB_XMTR 6
| CyFRAME 3
== cy_isa_address 1
== cy_isa_irq 1
+ cy_isa_nboard 1
== cy_isa_nchan 1
* cy_isa_nchan 1
+ cy_isa_nchan 2
+ CyISA_Ywin 1
== CyIVRRxEx 2
| cyl 2
< cyl 3
>> cyl 3
* Cylinder 1
>> cylinder 2
| cylinder 2
* cylinder 3
== cylinders 1
| cylinders 1
+ cylinders 1
>> cylinders 2
* cylinders 2
< cylinders 8
< cyls 1
< CyMAX_CHIPS_PER_CARD 1
< cy_nboard 1
| CyOVERRUN 3
| CyPARITY 3
| CyPARITY_NONE 4
+ cy_pci_addr0 5
+ cy_pci_addr2 1
== cy_pci_irq 8
+ cy_pci_nboard 1
== cy_pci_nchan 1
* cy_pci_nchan 1
+ cy_pci_nchan 6
+ CyPCI_Ywin 2
+ CyPCI_Ze_win 4
+ CyPCI_Zwin 4
+ CyPLX_VER 1
* Cypress 1
| CYPRESS_CENABLE 2
| CYPRESS_CMODE 2
| CyREC_FIFO 2
| CyRI 4
| CyRTS 6
| CySPECHAR 2
| CySRModem 1
| CySRReceive 1
| CySRTransmit 1
| CyTIMEOUT 2
| CyTxMpty 2
* CYZ_FIFO_SIZE 1
< CYZ_MAX_SPEED 1
* cyz_polling_cycle 1
+ cyz_polling_cycle 1
== d0 3
* d0 3
>> d0 6
< d0 8
+ %d", 1
< d10 1
+ d1 1
== d1 2
>> d1 2
| d1 2
< d1 8
>> d 19
>> d2 1
+ d2 2
| d2 4
< d2 8
* D 3
| d 30
| D 304
< d 31
>> d3 1
< d3 2
| d3 2
+ d32 1
* d 4
< d4 1
< d5 1
+ d 52
== d 53
< d6 1
+ D 7
< d7 1
| D7S_FLIP 4
< d8 1
< d9 1
== _DABUSB_IF 1
< DABUSB_MINOR 1
+ DABUSB_MINOR 1
| DAC1064_OPT_GDIV1 1
| DAC1064_OPT_MDIV1 1
| DAC1064_OPT_RESERVED 1
| DAC1064_OPT_SCLK_MASK 3
== DAC960_ActiveControllerCount 2
== DAC960_AnnounceLevel 2
+ DAC960_BlockSizeBits 2
== DAC960_ControllerCount 1
+ DAC960_ControllerCount 10
< DAC960_ControllerCount 6
+ DAC960_HealthStatusMonitoringInterval 2
== DAC960_ImmediateCommand 2
== DAC960_InfoLevel 1
+ DAC960_MAJOR 1
== DAC960_MaxControllers 1
+ DAC960_MaxLogicalDrives 1
< DAC960_MaxLogicalDrives 8
< DAC960_MaxPartitions 2
< DAC960_MinorCount 1
== DAC960_MonitoringCommand 8
+ DAC960_MonitoringTimerInterval 2
== DAC960_ProgressLevel 1
== DAC960_QueuedCommand 2
== DAC960_ReadCommand 4
== DAC960_ReadRetryCommand 2
== DAC960_SenseKey_NoSense 2
== DAC960_SenseKey_NotReady 2
== DAC960_SenseKey_UnitAttention 1
== DAC960_SenseKey_VendorSpecific 1
== DAC960_UserCriticalLevel 1
== DAC960_V1_BackgroundInitializationControl 1
== DAC960_V1_BadDataEncountered 1
+ DAC960_V1_CommandMailboxCount 3
== DAC960_V1_DCDB 6
== DAC960_V1_Enquiry 3
== DAC960_V1_GetDeviceState 1
== DAC960_V1_GetErrorTable 1
== DAC960_V1_GetLogicalDriveInformation 1
== DAC960_V1_GetRebuildProgress 3
== DAC960_V1_IrrecoverableDataError 2
== DAC960_V1_LogicalDriveNonexistentOrOffline 2
== DAC960_V1_NoRebuildOrCheckInProgress 2
== DAC960_V1_NormalCompletion 12
== DAC960_V1_PerformEventLogOperation 1
== DAC960_V1_RebuildStat 1
+ DAC960_V1_StatusMailboxCount 1
+ DAC960_V2_CommandMailboxCount 1
== DAC960_V2_GetControllerInfo 1
== DAC960_V2_GetEvent 1
== DAC960_V2_GetLogicalDeviceInfoValid 2
== DAC960_V2_GetPhysicalDeviceInfoValid 2
< DAC960_V2_MaxPhysicalDevices 3
+ DAC960_V2_MaxPhysicalDevices 4
== DAC960_V2_NormalCompletion 17
+ DAC960_V2_StatusMailboxCount 1
== DAC960_WriteCommand 2
== DAC960_WriteRetryCommand 2
== daca_client 1
| DAC_BLANKING 1
| DACCESS 1
| DAC_EXT_SEL_RS2 4
| dacInterrupts 3
| DAC_MASK_ALL 1
== dac_offset 1
| dacp 4
| DAC_RANGE_CNTL 3
< dac_rate 1
== DACREG_DIR_ATT 2
== DACREG_DIR_TI 2
== DACREG_ICS_PLL_CLK0_1_INI 2
== DACREG_ICS_PLL_CLK0_7_INI 2
== DACREG_ICS_PLL_CLK1_B_INI 2
== DACREG_MIR_ATT 2
== DACREG_MIR_TI 2
+ DAC_REGS 21
== dac_type 1
| DAC_VGA_ADR_EN 1
== dad 2
== daddr 14
| daddr 3
+ daddr 6
+ DADDR_OFST 6
+ DAFO 6
+ DAHLEN 1
< daisy 1
+ daisy 3
< daisynum 1
== dama 1
* DAP_BUFF_SIZE 2
+ DAQD 1
* DAQDS__size 5
+ DAQDS_wChannels 6
+ DAQDS_wFlags 4
+ DAQDS_wFormat 2
+ DAQDS_wIntMsg 2
+ DAQDS_wSampleRate 6
+ DAQDS_wSampleSize 6
+ DAQDS_wSize 6
* DAQDS_wStart 2
+ DAQDS_wStart 3
* DAR_BUFF_SIZE 2
== DA_s 2
== dasd_debug_area 2
< DASD_DEFAULT_FEATURES 1
< dasd_devfs_handle 1
== dasd_era_fatal 2
== dasd_era_none 1
| DASD_FEATURE_READONLY 4
+ DASD_PARTN_BITS 17
< DASD_PER_MAJOR 6
* dasd_split_parm_string 2
< DASD_STATE_ACCEPT 4
== DASD_STATE_DEL 1
< DASD_STATE_DEL 2
< DASD_STATE_INIT 2
< DASD_STATE_KNOWN 4
< DASD_STATE_NEW 4
< DASD_STATE_ONLINE 2
< DASD_STATE_READY 4
+ DAT 6
| dat 8
&& !(data[0] 1
&& (data[0] 1
== data0 4
| (data 1
== Data 1
>> Data 1
>> data 100
| data10 8
== data1 1
| data1 1
+ DATA_1 36
+ data 173
| data20 6
< data2 1
+ data2 1
>> data2 3
* data 23
| data 234
== data2 5
| data2 5
| Data 3
== data3 2
&& data 4
+ _data 4
< data 53
* Data 6
| DATA 8
| data80 32
== data 98
+ DataB3Len 4
* database 1
< data_bits 1
== data_bits 1
+ data_bits 1
+ datablocks 1
== data_buf 2
== dataBufSize 1
< dataBufSize 3
< databytes 1
+ data_bytes 1
* data_bytes 3
== data_chandev 1
| DATA_CHANGED 1
< data_cnt 1
== data_cnt 1
< DataCnt 1
>> data_cnt 6
+ data_count 1
* data_count 10
>> data_count 2
| data_count 2
< data_count 5
== data_count 7
== data_crc_error 1
== DATA_DESCRIPTOR 1
== datadir 2
== dataDirection 1
* data_disks 4
+ data_disp 1
< data_end 1
+ data_end 2
== DATAEXT 3
+ data_frame 1
+ DATA_H 6
+ DATA_HEADER_SIZE 1
== datahi 1
| datahi 1
>> datahi 3
== data_id 2
&& datain 1
+ data_in 1
* datain 2
+ datain 2
+ dataIn 4
< data_in_buffer 1
| DATA_IND 2
== data_index 3
< data_index 8
| DATA_IN_PHASE 7
+ DATA_L 4
>> data_len 1
| data_len 1
< dataLen 1
== dataLen 1
< data_len 14
== datalen 2
< DataLen 2
== data_len 5
+ datalen 6
< datalen 7
+ data_len 9
< data_length 1
* data_length 1
== data_length 3
+ data_length 4
< DATALEN_MSG 2
< DATALEN_SEG 2
== data_mask 1
== data_maxlen 1
< data_maxlen 2
| data_mode 1
< data_mode 3
+ data_off 2
< data_offset 1
== data_offset 2
+ DATA_OFFSET 2
+ data_offset 9
>> data_out 2
+ dataout 2
&& dataout 3
| DATA_OUT_PHASE 7
== datap 1
+ data_p 1
+ datap 1
| dataPoll 20
== data_port 1
+ DATAPORT 124
< data_port 2
+ data_port 2
+ DATA_PORT 7
< datapos 1
+ datapos 3
== DATA_PROTECT 1
< dataptr 1
>> dataptr 10
== data_ptr 3
+ dataptr 3
< data_rate 2
< datarate 2
* data_rate 5
== data_rate 6
* datarate 6
== data_ready 2
== data_reg 9
== data_remaining 1
+ data_remaining 1
< data_remaining 4
== data_retrying 2
< DATASEGS_PER_COMMAND 1
< DATASEGS_PER_CONT 1
* DATA_SIZE 1
+ data_size 13
== data_size 2
* data_size 2
* datasize 3
+ datasize 3
< datasize 4
>> datasize 8
< DATASLLEN 2
== DATASLLEN 2
+ data_start 1
< DATASTLN1_LEN 1
== DATASTLN1_LEN 1
* datastructures. 1
== dataToRead 1
+ dataToRead 4
== data_tot 1
< data_tot 2
== data_transfer 1
+ data_transfer 3
== DataTransferBuffer 10
< data_transfer_instructions 2
* data_transfer_instructions 2
< DataTransferLength 14
== DataTransferLength 6
== data_tries 1
< data_tries 3
* (datatype 1
== DATA_TYPE 1
== data_type 4
| datav 1
| dataval 57
+ data_w 1
< data_w 2
* data_w 4
== data_was_unread 1
| dataWord1 3
>> dataWord1 8
| dataWord2 3
>> dataWord2 6
| datawords 1
>> datawords 4
== DATA_ZONE 3
| dat_ctl 2
| DATE 1
| date 3
>> date 6
+ DATE_LEN 6
+ DATE_MAXLEN 2
+ datum 1
< datum_count 2
+ datum_count 2
== datum_count 3
== datum_offset 1
< datum_offset 2
* David 1
| day 1
< day 10
* day 15
== day 16
+ day 16
== DAYNA 3
+ DAYNA_CARD_STATUS 17
+ DAYNA_INT_CARD 3
+ DAYNA_RESET 6
* days 11
+ days 5
< days 6
< db 1
== db 2
* db 2
< D_B 3
+ D_B 6
| DB9_DOWN 18
| DB9_FIRE1 2
| DB9_LEFT 18
+ DB9_REFRESH_TIME 2
| DB9_RIGHT 18
| DB9_UP 18
== DB_c 1
| dbc 4
>> dbc 6
== dbc_dcmd 2
+ dbc_dcmd 2
>> dbc_dcmd 4
| dbc_dcmd 4
< db_count 5
&& "dbdma") 1
* dbdma_cmd)); 1
| DBDMA_NOP 29
+ DBDMA_NOP 4
| DBELL_ADDR 2
| DBELL_DATA 1
| DBELL_DOWN_HOST 5
+ DBELL_PCI_MASK 1
| DBELL_RESET_HOST 1
| DBELL_RNWR 1
+ DBELL_SA_MASK 1
| DBELL_UP_HOST 3
< DBE_VT_SIZE 1
== DBE_VT_SIZE 1
>> dbg 1
| dbg 7
&& DBG_ABNORM 2
+ dbg_base 1
| DBG_BUS 32
| DBG_CMD 2
&& DBG_DELAY 64
&& DBG_EISA 2
| DBG_ERR 44
| DBG_FAIL 1
| DBG_FLOW 14
+ DBG_INF 2
| DBG_INIT 7
| DBG_INTR 2
| DBG_KEY 2
| DBG_LOAD 14
< dbg_lvl 3
+ DBG_MUL 1
&& DBG_PCI 4
| DBG_POOL 12
&& DBG_PROBE 4
| DBG_QOS 12
| DBG_RAW_CELL 1
| DBG_REGS 9
| DBG_RX 16
< DBG_SCHED_LIMIT 1
| DBG_SKB 4
>> dbg_sw 1
| dbg_sw 1
+ DBG_TOC 1
| DBG_TX 18
+ DBG_UPC 1
| DBG_VCC 50
| DBG_WARN 12
== db_info 4
>> dBiosAdr 2
< dbit 1
== dbit 1
+ dbit 1
+ dbitno 1
>> dbitno 5
== DBL 5
+ DBL_BIAS 11
+ DBLEN 3
>> DBL_EXP_LENGTH 2
+ DBL_EXP_LENGTH 7
< DBLEXT_THRESHOLD 2
< DBL_FX_MAX_EXP 4
+ DBL_FX_MAX_EXP 8
== dbl_indir_block 1
* dblindir_indx 1
* dblindir_leftover 1
* dbl_indir_off 2
== DBL_INFINITY_EXPONENT 3
< DBL_INFINITY_EXPONENT 4
* dbl_length 2
< DBL_P 3
+ DBL_P 6
| DBLSEL 6
+ DBLSEL 9
+ Dbl_setzero_mantissap2 1
< DBL_THRESHOLD 2
== dbmap 1
| DB_MASK 3
< DB_MAX_ARGS 1
| DB_REDIRECTABLE_OUTPUT 1
+ DBRI_INT_BLK 1
* DBRI_INT_BLK 4
== dbri_locked 1
+ DBRI_NO_CMDS 1
== DBRI_NO_DESCS 2
< DBRI_NO_DESCS 4
+ DBRI_NO_INTS 1
| DBRI_TD_F 1
| DBRI_TD_I 1
| DBRI_TD_TBC 2
== dbsize 1
< dbsize 3
+ DBWORD 13
< DBWORD 8
== DC21040 2
== DC21041 2
== DC21143 2
+ DC21285_ARMCSR_BASE 11
+ DC21285_DRAM_A0MR 1
+ DC21285_DRAM_A1MR 1
+ DC21285_DRAM_A2MR 1
+ DC21285_DRAM_A3MR 1
== DC_25PT 2
+ DC390_read8 5
* dcache) 2
* dcache_line_size 2
* dcache_sets 2
* dcache_size 1
>> dcache_size 10
< dcache_size 11
+ dcache_size 12
| dcache_waybit 4
>> DC_ALIAS_SHIFT 1
+ DC_ALIAS_SHIFT 1
| DC_atype_blk 1
| DC_atype_rstr 1
== DC_BOTH 2
| dc_break 2
| DCB_XMAP0 1
== DCBZ 2
+ DCC_MASK 2
== DCCR 1
< dcc_timeout 1
>> dcd 1
* DCD 1
| DCD 20
| DCD_changed 4
== DC_DFLT 1
| DCDIE 2
== DC_DISABLE 1
== DC_DISABLE) 1
< DC_DISABLE 2
| D_CDM_XCE 1
| D_CDM_XEN 1
* dcdspos 2
* DCE 1
| dce 2
+ DCE_MASK 2
| dcf_motorized_tray 1
| dcf_transfer_rate 1
< dCh 1
| dc_initialize 2
* dc_lsize 4
| DC_MASK 2
+ DCMD 14
| DCMD_BMI_IO 8
| DCMD_BMI_OP_MASK 4
| DCMD_BMI_OP_MOVE_I 16
| DCMD_RWRI_OPC_MODIFY 8
| DCMD_TCI_OP_CALL 12
| DCMD_TCI_OP_INT 4
| DCMD_TCI_OP_JUMP 28
| DCMD_TCI_OP_RETURN 4
>> DCMD_TYPE_MASK 1
| DCMD_TYPE_MASK 4
>> DCMD_TYPE_MMI 1
| dc_no_stop_on_error 4
== d_cnt 2
| DCNTL_10_COM 3
| DCNTL_10_EA 1
| DCNTL_700_CF_3 2
| dcntl_extra 10
| DCNTL_STD); 2
< dcode 2
* D_CODES 1
< D_CODES 14
< dcodes 4
+ dcodes 4
| DCOLL_INT 1
+ dcookie_hashtable 1
+ dcount 1
< dcount 2
+ DCR0 5
+ DCR1 1
+ DCR12 3
+ DCR15 1
+ DCR3 1
+ DCR4 1
+ DCR5 2
+ DCR6 4
+ DCR7 3
+ DCR9 3
| DCR_BRG_ENAB 1
| DCR_BRG_USE_PCLK 1
| DCREG_USR0 2
== DC_RESV 3
| DCRn_MSK 4
| DCRn_TCIE 2
| DC_RPS 1
| DC_RS 2
+ DC_SIZE 14
* DC_SIZE 2
| dcsr 3
| DCSR_BIU 8
| DCSR_DONEA 2
| DCSR_DONEB 8
| DCSR_IE 4
| DCSR_RUN 2
| DCSR_STRTA 8
| DCSR_STRTB 12
== dd 1
>> dd 1
+ DDB_BAR00 1
+ DDB_BAR01 1
+ DDB_BAR10 1
+ DDB_BAR11 1
+ DDB_BAR20 1
+ DDB_BAR21 1
+ DDB_BAR30 1
+ DDB_BAR31 1
+ DDB_BAR40 1
+ DDB_BAR41 1
+ DDB_BAR50 1
+ DDB_BAR51 1
+ DDB_BARB0 1
+ DDB_BARB1 1
+ DDB_BARC0 1
+ DDB_BARC1 1
+ DDB_BARM010 1
+ DDB_BARM011 1
+ DDB_BARM230 1
+ DDB_BARM231 1
+ DDB_BASE 74
+ DDB_BCST 1
+ DDB_BOOTCS 1
+ DDB_BTM 1
+ DDB_ERRADR 1
+ DDB_ERRCS 1
+ DDB_INT0STAT 1
+ DDB_INT1STAT 1
+ DDB_INT2STAT 1
+ DDB_INT3STAT 1
+ DDB_INT4STAT 1
+ DDB_INTCS 1
+ DDB_INTCTRL0 1
+ DDB_INTCTRL1 1
+ DDB_INTCTRL2 1
+ DDB_INTCTRL3 1
+ DDB_INTCTRL 6
+ DDB_INTPPES0 1
+ DDB_INTPPES1 1
+ DDB_INTSTAT1 4
+ DDB_IOPCIW0 2
+ DDB_IOPCIW1 2
+ DDB_LCNFG 1
+ DDB_LCS0 1
+ DDB_LCS1 1
+ DDB_LCS2 1
+ DDB_LCST0 1
+ DDB_LCST1 1
+ DDB_LCST2 1
+ DDB_NMISTAT 1
+ DDB_PCI0_IO_BASE 2
+ DDB_PCI0_IO_SIZE 1
+ DDB_PCI0_MEM_BASE 2
+ DDB_PCI0_MEM_SIZE 1
+ DDB_PCI1_IO_BASE 2
+ DDB_PCI1_IO_SIZE 1
+ DDB_PCI1_MEM_BASE 1
+ DDB_PCI1_MEM_SIZE 1
+ DDB_PCIARB0_H 1
+ DDB_PCIARB0_L 1
+ DDB_PCIARB1_H 1
+ DDB_PCIARB1_L 1
+ DDB_PCI_BASE 2
+ DDB_PCICTL0_H 1
+ DDB_PCICTL0_L 1
+ DDB_PCICTL1_H 1
+ DDB_PCICTL1_L 1
+ DDB_PCICTRL 8
+ DDB_PCIERR0 1
+ DDB_PCIERR1 1
+ DDB_PCIINIT00 1
+ DDB_PCIINIT01 1
+ DDB_PCIINIT10 1
+ DDB_PCIINIT11 1
+ DDB_PCI_IO_BASE 4
+ DDB_PCI_IO_SIZE 2
+ DDB_PCI_MEM_BASE 4
+ DDB_PCI_MEM_SIZE 2
+ DDB_PCISWP0 1
+ DDB_PCISWP1 1
+ DDB_PCIW0 2
+ DDB_PCIW1 2
+ DDB_SDRAM0 1
+ DDB_SDRAM1 1
+ DDB_SIZE 1
< DDCdatatype 2
== DDCdatatype 4
< ddcmon_initialized 1
+ DDCMON_REG_ID 3
+ DDCMON_REG_SERIAL 3
* DDCMON_REG_TIMINCR 2
+ DDCMON_REG_TIMINGS 2
< DDCMON_SIZE 1
== d_details 1
== dd_idx 2
+ ddl 1
+ ddp 1
< DDP_MAXSZ 1
+ ddquot 2
| D_DTS_DEL 2
| D_DTS_INS 4
| D_DTS_VI 3
| D_DTS_VO 3
* @de: 1
* de 1
< de 10
== de100 2
== de101 2
+ de 2
== de 41
== de422 2
+ DE4X5_ALIGN 5
| de4x5_debug 9
< DE4X5_MAX_MII 2
< DE4X5_MAX_PHY 7
+ DE4X5_NAME_LENGTH 1
* DE4X5_PKT_BIN_SZ 2
+ DE4X5_PKT_STAT_SZ 1
< de600_debug 1
* DE600_MIN_WINDOW 1
| DEAD 12
* Deal 3
* (deallocates) 2
* deallocation 2
< debiwait_maxwait 1
* deblock 1
* debounced 1
== debounced_down 1
| DEB_PKIN 2
| DEB_PKOU 4
| DEB_PROBE 4
< debserint 2
* debug 1
&& debug 1
< debug 117
+ debug 2
| DEBUG 2
| debug 30
| DEBUG4 2
== debug 6
| DEBUG_ALLOC 4
== debug_area 1
== debug_area_first 4
== debug_area_last 2
| DEBUG_BATTERY_POLLING 1
| debug_biosparam 1
< debug_buf_count 1
+ debug_buffer_updated 1
| DEBUG_CLOSE 1
| DEBUG_CMD 3
+ DebugCtrl1 1
+ DebugCtrl 3
| debugflags 12
| DEBUG_FLAGS 92
| debug_flg 11
== DEBUG_FLUSH_ALL 2
* debugger. 3
== DEBUGGER_MULTI_THREADED 1
| DEBUGGER_MULTI_THREADED 2
* debugging, 1
&& debugging 1
* Debugging 3
| DEBUG_IC 3
| DEBUG_IN 1
== debug_info 2
| DEBUG_INT 2
| DEBUG_INTR 3
| DEBUG_LED_ON_TRANSFER 2
< debugLen 1
| debuglevel 1
< debug_level 289
< debuglevel 44
< DEBUG_LEVEL_BH 23
< DEBUG_LEVEL_DATA 7
< DEBUG_LEVEL_ERROR 1
| DEBUG_LEVEL_INFO 1
< DEBUG_LEVEL_INFO 218
< DEBUG_LEVEL_ISR 61
< DEBUG_LIMIT_INTS 2
| DEBUG_LINKED 2
| DEBUG_LOWER 8
< DEBUG_MAX_LEVEL 4
+ DEBUG_MAX_PROCF_LEN 4
== DEBUG_MAX_VIEWS 4
< DEBUG_MAX_VIEWS 8
| DEBUG_MEDIA 1
| DEBUG_MII 1
| DEBUG_MIXER 2
< debugmode 4
| DEBUG_NEGO 31
* debug=off 1
== DEBUG_OFF_LEVEL 2
| DEBUG_OPEN 2
| DEBUG_OUT 1
| DEBUG_PHASE 18
| DEBUG_POINTER 4
>> DEBUG_PORT 1
== DEBUG_PORT 2
| DEBUG_QUEUE 3
| DEBUG_RESULT 2
| DEBUG_RX 1
| DEBUG_SCRIPT 3
< debug_size 2
| DEBUG_SROM 1
== debugStatus 1
| DEBUG_TAGS 12
+ debugtimer 1
| DEBUG_TINY 36
| DEBUG_TRIGGER 1
| DEBUG_TX 1
* debug_unregister: 2
| DEBUG_UPPER 2
| DebugVar 7
| DEBUG_VERBOSE 13
| DEBUG_VERSION 3
< dec 1
* dec 2
+ dec 5
< deciden 2
== deciden 2
* deciden 2
| deciden 3
== decile 1
< decile 2
+ decile 2
&& decim 1
< decinum 1
+ decinum 2
* decinum 4
== decision 10
== declare_flag 1
* declaring 3
| decnet_debug_level 4
== decnet_default_device 1
* decnet_dst_gc_interval 2
* decnet_time_wait 4
| decode 2
* Decode 2
== decoder 34
| DECODER_STATUS_COLOR 2
| DECODER_STATUS_GOOD 4
| DECODER_STATUS_NTSC 1
| DECODER_STATUS_SECAM 1
* decodes 1
&& (decomp 1
== DECOMP_FATALERROR 1
== DECOMP_INTERFACE_VER 1
== decomprbuf 2
* decompressor 1
| d_ecp 1
| decr 1
* decrement 1
* Decrement 1
+ decrement_counters_in_path 1
* decr_overclock 1
* decr_overclock_proc0 1
== decscnm 1
| decscnm 1
+ DEC_SCSI_SREG 2
== dec_sysid 1
| dec_sysid 4
+ DE_data 1
== de_del 1
< de_end 10
| def 1
+ def 1
>> DEF_ADIDCHK 1
* default. 1
* Default 2
* default 6
< DEFAULT 698
>> DEFAULT_82542_TIPG_IPGR1 1
>> DEFAULT_82542_TIPG_IPGR2 1
>> DEFAULT_82543_TIPG_IPGR1 1
>> DEFAULT_82543_TIPG_IPGR2 1
&& defaultaccel 1
* DEFAULT_BITRATE 1
&& default_cmode) 1
< default_cmode 11
== default_cmode 5
+ DEFAULT_EXPIRE 2
+ default_fbufs 1
< default_fbufs 3
== default_id 1
>> default_id 2
| DEFAULT_INTR 2
>> DEFAULT_IPG0 1
+ DEFAULT_LCS1_BASE 1
< default_mbufs 4
< default_mem_req 1
+ default_mem_req 1
+ default_message_loglevel 1
== DEFAULT_NIBBLE 1
== default_nls 1
< default_norm 1
+ defaultorder 1
< defaultorder 5
+ default_par 3
< DEFAULT_PRI 1
< DEFAULT_RX_BUF_COUNT 1
| DEFAULT_SC_BOTTOM_MAX 2
&& default_sti 1
* DEFAULT_SX_PER 4
+ DEFAULT_TEA 3
< DEFAULT_TX_BUF_COUNT 1
< default_vmode 12
+ default_vmode 3
== default_vmode 6
* default_vram 1
* DEF_CLK 2
| def_color 3
== DEFEA_PROD_ID_2 1
>> DEF_ENF 1
>> DEF_ETM 1
>> DEF_FASTCLK 1
>> DEF_FASTSCSI 1
>> DEF_FM_CHORUS_DEPTH 2
>> DEF_FM_REVERB_DEPTH 2
>> DEF_GLITCH 1
< #DEFINE 135
* Define 2
&& defined 4
&& defined(CONFIG_KGDB)) 1
| defined(LINUX_2_4) 1
&& !defined(MODULE) 1
| defined(WIN95_32) 1
* defines 2
* Definitions 1
* definitions 3
< DEFLATE_MAX_SIZE 2
< DEFLATE_MIN_SIZE 2
+ DEFLATE_OVHD 4
< def_norm 2
>> DEF_PERE 1
* DEF_PRIORITY 3
>> DEF_PWD 1
>> DEF_RADE 1
>> DEF_RAE 1
< def_reserved_size 1
* (def_rgb_16). 1
>> DEF_SOF_RAA 3
>> DEF_SOF_RAD 3
| DefSpeed 1
* DEF_STP 1
< defx_margin 2
< defy_margin 2
== deg_lambda 1
+ deh 12
* DEH_SIZE 8
+ DEH_SIZE 8
* del_all_models_stridx 1
* del_auto_msck_stridx 1
+ delay 18
* Delay 2
>> delay 3
< delay 33
== delay 6
* delay 8
+ delay_at_last_interrupt 2
+ delayed 1
| DELAYED_BMSTART 2
| DELAY_OUTPUT 2
< delaytime 1
< delay_time 2
| DelayTime 5
< DelayTime 6
< delayTotalUs 5
< delay_total_us 7
< delay_us 1
* delay_us 4
+ del_bytes 1
== del_count 1
+ del_count 4
* del_count 6
* delegated 1
< de_len 2
== de_len 2
+ de_len 2
* Delete 7
* Deleted 1
== DELETE_ENTRY 1
* Deletes 1
== deleting 6
== del_fp 2
< delim 4
* Deliver 1
>> delivery_mode 3
== DELL_SUBSYS_ID 2
* del_noauto_stridx 1
== del_node 1
+ del_num 18
* del_num 2
< del_num 3
== del_num 5
+ del_par 5
>> Delta 1
+ Delta 1
== delta 2
* delta 2
< delta2 2
+ delta 24
< delta 32
< delta3 2
>> delta 6
| delta 8
< deltaA 1
== deltaA 1
| DELTA_CD 1
| DELTA_CTS 1
| DELTA_DSR 1
< delta_freq 3
< delta_jiff 1
+ delta_jiff 1
< DeltaNew 1
< DeltaOld 1
== DeltaOld 1
< deltaS 1
== deltaS 2
+ deltaS 2
< deltas 3
* delta_sec 1
* DeltaSecs 2
* delta_ticks 2
< deltau 1
+ deltau 2
< delta_vchan0 4
+ delta_vchan0 6
+ delta_vchan1 10
< delta_vchan1 4
< delta_xsec 1
+ delta_xsec 1
* demanded 1
== den 1
* den 3
+ dend 3
| DEN_INT 1
+ DEN_INT 1
* denom 2
* denominator 2
| D_ENPIO 1
< dens 2
< dent_addr 1
| dent_addr 1
+ dent_addr 1
+ dent_len 2
== dentry 9
== dentry_hashtable 1
+ dentry_hashtable 1
| d_eol 6
| d_eop 3
== DEPCA 3
< depca_debug 5
>> depca_init_ring 1
* DEPCA_PKT_BIN_SZ 2
+ DEPCA_PKT_STAT_SZ 1
+ DEPCA_PROM 1
* depend 1
| dependent 1
* dependent 1
* depending 5
* //depot/aic7xxx/linux/drivers/scsi/aic7xxx/aic7xxx_osm_pci.c#32 1
< DEPTH 1
+ DEPTH 1
< depth 27
+ depth 31
== depth 35
* depth 7
&& depthchange 1
+ depth_count 2
< depth_count 4
* depth_first 3
+ DEPTH_INTERVAL 1
* DEPTH_INTERVAL 2
== dequeued 1
+ dequeued 1
| der 1
< de_reclen 1
< desc 1
>> desc 1
+ desc 11
+ desc1 8
== desc 4
* desc 5
| desc_base 1
< desc_blocks 2
+ DESC_BUFPTR 7
>> desc_dma 3
| desc_dma 3
< desc_end 1
| DescEndPacket 8
* DESCFRAMES 3
< DESCFRAMES 4
+ desclen 1
< desc_len 2
+ descLength 1
+ DESC_LINK 2
| DescMore 1
* descnr 5
+ desc_num 2
< desc_off 4
| DescOwn 15
| DescPktOK 2
== descr 2
| descr 4
+ descr 4
>> DESCRAM_TAPSH1 6
+ DESCRAM_TAPSH1 6
>> DESCRAM_TAPSH2 6
+ DESCRAM_TAPSH2 6
| DESC_RING_WRAP 4
* Description: 20
* DESCRIPTION: 51
== descriptor 2
>> descriptor 2
| DESCRIPTOR_AAL5 1
| DESCRIPTOR_MAGIC 1
< descriptors 2
+ DescrLen 2
< DescrNum 1
+ descrs 2
+ DescrSize 1
* DescrSize 2
| DescRxAlign 2
| DescRxCRC 1
| DescRxOver 2
| DescRxRunt 2
* DESC_SIZE 30
| DescSizeMask 2
< desc_status 1
>> desc_status 2
| desc_status 9
| desc_top 1
| DescTxCarrier 1
| DescTxExcColl 2
| DescTxFIFO 1
| DescTxOOWCol 1
| descx 7
== desired_end 2
== desired_length 1
* desired_lo1 1
* desired_lo2 1
+ desired_vchan0 2
+ desired_vchan1 2
< desno 1
* Despatch 1
< DES_REPLAY_SLACK 1
+ dest 134
< dest 2
>> dest 2
< Dest 2
== dest 4
| dest 6
| dest_addr 2
>> dest_addr 4
== dest_before 1
+ dest_before 4
== dest_buf_size 1
< dest_buf_size 3
+ DEST_BUS_ID 3
== dest_cpu 1
== dest_ddaa 1
< dest_exponent 18
+ dest_exponent 2
== dest_exponent 4
== destFirstCacheOffset 1
== dest_hw 1
* dest_idx_unmasked 4
* destination 1
== DestinationFragments 2
* destinations, 1
< destlen 2
| dest_node 2
+ dest_nr_item 2
< destoffs 2
+ dest_order 4
>> dest_port 2
== dest_pos 1
== destpos 1
+ dest_pos 3
< dest_position_before 1
+ dest_position_before 2
| DEST_RM 10
* Destroy 4
== deststnr 1
+ dest_unit 1
>> destx 1
+ DEST_X 2
< destx 5
== desty 1
* desty 2
+ DEST_Y 2
< desty 5
* detach 1
* Detach 3
>> detailed_status 1
< detailed_status 2
| detailed_status 2
* details 1
* detect 2
== detect_called 1
== detected 1
== detected_devc 2
+ detected_mode 1
< detected_model 1
== detected_model 1
== DETECTED_NONE 3
* determine 1
* Determine 1
* @dev: 1
* dev) 1
&& (dev)) 1
&& dev, 1
< dev 132
< dev_1_rrbs 2
+ dev_1_rrbs 2
== dev2 2
| dev 24
== dev 295
+ dev_2_rrbs 10
< dev_2_rrbs 2
>> dev 37
< dev_3_rrbs 2
+ dev_3_rrbs 2
&& dev 4
< dev_4_rrbs 2
+ dev_4_rrbs 2
* dev 6
+ dev 62
+ dev_addr 1
>> devaddr 2
| devaddr 2
== DEV_ADDR_ANY 7
&& dev->base_addr 1
== devblocks 1
* devblocks 5
== dev_bond 1
== dev_boot_phase 1
| (dev->bus->number 1
== devc 22
== dev_class 3
< dev_cnt 3
| devconfig 2
| DEV_CONFIG_PENDING 33
< dev_count 1
&& (devc->type 1
== DEV_EVENT_RXDOWN 2
== DEV_EVENT_RXUP 3
== DEV_EVENT_TXDOWN 4
== DEV_EVENT_TXUP 2
| DEVF_CROSS4MB 1
| dev_fn 2
| devfn 3
== dev_fn 4
< dev_fn 6
< devfn 7
>> dev_fn 9
>> devfn 9
< devfn_stop 1
== dev_found 1
* devfs 1
+ DEVFSD_NOTIFY_LOOKUP 1
== devfs_entry 1
| DEVFS_FL_AOPEN_NOTIFY 4
| DEVFS_FL_AUTO_DEVNUM 3
| DEVFS_FL_AUTO_OWNER 4
| DEVFS_FL_CURRENT_OWNER 2
| DEVFS_FL_DEFAULT 3
| DEVFS_FL_HIDE 6
| DEVFS_FL_REMOVABLE 1
| DEVFS_FL_WAIT 5
== devfs_handle 1
+ DEVFS_PATHLEN 1
* devfs_register_tape 1
== DEVFS_SPECIAL_BLK 2
== DEVFS_SPECIAL_CHR 8
| DEVF_SWAPS 1
+ DEV_FUNC 1
| dev_func 2
>> dev_func 4
| DEVF_VIDEO64BIT 2
* dev->hard_start_xmit 1
| device0Base 1
>> device0Base 2
< device0Base 6
+ device0Length 10
== device0Length 2
+ device0TopTemp 1
* device, 1
== Device 1
+ device 14
>> device 17
| device1Base 1
>> device1Base 2
< device1Base 6
+ device1Length 12
== device1Length 2
+ Device1Top 1
* <device> 2
* device 27
| device2Base 1
>> device2Base 2
< device2Base 6
+ device2Length 10
== device2Length 2
< device 38
>> device3Base 1
| device3Base 1
< device3Base 2
== device3Length 1
+ device3Length 2
== device 42
| device 6
* device. 8
* Device 8
== device_addr 2
| deviceBank0Top 3
< deviceBank0Top 8
| deviceBank1Top 3
< deviceBank1Top 8
| deviceBank2Top 3
< deviceBank2Top 8
< deviceBank3Top 2
| deviceBank3Top 2
< deviceBankBootTop 2
| deviceBankBootTop 2
< DEVICE_COUNT_COMPATIBLE 5
< DEVICE_COUNT_DMA 1
< DEVICE_COUNT_IRQ 3
< DEVICE_COUNT_RESOURCE 10
== DEVICE_COUNT_RESOURCE 2
== device_dir_handle 2
| DEVICE_DTR_SCANNED 3
* DEVICE_ENABLE 1
| DEVICE_ENABLE 2
== device_end 2
< device_error 2
== DeviceErrorCount 1
>> device_fn 13
| device_fn 3
>> DeviceFunction 1
| DeviceFunction 1
< device_handle 1
== deviceid 1
>> deviceId 1
== deviceID 1
== DeviceID 1
== device_id 11
| device_id 2
| deviceId 3
< DeviceID 3
< DEVICE_ID_SIZE 1
+ DEVICE_ID_SIZE 2
&& device[i].mem)) 1
< DeviceIndex 2
+ DeviceIndex 4
== DeviceNode 4
< device_num 1
| device_num 2
+ device_number 2
| DeviceOutRequest 5
| DEVICE_PRINT_DTR 4
== device_prio 4
== device_prom_node 1
| DEVICE_REMOVED 1
| DeviceRequest 4
| DEVICE_RESET 10
| DEVICE_RESET_DELAY 1
* devices. 1
< devices 15
== devices 5
+ devices 5
* devices 6
< devices_found 1
== devices_found 1
| device_status 1
+ DeviceStatus 1
== device_type 1
| DEVICE_WAS_BUSY 2
| dev_id 1
| devid 1
== devId 1
+ devId 1
== DevID 1
== devid 11
< dev_id 2
>> dev_id 2
>> devid 2
+ dev_id 2
== dev_id 5
< DEVID_COUNT 1
| dev_id_num 1
+ dev_id_num 1
>> dev_id_num 3
< devidx 1
== devidx 1
+ devidx 1
&& dev->if_port 1
< devindex 1
+ devindex 1
== DevInfo 1
== devInfop 1
== devip 1
&& devip 1
&& dev->last_rx 1
< devlength 1
&& dev->linkstate 2
== dev_list 34
< dev_loop_id 4
== dev_maj 1
| devmask 1
== devmask 6
== DEV_MAX 1
* DEVMAX 1
< DEVMAX 4
< DEV_MAX 5
&& dev->mem_start 1
== devN 1
== dev_name 1
== devname 1
+ devname 2
&& (devname[3] 1
&& (devname[4] 1
&& (devname[5] 1
&& (devname[6] 1
+ DEV_NAME_LEN 2
+ devname_offset 1
< devname_offset 3
+ devnm 1
+ dev_no 1
+ devno 1
< devno 5
< dev_no 7
== DevNode 8
== DEV_NONE 1
>> devnr 2
< devnr 3
< dev_num 1
== devnum 1
>> dev_num 1
| devNum 2
< devnum 21
== dev_num 4
+ devnum 4
>> DevNumber 1
< DEV_NUMBUFFS 6
< dev->num_vc) 1
== dev_oper 2
== dev_out 2
== devp 1
== dev_p 3
== dev_param_p 1
&& dev_param_p 2
+ DEV_PARPORT_AUTOPROBE 4
| dev_path 1
+ dev_per_card 2
< dev_per_card 5
| DEV_PRESENT 33
== dev_priv 10
== devreg 1
< devregct 2
| DEVREG_EXACT_MATCH 2
| DEVREG_MATCH_CU_MODEL 2
| DEVREG_MATCH_CU_TYPE 2
| DEVREG_MATCH_DEV_MODEL 2
| DEVREG_MATCH_DEV_TYPE 2
| DEVREG_TYPE_DEVCHARS 3
| DEVREG_TYPE_DEVNO 1
== dev_rev 1
< dev_rev 2
== devrev 6
< devs 1
>> devs 1
== devsize 2
* devsize 4
< dev->slot_name, 1
| DEV_STALE_CONFIG) 1
< devstart 1
| DEV_STAT_DEV_END 14
| DEVSTAT_FINAL_STATUS 2
| DEVSTAT_NOT_OPER 2
| DEVSTAT_START_FUNCTION 1
| DEVSTAT_STATUS_PENDING 3
== dev_status 1
== dev_streamer 1
* /dev/ttyb 1
== dev_type 4
&& dev->write_queue) 1
== df 1
+ df 1
| df 2
| DF 21
| DFB 1
| DFC 9
>> dfifo 2
| dfifo 4
| DFIFOEMP 4
| DFIFOFULL 4
< D_FIFO_SIZE 1
+ D_FIFO_SIZE 4
| DFLG_FABRIC_DEVICES 2
| DF_LINK_FC_TX_ONLY 2
== DFL_RX_BUFFERS 2
== dflt 4
== DFL_TX_BUFFERS 2
* dfmtb 7
== dfn 2
< DFP_COUNT 2
| D_FREG_MASK 1
+ D_FREG_MASK 1
| DFS 1
>> DFS 2
| DFTHRSH 4
== DFX_K_SUCCESS 2
< DFX_MAX_EISA_SLOTS 1
| dfx_port_write_long 2
* dg 1
< dgrs_debug 1
== DGRSIOCTL 1
== dgrs_root_dev 1
>> D_HASHBITS 1
+ D_HASHBITS 1
< d_hash_mask 1
| D_HASHMASK 2
>> dhb 1
+ dhb 4
>> dhb_base 1
< dhb_len 1
== DHCPACK 1
== DHCPREQUEST 1
* DH_G_OFFSET 2
* DH_K_OFFSET 2
* DH_N_OFFSET 2
* DH_USERX_OFFSET 2
* DH_X_OFFSET 4
* DH_Y_OFFSET 3
+ di 1
== di 2
< di 7
== diacr 1
| diag0val 3
| DIAGF 4
== diagnosticInfo 1
* Dial-Up 1
* diblklen 4
== dic 6
+ DICR_TRANSMIT 2
== dictionary 1
* dictionary 1
+ dictLength 1
| did 1
== did 10
+ did 2
* Did 2
| d_id 5
>> DID_ABORT 67
>> DID_BAD_INTR 6
>> DID_BAD_TARGET 64
* DID_BUS_BUSY 1
>> DID_BUS_BUSY 45
>> DID_ERROR 164
== DID_NO_CONNECT 1
* DID_NO_CONNECT 1
>> DID_NO_CONNECT 53
* didn't 1
>> DID_OK 126
== DID_OK 9
>> DID_PARITY 13
>> DID_PASSTHROUGH 1
>> DID_RESET 80
>> DID_SOFT_ERROR 15
== DID_TIME_OUT 2
>> DID_TIME_OUT 21
| DIEN_800_BF 2
| DIEN_ABRT 4
== die_owner 1
| DI_FAX3 1
* dif_block 2
+ dif_block 2
>> diff 1
< diff1 5
== diff 22
< diff2 5
* diff 4
< diff 58
+ diff 9
* different 5
< diff_exponent 8
* difficult, 1
| diff_mask 1
| DIFF_MODE 2
< diffp 6
| DIFF_SENSE 2
< difft 6
* diff_usec 3
* dif_sequence 5
== digi 3
| DIGI_BREAK_ERROR 1
< digi_channels 1
+ digi_channels 4
== DIGI_CMD_IFLUSH_FIFO 1
== DIGI_CMD_READ_INPUT_SIGNALS 1
== DIGI_CMD_RECEIVE_DATA 2
== DIGI_CMD_RECEIVE_DISABLE 1
== DIGI_CMD_TRANSMIT_IDLE 1
| DIGI_FLUSH_RX 2
| DIGI_FLUSH_TX 2
| DIGI_FRAMING_ERROR 1
== DIGI_GETFLOW 1
| DIGI_OVERRUN_ERROR 1
| DIGI_PARITY_ERROR 1
| DIGI_READ_INPUT_SIGNALS_CTS 1
| DIGI_READ_INPUT_SIGNALS_DCD 1
| DIGI_READ_INPUT_SIGNALS_DSR 1
| DIGI_READ_INPUT_SIGNALS_RI 1
== DIGI_SETAW 1
== DIGI_SETFLOW 2
== digit 1
>> digit 1
| digit 1
>> digit1 1
* digit1 1
+ digit1 1
< digit1 5
* digit2 1
< digit2 5
+ digit 3
< digit 9
< digits 1
>> digits 1
== digits 3
< dimm 1
+ dimm 1
< dimmslots 1
| DI_MODEM 1
+ DINO_IO_ADDR_EN 1
< DINO_IRQS 2
| d_int 2
== D_INTR_BRDY 1
== D_INTR_CMD 2
== D_INTR_FXDT 1
== D_INTR_SBRI 1
== D_INTR_UNDR 1
== D_INTR_XCMP 1
+ DIO_BASE 2
>> dioffset 1
+ DIO_IDOFF 4
< DIOII_SCBASE 1
< DIO_SCMAX 3
| DIP 16
+ DIPRINTK 2
>> dir0 1
| dir0 1
== dir0 2
| dir0_lsn 10
&& dir 1
+ dir 1
| DIR 1
>> dir1 1
< dir1 2
| dir1 4
+ DIR 14
| dir 16
| D_IR 2
>> dir 3
== dir 45
== dir_base 2
| DIR_BOFE 2
* dir.c 1
>> dircheck 3
* direct 1
* Direct 1
< DIRECT 1
+ DIRECT 6
+ direct_blocks 1
< direct_blocks 4
| direction 10
>> direction 2
< direction 7
+ direction 7
== direction 99
* directly 6
< __direct_map_base 2
| __direct_map_base 3
+ __direct_map_base 6
== __direct_map_size 1
+ __direct_map_size 9
* directories. 1
* directories 10
* directory 3
+ dirent32 2
== dirent_buf 1
== dirext 1
< dirext 2
+ dirext 2
== direxts 1
< direxts 2
| dir_g_in_bits 2
| dir_g_out_bits 7
< dir_index 1
== dir_index 1
| dirmap 4
+ dirname 2
== dirnode 3
== dir_slots 1
+ dir_slots 1
== dirtab_slot 2
== dirty 1
< dirty 4
| dirty 75
| __DIRTY_BITS 1
< dirty_limit 1
< dirty_space_ids 1
== dirty_space_ids 3
< dirty_tx 1
* dirty_tx 15
| dirty_tx 5
+ dirty_tx 6
| DIS 1
* disable 1
&& disable 1
* Disable 2
| DISABLE_AUTO_POLARITY 6
== DISABLE_CE 1
== disable_cmd 2
| DisableCRT2Display 6
| DISABLED 1
* disabled. 2
== disabled 5
== __DISABLED_CHAR 6
>> disabled_z2mem 1
+ Disable_IRQ 2
* disabling 1
< DIS_ALWAYS 6
< disc 2
| DISC 2
== disc 4
| DISC_CMD 1
< disc_cnt 1
+ DISC_DSB 3
| DISC_ENABLE_BIT 2
* disconnect 1
== DISCONNECT 1
| DISCONNECTED 3
* disconnected 5
* disconnecting 1
* disconnection 1
== DisconnectPermitted 2
+ DISCONNECT_START 36
* discover 1
== discoveries 4
* discovery 2
== discovery 5
== DISCOVERY_DEFAULT_SLOTS 2
== DISCOVERY_PASSIVE 2
== discr_r 1
| DISC_STATUS 1
== disk 5
< disk 7
< diskio_max 1
< DISK_LEAF_NODE_LEVEL 1
+ DISK_LEAF_NODE_LEVEL 2
== DISK_LEAF_NODE_LEVEL 3
+ disknum 2
< disknum 3
* disknum 4
== DISKOP_SPARE_ACTIVE 1
== DISKOP_SPARE_INACTIVE 1
< DISK_RECOVERY_TIME); 1
+ disks 1
< disks 11
* disks 2
== disks 5
+ disk_sb 1
+ disk_sb_v1 1
| disk_state 2
< disk_type 1
+ disk_type 2
| DIS_MSGIN_DUALEDGE 2
< DIS_NEVER 6
| disp 1
* Dispatch 1
+ dispatched_to_completed 2
== dispatch_stat 1
| dispatch_stat 1
>> displ 1
+ displ 1
== displ 2
>> displac 1
| displac 1
>> display 1
| display 2
* Display 2
* display 6
== display_character 1
== display_count 2
* display_counter 1
+ display_end 2
+ display_start 2
>> DisplayUnit 1
| DisplayUnit 3
== DispMode 1
| DISPMODE_SINGLE 1
== dispose 1
== disp_type 4
| DISPTYPE_CRT1 3
== DISP_TYPE_LCD 6
== DISP_TYPE_NTSC 3
== DISP_TYPE_PAL 3
== DISP_TYPE_TFT 2
== dist 14
>> dist 2
< dist 5
+ dist 5
== distance 1
+ distance 2
< distance 4
== dist_enable 1
| DIS_TERM_DRV 4
+ DITLEN 1
* div1 1
< div 12
>> div 18
== div 2
< div2 1
== div2 1
>> div2 1
| div2 1
* div2 1
+ div 27
| DIV2B 2
| DIV3B 2
| DIV4B 2
* div 52
| div 6
+ DIVA_ISA_ISAC_ADR; 1
< DivasCardNext 5
+ DivasCards 5
+ DIVAS_IRQ_RESET 1
| DIVAS_LED1 1
< Divas_major 1
| DIVAS_RESET 1
== DIVAS_SIGNATURE 2
== divert_if 1
== divide 1
+ divide 1
< divide 2
* divide 2
* divided 1
>> Dividend 1
| Dividend 2
>> dividend_high 1
| dividend_high 1
>> dividend_low 1
| dividend_low 1
>> divider 2
+ divider 2
* divider 3
< divider 4
| divider 5
< divisor 1
+ DIVISOR 1
| divisor 17
* DIVISOR 2
* divisor 22
== divisor 3
< divisor3 1
>> divisor3 1
| divisor3 1
== divisor3 2
+ divisor 4
>> divisor 6
* Divisor 9
>> diw_modulo 1
< DK_MAX_DISK 8
< DK_MAX_MAJOR 8
== dl 2
+ dl 8
| DLAB 2
| D_LBG 1
| DLC_EN 1
== dlci 1
* DLCI 1
>> dlci 2
< dlci 5
== DLCI_GET_CONF 1
== dlci_ioctl_hook 1
< dlci_new 1
< dlci_num 1
* dlci_offset 1
== d->lct_data.parent_tid) 1
| DL_DATA 39
< DLDWD_MAX_MTU 2
< DLDWD_MIN_MTU 2
== dle 2
== DLE 3
< dleft 1
>> dle_lp 2
== d_len 1
< dlen 19
== dlen 2
+ d_len 21
< d_len 6
* dlen 8
+ dlen 8
< dlength 1
&& dlength 1
+ dlength 16
* dlength 2
== dlength 3
| DL_ESTABLISH 19
+ DLH 1
* DLINFO_ARCH_ITEMS 1
+ DLINFO_ITEMS 1
* DLINFO_ITEMS 2
+ DLINK_DIAG 2
+ DLINK_GPIO 7
+ DLL 1
< dlm 1
== dlo 2
| DL_RELEASE 22
| dlsap 1
| DL_UNIT_DATA 1
< dlycnt 1
+ DLY_INT_A 1
+ DLY_INT_B 1
== dm 2
| DMA0 2
| DMA0_IE 2
>> dma 1
>> dma1 1
| DMA1 2
| dma 15
| DMA1_IE 2
+ DMA1_RESET_REG 1
* dma 2
| DMA 2
>> dma2 1
== dma2 15
< dma2 2
< dma 23
| DMA_2CLKS 4
+ DMA2_MASK_REG 1
+ DMA2_RESET_REG 1
== dma 36
| DMA_3CLKS 2
+ dma 6
| DMA_ACTIVITY_STATUS 1
+ DMA_ADDR 1
== dma_addr 2
| dma_addr 3
+ dma_addr 3
>> dmaaddr 4
< dma_addr 6
>> dma_addr 6
| dma_addr_mask 2
== dma_alloc 1
| DMA_ALLOC_DONE 1
| dma_altstat 1
| DMA_AUTOINIT 1
| DMA_AUTOMODE 1
+ dma_base 10
+ dmabase 6
| dmabase 9
>> dma_bits 1
| dmabits 5
+ DMA_BLAST_CMD 1
+ DMA_BLOCK 1
>> DMA_BLOCK 2
* DMA_BLOCK_SIZE 1
< dmabuf 1
>> DMABUF_DEFAULTORDER 2
+ DMABUF_DEFAULTORDER 2
< dma_buffer 1
== DMABuffer 2
+ DMABuffer 2
+ dma_buffer 3
* DMABUFFERSIZE 1
< DMABUFFERSIZE 3
< dma_buffsize 1
< DMABUF_MINORDER 15
+ DMABUFSHIFT 1
* DMA_BUF_SIZE 3
| DMA_BURST16 11
| DMA_BURST32 12
+ DMA_BURST32 4
| DMA_BURST4 1
>> DMA_BURST_512 1
>> DMA_BURST_64 1
| DMA_BURST64 5
| DMA_BURST8 3
== dma_bytes 2
+ dma_bytes 2
< dma_bytes_done 1
< dma_bytes_todo 1
+ dmac 6
== dma_capture 2
+ DMAC_BUFFER_SIZE 2
== dmach 3
+ dma_chan 15
< dma_chan 2
== dma_chan 4
| dma_channel 1
+ dma_channel 3
< dma_channel 4
== dma_channel 4
* DMA_CHANNEL_LEN 1
| DMA_CHAN_STAT_PKTERR 2
| DMA_CHAN_STAT_SELFID 1
| DMA_CHAN_STAT_SPECIALACK 1
* DMA_CHUNK_SIZE 16
< DMA_CHUNK_SIZE 8
| dma_cmd 2
== dma_cmd_space 2
+ dma_cnt 1
== dma_cnt 2
< dma_cnt 3
| DMA_CNTRL2100_RESET_INT 6
| DMA_CNTRL_RESET_INT 4
+ DMACONTROL_AUTOREPEAT 2
+ DMACONTROL_DIRECTION 1
| DMA_CONTROL_FLAGS 1
+ DMA_COUNT 1
< dma_count1 1
* dmacount 2
+ DMAC_PAGE3_SELECTOR 1
| DMA_CR_D 1
| DMA_CR_E 3
+ DMA_CSR 1
+ DMA_CSR); 1
| DMA_CTL_BRANCH 4
>> DMA_CTL_ENDIAN_SHF 1
+ DMA_CTL_ENDIAN_SHF 1
| DMA_CTL_IMMEDIATE 6
| DMA_CTL_INPUT_MORE 5
| DMA_CTL_IRQ 3
>> DMA_CTL_MAX_XFER_SHF 1
+ DMA_CTL_MAX_XFER_SHF 1
| DMA_CTL_OUTPUT_LAST 8
| DMA_CTL_OUTPUT_MORE 4
| DMA_CTL_RISC_EN 4
>> DMA_CTL_RX_INT_COUNT_SHF 1
+ DMA_CTL_RX_INT_COUNT_SHF 1
| DMA_CTL_UPDATE 8
+ DMACtrl 7
| DMA_CTRL_CIRQ 8
== DMA_CTX_ISO 2
== DMA_D0 2
| DMA_D0 4
| DMA_D1 8
| DMA_DATA_FLAGS 2
< DMA_DESCR 2
| DMA_DIRTY 1
| DMADone 2
| DMADONE 4
| DMA_DR 6
| DMA_DSBL_WR_INV 2
| DMA_DUPLEX 1
| DMA_DW16 1
| DMA_DW32 2
| DMA_DW8 8
| DMA_EMPTY 1
| DMAEN 2
| DMA_ENABLE 10
| DMA_END_L 1
< dma_end_pfn 1
+ dma_end_pfn 2
| DMA_END_S 1
| DMA_ERROR 2
| DMA_EXT_IO2 2
| DMAF_ALL 2
| DMAF_AUD2 1
| DMA_FDC 2
| DMAF_DISK 1
| DMA_FIFO_INV 1
| DMAF_MASTER 6
| DMAF_RASTER 3
< dmafree 1
* dmafree 1
| DMAF_SETCLR 6
| DMAF_SPRITE 1
+ dma_handle 1
== dma_handle 2
| DMA_HNDL_ERROR 2
+ DMA_IDLE_CMD 4
| dma_image 1
== DMA_IN 1
| DMA_INT_COMPLETE 2
| DMA_INT_DCH 5
| DMA_INT_LVI 2
| DMA_INT_MASK 6
| DMA_INT_PENDING 3
| dma_intr 1
== dma_len 1
< dma_len 2
+ dma_len 4
| DMAMAP_FLAGS 8
| dma_mask 1
< DMA_MAXTRANSFER 1
| dma_mode 1
== DMA_MODE 2
== dma_mode 3
| DMA_MODE_READ 2
== DMA_MODE_WRITE 5
| DMA_NC 5
== dma_new 1
| DMA_NODMA 2
== DMA_NONE 2
| DMA_NOTIMEOUT 2
== dma_npages 2
< dmanr 3
< DMA_NUM_DEV 1
< dma_nums 1
+ dma_offset 10
+ dma_ofs 1
< dma_ofs 2
* dma_ofs 3
== dma_old 1
| DMA_OP 4
== DMA_OUT 10
| DMA_OWN 5
== dmap 1
< dma_pfn 2
+ dma_pfn 2
== DMAP_FREE_ON_CLOSE 1
== dmap_in 1
== DMAP_KEEP_ON_CLOSE 2
== dma_playback 2
| DMA_PORT 4
| DMA_POST 1
== dmap_out 1
== dma_rd 1
| DMA_RD 1
| DMA_READ_COMPLETE 1
| DMA_READ_ERROR 1
| DMAReset 6
== dma_residue 3
+ dma_resources 1
| DMA_RQ_C2_AC_SIGNED_CONVERT 2
| DMA_RST_ENET 4
| DMA_RST_SCSI 2
+ DMA_RWCTRL_MIN_DMA_SHIFT 3
+ DMA_RWCTRL_PCI_READ_CMD_SHIFT 3
+ DMA_RWCTRL_PCI_WRITE_CMD_SHIFT 3
+ DMA_RWCTRL_READ_WATER_SHIFT 3
| DMA_RWCTRL_WRITE_BNDRY_1024 2
| DMA_RWCTRL_WRITE_BNDRY_128 2
| DMA_RWCTRL_WRITE_BNDRY_16 2
| DMA_RWCTRL_WRITE_BNDRY_256 2
| DMA_RWCTRL_WRITE_BNDRY_32 2
| DMA_RWCTRL_WRITE_BNDRY_512 2
| DMA_RWCTRL_WRITE_BNDRY_64 2
+ DMA_RWCTRL_WRITE_WATER_SHIFT 3
== DMA_RX 2
| DMASCR_ANY_ERR 2
== dma_scratch 1
| DMASCR_CHAIN_COMPLETE 5
| DMASCR_CHAIN_EN 2
| DMASCR_DMA_COMPLETE 3
| DMASCR_ERR_INT_EN 1
| DMASCR_GO 1
| DMASCR_HARD_ERROR 2
| DMASCR_MASTER_ABT 2
| DMASCR_MBE_ERR 1
| DMASCR_PARITY_ERR_DET 2
| DMASCR_PARITY_ERR_REP 2
| DMASCR_SYSTEM_ERR_SIG 2
| DMASCR_TARGET_ABT 2
| DMASCR_TRANSFER_READ 2
== dma_sdev 1
== dma_sectors 1
+ dma_sectors 1
* dma_sectors 4
< dma_sectors 5
< dma_size 1
== dmasize 2
+ DMA_SIZE 6
| DMASND_CTRL_ON 1
| DMASND_CTRL_REPEAT 1
| DMASND_MODE_50KHZ 1
| DMASND_MODE_STEREO 1
>> DMASOUND_CORE_REVISION 1
| dmaspeed 3
| DMA_ST_AB 1
+ dma_start 9
+ dma_start_page 2
| dma_stat 47
| dmastat 9
| dmastatus 1
| dma_status 7
| DMASTATUS_DONE 3
| DMASTATUS_PWDN 2
| DMA_STATUS_RX_INT 4
| DMASTATUS_SCSIINT 4
| DMA_ST_INT 11
| DMA_ST_OFL 4
+ dma_stop 2
< dmasz 2
== dmat 2
| DMA_TC_IRQ 1
+ DMA_TEST 1
| DMA_TRIGGER 1
| DM_ATTRIBUTES 2
* DMA_valid 1
+ dma_wd 1
| DMA_WINDOW 5
| DMA_WORD1_CMP_MATCH_BROADCAST 2
== dma_wr 1
| DMA_WR 1
+ dma_wr 2
* dma_wr 4
| DMA_WRITE_COMPLETE 1
| DMA_WRITE_ERROR 1
| DMA_WRITE_NO_SPACE 1
| DMA_XFER_DONE 1
| DMA_XFER_ERROR 2
| D_MBE 1
| DM_CREATE_DATE 4
== dm_end 1
| dmfe_cr6_user_set 1
* |dmi 1
== dmi 15
* DMI 3
| D_MLE 3
| DM_MODIFY_DATE 2
| DMODE_10_BL_8 2
| DMODE_10_FC2 6
| DMODE_800_DIOM 2
| DMODE_800_SIOM 2
| DMODE_BL_MASK 2
== DMODE_OUTPUT 1
== dmp 1
+ DMR 4
| DMRn_AUTO 6
| DMRn_DMA 2
| DMRn_SIZE8 2
| DMRn_USIGN 2
| D_MRR 1
| DM_RSP 1
>> dn 1
== dn 10
< dn 2
* dn 4
+ dn 4
+ DNAME_INLINE_LEN 1
== d_namleft 1
+ DN_ASCBUF_LEN 1
| DNCOMPACK 2
| DNCOMPINT 1
== dn_db 6
+ DN_DEBUG_BUFFER_SIZE 2
== DN_DEV_LIST_SIZE 1
< DN_DEV_LIST_SIZE 3
== dn_fib_info_list 1
< dn_idx 1
< DN_IFREQ_SIZE 1
== DNKEY_CTRL 2
== DNKEY_LALT 1
== DNKEY_LSHIFT 1
== DNKEY_RALT 1
== DNKEY_REPEAT 2
+ DNKEY_REPEAT_DELAY 1
== DNKEY_REPT 1
== DNKEY_RSHIFT 1
+ DN_MAXOBJL 2
| DN_MENUVER_ACC 3
| DN_MENUVER_PRX 1
| DN_MENUVER_UIC 1
| DN_MENUVER_USR 7
< DN_MIN_TABLE 1
| DN_NDFLAG_R2 2
+ DN_NUM_TABLES 2
< DN_NUM_TABLES 5
| dno 1
+ DNPRIREQTHRESH 1
== DNPROTO_NSP 1
+ DNP_WINDOW_SIZE 1
| DN_RT_CNTL_MSK 2
== dn_rt_deadline 1
| DN_RT_F_PF 2
| DN_RT_F_RQR 2
| DN_RT_F_RTS 4
| DN_RT_F_VER 1
+ dn_rt_hash_mask 2
< dn_rt_hash_mask 6
== dn_rt_hash_table 1
+ dn_rt_max_delay 2
+ dn_rt_min_delay 1
| DN_RT_PKT_CNTL 2
| DN_RT_PKT_ERTH 1
| DN_RT_PKT_MSK 1
| DN_SK_HASH_MASK 2
< DN_SK_HASH_SIZE 1
| D_NT_IRM_EN 1
| D_NT_IRM_IMM 1
>> dnum 1
&& dnum 2
< DNum 2
* do 12
* Do 4
< DO 50
== do_abort 7
== do_ACK 3
| DO_ACTION 2
+ do_blank 1
< do_blank 5
| DOC_ECC_RW 4
+ DoC_Mil_CDSN_IO 12
| DOC_MODE_MDWREN 8
< do_count 12
+ do_count 4
* do_cpu_irq_mask() 2
* Documentation/DMA-mapping.txt 1
* documented 2
== doDefault 1
* Does 1
* does 4
* doesn't 7
== doFallback 1
+ doff 4
< doffset 1
+ doffset 5
* doing 1
== doing_read 2
== doing_write 2
< do_intr_end 2
== do_intr_end 2
| DOIO_ALLOW_SUSPEND 4
| DOIO_CANCEL_ON_TIMEOUT 2
| DOIO_DENY_PREFETCH 2
| DOIO_DONT_CALL_INTHDLR 4
| DOIO_EARLY_NOTIFICATION 3
| DOIO_REPORT_ALL 3
| DOIO_SUPPRESS_INTER 2
| DOIO_TIMEOUT); 1
| DOIO_TIMEOUT 10
| DOIO_VALID_LPM 5
| DOIO_WAIT_FOR_INTERRUPT 16
+ doit 18
== domain 1
>> domain 2
| domain 3
< done 1
| done 1
== done 11
+ done 2
| DONE 2
&& done 3
* done 6
== Done 9
>> done_copy_out 1
< donecount 1
== donecount 1
== DoneDidThat 2
== doneq 4
< DONE_Q_SIZE 1
+ DONE_Q_SIZE 2
== done_queue_first 1
&& DONE_SC 2
== done_scp 4
< done_zones 1
== dongle_id 3
== dongles 1
+ don't 1
* Don't 10
* don't 11
== DONT_MODIFY 12
* dont_read_conf_stridx 1
== dont_scale_fsb 1
== dont_scale_voltage 1
| DontUseEeprom 2
| DOOR 2
== doorbell 1
| DOORBELL_1 5
| DOORBELL_2 1
| DOORBELL_3 1
| DOORBELL_4 1
| DoorBellAdapterNormCmdNotFull 1
| DoorBellAdapterNormCmdReady 1
| DoorBellAdapterNormRespNotFull 1
| DoorBellAdapterNormRespReady 1
| DoorBellPrintfReady 1
< do_phase_determine 2
== do_probe 1
&& dops 1
== do_queue_task 1
| dor 1
| do_random 4
== do_roaming 1
== do_something 1
== do_status 1
< dot 1
< dotClock 1
* dotClock 1
== dotdot 1
+ dotoffset 1
* double 1
| DOUBLE 1
< DOUBLE 83
+ double_blocks 3
+ DOUBLE_Ebias 2
< DOUBLE_Emax 1
+ DOUBLE_Emax 1
< DOUBLE_Emin 1
+ DOUBLE_Emin 1
| DoubleScanMode 12
&& do_vmode_full 2
&& do_vmode_pan 2
* down 6
| DownComplete 6
+ DownCounter 2
== downdelay 1
* downdelay 1
< downdelay 2
== DOWN_EVT 1
+ DownListPtr 13
* download 1
| DOWNLOAD 2
== download_cur_ver 1
< downloaded 1
* downloading 2
== download_new_ver 1
| download_offset 2
< DOWNSLLEN 2
== DOWNSLLEN 2
< DOWNSTL_LEN 1
== DOWNSTL_LEN 1
| downstream_sibling_mask 1
< dp 1
>> dp 1
| dp 1
== dp 26
+ dp 4
+ dp_alloc_base 2
| DPARERR 1
| DPARM_ASYNC 1
| DPARM_NARROW 1
| DPARM_SYNC 4
| DPARM_TQING 3
| DPARM_WIDE 3
== dpat 1
== dpath 1
| DPE 3
+ DP_EBIAS 14
< DP_EMAX 5
+ DP_EMAX 7
< DP_EMIN 3
== DP_EMIN 4
+ DP_EMIN 9
+ DP_FBITS 3
== DP_HIDDEN_BIT 1
| DP_HIDDEN_BIT 20
>> DP_HIDDEN_BIT 4
| D_PIO0 3
| D_PIO1 3
| D_PIO2 5
* DpllDivisor 2
== dplx 1
+ dplx 1
| DPLX_DET_FULL 1
| DPLX_FULL 1
>> DP_MBITS 2
+ DP_MBITS 33
< DP_MBITS 5
+ DPMEM_COMMAND_OFFSET 8
< dp_ofs 10
== dp_ofs 2
| DPOLL 1
| DPR 3
+ dp_ret 2
== DPRINTF 1
| dps 3
== dp_scr 2
< dp_sg 12
+ dp_sg 8
< dp_sgmin 4
== dp_sgmin 4
| DP_SRC_RECT 2
== DPT_ID1 4
== DPT_ID2 4
< DPTI_MAX_HBA 4
>> DPT_ORGANIZATION_ID 2
== dptr 2
| DPT_TARGET_BUSY 1
< dpy 1
== dq 2
== dqptr 1
== dquot 4
+ dquot_hash 1
< dr 1
+ dr 1
+ DR 5
+ DRAM_ADDR_SIZE_0 1
+ DRAM_ADDR_SIZE_1 1
+ DRAM_ADDR_SIZE_2 1
+ DRAM_ADDR_SIZE_3 1
>> dramc 2
| draminit0 1
| DRAMINIT0_SGRAM_NUM 2
| DRAMINIT0_SGRAM_TYPE 2
| DRAMINIT1_MEM_SDRAM 2
+ dram_loc 1
+ DRAM_TIMING 2
* drate 3
| drawdir 1
< draw_x 1
>> drc 2
+ drdy 1
< d_reclen 1
+ d_reclen 1
== dreg 2
| DREG 3
+ dregs 4
| dRegValue 2
== dret 1
>> dri 1
== drinfo 2
+ DRIVE 1
* drive 16
== drive 23
< drive 25
+ drive 28
| drive 4
>> drive 7
* drive->bios_head)) 1
== drive_conf 2
< drive_cycle_time 1
| DRIVE_ENABLE 3
== drive_fast 1
| drive_fast 3
&& drive->id->eide_pio 1
&& drive->id->tPIO 1
* driven 3
+ drive_pci 6
* Driver 1
* driver 10
* driver, 4
+ driver 6
== driver 8
* driver. 9
== DriveReset 1
+ driverid 1
< DRIVER_INTERNAL_VERSION 3
< driver_max 1
| DriverMode 7
< DriverOptionsIndex 1
| DRIVERQ_FULL 1
* drivers 4
| DRIVER_SENSE 8
>> DRIVER_SENSE 9
>> DRIVER_TIMEOUT 1
>> DRIVER_VERSION 2
< drives 1
== drives 1
+ drives 2
== drive_selection 1
| drive_type 2
== drive_type 7
+ drive_types 1
== DRM32_IOCTL_GET_UNIQUE 6
== DRM32_IOCTL_SET_UNIQUE 3
+ DRM_BSZ 1
< DRM_DMA_HISTOGRAM_SLOTS 2
+ DRM_DMA_HISTOGRAM_SLOTS 3
| DRM_FLAG_NOCTX 6
| drm_flags 6
+ DRM_HASH_SIZE 1
< DRM_HASH_SIZE 14
== DRM_KERNEL_CONTEXT 1
+ DRM_KERNEL_CONTEXT 1
| _DRM_LOCK_CONT 2
| _DRM_LOCK_FLUSH 2
| _DRM_LOCK_FLUSH_ALL 4
| _DRM_LOCK_HELD 6
< DRM_LOCK_SLICE 2
< DRM_MAX_CTXBITMAP 2
< DRM_MAX_ORDER 13
+ DRM_MAX_ORDER 6
< DRM_MIN_ORDER 10
< DRM_PROC_ENTRIES 2
* drm_ram_available 2
>> drm_ram_used 1
< DRM_RESERVED_CONTEXTS 9
== drop_count 1
== dropCounter 1
== dropMfPtr 1
== dropped 1
== DROP_TARGET 2
== DROP_THIS_CMD 1
== drq 1
| drq_polarity 1
| DRQ_STAT 53
| drr0 1
| DR_STEP 2
| DR_TRAP1 4
== drv 1
< drv_cnt 1
* drv_cyls 2
| drv_flags 2
* drv_hds 2
< drvidx 12
== drv_mode 10
< drv_no 1
== drv_no 1
| drv_no 1
== drvrStatus 2
>> drv_status 1
>> drwtim_regs 1
| ds1286_status 1
+ DS1307_SIZE 1
| DS1 4
== ds1621 1
== DS1621_COM_START 2
== DS1621_COM_STOP 2
< ds1621_initialized 1
== DS1621_REG_CONF 4
| DS1621_REG_CONFIG_MASK 2
== DS1621_REG_TEMP_COUNTER 4
== DS1621_REG_TEMP_SLOPE 4
== ds1780 1
* DS 2
* DS3100 2
* DS5000/150, 2
* DS5000/260, 2
* DS5000/50, 2
* DS5100 1
| dsa 1
+ DSA_CMND 1
* DSA_G_OFFSET 2
* DSA_IN_OFFSET 2
* DSA_KEY_OFFSET 2
+ DSA_MSGIN 1
+ DSA_MSGOUT 1
* DSA_P_OFFSET 2
+ DSAP_OFST 3
* DSA_Q_OFFSET 2
* DSA_RAND_OFFSET 2
+ DSA_REG 1
* DSA_R_OFFSET 3
* DSA_S_OFFSET 3
+ DSA_STATUS 1
* DSA_V_OFFSET 2
| dsb_drive_not_ready 2
+ dsc 1
< DSCC4_HZ_MAX 2
< dsc_status 1
| D_SDP_C 1
| D_SDP_FIXED 5
| D_SDP_FROM_SER 9
| D_SDP_HDLC 7
| D_SDP_HDLC_D 1
| D_SDP_MEM 4
| D_SDP_TO_SER 10
* (DSDT 1
+ dshift 1
| dsisr 1
>> dsisr 3
< d_size 2
< dsize 2
== dsize 2
| DSIZE 3
* dsize 4
| DSKDIREC 1
| DSKDRVNONE 4
| DSKSIDE 1
| DSK_STATISTICS 1
| DSMC 3
== dsock 3
| DSP 1
* DSP 2
| DSP2HOST_REQ_TIMER 1
+ dsp 5
< DSP56K_MAX_BINARY_LENGTH 1
| DSP_BIND_FRONT 8
== DSP_BIND_QUERY 4
| DSP_BIND_SPDIF 3
| DSP_BIND_SURR 14
| DSP_CAP_BATCH 1
| DSP_CAP_DUPLEX 19
| DSP_CAP_MMAP 1
| DSP_CAP_MULTI 1
| DSP_CAP_REALTIME 22
| DSP_CAP_TRIGGER 7
+ DSPCFG 3
| DSPCFG_LOCK 1
+ DSP_COMMAND 2
| dsp_config 1
>> dsp_config 2
+ DSP_DATAVAIL 1
* dsp_in_size 4
+ DSP_IsaSlaveControl 1
| dsp_loop_latency 1
| dsp_off 1
| dsp_on 1
>> dsp_on_off 1
| dsp_on_off 1
* dsp_out_size 2
| dsp_precision 1
+ dsp_precision 3
+ DSP_READ 1
+ DSP_RESET 4
| dsps 16
== dsps 9
+ dsps_order 1
< dsps_order 2
+ DSP_STATUS 1
| dsp_xclks_per_row 1
| dsr1 2
| dsr2 1
+ DSR 27
| dsr 3
| DSR_ACT 2
| DSR_BOF 1
| DSR_EOM 4
>> dst 1
== dst 13
+ dst 17
| dst 2
* dst 2
== DST_24BPP 1
< dst 8
>> dstAddr 4
+ dstart 1
== dstat 1
| dstat 19
| DSTAT_800_BF 2
| DSTAT_800_MDPE 2
| DSTAT_ABRT 7
| dstate 1
>> dstate 3
| DSTAT_IID 1
| DSTAT_OPC 2
| DSTAT_SIR 5
| DSTAT_SSI 2
| dstatus 5
| DSTATUS_PN 1
| DSTATUS_RN 1
+ dst_buf 1
< dst_end 6
| DST_EQ_SRC 6
&& dst_err 2
+ dst_exponent 12
< dst_exponent 8
< DST_GC_INC 1
+ dst_gc_timer_expires 2
< dst_gc_timer_inc 1
< dstlen 1
+ dst_length 1
< dstoff 1
+ DstOff 4
+ DstOffset 5
| dstorg 1
+ dstorg 1
+ dstOrg 1
* dstp 1
+ dst_pte 1
< dst_size 1
* dst_size 1
== dstval 1
| dstval 2
| dstx 1
+ dstx 1
< dstx 4
* dsty 1
+ dsty 1
< dst_y 2
< dsty 4
>> dsty 4
| DST_Y_TOP_TO_BOTTOM 8
| D_SUPER 1
+ dt 2
< dt 3
| dt 3
* dt 3
== dt 5
< DTAGSIZE 1
== DTAGSIZE 1
+ DTB 1
== dtc_3181e 1
+ DTC_DATA_BUF 4
| DT_CLK 4
< dtc_maxi 1
< dtc_wmaxi 1
== DT_DIR 2
>> DTD_SCSI 1
| dte 4
+ DTENTRYSTART 3
< dtick 1
+ dtindex 1
< dtindex 3
>> dtlb_addr 9
< dtlb_seen 2
== DTLK_CLEAR 3
== dtlk_major 1
== DTLK_MAX_RETRIES 3
== DTLK_MINOR 1
| dtlk_port_lpc 1
+ dtlk_port_lpc 1
| dtlk_port_tts 1
== DT_LNK 1
< DTMF_NPOINTS 1
< dtot 1
== dtot 1
== dtpos 1
&& dtp->spt 1
&& dtp->stretch 1
== dtr 1
| dtr 3
| DTR 34
< dtr 7
== DT_REG 1
+ DTROOTMAXSLOT 1
< DTROOTMAXSLOT 2
| DTRREQ 4
| DT_TXEMPTY 2
| DT_TXLOW 2
+ dtype 2
== dtype 3
== d_type 4
| DUAL_EDGE_ERR 2
| DUAL_EDGE_ERROR 1
* DUART_DELTA 4
>> dum 1
* dum 2
< dum 5
* Dummy 1
== dummy1 1
< dummy 3
| dummy 7
== dummy 9
== dummy_buf 6
== DUMMY_FID 2
+ DUMMY_MAX_ATEN 8
+ dummy_packet 1
* DUMMY_SKB_SIZE 2
* dumold 1
* Dump 5
+ dump_cmd 2
+ dumpcount 1
< dumpcount 3
+ dumpit 6
< dumplen 2
== dumppix 2
== DupCap_A 1
== DupCap_B 1
< dup_count 1
== duplex 5
== DuplexCap 2
+ DUPLEX_FULL 6
+ DUPLEX_HALF 6
== duplicate_slave 1
>> duration 1
* duration 1
< duration 3
+ duration 3
* during 4
== duty_cycle 1
| duty_mask 1
< dv 1
< DV1394_MAX_FRAMES 3
== DV1394_NTSC 1
+ dvbuf_dma 3
* dvd 2
< DVD_LAYERS 1
== dvid 2
== dvma_addr 1
>> dvma_addr 1
+ dvma_buffer 2
+ dvma_buffer_base 2
+ DVMA_END 1
>> DVMA_PAGE_SHIFT 3
+ DVMA_PAGE_SHIFT 7
< DVMA_PAGE_SIZE 1
+ DVMA_PAGE_SIZE 3
| dvStatus 5
+ dw 2
>> dwAddr 2
== D_WAIT 1
== dwelltime 1
< dwelltime 2
>> dwInit 1
< dwLen 1
< dwLength 2
+ dwLengthOut 1
* dwNb 1
== dword 1
| dword 1
== DWord 1
* dwords 1
+ dwords 16
| dwords 4
>> dwShifter 1
| dwShifter 1
< dwShiftNb 1
== dwShiftNb 1
+ dwShiftNb 1
+ dwSize 1
| dwStatus 1
| dwTemp 3
| dwVal 4
| dwValue 1
< dwWait 1
&& dx 1
>> dx 13
+ dx 13
| dx 20
== dx 23
< dx 25
* dx 9
| DXD_INDEX 2
== dxfer_dir 12
< dxfer_len 1
< dxpos 1
| dy 1
&& dy 1
+ dy 15
== dy 3
>> dy 3
< dy 30
* dy 34
* dynamic 1
< DYNAMIC_ALLOCATIONS 2
< DYNAMIC_MINORS 1
* DYNAMIC_MINORS 1
+ dyn_len 2
+ DynPage_addr 9
>> DYN_TREES 2
< dypos 1
| DZ_DVAL 3
| DZ_FERR 4
== DZ_KEYBOARD 2
| DZ_MODEM_DTR 1
== DZ_MOUSE 2
< DZ_NB_PORT 3
| DZ_OERR 2
| DZ_PERR 6
| DZ_RDONE 1
| DZ_TIE 2
| DZ_TRDY 1
+ DZ_XMIT_SIZE 3
* E 1
* E. 1
== e1000_1000t_rx_status_not_ok 2
== e1000_1000t_rx_status_ok 1
== e1000_10bt_ext_dist_enable_lower 1
== e1000_10bt_ext_dist_enable_normal 2
< e1000_82544 2
== e1000_auto_x_mode_manual_mdi 2
== e1000_auto_x_mode_manual_mdix 1
== e1000_bus_speed_100 1
== e1000_bus_speed_133 1
== e1000_bus_speed_33 2
== e1000_bus_speed_66 1
== e1000_bus_type_pci 2
== e1000_bus_type_pcix 1
== e1000_bus_width_32 2
== e1000_bus_width_64 1
== e1000_cable_length_110_140 1
== e1000_cable_length_140 1
== e1000_cable_length_50 1
== e1000_cable_length_50_80 1
== e1000_cable_length_80_110 1
== e1000_cable_length_undefined 1
+ E1000_COLD_SHIFT 1
>> E1000_COLLISION_DISTANCE 1
| E1000_CTRL_ADVD3WUC 1
| E1000_CTRL_EN_PHY_PWR_MGMT 1
| E1000_CTRL_FD 2
| E1000_CTRL_FRCDPX 6
| E1000_CTRL_MDC_DIR 2
| E1000_CTRL_MDIO 1
| E1000_CTRL_PHY_RST 2
| E1000_CTRL_PRIOR 2
| E1000_CTRL_RFCE 2
| E1000_CTRL_RST 4
| E1000_CTRL_SLU 2
| E1000_CTRL_SWDPIN1 2
>> E1000_CT_SHIFT 1
+ E1000_CT_SHIFT 1
| E1000_EECD_DO 2
| E1000_EECD_GNT 8
| E1000_EECD_SIZE 2
| E1000_EEPROM_APME 2
| E1000_ICR_LSC 2
+ E1000_ID_INTERVAL 1
>> E1000_LEDCTL_LED0_MODE_SHIFT 1
+ E1000_LEDCTL_LED0_MODE_SHIFT 1
| E1000_MANC_SMBUS_EN 2
< E1000_MAX_NIC 3
< E1000_MC_TBL_SIZE 1
| E1000_MDIC_ERROR 1
>> E1000_MDIC_PHY_SHIFT 2
+ E1000_MDIC_PHY_SHIFT 2
| E1000_MDIC_READY 6
>> E1000_MDIC_REG_SHIFT 2
+ E1000_MDIC_REG_SHIFT 2
< E1000_NUM_MTA_REGISTERS 2
== e1000_polarity_reversal_disabled 1
== e1000_polarity_reversal_enabled 2
< E1000_RAR_ENTRIES 4
| E1000_RCTL_BAM 1
| E1000_RCTL_BSEX 3
| E1000_RCTL_EN 1
| E1000_RCTL_MPE 2
| E1000_RCTL_SZ_16384 1
| E1000_RCTL_SZ_4096 1
| E1000_RCTL_SZ_8192 1
== e1000_rev_polarity_normal 2
== e1000_rev_polarity_reversed 1
< E1000_RXBUFFER_4096 1
< E1000_RXBUFFER_8192 1
* E1000_RX_BUFFER_WRITE 2
| E1000_RXCW_C 4
| E1000_STATUS_BUS64 2
| E1000_STATUS_FD 1
| E1000_STATUS_LU 4
| E1000_STATUS_PCI66 2
| E1000_STATUS_PCIX_MODE 2
| E1000_STATUS_PCIX_SPEED 1
| E1000_STATUS_SPEED_1000 1
| E1000_STATUS_SPEED_100 1
| E1000_STATUS_TBIMODE 2
| E1000_TCTL_EN 1
| E1000_TCTL_PSP 1
+ E1000_TIPG_IPGR1_SHIFT 2
+ E1000_TIPG_IPGR2_SHIFT 2
| E1000_TXCW_FD 8
| E1000_TXD_CMD_DEXT 1
| E1000_TXD_CMD_IDE 1
| E1000_TXD_CMD_IFCS 1
| E1000_TXD_DTYP_D 1
>> E1000_TXD_POPTS_TXSM 1
| E1000_TX_FLAGS_CSUM 1
| E1000_TX_FLAGS_VLAN 1
| E1000_TX_FLAGS_VLAN_MASK 2
< E1000_VLAN_FILTER_TBL_SIZE 1
+ E100_BLINK_INTERVAL 1
+ e100_eeprom_read 2
< E100_MAX_CU_IDLE_WAIT 1
< E100_MAX_NIC 1
< E100_MAX_SCB_WAIT 1
+ E1355_REG_BASE 1
< e 14
== e 18
+ E21_ASIC 6
+ E21_IRQ_HIGH 4
+ E21_IRQ_LOW 4
+ E21_MEDIA 4
+ E21_MEM_BASE 2
+ E21_MEM_ENABLE 7
+ E21_SAPROM 5
+ e 25
+ E 3
| e 33
>> e 7
== E820MAX 2
* E820MAX 4
== e820_proc_entry 1
== E820_RAM 2
+ e8390_base 100
+ E8390_CMD 56
+ E8390_DATA 9
+ E8390_NODMA 10
| E8390_NODMA 2
| E8390_PAGE0 6
+ E8390_PAGE0 94
+ E8390_PAGE1 15
+ E8390_RREAD 7
| E8390_RXCONFIG 6
| E8390_RXOFF 2
| E8390_START 8
+ E8390_START 95
+ E8390_STOP 4
+ E8390_TRANS 4
== ea 1
>> ea 1
< ea 5
| ea 8
+ EACCES 10
* Each 1
* each 4
== eaddr 1
| eaddr 2
< eaddr 3
== ea_end 1
< ea_end 5
| EA_EXTENT 1
* -EAGAIN 1
| EA_INLINE 1
| EAN 1
| EA_NEW 2
| ear 1
| ea_reg 1
* Early 3
== Early_console_inited 1
&& !early_drop(&ip_conntrack_hash[hash])) 1
* early_get_property 1
+ early_serial_base 9
| EARLY_SYNC 1
+ EASI_SIZE 2
+ EASI_START 2
== ea_size 8
+ eat 1
< eat 2
== eata_stat 1
< eaten 3
>> eax 10
| eax 2
== eax 6
+ eaz 1
+ EBCH 2
+ EBCL 1
== EBDA_IO_RSRC_TYPE 1
== EBDA_MEM_RSRC_TYPE 1
== EBDA_PFM_RSRC_TYPE 1
| EBDA_RSRC_TYPE_MASK 1
>> ebda_seg 1
| ebit 4
< eblock 1
< ebp 2
+ ebp 2
>> ebrg 2
| ebrg 2
== ebus 4
== ebus_chain 2
| EBUS_DCSR_A_LOADED 4
| EBUS_DCSR_EN_DMA 6
| EBUS_DCSR_INT_EN 4
| EBUS_DCSR_TC 7
== EBUSY 1
+ EBUSY 6
< ebx 2
+ ebx 2
>> ebx_2 1
== ebx 3
>> ebx 3
| ebx 3
| EC01_LAW_ENB 2
== ec 1
| EC 1
>> ec 2
+ ec 2
| ec 3
+ EC3104_BASE 1
== EC3104_IRQ 1
+ EC3104_IRQBASE 3
>> ecache_flush_size 4
== ECARD_FAST 1
< ecard_pid 1
< ecbno 2
== ecc 1
| ecc 1
< ecc_bytes 2
+ ECC_CONTROL 1
== ECC_CORRECTED 2
>> ecc_ctrl 1
| ECC_ERR 13
| EC_Clk 6
* eccmode 2
== ECC_OK 1
== EC_CONNECT 6
| EC_CS 1
>> eccstat 4
| ECC_STAT 4
| eccstat 5
+ ECCSyndrome0 4
== EC_DISCONNECT 9
== EC_EVENT_INPUT_BUFFER_EMPTY 2
== EC_EVENT_OUTPUT_BUFFER_FULL 2
| EC_FLAG_INPUT_BUFFER 2
| EC_FLAG_OUTPUT_BUFFER 1
| EC_FLAG_SCI 2
+ echange 2
| ECH_BRDRESET 2
| ECH_IDBITMASK 4
== echo 1
| ECHO 3
< echoBufSize 1
| ECHOE 1
| ECH_PNL16PORT 4
| ECH_PNLIDMASK 4
+ ECH_PNLSTATUS 3
| ECH_PNLXPID 3
* ec_io_wait 1
| EC_LEDN 12
| ECMD_SVALID 2
| ECNTRL_THIN 6
< EC_NUM_CONTROL_BITS 2
+ ecount 1
* ECP_ATPAGESIZE 4
| ECP_EIENABLE 1
< ECP_EIPAGESIZE 1
* ECP_EIPAGESIZE 2
== ECP_EISAID 1
* ECP_MCPAGESIZE 4
* ECP_PCIPAGESIZE 4
* ec_query_handler 1
+ ECR1 4
| ECR1_DMANF 2
| ECR1_EXT_SL 2
+ ECR_BKGD_COLOR 2
>> ECR_CNF 1
+ ECR_FRGD_COLOR 2
>> ECR_PS2 2
< ECR_PS2 3
>> ECR_SPP 5
>> ECR_TST 3
| ecrval 4
&& ecs 1
* ec_space_setup 1
| ec_status 1
== EC_TEST_DONE 1
== EC_TIMEOUT_IMAX 1
== EC_TIMEOUT_INMAX 1
== EC_TIMEOUT_TD 3
== EC_TIMEOUT_TMAX 1
== EC_TRACE_PROP 2
| EC_TRIM_SCLK 4
| ECTYPE_TRANSMIT_STATUS 1
| ecx 1
+ ecx 1
< ecx 2
>> ecx_2 1
>> ecx 3
== ecx 5
| ECX8 3
== ed 1
+ EDA 6
+ EDAL 4
* EDB_LEN 1
== EDB_LEN 2
< EDB_LEN 7
< EDDMAXNR 3
< eddnr 3
+ EDENABREG 1
== edev 4
| edge 2
| EDGE_BOOT_DESC_ADDR 1
| EDGE_BOOT_DESC_LEN 1
< EDGE_FW_BULK_MAX_PACKET_SIZE 1
| EDGE_MANUF_DESC_ADDR 1
| EDGE_MANUF_DESC_LEN 1
== EDGE_PLACE_WANT_CONNECTPT 1
== EDGE_PLACE_WANT_CURRENT 1
== EDGE_PLACE_WANT_REAL_EDGES 1
== edge_port 17
| EDGEPORT_MSR_CD 4
| EDGEPORT_MSR_CTS 4
| EDGEPORT_MSR_DELTA_CD 2
| EDGEPORT_MSR_DELTA_CTS 2
| EDGEPORT_MSR_DELTA_DSR 6
| EDGEPORT_MSR_DELTA_RI 2
| EDGEPORT_MSR_DSR 4
| EDGEPORT_MSR_RI 4
== edge_serial 3
| EDGE_TRIG 2
| edINFO 1
+ EDLC_ADDR 1
+ EDOORREG 5
== edTailP 2
| ED_UNLINK 2
* edx 1
+ edx 1
>> edx 2
+ EE_ADAPT_SCSI_ID 1
| ee_addr 1
| eeaddr 1
+ EEAddr 4
+ ee_addr 6
| eecd 4
| EECLK 4
| EE_CLK_HIGH 2
| EE_CLK_LOW 2
| ee_cmd 1
+ EECmdStatus 6
| EECONTROL 18
| EECS 1
+ EECTL 1
+ EECtrl 6
| ee_data 1
+ eedata 1
== ee_data1 1
>> eedata 2
+ EEData 2
== ee_data2 1
+ ee_data 4
| EEDATA 4
| EEDI 2
| EEDO 3
== ee_FX_INT2IRQ 2
< eeh_force_off 2
< eeh_force_on 2
+ EEH_MAX_OPTS 1
+ eeh_opts_last 5
+ EE_LEN 1
+ ee_offset 1
| eep_addr 1
< eep_addr 6
< eep_delay_ms 1
== EEP_OK 9
| EEPRG 1
== eeprom 1
== eeprom_addr 1
+ eeprom_addr 1
< EEPROM_ADDR_ADDR_MASK 1
>> EEPROM_ADDR_ADDR_SHIFT 1
+ EEPROM_ADDR_ADDR_SHIFT 1
>> EEPROM_ADDR_CLKPERD_SHIFT 1
+ EEPROM_ADDR_CLKPERD_SHIFT 1
| EEPROM_ADDR_COMPLETE 3
+ EEPROM_ADDR_DEVID_SHIFT 1
== EEPROM_BYTES 2
< EEPROM_CHECKSUM 1
+ EEPROM_CHECKSUM 1
* EEPROM_CHECK_SUM 4
+ EEPROM_CHECKSUM_REG 1
< EEPROM_CHECKSUM_REG 2
< EEPROM_CHUNKSIZE 2
== EEPROM_COPYRIGHT 1
+ EEPROM_COPYRIGHT 1
+ EEPROM_COPYRIGHT_LEN 3
+ EEPROMCtrl 2
+ EEPROM_Ctrl 25
+ EepromCtrl 3
+ EEPROM_CTRL_REG 10
>> eeprom_data 1
+ EepromData 1
+ EEPROM_Data 1
| EEPROM_DATA_OUT 1
+ EEPROM_DATA_REG 8
< eeprom_end 1
* eeprom_end 1
+ eeprom_end 1
+ eeprom_image 1
< eeprom_initialized 1
== eeprom_led_mode 1
+ EEPROM_MAC 12
+ EEPROMMACAddr 2
+ EEPROM_MAC_REV 1
< EEPROM_MAX 1
+ EEPROM_MAX 1
>> EEPROM_MAX 2
< EEPROM_MAX_WORD_SIZE 1
| EEPROM_OK 2
+ EEPROM_PADDR0 1
| eeprom_phy_id 1
+ EEPROM_PNAME7 3
| EEPROM_PRESENT 8
+ EEPROM_PWA_NO 1
+ EEPROM_Read 3
== EEPROM_RETRIES 1
* EEPROM_RETRIES 2
< EEPROM_RETRIES 4
+ EEPROM_SA_OFFSET 1
< EEPROM_SIZE 1
+ eeprom_sum 2
* EEPROM_WD_CNT 1
| EEPROM_WORD0F_PAUSE_MASK 4
| EEPROM_WORD0F_SWPDIO_EXT 2
>> eeprom_word 1
| EEPROM_WRITE_ENABLE 1
| eep_word_addr 2
| EEread 1
+ EERead 1
| EE_ReadCmd 2
| EE_READ_CMD 2
>> EE_READ_CMD 3
* EE_SCAMBASE 2
| EE_SHIFT_CLK 20
| EE_ShiftClk 8
< ee_size 1
< ee_SIZE 1
| EESK 6
+ EESOX_FAS216_SHIFT 2
| EESOX_STAT_DMA 6
| EESOX_STAT_INTR 6
+ EEStatus 2
== EE_SYNC_MASK 1
+ ee_value 2
< EEXP_MAX_CARDS 2
+ EFAULT 16
>> EFAULT 7
>> efcr 1
| EF_DF 2
| EFER_NX 2
== eff) 1
>> eff 1
+ eff 1
== eff 2
* effect 1
< effect 4
< effect_id 2
* effective 1
* Effects 1
* Effects: 1
< efi_map_end 8
| EFI_MEMORY_RUNTIME 2
== EFI_NOT_FOUND 1
+ EFI_PAGE_SHIFT 2
== EFI_SUCCESS 6
>> EFI_SYSTEM_TABLE_REVISION 1
| EFI_SYSTEM_TABLE_REVISION 1
+ eflag 2
| eflag 23
| EFLAG_DIVZERO 1
| EFLAG_INEXACT 1
| EFLAG_OVERFLOW 1
| eflags 1
* `eflags' 1
>> EFLAGS_IF_SHIFT 3
+ EFLAGS_IF_SHIFT 6
>> EFLAGS_I_SHIFT 2
+ EFLAGS_I_SHIFT 4
| EFLAG_UNDERFLOW 1
| EFLAG_VXCVI 1
| EFLAG_VXIDI 1
| EFLAG_VXIMZ 1
| EFLAG_VXISI 1
| EFLAG_VXSNAN 1
| EFLAG_VXSOFT 1
| EFLAG_VXSQRT 1
| EFLAG_VXVC 1
| EFLAG_VXZDZ 1
| EF_LCAR 1
| EF_LCOL 1
| EF_RTRY 1
* EFS_BLOCKSIZE 1
< EFS_BLOCKSIZE 3
+ EFS_BLOCKSIZE 3
+ EFS_DIRBSIZE 2
>> EFS_DIRBSIZE_BITS 3
+ EFS_DIRBSIZE_BITS 3
< EFS_DIRECTEXTENTS 1
* EF_SIZE 2
| EF_UFLO 1
== eg 1
| EGACFR_TCM 2
== eg_entry 4
== egid 3
| EGPIO_H3600_AUD_AMP_ON 1
| EGPIO_H3600_AUD_PWR_ON 1
| EGPIO_H3600_LCD_ON 1
| EGPIO_H3600_LCD_PCI 5
>> ehar 1
| ehar 1
== ehci 1
+ EHCI_ASYNC_JIFFIES 1
| EHCI_ISOC_ACTIVE 1
| EHCI_ISOC_BABBLE 3
| EHCI_ISOC_BUF_ERR 1
>> EHCI_TUNE_CERR 1
>> EHCI_TUNE_FLS 1
>> EHCI_TUNE_MULT_HS 2
>> EHCI_TUNE_MULT_TT 1
>> EHCI_TUNE_RL_HS 2
>> EHCI_TUNE_RL_TT 1
* EHCI_WATCHDOG_JIFFIES 1
+ EHCI_WATCHDOG_JIFFIES 2
< E_HSIZE 4
+ EI_CLASS 2
== EICON_CTYPE_QUADRO) 1
== EICON_CTYPE_QUADRO 2
< EICON_MAX_QUEUE 1
| eid 11
== eid 8
+ EI_DATA 2
&& ei_debug 2
< ei_debug 80
+ E_IDENT 6
+ eidx 1
== eidx 2
< eidx 7
+ eightBits 1
| EIGHT_WORD_MSG_SIZE 7
+ ei_ib 1
== ei_local 2
+ EI_MAGIC 2
< eindex 1
== eindex 2
+ EI_NIDENT 4
+ EINTENABREG 1
== -EINVAL) 1
== EINVAL 1
+ EINVAL 8
* -EIO 1
== EIO 14
* EIO 2
+ EIO 36
| EIO_BRDMASK 1
| EIO_IDBITMASK 5
+ eip 2
< eip 5
+ EI_PAD 3
&& e->ip.proto 1
+ EIR 1
| eir 8
| EIR_DMA_EV 1
&& eirr_val 1
| eirr_val 2
| EIR_RXHDL_EV 1
| EIR_SFIF_EV 1
| EIR_TMR_EV 1
| EIR_TXEMP_EV 1
| EIR_TXLDL_EV 1
* EISA 1
< eisa_addr 1
+ eisa_adr 19
+ eisaBase 2
< eisacf 1
+ EISA_CR 1
== eisa_id 1
+ eisa_id 1
>> eisa_id 2
+ EISA_ID 2
+ EISA_ID2 3
| eisa_id 3
| EISA_INTERRUPT_MASK 5
+ EISA_IO 1
+ eisa_iop 1
< eisa_irq 1
== Eisa_irq 2
>> eisa_irq_level 1
| eisa_irq_level 1
+ EISA_IRQ_REG 1
+ EISA_IRQ_REGION 1
< EISA_MAX_IRQ 1
+ EISA_MAX_IRQ 2
+ EISA_MAX_IRQS 1
< EISA_MAX_IRQS 2
< EISA_MAX_SLOTS 1
+ EISA_MEM 1
< eisa_rc 1
+ EISAREG 3
+ Eisa_slot 1
< eisa_slot 2
>> eisa_slot 2
< EisaSlot 2
+ eisa_slot 6
| EISA_TP_BUS_DISABLE 5
| EISA_TP_RUN 1
+ EISR 3
| eisr 8
+ EISR_MASK 2
+ EISR_RWM 1
| EISR_RXBUFOFLO 3
| EISR_RXMEMERR 1
| EISR_RXOFLO 3
| EISR_RXPARERR 1
| EISR_RXTIMERINT 3
| EISR_TXBUFUFLO 1
| EISR_TXEXPLICIT 1
| EISR_TXMEMERR 1
* either 2
== EjectDisk 2
== ejectflag 1
* el 1
+ EL1_DATAPTR 2
+ EL1_SAPROM 1
>> EL2_MB1_START_PG 1
+ EL2_MB1_START_PG 4
< EL2_MEMSIZE 1
+ EL3_CMD 296
< el3_debug 17
+ EL3_STATUS 60
+ EL3_TIMER 2
< elapsed 1
== elapsed 1
| ELASTIC_STORE_ERROR 1
== elastidx 4
< el_debug 16
+ elem 2
== elem 3
>> element 1
| element 1
+ element 1
== element 11
* element 2
< element 6
< elems 2
* elem_sz 2
== elen 1
+ elen 15
< elen 2
>> elen 2
< ele_no 2
< elf_brk 2
+ elf_brk 3
< elf_bss 6
+ elf_bss 6
+ elf_buflen 2
+ ELF_ET_DYN_BASE 1
+ ElfHeaderSize 3
| elf_hwcap 1
< ELF_MIN_ALIGN 1
+ ELF_MIN_ALIGN 5
< ELF_NGREG 1
== elf_phdata 2
+ ELF_PRARGSZ 1
< ELF_PRARGSZ 2
< #ELIF 6
== elist 1
+ ELMC_CTRL 4
| ELMC_CTRL_LBK 3
| ELMC_CTRL_RST 2
| ELMC_STATUS_CSR_SELECT 2
| ELMC_STATUS_DISABLE_THIN 2
| ELMC_STATUS_IRQ_SELECT 2
| ELMC_STATUS_MEMORY_SELECT 2
< elp_debug 37
< ELP_MAX_CARDS 2
== ELS_ACC 4
+ ELSA_CONFIG 2
== ELS_ADISC 2
| ELSA_IRQ_IDX 2
| ELSA_IRQ_IDX_PC 2
| ELSA_IRQ_IDX_PCC8 2
| ELSA_PCI_IRQ_MASK 2
| ELSA_TIMER_RUN 4
| ELSA_TIMER_RUN_PCC8 2
* else 1
* Else 1
+ else 2
< ELSE 2212
>> else 3
* elsewhere. 1
== ELS_FDISC 2
== ELS_FLOGI 7
== ELS_LOGO 1
== ELS_LOGO_ACC 2
== ELS_PDISC 2
== ELS_PLOGI_ACC 2
== ELS_PRLI 3
== ELS_PRLI_ACC 2
== ELS_PRLO 1
== ELS_RJT 1
== ELS_SCR 1
== els_type 2
+ emask 2
&& embedded 1
+ embedded_sysmap_end 1
| EMCR_BUFSIZ 1
| EMCR_RAMPAR 3
* EMERGENCY_PAGES 2
== EMERG_REMOUNT 2
* EMPTY 1
* EMPTY. 1
* empty 2
* empty. 2
| EMPTY 2
== empty 4
== EMPTY_QUEUE 14
== EMPTY_SEGMENT 4
== empty_size 1
== EmptySlot 1
| EMPTYTX_IND 2
== EMU_APS_SUBID 4
>> EMULATION_VERSION 1
* EMUPAGESIZE 14
| EN0 5
+ EN0_BOUNDARY 7
+ EN0_COUNTER0 13
+ EN0_COUNTER1 4
+ EN0_COUNTER2 4
+ EN0_CRDAHI 2
+ EN0_CRDALO 2
+ EN0_DCFG 9
+ EN0_IMR 26
+ EN0_ISR 136
+ EN0_RCNTHI 34
+ EN0_RCNTLO 36
+ EN0_RSARHI 59
+ EN0_RSARLO 43
+ EN0_RXCR 15
+ EN0_STARTPG 2
+ EN0_STOPPG 2
+ EN0_TCNTHI 2
+ EN0_TCNTLO 2
+ EN0_TPSR 6
+ EN0_TSR 6
+ EN0_TXCR 14
== en 1
| EN1 3
+ EN1_CURPAG 4
+ EN1_MULT 1
| EN_24BPP 1
| EN_A2P_TRANSFERS 1
| ENA_ATN 2
| ENAB20 4
| ENAB40 2
&& enable 1
| enable 11
* enable 2
* Enable 2
== enable 7
| ENABLE_ACTIVE_NEGATION 2
| enable_bit 2
| enable_bits 1
| enable_cdrom 1
== enable_cdrom 2
== ENABLE_CE 1
* enabled 1
* enabled. 1
+ Enabled 2
== enabled 3
< enabled_cards 1
| enabled_interrupts 2
| enabled_status_byte 1
| EnableDualEdge 3
| ENABLE_INT9 6
| EnableIntr 2
| ENABLE_IP 1
| ENABLE_IPX 1
== enableLVD_high 1
== enableLVD_low 1
| EnableLVDSHiVision 1
== EnablePALMN 1
| EnablePALMN 5
== EnablePALN 1
| EnablePALN 7
| ENABLE_PARITY 4
== enablePRI_high 1
== enablePRI_low 1
== enable_promise_support 3
| enable_reg 1
| EnableRx 2
== enableSEC_high 1
== enableSEC_low 1
== enableSE_high 1
== enableSE_low 1
== enable_slot_reuse 2
+ ENABLE_W83877F_PORT 1
| ENABLE_WD2 2
>> enano 1
| enano 1
| ENA_RESEL 4
| ENA_SCAM_SEL 2
| ENATNTARG 2
| ENAUTOATNI 2
| ENAUTOATNO 5
| ENAUTOATNP 2
| EN_BLANKING 2
| ENBNKSEL 1
| ENBUSFREE 2
+ encap 1
< ENCAPS_OVERHEAD 2
+ ENCAPS_OVERHEAD 7
== encbaud 2
>> encbaud 2
| ENCFG4DATA 2
+ ENCODED_ADDRESS_OFST); 1
>> encoded_length 1
| encoded_length 4
== encoder 3
== encoding 11
== ENCODING_FM_MARK 2
== ENCODING_FM_SPACE 2
== ENCODING_MANCHESTER 2
== ENCODING_NRZ 3
== ENCODING_NRZI 2
| ENCRYPTED 2
* encrypt_net 1
< _end 1
+ _end 1
* End 1
>> end 11
| end 12
+ end 134
* End: 19
* end 2
+ End 2
< END 2
| END 2
< end2 1
< end3 1
== End 4
< end 660
== end 85
< end_achunk 2
== end_addr 1
== endaddr 1
&& end_addr 2
* endaddr 4
< end_addr 7
+ end_addr 8
+ end_address 6
< end_address 7
< end_avail 3
< end_bit 2
< end_bm 2
< endbuff 1
| ENDCFG_WTS 2
< end_chunk 4
< end_code 1
< end_cqr 1
== end_cyl 2
< end_data 1
+ END_DATA_START 8
< EndEntry 2
< endfifo 1
| END_FR 5
< end_goal 3
< end_head 1
+ end_head 11
== end_head 3
* end_head 4
== end_i 2
| ENDIANESS 5
* endif 1
< #ENDIF 826
== EndIndex 2
== end_index 4
+ end_index 4
< end_index 5
| EN_DISCONNECT_ 2
< end_item 1
== end_item 2
+ end_jiffies 1
< end_kernel_pfn 11
+ end_kernel_pfn 2
< endlow 1
| ENDMA 10
| ENDMADONE 2
== end_mark 2
+ endMarker 2
| end_mask 6
>> endmem 1
+ end_mem 4
< end_mem 7
< end_minor 3
+ endnum 2
< endnum 3
< end_obuf 1
< endoff 1
+ end_off 1
< __end_of_fixed_addresses 2
+ __end_of_fixed_addresses 2
< end_of_phys_memory 2
>> end_of_phys_memory 2
* end-of-string. 10
== end_of_tape 1
+ end_of_tlvs 3
< endp 7
< end_paddr 4
< end_page 2
+ endPage 2
+ EndPage_rxb 6
+ EndPage_txb 6
< end_pfn 11
>> end_pfn 8
+ end_pfn 8
>> end_pfn_map 2
< end_pfn_map 3
| EndpointOutRequest 2
| EndpointRequest 1
< endport 8
< endpt 1
< end_ptr 1
* endptr 1
== endptr 3
* ends 1
< end_sec 1
< end_sector 1
== end_sector 1
* end_sector 8
< endseen 2
< end_seg 2
== end_seq 1
&& end_skip 1
== end_tag_processed 2
+ end_ticks 1
< end_ticks 2
< EndTime 4
< end_up_de 1
| enduseraddr 2
< end_user_pfn 1
+ EndVal 1
< Endval 2
< endvcn 1
+ endword 1
* EnetAddressOffset 1
| ENET_CRCPOLY 1
+ ENET_HEADER_SIZE 1
< ENET_PACKET_SIZE 1
* enhanced 1
< Enhanced 1
| enh_e 3
| enh_s 3
== ENI_MEMDUMP 1
| EN_INT_ON_PCI_ABORT 2
== ENI_SETMULT 1
| ENISR_COUNTERS 2
| ENISR_OVER 2
| ENISR_RDC 1
| ENISR_RESET) 2
+ ENISR_RX_ERR 6
| ENISR_TX 2
| ENISR_TX_ERR 2
+ ENISR_TX_ERR 4
| ENLQIPHASE_NLQ 2
| ENLQOATNPKT 2
< ennum 1
&& e_no 1
+ E_NODEID_0 1
+ ENODEV 6
== ENODEV 8
+ -ENODEV\n")); 1
== ENOENT 3
== ENOMEM 1
+ ENOMEM 14
== ENOSPC 17
+ ENOSPC 4
| ENOSRAMPERR 2
+ ENOSYS 2
== ENOTCONN 1
| ENOVERRUN 2
| EN_P2A_TRANSFERS 1
| ENP_BIT 2
| ENPHASECHG 2
| ENPHASEMIS 2
+ ENPLSIO 3
| EN_PXL_PIPELINE 2
== enq_jam 1
== enq_ok 2
* enqueue_first 1
* enqueue_last 1
| ENRCV 2
| ENREQINIT) 1
| ENREQINIT 2
| ENRESELI 2
| EN_RGB_WRITE 2
| ENRSELI 22
| ENRSR_FO 2
| ENRSR_PHY 2
+ EN_SCSI2_CMD 2
| ENSCSIPERR 4
| ENSCSIRST 18
| ENSDONE 2
| ENSELDI 6
| ENSELDO 2
| ENSELI 2
| ENSELINGO 2
| ENSELO 3
| ENSELTIMO 2
| ENSPCHK 7
| ENSPIORDY 2
* Ensure 1
| ENSWRAP 2
&& ent 2
+ ent 2
< ent 7
== ent 9
| EN_TAG_QUEUEING 1
< ent_count 1
* Ent_done_ident 1
+ Ent_dsa_code_check_reselect 2
+ Ent_dsa_code_fix_jump 2
+ Ent_dsa_code_restore_pointers 2
+ Ent_dsa_code_save_data_pointer 2
+ Ent_dsa_code_template 2
+ Ent_dsa_code_template_end 4
+ Ent_dsa_zero 25
* Ent_end_data_trans 1
* entering 1
| ENT_HM 4
== ENTITY_MAC 2
* Ent_patch_input_data 7
* Ent_patch_new_dsa 2
* Ent_patch_output_data 8
== Ent_reselect 2
* Ent_reselect 2
< entries; 1
< entries 11
== entries 2
< Entries 2
* entries. 3
+ entries 3
* entries_per_dev 3
< ENTRIES_PER_PAGE 1
* ENTRIES_PER_PAGE 17
+ ENTRIES_PER_PAGE 5
== entries_seen 2
* entry 11
* Entry 2
< entry2 1
+ entry2 3
< entry 31
| entry 5
+ entry 50
>> entry 6
== entry 84
< Entry 9
< entry_count 1
+ entry_count 3
| entryhi 11
| entrylo0 10
>> entrylo0 6
| entrylo1 11
>> entrylo1 6
| entry_num 1
>> entry_num 2
+ entry_offset 4
< entry_size 1
+ entry_size 1
== entry_type 1
* Ent_SendMessage 1
+ Ent_SendMessage 1
| ENTSR_ABT 4
| ENTSR_CDH 6
| ENTSR_COL 2
| ENTSR_CRS 6
| ENTSR_FU 4
+ ENTSR_FU 4
| ENTSR_ND 2
| ENTSR_OWC 4
| ENTSR_PTX 2
* Ent_test1 1
* Ent_wait_disc1 1
* Ent_wait_disc2 1
* Ent_wait_disc3 1
* Ent_wait_disc_complete 1
< ENUM 9
+ envc 7
| ENVCTRL_GLOBALADDR_ADDR_MASK 2
< ENVCTRL_MAX_CPU 1
* ENVCTRL_MAX_CPU 3
| ENVELOPE_IRQ 2
| EN_VGA_PASSTHROUGH 2
< envs 1
+ ENXIO 14
| ENXMT 2
< eo 1
== eoc 1
* eof 2
| EOF 2
== EOF 5
== eoff_hi 6
| EOFN 1
== EOL 1
+ EOL 7
== eoldidx 2
| EOM_EN 1
== EOPNOTSUPP 1
| eor 5
| EORbit 6
| eorx1 4
>> eorx 18
| eorx 18
| eorx2 4
+ eos 1
* EOT 1
| eot_vtbl 2
* EP 1
| ep 4
== ep 6
| epaddr 1
< ep_addr 3
== epage 2
+ EP_B1_OUT 1
| epc 2
+ epc 26
< EPCA_NUM_TYPES 2
| EP_D_IN 1
+ EP_D_OUT 1
| EPH_16COL 1
+ EPH 3
| EPH_LINK_OK 1
< e_phnum 1
< epid 2
< epin 2
+ EP_INT 1
== epnum 1
>> epnum 1
| epnum 7
+ epoch 2
+ EPOCH_YEAR 1
< epout 2
| EPOW_WARNING 2
| EPP_DCDBIT 2
| EPP_NREF 3
| EPP_NRHF 6
| EPP_NTHF 2
| EPP_PTTBIT 2
| EPP_RX_FIFO_ENABLE 5
| EPP_TX_FIFO_ENABLE 5
< EPROM9050_SIZE 1
* EPROM9050_SIZE 2
| EPROM_DONE 2
< EPROM_PAGE_SIZE 1
+ EPROM_PAGE_SIZE 1
+ EPROM_SIZE 3
| EPROM_WR_ENABLE 2
| eptr 1
< eptr 6
== eq 1
< eq 3
< eql_debug 15
+ EQL_DEFAULT_RESCHED_IVAL 2
== EQL_GETMASTRCFG 1
== EQL_GETSLAVECFG 1
== eqtok 2
+ eqtok 7
+ EQUAL 2
>> eq_value 1
< er 1
== era 1
== ERASE 2
< eraseblocks 1
== erased 1
< erased_size 1
== erase_mark 3
== ERASE_MARK 3
+ eraseoffset 2
== erase_page 1
== erase_size 1
+ erase_size 1
< erase_size 2
+ erasesize 2
>> erase_size 4
* erase_size 4
+ EREG_DATA 54
+ EREG_MDACK 1
+ EREG_RXACK 1
+ EREG_TXACK 1
== -EREMOTEIO) 1
== ERESTARTNOHAND 1
== ERESTARTNOINTR 1
== ERESTARTSYS 2
+ ERG_DPRAM_FILL_SIZE 2
* ernum 4
== erp 3
== erp_done 2
== erp_filled 1
< ERQ_LEN 1
+ ERQ_LEN 1
| ERR08_TAGGED 1
+ err); 1
| ERR 1
+ err 10
| Err 2
< err2 1
== err 210
>> err 3
< err 360
* err 4
| err 46
== errcls 5
== ERRCMD 1
< errcnt 1
< errcode 1
< errCode 1
== errcode 14
>> errcode 2
&& err_code 2
== errCode 5
== err_code 6
| err_compr 2
* errcount 1
| errctl 2
< errdata 2
+ err=%d\n", 1
== ERRDOS 1
== ERRHRD 1
== ERR_IE_COMPREHENSION 28
== ERR_IE_UNRECOGNIZED 2
| ERR_INT 2
< errinterval 1
* errinterval 1
< ERRLOG_CMD_REQ_SIZE 2
< ERRLOG_CMD_STOP_SIZE 2
+ ERRLOG_TEXT_SIZE 1
| errmask 1
| ERR_MC 1
== errmsg 1
< errno 1
| errno 3
== errno 4
* error. 1
< #ERROR 1
| error 11
< error 134
== error 157
>> error 2
&& (error 2
&& error 2
== ERROR 2
* Error 3
+ error 5
* error 9
&& ((error_code 1
== ErrorCode 1
| error_code 31
>> error_code 4
== error_code 6
< ERROR_COUNT 4
| ERROR_DISCARD 1
== error_flag 1
| ERROR_INTR 7
== error_msg 3
+ error_offset 2
== errors 1
* errors 1
< errors 11
* errors. 2
>> error_sector 2
== error_start 1
== ERROR_STATE_ACTION 1
| error_status 1
| ErrorSummary 3
+ error_time2 2
+ error_time 6
< errorval 2
| ERR_PARITY 1
* ERR_PTR(error). 1
&& errrate 1
< errrate 2
>> err_ret 2
| errs 1
< errs 3
== errs 3
| ERR_SCSIRESET 1
| ERR_SEQERR 1
| (err=sk->prot->ioctl(sk, 2
== ERRSRV 1
| errst0 1
| errst1 1
| ERR_STAT 31
| err_status 27
>> errsts 5
| errsts 6
+ ERRTIME 2
| ERR_TMO 2
| ERR_UNEXPDISC 1
| err_ureg 2
== errval 2
>> ERXBUF_BYTECNT_SHIFT 1
+ ERXBUF_BYTECNT_SHIFT 1
| ERXBUF_CRCERR 1
| ERXBUF_FRAMERR 1
| ERXBUF_GOODPKT 1
| ERXBUF_V 1
+ ERX_CFG 7
+ erxregs 4
+ ERX_RING 5
| ES1370_FMT_S16 2
>> ES1370_FMT_S16_MONO 3
>> ES1370_FMT_U8_MONO 3
>> ES1370_REG_PHANTOM_FRAMEADR 1
| ES1370_REG_PHANTOM_FRAMEADR 1
| ES1370_REG_PHANTOM_FRAMECNT 1
| ES1371_FMT_S16 2
>> ES1371_FMT_S16_MONO 3
>> ES1371_FMT_U8_MONO 3
+ ES4H_AS_23_16 2
+ ES4H_AS_31_24 2
+ ES4H_EC 2
+ ES4H_IS 1
| ES4H_IS_LINEAR 1
+ ES4H_MANUFlsb 1
+ ES4H_MANUFmsb 1
| ES4H_MW_ENABLE 1
+ ES4H_PRODUCT 1
== ESA 6
+ ESAR 1
== esc0 1
== esc1 2
== ESC 9
>> ESCAPE_CHAR 1
| ESCAPE_CHAR 1
+ ES_CFG1 2
+ ES_CFG2 3
+ ES_CFG3 2
+ ES_CFG4 1
+ ES_CFG5 2
+ ES_CFG6 1
+ ESDI_STAT_TIMEOUT 2
== ES_EISA_ID1 2
== ES_EISA_ID2 2
== esi 1
>> esid 1
| esid 5
+ ES_ID_PORT 2
+ ESI_LEN 1
< ESI_LEN 10
< esize 1
| esize 1
+ esize 1
== esize 2
+ ES_NIC_OFFSET 1
== ESnormal 1
< esp 2
+ esp 2
== esp 4
| ESP_BUSID_CTR32BIT 4
< ESP_CCF_F5 1
+ ESP_CCF_F7 3
== ESP_CCF_NEVER 2
== espchain 2
| espcmd 2
| ESP_CMD_DMA 28
== ESP_CMDP 4
| ESP_CMD_TI 22
| ESP_CONFIG1_PENABLE 6
| ESP_CONFIG2_HMEFENAB 2
| ESP_CONFIG2_REGPARITY 8
| ESP_CONFIG3_FCLOCK 1
| ESP_CONFIG3_OBPUSH 1
| ESPC_SCALE 1
== ESP_DIP 4
== ESP_DOP 4
< esp_initialized 1
== esp_initialized 1
== ESP_INTR_BSERV 2
| ESP_INTR_BSERV 6
== ESP_INTR_DC 2
| ESP_INTR_DC 2
| ESP_INTR_FDONE 8
| ESP_INTR_IC 2
| ESP_INTR_RSEL 2
| ESP_INTR_S 2
| ESP_INTR_SATN 6
| ESP_INTR_SR 4
== ESP_MIP 4
== ESP_MOP 4
+ ESP_REG_SIZE 1
| ESP_STAT_DMA_TX 6
| ESP_STAT_INTR 4
== ESP_STATP 6
| ESP_STAT_PCD 8
| ESP_STAT_PERR 2
| ESP_STAT_PMASK 2
| ESP_STAT_SPAM 2
| ESP_STAT_TCNT 2
| ESP_STAT_TDONE 2
== ESP_STEP_ASEL 4
== ESP_STEP_FINI4 4
== ESP_STEP_NCMD 4
== ESP_STEP_PPC 4
== ESP_STEP_SID 4
< ESP_TGT_DMA_SIZE 1
+ ESP_XMIT_SIZE 5
| esr 5
| ESR_CEE 2
| ESR_CTE 1
| ESR_DST 1
+ ES_REC_MIXER_RECDIFF 4
+ ES_RESET_PORT 2
| ESR_MHE 1
| ESR_MSE 1
| ESR_NXM 1
| ESR_PTR 1
| ESR_REQ_ATTN 2
| ESR_SOR 2
| ESR_UEE 2
| ESR_WRE 2
+ ESS_AC97_DATA 3
+ ESS_AC97_INDEX 8
>> ESS_ADC_SHIFT 11
+ ESS_ADC_SHIFT 19
+ ES_SA_PROM 7
| ESS_CHAN_HARD 4
+ ESS_DAC_SHIFT 16
>> ESS_DAC_SHIFT 8
| ESS_FMT_16BIT 22
>> ESS_FMT_16BIT 8
| ESS_FMT_STEREO 14
>> ESS_FMT_STEREO 8
< essid 1
== essid 1
== ess_major 4
| ess_minor 6
>> ES_START_PG 1
+ ES_START_PG 7
== est 1
| ESTABLISH_PAIR 1
< estack_end 1
| estat 3
== e_state 1
+ est_cycle_freq 1
* est_freq 15
< EST_MAX_INTERVAL 1
+ EST_MAX_INTERVAL 1
| ESYND_ERRORS 1
< et 1
< E_TABSZ 5
* etc. 2
>> etcir 2
+ ETCSR_IPGR1_SHIFT 1
+ ETCSR_IPGR2_SHIFT 1
< eth16i_debug 19
>> ETH16I_TX_BUF_SIZE 1
| ETH16I_TX_BUF_SIZE 1
< ETH_ADDR_LEN 2
>> ETH_ALEN 1
+ ETH_ALEN 42
* ETH_ALEN 43
< ETH_ALEN 46
< ETH_DATA_LEN 3
>> ETHER1394_REGION_ADDR 1
| ETHER1394_REGION_ADDR 1
< ETHER1394_REGION_ADDR_LEN 2
* ether1_irc 2
< ETHER_ADDR_LEN 16
+ ETHER_ALIGN 2
+ ETHERCRC 2
+ ETHER_HEAD_LEN 6
+ ETHER_MAX_LEN 1
* ethernet 3
+ ETHERNET_FCS_SIZE 2
* ether_setup() 2
< ethertap_debug 4
+ ETHERTYPE_OFST 1
< ETH_FRAME_LEN 6
+ ETH_FRAME_LEN 6
* ETH_GSTRING_LEN 1
+ eth_hdr 1
+ ETH_HLEN 33
== ETH_P_802_3 4
== ETH_P_ARP 7
== ETH_P_AX25 1
== ETH_P_IP 6
== ETH_P_IPV6 3
== ETH_P_IPX 1
+ EthStats 1
| eth_status 1
| ETH_TEST_FL_OFFLINE 1
>> ETH_ZLEN 1
| ETH_ZLEN 2
+ ETH_ZLEN 4
< ETH_ZLEN 46
| ETIControl 3
+ ETIME 2
== ETIMEDOUT 2
| ET_Msg_Mask 2
| ET_OpCmd_Mask 2
+ etp 3
| ET_PMsgCmd_Mask 4
< ETRAX_PAR_BOOT_LENGTH 1
< etrk 1
| ET_SigQuiesce_Mask 2
| ET_StateChange_Mask 2
== ETX 2
+ ETX_CFG 4
>> ETXD_B1CNT_SHIFT 1
+ ETXD_B1CNT_SHIFT 2
>> ETXD_B2CNT_SHIFT 1
+ ETXD_B2CNT_SHIFT 1
| ETXD_INTWHENDONE 3
+ etxregs 3
+ ETX_RING 2
+ ETX_RSIZE 3
>> ETX_RSIZE_SHIFT 1
+ ETX_RSIZE_SHIFT 1
>> etype 13
== euc_hi 3
>> euc_hi 3
== euc_lo 2
+ eui 1
+ eui64 1
== euid 3
== eun 1
== EUNATCH 9
== eur_expect_close 1
== ev1 1
< ev1 2
< EV 2
< ev2 2
== ev2 3
== ev3 2
== EV56_CPU 5
== EV5_CPU 3
| ev 6
| EV6__DC_STAT__ECC_ERR_LD 2
== ev 7
* evaluation 1
| EV_AWAKE 1
< ev_code 1
== ev_code 2
| evData0 1
== evData0 3
< evDataLen 2
+ EVDEV_BUFFER_SIZE 2
== EVDEV_MINORS 1
< EVDEV_MINORS 2
* even 3
+ even_odd 26
* event. 1
| (Event 1
| event 24
* event 3
+ event 41
== event 59
< event 8
== Event 8
== EventCode 2
== EVENT_EOL 2
== EVENT_EOP 6
+ EVENT_HDR_SIZE 2
== EVENT_NONE 2
| event_occurred 5
< EVENT_PCMA 1
+ EVENT_PCMA 3
+ events 1
== events 2
* events. 3
| events 55
== event_scan 1
+ EventStatus 2
== event_type 4
< eventType 4
== EVENT_TYPE_BUS_RESET 2
* eventually 2
== EVEREX 3
* everyone 2
* Everything 1
* everytime 1
== EV_FF 1
== evHandlers 1
== EV_KEY 1
== EV_LED 1
< ev_len 1
| EV_LINK 1
< EV_MAX 1
| EV_MIC 1
== EV_MSC 1
== evnp 1
| EV_RX 1
< ev_size 1
* EV_SZ 3
== EVT_CMD_COMPLETE 2
== EVT_CMD_STATUS 2
+ evtcsm 1
== evtcsm 2
* evt_data_len 1
< evt_pid 2
== evtprd 2
== evt_q_len 1
+ EVT_STACK_INTERNAL_SIZE 2
| EV_TXEXC 5
+ EWEN 2
== e_win 2
< ewrk3_debug 3
== EWRK3IOCTL 1
+ EWRK3_PAR0 6
* EWRK3_PKT_BIN_SZ 1
+ EWRK3_PKT_STAT_SZ 1
+ EWRK3_STRLEN 1
| EWS 2
+ ex 4
* exact 2
+ exactsize 2
== example_dir 1
| exc 3
== exc 4
== EXC_ARBLOST 1
* exceeded 1
* (except 1
| exception 1
* exception 1
== exception 2
< exception_index 1
* EXCEPTION_STKSZ 1
* exception_table_entry))) 1
&& exception_trace 2
== EXC_FM 1
+ exc_gp 2
| ExchangeID 3
< ExchangeID 5
== EXCHANGE_QUEUED 1
| EXCHANGE_QUEUED 1
| EXCHANGE_RESPONDER 6
* exclusive 1
== EXC_MARGINAL 1
== EXC_NCART 1
== excp 10
== EXC_PHASEMM 2
| EXCPQ_EMPTY 2
| excptype 2
+ EXCR2 2
| EXCR2_TFSIZ 4
| EXC_RESELECTED 3
== EXC_SELTO 1
== EXC_XBAD 1
== EXC_XFILLER 1
+ exec 1
| execph 4
+ EXEC_TIMEOUT 1
* Execute 2
* executed, 1
* executes 1
== executing_task 3
* execution 1
== EX_FPE 1
+ EX_INTERNAL 1
== EX_INTERNAL 3
| EX_INTERNAL 34
| EX_Invalid 5
| exir 3
| existsBits 1
| exit 1
* exit 2
* exit.c 1
== exit_code 1
>> exit_code 1
| exit_code 1
== exit_thread 1
< exit_time 2
+ EXIT_WEIGHT 1
== exnr 5
+ exp0 1
+ exp_1 1
+ exp 14
< exp 17
== exp2 2
+ exp2 3
>> exp 3
== exp 6
+ expa 2
< expand 1
* expand 2
| EXPANSION_NWAY 3
+ expb 3
+ EXP_BIAS 3
+ expcmdsn 4
== expdif 1
| expdif 1
+ expdif 1
< expdif 2
+ expDiff 10
< expDiff 22
&& expect_clash, 1
== expect_close 1
== expected 1
+ expected 14
* expected 2
== expected_AIM_bytesize 2
== expected_AIT_bytesize 2
== expected_ccf 1
+ expected_level 1
+ EXP_Infinity 2
< expire 1
== expire 1
>> expire 1
+ expire 1
< expire_len 1
+ expire_len 1
< expires 1
| expires 1
+ expires 2
* explain 1
< explen 1
+ explen 1
* explicitly 1
== exp_low 2
>> exp_msb 1
+ EXP_NaN 2
>> expon 1
| expon 1
+ expon 1
+ exponent 14
* exponent 2
< exponent 7
== exponent 7
+ expon_expon 1
* EXPORT_SYMBOL 2
< EXP_OVER 2
+ EXP_OVER 2
* EXP_PAGE0 4
| EX_Precision 2
| exp_reg 1
+ EXPSIZE 1
+ EXP_UNDER 2
< EXP_WAY_UNDER 1
== ext 1
+ ext 13
&& ext 2
* ext2 1
| EXT2_APPEND_FL 1
== EXT2_DEF_RESGID 1
== EXT2_DEF_RESUID 1
| EXT2_FL_USER_MODIFIABLE 1
| EXT2_IMMUTABLE_FL 3
+ EXT2_MAX_GROUP_LOADED 1
< EXT2_MAX_GROUP_LOADED 3
< EXT2_N_BLOCKS 2
+ EXT2_NDIR_BLOCKS 1
| EXT2_NOATIME_FL 1
* ext2_open_file: 1
| EXT2_SYNC_FL 1
| EXT3_APPEND_FL 1
+ EXT3_DATA_TRANS_BLOCKS 7
* EXT3_DATA_TRANS_BLOCKS 9
* ext3_file_open: 1
| EXT3_FL_USER_MODIFIABLE 1
| EXT3_IMMUTABLE_FL 3
| EXT3_JOURNAL_DATA_FL 1
+ EXT3_MAX_GROUP_LOADED 2
< EXT3_MAX_GROUP_LOADED 3
< EXT3_MAX_TRANS_DATA 1
== EXT3_MIN_BLOCK_SIZE 1
* EXT3_MIN_BLOCK_SIZE 10
< EXT3_N_BLOCKS 2
+ EXT3_NDIR_BLOCKS 1
| EXT3_NOATIME_FL 1
+ ext3_ro_after 1
* EXT3_SINGLEDATA_TRANS_BLOCKS 1
| EXT3_SYNC_FL 1
< ext 5
| EXT_ATTR_FLAG_USER 6
+ EXTBUS_OFFSET 1
< extcode 1
== extcode 3
== EXTCODE_COMPARE_SWAP 2
== EXTCODE_FETCH_ADD 6
== EXTCODE_LITTLE_ADD 6
| EXTconf 8
| ext_ctl 2
== EXT_DEF_MAX_AEN_QUEUE 1
== EXT_DEF_MAX_AEN_QUEUE) 1
< EXT_DEF_MAX_AEN_QUEUE 2
< EXT_DEF_MAX_LUNS 1
== EXT_DEF_SCSI_PASSTHRU_DATA_IN 3
== extendable 2
+ EXTENDED_Ebias 12
+ EXTENDED_MAX_HEIGHT 1
== EXTENDED_MESSAGE 4
+ extended_msg 9
>> EXTENDED_SDTR 1
+ EXTENDED_SDTR_LEN 1
< EXTENDED_SENSE_START 1
| EXTENDED_SYNC 1
>> EXTENDED_WDTR 1
* extension 1
+ extent 2
| EXTENT_TYPE 1
< EXTERN 63
== external_amp 1
+ external_bitspercol 1
< external_bitspercol 2
| EXTERNAL_BUS_OFF 6
| EXTERNAL_BUS_ON 1
== externalcable_present 2
== external_card_type 1
* external-decode 2
== external_depth 1
* external_depth 1
| external_len 1
< EXTERNAL_PATCHES_LEN 2
== external_pmode 1
== external_present 1
&& external_present 1
* Extern_size 2
+ Extern_table 2
* extern_wait_max 2
| EXTIBMV 5
| extid 1
< ext_idx 1
+ ext_idx 1
+ extIndex 4
| EXT_INT_ENAB 10
| ext_int_param 2
+ EXT_IRQ5_TO_IP 1
< ext_len 1
+ ext_len 1
+ extlen 1
== extlen 2
< extlen 5
+ extLength 8
+ extLocation 5
== EXT_MARK 1
< EXT_MEM_K 12
>> EXT_NEXT_EXTENT_ALLOCDECS 3
== extno 1
+ extno 4
>> extno 5
>> EXT_NOT_RECORDED_ALLOCATED 7
| EXT_NOT_RECORDED_NOT_ALLOCATED 1
>> EXT_NOT_RECORDED_NOT_ALLOCATED 8
+ extoffset 2
== ext_physical_end 2
< extra 1
| extra 1
* extra 2
+ extra 5
== extra 8
== extra_bytes 2
* Extract 2
| EXTRACT_ENTROPY_SECONDARY 3
| EXTRACT_ENTROPY_USER 5
| EXTRA_FIELD 8
+ extra_jiffies 1
+ extra_len 1
+ extra_name_blks 8
* extra_path_blks 2
+ extra_path_blks 4
== extra_size 1
< EXTRA_TASK_STRUCT 1
>> EXT_RECORDED_ALLOCATED 11
* extreme 1
== extsense 2
< EXT_SIZE 1
+ EXTSPERIAG 3
< EXTSPERSUM 4
+ EXTSPERSUM 5
< ext_start 1
== ext_start 1
+ ext_start 1
| ext_stat 2
| extsts 2
| EXTSYNC 2
| ext_tcode 12
+ EXT_ZFTAPE_BLKSZ 3
+ EXT_ZFTAPE_CMAP 2
+ EXT_ZFTAPE_QIC113 3
+ EXT_ZFTAPE_SIG 4
== exval 1
>> exval 2
| exval 29
* F0 2
| f030_bus_width 1
* F 1
>> f1 1
| f1 1
* f1 1
< f1 11
== f1 5
+ f 16
+ f1 6
* f1800000 1
* f1900000 1
* f1a00000 1
* f1b00000 2
* f 2
>> f2 1
* f2 1
< f 24
< f2 4
== f2 8
| f2 9
+ f2 9
>> f 3
== f 38
+ F 43
| F 6
| f 9
== fa 3
== FabricPortIds 1
< facilities_len 1
== facilities_len 1
+ facilities_len 2
== facil_mask 1
< fack_count 2
+ faclen 2
< fact 1
>> fact 1
| fact 1
== fact 8
>> factor 1
+ factor 1
< factor 11
* factor 13
== factor 5
* Factory 1
== faddr 1
+ faddr 2
< faddr 3
== FADT2 1
| FAERR 2
< fail 1
* fail. 1
| fail 2
| FAIL_AUDIBLE 2
| FAILDIS 17
* Failed 1
< failed 4
== failed 4
* failed 4
+ failed 6
== FAILED 7
== failed_command 1
== fail_enabled 1
| fail_mask 6
* failover 2
* fails 1
* Failure. 1
* failure 2
< fak 11
< fak2 2
+ fak 3
>> fak 7
* Fake 1
>> FAKE_APM_BIOS_VERSION 1
| FAKE_APM_BIOS_VERSION 1
== fake_int_happened 1
== fake_storep 1
| F_ALG_ERR 1
* fallback 1
< fallback_aper_order 1
>> fallback_aper_order 1
* FALSE 1
== false 2
== FALSE 26
| fam 1
== fam 2
* family 1
== family 4
< family 7
== family_code 7
< FAMILY_NAMELEN 1
| fan 3
== FAN_FASTER 4
== FAN_FULLBLAST 2
== fan_index 1
== FAN_SAME 3
< FAN_SPEED_MIN 1
+ FAN_SPEED_MIN 4
== FAN_STATE_MAX 1
* far. 1
== fasdma_real_all 6
* fast 1
&& fast 2
| FAST20_CAPABLE 2
>> FASTCLK 1
+ FAST_CLK 1
* faster 1
+ FAST_INTERVAL 1
+ FASTLANE_DMA_ADDR 2
| FASTLANE_DMA_CREQ 2
| FASTLANE_DMA_EDI 1
| FASTLANE_DMA_FCODE 1
| FASTLANE_DMA_IACT 1
| FASTLANE_DMA_MASK 6
| FASTLANE_DMA_MINT 2
+ FASTLANE_ESP_ADDR 4
| FAST_LINKS 4
* fastpath 1
== FastPermitted 2
== FAST_RAMP 1
>> FASTSCSI 1
+ FAST_SCSI 1
| FAST_SCSI 2
< fast_seek_trials 2
== fast_sem_io 1
== fast_sops 1
== fast_timer_list 2
| FASYNC 2
* Fatal 4
| FATAL_ERROR_INT 1
< FAT_CACHE 1
+ FAT_CACHE 1
+ fat_clusters 2
>> FAT_HASH_BITS 1
* FAT_HASH_BITS 1
+ FAT_HASH_BITS 1
| FAT_HASH_MASK 1
< FAT_HASH_SIZE 1
== father 1
* fault 1
== fault 2
< fault 3
| fault_code 1
| FAULT_CODE_DTLB 2
| FAULT_CODE_FORCECOW 2
| FAULT_CODE_ITLB 2
| FAULT_CODE_WRITE 9
* faults 1
== fault_space 2
< fauto 1
* Favour 1
< FAXIDLEN 2
+ FAXIDLEN 9
< FAXMODCNT 1
&& fb 1
| FB 14
+ fb 3
| FB_ACTIVATE_MASK 24
== FBAddr 1
+ FBAddress 2
+ fb_base 4
+ fbbase_virt 8
* fbcon 1
| FB_CUR_SETCMAP 2
| FB_CUR_SETCUR 1
| FB_CUR_SETHOT 1
| FB_CUR_SETPOS 3
| FB_CUR_SETSHAPE 2
== FB_CURSOR_FLASH 1
+ fb_display 25
< fbeg 1
>> f_best 2
< f_best_diff 1
>> f_best_diff 1
+ fbi 1
< fbidx 1
>> fbidx 1
== FBIOGETCMAP 3
== FBIOGETCMAP32 2
== FBIOPUTCMAP32 6
== FBIOSETSCROLLMODE 1
| f_bit1 2
< f_blk_msf 1
== f_blk_msf 4
< FB_MAX 2
== FB_MAX 2
&& !fbmon_valid_timings(var->pixclock, 1
+ fboff 2
== fbops 3
< FBQ_SIZE 1
+ FBQ_SIZE 2
+ fb_regs 9
+ fb_start 1
| FB_SYNC_COMP_HIGH_ACT 2
| FB_SYNC_HOR_HIGH_ACT 8
| FB_SYNC_VERT_HIGH_ACT 10
== FB_TYPE_INTERLEAVED_PLANES 2
== FBTYPE_NOTYPE 2
== FB_TYPE_PACKED_PIXELS 1
== FBTYPE_SUN2BW 4
== fbuf 2
< fbufs 2
| FB_VBLANK_HAVE_VBLANK 1
| FB_VBLANK_HAVE_VCOUNT 2
| FB_VBLANK_HAVE_VSYNC 1
| FB_VMODE_DOUBLE 3
| FB_VMODE_MASK 4
| FB_VMODE_YWRAP 1
>> fc 1
| FC2_TIMEOUT 1
== fc 3
| FC 4
| FC4_DEVICE_DATA 6
+ FC4_IP 1
+ FC4_SCSI 1
| fc 7
< FC_ALEN 1
* FC_ALEN 17
| FCB_CHAIN_END 1
| FCB_COMMAND_DONE 2
== FC_BEACON 1
| FCB_ENABLE_TFS 2
| FCB_INTERRUPT_ENABLE 1
| FCB_RX_STATUS_DA_MATCHED 1
| FCB_TX_AC_BITS 6
| FCB_TX_STATUS_AR2 2
| FCB_TX_STATUS_CR2 2
| FCB_TX_STATUS_E 3
| FCC_ENET_BSY 1
| FCC_ENET_RXF 3
< FCC_ENET_RX_FRPPG 1
< FCC_ENET_RX_PAGES 1
| FCC_ENET_TXB 2
| FCC_GFMR_ENT 2
| FCC_GFMR_MODE_ENET 2
== fcchain 1
== fc_channels 1
* FC_DEVICE 1
== FC_DEVICE_DEAD 2
+ fch 2
| fclass 2
< FC_LINKQ_DEPTH 1
+ FC_LINKQ_DEPTH 1
* FCLK 1
&& fclun 1
== fclun 8
| FCM_PACKET_ATAPI 1
| FCM_PACKET_IDE_READ 1
| FCM_PACKET_IDE_WRITE 1
| FCM_PACKET_INPUT 1
| FCM_PACKET_OUTPUT 1
< fcnt 12
+ fcnt 2
>> fcode 1
| fcode 1
== FC_ONLINE 2
+ fconst 1
== fcount 6
== fcp 1
| fcp_cntl 4
| FCP_CNTL_QTYPE_ORDERED 1
| FCP_CNTL_RESET 1
== fcp_dl 1
>> fcp_dl 6
== fcport 17
+ FCP_RESET_TIMEOUT 1
== FCP_RESPONSE 1
* fcp_rsp_info_len 1
< fcp_sense_info_len 1
| fcp_status 4
| FCP_STATUS_MASK 1
| FCP_STATUS_RESID 1
| FCP_STATUS_RSP_LEN 1
| FCP_STATUS_SENSE_LEN 3
>> fcr 1
| fcr 2
| fcr31 2
+ FCR 7
| F_CRC_ERR 1
| (~fcr_clr); 1
| FCR_FIFO_EN 2
| FCRn_FEN 4
| FCRn_PSH 2
| FCR_RxFIFO 4
| fcr_set 2
| FCR_TXTH 4
>> fcs 11
== fcs 4
| fcs 6
== fcscount 1
< fcscount 3
== FC_SCSI_BAD_TARGET 3
== FCS_GP_ID4 1
== FC_SMT_INFO 2
== FC_SMT_LOC 2
== FC_SMT_NSA 2
+ FC_SNS_ID 2
< FC_SNS_ID 5
== FC_STATE_ONLINE 1
== FC_STATUS_OK 2
| FC_SYNC_BIT 2
| F_CTL_SEQ_INITIATIVE 14
| F_CTSFLOW 2
== fc_type 1
+ fc_type 1
== fctype 4
+ f_cur 2
< fcval 3
+ FD1772_MAX_SECTORS 1
== Fd 2
< fd 33
+ fd 4
== fdb 3
| FD_BDCnt_MASK 2
+ FD_BDCnt_SHIFT 1
< FD_BRDS 1
+ fdc 1
* FDC 1
+ FDC 1
== fdc1772_bytestogo 1
| FDC1772CMDADD_H 2
== fdc1772_fdc_int_done 1
== FDC1772REG_CMD 1
| FDC1772STAT_CRC 1
| FDC1772STAT_LOST 1
| FDC1772STAT_RECNF 4
| FDC1772STAT_TR00 2
| FDC1772STAT_WPROT 2
== fdc 2
< fdc 5
+ fdc_base 7
< fdc_busy 1
| FDC_BUSY 3
| FDCCMDADD_H 2
| fdc_ctl 2
* fdc_cyl 1
| FDC_DATA_READY 1
| FDC_DATA_READY_MASK 4
== fdc_deleting 3
| FDC_DMA_MODE 2
+ fdc_fifo_thr 1
== fdc_formatting 1
* fdc_head 2
== fdc_mode 10
>> FDC_MOTOR_0 2
== fdc_nested 2
== FD_COMMAND_OKAY 1
| FD_CownsFD 1
== fdc_prec_code 1
+ fdc_precomp 1
| fdc_rate_code 2
== fdc_reading_data 4
== fdc_reading_id 2
== fdc_recalibrating 1
| FDC_RESET_NOT 5
== fdc_sect 1
+ fdc_sect 2
== FDC_SEEK 2
== fdc_seeking 1
* fdc_seek_rate 2
| FDCSELREG_STP 2
| FDCSTAT_CRC 1
| FDCSTAT_LOST 2
| FDCSTAT_RECNF 4
| FDCSTAT_TR00 2
| FDCSTAT_WPROT 3
| fdctl 1
== FDC_VERIFY 1
== fdc_verifying 2
== fdc_writing_data 4
== FDDEFPRM 4
+ FDDI_K_8022_HLEN 2
* FDDI_K_ALEN 3
< FDDI_K_SNAP_DLEN 2
+ FDDI_K_SNAP_HLEN 1
< FDDI_K_SNAP_HLEN 2
< FDDI_MAC_HDR_LEN 1
+ FDDI_MAC_HDR_LEN 1
+ FDDI_RAW_MTU 1
| FDDI_RCF_LEN_MASK 1
| FD_DISK_WRITABLE 2
== fde 1
| FD_ENABLE 3
< fdes 1
| FD_FDLength_MASK 1
== FDGETDRVPRM32 4
== FDGETPRM32 4
< f_diff 1
< fdmax 15
== FD_MAX_HOSTS 1
+ FD_MAX_HOSTS 1
+ FD_MAX_UNITS 1
< FD_MAX_UNITS 8
+ FD_MOTOR_OFF_DELAY 1
< FD_MOTOR_OFF_MAXTRY 2
| fdnext 1
| FD_Next_EOL 1
== FD_NODRIVE 1
< fdnum 14
+ fd_p 1
+ fdpage 1
* FD_PAGE_NUM 4
>> fdr 1
| FD_RAW_INTR 4
| FD_RAW_NEED_DISK 4
| FD_RAW_NO_MOTOR 2
| FD_RAW_READ 2
| FD_RAW_SPIN 3
| FD_RAW_WRITE 9
== FD_RESET_ALWAYS 1
== fds 1
< __FD_SETSIZE 2
| FD_VERIFY 1
== FDX_CAPABLE_FULL_SELECTED 1
+ FEATURE_EN 1
< features 1
| features 15
| FE_BOF 2
| FE_C10) 1
| FE_CACHE0_SET 1
| FE_CACHE_SET 2
| FEC_ECNTRL_ETHER_EN 5
| FEC_ECNTRL_PINMUX 3
| FEC_ECNTRL_RESET 2
| FEC_ENET_BABR 2
| FEC_ENET_MII 1
| FEC_ENET_RXF 1
< FEC_ENET_RX_FRPPG 1
< FEC_ENET_RX_PAGES 1
| FEC_ENET_TXB 2
| FEC_ENET_TXF 1
+ FECH 2
* FEC_INTERRUPT 2
+ FECL 1
| FE_CLSE 4
| FEC_RCNTRL_DRT 1
| FEC_RCNTRL_MII_MODE 1
== FEC_RESET_DELAY 3
< FEC_RESET_DELAY 6
| FE_E3_PHY 2
| FE_ERL 1
| FE_LDSTR 1
| FE_MASK 3
< fend 1
| FE_NOPM 6
== fep 1
>> FEPCODE 1
| FEPCODE 1
+ FEPCODE 1
+ FEPCODESEG 1
| FE_PERM_O_CHATTR 2
| FEPINT 2
| FEPMEM 4
+ FEPSTAT 2
+ FERMASK 1
| FE_U3EN 2
| FE_ULTRA2 17
| FE_ULTRA3 15
| FE_ULTRA 6
| FE_WIDE 15
| _fex 1
>> _fex 2
== _fex 4
< ffb_dev_table_size 5
< FFB_IOCTL_COUNT 1
< FFB_MAX_CTXS 10
== FFB_MAX_CTXS 2
== ffb_position 1
| FFB_PPC_TBE_OPAQUE 2
| FFB_UCSR_ALL_BUSY 4
== FF_EFFECTS_MAX 1
< FF_EFFECTS_MAX 2
== ff_eos 1
+ FFINT_B1 1
< ff_lastname 2
+ ff_lastname 4
== ffn 1
< ff_searchcount 1
== ff_searchcount 1
* ff_speed 1
| fg 11
>> fg 4
== fg_console 14
+ fg_console 24
== F_GETLK 2
+ F_GETLK 3
== F_GETLK64 1
< F_GETLK64 3
| f_getsta 15
>> fg_height 1
< fg_height 3
| fgx1 2
| fgx 17
>> fgx 21
| fgx2 2
>> fh 1
== fh 2
&& fh 2
< fh 4
* fh 7
== fhc 4
| FHC_ID_MANUF 4
| FHC_ID_PARTID 4
| FHC_ID_VERS 4
| FHC_JTAG_CTRL_MENAB 2
+ fhdr 3
| FHH_BSR_CTS1 2
| FHH_BSR_CTS3 2
| FHH_BSR_DSR1 2
| FHH_BSR_DSR3 2
== fhtype 4
< fhtype 6
>> fhw 2
| Fi 1
+ fi 3
== fi 7
== fibctx 3
| FIBF_GRP_EXECUTE 1
| FIBF_GRP_READ 1
| FIBF_GRP_WRITE 1
| FIBF_NOEXECUTE 2
| FIBF_NOREAD 2
| FIBF_NOWRITE 2
| FIBF_OTR_EXECUTE 1
| FIBF_OTR_READ 1
| FIBF_OTR_WRITE 1
== fib_info_list 1
| FibInitialized 1
+ fibptr 1
== fibptr 4
+ fibsize 5
== fid 2
| FID_FILE_CHAR_DIRECTORY 1
| FID_FILE_CHAR_PARENT 1
+ field 1
== field 2
| field 3
< fieldheight 1
* fieldheight 2
+ FIELD_MAX_LENGTH 1
+ field_nbr 1
+ fieldpix 1
* fieldpix 5
>> field_pointer 1
* fields 2
< fieldsize 1
+ fieldsize 1
< field_width 2
+ FIFO_0 2
| FIFO 1
+ fifo 4
>> fifo 7
| fifo 9
>> fifobeg 2
+ FIFOcfg 7
+ _FIFO_CNT0 1
< fifocnt 1
< fifo_cnt 2
== fifocnt 2
+ fifocnt 2
== fifo_count 1
< Fifocount 1
+ fifo_count 2
| FIFO_COUNT 8
+ FIFOCR1 1
+ FIFOCR2 1
+ FIFOCR3 1
+ FIFOCR4 1
+ FIFO_DATA 1
< fifodata 3
+ FIFO_Data_Count 2
< fifo_depth 1
| fifo_depth 1
+ fifo_depth 1
| fifo_diag 6
| FIFOE 2
== FIFO_EMPTY 1
>> fifoend 2
< fifofull 2
< FIFO_LEN 2
< FifoLevel 1
+ FIFO_MAIL 1
+ FIFO_MASK 1
+ FIFO_NOP 1
| FIFO_NOT_EMPTY 1
>> fifo_off 1
>> fifo_on 1
+ FIFO_PORTS 4
+ FIFO_PTR 1
| FIFO_RESET 10
| FIFOReset 2
== fifo_scb 1
* fifosize 1
< fifo_size 2
< fifosize 2
* fifo_size 2
+ fifo_size 2
== fifo_size 4
< fifo_space 1
== fifo_space 1
+ fifospace 2
< fifospace 4
&& fifo_state 1
+ FIFOSTAT_OFFSET 2
+ FIFO_Status 1
+ FIFO_STATUS 1
| FIFOSTATUS_FULL_EMPTY 2
< fifo_stuck 1
| FIFO_THRESH_80B 2
* fifo_width 1
+ FifthAddr 2
* FifthAddr 4
* file, 1
+ file 1
* file) 2
&& file 2
== File 3
* file 5
== file 6
* File 6
== file_block 1
+ fileident 1
+ filelen 1
< filelen 2
== file_lock 2
== FILE_Mft 1
== Filename 1
+ fileno 2
< fileno 7
== FILE_NOT_FOUND 2
< FILE_NRHASH 1
+ FILE_NRHASH 1
+ file_ofs 2
* file_operations 1
&& file_p 4
* files 1
< file_size 2
< filesize 4
== FILESYSTEM_I 3
== filetype 1
+ fill 1
< FILL 1
< fill 2
* fill 2
+ FILL 2
>> fill 3
| FILL_BULK_URB 1
== fillchar 1
< FILL__COUNT 1
== filldir 1
< filled 1
+ filled 2
== filled 7
* FILLER 1
== FILLING 2
== filp 7
+ fil_size 1
< filter 2
* filter 3
| filter 6
| filterbit 1
== filter_dop 1
+ FILTER_SELF_RX_REG 3
| filter_type 7
== fin 1
* fin 7
* Finally 1
* Finally, 1
== final_requests 1
< finchar 2
+ finchar 4
== find 1
* find. 1
* Find 13
< find_cnt 6
* fine 2
< FINEUSEC 1
< finish 3
+ finish 3
== finish_done 2
== finished 1
== finish_started 4
== FINISH_STATE 2
| F_INPROGRESS 2
+ FIQ_ENABLE_CLEAR 1
+ FIQ_START 4
+ FIQ_VECTOR 1
>> fir 1
| FIR 10
+ fir_base 6
+ FIR_BSR 2
+ FIR_CR 21
+ FIR_DMA_TR 6
+ FIR_FIFO_FR 2
+ FIR_FIFO_TR 6
+ FIR_ID_VR 1
+ FIR_IER 3
+ FIR_IIR 1
+ FIR_IRDA_CR 32
+ FIR_LCR_A 4
+ FIR_LCR_B 9
+ FIR_LSR 8
+ FIR_MCR 5
< firmver 25
== firmver 4
* Firmware 3
< firmware 5
< firmware_level 1
< firmware_loader_size 1
* FIRMWARE_RX_SIZE 1
* FIRMWARE_TX_SIZE 1
== FirmwareVersion3rdDigit 3
== FirmwareVersionLetter 2
+ FIR_RX_DSR_HI 1
+ FIR_RX_DSR_LO 1
* first 2
* First, 2
+ FIRST 2
== first 21
* first!!! 3
< first 30
&& first 4
>> first 5
+ first 70
* First 9
+ FirstAddr 14
* FirstAddr 7
< first_adr 2
+ first_adr 2
== first_block1 1
< first_block 2
+ first_block 3
< first_bus 4
+ first_bus 4
== first_byte 1
| first_cmd 1
< FIRST_CONTEXT 1
+ FIRST_CONTEXT 2
== first_desc 2
+ FIRST_DEVICE_VECTOR 2
+ first_dimm 2
== first_discipline 1
== first_display 1
| first_eor 3
== first_ep 3
+ firstext 2
+ FIRST_EXTERNAL_VECTOR 2
< first_fb_vc 1
| FirstFrag 1
| FIRST_FRAG 2
< first_free 1
+ firstfree 1
+ first_free 2
== first_frontend 2
+ firsthalf 3
== first_HBA 2
< first_i 1
== first_i 1
+ first_i 3
+ FirstIndex 3
+ first_irq 1
+ FIRST_KERNEL_PGD_NR 5
| first_len 3
< first_line 1
== first_logical_block 1
+ FIRST_MAPPED 2
== FIRST_METHOD_ID 1
+ first_minor 3
+ first_off 16
< first_off 3
< first_p 1
== first_p 1
== firstp 1
+ first_p 2
== first_page 2
== firstpart 1
+ firstpart 3
+ first_part_minor 1
== first_pass 1
&& first_pass 1
== first_path 1
== FIRST_PATH_ELEMENT_OFFSET 1
+ FIRST_PATH_ELEMENT_OFFSET 1
< FIRST_PATH_ELEMENT_OFFSET 9
== first_portid 2
< FIRST_PROCESS_ENTRY 1
+ firstpt 1
== firstpt 2
== first_reset 2
< first_rx_page 2
| first_rx_page 2
+ first_rx_page 2
< first_sched 15
< first_sector 1
== first_sector 1
+ first_sector 1
+ FIRST_SECTOR_SIZE 4
== first_sg 2
+ first_size 1
+ first_slot 3
+ first_stack_page 4
< FIRST_SYSTEM_VECTOR 2
== FIRST_SYSTEM_VECTOR 2
== FIRST_TABLE_ID 1
== first_tape_info 6
== FIRST_TO_LAST 20
+ first_track_num 1
< first_usable_pfn 1
+ FIRST_USER_CONTEXT 1
+ FIRST_USER_PGD_NR 1
+ first_voice 6
+ first_whole 4
< first_word 1
+ first_word 10
+ first_zero_hint 2
+ FIR_TIMER_IIR 8
+ FIR_TX_DSR_HI 2
+ FIR_TX_DSR_LO 2
| fivebits 2
| FIVE_WORD_MSG_SIZE 12
== fix 1
* fix 2
* FIX 2
* Fix 3
>> FIX_CODE 1
* FIXED_1 3
== fixed 2
== fixed_arg 2
+ fixed_arg 2
< fixed_left 2
+ fixed_left 4
< fix_kmap_begin 1
* FIXME 1
* FIXME: 5
* FIXME(dg) 2
>> FIX_SHIFT 1
+ FIX_SHIFT 5
< fixup 1
* Fixup 1
== fixup 5
* fixup_cnt 1
+ fixup_ofs 2
< fj 2
+ fj 2
+ FJ_BUFCNTL 2
+ FJ_CONFIG0 3
+ FJ_CONFIG1 4
+ FJ_MACADDR 4
+ FJ_STATUS0 1
+ FJ_STATUS1 1
* FKS: 1
+ fl 1
== fl1 1
== fl 12
+ fl1 2
+ fl2 2
| FL_ACCESS 1
* flag 1
== Flag 1
| flag 128
>> flag 2
| Flag 2
< flag 3
+ flag 3
== flag 52
| FLAG8253X_BOOT_AUTOCONF 1
| FLAG8253X_NETWORK 4
| FLAG8253X_SKIP_TEST 1
| FLAG_ACKED 1
| flag_bits 1
< FLAG_BYTES 1
+ FLAG_BYTES 8
| FLAG_CA_ALERT 2
== FLAG_CHECK 3
| FLAG_CHECK_LAST_BYTE_SENT 1
| FLAG_DATA_ACKED 5
| FLAG_DATA_LOST 2
| FLAG_DTC3181E 3
| FLAG_ECE 6
| FLAG_FORWARD_PROGRESS 2
| FLAG_FRAMING_GL 3
| FLAG_HAS_LAST_BYTE_SENT 1
&& flag_io 1
&& flag_mem 1
| FLAG_NCR53C400 2
| FLAG_NO_PSEUDO_DMA 1
| FLAG_NO_SETINT 1
| FLAG_NOT_DUP 6
| FLAG_RADIO_DOWN 2
| FLAG_RETRANS_DATA_ACKED 1
| flags1 8
>> flags 21
== flags 23
< flags 3
== Flags 3
+ flags 4
| flags 692
| Flags 9
| flags_cmd_out 5
| FLAGS_DISPLAY_HINTS 4
| FLAGS_FORCE_TESTPATTERN 1
| flagsize 1
| FLAG_SLOWPATH 2
| FLAGS_MONOCHROME 3
== flags_old 1
+ FlagStat 6
== flag_time 1
| FLAG_UPDATE_MULTI 1
| FLAG_UPDATE_UNI 1
* flash 5
< FLASH_BANK_MAX 2
+ FLASH_BASE 14
>> flash_base 2
+ flash_base 3
+ FLASH_BASE_ADDRESS 34
>> FLASH_BLOCK_LIST_VERSION 1
* FLASH_BLOCKSIZE_MAIN 1
* FLASH_BLOCKSIZE_PARAM 1
== FLASH_BLOCKS_PER_NODE 1
+ FLASH_CACHED_ADDR 1
== FLASHCOM_ID 1
+ FLASHCOM_WATCHDOG_OFFSET 3
| flash_data 1
+ FLASH_DATABASE_0 3
+ FLASH_DATABASE_1 3
== FLASH_DEVICE_16mbit_TOP 2
>> flash_end 2
== FLASH_MANUFACTURER 2
== flashMode 1
* FLASH_MODE 1
== FLASH_MODE 30
* FLASH_NUMBLOCKS_16m_MAIN 1
* FLASH_NUMBLOCKS_16m_PARAM 1
< FlashPointCount 1
+ FlashPointCount 1
| flashRead 4
< flash_size 1
+ flash_size 1
* FLASHSIZE 1
+ FLASH_SIZE 1
+ FlashSize 2
< FLASH_SIZE 2
== FLASH_WIDTH 2
* FLASH_WIDTH 51
== flashWrite 1
+ flavor 1
< flavor 6
* flavors 1
| FL_BROKEN 2
| FL_DTEN 4
+ flen 5
< flen 8
| F_LEN_ERR 1
| Flex 1
&& fl->fl_break_time)) 1
< flg 1
== flg 1
+ flg 4
| FLGD 1
| FLG_OSD_DMA 1
| FLG_OSD_PCI_VALID 1
< flgs 1
| flgs 1
| FLG_SYNC0RUNNING 2
| FLG_SYNC1RUNNING 2
| FLG_URB0RUNNING 2
| FLG_URB1RUNNING 6
+ FL_HASH_MASK 1
< FL_HASH_MASK 2
== flickerless 4
== flicker_mult 4
+ flip 2
< FL_MAX_LINGER 1
+ FL_MAX_LINGER 1
+ FL_MAX_PER_SOCK 1
< FL_MAX_PER_SOCK 2
+ FL_MAX_SIZE 1
* FL_MAX_SIZE 2
< FL_MIN_LINGER 1
* FL_MIN_LINGER 1
| FLNGMASK 2
| float_flag_inexact 5
| float_flag_overflow 1
== float_round_down 13
== float_rounding_mode 3
== float_round_nearest_even 11
== float_round_to_zero 10
== float_round_up 16
== float_tininess_before_rounding 8
== FLOCK_VERIFY_WRITE 2
== floor 1
< floor 4
< floppy_count 17
* FLOPPY_MAX_SECTORS 1
| FLOPPY_MOTOR_MASK 2
+ FLOPPY_TIMEOUT 1
< floppy_track_buffer 1
&& floppy_track_buffer 1
+ floppy_type 1
| f_lopsta 8
== fl_opt 1
== flow 1
+ FLOW_CONTROL 1
| FLOW_CONTROL_DISABLE 1
| FLOW_CONTROL_ENABLE 1
== flowctrl 1
>> flow_ctrl 1
+ FlowCtrl 2
== FlowCtrl_A 1
== FlowCtrl_B 1
< flow_id 1
+ flow_id 1
== flowlabel 6
| flowmask 1
+ flow_off 1
< flow_off 3
< flow_on 3
< F_LOW_PCI_50 2
== FLOW_STOP 1
== fl_port 2
< FL_PORT_ID 9
| FL_POSIX 1
== FL_RESET 2
== FL_STDT 1
== FL_STEN 1
>> FLT_CODE 1
* fluctuations. 1
&& flush 1
>> FLUSH 2
== flush 24
* Flush 5
< flush 6
| FLUSH 6
| FLUSH_ALL 2
== FLUSH_ALL 5
+ FLUSH_BASE_PHYS 1
| FLUSH_CACHE_DATA 2
| FLUSH_CACHE_INSN) 1
| FLUSH_CACHE_INSN 2
< flush_delay 1
* Flushes 1
* flushing 1
== flush_input 1
== flush_point 4
== FLUSH_SCOPE_ALL 1
< FLUSH_SCOPE_ALL 2
< FLUSH_SCOPE_LINE 1
== FLUSH_SCOPE_LINE 1
< FLUSH_SCOPE_PAGE 1
| flush_SEST 1
| FLUSH_STABLE 2
| FLUSH_SYNC 4
+ flushtimeout 1
+ flush_track_timer 1
== FlushType 1
== flush_va 2
| FLUSH_WAIT 1
| FLX_CSTAT_MASK 2
| FLX_FSTAT_BUSY 2
| FLX_ROMSTAT_SEECFG 2
| FLX_TERMCTL_ENPRIHIGH 3
| FLX_TERMCTL_ENPRILOW 5
| FLX_TERMCTL_ENSECHIGH 3
| FLX_TERMCTL_ENSECLOW 3
== FM 2
+ fm2fb_mem_phys 1
< fmax 2
| FM_BMMODE 1
| FM_CHKPAR 1
== FM_CLEAN 1
| FM_DA 4
| FM_ENRCVADSWAP 1
| FM_ENXMTADSWAP 1
* fmhz 1
< fmin 1
== FMINIT 2
* fminterval 1
+ fminterval 1
| FM_LSB 1
| FM_MENRQAUNLCK 1
| FM_MENRS 1
| FM_MMODE 1
== FM_MOUNT 1
< fmode 1
== fmode 1
+ fmode 1
| fmode 4
| FMODE_BPAGEM 1
| FMODE_BPL32 1
| FMODE_BSCAN2 1
| FMODE_MIDI_WRITE 42
| FMODE_READ 20
| FMODE_SPAGEM 1
| FMODE_SPR32 1
| FMODE_SSCAN2 1
| FMODE_WRITE 109
+ fm_offset 1
== F_MON_SC 1
== F_MON_SM 4
== F_MON_TV 1
== F_MON_VGA 3
| FM_PARITY 1
+ FMR0 6
+ FMR1 5
| fmr2 1
+ FMR2 8
| FM_SBEC 1
| FM_SCLM 3
| FM_SDUPCLM 4
| FM_SELRA 5
| FM_SERRCTR 1
| FM_SERRSF 2
| FM_SFRMCTR 1
== fmsg 15
| FM_SHICLM 2
+ f_msk 3
| FM_SLSTCTR 1
| FM_SMISFRM 1
| FM_SMULTDA 1
| FM_SMYBEC 2
| FM_SMYCLM 2
| FM_SNFSLD 1
| FM_SOTRBEC 2
| FM_SPCEPDA0 4
| FM_SPHINV 1
| FM_SQLCKA0 5
| FM_SQLCKS 1
| FM_SRBFL 2
| FM_SRBFL2 3
| FM_SRCVOVR2 1
| FM_SRNGOP 7
| FM_SRPERRQ1 2
| FM_SRPERRQ2 2
| FM_SSIFG 1
== fm_status 2
| fm_status 30
| FM_STBURA0 4
| FM_STEFRMA0 2
| FM_STEFRMS 4
| FM_STKERR 1
| FM_STKISS 1
| FM_STRTEXP 2
| FM_STRTEXR 3
| FM_STVXEXP 1
| FM_STXABRA0 1
| FM_STXABRS 4
| FM_SXMTABT 1
+ FMSYNTH_EXTENT 3
+ fmt 1
== fmt_1100ft 5
| fmt2 1
== fmt 24
== fmt3_ins 2
>> fmt 4
| fmt 4
== fmt_425ft 2
== fmt_big 18
== fmt_normal 4
< fmtnr 2
== fmt_var 16
< fn 12
>> fn 2
+ fn 3
== fn 5
== fna 1
+ fname 4
&& f->name[len] 1
< fnb 1
+ fnb 2
>> fn_bit 1
< fncount 1
< fnd_cnt 1
== fn_hash_kmem 1
< fn_hash_last_dflt 1
== fn_hash_last_dflt 1
== fnode 1
< fnum 1
>> fnum 2
| fnum 2
== FO_ADAPTER_ALL 2
| f_obey_p_check 2
| foff 3
== foldmark 1
== fold_mark 2
== FOLD_MARK_IN_PROGRESS 2
* following 11
+ follow_on 2
== FO_NOTIFY_TYPE_LUN_RESET) 1
* font 1
== fontheight 1
+ fontheight 1
* fontheight 30
== fontht 1
* fontht 3
+ fontlen 1
< fontlen 5
* font_line_len 2
>> fontpos 1
| fontpos 1
< foo 1
== foo 1
>> foo 1
+ foo 10
| foo 2
* foo 2
< FOOBAR_LEN 1
+ FOOBAR_LEN 2
== foo_file 1
< footBcopyLen 1
+ footBcopyLen 2
== fopt 1
>> for 1
* -for 1
< FOR 148
* for. 2
* For 9
* for 92
< force 2
* force 2
&& force 2
== force 7
| force_addr 5
== force_addr 7
== force_bpp 4
== forcecrt1 2
== FORCED_DETECTION 1
&& force_gpt 4
== force_low 1
| FORCE_ONES 1
| FORCEON_MCLKA 2
== fore200e 2
| FORE200E_CP_MONITOR_UART_AVAIL 1
== fore200e_vcc 1
&& fork 2
== fork 3
== form 1
* format: 1
* format) 1
== format 17
| format 3
+ format 3
>> format 7
< FORMAT_BLOCK_SIZE 1
== format_code 3
< format_count 2
>> formatvec 1
| formatvec 1
* formula 1
== ForRlmt 1
>> FORTE_AC97_ADDR_SHIFT), 1
+ FORTE_AC97_ADDR_SHIFT 1
| FORTE_AC97_WRITE 2
| FORTE_CC_AC97_RESET 2
* forte_init_module: 1
| FORTE_IRQ_CAPTURE 5
| FORTE_IRQ_PLAYBACK 1
+ FORTE_RATE_SHIFT 1
< forw 1
>> forw 1
+ forw 1
* forw 2
* forward 2
+ forward 3
< forward 6
* found, 1
* found! 1
+ found 1
&& found 11
* found 2
* Found 2
== found 49
< found 8
< found_idx 1
== found_idx 1
+ FourthAddr 2
* FourthAddr 4
| FOUR_WORD_MSG_SIZE 14
< fout 1
+ f_out 1
+ fout 1
< fOut 1
+ fOut 2
* fout 3
| F_OVR_FLO 1
+ fp0 3
< fp0 4
&& f_p 1
>> FP 1
| FP 1
== fp 11
+ fp1 1
< fp1 3
+ fp 19
* fp 2
< fp 7
&& fpage 1
== fpage2 1
&& fpage2 1
< fpage 3
== fpage 4
+ fpbiosstart 1
| fpc 14
== FP_CLS_INF 58
== FP_CLS_NAN 16
== FP_CLS_ZERO 42
| fpcr 1
| FPCR_DYN_MASK 2
>> FPCR_DYN_SHIFT 1
+ FPCR_DYN_SHIFT 1
+ FPCR_ROUND_RM 2
| FP_CRTC_DONT_SHADOW_HEND 2
| FP_CRTC_H_TOTAL_MASK 2
| FP_CRTC_V_DISP_MASK 2
| FP_CRTC_V_TOTAL_MASK 2
| FP_EMULATOR 1
| FP_EN_TMDS 1
| FP_EX_DIVZERO 2
| FP_EX_INEXACT 2
| FP_EX_INVALID 2
| FP_EX_OVERFLOW 2
| FP_EX_UNDERFLOW 6
== fp_find 1
< FPGA_LEN 3
== fph 1
| FP_H_SYNC_STRT_CHAR_MASK 2
| FP_H_SYNC_WID_MASK 2
+ fplen 1
* f_pll 1
+ f_pll 2
+ FPMAX_MULTICAST 1
< FPMAX_MULTICAST 3
== F_PORT 2
| fport 4
>> f_pos 1
* fpos 1
< fpos 11
== f_pos 2
+ f_pos 2
+ fpos 7
+ fprapos 2
+ FPR_BASE 6
+ fpregs 14
&& fprintf 3
+ fprm1pos 2
+ fprm2pos 2
| fprs 17
| FPRS_DL 12
| FPRS_DU 7
| FPRS_FEF 2
== f_prt 2
| FP_RXEMPTY 1
== fps 1
| fps 1
* fps 1
< fps 3
| FPSCR_FEX 2
| FPSCR_OE 2
| FPSCR_OX 2
| FPSCR_UE 2
| FPSCR_UX 2
| FPSCR_VE 2
| FPSCR_VX 2
| FPSCR_VXISI 2
| FPSCR_XE 2
| FPSCR_XX 2
| FPSCR_ZE 2
| FPSCR_ZX 2
+ fpstate 2
+ fptapos 2
| FP_TMDS_EN 2
+ fptmpos 2
+ fp_tos 2
* FPU 1
| FPU_68040 1
| FPU_68060 1
| FPU_68881 3
| FPU_68882 5
>> FPU_CS 1
| FPU_CS 1
== FPU_CS 4
| FPU_CSR_DIV_S 1
| FPU_CSR_DIV_X 1
| FPU_CSR_INE_S 2
| FPU_CSR_INE_X 2
| FPU_CSR_INV_S 4
| FPU_CSR_INV_X 4
| FPU_CSR_OVF_S 2
| FPU_CSR_OVF_X 2
| FPU_CSR_UDF_S 2
| FPU_CSR_UDF_X 2
| FPU_CSR_UNI_X 2
== FPU_DS 1
| FPU_EFLAGS 1
< FPU_EIP 1
+ FPU_EIP 2
| FPU_Exception 1
>> __FPU_FPSCR 1
| FPU_modrm 17
< FPU_modrm 3
>> FPU_modrm 7
== fpu_owner 2
== FPU_rm 2
| FPU_SUNFPA 1
| f_putcmd 58
| fpu_type_flags 5
>> fpu_vers 1
| FPU_WRITE_BIT 6
>> fp_vers 2
| fp_vers 2
| FP_V_SYNC_STRT_MASK 2
| FP_V_SYNC_WID_MASK 2
+ _FP_W_TYPE_SIZE 2
>> fr 1
== Fr 1
< fr 2
+ fr8_st_map 16
>> frac 3
+ fracSlot 2
== FRAD_GET_CONF 1
+ frag 1
== frag 12
+ frag1 7
+ frag2 1
< frag2 3
< frag3 3
< frag4 2
>> frag_buf 1
== fragcnt 1
+ frag_count 1
< frag_count 3
== frag_count 3
+ FragCountShift 2
+ fragheaderlen 8
== frag_id 2
+ frag_idlen 1
< frag_len 1
+ fraglen 10
< fraglen 2
* frag_len 2
+ frag_len 2
< fragment 1
+ fragment 7
* fragmentation 1
+ fragno 3
< fragnum 1
== fragnum 2
== FragNum 3
+ fragnum 6
< FragNum 6
| frag_off 1
== fragoff 2
< frags 3
* frags 3
+ fragshift 1
< fragsize 1
+ fragsize 1
* fragsize 12
| fragsize 2
== fragsize 3
| frame 1
< frame 12
+ frame 18
* Frame 2
>> frame 3
* frame 5
== frame 6
* Framebuffer 1
* FRAME_BYTES 2
| frame_class 1
>> frame_class 2
< frame_count 1
< framecount 2
+ frame_data 1
+ framedata 6
< framedrop 1
+ FrameGap0 2
+ FrameGap1 2
| frameGroupLength 1
+ FRAME_HDR_LEN 5
| FRAME_INVERT 2
< frameLeft 11
+ frameLeft 29
+ frame_len 1
+ framelen 1
< framelen 3
== frame_len 6
< frame_length 1
+ FrameLength 1
| FRAMEMASTER_ENABLE 1
| FRAMEMASTER_NOLACE 1
+ FRAMEMASTER_REG 3
| FRAME_NORMAL 2
* framenum 1
< frameNum 2
+ framenum 3
* FRAME_NUM 4
< FRAME_NUM 6
+ frame_position 4
+ framerate 3
* framerate 4
< framerate 8
+ FRAMERATE_MAX 2
== frames 1
< frames 11
>> frames 2
* frames, 2
* frames 3
+ FramesAbortXSColls 3
* FRAME_SAMPLE_BYTES 13
+ FramesCheckSeqErrors 4
== FRAME_SENT_OK 1
< frame_seq_estimate 2
+ frame_seq_estimate 2
< frame_seq_number 1
+ frame_seq_number 1
* framesize 1
+ frameSize 1
* FrameSize 1
+ framesize 10
< framesize 2
< FrameSize 2
+ frame_size 27
== framesize 3
+ FrameSize 6
* FRAME_SIZE_PER_DESC 6
+ FramesLostRxErrors 4
< frames_per_block 2
< FRAMES_PER_DESC 5
* FRAMES_PER_DESC 5
+ FramesRcvOk 3
< frame_status 2
| frame_status 40
+ FramesWDeferredXmt 4
+ FramesWEXDeferal 4
+ FramesXmtOk 3
< FRAME_TIME_MAX_USECS_ALLOC 3
| FRAME_TO 2
+ FrameTooLongErrors 4
* FRAME_TX_US 2
== frametype 25
== frame_type 4
| frametype 7
| frame_val 1
+ framing_errors 1
| F_RDLCK 1
== F_RDLCK 2
| FREAD 4
+ free 3
* free 5
* Free 5
< free 9
< free_base 10
+ free_base 4
< free_bw_index 2
< free_chunk_size1 2
+ free_chunk_size1 2
< free_chunk_size2 1
+ free_chunk_size2 3
== freecnt 1
== free_count 2
+ free_count 4
< free_count 9
== freed 1
>> freed 1
* freed 1
+ free_end 2
< freei 2
== freei 2
+ free_idx 1
* freeing 1
== freeirq 1
== freeIt 2
< free_last 10
== FreeLunIndex 1
&& freeMem 1
< free_mem_end_ptr 4
== free_mem_ptr 1
< free_mem_ptr 10
+ free_mem_ptr 9
< free_mem_ptr_end 1
< freepages 2
| FREEQ_EMPTY 2
< free_sample 1
< freescbs 3
| freespace 1
+ free_space 1
< free_space 2
* free_space 2
== free_space_ids 2
< free_tx_pages 2
>> free_xlat_entry 2
* freeze_time 2
< freeze_time 6
* fref 5
< freg 10
| freg 17
+ freg 3
* freq1 1
== freq 17
< Freq 2
+ Freq 2
| freq 21
+ freq 22
>> freq 25
< freq 34
* freq 76
+ freqerr 2
< FREQ_HI 2
< freq_index 2
* freq_index 2
< freq_khz 2
< FREQ_LO 2
* FREQ_NOM 1
< frequency 2
* frequency 2
| frequency 4
| FREQUENCY_DETECT_ENABLE 2
< FrequencyLowerLimit 1
< FrequencyUpperLimit 1
| FRERR 2
| f_respo2 21
| f_respo3 3
| f_ResponseStatus 24
| FRGD_SRC_FRGD_CLR 2
| FR_INTR_TXRDY 2
| frmask 2
< FR_MAX_NO_DATA_BYTES_IN_FRAME 1
+ FRME 2
| FRME 4
| FRM_ERR 6
< FRMR_RSP 1
+ FRM_ST 1
| FRM_ST_BAD_CRC 1
| FRM_ST_ERR_MSK 1
| FRM_ST_LOST_FR 1
| FRM_ST_MAX_LEN 1
| FRM_ST_OVR1 1
| FRM_ST_OVR2 1
| FRM_ST_PHY_ERR 1
+ frmx 1
&& (from<0) 2
* FROM: 1
+ from 101
| from 16
* from 17
< from 32
== from 5
>> from 6
< FromId 1
+ FromId 1
== from_kernel 1
< fromlen 1
+ FromLink 2
== FromPort 2
< fromptr 1
== from_state 1
< from_state 12
== fromv 1
>> from_v 1
| from_v 2
>> from_v_next 1
== frontend 4
+ frontlen 5
>> frqcr 2
| frqcr 8
== frr 1
* frr 1
== frs0 1
+ FRS0 3
| frs0 7
| FRS0_AIS 3
| FRS0_AUXP 1
| FRS0_LFA 3
| FRS0_LMFA 2
| FRS0_LOS 3
| FRS0_NMF 2
| FRS0_RRA 3
| frs1 1
+ FRS1 1
| FRS1_XLS 1
< frscdi 1
== frscdi 1
* frscdi 1
== frule 1
== frwl 1
* FS 1
>> FS155_VCI_BITS 1
+ FS155_VCI_BITS 2
+ FS155_VPI_BITS 2
| fs 4
< FS50_NR_CHANNELS 1
== FsaHigh 1
| FSbit 2
+ FSBR_DELAY 1
+ fsckwsp_addr 1
< fscpos_initialized 1
== FSCPOS_SYSCTL_CONTROL 2
< fscscy_initialized 1
== FSCSCY_SYSCTL_CONTROL 2
== FS_DCFFS 2
== FS_DCOFS 1
| fs_debug 4
| FS_DEBUG_INIT 1
| FS_DEBUG_IRQ 1
| FS_DEBUG_OPEN 1
| FS_DEBUG_QUEUE 1
* fsecno 3
* F_SECT_PER_TRACK 1
+ F_SECT_PER_TRACK 1
< F_SECT_PER_TRACK 3
== fset 17
== F_SETLKW 1
== F_SETLKW64 1
< F_SETLKW64 3
+ FS_FO 1
| FS_FO_CRC_ERR 1
| FS_FO_ERR_MSK 1
| FS_FO_FSF_OV 1
| FS_FO_LST_FR 1
| FS_FO_MX_LEX 1
| FS_FO_PHY_ERR 1
| FS_FO_RX_OV 1
+ FSHIFT 28
>> fshift 6
* fshift 6
+ fshift 6
< fsi 2
== fsid_exp 1
== fsinfo_bh 1
== fsinfo_block 2
>> fsize 2
* fsize 4
< fsize 5
+ fsize 7
< fslen 1
== fslen 2
| fslw 4
< FS_NR_FREE_POOLS 6
< FS_NR_RX_QUEUES 2
== fsp 1
< fspace 2
+ FS_POLL_FREQ 2
| fsr 18
>> fsr 4
>> fsrhi 2
| FSR_TEM_MASK 4
== fst 1
== FSTATE_LOSS_OF_SYNC 1
== FSTATE_READY 1
+ fstop 1
< fstrt 3
+ fstrt 6
< ftape_current_cylinder 2
+ ftape_current_cylinder 7
< ftape_fmt_version 1
== ftape_fmt_version 1
< ftape_function_nest_level 3
| FTAPE_NO_REWIND 4
== ftape_segments_per_cylinder 1
* ftape_segments_per_cylinder 7
== ftape_segments_per_head 1
* ftape_segments_per_head 3
== ftape_tape_len 3
>> f_target 1
+ f_target 1
* FT_BUFF_SIZE 4
* ft_data_rate 2
< ft_data_rate 4
| FTDI_RS0_CTS 2
| FTDI_RS0_DSR 2
| FTDI_RS0_RI 2
| FTDI_RS0_RLSD 2
== ft_drive_max_rate 1
== ft_driver_state 10
< ft_drive_sel 1
+ ft_drive_sel 1
== ft_drive_sel 4
+ FT_ECC_SECTORS 6
== ft_expected_stray_interrupts 1
== ft_fdc_base 2
+ ft_fdc_base 3
< ft_fdc_dma 1
>> ft_fdc_dma 1
== ft_fdc_dma 2
>> ft_fdc_irq 1
< ft_fdc_irq 2
== ft_fdc_irq 4
< ft_fdc_threshold 1
< ft_first_data_segment 1
+ ft_first_data_segment 2
< FT_FMT_SEGS_PER_BUF 1
== ft_format_code 27
== ft_formatted 1
+ FT_FSL 1
+ FT_FSL_SIZE 1
+ FT_HEADER_END 1
>> fthr 1
| fthr 1
< fthr 9
< ft_last_data_segment 5
+ ft_last_data_segment 9
>> ft_last_error 1
&& ft_mach2 1
< FT_MAX_NR_BUFFERS 1
* FT_MILLISECOND 6
== ftmp 5
| F_TMT_RDY 1
&& ft_new_tape 1
&& ft_no_tape 3
* ft_nr_buffers 2
+ ft_nr_buffers 5
< ft_nr_buffers 7
+ ftp_bytes_sent 1
&& ft_probe_fc10 3
== ft_qic_std 2
== FT_RD_SINGLE 1
< FT_RETRIES_ON_ECC_ERROR 1
== ft_runner_status 26
< ftry 1
+ ftry 2
< FT_SECOND 1
* FT_SECOND 21
* FT_SECTOR_SIZE 2
+ FT_SECTOR_SIZE 2
< FT_SECTOR_SIZE 4
* FT_SECTORS_PER_SEGMENT 13
== FT_SECTORS_PER_SEGMENT 2
+ FT_SECTORS_PER_SEGMENT 9
== FT_SEGMENT_SIZE 1
+ FT_SEGMENT_SIZE 4
* ft_segments_per_track 10
== ft_segments_per_track 5
== ftsodell 1
< ft_t_flow 4
< ft_t_info 7
< ft_tracks_per_tape 1
* ft_tracks_per_tape 10
== ft_tracks_per_tape 6
< FT_USPT 1
+ FT_USPT 2
== FT_WAKE_UP_1 1
== FT_WAKE_UP_2 1
== FT_WR_ASYNC 1
== FT_WR_DELETE 7
&& ft_write_protected 1
== ft_write_protected 3
== FT_WR_SINGLE 1
| FTY 1
== ftyp 1
| ftyp 1
>> ftype 1
| ftype 1
+ fudge 1
* FULL 1
* full 3
== full 4
| FULL_DPLX 1
| Full_Duplex 1
| FullDuplex 2
== FULL_DUPLEX 2
== full_duplex 4
| FULLMODE 1
< full_packets 1
* full_packets 1
| FullPktRcvd 1
* FULLRATE 3
< full_space 1
* full_space 1
| FullTxStatus 1
== func1 22
+ func 15
| func 2
&& func 2
< func 21
== func2 17
== func 30
>> func 7
+ FuncArg1 3
+ FuncArg 7
== func_buf 1
+ func_buf 140
< funcbufleft 1
+ funcbufleft 4
< funcbufptr 1
== funcbufptr 1
+ funcbufptr 4
+ funcbufsize 1
< func_class 1
| func_class 2
+ FuncCode 7
== func_count 1
| FUNC_CTL_EXTREGENBL 2
== func_id 1
>> func_num 8
>> FuncNumber 1
* function: 1
== Function 1
>> function 2
* function, 2
* function. 2
+ function 2
< Function 2
| function 3
* Function: 3
== function 5
* FUNCTION: 6
* Function 60
* function 7
< function 9
+ function_len 4
* functions 2
* functions. 2
== func_values 1
| F_UNLCK 3
== F_UNLCK 6
* further 1
+ FUTEX_HASHBITS 1
== fv_addr 1
< fvco 10
+ fvco 2
+ fw 1
* FW 1
* fw 14
== fw2300sctp_code01 1
== FW_ACCEPT 1
| f_wait_if_busy 4
== FWAIT_OPCODE 1
* fwant 2
+ fwant 2
< fwant 4
< fwb 1
* fwb 2
== FW_BLOCK 2
+ fw_bytes_copied 1
| fwc_wlocks 2
== fwd 3
< fwd 4
+ fwd_len 1
| FWERR 4
* fwidth 1
== fwidth 2
< fw_idx 2
== FW_L1_ID_1 2
== FW_L1_ID_2_COMX 1
== FW_L1_ID_2_HICOMX 1
== FW_L2_ID_1 2
&& fw_load 3
== fwmem 1
== FW_REDIRECT 1
== FW_REJECT 3
>> fw_release 3
| FWRITE 2
== F_WRLCK 4
* FW_SIGNATURE 2
== FW_SKIP 1
+ FW_SKIP 7
== fw_state 2
< fw_ver 1
* fx 2
< fx 3
+ fx_dsp_addr 2
+ fx_dsp_lsb 10
+ fx_dsp_msb 3
== FX_FLAG_ADD 3
== FX_FLAG_OFF 1
== FX_FLAG_SET 1
+ FXGPREGBASE 2
| FX_LSB_TRANSFER 26
| FXM_MASK 2
+ fx_mod_data 1
>> fxtal 1
* fxtal 1
+ fy 2
| fy 3
== fz 1
>> g 10
+ g 16
&& g1err 1
&& g2err 1
| G2INTST_MASK 3
| G2STAT_BUSY 2
| G400_XMISCCTRL_VDO_C2_MAFC12 1
| G400_XMISCCTRL_VDO_MAFC12 2
< G450CTRLS 2
| G450_MNP_FREQBITS 1
< g 6
== g 6
| g 6
| g_A4T_JADE_RES 1
< gain 1
== gain 1
+ gain 1
| gain 2
>> GAIN_IS_SHIFT 1
+ GAIN_IS_SHIFT 1
>> GAIN_LI_SHIFT 1
+ GAIN_LI_SHIFT 1
>> GAIN_LO_SHIFT 1
+ GAIN_LO_SHIFT 1
>> GAIN_MA_SHIFT 1
+ GAIN_MA_SHIFT 1
>> GAIN_RI_SHIFT 1
+ GAIN_RI_SHIFT 1
>> GAIN_RO_SHIFT 1
+ GAIN_RO_SHIFT 1
* Galileo 2
== galileo_id 3
| GALILEO_SELTC0 2
| GALILEO_T0EXP 1
* gameport 2
== GAMEPORT_MODE_COOKED 2
== GAMEPORT_MODE_RAW 1
| gamma 2
< GAMMA_IOCTL_COUNT 1
+ GAMMA_OUTFIFOWORDS 2
+ GAMMA_OUTPUTFIFO 2
* GAN_DATA_SIZE 1
+ GAN_DATA_SIZE 1
< GA_NXT_MAX 2
< gap 2
+ GAPSPCI_BBA_CONFIG 10
+ GAPSPCI_DMA_BASE 1
+ GAPSPCI_DMA_SIZE 2
+ gapspci_dma_used 3
+ GAPSPCI_REGS 9
* garbage 1
+ gart_aper_size 1
< gart_bus_addr 1
+ gart_bus_addr 1
+ GATE_ADDR 2
* gateway 3
| GAYLE_CFG_0V 1
| GAYLE_CFG_150NS 1
+ GAYLE_CONTROL 2
| GAYLE_CS_DA 1
| GAYLE_CS_WR 1
| GAYLE_IRQ_IDE 4
| GAYLE_IRQ_IRQ 2
* GAYLE_NEXT_PORT 1
< GAYLE_NUM_PROBE_HWIFS 1
< gb 1
* GB 1
< gbFlashSize 2
+ gbFlashSize 4
+ gbr_granted 1
< gbuffers 11
* gbuffers 9
* gbufsize 14
< gbufsize 4
== gc_current 1
== GC_HEAD 1
+ GC_MAX 1
+ GCMDR 3
| GC_N64_CLOCK 1
< GC_N64_LENGTH 1
| GC_N64_POWER_R 1
< GC_N64_REQUEST_LENGTH 1
| GC_NES_CLOCK 3
* GC_NES_DELAY 1
| GC_NES_POWER 3
| GC_PSX_CLOCK 4
* GC_PSX_DELAY 2
| GC_PSX_POWER 2
| GC_PSX_SELECT 2
+ GC_REFRESH_TIME 2
| gctrl 1
< gd 1
== gd 2
* G_DAC 1
+ gday 3
== gdb_mode_p 1
+ gdp 2
== GDT2_ID 1
== GDT3A_ID 1
== GDT3B_ID 1
== GDT3_ID 1
== gdtcmd 1
< GDT_ENTRY_TLS_ENTRIES 1
< GDT_ENTRY_TLS_MAX 5
+ GDT_ENTRY_TLS_MIN 1
< GDT_ENTRY_TLS_MIN 5
| GDTH_BASEP 3
== gdth_ctr_count 1
< gdth_ctr_count 6
== gdth_ctr_released 1
< gdth_ctr_vcount 1
== gdth_ctr_vcount 1
< GDTH_MAXCMDS 8
< GDTH_MAXSG 2
< GDTH_SCRATCH 1
* GDTH_SCRATCH 3
>> GDTH_VERSION 1
== GDT_IOCTL 1
== GDT_REALTIME 1
| gdtsema0 1
+ GDT_SIZE 1
| GE 1
< gear 1
| GE_CYC_TYPE_MASK 2
| GEDR 1
< gem_debug 1
< GEMINI_LEDS 1
+ GEMINI_MPIC_PCI_CFG 1
< GEM_MAX_MTU 1
< GEM_MIN_MTU 1
| gem_status 10
< GEMTEK_PCI_RANGE_HIGH 2
< GEMTEK_PCI_RANGE_LOW 2
+ gen 3
| GEN 6
< gen_bank1 2
+ GENCTL 20
+ GenCtrl 3
== gendisk_head 1
+ GENERAL 1
* Generate 1
* Generic 8
+ generic_io_base 1
== genhd_dasd_ioctl 1
< gen_number 1
== gen_number 1
== geo 1
* geom_cols 1
+ GEOM_COLS 3
== geom_cols 4
< GEOM_INPLEN 1
+ GEOM_INPLEN 2
+ GEOM_INPUT 1
< GEOM_INPUT 2
* geom_rows 1
+ GEOM_ROWS 2
== geom_rows 5
| GEP_LNP 2
== get 1
* get 15
* Get 22
| GET_BLOCK_CREATE 3
| GET_BLOCK_NO_HOLE 4
| GET_BLOCK_NO_ISEM 3
| GET_BLOCK_READ_DIRECT 3
< get_offset 2
== get_offset 2
< getp 1
== getp 2
== getprop_rval 1
* gets 2
* GET_TIMEOUT 6
| GET_VALUE_BY_CLASS 2
| GF1_TIMER2_IRQ 2
+ GF2K_REFRESH 2
* GF2K_TIMEOUT 1
+ gf 3
| gfp 2
== gfp 4
== GFP_ATOMIC 4
| GFP_ATOMIC 85
| __GFP_DMA 1
| GFP_DMA 130
| gfp_flags 1
| __GFP_FS 10
| __GFP_HIGH 1
| __GFP_HIGHIO 2
| __GFP_HIGHMEM 4
| __GFP_IO 2
* GFP_KERNEL); 1
| GFP_KERNEL 120
| GFP_KSWAPD 2
== gfp_mask 1
| gfp_mask 4
+ GFP_NOFS); 1
== gfp_nowait 3
+ gfporder 1
| GFP_USER 1
| __GFP_WAIT 15
< GFP_ZONEMASK 1
| GFP_ZONEMASK 8
< gfrcr 2
< gfxclk 1
* gfxclk 1
< GFX_INTR_A 2
+ GFX_INTR_A 2
+ GFX_INTR_B 2
+ GG2_PCI_CC_CTRL 2
+ GG2_PCI_DRAM_BANK0 2
+ GG2_PCI_DRAM_CTRL 2
* ghost 2
== gid 3
>> GIDLEN 1
< gidsetsize 12
| G_INT_DISABLE 2
| GIO_ALL_BITS_VALID 1
== GIO_ANY_ID 2
| GIO_GIO_SIZE_64 2
< GIO_NUM_SLOTS 3
| GIO_ROM_PRESENT 2
| GIRBIL_RXEN 1
| GIRBIL_TXEN 1
+ GIS 3
| gis 9
< GIUINT_IRQ_BASE 1
+ GIUINT_IRQ_BASE 6
< GIUINT_IRQ_LAST 2
< GIUINT_NR_IRQS 1
* give 6
* given 3
== GiveUpOnDevice 1
| GIVR_IT_MODEM 4
| GIVR_IT_RCV 4
| GIVR_IT_REXC 4
| GIVR_IT_TX 6
< gl518_initialized 1
== gl518sm_r00 1
== gl518sm_r80 1
+ GL518_SYSCTL_FAN1 1
+ GL518_SYSCTL_VDD 1
< gl520_initialized 1
== gl520sm 1
+ GL520_SYSCTL_FAN1 1
+ GL520_SYSCTL_TEMP1 1
+ GL520_SYSCTL_VDD 1
== gl523sm 1
+ GLINT_DRI_BUF_COUNT 1
< GLINT_DRI_BUF_COUNT 2
< GL_MAX_PACKET_LEN 2
* global 1
* Global 2
== global_command_error_excuse 1
== global_count 1
== global_irq_holder 9
< GLOBALM_LEN 2
== GLOBALM_LEN 2
| GLOBAL_MMR_SPACE 2
| GLOBAL_OPTION_B_CHANNEL_OPERATION 1
| GLOBAL_OPTION_INTERNAL_CONTROLLER 1
< global_phb_number 1
+ global_phb_number 1
* globals 1
* Globals 7
+ GLOBAL_SMI_REG 3
== global_sys_irq 1
&& glob_cfg_ext 2
+ GLOB_CTRL 7
| GLOB_CTRL_BMODE 2
| GLOB_CTRL_RESET 1
== globel 1
+ GLOB_MSIZE 2
+ GLOB_PSIZE 2
+ GLOB_RSIZE 6
| GLOB_STAT_BM 5
| GLOB_STAT_ER 1
+ GLOB_TSIZE 1
< g_loc_X 2
< g_loc_Y 2
< glyph 4
== gmac 1
* GMAC 1
== gmacs 1
< g_max_loc_X 2
< g_max_loc_Y 2
| GMC_DST_PITCH_OFFSET_DEFAULT 2
| gmch_ctrl 2
| GMC_RST_CLR 2
| GMC_RST_SET 2
| GMF_RX_F_FL_ON 2
+ GM_GCONF_RXDMA_LIMIT_SHIFT 1
+ GM_GCONF_TXDMA_LIMIT_SHIFT 1
| GM_GPCR_FC_RX_DIS 1
| GM_GPCR_FC_TX_DIS 1
| GM_GPCR_RX_ENA 4
| GM_IRQ_BUS_ERROR 2
| GM_IRQ_MIF 5
| GM_IRQ_RX_DONE 1
| GM_IRQ_TX_ALL 4
| GM_IS_RX_COMPL 1
| GM_IS_RX_CO_OV 2
| GM_IS_RX_FF_OR 1
| GM_IS_TX_COMPL 1
| GM_IS_TX_CO_OV 4
| GM_IS_TX_FF_UR 1
+ GM_MAC_MAX_FRAME_SIZE_ALIGN 2
| GM_MAC_TX_CONF_IGNORE_COLL 4
| GM_MAC_XIF_CONF_FULL_DPLX_LED 2
| GM_MAC_XIF_CONF_MII_INT_LOOP 2
< GM_MIB_CNT_SIZE 1
>> GM_MIF_CFGPR_SHIFT 1
+ GM_MIF_CFGPR_SHIFT 1
| GM_MIF_FRAME_DATA_MASK 2
+ GM_MIF_FRAME_OPCODE_SHIFT 2
>> GM_MIF_FRAME_PHY_ADDR_SHIFT 2
+ GM_MIF_FRAME_PHY_ADDR_SHIFT 2
>> GM_MIF_FRAME_REG_ADDR_SHIFT 2
+ GM_MIF_FRAME_REG_ADDR_SHIFT 2
+ GM_MIF_FRAME_START_SHIFT 2
+ GMODE 1
| GM_PAR_MIB_CLR 2
| GM_RESET_RX 12
| GMR_FS_ANY_ERR 2
| GMR_FS_BC 2
>> GMR_FS_LEN_SHIFT 1
+ GMR_FS_LEN_SHIFT 1
| GMR_FS_MC 2
| GMR_FS_RX_OK 2
+ GM_RX_BLANK_INTR_PACKETS_SHIFT 2
+ GM_RX_BLANK_INTR_TIME_SHIFT 2
+ GM_RX_CONF_CHK_START_SHIFT 1
>> GM_RX_CONF_DMA_THR_SHIFT 1
+ GM_RX_CONF_DMA_THR_SHIFT 1
>> GM_RX_CONF_FBYTE_OFF_SHIFT 1
+ GM_RX_CONF_FBYTE_OFF_SHIFT 1
| GM_RXCR_MCF_ENA 8
| GM_RXCR_UCF_ENA 2
< GM_RXF_UC_OK 2
| GM_SMI_CT_BUSY 4
| GM_SMOD_VLAN_ENA 1
| GMT_ST_CLR_IRQ 2
| GMT_ST_START 1
| GMT_ST_STOP 1
>> GM_TX_CONF_FIFO_THR_SHIFT 1
+ GM_TX_CONF_FIFO_THR_SHIFT 1
< GM_TXE_FIFO_UR 2
* go 2
* Go 2
== goal 2
+ goal 3
< goal 7
== goal_bh 1
< goal_cpu 1
* Goal-directed 1
+ goalp 4
== goal_sdev 2
* goes 1
* GOF_PER_SEC 4
== gone 1
>> GOOD 10
== GOOD 4
&& good_agpt 4
* good_diff 2
< goodness 2
* goodPackets 1
< good_sectors 5
== good_spot 1
== got 1
< got 15
* got 5
+ got 7
< got_bits 1
+ got_bits 1
< GOTO 565
== GOTO_PREVIOUS_ITEM 1
| gp 1
+ gp 1
== gp 3
| GPC_DIS_FC 1
| GPC_INT_POL_HI 1
| GPC_RST_CLR 2
| GPC_RST_SET 2
| GPE0_EN_BLOCK 2
< gpe0register_count 1
+ gpe0register_count 1
| GPE1_EN_BLOCK 2
< gpe1_register_count 1
+ gpe1_register_count 1
< gpe_length 2
== gpe_number 1
< GPFIRST 1
| GPINT_TST_FAILURE 1
| GP_IO_0 2
| GPIO_11_27_spurious 1
+ gpio 2
+ GPIO 2
| GP_IO_2 2
| gpio 9
| GPIO_CF1_BVD1 6
| GPIO_CF1_IRQ 2
| GPIO_CF1_NCD 2
| GPIO_CF2_BVD1 6
| GPIO_CF2_IRQ 4
| GPIO_CF2_NCD 2
| GPIO_CF_BVD1 4
| GPIO_CF_BVD2 10
| GPIO_CF_CD 6
| GPIO_CF_IRQ 4
| GPIO_CF_READY 2
+ GPIOCtrl 1
| GPIO_DATA 2
+ GPIO_DATA 4
+ GPIO_DATA_BASE 1
+ GPIO_DIRECTION 6
| GPIO_DONE 1
| GPIO_DSCLK 3
| GPIO_FALLING_EDGE 1
| GPIO_FAN 1
| GPIO_FREEBIRD_CF_BVD 6
| GPIO_GC_UART0_CTS 2
| GPIO_GC_UART0_RTS 1
| GPIO_GC_UART1_CTS 2
| GPIO_GC_UART1_RTS 1
| GPIO_GC_UART2_CTS 2
| GPIO_GPIO0 9
| GPIO_GPIO14 2
| GPIO_GPIO15 2
| GPIO_GPIO16 2
| GPIO_GPIO17 4
| GPIO_GPIO1 9
| GPIO_GPIO2 5
| GPIO_GPIO3 5
| GPIO_GREEN_LED 5
| GPIO_H3100_AUD_ON 1
| GPIO_H3100_AUD_PWR_ON 1
| GPIO_H3600_COM_CTS 5
| GPIO_H3600_COM_DCD 3
| GPIO_H3600_COM_RTS 1
| GPIO_H3600_L3_CLOCK 1
| GPIO_H3600_PCMCIA_CD0 1
| GPIO_H3600_PCMCIA_CD1 1
| GPIO_H3600_PCMCIA_IRQ0 1
| GPIO_H3600_PCMCIA_IRQ1 3
| GPIO_H3800_ASIC1_IR_ON_N 1
| GPIO_H3800_ASIC1_LCD_5V_ON 1
| GPIO_H3800_ASIC1_LCD_ON 1
| GPIO_H3800_ASIC1_RS232_ON 1
| GPIO_H3800_ASIC2_IN_X1_N 1
| GPIO_H3800_ASIC2_IN_Y1_N 1
| GPIO_H3800_ASIC2_PEN_IRQ 1
| GPIO_H3800_ASIC2_SD_DETECT 1
| GPIO_IOCLK 4
| GPIO_IOLOAD 1
| GPIO_IRDA_FIR 3
| GPIO_IRDA_POWER 3
< gpio_irq 2
+ gpio_irq_base 1
| GPIO_IRQ_rising_edge 2
| GPIO_LDD10 1
| GPIO_LDD11 1
| GPIO_LDD14 3
| GPIO_LDD15 3
| GPIO_LED_RED 1
| gpio_mask 2
+ GPIO_MASK 4
| GPIO_MBREQ 2
== GPIO_MINOR 1
< GPIO_MINOR_LAST 1
< GPIO_NPORTS 1
* GPIO_NPORTS 1
| GPIO_PCMCIA_CD 4
| GPIO_PCMCIA_IRQ 4
* gpio_pin 1
< gpio_pin 2
| GPIO_RED_LED 2
+ gpio_reg 1
| GPIO_RISING_EDGE 1
| gpio_set 1
| GPIO_SSP_SCLK 2
| GPIO_SSP_TXD 2
| GPIO_STORK_PCMCIA_A_CARD_DETECT 2
| GPIO_STORK_PCMCIA_A_RDY 2
| GPIO_STORK_PCMCIA_B_CARD_DETECT 4
| GPIO_STORK_PCMCIA_B_RDY 4
| GPIO_UART_RXD 8
| GPIO_WDTIMER 1
< GPLAST 1
| gplr 2
+ gpo 2
| GPO_PRIMARY_AC97 4
+ GPR 19
+ GPR_BASE 2
+ gpreg 2
+ gpr_len 4
+ GPTE_ENCODE 4
| GPTE_VALID 2
+ GPTimer 1
* Grab 1
== grab_irq 2
+ grace_period 1
| GRACKLE_NAP 1
| GRACKLE_PICR1_LOOPSNOOP 2
| GRACKLE_PICR1_STG 2
| GRACKLE_PM 1
< granule_addr 2
== GRAPH_DUP 3
== GRAPH_SUCCESS 57
== GRAPH_VERTEX_NONE 32
| GRC_LCLCTRL_AUTO_SEEPROM 1
| GRC_LCLCTRL_GPIO_OE1 8
| GRC_LCLCTRL_GPIO_OUTPUT1 2
| GRC_LCLCTRL_INT_ON_ATTN 1
== grc_misc_cfg 2
== GRC_MISC_CFG_BOARD_ID_5702FE 1
== GRC_MISC_CFG_BOARD_ID_5704CIOBE 1
+ GRC_MISC_CFG_PRESCALAR_SHIFT 1
| GRC_MODE_BSWAP_DATA 2
| GRC_MODE_HOST_STACKUP 2
| GREATER_1G 1
* greater 2
| GRE_CSUM 9
+ green 1
| green 35
>> green 47
* green 5
| GREEN_LED_OE 1
>> greenshift 2
+ greenshift 2
+ GREG_CFG 11
+ GREG_IMASK 2
| GREG_IMASK_RCNTEXP 2
+ GREG_MISC_OUTPUT_R 2
| GREG_PCIESTAT_BADACK 1
| GREG_PCIESTAT_DTRTO 1
| GREG_PCIESTAT_OTHER 2
+ gregs 10
| GREG_STAT_ABNORMAL 1
| GREG_STAT_EOPERR 1
| GREG_STAT_ERRORS 2
| GREG_STAT_MAC 1
| GREG_STAT_MAXPKTERR 1
| GREG_STAT_MIF 1
| GREG_STAT_MIFIRQ 5
| GREG_STAT_NORXD 1
| GREG_STAT_PCIERR 1
| GREG_STAT_PCS 1
| GREG_STAT_RFIFOVF 1
| GREG_STAT_RXDONE 1
| GREG_STAT_RXERR 1
| GREG_STAT_RXMAC 1
| GREG_STAT_RXNOBUF 1
| GREG_STAT_RXPERR 3
| GREG_STAT_RXTAGERR 1
| GREG_STAT_RXTERR 1
| GREG_STAT_RXTOHOST 2
| GREG_STAT_SLVPERR 2
| GREG_STAT_STSTERR 1
| GREG_STAT_TFIFO_UND 3
| GREG_STAT_TXALL 2
| GREG_STAT_TXEACK 1
| GREG_STAT_TXINTME 2
| GREG_STAT_TXLERR 3
| GREG_STAT_TXMAC 1
| GREG_STAT_TXNR 2
| GREG_STAT_TXPERR 1
| GREG_STAT_TXTERR 1
+ GREG_SWRESET 3
| GREG_SWRST_RXRST 2
>> grehlen 1
+ grehlen 3
| GRE_KEY 13
| GRE_ROUTING 8
| GRE_SEQ 4
>> grey 1
* grip 1
+ GRIP_LENGTH_GPP 1
== GRIP_LENGTH_GPP 2
< GRIP_LENGTH_GPP 3
< GRIP_MAX_BITS_XT 1
< GRIP_MAX_CHUNKS_XT 1
+ GRIP_REFRESH_TIME 2
| grmask 3
>> grn 1
== group 1
>> group 1
| group 2
* group 3
< group 4
+ group 4
| GROUPA 6
| GROUPB 8
< groups 4
>> group_start 3
>> GROUP_TEI 2
== GROUP_TEI 6
| grp1 1
| grp2 1
== grp 3
== grpCode 1
< grpCode 2
== GRPQUOTA 4
< grrr 1
== grt 1
== gs 1
| gs 1
* GS 2
+ gscd_buf 1
== gscdPresent 1
| GS_COL_STS 1
* gsc_writel 2
| gs_debug 1
| GS_DEBUG_TERMIOS 3
| GS_HCYC_STS 1
| GS_HST_STS 2
< gsi 1
+ gsi 1
== gsi_base 1
+ gsi_base 2
| GS_PRERR_STS 1
| GS_SMB_STS 4
+ GSTAR 3
| GS_TO_STS 1
| GSVR_ITMASK 8
== GSVR_IT_MDM 1
| GSVR_IT_MDM 2
== GSVR_IT_REXC 1
| GSVR_IT_REXC 2
== GSVR_IT_RGD 1
| GSVR_IT_RGD 2
== GSVR_IT_TX 1
| GSVR_IT_TX 2
< GT96100_DEBUG 3
* GT96100_ETH_IO_SIZE 1
>> gt_devid 1
| GT_INTRCAUSE_TARABORT0_BIT 4
>> GT_PCI0_CFGADDR_BUSNUM_SHF 2
+ GT_PCI0_CFGADDR_BUSNUM_SHF 7
+ GT_PCI0_CFGADDR_DEVNUM_SHF 1
>> GT_PCI0_CFGADDR_FUNCTNUM_SHF 2
+ GT_PCI0_CFGADDR_FUNCTNUM_SHF 7
+ GT_PCI0_CFGDATA_OFS 8
| GT_PCI0_CMD_MBYTESWAP_BIT 1
| GT_PCI0_CMD_SBYTESWAP_BIT 1
+ GT_PCI_IO_BASE 4
+ GT_PCI_IO_SIZE 1
+ GT_PCI_MEM_BASE 2
* GT_REG_WRITE 4
< gtt_entries 1
| guardbit 4
+ guess 1
| guest 2
| guestWAIT_CFG 1
== guilty_entry 1
== gus_audio_bits 5
+ gus_audio_channels 1
== gus_audio_channels 2
* gus_audio_channels 3
< gus_audio_channels 4
* gus_audio_speed 2
+ gus_audio_speed 2
* GUS_BANK_SIZE 8
>> gus_base 1
+ gus_base 9
* guScale 1
== GUS_DEV_WAVE 1
== gus_dma 1
< gus_dma 2
< gus_dma2 1
== gus_dma2 1
< gus_line_vol 1
>> gus_line_vol 1
< gus_mem_size 1
* gus_mem_size 1
+ gus_mem_size 1
== gus_mem_size 2
< gus_mic_vol 1
>> gus_mic_vol 1
== _GUS_NUMVOICES 1
== GUS_PATCH 3
< gus_pcm_volume 2
>> gus_pcm_volume 2
* gus_pcm_volume 4
== g_usSmapiPort 1
== _GUS_VOICE_POS 2
== _GUS_VOICESAMPLE 2
* GUS_VOLUME 2
< gus_wave_volume 2
>> gus_wave_volume 2
+ gv 3
| GVP11_DMAC_INT_PENDING 2
| GVP_SCSICLKMASK 2
* gvScale 1
== gw_addr 1
| GX00_XMISCCTRL_MFC_MAFC 2
| GX00_XMISCCTRL_MFC_PANELLINK 1
| h0 5
== h 11
>> h1 1
| h 11
+ h1 1
== h1 2
< h1 3
| h1 5
* h 19
* H 2
>> h2 1
< h2 2
== h2 2
+ h2 3
< H2999_SLOTS 4
+ H2_AES_PIO 1
+ H2_BUFFER_SIZE 1
| H2_BUFFER_SIZE 2
* H2_BUFFER_SIZE 3
+ H2_CTL_PIO 1
+ H2I_C1_CLKID_SHIFT 2
>> H2I_C2_L_ATT_SHIFT 1
+ H2I_C2_L_ATT_SHIFT 1
>> H2I_C2_R_ATT_SHIFT 1
+ H2I_C2_R_ATT_SHIFT 1
| H2_ISR_CODEC_RESET_N 2
| H2_REV_BOARD_M 2
| H2_REV_MAJOR_CHIP_M 2
| H2_REV_MINOR_CHIP_M 2
| H2_SUPPORTED_FORMATS 2
+ H2_SYN_PIO 1
+ H2_VOL_PIO 1
>> h3 1
>> h3800_asic2_gpio 1
>> h 53
< h 73
== H8_BYTE_LEVEL_ACK 3
== H8_CMD_ACK 2
| h8_debug 30
| H8_ENAB_EXT_PTR 1
| H8_ENAB_INT_PTR 1
| h8_event_mask 4
| H8_GET_EXT_STATUS 2
== H8_IDLE 1
== H8_INTR 1
| H8_MANAGE_BATTERY 1
| H8_MANAGE_LTHERM 3
| H8_MANAGE_UTHERM 1
== H8_NACK 1
| H8_OFULL 1
| H8_POWER_BUTTON 1
< H8_Q_ALLOC_AMOUNT 1
| H8_RD_CURR_TEMP 2
== h8_state 1
== H8_SUCCESS 2
== H8_SYNC_BYTE 1
+ h8_uthermal_window 2
+ h 90
< Ha 1
* Ha 1
+ ha 12
* ha 2
== ha 5
>> ha 5
| HACC 2
< hack 1
* Hack! 1
* hacking 1
| HACR_CA 2
| HACR_ROM_WEN 2
| HACR_TX_DMA_RESET 10
+ HA_CTRLREG 2
* had 1
+ ha_data 1
| HADDLDSEL0 4
| haddr 1
+ HADDR 17
+ HADES_CONFIG_BASE 1
+ HADES_CONFIG_SIZE 1
+ HADES_IO_BASE 1
+ HADES_IO_SIZE 1
+ HADES_MEM_BASE 1
< HADES_MEM_BASE 2
+ HADES_MEM_SIZE 3
+ HADES_VIRT_IO_SIZE 3
< half 3
== half 4
| HalfDCLK 50
+ half_dmasize 2
== HALF_DUPLEX 2
< halfsize 2
+ halfsize 2
| HALT_NIC 5
+ halves: 1
&& hamachi_debug) 1
< hamachi_debug 18
== hammer 1
* Hand 2
* handle. 1
* handle 10
>> handle 2
== handle 23
< handle 3
| handle 4
* Handle 4
== handled 3
| handler 1
* handler 1
* handler. 1
== handler 14
+ handler 14
>> handler 2
* handler, 2
== handler_type 5
< handle_unaligned_notify_count 1
* handling 1
| handshake 1
* hang 1
* hanging 1
< hanum 1
== hanum 1
* happen 1
* happen. 2
* happened. 1
* happened 2
* happens 1
* happens). 1
| happy_status 8
+ HA_RAUXSTAT 1
== HARD 1
* Hard 2
+ HARD 6
+ HA_RDATA 28
< hard_blksize 1
== hardblocksize 2
== hardcoded 1
< hard_dirty_limit 1
| HARDERRINT 1
+ hard_frame 1
< HARD_LIMIT 2
< hard_qbb 1
+ hard_qbb 2
< hard_reset_done 2
== hardsect 1
* hardsect 1
* hard_sector 1
+ hard_sectors 1
< hardsectsize 2
== hardsectsize 2
>> hardvolume 1
* Hardware 1
* hardware 3
| HARDWARE_ASN_MASK 1
== HARDWARE_FAILED 4
+ HARMONY_BUF_SIZE 1
* HARMONY_BUF_SIZE 7
+ HA_RSTATUS 34
* has 6
| HAS_ACPI 1
| HasBrokenTx 3
| HA_SBUSY 1
== has_cd_task 1
< has_dma 1
| HA_SDRQ 5
| HA_SERROR 2
| HAS_ETHERNET100 5
== hash 1
* hash 1
< hash 2
+ hash 2
>> Hash 2
| Hash 2
| hash2 1
| hash 3
== Hash 4
>> hash 8
== hashbin 1
* hashbin_delete() 2
* hashbin_remove() 3
< HASHBIN_SIZE 6
+ hash_bit 1
* HashBit 6
| HASH_BITS 1
>> HASH_BITS 2
* HASH_BITS 2
>> hash_bits 3
+ hash_bits 5
+ HASH_BITS 6
* HASH_BUFFER_SIZE 3
+ HASH_BUFFER_SIZE 4
+ HASH_BYTE0 4
== hash_code 1
| hashcode 4
>> hashcode 7
&& hash_count 1
>> hash_ctx 2
< Hash_end 1
< hash_end 2
>> hash_end 2
+ hashent 1
>> hashent 2
< hashexpire 1
== hash_head 4
< HASH_HOP_NUMBER 2
== hash_ino 1
< hash_ix 1
+ hash_ix 2
&& hash_lock 2
>> Hash_mask 1
| HASH_MASK 2
| hash_mask 5
>> hash_order 1
+ hash_order 2
* HASH_PAGES 1
>> hash_pos 2
| hash_reg 1
+ hash_reg 2
+ hash_shift 2
== Hash_size 1
< HASHSIZE 1
+ HASH_SIZE 1
< hash_size 2
+ hash_size 2
>> Hash_size 4
>> hash_start 2
+ HASH_TABLE_0 1
+ HashTable0 2
+ HashTable 1
+ HashTable1 2
== hash_table 2
* HASH_TABLE_LEN 1
>> HASH_TABLE_LEN 13
+ HashTbl 2
| hash_val 1
>> hash_val 17
* hash_val 2
>> hash_value 1
| hash_value 1
< HASH_WIDTH 1
| HAS_IBM_MISC 16
< has_led 1
| HAS_MEDIA_TABLE 16
| HasMII 1
| HAS_MII 21
| HAS_MISC_REG 16
| HA_SMORE 2
| HAS_NWAY 4
| HAS_PNICNWAY 2
| hasr 2
| HASR_82586_INTR 2
== ha->srb_alloc_cnt 1
| HASR_FIRM_FAILED 5
| HASR_FIRM_READY 11
| HAS_SCSI 6
| HAS_TOKENRING 1
== hatype 2
+ Hauppauge 1
* have. 2
* have 26
| have_allocated_mftbmp 1
< haveblocks 1
< have_data 1
== have_dir_base 1
+ have_eom 1
* haven't 1
&& have_of 1
< have_rrbs 16
+ have_rrbs 16
== have_seeprom 7
== have_strings 2
+ HA_WCODE 2
+ HA_WCODE2 2
+ HA_WCOMMAND 12
+ HA_WDMAADDR 23
+ HA_WIFC 2
| haxr2 2
>> hb 1
| hb 1
< hb1 1
< hb2 1
== hb 6
== hba 2
+ hba 8
== hba_chain 2
* hback 3
+ hba_count 1
< hba_count 3
&& (hba[ctlr]->board_id 1
< hba_map0_area_size 1
== hbap 2
+ HBA_PORT_SPACE_SIZE 2
== HBAptr 1
< HBA_TYPES 1
* hbe 1
| HBE 2
| hbe 6
< hblock 3
| hbs 1
* hbs 1
< HBS 2
| HBS 2
+ HBS 3
+ HBUFFERLEN 1
== H_Busy 2
+ HBW 6
+ hc 2
| HCB1_ENBL 4
| HCC_ACT_TERM2 2
== hcd 1
| HCD_MEMORY 1
| HCD_USB2 1
+ HC_ENABLE_PARITY 3
== HCF_ERR_NO_NIC 1
== HCF_FAILURE 1
| HCFG_AC3ENABLE_CDSPDIF 2
| HCFG_AUDIOENABLE 4
| HCFG_AUTOMUTE 2
| HCFG_LOCKTANKCACHE_MASK 16
+ HCF_NIC_TAL_CNT 1
== HCF_SUCCESS 17
+ HCF_TOT_TAL_CNT 2
== hci 1
+ HCI_ACL_HDR_SIZE 1
| HCI_CMSG_DIR 1
| HCI_CMSG_TSTAMP 1
+ HCI_COMMAND_HDR_SIZE 1
== HCI_DEV_UNREG 1
| HCI_DH1 2
| HCI_DH3 2
| HCI_DH5 2
< HCI_EVENT_HDR_SIZE 1
+ HCI_EVENT_HDR_SIZE 1
| HCI_LM_ACCEPT 3
| HCI_LM_MASTER 2
< HCI_MAX_BULK_RX 1
< HCI_MAX_FRAME_SIZE 1
< HCI_SFLT_MAX_OGF 1
< HCI_UART_MAX_PROTO 1
== hcl_handle 1
+ HCMD_ACCESS 1
+ HCMD_ACCESS_WRITE 1
+ HCMD_RECL 2
== HCMDR_ENTER_SDK_FLASH_MODE 1
+ HCMD_TX 2
+ HCNT 11
+ HCNTRL 1
| hcntrl 2
+ hcp 1
| hcr 2
+ HCR 25
| HCR_EN_DMA 4
+ hcrop1 2
>> hcrt 1
+ hcrt 1
| hcvalue 8
>> hcyl 2
* hd 1
+ hd 1
| hd 2
< hd 3
+ HD64461_IRQBASE 6
== HD64465_GPIO_RISING 1
| HD64465_IOMAP_HI_MASK 2
>> HD64465_IOMAP_HI_SHIFT 1
+ HD64465_IOMAP_HI_SHIFT 5
< HD64465_IOMAP_HI_THRESH 3
| HD64465_IOMAP_LO_MASK 2
>> HD64465_IOMAP_LO_SHIFT 1
+ HD64465_IOMAP_LO_SHIFT 5
< HD64465_IOMAP_LO_THRESH 3
+ HD64465_IRQ_BASE 5
< HD64465_IRQ_NUM 3
| HD64465_PCCCSCR_PBD 1
| HD64465_PCCCSCR_PBW 1
| HD64465_PCCCSCR_PCDC 1
| HD64465_PCCCSCR_PIREQ 1
| HD64465_PCCCSCR_PIREQ) 1
| HD64465_PCCCSCR_PRC 1
| HD64465_PCCCSCR_PSC 1
| HD64465_PCCISR_PBVD_MASK 1
| HD64465_PCCISR_PCD_MASK 2
| HD64465_PCCISR_PMWP 1
| HD64465_PCCISR_PREADY 1
| HD64465_PCCISR_PVS1 3
| HD64465_PCCISR_PVS2 1
* HD64465_PCC_WINDOW 2
== hd 8
* hdb_off 1
< hdc63463_dataleft 2
>> HDE 1
+ HDE 1
| HDE 2
< hdec 2
>> hdelay 1
| hdelay 1
* hde_off 2
| hd_error 8
| !hdev->close 1
+ hdind 2
== HDIO_GET_IDENTITY 2
< h_disp 1
>> h_disp 2
+ h_disp 6
>> HDisplay 2
| HDisplay 2
* hDisplaySize 1
< hDisplaySize 4
== hdl 5
+ hdlc 1
| HDLC_CMD_RRS 4
| HDLC_CMD_XRS 4
< HDLCDRV_MAXFLEN 1
+ HDLCDRV_MAXFLEN 3
| HDLCDRV_PARMASK_IOBASE 6
| HDLCDRV_PARMASK_IRQ 6
== HDLC_FCS_OK 1
== HDLC_FLAG_FOUND 2
== HDLC_FLAG_SEARCH 2
+ HDLC_FLAG_TXC_DPLL 2
== HDLC_FRAME_FOUND 6
| HDLC_INT_MASK 3
| HDLC_INT_RPR 5
| HDLC_INT_XDU 2
| HDLC_INT_XPR 2
>> HDLC_MAX_MRU 1
* HDLC_MAX_MRU 1
< HDLC_MAX_MTU 5
| HDLC_STAT_CRCVFRRAB 4
| HDLC_STAT_RDO 2
| HDLC_STAT_RME 4
| HDLC_STAT_RML_MASK 4
+ HDLC_STATUS 10
== HDLC_ZERO_SEARCH 6
| HDMAEN 2
+ hdr 12
| hdr 4
+ hdraddr 10
+ hdr_addr 6
< hdr_channel 3
< hdr_cnt 2
< hdrive 1
< hdrlen 1
* hdrlen 1
< hdr_len 2
== hdrlen 2
+ hdrlen 21
+ hdr_len 3
< hdrsize 1
< hdr_size 2
+ hdrsize 3
+ hdr_size 4
== hdr_type 1
| hdr_type 7
&& hd->tmState 1
| he 3
+ he 3
+ He 3
< he 4
== head 129
< head 19
&& HEAD 2
>> head 3
| head 4
+ head 96
+ headBcopyLen 10
< headBcopyLen 2
== headBcopySrcOffset 1
+ headBcopySrcOffset 3
| HEAD_CRC 6
+ headEnds 1
>> header 11
| header 13
== header 4
* header 4
+ header 7
+ header_len 1
+ HEADER_LEN 4
< header_length 1
+ headers 2
* headers 6
< header_segment 2
< HEADER_SEGMENT_BOUNDARY 2
< header_size 1
+ HEADER_SIZE 1
< HEADER_SIZE 3
| header_type 15
+ headPointer 2
< heads 1
== heads 1
| heads 1
* head.S...) 1
* HEADS 1
* heads 6
* head_shift 1
== heap 6
< heap_max 2
+ HEAP_SIZE 1
< HEAP_SIZE 2
< heap_use 2
< HEARTBEAT_2ND_RANGE_END 1
< HEARTBEAT_2ND_RANGE_START 2
< HEARTBEAT_LEN 1
+ heblank 1
== height 10
>> height 17
+ height 185
| height 2
* height 42
< height 50
* held. 1
< help 1
>> help 1
* Help 1
* helper 1
* Helper 1
>> HEMA_PAL_ID 1
| HEMA_PAL_ID 1
>> HEMA_VERSION_ID 1
* Hence, 2
| (hEnd, 2
>> Hend 2
>> here 1
* here, 1
| here 2
* here: 2
< here 3
* here. 3
* here 4
+ here 4
< HERMES_ALLOC_LEN_MAX) 1
< HERMES_ALLOC_LEN_MAX 4
< HERMES_ALLOC_LEN_MIN 4
< HERMES_BAP_BUSY_TIMEOUT 1
+ HERMES_BAP_BUSY_TIMEOUT 3
< HERMES_BAP_OFFSET_MAX 4
| HERMES_CMD_ACCESS 2
| HERMES_CMD_BUSY 10
| HERMES_CMD_RECL 2
| HERMES_CMD_TX 2
| HERMES_CMD_WRITE 2
| HERMES_EV_ALLOC 15
| HERMES_EV_CMD 16
| HERMES_EV_INFDROP 2
| HERMES_EV_INFO 2
| HERMES_EV_RX 2
| HERMES_EV_TICK 2
| HERMES_EV_TX 3
| HERMES_EV_TXEXC 2
| HERMES_EV_WTERR 2
| HERMES_OFFSET_BUSY 6
| HERMES_OFFSET_ERR 6
+ HERMES_RID_CNFDEFAULTKEY0 1
+ HERMES_RID_CNF_PRISM2_KEY0 1
| HERMES_RXSTAT_ERR 7
| HERMES_RXSTAT_MSGTYPE 8
== HERMES_RXSTAT_UNDECRYPTABLE) 1
| HERMES_RXSTAT_UNDECRYPTABLE 1
| HERMES_STATUS_RESULT 3
| HERMES_TXCTRL_TX_EX 1
| HERMES_TXCTRL_TX_OK 1
< hertz 1
+ hertz 2
* hertz 25
+ hesync 1
+ hexchars 2
+ HEXCHARS_IN_THREAD_ID 3
== hex_digit 1
< HEX_DIGITS 10
+ HEX_DIGITS 18
* hextoasc 2
< hex_val_0 1
>> hex_val_0 1
< hex_val_1 1
< hexValue 6
* hf 1
| HF 2
| HF_ACT_PM 8
| HFCB_F1 2
| HFCB_F1_INC 2
| HFCB_F2 2
| HFCB_F2_INC 1
| HFCB_FIFO 16
| HFCB_FIFO_IN 1
| HFCB_FIFO_OUT 3
| HFCB_Z1 6
| HFCB_Z2 1
| HFCB_Z_HIGH 1
| HFCB_Z_LOW 1
| HFC_CIP 22
| HFC_CLTIMER 1
| HFC_CTMT 1
| HFCD_ACTIVATE 2
| HFCD_AUTO_TIMER 1
| HFCD_BUSY_NBUSY 2
== HFCD_DATA_NODEB 2
| HFCD_DO_ACTION 2
| HFCD_F1 2
| HFCD_F1_INC 2
| HFCD_F2 3
| HFCD_F2_INC 1
| HFCD_FIFO 13
| HFCD_FIFO_IN 1
| HFCD_FIFO_OUT 1
| HFCD_INTS_B1TRANS 1
| HFCD_INTS_B2TRANS 1
| HFCD_LOAD_STATE 2
| HFCD_REC 1
| HFCD_SEND 1
| HFCD_TIM25 1
| HFCD_Z1 4
| HFCD_Z2 1
| HFC_F1 4
| HFC_F1_INC 1
| HFC_F2 5
| HFC_F2_INC 5
| HFC_FIFO_IN 1
| HFC_FIFO_OUT 4
| HFCPCI_ACTIVATE 1
| HFCPCI_AUTO_TIMER 1
< HFCPCI_BTRANS_THRESHOLD 1
* HFCPCI_BTRANS_THRESHOLD 1
+ HFCPCI_BTRANS_THRESMASK 1
| HFCPCI_DO_ACTION 2
+ HFCPCI_INTS_B1REC 4
+ HFCPCI_INTS_B2REC 6
| HFCPCI_INTS_DREC 1
| HFCPCI_INTS_DTRANS 1
| HFCPCI_LOAD_STATE 5
| HFCPCI_NT_G2_G3 1
| HFCPCI_TIM3_125 1
| HFC_REC 8
| HFC_SEND 1
| HFCSX_ACTIVATE 2
| HFCSX_AUTO_TIMER 1
+ HFCSX_BTRANS_THRESMASK 1
| HFCSX_DO_ACTION 3
+ HFCSX_INTS_B1REC 4
+ HFCSX_INTS_B2REC 6
| HFCSX_INTS_DREC 1
| HFCSX_INTS_DTRANS 1
| HFCSX_LOAD_STATE 5
| HFCSX_NT_G2_G3 1
| HFCSX_TIM3_125 1
| HFC_Z1 5
| HFC_Z2 4
| HF_DATA_IN 6
| HF_DP_SAVED 4
| HF_ENABLE 2
| HF_IN_PM0 2
| HF_IN_PM1 6
| HFLAG_PCI 6
| HFLAG_POLL 4
== hflags0 2
| h_flags 1
== hflags 2
| hflags 8
+ hfp 1
| hfr 6
* hfreq 4
+ hfront 10
* hfront 7
| HFS_BFIND_EXACT 3
| HFS_BFIND_LOCK 1
* HFS_BM_BPB 9
< HFS_BM_MAXBLOCKS 1
| HFS_BPATH_FIRST 2
| HFS_BPATH_MASK 3
< HFS_CACHELEN 1
== HFS_CAP 1
| HFS_CAP_CDATE 1
== HFS_CAP_DATA 3
== HFS_CAP_FDIR 1
== HFS_CAP_FNDR 1
| HFS_CAP_MDATE 1
== HFS_CAP_NDIR 7
== HFS_CAP_RDIR 5
== HFS_CDR_DIR 5
== HFS_CDR_FIL 1
== HFS_DBL_HDR 1
| HFS_DIRTY 2
| HF_SENSE 1
| HFS_FIL_LOCK 1
| HFS_FIL_USED 1
== HFS_FK_DATA 2
+ HFS_FORK_MAX 1
< HFS_FORK_MAX 6
== HFS_HDR 1
< HFS_HDR_MAX 1
* HFS_HDR_MAX 1
| HFS_LOCK 2
| HFS_LOCK_MASK 1
== HFS_LOCK_READ 1
== HFS_LOCK_RESRV 2
+ HFS_MDB_BLK 1
+ HFS_NAMELEN 1
+ HFS_NAMEMAX 2
== HFS_NAT_HDIR 9
== HFS_NAT_HDR 1
== HFS_NAT_NDIR 4
== HFS_NOT_STICKY 1
+ HFS_PMAP_BLK 1
== HFS_SECTOR_SIZE 1
>> HFS_SECTOR_SIZE 2
* HFS_SECTOR_SIZE 5
+ HFS_SECTOR_SIZE 6
>> HFS_SECTOR_SIZE_BITS 1
+ HFS_SECTOR_SIZE_BITS 5
== HGA_GFX 1
== hga_mode 2
| HGA_MODE_BLINK_EN 2
| HGA_MODE_GRAPHICS 4
== HGA_TXT 1
+ hga_vram_base 1
+ hhead_base 1
+ HHEAD_CONFIG 2
+ HHEAD_SEC_INTR 1
+ hh_len 4
| Hi) 1
< hi 11
| hi 12
| hi1 2
>> hi 18
| Hi 2
>> hi2 1
== hi 22
== hi2 2
| hi2 4
+ hi 9
| HIBERR 1
< hicap 2
| hi_cnt 1
| HICOMX_BOARD_RESET 4
+ HICOMX_DEFAULT_MEMADDR 1
| HICOMX_DISABLE_ALL 1
| HICOMX_ENABLE_BOARD_MEM 4
+ HICOMX_MEMORY_SIZE 1
| HICR_CHGM 16
| HICR_IEV 4
* hid1 3
| HID_CLAIMED_HIDDEV 2
== HID_COLLECTION_APPLICATION 1
< HID_CONTROL_FIFO_SIZE 1
+ HID_CONTROL_FIFO_SIZE 3
+ HIDDEV_BUFFER_SIZE 2
+ HIDDEV_MINOR_BASE 1
== HIDDEV_MINORS 1
< HIDDEV_MINORS 2
< hi_devno 1
== HID_FEATURE_REPORT 1
== HID_INPUT_REPORT 1
< HID_MAX_DESCRIPTOR_SIZE 1
< HID_OUTPUT_REPORT 1
| HID_QUIRK_IGNORE 1
< HID_REPORT_TYPES 3
+ HID_STRING_SIZE 1
| HID_UP_DIGITIZER 3
+ HID_UP_KEYBOARD 1
| hi_font_mask 2
== hi_font_mask 3
| HIFR_ANY_INTR 2
| HIFR_DATA_OUT 1
| HIFR_FIRM_REQ 1
| HIFR_HACC 5
| HIFR_SOFT_INT 1
| high 1
+ high_16 8
| high_16 9
== high 2
>> high 23
* high 3
+ high 3
< high 34
< high_addr 2
== high_addr_bits 1
>> high_addr_bits 1
< high_apu 1
+ high_bits_offset 1
+ HIGH_BITS_OFFSET 1
>> highByte 1
| HIGH_BYTE_TERM 1
| HIGH_BYTE_TERM_ENA 1
| high_crc_set 1
* highcyl 3
< highend_pfn 1
* highend_pfn 1
+ highend_pfn 3
< highest 1
+ highest 3
* highest_cpu 1
== highest_ignored 1
< highest_ignored 6
< highest_paddr 2
+ highest_subchannel 1
< highest_subchannel 29
< HIGHEST_VALID_DLCI 3
| highFree 1
>> highFree 2
< highFree 4
< highM 1
+ highmem_mapnr 1
== high_memory 1
+ high_memory 1
< high_memory 10
+ HIGH_MEMORY 2
< highmem_pages 1
+ highmem_pages 4
< highmem_start_page 2
| HIGHORDER 3
>> HIGHORDER 5
< highP 1
< high_pfn 1
+ high_pfn 1
* highstart_pfn 1
< highstart_pfn 3
+ highstart_pfn 3
>> highwater 2
== hi_irq 1
+ hi_irq 1
| HIL_CMDCT_POL 2
+ HIL_CMD_POL 1
| HIL_CTRL_IPF 2
+ HIL_DATA 8
| HIL_ERR_FOF; 1
>> HIL_ERR_INT 3
| HIL_ERR_INT 3
| HIL_ERR_LERR 1
| HIL_ERR_PERR 1
| HIL_IDD_DID_ABS_TABLET_MASK 2
| HIL_IDD_DID_ABS_TSCREEN_MASK 2
| HIL_IDD_DID_REL_MOUSE_MASK 2
| HIL_IDD_DID_TYPE_MASK 7
+ HIL_KBD_MAX_LENGTH 2
< HIL_KBD_MAX_LENGTH 3
+ HIL_KBD_SET1_SHIFT 1
| HIL_KBD_SET1_UPBIT 1
+ HIL_KBD_SET2_SHIFT 1
| HIL_KBD_SET2_UPBIT 1
+ HIL_KBD_SET3_SHIFT 1
| HIL_KBD_SET3_UPBIT 1
< HIL_MLC_DEVMEM 7
| HIL_PKT_ADDR_MASK 6
>> HIL_PKT_CMD 11
| HIL_PKT_CMD 18
| HIL_PKT_DATA_MASK 2
+ HIL_PTR_MAX_LENGTH 2
< HIL_PTR_MAX_LENGTH 3
| HILSEN_BREAK 1
| HILSEN_DOWN 2
== HILSEN_DOZE 1
== HILSEN_FOLLOW 1
| HILSEN_MASK 3
| HILSEN_SCHED 1
| HILSEN_UP 1
* HIMT_PLAY_DONE 1
* HIMT_RECORD_DONE 1
| HI_NIBBLE 2
== hint 1
+ hint 2
< hint 3
< HI_OBP_ADDRESS 4
+ HIPOWER 2
+ HiPOWERen 1
+ HiPOWERep 1
+ HiPOWERon 1
+ HIPOWERon 1
+ HiPOWERop 1
+ HIPOWERop 1
* his 6
+ HISAX_MAX_CARDS 1
< HISAX_MAX_CARDS 18
* HISAX_STATUS_BUFSIZE 1
< HISAX_STATUS_BUFSIZE 3
< hiscore 2
== hisize 1
>> hisize 1
| hi_speed 2
| HISR_DMA0 1
| HISR_DMA1 3
| HISR_MIDI 1
| HISR_VC0 2
| HISR_VC1 2
< hist 2
| hi_state 2
| hi_status 1
* History 1
* HISTORY 1
< history_index 2
== HISTORY_SIZE 2
< HISTORY_SIZE 5
* Hit 1
* Hit_Writeback_Invalidate_D 1
+ HiTxRingAddr 1
== hival 1
< hival 7
== hl 3
+ hl 4
| hlen 1
+ hlen 16
>> hlen 2
< hlen 4
+ hlength 2
== hl_handle 4
< hlimit 3
>> hlt 1
< hlt 2
< hmax 4
< hmin 4
* Hmm. 1
* Hmm... 1
* Hmmm... 1
* hms 12
< hmuch 1
== hmuch 1
+ hmuch 1
+ hname_len 1
< hname_len 2
| HNib 1
+ HNib 2
== H_Not_Found 1
+ hoffset 2
* hold 1
+ hold 1
== hold 2
| hold_address 3
&& hold_bus_node 1
* holding 1
+ holeEnd 1
+ holeend 2
+ holeFirstChunk 1
== hole_page 1
+ holeSizeChunks 2
| holeStart 1
+ holeStart 1
+ hook 10
< hook 3
| HOOKN_BIT 2
== hooknum 25
>> hop_dwell 1
| hop_dwell 1
* hop_dwell 3
* Hopefully 1
< hops 2
+ hops 4
>> HorDcm 1
< HorDcm 6
+ horiz_correction 4
* horizontal 1
| HORZ_FP_LOOP_STRETCH 2
| HORZ_STRETCH_ENABLE 2
* hose 3
== hose 7
* Hosgood 1
* host 1
== Host1 1
+ Host1 1
| HOST_15BPP 1
< Host 2
== Host2 1
< host 3
== Host 3
== host 31
| HOST_32BPP 1
+ host 6
| HOST_8BPP 2
== HostAdapter 8
+ HOST_ADAPTER_STATUS_REG 1
+ HOST_ADDRESS_REG 14
== host_bridge_rev 2
| HOSTCC_MODE_NOW 2
+ HOSTCC_STATS_BLK_HOST_ADDR 2
+ HOSTCC_STATUS_BLK_HOST_ADDR 2
+ HOST_CMD 11
+ HOST_COMMAND_REG 1
>> hostconf 2
+ HOST_CONTROL_REG 1
== host_count 1
| hostctrl 1
+ HOST_CTRL 6
| HOST_CTRL_ATTN 1
| HOST_CTRL_RESET 1
>> HOSTDATA 1
| HOSTDATA 1
== host_data 2
== hostdata 2
+ HOSTDATA_DMALEN 1
>> hostdata_order 1
+ hostdata_order 2
+ HOST_DATA_OUT_REG 2
+ hostdata->pScript); 1
== HOST_DEV 1
&& hosterr 1
>> hosterr 3
| HOSTERRINT 1
| HostError 5
+ HOST_FLAGS_REG 1
| HOST_GET 1
+ host_id 1
| host_id 2
== hostId 2
== HOST_ID 3
< host_index 6
| host_int 1
+ HOST_INT_CTRL 2
+ HOST_INTERRUPT_FLAG_REG 1
+ HOST_INTERRUPT_MASK_REG 1
< host_len 1
< host_name_len 1
== host_name_len 1
+ host_no 2
== hostno 3
== HOSTNO 3
| HostOwned 1
+ host_page_addr 1
| HOST_PORT 6
| HOSTPROG_ERR 1
== host_rd 3
== HOST_RESET 1
| HostReset 2
| HOST_RESET 2
< hosts 2
* host's 2
* host_scribble 2
+ HostStat 7
== host_status 1
>> HostStatus 1
>> host_status 5
+ HOST_STATUS 8
| HOST_STATUS_INT 1
== hosts_used 4
* HOST_SZ 2
>> HOST_TID 58
+ HOST_TQINPOS 2
== host_wr 3
| HOST_WRT 2
&& hotplug_slot 6
| hour 11
== hour 12
* hour 2
+ hour 2
< hour 6
| H_OVER_UNDER_RUN 1
+ how 1
| how 2
== how 7
* However, 1
< how_long 1
* how_long 1
+ how_long 1
* howlong 2
< howmany 1
== hp 1
* hp100 1
| HP100_ADV_NXT_PKT 2
| HP100_AUI_SEL 1
| HP100_AUI_ST 1
| HP100_BM_BURST_WR 2
| HP100_BM_READ 16
| HP100_BM_WRITE 2
== HP100_BUS_ISA 1
== HP100_BUS_PCI 3
== HP100_CHIPID_LASSEN 3
== HP100_CHIPID_RAINIER 1
== HP100_CHIPID_SHASTA 1
< HP100_DEVICES 3
< HP100_EISA_IDS_SIZE 4
| HP100_HUB_MACVER 2
| HP100_HW_RST 2
| HP100_INT_EN 2
| HP100_IO_EN 4
== HP100_LAN_ERR 2
| HP100_LINK_BEAT_ST 1
| HP100_LINK_CABLE_ST 5
| HP100_LINK_UP_ST 3
| HP100_LOAD_ADDR 2
| HP100_LOW_TH 1
| HP100_MALLOW_ACCDENIED 1
| HP100_MALLOW_CONFIGURE 1
| HP100_MALLOW_DUPADDR 1
| HP100_MALLOW_FRAMEFMT 2
| HP100_MEM_EN 2
< HP100_MIN_PACKET_SIZE 1
| HP100_MISC_ERROR 1
| HP100_MMAP_DIS 2
>> HP100_MULTI_ADDR_HASH 2
>> HP100_MULTI_ADDR_NO_HASH 2
< HP100_PCI_IDS_SIZE 1
| HP100_PKT_LEN_MASK 5
== hp100_port 1
+ HP100_REG_DATA32 4
| HP100_RESET_HB 6
| HP100_RESET_LB 14
| HP100_RX_ERROR 4
| HP100_RX_HDR 4
| HP100_RX_IDLE 10
| HP100_RX_PACKET 1
| HP100_RX_PDA_ZERO 2
| HP100_RX_PDL_FILL_COMPL 3
| HP100_SET_HB 6
| HP100_SET_LB 22
| HP100_TX_CMD 2
* HP 2
+ hp300_phys_ram_base 1
+ hpa 26
+ hp_addstat 20
+ hp_aramBase 5
+ hp_arb_id 6
+ hp_autostart_0 8
+ hp_autostart_1 36
+ hp_autostart_3 30
+ hp_base 2
+ hp_bm_ctrl 34
+ hpc3_base 4
+ HPC3_CHIP0_PBASE 2
+ HPC3_CHIP1_PBASE 2
| HPC3_ERXRST_CLRIRQ 2
| HPC3_ETXCTRL_ACTIVE 2
+ HPC3_MREGS_PBASE 2
| HPC3_PDMACTRL_LD 1
| HPC3_PDMACTRL_RCV 1
| HPC3_PDMACTRL_RT 2
| HPC3_SCTRL_DIR 2
| HPC3_WRITE1_KMRESET 2
| HPC3_WRITE1_LC1OFF 2
| HPC3_WRITE2_NTHRESH 2
== HPC_BUS_100PCIXMODE 2
== HPC_BUS_133PCIXMODE 2
== HPC_BUS_33CONVMODE 2
== HPC_BUS_66CONVMODE 2
== HPC_BUS_66PCIXMODE 2
| HPCDMA_BCNT 2
| HPCDMA_EOX 3
| HPCDMA_EOXP 2
| HPCDMA_ETXD 4
| HPCDMA_XIE 6
== HPC_ERROR 2
+ hp_clkctrl_0 25
+ HP_CONFIGURE 6
+ HPC_PCI_OFFSET 2
== HPC_SLOT_EMPTY 1
+ HP_CVR 2
| HP_DATAON 6
+ HP_DATAPORT 7
+ hp_device_id_0 4
+ hp_device_id_1 4
+ hp_dual_addr_lo 8
+ hp_ee_ctrl 97
| HPEE_DMA_CHANNEL_MASK 1
< HPEE_DMA_MAX_ENT 1
| HPEE_DMA_MORE 2
| HPEE_FUNCTION_INFO_CFG_FREE_FORM 1
| HPEE_FUNCTION_INFO_F_DISABLED 1
| HPEE_FUNCTION_INFO_HAVE_DMA 1
| HPEE_FUNCTION_INFO_HAVE_IRQ 1
| HPEE_FUNCTION_INFO_HAVE_MEMORY 1
| HPEE_FUNCTION_INFO_HAVE_PORT 1
| HPEE_FUNCTION_INFO_HAVE_PORT_INIT 1
| HPEE_FUNCTION_INFO_HAVE_TYPE 1
| HPEE_IRQ_CHANNEL_MASK 5
< HPEE_IRQ_MAX_ENT 1
| HPEE_IRQ_MORE 2
| HPEE_IRQ_TRIG_LEVEL 1
< HPEE_MAX_LENGTH 2
< HPEE_MEMORY_MAX_ENT 1
| HPEE_MEMORY_MORE 2
| HPEE_PORT_INIT_MASK 4
< HPEE_PORT_INIT_MAX_LEN 1
| HPEE_PORT_INIT_MORE 2
| HPEE_PORT_INIT_WIDTH_MASK 1
< HPEE_PORT_MAX_ENT 1
| HPEE_PORT_MORE 2
| HPEE_PORT_SIZE_MASK 2
+ hperiod 2
| HPET_CFG_ENABLE 1
| HPET_CFG_LEGACY 1
+ HPET_COUNTER 1
| HPET_ID_LEGSUP 2
| HPET_ID_NUMBER 2
| HPET_ID_VENDOR 2
< hpet_period 2
* hpet_period 2
+ hpet_start 4
| HPET_T0_PERIODIC 2
+ hp_ext_status 34
+ hp_fifo_cnt 4
+ hp_fifodata_0 9
+ hp_fiforead 14
+ hp_fifowrite 9
+ hp_gp_reg_0 1
+ hp_gp_reg_1 6
+ hp_gp_reg_3 2
+ hp_host_addr_hi 4
+ hp_host_addr_hmi 4
+ hp_host_addr_lmi 4
+ hp_host_addr_lo 4
+ hp_host_blk_cnt 4
* HPHW_BCPORT, 1
== HPHW_BCPORT 2
== HPHW_IOA 2
| hpic 2
+ HP_ID 2
| hp_int 6
+ hp_intena 10
+ hp_int_mask 10
+ hp_intstat 214
+ hp_int_status 15
+ HP_ISR 1
+ HPLANCE_MEMOFF 2
+ HPLANCE_NVRAMOFF 4
+ HPLANCE_REGOFF 2
< HPNA_mode 1
< HPNA_NoiseFloor 1
+ HPNA_NoiseFloor 2
< HPNA_rx_cmd 1
== HPNA_rx_cmd 1
< HPNA_tx_cmd 1
== HPNA_tx_cmd 1
+ hp_offsetctr 3
+ hp_page_ctrl 75
+ HP_PAGING 14
+ hp_pci_cmd_cfg 4
+ hp_pci_stat_cfg 5
+ HPP_IN_ADDR 6
+ HPP_OPTION 24
+ hp_portctrl_0 70
+ hp_portctrl_1 6
+ HPP_OUT_ADDR 2
+ hp_prgmcnt_0 2
+ hpreg_base 5
+ hp_rev_num 2
| HP_RUN 2
+ HP_RXL); 1
== hpsb_iso 2
+ hp_scsictrl_0 19
+ hp_scsidata_0 35
+ hp_scsidata_1 2
+ hp_scsireset 12
| HPSCSI_RESET 2
+ hp_scsisig 125
| HP_SDC_ACT_CALLBACK 2
| HP_SDC_ACT_DATAIN 7
| HP_SDC_ACT_DATAOUT 8
| HP_SDC_ACT_DATAREG 4
| HP_SDC_ACT_DEALLOC 2
| HP_SDC_ACT_DURING 8
| HP_SDC_ACT_POSTCMD 10
| HP_SDC_ACT_PRECMD 8
| HP_SDC_ACT_SEMAPHORE 3
| HP_SDC_HIL_ISERR 1
| HP_SDC_HIL_R1MASK 2
| HP_SDC_IM_MASK 2
| HP_SDC_NMISTATUS_FHS 1
< HP_SDC_QUEUE_LEN 5
| HP_SDC_STATUS_IBF 2
| HP_SDC_STATUS_IRQMASK 3
+ hp_select_id 10
+ hp_selfid_0 8
+ hp_selfid_1 8
+ hp_seltimeout 28
+ hp_semaphore 21
+ hp_sg_addr 6
+ HPSIR_MAX_RXLEN 1
+ hp_slot 26
< hp_slot 3
>> hp_slot 6
+ hp_stack_addr 4
+ hp_stack_data 4
+ HP_START_PG 4
+ HP_STOP_PG 2
+ hp_sub_device_id_0 2
== HP_SUBSYS_ID 4
+ hp_synctarg_0 5
+ hp_synctarg_10 2
+ hp_synctarg_11 2
+ hp_synctarg_1 2
+ hp_synctarg_12 2
+ hp_synctarg_13 2
+ hp_synctarg_14 2
+ hp_synctarg_15 2
+ hp_synctarg_2 2
+ hp_synctarg_3 2
+ hp_synctarg_4 2
+ hp_synctarg_5 2
+ hp_synctarg_6 2
+ hp_synctarg_7 2
+ hp_synctarg_8 2
+ hp_synctarg_9 2
+ hp_synctarg_base 2
+ hp_sys_ctrl 16
+ hpte1 3
== H_PTEG_Full 2
+ hpte_group 2
== HPTES_PER_GROUP 3
< HPTES_PER_GROUP 7
+ hptFirstChunk 1
< hptFirstChunk 2
< hptLastChunk 2
* hptSizeChunks 1
+ hptSizeChunks 1
+ HP_TXH 2
+ HP_TXL 2
+ HP_TXM 2
+ hp_user_defined_D 2
| HPUX_GATEWAY_ADDR 1
+ HPUX_UTSLEN 5
+ hp_vendor_id_0 2
+ hp_vendor_id_1 4
+ hp_xfer_cmd 4
+ hp_xfercnt_0 6
+ hp_xfer_cnt_hi 4
+ hp_xfer_cnt_lo 4
+ hp_xfer_cnt_mi 4
+ hp_xfer_pad 25
+ hp_xferstat 33
| HP_ZX1_PDIR_VALID_BIT 1
< hr 4
* hrate 1
+ hrec 2
== hreg 4
+ HREG_DATA_0 4
| HREG_EV_ALLOC 1
| HREG_EV_INFO 2
| HREG_EV_INFO_DROP 1
| HREG_EV_RES 1
| HREG_EV_RX 5
| HREG_EV_TICK 1
| HREG_EV_TX 1
| HREG_EV_TX_EXC 1
+ HREG_OFFSET_0 3
| HREG_OFFSET_ERR 6
+ hres 1
+ HRS 1
< hrs 10
* hrs 2
== HRST 3
| HRW_BAY_FLOPPY_ENABLE 1
| HRW_BMAC_RESET 2
| HRW_SWIM_ENABLE 1
< HRZ_MAX_VPI 1
== hs 1
* hs 1
+ hs 10
< hs 2
| hs 2
>> hscale 1
| hscale 1
+ HSCB_ADDR 6
== hscb_index 2
== hscb_map 1
| hscb_physaddr 2
>> hscb_physaddr 6
| HSCR2_RcDataL 1
| HSCR2_TrDataH 1
< hscroll 2
| HSCSIID 2
== hscx 1
+ hscx 1
* hscx 8
| HSCX_ADM8 2
* HSCX_BUFMAX 1
+ HSCX_BUFMAX 3
* HSCX_CH_DIFF 4
| HSCX_CRC 4
| HSCX_CSC 1
| HSCX_EXA 2
| HSCX_EXB 1
| HSCX_ICA 2
+ HSCX_ISTA 21
+ HSCX_MASK 16
+ HSCX_MTU 1
| HSCX_ODS 2
+ HSCX_PCI_ADDR 1
+ HSCX_PCI_DATA 1
| HSCX_RAB 1
| HSCX_RC 1
| HSCX_RDO 3
| HSCX_RFO 3
| HSCX_RHR 2
| HSCX_RME 2
| HSCX_RPF 6
| HSCX_TIN 2
| HSCX_VFR 2
+ HSCX_VSTR) 1
| HSCX_XDU 1
| HSCX_XME 2
| HSCX_XPR 2
* hse 1
| HSE 1
* hsg 11
* HSG80 1
== hsgp 1
| HS_INVALMASK 1
+ hsize 1
* hsize 4
< hslen 1
+ hslen 3
< hslot 2
< HS_MAX_SOCKETS 4
< HS_NUM_MAPPED_IRQS 2
+ HSPEC_SWIZ_BASE 1
* hss 1
| HSS 2
+ HSS 2
| HSSR0_EIF 3
| HSSR0_FRE 2
| HSSR0_RAB 3
| HSSR0_TUR 3
| HSSR1_CRE 1
| HSSR1_EOF 2
| HSSR1_ROR 3
| HSSR1_TBY 1
+ hssync 1
>> Hstart 2
+ Hstart 2
== HS_TIMEOUT 3
| hsts 1
== H_Success 13
< HSW 1
+ HSW 4
+ hsync 2
* h_sync 3
* hsync 7
>> h_sync_dly 1
* hsync_len 1
>> h_sync_pol 3
| hsync_start 1
+ hSyncStart 3
< h_sync_strt 1
>> h_sync_strt 1
| h_sync_strt 2
+ h_sync_strt 5
< hsync_wid 1
== h_sync_wid 1
== hsync_wid 1
>> hsync_wid 1
* h_sync_wid 1
+ h_sync_wid 1
< h_sync_wid 2
>> h_sync_wid 3
>> ht 1
* ht 1
| HT 2
* HT 3
== ht 4
| ht 4
+ ht 6
+ HT 6
>> htab_size_bytes 1
== HTB_CAN_SEND 1
== HTB_CANT_SEND 1
== HTB_DIRECT 2
< HTB_HSIZE 4
* HTB_HSIZE 4
>> HTB_VER 1
>> HT_CONFIG_DEFAULT 1
== ht_down 1
| hteRD 1
| hteValid 1
| HTH 15
| htid 1
< htmp 1
| htons(IP_MF|IP_OFFSET))); 1
< h_total 1
< htotal 1
>> h_total 1
< hTotal 1
| hTotal 1
* hTotal 1
+ hTotal 1
< Htotal 1
>> Htotal 1
* htotal 3
>> HT_PREFETCH_MODE 1
>> HT_SECONDARY_IF 1
&& htw 1
== htype 2
| htype 2
| hubchange 2
| HUB_CHANGE_LOCAL_POWER 1
| HUB_CHANGE_OVERCURRENT 1
== hub_cnode 1
< HUB_DEBOUNCE_TIMEOUT 1
< HUB_ERR_THRESH 1
| hubii_imem 3
+ hubinfo 1
== hub_nasid 2
+ HUB_NUM_BIG_WINDOW 1
< HUB_NUM_BIG_WINDOW 2
| HUB_PIO_CONVEYOR 1
== HUB_PIO_CONVEYOR 3
| HUB_PIO_FIRE_N_FORGET 1
| HUB_PIOMAP_IS_FIXED 1
| HUB_PIOMAP_IS_VALID 1
< HUB_PROBE_TRIES 1
| hubreg 1
< HUB_RESET_TIMEOUT 1
< HUB_RESET_TRIES 1
* HUB_SHORT_RESET_TIME 1
== hub_vhdl 1
| HUB_WIDGET_FLAGS 2
+ HUB_WIDGET_ID_MAX 3
< HUB_WIDGET_ID_MAX 8
< HUB_WIDGET_ID_MIN 2
+ HUB_WIDGET_ID_MIN 3
| hue 1
+ hue_correction 2
< hufts 1
* HUNDRED_MS 3
< hunit 2
< hunks 1
| HUPCL 16
< hut 2
== hval 4
| HvCall_MaskLpEvent 2
+ hvc_offset 1
| HVD 2
< hvis 1
>> hvis 1
| hvis 1
+ hvis 1
* hvis 2
== HvLpEvent_Rc_Good 1
< HvLpEvent_Type_NumTypes 4
* HvPagesToMap 1
== hvRc 1
== HvRc 8
+ hvReleaseData 2
+ hw 3
== hw 4
| hw 5
< hw_avail 1
* HWBASE_AD 3
| HWBUG_KERN_CBITBROKEN 2
* hwbytes 1
| HWCAP_26BIT 4
| hwcap 5
| HWCAP_THUMB 1
== HWC_COMMAND_INITIATED 1
+ hwc_data 1
| HWC_EXT_INT_PARAM_ADDR 5
| HWC_EXT_INT_PARAM_PEND 1
== HWC_NOT_OPERATIONAL 2
| hw_colorvalue 3
| hwctrl 1
== hwctx 4
| HW_CURSOR_CAP 1
&& ((hw->DACclk[5] 1
| HW_DEACTIVATE 14
== hwdev 8
+ hwebase 1
| HW_ENABLE 3
+ HW_EVENT_IRQ_BASE 1
< HW_EVENT_IRQ_MAX 1
< HW_EVENT_IRQ_MAX; 1
+ hw_fragshift 2
< hw_fragshift 4
== hw_frame_id 1
+ hw_frame_id 1
* hwframes 1
== hwgraph_all_cnodes 1
< HWGRAPH_NUM_INDEX_INFO 4
< HWGRAPH_RESERVED_PLACES 1
+ HWGRAPH_RESERVED_PLACES 1
== hw_hdsk 1
< hwidx 2
== hwidx 2
* hwidx 2
+ hwidx 2
== hw_idx 3
== hwif 1
&& hwif 1
>> HWIF 1
== HwInexact 1
| HW_INFO1 1
+ hw_info 2
| HW_INFO2 8
| HW_INFO3 3
| HW_INFO4 1
| HW_INFO4_P10 3
| HW_INFO4_P8 7
== hw_info 5
* HWI_REGISTER_GRANULARITY 2
| HWI_TEST_DISTANCE 1
| HWI_TEST_EXECUTE 4
| HWI_TEST_HIGHZ_PROBLEM 1
| HWI_TEST_LOWZ_PROBLEM 1
| hw_led_gpio 1
| hw_led_state 6
< hwm 2
+ hwm 6
< hwmax 1
>> hwmid 1
== hw_name 1
< hw_path_name 1
&& hwpec 2
| hw_phy_id 1
| hw_phy_id_1 1
| hw_phy_id_2 2
| HW_POWERUP 6
< hwptr 1
+ hwptr 6
+ HWR 2
+ hwrate 1
< hwrate 2
* hwrate 2
| HWR_CBUSY 2
>> HW_RESET 1
| HW_RESET 5
== hwrev 1
+ hwrsp 2
| HW_RSYNC 9
== HW_RUNNING 1
+ hwsbase 1
>> hwscale 1
+ hwscale 1
* hwscroll 3
< hwscroll 5
| HWSCSIID 1
* hw.sedl.chip 1
* hwsize 1
+ hwsize 4
== HW_SPEED_10_MBPS 1
== HW_SPEED_HOME 1
== hwstate 6
| hw_status 4
== HW_STOPPED 5
| HW_TESTLOOP 3
* hw_timebase 1
< HWT_MAX 1
+ hw_unavail 2
< hw_val 1
| hw_val 1
* hw_val 1
+ hw_val 1
* hxm 2
+ HYDRA_ADDRPROM 2
+ hydra_base 1
+ HYDRA_CACHE_PD 3
| HYDRA_FC_SCSI_CELL_EN 2
+ HYDRA_NIC_BASE 5
* hym 2
== HyperSparc 1
| HYPERSPARC_ICCR_ICE 2
| HYPERSPARC_WBENABLE 2
* hypervisor 1
== HYPHEN 1
* HZ) 1
>> HZ 12
+ HZ 161
== hz 2
< Hz 2
== HZ 2
* HZ 2483
* Hz 3
< HZ 6
< hz 7
* hz 9
< i0 2
< ++i) 1
< i+= 1
< i++, 1
* (i 1
&& i++) 1
+ i, 1
* (I 1
< i 10285
* i 1033
== i 1052
< i1 1
< i--) 2
| i++) 2
< I 20
+ i2 1
< i2 2
< I2 2
+ I2 2
| I2_BRK 4
* I2C 1
< I2C_ADAP_MAX 10
== I2C_ADAP_MAX 3
+ I2C_ADV7175 2
+ I2C_ADV7176 2
| I2C_ALGO_BIT 6
| I2C_ALGO_ISA 1
| I2C_ALGO_SMBUS 9
+ I2C_BT819 1
+ I2C_BT856 1
== I2C_BUS_MAX 2
< I2C_BUS_MAX 3
| I2C_CLIENT_ALLOW_MULTIPLE_USE 1
| I2C_CLIENT_ALLOW_USE 1
< I2C_CLIENT_MAX 10
== I2C_CLIENT_MAX 3
| I2C_CLIENT_PEC 2
< I2C_CLIENTS_MAX 7
== i2c_count 1
+ i2c_count 1
< i2c_count 3
| I2C_DATA 6
== I2C_DESC_TYPE_FIRMWARE_BLANK 1
< i2c_detect_tries 4
< I2CDEV_ADAPS_MAX 3
== I2C_DEVICE_MAX 5
< I2C_DEVICE_MAX 7
< i2cdev_initialized 2
| I2C_DF_DUMMY 4
+ I2C_DIR 1
== I2C_DRIVER_MAX 4
< I2C_DRIVER_MAX 7
| I2C_FLAG 2
| I2C_FUNC_10BIT_ADDR 3
| I2C_FUNC_SMBUS_BLOCK_DATA_PEC 1
| I2C_FUNC_SMBUS_BYTE 11
| I2C_FUNC_SMBUS_BYTE_DATA 5
| I2C_FUNC_SMBUS_EMUL 3
| I2C_FUNC_SMBUS_HWPEC_CALC 1
| I2C_FUNC_SMBUS_QUICK 11
| I2C_FUNC_SMBUS_READ_BYTE 1
| I2C_FUNC_SMBUS_READ_I2C_BLOCK 1
| I2C_FUNC_SMBUS_WORD_DATA 4
| I2C_FUNC_SMBUS_WRITE_BLOCK_DATA 1
| I2C_FUNC_SMBUS_WRITE_BYTE 1
| I2C_FUNC_SMBUS_WRITE_BYTE_DATA 2
| I2C_FUNC_SMBUS_WRITE_WORD_DATA 1
| I2C_HW_B_BT848 11
| I2C_HW_B_G400 2
| I2C_HW_B_LP 2
| I2C_HW_B_RIVA 3
| I2C_HW_ISA 1
| I2C_HW_SMBUS_ALI1535 1
| I2C_HW_SMBUS_ALI15X3 1
| I2C_HW_SMBUS_AMD756 1
| I2C_HW_SMBUS_I801 1
| I2C_HW_SMBUS_PIIX4 1
| I2C_HW_SMBUS_SIS5595 1
| I2C_HW_SMBUS_SIS630 1
| I2C_HW_SMBUS_SIS645 1
| I2C_HW_SMBUS_VIA2 1
+ i2c_inb 1
< i2c_initialized 1
| I2C_M_NOSTART 1
| I2C_M_RD 9
| I2C_M_REV_DIR_ADDR 3
| I2C_M_TEN 7
| I2C_PCF_BB 4
| I2C_PCF_CLK 1
| I2C_PCF_ENI 2
| I2C_PCF_ES1 5
| I2C_PCF_LRB 12
| I2C_PCF_PIN 3
| I2C_PCF_TRNS90 1
>> I2C_PIC16C54 1
< i2cproc_initialized 1
+ I2C_SAA7110 1
+ I2C_SAA7111 1
+ I2C_SAA7185 1
== I2C_SLAVE 2
== I2C_SMBUS_BLOCK_DATA 1
== I2C_SMBUS_BLOCK_DATA_PEC 3
== I2C_SMBUS_BYTE 1
== I2C_SMBUS_I2C_BLOCK_DATA 5
== I2C_SMBUS_PROC_CALL 8
== I2C_SMBUS_QUICK 5
== I2C_SMBUS_READ 21
== I2C_SMBUS_WORD_DATA 2
== I2C_SMBUS_WRITE 54
== I2C_SREAD 1
>> I2C_TDA7432 1
>> I2C_TDA8425 1
>> I2C_TDA9840 1
>> I2C_TDA985x_H 1
>> I2C_TDA985x_L 1
>> I2C_TDA9874 1
>> I2C_TDA9875 1
>> I2C_TEA6300 1
>> I2C_TEA6420 1
| I2_DCD 9
| I2_DDCD 2
| I2_DDSR 2
| I2_FRA 1
< i2nBoards 1
* I2O 2
| i2ob_context 4
>> I2O_CMD_ADAPTER_CLEAR 1
>> I2O_CMD_ADAPTER_RESET 2
>> I2O_CMD_BLOCK_CFLUSH 3
>> I2O_CMD_BLOCK_MLOCK 1
>> I2O_CMD_BLOCK_MMOUNT 1
>> I2O_CMD_BLOCK_MUNLOCK 2
>> I2O_CMD_BLOCK_POWER 2
>> I2O_CMD_BLOCK_READ 1
>> I2O_CMD_BLOCK_WRITE 1
>> I2O_CMD_CONFIG_VALIDATE 1
>> I2O_CMD_HRT_GET 2
>> I2O_CMD_LCT_NOTIFY 3
>> I2O_CMD_OUTBOUND_INIT 2
>> I2O_CMD_SCSI_ABORT 2
>> I2O_CMD_SCSI_BUSRESET 1
>> I2O_CMD_SCSI_EXEC 1
>> I2O_CMD_STATUS_GET 2
>> I2O_CMD_SW_DOWNLOAD 1
>> I2O_CMD_SW_REMOVE 1
>> I2O_CMD_SW_UPLOAD 1
>> I2O_CMD_SYS_ENABLE 2
>> I2O_CMD_SYS_QUIESCE 2
>> I2O_CMD_SYS_TAB_SET 2
>> I2O_CMD_UTIL_CONFIG_DIALOG 1
>> I2O_CMD_UTIL_EVT_REGISTER 2
>> I2O_CMD_UTIL_NOP 5
>> I2O_CMD_UTIL_PARAMS_SET 2
== i2o_controller_chain 1
== i2o_dev 1
>> I2O_DEVICE_RESET 1
< I2O_DSC_DEVICE_NOT_AVAILABLE 1
< I2O_DSC_INVALID_REQUEST 1
== I2O_EVT_Q_LEN 1
>> I2O_EXEC_IOP_RESET 1
>> I2O_EXEC_OUTBOUND_INIT 1
>> I2O_EXEC_STATUS_GET 1
>> I2O_EXEC_SYS_ENABLE 1
== I2O_FSC_TRANSPORT_UNKNOWN_FAILURE 1
>> I2O_HBA_BUS_RESET 1
>> I2O_HOST_TID 24
< I2O_LAN_MAX_BUCKETS_OUT 1
>> I2O_LAN_PACKET_SEND 1
>> I2O_LAN_RECEIVE_POST 1
>> I2O_LAN_RESET 1
>> I2O_LAN_SHUTDOWN 1
< I2O_MAX_MANAGERS 4
== I2OPARMGET 2
== I2O_POST_WAIT_OK 4
>> I2O_PRIVATE 14
< I2O_REPLY_STATUS_PROGRESS_REPORT 1
== I2O_REPLY_STATUS_SUCCESS 3
| I2O_SCSI_DSC_MASK 1
>> I2O_UTIL_NOP 2
| I2_OVR 1
| I2_PAR 5
| I2_RI 8
| I2_RTS 6
+ i 3372
| I365_CS_BVD1 6
| I365_CS_BVD2 6
| I365_CSC_BVD1 11
| I365_CSC_BVD2 11
| I365_CSC_DETECT 10
| I365_CSC_READY 11
| I365_CSC_STSCHG 11
| I365_CS_DETECT 8
| I365_CS_POWERON 7
| I365_CS_READY 5
| I365_CS_STSCHG 6
| I365_CS_WRPROT 5
| I365_IDENT_VADEM 1
| I365_INTR_ENA 2
| I365_IRQ_MASK 1
| I365_MEM_0WS 5
| I365_MEM_16BIT 5
| I365_MEM_REG 5
| I365_MEM_WRPROT 5
| I365_MEM_WS0 6
| I365_MEM_WS1 6
| I365_PC_IOCARD 5
| I365_PC_RESET 7
| I365_PWR_AUTO 5
| I365_PWR_OUT 5
== I365_VCC_3V 1
| I365_VCC_3V 2
== I365_VCC_5V 1
| I365_VCC_5V 6
| I365_VCC_MASK 2
| I365_VPP1_12V 2
== I365_VPP1_12V 5
| I365_VPP1_5V 2
== I365_VPP1_5V 7
| I365_VPP1_MASK 4
| I365_VPP2_12V 2
| I365_VPP2_5V 2
+ I365_W_OFF 6
+ I365_W_START 6
+ I365_W_STOP 6
| i 375
* i386-setup 1
>> i 404
< i++) 5
&& i 5
| i586_RST 3
| I596_CB_STATUS_C 2
| I596_CB_STATUS_OK 2
| i596_debug 2
< i596_debug 3
== I596_NULL 7
| I596_RBD_EOF 2
| I596_RFD_C 1
| I596_RFD_OK 1
| I596_SCB_CUC 2
| I596_SCB_RUC 2
| I596_TBD_EOF 3
== I 6
* I 8
+ I 8
== I801_dev 1
< i801_initialized 2
== I801_QUICK 2
== i801_smba 1
| I810_BACK 2
== I810_BUF_CLIENT 8
== I810_BUF_FREE 2
== I810_BUF_HARDWARE 2
< I810_CTX_SETUP_SIZE 2
| I810_DEPTH 2
+ I810_DEST_SETUP_SIZE 2
== i810_dev 8
| I810_DRAM_ROW_0) 1
| I810_FMT_16BIT 2
| I810_FMT_STEREO 2
| I810_FRONT 2
| I810_GFX_MEM_WIN_SIZE 2
| I810_GMS 2
| i810i2c_initialized 2
< I810_IOCTL_COUNT 1
* i810_margin 1
< I810_NR_SAREA_CLIPRECTS 6
| I810_PTE_LOCAL 2
== i810tco_pci 1
< I810_TEX_SETUP_SIZE 2
| I810_UPLOAD_BUFFERS 2
| I810_UPLOAD_CTX 2
| I810_UPLOAD_TEX0 2
| I810_UPLOAD_TEX1 2
< I82586_MEMZ 1
+ i8259_irq 4
+ I8259_IRQ_BASE 2
+ i8259_pic_irq_offset 2
< i8259_pic_irq_offset 6
| I830_BACK 2
== I830_BUF_CLIENT 4
== I830_BUF_FREE 1
== I830_BUF_HARDWARE 1
< I830_CTXREG_BLENDCOLR0 1
< I830_CTXREG_MCSB0 1
+ I830_CTX_SETUP_SIZE 1
| I830_DEPTH 1
+ I830_DEST_SETUP_SIZE 1
| I830_FRONT 2
| I830_GMCH_GMS_MASK 1
| I830_GMCH_MEM_MASK 2
< I830_NR_SAREA_CLIPRECTS 3
< I830_TEX_SETUP_SIZE 1
| I830_UPLOAD_BUFFERS 1
| I830_UPLOAD_CTX 1
| I830_UPLOAD_STIPPLE 1
| I830_UPLOAD_TEX0 1
| I830_UPLOAD_TEX1 1
| I830_UPLOAD_TEX2 1
| I830_UPLOAD_TEX3 1
| I830_UPLOAD_TEXBLEND0 1
| I830_UPLOAD_TEXBLEND1 1
| I830_UPLOAD_TEXBLEND2 1
| I830_UPLOAD_TEXBLEND3 1
| I830_UPLOAD_TEX_PALETTE_SHARED 1
| I855_GMCH_GMS_MASK 1
>> I85X_VARIANT_SHIFT 1
+ I85X_VARIANT_SHIFT 1
< I8K_FAN_MAX 2
< I8K_MAX_TEMP 1
+ I8K_POLL_INTERVAL 1
| i91u_debug 1
* i91u_MAXQUEUE 1
* IA32 1
* IA32_LDT_ENTRIES 4
* IA32_LDT_ENTRY_SIZE 4
>> __IA32_NR_sigreturn 1
| __IA32_NR_sigreturn 1
+ _IA32_NSIG_WORDS 2
< _IA32_NSIG_WORDS 4
| IA32_PAGE_MASK 2
< IA32_PAGE_OFFSET 1
* IA32_PAGE_OFFSET 1
+ IA32_PAGE_OFFSET 3
== IA32_PAGE_SIZE 1
+ IA32_PAGE_SIZE 1
* IA32_PAGE_SIZE 2
>> IA32_SEG_DESCRIPTOR 2
+ IA32_SEGSEL_INDEX_SHIFT 1
| IA32_SEGSEL_TI 1
== IA32_SYSCALL_VECTOR 2
| IA64_DCR_DK 2
< IA64_FIRST_ROTATING_FR 2
+ IA64_FIRST_ROTATING_FR 2
< IA64_FIRST_STACKED_GR 2
>> IA64_GRANULE_SHIFT 1
| IA64_IPI_DEFAULT_BASE_ADDR 2
| IA64_IRQ_REDIRECTED 2
| IA64_ISR_CODE_MASK 4
| IA64_ISR_NA 4
>> IA64_ISR_R_BIT 1
+ IA64_ISR_R_BIT 1
| IA64_ISR_SP 3
>> IA64_ISR_W_BIT 1
+ IA64_ISR_W_BIT 1
>> IA64_ISR_X_BIT 1
+ IA64_ISR_X_BIT 1
< IA64_LAST_DEVICE_VECTOR 1
+ IA64_MAX_RSVD_REGIONS 1
>> IA64_MCA_WAKEUP_VECTOR 1
| IA64_MCA_WAKEUP_VECTOR 1
< IA64_NUM_VECTORS 3
| IA64_PSR_I 3
| IA64_PSR_UM 2
* IA64_RBS_OFFSET 4
+ ia64_sal_desc_entry_point) 1
+ ia64_sal_systab) 1
| IA64_SC_FLAG_FPH_VALID 2
< IA64_SN2_LAST_DEVICE_VECTOR 1
== IA64_SPURIOUS_INT_VECTOR 1
+ IA64_STK_OFFSET 1
| __IA64_UNCACHED_OFFSET 6
+ IA64_USEC_PER_CYC_SHIFT 1
| iack 2
>> iack_code 1
< iAdapters 1
== iAdapters 2
+ I_ADD_REG0 1
< iadev_count 3
+ ial 3
< ia_len 1
| I_ALL 4
| IAP_ACK 2
| IAP_LST 3
| IAR_AUTOCAL_BEGIN 11
== IA_RX_BUF 2
* IA_RX_BUF 2
* IAS 3
== IAS_CLIENT 2
+ IAS_MAX_ATTRIBNAME 1
+ IAS_MAX_CLASSNAME 1
< IAS_MAX_OCTET_STRING 1
== ias_opt 4
== IAS_SUCCESS 3
== IA_TX_BUF 2
* IA_TX_BUF 2
| ia_valid 20
== ia_vcc 1
< ib 1
>> ib 1
< ibase 1
== ibase 1
| ibase 1
+ ibase 8
| IBF_ACTIVE 2
| IBF_DMA_SYNC 2
| IBF_MULTI 2
< i_bit 1
+ i_bit 1
* ibit 2
< ibit 4
| i_bitcnt 2
>> i_bitcnt 9
== ibits 1
* iblklen 1
== iblock 1
>> iblock 1
+ iblock 1
< iblock 3
>> i_block 3
< i_block 6
* ibm 1
* IBM 1
== IBMCAM_MODEL_2 4
== IBMCAM_MODEL_3 1
== IBMCAM_MODEL_4 3
< ibmin 1
== ibm_nmi_register 1
== ibmphp_pci_root_ops 1
== IBM_SCSI2_FW 15
== ibm_set_eeh_option 1
| ibmtr_debug_trace 6
+ IBMTR_MAX_ADAPTERS 1
< IBMTR_MAX_ADAPTERS 6
+ ibmtr_mem_base 1
+ IBMTR_SHARED_RAM_SIZE 3
+ IBR 2
+ ibs 2
+ ibuf 2
+ ibuflen 2
* IBUF_SIZE 1
+ IBUF_SIZE 3
< IBUF_SIZE 8
>> i_bytes 1
+ ibytes 2
== ic 1
>> ic36_version 1
| ic36_version 1
>> ic8_version 1
| ic8_version 1
* icache_line_size 2
* icache_sets 2
+ icache_sets 2
< icache_size 1
* icache_size 1
>> icache_size 10
+ icache_size 4
| ICANON 2
== ICARDMIDI_INDATA 2
== ICARDMIDI_INDATAERROR 2
| IC_BOOTP 5
| ICBTAG_FLAG_SETGID 2
| ICBTAG_FLAG_SETUID 2
| ICBTAG_FLAG_STICKY 2
| icc 1
| ICC_RBCH_XAC 1
== ic_dev 1
== ic_dhcp_msgtype 1
< icg 1
== ic_gateway 3
== ichannels 2
< ichannels 4
== iChannels 4
| ICHCSEL 2
| ichip_status 1
| I_CLEAR 2
== iclen 1
== iclr 2
* ic_lsize 4
< ICMB_CNT 1
>> icmb_status 1
| icmb_status 1
== I_CMD 3
| ICMD_COMP 3
+ icmp6h 1
+ ICMP_ADDRESS 1
+ ICMP_ADDRESSREPLY 1
== ICMP_DEST_UNREACH 3
+ ICMP_ECHO 1
+ ICMP_ECHOREPLY 1
== ICMP_EXC_TTL 6
== ICMP_FILTER 2
== ICMP_FRAG_NEEDED 6
+ icmph 5
+ icmphdr 1
+ ICMP_INFO_REPLY 1
+ ICMP_INFO_REQUEST 1
== ICMP_TIME_EXCEEDED 5
+ ICMP_TIMESTAMP 1
+ ICMP_TIMESTAMPREPLY 1
+ ICMPV6_DEST_UNREACH 1
< ICMPV6_DEST_UNREACH 2
< ICMPV6_ECHO_REQUEST 1
+ ICMPV6_ECHO_REQUEST 1
== ICMPV6_FILTER 5
| ICMPV6_INFOMSG_MASK 2
== ICMPV6_MGM_REDUCTION 2
< ICMPV6_PARAMPROB 2
== ICMPV6_PARAMPROB 2
== ICMPV6_PKT_TOOBIG 4
< ICMPV6_PORT_UNREACH 1
== icmpv6_socket 1
== ICMPV6_TIME_EXCEED 1
== ICMPV6_UNK_OPTION 1
== icm_status 4
| ic_myaddr 2
== ic_myaddr 3
< ICN_BCH 2
+ ICN_CODE_STAGE2 2
== ic_netmask 2
| ICN_FLAGS_B2ACTIVE 4
+ icnt 1
&& icnt 3
+ ICN_TIMER_BCREAD 2
+ ICN_TIMER_DCREAD 3
== icp 1
+ icp 3
+ IC_PIC1 18
+ IC_PIC2 4
| IC_PROTO 1
| ic_proto_enabled 2
| ic_proto_have_if 6
| ic_proto_used 1
+ ICR 20
| IC_RARP 5
| ICR_ASSERT_ACK 10
| ICR_ASSERT_ATN 72
| ICR_ASSERT_BSY 16
| ICR_ASSERT_DATA 48
| ICR_ASSERT_RST 14
| ICR_ASSERT_SEL 8
| ICRC_ERR 3
| icrEtherIntSum 2
| icrMIIPhySTC 1
| ICRNL 2
| ICR_RXDM 1
| icrRxError 4
| ICR_TNEM 1
| icrTxBufferHigh 2
| icrTxBufferLow 2
| ICR_TXDM 2
| icrTxEndLow 6
| icrTxErrorLow 1
| icrTxUdr 1
== ICS2101 1
+ ICS_ARCIN_V5_INTROFFSET 5
+ ICS_ARCIN_V5_INTRSTAT 1
+ ICS_ARCIN_V6_INTROFFSET_1 5
+ ICS_ARCIN_V6_INTROFFSET_2 5
+ ICS_ARCIN_V6_INTRSTAT_1 3
+ ICS_ARCIN_V6_INTRSTAT_2 3
== ic_servaddr 3
< ICS_MIXDEVS 2
< icspll_initialized 1
< ICSPLL_SIZE 4
* ictl.num 1
| ICTRL0_AUTOINC 2
| ICTRL0_COMMON 2
| IC_USE_DHCP 10
== id0 1
+ ID0REG 2
* $Id: 1
< ID 1
== id 107
>> Id1 1
| id1 2
>> id1 4
== id1 6
+ id 18
* ID 2
+ ID 2
>> id2 1
>> id 22
| id2 3
== id2 8
== Id 29
| id 38
< id 46
== ID 6
* id 8
| ID_9005_GENERIC_MASK 6
+ IDA_BLOCK_SIZE 4
+ ID_ADDRESS 8
| ID_AHA_1480A 1
| ID_AHA_2930C_VAR 1
| ID_AHA_2930U 1
| ID_AHA_2940AU_0 1
| ID_AHA_2940AU_CN 1
| ID_AHA_2940U 1
| ID_AHA_2940U_CN 1
| ID_AHA_2940U_PRO 1
| ID_AHA_2944U 1
| ID_AHA_3940U 1
| ID_AHA_3944U 1
| ID_AHA_398XU 1
| ID_AHA_4944U 1
| ID_AIC7810 1
| ID_AIC7815 1
| ID_AIC7850 1
| ID_AIC7855 1
| ID_AIC7859 1
| ID_AIC7860 1
| ID_AIC7870 1
| ID_AIC7880 1
| ID_AIC7890 1
| ID_AIC7892 1
| ID_AIC7895 1
| ID_AIC7896 1
| ID_AIC7899 1
| ID_AIC7901 1
| ID_AIC7902 1
< ID_AIC7902_PCI_REV_A3 1
< ID_AIC7902_PCI_REV_A4 1
< ID_AIC7902_PCI_REV_B0 1
== idal 1
+ idalp 2
< IDA_MAX_PART 4
== ID_ASSIGNED 1
== idata 1
+ idata 1
+ i_data 3
< IDATASIZE 1
+ IDA_TIMER 2
| IdByte 1
== ID_CHK_REQ 1
== id_ctlr_buf 2
== ID_DENIED 1
| ID_DEV_VENDOR_MASK 22
< ide 1
+ IDE1 1
+ IDE2 1
* IDE 5
+ idealSlot 2
+ ide_base 3
+ ide_base_port 4
| IDE_BUSY 1
== idec 1
== IDE_DATA_REG 1
| IDE_DRQ 5
== ide_end 1
>> IDE_HOB_STD_IN_FLAGS 1
>> IDE_HOB_STD_OUT_FLAGS 1
+ ide_hwifs 2
== ideic 1
| ideic 2
+ IDE_IFR 2
== ideinfo 3
+ IDE_KAUAI_PIO_CONFIG 6
+ IDE_KAUAI_ULTRA_CONFIG 4
>> IDE_NICE_1 1
+ IDE_NICE_1 2
>> IDE_NICE_DSC_OVERLAP 1
+ IDE_NICE_DSC_OVERLAP 2
< IDE_NR_PORTS 3
| ident 1
== ident 18
== Ident 2
>> ident 6
< IDENT 78269
+ IDENT_ADDR 18
* identify 1
< IDENTIFY_BASE 1
+ IDENTIFY_BASE 1
| IDENTIFY_BASE 2
| identify_msg 1
+ IDE_OFFSET 3
+ ide_phy_base 2
+ ide_phy_end 2
== ide_preempt 2
| IDE_READY 2
| ID_ERR 10
+ IDE_SELECT_OFFSET 4
| IDE_STATUS_BUSY 17
| IDE_STATUS_DRDY 1
| IDE_STATUS_DRQ 6
< IDE_STATUS_OFFSET 16
| IDE_STATUS_WRITE_FAULT 22
== ide_stopped 3
== IDE_SUBDRIVER_VERSION 1
* IDE_SYSCLK_NS 4
== IDETAPE_BLOCK_DESCRIPTOR 2
== IDETAPE_CAPABILITIES_PAGE 1
+ IDETAPE_DSC_MA_TIMEOUT 1
+ IDETAPE_DSC_RW_TIMEOUT 1
== IDETAPE_ERROR_EOD 2
== IDETAPE_ERROR_GENERAL 1
| IDETAPE_LU_LOAD_MASK 1
| IDETAPE_LU_RETENSION_MASK 1
+ IDETAPE_MAX_PC_RETRIES 1
== IDETAPE_READ_RQ 1
== IDETAPE_WRITE_RQ 1
+ IDE_TIMING_CONFIG 16
== idev 17
| IDEV_HAS_KEYMAP 1
| IDEV_HAS_PCKBD 1
== ide_wait 3
>> idi 1
| idi 1
== id_i 2
+ idi_length 1
< idi_length 6
| IDIRECTORY 1
| I_DIRTY_DATASYNC 4
== i_div 1
+ idiv 11
&& idiv 2
+ IDL 1
| IDLD 3
+ IDLD 4
== id_ldrive 2
== idle) 1
== IDLE 1
| idle 2
+ idle 2
== idle 38
* idle 7
| IDLE 7
+ IDLE 7
< IDLE_CALC_LIMIT 1
== ID_LED_RESERVED_0000 2
== ID_LED_RESERVED_FFFF 2
+ IDLELOOP 1
< idlen 2
+ idlen 4
< idle_period 2
* IDLE_REBALANCE_TICK 1
< idle_threshold 3
== id_lstatus_buf 2
== idm 1
+ idm, 1
| ID_MASK 1
== idmi 2
+ ID_MSG_STRT 26
+ IDOFFSET 2
| IDON 1
| IDO_STRT 2
== idp 4
== id_pattern 1
< id_port 2
+ IDPROM_ADDRESS 1
| Idr 4
+ ID_REG 2
| idreg 4
== ID_REMOVE 1
| IDR_EXTSTAT_INT_ENAB 1
| IDR_PARERR_AS_SPCOND 3
| IDR_RX_INT_DISAB 2
== ids 2
== idsel 1
< IdSel 1
* IdSel 1
+ idsel 2
< ID_STRING_LENGTH 13
| Idt 2
== IDT77105_GETSTATZ 1
| IDT77105_ISTAT_GOODSIG 2
| IDT77105_ISTAT_RFO 1
| IDT77105_ISTAT_RSCC 1
| IDT77105_ISTAT_SCR 2
+ IDT77105_RESTART_TIMER_PERIOD 2
+ IDT77105_STATS_TIMER_PERIOD 2
== idt77252_sram_write_errors 1
< ID_TABLE_SIZE 3
+ idtvec 2
* IDU; 1
| ID_UNLOCK 2
| idword 2
>> idword 4
< Idx 1
* idx 12
| idx 14
+ idx 164
>> idx 17
< idx 228
== idx 23
== idx_COW_table 1
* idx_COW_table 1
< idx_end 3
< idx_start 2
+ idx_start 2
+ IE0 3
| IE0_UDRN 2
* ie. 1
+ IE1 2
== ie 13
| ie 4
| IE_BEARER 2
| IE_CALL_STATE 2
| IE_CAUSE 10
| IE_CHANNEL_ID 12
| IEEE1284_ADDR 2
| IEEE1284_DEVICEID 1
| IEEE1284_EXT_LINK 4
== IEEE1284_MODE_COMPAT 2
| IEEE1284_MODE_ECP 2
== IEEE1284_MODE_EPP 3
| IEEE1284_MODE_NIBBLE 1
| IEEE1394_MATCH_SPECIFIER_ID 1
| IEEE1394_MATCH_VERSION 1
* IEEE1394_MINOR_BLOCK_DV1394 1
* IEEE1394_MINOR_BLOCK_RAW1394 1
* IEEE1394_MINOR_BLOCK_VIDEO1394 1
== ieee1394_procfs_entry 1
| IEEE754_CEQ 7
| IEEE754_CGT 8
== IEEE754_CLASS_SNAN 8
| IEEE754_CLT 7
| IEEE754_CUN 4
< IEEE802_11_DATA_LEN 1
+ IEEE802_11_FRAME_LEN 1
+ IEEE802_3_SZ 1
| IEEE_MAP_UMZ 4
| IEEE_STATUS_MASK 2
>> IEEE_STATUS_TO_EXCSUM_SHIFT 2
+ IEEE_STATUS_TO_EXCSUM_SHIFT 2
| IEEE_SW_MASK 3
| IE_FACILITY 2
| IE_IRQ1 4
| IE_IRQ3 2
+ ielenp 1
| IE_MANDATORY_1 8
| IE_MANDATORY 24
< ie_node 1
== ie_node 1
+ ie_node 3
| IE_NOTIFY 2
+ ieoffset 1
+ iep 1
< iep 4
| IE_PROGRESS 2
+ IER 19
+ ier 4
| IER_CLR 4
| IER_CTS 2
| IER_DSR 2
| IER_EOM 2
| IER_MASK 2
| IER_RXHDL_IE 2
| IER_SET 6
| IER_SFIF_IE 2
| IER_TIMER 2
| IER_TMR_IE 2
< IESIZE 2
== IESIZE 2
< IESIZE_NI1_CS5 1
== IESIZE_NI1_CS5 1
< IESIZE_NI1_CS6 1
== IESIZE_NI1_CS6 1
+ iestart 1
* IEV_SZ 3
* (#if 1
+ if1 1
< IF 11749
>> if 14
| if 20
+ if 36
* If 64
* if 67
== ifa 19
+ IFA_ADDRESS 10
+ IFA_ANYCAST 2
+ IFA_BROADCAST 2
* iface 1
+ iface 1
== iface 2
< iface_num 4
| IFA_F_DEPRECATED 2
| IFA_F_TENTATIVE 7
| IFA_HOST 4
+ IFA_LABEL 6
== IFA_LINK 1
+ IFA_LOCAL 13
| IF_AUD0 7
| IF_AUD1 2
| IF_AUD2 2
| IF_AUD3 2
| IF_BLIT 2
+ ifbp 1
== ifc 1
* ifc 1
* "ifconfig 2
== ifconfig_net_handle 1
| IF_COPER 3
== ifcs 1
< #IFDEF 1321
| IF_DSKBLK 2
| IF_DSKSYN 2
| IFF_ALLMULTI) 1
| IFF_ALLMULTI 18
| IFF_AUTOMEDIA 3
| IFF_BROADCAST 11
| IFF_DMA 2
== IFF_FIR 1
| IFF_FIR 4
| IFF_LOOPBACK 6
| IFF_MASTER 1
== IFF_MIR 1
| IFF_MIR 4
| IFF_MULTICAST 10
| IFF_NOARP 29
| IFF_NOTRAILERS 3
| IFF_PIO 2
| IFF_POINTOPOINT 20
| IFF_PORTSEL 3
| IFF_PROMISC 16
| IFF_RUNNING 3
| IFF_SIR 4
| IFF_UP 9
| IFF_VOLATILE 2
== ifindex 1
| IF_INTEN 2
>> iflag 1
| iflag 11
| IF_MASK 2
< ifn 1
* IFNAMSIZ 2
+ IFNAMSIZ 23
< IFNAMSIZ 4
< #IFNDEF 83
< ifnum 1
| ifnum 1
+ if_num 1
< if_num 2
== ifnum 7
>> IFOAD_MAGIC 1
| IFOAD_MAGIC 1
+ iforce 1
+ iforce_device 1
< IFORCE_MAX_LENGTH 1
== ifp 6
< if_port 8
== if_port 8
< ifpos 1
* i_framerate 4
| IF_RBF 9
| IF_SETCLR 20
| IF_SOFT 2
| IF_TBE 19
== ifunc 4
< if_used 2
| IF_VERTB 2
| IF_WRITE 1
+ IGA_ATTR_CTL 1
+ IGA_IDX_OVERSCAN_COLOR 1
* igain_l 1
< igain_l 3
* igain_r 1
< igain_r 3
| i_glob_cnt 5
== igmp6_socket 1
== IGMP_ALL_HOSTS 1
== IGMP_HOST_LEAVE_MESSAGE 1
== IGMPMSG_WHOLEPKT 2
* IGMP_TIMER_SCALE 2
+ IGMP_V1_Router_Present_Timeout 1
| IGNBRK 5
* ignore 1
&& ignore 1
* Ignore 4
== ignore 5
* IGNORE_B_SCAN 1
* ignored 1
== ignored_task 1
== ignore_normal_resume 1
| IGNPAR 5
== ih 1
+ ih 11
* ih 2
== IHARDWARN 2
>> I_HASHBITS 1
+ I_HASHBITS 1
| I_HASHMASK 1
< ihl 1
+ ihl 1
* ihl 3
+ ih_location 6
+ IH_SIZE 1
< ih_size 2
* IH_SIZE 8
* ii 10
| ii 11
* II 14
+ ii 6
< ii 63
== ii 7
== iic_pending 1
== II_DOWN_GOOD 2
| II_ERRORINT 2
>> iif 2
| IIF_BGRACE 2
| IIF_IGRACE 2
| II_INUSE 4
< i_in 1
+ i_in 1
| I_INDICATOR 2
+ i_init 1
== IIOCDOCFACT 2
== IIOCDOCFDIS 2
| IIOCDRVCTL 2
== IIOCSETMAP 1
| IIO_ICCR_CMD_FLUSH 2
| IIO_IMEM_B0ESD 2
| IIO_IMEM_B1ESD 2
| IIO_IMEM_W0ESD 3
>> IIO_ITTE_IOSP_SHIFT 1
+ IIO_ITTE_IOSP_SHIFT 1
+ IIO_ITTE_WIDGET_SHIFT 1
| IIO_LLP_CSR_IS_UP 3
< IIO_NUM_CRBS 1
| iir 7
| IIR_EOM 1
== II_RESERVE 2
| IIR_TIMER 1
== ikbd_self_test 1
+ il 2
| ILCMD 1
+ ilen 1
< ilen 19
< iLen 2
== ilen 6
< ilimit 3
== IllegalAsic 1
< illegal_count 1
| ILLEGAL_OP_ERR 5
< ILLEGAL_PATH_ELEMENT_OFFSET 11
| ILLEGAL_PHASE 2
== ILLEGAL_REQUEST 5
| ILLHADDR 1
| ILLOPCODE 2
| I_LOCK 4
== im 2
+ im 3
< im 4
| ima 1
== IM_ADAPTER_HW_FAILURE 2
== IMAGE975 2
== IMAGE985 2
+ IMAGE_LEN_1 1
+ IMAGE_LEN_2 2
< image_length 1
+ image_length 1
* images 1
* image_size 1
< image_size 2
>> image_type 1
| image_type 1
+ IMALLOC_END 1
< IMALLOC_END 2
>> IM_ALLOC_INT 1
| IM_ALLOC_INT 5
< IMALLOC_START 2
+ imap 4
== imap 6
| IMAP_INO 2
< imaplen 2
| IMAP_VALID 6
== imask 1
| imask 1
| i_mask 2
+ IMASK_PRIORITY 2
| IMASK_SLOW 1
< imax 6
| imb 1
| IMB_INTR 2
| IM_BYPASS_BUFFER 2
| IMC_CCIM 2
+ IMCCR 2
| IMCCR_EIL 2
== IM_CMD_COMPLETED_WITH_FAILURE 3
== IM_CMD_ERROR 2
| IMC_PCIM 2
| IM_DEVICE_INQUIRY_CMD 1
< imenu 3
| IM_EOI 1
| IM_EPH_INT 2
| IM_ERCV_INT 1
< img_len 1
* IMHO 4
== imi 2
| IM_IMM_CMD 4
== iml 1
| IMM 1
>> imm 3
+ IM_MAX_HOSTS 1
< IM_MAX_HOSTS 7
* immediately 2
== IMMEDIATE_WRITE 1
+ imm_hosts 1
+ imn 4
+ IM_N_IO_PORT 1
| IM_NO_DISCONNECT 3
== IMODE_EXECUTE 1
== IMODE_LOAD_PASS1 2
< impl 1
* implement 1
* implementation 1
* Implements 1
* implies. 1
+ impl_va_bits 1
< impl_va_bits 2
+ impl_va_msb 1
* Improper 2
+ impuse 1
== IMQ_BUF_WARN 3
== imq_int_type 1
+ IMQ_LEN 1
< IMQ_LENGTH 1
== IMQ_LENGTH 1
* IMQ_LENGTH 1
+ IMQ_LENGTH 1
+ IMR 13
+ IMR3 1
+ imr 5
| IMR_AIM 1
+ imrConfRFU1 2
| IM_RCV_INT 2
| IM_READ_CONTROL 8
| IM_READ_DATA_CMD 1
| IMREG_RBEEN 2
| IM_REPORT_TSB_ONLY_ON_ERROR 4
* IM_RESET_DELAY 2
| IM_RETRY_ENABLE 1
| IMR_LFM 2
| IMR_LPM 2
| IMR_NIM 1
| IMR_RIM 1
| IMR_TIM 1
| IM_RX_OVRN_INT 4
< i_msg 1
+ i_msg 2
== IM_SOFTWARE_SEQUENCING_ERROR 2
| IM_SUPRESS_EXCEPTION_SHORT 5
| IM_TX_EMPTY_INT 6
| IM_TX_INT 6
| IM_WRITE_DATA_CMD 1
< imx 2
< in 1
* (in 1
+ IN1 1
== in1 3
| in1 4
+ in 16
* In 2
+ IN2000_FIFO_SIZE 3
| in2 4
== in2 8
| in 3
>> in 4
== in 5
* in 53
+ in64 6
< IN6_ADDR_HSIZE 5
== in6_dev 3
+ inactags 1
< inactInterface 4
== INADDR_NONE 17
< iname 1
+ iname 8
< iname_end 1
+ iname_end 6
+ iname_start 1
+ inb 11
+ inbandLen 1
< inbandLen 2
&& !(inb(IM_STAT_REG(host_index)) 1
&& inb(ioaddr 3
| InboundData 2
== inBoundFreeQueHead 1
== inBoundFreeQueTail 1
+ inb_p 2
+ inbuf 2
== inbuf 3
* IN_BUFFER_SIZE 10
== inbuflen 1
< inbuflen 3
>> inBX 1
== in_byte 1
>> inbyte 1
== inbyte 2
| in_byte 5
* inc 1
< inc 2
== inc 4
+ inc 8
< inCableId 1
+ inCableId 1
* include 1
< #INCLUDE 154
== include_dir 2
== includes_search_curdir 1
* including 1
< incnt 1
&& (incode 1
< incode 2
== incode 2
< incoming 1
* incoming 5
< in_count 1
< incount 1
* incr 2
< incr 3
* increase 3
* increased 1
* increment 1
* Increment 1
< increment 2
== Ind 2
>> indat 1
| indat 1
| InData 1
| indata 2
== in_datain 11
== in_dataout 1
+ indent 2
* Independent 1
== indev 1
== in_dev 26
< inDevs 2
< index) 1
== index++ 1
* (index 1
< Index 13
* index 17
< index 194
< index2 1
+ Index 21
>> index 215
| index 27
== Index 3
* Index 3
< index3 1
+ index 395
== index 74
+ INDEX_ADDRESS 2
== indexblocks 1
+ IndexCard 2
== index_cur_tx 2
+ INDEX_DATA 2
== index_dirty_tx 2
== index_lsb 1
+ INDEX_MAC 2
== index_msb 1
+ index_msb 1
+ INDEX_PATH 3
+ INDEX_PORT 16
| INDEX_STAT 4
< indext 1
+ indext 2
< indexts 1
>> inDI 1
* indicate 1
* indicates 1
| INDICATION 367
+ INDICATOR 1
== indir_block 1
== indirblock 1
+ indirblockno 2
* indirect 1
+ indirect 3
< indirect 6
+ indirect_blocks 5
+ indirects 4
* indir_indx 1
+ indir_start_blk 2
* indsize 6
| indx 2
< indx 8
+ _INDX_ADDR 4
+ _INDX_DATA 7
| INEA 8
< inEndpoint 1
< inEndpoints 2
== in_entry 5
+ inet_peer_gc_maxtime 1
+ inet_peer_gc_mintime 2
+ inet_peer_minttl 2
< inet_peer_threshold 2
* iNewLine 1
== Inexact 4
&& inexact 5
| INEXACTEXCEPTION 29
< in_fd 2
>> INF_DV 1
== infile 5
< INFINITE_IMQ_BREAK 1
< InfLoopBrk 1
== infname 1
< info 1
| info 18
>> info 2
* info 2
+ info 35
== info 36
&& info 7
== infobuf 1
+ infobuf 1
| INFO_CARD_SHARE 34
== info_desc 2
+ info->fb.var.hsync_len); 1
>> infoflag 4
| infoflag 6
== info_idx 1
| INFO_IO_CLIENT 34
== info_kbuf 2
< INFOLEAF_SIZE 1
== INFOLEAF_SIZE 1
== info_mask 1
== info_name 2
* INFO_OUT_LEN 1
+ INFO_OUT_LEN 2
* Inform 3
== in_format 1
* information 3
* information. 5
+ info_struct_size 1
== info_tmp 1
+ INFO_XFER_CMD 2
* inhibit, 1
| IN_HWCB 3
== ini 1
== IN_IDE_RECEIVED 1
* inidx 1
* init: 1
>> init 2
| INIT2 3
< init 3
* Init 3
| INIT3 6
+ init 4
* init 5
| INIT 6
< INIT7121LEN 1
< INIT8420LEN 1
>> init_brightness 2
>> init_color 2
>> init_contrast 2
+ initctl 12
< init_debug 2
< initend 1
* init_ht6560b: 1
>> init_hue 2
>> initial_apic_id 1
>> initialDelay 1
* initialisation. 1
* Initialisation 3
* initialisation 6
* initialise 1
* Initialise 3
* initialization. 1
* initialization 3
* Initialization 5
* Initialize 15
* initialize 2
< INITIALIZE_BHS 1
== initialized 3
+ initial_mixers 1
* Initiate 1
* initiator 1
* Initiator 1
< initiator 2
| INITIATOR_ABORT 1
>> INITIATOR_ERROR 1
| INITIATOR_FUNC 1
== init_ID_done 1
&& init_IRQ_complete 2
* init_length 2
+ init_length 2
< init_length 4
== init_level4_pgt 1
< init_model2_rg2 1
< init_model2_sat 1
< init_model2_yb 1
+ init_pgd 2
< initrd_end 6
+ initrd_end 6
< initrd_loc 8
== INITRD_MINOR 1
< initrd_node 1
+ initrd_pstart 4
+ INITRD_SIZE 17
+ initrd_size 23
* initrd_start 1
< INITRD_START 1
+ INITRD_START 12
+ _initrd_start 2
== initrd_start 3
+ initrd_start 32
&& INITRD_START 4
| INIT_SBICDMA 2
| INIT_SBPRO 4
== INIT_SELTD 1
>> initsize 8
+ init_srb 29
== INIT_STATE 2
| init_status 1
* "init_task" 11
+ INIT_TASK_SIZE 2
< init_timeout 1
+ init_timer_cc 8
+ init_tss 1
* init_umc8672: 1
| initval 2
+ initval 2
< initverbose 1
+ init_words 1
| in_key 1
| INL 1
== inlen 1
+ inlen 1
< inlen 2
* in_len 2
&& inlen 2
+ in_len 4
< in_len 8
* in_length 2
| INLINEEA 1
== inmail 1
| inmail 3
== InMask 1
| InMask 1
| inmir 2
== IN_MSG_RECEIVED 1
< inner_offset 1
+ inner_offset 1
< inner_type 1
== in_nmi 1
< inNum 2
== inNum 4
* ino 10
+ ino 13
== ino 14
| ino 14
< ino 15
>> ino 9
< INOCACHE_HASHSIZE 1
* INOCACHE_HASHSIZE 1
* inode, 1
== inode 16
* inode 5
== inode_hashtable 1
* inode->i_size!!! 1
+ inodes 1
< inodes 2
< inodes_left 2
< in_offset 1
< inofreeback 1
== inofreeback 2
< inofreefwd 1
== inofreefwd 2
+ INOSPEREXT 12
< INOSPEREXT 8
+ INOSPERIAG 5
< INOSPERPAGE 1
+ INOSPERPAGE 3
== inout 17
| inp 2
>> inp 4
| INPCK 4
| in_phases_mask 2
== inprog 1
* in_ptr 3
== in_ptr 9
+ in_ptr 9
+ input 1
== input 2
< input 4
| input 4
* Input: 6
+ input_buf 1
< INPUT_DEVICES 1
* InputFragments 2
+ INPUT_LAST 2
+ INPUT_MORE 1
| INPUT_MORE 6
< input_number 1
* Input(s): 1
< input_size 2
< input_x 1
&& input_x 1
+ input_x 13
== inq0 2
| INQ7_CMDQ 1
| INQ7_QUEUE 4
| INQ7_WIDE16 10
== inq_buff 5
| inq_byte7 1
< inq_len 4
+ inquiry_reply 1
+ inquiry_response 3
== InquiryUnitSerialNumber 2
== inq_version 1
< inq_version 2
< inr 2
== inr 5
+ InRangeLengthErrors 4
== IN_RESET 2
| IN_RESET2 2
| IN_RESET 4
&& in_sack 4
* inscale 2
+ in_sector_offset 2
* insert 6
* Insert 8
+ inserted 1
* INSERTION 1
+ insert_key 3
+ insert_num 10
< insert_num 4
+ insert_ptr 2
* inside 3
| inSISIDXREG 1
== in_size 1
< insize 2
== insize 6
| in_slct_mask 2
| insn 126
>> insn 188
== insn 4
+ insn 4
+ INSN_LDI_R0 2
== insn_log_index 1
== inst; 1
>> inst 3
== inst 6
| inst 8
* install 1
* Install 5
< installed 1
* installed 1
< Installed 1
< instance 13
== instance 18
+ Instance 2
== Instance 7
< Instance 8
+ instance_addr 3
< InstanceCnt 2
+ InstanceCnt 3
< InstanceNo 2
== INSTANT_RAMP 1
| INST_BUSRESET 1
| INST_BUSSERVICE 1
< inst_complete 1
* inst_complete 3
| INST_DISCONNECT 1
* instead. 1
* instead 2
| INST_FUNCDONE 1
| INST_ILLEGALCMD 1
| INST_MFSPR_PVR_MASK 2
| INST_OP_FLUSH 8
== in_str 1
< instr 2
+ instr 2
| instr 24
>> instr 3
== instr 5
| instreg 5
| INSTREG_DIS 1
| INSTREG_ICMD 1
| INSTREG_RESEL 1
| INSTREG_SO 1
| INSTREG_SR 1
| INSTREG_SRST 2
| INST_RESELECTED 1
< instr_no 10
+ instr_ptr 1
* instrptr 3
+ instrs 4
== instruction 1
* instruction. 1
| instruction 19
* instruction 3
>> instruction 4
| instword 5
>> instword 9
< in_sz 2
+ INT0 6
+ (((int) 1
* int 2
< INT 2146
+ int 4
| INT_AAL0 4
| INT_ALL_Rx 26
< intarg 2
+ INTC2_FIRST_IRQ 3
+ INTC2_INTPRI_OFFSET 3
== int_cause 12
== INT_CAUSE_HIGH 6
== INT_CAUSE_MAIN 6
== int_cfb_info 4
+ _INT_CHAN 2
| INT_CMDDONE 2
< int_data 1
| intdef 1
== INT_DEST_ADDR_MODE 2
&& (int)(dirty_tx 1
| INT_DMASHUT 3
| Int_DmParErr 1
| INTE 2
* integer 4
< integer_size 3
* integer_size 3
== INTEGRATED_SCSI 1
| integration 1
* integration 2
>> integration 3
+ INTEGRATOR_DBG_ALPHA_OFFSET 1
+ INTEGRATOR_DBG_LEDS_OFFSET 2
| INTEGRATOR_SC_CTRL_nFLWP 4
* Intel 1
+ INTEL_ERRSTS 1
== INTEL_FLASH 3
+ INTEN0 4
| INTEN 5
+ IntEnable 1
| intensity 1
== _intensity 2
== intensity 4
>> inter 1
| inter 2
+ inter 2
* interaction 1
* INTERACT_MAX_LENGTH 1
+ INTERACT_REFRESH_TIME 2
* interface 1
* interface. 1
== interface 2
* Interface 6
+ INTERFACE_CHIP 2
== interfaceNumber 2
* Interfaces 7
== interface_type 1
== interlace 1
| InterlaceMode 6
== interleave 1
== INTERMEDIATE_C_GOOD 2
== INTERMEDIATE_GOOD 2
* Internal 1
== internal50_present 1
&& internal50_present 1
+ internal50_present 1
+ internal68_present 1
&& internal68_present 2
== internal68_present 3
== INTERNAL_CMND 1
| INTERNAL_ERROR 1
== INTERNAL_LOCK 2
== internal_name_length 1
< internal_name_length 2
== INTERNAL_TYPE_ALIAS 2
== INTERNAL_TYPE_BANK_FIELD 1
== INTERNAL_TYPE_BANK_FIELD_DEFN 1
< INTERNAL_TYPE_BEGIN 3
== INTERNAL_TYPE_DEF_ANY 5
== INTERNAL_TYPE_FIELD_DEFN 1
== INTERNAL_TYPE_INDEX_FIELD 1
== INTERNAL_TYPE_INDEX_FIELD_DEFN 5
< INTERNAL_TYPE_INVALID 1
== INTERNAL_TYPE_INVALID 1
< INTERNAL_TYPE_MAX 7
< INTERNAL_TYPE_NODE_MAX 3
+ INTERNAL_TYPE_NODE_MAX 3
== INTERNAL_TYPE_REGION_FIELD 1
== INTERNAL_TYPE_SCOPE 5
== InternetHeaderVersion 2
* interp_bytes_per_sample 4
== interpret_dbdma_props 2
* interpreter 1
| INTERPRETER_AOUT 1
== INTERPRETER_AOUT 6
== INTERPRETER_ELF 1
| INTERPRETER_ELF 3
== interpreter_mode 1
== interpreter_type 5
== interpret_macio_props 2
| INT_ERROR 12
| INT_ERR_Rx 3
* Interrupt 1
* interrupt 19
| INTERRUPT 2
+ INTERRUPT 33
* interrupt. 5
| interrupt_ack_code 1
+ InterruptClear 1
+ Interrupt_Cntl 2
+ Interrupt_Cond 2
| InterruptCondition 6
< interrupt_count 1
* interrupted. 1
+ InterruptEnable 2
| INTERRUPT_ENABLE 4
| interruption_code 2
+ interruptjiffies 1
+ interrupt_level 1
== InterruptPin 1
* INTERRUPT_RATE_MS 1
* interrupts 1
* interrupts. 1
&& interrupts 2
== interrupts 4
| interrupts 9
+ Interrupt_Status 2
| INTERSIL_INT_DISABLE 2
| INTERSIL_INT_ENABLE 2
* Intertex 1
>> interval 1
* INTERVAL 1
< interval1 1
< interval2 1
+ interval2 2
< interval 4
+ interval 4
* interval 6
< Intervalcount 1
| int_events 9
| INTE_VOLDECRENABLE 4
| INT_EXCEPTION 15
| INTF 3
== intf 4
+ intf_tbl 3
== INTG_ESDI_ID 2
== int_halt_code 7
| int_high_src 3
| int_high_src_mask 3
+ INT_HSCX_EN 2
| INT_INST_INT 2
| Int_IntBLEx 1
| Int_IntExBD 1
| Int_IntFDAEx 1
| Int_IntMacRx 1
| Int_IntMacTx 1
| Int_IntNRAbt 1
| Int_IntPCI 1
| IntLatch 25
< intlen 1
< INT_LEVEL 2
* intline 1
| INTLVL_MASK 2
+ INT_MASK 11
| INT_MASK 16
| intmask 2
+ INTMASK 3
| IntMask 5
+ INT_MASK_REG 6
< INT_MAX 1
== INT_MAX 2
* INT_MAX 2
* intn 2
| intno 1
+ intno 1
>> intno 2
+ INT_NO_REG 8
* into 4
== intparm 1
| intPCI 2
+ INT_PCI_EN 2
| INT_PCMIN 4
+ INT_PEND0_BASELVL 7
+ INT_PEND1_BASELVL 14
| IntPending 5
| intpend_val 1
| INT_PI 2
+ int_pin 1
< intpin 4
| int_ptrs 1
| intr0 3
| INTR 3
== intr 31
| intr 32
| IntrAbnormalSummary 2
| INTR_ALWAYS 14
+ INTR_ALWAYS 4
== intrb_code 1
< intr_bit 1
| IntrBreak 1
== INTR_BUS_SERV 1
+ INTR_BUS_SERV 1
== intr_channel 1
+ IntrClear 2
== intr_count 1
< INTR_COUNT 2
== intr_cpu 2
>> intr_cpu 2
< intr_dev_targ_map_size 2
== INTR_DIS 4
== INTR_DISCONNECT 1
| INTR_DISCONNECT 1
| IntrDMAErr 2
== INTR_DONE 1
+ INTR_DONE 1
| IntrDrvRqst 2
| IntrEarlyRx 2
| intreg 17
+ INT_REG 3
| int_reg 9
| INTREN 3
+ IntrEnable 26
| INTR_ENABLE 3
+ IntrEnb 2
| IntReq 16
| IntRequested 2
>> int_ret_code 2
| int_ret_code 21
== intrfc 10
== INTR_IDLE 1
== intr_idx 3
| INTR_ILL_CMD 1
| IntrLine 1
| IntrLinkChange 5
== intr_list 2
== intrmask 1
| intrmask 1
+ IntrMask 5
== INTR_NEXT_COMMAND 1
| INTR_ON_TX_FRAME 2
| IntrPCIErr 2
== intr_pin 1
+ intr_pin 2
| intr_reg 2
| INTR_RESET 1
| IntrRxDescQ1Low 1
| IntrRxDescQ2Low 1
| IntrRxDied 1
| IntrRxDone 2
| IntrRxEmpty 2
| IntrRxErr 4
| IntrRxGFPDead 1
| IntrRxIntr 2
| IntrRxPCIFault 4
| IntrRxQ1Done 1
| IntrRxQ2Done 1
< intrs 1
| IntrStatsMax 2
+ IntrStatus 12
| intr_status 33
== intr_status 6
| IntrSummary 2
+ IntrTimerCtrl 1
| IntrTx 1
| IntrTxDataLow 1
| IntrTxDone 5
| IntrTxError 3
| IntrTxIntr 2
| IntrTxPCIErr 2
| IntrTxPCIFault 4
| IntrTxUnderrun 2
< intr_val 3
== ints 1
| ints 30
+ ints 9
| INT_SEGSHUT 1
| INT_SERVICE 1
| int_source 3
* INTS_PER_SEC 2
| intsrc 14
| IntSrc 19
== IntSrc 2
| intstat 15
== intstat 2
| int_stat 3
| IntStat 3
| INTSTAT 4
+ INTSTAT 4
| INT_STATS 1
== intstatus 1
| intStatus 1
| INT_STATUS 2
| intstatus 21
+ IntStatus 3
== int_status 4
| int_status 9
| INT_TABORTBM 1
| INT_TABORTSENT 3
* INT_TICKS 1
+ INT_TICKS 1
* IntTime 1
< IntTime 2
== IntTime 3
+ int_to_bcd 2
< int_type 1
+ intval 1
< intval 2
| INT_WAKE 2
| INT_ZOOMED_VIDEO 2
< inum 1
== inum 1
>> inum 2
* inum 2
== inuse 4
| inv 1
< inval 1
+ Invalid 1
* Invalid 2
| INVALID_ALTPIN 1
| INVALID_ARGS 1
* Invalidate 1
| INVALID_BOARD_STATUS 1
| INVALID_BOARD_TYPE 1
| INVALID_CHANNEL 1
| INVALID_CMD 1
== INVALID_CNODEID 2
| INVALID_MEM_BASE 1
== INVALID_MODULE 3
== INVALID_NASID 10
| INVALID_NUM_PORTS 1
| INVALID_OPEN_OPTION 1
== INVALID_PAGEID 1
| INVALID_PORT_BASE 1
== invalid_segment 1
+ invalid_segment 1
< invalid_segment 3
>> invalue 1
| invalue 2
>> invbyte 1
< inventory_items 1
== inventory_items 1
| INV_ENTRY 1
== invert 1
+ inw 1
| IN_WRITE_BUF 3
>> io 1
* io 1
&& (io 1
&& io 1
* I/O. 1
< io 14
+ io 168
| io 2
* IO 2
== io 22
* I/O 3
| io_32bit 2
| IO_32_BIT 4
>> ioack 3
+ ioaddr0 1
== io_addr 1
>> ioaddr 10
== ioaddr 14
< io_addr 2
| ioaddr 20
+ ioaddr 2514
* ioaddr 3
+ IOADDR 3
< ioaddr 35
+ io_addr 36
== IO_Address 2
* IO-APIC 1
+ ioasic_irq_base 2
&& iobase 1
&& iobase1 1
+ io_base 15
== io_base 2
| io_base 2
+ ioBase 2
>> iobase 4
+ iobase 449
< iobase 5
| iobase 5
+ IO_BASE 7
== iobase 8
+ IOBASE_END 1
| IOBASE_FROM_HOSE 2
>> io_base_hi 1
< IOBASE_MAX 1
== IOBASE_MAX 1
+ IOBASE_OFFSET 1
+ iobase_reg 1
< io_bat_index 1
+ io_bias 5
* IO_BITMAP_SIZE 2
+ IO_BITMAP_SIZE 5
* iobrick 1
| IO_BRICK 2
< iobrick_id 1
* @ioc: 1
== ioc 10
* IOC 2
== IOC3_DEVICE_ID_NUM 4
== IOC3_VENDOR_ID_NUM 4
< IOCB_SEGS 1
| IOC_CMD 2
== iocCmp 2
| IOC_CODE 2
== ioc_count 1
< ioc_count 2
| IO_CHANNEL 1
+ IOC_IBASE 2
< iocid 1
+ IOC_IMASK 2
| IOC_IN 3
| IOC_IOVA_SPACE_BASE 1
| IOC_LOST 1
>> _IOC_NRMASK 1
>> _IOC_NRSHIFT 1
+ _IOC_NRSHIFT 2
+ IOCONFIG1 3
+ IOCONFIG 3
+ IO_CONFIG_3 6
+ IO_Control 4
== ioControlCode 2
| IOC_OUT 5
== iocp 3
+ IOC_PDIR_BASE 2
| _IOC_READ 10
| IOCSIZE_MASK 4
== ioc_srch 1
| ioc_stat 1
== iocstat 3
| ioc_state 1
== ioc_state 2
== iocStatus 2
+ IOC_TCNFG 2
+ IOCTL 12
== ioctl 2
| ioctl 4
* ioctl_code 1
== ioctl_i 2
== IOCTL_ISSUE_RCS 2
* ioctl_lq. 1
< IOCTL_MAX_DATALEN 4
== ioctl_o 3
< ioctl_result 3
| _IOC_WRITE 11
+ IO_DIR 10
| ioDir 4
| IOECODE_DMA 2
| IOECODE_PIO 5
| IOECODE_READ 2
| IOECODE_WRITE 3
| IOERR 4
== IO_ERROR 29
== IOERROR_HANDLED 5
== IOERROR_UNHANDLED 1
| io_flags 1
| IO_FORCE_ALIAS_ACCESS 4
+ IO_HARDWARE 1
| IOIIDATA_PACKEN 2
== IO_IN 2
== ioinfo 1
== ioinfo_head 1
&& (ioinfo[irq]->ui.flags.busy 1
&& (ioinfo[i]->schib.pmcw.dev 1
< io_init_node_threads 1
+ IO_INR_DMA 1
+ IO_IRQ_LINES 1
< iolen 1
+ io_length 1
+ IO_LENGTH 1
>> io_limit_hi 1
+ iomapadr 1
| IOMAPflag 3
== IOMAP_NOCACHE_SER 2
+ IO_MASK 16
| iomask 4
| IOM_CTRL_ALAW 1
| IOM_CTRL_RCV 1
+ io_mem 56
+ IO_MEM_LOGICAL_END 1
>> IO_MEM_LOGICAL_START 1
+ IO_MEM_LOGICAL_START 1
+ IO_MEM_VIRTUAL_OFFSET 2
== iommu 1
< iommu_bus_base 1
+ iommu_bus_base 6
| IOMMU_CTRL_ENAB 8
+ IOMMU_INVALID_PTE 2
< iommu_leak_pages 1
* iommu_page 1
+ iommu_page 1
< iommu_pages 1
+ iommu_pages 2
* iommu_pages 3
+ IOMMU_RESERVED_PTE 2
>> iommu_size 1
+ iommu_size 4
< IOMMU_TOTAL_ENTRIES 1
+ IO_MODULE_II_CDATA 1
+ IO_MODULE_IO_COMMAND 2
+ IO_MODULE_IO_STATUS 2
+ io_num 1
== IO_OK 13
== IO_OUT_CHECK 1
< iop 1
== iop 6
+ iop 6
+ IOPA 9
+ IOP_ADDR_RECV_STATE 2
+ IOP_ADDR_SEND_STATE 3
| IO_PAGE_MASK 24
+ IO_PAGE_SHIFT 23
>> IO_PAGE_SHIFT 8
+ IO_PAGE_SIZE 18
| IOP_AUTOINC 1
< iop_base 1
== iop_base 3
| iop_base 4
+ iop_base 4
+ IOPD 6
* IO-PDIR 2
+ io_pg_count 5
* IOPGSIZE 2
+ IOPGSIZE 2
+ io_pg_start 1
| IOP_INT0 1
| IOP_INT1 1
| IOPL_MASK 1
== IOP_MSG_COMPLETE 1
* IOP_MSG_LEN 4
< IOP_MSG_LEN 6
== IOP_MSG_NEW 1
>> io_port 1
+ io_port 18
< io_port 2
| io_port 2
| ioport 2
+ ioPort 2
+ ioport 25
< ioport 3
+ IO_PORT_32_BIT 4
+ IO_PORT 42
+ IO_PORT_LOGICAL_END 1
+ IO_PORT_LOGICAL_START 1
+ IO_PORT_VIRTUAL_OFFSET 4
+ IOP_RAM_DATA 10
+ IOP_REG_SC 1
| IOP_RUN 3
| _IO_PSW_MASK 12
< iopte 2
| iopte 2
+ iopte 2
== iopte 6
| IOPTE_CACHE 1
| IOPTE_PAGE 10
| IOPTE_STBUF 2
| IOPTE_VALID 3
| IORDY_EN 1
< ioremap_bot 1
+ ioremap_ptr 2
+ io_remap_range 1
| IORESOURCE_AUTO 2
| IORESOURCE_BUSY 12
== IORESOURCE_IO 1
| IORESOURCE_IO 21
== IORESOURCE_IRQ 1
== IORESOURCE_MEM 1
| IORESOURCE_MEM 41
| IORESOURCE_PREFETCH 7
>> IOSAPIC_DELIVERY_SHIFT 3
+ IOSAPIC_DELIVERY_SHIFT 3
>> IOSAPIC_DEST_SHIFT 1
+ IOSAPIC_DEST_SHIFT 2
== IOSAPIC_LOWEST_PRIORITY 2
+ IOSAPIC_MASK_SHIFT 1
>> IOSAPIC_POLARITY_SHIFT 1
+ IOSAPIC_POLARITY_SHIFT 1
+ IOSAPIC_REG_SELECT 16
>> IOSAPIC_TRIGGER_SHIFT 1
+ IOSAPIC_TRIGGER_SHIFT 1
+ IOSAPIC_WINDOW 16
+ IOS_DIRECT_BASE 1
+ IOS_DIRECT_MASK 1
+ IOS_DIRECT_ROUTE 1
+ IOS_DIST_BASE 1
+ IOS_DIST_MASK 1
+ IOS_DIST_ROUTE 1
>> io_sectors 3
&& io_seen 1
< iosize 1
== iosize 2
+ io_size 2
+ IO_SIZE 4
+ IOSPACE 1
| IO_SPACE_BASE 1
== IOSP_EXT_STATUS 1
== IOSP_STATUS_OPEN_RSP 1
+ io_start 1
+ IO_START 2
| iostatus 2
| IO_SWIZ_BASE 1
< io_tlb_end 2
< io_tlb_nslabs 3
+ IO_TLB_SEGSIZE 2
>> IO_TLB_SHIFT 1
+ IO_TLB_SHIFT 9
< io_tlb_start 2
+ io_tlb_start 4
>> iouart 1
| iouart 1
+ IOUNIT_DMA_BASE 8
>> IO_UNMAPPED_REGION_ID 1
+ iov 2
== iov 28
| ioval 2
>> iova_space_size 2
== iovb 5
+ iov_base 3
== iov_buf 3
== io_vec 1
< iovec_cnt 1
+ iovec_cnt 1
== iovlen 1
+ iov_len 1
+ iov_order 5
| iovp 2
>> IOVP_SHIFT 2
+ IOVP_SHIFT 26
* IOVP_SIZE 4
< IOVP_SIZE 7
== iovstack 25
>> io_word 2
| io_word 2
+ io_word 2
>> ip 1
* IP 1
* IP. 1
< ip 14
+ ip 16
* IP27_NMI_KREGS_CPU_SIZE 1
>> IP2_CALLOUT_MAJOR 1
>> IP2_IPL_MAJOR 2
< IP2_MAX_BOARDS 16
< IP2_MAX_PORTS 2
+ IP2_PORTS_PER_BOARD 1
* IP2_PORTS_PER_BOARD 2
>> IP2_TTY_MAJOR 1
< IP32_IRQ_MAX 1
== ip 39
* ip 5
| ip 6
< IP6Q_HASHSZ 1
+ IP6Q_HASHSZ 1
+ ip6_rt_gc_elasticity 1
+ ip6_rt_gc_interval 2
>> ip6_rt_gc_timeout 1
== ip6_rt_policy 4
== IP6T_CONTINUE 2
+ ip6t_entry 1
+ ip6t_entry_match 1
+ ip6t_entry_target 1
* IP6T_LIMIT_SCALE 2
== IP6T_MULTIPORT_DESTINATION 1
== IP6T_MULTIPORT_SOURCE 1
== IP6T_RETURN 1
+ IP6T_SO_GET_MAX 1
+ IP6T_SO_SET_MAX 1
== IP6T_SO_SET_REPLACE 1
+ IP6T_TABLE_MAXNAMELEN 1
+ IPAC_ACFG 2
+ IPAC_AOE 2
+ IPAC_CONF 2
== IP_ACCT_APPEND 1
== IP_ACCT_DELETE 1
== IP_ACCT_FLUSH 1
== IP_ACCT_INSERT 1
== IP_ACCT_ZERO 1
+ IPAC_ID 1
+ IPAC_ISTA 2
>> i_packets 1
+ IPAC_MASK 6
+ IPAC_POTA2 4
== IP_ADD_MEMBERSHIP 1
+ ip_address 1
== ipaimap 1
== ipaimap2 1
| IPANSLST 4
== ipar 2
== ipbmap 1
== ipbmap2 1
+ IP_BUFFER_QUEUE_DEPTH 2
| IPBUFLST 2
+ IPC 1
== IPC_64 12
| IPC_64 44
| IPC_CREAT 10
| IPC_EXCL 4
+ IPCheckSumErrors 4
< IPCMNI 2
| IPC_NOWAIT 2
< ipcnum 3
* ip_conntrack_htable_size 1
* ip_conntrack_htable_size); 1
< ip_conntrack_htable_size 6
== ip_conntrack_sysctl_header 1
== IPC_PRIVATE 3
== IPC_SET 7
== IPC_STAT 1
== IP_CT_DIR_ORIGINAL 8
== IP_CT_DIR_REPLY 5
== IP_CT_ESTABLISHED 3
+ IP_CT_ESTABLISHED 3
+ IP_CT_IS_REPLY 8
== IP_CT_NEW 8
< IP_CT_NUMBER 1
+ IP_CT_RELATED 3
== IP_CT_RELATED 5
| IP_CTS 2
| IP_DCD 2
== IPDDP_DECAP 2
== IPDDP_ENCAP 1
== ipddp_mode 3
| IP_DEV_FLAG_PUBLIC_DEVICE)) 1
| IP_DF 1
| IP_DSR 2
< ipe 1
| IPFail 2
| IPFGMID 6
| IPFGPID 2
* ip_forward() 1
+ IP_FREEBIND 1
== IP_FW_APPEND 1
< IP_FW_CHAINS 2
== IP_FW_CHECK 1
| IP_FW_COMMAND 1
== IP_FW_DELETE 1
| IP_FW_F_ACCEPT 1
== IP_FW_F_ALL 1
== IP_FW_F_ICMP 4
| IP_FW_F_ICMPRPL 1
== IP_FW_FLUSH 1
| IP_FW_F_MASQ 1
== IP_FW_FORWARD_CHAIN 2
| IP_FW_F_PRN 2
| IP_FW_F_REDIR 1
== ip_fw_fwd_chain 1
== ip_fw_in_chain 1
== IP_FW_INPUT_CHAIN 1
== IP_FW_INSERT 1
== IP_FW_MASQ_TIMEOUTS 1
+ IP_FW_MAX_LABEL_LENGTH 1
+ IP_FW_MAX_PORTS 1
< IP_FW_MAX_PORTS 2
== IP_FW_MODE_ACCT_IN 3
== IP_FW_MODE_ACCT_OUT 3
| IP_FW_MODE_ACCT_OUT 8
== IP_FW_MODE_CHK 1
== IP_FW_OUTPUT_CHAIN 1
== IP_FW_POLICY 1
== ipfwsk 1
| IP_FW_TYPE 4
== IP_FW_ZERO 1
* ipg 1
| IPG_VAL_FAST_ETH 1
+ iph 12
< IPH5526_NOVRAM_SIZE 2
+ IPH5526_NOVRAM_SIZE 6
+ IP_HDRINCL 1
== IpHeaderChecksum 1
< IpHeaderLength 1
+ IpHeaderLength 2
== IPI_CALL_FUNC 1
| IPICB_OPTION_64BIT_ADDRESSING 1
| IPICB_OPTION_NO_BROADCAST_FASTPOST 1
== IPI_CPU_STOP 1
< ip_idx 2
== ipimap 1
== IPI_RESCHEDULE 1
>> ipl_emu 1
| ipl_emu 2
| IPLEMU_DISABLEINT 3
| IPLEMU_IPLMASK 2
| IPLEMU_SETRESET 1
< ip_len 1
+ ip_len 3
>> ip_length 10
+ IPL_MCHECK 1
* iplminor 2
>> ipmb_seq 1
| IP_MF 13
== IPMICTL_RECEIVE_MSG_TRUNC 1
== IPMI_IPMB_ADDR_TYPE 2
== IPMI_IPMB_BROADCAST_ADDR_TYPE 2
< IPMI_IPMB_NUM_SEQ 5
< ipmi_major 1
== ipmi_major 1
>> IPMI_NETFN_APP_REQUEST 10
== IPMI_SYSTEM_INTERFACE_ADDR_TYPE 1
+ IPMI_TIMEOUT_JIFFIES 1
< ipmi_version_major 1
== ipmi_version_major 1
< ipmi_version_minor 1
== ipmi_watchdog_state 3
+ IP_MTU_DISCOVER 1
== IP_MULTICAST_LOOP 1
== IP_MULTICAST_TTL 1
< ip_nat_htable_size 1
+ ip_nat_htable_size 1
+ IP_NAT_MANIP_DST 1
== IP_NAT_MANIP_DST 2
+ IP_NAT_MANIP_SRC 1
== IP_NAT_MANIP_SRC 8
| IP_NAT_RANGE_MAP_IPS 1
| IP_NAT_RANGE_PROTO_SPECIFIED 1
== IP_netmask 1
| IP_netmask 2
| IPNORPY 2
| IP_OFFSET 11
== i_port 1
+ IP_PKTINFO 1
| IPPP_ASSIGNED 1
| IPPP_CONNECT 1
| IPPP_OPEN 2
== ipprot 4
&& ip->proto 1
== IPPROTO_AH 3
== IPPROTO_DSTOPTS 2
== IPPROTO_ESP 6
== IPPROTO_FRAGMENT 3
== IPPROTO_HOPOPTS 2
== IPPROTO_ICMPV6 6
== IPPROTO_IP 5
== IPPROTO_IPV6 1
== IPPROTO_NONE 4
== IPPROTO_RAW 2
== IPPROTO_ROUTING 2
== IPPROTO_TCP 8
== IPPROTO_UDP 13
== IPQ_COPY_NONE 2
< IPQ_HASHSZ 1
+ IPQ_HASHSZ 1
< IPQM_BASE 2
< IPQM_MAX 2
== ipqnl 2
| ipr 2
| IPR_CTS 2
| IPR_DCD 3
| IPR_DCDCHANGE 1
| IPR_DTR 2
+ IP_RECVERR 1
+ IP_RECVOPTS 1
+ IP_RECVTOS 1
+ IP_RECVTTL 1
+ IP_RETOPTS 1
| IP_RI 2
| IPR_MUTE 2
+ IP_ROUTER_ALERT 1
| IPR_RTS 2
>> ip_rt_gc_interval 1
+ ip_rt_gc_interval 1
< ip_rt_gc_timeout 1
+ ip_rt_max_delay 2
+ ip_rt_min_delay 1
< ip_rt_min_pmtu 2
| IPR_VOLDECR 2
| IPR_VOLINCR 2
< ips 6
| IPS_BIT_EBM 4
| IPS_BIT_EI 4
| IPS_BIT_GHI 8
| IPS_BIT_I2O_OPQI 1
| IPS_BIT_I960_MSG0I 1
| IPS_BIT_I960_MSG1I 1
| IPS_BIT_OP 4
| IPS_BIT_SCE 2
| IPS_BIT_START_STOP 4
== ips_cd_boot 3
+ IPS_COMPAT_ID_LENGTH 4
* IPS_DAYS_NORMAL_YEAR 2
== IPS_FAILURE 2
== IPS_FFDC 2
== ips_FlashData 1
>> IPS_GOOD_POST_STATUS 1
| IPS_GSC_STATUS_MASK 6
== IPS_INTR_IORL 1
== IPS_INTR_ON 3
< ips_ioctlsize 2
* ipsize 1
== IPS_MAX_ADAPTERS 1
< IPS_MAX_ADAPTERS 5
+ IPS_MAX_CMDS 2
< IPS_MAX_CONFIG_BYTES 2
< IPS_MAX_POST_BYTES 2
* IPS_MAX_SG 1
+ IPS_MAX_TARGETS 1
< ips_next_controller 4
== ips_num_controllers 1
< ips_num_controllers 2
* IPS_ONE_SEC 1
== ips_released_controllers 1
| IPS_SCSI_INQ_Sync 2
| IPS_SCSI_INQ_WBus16 2
| IPS_SCSI_REQSEN_CURRENT_ERR 1
| IPS_SCSI_REQSEN_VALID 1
* IPS_SECS_DAY 2
* IPS_SECS_HOUR 3
* IPS_SECS_MIN 4
== ips_sg 1
+ IPS_STATUS_Q_SIZE 4
+ IPS_STATUS_SIZE 4
== IPS_SUCCESS 6
== IPS_SUCCESS_IMM 17
== IPT_CONTINUE 2
< IPT_DSCP_MAX 2
== ipte_cache 1
| IPT_ECN_OP_MATCH_CWR 4
| IPT_ECN_OP_SET_CWR 4
+ ipt_entry 1
+ ipt_entry_match 1
+ ipt_entry_target 1
* IPT_LIMIT_SCALE 2
== IPT_MULTIPORT_DESTINATION 1
== IPT_MULTIPORT_SOURCE 1
+ IP_TOS 1
== IPTOS_LOWDELAY 1
== IPTOS_MINCOST 1
== IPTOS_NORMALSVC 1
== IPTOS_RELIABILITY 1
| IPTOS_RT_MASK 1
== IPTOS_THROUGHPUT 1
== iptr 5
== IPT_RETURN 1
+ IPT_SO_GET_MAX 1
+ IPT_SO_SET_MAX 1
== IPT_SO_SET_REPLACE 1
+ IPT_TABLE_MAXNAMELEN 1
+ IP_TTL 1
== I_PUSH 1
* iput() 1
== IPV6_ADD_MEMBERSHIP 1
== IPV6_ADDR_ANY 18
| IPV6_ADDR_COMPATv4 4
| IPV6_ADDR_LINKLOCAL 15
| IPV6_ADDR_LOOPBACK 6
== IPV6_ADDR_MAPPED 11
| IPV6_ADDR_MAPPED 2
| IPV6_ADDR_MULTICAST 27
| IPV6_ADDR_SCOPE_MASK 1
| IPV6_ADDR_UNICAST 15
== IPV6_CHECKSUM 2
| IPV6_FLOWLABEL_MASK 1
+ ipv6h 1
+ IPV6_MIN_MTU 1
< IPV6_MIN_MTU 8
+ ipx 1
== ipxcfg_auto_create_interfaces 1
== ipx_interfaces 1
== ipx_internal_net 5
< IPX_MAX_EPHEMERAL_SOCKET 1
< IPX_MIN_EPHEMERAL_SOCKET 1
== ipx_primary_net 4
== IPX_TYPE 2
+ IQCFG 1
* iqhead 1
+ iqhead 1
+ IQLENR0 2
+ IQLENR1 1
+ IQRX0 1
* iqtail 1
+ iqtail 1
+ IQTX0 1
== iqueue 1
>> IR 1
+ IR 1
| IR_19200 15
== IR 20
| IR_2400 2
== ir 3
>> IR_4000000 9
| ir 8
| IR_9600 17
== iranges 1
| ir_baud 2
| IRCC_1152 1
+ IRCC_BOF_COUNT_HI 1
+ IRCC_BOF_COUNT_LO 1
< ircc_cfg 1
| IRCC_CFGA_TX_POLARITY 2
+ IRCC_CHIP_ID 1
+ IRCC_CONTROL 4
| IRCC_CRC 1
< ircc_dma 1
== ircc_dma 1
+ IRCC_FIFO_THRESHOLD 2
< ircc_fir 1
+ IRCC_ID_HIGH 1
+ IRCC_ID_LOW 1
+ IRCC_IER 5
| IRCC_IER_EOM 4
+ IRCC_IIR 1
| IRCC_IIR_EOM 1
+ IRCC_INTERFACE 1
< ircc_irq 1
== ircc_irq 1
+ IRCC_LCR_A 2
+ IRCC_LCR_B 6
| IRCC_LCR_B_SIP_ENABLE 4
+ IRCC_LSR 1
+ IRCC_MASTER 17
+ IRCC_RX_SIZE_HI 1
+ IRCC_RX_SIZE_LO 1
+ IRCC_SCE_CFGA 4
+ IRCC_SCE_CFGB 20
< ircc_sir 1
+ IRCC_TX_SIZE_HI 1
+ IRCC_TX_SIZE_LO 1
+ IRCC_VERSION 1
>> irc_dlevel 1
| IRCFG_CRC16 1
| IRCFG_ENRX 1
| IRCFG_ENTX 2
| IRCFG_MIR 1
| IRCFG_MSTR 1
| IRCFG_SIR 1
| IRCFG_SIRFILT 1
== ircomm 1
* IrCOMM 3
| IRCOMM_3_WIRE 2
| IRCOMM_3_WIRE_RAW 2
| IRCOMM_9_WIRE 2
| IRCOMM_CD 4
| IRCOMM_CENTRONICS 1
* ircomm_close 1
* ircomm_close_instance 1
| IRCOMM_CTS 4
| IRCOMM_DCE_DELTA_ANY 1
| IRCOMM_DELTA_CD 2
| IRCOMM_DELTA_CTS 1
| IRCOMM_DELTA_DTR 1
| IRCOMM_DELTA_RI 2
| IRCOMM_DELTA_RTS 3
* ircomm_detach_cable 1
+ IRCOMM_DTR 1
| IRCOMM_DTR 2
* ircomm_flow_request 3
+ IRCOMM_HEADER_SIZE 2
* ircomm_open_tsap 1
| IRCOMM_RI 2
+ IRCOMM_RTS 1
| IRCOMM_RTS 2
* ircomm_ttp_connect_response 1
== ircomm_tty 1
* ircomm_tty_next_state 2
< IRCOMM_TTY_PORTS 2
+ IRCR1 5
| IR_CRC_ERROR 1
* irda0 2
* IrDA 1
* irda_backoff_timer_expired 1
* irda_connect_response 1
== irda_desc 2
* irda_destroy_socket 3
* irda_device_dongle_cleanup 2
< IRDA_ENTRIES_NUM 2
* irda_final_timer_expired 2
+ IRDA_MAX_HEADER 1
* irda_release 1
| IRDA_TRANS 2
+ IRDA_USB_MAX_MTU 1
* irda_wd_timer_expired 2
| IR_DMA_ENABLE 2
| ireason 3
== ireason 4
&& ireg->cmsb 1
&& (ireg->par[0] 2
| IRENABLE_CRC16_ON 2
| IRENABLE_ENRXST 2
| IR_FIFO_OVER 2
| irflags 2
< IR_HIGH 1
* IrIAP 2
* irias_delete_attrib 2
* irias_delete_value 3
* irias_find_object 2
* irias_insert_object 2
== irintr 1
| irintr 2
== IRINTR_ACTIVITY 1
| IRINTR_ACTIVITY 4
| IRINTR_RPKTINT 1
| IRINTR_TPKTEN 2
| IRINTR_TPKTINT 1
== IRIX_F_ALLOCSP 1
| IRIX_MAP_AUTOGROW 2
== irlan 1
* IrLAN 1
| IRLAN_BROADCAST 1
* irlan_client_wakeup 1
| IRLAN_DIRECTED 1
* irlan_eth_init 1
* irlan_eth_open 1
| IRLAN_FUNCTIONAL 1
* irlan_get_media_char 1
| IRLAN_GROUP 1
* irlan_init 1
| IRLAN_IPX_SOCKET 1
| IRLAN_MAC_FRAME 1
| IRLAN_MULTICAST 1
== irlap 1
* IrLAP 10
* __irlap_close 2
* irlap_flush_all_queues 2
* irlap_next_state 1
* irlap_reset_indication 2
== irlmp 1
* IrLMP 6
* irlmp_cleanup 2
| irlmp_data_request 1
* irlmp_data_request 2
* irlmp_dump_discoveries 2
| IR_MAX_LEN 1
+ IR_MSL 5
< IRNET_MAX_COMMAND 2
| IRONGATE_IO 1
| IRONGATE_jd 1
| IRONGATE_MEM 1
+ IRONGATE_MEM 3
== IROOT 1
+ IROOT 5
< IRQ0_IRQ 1
* IRQ 1
| IRQ_11 1
* irq 12
| IRQ_12 1
== irq 138
< IRQ1 4
| IRQ_15 1
== irq2 3
+ irq 248
+ irq_2_pin 8
>> irq 31
< irq 341
< IRQ5_IRQ 1
| irq 73
< IRQ7 4
&& irq 8
| IRQ_9 1
| IRQ_ACK 2
+ irq_action 48
| IRQ_ALLSENT 1
+ IRQ_AMIGA_AUTO 10
< IRQ_AMIGA_AUTO 7
+ IRQ_AMIGA_CIAA 12
< IRQ_AMIGA_CIAA 6
+ IRQ_AMIGA_CIAB 12
< IRQ_AMIGA_CIAB 6
< IRQ_AMIGA_PORTS 2
| IRQ_AUTODETECT 30
+ irq_base 22
+ irq_bias 1
| irq_bit 15
| irqbits 1
+ irq_bits 1
== irq_bits 2
>> irq_bits 4
| IRQ_BREAK_ON 1
| irqbyte 5
< irq_cascade 1
| irqcfg 1
== IRQ_Channel 4
+ IRQ_CONFIG 2
| IRQCONTROL_FIFO_CLEAR 2
+ irq_count 1
< irq_count1 1
== irq_count 3
| IRQ_CPU_B 6
== irqctrler 2
| IRQ_CTS 3
| IRQ_DCD 1
+ _irq_desc 1
+ irq_desc 79
== irq_dev 2
| IRQ_DISABLED 31
| (IRQ_DISABLED|IRQ_INPROGRESS))) 1
+ IRQ_DMA0 1
| irq_drq 2
+ IRQ_ENABLE_CLEAR 3
+ IRQ_ENABLE_SET 1
| IRQ_EOF_AS_TX1 4
| IRQ_EOF_AS_TX2 2
| IRQ_EOF_RX1 4
| IRQ_EOF_RX2 2
| IRQ_EOF_SY_TX1 2
| IRQ_EOF_SY_TX2 1
| IRQ_EXITHUNT 1
| IRQ_FIRST_SHARED 14
| irqflags 12
| IRQ_FLG_FAST 16
| IRQ_FLG_LOCK 1
| IRQ_FLG_REPLACE 7
== irq_found 1
| IRQ_HANDLE_PRESENT 17
< irqhit 1
== irq_hits 2
+ IRQ_I8259_CASCADE 2
== irq_idx 1
+ irq_idx 11
== irq_in 2
+ IRQindex 2
| IRQ_INFO2_VALID 36
| IRQ_INPROGRESS 170
* __irq_itoa(). 1
< IRQ_KMALLOC_ENTRIES 4
== irq_level 1
| IRQ_LEVEL 17
< irq_level 4
| IRQ_LEVEL_ID 36
== IRQ_MAC_ADB_CL 1
== IRQ_MAC_ADB_SR 1
* IRQ_MAP_LEN 2
== irq_mask 1
| irqmask 12
== irqMask 2
>> irqmask 4
| IRQ_MASK 5
+ IRQ_MIN 1
>> irq_mode 1
| irq_mode 1
== irq_no 2
== IRQ_NONE 1
* irq_nr 2
< irq_nr 24
< irqnr 3
+ irqnr 4
>> irq_nr 6
== irq_nr 7
| irq_nr 8
+ irq_nr 83
== irqnum 1
+ irq_num 1
>> irqnumber 1
| irqnumber 1
+ irqnumber 1
< irqnumber 4
| irq_number 4
+ irq_orig 1
+ IRQpending 2
| IRQ_PER_CPU 8
< IRQ_PER_REGION 1
| IRQ_POLARITY_MASK 2
| IRQ_POLARITY_NEGATIVE 14
| IRQ_POLARITY_POSITIVE 6
< irq_prop 1
| irq_reg 2
| irqreg 2
| IRQ_REPLAY 27
| IRQ_REQ 1
&& (irq_ret 1
== irq_ret 4
>> IRQ_RING_SIZE 1
| IRQ_RISCI 1
| IRQ_RXEOM 4
+ IRQ_RXFIFO 6
| IRQ_RXTIME 1
* IRQs 2
< IRQS 2
| irqs 4
< irqs 5
+ IRQ_SA1111_START 1
| IRQ_SEL 2
| IRQSELECT_SCSIRESET_IRQ 2
| IRQ_SENSE_MASK 3
| irqshift 2
== irq_src 14
>> irq_src 4
| irq_src 9
| irq_src_mask 4
< irqstack 2
== irqstack_end 1
< irqstack_end 3
+ IRQSTACKSIZE 1
== irq_stat 1
| irqstat 16
| irq_stat 8
| irqstatus 16
| irq_status 4
| irqStatus 4
| IRQSTATUS_ANY_IRQ 3
| IRQSTATUS_AUTOSCSI_IRQ 1
| IRQSTATUS_BMCNTERR_IRQ 1
| IRQSTATUS_FIFO 2
| IRQSTATUS_FIFO_SHLD_IRQ 1
| IRQSTATUS_MASK 4
| IRQSTATUS_PCI_IRQ 1
| IRQSTATUS_PHASE_CHANGE_IRQ 1
| IRQSTATUS_RESELECT_OCCUER 2
| IRQSTATUS_SCSI 5
| IRQSTATUS_SCSIRESET_IRQ 1
| IRQSTATUS_TIMER_IRQ 1
| IRQ_SW 2
+ IRQtable 2
| irq_test 1
| IRQ_TIMER 1
+ IRQ_TO_BIT 1
| IRQ_TXFIFO 1
| irq_type 1
== irq_type 2
| IRQ_TYPE 3
== IrqType 6
| IRQTYPE_DSP 2
| IRQ_TYPE_DYNAMIC_SHARING 8
| IRQ_TYPE_EXCLUSIVE 17
== IRQ_TYPE_FAST 2
| IRQTYPE_MPUIN 2
| IRQTYPE_MPUOUT 2
< IRQ_TYPE_PRIO 1
< IRQ_TYPE_SLOW 1
== IRQ_TYPE_SLOW 3
| IRQTYPE_TIMER 2
| IRQ_UNDERRUN 1
== irq_usage 1
| IRQ_WAITING 52
+ IRR 2
| irr 6
+ irr_bit 1
| IRR_ETHERNET 1
| IRR_IEN 2
| IRR_SA1111 1
| IRR_USAR 5
| IR_RXBREAK 1
| IR_RX_ERROR 3
| IR_RXRDY 1
| IRST 2
== irt 4
== irt_cell 1
>> IRT_DEV_SHIFT 1
+ IRT_DEV_SHIFT 1
== irte 3
== irt_num_entry 1
< irt_num_entry 3
== irttp 2
* irttp_cleanup 2
* irttp_udata_request 2
== irtty 1
* irtty_media_busy_expired 2
| IR_TX_ERROR 1
| IR_TX_STATUS 2
| ir_xbof 2
+ is 1
== is 2
| is 21
+ is64 6
* is 98
== ISA 5
* ISA 5
< isa_bios 1
< isa_boards_found 1
+ isa_boards_found 1
== isa_br 3
| ISAC_CIR0_CIC0 1
| ISAC_CIR0_CIC1 1
| ISAC_CMDR_RRES 1
| ISAC_CMDR_XME 1
| ISAC_CMDR_XRES 1
| ISAC_CMDR_XTF 1
| ISAC_EXIR_MOS 1
| ISAC_EXIR_XDU 1
| ISAC_EXIR_XMR 1
== isa_chain 2
| ISAC_ISTA 3
+ ISAC_ISTA 3
| ISAC_ISTA_CISQ 1
| ISAC_ISTA_EXI 1
| ISAC_ISTA_RME 1
| ISAC_ISTA_RPF 1
| ISAC_ISTA_RSC 1
| ISAC_ISTA_SIN 1
| ISAC_ISTA_XPR 1
* ISA_CNF_OFFSET 1
+ ISA_COR 4
| ISA_COR_RESET 2
+ ISAC_PCI_ADDR 1
+ ISAC_PCI_DATA 1
| ISAC_RBCH_XAC 1
+ ISAC_REG_OFFSET 2
| ISAC_RSTA_CRC 2
| ISACSX_CIR0_CIC0 1
| ISACSX_ISTA_CIC 1
| ISACSX_ISTAD_RFO 1
| ISACSX_ISTAD_RME 1
| ISACSX_ISTAD_RPF 1
| ISACSX_ISTAD_XDU 1
| ISACSX_ISTAD_XMR 1
| ISACSX_ISTAD_XPR 1
| ISACSX_ISTA_ICD 1
| ISACSX_RSTAD_CRC 2
| ISACSX_RSTAD_RDO 2
== isadev 1
== isa_dma_bridge_buggy 1
| isa_enable 2
< isa_initialized 1
* ISAIO 2
+ isa_io_base 2
< isa_irq 1
+ ISA_ISR 1
| ISA_ISR_ERR 1
| ISA_ISR_OUT 1
>> isamps 5
| isamps 5
< ISA_NRPORTS 1
+ ISA_OFFSET 1
* ISAPnP 2
== isapnp 3
&& isapnp 7
== isapnp_allow_dma0 1
< ISAPNP_CARD_DEVS 1
+ ISAPNP_CFG_DMA 2
== isapnp_checksum_value 1
== ISAPNP_FUNCTION(0x133)) 1
== isapnp_info_card 1
== isapnp_info_device 1
== _isa_pnp_inited 1
< isapnpjump 5
>> isapnp_rdp 1
< isapnp_rdp 6
| ISAPNP_RES_PRIORITY_ACCEPTABLE 1
< isapnp_verbose 1
| ISAR_HIS_BSTREQ 2
| ISAR_HIS_IOM2CFG 2
| ISAR_HIS_IOM2REQ 2
| ISAR_HIS_PSTREQ 8
| ISAR_HIS_PUMPCFG 5
| ISAR_HIS_PUMPCTRL 20
| ISAR_HIS_SARTCFG 6
| ISAR_IRQSTA 6
== ISA_SER_ID 1
< ISATR_MAX_ADAPTERS 2
| IS_ATTR 5
| IS_BITS 4
< isb_subtype 1
| isb_subtype 12
< isb_type 1
| isc 2
+ iSCB_CMD 5
+ iSCB_RFA 2
+ iSCB_STATUS 5
| ISC_CCI 3
| IS_CIRRUS 1
| iscomma 1
&& is_console 1
| ISC_PCI 1
| i_scr 17
== iscsiAuthChapAlgorithmMd5 1
== iscsiAuthChapChallengeLength 1
+ iscsiAuthClientBase64String 1
+ iscsiAuthClientHexString 3
== iscsiAuthDebugStatusNotSet 1
< iscsiAuthKeyTypeFirst 4
< iscsiAuthKeyTypeLast 4
< iscsiAuthKeyTypeMaxCount 2
== iscsiAuthMethodChap 1
== iscsiAuthNegRoleOriginator 1
== iscsiAuthNegRoleResponder 1
== iscsiAuthNodeTypeInitiator 1
== iscsiAuthNodeTypeTarget 1
== iscsiAuthOptionNone 2
== iscsiAuthStatusContinue 2
== iscsiAuthStatusInProgress 3
== iscsiAuthStatusNoError 4
== iscsiAuthStatusPass 3
< iscsiAuthStringMaxLength 1
== iscsiAuthVersionDraft8 1
== iscsiAuthVersionRfc 1
* iscsi_bus 2
== iscsi_currently_probing 3
== ISCSI_ESTABLISH_SESSION 2
== ISCSI_GETTRACE 2
== iscsi_hba_list 2
== iscsi_lun_probe_head 1
== iscsi_lun_probe_tail 1
< ISCSI_MAX_CANQUEUE 2
* ISCSI_MAX_CHANNELS_PER_HBA 2
+ ISCSI_MAX_CHANNELS_PER_HBA 2
* ISCSI_MAX_LUN 2
< ISCSI_MAX_LUN 6
< ISCSI_MIN_CANQUEUE 2
| ISCSI_OP_IMMEDIATE 4
| ISCSI_OP_LOGIN_CMD 1
| ISCSI_OP_LOGIN_RSP 1
| ISCSI_OP_LOGOUT_CMD 1
| ISCSI_OP_NOOP_OUT 2
< ISCSI_PREALLOCATED_TASKS 2
== ISCSI_PROBE_LUNS 1
== ISCSI_RESET_PROBING 1
< ISCSI_RXCTRL_SIZE 2
== ISCSI_SHUTDOWN 2
== ISCSI_TASK_READ 1
== ISCSI_TASK_WRITE 1
== ISCSI_TERMINATE_SESSION 1
&& iscsi_timer_pid 1
&& iscsi_timer_running 1
== ISCSI_TM_FUNC_TARGET_COLD_RESET 2
== ISCSI_TM_FUNC_TARGET_WARM_RESET 2
< ISCSI_TRACE_COUNT 2
| ISC_VCI 4
* ISD200_ENUM_BSY_TIMEOUT 1
* ISD200_ENUM_DETECT_TIMEOUT 1
== ISD200_GOOD 8
== ISD200_TRANSPORT_FAILED 1
== ISD200_TRANSPORT_GOOD 6
&& is_DC21040 1
&& is_DC21041 5
== IsDead 2
== isdir 1
| IS_DL10019 1
| IS_DL10022 3
| IS_DMA_INT 2
>> ISDN_AUDIO_SETDD 1
| ISDN_CHARGEHUP 1
== ISDN_CTYPE_ELSA_PCMCIA 1
| ISDN_FEATURE_L2_FAX 1
| ISDN_FEATURE_L2_HDLC 6
| ISDN_FEATURE_L2_MODEM 1
| ISDN_FEATURE_L2_TRANS 1
| ISDN_FEATURE_L2_V11019 4
| ISDN_FEATURE_L2_V11096 4
| ISDN_FEATURE_L2_X25DTE 1
| ISDN_FEATURE_L2_X75I 5
| ISDN_FEATURE_L3_TRANS 2
| ISDN_FEATURE_P_EURO 1
| ISDN_HAVECHARGE 1
< ISDN_LMSNLEN 2
< ISDNLOOP_BCH 2
| ISDNLOOP_FLAGS_B2ACTIVE 4
+ ISDNLOOP_TIMER_ALERTWAIT 1
+ ISDNLOOP_TIMER_BCREAD 2
+ ISDNLOOP_TIMER_DCREAD 2
< ISDN_MAX_CHANNELS 52
== ISDN_MAX_DRIVERS 1
< ISDN_MAX_DRIVERS 14
+ ISDN_MINOR_B 1
< ISDN_MINOR_BMAX 5
< ISDN_MINOR_CTRL 1
+ ISDN_MINOR_CTRL 5
< ISDN_MINOR_CTRLMAX 6
+ ISDN_MINOR_PPP 8
< ISDN_MINOR_PPPMAX 6
== ISDN_MINOR_STATUS 6
< ISDN_MODEM_NUMREG 2
< ISDN_MSNLEN 1
+ ISDN_MSNLEN 13
| ISDN_NET_CBHUP 1
| ISDN_NET_DM_MANUAL 1
== ISDN_PROTO_L2_FAX 10
< ISDN_PROTO_L2_MAX 1
== ISDN_PROTO_L2_MODEM 8
>> ISDN_PROTO_L2_TRANS 1
== ISDN_PROTO_L2_TRANS 2
+ ISDN_SERIAL_XMIT_MAX 1
< ISDN_SERIAL_XMIT_MAX 2
* ISDN_SERIAL_XMIT_SIZE 1
| ISDN_TIMER_CARRIER 1
| ISDN_TIMER_FAST 1
| ISDN_TIMER_MODEMPLUS 1
| ISDN_TIMER_MODEMREAD 1
| ISDN_TIMER_MODEMRING 1
| ISDN_TIMER_MODEMXMIT 1
| ISDN_TIMER_NETDIAL 1
| ISDN_TIMER_NETHANGUP 1
+ ISDN_TIMER_RES 2
| ISDN_TIMER_SLOW 3
| ISDN_USAGE_EXCLUSIVE 2
&& is_double_speed 1
* iseek 2
== IS_EISA 2
< isense_idx 1
== isense_idx 1
* iSeries_CurrentIndex 3
+ iSeries_CurrentIndex 4
== iSeries_IoBarTable 1
== iSeries_IoMmTable 1
* iSeries_IoMmTable_Entry_Size 1
+ iSeries_recal_tb 1
+ iSeries_recal_titan 2
| IS_EXT_REG 2
&& is_falcon 3
&& is_floppy 1
== is_free 1
| IsGigabit 1
>> is_hot_plug 1
| is_hot_plug 1
| IS_HW_ERR 2
| IS_I2C_READY 4
== isi 3
== IS_I82365DF 2
&& isich4 2
| ISICOM_KILLRX 2
| ISI_CTS 8
| ISI_DCD 6
| ISI_DSR 3
| ISI_DTR 2
| ISIG 3
| IS_INDIRECT 3
+ isi_ports 1
| ISI_RI 3
| IS_IRQ_SENSOR 2
| IS_IRQ_STAT 4
| IS_IRQ_TIST_OV 2
| ISI_RTS 2
== IS_ISA 2
* isize 1
+ isize 3
< isize 9
< islash 1
&& is_llp_tx_retry_intr 1
| IS_LNK_SYNC_M1 4
| IS_LNK_SYNC_M2 4
| IS_M1_PAR_ERR 2
| IS_M2_PAR_ERR 2
| IS_MAC1 2
| IS_MAC2 2
&& is_memory 1
| ismine 1
| IS_MINTR1 1
| IS_MINTR2 1
| IS_MINTR3 1
== is_multi 2
== IS_MV300 1
== isn 3
| IS_NO_STAT_M1 2
| IS_NO_STAT_M2 2
| IS_NO_TIST_M1 2
| IS_NO_TIST_M2 2
| isnum 2
< ISO_CHANNELS 1
+ ISO_CHANNELS 2
< iso_error 1
| ISO_ERRS 1
< ISO_FRAMES_PER_DESC 1
+ ISOFS_BLOCK_SIZE 4
== ISOFTLONGWARN 1
== ISOFTWARN 1
* ISO_MAX_FRAME_SIZE 1
* _ISOPIPESIZE 1
< ISORCV_PAGES 2
* ISORCV_PER_PAGE 5
< ISP1020_NVRAM_LEN 1
== ISP1020_NVRAM_SIG1 1
== ISP1020_NVRAM_SIG2 1
== ISP1020_REV_ID 1
>> ISP1080_NVRAM_SIZE 1
>> ISP_10M_SYNCPARMS 1
| ISP_10M_SYNCPARMS 1
* ISP16 1
== ISP16_DRIVE_X 1
== ISP16_MITSUMI 3
== ISP16_PANASONIC0 1
== ISP16_PANASONIC1 1
== ISP16_SANYO0 1
== ISP16_SANYO1 1
== ISP16_SONY 1
< isp16_type 1
>> ISP_20M_SYNCPARMS 1
| ISP_20M_SYNCPARMS 1
>> ISP_20M_SYNCPARMS_1040 1
| ISP_20M_SYNCPARMS_1040 1
>> ISP2100_NVRAM_SIZE 2
== ISP2100_REV_ID1 1
== ISP2100_REV_ID3 1
== ISP2200_REV_ID5 1
== isp 3
>> ISP_40M_SYNCPARMS 1
| ISP_40M_SYNCPARMS 1
>> ISP_80M_SYNCPARMS 1
| ISP_80M_SYNCPARMS 1
| ISPARSE 1
== ISPASYNC_CHANGE_PDB 1
== ISPASYNC_CHANGE_SNS 1
| IS_PA_TO_RX1 2
| IS_PA_TO_RX2 2
| IS_PA_TO_TX1 4
| IS_PA_TO_TX2 4
&& is_pbook_g3 1
== ISP_CFG0_1040A 1
| ISP_CFG1_BENAB 1
| ISP_CFG1_F64 1
| ISP_CFG_OWNWWNN 1
| ISP_CFG_OWNWWPN 1
| isp_debug 4
+ ISP_EN_INT 2
| ISP_EN_RISC 4
+ ISP_EN_RISC 6
| IS_PLINT1 1
| IS_PLINT2 1
== ISP_LOGALL 1
| ISP_LOGCONFIG 2
| ISP_LOGDEBUG3 2
| ISP_LOGERR 1
| ISP_LOGINFO 5
| ISP_LOGWARN 2
>> ISP_NVRAM_READ 3
>> ISP_NVRAM_SIZE 1
| ISP_RESET 3
< ISP_RQDSEG 1
* ISP_RQDSEG 2
< ISP_RQDSEG_T2 1
* ISP_RQDSEG_T2 2
+ ISP_WATCH_TIME 2
| ISQ_EVENT_MASK 2
| isr0 8
+ isr 1
+ ISR 12
| isr1 4
| IS_R1_C 3
| IS_R1_F 1
| IS_R1_P 1
| IS_R1_PAR_ERR 2
== Isr 2
+ ISR2 1
| ISR2_AIS 2
| IS_R2_C 2
| ISR2_LFA 2
| ISR2_LOS 2
| IS_R2_PAR_ERR 2
| ISR2_RA 2
+ ISR3 1
| ISR3_RSP 2
| isr 49
== isr 5
+ ISR5 1
>> isr 6
| Isr 9
| IS_RAM_RD_PAR 2
| IS_RAM_WR_PAR 2
== israte 1
== i_src 1
| i_src 1
| ISR_CSQ_W 1
| IsrcSum 2
| ISR_DMA_I 1
| ISREG_IS 4
| ISREG_PKTRX 1
| ISREG_RBE 1
| ISREG_TXDN 1
| ISREG_TXER 1
| IS_RESETTING 6
| ISR_FSF_I 2
| ISR_INIT 1
| ISR_INIT_ERR 1
| IS_R_INT 2
| ISR_MIB 1
* isr_offset 1
| ISR_PHY 1
| ISR_RBRQ0_W 2
| ISR_RBRQ1_W 1
| ISR_RBRQ2_W 1
| ISR_RBRQ3_W 1
| isr_reg 2
| ISR_RXIDLE 1
>> ISR_RxOK 1
| ISR_RXOK 2
| ISR_RXORN 3
| ISR_RxRDY 2
| ISR_RXSOVR 1
| ISR_RXTH_I 1
| ISR_TBRQ_W 1
| ISR_TMR_I 1
| ISR_TXEMP_I 1
>> ISR_TxErr 1
| ISR_TxErr 6
| ISR_TXIDLE 3
+ ISR_TxOK 4
| ISR_TxRDY 4
| ISR_TXTH_I 1
== is_shared 1
>> isslave 1
== is_sony_vaio_laptop 1
* is_specified 1
* issue 1
| IS_SVHS 1
| ista2 3
| ista 62
| istab 5
== istack 1
| istad 5
+ ISTART 4
| ISTAT0_LIO2 1
== istat 1
| ISTAT1_LIO3 1
| istat 40
| ISTAT_800_INTF 3
| istatc 4
| ISTAT_DIP 19
>> istate 1
| ISTAT_HOST 1
| ISTAT_SIP 11
== IStatus 3
+ IStatus 3
| istatus 6
| IStatus 9
| IS_TIMINT 7
&& isTiny 4
&& is_tiny 5
| IS_TOKEN 1
== I_STR 1
| ISTR_INT_P 4
| ISTR_INTS 2
| ISTRIP 4
| IS_TUNER 1
== IsTx 1
== isu 1
&& is_unlock 1
+ isu_num 1
< isu_num 2
| ISURF_ISAC_RESET 2
| IS_VADEM 1
&& is_valid_ether_addr(promaddr)) 1
| IS_VG_PWR 1
| IS_VIA 1
| IS_XA1_C 2
| IS_XA2_C 2
| IS_XA_C 1
| IS_XA_F 2
| IS_X_INT 2
| IS_XS1_C 2
| IS_XS2_C 2
| IS_XS_C 1
+ it 10
* It 12
| it 2
* it, 2
* it. 4
* it 47
< IT8172_DMA_IRQ 4
< IT8172_IOCHK_IRQ 4
< IT8172_LAST_IRQ 1
+ IT8172_LB_IRQ_BASE 2
< IT8172_LB_IRQ_BASE 4
+ IT8172_LPC_IRQ_BASE 2
< IT8172_LPC_IRQ_BASE 4
+ IT8172_NMI_IRQ_BASE 2
< IT8172_NMI_IRQ_BASE 4
< IT8172_PCI_DEV_IRQ_BASE 4
+ IT8172_PCI_DEV_IRQ_BASE 4
+ IT8172_PCI_IO_BASE 4
< IT8172_POWER_NMI_IRQ 4
< IT8172_SERIRQ_15 4
== it87 1
< it87_initialized 1
+ IT87_SYSCTL_FAN1 1
+ IT87_SYSCTL_IN0 1
+ IT87_SYSCTL_TEMP1 1
< i_table 1
== IT_AC_CAPB1STA 1
== IT_AC_CAPB2STA 1
== IT_AC_PCB1STA 1
== IT_AC_PCB2STA 1
== IT_AC_PFDP 1
| ITAR_DISC 7
< itarget 1
>> IT_BUSNUM_SHF 6
+ IT_BUSNUM_SHF 6
+ itc_end 1
+ itc_freq 1
+ itc_freq/2)/itc_freq; 1
* itc_freq 3
+ IT_CIR0_BASE 2
+ IT_CIR1_BASE 2
+ itc_start 1
< itc_start 2
* ite8872_irq 1
| ite8872_lpt 1
>> ite8872_lpthi 1
| ite8872_lpthi 1
| ITE_GPAISR 1
| ITE_GPBISR 1
| ITE_GPCISR 2
| ITE_I2CHCR_HCE 2
| ITE_I2CHSR_DB 4
| ITE_I2CHSR_DNE) 1
| ITE_I2CHSR_DNE 4
| ITE_I2CHSR_HB 2
| IT_EISA 1
== item 1
+ item 1
* item 2
== item_amount 1
== ITEM_FOUND 8
+ item_len 2
+ item_no 3
< item_no 9
== ITEM_NOT_FOUND 3
< item_offset 1
| itemp 1
+ itemp 2
< itemp 4
< item_pos 1
== item_pos 1
+ item_pos 19
+ items 6
+ item_x 8
< iter 12
+ iter 13
< iteration 1
== iteration 1
< iter_msg 1
< iter_msg_i 1
== itf 1
>> IT_FUNCNUM_SHF 6
+ IT_FUNCNUM_SHF 6
| ITICKLE 1
| IT_INTA 1
+ IT_INTC_BASE 2
>> itlb_addr 6
< itlb_seen 2
== ItLpQueueInProcess 1
< iTmp 1
== iTmp 4
| IT_PM_PCISR_ACSR 1
== itr 1
* it's 6
+ IT_SCR0_BASE 2
+ IT_SCR1_BASE 2
>> IT_SCR_SCDR_RESET_MODE_BIT 2
+ IT_SCR_SCDR_RESET_MODE_BIT 2
>> IT_SCR_SFR_CARD_FREQ_3_5_MHZ 2
+ IT_SCR_SFR_CARD_FREQ_BIT 2
+ IT_SCR_SFR_ENABLE_BIT 2
>> IT_SCR_SFR_ENABLE_ON 2
+ IT_SCR_SFR_FET_ACTIVE_BIT 2
>> IT_SCR_SFR_FET_ACTIVE_INVERT 2
>> IT_SCR_SFR_FET_CHARGE_213_US 2
+ IT_SCR_SFR_FET_CHARGE_BIT 2
>> IT_SCR_SFR_GATE_UART_BIT 2
+ IT_SCR_SFR_GATE_UART_BIT 2
* itself, 1
== itubp 1
== itubpp 2
< itype 1
== iucv_pathid_table 1
< IU_MAX_ACTIVE_RX_URBS 1
< IU_MAX_RX_URBS 2
| IUNKWN 4
== IUSC_PRE_SL1660 1
| IV 1
>> IVAaddress 1
| ival 16
* ival 2
+ ival 4
< ival 6
>> ival 6
== ival 8
| ivalid 1
+ ivalue 1
< ivalue 3
== ivalue 3
* I've 1
+ Ivec 2
| Ivec 3
+ ivector_table 1
| IVR_CHANMASK 2
| IVR_RXDATA 1
| IVR_TXDATA 1
| IVR_TYPEMASK 2
>> IWAIT_MAGIC 1
| IWAIT_MAGIC 1
| IW_DESCR_FLAG_DUMP 1
| IW_DESCR_FLAG_EVENT 1
| IW_DESCR_FLAG_RESTRICT 2
| IW_ENCODE_ENABLED 1
| IW_ENCODE_NOKEY 1
+ IW_ESSID_MAX_SIZE 41
+ IWEVFIRST 1
+ IW_EV_LCP_LEN 2
< IW_MAX_AP 1
< IW_MAX_FREQUENCIES 2
< IW_MAX_SPY 2
== IW_MODE_ADHOC 4
| IW_POWER_PERIOD 4
| IW_POWER_TIMEOUT 3
| IW_POWER_UNICAST_R 1
| IW_PRIV_SIZE_FIXED 27
| IW_PRIV_SIZE_MASK 1
| IW_PRIV_TYPE_BYTE 16
| IW_PRIV_TYPE_INT 18
| IW_PRIV_TYPE_MASK 2
| IW_RETRY_LIFETIME 3
| IW_RETRY_LIMIT 6
| IW_RETRY_MAX 3
+ IW_SCAN_MAX_DATA 1
>> ix 1
< ix 15
== ix 2
| ix 2
* ix 4
+ ix 6
| IXANY 10
+ i_xblk 2
| ixjdebug 114
< IXJMAX 10
+ IXJMAX 2
| IXOFF 27
| IXON 28
< iy 1
+ iy 1
+ J 1
| j 108
* j 108
== j 191
&& j 2
< J 2
== J 2
>> j 39
* J 4
* j44 12
+ j 457
* j53 4
< j 917
| JABBER 2
| JABBER_TIMEOUT 4
+ jade 5
| jadeCCR0_ITF 2
+ jade_HDLC_ISR 2
== jade_HDLC_XCMD 2
| jadeINDIRECT_HAH2 2
| jadeINT_HDLC2 2
| jadeISR_RFO 1
| jadeISR_RPF 2
| jadeISR_XDU 1
| jadeMODE_RAC 2
| jadeMODE_XAC 2
| jadeRCMD_RMC 2
| jadeXCMD_XME 2
< JAPAN_TEST 1
== jazz16_base 1
| JAZZ_IE_SCSI 2
+ jb_array 2
+ j->board, 1
| jd 2
* Jean 14
* JeanII 1
== JEDEC 3
+ JEDEC_table 1
* Jes 1
== JFFS2_COMPR_NONE 2
&& JFFS_MARK_OBSOLETE 1
< JFFS_MAX_NAME_LEN 1
+ JFFS_MAX_NAME_LEN 1
+ JFFS_MIN_INO 1
< JFFS_MODIFY_INODE 2
+ JFFS_MODIFY_NAME 2
| JFFS_MODIFY_NAME 5
+ JFFS_RAW_INODE_ACCURATE_OFFSET 1
+ JFFS_RAW_INODE_DCHKSUM_OFFSET 1
== jfsCommitTask 2
< jfsCommitThread 1
== JFS_CREATE 1
| JFS_DIR_INDEX 2
| JFS_FLAG_ESCAPE 1
| JFS_FLAG_LAST_TAG 1
| JFS_FLAG_SAME_UUID 2
== jfs_inode_cachep 1
< jfsIOthread 1
| JFS_KNOWN_COMPAT_FEATURES 2
| JFS_KNOWN_INCOMPAT_FEATURES 2
| JFS_KNOWN_ROCOMPAT_FEATURES 2
== JFS_LOOKUP 2
< JFS_NAME_MAX 1
+ JFS_NAME_MAX 5
| JFS_OS2 8
== JFS_REMOVE 3
== JFS_RENAME 2
< jfsSyncThread 1
== jh 5
* jif 2
+ jiff 5
< jiffie_drift 1
>> jiffies 1
&& (jiffies, 1
== jiffies 21
* jiffies 25
< jiffies 26
| jiffies 7
+ jiffies 807
* jiffies_diff 1
== jiffies_file 1
== jiffies_p 4
< jiffies_since_last_check 3
== jiffies_t 4
< jiffies_to_transmit 1
+ jiffs 10
< jiffs 5
+ jiffy_ticks 2
* jiffy_ticks 6
* jifs 1
< jifs 2
+ jindex 2
+ jinstr 1
>> jj 1
| jj 1
+ jj 1
< jj 2
== jl 2
< j_len_saved 2
== jlist 8
== jmr3927_ether1_irq 1
+ jmr3927_ether1_irq 1
+ jmr3927_irq_base 4
< jmr3927_irq_base 8
== JMR3927_IRQ_ETHER0 1
+ JMR3927_IRQ_IOC 1
+ JMR3927_IRQ_IRC 3
== JMR3927_IRQ_IRC_TMR0 1
+ JMR3927_IRQ_ISAC 1
| JMR3927_ISAC_INTF_IRQ5 2
< JMR3927_NR_IRQ_IOC 1
+ JMR3927_NR_IRQ_IRC 5
< JMR3927_NR_IRQ_ISAC 1
+ JMR3927_PCIIO 1
+ JMR3927_PCIIO_SIZE 1
+ JMR3927_PCIMEM 1
+ JMR3927_PCIMEM_SIZE 1
+ JMR3927_PORT_BASE 1
| JMR3927_ROMCE1 1
| JMR3927_ROMCE2 1
| JMR3927_ROMCE3 1
| JMR3927_ROMCE5 1
>> JMR3927_TIMER_CLK 1
* JMR3927_TIMER_CLK 1
== job 1
* JOURNAL_BLOCK_COUNT 1
&& journal_dev 1
== journal_head_cache 2
&& journal_inum 1
< JOURNAL_LIST_COUNT 5
* JOURNAL_MAX_TRANS_AGE 1
* JOURNAL_NUM_BITMAPS 1
< JOURNAL_NUM_BITMAPS 4
* JOURNAL_PER_BALANCE_CNT 16
< JOURNAL_TRANS_HALF 2
+ JOURNAL_TRANS_HALF 2
< JOURNAL_TRANS_MAX 1
* JOURNAL_TRANS_MAX 3
>> joy0dat 2
| joy0dat 2
+ JOYDEV_BUFFER_SIZE 2
== JOYDEV_MINORS 1
< JOYDEV_MINORS 2
| joystick?0x40:0 1
== joystick 2
| joystick 2
| JPEG_MARKER_DHT 1
| JPEG_MARKER_DQT 1
+ JQS_wHead 1
+ JQS_wSize 1
+ JQS_wStart 2
+ JQS_wTail 1
| JSC1_X1V_MASK 2
| JSC1_Y1V_MASK 2
| JSC2_X2V_MASK 2
| JSC2_Y2V_MASK 2
| JS_EVENT_AXIS 1
| JS_EVENT_BUTTON 1
| JS_EVENT_INIT 2
+ JSF_BASE_ALL 1
< JSF_BASE_ALL 2
< JSF_BASE_TOP 1
+ JSF_BASE_TOP 1
< JSF_MAX 4
| JSF_PART_MASK 10
< jst 1
* July 1
| JUMBO 2
&& jumbolen 1
+ jumboopt 1
* jump 1
+ jump 2
+ JUMPERLESS_CONFIG 6
* jumpers 1
| jumper_state 3
< jumpsize 4
| junk 1
+ junk 1
== junk 2
* just 14
* (Just 2
* Just 5
&& k 1
&& k) 1
| K 1
+ k 131
>> k 14
| k1stsr 2
| K1STSR_LP1KFD 1
| K1STSR_LP1KHD 1
>> k2 1
< k 318
* k 34
== k 41
| k 48
* K6_BUG_LOOP 1
* k7 1
| K7_EVNTSEL_INT 2
| K7_EVNTSEL_OS 2
== ka9qfrag 1
< KADB_DEBUGGER_BEGVM 1
< kaddr 1
+ kaddr 22
* kaput... 1
< KAWETH_FIRMWARE_BUF_SIZE 1
| KAWETH_PACKET_FILTER_BROADCAST 2
| KAWETH_PACKET_FILTER_DIRECTED 2
* KB 2
* Kb 4
== kbd 4
+ kbd_assigned_device 1
+ KBD_CNTL_REG 16
>> kbd_data 1
+ KBD_DATA_REG 18
+ kbd_delay_ticks 1
+ kbd_head 2
== kbd_head 4
== KBD_ID 1
== KBD_IDLE 2
== kbd_init 1
== KBD_INITRST 1
>> kbd_keyhigh 2
| KBD_KEYMASK 1
== kbd_ledfunc 1
== kbd_leds 1
== kbd_mode 2
+ kbdmode 2
| KBD_MODE_SYS 4
+ KBD_QSIZE 1
* kbd_rate_ticks 1
+ kbd_rate_ticks 1
== KBD_REPLY_ACK 4
== KBD_REPLY_RESEND 4
== kbd_state 3
| KBD_STAT_IBF 11
| KBD_STAT_MOUSE_OBF 2
| KBD_STAT_OBF 13
| KBD_STAT_PERR 8
>> kbd_status 1
+ KBD_STATUS_REG 15
+ kbd_table 9
+ kbd_tail 2
== kbd_tail 5
== kbd_txhead 1
== kbd_txtail 1
| KBD_UP 1
< kbid 1
+ kbid 1
| KBOUTRDY 4
* kbps 1
< kbs 2
< kbsp 4
+ kbuf 2
== kbuf 5
* kbuffer; 1
< kc 1
== kc 1
== KC 1
+ KC 1
< KC 10
* KC 2
< kcmlen 5
== kcmlen 6
== kcmsg 6
== kcp 3
< k_crc_table_size 1
== KCS_ATTN 1
== KCS_CALL_WITH_DELAY 3
== KCS_CALL_WITHOUT_DELAY 2
== KCS_IDLE 1
== KCS_IDLE_STATE 3
< KCS_MAX_DRIVERS 1
< KCS_MAX_PARMS 3
&& kcs_physaddr 3
&& kcs_port 1
== KCS_READ_STATE 4
== kcs_result 11
== KCS_SM_HOSED 2
== KCS_SM_IDLE 6
+ KCS_TIMEOUT_JIFFIES 4
== KCS_TRANSACTION_COMPLETE 1
== KCS_WRITE_STATE 3
== k_currentpass 1
== KDADDIO 2
+ kdata 3
== KDBENTER_VECTOR 1
== KDB_VECTOR 1
< kDD_R01 1
< kDD_R11 1
== KDENABIO 2
| KD_FONT_FLAG_DONT_RECALC 1
| KD_FONT_FLAG_OLD 1
== KD_GRAPHICS 3
== KD_TEXT 5
+ keep 1
* keep 3
&& keep_alive 1
< keepa_new 2
== KeepLockReg 1
== keepmask 1
== keep_select 2
== kenvctrld_task 4
== kern_auth_buf 4
< KERNBASE 5
+ KERNBASE 5
* Kernel 21
* kernel 4
< KERNELBASE) 1
+ KERNELBASE 48
< KERNELBASE 7
== KernelCommand 2
== __KERNEL_CS 1
< kernel_end 1
== kernelLen 2
+ kernelLen 2
< KERNEL_PGD_PTRS 1
* kernels 1
== KERNEL_SIZE 1
+ KERNEL_SIZE 2
* KERNEL_SIZE 3
== KERNEL_SPACE 4
+ KERNEL_STACK_SIZE 2
+ kern_locked_tte_data 2
+ _KERNPG_TABLE 1
| _KERNPG_TABLE 5
== kern_source_buf 4
== keventd_running 1
== keventd_task 2
| KEY 1
< key 10
| key 15
== key2 1
* key 4
>> key 5
== key 50
| KEY55_1 24
| KEY55_2 7
+ key 8
== KEY_A 1
== keyb_cmd_read 5
== keyb_cmd_write 3
== KEYBOARD_LINE 3
== keyboard_sends_linux_keycodes 1
< keycode 13
+ keycode 15
| keycode 2
== keycode 24
== KEY_DOWN 4
== keyed_hash 1
== KEY_F13 1
+ KEY_INVAL 3
+ KEYLARGO_GPIO_0 9
< KEYLARGO_GPIO_CNT 2
+ KEYLARGO_GPIO_EXTINT_0 7
< KEYLARGO_GPIO_EXTINT_CNT 2
| KEYLARGO_GPIO_OUTOUT_DATA 16
== KEY_LEFT 6
== KEY_LEFTALT 1
< key_len 1
== keylen 1
* keylen 1
+ keylen1 1
< keylen 2
+ keylen2 1
+ keylen 3
+ key_len 4
== key_len 5
* keylen_align 1
+ keylen_align 1
+ keylen_index_size 2
&& key_map 1
== key_map 2
< keymap_count 1
< KEY_MAX 1
+ KEY_MAX 3
+ key_no 1
+ KeyNo 1
== KeyNo 2
< KeyNo 4
== KEY_NPAGE 2
< key_num 1
+ key_num 1
* Keypad 1
== KEY_PAUSE 1
== KEY_PPAGE 2
+ KEY_RECV 1
< key_repeat_delay 2
* key_repeat_delay 2
+ key_repeat_delay 2
< key_repeat_rate 2
* key_repeat_rate 2
+ key_repeat_rate 2
== KEY_RESERVED 3
== KEY_RIGHTALT 1
< keys 2
+ KEY_SEND 1
* KEY_SIZE 1
+ KEY_SIZE 24
+ keysize 8
+ keystart 1
+ KEY_STATIC 1
== KEY_STOP 1
| KEY_STREAM0 15
+ key_sum 1
== keysym 1
| keysym 3
== KEY_SYSRQ 2
| KEY_SYSTEM 1
== keytyp 2
< keyType 10
== KEY_UNKNOWN 3
== KEY_UP 4
+ keyval 1
| keyval 17
< keyval 2
== keyval 6
== KeywordChar 1
< KeywordChar 2
== keywords 1
< KEYXCHGBLKMAX 1
+ KEYXCHGBLKMAX 1
< KEYXCHGBLKMIN 1
+ KEYXCHGTSPOS 3
== kfilter 6
+ kFlashBase 2
== KFLASH_ID 2
== KFLASH_ID4 3
+ kfpregs 1
| kgdb_channel 2
* kgdb_channel 4
< kgdb_chars 1
== k_go 5
+ KG_SHIFT 2
== khl 2
< KHTTPD_NUMYEARS 2
< KHTTPD_YEAROFFSET 2
+ KHTTPD_YEAROFFSET 4
< khz 1
* khz 2
< kick 1
* kick 1
* Kick 1
* kill 1
== kill_type 3
+ kind 2
< kind 38
== kind 58
+ K_INT_MAC_0 1
>> K_INT_MBOX_0 2
>> K_INT_PERF_CNT 1
+ K_INT_PERF_CNT 1
+ K_INT_TIMER_0 1
>> K_INT_UART_1 1
>> KIO_MAX_ATOMIC_IO 1
< KIO_MAX_SECTORS 3
< kk 1
< KK 1
* KK 1
+ KK 29
| KL0_IRDA_CLK19_ENABLE 1
| KL0_IRDA_CLK32_ENABLE 1
| KL0_SCCB_ENABLE 6
| KL0_SCC_CELL_ENABLE 2
| KL0_USB0_PAD_SUSPEND1 4
| KL0_USB1_PAD_SUSPEND1 4
| KL1_AUDIO_CLK_ENABLE_BIT 4
+ kl 3
| KL3_SHUTDOWN_PLLKW4 2
| KL3_SHUTDOWN_PLLKW6 2
| KL3_SHUTDOWN_PLL_TOTAL 2
| KL5KUSB105A_CTS 2
| KL5KUSB105A_DSR 2
| kLCD_Addr 4
+ klen 2
< klen 3
< klimit 1
+ klimit 3
* k_linecount 1
< k_linecount 4
+ KLSI_105_DATA_OFFSET 1
* kmalloc 1
< kmap_chunk_count 2
+ KMAP_END 1
* KMAP_MAX 1
== kmapped_page 1
| KML_MAJOR_VERSION 1
| KML_MINOR_VERSION 1
== KML_OPCODE_CLOSE 1
| KML_OPCODE_CREATE 3
| KML_OPCODE_LINK 3
| KML_OPCODE_MKDIR 3
| KML_OPCODE_MKNOD 3
== KML_OPCODE_RENAME 1
| KML_OPCODE_RENAME 3
== KML_OPCODE_RMDIR 2
| KML_OPCODE_RMDIR 3
| KML_OPCODE_SETATTR 3
| KML_OPCODE_SETEXTATTR 3
| KML_OPCODE_SYMLINK 3
| KML_OPCODE_UNLINK 3
== KML_OPCODE_UNLINK 4
== kmlpath 2
+ kmsg_redirect 2
+ KN01_LANCE_BASE 1
+ KN01_RTC_BASE 1
+ kn02_irq_base 2
+ KN02_IRQ_LINES 1
* kn 2
== K_NONE 1
== K_NOSUCHMAP 1
* know 3
< koff 2
| k_options 1
+ kpc 6
< KRANGE_START 2
< krbs 4
== K_SAK 4
< KSEG0 3
+ KSEG0 41
+ KSEG1 51
+ KSEG2 1
< ksglen 4
+ ksp 1
< kstack_depth_to_print 7
* Kswapd 1
* kswapd_minfree 1
== K_SYS_REVISION_PASS1 1
< K_SYS_REVISION_PASS2 1
< K_SYS_REVISION_PASS3 1
| k_testnumber 1
== KT_LATIN 1
== KT_LETTER 3
== KT_SHIFT 1
== KT_SLOCK 2
== kvaddr 2
| KW_I2C_IRQ_ADDR 2
| KW_I2C_IRQ_DATA 4
| KW_I2C_IRQ_STOP 3
| KW_I2C_STAT_LAST_AAK 4
+ l0 7
== l0mp 2
== 'L') 1
>> l1 1
| _L 12
< l1 4
+ l 144
< l 169
+ l1 8
| L1_ADDR_BAY_MASK 6
| L1_ADDR_RACK_MASK 6
| L1_ADDR_TASK_MASK 4
| L1_ARG_UNKNOWN 3
| ~(L1_CACHE_BYTES-1); 3
+ L1_CACHE_BYTES 3
* L1_CACHE_BYTES 9
| L1_CACHE_MASK 7
>> L1_CACHE_SHIFT 1
+ L1_CACHE_SHIFT 1
+ L1C_SIZE 1
+ l1d 2
< L1DCACHE_SIZE 1
| L1_DEB_HSCX_FIFO 2
+ L1_DISPLAY_LINE_LENGTH 1
< L1_DISPLAY_LINES 3
== l1_fldno 1
== L1_MODE_EXTRN 1
== L1_MODE_HDLC 2
== L1_MODE_NULL 2
== L1_MODE_TRANS 3
== l1mp 2
== L1_RESP_INVAL 1
== L1_RESP_OK 1
&& l 2
>> l2 35
< l2 4
| l2 5
+ l2 6
== l2 7
== l2agsize 1
+ l2agsize 2
>> l2BlocksPerPage 2
+ l2BlocksPerPage 5
+ L2BPERDMAP 1
< L2BPERDMAP 3
+ l2bsize 2
| L2CACHE_MASK 1
| L2CACHE_PARITY 2
< L2CAP_CMD_HDR_SIZE 1
+ L2CAP_CMD_HDR_SIZE 3
< L2CAP_CONF_OPT_SIZE 1
+ L2CAP_CONF_OPT_SIZE 1
+ L2CAP_HDR_SIZE 5
== l2cr 2
| L2CR_L2CTL 2
| L2CR_L2E 14
| L2CR_L2SIZ_MASK 1
>> L2DBWORD 2
+ L2DBWORD 21
>> L2DTSLOTSIZE 1
+ L2DTSLOTSIZE 10
== L2_ERROR 1
>> L2EXTSPERSUM 4
+ L2EXTSPERSUM 9
| l2_feature 2
< l2free 1
+ l2free 1
+ L2INODESLOTSIZE 1
+ L2INOSPEREXT 11
>> L2INOSPEREXT 6
>> L2INOSPERIAG 2
+ L2INOSPERIAG 2
* L2LPERCTL 1
< l2max 1
+ L2MAXAG 2
+ L2MAXL1SIZE 1
+ l2nb 1
< l2nb 4
>> l2nl 1
+ l2prot 1
+ l2_proto 2
+ L2PSIZE 2
== l2size 1
>> l2size 1
== L2_STARTING 1
< l2sz 1
+ L2XTSLOTSIZE 3
| L 3
* l 37
| L3CR_L3E 4
| L3_DEB_WARN 4
== l3info 1
+ l3_proto 2
| l 44
+ L4_SELECT_DIGITAL 1
== l 54
>> l 63
== l64 2
>> l64 6
== LA501 1
| LAAR_MEM16ENB 2
+ laarr 4
| label 1
== label 2
+ label 2
== labelcl_info 8
== LABELCL_NOT_FOUND 2
== LABELCL_SUCCESS 8
+ LABEL_SIZE 1
| LAC_SDFS_ENABLE 2
| LA_CTRL_PATTERN 4
== laddr 1
| laddr 1
< laddr 5
>> laddr 6
+ L_ADDRREG 9
+ l_adj 7
+ LADRF 1
< LADRH 1
+ LADRL 1
== la_len 1
| LA_MASK 1
+ lambda 2
+ LAN0 3
+ LAN_ADDR 2
== lanai 2
* lanai4_code_off 1
* lanai4_data_off 1
< LANAI_EEPROM_SIZE 1
+ LANAI_EIMASK 4
+ LANAI_ISTAT 5
+ LANAI_POLL_PERIOD 2
+ LANCE 1
+ LANCE_ADDR 34
+ LANCE_BUS_IF 7
+ LANCE_DATA 33
< lance_debug 19
+ LANCE_ENABLE_AUTOSELECT 6
>> LANCE_LOG_RX_BUFFERS 3
>> LANCE_LOG_TX_BUFFERS 3
+ LANCE_MUST_PAD 1
+ LANCE_MUST_REINIT_RING 6
+ LANCE_MUST_UNRESET 1
+ LANCE_RESET 7
< lance_target 3
== lance_version 3
+ LAN_CTRL 6
< LanCtx 1
| L_AND_R_IP_NO_ASSIG 1
+ lan_hdr_len 3
* LAN_OPERATION 1
>> LAN_PACKET_SEND 2
+ LAN_PROM_ADDR 1
>> LAN_RECEIVE_POST 1
>> LAN_RESET 1
< LAN_SAA9730_BUFFERS 6
< LAN_SAA9730_CAM_DWORDS 2
< LAN_SAA9730_CAM_ENTRIES 1
< lan_saa9730_debug 10
+ LAN_SAA9730_PACKET_SIZE 2
< LAN_SAA9730_RCV_Q_SIZE 3
+ LAN_SAA9730_TXM_Q_SIZE 2
< LAN_SAA9730_TXM_Q_SIZE 3
| lan_status_diff 39
>> LAN_SUSPEND 1
| LAN_TX 10
* LAP 1
== lap 7
+ LAPA 51
+ LAP_ADDR_HEADER 2
== lapb 1
== LAPB_COMMAND 5
== LAPB_CONNECTED 1
== lapbeth 3
== lapbeth_devices 1
+ LAPB_HEADER_LEN 4
== LAPB_NOTCONNECTED 1
== LAPB_OK 1
== LAPB_RESPONSE 4
| LAPB_U 4
+ LAP_CTRL_HEADER 10
+ LAPD 9
+ LAPDINC 87
+ LAPE 2
+ lap_header_size 2
== LAP_INIT_RSP 1
== LAP_RESPONSE 1
+ LAPWWC 4
+ LAPWWO 31
+ LAR0 3
* large 1
| LARGE 4
== large_buffer_cache 1
< LARGE_GAP 1
< LARGE_KEY_SIZE 1
+ LARGE_KEY_SIZE 1
| LARGE_PAGE_MASK 4
+ LARGE_PAGE_SHIFT 7
< largest_base 1
== largest_base 1
< largest_cyl 3
< largest_size 1
== largest_size 1
* largest_size 1
+ lasi_base 6
+ LASI_CONTROL 3
| LASI_CTRL_ENBL 2
| LASI_CTRL_LPBXR 2
+ lasi_hpa 3
+ LASI_ID 2
+ lasikbd_hpa 1
+ lasi_power_off_hpa 1
+ LASI_PSAUX_OFFSET 5
+ LASI_RCVDATA 1
+ LASI_RESET 2
| LASI_STAT_RBNE 2
+ LASI_STATUS 2
+ LASI_XMTDATA 2
&& last 1
< LAST 2
* Last 3
+ last 32
>> last 4
* last 4
== last 41
| last 5
>> last_512 1
< last 78
< last_active 2
< last_addr 13
| lastaddress 2
>> lastBitMask 3
+ lastBitMask 3
+ last_blk 1
< lastblkno 1
+ lastblkno 1
< last_block 1
< lastblock 2
== lastblock 2
+ last_block 2
+ lastblock 5
+ lastblockoff 4
== last_bond 1
< last_bss 4
== lastBufferLength 1
&& lastbyte 1
+ last_ccw 1
+ last_check 1
== last_cmd 2
< last_cnt 1
== last_cnt 1
+ last_cnt 3
< LAST_CNTMR 6
== lastconsole 2
* LAST_CONTEXT 1
+ LAST_CONTEXT 2
== last_cookie 1
== last_count 1
== lastCount 1
+ last_cpu 1
== lastCursorPosition 1
+ last_cyclone_timer 1
* lastd 1
< last_data_segment 1
+ last_depth 1
< last_depth 4
+ last_detect_jiffies 2
== last_devc 1
< LAST_DMA_ENGINE 3
== last_domain 1
== lastEISA 1
+ last_end 3
< last_entry 2
== last_error 1
== lastEUN 2
+ last_faults 2
== last_first 9
< last_flush_start 1
+ last_flush_trans_id 1
+ lastfoffset 1
== lastFoundAt 1
< last_f_pos 1
< lastfrag 1
| LAST_FRAG 13
| LastFrag 6
== lastfrom 2
+ last_gc 4
== lastgoodEUN 1
== last_head 1
+ last_idle_jiffies 2
< last_idx 1
| LAST_IN 4
== lastindex 1
+ LastIndex 3
< LastIndex 5
+ last_inserted_loc 8
== last_inst 2
< LastInterchange 2
== last_irq 1
+ lastirq 1
< last_irq 2
== last_irq_jiffy 1
== last_item 1
== last_jh 4
+ last_jif 2
== lastjif 3
+ lastjiff 1
== last_jiffies 16
+ last_jiffies 6
+ lastkeypress 1
+ lastkill 1
== lastlblkno 2
| lastLCC 8
== lastleds 1
== last_len 1
* last_len 1
+ last_len 1
< last_line 1
+ last_loc 5
== last_log 14
+ last_log 14
+ last_lun 1
< last_luns 1
< LastMac 1
+ last_mark 1
< last_mark_ppos 1
< last_match20 1
+ last_match20 2
< last_mem 1
== last_menuoption 1
== last_mft 1
== last_mft2 1
+ last_mirror 2
+ last_msg 2
+ last_msgtime 1
< last_node 2
== last_node 2
+ last_node 2
< last_offset 1
+ last_offset 1
== lastoutdev 1
< last_page 2
< last_patch 4
< last_pc0 1
+ last_pc0 5
== lastPCI 1
+ lastPCI 1
< last_pfn 10
+ last_pfn 5
== last_phase 2
| LASTPHASE 2
== lastphase 6
+ last_pid 1
== last_pinv 1
< LAST_PKMAP 1
* LAST_PKMAP 3
+ last_pkmap_nr 1
== last_plus_one 2
== last_portid 1
< last_printed_rate 1
+ last_queue_full 1
== lastread 1
< last_reference 2
== last_reg0 1
| last_reg0 2
== lastreg 1
+ lastreg 1
| last_reg1 2
+ last_removed_loc 7
+ last_resume 2
== last_ret 12
+ last_rtc_update 11
< lastrw 1
< last_rx_page 1
== last_scancode 1
< last_sched 15
== lastSCSI 1
< last_sector 1
+ last_segment 2
+ last_sg 2
< last_sg 4
< last_sio 1
< last_size 2
+ lastsize 2
== last_skb 1
< LAST_SNS_LOOP_ID) 1
< LAST_SNS_LOOP_ID 4
== last_sony_subcode 1
| last_sr 1
== lastSRB 1
== LASTSTATE 1
+ last_status 1
< last_stridx 1
+ last_strobe 8
< last_sub_bus 4
< LastSupported 1
== last_task_used_altivec 4
== last_task_used_math 32
+ last_tick 3
+ last_time 5
+ last_timestamp 1
== lastto 2
== LAST_TO_FIRST 15
< LAST_TRACK 1
+ LAST_TRACK 2
+ last_track_num 1
== last_transaction 2
+ last_tsc 1
== last_type 4
== last_va0 4
== last_va 4
>> last_valid_pfn 1
< last_virt_irq 2
+ last_w2 4
+ last_warned 1
+ last_warning 1
< last_win 2
+ last_word 1
+ lastx 3
+ lasty 3
* lastYear 4
== Lat 1
< lat 11
== latch 1
== LATCH 1
+ LATCH 11
< LATCH 3
* LATCH 5
>> LATCH 9
| LATCH 9
| LATCH_ACK 16
| LATCHA_INUSE 2
| LATCHA_MOTOR 3
+ latch_base 2
| LATCHED_BUS_FREE 4
+ LateCollisions 4
< latency 1
== latency 1
&& latency 1
< latency_timer 1
== latency_timer 1
< later 1
* later 1
* later? 1
< latter 1
>> lAudioSample 1
< lAudioSample 2
< laxis 1
* layer 1
< layer 2
| layer 6
< layer_num 1
* laying 2
* lazy 1
== lb 4
== lba 1
+ lba 1
< lba 10
* lba 17
>> lba 18
| lba 4
+ LBA_ARB_MASK), 1
+ LBA_ARB_MASK 2
< lba_capacity 1
== lba_dev 1
< lba_end 1
+ lba_end 1
+ LBA_ERROR_CONFIG 2
+ LBA_ERROR_STATUS 1
| LBA_FATAL_ERROR 2
+ LBA_IBASE 2
+ LBA_IMASK 2
>> lba_num 1
| lba_num 1
>> lbase 2
| lbase 2
== lbase 4
+ lbase 4
< lbase 8
>> lba_sects 1
| lba_sects 1
| LBA_SMART_MODE 3
< lba_start 1
+ LBA_STAT_CTL 4
< lbcount 1
+ lbcount 2
+ LB_ERROR 1
&& lbi 1
+ lbi 59
< lbireg 1
+ lbireg 4
== lblkno 2
< lblock 1
== lblock 1
* lblock 1
+ lblock 1
>> lblock 2
| lbmDIRECT 1
| lbmFREE 1
| lbmGC 2
| lbmRELEASE 13
| lbmSYNC 6
| lbmWRITE 6
< lbound 1
+ lbound 4
== lbuf 1
+ lbuf 2
< LBUFCOPYSIZE 4
< l_bus 1
== lbus 4
+ L_BUSIF 2
| LC 3
== lc 4
== LC82C168 3
+ LCA_DENSE_MEM 1
+ LCA_IO 1
>> LCA_IOC_STAT0_CODE_SHIFT 2
+ LCA_IOC_STAT0_CODE_SHIFT 2
| LCA_IOC_STAT0_ERR 2
| LCA_PMR_DMAO 2
| LCA_PMR_INTO 2
| LCAR 1
+ LCA_SPARSE_MEM 1
| LCCR0_Act 4
| LCCR0_CMS 1
+ LCCR0_Color 7
+ LCCR0_Dual 1
| LCCR0_LEN 1
+ LCCR0_LEN 9
+ LCCR0_Mono 1
| LCCR0_Sngl 1
+ LCCR3_OutEnH 3
* LCCR3_PixClkDiv() 1
+ LCCR3_PixFlEdg 1
+ LCCR3_PixRsEdg 1
== lcd 3
< lcd_clock 1
* lcdclor 1
| LCDSense 1
| LCDSync 1
| LCDSyncBit 1
< lcd_waiters 1
== lcep 1
== lch 2
| lci1 8
< lci 2
== lci 3
>> lci 4
< lc_idx 1
+ lc_idx 3
+ lci_i 1
| LCINT 1
| LCINTEN 2
| LCMODE_SW 2
== lcn 1
| lcn 1
* lcn 2
< lcn2 1
== lcn2 1
< lcn 3
>> lcn 3
+ lcn 7
< lcodes 2
* L_CODES 2
+ lcodes 4
+ L_CODES 4
< L_CODES 6
| LCOL 6
+ L_CONFIG 3
== lcount 1
| lcount 2
== lcp 2
+ LCP_HEADER_LEN 1
< lcpu 2
+ LCR 5
| lcr 7
| LCR_BIT5 2
| LCR_BIT8 2
| lcrc 2
| lc_reg 2
| LCR_STOP1 4
| LCRTERA 2
== lcs 1
+ lc_shift 1
| lcsr 1
| LCSR_LDD 1
== lct 3
| L_CTRL_PATTERN 6
+ lcv 3
< lcv 6
+ lcwd 2
>> lcyl 2
| LD 3
+ LD 50
+ ldata 1
+ L_DATAREG 5
< ldb 3
== ld_buff 4
+ Ldec 2
< ldi 2
&& (ld_le16(&np->xfer_status) 1
== ldn 1
+ %ld\n", 1
< ldn 11
| ldn 15
+ LDOORREG 2
| ldr3 1
< ldrv_num 1
== ldrv_num 1
< LDT_BRIDGE_END 6
< LDT_BRIDGE_START 6
| LDT_BUS_ENABLED 6
* LDT_ENTRIES 6
* LDT_ENTRY_SIZE 14
+ ldt_size 1
+ ldvntr 1
< le 4
== leader 1
+ leader 2
+ leading 4
== lead_space 1
* lead_space 1
+ leafidx 1
+ LEAFIND 1
< leafno 1
| leafno 1
+ leaf_pos 2
< lease_break_time 1
* lease_break_time 1
* least 2
+ LEAST_LEVEL 2
* leave 1
< leaves 2
| LE_C0_BABL 7
| LE_C0_CERR 3
| LE_C0_ERR 16
| LE_C0_IDON 6
| LE_C0_INEA 12
| LE_C0_INTR 4
| LE_C0_MERR 4
| LE_C0_MISS) 1
| LE_C0_MISS 4
| LE_C0_RINT 5
| LE_C0_STRT 5
| LE_C0_TDMD 8
| LE_C0_TINT 10
| LE_C3_ACON 2
+ LEC_ARP_REFRESH_INTERVAL 2
< LEC_ARP_TABLE_SIZE 12
* LED 1
< led 2
+ led 2
+ Led 2
| LED 2
| led 4
| LED_BASE_ADDR 4
| LED_CAP 1
| LED_CLOCK 1
== LED_CMD_REG_NONE 2
| LED_CMPOSE 2
>> LED_CPU_SHIFT 1
+ LED_CPU_SHIFT 1
+ LEDCtrl 4
| LED_DISK_IO 1
| LED_DISP 2
== led_event 6
== LED_FLIP 1
== LED_HASLCD 1
| LED_HEARTBEAT 1
| LED_LAN_RCV 1
| LED_LAN_TX 1
| LED_MASK 6
< LED_MAX 1
== led_mode_auto 1
| LED_MY_OFF 2
| LED_MY_ON 2
| LED_NLOCK 1
| leds 10
== leds 3
| LED_SCR 1
| LED_SCRLCK 1
== ledstate 2
| led_state 49
| LED_STATE_CLAIMED 116
| LED_STATE_ENABLED 13
| LED_STROBE 2
== led_type 1
== LED_Y_OFF 3
== LED_Y_ON 3
== le_flag 2
&& left 1
< left 108
>> left 11
== left 12
* left 14
| LEFT 17
+ left 44
+ LEFT 6
| left 8
< left_free 2
+ left_gain 1
== leftlen 9
+ left_level 6
* left_margin 1
+ left_margin 1
< LeftMask 1
| LeftMask 2
< left_over 1
< leftover1 1
+ leftover1 5
* left_over 2
< leftovers 1
* leftovers 1
== LEFT_PARENTS 3
* left_prec 1
+ left_prec 1
+ LEFT_SHIFT_FLOW 1
+ LEFT_SHIFT_NO_FLOW 1
< left_space 1
< leftThisPage 3
* left_u32s 1
== left_u32s 2
< left_vol 2
* left_vol 2
>> left_vol 4
* legality 1
== lemac 2
== LeMAC 2
== LeMAC2 7
< _len 1
| len) 1
+ _len 1
&& len 10
&& len1 1
== len1 2
+ Len 15
< len 1598
< len1 6
+ len16 3
+ len1 8
&& len2 1
== len 221
== len2 3
>> len2 3
+ len256 8
< len2 7
+ len2 7
== len3 1
&& len3 1
+ len3 2
+ len 3333
* len 51
< Len 7
>> len 74
| len 82
+ len8 2
+ len_config 4
< len_cur 12
== len_cur 8
+ lend 1
< lend 3
| LEN_ERR 1
< length) 1
< Length 17
&& !length) 2
&& length 2
== Length 2
== Length2 1
+ Length 3
+ length 331
== length 35
| length 40
< length 418
>> length 43
* length 54
+ LENGTH_CODES 2
< length_printed 2
* lengthThisIdent 1
< len_left 2
| lenmt 1
== lenp 2
< len_phone 2
+ len_phone 8
+ len_precious 7
+ lenptr 1
* LEN_RAM_IO 1
+ LEN_RX_BUFFER 1
+ len_sub 6
| LENTO_FL_EXPECT 1
| LENTO_FL_SET_DDFILEID 1
== len_total 1
>> len_total 2
< len_total 3
>> len_w 1
< len_w 5
* LEO_CUR_TYPE_IMAGE 2
| LEO_KRN_CSR_ENABLE 2
| LEO_KRN_CSR_UNK2 2
>> leptr 24
| leptr 4
| LE_R1_BUF 5
| LE_R1_CRC 5
| LE_R1_EOP 5
| LE_R1_ERR 5
| LE_R1_FRA 5
| LE_R1_OFL 5
| LE_R1_POK 10
* less 1
* let 12
| LE_T1_EMORE 2
| LE_T1_EONE 2
| LE_T1_ERR 2
| LE_T1_OWN 16
| LE_T1_POK 4
* Let 2
| LE_T3_CLOS 5
| LE_T3_LCOL 5
| LE_T3_RTY 5
| LE_T3_UFL 10
* lets 1
* Lets 1
* let's 2
< letter 1
+ letter 1
< lev 1
< levbytes 2
== level0 1
>> level 11
+ level 15
| level 20
< level 35
== level4 1
+ level4 1
== level 61
* level 7
>> level_bits 2
< level_flags 2
>> level_flags 2
== LEVEL_HIGH 2
== LevelOnePHYID0 1
< levels 1
>> levels 3
| levels 4
< lev_l 1
>> lev_l 1
< lev_left 2
< lev_r 1
>> lev_r 2
< lev_right 2
+ lf 1
| LFB_BYTE_SWIZZLE_WR 2
+ lfeed 1
+ lfi 11
< lfi 3
== lfl 1
>> lflag 1
+ lfree 2
< l_func 1
>> lg 1
* lg 1
+ lg 2
< lg 3
+ LG_HPTEG_SIZE 4
< lg_n_hpteg 1
+ lg_n_hpteg 1
== lh 3
+ lh 5
< l_i 1
+ lib 1
+ LI_COMM1_CTL 2
+ LI_COMM2_CTL 2
== lid 1
>> lid 5
== lifetime 1
* lifetime 4
| LI_HC_LINK_CODEC 2
== LI_HC_LINK_ENABLE 3
| LI_HC_LINK_FAILURE 1
| LI_INTR_COMM1_OVERFLOW 1
| LI_INTR_COMM2_UNDERFLOW 1
* like 1
* likely 1
+ LIM0 12
+ LIM1 9
== lim 2
+ LIM2 1
>> lim 3
< lim 8
* LimCount 1
< LimCount 2
== LimCount 3
* limit 1
< Limit 12
+ limit 14
== limit 23
< LIMIT 29
>> limit 3
| limit 3
+ Limit 5
+ limit64 1
< limit 78
< limit_A 4
< limit_B 2
< limit_C 2
* limiting 1
* limits 1
+ lin 1
| L_INDICATOR 4
>> line 1
* line), 1
| line 11
== line 14
* line 19
* line. 3
+ line 52
< line 83
| LINE_ADDR_MSK 2
+ lineBuffer 3
| LineCompareOff 3
* linecount 1
< linecount 7
== LineData 1
+ LineData 1
+ LineDataLen 1
< LineDataLen 2
< linei 2
== linei 4
== lineleft 12
* linelen 10
+ LINE_LEN 15
+ linelen 2
< LineLen 2
+ LineLen 9
< linelength 1
* line_length 10
* linelength 2
>> line_length 4
| line_length 4
+ linelength 4
| LINE_MASK 2
< line_num 1
< line_off 1
+ line_off 4
| LINE_OPEN 4
>> line_pitch 1
* line_pitch 2
< lineptr 12
== lineptr 2
+ lineptr 6
>> lines 1
| lines 10
* lines 17
+ lines 18
< lines 6
+ line_shift 1
== LINE_SIZE 1
* LINESIZE 1
+ LINE_SIZE 1
< LINE_SIZE 3
* LINE_SIZE 4
* linesize 60
| linestat 1
< linestotrans 1
== linetype 1
| LINE_UP 8
== Link 1
+ Link 1
< link 12
== link 14
< Link 2
* link 7
| link 8
+ link 8
== LinkBad 1
< linkBad 2
== linkcase 3
| LinkChange 8
| LinkChg 2
| LINK_CONTROL_TX_ASYNC_EN 2
| LINK_CONTROL_TX_ISO_EN 2
| LINK_DOWN 4
== link_duplex 1
* linked 3
== LINKED_WRONG 2
* linker 11
| LinkEvent 3
== linkfail 3
| LINKFAIL_RX 1
| LINKFAIL_TX 1
| LINK_FAILURE 1
== LinkGood 1
== link_ino 1
| linkint 10
| LINK_INT_ASYNC_STUCK 1
| LINK_INT_ATF_UNDERFLOW 1
| LINK_INT_GRF_OVERFLOW 1
| LINK_INT_ISO_STUCK 1
| LINK_INT_ITF_UNDERFLOW 1
| LINK_INT_PHY_BUSRESET 1
| LINK_INT_PHY_REG_RCVD 3
| LINK_INT_PHY_TIMEOUT 1
| LINK_INT_SENT_REJECT 1
| LINK_INT_TX_INVALID_TC 1
+ link->io.NumPorts2 1
+ linklength 2
* linklevel 1
< link_mode 2
< linkno 2
| linkpart 1
| linkpartner 1
* linkrate 1
== link_reporting 2
== LinkSpeedUsed 1
< LINKS_PER_UNIT 16
+ LINKS_PER_UNIT 9
== linkstat 1
== link_state 4
* link_statistics 4
| LINK_STATS 1
== link_status 2
| link_status 5
== linksts 2
== link_tab 1
| LinkUp 1
| LINK_UP 3
| LINKUP_BVD1 2
| LINKUP_BVD2 2
| LINKUP_CD2 2
| LINKUP_RDY 2
| LINKUP_RESET 2
* LINK_UP_TIMEOUT 2
< lint_try 1
* /linux 1
* linux 1
* LINUX_BLOCK_SIZE 3
== linux_busnum 1
== _LINUX_CAPABILITY_VERSION 2
== linux_dbvec 1
| LINUX_GATEWAY_ADDR 1
* Linux-internal 1
+ LINUX_LOGO_COLORS 1
< LINUX_LOGO_COLORS 4
== linux_media_version 1
< linux_num_cpus 11
== linux_num_cpus 5
< LINUX_OPPROM_ENDVM 1
== LINUX_REBOOT_MAGIC1 1
== LINUX_REBOOT_MAGIC2 2
== LINUX_REBOOT_MAGIC2A 1
== LINUX_REBOOT_MAGIC2B 1
== linux_search 2
+ linux_trap_ipi15_sun4m 2
+ LI_PAGE0_OFFSET 1
+ LI_PAGE1_OFFSET 1
+ LI_PAGE2_OFFSET 1
| LIPF_RECEIVED 1
| L_IP_LOCAL_ASSIG 1
| L_IP_REMOTE_ASSIG 1
+ LISR 4
| LISR_ASB_FREE_REQ 8
+ LISR_SUM 24
| list 1
+ list 1
== List 1
== list 14
* list. 3
* List 3
* list 6
== list_acmd 4
* list_add 2
== list_ahc 3
== list_ahd 3
== list_cmd 4
== listen 3
== listfile 2
&& LIST_FIND(&ip_conntrack_expect_list, 1
< list_height 3
+ list_height 3
< list_id 3
* listlength 3
== list_lh 3
== list_p 2
+ listsize 1
< list_size 2
| LIST_SIZE_ERROR 1
== list_state 1
< list_width 1
+ list_width 3
< LIT 11456
* literal 2
< literals 1
== literals 1
+ literals 1
< LITERALS 2
+ LITERALS 6
+ lith1 1
+ lith2 2
+ liu 2
| LK_040 2
* LK201 1
* LK401 2
| LK_COMP 1
&& LK_COMP 2
| LK_CTRL 1
&& LK_CTRL 2
| LK_LOCK 1
&& LK_LOCK 2
| LK_SHIFT 1
&& LK_SHIFT 2
== LK_STAT_PWRUP_ID 1
* ll 1
< ll 3
== ll 4
+ ll 8
< llaptype 1
== llaptype 2
== ll_bit 1
+ llc 11
+ LLC_OFST 1
< llen 2
+ llen 3
+ LL_HEADER_LENGTH 10
| llp_csr_reg 2
+ LLP_PFAIL_INTR_A 1
+ LLP_PFAIL_INTR_B 1
< LLSC_MAXCPUS 3
< llsctest_number 3
== ll_task 3
== lm75 1
< lm75_initialized 1
== LM75_REG_CONF 2
== lm78 1
< lm78_initialized 1
== lm78j 1
+ LM78_SYSCTL_FAN1 1
+ LM78_SYSCTL_IN0 1
== lm79 1
== lm80 1
< lm80_initialized 1
+ LM80_SYSCTL_FAN1 1
+ LM80_SYSCTL_IN0 1
== lm81 1
== lm84 1
< lm87_initialized 1
== LM87_SYSCTL_AIN1 3
== LM87_SYSCTL_FAN1 2
+ LM87_SYSCTL_IN0 1
== LM87_SYSCTL_TEMP1 3
== LM87_SYSCTL_TEMP2 3
== LM87_SYSCTL_TEMP3 3
== LM92_MANUFACTURER_ID 1
>> lmargin 1
+ lmargin 1
| lmask 4
< lmax_mapnr 2
== LMB_ALLOC_ANYWHERE 1
< lmbbase 1
+ lmb_base 1
+ lmbbase 4
== LMB_IO_AREA 1
== LMB_MEMORY_AREA 3
+ lmb_reserve 2
+ lmbsize 2
+ lmb_size 3
== lmbtype 1
== lmb_type 2
== LMC_ADAP_DS3 2
== LMC_ADAP_HSSI 2
== LMC_ADAP_SSI 2
== LMC_ADAP_T1 2
== LMC_CTL_CABLE_LENGTH_GT_100FT 1
== LMC_CTL_CABLE_LENGTH_LT_100FT 1
== LMC_CTL_CIRCUIT_TYPE_T1 1
== LMC_CTL_CLOCK_SOURCE_EXT 3
== LMC_CTL_CRC_LENGTH_32 4
== LMC_CTL_ON 1
* LMC_EVENTLOGARGS 3
* LMC_EVENTLOGSIZE 1
== lmc_first_load 1
| LMC_FRAMER_REG0_AIS 2
| LMC_FRAMER_REG0_DLOS 2
| LMC_FRAMER_REG0_OOFS 2
| LMC_FRAMER_REG10_XBIT 2
| LMC_FRAMER_REG9_RBLUE 1
| LMC_GEP_CLK 6
| LMC_GEP_DP 3
| LMC_GEP_RESET 5
| LMC_GEP_SSI_GENERATOR)); 1
== LMC_LINK_UP 2
| LMC_MII16_SSI_DCD 2
| LMC_MII16_SSI_DSR 2
| LMC_MII16_SSI_RTS 2
| LMC_MII16_T1_RST 1
| LMC_MII17_SSI_CABLE_MASK 2
>> LMC_MTU 1
< LMC_PKT_BUF_SZ 1
+ LMC_PKT_BUF_SZ 3
| LMC_RDES_FRAME_LENGTH 2
< LMC_RXDESCS 3
| LMC_TDES_FIRST_SEGMENT 2
< LMC_TXDESCS 2
+ LMC_TXDESCS 3
* LMC_TXDESCS 4
+ lmem_map 8
== LMI_DLCI 1
* LM_IDLE_TIMEOUT 1
== LMI_FULLREP 4
== LMI_INTEGRITY 1
== lml33dpath 1
+ lml_last_rec 2
== lml_last_recsize 1
+ lml_last_recsize 2
== lml_tail 1
+ LMP_HEADER 2
+ LMP_PID_HEADER 4
== l_ms 2
== lmxaddr 1
| ln 1
== ln 10
< l_n 2
* ln 2
+ ln 2
< ln 5
+ LNE390_CFG1 1
+ LNE390_CFG2 3
== LNE390_ID0 2
== LNE390_ID1 2
+ LNE390_ID_PORT 3
+ LNE390_RESET_PORT 2
+ LNE390_SA_PROM 5
>> LNE390_START_PG 1
+ LNE390_START_PG 7
* LNE390_STOP_PG 3
+ lng 1
| LNK_1000MB 4
| LNK_100MB 4
| LNKDWN_LASER 1
| LNKDWN_OSLS 1
| LNK_ENABLE 2
| LNK_FULL_DUPLEX 2
| LNK_NEGOTIATE 2
== lnsz 1
+ lnum 2
== lnver 1
< lnver1 1
< lnver 4
* lo1 1
< lo1a 2
+ lo1freq 1
+ lo1n 1
< lo1n 2
* lo1n 2
+ lo 2
* lo2 1
| lo 22
| lo2 4
>> lo2a 1
< lo2a 2
+ lo2n 1
< lo2n 2
* lo2n 2
>> lo2num 1
| lo2num 1
>> lo 30
== lo 4
< lo 7
== load 2
* Load 2
== load_addr 1
+ load_addr 1
< loadAreaFirstChunk 2
+ loadAreaFirstChunk 2
< loadAreaLastChunk 2
< loadAreaSize 1
+ loadAreaSize 1
* loadAreaSize 2
+ load_bias 5
&& load_code 1
+ load_code 1
| LoadDACFlag 3
* loaded 1
* loaded. 1
| LOADED 11
== loaded_tag 1
| loaded_tag 4
* loader 3
&& LOADER_TYPE 4
== loadfile 6
* loading 2
| LOADRAM 4
< LOAD_RETRY 1
== LOAD_RETRY 1
* loads... 1
+ loadtime 1
== LOBE_MEDIA_TEST_FAILED 1
< loc 2
| loc 2
+ loc 3
>> loc 4
+ local 1
* local 5
== local_adv 1
| local_adv 3
== local_buf 2
| LOCAL_BUS 1
== local_count 1
< localdevices 1
+ local_enabled 13
< localExtIndex 1
+ localExtIndex 1
== local_flags 1
| local_flags 1
+ local_irq 1
| local_irq 2
== local_irq 4
< local_irq 5
< local_len 1
>> locallen 1
< locallen 2
< local_mode 2
== local_mode 7
+ localoffs 6
| LOCAL_OK 2
* LOCAL_OUT 1
* LOCALRAM_SIZE 1
== location 10
< location 13
+ location 20
>> location 21
| location 7
| locationAddr 1
>> locationAddr 2
+ locationAddr 2
== LocationPtr 1
| loc_doorbell 1
== lock 11
| lock 2
* lock 2
== lockdoor 1
== LockDoor 1
< locked 1
== locked 3
< locked_sf_id 3
== lockhost 1
* locking 2
< lock_limit 1
| LOCK_MAND 3
| LOCK_NB 2
< lock_norm 1
== lockpat 1
| LOCK_RW 2
* Locks 2
&& lock_state 1
== lock_state 2
&& lock_status 1
== lock_type 1
< lockup 1
== LOCK_USE_CLNT 2
| lo_cnt 1
< lo_cong 1
== LO_CRYPT_XOR 1
| LOC_TX 5
>> locX 1
>> locY 1
+ LO_data 1
== lo_device 1
< lo_devno 1
| lo_flags 1
| LO_FLAGS_READ_ONLY 3
* Log 1
== log 2
+ LOG_2_HZ 1
+ log2_irq_thresh 1
< log2_irq_thresh 2
+ log 4
* log 9
== log_addr 1
+ (log_addr 1
* log_addr 2
| LOGADDR 4
< log_buffer 1
+ log_buffer 4
< LOG_BUF_LEN 2
+ LOG_BUF_LEN 3
| LOG_BUF_MASK 7
< logdev 2
== log_end 3
+ log_end 8
+ log_error_mag 2
== logged 1
< logged_chars 2
< logger_pid 1
* logging 1
== log_head 1
< log_head 2
+ log_head 7
== LOG_HIGH_ERROR 1
== logi 2
* logical 1
+ logical 1
+ logical_blk_num 1
< logical_blk_num 3
== logical_block 1
>> logical_block 1
| logical_block 1
== LogicalDeviceInfo 11
< LogicalDeviceNumber 1
>> LogicalDeviceSize 1
== LogicalDriveNumber 2
< LogicalDriveNumber 6
>> LogicalDriveSize 3
== logical_end 2
== logical_eot 1
>> LOGICAL_ERR 5
+ logical_sector_size 1
< logical_sector_size 3
+ logic_sb_block 2
+ log_index 1
== login_failures 1
< login_failures 6
>> log_info 1
| log_info 3
== login_state 4
== loginType 1
< LOG_LEN 2
* LOG_LEN 2
+ LOG_LEN 4
== logmask 1
&& log_mbe 1
>> log_ns[0]); 1
< LOG_NUMBER 1
* LOG_NUMBER 1
| LOG_NUMBER_MASK 2
* logo_depth 1
< logo_depth 2
* LOGO_H 1
< LOGO_H 9
* LOGO_LINE 1
< LOGO_LINE 3
< logo_lines 2
+ logo_lines 2
* logo_lines 4
== logo_shown 1
< logo_shown 3
| LOGOUT_PERFORMED 1
| LOG_OVERFLOW 1
< LOGO_W 3
* LOGO_W 4
+ LOGO_W 5
== logp 1
< LOGPAGES 1
+ LOGPHDRSIZE 1
+ LogPortIndex 24
== LogPortIndex 30
< LogPortIndex 5
< LogPortMax 8
| LOG_PROC_ALL 4
* LOGPSIZE 3
+ LOGPSIZE 4
+ LOGPTLRSIZE 8
+ LOGRDSIZE 1
+ logrecord 1
&& log_sbe 1
+ logsize 1
| LOG_SRCDST 2
+ log_start 3
+ LOG_START_OFFSET 4
< log_tail 1
== log_tail 1
+ log_tail 8
+ LogTextIndex 2
+ log_unit 1
< logvol 1
== logvol 1
>> logvol 1
+ logvol 1
* lombard 2
+ LO_NAME_SIZE 1
== long) 1
< LONG 593
* longer. 2
* longer 8
< longest_len 1
== longhaul 3
+ LONGJMP_ADDR 2
+ long_len 1
== long_limit 2
>> LONG_MAX 1
< longMHz100 1
+ longMHz100 2
+ long)mod->ex_table_end) 1
&& long)mod->ex_table_start 1
+ long)mod_user, 1
+ longrun_low_freq 8
+ long_slots 2
* longtemp 2
* LongTime 1
+ LongTime 2
== long_val 1
| long_val 1
< long_val 8
* look 4
* Look 5
* looks 1
* lookup 1
| LOOKUP_ATOMIC 1
| LOOKUP_CONTINUE 2
* lookup_dentry 1
| LOOKUP_DIRECTORY 5
| lookup_flags 3
| LOOKUP_FOLLOW 19
== lookup_info 1
| LOOKUP_PARENT 1
| LOOKUP_POSITIVE 16
>> loop 1
+ loop 15
* Loop 2
* loop 21
< loop 89
< loopback 2
== loopback 2
| loopback 3
== loopback_mode 2
>> LOOP_BH_Set 1
+ LOOP_BH_Set 1
== loop_buf 1
< loopc 2
== loop_cnt 1
< loop_cnt 2
== loopcnt 4
< loopcnt 6
== LOOPCNT_MAX 2
== LOOPCNT_WARN 2
< loopcount 1
+ loop_count 1
< LoopCount 1
< LOOP_COUNT 1
== LOOP_COUNT 1
== loopcount 2
== loop_count 3
< loop_count 4
== loop_cqr 2
| loopdiv 1
* loopdown 1
== LOOP_FAIL 1
* loopfeed 2
+ loopfeed 2
== loop_id 1
>> loop_id 10
>> loopid 2
< loopid 6
* loopin 1
+ loopin 2
>> LOOP_IV_SECTOR_BITS 2
+ LOOP_IV_SECTOR_BITS 6
* LOOP_IV_SECTOR_SIZE 3
< looplen 1
| looppost 2
== loop_rv 1
+ loops 1
< LOOPS 1
== loops 3
< loops 8
== loops_per_jiffy 1
< loops_per_jiffy 2
* loops_per_jiffy 5
* loops_per_sec 1
| LOOP_STATE_TIMEOUT 1
== LOOP_UP 1
| LOOP_UP 1
== lopt 1
== loser 2
* losing 1
== losize 1
+ losize 6
+ loss 1
| LOSS_CARRIER 4
| LOSS_OF_SIGNAL 1
== lost 1
+ lost 1
* Lost 1
< lost 2
* lost 2
| lo_status 1
* lost_ticks 1
< lostTime 4
< loudness 2
+ lov0 1
< lov0 2
== lov0 2
* Low 1
+ low 16
== low 2
* low 2
< low 30
>> low 6
| low 7
== LowAc 2
< low_addr 2
+ lowbits 2
+ low_buffer_end 2
< low_buffer_size 2
+ low_buffer_size 6
+ LOW_BUFFER_START 2
| LOW_BYTE_TERM 1
| LOW_BYTE_TERM_ENA 1
| low_data_set 1
| lower 1
+ lower 3
* lower 5
* lower_margin 1
+ lower_margin 2
< lower_opcode 1
>> lower_opcode 1
+ lowest 2
+ lowest_speed 2
== low_index 2
+ low_index 2
* low-level 7
< low_mem_size 1
< LOW_OBP_ADDRESS 2
| LOW_RX_SQUELCH 2
* lowspeed 1
| LOWTX_IND 2
< Low_water 1
< LOW_WATER 1
+ Low_water 2
< LowWater 2
| low_word 1
== lp 11
< lp 2
+ lp 6
| LPA_100 1
== LPA_100FULL 2
| LPA_100FULL 31
== LPA_100HALF 1
| LPA_100HALF 4
== LPA_10FULL 1
| LPA_10FULL 9
| lpa 4
+ lpAddr 3
| LPA_LPACK 2
| LPA_PAUSE 1
| LPA_PAUSE_ASYM 5
| LPA_PAUSE_CAP 4
< l_par 1
== l_par 1
| lpar 3
| lpar_ability 1
+ lparam 1
| lParity 2
== lpar_rc 14
< LP_BUFFER_SIZE 3
== lp_count 1
+ lpDAQ 12
+ LPERCTL 1
* LPERCTL 2
< LPERCTL 5
* LPERDMAP 2
< LPERDMAP 3
* LpEventAlign 3
+ LpEventMaxSize 2
== lpIndex 2
* lpj 1
== LP_NO 1
< LP_NO 7
| !(lp->options 1
| lport 2
== LP_PERRORP 1
| LP_PERRORP 6
| LP_PINITP 2
== LP_POUTPA 1
| LP_POUTPA 4
== LP_PSELECD 1
| LP_PSELECD 4
== lp->rfp) 1
+ LP_RING 12
== Lpsm 1
| Lpsm 1
| L_PTE_PRESENT 2
| L_PTE_YOUNG 2
== lq 8
| LQIBADLQI 2
| LQICRCI_LQ 4
| LQICRCI_NLQ 2
+ LQIN 1
| LQIOVERI_NLQ 2
| LQIPHASE_LQ 2
| LQIPHASE_NLQ 4
== lqistate 1
< lqistate 2
| LQOBUSFREE 4
== lqostat0 1
== lr 1
< lr 2
>> lramword 1
| lramword 5
+ lrange 2
| LRB 1
< l_rcl_siz 1
+ l_rcl_siz 2
+ lregs 1
+ L_RESET 9
+ lrh 1
== lrm 2
< lrm 4
< lrnver1 1
== lrnver 2
< lrnver 3
== lrset 1
+ lrset 2
== LR_SHIFT_FLOW 1
+ LR_SHIFT_FLOW 1
+ LR_SHIFT_NO_FLOW 1
| lrs_state 3
| lru 2
>> lru 6
>> LRXCOUNT 1
< _ls 1
< ls 2
* LSAP. 1
== lsap 10
* LSAP, 2
* LSAP 3
== LSAP_ANY 3
== LSAP_CONNLESS 6
| LSAPIC_ENABLED 2
| LSAPIC_PRESENT 2
< LSAP_MAX 1
>> lsb 1
< lsb 2
+ LSB_ID_Code 3
&& lsb_odd 1
+ LSBONLY 6
| LSC_ARW 9
| LSC_CO 3
| LSC_FDX_MODE 3
| LSC_FPE 3
| LSC_HARD_ERR 3
| LSC_LWF 3
| LSC_RING_REC 3
| LSC_RR 3
| LSC_SIG_LOSS 3
| LSC_SOFT_ERR 3
| LSC_SR_CO 3
| LSC_SS 3
| LSC_TRAN_BCN 3
| lsflags 3
>> lshift 1
+ lshift 1
< lsi 1
== LSI_SUBSYS_ID 2
+ lsize 10
< lsize 3
* lsize 4
== lsize 8
* lslice 4
< l_slot 1
== LSMAGIC 1
== LSOMAGIC) 1
+ lspn 1
| lsr 14
+ LSR 6
| LSR_BOTH_EMPTY 4
| LSR_BREAK 8
| LSR_CRC_ERROR 1
| LSR_DR 2
| LSR_FE 2
| LSR_FIFO_UR 1
| LSR_FRAME_ERROR 1
| LSR_FRM_ERR 2
| LSR_FRMERR 2
| LSR_OE 1
| LSR_OVER_ERR 2
| LSR_PAR_ERR 2
| LSR_PARERR 4
| LSR_PE 2
| LSR_RCA 2
| lsr_reg 1
| LSR_RXC 1
| LSR_XHRE 1
| LSR_XSRE 5
== lss 1
+ lstart 5
< lstart 8
== lstate 16
| l_status_buffercnt 2
== lsz 1
< lsz 2
< lt 2
== ltc1710 1
< ltc1710_initialized 1
+ ltemp 1
< ltemp 4
>> ltemp 4
< ltimeout 1
== ltimer 1
>> ltmp 10
>> LTXCOUNT 1
== ltype 2
< lu 1
* LU 1
== lu 2
< lun0_scsi_level 1
| LUN 1
| lun 13
== lun 19
* lun 3
>> lun 5
+ lun 5
< lun 59
| LUN_CCDECR 1
| LUN_CCINCR 1
+ lun_dir 1
| LUN_DISAD 1
== lunid 1
== lunID_found 1
| LUN_INDECR 1
| LUN_ININCR 1
+ LunListLen 2
| LUN_MASK 2
== LUN_OK 4
* LUN_RESET_FREQUENCY 12
+ luns 1
< luns 2
* luns 2
< luns_listed 1
| LUN_TQAE 1
< lv 2
| lv 4
== lvalue 1
+ lvalue 1
== lvbe 1
== lvcc 7
== lv_counter 1
== lvdmode 1
| LVDS_BL_MOD_EN 1
| LVDS_BLON 11
| LVDS_EN 4
| LVDS_ON 2
| LVDS_STATE_MASK 2
< lvl 1
< lvm_chr_open_count 1
== lvm_reset_spindown 2
< lvm_reset_spindown 4
== lv_open_counter 1
< lv_open_total 1
== lv_ptr 1
== LV_REMOVE 5
| LV_SNAPSHOT_ORG 2
| LWAKE 2
< lwm 2
== lwm 3
+ lwm 3
< lword 1
| LWPTN 1
* lx 2
+ lxlen 1
* lxm 2
== LXT1000_1000M 1
== LXT1000_100M 1
| LXT1000_Full 1
* lym 2
+ lynx_csr_rom 1
< m0 2
&& m 1
+ *)&m, 1
+ M1064_CURPOSXH 2
+ M1064_CURPOSXL 2
+ M1064_CURPOSYH 2
+ M1064_CURPOSYL 2
| M1064_XGENCTRL_ALPHA_DIS 1
| M1064_XGENCTRL_VS_0 1
| M1064_XMULCTRL_DEPTH_15BPP_1BPP 1
| M1064_XMULCTRL_DEPTH_16BPP 1
| M1064_XMULCTRL_DEPTH_24BPP 1
| M1064_XMULCTRL_DEPTH_32BPP 1
| M1064_XMULCTRL_DEPTH_8BPP 2
| M1064_XMULCTRL_GRAPHICS_PALETIZED 6
| M1064_XPIXCLKCTRL_EN 3
| M1064_XPIXCLKCTRL_PLL_UP 5
| M1064_XSENSETEST_BCOMP 1
| M1064_XSENSETEST_GCOMP 1
* m1 1
* m 12
< m1 9
>> M 2
< m2 1
>> m 22
+ m2 2
* m2 4
| m 25
== m2info 2
* m2us 1
| M 3
* M 3
+ m 32
== m32 1
| m32 6
< M 4
| M48T35_RTC_READ 2
| M48T35_RTC_SET 4
| M48T35_RTC_STOPPED 1
== m 51
== m5229_revision 1
< m5229_revision 15
+ M 6
| M601 138
== m64 2
| m64 2
>> m64 3
| M64F_GTB_DSP 1
| M64F_MOBIL_BUS 1
< m64_num 1
== m68k_cputype 2
== m68k_fputype 1
| m68k_fputype 9
| m68k_mmutype 6
+ m68k_num_memory 1
< m68k_num_memory 16
< m68k_realnum_memory 2
| m68k_supervisor_cachemode 2
+ M8259 4
| M88E1000_EPSCR_SLAVE_DOWNSHIFT_1X 2
| M88E1000_PSCR_10BT_EXT_DIST_ENABLE 2
| M88E1000_PSCR_POLARITY_REVERSAL 2
| M88E1000_PSSR_1000MBS 1
| M88E1000_PSSR_CABLE_LENGTH 2
| M88E1000_PSSR_DPLX 1
| M88E1000_PSSR_MDIX 2
| M88E1000_PSSR_REV_POLARITY 2
| M88E1000_PSSR_SPEED 4
* M8XX_BUSFREQ 1
< M8XX_SIZES_NO 1
== M8XX_SIZES_NO 2
< m 90
| MA_040 1
| MA 5
+ MAC0 7
| mac 1
+ mac 1
* MAC 1
| mac1 2
>> mac1 3
== MAC_1 6
+ MAC1_LEN 1
< MAC1_LEN 2
== mac 2
* mac 2
| mac2 2
>> mac2 7
< MAC2_LEN 1
+ MAC2_LEN 1
< mac 4
>> mac 5
+ MAC_ADDR 1
< MAC_ADDR_COUNT 4
< MAC_ADDR_LEN 1
* mac_asc_samplespersec 1
< mac_bell_duration 1
< MAC_CHMAP_COUNT 2
* MAC_CLOCK_TICK 1
+ MAC_CLOCK_TICK 1
+ MACCnfg 2
+ MACCnfg2 1
>> MAC_CONTROL_CONN_SHF 1
+ MAC_CONTROL_CONN_SHF 1
+ MacControlFramesRcvd 4
+ MacControlFramesXmtd 4
>> mac_cstat 1
| mac_cstat 2
| MAC_CSTAT_PRCV 1
| MAC_CSTAT_PS 1
+ MACCtrl0 7
+ MACCtrl 12
+ MACCtrl1 7
| MAC_DISABLE_RX_OWN 1
== mace 1
| MACE_FIFOFC_XMTFC 2
| MACE_IAC_LOGADDR 2
| MACE_IAC_PHYADDR 2
== mace_int 1
| MACE_IR_BABL 1
| MACE_IR_CERR 1
| MACE_IR_JAB 1
| MACE_IR_MPCO 1
| MACE_IR_RCVCCO 1
| MACE_IR_RCVINT 1
| MACE_IR_RNTPCO 1
| MACE_IR_XMTINT 3
< MACE_LADRF_LEN 1
| MACE_MACCC_ENRCV 6
| MACE_MACCC_ENXMT 4
| MAC_EN_RESET0 2
| MAC_EN_RESET1 2
< MACE_PCI_BRIDGE_IRQ 1
| MACEPCI_ERROR_CONFIG_ADDR 1
| MACEPCI_ERROR_DATA_PARITY_ERR 1
| MACEPCI_ERROR_ILLEGAL_CMD 1
| MACEPCI_ERROR_INTERRUPT_TEST 1
| MACEPCI_ERROR_MASTER_ABORT 1
| MACEPCI_ERROR_MEMORY_ADDR 1
| MACEPCI_ERROR_OVERRUN 1
| MACEPCI_ERROR_PARITY_ERR 1
| MACEPCI_ERROR_RETRY_ERR 1
| MACEPCI_ERROR_SIG_TABORT 1
| MACEPCI_ERROR_SYSTEM_ERR 1
| MACEPCI_ERROR_TARGET_ABORT 1
< MACEPCI_SCSI0_IRQ 1
< MACEPCI_SHARED2_IRQ 1
| MACE_RCVFS_CLSN 1
| MACE_RCVFS_FCS 1
| MACE_RCVFS_FRAM 1
| MACE_RCVFS_OFLO 1
| MACE_RCVFS_RCVSTS 1
| MACE_UTR_LOOP_EXTERNAL 2
< MACE_VID_IN1_IRQ 1
| MACE_XMTFS_DEFER 1
| MACE_XMTFS_LCAR 1
| MACE_XMTFS_LCOL 1
| MACE_XMTFS_MORE 1
| MACE_XMTFS_ONE 1
| MACE_XMTFS_RTRY 1
| MACE_XMTFS_UFLO 1
| MACE_XMTRC_EXDEF 1
| MACE_XMTRC_XMTRC 2
< mach64_count 1
< mach64MaxFreq 3
< mach64MinFreq 3
>> mach64MinFreq 3
>> mach64RefFreq 2
* mach64RefFreq 4
< MAC_HASH_COUNT 2
== _MACH_chrp 14
== MACH_DS23100 3
== MACH_DS5000_200 1
== MACH_DS5000_XX 3
== MACH_DS5100 3
== MACH_GROUP_JAZZ 1
&& MACH_HP680 1
&& MACH_HP690 3
== machine 1
* machine 11
* Machine 15
== _machine 32
* Machine-specific 6
+ mach_irq 1
&& MACH_IS_AB40 1
&& MACH_IS_ATARI 2
&& MACH_IS_HADES 4
&& MACH_IS_MEDUSA 3
&& MACH_IS_MVME147 1
&& MACH_IS_MVME16x 1
&& MACH_IS_Q40 2
&& MACH_IS_TT 2
== MACH_MIPS_MAGNUM_4000 1
== MACH_NEC_DDB5477 1
== MACH_NEC_ROCKHOPPER 5
== MACH_NEC_ROCKHOPPERII 10
== _MACH_Pmac 40
== _MACH_prep 4
< machvec_end 1
+ MAC_ID 1
+ maciisi_rbuf 2
== maciisi_state 2
== macii_state 3
< MacIndex 1
&& macio_base 1
+ macio_base 2
| MACIO_EN_DMA 2
| MACIO_FLAG_SCCA_ON 4
| MACIO_FLAG_SCCB_ON 6
== macio_keylargo 1
< maclen 1
+ maclen 1
| MAC_LOOPBACK 1
| MAC_MCCFG_RPE 2
< MAC_MIN_PKT_SIZE 1
| MAC_MODE_PORT_MODE_GMII 2
| MAC_MODE_RXSTAT_ENABLE 1
| MAC_MODE_TXSTAT_ENABLE 1
< mac_num_scsi 1
+ macoff 1
+ mac_offset 2
== MAC_QUEUE 2
+ MACRegEEcsr 3
* macro 1
* macros 2
| MAC_RXCFG_ENAB 4
| MAC_RXCFG_RCE 2
| MAC_RX_ENABLE 1
| MAC_RX_RESOURCE_BE 1
| MAC_RX_RESOURCE_FE 1
| MAC_RXSTAT_ACE 1
| MAC_RXSTAT_CCE 1
| MAC_RXSTAT_LCE 1
| MAC_RXSTAT_OFLW 1
< MacSize 1
* MacSize 6
+ MacSize 8
== mac_special_bell 1
| mac_stat 2
| MACSTATUS 2
| MAC_STATUS_CFG_CHANGED 12
| MAC_STATUS_LNKSTATE_CHANGED 3
| MAC_STATUS_MI_INTERRUPT 1
| MAC_STATUS_PCS_SYNCED 2
+ macstr 1
| MAC_TXCFG_ENAB 2
| MAC_TXCFG_ICOLL 2
| MAC_TXCFG_NGU 2
| MAC_TXCFG_TCE 2
| MAC_TX_ENABLE 2
| MAC_TXSTAT_DTE 2
| MAC_TXSTAT_ECE 1
| MAC_TXSTAT_LCE 1
| MAC_TXSTAT_MPE 1
| MAC_TXSTAT_NCE 1
| MAC_TXSTAT_URUN 1
< mac_type 2
== MacType 27
| MAC_XIFCFG_LBCK 2
| MAC_XIFCFG_LLED 2
| mad16_cdsel 1
| mad16_conf 2
+ maddr 1
== maddr 2
| MAF_LAST_REPORTER 1
| MAF_TIMER_RUNNING 1
< mag 5
| magic 1
+ Magic 1
== magic1 2
* magic 2
== magic2 2
* Magic 3
== magic64 1
== magic 9
== magic_cookie 1
== MAGIC_COOKIE 1
== MAGIC_FILE_P 2
+ Magic_no 13
| MagicPacket 1
< magn 6
+ magnitude 1
== mailbox 3
+ MAILBOXREG 7
< MAILBOX_REGISTER_COUNT 2
+ MAILBOX_SNDHOST_PROD_IDX_0 2
+ MAILBOX_SNDNIC_PROD_IDX_0 2
* main 3
< mainBank0Top 1
+ mainBank0Top 1
| mainBank0Top 2
< mainBank1Top 1
| mainBank1Top 2
< mainBank2Top 1
+ mainBank2Top 1
| mainBank2Top 2
< mainBank3Top 1
| mainBank3Top 2
== MainSocket 1
* mainv 3
< main_vol 1
< mainvol 2
* main_vol 2
* mainvol 2
== maj 1
* major 1
+ major 1
>> major 2
| major 2
< major 29
== Major 3
* Major 3
== major 7
== major_info 3
+ MAJOR_NR 8
* make 8
* Make 8
* makes 3
* making 6
+ malloced 1
>> man 4
* management! 2
* Manages 1
| manc 2
== manfid 1
== MANFID_IBM 2
== MANFID_OSITECH 3
== MANFID_PSION 2
== MANFID_SOCKET 2
+ maniptype 1
== maniptype 10
* manner. 1
< MANSLLEN 3
== MANSLLEN 3
== mant 1
< mant 4
* manual 1
== manuf 1
== manufacturer 1
+ manuf_len 1
>> map 1
&& map 1
* map 10
== map 13
| MAP_16BIT 3
| map 2
< map 26
* Map 3
| MAP_32BIT 3
+ map 7
| MAP_ACTIVE 1
| MAP_ANONYMOUS 62
| MAP_AUTOSZ 4
+ MAP_BASE 4
< MAPCHUNKS 1
| MAP_DENYWRITE 3
+ map_dot 4
< map_end 1
< mapend 10
| MAP_FIXED 41
| _MAP_INHERIT 2
+ MAP_MAX_SIZE 1
| _MAP_NEW 3
| MAP_NORESERVE 7
+ map_offset 1
== mapped_addr 1
< mapped_size 1
== mapping 1
* mapping 2
* mappings 23
| MAP_PRIVATE 24
>> mapptr 2
| mapptr 2
+ mapptr 2
< mapptr 3
== map_replace_ptr 1
* maps 2
| MAP_SHARED 28
== mapsiz 1
+ mapsiz 1
+ mapsize 1
+ MAP_SIZE 1
< mapsize 12
< map_size 18
== mapsize 2
+ mapSize 2
+ map_size 3
< mapSize 3
< MAPS_LINE_MAX 1
< map_start 1
>> mapstart 1
| MAP_TYPE 2
== maptype 4
+ map_val 1
| MAP_WRPROT 2
+ MAR0 10
| MAR 1
+ MAR1 2
+ MAR 8
+ MAR_ADR 1
< margin 1
* margin 1
+ margin 6
* Mark 1
* mark 14
== mark 2
< marker 4
| MARK_ERR 4
* Martin 1
== MarvellPHYID0 1
&& mask 1
== mask1 1
* mask 15
| mask16 2
| Mask 2
| mask2 3
+ mask 23
>> mask 32
>> mask3 2
| mask 329
< mask 5
>> mask6 1
== mask 64
| MASK_ADDR1 2
| MASK_AMUTE 2
| MASK_ARITHMETIC_OPCODE 3
| Mask_CCLK 2
| MASK_CMUTE 2
| MASK_CNTLERR 1
| MASK_DESTINATION_SIZE 1
| MASK_IEPC 1
+ mask_len 2
< mask_len 4
* mask_line_size 1
>> mask_lo 1
| mask_lo 2
| MASK_MIIR_MII_MDI 1
+ MASK_MIIR_MII_MDO 1
+ MASK_MIIR_MII_WRITE 1
| MASK_PAROUT0 3
| MASK_PAROUT1 3
| MASK_PORTCHG 1
| MASK_REGISTER_COUNT 1
| MASK_ROUNDING_MODE 1
| MASK_ROUNDING_PRECISION 3
| MASK_TRANSFER_LENGTH 3
>> master 1
&& master 1
* Master 1
== master 11
| MasterAbort 4
* master_clock 2
| master_ctrl 1
| master_data 8
== master_dev 3
| masterdma 1
< master_iobrick 1
== master_iobrick 1
== masternasid 1
== master_or_slave 1
== MASTER_OUTPUT 1
== master_slave 1
== master_tstate 2
| MASTER_TX_AUTO_APPEND_DESC 1
>> masterwid 3
== match 11
| match 2
+ match 2
* MATCH20_INC 1
+ MATCH20_INC 4
| MATCH_BITS 4
== matchbyte 2
== matched 3
== match_len 2
+ match_len 2
+ matchoff 1
+ match_offset 14
< matchpos 3
< matchret 1
== match_value 1
< match_value 4
== mate 1
&& mate 1
* MATH_MODN2_OFFSET 2
* MATH_MODN_OFFSET 2
* MATH_PARAMA_OFFSET 2
* MATH_PARAMB_OFFSET 2
* MATH_PARAMC_OFFSET 2
* MATH_PARAMD_OFFSET 2
* MATH_RESULT2_OFFSET 2
* MATH_RESULT_OFFSET 2
< matorb_initialized 1
== MATROXFB_MAX_FB_DRIVERS 1
< MATROXFB_MAX_OUTPUTS 16
| MATROXFB_OUTPUT_CONN_DFP 3
| MATROXFB_OUTPUT_CONN_SECONDARY 2
== MATROXFB_OUTPUT_MODE_PAL 1
== maui_os 1
&& maui_os 1
< maui_osLen 2
== MAUI_PATCH 1
< MAVCTRLS 2
* (max 1
< max 108
< max1 1
== max 12
== max1617 1
== max1617a 1
+ max 19
| max 2
< max2 1
== max2 6
>> max 3
< MAX_3C523_CARDS 2
* max 6
* MAX_A2232_BOARDS 5
< MAX_AC32_CARDS 2
< MAX_ACTIVE 2
== MAX_ACTIVE 2
== max_addr 1
+ max_addr 1
< max_addr 2
< maxaddr 2
| max_addr 2
>> MAX_ADDRESS 1
< maxag 1
* MAXAG 1
< MAXAG 7
* MAX_AGE 4
< MAX_AGE 9
< MaxAgents 1
< max_ahead 1
< MAX_AIOPS_PER_BOARD 1
* MAXALIVECNT 1
+ MAXALIVECNT 1
< MAX_APICID 1
< MAX_APICS 1
+ MAX_ARG 1
>> MAX_ARG_PAGES 1
< MAX_ARG_PAGES 10
* MAX_ARG_PAGES 15
< maxargs 1
+ MAXARGS 2
< MAX_ARLANS 3
+ MAX_ARLANS 5
< MAX_ARP_IP_TARGETS 4
< MAX_ATE_MAPS; 1
< MAX_ATE_MAPS 2
< max_ate_total 2
< max_ato 1
< MAX_ATTENTIONS 1
< maxattr 1
< MAX_AUDIO_DEV 3
+ MAX_AWCS 6
< MAX_AWCS 7
< MAXBANKS 4
* maxBAR 4
== maxbase 1
| maxbase 1
< max_baud 14
* MAX_BAUD 6
< MAX_BAYS 3
+ MAX_B_FRAMES 5
+ MAX_BH_BUFF 12
< maxbind 1
< max_bits 1
< MAX_BITS 6
+ MAX_BITS 7
< max_blindex 2
+ max_blindex 4
< MAX_BLKDEV 13
+ MAX_BLKDEV 2
* MAXBLKS 2
>> max_blksize 1
* maxblock 1
+ max_block 1
== max_block 2
< max_block 3
< max_blocks 1
* max_blocks 1
+ max_blocks 1
< maxblocks 3
< max_board 1
== max_board 1
< MAX_BOARD 12
+ MAXBOARDS 1
< MAX_BOARDS 13
+ MAX_BOARDS 5
< MAXBOARDS 6
< max_bonds 4
< MAXBPQDEV 1
== MAXBPQDEV 1
< MAX_BRICK_TYPES 1
+ MAX_BRICK_TYPES 1
< max_buckets_out 2
== MAXBUF 1
< MAX_BUF 3
< maxBuff 2
== MAX_BUFFERED_MSGS 2
< max_buffers 2
&& max_buffer_sectors 1
== max_buffer_sectors 2
>> max_buffer_sectors 2
* max_buffer_sectors 6
< max_bufs 2
* MAX_BUFS 4
< MAX_BUFSIZE 2
* MAX_BUF_SIZE 5
+ max_bus 1
< MAXBUS 1
* MAXBUS 1
+ MAX_BUS 1
+ MAXBUS 2
< MAX_BUS 3
< MAX_BUSES 3
< MAX_CACHE_CONTROL_AGE_LEN 1
< MAX_CACHE_SIZE 2
< MAX_CAMERAS 3
< MAX_CAMS 2
== MAX_CAMS 2
< MAX_CARDS 12
== MAX_CARDS 3
< MAXCARDS 5
+ MAX_CARDS 6
< MAX_CAUSE_REGS 3
< MAX_CAUSE_REG_WIDTH 6
< MAX_CDU31A_RETRIES 7
+ MAX_CGI_METAVARIABLES 1
< maxch 1
< maxchan 1
< maxchannel 1
< MAX_CHANNEL 11
+ MAX_CHANNEL 3
< MAX_CHANNELS 1
+ max_chip_map 1
< maxchips 1
< MAX_CHIPS_MIL 1
== max_choice 1
< max_choice 14
+ max_choice 27
* max_choice 3
+ MAX_CHRDEV 1
< MAX_CHRDEV 4
< maxchunkmap 2
< MAX_CHUNK_SIZE 1
< MAX_CIO_PROCFS_ENTRIES 6
< MAX_CIS_TABLE 2
< MAX_CIWS 2
== maxclk 1
+ maxclk 1
< maxclk 4
< maxclock 1
== MAX_CMDLINECONSOLES 1
< MAX_CMDLINECONSOLES 2
+ MAX_CMD_PACK_SIZE 1
< MAX_CMD_PER_LUN 4
< MAX_CMDSZ 2
+ MAX_CMP_GROUP 1
< maxcnt2 4
< MAX_CODADEVS 2
< max_code 14
* maxcol 3
+ maxcol 4
< maxcolumn 2
< MAX_COMMAND_DATA 1
+ MAX_COMMANDS 1
< MAX_COMMANDS 4
+ MAX_COMMAND_SIZE 2
< MAX_COMMAND_SIZE 4
< MAX_COMPACT_NODES 7
< MAX_CONFIG_WAIT 5
< max_connections 1
+ max_connections 3
< MAX_CONTEXT 9
< MAX_CONTROLLERS 2
< max_count 1
< MAXCOUNT 10
< maxcount 3
< maxcpu 1
+ maxcpu 1
< MAX_CPU_FREQ 1
< MAX_CPU_IRQ 2
+ MAX_CPU_IRQ 4
&& (max_cpus 1
* MAX_CPUS 1
< maxcpus 2
< MAXCPUS 3
== max_cpus 6
< max_cpus 7
+ MAX_CPUS*sizeof(ia64_sal_ptc_domain_proc_entry_t) 1
+ MAX_CRW_PENDING 1
< MAX_CTLR 8
+ max_ctx 2
< MAX_CUDA_IMAGES 2
* MAX_CURS 4
< MAX_CURS 5
< MAX_CVF_FORMATS 6
< MAX_D 1
< maxd 2
< MaxData 2
< max_data_length 1
+ max_data_length 3
< MAX_DATA_SIZE 1
+ MAXDATAZ 1
| MAXDATAZ 2
< max_dcc_channels 1
< MAX_DCMDS 1
+ MAX_DCMDS 2
< maxdelay 1
< max_depth 2
< MAX_DEV 1
* MAX_DEV 1
< max_dev 3
>> MAX_DEV 4
< MAX_DEV_HINTS 4
< maxdevices 3
< MAX_DEVICES 8
< MAX_DEVICES_PER_PCIBUS 2
* MAX_DEVICES_PER_PCIBUS 2
< max_dev_lun 1
+ MAX_DFRAME_LEN 2
+ MAX_D_FRAMES 4
< MAX_DIACR 2
< maxdiff 1
< MAX_DIGI_BOARDS 2
== MAX_DISPLAY_COUNT 2
< MAX_DIVERT_PORTS 5
* MAX_DLOAD_ACK_TIME 1
* MAX_DLOG_SPACE 4
+ max_dma 10
< max_dma 7
>> MAX_DMA_ADDRESS 1
< MAX_DMA_ADDRESS 2
< MAX_DMA_CHANNELS 7
< MAX_DMA_DESCRS 1
+ MAX_DMA_ORDER 2
< MAX_DMA_SIZE 2
* MAX_DONE 1
+ MAX_DONE 2
< MAX_DONE 3
< MAX_DPs 1
+ MAX_DPs 2
< MAX_DRIVERS 6
< max_drives 1
* MAX_DRIVES 19
< MAX_DRIVES 30
< MAX_DSP_ORDER 1
+ MAX_DumpData 1
< MAX_E21_CARDS 2
< MAX_ECARDS 16
< MAX_EEPRO 1
< MAXEISA 3
< MAX_EISA_ADDR 1
< MAX_EISA_SLOTS 1
== MAX_EISA_SLOTS 1
< MAX_EL2_CARDS 2
< maxels 2
< max_endpoints 1
< max_ent 10
+ max_ent 6
== max_entries 1
* max_entries 1
< maxentry 1
>> maxentry 1
+ maxentry 1
< MAX_EQ 3
< max_erasesize 2
< MAX_ERRORS 1
< max_errors 2
< MAX_ES_CARDS 2
< MAX_ETH16I_CARDS 2
< MAX_ETHERH_CARDS 1
< MAX_ETHER_SIZE 2
+ MAX_ETHER_SIZE 3
+ MAX_ETH_FRAME_SIZE 2
< MAX_EVENTS 1
== MAX_EVENTS 2
< MAX_EXCP_REG 1
< MAX_EXTENDED_OPCODE 1
== MAX_EXTRA_UNITS 1
< MAX_F 1
== maxfactor 1
+ MAX_FC_CARDS 1
< MAX_FC_CARDS 2
+ MAX_FC_TARG 1
< MAX_FC_TARG 3
< max_fdset 1
< MAX_FEATURES 1
== MAX_FEB_SIZE 1
< MAX_FEB_SIZE 4
< MAX_FIBRE_DEVICES 22
== MAX_FIBRE_DEVICES 4
< MAX_FIBRE_LUNS 1
== MAX_FIDS 1
< MAX_FIDS 7
* MAX_FIDS 9
+ MAX_FIFO 1
< maxFilenameLen 1
< MAX_FILE_SIZE 7
< MAX_FIRMWARE_STATUS 2
< MAX_FLOORS 2
< MAX_FLOORS_MIL 2
< MAX_FLOPPIES 5
== max_floppy_sector 7
== max_floppy_side 6
+ max_floppy_track 1
== max_floppy_track 7
< maxfmode 1
+ maxfmode 13
< max_fmt_version 1
+ MAX_FONT_NAME 2
< max_font_size 1
< MAXFRACT 1
== maxfrag 2
+ maxfrag 2
+ maxfraglen 1
< maxfrags 1
< MAX_FRAGSHIFT 2
< MAX_FRAG_SIZE 2
* max_frame 1
+ max_frame 1
< max_frame 3
< maxframe 4
< MAXFRAMECOUNT 2
< MAX_FRAMES 1
< MAX_FRAME_SIZE 1
+ MaxFrameSize 6
* MAX_FRAME_SIZE_PER_DESC 1
< max_free 5
< max_freeze_time 2
< max_freq 1
< maxfreq 2
< MAX_FREQ_2595 1
< MAX_FRMS_TRACED 1
== MAX_FRMS_TRACED 1
>> MAX_FRMS_TRACED 1
* maxfsb 1
< max_functions 9
< max_gap 1
* MAX_GBUFFERS 4
+ MAX_GBUFFERS 5
< MAX_GBUFFERS 9
< MAX_GENERATION_NUMBER 1
+ MAX_GENERATION_NUMBER 2
< MAX_GL518_NR 3
== MAX_GL518_NR 3
< MAX_GLYPH 2
< MAX_GPIO_LINE 1
+ MAX_GPIO_LINE 1
* MAXHA 1
< MAXHA 6
< max_hardsectsize 2
== max_hardsectsize 4
< MAX_HD 1
>> MAX_HD 11
< MAX_HDRIVES 11
== maxhead 2
+ MAX_HEADER 4
+ MAX_HEADER_LEN 2
+ max_header_size 4
+ MAX_HEIGHT 4
< MAX_HEIGHT 8
+ max_hlhdr_len 1
< MAX_HOST_LEN 1
* MAX_HOST_LEN 1
< MAXHOSTS 1
< MAX_HP_CARDS 2
< MAX_HPP_CARDS 2
== MAX_HWIFS 1
* MAX_HWIFS 13
+ MAX_HWIFS 2
< MAX_HWIFS 47
>> MAX_I2OB 15
< MAX_I2OB 3
< MAX_I2OB_DEPTH 1
< MAX_I2O_CONTROLLERS 9
+ MAX_I2O_MODULES 2
< MAX_I2O_MODULES 3
< maxi 4
+ MAXIAGS 1
< MAXID 1
< maxid 2
< MAX_ID 4
< max_id 8
+ MAX_IDENT_CHARS 1
< max_ids 3
< max_idx 3
< maxi_initialized 1
== maxilife 1
< MAX_ILLEGAL_IRQS 1
< MAX_IMAGES 3
< MAXIMUM_ETHERNET_FRAME_SIZE 1
< MAXIMUM_NUM_CONTAINERS 2
>> max_in 2
< max_index 2
+ max_index 4
+ MAX_INET_PROTOS 10
< MAX_INIT_ARGS 1
+ MAX_INIT_ARGS 1
< MAX_INIT_ENVS 1
+ MAX_INIT_ENVS 1
< MAX_INLINE_DIRTABLE_ENTRY 1
+ MAX_INLINE_DIRTABLE_ENTRY 3
< max_ino 1
< max_inodes 1
+ max_inodes 1
< MAX_INTERFACES 2
+ MAX_INTERRUPT_BUFFER 1
== MAX_INTERRUPT_DATA 1
< max_interrupts 4
< MAX_INT_PARAM 4
< max_intr 1
+ MAX_INTR_INTERVAL 1
< MAX_INTR_TEST_COUNTER 12
== MAX_INVENTORY 1
< MAX_IO_APICS 3
< MAX_IOC 1
< MAX_IOCTL_WAIT_THREADS 2
+ MAX_IO_REGS 4
== MAX_IO_WIN 2
< MAX_IO_WIN 8
< maxip 1
+ maxip 1
< MAX_IPMI_INTERFACES 10
< MAXIRQ 2
== max_irqs 1
< max_irqs 2
< MAX_IRQS 2
< MAXISA 5
< MAX_ISA_ADDR 1
< MAX_ISA_BOARD 1
* MAX_ISA_BOARD 1
< MAX_ISA_DEVICES 2
< MAX_ISO_BUFS 6
* MAX_ISORCV_SIZE 1
== MAXI_STAT_BUSY 2
== MAXI_STAT_IDLE 2
== MAXI_STAT_OK 2
+ MAXI_SYSCTL_FAN1 2
+ MAXI_SYSCTL_LCD1 1
+ MAXI_SYSCTL_TEMP1 2
+ MAXI_SYSCTL_VID1 2
== maxi_version 4
== MAX_JEDEC_CHIPS 1
< MAX_JEDEC_CHIPS 9
+ MAX_JUMBO 1
< MAX_JUMBO_FRAME_SIZE 2
< MAX_KCS_WRITE_SIZE 2
< MAXKEY 2
* MAX_KEY_BYTE_SIZE 69
< MAX_KEYS 14
< MAX_KMALLOC_MEM 2
< MAX_KMALLOC_SIZE 2
< MAX_KMOD_CONCURRENT 1
+ MAXL0SIZE 1
+ MAXL1SIZE 1
< maxl 2
< MAX_LAN_CARDS 1
== MAX_LAN_CARDS 1
+ MAX_LAN_CARDS 1
< MAXLAPBDEV 1
== MAXLAPBDEV 1
+ max_latency 1
< MAX_LAYERS 2
< max_lba 2
< MAX_LCN_NUM 2
< MAX_LDRIVES 5
< max_ldrv_num 1
< MAX_LEC_ITF 4
== maxlen 1
== MAX_LEN 1
| maxlen1 2
< max_len 2
+ max_len 2
< MAX_LEN 3
< maxlen 32
+ MAX_LEN 5
+ maxlen 6
+ maxlength 1
+ max_length 2
< maxlength 3
< max_length 5
< MAX_LFS_FILESIZE) 1
< max_line 1
+ MAXLINE 10
< MAXLINE 2
< MAX_LINECOUNT 1
* MAX_LINELENGTH 3
< MAX_LINKS 5
< MAX_LLAP_SIZE 1
< MAX_LNE_CARDS 2
* MAX_LNUM 1
+ max_load 1
< max_load 2
< MAX_LO_CRYPT 1
< MAX_LOG_DEBUG 2
+ MAX_LOG_DEV 11
< MAX_LOG_DEV 19
| MAX_LOG_DEV 4
< MaxLogicalConnections 1
== MaxLogicalConnections 1
< MAX_LOGICAL_DRIVES 1
* MAXLOOP 3
< max_loop 9
+ maxloops 1
+ MAXLOOPS 1
== maxloops 4
< max_low_mem 1
* MAX_LOW_PFN 1
+ MAX_LOW_PFN 1
* max_low_pfn 11
+ max_low_pfn 11
>> max_low_pfn 3
< max_low_pfn 35
< MAX_LUN 13
< maxlun 4
* MAX_LUN 6
< MAX_LUNS 26
+ MAX_LUNS 4
< MAX_LUNS_PER_DEVICE 5
< MAX_LV 1
< maxlvt 23
< MAX_M 1
< MAX_MACH_PENDING 1
< MAX_MACIO_CHIPS 3
< MAX_MAILBOX 5
< Max_Maj 1
* Max_Maj 1
>> max_mapnr 2
+ max_mapnr 2
< max_mapnr 4
+ MAX_MARKS 1
== MAX_MATCH 2
+ MAX_MATCH 8
+ MAXMATCHLEN 1
+ maxmaxcode 2
< MAX_MB_CARDS 2
< MAX_MBUF 2
< MAX_MC_CNT 2
* MAX_MC_CNT 2
< MAX_MD_DEVS 5
< max_mem 1
>> MAXMEM 3
< MAX_MEM_LEVEL 2
< __max_memory 1
< MAXMEM_PFN 3
+ MAXMEM_PFN 5
< MAX_MEMS 2
< MAX_MEM_SLOTS 2
< MAX_MESSAGE_SIZE 1
* MAX_MESSAGE_SIZE 2
< MAX_MFC 3
< MAX_MIDI_CHANNELS 1
< MAX_MIDI_DEV 1
< max_mididev 8
< MAX_MII_CNT 1
< MAX_MIMETYPE_LEN 1
< MAX_MIXER_DEV 4
< max_mode 1
+ MAX_MODEM_BUF 6
* max_mp_busses 1
< MAX_MP_BUSSES 1
< MAX_MPC_ENTRY 1
< MAX_MP_DEVICES 12
== MAX_MTD_DEVICES 1
+ MAX_MTD_DEVICES 1
< MAX_MTD_DEVICES 15
+ max_mtu 2
< max_mtu 4
< MAX_MTX 8
< MAX_MULBY10 2
* maxmult 1
< MAX_MULTICAST_ADDRS 2
* max_multiplier 2
< MAX_N 2
+ MAX_NAME_LEN 4
< max_nasid 2
+ max_nasid 2
< MAX_NASIDS 3
< MAX_NATIVE_DEVICES 1
< MAX_NBD 5
< MAX_NCIMS 1
< MAX_NE3210_CARDS 2
< MAX_NE_CARDS 4
< MAX_NETCONSOLE_SKBS 2
< MAX_NEXT_COUNT 2
== MAX_NEXT_COUNT 2
< MAX_NFTLS 2
< MAX_NMBR_POST_BUFFERS_PER_MSG 3
== MAX_NMBR_RCV_BUFFERS 1
+ MAX_NMBR_RCV_BUFFERS 2
< MAXNODE 1
< maxnode 3
< maxnodes 2
< max_node_size 1
== max_node_size 1
+ max_node_size 1
* max_node_size 2
< MAX_NON_LFS 2
< MAX_NONPAE_PFN 2
< MAX_NR_BRLVGER_DEVS 1
== MAX_NR_BRLVGER_DEVS 1
+ MAX_NR_BRLVGER_DEVS 2
== MAX_NR_CONSOLES 2
< MAX_NR_CONSOLES 34
+ MAX_NR_CONSOLES 9
< MAX_NR_FUNC 6
< MAX_NR_HVC_CONSOLES 2
< MAX_NR_KEYMAPS 2
< MAX_NR_OF_USER_KEYMAPS 1
< MAX_NR_USER_CONSOLES 1
< MAX_NR_ZONES 14
< maxnum 1
< max_num_aiops 1
< MAX_NUMBER_PATHS 1
== MAX_NUMBER_PATHS 1
< MAX_NUM_DEPCAS 1
< MAX_NUM_DEVS 2
+ MAX_NUM_EWRK3S 2
* MAX_NUM_IR_DESC 2
< MAX_NUMNODES 1
+ max_num_of_entries 1
< MAX_OBJECTNAME_LEN 1
+ MAX_OBJECTNAME_LEN 10
+ MAX_OBJ_ORDER 1
< maxoff 5
< max_offs 1
< max_offset 1
< maxoffset 1
== max_offset 1
< MAX_OFFSET 2
< maxoi 2
< MAX_ONYX_IMAGES 2
< MAX_OPS 1
+ MAX_OPS 1
< max_order 2
< MAX_ORDER 4
+ MAX_ORDER 5
>> max_out 2
< MAX_OUT_HEADER_LEN 1
+ MAX_OUTPUT_LEVEL 4
< MAX_OUTSTANDING_COMMANDS 20
== MAX_OUTSTANDING_COMMANDS 4
< max_p 1
== maxp 1
| maxp 1
+ maxp 1
+ max_p 11
>> maxp 2
< maxp 4
< MAX_PACAS 15
+ maxpacket 1
< MAX_PACKET 1
* maxpacket 2
< MAX_PACKET_LISTS 2
< MAX_PACKET_SIZE 2
+ maxpage 1
< maxpage 4
+ maxpages 1
< maxpages 2
< MAXPAGES 4
+ MAXPAGES 4
+ MAX_PARA 1
< max_param_count 2
* MAX_PART 1
+ MAX_PART 1
< MAX_PART 3
< MAX_PARTITIONS 1
< MAX_PATCH 3
< MAX_PATCHES_PAGES 2
== MAX_PATHS_PER_DEVICE 1
< MAX_PATHS_PER_DEVICE 2
< MAX_PAYLOAD 1
< max_pba 2
< MAX_PCB_DATA 1
< MAX_PCBIT_CARDS 3
< MAX_PCI 1
* MAX_PCI_BUSSES 2
< MAX_PCI_CLOCK 1
< MAX_PCI_DEVS 5
< MAX_PCI_SLOT 3
< MAX_PCI_XWIDGET 1
< max_pdu 1
* max_pdu 1
< MAX_PENDING_FRAMES 1
< MAX_PERIOD 2
* MAX_PERIOD 2
< MAX_PERSONALITY 4
< max_pfn 10
+ max_pfn 3
< MAXPHASE 1
>> MAXPHASE 1
+ MAX_PHB 1
< MAX_PHY_ADDR 2
< MAX_PHY_REG_ADDRESS 2
== MAX_PHYSMEM_RANGES 1
+ MAX_PHYSMEM_RANGES 1
< MAX_PIO_COUNT 4
+ MAX_PIRQS 2
< MAX_PIRQS 4
* MAX_PIXCLOCK 10
< MAXPIXELCLOCK 1
* maxPixelsPerTileX 2
< MAX_PKTGEN 9
< max_pkt_size 1
< maxpoints 1
< maxpoll 1
+ maxpoll 3
< max_port 2
< MAX_PORT_NUM 1
+ MAX_PORT_NUM 1
< MAX_PORTS 14
== MAX_PORTS 4
+ MAX_PORTS 4
* MAX_PORTS_PER_BOARD 7
< maxpr 2
< MAX_PREP_NVRAM 1
< MAX_PRINT_CHUNK 1
< MAX_PRINTED_BYTES 1
== MAX_PRINTED_BYTES 1
< MAX_PRIO 2
+ MAX_PRIO 2
< max_prog 2
< maxproto 3
== MAX_PROTOS 1
< MAX_PROTOS 6
< maxps 1
+ maxps 1
== maxps 2
< maxPS 2
< MAX_PUBLIC_LOOP_IDS 2
== MAX_PUBLIC_LOOP_IDS 2
+ max_pun 2
< max_pun 7
* MAX_QUEUE 13
< max_queue_depth 6
< MAXQUOTAS 28
< MAX_RAM_SIZE 9
* MAX_RAW_ITEM 1
< MAX_READ_RETRY 1
== max_real_irqs 1
< max_real_irqs 4
< MAX_REALTIME_FACTOR 1
< MAX_RECV_MTU 2
< MAX_REFERENCE_COUNT 1
+ MAXREG 6
+ MAXREGS 4
< MAX_REPLIES 1
+ max_reply_size 2
< MAX_REQUEST_HARD 1
== MAX_REQUESTQ_COMPLETIONS 1
< MAX_RES_ARGS 3
< MAXRESERVE 1
< max_reserved 1
+ max_reserved 1
== max_resp_time 1
== MAX_RETRIES 2
< MAX_RETRIES 4
< max_revision 1
+ MAX_RINGSIZE 1
< MAXROMS 2
< MAX_ROOT_PORTS 1
+ MAXROUNDS 3
< MAX_ROUTER_PORTS 5
< MAX_RP_PORTS 3
< max_rq 1
== MAX_RSCN_COUNT 1
< MAX_RTA_BINDINGS 3
< MAX_RT_PRIO 1
+ MAX_RT_PRIO 1
== MAX_RUP 1
< MAX_RUP 21
+ MAX_RUP 9
< maxrx 2
< maxrx_bytes 5
* MAX_RX_FRAG 1
* MAXRXFRAMES 2
>> max_rx_gap 1
| max_rx_gap 1
| max_rx_latency 1
+ MAX_RX_PDL 1
< MAX_RX_QS 1
< max_rx_size 1
< maxs 2
== MAX_S514_CARDS 1
< MAX_S514_CARDS 5
== MAX_SAFE 1
< MAX_SAFE 3
+ MAX_SAMPLE 2
< MAX_SAMPLE 3
| maxscan 3
== MAX_SCATTER 2
* MAX_SCATTER 2
+ MAX_SCATTER 5
< MAX_SCATTER 8
< MAX_SCATTERH 2
* MAX_SCATTERH 2
+ MAX_SCATTERH 2
< MAX_SCATTERL 2
* MAX_SCATTERL 2
+ MAX_SCATTERL 6
+ MAX_SCBS 1
+ MAX_SCHEDULE_TIMEOUT 1
== MAX_SCHEDULE_TIMEOUT 3
* MAX_SCHEDULE_TIMEOUT 3
< MAX_SCSI_DEVICE_CODE 1
< MAX_SCSI_ID 2
< max_scsiid 6
< MAX_SCSI_OXID 2
< MAX_SCSI_TAR 11
+ MAX_SCSI_TAR 2
== MAX_SCSI_TAR 4
* MAX_SCSI_TAR 5
< MAX_SCSI_TARGETS 1
+ MAX_SCSI_XID 1
< MAX_SCSI_XID 3
| MAX_SCSI_XID 9
< max_sd_devices 1
< max_sd_partitions 1
< max_sdu 1
+ max_sdu 1
< max_sdu_size 2
== max_sdu_size 8
< MAXSEC 1
+ maxsec 4
< max_sector 1
< maxsector 1
+ max_sector 1
+ maxsector 1
< max_sectors 4
< MaxSegmentAreas 1
< MaxSegments 1
* MAX_SEGMENTS 1
< max_segments 13
< __max_segments 2
< max_segs 4
+ max_seg_size 2
== MAX_SEND_PACKETS 1
< MAX_SEND_PACKETS 3
* MAX_SENSORS 3
+ MAX_SERBUF 2
* MAX_SERIAL_NUM_SIZE 1
< MAX_SERIAL_NUM_SIZE 4
< MAX_SERVICE 2
< MAX_SETUP_ARGS 10
== MAX_SETUP_ARGS 2
== MAX_SETUP_STRINGS 1
< MAX_SETUP_STRINGS 4
< max_sg_devices 1
< MAXSGENTRIES 1
== MAXSGENTRIES 1
< MAX_SGI_IO_INFRA_DRVR 1
* MAX_SGL_BYTES 1
< max_sg_segs 2
< MAX_SHMIQ_DEVS 3
< MAX_SHMI_QUEUES 2
== max_size 1
>> max_size 1
| max_size 1
+ MAX_SIZE 1
< max_size 10
+ maxsize 2
< MAX_SIZE 2
< maxsize 6
< maxSize 6
+ max_size 7
== MAX_SKB_FRAGS 1
+ MAX_SKB_FRAGS 10
< MAX_SKB_FRAGS 2
< MAX_SLABINFO_WRITE 1
+ MAX_SLABINFO_WRITE 1
< MAX_SLM 1
< max_slot 1
< MAX_SLOT 1
< maxslot 2
< MAXSLOT 2
< MAX_SLOT_NUM 6
< maxSlots 10
< max_slots 2
+ max_slots 2
* MAX_SN_NODES 3
+ MAX_SN_NODES*sizeof(ia64_sal_ptc_domain_info_t) 1
< MAX_SOCK 1
< MAX_SOCK_ADDR 2
< MAX_SOCKETS 3
< maxspeed 1
< MAX_SPEED 1
< max_speed 2
< MAX_SPEEDS 2
== MAX_SPINUP_RETRY 1
< max_srbs 1
< max_sr_devices 1
* max_stages 1
< MAX_STARFIRE_FRAGS 2
< MAX_START 1
* MAX_START 15
+ MAX_START 8
< maxstate 3
< MAX_STATIC_ALLOC 5
< max_st_devices 1
< MAX_STI_ROMS 4
< MAX_STRINGLEN 2
< max_strlen 1
< MAX_SUB_BUFFERS 2
< __MAX_SUBCHANNELS 6
+ MAX_SUPPORTED_ADAPTERS 2
< MAX_SUPPORTED_ADAPTERS 5
== MAX_SUPPORTED_DEVICES 1
< MAX_SWAPFILES 2
< max_swap_size 1
+ max_swap_size 1
< MAXSYMS 1
== maxsync 1
< maxsync 3
< MAX_SYNTH_DEV 1
< max_synthdev 9
== MAX_SYSLOG_CHARS 1
+ MAX_SYSLOG_CHARS 1
< MAX_SYS_NOTIFY 6
* maxsze 2
< maxsze 5
< MAX_TAGGED_CMD_PER_LUN 2
< MAX_TAGS 2
* MAX_TAGS 9
< maxtarg 2
< max_targ 7
< MAXTARGET 1
< MAX_TARGET 18
< max_target 4
< maxtarget 6
* MAX_TARGETS 1
+ MAX_TARGETS 15
< max_targets 3
== MAX_TARGETS 5
< MAX_TARGETS 55
< MAX_TASKS 1
* MAX_TASKS 2
+ MAX_TCP_HEADER 2
< MAX_TCP_KEEPCNT 1
< MAX_TCP_KEEPIDLE 1
< MAX_TCP_KEEPINTVL 1
< MAX_TCP_SYNCNT 1
< MAX_TCP_WINDOW 1
< max_tcslot 2
< max_test_loops 1
< max_threads 2
* max_threads 3
< MAX_TIG_FLASH_SIZE 4
< MAXTIGL 2
+ MAXTIGL 2
* maxtim_data 1
< max_timebase 1
< max_timeout 2
< MAX_TIMEOUT 22
< MAX_TIMER_DEV 1
< MAX_TOPO_LEVEL 1
< MAX_TOUCH_TIME_ERROR 1
+ MAX_TRACKS 1
< MAX_TRACKS 9
< MAX_TRANS 1
< MAX_TRANSFER_COUNT 4
+ MAX_TRANSFER_COUNT 4
< MAX_TRANSFER_DATA 3
< MAX_TRANSFORM 2
| max_tries 1
< MAX_TRIES 1
< max_tries 4
< MAX_TUPLES 1
== MAX_TUPLES 1
+ MAX_TUPLE_SIZE 1
< MAX_TUX_ACTION 1
< maxtx 2
* MAX_TX_FRAG 1
>> max_tx_gap 1
| max_tx_gap 1
| max_tx_latency 1
< MAX_TX_PDL 1
+ MAX_TX_PDL 1
< MAX_TX_QS 1
< max_tx_size 1
+ maxu 1
< MAX_ULTRA32_CARDS 2
< MAX_ULTRA_CARDS 2
< MAX_ULTRAMCA_CARDS 2
< MAX_UNITS 40
< MAX_UNUSED_BUFFERS 1
< MAX_URB_LOOP 1
== MAX_URB_LOOP 1
+ MAX_URI_LEN 5
< MAX_URI_LEN 7
< MAX_USABLE_TIMER_FREQ 1
< maxusage 3
+ MAX_USERNAME_LEN 2
* MAX_USER_PRIO 2
+ MAX_USER_RT_PRIO 3
< max_user_taken_entries 1
< max_vaddr 2
< maxval 1
* maxval 1
< MAX_VAL 1
< max_val 2
+ maxval 2
+ MAX_VAL 3
== max_val 4
== max_value 1
+ max_value 4
< max_value 6
+ max_varnum 1
< max_varnum 4
< MAX_VERSION_LEN 4
+ MAX_VERSION_LEN 4
>> maxvid 1
* maxvid 2
+ maxvif 1
< maxvif 5
+ MAX_VOLUME_LEVEL 2
< maxw 3
< max_wait 1
== MAX_WAIT_CNT 1
< MAX_WAIT_CNT 3
< MAX_WAITING_CALLS 1
+ MAX_WAITING_CALLS 4
< MAX_WD_CARDS 2
< max_wd_cnt 2
== max_width 1
== MAX_WIN 2
< MAX_WIN 6
< MAX_WINDOW 2
&& max_words 1
< maxWordsLeft 2
+ max_work 1
< max_work 2
< MAX_WORK 2
+ MAX_WORK 2
< MAX_WVLAN_CARDS 2
+ MAX_X25_ADDR_SIZE 2
+ MAX_X25_DATA_SIZE 1
+ MAX_X25_FACL_SIZE 1
+ MAX_XBOW_PORTS 1
< MAX_XBOW_PORTS 5
+ MAXXLEN 1
< MAXXLEN 2
+ MAX_XP_CTRL_LEN 6
< MAX_XPOS 3
< max_y 1
+ max_y 1
+ MAX_YEAR_SECONDS 1
< maxYieldTime 1
+ maxYOffset 1
+ MAX_YPOS 1
< MAX_YPOS 2
+ max_z2_map 1
* may 23
| MAY_EXEC 11
| MAY_LOCK 3
== MAY_NOP 1
| MAY_OWNER_OVERRIDE 8
== MAY_READ 2
| MAY_READ 5
| MAY_SATTR 4
| MAY_TRUNC 6
| MAY_WRITE 28
* mb10 8
* Mb 15
< mb 2
== mb 2
>> mb2 2
| MB25_MC_DREC 2
| MB25_MC_DRIC 2
* MB 29
* MB2Bank 4
>> mb 4
* MB_ 7
| mb 8
< MBA_ASYNC_EVENT 1
== MBA_IP_RECEIVE_COMPLETE 1
== MBA_IP_RECEIVE_COMPLETE_SPLIT 2
== MBA_IP_TRANSMIT_COMPLETE 1
== MBA_SCSI_COMPLETION 1
>> mbase 2
< mbase 4
+ mbase 8
< mbCards 4
>> MBC_LOGIN_FABRIC_PORT 1
== MBC_LOGOUT_FABRIC_PORT 1
>> MBC_LOGOUT_FABRIC_PORT 1
| MBC_NO_PLOGI_IF_LOGGED_IN 2
| MB_FATAL_ERROR 1
== mbh 1
== MBH10302 1
== MBH10304 1
| MBIF 1
| MB_IN_STUFFED 1
| MB_INTR 1
== mbistatus 2
< mbit 1
+ mbit 1
| M_BIT 2
< M_BITS 2
== M_BITS 2
>> M_BITS 4
+ M_BITS 9
| MB_MASK 1
== MB_NO 5
< mbo 5
| MBOA 2
| MB_OUT_STRIPPED 1
| mbox 3
+ MBOX 6
>> MBOX_BLOCK 4
+ mboxdata 11
| mboxes 2
== MBOX_EXEC_FIRMWARE 1
< MBQ_INIT_LEN 1
== MBS_BUSY 5
< mbuf 2
== mbuf 3
< mbufs 2
< mbval 1
== mbval 1
| MBX_0 14
| MBX_1 19
| MBX_20 1
| MBX_21 1
| MBX_2 15
| MBX_3 7
| MBX_4 4
| MBX_5 2
| MBX_6 15
| MBX_7 15
| MBX_8 1
< mbx_count 2
| MBX_DMA_IN 2
| MBX_DMA_OUT 2
== mbxentry 2
>> mbytes 1
* mbytes 1
< mbytes 2
+ MC0 1
+ MC0_PORT 9
== mc 1
| mc 2
>> mc 6
* MCA 3
== MCA_bus 3
| McaCardEnable 4
< mc_addr_count 1
| MCA_DMA_MODE_16 3
| MCA_DMA_MODE_READ 1
| MCA_DMA_MODE_WRITE 2
| MCA_DMA_MODE_XFER 2
== mca_info 13
== MCA_INTEGSCSI 4
== MCA_INTEGVIDEO 4
| McaIrqMask 2
| MC_ALLOC 1
+ MCA_MAX_SLOT_NR 1
< MCA_MAX_SLOT_NR 12
< McaMaxSlots 1
== MCA_MOTHERBOARD 4
== MCA_NOTFOUND 24
< MCA_NUMADAPTERS 11
| McaSlotEnable 2
+ mca_standard_resources 1
< MCA_STANDARD_RESOURCES 1
== mcatest 8
| McaTpBootFromRam 3
| McaTpBusDisable 2
| McaTpBusEnable 1
== mc_blk 1
< mc_cnt 2
+ MC_CONTROL_REG0 6
| MC_CONTROL_REG0_PAGE 2
| MC_CONTROL_REG0_SIFSEL 6
| MC_CONTROL_REG0_SINTR 2
+ MC_CONTROL_REG1 3
| MC_CONTROL_REG1_SINTEN 8
| MC_CONTROL_REG1_SPEED_SEL 1
| MC_CONTROL_REG1_SRSX 6
< mc_count 2
| mccr 1
== mcd1xhold 1
+ mcd_buf 1
== mcd_buf_in 1
* mcd_buf_in 1
+ mcd_buf_in 2
== mcd_buf_out 2
* MCD_BUF_SIZ 1
< MCD_BUF_SIZ 3
== mcdDouble 2
| mcd_error 4
< mcd_irq 1
== mcd_mode 2
+ mcd_next_bn 1
< mcd_port 1
== mcdPresent 1
< MCD_RETRY_ATTEMPTS 11
== MCD_RETRY_ATTEMPTS 3
== MCD_S_IDLE 2
== mcd_state 2
* MCD_STATUS_DELAY 1
< McdTimeout 2
== McdTries 4
< mcdVersion 1
< MCDX_NDRIVES 6
== mce_disabled 2
| MC_ERR 1
| mcgstl 1
| mch 4
| MC_HASH_ONLY 1
>> mchcfg 2
== mchchk_queue_head 1
== mchchk_queue_tail 1
+ mcheck_interval 2
| mchftr 4
== MCHIP_MM_FIFO_DATA 1
| MCHIP_MM_FIFO_READY 1
| MCHIP_MM_FIFO_WAIT 2
| MCHIP_MM_FIR_RDY 4
< MCHIP_NB_PAGES 2
< MCHIP_REG_TIMEOUT 2
== MCHK_NO_DEVSEL 4
== MCHK_NO_TABT 2
&& (mch->protocol 1
| MCINT_EN 6
| MCL_CURRENT 2
| MCL_FUTURE 1
== mclk 1
+ mclk 1
* mclk 3
>> MCLK 3
* MCLK 3
< mclk 8
| mclk_cfg 1
| mclk_cntl 2
+ mclk_extra 2
== mclk_extra 3
* mclk_freq 2
* mclk_loop 3
+ mclk_p 1
* mclks 1
+ mclks 2
== mc_lst 1
== MCMD_2X_READ 1
== MCMD_DATA_READ 2
== MCMD_PLAY_READ 1
+ mcnbuf 1
== MCONTEXT_VERSION 1
+ M_CONTROL 6
+ mcontroller 1
== M_CONVERT 1
| mcor1 1
| MCOR1_CTSZD 2
| MCOR1_DSRZD 2
| MCOR2_CTSOD 2
| MCOR2_DSROD 2
== m_count 1
< mcount 2
>> mcp 1
< MCPCIA_MAX_HOSES 1
== mcptr 1
>> mcr 1
| mcr 11
| MCR1_ALL_EMPTY 1
| MCR1_DONE 1
== MCR 2
+ MCR 22
| MCR2_ALL_EMPTY 3
| MCR2_DONE 1
| MCR_AFE 4
| MCR_CDCHG 4
| MCR_CTSCHG 2
| MCR_DSRCHG 1
| MCR_DSSXHG 1
| MCR_DTR 7
| MCR_ERR 1
== MCRListIndex 1
| MCR_LOOPBACK 1
< MCR_MAXIMUM_PACKETS 9
+ MC_ROM_ADAPTERID 1
+ MC_ROM_BIA_START 1
+ MC_ROM_MANUFACTURERID 1
+ MC_ROM_REVISION 1
| MCR_OUT1 2
| MCR_OUT2 2
| MCR_RTS 9
| MCR_TX_DFR 2
< mc_size 2
+ MCS_SEP_CLKSPD 3
+ McstFramesRcvdOk 3
+ McstFramesXmtdOk 8
+ McstOctetXmtOk 8
| mctrl 17
== mctrl_entry 1
== mctrl_head 1
| MCT_U232_MSR_CD 1
| MCT_U232_MSR_CTS 1
| MCT_U232_MSR_DSR 1
| MCT_U232_MSR_RI 1
| MCT_U232_PARITY_NONE 2
== mctx 1
* mctx 1
== M_CUT 10
+ MD0 2
| MD0_CRC_16_0 1
| MD0_CRC_16 1
| MD0_CRC_ITU_0 1
| MD0_CRC_ITU 1
| MD0_CRC_ITU32 1
| MD0_CRC_NONE 1
| MD0_HDLC 6
== md 1
+ MD1 1
| md 2
+ MD2 5
* MD5_HASH_LENGTH 2
== mda_cursor_loc 1
== mda_cursor_size_from 1
== mda_cursor_size_to 1
== mda_display_fg 2
< mda_first_vc 1
+ mda_first_vc 1
< mda_last_vc 1
+ mda_last_vc 1
| MDA_MODE_BLINK_EN 4
== mda_num_columns 2
* mda_num_columns 2
== mda_origin_loc 1
< mdata 1
+ M_DATE 2
== mda_type 2
+ mda_vram_base 1
* mda_vram_len 1
+ mda_vram_len 2
< mday 2
| MDC 6
== mdc800 1
>> MD_CA_PHY_SHF 1
+ MD_CA_PHY_SHF 4
| MD_CA_Wr 2
| MDCLKH 2
| MDCNFG 1
+ MD_COR_ERR_INTR 1
== mddev 1
* mddev. 1
== mddev2 1
| MDDIR 7
+ MD_DISK_ACTIVE 1
+ MD_DISK_FAULTY 1
+ MD_DISK_SYNC 1
== M_DELETE 15
< md_end_addr 1
< mdev 2
== mdev 2
== mdevs 1
| mdic 3
| mdi_cntrl 2
| MDI_MDIX_CONFIG_IS_OK 1
| MDI_MDIX_STATUS 1
| MDIO 7
| MDIO_ADVERT_100_FD 4
| MDIO_ADVERT_100_HD 4
| MDIO_ADVERT_10_FD 2
| MDIO_ADVERT_10_HD 2
>> MDIO_BASE_CONTROL_REG 1
| MDIO_CLK 8
| MDIO_DATA_WRITE1 28
| MDIO_FULL_DUPLEX_IND 1
| MDIO_LINK_UP_MASK 2
>> MDIO_PHYS_ADDR 3
>> MDIO_READ 1
| MDIO_ShiftClk 20
| MDIO_SHIFT_CLK 52
| MDIO_SPEED 2
>> MDIO_START 3
>> MDIO_WRITE 2
| MDI_PHY_READY 2
>> MDI_READ 1
>> MDI_WRITE 1
== mdix_mode 1
== md_kdev 1
| MDL_ASSIGN 6
| MDL_ERROR 18
| MDL_REMOVE 5
| M_DMA_CURDSCR_ADDR 2
| M_DMA_DSCRA_A_ADDR 2
| M_DMA_NO_DSCR_UPDT 2
| M_DMA_SERRX_SOP 2
| mdm_change 7
| mdm_ctl1 6
| MDM_CTL1_CTS1 1
| MDM_CTL1_CTS2 1
| MDM_CTL1_DCD1 1
| MDM_CTL1_DCD2 1
| MDM_CTL1_DSR1 1
| MDM_CTL1_DSR2 1
+ mdmflen 3
| mdm_status 5
| MDPE 4
| MDREFR 2
+ MD_SB_CLEAN 6
== MD_SB_DISKS 1
+ MD_SB_DISKS 1
< MD_SB_DISKS 27
* MD_SB_GENERIC_CONSTANT_WORDS 1
* mdsize 1
== MD_SYS_DOWN 2
== MD_SYS_HALT 2
== MD_SYS_POWER_OFF 2
| M_DUART_IMR_BRK 2
| M_DUART_RX_EN 2
| M_DUART_TX_EN 2
| M_DWG_SGNZERO 12
| M_DWG_SHIFTZERO 8
| M_DWG_SOLID 1
| M_DWG_TRAP 1
< me 2
>> me 2
== me 3
| me 4
* means 4
+ mear 2
* MEDHEADS 1
* media 3
| media 9
== mediabay 1
< media_bay_count 6
| media_block 2
| media_code 1
| mediaid 2
< media_index 2
| Media_LnkBeat 2
| MEDIA_MASK 1
| MediaSelect 2
| media_status 2
== MEDIUM_ERROR 1
* MEGABYTE 2
| MEGARAC_SUPPORT_CURSOR 1
< megs 2
| Mem 1
>> mem 2
* mem 2
< Mem 2
| mem 3
== mem 30
< mem 6
+ mem 9
| mem_addr 2
+ memaddr 6
+ mem_addr 8
>> mem_avail 1
== mem_base 1
| mem_base 1
| membase 1
+ MEM_BASE 1
< mem_base 2
== membase 2
>> mem_base 2
+ membase 3
+ mem_base 4
| memBaseAddress 24
&& mem_base_hi 1
+ membase_reg 1
| membase_reg 3
* members 1
* mem_bits 1
== mem_bits_per_pixel 1
< mem_blocks 1
| MEM_BYTE_READ 11
| MEM_BYTE_WRITE 18
+ MEMCFG 1
| memclkcr 1
| MEMCLKCR_RATIO_MASK 1
+ memcmp 1
+ MEM_CONFIG 1
| mem_config 5
< mem_count 1
< memcount 1
< mem_count1 1
+ mem_count 3
+ memc_port 1
* MEM_CSE0_START 1
+ MEMC_TABLE_SIZE 2
== mem_ctrl 1
| MEM_DECODE_LK 2
| MEM_DECODE_LM 2
| MEM_DECODE_UK 2
| MEM_DECODE_UM 2
| MEM_DECODE_VALID 2
* memdiff 1
| MemEnable 1
== mem_enabled 1
< mem_end 1
>> mem_end 1
+ mem_end 8
< memend_pfn 1
>> memend_pfn 1
== mem_err 1
| mem_flags 1
== mem_flags 2
+ MEMINFO 1
* mem_init()), 1
== mem_khz 1
== mem_leak 2
< mem_len 1
+ memlen 1
>> mem_len 2
* mem_len 2
< memlen 9
>> mem_length 1
+ mem_length 1
+ MEM_LENGTH 1
< memLevel 4
+ memLevel 4
== mem_limit 1
>> mem_limit 1
+ mem_limit 1
< mem_limit 4
< mem_limit_dbe 1
&& mem_limit_hi 1
+ memmap 1
+ mem_map 75
== memmapi 1
== memmapx 1
< memmapx 2
== mem_map_zero 1
+ mem_mask 1
< mem_mask 2
+ mem_match 1
== mem_max 1
+ (mem_max 1
| mem_mben 2
< mem_mindma 1
< mem_needed 1
+ mem_needed 2
== memno 1
< memno 2
< memnode_shift 1
| MEM_NON_CACHEABLE 14
>> MEMO_PAGE_ORDER 4
+ MEMO_PAGE_ORDER 6
* memory 1
* memory. 1
+ memory 4
== memory 9
>> memory_cfg_register 1
* memory_clock 2
< memory_end 1
| memory_end 1
>> memory_end 6
== memory_ihandle_cache 1
| MemoryInfoFlag 1
| memory_info_register 1
+ MemoryMailboxPagesOrder 2
== memory_node 1
| MEMORY_ON 4
+ memory_seg 2
< memory_size 1
< memorysize 1
+ __MEMORY_SIZE 1
| memory_size 2
* memory_size 2
>> __MEMORY_SIZE_2ND 1
+ __MEMORY_SIZE_2ND 1
>> memory_size 3
>> __MEMORY_START 1
+ memory_start 2
+ __MEMORY_START 2
+ __MEMORY_START_2ND 1
< memory_usage_in_k 1
< MemoryWindowSize 1
+ MEMO_SHIFT 3
| MEMO_WARN 1
| MEMPOOL_FAIL 1
< mem_ptr_phys 1
== mem_ptr_virt 1
== MEMREADOOB32 6
&& mem_seen 1
| memset 2
== memsize 1
* mem_size 1
== memSize 12
< mem_size 2
>> memsize 2
>> mem_size 3
+ mem_size 4
* memsize 5
+ memsize 5
< memsize 8
| MEM_SIZE_ALIAS 1
< mem_size_limit 2
| MEM_SIZE_MASK 4
== mem_src 3
== mem_start 1
| mem_start 1
* mem_start 1
< mem_start 6
+ mem_start 8
+ memstat 9
< mem_total 1
== mem_trace_ptr 1
| MEMTYPE_16BIT 2
| mem_type 2
| memType 5
| MEMTYPE_MASK 4
< mem_unit 1
< mem_usable 1
+ mem_used 1
| MEM_WORD_READ 6
| MEM_WORD_WRITE 3
== MEMWRITEOOB32 3
< mend 2
+ menu_depth 1
== menu_depth 2
+ menu_height 2
< menu_num 2
== menu_num 2
+ menu_num 8
| menuver 6
< menu_width 1
+ menu_width 4
| MERR 2
>> merrcmd 1
== mesg_out 2
== mesh 2
* MESH_DBG 1
== mesh_host 1
< mesh_sync_period 1
* mesh_sync_period 1
>> mesr 6
+ mess 4
>> message 1
== message 17
+ message 3
* message 4
| message 5
< MessageCount 3
== message_done 2
== MessageLevel 7
== message_out 2
| message_out 2
< message_out 4
* messageRegNum 2
>> MESSAGE_REJECT 1
* messages. 1
* messages 3
* messaging 1
+ metablocks 1
* metadata 1
== metapage_cache 1
< METAPOOL_MIN_PAGES 2
| METH_ACCEPT_MCAST 1
| METH_DEFAULT_IPG 1
| METH_DMA_RX_EN 2
| METH_DMA_TX_EN 2
| METH_INT_TX_PKT 2
== method 6
| method_flags 1
| METHOD_FLAGS_SERIALIZED 1
| METHOD_FLAGS_SYNCH_LEVEL 2
== method_node 1
* methods. 1
* Methods 1
>> METH_RX_DEPTH_SHIFT 1
+ METH_RX_DEPTH_SHIFT 1
+ METH_RX_OFFSET_SHIFT 1
| METH_TX_CMD_INT_EN 2
< metric 1
+ metrics 1
| M_EXEC 10
== mext_disabled 1
< mext_disabled 2
< MEYE_MAX_BUFNBRS 2
< MEYE_MAX_BUFSIZE 1
+ MEYE_QUEUE_SIZE 3
&& (mf 1
== mf 8
| MF_ASBFR 2
| MFA_SRC_FOREGR_MIX 2
| MFC_CNTR 2
< MFC_LINES 2
== mfcounter 1
| MF_CSRB 4
== mfc_unres_queue 1
| MFF_SET_MAC_RST 4
< MfgAreaLen 1
+ MFG_ENTRY_SIZE 2
== mfg_num 2
| MF_L_CLIP 1
| MFL_STATUS 2
+ mfm_addr 1
== mfm_drives 1
>> mfm_drives 2
< mfm_drives 3
&& mfm_irqenable 1
< MFM_MAXDRIVES 1
>> MFM_MAXDRIVES 5
| mfm_status 11
>> mfr 1
== mfr 4
| MF_RASB 2
>> mfr_id 1
| mfr_id 1
== mfr_id 2
== mfrId 6
< MFSBQ_LENGTH 1
* MFSBQ_LENGTH 2
+ MFSBQ_LENGTH 3
+ MFS_BUFFER_SIZE 1
* MFS_BUFFER_SIZE 6
== MFS_BUF_WARN 2
+ mft 13
| MF_T_CLIP 1
== mftno 2
== mftno2 1
>> mft_rec_size 1
== MFT_ZONE 2
* mft_zone_size 1
| MGA_ATYPE_BLK 1
| MGA_ATYPE_RSTR 1
| MGA_BACK 1
| MGA_CLEAR_CMD 2
| MGA_DEPTH 1
* MGA_DMA_BUF_NR 2
| MGA_DMA_GENERAL 2
| MGA_DMA_VERTEX 2
+ MGA_DWGCTL 3
| MGA_DWGCTL_CLEAR 2
== MGA_ENDPRDMASTS 3
+ MGA_EXEC 12
| MGA_FRONT 1
| MGA_G400_TC2_MAGIC 2
| MGA_ILOAD_MASK 2
< MGA_IOCTL_COUNT 1
+ MGA_LEN 4
* MGA_NR_SAREA_CLIPRECTS 4
* MGA_NUM_PRIM_BUFS 2
< MGA_NUM_PRIM_BUFS 4
+ MGA_NUM_PRIM_BUFS 4
| mga_option 1
| MGA_PAGPXFER 4
+ MGAREG_MGA_EXEC 20
| MGA_SRCMAP_SYSMEM 4
| MGA_T2 2
+ MGATE_IRQ_LOW 4
| MGA_TEXORGACC_MASK 2
| MGA_TEXORGACC_PCI 2
| MGA_UPLOAD_CONTEXT 3
| MGA_UPLOAD_CTX 3
| MGA_UPLOAD_PIPE 4
| MGA_UPLOAD_TEX0 6
| MGA_UPLOAD_TEX1 6
| MGA_WMASTER_ENABLE 2
+ MGA_YDSTLEN 3
+ MGMT 1
* mgmt_itt 3
| MGMT_PAL_DCLOCK 8
| MGMT_PAL_EXT_MDIO 7
| MGMT_PAL_INT_MDIO 5
| MGMT_PAL_OENAB 2
< mgsl_device_count 2
| MgslEvent_ExitHuntMode 7
| MgslEvent_IdleReceived 4
+ MgslEvent_IdleReceived 8
< mgslpc_device_count 2
< m_hi 2
+ M_HOUR 2
< mHz 1
== mHz 1
== MHz 1
* mhz100 1
+ MHz100 1
* MHz100 2
== mhz100 3
< MHz100 3
< mhz100 6
< MHz 2
< mib 2
+ MIB_ADDR 4
* MI_BATCH_BUFFER_END 1
| MI_BATCH_NON_SECURE 4
| MIB_CMD_ACTIVE 2
| MIB_COUNTER 2
+ MIB_DATA 1
| MIB_PATH_P 1
| MIB_PATH_S 1
| MIB_P_PATH_CON_ALTER 4
| MIB_P_PATH_LOCAL 8
| MIB_P_PATH_PRIM_ALTER 2
| MIB_P_PATH_PRIM_PREFER 2
| MIB_P_PATH_SEC_ALTER 2
+ miclen 1
| MI_COM_BUSY 4
| MI_COM_DATA_MASK 3
>> MI_COM_PHY_ADDR_SHIFT 2
+ MI_COM_PHY_ADDR_SHIFT 2
>> MI_COM_REG_ADDR_SHIFT 2
+ MI_COM_REG_ADDR_SHIFT 2
| MI_COM_START 4
* microcode 1
< microcode_num 1
< microlen 1
== MICRON_FLASH 3
>> MICR_PHYADDR_SHIFT 4
+ MICR_PHYADDR_SHIFT 4
+ MID 1
| mid 3
+ mid 40
< middle 2
+ middle 5
>> MID_DMA_CHAN_SHIFT 8
+ MID_DMA_CHAN_SHIFT 8
>> MID_DMA_COUNT_SHIFT 8
+ MID_DMA_COUNT_SHIFT 8
+ MID_DMA_END 1
| MID_DMA_ERR_ACK 1
| M_IDENTIFY 2
* Midi 4
< midic 2
== midic 2
| midic 3
< midi_dev 10
+ MIDI_EXTENT 2
+ MIDIINBUF 6
>> midi_irq 1
== midi_load_patch 1
== midi_mode 11
== MIDI_NOTEON 1
+ MID_INT_SEL_SHIFT 1
+ MIDIOUTBUF 12
== midiq 2
| MIDI_RCV_FULL 1
| MIDI_RX_IRQ 2
| MIDI_WRITE_EMPTY 2
| MIDI_XMIT_EMPTY 3
* Mid-Layer 1
+ MID_LOC_SKIP 2
| MIDLP_IE 4
< MID_MAX_BUF_SIZE 2
* MID_MIN_BUF_SIZE 1
&& mid_packet 12
| MID_RED_COUNT 4
| MID_RED_CRC_ERR 2
| MID_RED_IDEN 4
>> MID_RED_SHIFT 2
+ MID_RED_SHIFT 2
| MID_RED_T 2
| MID_RX_DMA_COMPLETE 1
>> MID_SEG_ID_SHIFT 1
+ MID_SEG_ID_SHIFT 1
| MID_SERVICE 1
>> MID_SIZE_SHIFT 1
+ MID_SIZE_SHIFT 1
| MID_STAT_OVFL 1
| MID_SUNI_INT 1
| MID_TX_COMPLETE 1
| MID_TX_DMA_COMPLETE 1
| MID_TX_DMA_OVFL 1
| MID_TX_IDENT_MISM 3
>> MID_VCI_MODE_SHIFT 1
+ MID_VCI_MODE_SHIFT 1
+ MID_VCI_READ_SHIFT 1
>> MID_VCI_SIZE_SHIFT 1
+ MID_VCI_SIZE_SHIFT 1
| MIE 27
| mif_cfg 2
| MIF_CFG_BBMODE 2
| MIF_CFG_MDI0 1
| MIF_CFG_MDI1 3
| MIF_FRAME_DATA 3
| MIF_FRAME_TALSB 2
| MIF_STATUS_DATA 2
| MIF_STATUS_STAT 2
* Miguel 1
| mii16 1
== mii 2
* MII 6
+ MII_Addr 4
== mii_advert 2
| mii_advertise 4
| mii_advertising 1
| MII_AN_10_FDX 2
| MII_ANA_100M 2
| MII_ANA_10M 2
| MII_ANA_FDAM 1
| MII_ANA_TXAM 1
| MII_ANLPA_100M 2
| MII_ANLPA_FDAM 2
| MII_ANLPA_PAUS 1
| MII_ANLPA_RF 4
| MII_ANLPA_TAF 2
| MII_AN_TX_HDX 2
| MII_AUX_100 1
| MII_AUX_FDX 1
| MII_BCM5201_AUXCTLSTATUS_DUPLEX 2
| MII_BCM5201_AUXCTLSTATUS_SPEED 2
| MII_BCM5400_AUXSTATUS_LINKMODE_MASK 4
+ MIICfg 3
+ mii_chip_table 1
| MII_CLK 4
+ MIICmd 10
+ MII_Cmd 2
< MII_CNT 4
| MII_CNTL_AUTO 4
| MII_CNTL_F100 1
| MII_CNTL_FDX 1
| MII_CNTL_RESET 10
| MIICNTL_RST_AUTO 2
| MII_CNTL_RST_AUTO 3
| MIICNTL_SPEED 2
== mii_control 1
| mii_control 3
| MII_CR_ASSE 1
| MII_CR_FDM 1
| MII_CR_RAN 4
| MII_CR_RESTART_AUTO_NEG 2
| MII_CR_RST); 1
| MII_CR_RST 5
+ MIICtrl 9
| mii_data 6
+ MIIData 7
| MII_GC_DUPLEX 2
| MII_GC_LOOPBK 2
| MII_GC_PDOWN 1
| MII_GC_RESET 2
| MII_GS_AUTOCMPLT 2
| MII_GS_AUTONEG 2
| MII_GS_LINK 8
| MIILink 4
&& (mii_lpa 1
| mii_lpa 4
== mii_lpa 7
| MII_LSI_STAT_FDX 1
| MII_LSI_STAT_SPD 1
| MII_LXT971_STATUS2_FULLDUPLEX 2
| MII_LXT971_STATUS2_SPEED 2
| MII_MDC 4
== miimon 2
< miimon 6
* miimon 6
| MII_MRD 1
| MII_NWAY_T_FDX 2
| MII_NWAY_TX 1
| MII_NWAY_TX_FDX 3
== mii_partner 1
| mii_partner 1
+ MIIPhyAddr 4
>> MIIpmdShift 2
+ MIIpmdShift 2
| MII_PWRDWN 1
| miir 1
| MII_RD 3
+ MII_Rd_Data 2
| mii_reg0 1
== mii_reg0 3
== mii_reg 1
>> mii_reg 11
== mii_reg1 2
| mii_reg1 2
< mii_reg 2
| mii_reg 41
== mii_reg5 3
| mii_reg5 5
+ MIIRegAddr 4
>> MIIregShift 2
+ MIIregShift 2
| mii_saved_reg1 6
| MII_SR_ASSC 2
| MII_SR_AUTONEG_COMPLETE 2
| MII_SR_LINK_STATUS 6
| MII_SR_LKS 6
| MII_STAT_CAN_TX 2
| MII_STAT_LINK 12
&& mii_status 1
+ MIIStatus 1
+ MII_Status 12
| mii_status 13
>> mii_status 2
== mii_status 26
| mii_status_reg 3
== MII_STWR 1
| MII_TG3_AUX_STAT_SPDMASK 1
| MII_TG3_CTRL_ADV_1000_FULL 4
| MII_TG3_CTRL_ENABLE_AS_MASTER 4
| MII_WR 8
+ MII_Wr_Data 4
+ Mil_CDSN_IO 3
< millisec 1
== milliseconds 1
* milliseconds 1
< milliseconds 2
&& mime 1
< min1 1
+ min1 2
== min 2
* Min 2
< min2 1
+ min2 2
* min 4
< min 48
+ min 9
< min_addr 1
+ min_align 2
+ min_bits 1
< MIN_BUFSIZE 2
< min_code 2
< MIN_COMM_SIZE 1
+ mincount 1
* mincount 3
< min_count 6
< min_delay 1
< mindma 1
< MIN_EISA_ADDR 1
< MIN_ETHER_SIZE 2
< min_fmt_version 2
< MIN_FRAGSHIFT 2
< MIN_FRAG_SIZE 2
< min_freq 1
< MIN_FREQ_2595 1
* minfsb 1
+ min_fstrt 3
< min_fstrt 4
+ MIN_GEN_MEM 2
== min_gnt 1
>> min_gnt 1
&& min_gnt 1
< minimum_console_loglevel 1
< MINIMUM_ETHERNET_FRAME_SIZE 2
< min_index 1
+ minip 3
+ MINISRC_BIQUAD_STAGE 1
+ MINISRC_COEF_LOC 2
* MINISRC_IN_BUFFER_SIZE 1
< MINISRC_LPF_LEN 1
* MINISRC_OUT_BUFFER_SIZE 1
* MINISRC_TMP_BUFFER_SIZE 3
+ MIN_ITEM_LEN 4
* minix 1
* MINIX2_INODES_PER_BLOCK 2
* MINIX_INODES_PER_BLOCK 2
< MINIX_NR_SUBPARTITIONS 1
< minlast 3
< min_len 2
< minlen 6
< min_line_size 1
>> min_low_pfn 2
+ min_low_pfn 4
< min_low_pfn 8
< MIN_MATCH 1
+ MIN_MATCH 15
* min_mclk_extra 1
== min_mclk_extra 2
< min_mem 1
< min_mode 1
== min_mode 1
* minmult 1
>> MIN_N_1703 1
+ MIN_N_1703 1
+ MIN_N_408 1
+ MIN_NAME_LEN 2
< MIN_N_HPTEG 1
< min_nr 3
< MIN_NR_CONSOLES 2
>> minor 13
* minor 2
== minor 21
== Minor 3
+ minor 33
| minor 41
< minor 77
+ minor_base 1
+ MINORBITS 10
< MINORMASK) 1
< MINORMASK 2
< minor_number 1
< MinorNumber 1
+ MinorNumber 2
< minors 1
== minors 1
>> minorsize 1
== minor_thresh 1
| minor_unit 1
< MIN_PACKET 1
< MIN_PCI_LATENCY 2
< minper 1
< MIN_PERIOD 1
< min_period 2
* MIN_PERIOD 2
< min_pkt_len 1
+ MIN_PKT_LEN 1
< minproto 2
< MIN_QUEUE_SIZE 2
+ MINREG 10
< MIN_REGION_SIZE 1
< min_revision 1
+ min_rewind 2
< min_rrbs 8
< MIN_RX_BUFFERS 1
>> min_rx_pkt 1
| min_rx_pkt 1
< MINSEC 1
+ minsec 8
* MINSEC 8
+ minseq 1
== M_INSERT 13
< MINSIGSTKSZ 1
== min_size 1
>> minsize 1
< min_size 2
< minsize 3
== min_space 4
< minspeed 1
< MIN_SPEED 1
< minsync 4
< MINTIME 2
+ MINTIME 2
< min_transmits 3
+ MIntrCtrl 2
+ MIntrStatus 6
< MinTU 6
< MIN_TX_DESC_FREE 1
>> min_tx_pkt 1
| min_tx_pkt 1
< minUDFReadRev 3
< minUDFWriteRev 1
== minute 1
* minute 1
* minutes 1
< min_vaddr 2
< min_value 2
+ min_value 2
== min_value 4
* minvid 2
< min_window 1
< min_xferp 1
+ min_xferp 1
< min_y 1
< minYieldTime 1
< MIN_ZONE_DMA_PAGES 1
== mips_counter_frequency 2
* mips_counter_frequency 5
| MIPS_CPU_4KEX 10
| MIPS_CPU_FPU 26
+ mips_cpu_irq_base 16
| MIPS_CPU_NOFPUEX 4
| MIPS_CPU_TLB 18
== mips_machgroup 1
== mips_machtype 23
== mips_revision_corid 1
== MIPS_REVISION_CORID_CORE_MSC 1
== mir 1
+ MIR 1
| mir 3
* mirror_size 2
+ mirror_size 2
+ MIRROR_SIZE 2
== mis 1
== misc 1
>> misc 1
* misc 1
| misc 7
+ MISC_CTRL 9
| MISC_HOST_CTRL_CHIPREV 2
>> MISC_HOST_CTRL_CHIPREV_SHIFT 1
+ MISC_HOST_CTRL_CHIPREV_SHIFT 1
| MISC_HOST_CTRL_MASK_PCI_INT 3
| MISC_HOST_CTRL_WORD_SWAP 1
| misc_reg 3
| MISCSTATUS_CTS 5
| MISCSTATUS_CTS_LATCHED 6
| MISCSTATUS_DCD 5
| MISCSTATUS_DCD_LATCHED 10
| MISCSTATUS_DSR 2
| MISCSTATUS_DSR_LATCHED 2
| MISCSTATUS_RI 2
| MISCSTATUS_RI_LATCHED 2
| MISCSTATUS_TXC_LATCHED 1
* misinterpreted 1
| misr 4
| MISR_AND 2
| MISR_DCD 1
+ MISR_MASK 2
+ MISR_RUM 5
| MISR_RW 2
| MISR_RX_EOF 3
| MISR_RX_NOBUF 3
| MISR_SET 8
| MISR_TX2_EOF 1
| MISS 2
== missed 1
| missed 2
* missing, 2
< mitr 3
+ mitr 9
== mit_sel 2
+ MIT_SIZE 1
| MI_WAIT_FOR_PLANE_A_FLIP 2
== MIXCOM_ID 2
+ MIXCOM_WATCHDOG_OFFSET 2
< mixdev 3
+ mix_devs 1
| MIX_DEVS 1
== mixer 10
+ mixer 2
< mixer 3
< mixer_device 1
== MIXER_DRIVER_VERSION 1
| MIXER_OVERFLOW 4
+ mixerRegs 2
== mixer_type 1
< mixer_unit 2
| MIXFLG_STEREOIN 2
| MIXFLG_STEREOOUT 26
| mix_image 2
| MIX_SRC 4
| MK48T59_RTC_CA_READ 2
| MK48T59_RTC_CA_WRITE 2
| MK48T59_RTC_CB_STOP 1
+ MK712_BUF_SIZE 2
+ MK712_CONTROL 4
| MK712_CONVERSION_COMPLETE 2
| MK712_INT_ON_CONVERSION_COMPLETE 2
+ mk712_io 8
+ MK712_RATE 1
+ MK712_STATUS_LOW 1
| MK712_STATUS_TOUCH 2
+ MK712_X_LOW 2
+ MK712_Y_LOW 2
* MKCTL_TRAILER 1
| MK_MESSAGE 8
* mks 1
== MK_SYNC_ALL 1
== mlc 5
&& (mlc->ipacket[idx] 1
== mlen 1
+ mlen 4
< mlen 5
< mlim 2
< m_lim 3
< m_lo 2
| mlt 2
+ mlt 2
< MM 1
>> MM 1
* mm 2
+ MM 3
== mm 5
| M_MAC_BCAST_EN 1
| M_MAC_BURST_EN 1
| M_MAC_GENC 2
| M_MAC_HDX_EN 3
| M_MAC_INT_EOP_TIMER 2
| M_MAC_MCAST_EN 2
| M_MAC_MDC 5
| M_MAC_MDIO_DIR_INPUT 3
| M_MAC_MDIO_DIR_OUTPUT 1
| M_MAC_MDIO_OUT 3
| M_MAC_RETRY_EN 1
| M_MAC_RXDMA_EN0 1
| M_MAC_TXDMA_EN0 1
| M_MAC_TX_HOLD_SOP_EN 1
| M_MAC_UCAST_EN 1
| mmapbase 2
+ mmapbase 2
== mmap_state 14
| mmask 2
| M_MASK 3
| mmc 1
| mmcr0 1
>> mmcr0 2
>> MMCR 1
* MM_HARDSECT 2
+ M_MIN 2
< mm_inv_cnt 1
+ mmio 57
>> mmiobase 2
| MMIO_BYTE_READ 1
== MMIO_CMD 4
+ MMIO_COMMAND 48
+ MMIO_DMA_CTRL 2
+ MMIO_DNBURSTTHRESH 1
+ MMIO_DNLISTPTR 2
+ MMIO_DNPOLL 1
+ MMIO_INTSTATUS 13
+ MMIO_INTSTATUS_AUTO 2
+ mmio_len 1
< mmio_len 2
+ MMIO_MAC_ACCESS_CMD 79
+ MMIO_MACDATA) 1
+ MMIO_MACDATA 98
+ mmio_start 1
+ MMIO_UPLISTPTR 2
>> MM_MAXCARDS 4
| MM_MUX 6
== mmode 1
>> mmode 1
+ M_MONTH 2
>> MMR 1
== MMR_DES_AVAIL_AES 4
== MMR_DES_AVAIL_DES 4
| MMR_FEE_STATUS_BUSY 20
+ MM_SHIFT 15
>> MM_SHIFT 4
| MMU060_BPE 1
| MMU060_DESC_ERR 1
| MMU060_ERR_BITS 2
| MMU060_MA 1
| MMU060_SEE 2
| MMU060_W 1
| MMU060_WP 2
| MMU_68030 1
| MMU_68040 1
| MMU_68060 1
| MMU_68851 1
| MMU_APOLLO 1
| MMU_B 2
+ MMU_CMD 24
| MMU_CONTEXT_ASID_MASK 2
| MMU_I 3
== mmu_ihandle_cache 1
&& MMU_IS_030 1
&& MMU_IS_040 1
&& MMU_IS_060 1
&& MMU_IS_851 1
| MMU_L 4
== MMU_NO_ASID 2
* MMU_NTLB_ENTRIES 1
| MMU_NUM 2
| MMU_PAGE_ASSOC_BIT 1
| MMU_R_040 3
| mmusr 5
| MMU_SUN3 1
| MMU_T_040 1
| MMU_UTLB_ADDRESS_ARRAY 1
| MMU_VPN_MASK 2
| MMU_WP 2
| MMW_ENCR_ENABLE_EN 4
| MMW_ENCR_ENABLE_MODE 4
| MMW_FEE_CTRL_DWLD 8
| MMW_FEE_CTRL_READ 8
* MMX 3
< mn 1
== mnp 1
+ mnp 2
| mnp 3
>> mnp 7
< mnpcount 1
| mnp_key 1
>> mnr 4
| mnr 8
== mnt 1
| MNT_DETACH 3
>> MNT_dirpath_sz 2
| MNT_FORCE 2
< mo 3
< mod 1
>> mod 1
| mod 1
* mod 1
+ mod 3
== mod 8
+ MOD95_LED_PORT 8
&& mod->can_unload 1
< mod_cong 1
+ moddevs 4
* mode. 1
+ MODE13 2
| mode 150
+ mode 17
== mode 170
< mode 19
+ MODE 23
| mode6 1
< MODE8420LEN 1
>> mode 9
* mode 9
< mode960high 2
+ mode960low 1
< mode960low 2
== mode_access 3
&& (mode_base[i].user_mode.height 1
| mode_control 3
== MODE_DEVPROBE 1
== MODE_DEVUSERERROR 1
| MODE_DRX 2
| modeflag 47
| MODE_FLAG_ALL_MULTICAST 4
| MODE_FLAG_DIRECTED 3
| MODE_FLAG_PROMISCUOUS 1
== MODE_GS 5
+ MODE_HEADER_LENGTH 30
>> modeinfo 2
| ModeInfoFlag 3
>> model 1
< model 4
== model 5
< ModelCharacter 2
* MODEL_NUMB_0 3
* MODEL_NUMB_2 3
* MODEL_NUMB_4 1
| MODEMCHG_IND 2
>> modememused 1
+ ModeNo 1
+ mode_no 3
| ModeNo 3
== ModeNo 35
< ModeNo 83
| modes 3
== MODE_SELECT 4
== MODE_SENSE 11
+ modestr 1
== mode_wanted 1
== MODE_XG 6
* modify 1
| MOD_INITIALIZING 26
== MOD_IN_USE 1
< modl 2
+ modlist 1
* ModNLen 5
== modnum 1
== mod_rev 1
&& mod_rev 2
== mod_typ 2
* Modularization 1
== module 1
* module. 1
* MODULE 1
* module 3
* Module 3
+ module 8
>> MODULE_BPOS_MASK 4
+ MODULE_BPOS_SHFT 4
>> MODULE_BTYPE_MASK 1
+ MODULE_BTYPE_SHFT 1
* module_clock 4
+ Module_cnt 1
< module_end 2
== MODULE_FORMAT_BRIEF 3
== MODULE_FORMAT_LONG 2
== module_list 1
+ Module_no 2
< MODULES_END 2
< MODULES_LEN 2
< module_start 2
< MODULES_VADDR 4
>> module_type 1
== MODULE_UNKNOWN 4
+ modulo 1
== modulus 1
| modulus 2
< MOD_USE_COUNT 1
&& mod_user_size 1
< MOF 2
== mon 13
< mon 16
* mon 2
+ mon 2
>> mon960_release 2
| Monitor2Sense 1
* monspecs 1
>> month 3
+ month 3
| month 4
< month 8
| mon_type 1
== mon_type 9
+ more 1
* More 1
< more 2
== more 2
| MORE2_DRV 1
* more 8
== MoreMessages 1
< more_rrbs 2
< morse 1
| morse 1
* (most 1
* Most 1
+ MOSTEK_48T08_48T02 1
+ MOSTEK_48T59_48T02 3
+ MOSTEK_CREG 48
+ MOSTEK_EEPROM 6
+ MOSTEK_HOUR 10
+ mostek_minutes 6
+ MOSTEK_SEC 6
== MOT_HAWK_PRESENT 2
| MOT_HAWK_PRESENT 2
* Motherboard 2
== Motherboard_non0 1
+ Motherboard_routes 1
+ motor_off_timer 1
== MOUNTAIN 6
| mount_flags 2
== mouse_baud 3
== mouse_button2_keycode 4
== mouse_button3_keycode 2
== mouse_byte_count 1
< mousedev 9
== MOUSEDEV_MINORS 1
< MOUSEDEV_MINORS 2
== mouse_emulate_buttons 2
== mouse_kind 2
== mouse_last_keycode 2
== MOUSE_LINE 3
< MOUSE_VALUATORS 1
* Move 1
< move 2
+ move 2
* move 3
>> MOVEBITSMASK 2
< moved 1
== moved 1
+ moved 2
== move_ins 1
| move_ins 1
< MoveSize 2
== moxaCard 2
== MOXA_FIND_BOARD 2
== MOXA_GET_CONF 2
== MOXA_GET_CUMAJOR 2
== MOXA_GETDATACOUNT 2
== MOXA_GET_IOQUEUE 2
== MOXA_GET_MAJOR 2
== MOXA_GETMSTATUS 2
== MOXA_INIT_DRIVER 2
== MOXA_LOAD_BIOS 2
== MOXA_LOAD_C320B 2
== MOXA_LOAD_CODE 2
+ mp 1
== mp 43
| mpal 2
| MPARCKEN 1
== M_PASTE 9
| MP_BEGIN_FRAG 2
+ MPBH_PreAlloc 1
== MPC 2
== mpc 23
== mpc_default_type 2
< mpc_default_type 6
+ MPCNT 3
| MPCO 2
< mpc_record 1
== mpcs 1
| MP_END_FRAG 6
| MPEN_SW 2
&& (mpf->mpf_specification 1
+ mphdrlen 1
&& mp->height 1
== mp_hosts_base 1
* M_PI 5
| MPI_ADDRESS_REPLY_A_BIT 1
== mpic 1
== MPI_CONTEXT_REPLY_TYPE_LAN 1
== MPI_CONTEXT_REPLY_TYPE_SCSI_TARGET 1
>> MPI_CONTEXT_REPLY_TYPE_SHIFT 1
+ MPI_CONTEXT_REPLY_TYPE_SHIFT 1
| MPI_DIAG_DISABLE_ARM 3
| MPI_DIAG_DRWE 6
| MPI_DIAG_RESET_ADAPTER 5
| MPI_DIAG_RESET_HISTORY 3
| MPI_DOORBELL_ACTIVE 3
>> MPI_DOORBELL_FUNCTION_SHIFT 2
+ MPI_DOORBELL_FUNCTION_SHIFT 3
| MPI_DOORBELL_WHO_INIT_MASK 2
== MPI_EVENT_LINK_STATUS_FAILURE 1
== MPI_EVENT_LOOP_STATE_CHANGE_LIP 1
== MPI_EVENT_LOOP_STATE_CHANGE_LPE 1
== MPI_EVENT_RAID_RC_DOMAIN_VAL_NEEDED 1
+ MPI_EVENT_SCSI_DEVICE_STATUS_CHANGE 1
>> MPI_EVENT_SCSI_DEV_STAT_RC_SMART_DATA 1
== MPI_FUNCTION_CONFIG 1
== MPI_FUNCTION_EVENT_ACK 1
== MPI_FUNCTION_EVENT_NOTIFICATION 1
== MPI_FUNCTION_FW_DOWNLOAD 1
== MPI_FUNCTION_RAID_SCSI_IO_PASSTHROUGH 4
== MPI_FUNCTION_SCSI_IO_REQUEST 6
== MPI_FUNCTION_SCSI_TASK_MGMT 3
| MPI_HIS_DOORBELL_INTERRUPT 2
| MPI_HIS_IOP_DOORBELL_STATUS 4
== MPI_IOCLOGINFO_FC_INVALID_FIELD_BYTE_OFFSET 1
| MPI_IOCLOGINFO_FC_INVALID_FIELD_MAX_OFFSET 1
== MPI_IOCLOGINFO_FC_STATE_CHANGE 1
| MPI_IOC_STATE_MASK 11
== MPI_IOC_STATE_OPERATIONAL 3
== MPI_IOC_STATE_READY 1
== MPI_IOC_STATE_RESET 1
== MPI_IOCSTATUS_BUSY 1
| MPI_IOCSTATUS_FLAG_LOG_INFO_AVAILABLE 1
== MPI_IOCSTATUS_INVALID_FUNCTION 1
== MPI_IOCSTATUS_SCSI_DATA_UNDERRUN 2
== MPI_IOCSTATUS_SCSI_RECOVERED_ERROR 2
== MPI_IOCSTATUS_SCSI_TASK_MGMT_FAILED 3
== MPI_IOCSTATUS_SUCCESS 4
< mp_irq_entries 8
| MPI_SCSIDEVPAGE0_NP_NEG_SYNC_OFFSET_MASK 3
| MPI_SCSIDEVPAGE0_NP_NEG_SYNC_PERIOD_MASK 4
| MPI_SCSIDEVPAGE0_NP_WIDE 2
+ MPI_SCSIDEVPAGE1_RP_DT 2
== MPI_SCSIIO_CONTROL_READ 1
| MPI_SCSIIO_CONTROL_SIMPLEQ 1
| MPI_SCSIIO_CONTROL_UNTAGGED 2
== MPI_SCSIIO_CONTROL_WRITE 1
| MPI_SCSI_STATE_AUTOSENSE_VALID 3
| MPI_SCSI_STATE_NO_SCSI_STATUS 4
| MPI_SCSI_STATE_QUEUE_TAG_REJECTED 1
| MPI_SCSI_STATE_RESPONSE_INFO_VALID 1
| MPI_SCSI_STATE_TERMINATED 2
== MPI_SCSITASKMGMT_TASKTYPE_ABORT_TASK 3
== MPI_SCSITASKMGMT_TASKTYPE_RESET_BUS 4
| MPI_SGE_FLAGS_DIRECTION 2
| MPI_SGE_FLAGS_END_OF_BUFFER 2
>> MPI_SGE_FLAGS_END_OF_LIST 1
+ MPI_SGE_FLAGS_SHIFT 1
| MPI_SGE_FLAGS_SIMPLE_ELEMENT 2
>> mpitch 2
== MPI_WHOINIT_PCI_PEER 1
| MP_LONGSEQ_MAXBIT 2
| MP_MASK_HIDDEN 2
| MP_MASK_UNCONFIGURED 4
== mpnt 1
== mp_num_hosts 1
== mpoa_device_type 6
+ MP_OFF_PAGE_LENGTH 8
+ MP_OFF_PAGE_NBR 1
| MPORTMODE 2
>> mpostdiv 1
| MPPLBA 2
< mpri 1
== MPS 3
== MPS_AND_MPC 4
| mp_seqno 1
>> mp_seqno 4
+ MP_SHORTSEQ_MAX 2
| MP_SHORTSEQ_MAXBIT 4
< mps_macs 2
* mps_macs 2
* MP-table. 2
< mpt_ASCQ_TableSz 1
== MPT_ASYNC 5
== mpt_base_index 1
== mpt_base_reply 1
* MptDisplayIocCapabilities 1
== MPTEVENTENABLE 1
== MPTEVENTQUERY 1
== MPTEVENTREPORT 1
< MPT_FAST 2
== MPT_FAST 2
== MPTFWREPLACE 1
== MPT_HOSTEVENT_IOC_BRINGUP 7
== MPT_HOST_NO_CHAIN 1
== MPT_IOC_PRE_RESET 4
< MPT_IOC_PROC_ENTRIES 2
* MPT_IOCTL_DEFAULT_TIMEOUT 1
< MPT_LAN_MAX_MTU 2
< MPT_LAN_MIN_MTU 2
< MPT_LAN_RX_COPYBREAK 2
+ MPT_LAST_LUN 1
< MPT_LAST_LUN 2
== MPT_MAX_ADAPTERS 1
+ MPT_MAX_ADAPTERS 1
< MPT_MAX_ADAPTERS 6
< MPT_MAX_BUS 1
< MPT_MAX_FC_DEVICES 3
+ MPT_MAX_PROTOCOL_DRIVERS 6
< MPT_MAX_PROTOCOL_DRIVERS 7
< MPT_MAX_REPLIES_PER_ISR 1
< MPT_MAX_SCSI_DEVICES 7
| MPT_NVRAM_SYNC_MASK 8
| MPT_NVRAM_WIDE_DISABLE 4
< MPT_PROC_ENTRIES 2
== mpt_proc_root_dir 1
== mptr 1
+ mptr 8
== MPT_SCANDV_DID_RESET 4
== MPT_SCANDV_GOOD 10
== MPT_SCANDV_ISSUE_SENSE 3
== MPT_SCANDV_SELECTION_TIMEOUT 1
== MPT_SCANDV_SENSE 10
== MPT_SCANDV_SOME_ERROR 1
< MPT_SCSI 2
== MPT_SCSI 2
| MPT_SCSICFG_ALL_IDS 2
| MPT_SCSICFG_BLK_NEGO 2
| MPT_SCSICFG_DV_NOT_DONE 3
| MPT_SCSICFG_DV_PENDING 1
| MPT_SCSICFG_NEED_DV 3
| MPT_SCSICFG_NEGOTIATE 1
| MPT_SCSICFG_USE_NVRAM 2
== mptscsih_ASCQ_TablePtr 1
< mpt_scsi_hosts 1
* mptscsih=width:1,dv:n,factor:0x8 1
* MPT_SENSE_BUFFER_ALLOC 14
| MPT_SGE_FLAGS_ADDRESSING 4
| MPT_SGE_FLAGS_END_OF_BUFFER 1
| MPT_SGE_FLAGS_LAST_ELEMENT 1
| MPT_SGE_FLAGS_SIMPLE_ELEMENT 2
| MPT_SGE_FLAGS_SSIMPLE_READ 2
== MPTTARGETINFO 1
| MPT_TARGET_NO_NEGO_QAS 2
| MPT_TARGET_NO_NEGO_SYNC 6
| MPT_TARGET_NO_NEGO_WIDE 2
== MPTTEST 1
< MPT_TX_MAX_OUT_LIM 2
< MPT_ULTRA160 2
< MPT_ULTRA 2
== MPT_ULTRA 2
== MPT_ULTRA2 4
< MPT_ULTRA2 6
== MPU_ACK 1
>> mpu_base 1
| mpu_base 1
== mpu_base 3
+ mpu_base 6
| MPU_CAP_FSK 1
| MPU_CAP_SMPTE 1
| MPU_CAP_SYNC 2
>> mpuio 1
< mpuio 3
== mpu_irq 3
< mpy_exponent 4
== mpy_exponent 4
+ mpy_exponent 8
| mpz 2
== mq 1
&& mq 1
&& mq_dequeue(np, 1
* MQ_PROTCODE_OFFSET 1
| MQ_RISC_COLD_RESET_MASK 1
| MQ_RISC_WARM_RESET_MASK 1
| MR0_SWFT 1
| MR0_SWFTX 1
| MR0_TXMASK 2
| mr 1
&& (mr 1
| MR1_PAREVEN 2
| MR1_PARODD 2
== mr 2
| mr2 2
| mr3 2
+ M_RAMDAC_BASE 1
&& (mr->bus_status0 1
| mr_data 2
| MR_DMA_MODE 20
| mrdmode 1
| MRDMODE_BLK_CH0 2
| MRDMODE_BLK_CH1 2
| MRDMODE_INTR_CH0 2
| MRDMODE_INTR_CH1 2
< mreg 2
| mreg 3
+ mregs 16
+ MREGS_BCONFIG 4
| MREGS_BCONFIG_64TS 2
| MREGS_BCONFIG_RESET 1
+ MREGS_ETHADDR 12
+ MREGS_FCONFIG 1
| MREGS_FCONFIG_RXF32 2
+ MREGS_FILTER 1
+ MREGS_IACONFIG 7
| MREGS_IACONFIG_LARESET 6
| MREGS_IACONFIG_PARESET 2
+ MREGS_IMASK 1
| MREGS_IMASK_RXIRQ 2
| MREGS_MCONFIG_RXENAB 2
+ MREGS_MPCNT 2
+ MREGS_PHYCONFIG 5
| MREGS_PHYCONFIG_LSTAT 2
+ MREGS_PLSCONFIG 2
+ MREGS_RXFCNTL 1
+ MREGS_TXFCNTL 2
| MREMAP_FIXED 12
| MREMAP_MAYMOVE 13
== mrev 2
+ m_ri 1
< m_ri 4
| MRL 2
| MR_LINK_OK 4
>> MRM 1
| MRM 2
== mroute_do_pim 1
== mroute_socket 6
| MR_RESTART_AN 2
== MRT_ADD_VIF 1
== MRT_ASSERT 1
< MRT_BASE 2
+ MRT_BASE 2
== MRT_DEL_MFC 1
== MRT_INIT 1
== MRT_PIM 2
== MRT_VERSION 2
+ mrx 1
+ mry 1
< MS02NV_CSR 1
+ MS02NV_CSR 2
+ MS02NV_DIAG 2
| MS02NV_DIAG_SIZE_MASK 2
== MS02NV_ID 1
== ms02nv_magic 1
+ MS02NV_MAGIC 2
+ MS02NV_RAM 4
+ MS02NV_SLOT_SIZE 1
< ms 2
* MS: 3
== ms 5
* ms 6
| MS_ASYNC 4
| msb 1
== msb1 1
== msb2 1
>> msb2 1
| MSB_BIT_MASK 2
+ MSB_ID_Code 3
| MS_BIND 1
== ms_busy 1
>> MSC01_PCI_CFGADDR_BNUM_SHF 1
+ MSC01_PCI_CFGADDR_BNUM_SHF 1
| MSC01_PCI_INTCFG_TA_BIT 6
+ MSC01_PCI_SWAP_BAR0_SHF 1
>> MSC01_PCI_SWAP_BYTESWAP 2
>> MSC01_PCI_SWAP_IO_SHF 1
+ MSC01_PCI_SWAP_IO_SHF 1
+ MSC01_PCI_SWAP_MEM_SHF 1
| M_SCD_TIMER_MODE_CONTINUOUS 4
| M_SCD_TRSEQ_DSAMPLE 2
+ MSCI1_OFFSET 1
+ msci 25
< MSC_MAX 1
< MSC_PANIC_INTR 1
+ MSC_PANIC_INTR 1
< mscp_index 2
== MSC_PULSELED 1
| MSC_RBW 8
| msc_stat 1
>> MSDOS_DIR_BITS 1
+ MSDOS_DIR_BITS 1
< msdos_len 2
+ MSDOS_MAX_EXTRA 1
< msec 1
+ M_SEC 2
* msec 8
+ mseconds 1
< msect 3
== msect 3
< msedev 14
| MSE_IRQ 2
+ msf_val 4
&& msg 1
+ msg1 5
== msg 22
* msg3 6
< msg 6
+ msg 65
== MSG_ABORT 4
== MSG_ABORT_TAG 4
== msg_addr_virt 2
== MSG_ALL 6
== MSG_ALL_BUT_SELF 11
< MSGBUF_SIZE 1
== MSG_BUS_DEV_RESET 3
< msgbyte 2
== msgclear 1
| MSG_CONFIRM 2
< MSGCTL 6
< msg_ctlmax 1
| MSG_CTRUNC 1
< MSG_DATA_LEN 1
== msgdone 4
| MSG_DONTWAIT 56
| MSG_EOR 3
| MSG_ERRQUEUE 5
| MSG_EXCEPT 1
| MSG_EXT_PPR_DT_REQ 12
| MSG_EXT_PPR_IU_REQ 6
+ MSG_EXT_PPR_LEN 3
| MSG_EXT_PPR_QAS_REQ 4
| MSG_EXT_PPR_RD_STRM 2
| MSG_EXT_PPR_WR_FLOW 2
+ MSG_EXT_SDTR_LEN 3
== MSG_EXT_WDTR_BUS_16_BIT 5
+ MSG_EXT_WDTR_LEN 3
| MSG_FAIL 2
| MSG_FLAG_EXPECT_PPR_BUSFREE 1
| MSG_FLAG_IU_REQ_CHANGED 1
| msg_flags 1
== msgflg 2
| msgflg 6
>> MSG_FRAME_SIZE 3
== MSG_IDENTIFYFLAG 4
< msgidx 2
< MSGILEN 2
| MSGIN_00_VALID 4
| MSGIN_02_VALID 4
| MSGIN_03_VALID 2
| MSGIN_04_VALID 4
== MSG_INFO 1
| MSG_IN_OCCUER 4
+ MSGIN_OFFSET 3
+ MsgLen), 1
< MsgLen 13
< msg_len 2
+ MsgLen 37
== msglen 5
+ msglen 7
< msglen 9
+ msg_len 9
< msg_level 2
== MSG_LINK_COMP 2
== MSG_LINK_FLAG 2
< msg_log_level 1
== MSGLOOP_IN_PROG 2
== MSGLOOP_MSGCOMPLETE 2
== MSGLOOP_TERMINATED 4
| MSG_MORE 6
&& msgno 1
| MSG_NOERROR 3
== MSG_NOOP 2
| MSG_NOSIGNAL 8
< msgnum 1
== msgOffset 12
== MSGO_I 1
< MSGO_I 2
+ MSGOLEN 1
== MSGOLEN 2
< MSGOLEN 4
| MSG_OOB 26
== MSG_ORDERED_TASK 2
< MSG_OTAG 2
== msgout 4
| msgout 4
| MSG_OUT_OCCUER 2
+ MSGOUT_OFFSET 3
| MSGOUT_PHASE 2
>> MSG_PARITY_ERROR 1
| MSG_PEEK 37
| MSG_PROBE 4
+ msgptr 7
== MSG_RESCHEDULE 1
== msg_res_type 1
== msgRetryCount 1
== MSG_SIMPLE_TASK 2
< msg_size 1
| MSG_SOL_CTRUNC 1
| MSG_SOL_DONTWAIT 1
| MSG_SOL_EOR 1
| MSG_SOL_TRUNC 1
| MSG_SOL_WAITALL 1
< MSG_STAG 2
== MSG_STAT 2
== MSG_STOP_CPU 2
< msgsz 1
| MSG_TRUNC 13
| MSG_TRYHARD 6
== msg_type 1
| msg_type 2
| msgtype 2
| MSG_WAITALL 10
== ms_info 1
| MS_INVALIDATE 2
+ msize 8
| msk 1
+ mskip 6
== M_SKIP_BALANCING 1
| MS_MGC_MSK 2
| MS_MOVE 1
< MSND_MAX_DEVS 3
== MSND_MAX_DEVS 3
< msnlen 1
| MS_NODEV 2
| MS_NOEXEC 1
| MS_NOSUID 2
< MSP3400_MAX 2
== msq 7
< msqid 3
| msr 19
+ MSR 6
| MSR_CTS 10
| MSR_DEBUGCHANGE 8
| MS_RDONLY 11
| MSR_DSR 2
| MS_REC 1
| MSR_EE 2
| MS_REMOUNT 1
| msr_hi 1
| MSR_IA32_APICBASE_ENABLE 8
+ MSR_IDT_MCR0 2
| MSR_IP 2
== msr_lo 1
| msr_lo 3
* msr_lo 3
| MS_RMT_MASK 4
+ MSR_P4_BSU_ESCR0 1
< MSR_P4_CRU_ESCR3 2
< MSR_P4_IQ_CCCR5 1
== MSR_P4_IQ_COUNTER0 2
+ MSR_P4_IX_ESCR0 1
| MSR_P4_MISC_ENABLE_PEBS_UNAVAIL 4
| MSR_P4_MISC_ENABLE_PERF_AVAIL 4
+ MSR_P4_MS_ESCR0 1
< MSR_P4_SSU_ESCR0 2
< MSR_P4_TC_ESCR1 2
| MSR_POW 2
| MSR_SE 4
* mss 2
+ mss 2
< mss 4
>> mss 5
>> mss_and_is_end 1
| mss_and_is_end 1
< mssind 1
+ mssind 1
< mss_now 1
== mssp 1
< mssval 1
| MS_SYNC 3
< mstat 1
== mstat 1
| mstat 9
| MST_BUSY 4
| MST_DOOR_OPEN 10
| MST_DSK_CHG 7
* MS_TICKS 1
== mstk48t02_regs 2
+ mstk48t02_regs 3
+ mstk48t08_regs 1
+ mstk48t59_regs 3
+ MSTK_YEAR_ZERO 2
| MST_READY 10
>> MSTRPAGE_VALUE 1
| MS_VERBOSE 4
| MSVR1_CTS 2
| MSVR1_DCD 3
| MSVR1_DSR 2
| MSVR1_DTR 2
| MSVR1_HOST 2
| MSVR1_RI 2
| MSVR2_RTS 2
| MSVR_CD 8
| MSVR_CTS 8
| MSVR_DSR 8
| MSVR_DTR 7
| MSVR_RTS 3
| M_SYNCSER_CMD_TX_EN 2
| M_SYNCSER_CMD_TX_RESET 2
| M_SYNCSER_DMA_TX_EN 2
| M_SYNCSER_RX_OVERRUN 5
| M_SYNCSER_RX_SYNC_ERR 1
| MSYND_ERRORS 1
| M_SYS_PCI_HOST 2
| M_SYS_SER1_ENABLE 6
| mt 1
== mt 22
== mtable 2
&& (mtbl_ptr->memory_usage 1
== MTBSF 5
== MTBSFM 10
== MTBSR 3
== MTBSS 1
< mt_count 1
== mt_count) 1
+ mt_count 23
== mt_count 8
== mtd 2
* MTD 2
+ mtd_banks 1
== MTD_BLOCK_MAJOR 1
| MTD_CAP_NANDFLASH 1
| MTD_CAP_RAM 2
| MTD_CLEAR_BITS 2
&& mtd_cse0 1
&& mtd_cse1 1
| MTD_ECC 1
| MTD_ERASEABLE 1
== MT_DFP 10
* mtd->numeraseregions, 1
== mtd_rawdevice 1
| MTD_REQ_ERASE 1
| MTD_SET_BITS 1
< mtd_size 1
| MTD_VOLATILE 1
| MTD_XIP 1
< mtemp 2
* mtemp 2
== MTEOM 6
== MTERASE 1
== MT_FACILITY 2
== MTFSF 10
* "mt_fsf(count 1
== MTFSFM 7
== MTFSR 4
< MTH_MAX_ARG 2
< MTH_MAX_LOCAL 2
< MTH_NUM_ARGS 6
< MTH_NUM_LOCALS 4
== MTIOCGET 1
== MTIOCPOS 1
== MT_LCD 12
== MTLOAD 4
== MTLOCK 4
+ mtmp 2
< MT_N0_LEN 1
== MT_N0_LEN 1
== MT_N1_CANC_ACK 2
== MT_N1_CANC_REJ 2
== MT_N1_INFO 2
< MT_N1_LEN 1
== MT_N1_LEN 1
== MT_N1_REG_ACK 2
== MT_N1_REG_REJ 2
== MT_N1_REL 2
== MT_N1_REL_ACK 2
== MT_N1_RES_REJ 2
== MT_N1_SETUP 1
== MT_N1_SUSP_ACK 2
| MTN_CTL_DNIEN 2
| MTN_QIC02_CTL_RESET_NOT 2
== MTOFFL 2
== mt_op 15
| MTP008_CFG_VT1_PII 1
| MTP008_CFG_VT2_AIN 1
| MTP008_CFG_VT2_PII 1
| MTP008_CFG_VT2_VT 1
| MTP008_CFG_VT3_VT 1
< mtp008_initialized 1
+ MTP008_SYSCTL_FAN1 1
+ MTP008_SYSCTL_IN0 1
+ MTP008_SYSCTL_PWM1 1
== MT_RELEASE_COMPLETE 2
== MTRETEN 3
== MTREW 1
| MTRR_CHANGE_MASK_DEFTYPE 2
| MTRR_CHANGE_MASK_FIXED 2
| MTRR_CHANGE_MASK_VARIABLE 2
== mtrr_if 14
== MTRR_IF_CENTAUR_MCR 1
== MTRR_IF_CYRIX_ARR 4
== MTRR_IF_INTEL 8
== MTRR_IF_NONE 3
< MTRR_NUM_TYPES 4
== MTRR_TYPE_UNCACHABLE 5
== MTRR_TYPE_WRBACK 1
< MTRR_TYPE_WRCOMB 1
== MTRR_TYPE_WRCOMB 7
== MTSETBLK 8
== MTSETDENSITY 4
== MTSETDRVBUFFER 4
== MT_SETUP 2
< MTSIZE 2
== MTSIZE 2
== mts_list 1
| MT_ST_ASYNC_WRITES 8
== MT_STATUS 2
| MT_ST_AUTO_LOCK 8
| MT_ST_BLKSIZE_MASK 16
== MT_ST_BOOLEANS 2
| MT_ST_BUFFER_WRITES 8
| MT_ST_CAN_BSR 8
| MT_ST_CAN_PARTITIONS 8
== MT_ST_CLEARBOOLEANS 2
| MT_ST_CLEAR_DEFAULT 4
== MT_ST_CLEAR_DEFAULT 6
| MT_ST_DEBUGGING 4
== MT_ST_DEF_BLKSIZE 2
== MT_ST_DEF_COMPRESSION 2
== MT_ST_DEF_DENSITY 2
== MT_ST_DEF_DRVBUFFER 2
== MT_ST_DEF_OPTIONS 2
| MT_ST_DEF_WRITES 8
+ MT_ST_DENSITY_SHIFT 1
| MT_ST_FAST_MTEOM 8
+ MT_ST_HPLOADER_OFFSET 3
| MT_ST_NO_BLKLIMS 8
| MT_ST_NOWAIT 4
| MT_ST_OPTIONS 2
| MT_ST_READ_AHEAD 8
| MT_ST_SCSI2LOGICAL 8
== MT_ST_SETBOOLEANS 6
== MT_ST_SET_CLN 1
| MT_ST_SET_LONG_TIMEOUT 4
| MT_ST_SYSV 8
== MT_ST_TIMEOUTS 2
| MT_ST_TWO_FM 8
== MT_ST_WRITE_THRESHOLD 2
+ mts_usb_ids 1
+ mtt 1
== mtt 2
>> mtt 2
| mtt 3
* mtt 3
< mtt 7
== mtu 2
* mtu 2
< mtu 25
< MTU 3
+ mtu 8
== MTUNLOAD 1
== MTUNLOCK 2
== MTWEOF 2
== MTWSM 6
< mtype 1
>> mtype 2
| mtype 2
* mtype 6
* much 1
* much... 1
+ MudbacIO 3
== MUFS_DCFFS 1
== MUFS_DCOFS 1
&& mulcast_enbl 1
* mul_factor 1
* mult 5
< mult 6
+ MULTARGID 1
+ MULTICAST0 2
+ MULTICAST1 3
+ MULTICAST2 1
+ MULTICAST3 1
+ MULTICAST4 3
== multicast 7
+ MulticastFilter0 7
+ MulticastFilter1 5
* multicast_filter_limit 2
+ multi_col 1
+ MultiColFrames 3
< MULTI_COUNT 2
| Multi_IA 2
< multi_ints 1
== MULTIPATH 2
== multipath_retry_list 1
== multiple 1
+ multiple 1
* multiple 2
* multiples 1
== multiplier 1
* multiplier 12
< munit 2
* Must 1
* must 14
* MUST 5
>> MUTE_CONTROL 1
< mutefreq 2
== muteregoffs 2
* MUTEX: 4
== mutex_id 2
< mutex_id 5
== mux 1
| mux 2
| muxctrl 5
+ muxport 1
== MUX_WRAPB 1
< mv 1
| mv 2
== mv 3
* mval 2
< mval 3
+ mv_comma 2
== mv_end 1
+ mv_end 1
< mv_end 2
== M_VIDEO_PLL 1
== mv_io_base 1
== MVME147_IRQ_SCSI_PORT 1
| mvme16x_config 2
| MVME16x_CONFIG_GOT_CD2401 3
| MVME16x_CONFIG_GOT_FPU 1
| MVME16x_CONFIG_GOT_LP 1
| MVME16x_CONFIG_GOT_SCCA 3
| MVME16x_CONFIG_NO_ETHERNET 3
| MVME16x_CONFIG_NO_SCSICHIP 3
| MVME16x_CONFIG_NO_VMECHIP2 2
| MVME16x_CONFIG_SPEED_32 1
== mv_mmio_enable 1
+ MV_NAME_SIZE 2
| MVVMEMORYWIDTH 1
| MW_ACI_MASK 1
| MW_ADC_MASK 1
| MW_AIC1_MASK 1
| MW_AIC2_MASK 1
&& mwave_3780i_io 1
&& mwave_3780i_irq 1
&& mwave_uart_io 1
&& mwave_uart_irq 1
| MW_CDDAC_MASK 1
| MWF 1
+ m_wi 1
< m_wi 2
| MWI 6
| MW_LM1992_ADDR 2
| MW_LM1992_PSG_HIGH 1
| MW_MIDI_MASK 1
| MW_UART_MASK 1
< mx 1
== mx 1
| MXCC_CTL_PRE 2
< mxcode 4
== MX_CS5 1
| mxcsr 9
+ M_X_DATAREG 3
+ M_X_INDEX 4
== mxps 1
< mx_sc_elems 6
== MXSER_BOARDS 1
< MXSER_BOARDS 9
== MXSER_ERR_IOADDR 3
== MXSER_ERR_IRQ 3
== MXSER_ERR_IRQ_CONFLIT 3
== MXSER_ERR_VECTOR 3
== MXSER_PORTS 1
< MXSER_PORTS 4
+ MXSER_PORTS 4
* MXSER_PORTS_PER_BOARD 6
< mxsize 1
+ mxvar_table 1
== MX_VISUAL_PSEUDOCOLOR 1
* myadaptnum 1
< myadaptnum 2
== myadaptnum 6
* my_bank_size 3
== my_before 1
+ mybuf 5
== my_cnode 2
+ mycount 3
== mycpuid 1
< my_dev 1
< mydstlen 1
+ M_YEAR 2
== myFirstTxDesc 3
| myflag 2
+ (my_idx 1
== my_ip 5
>> myjiff 1
>> mylen 1
+ MyLink 6
< my_mididev 1
+ my_mix 1
< my_mixerdev 1
== myNextRxDesc 1
== myNextTxDesc 3
< MY_NUMPORTS 1
* MY_PAGE_SIZE 2
+ myport 1
< my_ptr 1
+ MYRICTRL_CTRL 14
< MYRINET_MTU 2
+ MYRI_PAD_LEN 12
== mySaveRxDesc 1
< myseq_diff 3
* my_skb_align 2
&& (myslot.ext_status 1
== MysonPHYID0 1
< mysrclen 2
== my_synergy 2
< n0 4
>> n0 8
>> __n 1
| __n 1
&& n 1
< N 1
* N 1
== n 110
< n1 11
+ n1 18
| n1 2
* n1 4
== n1 6
>> n1 7
>> n2 1
+ n2 1
< n2 18
| n2 2
== n2 8
+ N2_BAR 1
* N2_IOPORTS 2
+ N2_MCR 10
+ N2_PCR 8
+ N2_PSR 6
>> n 47
+ n 475
< __n 5
* n 51
< n 519
| n 53
* N/A 1
+ na 23
< na 3
< nac 1
+ nac 7
+ naca 4
* nack_busy_id 2
+ NACK_INT_A 1
+ NACK_INT_B 1
< nactions 2
< n_adb_log 1
+ n_adb_log 1
== naddr 1
+ naddr 2
+ naddrc 11
< naddrc 2
< naddrs 1
+ N_ADJ_2595 1
< n_aec_devs 1
< NAK 1
== NAK 2
* @name: 1
* name 1
&& name 1
&& name, 1
* Name 1
+ Name 1
< name 11
< name1_len 1
== name1_len 1
+ name2 1
== name 27
+ name 28
== name2_len 1
< name2_len 2
+ namebuf 2
* named 2
== named_dir 1
== name_found 1
== NAME_FOUND 5
== NAME_FOUND_INVISIBLE 1
| namei_flags 1
+ namei_flags 1
* NAMEI_RA_BLOCKS 2
* NAMEI_RA_SIZE 1
+ NAMEI_RA_SIZE 3
< NAMEI_RA_SIZE 4
== namekind 6
< namel 1
< name_len 1
* NAME_LEN 1
< namelen 17
&& namelen 2
+ NAME_LEN 2
+ namelen 25
* namelen 5
== namelen 6
== name_len 7
+ name_len 7
+ namelength 1
* namely 1
+ name_max 1
+ NAME_MAX 1
+ NAME_MAXLEN 2
== NAME_NOT_FOUND 3
+ nameoff 2
+ name_res 1
== names 1
* names 4
* names_count 1
+ names_count 1
< names_count 3
* namespace 1
+ NameSpace 5
< name_start 1
== name_start 1
== name_tmp 1
== name_type 1
| name_type 2
== name_user 5
== namlen 1
< namlen 4
+ namlen 4
< n_amount_needed 2
== NAND_CMD_SEQIN 1
+ nano_sec 1
* NAP 1
< narg 1
== narg 1
+ nargs 6
< nargs 9
| NARROW_SCSI 28
== nas 1
< nas 4
< nasid 1
| nasid 3
== nasid 7
>> nasid 7
== nasid_a 1
== nasid_b 1
== nasidb 2
== nat 1
* NATIVE_DEVICE_OFFSET 1
== native_length 1
+ native_length 1
| nat_mask 2
== NAT_SEM_ID1 2
== NAT_SEM_ID2 2
* NATSEMI_EEPROM_SIZE 1
< NATSEMI_HW_TIMEOUT 4
== NATSEMI_HW_TIMEOUT 4
< NATSEMI_PG0_NREGS 1
< NATSEMI_RFDR_NREGS 1
+ NATSEMI_TIMER_FREQ 1
< naxsets 2
== nb 16
| nb 2
* N.B. 2
* NB 2
>> nb 3
< nb 40
+ nb 41
* NB: 5
* nb 6
== nba 1
< nbad 1
< nbam 1
< n_bands 1
< nbank 2
< nbanks 1
== nbanks 3
+ nbanks 4
< nbars 2
+ nbase 16
< nb_cards 1
+ NB_DATA 1
< NB_DATA 2
< nbdevs 3
+ nbdevs 5
== nb_erases 1
< nb_errors 4
== nbh 2
* n_bit 1
== nbits 2
+ nbits 29
< nbits 5
+ n_bits 7
+ n_blk_size 2
+ nblock 2
>> nBlock 2
* n_blocks 1
+ nblocks 27
== nblocks 3
| nblocks 3
* nblocks 3
< nblocks 30
>> nblocks 4
+ n_block_size 4
< n_bmps 2
+ n_bmps 2
* n_bmps 5
< nboards 2
+ nbox 2
< nbox 37
< nbparts 1
== nb_parts 1
+ nbperpage 2
< nbperpage 5
< NBPP 8
< NBPTS 9
< nbr 4
* nbr 4
< nbrd 1
+ nbrd 1
* nbrec 2
== nbridge_id 1
< NBR_OF_EP_DESC 2
+ NBR_OF_EP_DESC 2
< NBR_OF_RX_DESC 1
+ NBR_OF_RX_DESC 8
< NBR_OF_TX_DESC 1
+ NBR_OF_TX_DESC 1
< nbseek 1
+ nbuf 1
< nBuffers 2
* nBuffers 5
== nbufs 1
* N_BUFS 1
+ N_BUFS 1
+ nbufs 2
< N_BUFS 3
+ nbus 8
>> nbxcfg 1
+ nbyte 3
< n_bytes 1
&& nbytes 1
== nbytes 10
+ nbytes 17
< nbytes 36
* nbytes 4
* nc 1
< nc 13
+ nc 2
* NCAPINTS 2
< NCAPINTS 3
== ncards 3
< ncards 8
+ NCC 5
== ncci 1
| ncci 1
| NCCI 2
== NCCI 4
== nccip 1
< NCCS 5
| ncd 2
== nch 1
< nch 2
< n_ch 3
< nCh 4
== nchan 1
< nchan 4
+ n_channels 1
< n_chips 1
+ Nchips 1
== Nchips 2
< Nchips 3
* Nchips 6
* nchunks 1
< nchunks 4
== nclips 3
< nclips 6
< NCLUSTERS 2
| NCMAP_PROTOCOL 4
< n_cmd 1
< n_cmd_devs 1
* NCMDS_TX 7
+ NCOCREATE_TIMEOUT 1
< nCode 1
== nCode 1
< NCOEFF 1
+ N_COEFF_N 2
+ N_COEFF_NH 2
+ N_COEFF_P 2
+ N_COEFF_PH 2
< ncollisions 1
< nconn 3
== nconn 3
+ nconn 3
| N_CONNECT 1
| N_CONNECT_ACK 1
< ncontr 1
< ncorrected 1
< ncount 2
== n_counter 1
+ n_counter 2
< n_counter 5
< NCP_BLOCK_SIZE 2
== NCP_DEFAULT_OPTIONS 1
+ NCP_DIRCACHE_START 1
+ ncphdr 6
== NCP_IOC_GETMOUNTUID 1
< NCP_IOCSNAME_LEN 2
+ NCP_MAX_SYMLINK_SIZE 1
< NCP_MIN_SYMLINK_SIZE 1
| NCP_MOUNT_SYMLINKS 4
< NCP_NUMBER_OF_VOLUMES 1
+ NCP_NUMBER_OF_VOLUMES 2
&& ncpus; 1
< ncpus 4
< NCP_VOLNAME_LEN 1
+ NCP_VOLNAME_LEN 5
< ncr 4
== ncr_5380 1
+ NCR5380_map_name 6
+ NCR5380_read 6
== ncr_53c400 1
== ncr_53c400a 1
+ NCR53C400_host_buffer 2
< NCR_700_COMMAND_SLOTS_PER_HOST 4
| NCR_700_LUN_MASK 2
< NCR_700_MIN_PERIOD 1
| NCR_A0VPP 2
| NCR_A1VPP 4
== ncr_addr 1
== ncr_bk 2
== ncr_dma 1
== ncr_irq 1
| NCRMask 2
== NCR_NOT_SET 7
== ncr_rd 2
< NCR_SNOOP_TIMEOUT 4
+ NCR_TIMEOUT 2
* NCR_TIMEOUT 4
== ncr_wr 4
< ncsum 2
+ nctios 2
< nctios 4
| NCTL0 2
== nctl 2
== nctx 1
== n_cut_size 1
* ncycles 3
+ nd 1
== nd 4
+ NDA_DST 9
+ NDA_LLADDR 4
+ ndata 2
+ ndays 1
| NDEBUG_QUEUES 4
< n_deleted 1
< N_DESCR 2
* N_DESCR 2
+ N_DESCR 2
| n_descriptors 1
< n_dest 1
== nDest 1
| ndest 2
>> ndest 4
+ ndev 1
== ndev 3
* ndev->destructor 1
+ NDevices 1
< NDevices 4
< ndevs 1
< ndigi 1
< ndigis 1
== ndigis 1
== ndIndxNode 4
== ndirty 1
< ndirty 2
| N_DISC 1
| N_DISC_ACK 1
< NDISC_REDIRECT 1
== ndisc_socket 1
== ndLeafNode 1
>> ndmaps 1
* n_dnodes 2
< ndone 1
== ndone 1
< ndp 1
< N_DRIVE 12
== ndrives 2
>> ndst 2
< NDT 1
== NDT 1
== ndump 2
< ndx 1
< ne 2
== ne 24
+ NE3210_CFG1 1
+ NE3210_CFG2 4
== NE3210_ID 1
+ NE3210_ID_PORT 3
+ NE3210_RESET_PORT 2
+ NE3210_SA_PROM 5
>> NE3210_START_PG 1
+ NE3210_START_PG 7
* NE3210_STOP_PG 3
+ ne 8
>> near 1
| near 1
+ near 2
+ NE_BASE 23
* NEC 1
| NEC_EAGLE_PCIINT_CP_INTB 2
| NEC_EAGLE_SDBINT_ENUM 2
* necessary. 1
== NEC_ID1 4
== NEC_ID2 4
== NEC_ID3 4
+ NE_CMD 37
== NEC_VERSA_SUBID1 1
== NEC_VERSA_SUBID2 1
+ NE_DATAPORT 61
+ need 2
< need 3
* need 5
+ needblocks 2
| NEED_BYPASS 2
* needed 1
+ needed 1
< needed 9
< needed_nodes 2
+ needed_nodes 2
+ NeededSpace 1
| NEED_FLOW 2
| NeedIDR 1
| NeedIDT 3
== need_latency 1
== need_more 2
== need_rewind 1
* needs 2
== NEEDS_RETRY 2
== need_to_reset 1
&& need_wrap 1
+ NE_EN0_DCFG 4
+ NE_EN0_ISR 42
+ NE_EN0_RCNTHI 6
+ NE_EN0_RCNTLO 6
+ NE_EN0_RSARHI 10
+ NE_EN0_RSARLO 6
< n_eepro 1
== NEGATE 4
| NEGATE_REQACK 1
| NEGATE_REQACKDATA 2
| negative 4
== nego 6
| negotiated 30
| NegotiationChange 2
== neigh 5
== neighbor_entry 1
| NEIGH_HASHMASK 1
< NEIGH_HASHMASK 9
* NE_IO_EXTENT 3
< nelem 3
+ nelem 3
== nelems 1
+ nelems 3
< nelems 5
== nelen 1
>> nelen 1
== nelms 1
+ n_entries 1
< n_entries 2
+ nentries 2
< nentry 1
== n_entry 1
>> n_entry 1
+ n_entry 2
< nents 29
+ nents 6
== nents 9
| NEO_BC0_SRC_IS_FG 1
| NEO_BC3_FIFO_EN 2
| NEO_BC3_SKIP_MAPPING 1
< nerasures 1
== nerasures 1
+ NE_RESET 33
< n_err 1
< N_ERRORS 1
>> NESM_START_PG 1
+ NESM_START_PG 4
>> NESM_STOP_PG 2
< nesting 2
== net 1
< netct 2
< net_debug 116
| net_debug 2
< net_dev; 1
== netdev 2
< NETDEV_BOOT_SETUP_MAX 3
== NETDEV_DOWN 14
== netdev_dropping 1
< NETDEV_FASTROUTE_HMASK 1
* netdev_max_backlog 2
== NETDEV_REGISTER 1
== NETDEV_UNREGISTER 5
== NETDEV_UP 4
< NETDRV_MIN_IO_SIZE 4
| netdrv_rx_config 1
+ NET_DUPLEX_CHECK_INTERVAL 2
>> NET_DV 1
+ NET_FLASH_PAUSE 1
+ NET_FLASH_TIME 2
+ netfn 1
| NETIF_F_FRAGLIST 1
| NETIF_F_HW_CSUM 6
| NETIF_F_HW_VLAN_FILTER 2
| NETIF_F_HW_VLAN_RX 5
| NETIF_F_HW_VLAN_TX 5
| NETIF_F_IP_CSUM 8
| NETIF_F_NO_CSUM 3
| NETIF_F_SG 16
&& netif_msg_link(np)) 1
| NETIF_MSG_PROBE 2
&& netif_msg_probe(np)) 1
| netif_start_queue 2
< NETIUCV_BUFSIZE_MAX 2
+ NETIUCV_HDRLEN 2
< NETIUCV_MTU_MAX 2
* NETJET_DMA_RXSIZE 2
* NETJET_DMA_TXSIZE 5
+ NETLINK_TAPBASE 1
+ NET_LINK_UP_CHECK_INTERVAL 2
== NETLINK_URELEASE 2
== netlog_target_ip 1
< net_msg_burst 1
< net_msg_cost 1
< NetNumber 1
+ netoff 1
>> netRAM 1
| net_rand_seed 1
* net_rand_seed 1
< netrange 2
* netrange 2
== NET_RX_DROP 4
== NET_RX_SUCCESS 1
| net_type 1
+ NETWAVE_EREG_ASCC 2
+ NETWAVE_EREG_CB 73
+ NETWAVE_EREG_CRBP 1
+ NETWAVE_EREG_ISPLQ 2
+ NETWAVE_EREG_LIF 1
+ NETWAVE_EREG_PA 1
+ NETWAVE_EREG_RDP 2
+ NETWAVE_EREG_RSER 3
+ NETWAVE_EREG_SPCQ 2
+ NETWAVE_EREG_SPU 2
+ NETWAVE_EREG_TDP 3
+ NETWAVE_EREG_TSER 5
+ NETWAVE_REG_ASR 6
+ NETWAVE_REG_CCSR 2
+ NETWAVE_REG_COR 1
+ NETWAVE_REG_IMR 1
+ NETWAVE_REG_PMR 2
* network? 1
* Network 4
* network 5
== NETWORK_ACTIVITY 2
+ NetworkConfig 3
* Networking 1
>> network_number 12
| network_number 48
== network_number 6
== NET_XMIT_BYPASS 1
== NET_XMIT_CN 3
< nevents 2
* never 1
* Never 1
* "never 2
== NEVER 2
>> new 1
+ new 11
== new 27
>> new2size 1
+ new2size 1
< new2size 2
== NEW_3COM_ID 2
* new 6
&& new 6
| new 8
< new 9
| NEW_A 2
+ new_addr 10
== new_addr 4
< new_addr 6
+ newaddrc 2
< new_age 2
< new_alloc 1
== new_aper_base 1
== new_aper_size 1
>> new_base 1
* new_baud_base 1
>> newbit 1
+ new_blocknrs 1
== new_block_pos 1
< new_block_pos 2
+ new_block_pos 2
+ new_blocks 1
== new_bmcr 3
== new_bpp 1
+ newbrk 13
== newbrk 5
+ newbuf 3
* new_buf_size 1
< newbusy 1
== NEW_b_wid_int_lower 4
== NEW_b_wid_int_upper 4
+ newbyte 1
>> newbyte 2
| NEW_C 2
== new_carrier 2
== new_chunk 1
== new_client 1
&& new_client 2
+ new_client 33
+ NEW_CL_POINTER 2
== newcmd 1
== NewCmnd 2
< new_cnt 1
== new_code 1
== new_command 4
== newconntrack 2
== new_console 2
+ new_count 2
== new_count 4
== newcount 4
+ newcount 4
< newcount 5
* new_cpu_freq 3
< NewCriticalLogicalDriveCount 1
== NewCriticalLogicalDriveCount 1
== new_cs 1
== newcsr6 1
< new_ctx 1
>> new_ctx 1
| new_ctx 1
== new_ctx 7
< new_data 1
== new_data 1
* NewDatagramDataSize 4
* NewDatagramHeaderSize 1
+ NewDatagramHeaderSize 1
+ NewDatagramHeaderSkip 4
== new_de 2
== new_dentry 2
== new_desc 1
== new_dev 1
== newdev 1
< new_dev_cnt 1
&& new_device 1
< newdiagmode 1
== new_dir 13
== new_dir_f 2
< new_disk 2
== new_disk 2
< new_distance 1
< new_dma_sectors 3
* new_dma_sectors 3
+ new_dma_sectors 3
== new_dmi 2
== newdor 1
| newdor 2
== new_down 1
== new_egid 1
== newElement 10
< new_entry 1
== new_entry 1
== newEntry 1
< new_entry_count 1
== new_entry_count 1
+ new_entry_count 3
* new_entry_count 5
== newerr 1
+ newest_mount_id 1
| newest_type 1
< NewestValue 1
+ NewestValue 2
== new_euid 2
| new_f1 1
== new_f 2
== new_fast 1
| new_fast 3
+ newfbidx 2
< newfd 1
== newfd 1
+ newfd 1
+ new_file_length 1
== new_fl 1
&& new_fl2 2
| newflags 2
== new_flow 1
== newfrag 3
< new_frame 1
+ new_frame 1
* newfsb 2
+ newFSCKSize 1
== new_fset 2
>> new_gpio 1
| new_gpio 4
== new_gw 1
== new_handler 1
== newhead 4
+ new_header 2
| NEW_I 1
< newid 1
== newindex 1
< newindex 2
< newIndex 3
+ newindex 6
== new_instr 1
+ newintrc 2
== new_ip 1
== new_irq 1
+ newirq 2
== new_item 1
+ newjiff 1
== new_klog 2
+ newlabel 2
== new_label_list 2
== new_label_list_size 1
== new_last_scp 3
< new_latency 1
== new_lcn 2
+ newlen 1
&& newlen 10
== new_len 2
+ new_len 24
>> new_len 3
< newlen 5
< new_len 8
< new_level 2
== new_level 2
== newline_pos 1
+ newline_pos 1
< newline_pos 3
< NewLink 1
== NewLink 1
+ NewLink 2
| newlinkstate 2
== new_list 1
== newlist 2
== newlo 1
+ newLogAddress 1
== newLogSize 1
+ newLogSize 4
| new_lsr 5
| newLsr 5
< newlun 1
>> newLVSize 1
< newLVSize 2
+ newLVSize 3
== new_map 1
| new_map 1
+ new_mapnodes 2
+ newMapSize 2
< new_marg 1
* new_margin 1
+ new_margin 1
< new_margin 15
| newmask 1
< newmax 4
< new_min_nr 1
< new_mod 1
== new_mod 1
== new_mode 3
| newmode 3
== new_msck_status 1
| newMsr 5
< newmss 2
| newmss 4
+ NewMtu 1
+ new_mtu 2
< NewMtu 4
< new_mtu 52
== new_name 2
== newnode 1
== newNpages 1
< new_num 1
== new_num 1
+ new_num 2
&& new_nwattr_changed 1
== new_off 6
< newoffs 1
== new_offset 2
+ new_offset 2
== newp 1
== newpage 1
== new_page 2
== new_pages 1
== new_patch 1
== newpath 1
< new_period 1
== new_period 1
== newphase 3
| newpid 28
< new_pll 2
< newport_xsize 1
* newport_xsize 1
+ newport_xsize 1
* newport_ysize 1
< newpos 7
| newpp 2
>> newprio 2
| newprio 3
== NewPromMode 2
== new_prot 1
| new_prot 1
== new_queue 1
== new_ra 2
== newrate 1
>> new_rate 1
< newrate 2
* new_rate 4
== new_rate 5
+ newrclk 1
< newrclk 2
== newreg 1
| new_reg1 2
== NewRequest 1
>> new_right_level 2
| new_rotate 1
== new_ruid 1
+ new_rx_get 1
== new_rx_mode 2
| new_rx_mode 2
| NEW_S 2
== new_saddr 1
== new_scope 1
* new_sec 1
+ new_sec 3
* new_sector 2
== new_seg 3
== new_seg_cnt 4
< new_sel_end 2
== new_sel_end 2
+ new_sel_end 2
== new_sel_start 1
+ new_sel_start 1
< new_sel_start 2
== newseq 1
+ new_seq 1
== newsize 1
>> newsize 1
< newsize 11
== new_size 2
+ new_size 3
< new_size 5
+ newsize 5
== newsk 4
== new_skb 12
== newskb 5
== newslave 1
&& (new_slave->link 1
== new_slot 5
== NewSock 1
| newsp 1
== newsp 5
< new_speed 1
== newsrc 2
== new_stage 1
< new_start 1
+ new_start 1
< newstate 1
| newstate 1
* newstate 1
== newstate 6
== newStatus 2
| new_status 3
== NewStatusBuffer 1
< NewStatusBufferLength 1
+ newstblindex 1
+ newstblsize 1
== new_str 1
== new_suid 2
== new_symbol 1
+ new_table 1
== newtape 1
== new_tape_len 1
* new_tb_ticks_per_jiffy 1
+ new_tb_ticks_per_jiffy 1
| new_tg3_flags 2
== newtime 2
< NewTimeout 2
< new_timeout 6
== newtmp 2
== new_tmp 4
== new_tmp8 1
+ newtop 2
+ new_total_gbr 1
== new_trans_options 1
&& new_tx 3
== new_type 1
| NEW_U 1
+ NewUnit 1
< NewUnit 2
== NewUnit 7
< new_usec 3
== NewUserCommandString 5
< __NEW_UTS_LEN 13
+ __NEW_UTS_LEN 4
< newval 1
&& newval 10
>> newval 2
+ newval 2
== newval 3
| newval 7
== new_value 1
+ new_value 12
| new_value 2
>> new_value 4
+ new_vector 1
< newvolume 2
| NEW_W 1
== new_wavepoint 1
< new_win 1
== new_win 1
< new_x 2
== new_x 2
< new_xsec 1
+ new_xsec 1
+ newy 1
< new_y 2
== new_y 2
+ new_y 2
&& neX000 1
* N_EXCEPTION_STACKS 1
< N_EXCEPTION_STACKS 2
&& next 1
< next2 2
+ next 29
| next 3
< next 35
>> next 4
== next 51
* next 6
< next_bit 1
+ nextBitmapAddress 1
+ next_bn 1
== nextbn 6
== NextBufferHeader 2
< next_byte 1
== next_ch 1
>> next_ch 1
| next_ch 1
< next_ch 2
== nextchar 2
== next_client 2
== next_commit_ID 1
== next_controller 2
+ nextcount 4
< next_cpu 1
* nextdescriptor 1
+ next_empty 3
>> next_entry 1
< next_event_time 3
== nextf 2
>> nextfh 1
| nextfh 7
+ next_frame 5
== next_frame_end_offset 1
== next_free 1
< next_free_xlat_entry 1
== nexthdr 9
== NEXTHDR_AUTH 3
== NEXTHDR_DEST 2
== NEXTHDR_FRAGMENT 3
== NEXTHDR_HOP 3
== NEXTHDR_NONE 3
== NEXTHDR_ROUTING 2
< next_head 1
+ next_heartbeat 1
== next_hscb 1
== next_hscbptr 1
< next_idx 1
== nextidx 2
| nextidx 7
+ nextIn 1
== nextindex 4
+ nextindex 6
< nextindex 8
== nextino 1
== next_jh 1
< next_jiffie 1
== nextlen 16
== NextLevelProtocol 7
+ nextline 7
< next_mark_ppos 1
+ nextminor 1
< next_mmu_context 1
== next_node 1
== next_offset 1
+ nextoffset 3
* nextOut 1
== nextOut 2
+ nextOut 2
== next_packet 1
+ next_packet 1
== next_paddr 1
+ next_page 1
| nextpc1 1
| nextpc2 1
< nextPhysChunk 1
+ nextPhysChunk 1
< nextpos 2
< next_prim_idx 1
| next_ptr 1
+ next_ptr 2
< next_ptr 3
>> next_ptr 5
== next_qp 1
+ NEXT_QUEUED_SCB_ADDR 12
== nextRecoredPointer 2
+ next_reqp 1
+ next_rx 1
* next_rx 4
== next_scancode 1
== next_scb 2
== next_scbp 1
== next_scsi_host 3
+ next_skb_size 2
== next_state 1
+ next_tick 10
+ next_timeout 1
< next_timeout 2
+ next_to_die 1
== next_urb 5
< next_vector 1
+ nextX 2
< next_xtime_sync_tb 1
+ nextY 2
< nf 11
< NF3BAD 1
== NF_ACCEPT 8
+ NF_ARP_NUMHOOKS 3
< NF_ARP_NUMHOOKS 4
| NFC_ALTERED 2
| NFC_UNKNOWN 2
* __NFDBITS 4
* N_FDC 1
< N_FDC 7
== NF_DROP 4
+ nfds 1
== nfds 2
* nfds 2
< nfds 7
< n_features 2
< nFIFO 1
== n_file_size 1
< n_file_size 3
* NF_IP6_NUMHOOKS 1
< NF_IP6_NUMHOOKS 4
+ NF_IP6_NUMHOOKS 4
== NF_IP_FORWARD 2
+ NF_IP_FORWARD 3
== NF_IP_LOCAL_IN 3
+ NF_IP_LOCAL_IN 4
+ NF_IP_LOCAL_OUT 7
== NF_IP_LOCAL_OUT 9
< NF_IP_NUMHOOKS 4
+ NF_IP_NUMHOOKS 4
== NF_IP_POST_ROUTING 16
+ NF_IP_POST_ROUTING 7
== NF_IP_PRE_ROUTING 17
+ NF_IP_PRE_ROUTING 5
+ NF_IP_PRI_FILTER 1
+ NF_IP_PRI_LAST 2
== n_first_last_position 1
+ nflush 2
< nflush 4
< NF_MAX_HOOKS 1
< NF_MAX_VERDICT 2
== nf_pos 1
< nf_pos 2
+ nf_pos 2
== NF_QUEUE 2
* nfrags 1
== nfrags 2
< nfrags 4
< nframes 1
>> nframes 2
| nframes 2
* nframes 3
+ nframes 4
< nfree 2
< n_free_q 1
== NF_REPEAT 1
* NFS 1
< NFS2_FHSIZE 1
< NFS2_MAXNAMLEN 2
| NFS3_ACCESS_EXTEND 2
| NFS3_ACCESS_MODIFY 2
== NFS3_CREATE_EXCLUSIVE 2
+ NFS3_ENTRY_BAGGAGE 1
< NFS3_FHSIZE 3
< NFS3_MAXNAMLEN 2
+ NFS3_POST_OP_ATTR_WORDS 5
| NFS_ATTR_FATTR_V3 2
+ nfscache 1
< NFSCLNT_ADDRMAX 2
< NFSCLNT_EXPMAX 1
+ NFSCLNT_IDMAX 11
+ NFS_COMMIT_DELAY 1
== NFSCTL_GETFD 9
== NFSCTL_GETFH 10
== NFSCTL_GETFS 9
== NFSCTL_UGIDUPDATE 5
>> nfsdev 1
| nfsdev 1
| _NFSD_IRIX_BOGOSITY 3
+ nfsd_last_call 1
< NFSD_MAXSERVS 1
+ NFSD_NRVERS 1
== nfsd_serv 1
== nfserr 7
== nfserr_dropit 1
== nfserr_noent 1
== NFSERR_NOTSUPP 1
== nfserr_rofs 1
== nfserr_stale 1
| NFSEXP_FSID 1
>> NFS_FHSIZE 2
< NFS_MAX_FILE_IO_BUFFER_SIZE 1
+ NFS_MAXPATHLEN 24
== NFS_MNT3_VERSION 2
< NFS_NGROUPS 3
< NFS_OFFSET_MAX 1
== nfs_page_cachep 1
< nfs_port 1
== nfs_rdata_cachep 1
| NFS_RW_SWAP 2
| NFS_RW_SYNC 2
* NFS_STRATEGY_PAGES 2
== NF_STOLEN 3
< nfsvers 1
== nfsvers 1
== nfs_wdata_cachep 1
+ NFS_WRITEBACK_DELAY 1
+ NFS_WRITEBACK_LOCKDELAY 1
* nftl 1
== nftlnum 1
+ NFTL_PARTN_BITS 5
< nfunc 15
== NFY_MOUNT 2
== NFY_NONE 1
+ NGENT 1
* NgLen 5
< ngroups 5
< NGROUPS 5
< nh 1
+ n_h 15
< n_h 2
== nh 3
== n_hdlc 2
+ nhead 4
>> nheight 2
| nheight 2
* nheight 2
== n_hmes 1
< nhoff 1
== nhosts 2
< n_hpt34x_devs 1
< n_hpt_devs 1
< n_hpteg 1
>> n_hpteg 1
+ n_hpteg 2
== nhs 5
< nhsel 1
| NI 1
+ NI5010_BUFSIZE 1
< NI5010_DEBUG 2
+ NI52_MAGIC1 2
+ NI52_MAGIC2 2
| nib 1
== nib 4
>> nibble 1
| nibble 1
< nibbles 1
== nibbles 2
+ nibbles 2
+ NI_BRDCAST_ERR_A 1
+ NI_BRDCAST_ERR_B 1
+ nic_addr 5
| nicam 3
+ nic_base 174
| nic_cfg 3
< nice 2
+ nice 2
< nice_match 2
< niceval 4
| NIC_HALTED 1
+ NICKNAME_MAX_LEN 1
< nicmode 1
+ NIC_OFFSET 29
== nic_phy_id 1
| nic_phy_id 2
+ NICReset 4
| nicsr 1
| NIC_SRAM_DATA_CFG_ASF_ENABLE 1
| NIC_SRAM_DATA_CFG_EEPROM_WP 2
| NIC_SRAM_DATA_CFG_FIBER_WOL 1
| NIC_SRAM_DATA_CFG_LED_MODE_MASK 1
| NIC_SRAM_DATA_CFG_PHY_TYPE_MASK 2
| NIC_SRAM_DATA_PHY_ID1_MASK 1
| NIC_SRAM_DATA_PHY_ID2_MASK 1
== NIC_SRAM_DATA_SIG_MAGIC 1
< NIC_SRAM_RCV_RET_RCB 1
+ NIC_SRAM_RCV_RET_RCB 4
+ NIC_SRAM_SEND_RCB 4
< NIC_SRAM_STATS_BLK 1
+ NIC_SRAM_STATUS_BLK 6
< nid 6
== nidump 2
+ NI_ERROR_INTR 1
== NIL 4
< NIL 8
+ NIL 8
< NILE4_BOOTCS 1
+ NILE4_CPUSTAT 1
+ NILE4_INTCLR 1
== NILE4_INTCS 1
+ NILE4_INTCTRL 4
+ NILE4_INT_GPT 2
== NILE4_INT_INTE 2
+ NILE4_INT_INTE 2
+ NILE4_INTPPES 1
+ NILE4_INTSTAT0 1
+ NILE4_INTSTAT1 3
== nile4_irq 2
+ nile4_irq 5
* nile4_irq 6
< nile4_irq 9
+ NILE4_PCI_BASE 1
+ NILE4_PCICTRL 4
== NILE4_PCIINIT0 1
== NILE4_PCIINIT1 1
+ NILE4_T2CTRL 2
| NINE_WORD_MSG_SIZE 8
* Ninja 1
< nint 1
< N_INTPEND0_MASKS 1
< N_INTPEND1_MASKS 1
== N_INTPEND_BITS 1
< N_INTPEND_BITS 13
+ N_INTPEND_BITS 3
* N_INTPEND_BITS 8
+ nintrc 4
< nints 2
+ n_io_regs 2
< niov 6
< nirq 1
| nirr 2
< NIRUSB 3
| NIS0 2
< n_item_num 2
* n_j 1
+ n_j 2
== njiffies 2
< nl 3
+ nl 7
< N_LANCE_ADDR 2
< n_lbound 1
+ n_lbound 2
< nleft 2
== nlen 2
< nlen 21
+ nlen 5
< nlend 1
+ nlend 1
+ nlgroupnum 2
< nlines 13
* nlines 4
+ nlines 7
< nlist 2
< NLM4_OFFSET_MAX 1
== NLM_ACT_CHECK 2
== NLM_ACT_MARK 3
== NLM_ACT_UNLOCK 3
| NLM_F_ACK 2
| NLM_F_CREATE 2
+ nlm_files 1
| NLM_F_MULTI 2
| NLM_F_REQUEST 6
+ NLM_HOST_COLLECT 1
+ NLM_HOST_EXPIRE 2
< NLM_HOST_NRHASH 4
+ NLM_HOST_REBIND 3
+ nlm_hosts 1
== NLM_LCK_DENIED 1
== NLM_LCK_DENIED_GRACE_PERIOD 2
== NLM_LCK_GRANTED 3
== NLM_NEVER 1
+ NLM_NRVERS 1
< NLM_OFFSET_MAX 1
< nlmsglen 2
< NLMSG_NOOP 2
== nlmsvc_ops 2
< nlmsvc_users 1
* nlm_timeout 2
+ nlm_timeout 2
< nlock 3
+ nlocs 2
== nlp 1
== nlpid 1
== NLPID_IP 1
== NLPID_Q933_LMI 1
== NLPID_SNAP 1
< nlpp 2
* nlpp 4
&& nls_map 1
&& nl->timeout_count 1
< N_LUN 1
< nm 1
< NM256_PLAY_WMARK_SIZE 1
+ NM256_PLAY_WMARK_SIZE 2
| NM2_MISC_INT_1 1
| NM2_MISC_INT_2 1
| NM2_PLAYBACK_INT 1
| NM2_RECORD_INT 1
+ NM93_ADDRBITS 2
== NM93_READCMD 1
== NM93_WRITECMD 1
>> n_mappings 1
+ n_mappings 1
| NM_AUDIO_MUTE_LEFT 1
| NM_AUDIO_MUTE_RIGHT 1
< nmax 1
== nmax 1
< NMAX 3
== nmbrBuffers 2
< NMBR_MSG_FRAMES 2
== nmbrSeg 2
== nmcard_list 1
* nmemb 2
< nmeshes 1
< nmi 2
* NMI 2
== nmi 3
== nmi_hold 1
* nmi_hz 30
+ NMII 1
< NMI_INVALID 2
== NMI_IO_APIC 7
== NMI_LOCAL_APIC 11
== NMI_NONE 4
== nmi_perfctr_msr 2
== nmi_watchdog 15
| NM_MISC_INT_1 1
| NM_MISC_INT_2 1
| NM_PLAYBACK_ENABLE_FLAG 1
| NM_PLAYBACK_FREERUN 1
| NM_PLAYBACK_INT 1
+ NM_PLAYBACK_REG_OFFSET 1
| NM_PRESENCE_MASK 2
+ NM_RATE_REG_OFFSET 2
| NM_RECORD_ENABLE_FLAG 1
| NM_RECORD_FREERUN 1
| NM_RECORD_INT 1
+ NM_RECORD_REG_OFFSET 1
| NM_SIG_MASK 2
* NM_TOTAL_COEFF_COUNT 1
< nn 1
== nn 1
| NN 2
+ NN 34
< NN 4
== n_namelen 1
< n_new_file_size 1
+ n_new_file_size 1
== n_node_level 1
+ n_node_level 1
+ nnote 2
< n_number_of_freeblk 1
>> no 1
| no 1
* no, 1
+ no 1
* no 14
== NO 20
* No 3
< no 6
| NO_AAL5_PKT 1
== noaccel 2
* noauto_stridx 1
== NO_BALANCING_NEEDED 1
< NO_BASES 10
== NO_BOUNCE 2
== NOBUF 1
< nobuffs 1
* noc 1
| NOCARRIER 1
| NO_CDB_SENT 2
< no_cong 1
== NO_CONTEXT 9
== no_data_error 1
< no_data_error_count 1
== node1 1
+ node 12
< node 16
* node 2
== Node 2
== node 59
== NODE_ADDR_CKSUM 1
| NODE_ADDR_ERROR 1
< NODE_ADDRESS_SIZE 2
| NODE_ADR 4
* nodecount 1
+ nodecount 1
< nodecount 6
< nodect 2
* node_data 1
+ nodedata_phys 1
== node_devfs_handle 2
&& node_found 2
+ NODE_ID_0 4
== nodeid 1
+ NODE_ID 1
| node_id 3
+ nodeid 3
| nodeId 3
< nodeid 4
== nodelay 2
== NODE_LOGGED_IN 55
== NODE_LOGGED_OUT 4
>> NODE_MASK 1
| NODE_MASK 3
* NODE_MAX_MEM_SIZE 2
== NODE_NOT_PRESENT 2
< node_pfn_end 2
< node_pfn_start 2
== NODE_PROCESS_LOGGED_IN 55
== nodeType 2
== NODEV 2
| node_w 2
== NO_DISK_SPACE 7
&& nodma 1
== NO_DMA 5
== NODQUOT 5
== no_eras 1
+ no_eras 2
< no_eras 4
== no_error 11
== NOEXCEPTION 1
< noffset 1
+ noffset 1
| no_fifo 1
== NOFREE 1
== NO_ID_AVAIL 1
| NoIRDA 5
&& no_irq 1
== NO_IRQ 1
| noise 2
+ noise 3
< noise 4
| nolcd 1
== NOLOCK 3
| NO_LOOPBACK 4
== NO_MAIL_HERE 1
< no_mdrv 1
+ no_mdrv 1
== nomem 1
| NO_MII 1
== NO_MORE_MNP 3
== NO_MORE_PCI 3
< noMovement 1
* non 1
* Non 1
< no_namespaces 1
== nondasd 1
* none 1
== NONE 1
* NONE. 1
* None 3
| NONE_CACHEABLE 10
| noneof 2
== NO_NETWORK_ACTIVITY 2
* non-graceful 1
* non-HAM 2
== NON_MAC_QUEUE 6
| NON_MAC_RX_RESOURCE_BE 1
| NON_MAC_RX_RESOURCE_FE 1
| NON_PARTICIPATING 3
* nonpersistent 1
* non-SCSI 1
* nonsense 1
+ NON_TAG_ID_MSG 4
| NON_USER_CELLS_IN_ONE_CHANNEL 2
* non-zero 6
== no_of_boards 3
< no_of_boards 5
+ no_of_buffers 2
< no_of_edb_buffers 1
< no_of_entries 2
* NO_OF_ENTRIES 21
== no_of_entries 3
< NO_OF_ENTRIES 4
+ NO_OF_ENTRIES 9
< NO_OF_FCP_CMNDS 1
< no_of_pages 1
* no_of_pages 1
+ no_of_queues 1
< no_of_sdb_buffers 1
+ no_of_sdb_buffers 1
* NO_OF_SDB_ENTRIES 1
< NO_OF_SDB_ENTRIES 2
< no_of_sg 4
< NO_OF_SG_PER_BLOCK 1
* NO_OF_TACH_HEADERS 1
< NO_OF_TACH_HEADERS 5
* no_of_wrap_buffs 1
== no_overlay 1
< NO_OVERRIDES 9
* NOP 2
+ NOP_ADDR 1
== NOPAGE_OOM 1
== no_piix_dma 1
== nopnp 3
== NO_PORT 1
== NO_PROC_ID 1
* nops 1
+ NOP_SIZE 1
< noRanges 1
| NoResponseExpected 1
== norm 7
* normal 2
| NORMAL_DEFAULT 1
| NormalIntr 1
* NormalizeLen 18
* normally. 2
| NORMAL_SYNC 1
+ NormBits_RNG 1
== NO_ROOM 2
== (NORXflag 1
| NORXflag 1
== NO_SCSI 1
< nosecs 1
== NO_SENSE 1
< NO_SIGNATURES 2
| NOS_OLS_RECEIVED 1
== NO_SPACE 5
| NoSupportSimuTV 16
* _not_ 1
* NOT 1
* not 23
* Not 4
* not, 5
== NO_TAG 1
== NOT_ALLOCATED 2
== NO_TCE 1
< notDone 1
* Note2! 1
== note 3
* note 3
* Note 5
* Note: 5
+ note 6
< note 7
* NOTE: 7
== note_num 2
* note_num 2
+ NOT_EQ 6
== notfound_failure 2
* Nothing? 1
* Nothing 16
* Nothing. 4
+ NOTHING_SHIFT_FLOW 1
* notice 2
| NOT_IDENTIFIED 2
== notify 1
== notify_pid 3
| NOTIFY_STOP_MASK 5
< notify_value 3
| not_issued 1
== NOT_LOCKED 2
== not_modified 1
+ NOTMODIFIED_1_LEN 1
== NOTOK 2
== NOT_READY 10
== NOT_SAMPLE 2
* now. 1
* now 16
< now 2
+ now 44
== now 5
* Now 9
&& no_wait 1
== now_high0 1
== now_high1 1
== now_lvd 2
== now_multi 2
== now_pause_cfg 1
== now_queuing 4
< nowtime 1
* nowtime 41
>> nowtime 6
== now_uframe 1
| now_uframe 1
>> now_uframe 2
== noypan 2
&& (np 1
| np 2
+ np 26
== np 50
< np 9
* npadch 2
| npadch 3
< npage 1
* npages 1
== nPages 1
>> nPages 1
| nPages 2
+ nPages 2
+ npages 20
< n_pages 3
< npages 35
== npages 8
+ n_pages 8
== npar 1
+ NPAR 1
< NPAR 2
< npar 6
< N_PARAM 1
< nparent 2
< npart 1
< NPARTAB 1
< npartitions 2
< n_path_offset 5
+ n_path_offset 9
>> NPC 1
| NPC 1
| npc 24
== npci 3
< NPCI_CHIP_IDS 2
< NPCIREGS 1
== npdap 1
< n_pdc202_devs 2
< n_pdc_devs 1
| NPE_CBERRCOUNT_MASK 2
== NPE_COUNT_MAX 3
| NPE_FATAL_ERRORS 1
| NPE_RETRYCOUNT_MASK 2
| NPE_SNERRCOUNT_MASK 2
== nPhys 1
< npi 2
< NPIDS 2
< n_piix_devs 1
== npkt 1
< npmem_holes 1
< npmem_ranges 13
== npmem_ranges 2
| NPORT 4
| NPORT_DMODE0_BLOCK 14
< nports 1
+ nports 4
== n_position 1
+ n_position 3
== N_PPP 2
< nprinted 1
| NPR_LOCALRESET 8
< NPROCENT 2
< NPROTO 8
== nptr 1
< N_PTREGS 1
< n_q_required 1
== n_q_required 1
+ n_q_required 1
< n_qs 1
== n_qs 1
+ n_qs 2
< (nr 1
>> (nr 1
>> nr 12
| nr 17
* nr 21
+ nr 229
< NR_3215 5
< NR_3215_REQ 1
== nr 52
+ NR_8259_INTS 2
< nr 93
* nr_a2232 1
< nr_a2232 2
< NR_AC97 25
< nr_ac97_max 2
< nr_ad1816_devs 2
+ nr_ad1848_devs 1
< nr_ad1848_devs 4
== nr_allocated 1
< nr_allocated 2
+ nr_allocated 2
< nranges1 1
< nranges2 1
== nranges2 1
< nranges 3
== nranges 3
< NR_APM_EVENT_NAME 1
< NR_APU_REGS 2
< NR_APUS 1
< nr_areas 2
< nrargs 4
+ NR_ASCII 2
< NR_ATM_IOCTL 4
== NR_ATM_IOCTL 4
< nr_banks 1
< nr_bits 1
| nr_bits 1
&& nr_bits 1
+ nrbits 2
< nr_blocks 2
< n_rbound 1
< nrbrdnames 6
< nr_bufs 3
== nRc 4
+ nr_cards 1
< NR_CARDS 11
+ nrcards 2
< nrcards 5
== NR_CARDS 5
== nr_chains 1
+ NR_CHAN 1
< NR_CHAN 4
< nrchips 4
== NR_CHOKE_FLAG 2
| NR_CHOKE_FLAG 9
* NR_CHPIDS 1
< NR_CHPIDS 3
< nr_chunks 1
< nr_cmd 2
== NR_CMDS 2
+ NR_CMDS 4
< nr_cols 1
* nr_cols 5
== NR_CONNACK 3
| NR_CONNACK 4
== NR_CONNREQ 2
< NR_CPUS 120
* NR_CPUS 16
== NR_CPUS 2
+ NR_CPUS 4
+ nr_ctca 1
< nr_ctrls 4
< nr_ctrs 4
< NRDABUSB 2
+ NRDABUSB 2
+ NR_DEAD 2
< nr_dev 9
+ NR_DEVICE 5
< NR_DEVICE 7
+ nrdevs 2
< nrdevs 6
== nrdhi 2
+ nr_digits 1
== nrdlo 2
* NR_DMA_RX 1
+ NR_DMA_RX 1
* NR_DMA_TX 1
+ NR_DMA_TX 4
< NR_DQHASH 1
< NR_DSPS 17
< n_ready 10
== nreaped 1
< nreaped 2
< nrecs 2
+ nrecs 6
< nreg 1
< N_REG_ENTRIES 1
+ NREGS 1
< nregs 2
== nregs 4
< nrels 2
< n_rem 3
+ n_rem 4
< nr_emergency_bhs 2
< nr_emergency_pages 2
< nreq 1
+ nr_escon 1
< N_RESPO 12
< n_response 1
| nret 2
+ nret 2
< nret 9
== n_retval 3
== n_ret_value 9
== NR_EXPECTED 10
< NR_FD_IOCTL_TRANS 4
* NR_FILE 1
* nr_fix 1
< NR_FIX_BTMAPS 1
< nr_frags 1
< nr_free 2
+ NR_FREQS 1
+ NR_GER_COEFFS 1
* nr_groups 2
< nr_groups 3
< nr_hash 1
< NR_HASH 2
+ nr_hash 4
== NR_HD 1
>> NR_HD 2
< NR_HD 4
< NR_HOSTS_PRESENT 1
< NR_HW_CH 15
< NR_HW_IRQS 1
< NR_ICMP_TYPES 3
+ NR_ICMP_TYPES 3
< NR_ICMP_UNREACH 3
< nridaws 1
< NR_IDRS 1
* nr_ignored 1
| NR_INFO 7
< NR_INFO 9
| NR_INFOACK 3
< NR_INTC2_IRQS 3
== NR_INVALID 4
== nr_ioapics 1
< nr_ioapics 22
< NR_IOCTL32_HANDLERS 2
< NR_IO_THREADS 1
< NR_IRQ_REGS 1
== NR_IRQS 1
< NR_IRQS 129
+ NR_IRQS 26
< nr_irqs 8
< NR_ISA_ADDRS 3
< NR_KEYS 3
< nr_lcn2 2
< NR_LDISCS 5
+ __NR_Linux32_rt_sigreturn 1
+ __NR_Linux32_sigreturn 1
< NR_LIST 3
+ NR_LOCK 4
< nr_logical_channels 1
== nr_logical_channels 2
< NR_LOOPS 4
+ NR_LOOPS 4
>> nrm 1
< nr_map 2
| nrmask 2
+ NR_MAX_PACKET_SIZE 1
< NR_MBX 3
< NR_MESSAGES 1
+ NR_MESSAGES 1
< nr_mft_records 1
>> nr_mft_records 1
< NR_MICE 3
| NR_MORE_FLAG 2
| NR_NAK_FLAG 8
< nr_ndevs 2
== nr_neigh 15
< nr_netconsole_skbs 2
+ NR_NETWORK_LEN 2
== nr_node 12
< NR_NODES 2
< NR_OF_EXC 2
< nr_off 1
< NR_OPEN 8
< NR_OPEN_DEFAULT 1
< nroutch 1
< NR_OVERRIDES 1
+ NR_PAD 2
< nr_pages 1
< nrpages 3
< NR_PALETTE 5
< NR_PALINFO_ENTRIES 1
< NR_PALINFO_PROC_ENTRIES 1
== nr_parts 1
< nrparts 2
< nr_parts 6
< NR_PCI_BOARDS 4
< nr_pids 2
< NR_PNP_DEVICES 1
== nrports 1
== NR_PORTS 7
< NR_PORTS 99
< NR_PRIMARY 2
< NR_PRODUCTS 3
== NR_PRODUCTS 3
== NR_PROTO_IP 2
== NRPTE 1
< NRPTE 5
+ NRPTE 9
* NR_PTYS 3
< NR_PTYS 4
+ nr_regs 1
| nr_regs 8
* NR_REQUEST 4
< NR_RESERVED 1
* NR_RESERVED_BUFS 2
< nr_resp 2
< NR_RIO_ADDRS 1
>> __NR_rt_sigreturn 1
| __NR_rt_sigreturn 4
+ __NR_rt_sigreturn 5
+ nr_running 3
* NR_RX_DESC 1
< NR_RX_DESC 3
+ NR_SALINFO_ENTRIES 1
< NR_SALINFO_ENTRIES 2
< NR_SBPCD 14
* NR_SCANCODES 1
+ nr_sectors 1
* nr_sectors 10
* nr_sects 1
< nr_sects 2
>> nr_sects 3
+ nr_sects 3
< nr_seg 1
* NR_SERVICE 1
+ NR_SERVICE 1
< nr_serviced 2
&& ++nr_serviced 2
* nrservs 1
< nrservs 4
< NRSGBUF 2
< NR_SHAPERS 1
+ NR_SHAPERS 1
* NR_SHAPERS 4
+ NR_SHIFT 2
< NR_SI1_ADDRS 1
< NR_SI_ADDRS 1
== NR_SIBLINGS 1
>> __NR_sigreturn 2
| __NR_sigreturn 3
+ __NR_sigreturn 5
< NR_SIU_INTS 2
+ NR_SPACE_IDS 1
< NRSPECIAL 4
+ NRSPECIAL 4
+ nr_src 1
< NR_STATS 2
== nr_status 2
* NR_STRIPES 2
== NR_SUPERIOS 4
< NR_SUPERIOS 8
< nr_swapfiles 11
< nr_swap_pages 1
+ nr_swap_pages 1
< NR_SX_ADDRS 1
< NRSYNC 1
+ __NR_syscall_max 1
== nrt 3
< nr_tables 2
+ nr_tables 4
== NR_TASK_BUCKETS 1
< NR_TASK_BUCKETS 2
* NR_TASK_BUCKETS 2
< nr_task_struct 1
< nr_threads 1
+ nr_threads 2
+ nr_to_be_unused 2
< nr_total 1
+ NR_TRANSPORT_LEN 6
< nr_tux_threads 9
< NR_TX_DESC 2
+ NR_TX_DESC 2
* NR_TX_DESC 3
== NR_UNEXPECTED 8
< nr_unused_buffer_heads 2
* NR_VCI 2
< nr_voices 1
+ nr_voices 1
< nr_warns 1
< nr_waveartist_devs 3
< nr_write 1
< NRX 4
< NRXBLOCKS 1
+ NRXBLOCKS 2
* N_RX_PAGES 1
+ N_RX_RING 5
< N_RX_RING 6
* nr_y 2
| NRZ 2
+ ns 10
* ns 2
== ns 5
< ns 8
== NS8390_APPLE 1
== NS8390_ASANTE 1
== NS8390_CABLETRON 2
== NS8390_DAYNA 2
== NS8390_FARALLON 1
== NS8390_INTERLAN 2
== NS8390_KINETICS 2
== NS_ALL 1
< nsamples 1
* nsamples 1
>> nsamps 2
| nsamps 2
== nsaved 1
< nsaved 5
< nsbi 1
== nsbi 1
* nsbi 2
< nsc 1
+ nsc 3
| NS_CFG_SMBUFSIZE 2
| NS_CMD_READ_UTILITY 3
| NS_CMD_WRITE_UTILITY 5
== nscp 1
| NSC_TX_SPD_INDC_SPEED 1
* N_SD_MAJORS 2
| NS_DONT_OPEN_SCOPE 10
< nsds 2
+ nsect 10
< nsect 13
* nsect 6
>> nsect 7
>> N_SECTOR 1
| N_SECTOR 1
+ nseg 1
< nseg 2
== nseg 3
* nseg 4
< nsegs 1
+ nsems 1
< nsems 9
< nsend 2
+ nsend 2
== nserial 1
| NS_ERROR_IF_FOUND 2
+ nset 1
== NS_EXPECTED 8
== NS_FRSCD_NUM 1
< NS_FRSCD_NUM 3
* NS_FRSCD_SIZE 1
+ n_sg_list_qs 1
< nSGpages 1
+ nSGpages 1
< n_shift 1
< _NSIG 11
* _NSIG_BPW 1
+ _NSIG_BPW 1
+ _NSIG_WORDS 12
== _NSIG_WORDS 2
< _NSIG_WORDS 20
+ _NSIG_WORDS32 6
< n_siimage_devs 1
== NS_INVALID 3
< nsize 1
+ nsize 1
+ nsizec 8
== nsk 2
== nskb 4
< nskip 3
< nslash 4
+ nslash 4
< N_SLM_Printers 2
< nslots 1
< N_SLOTS 1
< NSLOTS 2
== nslots 6
+ nslots 9
< NS_MAX_CARDS 5
| NS_NO_UPSEARCH 4
< nsock 1
+ nsops 2
< nsops 5
| NSP32_DEBUG_MASK 1
+ NSP32_HOST_SCSIID 1
< NSP32_HOST_SCSIID 2
| NSP32_SPECIAL_PRINT_REGISTER 2
< NSPARCCHIPS 2
== NSPARCCHIPS 2
< NSPARCFPU 2
== NSPARCFPU 2
== NSP_CI 2
< NS_PCI_LATENCY 1
== NSP_DISCINIT 4
| NSP_FC_NONE 1
== NSP_FC_NONE 2
== NSP_FC_SCMC 3
== NSP_FC_SRC 1
< nsplit 2
| NSP_LOCAL 7
+ NSP_MAXRXTSHIFT 1
| NSP_NEWSCOPE 7
+ NS_POLL_PERIOD 3
< nspread 1
== NSP_REASON_DC 1
== NSP_REASON_NL 1
== NSP_REASON_OK 2
+ NSP_SG_SIZE 1
| nsr 3
< n_src 1
| nsrc 1
>> nsrc 2
| NS_RCTE_AAL0 1
| NS_RCTE_AAL5 1
| NS_RCTE_CONNECTOPEN 2
+ NS_RSQ_ALIGNMENT 1
< NS_RSQ_NUM_ENTRIES 1
+ NS_RSQ_NUM_ENTRIES 1
+ NS_RSQSIZE 1
== ns_save 1
* NS_SCQE_SIZE 4
| NS_SEARCH_PARENT 6
< NS_SMBUFSIZE 1
+ NS_SMBUFSIZE 2
| NS_STAT_EOPDU 2
| NS_STAT_LFBQE 1
| NS_STAT_LFBQF 1
| NS_STAT_PHYI 1
| NS_STAT_RAWCF 1
| NS_STAT_RSQAF 1
| NS_STAT_RSQF 1
| NS_STAT_SFBQE 1
| NS_STAT_SFBQF 1
| NS_STAT_TMROF 2
| NS_STAT_TSIF 2
| NS_STAT_TSQF 1
| NS_STAT_TXICP 1
== NS_SYNC 5
< N_STATIC_BLOCKS 2
< N_STD_SIZES 2
< NS_TEST_SIZE 4
== n_stop_level 1
< n_stop_level 2
< nstrs 1
== NS_TSI_SCDISVBR 1
+ NS_TSQ_ALIGNMENT 1
< NS_TSQ_NUM_ENTRIES 1
+ NS_TSQ_NUM_ENTRIES 1
+ NS_TSQSIZE 1
>> NS_TST0 1
== NS_TST_NUM_ENTRIES 1
< NS_TST_NUM_ENTRIES 6
+ NS_TST_NUM_ENTRIES 6
+ n_subdirs 1
< n_submit 1
== NS_UNEXPECTED 6
+ NS_VPIBITS 2
< n_svwks_devs 1
== NS_WIDE 11
< NSWINS 1
== N_SYNC_PPP 2
* NT 1
&& n->tag 1
+ ntail 3
< N_TARGET 1
| ntdebug 1
>> NTFS_SECTOR_BITS 1
+ NTFS_SECTOR_BITS 1
* NTFS_SECTOR_SIZE 1
+ NTFS_SECTOR_SIZE 3
+ NTFS_TIME_OFFSET 2
+ NTGT_CMDS 1
< nth 4
< nth_ctio 2
== nth_ctio 2
< nticks 1
+ nticks 2
>> ntiles 1
| ntiles 3
* ntimeout 2
< NTLB_ENTRIES 2
< NTLB_ENTRIES_HALF 2
| NT_MASK 2
< n_to_copy 2
&& ntohs(saddr.sin_port) 2
< nTotalWords 2
< NTP_PHASE_LIMIT 1
< n_tracks 1
+ ntracks 2
< ntracks 3
+ ntries 1
< ntries 18
| NTSC 1
+ NTSCFirstActive 3
>> NTSC_HTOTAL 1
* NTSC_PIXCLOCK 1
>> NTSC_VTOTAL 1
+ NTSC_VTOTAL 4
< N_TTY 3
* N_TTY_BUF_SIZE 1
+ N_TTY_BUF_SIZE 16
== N_TTY_BUF_SIZE 2
+ ntutc 2
== ntx 1
< NTX 1
+ NTX 1
+ nTxBlock 1
* NTXBLOCKS 10
< NTXBLOCKS 2
+ NTXBLOCKS 8
+ nTxLock 1
+ N_TX_RING 1
* N_TX_RING 4
< N_TX_RING 6
>> nType 2
== ntype 3
== nType 5
| nubus_active 1
== NUBUS_TEST_PATTERN 1
| NUD_CONNECTED 7
== NUD_DELAY 1
| NUD_DELAY 2
== NUD_FAILED 2
| NUD_INCOMPLETE 2
| NUD_IN_TIMER 4
| NUD_PERMANENT 4
== NUD_REACHABLE 1
| NUD_REACHABLE 1
== NUD_STALE 2
| NUD_VALID 16
* NULL 3
+ NULL 4
== NULL 6958
== NULL, 7
== NULL) 8
== NULL_DEVICE_INFO 6
== NULLSLCOMPR 4
| num 1
== num1 1
* num 14
>> num 2
== num 24
< NUM2PRINT 1
* NUM2PRINT 1
| num32 2
+ NUM_5477_IRQ 5
< NUM_5477_IRQ 6
< NUM_5477_IRQS 1
>> num64 7
+ num 73
< NUM_8259_INTERRUPTS 4
+ NUM_8259_INTERRUPTS 4
< num 94
== num_aacdrivers 1
== num_aacdrivers; 1
+ num_ac97 1
< num_ac97 10
== num_ac97 2
* num_ac97 3
< NUM_ACPI_TABLES 6
< NUM_ACRS 4
* num-active-slabs 1
< NumAdapters 2
< num_addr 1
== num_addr 1
< NUM_ADDRS 1
< num_addrs 12
== NUM_ADDRS 2
* num_addrs 4
== num_addrs 6
< num_aiops 4
* numa_kernel_replication_ratio 2
< numalloc 1
< numAreaBlocks 1
< num_args 1
< numargs 4
< num_atafb_predefined 1
< NUM_ATC_REGS 2
== NUM_AU1000_DMA_CHANNELS 1
< NUM_AU1000_DMA_CHANNELS 3
< num_audiodevs 7
< num_banks 3
+ NUM_BASE_IO_SCSI_CTLR 1
< NUM_BASE_IO_SCSI_CTLR 4
* number. 1
* number 15
>> number 2
| number 2
< number 23
== number 7
* number, 8
+ number 8
== numbered_dir 1
== number_mfm_drives 1
< number_mfm_drives 2
< number_of_al_pa 1
+ number_of_al_pa 1
< NumberOfBytes 3
< NUMBER_OF_CCS 3
* numberOfDevices 1
< number_of_elements 2
== numberOfElment 2
+ NUMBER_OF_ENTRIES 1
< number_of_entries 3
== number_of_mps_macs 1
* number_of_mps_macs 2
< numberof_nmi_cpu_regs 1
< NumberOfPackets 2
< NumberOfPorts 1
< NUMBER_OF_PORTS 9
+ NUMBER_OF_RCS 4
< number_of_tables 1
< number_of_tasks 3
< NUMBER_OF_TX_CCS 1
+ NUMBER_RETRIES_PAGE_LENGTH 1
< number_S514_cards 1
== number_S514_cards 1
+ numbit 1
< numbit 2
< num_bits 1
< numbits 1
== num_bits 1
* numbits 1
+ num_bits 1
+ numbits 1
< NUMBITS 2
+ NUMBITS 2
== numblocks 1
< numblocks 3
* numblocks 3
+ numblocks 3
< num_bm 1
< num_boards 2
+ numBoards 2
< numBoards 3
< NUM_BOARDS 3
< num_bricks 1
< num_bridges 1
+ num_bridges 5
< NUM_BROKEN_INQUIRY_DEVS 1
+ NUMBUF 1
< numBuffers 2
< num_buffers 3
< num_bulk_in 2
== num_bulk_in 2
< num_bulk_out 2
== num_bulk_out 2
< NUM_BULK_URBS 7
* num_bus 1
>> numbytes 1
| num_bytes 1
* numBytes 1
== NumBytes 1
+ num_bytes 10
| numbytes 2
* numbytes 3
+ numbytes 3
== numbytes 4
== num_bytes 6
< num_bytes 7
* num_cams 1
== num_cams 2
< num_cams 4
< NumCard 1
+ NumCard 1
+ NUMCARD_OWNER_TO_PC 1
== num_cards 1
>> num_cards 1
+ num_cards 1
< NUM_CARDS 1
== NUM_CARDS 1
< num_cards 19
== numcards 2
+ numcards 2
< numcards 9
< num_cccrs 1
* num_cell 3
< num_chain 1
< num_chan 2
+ NUM_CHANNELS 1
< NUM_CHANNELS 19
< num_chars 1
< numchars 2
< NUM_CHILDREN 3
== num_cmnds 9
< num_cnodes 2
< NumCommands 1
< NUM_CONFIGS 3
< num_consecutive_attentions 1
< num_contexts 9
< NUM_CONTROLS 3
< NUM_CONTROL_URBS 4
< NUM_COUNTERS 13
== num_counters 2
< num_counters 5
== NUM_COUNTERS_NON_HT 2
* NUM_CPM_HOST_PAGES 3
* num_cpus 1
== num_cpus 2
+ num_cpus 2
< num_critical_sections 2
* NUM_CRS 6
< NUM_CRT_REGS 2
< numCtlrs 5
< numctx 2
< NUM_DAUS 2
< NUM_DCCPROTO 1
== num_de4x5s 1
== num_depcas 2
+ NUMDESCRIPTORS 3
< NUMDESCRIPTORS 6
< numDevices 1
* NumDevices 1
+ NumDevices 1
== NumDevices 2
== numDevices 3
< NumDevices 9
< numdevs 1
+ numdevs 2
< num_devs 4
< NUM_DISK_MINORS 2
< NUM_DISK_TYPES 1
+ NUM_DISK_TYPES 2
< num_dma_physpages 1
+ num_dma_physpages 4
< NUM_DMAS 1
== NUM_DMAS 1
< num_done 1
< num_drivers 35
< num_dr_types 2
+ num_dr_types 2
< numDspBases 1
== numDspBases 1
< numDspIrqs 1
== numDspIrqs 1
< NUMDSPS 1
< num_dwords 1
* num_dwords 2
< NUM_EDS 1
== num_entries 2
< num_entries 6
< num_entry 1
== num_erase_region 1
< num_erase_regions 1
* num_erase_regions 3
* numerator 3
* numeric 1
< num_errors 2
< NUM_ESP_COMMANDS 2
== NUM_ESP_COMMANDS 2
< num_eth 2
== num_ewrk3s 2
< NUM_EXTERNAL_IRQS 3
< num_extra 1
* num_extra 1
< num_failed_sectors 1
+ num_failed_sectors 4
< NUM_FB_DRIVERS 2
< num_fddi 1
< NUM_FLASH_BANKS 4
< NUM_FN_KEYS 1
< num_fonts 2
< NUM_FPRS 2
+ NUM_FRAGMENTS 4
< num_frags 1
+ num_frags 1
< NumFrags 1
* numfrags 2
< numfrags 3
+ NumFrags 3
== numfree 1
* numfree 1
+ num_free 2
< num_free 3
< numfree 3
< NUMFREEALLOWED 5
< num_free_space 1
< NUM_G 16
< NUM_GPRS 8
< NUM_GRC_REGS 2
< NUM_HB 1
< NUM_HIGHLVL_PARTITIONS 1
< numifin 3
< numifout 3
< numinos 2
< NUM_INTERFACES 3
< num_interrupt_controllers 1
== num_interrupt_controllers 2
== num_interrupt_in 1
< num_interrupt_in 2
< num_intmap 1
== num_intmap 1
< NUM_INTS 3
< NUMINTS 6
< NUM_INT_SOURCES 2
< num_ioc 1
< num_iomem 1
< NUM_IOP_CHAN 6
< NUM_IOP_MSGS 2
< NUM_IOPORTS 1
== NUM_IOPORTS 1
< NUM_IOPS 10
< num_iosapic 1
< NUM_IOVB 1
* NUM_IR_DESC 1
+ NUM_IR_DESC 4
< NUM_IR_DESC 7
< NUM_IRQ_NODES 2
+ NUM_IRQ_NODES 2
+ num_irqs 1
< NUM_IRQS 1
== NUM_IRQS 1
* NUM_ISO_PACKETS_B 4
* NUM_ISO_PACKETS_D 2
< NUM_ISORCV_PCL 3
| NUM_IS_SCC 3
< NumISUs 1
* NumISUs 1
< NUM_ITERS 1
* NUM_ITERS 1
== NUM_IVECS 1
< NUM_IVECS 2
+ NUMJUMPS 2
< NUM_KBD_BYTES 1
== num_labels 3
< num_labels 5
+ num_labels 5
< NUM_LB 1
< num_levels 1
== num_levels 1
+ num_lf 1
< numlines 2
< NUMLINES 2
* NUMLINES 9
< num_longs 2
== num_longs 2
+ num_longs 2
< num_luns 6
* num_macs 1
< NUMMACS 4
< NUM_MAC_SOURCES 4
< NumMacsUp 1
== NumMacsUp 1
== num_mappedpages 1
+ NUM_MEM_DESCS*(sizeof(efi_memory_desc_t)) 1
< NUM_MEMINFO 2
* num_memmd 1
< num_memory 1
< numMemoryBlocks 1
< num_midis 16
< num_missed 1
< num_mixers 9
< num_mixer_volumes 3
< nummodules 5
< NUM_MSS 1
< NUM_MTX 4
< NUMNAMES 1
< num_name_segs 1
== num_name_segs 1
* num_name_segs 4
< num_needed 1
+ NUM_NILE4_INTERRUPTS 1
+ num_nodes 1
* numnodes 2
== numnodes 3
+ numnodes 3
< numnodes 65
< num_nodes 8
< numnote 4
< NUM_NP 1
* numoch 1
+ numOfByte 2
< numOfByte 4
< numOfBytes 1
< num_of_cards 3
< NUM_OF_INTERRUPTS 1
< NUM_OF_ISA_IRQS 1
< NUM_OF_ISP_DEVICES 2
< num_of_slots 9
+ num_packets 1
< num_packets 3
* num_packets 5
< numpages 2
| num_pages 2
| numpages 2
+ num_pages 2
| numPages 2
+ numpages 3
< numPages 3
< num_pages 4
* num-pages-per-slab 1
< num_panels 1
< num_params 1
< num_parms 2
< NUM_PARTITIONS 1
* num_pass 2
< NUMPATHS 3
< num_phases 3
< NUMPHYS 16
+ NUMPHYS 3
* NUMPHYS 4
* num_physpages 2
< num_physpages 5
>> num_physpages 5
* num_phys_stacked 1
< numpix 1
* numpix 8
+ numpix 8
+ numpmem 2
== num_port 1
< numports 1
+ num_ports 1
== num_ports 2
< num_ports 4
+ numports 6
< num_pref_init_funcs 1
== num_pref_init_funcs 1
< NUM_PROBE 1
+ num_processors 1
< NumProcessors 2
+ NUMPTC 1
+ num_ptegs 1
* NUMQUANT 2
== num_raid_five 1
< NUM_RAMDISKS 5
< num_ranges 1
== num_ranges 1
< numrates 2
< NUM_RATES 4
< NUM_RCV_BUFFS 2
+ num_rdevs 1
+ num_rdsc 1
< num_read_xfer 3
* numreg 1
+ numReg 1
== numReg 2
< numReg 3
< NUM_REGION_TYPES 3
== num_registered_fb 1
< num_registers 2
* num_registers 8
< num_regs 11
+ num_regs 3
< NUM_REREADS 1
&& num_reserved 1
< num_reserved 2
< num_results 1
< num_retries 1
< NUM_RETRIES 1
== NUM_RETRIES 2
< NUM_RIDS 2
* NUM_ROUNDS 1
< NUM_ROUNDS 2
* num_rows 1
< num_rsvd_regions 2
+ num_rte 1
+ NUM_RX_BUF 1
< NUM_RX_BUFFER 1
* NUM_RX_BUFFERS 1
< NUM_RX_BUFFERS 3
+ NUM_RX_BUFFS 6
* NUM_RX_DESC 2
+ NUM_RX_DESC 5
< NUM_RX_DESC 7
+ NUM_RX_DMA 1
< NUM_RX_DMA 3
+ num_rx_pages 1
== NUM_RX_POOLS 1
< NUM_RX_POOLS 13
< NUM_RX_QS_USED 3
>> nums 1
| nums 1
< num_sacks 5
* num_samples 3
< num_samples 4
>> numsamps 1
| numsamps 1
< NUM_SB 1
< NUM_SC520_PAR 1
== NUM_SC520_PAR 1
< numscales 5
< num_scbs 2
== num_scbs 2
< num_sect 1
* num_sect 2
+ num_sect 2
< num_segmaps 1
+ num_segmaps 2
== numSegmentBlocks 2
+ numSegmentBlocks 2
< numSegmentBlocks 3
< num_segments 2
== num_segments 5
< NUM_SEQ_REGS 2
< NUM_SERIAL 5
< numSgeSlots 2
== numSgeThisFrame 1
+ numSgeThisFrame 1
< numshmems 1
+ numshmems 4
< NUM_SIGNATURES 2
>> num_skipped_pages 1
< num_slots 1
== num_slots 1
< NUMSLOTS 1
< numslots 2
< NUM_SLOTS 2
+ num_slots_ilog2 2
< num_sound_timers 3
< NumSource 1
+ NumSource 3
== NumSources 1
+ NumSources 3
< NumSources 7
< num_starts 2
&& num_sti_roms 1
< num_sti_roms 2
< NUM_SUBNODES 8
< NUM_SUN_MACHINES 3
< NUM_SUPPORTED_DEVICE_TYPES 1
< NUM_SUPPORTED_NORM 1
< num_syncrates 2
< num_synths 4
< num_tables 2
< num_tabs 1
* numtail 1
== numtarg 1
< numtarg 2
< num_tasks 2
+ NUM_TCE_LEVELS 1
< NUM_TCE_LEVELS 10
>> numTces 2
< num_test_timeout 1
== num_test_timeout 1
< NUM_TIMER_STATS 6
* NUM_TIMER_STATS 8
< NUM_TLB_ENTRIES 5
< numTMrequested 1
* NUM_TO_HEX 2
< num_to_show 3
< NUM_TOTAL_MODES 6
< num_tracks 1
+ num_trc_els 1
+ NUM_TR_DEVS 4
< NUM_TX_BUFFER 1
< NUM_TX_BUFFERS 1
< NUM_TX_DESC 13
* NUM_TX_DESC 4
+ NUM_TX_DESC 7
< NUM_TX_DMA 2
+ NUM_TX_DMA 2
< NUM_TX_QS_USED 4
< NUM_TX_RING_DR 1
< num_tx_since_rx 1
< NUM_TYPES 1
< numUartBases 1
== numUartBases 1
< numUartIrqs 1
== numUartIrqs 1
== num_units 1
* NUM_UNITS_KERNEL_DATA 4
< NUM_URBS 15
< num_used_args 2
< NUM_USER_CONTEXT 1
+ NUM_USER_CONTEXT 1
< num_valid_imsg 1
< num_valid_msg 1
< NUM_VCI 2
+ NUM_VCI_BITS 1
+ num_vma 1
< num_voices 6
< num_volunteer 2
+ NUM_VPI_BITS 1
+ NUM_VRC5476_IRQ 1
&& num_words 1
* num_words 6
< numwrds 2
< num_xfer 8
< NUM_XMIT_BUFFS 6
< n_unfm_number 1
< nuni 1
+ nuni 1
* nuntag 2
== nurb 1
< nused 2
< N_USED_SD_MAJORS 9
* nv 1
| NV 3
>> nval 1
| NV_BUSY 1
| nvcfg1 2
* nvclk_fill 2
* nvclk_freq 3
* nvclks 3
+ NV_CLOCK 2
| nv_cmd 4
+ NVCTL 18
| NV_DATA_IN 6
< NVDIR 1
| NVDO 2
< nver 1
== nver 1
< nver1 1
< NVIRT_CHAN 1
+ NVIRT_CHAN 2
< nvoice 2
== nvoices 2
+ nvoices 2
< nvoices 6
< nVols 1
== nVols 1
| nvram 2
+ nvram 2
< NVRAM_ADDR_MSK 1
== nvram_as1 2
* NVRAM_BUFFERED_PAGE_SIZE 4
< NVRAM_BYTES 4
| NVRAM_CFG1_BUFFERED_MODE 1
| NVRAM_CFG1_FLASHIF_ENAB 1
| NVRAM_CMD_GO 2
| NVRAM_EXCL 3
+ NVRAM_FIRST_BYTE 1
< nvram_naddrs 1
== nvram_naddrs 4
| nvram_open_mode 1
== nvram_scb 1
+ NVRAM_SCB_OFFSET 1
+ NVRAM_SIZE 1
< nvramSize 2
* NVRAM_SIZE 5
< NVRAM_SIZE 7
| NVRAM_WRITE 2
< nvrs 2
+ NV_SELECT 2
| NV_SELECT 6
< nvsize 1
== nw 1
>> nw 1
* nw 2
| NWAY_AD_FC_SUPPORTED 1
| NWAY_AR_ASM_DIR 4
| NWAY_AR_PAUSE 10
| NWAY_LP_ABILITY 2
| NWAY_LPAR_10T_FD_CAPS 2
| NWAY_LPAR_ASM_DIR 4
| NWAY_LPAR_PAUSE 6
< NWD 7
+ NWD_SHIFT 13
>> NWD_SHIFT 7
== nwfpe_enter 2
+ NW_HEADER_LEN 2
== NWID_PROMISC 3
>> nwidth 2
| nwidth 2
< nWords 1
< nwords 5
>> nwords 5
* nwords 8
>> nwwn 1
| nwwn 1
&& nwwn 1
* Nx 2
+ nx 3
| NX_AC97_BUSY_DATA 1
| NX_AC97_BUSY_READ 1
+ nxaddr 1
== nxaddr 3
== nxlen 2
< nxlen 3
+ nxlen 31
+ nxoff 1
== nxoff 2
< nxoff 6
< nxt 1
== nxt_card 2
== nxti 3
+ ny 3
| NZ 2
>> nzones 1
< nzones 2
&& o 1
* o 12
+ o 13
| O 13
== o1 8
== o2 2
>> o 4
== o 5
< o 7
>> O7 1
| O7 1
| O_ACCMODE 19
< oaddr 1
| oaddr 1
+ oaddr 3
+ oadr 3
+ OAKNET_CMD 2
+ OAKNET_DATA 4
== oaknet_devs 2
+ OAKNET_START_PG 1
| O_APPEND 6
| O_ATOMICLOOKUP 1
< obio_node 1
+ obio_node 3
>> o_bitcnt 3
| o_bitcnt 3
== obits 1
== obj 5
== ObjDataLen 1
+ ObjDataLen 4
== obj_desc 1
+ obj_desc 1
| obj_desc 4
* object. 1
* object 14
* object, 2
+ objectid_map 3
+ objectid_to_release 2
< ObjectSize 4
< ObjHeadLen 2
+ ObjHeadLen 4
== objnr 1
< OBJ_NUM_OPERANDS 3
+ objp 2
< obj_type 1
| OBOE_CONFIG0H_LOOP 8
| OBOE_CONFIG0L_CRC16 1
| OBOE_CONFIG0L_ENMIR 1
| OBOE_CTL_TX_BAD_CRC 1
| OBOE_CTL_TX_HW_OWNS 9
| OBOE_CTL_TX_RTCENTX 8
| OBOE_CTL_TX_SIP 2
| OBOE_ENABLEH_FIRON 1
| OBOE_ENABLEH_MIRON 1
| OBOE_ENABLEH_SIRON 1
| OBOE_INT_MASK 4
| OBOE_INT_RXDONE 4
| OBOE_INT_RXOVER 2
| OBOE_INT_SIP 2
| OBOE_INT_TXDONE 2
| OBOE_INT_TXUNDER) 1
| OBOE_INT_TXUNDER 2
| OBOE_ISR_10 1
| OBOE_ISR_20 1
| OBOE_ISR_RXDONE 1
| OBOE_ISR_TXDONE 1
+ OBOE_PCONFIG_BAUDSHIFT 9
+ OBOE_PCONFIG_PREAMBLESHIFT 2
+ OBOE_PCONFIG_WIDTHSHIFT 8
>> OBOE_RING_LEN 1
== obp 1
< obrk 1
* obsolete 1
* obtained 2
* Obtains 1
< obuf 1
>> obuf 1
| obuf 2
+ obuf 2
< obuf_columns 1
== obuf_columns 2
< obuf_count 1
< obuf_cursor 2
< OBUF_SIZE 8
| o_bytes 1
+ obytes 2
* occurred. 2
| ocd 1
== ochannels 2
+ ochannels 2
< ochannels 3
| OC_MODE_CREATE 2
| OC_MODE_OPEN 2
== OCM_TIMEOUT_OR_BAD_ALPA 2
== ocount 1
+ ocp 2
< OCQ_LENGTH 1
* OCQ_LENGTH 1
+ OCQ_LENGTH 1
== OCQ_RESET 1
| OCQ_RESET_STATUS 1
| O_CREAT 16
== ocs 3
* Oct 2
< octave 3
+ octave 3
+ OctetRcvOk 3
< octets 2
== octets 2
+ OctetXmtOk 3
== octl 2
| octl 2
== ocu_len 2
< ocu_len 4
+ odata 3
| ODB_CLASS_3 4
| ODB_EE_CREDIT 4
+ odd 1
&& odd 8
== odd_from 2
| ODDP 2
== odd_to 2
== odev 9
| O_DIRECTORY 2
+ O_DMACNTRL1 4
>> oecr 1
| OEM1 2
< oem_data_len 1
== o_entry 1
+ o_entry 1
+ oep 1
< oep 4
| O_EXCL 9
+ oextoffset 1
+ of 1
* Of 1
* of 71
== ofd 1
+ off_0 1
* Off 1
| off 11
| off1 1
>> off 14
+ off2 3
>> off2 4
| off2 4
== off 33
+ off 378
< off 66
* off 8
+ OFF_CIV 14
+ OFF_CR 15
+ off_date 2
+ OFF_FW_L1_ID 2
+ OFF_FW_L2_ID 2
* Official 1
+ OFF_LVI 8
* off_max 1
+ OFF_PICB 4
== offrec 3
< offs 11
+ offs1 1
< offs2 1
== offs 3
+ OFFS_4OP 13
+ offs 53
+ OFFSET0 1
&& offset 10
== offset 112
| offset 117
== offset14 2
== offset15 1
| OFFSET 2
+ Offset 209
< Offset 3
< offset 315
* Offset 40
* offset 83
>> offset 87
+ offset 945
< OFFSET_CU 2
* offset_end 1
+ OFFSET_IMR 2
+ OFFSET_IRR 3
+ offset_len 1
< offset_max 1
< offset_min 1
+ offset_min 2
+ offsetof(struct 9
+ OFF_SR 5
+ off_time 2
< off_value 2
+ OFF_VMDB 2
== ofile 2
| oflags 1
* ofs 1
+ ofs); 1
>> ofs 12
== ofs 16
| ofs 18
+ ofs 64
+ ofsAddr 64
+ ofs_factor 1
* ofs_factor 4
+ Ofs_rxb 1
== of_stdout_device 1
+ Ofs_txb 3
< ogain_l 1
< ogain_r 1
< ogf 1
| ogmb 1
+ ogmb 2
< OGMB_CNT 3
| OHCI1394_busReset 3
| OHCI1394_CONTEXT_ACTIVE 2
+ OHCI1394_ContextCommandPtr 2
+ OHCI1394_ContextControlClear 2
+ OHCI1394_ContextControlSet 2
| OHCI1394_cycleInconsistent 1
| OHCI1394_isochRx 1
| OHCI1394_isochTx 1
>> OHCI1394_MAX_AT_RESP_RETRIES 1
>> OHCI1394_MAX_PHYS_RESP_RETRIES 1
+ OHCI1394_REGISTER_SIZE 1
| OHCI1394_reqTxComplete 1
| OHCI1394_respTxComplete 1
| OHCI1394_RQPkt 1
| OHCI1394_RSPkt 1
| OHCI1394_selfIDComplete 1
== OHCI1394_TCODE_PHY 1
>> OHCI1394_TCODE_PHY 1
| OHCI1394_unrecoverableError 1
+ ohci_base 1
| OHCI_BLF 2
| OHCI_CLF 2
| OHCI_CONTROL_INIT 2
| OHCI_CTRL_BLE 2
| OHCI_CTRL_CBSR 1
| OHCI_CTRL_CLE 2
| OHCI_CTRL_HCFS 1
| OHCI_CTRL_IE 2
| OHCI_CTRL_IR 2
| OHCI_CTRL_PLE 2
| OHCI_CTRL_RWC 2
| OHCI_CTRL_RWE 2
| OHCI_HCR 2
| OHCI_INTR_FNO 2
| OHCI_INTR_MIE 3
| OHCI_INTR_OC 2
| OHCI_INTR_RD 2
| OHCI_INTR_RHSC 2
| OHCI_INTR_SF 3
| OHCI_INTR_SO 3
| OHCI_INTR_UE 4
| OHCI_INTR_WDH 3
== OHCI_ISO_RECEIVE 5
== OHCI_LOOP_COUNT 1
< OHCI_LOOP_COUNT 5
| OHCI_OCR 2
| OHCI_SOC 2
| OHCI_USB_OPER 2
== OHCI_USB_RESUME 1
== OHCI_USB_SUSPEND 2
| OH_SCCB_IO 4
| OH_SCC_ENABLE 2
< oi 2
| OID 4
== OID_GEN_RCV_ERROR 2
== OID_GEN_XMIT_ERROR 2
== OID_SKGE_ALL_DATA 1
== OID_SKGE_IN_ERRORS_CTS 2
== OID_SKGE_OUT_ERROR_CTS 2
== OID_SKGE_PHYS_CUR_ADDR 1
== OID_SKGE_PHYS_FAC_ADDR 1
== OID_SKGE_RLMT_MONITOR_ADMIN 1
== OID_SKGE_RX_HW_ERROR_CTS 2
== OID_SKGE_STAT_TX 1
== OID_SKGE_TX_HW_ERROR_CTS 2
== OID_SKGE_VPD_ACCESS 2
== OID_SKGE_VPD_ACTION 2
== OID_SKGE_VPD_ENTRIES_LIST 1
== OID_SKGE_VPD_ENTRIES_NUMBER 1
== OID_SKGE_VPD_FREE_BYTES 1
== OID_SKGE_VPD_KEY 2
== OID_SKGE_VPD_VALUE 2
+ oj 2
* Ok 1
* Ok, 1
== OK 1
* OK. 1
== ok 11
&& ok 2
| OK2USE_RX_B 6
| OK2USE_TX_B 4
< ok 5
* OK, 6
&& ok_enh 2
== OK_FC 1
&& ok_std 2
+ OKTAGON_DMA_ADDR 2
+ OKTAGON_ESP_ADDR 3
== OK_TO_SLEEP 1
* OK.....we 1
< ol 1
| O_LARGEFILE 2
>> old 1
+ old 10
| old2 1
< old 3
* old 3
| old3 3
== OLD_3COM_ID 2
== old 40
| old 56
== old_a 1
== old_aborted 1
== oldactive 2
* old_addr 1
== old_addr 2
+ old_addr 2
+ old_age 1
== old_b 1
* old_baud_base 1
== oldbits 2
+ old_blocks 1
== old_bpp 1
+ oldbrk 24
== oldbrk 5
+ old_buf 2
+ old_bw_GBR 2
== OLD_b_wid_int_lower 2
== OLD_b_wid_int_upper 2
>> oldbyte 1
+ old_bytes_per_sec 1
== old_c 1
&& old_camera_power 1
+ OLDCARD 4
| oldcheck 3
* old_clk 1
| old_clock_cntl 1
== oldcmd 1
== old_cmd 13
== old_cmnd 4
== oldcode 4
| oldcodecmode 1
< old_cols 1
* old_cols 2
< old_con 2
== old_console 1
< oldcount 1
== oldcount 1
| oldcount 1
* old_count; 2
+ oldcount 3
== OldCriticalLogicalDriveCount 1
| oldctrl 4
== old_current 1
== oldcurrent 1
+ old_data_rlen 1
== old_de 1
== old_dentry 1
== old_dir 15
== olddir 2
== old_dir_f 2
< old_divisor 2
== olddor 1
| olddor 2
== old_egid 3
< old_end 1
== oldest_start 2
< oldest_trans_id 1
== oldest_trans_id 1
< OldestValue 1
+ OldestValue 1
== old_euid 7
| oldExtCRTDispAddr 1
== oldfd 1
| old_flags 2
| oldflags 8
== old_flow 1
== oldflow 1
< old_flush 2
| old_fs 2
== old_fsgid 1
== old_fsuid 3
== old_ft_driver_state 1
== old_glbl 1
| old_gpcntl 4
| old_gpreg 2
== old_gw 1
| oldid 4
== oldid 6
== old_info 2
== old_info_desc 1
+ oldjif 1
+ oldjiffies 4
+ old_key_comp 3
== oldl2agsize 1
+ oldl2agsize 2
== old_label_list 1
+ old_label_list 1
== oldlatchlow 1
== old_lba 1
+ old_len 17
< old_len 5
&& oldlenp 7
| old_level_bits 1
== OldLink 1
+ OldLink 4
== old_linkok 1
< oldLVSize 3
< old_m 1
== old_mask 1
| oldmask 1
== old_mm 2
== old_mode 1
< old_mtu 1
+ old_nodes 1
< old_nr 4
* old_nr 6
< old_num_mixers 2
&& old_nwattr_changed 1
+ oldo 2
== old_offset 2
&& old_opm 1
== old_p 1
== oldp 1
== oldpage 1
== oldpath 1
== old_peer 1
== oldphase 1
== old_phase 4
| OLD_PORT 2
< oldpos 2
== oldpos 3
== old_ppr 2
| old_prot 2
&& oldpt 1
== old_q 1
== old_rear 1
| old_rear 1
== oldreg 1
== oldrev 2
== old_rgid 1
+ old_rows 2
== old_ruid 4
== OldRxCmd 3
== old_saddr 1
== oldSDpnt 1
== old_sec 2
>> old_seed 1
== old_seg 1
== oldseg 1
== old_segment_id 1
== oldserver 1
&& oldsize 1
< oldsize 2
== oldsize 2
* oldsize 3
+ oldsize 3
+ old_slider_volume 1
== old_slot 2
== old_speed 1
< old_stamp 1
+ old_stamp 1
>> old_start 1
< old_start 2
== old_stat 1
| old_stat 1
| old_state 1
== oldstate 10
== old_state 13
+ old_state 2
< oldstblsize 1
== old_suid 1
== oldtags 1
== old_target 2
< old_targetlen 1
* old_tc 1
== oldtcpstate 2
== old_time 1
+ old_time 1
+ oldtime 2
+ old_tx 1
== old_type 1
< OldUnit 2
== OldUnit 2
+ OldUnit 2
>> oldv 2
< oldval 1
== oldval 3
| oldval 3
&& oldval 7
| oldValue 6
== oldwidth 2
== old_window 1
>> old_window 1
+ old_x 1
+ old_y 1
< olen 5
+ olen 9
| OLF1 3
| OLF 3
< oll 1
< OLOGSIZE 1
< olr 1
+ olympic_mmio 58
+ OLYMPIC_RX_RING_SIZE 13
< OLYMPIC_RX_RING_SIZE 3
< OLYMPIC_TX_RING_SIZE 1
+ OLYMPIC_TX_RING_SIZE 4
< om 1
< OMAX_SB_LEN 2
* omitted 2
< OMNINET_BULKOUTSIZE 2
+ OMNINET_DATAOFFSET 1
| omr 1
| OMR_FDX 4
| OMR_PS 2
| OMR_SB 2
| OMR_SDP 2
| OMR_SF 2
| OMR_ST 4
| OMR_TR 2
| OMR_TTM 1
* on. 1
+ on 1
== on 2
* On 3
* on 33
== on_attempts 1
* ONB_ATPAGESIZE 2
| ONB_EIENABLE 1
< ONB_EIPAGESIZE 1
* ONB_EIPAGESIZE 2
== ONB_EISAID 1
* onboard 1
== once 1
* once. 1
+ once 1
* once 4
== O_NDELAY 2
| O_NDELAY 2
* One 3
* one, 5
* one 8
+ one_ahead 2
| ONE_CATEGORY_SEQUENCE 1
| onegigmask 1
* ONE_MEG 1
< ONE_MEG 2
+ one_path_blks 20
< one_percent 1
* ones 1
>> ONES 1
| ones 4
+ one_slot 12
* one_usec 2
| ONLCR 4
| Online 4
* only. 1
* only 17
| ONLY_32BIT_IO 1
* Only 8
== on_off 1
== onoff 2
| O_NOFOLLOW 3
== O_NONBLOCK 2
| O_NONBLOCK 55
* onum 2
< onum 4
< on_value 2
== ONYX_INTF 14
+ on_zorro2 16
* Oops, 1
* oops, 2
* oopsen 2
| OP0_NOP 17
| OP0_RCV_ENABLE 1
* Op 1
== op 18
+ op 3
< op 7
| op 9
| o_packets 1
* opaque 1
== opaque_key 2
+ oparam 5
== opblk 3
+ opblk 4
| OPC_2E_INEXACTEXCEPTION 16
>> opc 35
| opc 9
+ OPC_CHK_RESIDUAL 1
== op_class 1
| OPC_MOVE 6
< op_code 1
== op_code 1
* opcode 1
* Opcode 1
>> opcode 13
+ opcode 21
== opcode 32
| opcode 33
| OPCODE 8
< opcode 9
< opcode_end 2
+ OPC_XFER_SG 3
== opdev 1
| OP_DTR 6
* Open 1
* OPEN 1
* open 2
== OPEN 4
| OPEN_ADAPTER_PASS_ADC_MAC 4
< open_count 1
< openct 1
== openct 1
< open_devs 1
== open_devs 1
== OPENED 2
== opened_vol 1
| open_err 1
== open_err 2
| OPEN_ERROR 1
| OPEN_ERROR_CODES_MASK 1
< open_files 1
+ open_files 1
* open_files 2
< OPEN_MAX 1
| OPEN_PHASES_MASK 1
>> openpic 1
== OpenPIC 2
| OPENPIC_ACTIVITY 6
== OpenPIC_Addr 2
== openpic_cascade_fn 1
== openpic_cascade_irq 1
| OPENPIC_FEATURE_LAST_PROCESSOR_MASK 4
| OPENPIC_FEATURE_LAST_SOURCE_MASK 4
| OPENPIC_FEATURE_VERSION_MASK 2
== OpenPIC_InitSenses 1
== open_pic_irq_offset 1
+ open_pic_irq_offset 30
| OPENPIC_MASK 17
< OPENPIC_MAX_ISU 1
< OpenPIC_NumInitSenses 4
+ OPENPIC_NUM_IPI 1
< OPENPIC_NUM_IPI 6
+ OPENPIC_NUM_TIMERS 1
< OPENPIC_NUM_TIMERS 2
| OPENPIC_PRIORITY_MASK 6
>> OPENPIC_PRIORITY_SHIFT 6
+ OPENPIC_PRIORITY_SHIFT 7
+ OPENPIC_VEC_IPI 3
+ openpic_vec_ipi 7
== openpic_vec_spurious 1
+ OPENPIC_VEC_SPURIOUS 1
+ OPENPIC_VEC_TIMER 1
+ openpic_vec_timer 2
| OPENPIC_VECTOR_MASK 6
+ OPENPROM_FIRST_INO 2
== OPEN_READ 16
| OPEN_READ 20
== OPEN_READWRITE 4
== open_seq 1
+ open_settings 2
| OPEN_WRITE 14
== OPEN_WRITE 4
== operand0 1
< operand0 2
&& operand0 2
== operand1 1
< operand1 2
>> operand1 2
* operand1 2
&& operand1 2
| operand1 6
+ operand1 6
* operands 1
* operation. 1
| operation 2
* operation 3
== operation 480
== OperationCode 2
+ OPERATION_MODE_1 2
* operations: 1
* operations 6
| OP_HAS_RETURN_VALUE 1
== OPIOCGETNEXT 1
| OPL3_ENABLE 1
< opl3sa2_cards_num 1
| OPL4_ENABLE 1
| oplen 2
< oplio 3
== opmem 1
== op_mode 3
== opnd1_exponent 2
+ opnd1_exponent 2
&& opnd1p2 2
>> opnd2 7
== opnd2_exponent 2
+ opnd2_exponent 4
>> opnd2p1 9
>> opnd2p2 18
| OPOST 3
| OPP_ASCIIZ 2
| OPP_NOTQUOTED 2
== opprop 1
== OP_READ 1
+ OPROMMAXPARAM 1
< OPROMMAXPARAM 3
== OPROMSETOPT 1
== oprop 1
| OP_RTS 6
| OpRxMerge 2
== ops 7
+ opsi 2
< OPSIZ 1
* OPSIZ 5
+ opsize 2
< opsize 3
== opsize 4
| OPSTS_DTR 4
&& opt 1
+ opt 12
* opt 13
== opt 23
< opt 25
| opt 7
&& opt_a 1
< optcd_port 1
&& opt_f 1
< OPTIMUM_SX_OFF 4
* OPTIMUM_SX_PER 2
== optind 1
+ optind 1
< option 15
== option 2
* option 3
| option 49
== optionCount 2
+ optionCount 2
< optionCount 9
| OPTION_DEBUG_INTR 56
| OPTION_DEBUG_PROBE_ONLY 6
| OPTION_DEBUG_TEST1 7
| OPTION_DISCONNECT 2
| OPTION_IO_MAPPED 4
< optionMaxCount 1
| OPTION_MEMORY_MAPPED 11
| OPTION_MOUNT 2
| OPTION_ONLY 4
+ options 13
< options 2
>> options 2
| options 41
== options 6
== options_node 2
| OPTION_WAKE_MAGIC_ENABLE 2
| OPTION_WAKE_PHY_ENABLE 2
== optlen 1
| optlen 1
< optlen 25
== opt_len 4
< opt_len 5
+ optlen 6
== opt_lenb 2
< opt_lenb 4
< OPT_MEDIUM_ERR_ADDR 2
+ optname 1
< optname 4
== optname 40
* opt_node 1
| optoff 1
+ optoff 3
+ optptr 24
+ optr 1
< optr 5
== optr 6
< opts 1
| opts 2
| opt_shortname 2
== optval 1
| optval 1
+ optval 1
&& opt_version 1
* Or 1
* OR 2
* or 24
== orb_direction 1
== ORB_DIRECTION_NO_DATA_TRANSFER 1
== orbuff 2
< orc_num_ch 3
== orc_num_scb 1
< orc_num_scb 3
== ord 2
* order 1
* order. 1
+ order 136
>> order 25
== order 4
< order 63
* ordered 2
< order_nr 2
| ordernum 1
+ ordernum 1
+ orders 2
| O_RDONLY 3
== O_RDONLY 6
== O_RDWR 2
| O_RDWR 9
| ORF1 2
| ORF 6
+ org0 1
+ org 1
== org 2
* org_pe_start 1
+ org_start 2
+ orig 1
+ orig_b 2
== orig_blksize_size 2
== orig_bmcr 1
< orig_budget 1
== OrigCallRef 1
+ orig_cards_found 1
+ orig_commit_left 1
< orig_count 3
== orig_crc 1
== origcrc 1
< orig_dev 4
+ orig_dma_sg 2
< orig_end 2
== orig_HSR 1
| orig_HSR 1
< origin 3
== origin 4
+ origin 5
== original 1
* originally 1
< original_pcb_ptr 1
+ orig_jiffies 18
== orig_len 1
+ orig_len 3
== orig_lq 3
| ORIG_NAME 8
== orig_p 1
== orig_path 1
== orig_pause_cfg 1
* orig_size 1
< orig_size 2
+ origsize 8
== origsk 1
< orig_speed 1
== orig_userbuf 2
+ orig_userbuf 3
+ orig_vchan0 4
+ orig_vchan1 4
| ORIG_VIDEO_EGA_BX 2
== ORIG_VIDEO_ISVGA 1
== ORIG_VIDEO_MODE 1
< orig_zonesize 1
< ORINOCO_MAX_KEYS 7
< ORINOCO_MAX_MTU 2
< ORINOCO_MIN_MTU 2
< orphans 1
* OS 1
>> osamps 5
| osamps 5
| oscinfo 4
== OS_DATA_ENDFRAME1 1
< OS_DATA_ENDFRAME1 2
< OS_DATA_SIZE 2
* OS_DATA_SIZE 5
+ OS_DATA_STARTFRAME1 1
< OS_DATA_STARTFRAME1 3
< OS_DMA_MINBITS 1
* osf 3
< OS_FM_TAB_MAX 1
== OS_FRAME_TYPE_DATA 1
== OS_FRAME_TYPE_HEADER 1
== OS_FRAME_TYPE_MARKER 2
| osign 1
== osign 2
+ osize 3
< osize 5
== osk 1
| OSM_FROZEN 4
| OSRAMPERR 4
* OSS 4
== oss_channel 36
+ oss_channel 4
== os_scsi_tapes 2
== OSS_GETVERSION 16
| OSS_IP_SCSI 5
| OSS_IP_SOUND 1
< oss_mixer 2
+ oss_mixer 2
== oss_mixer 6
< OSS_NUM_SOURCES 1
== oss_recmask 1
== osst_buffers 2
+ osst_buffer_size 1
< osst_buffer_size 4
< OSST_FIRST_ORDER 1
+ OSST_FIRST_SG 1
< OSST_FIRST_SG 2
+ OSST_FRAME_SHIFT 1
< osst_max_sg_segs 1
+ osst_max_sg_segs 1
< osst_nbr_buffers 4
* OSST_POLL_PER_SEC 2
| OSST_SECTOR_MASK 2
< osst_write_threshold 1
+ O_STACK 5
== ostat 9
== ostate 2
| O_SYNC 4
| OSYNC_DATA 2
| OSYNC_INODE 2
| OSYNC_METADATA 2
+ O_TC_DMACNTRL1 4
+ O_TC_STACK 1
* Other 1
== other 3
+ other 6
* other 7
< other_dma_nums 3
== other_jl 2
== othername 1
* others 1
< other_states_count 1
* otherwise 1
* Otherwise, 5
== o_tios 1
| O_TRUNC 4
== o_tty 1
&& o_tty_closing 1
| OUE 2
* our 10
* Our 5
== our_id 4
* ourselves. 1
== our_slave 1
< our_sync_msg 1
== our_vfsmnt 1
* out, 1
* out 12
< out 13
== out 2
| out 2
>> out 3
* out. 4
+ out 62
* Out 9
>> outb 1
| outb 2
| OUTBOUNDDOORBELL_1 2
== outBoundPostQueHead 1
== outBoundPostQueTail 1
| OUTBOUND_TIMEOUT 1
&& outbuf 1
+ out_buf 10
== outbuf 2
< OUT_BUFFER_SIZE 1
| outbyte 3
< outCableId 1
+ outCableId 1
< outcnt 10
< out_count 1
+ outdata 3
== outdev 1
== out_dev 3
< outDevs 2
| OUT_DOWN 1
+ OUT_DOWN 1
+ out_end 16
== out_end 2
< outEndpoint 1
< outEndpoints 2
< out_fd 1
== outfile 2
== out_format 1
== outlen 1
< outlen 3
&& outlen 3
< outLength 1
* out_length 2
| outmask 3
< out_offset 1
| OUT_OF_SYNC 1
| OUT_OF_TXD 2
< out_packet_size 1
+ out_packet_size 1
| outport 3
< outpos 5
< outptr 1
* out_ptr 1
== out_ptr 11
+ out_ptr 18
+ outptr 2
| output 6
+ outputBufferSize 2
< outputBufferSize 3
== output_callback 1
| output_flags 1
+ OUTPUT_LAST 2
+ output_log_pos 7
| OUTPUT_MORE 1
+ OUTPUT_MORE 4
* Output(s): 1
* Outputs 1
== outputs 2
| OutputSelect 2
| output_struct 3
+ OUTPUT_TIMEOUT 2
| OUTQUE_FULL 1
* outrate 1
< outrate 4
== outrate 4
* out_resource->name 1
>> outSISIDXREG 1
== out_size 1
* outsw 4
+ outTicket 1
| OUT_UNDERRUN 3
+ OUT_UP 1
| outval 1
>> outval 3
| outvalue 1
== ov 1
+ ov 1
< OV511_MAX_UNIT_VIDEO 1
< OV511_NUMFRAMES 13
+ OV511_NUMSBUF 1
< OV511_NUMSBUF 5
== ov511_proc_entry 1
* OV511_QUANTABLESIZE 2
* OV518_QUANTABLESIZE 2
+ over 1
< over 2
| OVERFLOW 1
< overflow 2
+ overflow 2
== overflow 3
| OVERFLOWEXCEPTION 1
== OverflowStatus 1
< overhead 1
* overhead 1
* overheating 1
+ overlap_entries 2
< overlap_entries 4
* override 2
< OVERRIDE_LIMIT 2
| OVERRUN 7
== overrun_error 1
+ overshoot 2
< overshoot 4
< OVERSHOOT_LIMIT 2
== ovfl_notify 2
| ovr 1
| OVRN 5
+ ovsc_offset 2
+ ovsc_shift 4
< ovseg 1
| OWCOLL 1
== own 1
| OWN 2
+ OWNbit 2
| OWN_BIT 2
| OWN_DRIVER 2
== owner 1
| OWNER 8
| OWNID_RAF 2
| OWN_SAB 8
== OWR_KEY 1
== O_WRONLY 5
| O_WRONLY 7
>> o_x 2
== oxbuff 2
| ox_id 6
== OX_ID_FIRST_SEQUENCE 1
>> o_y 2
== P0 2
+ P0 2
+ p0 6
&& p 1
< P 1
* P 1
+ P 1
| p1 1
* p1 1
&& p[1] 1
>> p1 2
>> p 14
+ p1 4
< p 146
| (p1[5] 1
< p1 7
== p1 8
* p1clk 1
| p1_disk_in 2
| p1_door_closed 2
+ p1len 4
== p++) 2
&& p2 1
>> p2 2
| p2 2
== p 230
+ p2 5
== p2 6
| p2_busy1 2
| p2_busy2 2
| p2_check 2
| p2_disk_in 2
| p2_disk_ok 2
| p2_door_closed 2
| p2_door_locked 2
>> p2len 1
+ p2len 5
| P2reg0 1
| p2size 1
< p2size 2
| p2_spinning 2
+ p32 2
>> p3 3
< P3SEG 1
== P4 2
+ P4 2
| p 48
+ p 486
== p4id 1
| p4id 1
< P4SEG 1
| P6_EVNTSEL_INT 2
| P6_EVNTSEL_OS 2
| p80211_8021H 2
== P8 1
+ P8 2
* p 9
< pa 1
== pa 1
| pa 13
== PA 14
| PA1_DIRA1 2
| PA2_0_FPU_FLAG 6
>> pa 4
+ PA 6
+ pa 8
| pAC 4
+ paca 1
== pACB 1
== pACB2 1
>> paccfg 1
* package. 1
+ package_length 1
== package_value 1
< package_value 4
+ packet 2
* Packet 2
== packet 4
| packet 4
== PACKET_ADD_MEMBERSHIP 1
+ packet_count 1
| PACKET_END 3
== packet_filter_bitmap 1
< PacketIndex 5
< packet_len 2
< packetlen 2
+ packetlen 2
< packet_length 1
< packetlength 2
+ packet_length 3
>> packet_length 4
| packet_length 5
< PACKET_LIST_SIZE 3
+ PACKET_LIST_SIZE 4
| packet_no 2
| packet_number 1
< packet_offset 1
+ packet_offset 2
* PACKET_PAGE_OFFSET 1
>> packets 1
< packets 2
* packets. 2
* packets 5
* PACKET_SIZE 1
< packet_size 3
* packet_size 3
+ packet_size 4
< packets_per_frame 1
+ packets_per_frame 1
| PACKET_START 1
| packet_tag 1
== PacketType 1
== paclen 1
+ paclen 1
< pa_count 1
== pacsize 1
>> pad 1
== pad 2
< pad 5
+ pad 50
| pAdapterInfo 1
* pAdapterInfo 2
< paddedSize 2
== paddr 1
== pAddr 1
| paddr 10
| Paddr 2
== Paddr 3
>> paddr 4
+ paddr 44
< paddr 8
+ paddrbase 2
< padlen 2
+ PADLEN 2
+ padlen 6
< padPages 4
+ PADR 1
+ padr 30
< PADRH 1
== pa_drivers 1
* PAD_WORD_LEN 26
+ PAD_WORD_LEN 4
| PA_ENA_TO_TX2 2
| PA_ENET_RCLK 2
| PA_ENET_TXD 2
&& (page 1
| page 16
< Page 2
== page 29
* page 4
< page 58
+ page 653
>> page 8
* pageable? 16
| _PAGE_ACCESSED 13
== pageaddr 1
| page_addr 1
+ page_addr 1
+ pageaddr 1
>> page_addr 2
>> page_aligned_addr 1
| _PAGE_ASM 2
< PAGE_CACHE_SHIFT 1
+ PAGE_CACHE_SHIFT 34
>> PAGE_CACHE_SHIFT 9
== PAGE_CACHE_SIZE 1
>> PAGE_CACHE_SIZE 1
< PAGE_CACHE_SIZE 10
* PAGE_CACHE_SIZE 3
+ PAGE_CACHE_SIZE 54
* PageCapacity 1
+ page_cluster 1
< pagecnt 1
== page_code 5
| _PAGE_COHERENT 3
>> page_control 1
< page_count 1
* page_count 1
< pagecount 4
* pagecount 4
| _PAGE_CP 1
| _PAGE_CV 1
| _PAGE_DIRTY 2
| _PAGE_E 1
| _PAGE_GLOBAL040 2
| _PAGE_GLOBAL 6
| _PAGE_GUARDED 10
+ page_hash_bits 1
== page_hash_table 1
== PageHeaderLen 1
+ pagei 2
== page_id 3
+ page_idx 3
| _PAGE_IE 1
== page_in_window 2
+ PAGE_IO 1
| PAGE_LEN 4
+ page_length 1
< pagelink 3
| PAGE_MASK 123
| Page_mask 2
>> PAGE_MASK 28
* pagemiss 8
| _PAGE_MODIFIED 7
== page_n_dev 1
| _PAGE_NO_CACHE 14
>> page_nr 1
>> pagenr 2
< pagenr 6
+ page_offs 15
== page_offset 1
< __PAGE_OFFSET 1
== PAGE_OFFSET 2
>> PAGE_OFFSET 2
< PAGE_OFFSET 27
+ PAGE_OFFSET 27
| PAGE_OFFSET 3
+ page_offset 5
+ pageofs 2
+ page_order 25
>> page_order 4
| _PAGE_P 4
| _PAGE_PCD 4
| _PAGE_PL_0 1
| _PAGE_PRESENT 19
+ _PAGE_PSE 1
| _PAGE_PSE 3
| _PAGE_PWT 4
| _PAGE_R4KBUG 3
| _PAGE_READ 5
| _PAGE_RW 16
+ Page_rxb 16
>> pages 2
== pages 3
* pages 4
+ pages 8
< pages 9
+ pages_avail 3
| _PAGE_SECONDARY 4
>> PAGE_SHIFT 103
+ PAGE_SHIFT 448
>> page_size 1
< (PAGE_SIZE 1
< PAGE_SIZE) 1
| PAGE_SIZE 1
== PAGE_SIZE 11
< PAGE_SIZE 130
* page_size 2
+ Page_size 2
>> PAGESIZE 2
| PAGESIZE 2
* PAGESIZE 2
< _PAGE_SIZE_256M 1
* PAGE_SIZE 271
+ PAGE_SIZE 407
>> PAGE_SIZE 89
+ pagesizem1 2
+ pages_mapped 1
>> pages_mapped 2
< pages_mapped 7
+ pages_needed 1
>> pages_needed 2
< pages_needed 7
< pages_of_ram 3
| _PAGE_SOFT 2
+ pages_start 1
< _PAGESZ 4
+ pagetable 4
+ Page_txb 16
| _PAGE_USER 8
| _PAGE_VALID 23
| _PAGE_WRITE 5
| _PAGE_WRITETHRU 2
* paging 1
< PairCount 1
* PairCount 1
| pairIdentifier 1
| PAL 1
== pal1 3
== pal 2
== pal2 3
== pal3 2
< palette 1
== palette 1
+ PALFirstActive 3
>> PAL_HTOTAL 1
== P_ALL 1
| PA_LOWER_BITS 2
* PAL_PIXCLOCK 1
* palreg 1
== PAL_STATUS_SUCCESS 1
>> PAL_VTOTAL 1
+ PA_MRSHPC_MW2 2
< pamsnet_debug 5
== pan 1
< pan 3
+ Panel_1024x768 5
+ Panel_1280x1024 5
+ Panel_1400x1050 5
+ Panel_1600x1200 5
>> panel 3
| panel 7
+ Panel_800x600 3
| PanelID 2
>> PanelID 3
< panelnr 3
* panic_timeout 1
+ panic_timeout 1
< panic_timeout 2
+ PAR0 2
< par1 6
== par 2
< par2 4
< par 26
| PAR 6
| PAR96_BURST 1
< PAR96_BURSTBITS 4
>> PAR96_DESCRAM_TAPSH1 1
+ PAR96_DESCRAM_TAPSH1 1
>> PAR96_DESCRAM_TAPSH2 1
+ PAR96_DESCRAM_TAPSH2 1
| PAR96_PTT 4
>> PAR96_SCRAM_TAP1 2
>> PAR96_SCRAM_TAPN 1
| PAR97_POWER 4
| para 2
+ PARA_LEN 6
| param 13
< param 2
== param 6
>> param 7
+ param 8
== param_count 2
* parameter 3
< ParameterLength 2
* PARAMETERS: 15
* parameters 2
* parameters. 2
* ParamLen 10
+ param_len 2
< ParamLen 5
< PARAM_POOL_SIZE 1
+ params 1
* Params 2
== param_value 9
| Para.Para32[0] 1
+ PAR_CONTROL 18
+ PAR_DATA 19
| PARENB 69
+ parent 1
* parent 2
== parent 24
== parent_busno 1
+ parent_group 1
== parentid 3
== parents 1
| PAR_ERR 4
< PARISC_CR16_HIST_SIZE 1
+ PARISC_CR16_HIST_SIZE 1
+ PARISC_RT_SIGFRAME_SIZE 2
* parity 1
== parity 14
>> parity 2
| parity 22
| PARITY_CHK_ 1
== PARITY_CRC16_PR0 1
== PARITY_CRC16_PR0_CCITT 2
== PARITY_CRC16_PR1 1
== PARITY_CRC16_PR1_CCITT 3
== PARITY_CRC32_PR0_CCITT 1
== PARITY_CRC32_PR1_CCITT 2
| PARITY_ERR 1
| PARITY_ERROR 1
| PARITY_MASK 19
== PARITY_NONE 2
== paritySupport 1
| PARITY_SUPPORT 1
< par_len 1
>> parm 1
+ parm 1
| parm1 2
== parm 2
< parm 20
| parm2 1
== parm_count 1
+ parm_count 1
+ parm_disp 1
| parminfo 2
< parm_len 1
+ parm_offset 2
| PARMRK 13
== parms 1
== parm_tot 1
< parm_tot 2
| PARODD 116
== parp 1
+ PARP 1
* parport 1
| PARPORT_CONTROL_AUTOFD, 1
| PARPORT_CONTROL_AUTOFD 56
| PARPORT_CONTROL_INIT 21
| PARPORT_CONTROL_SELECT 11
| PARPORT_CONTROL_STROBE 19
| PARPORT_DEV_EXCL 1
| PARPORT_DEV_LURK 1
== PARPORT_DMA_AUTO 1
== PARPORT_DMA_NONE 1
| PARPORT_EPP_FAST 8
== PARPORT_IRQ_AUTO 2
== PARPORT_IRQ_NONE 3
== PARPORT_MAX 1
+ PARPORT_MAX 2
< PARPORT_MAX 4
| PARPORT_MODE_COMPAT 1
| PARPORT_MODE_ECP 4
| PARPORT_MODE_EPP 3
| PARPORT_MODE_PCSPP 5
| PARPORT_MODE_SAFEININT 6
| PARPORT_MODE_TRISTATE 4
< PARPORT_PC_MAX_PORTS 1
+ PARPORT_PC_MAX_PORTS 2
< parport_ptr 3
== parport_setup_ptr 1
| PARPORT_STATUS_ACK 5
| PARPORT_STATUS_BUSY 9
| PARPORT_STATUS_ERROR 12
| PARPORT_STATUS_ERROR); 2
| PARPORT_STATUS_ERROR)) 2
| PARPORT_STATUS_PAPEROUT 18
| PARPORT_STATUS_SELECT 12
| PARPORT_W91284PIC 1
+ pArray 1
* parse 1
* Parse 4
< parsed_len 1
< parsed_nr_parts 2
== parsed_nr_parts 3
&& parse.funce.data[1] 1
* parsing 2
* part 1
+ part1 3
+ PART_1_LEN 8
+ PART_3_LEN 1
< part 4
== part 4
| part 6
+ part 6
+ PART_BITS 1
== part_fmt 1
* PartFragRead_SectorsLeft 2
>> part->header.EraseUnitSize; 1
== partial 12
+ partial 16
< partial 19
+ partial_cnt 5
| partial_status 29
< partition 4
| partition 4
* partition 4
< PartitionEntryEndHead 1
+ PartitionEntryEndHead 1
< PartitionEntryEndSector 1
* 'PARTITIONING' 2
== PartitionNumber 1
< PartitionNumber 4
+ partition_off 2
* partitions 1
== partn 1
+ PARTN_BITS 14
| partner 1
| PARTN_MASK 3
< partno_len 1
== part_num 2
== partnum 4
+ PART_PAGE_FIXED_LENGTH 1
+ part_start 1
== pas16_addr 1
== pas16_irq 1
< pas_irq 2
< pas_irq_code 1
>> pas_irq_code 1
< pas_maxi 2
== pas_model 1
&& pass 1
+ pass 1
== pass 14
* pass 2
| pass 3
< pass 8
* passed 1
< pass_end 2
< passes 1
== passes 1
+ PASSES 1
== PASS_REPLAY 1
== PASS_REVOKE 1
== PASS_SCAN 3
+ PASSWD_REG 2
== passwds 1
< pasted 1
+ pasted 2
== paste_entry_position 1
< paste_size 3
+ paste_size 6
== patch 1
* Patch 1
* patch 2
== patch_arg_list 1
< PATCHES 4
+ PATCHES_PER_PAGE 3
* PATCH_NAME_SIZE 2
+ PATCH_NAME_SIZE 2
&& patch_opened 1
* PATH 1
== path 13
* path 2
* path, 2
< path 5
+ path 5
+ path_array 2
< path_code_violations 3
== pathid 1
< pathlen 1
< path_length 1
+ path_length 1
| path_list 1
== path_list 2
| pathmask 1
+ PATH_MAX 1
< paths 1
+ paths 4
< PAT_MAX_RANGES 1
+ PAT_MAX_RANGES 2
* PAT_MEM_OFF 1
== patt 1
< patt 2
== pattern 1
< Patterncount 2
+ paulus 1
| PA_UPPER_BITS 2
== pau_res 5
>> PAUSE 1
* pause 2
| PAUSE 46
* paused 1
== paused 3
< payload 1
+ payload 1
* payload_len 1
< payload_len 4
+ payload_size 2
* payload_size 4
== pB 1
== PB 11
+ PB1500_RTC_ADDR 4
== pb 2
| PB2_DIRB1 2
+ PB3400_MEM_CTRL_SLEEP 2
| PB3_DIRB1 2
+ PB 6
+ pba 1
+ pBA1 1
== pba 3
| pbase 2
+ pbase 2
+ pbBiosAdr 1
| PB_BSE_FDXDIS 4
+ pbcc 1
| PB_ENET_TXD 2
== pbh 1
+ pbi 1
< pBiosCur 1
== pBiosStart 1
+ pBiosStart 1
< pBiosStop 1
== pbits 1
| pblk_value 3
== pblock 1
== pBlock 2
< pblocks 2
== pbm 1
+ PBM_LOGCLUSTERS 1
< PBM_NCLUSTERS 4
== pbook_pci_saves 1
+ pbook_pci_saves 1
== PBOOK_SLEEP_OK 7
+ pbuf 1
+ pBuf 7
+ p_buff 2
* pbus 1
== P_BUSFREE 4
| p_busy_old 2
+ pbyBuffIn 5
+ pc0 1
< pc0 2
== PC0_OFF 1
== PC 1
>> PC 1
| PC 1
+ pc 16
< pc 19
== pc 2
| pc 2
< PC 2
== PC5_SIGNAL 1
== PC8_ACTIVE 3
| PCA200E_CTRL_DIS_CACHE_RD 1
| p_caddin_old 2
| p_caddy_in 2
== pCams 1
* pcano 1
< pcano 2
>> pcano 4
| pCardInfo 1
* pCardInfo 1
| PCATCH 2
+ PCB_CONFIG 6
+ pCCB 2
== pCCB 7
| PCC_INT_ENAB 3
+ PC_CKS_LOC 2
< PC_CKS_RANGE_END 2
| PCC_LEVEL_SERIAL 1
| PCC_LEVEL_TIMER1 2
+ PCD 1
== pcd_drive_count 1
< pc_debug 11
< pcd_retries 1
< PCD_RETRIES 1
* pcd_sector 3
< PCD_SPIN 3
== pcd_unit 1
< PCD_UNITS 8
== PC_ENABLE 1
| PC_ENET_CLSN 2
| PC_ENET_RENA 2
| PC_EST8260_ENET_SQE 2
| PC_F1TXCLK 2
| PC_F2TXCLK 2
| PC_F3TXCLK 2
== pcf8574 1
== pcf8574a 1
< pcf8574_initialized 1
< PCF8584_MAX_CHANNELS 7
== pcf8591 1
< pcf8591_initialized 1
+ PCF8591_SYSCTL_CH0 1
== pcfg1Data 1
== pcf_pending 1
| PCFR_FP 4
| PCFR_OPDE 2
== pCh 2
* pCh 2
+ pCh 2
== pch 7
< p_chan 2
* pcharge 2
< pcharge 4
| p_check 2
== PC_HLS 4
== pChoose 2
| pci0Dev012Base 1
== pci0Dev012Length 1
+ pci0Dev012Length 1
| pci0Dev3andBootBase 1
== pci0Dev3andBootLength 1
+ pci0Dev3andBootLength 1
| pci0Dram0_1Base 1
== pci0Dram0_1Size 1
+ pci0Dram0_1Size 1
| pci0Dram2_3Base 1
== pci0Dram2_3Size 1
+ pci0Dram2_3Size 1
| pci0InternalBase 2
>> pci0IoBase 3
== pci0IoLength 3
+ pci0IoLength 6
+ pci0IoTop 3
>> pci0Mem0Base 3
+ pci0Mem0Base 3
== pci0Mem0Length 3
+ pci0Mem0Length 3
+ pci0Mem0Top 3
>> pci0Mem1Base 3
+ pci0Mem1Base 3
== pci0Mem1Length 3
+ pci0Mem1Length 3
+ pci0Mem1Top 3
* PCI 19
| pci1Dev012Base 1
== pci1Dev012Length 1
+ pci1Dev012Length 1
| pci1Dev3andBootBase 1
== pci1Dev3andBootLength 1
+ pci1Dev3andBootLength 1
| pci1Dram0_1Base 1
== pci1Dram0_1Size 1
+ pci1Dram0_1Size 1
| pci1Dram2_3Base 1
== pci1Dram2_3Size 1
+ pci1Dram2_3Size 1
| pci1InternalBase 2
>> pci1IoBase 3
== pci1IoLength 3
+ pci1IoLength 6
+ pci1IoTop 3
>> pci1Mem0Base 3
+ pci1Mem0Base 3
== pci1Mem0Length 3
+ pci1Mem0Length 3
+ pci1Mem0Top 3
>> pci1Mem1Base 3
+ pci1Mem1Base 3
== pci1Mem1Length 3
+ pci1Mem1Length 3
+ pci1Mem1Top 3
== pci 3
| PCI64_ATTR_PREF 4
| PCI_66MHZ 2
| PCI9050_INTR_REG_EN1 2
== PCI_ACCESS_READ 1
== PCI_ACCESS_WRITE 7
< pciaddr 1
+ pciaddr 1
| pci_addr 10
+ pci_addr 12
>> pci_addr 19
* pciaddr 2
>> pci_address 1
| PCI_Address 1
== pci_addrs 2
== PCI_ANY_ID 8
&& pci_assign_all_busses 1
| PCI_ASSIGN_ALL_BUSSES 4
| PCI_ASSIGN_ROMS 3
| PCIAUTO_IDE_MODE_MASK 4
>> pciauto_lower_iospc 2
| pciauto_lower_iospc 2
>> pciauto_lower_memspc 2
>> pciauto_upper_iospc 1
| pciauto_upper_iospc 1
+ pciauto_upper_iospc 3
>> pciauto_upper_memspc 2
+ pciauto_upper_memspc 3
== pciba_devfs_handle 1
| PCI_BA_IO_SPACE 2
== PCI_BA_MEM_64BIT 6
| PCI_BA_MEM_LOCATION 2
| pci_base 2
+ pci_base 3
== PCI_BASE_ADDRESS_0 2
< PCI_BASE_ADDRESS_0 8
+ PCI_BASE_ADDRESS_0 8
< PCI_BASE_ADDRESS_1 4
< PCI_BASE_ADDRESS_2 4
< PCI_BASE_ADDRESS_5 8
| PCI_BASE_ADDRESS_IO_MASK 8
| PCI_BASE_ADDRESS_MEM_MASK; 1
| PCI_BASE_ADDRESS_MEM_MASK), 1
| PCI_BASE_ADDRESS_MEM_MASK 59
| PCI_BASE_ADDRESS_MEM_PREFETCH 7
== PCI_BASE_ADDRESS_MEM_TYPE_64 1
| PCI_BASE_ADDRESS_MEM_TYPE_64)) 1
| PCI_BASE_ADDRESS_MEM_TYPE_64 21
| PCI_BASE_ADDRESS_MEM_TYPE_MASK 12
| PCI_BASE_ADDRESS_SPACE 27
== PCI_BASE_ADDRESS_SPACE_IO 2
| PCI_BASE_ADDRESS_SPACE_IO 39
== (PCI_BASE_ADDRESS_SPACE_MEMORY 1
+ PCI_BASE_ADDRESS_SPACE_MEMORY 1
== PCI_BASE_CLASS_DISPLAY 2
== PCI_BASE_CLASS_STORAGE 1
| pcibeep_iobase 3
+ pcibeep_iobase 9
== PCIBIOS_DEVICE_NOT_FOUND 2
+ pcibios_entry 1
| PCIBIOS_HW_TYPE1 2
| PCIBIOS_HW_TYPE2 2
| PCI_BIOS_IRQ_SCAN 6
< pcibios_last_bus 10
< pcibios_max_latency 6
| PCIBIOS_MIN_IO 1
+ PCIBIOS_MIN_IO 3
| PCIBIOS_MIN_MEM 1
| PCI_BIOS_SORT 4
== PCIBIOS_SUCCESSFUL 38
== PCIBIOS_SUCCESSFUL); 6
| PCI_BIST_CAPABLE 3
| PCI_BIST_CODE_MASK 4
| PCI_BIST_START 4
+ PCIBM2_FIFO_THRESHOLD 1
+ PCIBM2_INT_CONTROL_REG 1
| PCIBM2_INT_CONTROL_REG_PCI_ERR_ENABLE 2
+ PCIBM2_RESET_REG 15
+ PCIBM2_SEEPROM_BIA 1
+ PCIBM2_SEEPROM_REG 3
+ pci_boards_found 1
| PCIBR_64BIT 4
| PCIBR_BARRIER 8
== PCIBR_D32_BASE_UNSET 8
== PCIBR_D64_BASE_UNSET 8
| PCIBR_DEVICE_FLAGS 4
| PCIBR_DMAMAP_BUSY 2
| PCIBR_DMAMAP_SSRAM 2
< PCIBR_ERRINTR_DISABLE_LEVEL 2
< PCIBR_ERRRATE_THRESHOLD 1
< PCIBR_ERRTIME_THRESHOLD 3
| PCI_BRIDGE_CTL_FAST_BACK 1
| PCI_BRIDGE_CTL_PARITY 1
| PCI_BRIDGE_CTL_SERR 2
| PCI_BRIDGE_CTL_VGA 1
< PCI_BRIDGE_RESOURCES 10
+ PCI_BRIDGE_RESOURCES 11
== PCI_BRIDGE_RESOURCES 2
< pcibr_int_bit 12
+ pcibr_int_bit 14
== pcibr_intr 2
< PCIBR_ISR_MAX_ERRS 3
| PCIBR_NO64BIT 4
| PCIBR_NO_ATE_ROUNDUP 4
| PCIBR_NOBARRIER 8
| PCIBR_NOPRECISE 8
| PCIBR_NOPREFETCH 14
| PCIBR_NOWRITE_GATHER 6
== pcibr_piomap 2
| PCIBR_PRECISE 8
| PCIBR_PREFETCH 8
+ PCIBR_RRB_SLOT_VIRTUAL 44
| PCIBR_VCHAN0 2
| PCIBR_VCHAN1 14
| PCIBR_WRITE_GATHER 6
< pci_bus 1
| &pci_bus, 1
+ pci_bus 1
== Pci_Bus 1
>> pciBus 2
+ PCIBusCfg 4
+ PCIBusConfig 1
< pci_bus_count 3
| PCIBusErr170 1
< PCI_BUSES_TO_SCAN 1
== pciBusTceTableParms 1
== pci_byte 2
| pcic 1
+ PCI_CAP_LIST_ID 2
+ PCI_CAP_LIST_NEXT 2
== pci_card_cnt 1
< pci_card_cnt_max 1
== pci_card_cnt_max 1
+ pci_card_cnt_max 1
== PCI_card_type 2
| PCICFG0_BASE 1
* PCI_CFG_BASE_ADDR_0 4
< PCI_CFG_BASE_ADDRS 3
>> pci_cfg_cmd_reg 2
| pci_cfg_cmd_reg 2
| pci_cfg_cmd_reg_add 2
* PCI_CFG_COMMAND 12
| PCI_CFG_COMMAND 2
< PCI_CFG_SIZE 2
+ PCI_CFG_SPACE_SIZE 2
< PCI_CFG_SPACE_SIZE 3
| pci_cfg_stat 6
+ PCI_CFG_TYPE1_BUS_SHF 1
| pci_class 2
>> pci_class 6
>> PCI_CLASS_BRIDGE_CARDBUS 1
== PCI_CLASS_BRIDGE_CARDBUS 2
>> PCI_CLASS_BRIDGE_EISA 1
>> PCI_CLASS_BRIDGE_HOST 6
== PCI_CLASS_BRIDGE_HOST 9
>> PCI_CLASS_BRIDGE_ISA 2
== PCI_CLASS_BRIDGE_PCI 6
== PCI_CLASS_DISPLAY_VGA 15
>> PCI_CLASS_DISPLAY_VGA 2
>> PCI_CLASS_NETWORK_ETHERNET 4
>> PCI_CLASS_NETWORK_OTHER 2
== PCI_CLASS_NOT_DEFINED 1
== PCI_CLASS_NOT_DEFINED_VGA 6
>> PCI_CLASS_OTHERS 1
== PCI_CLASS_SERIAL_SMBUS 1
>> PCI_CLASS_SERIAL_USB 1
>> PCI_CLASS_STORAGE_IDE 1
== PCI_CLASS_STORAGE_IDE 9
>> PCI_CLASS_STORAGE_SCSI 9
== PCI_CLK_33A 1
+ PCIClkMeas 3
== pci_clock 1
| pcicmd 1
== PciCmd 1
| PCI_CMD_BUS_MASTER 4
| PCI_CMD_IO_SPACE 4
| PCI_CMD_ISP 2
| PCI_CMD_MEM_SPACE 4
+ pcicom_boardnum 2
+ pcicom_boards 1
== PCI_COMMAND 1
+ PCI_COMMAND 1
* PCI_COMMAND 3
== pci_command 4
| pci_command 5
| PCI_COMMAND_BITS_TO_ENABLE 2
| PCI_COMMAND_FAST_BACK 2
| PCI_COMMAND_INVALIDATE 11
== (PCI_COMMAND_IO 1
| PCI_COMMAND_IO 69
== (PCI_COMMAND_MASTER 1
| PCI_COMMAND_MASTER 74
| PCI_COMMAND_MEMORY 73
| PCI_COMMAND_PARITY 20
| PCI_COMMAND_SERR 12
| pci_config 2
+ pci_config_offset 1
+ PCI_CONFIG_VADDR 1
* pci_controller(phb) 1
== pci_controller_root 1
< pci_count 2
+ pcid 1
+ PCI_DATA_1 1
+ PCI_DATA 2
+ PCI_DATA_2 2
+ pci_data 3
== Pci_Dev 1
== pcidev 2
== pciDev 2
== pci_dev 8
== pci_devfn 1
< pci_devfn 3
== pci_dev_i 1
== PCI_DEVICE_AIRONET_4500 1
== PCI_DEVICE_AIRONET_4800_1 1
== PCI_DEVICE_AIRONET_4800 2
+ PCIDeviceConfig 6
| pci_device_from_OF_node(mesh->parent, 1
== PCIDeviceID 1
== PCI_DEVICE_ID_AMD_LANCE 2
>> PCI_DEVICE_ID_APPLE_BANDIT 1
== PCI_DEVICE_ID_BERKOM_A4T 2
== PCI_DEVICE_ID_BERKOM_SCITEL_QUADRO 4
< pci_device_id_cnt 1
== PCI_DEVICE_ID_CYCLOM_Y_Hi 2
== PCI_DEVICE_ID_CYCLOM_Y_Lo 3
== PCI_DEVICE_ID_CYCLOM_Z_Hi 1
== PCI_DEVICE_ID_CYCLOM_Z_Lo 1
== PCI_DEVICE_ID_DEC_21142 2
== PCI_DEVICE_ID_DEC_TULIP 2
== PCI_DEVICE_ID_DEC_TULIP_FAST 2
== PCI_DEVICE_ID_DEC_TULIP_PLUS 2
== PCI_DEVICE_ID_GALILEO_GT96100 2
== PCI_DEVICE_ID_GALILEO_GT96100A 1
>> PCI_DEVICE_ID_INTERG_2010 1
== PCI_DEVICE_ID_MOTOROLA_HAWK 2
== PCI_DEVICE_ID_MOTOROLA_RAVEN 2
== PCI_DEVICE_ID_NCR_53C896 2
== PCI_DEVICE_ID_NINJASCSI_32BIB_LOGITEC 1
== PCI_DEVICE_ID_NINJASCSI_32UDE_MELCO 1
>> PCI_DEVICE_ID_NS_83815 1
== PCI_DEVICE_ID_PERC4_DI_YSTONE 1
== PCI_DEVICE_ID_PERC4_QC_VERDE 1
== PCI_DEVICE_ID_QLOGIC_ISP1020 1
== PCI_DEVICE_ID_QLOGIC_ISP1080 1
== PCI_DEVICE_ID_QLOGIC_ISP12160 1
== PCI_DEVICE_ID_QLOGIC_ISP1240 1
== PCI_DEVICE_ID_QLOGIC_ISP1280 1
== PCI_DEVICE_ID_QLOGIC_ISP2100 3
== PCI_DEVICE_ID_QLOGIC_ISP2200 3
== PCI_DEVICE_ID_QLOGIC_ISP2300 1
== PCI_DEVICE_ID_QLOGIC_ISP2312 1
>> PCI_DEVICE_ID_S3_TRIO 1
== PCI_DEVICE_ID_SGI_IOC3 1
== PCI_DEVICE_ID_SI_SMBUS 1
>> PCI_DEVICE_ID_TI_TVP4020 1
< PCI_DEVICE_ID_VORTEX_GDT6000B 3
< PCI_DEVICE_ID_VORTEX_GDT6555 1
< PCI_DEVICE_ID_VORTEX_GDT6x17RP 3
< PCI_DEVICE_ID_VORTEX_GDTMAXRP 1
== PCI_DEVICE_ID_WORKBIT_STANDARD 1
== pci_dev_m1533 1
== PCIDEV_NULL 5
| pciDevNum 12
>> pciDevNum 4
== pciDevNum 6
== pciDev_proc_root 1
| PCI_DEV_TMOUT 2
== PCI_DFLT_LNSZ 1
< PCI_DFLT_LTNCY 1
== PCI_DM9132_ID 2
== PCI_DMA_BIDIRECTIONAL 5
== PCIDMA_ENDIAN_BIG 4
== PCIDMA_ENDIAN_LITTLE 4
== PCI_DMA_FROMDEVICE 9
== PCI_DMA_NONE 40
== PCI_DMA_TODEVICE 19
| PCI_DOORBELL_INT 2
&& pci_enable_device 1
+ PCI_ENA_MASTER 1
+ PCI_ENA_MEMIO 1
| PCI_EN_FIFO_WR 2
| PCI_EN_INIT_WR 2
| PciErr 3
| PCIErr 4
| PCI_ERRBITS 8
== Pci_Error_Flag 1
| PCIERRSTAT 3
| pci_estat 4
* PCI_EXPANSION_ROM 2
| pci_fix_up 5
| pci_flags 1
== PciFrBuffer 1
== PciFrBufLen 1
== pciFr_proc_root 1
+ pcigame_data 1
< PCI_HBA_MAX 2
== PCI_HEADER_TYPE 1
| PCI_HEADER_TYPE_BRIDGE 1
== PCI_HEADER_TYPE_BRIDGE 4
== PCI_HEADER_TYPE_NORMAL 1
< pci_id_index 1
+ pci_index 1
< pci_index 4
== pci_init_search 1
* pci_insert_device() 1
| pci_int 1
| PCI_INT_1394 1
| PCIINT 2
| PCI_INT_AUX_INT 1
== PCI_INTERRUPT_LINE 1
== PCI_INTERRUPT_PIN 1
| PCI_INT_INT_PEND 2
+ PCIINT_IRQ_BASE 3
< PCIINT_IRQ_LAST 1
| pci_ioaddr0 1
| pci_ioaddr 1
| pci_ioaddr1 1
+ pci_ioaddr1 2
+ pci_ioaddr2 3
+ pci_ioaddr3 3
+ pci_ioaddr 4
+ pci_ioaddr4 3
+ pci_ioaddr5 2
+ pci_io_base_virt 1
< pci_io_base_virt 2
| PCIIO_BYTE_STREAM 28
| PCIIO_DMA_A64 14
| PCIIO_DMA_CMD 6
| PCIIO_DMA_DATA 6
| PCIIO_FIXED 5
== pciio_func 2
== PCIIO_FUNC_NONE 8
== pciio_info 1
| PCIIO_INPLACE 4
| PCIIO_INTR_LINE_C 4
| PCIIO_INTR_LINE_D 4
| PCIIO_NOPREFETCH 6
| PCIIO_NOSLEEP 8
| PCIIO_NOWRITE_GATHER 2
+ PCI_IO_OFFSET 3
| PCIIO_PREFETCH 6
| PCI_IO_RANGE_MASK 8
| PCI_IO_RANGE_TYPE_32 1
| PCI_IO_RANGE_TYPE_MASK 11
== pciio_registry 3
| pciio_slot 12
== pciio_slot 2
>> pciio_slot 2
+ pciio_slot 22
< pciio_slot 4
== PCIIO_SLOT_NONE 23
== PCIIO_SPACE_CFG 2
== PCIIO_SPACE_IO 14
== PCIIO_SPACE_MEM32 6
== PCIIO_SPACE_MEM 4
== PCIIO_SPACE_MEM64 6
== PCIIO_SPACE_NONE 13
== PCIIO_SPACE_ROM 3
+ PCIIO_SPACE_WIN0 2
| PCIIO_WORD_VALUES 12
| PCIIO_WRITE_GATHER 2
>> PCI_IPCIBE_ICMD_SHIFT 8
+ PCI_IPCIBE_ICMD_SHIFT 8
+ PCIIRQ 1
* pci_irq 6
| PCI_IRQ_ASSERT 2
| PCI_IRQ_IGN 2
| PCI_IRQ_INO 2
== pci_irq_line 1
+ pci_irq_line 1
< pci_irq_line 2
== PCI_IRQ_NONE 1
== PCIIRQRoutingInfoLength 9
== pci_isp 1
+ pcikbd_iobase 8
< pci_latency 6
* PCI_LOAD_INTERVAL 3
== PC_ILS 4
< PCILYNX_MAX_MEMORY 1
+ PCILYNX_MAX_MEMORY 6
< PCILYNX_MINOR_AUX_START 1
< PCILYNX_MINOR_RAM_START 1
< PCILYNX_MINOR_ROM_START 1
| pci_maddr 1
| PCIM_CMD_MEMEN 2
| PCIMCR_MRSET_OFF 2
== pci_membase 1
+ pci_membase 1
| pci_memory_address 1
| PCI_MEMORY_ENABLE 4
| PCI_MEMORY_RANGE_MASK 12
| PCI_MEMORY_RANGE_TYPE_MASK 5
| pci_memspace_mask 1
< pci_mem_start 1
>> pci_mem_start 1
== pci_mmap_io 13
== pci_mmap_mem 5
+ pcimouse_iobase 1
== PCIMT_IRQ_EISA 1
< PCIMT_IRQ_ETHERNET 2
+ PCIMT_IRQ_INT2 2
| PCIMulRW 4
< PCIMultiMasterCount 1
| PCI_NO_CHECKS 7
== Pci_Node 1
| PCI_NO_SORT 4
== PCI_NOWHERE 2
+ pci_nr_found 1
< PCI_NUM_CONTROLLER_TYPES 1
< PCI_NUM_RESOURCES 21
== pci_onboard 1
| PCI_OPTION_ENABLE_ROM 2
* PCI-PCI 1
| PCIPCI_ALIMAGIK 4
| PCIPCI_FAIL 4
| PCIPCI_NATOMA 5
| pci_pci_problems 6
| PCIPCI_TRITON 4
| PCIPCI_VIAETBF 2
| PCIPCI_VSFX 3
+ pci_pin 3
| PCI_PM_CAP_D1 2
| PCI_PM_CAP_D2 2
| PCI_PM_CAP_PME_D3cold 2
+ PCI_PM_CTRL 16
| PCI_PM_CTRL_PME_ENABLE 2
| PCI_PM_CTRL_PME_STATUS 1
| PCI_PM_CTRL_STATE_MASK 2
+ PCI_PM_PMC 5
== pci_pmr 1
| PCI_PM_STATE_MSK 4
| PCI_PREF_RANGE_MASK 4
| PCI_PREF_RANGE_TYPE_MASK 4
== PCI_PRIO_HIGH 4
== PCI_PRIO_LOW 4
| pci_probe 13
| PCI_PROBE_BIOS 6
| PCI_PROBE_CONF1 10
| PCI_PROBE_CONF2 9
== PCI_PRODUCT_LMC_DS3 1
== PCI_PRODUCT_LMC_HSSI 1
== PCI_PRODUCT_LMC_SSI 1
== PCI_PRODUCT_LMC_T1 1
+ pcir_adr 5
== pci_rc 1
>> pci_read_cmd 1
| pci_regs_base_offset 1
| PCI_REMAP_DAC 6
&& !(pci_resource_flags(pdev,0) 1
>> pci_rev 1
< pci_rev 2
== pci_rev_id 1
== PCI_REVISION_ID 1
+ PCIR_MAPS 2
< pcir_offset 2
+ pcir_offset 6
== PCI_ROM_ADDRESS 2
| PCI_ROM_ADDRESS_ENABLE 6
| PCI_ROM_ADDRESS_MASK 3
< PCI_ROM_RESOURCE 13
== PCI_ROM_RESOURCE 23
+ PCIR_STATUS 5
< pci_s 2
&& pci_set_dma_mask(pdev, 1
== PCI_SIGNATURE 1
== PCI_SIGNATURE) 1
< pci_slot 2
+ pci_socket_array 14
== PCI_SPEED_UNKNOWN 2
| pcisr 1
< pci_start_index 1
| pci_start_index 1
| PCISTATE_BUS_32BIT 2
| PCISTATE_BUS_SPEED_HIGH 2
| PCISTATE_CONV_PCI_MODE 4
| PCISTATE_RETRY_SAME_DMA 2
| PCISTATE_ROM_RETRY_ENABLE 2
+ PCI_STATUS 2
| pci_status 3
| PCI_STATUS_66MHZ 8
| PCI_STATUS_CAP_LIST 2
| PCI_STATUS_DETECTED_PARITY 12
| PCI_STATUS_DEVSEL_MASK 2
| PCI_STATUS_FAST_BACK); 1
| PCI_STATUS_FAST_BACK 2
| PCI_STATUS_PARITY 2
>> PCI_STATUS_REC_MASTER_ABORT 1
| PCI_STATUS_REC_MASTER_ABORT 4
>> PCI_STATUS_REC_TARGET_ABORT 1
| PCI_STATUS_REC_TARGET_ABORT 5
| PCI_STATUS_SIG_SYSTEM_ERROR) 1
| PCI_STATUS_SIG_SYSTEM_ERROR 2
| PCI_STATUS_SIG_TARGET_ABORT 3
| pci_sts 2
== PCI_SUB_ID_SEDLBAUER 1
== PCI_SUBSYSTEM_ID 1
== PCI_SUBSYSTEM_VENDOR_ID 1
== PCI_subsys_vendor 4
== PCI_SUBVENDOR_SEDLBAUER_PCI 1
== PCI_SUBVENDOR_SPEEDFAX_PCI 1
== PCI_SUBVENDOR_SPEEDFAX_PYRAMID 1
| PCI_SYS_INT_PENDING_PIO 2
* PCI-to-PCI 1
| PCITpBootFromRam 1
| PCITpBusEnable 1
== Pci_Trace_Flag 12
| PCI_USES_MASTER 1
== PCIVendorID 1
== PCI_VENDOR_ID 1
* PCI_VENDOR_ID 1
| PCI_VENDOR_ID 2
== PCI_VENDOR_ID_AIRONET 1
== PCI_VENDOR_ID_AL 1
== PCI_VENDOR_ID_AMD 2
== PCI_VENDOR_ID_BERKOM 6
== PCI_VENDOR_ID_COMPAQ 8
== PCI_VENDOR_ID_GALILEO 1
== PCI_VENDOR_ID_INTEL 10
== PCI_VENDOR_ID_NOTVALID 4
== PCI_VENDOR_ID_PERC4_DI_YSTONE 2
== PCI_VENDOR_ID_PERC4_QC_VERDE 2
== PCI_VENDOR_ID_QLOGIC 2
== PCI_VENDOR_ID_SGI 1
== PCI_VENDOR_ID_SI 1
== PCI_VENDOR_ID_SI) 1
== PCI_VENDOR_ID_WORKBIT 3
== PCI_VENDOR_LMC 5
| pci_viddid 4
| PCI_VPD_FLAG 2
| PCI_VPD_ROM_SZ 2
== pci_write_cmd 1
>> pci_write_cmd 1
| pci_write_cmd 1
>> PCIX_CAPS_BURST_SHIFT 1
+ PCIX_CAPS_BURST_SHIFT 1
| PCIX_COMMAND_MMRBC_MASK 2
+ PCIX_COMMAND_MMRBC_SHIFT 1
| PCIXINITPAT 2
== PCIX_STATUS_HI_MMRBC_4K 1
| PCIX_STATUS_HI_MMRBC_MASK 2
== PC_JOIN 1
| pckbd_read_mask 1
== pc_label 2
| PCL_BIGENDIAN 1
| PCL_CMD_RCV 3
| PCL_CMD_XMT 1
< pclid 1
* pclid 2
== pClient 2
< pcLimit 1
| PCL_ISOMODE 1
* pclk_freq 8
* pclks 1
| PCL_LAST_BUFF 3
* pclock 7
| pcm 1
&& pcm_active 2
== PC_MAINT 1
| pc_mask 2
* pcm_banksize 4
== pcm_bits 1
| pcm_bitsok 2
< pcm_bsize 1
+ pcm_bsize 1
* pcm_bsize 4
== pcm_channels 1
| pcm_channels 1
< PCMCIA_BMT_LIMIT 1
+ PCMCIA_BMT_LIMIT 1
< PCMCIA_IO_WIN_NO 1
* PCMCIA_IO_WIN_NO 2
< PCMCIA_MEM_WIN_NO 3
* PCMCIA_MEM_WIN_NO 3
+ pcmcia_phy_base 2
+ pcmcia_phy_end 2
< PCMCIA_SOCKETS_NO 1
* PCMCIA_SOCKETS_NO 2
< PCMCIA_SPEED_100NS 1
< PCMCIA_SPEED_150NS 1
< PCMCIA_SPEED_250NS 1
== pcm_count 4
== pcmd 2
== pCmd->cmd) 1
| PCM_ENABLE_INPUT 44
| PCM_ENABLE_OUTPUT 47
+ pcm_head 1
| PCM_LR 2
< pcm_lvl 1
* pcm_lvl 1
>> pcm_lvl 3
+ pcm_nblk 1
< pcm_nblk 3
* pcm_nblk 5
&& pcm_opened 1
| PCMOUT 2
| PCMOV_PCMOM 3
>> PCMOV_PCMRCG_BIT 1
+ PCMOV_PCMRCG_BIT 1
&& pcm_qlen 1
< pcm_qlen 3
+ pcm_tail 1
== pcn 2
< pcnet32_debug 10
+ PCNET32_DWIO_BDP 4
+ PCNET32_DWIO_RAP 16
+ PCNET32_DWIO_RDP 5
+ PCNET32_DWIO_RESET 4
| PCNET32_PORT_100 2
| PCNET32_PORT_10BT 1
| PCNET32_PORT_AUI 2
| PCNET32_PORT_FD 3
| PCNET32_PORT_GPSI 1
| PCNET32_PORT_MII 3
+ PCNET32_WIO_BDP 3
+ PCNET32_WIO_RAP 19
+ PCNET32_WIO_RDP 10
+ PCNET32_WIO_RESET 4
+ PCNET_CMD 6
+ PCNET_DATAPORT 9
== PCNET_ISAP 1
+ PCNET_MISC 3
+ PCNET_RDC_TIMEOUT 1
+ PCNET_RESET 3
>> pcon 1
< pconfig 1
>> pconfig 1
| pconfig 1
== pconn_vhdl 2
== p_control 1
== pcontrol 6
+ pc_open: 1
== pcopylen 1
== pcount0 1
== pcount 2
== pcp 4
== PC_QLS 8
== pcr 1
+ PCR 1
< pcr 10
* pcr 3
>> PC_REGNUM 2
| PC_REGNUM 2
| PCR_ENWIN 1
| pcrHS 4
| PCR_PS_DA 2
| PCR_SLOT_0_RST 2
| PCR_SLOT_1_RST 2
| PCR_VPM 1
== pcrwe 2
== pcrwe_h 1
== pCs 1
| PCS_DMODE_GMOE 1
| PCS_DMODE_SM 1
== PC_SIGNAL 2
| PCS_ISTAT_LSC 2
| pcs_lpa 1
| PCS_MIIADV_AP 2
| PCS_MIIADV_FD 1
| PCS_MIIADV_HD 2
| PCS_MIICTRL_ANE 2
| pcs_miistat 3
| PCS_MIISTAT_ANC 1
| PCS_MIISTAT_LS 7
| PCS_MIISTAT_RF 1
| PCSR_S0_BVD1 1
| PCSR_S0_BVD2 1
| PCSR_S0_DETECT 1
| PCSR_S0_READY 1
| PCSR_S0_VS1 1
| PCSR_S0_VS2 1
| PCSR_S0_WP 1
| PCSR_S1_BVD1 1
| PCSR_S1_BVD2 1
| PCSR_S1_DETECT 1
| PCSR_S1_READY 1
| PCSR_S1_VS1 1
| PCSR_S1_VS2 1
| PCSR_S1_WP 1
| PCSTimeout 14
< pctg_hi 2
< pctg_lo 1
== PC_TIMEOUT_LCT 2
== PC_TRACE 2
== pCurrNvRam 1
+ pCurrNvRam 1
== pCurrSCCB 1
* pCurrSCCB 2
== pCurScb 3
< PCWD_NUM_ADDR 1
+ PCXL_DMA_MAP_SIZE 1
== pcxl_dma_start 1
+ pcxl_dma_start 3
+ pcxl_res_size 1
>> pcxl_res_size 3
* pcxl_used_bytes 1
+ pcxl_used_bytes 1
* pcxl_used_pages 1
+ pcxl_used_pages 1
| pcxrFCTLen 6
< PCXX_NUM_TYPES 2
== pd 6
| PD67_INFO_CHIP_ID 4
| PD67_INFO_SLOTS 2
| PD67_MC1_INPACK_ENA 2
| PD67_MC2_SUSPEND 1
< pdar 1
== pdar 1
| pdar 1
+ pdar 4
== pdata 2
+ pdata 2
== pData 2
+ pData 7
== P_DATAIN 3
== P_DATAIN_DT 1
+ PD_BITS 2
| pdc 1
* PDC 1
== pdcb 3
== pDCB 3
== PDC_BAD_PROC 1
< pdc_drv_refcount 1
== pdc_drv_refcount 1
< PDC_DUMMY_BUF 1
== pd_cmd 2
== PDC_NE_MOD 1
< PDC_OK 2
== PDC_OK 22
+ pd_count 2
>> PDC_PAGE_ADJ_SHIFT 1
+ PDC_PAGE_ADJ_SHIFT 2
+ PDC_POLL_DELAY 2
== pdc_quirk_drives 2
== PDC_RET_OK 1
< PD_DEVS 5
| pddr 1
== pd_drive_count 1
== pde 1
| pde 2
| PDEA_pagpxfer_enable 1
+ pdec 1
== pDelayTimer 1
| PD_ENET_TENA 2
| PD_ENET_TXD 2
== pdentry 4
== pDescrMem 1
>> pdev 2
| pdev 2
== pdev 35
== pDev 5
== pdev->device) 1
&& (pdev->device 3
== pDevice 6
| P_DEV_ID_MASK 1
== pdevreg 4
== pdi 2
< PD_ID_LEN 1
+ PD_ID_LEN 2
+ PD_ID_OFF 1
== pd_idx 3
+ pdir_order 1
| p_disk_ok 2
* PD_LOG_SECTS 2
+ pdlptr 4
>> pdl_stop 1
< PD_MAX_RETRIES 5
== pDmiData 1
+ PD_NAMELEN 1
| p_door_closed 1
* PD_PARTNS 1
+ PD_PARTNS 1
| P_DRAINING 4
< pd_retries 5
| pd_scratch 1
+ pd_scratch 4
< PD_SPIN 2
== p_dst 1
< p_dst 2
+ p_dst 3
+ p_dst_first 3
< p_dst_post 2
== pdu 1
+ pdu 4
< pdu_ack 1
+ pdu_ack 1
< pdu_end 5
+ pdu_length 1
== pdu_length 3
* pdu_length 3
< PD_UNITS 12
< pdutype 1
== pdutype 4
== pDvBuf 1
>> pdw 1
< pe 1
* pe 1
+ pe 2
| PE 5
< peak_memory 2
== peeked 1
+ peeked 1
== peer 6
== peer_avl_empty 3
< PEER_MAX_CLEANUP_WORK 1
== peer_mode 1
| peer_mode 1
== peer_nasid 2
== peer_pid 2
< peer_total 2
+ pegasus_ids 1
* PENCAM_TIMEOUT 1
== pend 1
| pend 1
| pend1 1
< p_end 2
< pend 34
+ pend 7
== pendadr 1
* pending. 1
&& pending 1
< pending 3
== pending 3
| pending 3
* pending 4
+ pending 7
< pending_bytes 2
< pending_led_end 2
== pending_led_end 2
< pending_led_start 2
== pending_led_start 2
== pending_scb 7
== pending_scb_count 2
< pending_timer 2
* peng 2
+ pe_off 2
* People 1
== per 2
< per2 2
* per 5
< per 6
< perbuf 1
* per-card 1
< percentage 4
| PERFECT_F 3
+ PerfFilterTable 3
== perfmon_dir 1
* Perform 2
* performance 2
== perf_processor_interface 10
* perhaps 1
| period 1
* period. 1
== period 14
* period 22
>> period 3
< period 38
+ period 5
* period_factor 2
* period_in_ps 1
* periodMCLK 1
+ periodMCLK 1
== PER_LINUX32 6
== PER_LINUX 6
< perm 14
| permanent 1
* PER_MHZ 4
>> permissions 2
* per-name 1
< PERNODE_LEVELS 1
* per-number 1
| PERRORDIS 1
| P_ERR_PEND 4
* persistent 1
== personality 7
>> pert 1
+ pert 2
* pe_start 1
| pf 3
== pf 6
== PF_AX25 1
| PF_BIT 9
* pfc 1
| pfck 1
>> pfck 2
== pf_cmd 2
+ pf_count 2
== pf_drive_count 1
* PF_FD_SPT 2
* PF_HD_SPT 2
< PFI_K_LAT_TIMER_MIN 1
| PFI_MODE_M_DMA_ENB 2
+ PFI_MODE_M_DMA_ENB 2
== PF_INET 4
== pFirstPend 1
| pflags 1
&& (*p)->flags 1
== pfm_alternate_intr_handler 1
| pf_mask 2
< PF_MAX_RETRIES 5
== PFM_CMD_ARG_MANY 2
| PFM_CMD_ARG_RW 1
| PFM_CMD_CTX 13
| PFM_CMD_PID 14
== PFMEM 1
| PF_MEMALLOC 1
| PF_MEMDIE 1
| PFM_FL_INHERIT_ALL 2
| PFM_FL_INHERIT_MASK 4
| PFM_FL_NOTIFY_BLOCK 7
| PFM_FL_SYSTEM_WIDE 5
== PFM_PMD_LONG_RESET 2
| PFM_REGFL_OVFL_NOTIFY 1
| PFM_REGFL_RANDOM 3
* pfn 1
< pfn 3
+ pfn 4
+ PF_NAMELEN 1
== PF_PACKET 1
| PF_R 2
== pFreeMbuf 1
< pf_retries 5
< PF_SPIN 3
< PF_UNITS 12
== PF_UNIX 2
| PF_W 2
== pfx 2
+ PG0_OFFSET 1
== pg 1
+ PG1_OFFSET 1
< pg 2
+ PG2_OFFSET 1
+ PG3_OFFSET 1
+ pg 4
+ pg_addr 3
< pgbreak 1
< pgbuf 2
+ PGBUF_EXPIRE 1
== pgcount 1
== pg_count 2
+ pg_count 3
< pg_count 4
+ pgd 1
>> __pgd 4
+ __pgd 4
+ pgdat_size 1
+ pgd_base 3
+ PG_dcache_dirty 3
< pgd_end 2
== pgdir 1
| PGDIR_MASK 14
+ PGDIR_SHIFT 2
< PGDIR_SIZE 31
* PGDIR_SIZE 4
+ PGDIR_SIZE 82
+ PG_dirty 1
+ PGD_ORDER 4
== pg_drive_count 1
* pgds 1
+ pgd_val 2
>> pg_flags 1
< pgid 1
== pgid 1
== pg_idx 1
< pg_idx 5
== pglen 2
< pglen 9
+ PG_locked 1
| PGMCHK_OPERAND_EXC 2
+ PG_MIG_INTR 2
+ PG_NAMELEN 1
+ pgo 10
+ pgoff 10
< pgoff 2
>> pgoff 2
* pgoff 4
+ pgoffset 5
| pgprot 9
< pgrem 8
== pgrp 1
< pgrp 2
+ PGSEL 4
+ pg_start 2
< pgtable_cache_size 28
+ PG_TMO 3
< PG_UNITS 8
== pg_vec 1
== p_h1 1
== p_h2 2
+ ph 35
< ph 4
| PH_ACTIVATE 19
* Phase 1
| phase 14
+ phase 2
== phase 24
* phase 3
| PHASE 8
| PHASECHG 4
== PHASE_CMDOUT 1
== PHASE_DATAIN 2
== PHASE_DATAOUT 2
| PHASE_DATAOUT 4
| PHASE_MASK 38
== phasemis 2
&& phasemis 2
| PHASEMIS 6
| PHASE_MISMATCH 1
== PHASE_MSGIN 17
| PHASE_MSGIN 2
== PHASE_MSGOUT 12
| PHASE_MSGOUT 2
< phb 1
>> phb 1
== phb 9
+ pHba 3
== pHba 7
| PHB_HANDSHAKE_RESET 3
| PHB_HANDSHAKE_SET 3
< phbidx 1
| PHBITS 1
+ PhbPtr 2
| PH_DATA 19
| PH_DATA_E 1
| PH_DEACTIVATE 26
== pHeader 2
* phex 1
+ PH_FILESZ 4
< PH_HSIZE 2
== P_HIGH 1
* phiIncr 2
== PHILIPS1 16
== PHILIPS2 16
+ PH_OFFSET 4
+ phone 2
+ PHONE_MAXIMUMSIZE 3
< PHONE_NUM_DEVICES 1
+ PHONE_NUM_DEVICES 1
== PHONE_UNIT_ANY 1
| PH_PAUSE 11
| PH_PULL 38
< PH_RESELECT 1
== phs 4
| PHS_MESS_IN 6
| PH_TESTLOOP 1
+ PH_TYPE 6
< PH_UNDETERMINED 1
== phy 1
== PHY_100_A 2
== PHY_100_C 2
| PHY_100_ER0_FDX_INDIC 1
| PHY_100_ER0_SPEED_INDIC 1
< phy 19
>> phy 2
| phy 2
+ phy 3
| PHY_82555_POLARITY_BIT 2
| PHY_82555_SPEED_BIT 2
== PHY_82555_TX 2
+ PHY_ACCESS 8
>> phyad 1
+ phy_addr 1
< phy_addr 2
>> phyaddr 2
| PHYADDR 3
>> phy_addr 8
< phy_address 1
>> PHY_ADDRESS 3
== phyAddrMsg 1
| PHY_B_1000C_AFD 1
| PHY_B_1000C_AHD 1
| PHY_B_1000S_MSF 6
| PHY_B_1000S_MSR 8
| PHY_B_AC_DIS_PM 4
| PHY_B_AN_RF 4
| PHY_B_AS_AN_RES_MSK 4
+ PHY_BASE 5
| PHY_B_AS_PAUSE_MSK 6
| PHY_B_IS_LST_CHANGE 2
| PHY_B_IS_PSE 2
| PHY_Cap_10_Full 2
| PHY_CMD_ACTIVE 6
< PHY_CNT 1
| PHY_CONTROL_AUTO_NEG 2
| PHY_CT_ANE 3
| PHY_CT_LOOP 2
| PHY_CT_RE_CFG 3
| PHY_CT_RESET 2
+ PhyCtrl 3
| phy_data 5
+ phyid 1
== PhyId 1
== phyid 3
| phyid 3
>> phy_id 35
< phy_id 4
| phy_id 6
== phy_id 7
| PHY_ID_MASK 2
< phy_idx 8
== phy_idx 9
| PhyIMsk 4
+ PHY_INTERRUPT 1
| PHY_L_1000C_AFD 1
| PHY_L_1000C_AHD 1
| PHY_L_1000S_MSF 2
| PHY_L_1000S_MSR 1
| PHY_L_AN_RF 2
| PHY_L_IS_ISOL 2
| PHY_LOOPBACK 1
== PHY_LOOPBACK 2
| PHY_L_QS_AS_PAUSE 6
| PHY_L_QS_DUP_MOD 2
| PHY_L_QS_PAUSE 4
| PHY_M_1000C_AFD 2
| PHY_M_1000C_AHD 2
| PHY_M_AN_1000X_AFD 1
| PHY_M_AN_1000X_AHD 1
| PHY_M_AN_100_FD 2
| PHY_M_AN_100_HD 2
| PHY_M_AN_10_FD 1
| PHY_M_AN_10_HD 1
| PHY_M_CABD_ENA_TEST 4
| PHY_M_CABD_STAT_MSK 2
| PHY_M_IS_AN_COMPL 2
| PHY_M_IS_AN_ERROR 2
| PHY_M_IS_FIFO_ERROR 2
| PHY_M_IS_LSP_CHANGE 2
| PHY_M_IS_LST_CHANGE 2
| phy_mode 1
| PHY_M_PS_FULL_DUP 2
| PHY_M_PS_LINK_UP 2
| PHY_M_PS_PAUSE_MSK 6
| PHY_M_PS_SPDUP_RES 2
| PHY_M_PS_SPEED_MSK 2
< phyn 1
| phyn 1
< phyno 1
== PHY_NSC_TX 1
>> PHY_OP_READ 1
>> PHY_OP_WRITE 1
| PhyPkt 2
| PHY_RD_ERR 2
| PHY_READ 3
| phy_reg 19
| PHY_Restart_Auto_Nego 2
* phys 1
< phys 3
== phys 5
| phys 6
+ phys 6
< physaddr 1
+ physaddr 1
>> physaddr 13
< phys_addr 15
| physaddr 3
+ phys_addr 36
>> phys_addr 6
< phys_base 1
== physbase 1
| phys_base 1
>> phys_base 4
+ phys_base 7
>> phys_cpu_id 1
+ PhysDestBuf 1
== phys_dev 1
| phys_dst 1
* physical 2
+ PhysicalAddress 1
== PhysicalAdrHigh 1
< PhysicalDeviceIndex 2
== PhysicalDeviceInfo 8
== physical_end 4
< phys_initrd_end 1
< PHYSMAP_NUMBER 3
| phys_mbox 3
>> physmem 2
+ phys_mem 2
>> PHY_SOF 2
| physpage 1
>> phys_page 2
| phys_page 2
== PHY_SPEED_100 1
== PHY_SPEED_10 1
< PhysPortIndex 15
+ PhysPortIndex 23
< PhysPortMax 9
+ PhysSourceBuf 1
| PHY_ST_AN_OVER 10
| PHY_STAT_10FDX 3
| PHY_STAT_LINK 1
| PHY_STATUS 2
| PHY_ST_LSYNC 4
>> phytype 1
| PHY_WRITE 3
| PHY_X_AN_FD 1
| PHY_X_AN_HD 1
| PHY_X_AN_RFB 2
| PHY_X_P_SYM_MD 2
| PHY_X_RS_FD 4
| PHY_X_RS_PAUSE 4
< pi 1
== PI 1
| PI 1
== pi 2
>> pi 2
+ pi 2
| PIA_DDR 1
+ PI_ALIGN_K_DESC_BLK 1
< pias 1
>> pib 1
| pib 1
+ pic 1
* PIC 1
+ PIC 1
>> pic 2
+ pica 3
+ picb 2
< PI_CMD_ADDR_FILTER_K_SIZE 1
+ PI_CMD_REQ_K_NUM_ENTRIES 2
+ PI_CMD_RSP_K_NUM_ENTRIES 2
| PI_CONFIG_STAT_0_M_INT_ENB 2
| PI_CONFIG_STAT_0_M_IRQ 2
* <pid> 1
&& pid 2
== pID2 3
< pid 29
* pid 3
== pid 38
| pid 4
>> pide 7
< PIDHASH_SIZE 1
== PID_IN 3
+ pidmap_array 3
+ PIDMAP_ENTRIES 2
< pid_max 1
== P_ID_NONE 1
== PID_OUT 1
== P_ID_RESERVED 1
< PIDTYPE_MAX 2
< pidx 1
== piece 1
+ piece 4
+ pIERbase 1
| PI_ERR_ST0_ADDR_MASK 2
+ PI_ERR_ST0_ADDR_SHFT 1
| PI_ERR_ST0_CMD_MASK 2
| PI_ERR_ST0_OVERRUN_MASK 1
| PI_ERR_ST0_REQNUM_MASK 2
| PI_ERR_ST0_SUPPL_MASK 2
| PI_ERR_ST0_VALID_MASK 2
| PI_ERR_ST1_WRBRRB_MASK 1
| PI_FMC_DESCR_M_RCC_CRC 1
| PI_FMC_DESCR_M_RCC_FLUSH 1
+ pIFRbase 1
>> piic 4
* PI_INT_MASK_OFFSET 6
== PIIX4_dev 1
< piix4_initialized 2
| PIIX4_OCW3_ISR 2
== PIIX4_QUICK 2
== piix4_smba 1
< pil 1
== pil 1
+ pil 1
>> PIM_VERSION 1
+ pIn0 1
>> pin 1
+ pIn 1
< pin 15
== pin2 2
* pin 25
+ pin 30
== pin 5
== pInfo 1
< PIN_MAP_SIZE 2
< pinned 1
+ pInOdd 1
| pins 13
< pins 4
* pins 6
+ pins 9
< pins_len 3
< pins_offset 1
+ pins_offset 2
+ pins_version 1
< pins_version 2
== PINT0_IRQ 1
| p_int 4
== PINT8_IRQ 1
+ PINT_IRQ_BASE 5
== pinv 3
| pio 1
+ pio 13
< pio 15
== pio 4
+ PIOaddr 4
| piobuf 2
| PIOCPARM_MASK 2
+ PIO_FIFO_1 6
+ PIO_FIFO_CNT 2
+ PIO_INT_REG 10
< pio_len 1
| PIOMAP_FIXED 2
| PIOMAP_FLAGS 4
| PIOMAP_NOSLEEP 1
< PIO_MAX_SPEED 1
| PIO_MODE 6
< pio_mode 7
== PIO_NOT_EXIST 1
== piord 1
>> piord 2
| piospeed 5
| pio_status 1
+ piows 1
== PI_PCTRL_M_BLAST_FLASH 1
| PI_PCTRL_M_CMD_ERROR 2
< pipd 1
< pipe 16
| pipe 2
== pipe 3
< PIPE_BUF 2
== PIPE_BULK 12
== PIPE_CONTROL 9
+ piped_diff 1
| PIPE_DEVEP_MASK 2
== PIPEinput 4
== PIPE_INTERRUPT 3
== PIPE_ISOCHRONOUS 1
== PIPEoutput 1
< pipesize 1
+ PIPE_SIZE 1
* pipesize 3
| PI_PSTATUS_M_HALT_ID 2
| PI_PSTATUS_M_STATE 2
| PI_PSTATUS_M_TYPE_0_PENDING 1
| pir 2
* PI_RCV_DATA_K_SIZE_MAX 2
| P_IR_ERR 3
| P_IR_PE 4
== pirq 1
+ pirq 18
>> pirq 4
| pirq 4
< pirq 8
| P_IR_SLCT 4
+ PIS 1
| pis 2
== PI_STATE_K_DMA_UNAVAIL 2
== PI_STATE_K_HALTED 3
== PI_STATE_K_LINK_AVAIL 1
== PI_STATE_K_RESET 2
== PI_STATE_K_UPGRADE 2
| PITA_INT0_STATUS 4
| PITA_PARA_MPX_MODE 3
| PITA_PARA_SOFTRESET 2
| PITA_SER_SOFTRESET 1
< pitch 2
== pitch 3
| pitch 3
>> pitch 8
* pitch 8
>> PITCH_CONTROL 2
+ pitch_value 1
* pitch_value 4
| PI_TYPE_0_STAT_M_BUS_PAR_ERR 1
| PI_TYPE_0_STAT_M_NXM 1
| PI_TYPE_0_STAT_M_PM_PAR_ERR 3
| PI_TYPE_0_STAT_M_STATE_CHANGE 1
| PI_TYPE_0_STAT_M_XMT_FLUSH 1
* pixclk_d 4
* pixclock 2
< pixclock 3
== pixel 1
* pixel 1
< pixelDepth 2
* pixelDepth 4
< pixelmnp 1
== pixelmnp 1
| pixelmnp 2
* pixels_per_line 1
* pixelsperline 1
+ PixelsPerLine 1
| pixel_start 1
< pixel_vco 1
== PIXEL_WHITE_MAC 1
< pixel_x 1
>> pixel_x 3
| pixel_x 6
* pixel_x 7
< pixel_y 1
* pix_exp 1
| pixin 1
| pixpost 1
| pixsize1 2
== pixsize2 2
| pix_width 1
* pixx 4
== pKernDestBuffer 6
== pKernSourceBuffer 20
== pKernStateBuffer 8
== pkey_buf 1
| pkt 2
== pkt 7
| pkt_addr 1
+ PKT_BUF_SZ 3
>> PKT_BUF_SZ 5
| PKT_BUF_SZ 5
* PKT_BUF_SZ 8
| PKT_CMD_BIT 6
< PKT_COPY_THRESHOLD 1
| PKT_GOOD 2
| pkt_hdr 5
== pkt_len 1
>> pktlen 1
| pktlen 1
* pkt_len 1
+ (pkt_len 1
< pktlen 2
>> pkt_len 3
< pkt_len 61
| pkt_len 7
+ pktlen 7
+ pkt_len 93
+ pktlength 1
< pktlength 2
* PKT_MAX_DATA_LEN 1
< PKT_MAX_DATA_LEN 2
+ pkt_offset 2
+ pkt_pointer 1
| PktRxOk 3
>> PKTSIZE 1
+ PKTSIZE 1
+ pktsize 2
* PKTSIZE 2
+ pkt_size 3
| PKTSMask 4
| pkt_stat 6
| pkt_status 1
+ PktStatus 3
| PKT_STATUS_ACK) 1
< pkts_to_be_removed 1
== pkts_to_be_removed 1
+ PKT_SZ 4
+ pktsze 4
< pktsze 5
| PktTooLong 1
| PktTxed 1
== pl 2
+ plabel 1
< place 1
== place 1
| place 1
* place 1
* place. 1
== placeptr 2
* places 1
* PLANB_DUMMY 1
| PLANB_FRM_IRQ 1
* PLANB_MAX_FBUF 4
+ PLANB_MAXLINES 1
* PLANB_MAXPIXELS 1
+ PLANB_MAXPIXELS 2
< planb_num 1
== planb_num 1
* plane 1
| planer 1
* planes). 2
< plast 1
< PLAT_CLUMPS_PER_NODE 1
< platform_base_freq 1
* platform_base_freq 2
+ platform_len 1
+ plat_node_bdata 1
* play 1
| Play 1
+ playback_ctrl_size 3
* playing 1
== playing_mode 11
* playrate 1
< playrate 4
== playrate 4
+ PLAY_TO 1
== plcip 1
== plc_rev 1
== PLC_REVISION_A 1
== PLC_REV_SN3 1
| p_lcs_door_closed 1
| p_lcs_door_locked 1
+ pld 9
| PL_EBUF_ERR 1
>> plen 1
| plen 2
== plen 4
< plen 6
+ plen 6
* plen 7
< plength 1
== plength 1
+ plength 2
| PLE_NOT_SCSI_DEVICE 2
== PLIP_MAX 1
< PLIP_MAX 3
== pll 1
>> pll 15
< pll 2
* pll 2
+ pll 2
| PLLCC_CDR_73_104_MHZ 2
| pll_ctrl 2
+ plldf 1
| PL_LE_CTR 1
| pll_index 2
+ pll_info_offset 2
+ pllmf 1
| PLLPCICR_POWERON 2
* pll_ps 1
+ pll_ps 1
* pll_ref_div 1
| PL_LSDO 1
| PL_LS_MATCH 1
| PL_MINI_CTR 1
| PL_NP_ERR 1
== pLoggedInPort 13
== PLOGI_LEN 1
>> plong 1
| plong 1
| PL_PARITY_ERR 1
| PL_PCM_BREAK 1
| PL_PCM_CODE 4
| PL_PCM_ENABLED 1
| PL_PHYINV 1
| PL_RESET_OUT 1
| PL_RLBP 2
| PL_SELF_TEST 2
| PL_S_EN 1
| PL_TNE_EXPIRED 1
| PL_TPC_EXPIRED 1
| PL_TRACE_PROP 4
< plus 1
| PLUS 3
| PL_VSYM_CTR 1
+ PLX_BASE 2
+ PLX_CNTRL 10
| PLX_CTRL_SEPRD 6
* PLX_DMA0_DESCRIPTOR 2
* PLX_DMA0_LCL_ADDR 1
* PLX_DMA0_MODE 4
* PLX_DMA0_PCI_ADDR 1
* PLX_DMA0_SIZE 1
== plxdma 1
+ plxdma 1
| PLX_DMA_CSR_0_DONE 3
| PLX_DMA_CSR_0_ENABLE 1
| PLX_DMA_CSR_0_START 1
* PLX_DMA_CSR 2
| PLX_DMA_DESC_EOC 1
| PLX_DMA_DESC_TO_HOST 1
+ PLX_INCSR 2
+ PLX_INTCSR 4
| PLX_INTCSR_INTEN 3
== PLXIOBase 1
| PLXIOBase 1
+ PLXIOBase 1
+ PLX_SPACE0_RANGE 2
* pm 1
< PM 1
| PM2F_CONFIG_FB_PACKED_DATA 2
| PM2F_CONFIG_FB_READ_SOURCE_ENABLE 2
| PM2F_HSYNC_ACT_HIGH 1
| PM2F_RD_GUI_ACTIVE 2
| PM2F_RD_TRUECOLOR 3
| PM2F_VSYNC_ACT_HIGH 1
* PM2_REFERENCE_CLOCK 2
>> PM2VI_RD_CLK0_PRESCALE 1
>> PM2VI_RD_CURSOR_PALETTE 1
>> PM2VI_RD_CURSOR_PATTERN 1
| PM3ByApertureMode_BYTESWAP_BADC 4
| PM3ByApertureMode_BYTESWAP_DCBA 4
| PM3ByApertureMode_PIXELSIZE_16BIT 1
| PM3ByApertureMode_PIXELSIZE_32BIT 1
| PM3Config2D_ForegroundROPEnable 28
| PM3FBDestReadMode_Enable0 2
| PM3FBSourceReadMode_ReadEnable 2
== pm3fb_timing_retry 1
| PM3FBWriteMode_OpaqueSpan 2
+ PM3_FONTNAME_SIZE 1
< PM3_MAX_BOARD 17
+ PM3_OPTIONS_SIZE 2
| PM3RD_ColorFormat_COLOR_ORDER_BLUE_LOW 10
| PM3RD_KClkControl_SOURCE_PLL 2
| PM3RD_MClkControl_SOURCE_KCLK 2
| PM3RD_MiscControl_DIRECTCOLOR_ENABLE 4
| PM3RD_MiscControl_HIGHCOLOR_RES_ENABLE 4
| PM3RD_SClkControl_SOURCE_PCLK 2
| PM3Render2D_XPositive 4
| PM3Render2D_YPositive 28
| PM3VideoControl_HSYNC_ACTIVE_HIGH 2
| PM3VideoControl_PIXELSIZE_32BIT}} 1
| PM3VideoControl_PIXELSIZE_32BIT}}, 1
| PM3VideoControl_PIXELSIZE_8BIT}}, 27
| PM3VideoControl_PIXELSIZE_8BIT}} 29
| PM3VideoControl_VSYNC_ACTIVE_HIGH 2
+ pm 9
== pmache 4
== pmac_ide_count 2
< pmac_ide_count 4
&& pmac_newworld 1
< pmac_nvram_NR 1
< pmac_nvram_OF 1
| PMAC_SCC_FLAG_XMON 4
== PMAC_TYPE_COMET 1
+ PMAC_XPRAM_MACHINE_LOC 4
+ PMAG_BA_BT459_OFFSET 2
+ PMAG_BA_ONBOARD_FBMEM_OFFSET 1
+ PMAGB_B_BT459_OFFSET 2
+ PMAGB_B_ONBOARD_FBMEM_OFFSET 1
< pmap_entries 2
| P_MASK 2
| pmask 4
== pmath_buf 1
< p_max 3
== PMAX_LANCE 2
== pMb 1
| PMBAR 10
+ pmbase 17
== pmbase 2
| pmbase 2
+ pm_buffer 3
>> pmc0 1
| pmc0 1
| PMC551_PCI_MEM_MAP_ENABLE 4
== pm_cap 1
>> pmccfg 1
== PMC_CONTROL_CPI 1
== PMC_CONTROL_TLB 1
| PM_CTRL_ENABLE 1
< pmd 1
+ pmd 1
+ PMDCSR 2
< pmd_end 4
| PMD_MASK 10
== pmdp 3
* pmds 1
| PMD_SECT_AP_WRITE 1
>> PMD_SHIFT 2
+ PMD_SHIFT 2
* PMD_SIZE 2
< PMD_SIZE 29
+ PMD_SIZE 72
| PMD_TYPE_SECT 1
== pmem 1
+ pMemory 1
== P_MESGIN 10
== P_MESGOUT 17
== pmif 12
| PMINFO 2
&& pmi_setpal 1
== pm_kbd_request_override 1
| PML4_MASK 2
+ PML4_SIZE 1
== pmode 1
== pmr 2
+ pmr 2
== PM_RESUME 3
== pMsg 2
+ pMsg 2
== pMsgBlock 2
== PM_SUSPEND 3
* PM_TIMER_FREQUENCY 2
< pmtu 1
< pmu_battery_count 2
+ pmu_cur_battery 2
+ PMU_FIRST_COUNTER 1
| PMU_INT_ADB 4
| PMU_INT_ADB_AUTO 1
| PMU_INT_PCEJECT 2
| PMU_INT_SNDBRT 3
| PMU_INT_TICK 4
== PMU_KEYLARGO_BASED 7
== pmu_kind 8
== PM_UNKNOWN_DEV 1
== PMU_OHARE_BASED 3
+ pmuport 1
| PMU_POW0_HARD_DRIVE 2
| PMU_POW0_OFF 1
| PMU_POW0_ON 1
| PMU_POW_BACKLIGHT 2
| PMU_POW_OFF 1
| PMU_POW_ON 1
| PMU_PWR_AC_PRESENT 4
== pmu_state 21
< pmu_suspended 3
== PMU_UNKNOWN 2
< pn 1
== pn 1
| pn 1
+ pn 1
+ pname 1
== pname 2
< PNEIGH_HASHMASK 2
== pnetwork_number 12
== pNewAddr 1
== pnewadr 1
* p->next_line); 1
+ p_n_num 1
+ pNonSys 1
== P_NORMAL 1
* PnP 1
< pnp_cards 1
< pnp_ide_dev_idx 2
&& pnplegacy 1
+ PNR_ARR 16
+ pnt1 2
+ pnt 4
< pnum 7
== pnva 1
* p_n_width 1
== po 1
< po 3
+ POF_BOOT_LOADER_PAGE_SIZE 1
+ poff 2
* poffset 2
< poffset 3
+ poffset 3
+ poh 2
== poh 4
&& poh_next 1
&& poh_prev 1
== pohRoot 1
* point 3
== pointer 1
+ POINTER 15
* Pointer 2
* pointer 5
< pointer_amount 3
+ pointer_amount 4
* pointers 3
== POINTER_TO_FLASH 1
< points 1
* points 1
== points 2
| pol 2
+ POLARIS_DENSE_IO_BASE 1
+ POLARIS_DENSE_MEM_BASE 1
== polarity 1
>> polarity 1
>> polarity_port 2
== pOldSccb 1
< policy 1
| policy 4
== policy 5
| POLICY_AA 3
| POLICY_AB 2
| POLICY_AM 2
| POLICY_AS 2
| POLICY_BA 2
| POLICY_BB 2
| POLICY_BM 2
| POLICY_BS 2
| POLICY_MA 2
| POLICY_MB 2
| POLICY_MM 5
| POLICY_MS 2
| POLICY_SA 2
| POLICY_SB 2
| POLICY_SM 2
| POLICY_SS 2
< poll_count 1
< POLL_COUNT 15
== POLL_COUNT 7
* polled-IO. 3
| POLLERR 6
| POLLEX_SET 2
< POLLFD_PER_PAGE 2
* POLLFD_PER_PAGE 2
&& PollFlag 1
+ poll_for 1
| POLLHUP 6
| POLLIN 124
+ POLL_IN 2
| POLLIN_SET 2
* poll_interval 2
+ poll_interval 2
* POLL_INTERVAL 2
== poll_interval 6
< POLL_LATCH_CNT 1
* poll_msec 4
| POLLOUT 104
| POLLOUT_SET 2
| POLLPRI 2
| POLLRDBAND 1
| POLLRDNORM 138
+ poll_time 1
* poll_time 2
< POLL_TIMEOUT 1
+ POLL_TIMEOUT 5
| POLLWRNORM 104
< pol_res 1
| poly 1
== pool 1
< pool 17
>> pool 2
+ pool 2
* pool 7
| pools 2
* pools 3
== pool_size 1
* POOL_SIZE 3
< POOL_SIZE 4
+ poolwords 1
< pop_count 2
< pops) 1
* Populate 1
== POR_1_INDEX 2
== POR_2_INDEX 2
| P_OR_AFXN 3
| POR_BOX_16 2
| POR_BUS_DIP16 3
| POR_BUS_SLOT16 1
| POR_CEX4 1
| PO_READ 2
| P_OR_INIT 4
== POR_MAGIC_1 1
== POR_MAGIC_2 1
| P_OR_SLCT_IN 3
+ port0 5
+ port1 2
< port 143
+ PORT 17
== port2 1
* port 21
+ port2 1
+ port 268
== port3 1
+ port3 1
| port 34
* Port 4
== port 40
>> port 43
== Port 7
| porta 2
< port_aaui 1
>> portaddr 1
| portaddr 1
== portals 2
< port_base 3
+ portbase 3
+ port_base 44
== portc 2
| portchange 5
< port_cnt 1
+ PORT_COMMAND 3
| PORT_CONNECT 9
< port_count1 1
+ PORT_COUNT 2
+ port_count 3
== portcount 4
< PORT_COUNT 4
>> portcr_mask 1
| portcr_mask 2
| PORT_CSC 5
+ PORT_DATA 3
| PORT_ENABLE_CHANGE 2
| PORT_ENABLE_STAT 2
| port_error 1
&& port_found 2
>> port_id 1
>> portid 17
| portid 2
== portid 3
| PORTID_CHANGED 1
+ port_in 3
< port_index 2
< PortIndex 3
+ port_index 4
+ port_len 2
== portlist 1
| PORT_LOW_SPEED_DEV_ATTACH_STAT 5
< PortMax 2
< PORT_NAME_LEN 1
== portno 1
>> portno 1
* portno 6
+ portno 8
< portnr 4
| port_num 1
+ portnum 1
== portnum 2
< port_num 3
* port_num 3
== port_num 4
== PortNumber 1
+ port_number 24
| PORT_OC 3
| PORT_OCC 4
== port_out 2
| PORT_OWNER 9
| PORT_PE 9
| PORT_PEC 6
== PORT_POTS 1
| PORT_POWER 5
== portptr 2
+ port_range 4
| PORT_RESET 6
| PORT_RESUME 2
< PORT_RSA_MAX 1
== ports 1
* ports 1
< ports 11
+ ports 3
< Ports 3
< ports_c 4
+ PORTSEL_AUI 1
| PortSelfTest 2
+ PORTSEL_GPSI 2
== PORT_SOFTWARE_RESET 2
< PORTS_PER_MODULE 3
* PORTS_PER_MODULE 3
+ PORTS_PER_MODULE 4
+ PORTS_PER_RTA 1
* PORTS_PER_RTA 2
< PORTS_PER_RTA 4
| port_status 1
+ PORT_STATUS 1
| portstatus 5
| PORT_SUSPEND 6
* PORT_SZ 2
>> port_val 2
| pos0 7
| (pos 1
* POS 1
== POS1064_XMISCCTRL 2
== POS1064_XPIXCLKCTRL 2
== pos1 1
>> pos1 1
+ pos1 2
| pos1 5
< pos 204
== pos 22
>> pos2 5
| pos2 5
+ pos 302
>> pos3 2
* pos 35
| pos3 6
>> pos3a 1
>> pos3j 1
>> pos 41
>> pos4 4
| pos 44
| pos4 4
| POS 5
| pos5 5
>> POS 6
| pos_audio_end 1
+ pos_audio_end 1
>> pos_audio_end 2
| pos_audio_start 1
+ pos_audio_start 1
>> pos_audio_start 2
| POS_EN_BUS_ERR 2
== pos_in_item 2
+ pos_in_item 4
< pos_in_item 7
| POS_IOSEL 1
| POS_IRQSEL 2
| position 1
< position 14
+ position 20
+ Position 24
>> position 4
== position 8
== POSITION_FOUND 9
== POSITIVE_ACK 12
+ POS_REGS 1
| possible 2
* possible, 2
* possible 4
< possible_len 1
== possible_len 1
| POSSIBLE_RECORDING_DEVICES 2
* possibly 1
< possition 1
+ possition 2
< post 1
== post 1
+ post 1
* post 2
== post_buffers 1
+ post_buffers; 1
< post_buffers 2
+ post_buffers 2
* postpone 1
== postponed_rq 3
== post_qic117b 2
+ posttime 3
| posx 1
* potential 1
| potgor 2
== p_our_id 2
+ pOut0 2
+ pOut 4
+ pow2 16
+ POW2_SECT_SIZE 2
* pow 7
< power 1
* power 1
< power2 1
== power2 2
| POWER2 4
+ power2 7
| POWER 501
* Power 7
>> power_adjust 2
| power_adjust 2
>> power_band 2
| power_band 2
* powerbooks. 3
* power-down 1
== powerdown 2
* POWERDOWN_TIMEOUT 1
* power_left 1
< power_level 2
== POWERMATE_PAYLOAD_SIZE 1
| POWERMGM_EVENTS 1
+ POWERNOW_IOPORT 7
== poweroff_method 1
== power_on_time 2
+ powerpc_num_opcodes 2
+ powerpc_opcodes 2
== power_reg 1
== POWERSAVE_CAM 2
| POWER_SYSTEM_OFF 2
+ POWERTEC_FAS216_SHIFT 2
| POWERUP 2
| PO_WRITE 6
== pp 16
| pp 2
+ pp 5
>> pp 9
== pPab 17
+ ppa_hosts 1
+ ppb 12
| ppb 2
== ppb_hi 2
| PP_BIT_IDP 1
+ PP_BIT_IDP 2
+ ppbuf 1
+ PPC4XX_TLB_SIZE 1
< PPC4XX_TLB_SIZE 3
| PPC 603
| PPC64_ATTN_MESSAGE 2
| PPC64_DUMP_MESSAGE 2
| PPC64_IPL_MESSAGE 2
== ppc64_isabridge_dev 1
| PPC64_TERM_MESSAGE 2
+ PPCData 1
< PPCDBG_NUM_FLAGS 3
| PPC_FEATURE_32 6
| PPC_FEATURE_601_INSTR 1
| PPC_FEATURE_64 5
| PPC_FEATURE_HAS_ALTIVEC 9
| PPC_FEATURE_HAS_MMU 6
| PP_CISCO 1
| PPC_LDD3 1
| PPC_LDD4 1
== PPC_MSG_RESCHEDULE 1
| PPC_OPCODE_601 2
| PPC_OPCODE_PPC 6
| PPC_OPERAND_ABSOLUTE 8
| PPC_OPERAND_CR 4
| PPC_OPERAND_NEGATIVE 2
| PPC_OPERAND_NEXT 2
| PPC_OPERAND_OPTIONAL 6
| PPC_OPERAND_PARENS 4
| PPC_OPERAND_RELATIVE 8
| PPC_OPERAND_SIGNED 24
| PPC_OPERAND_SIGNOPT 2
| PPCR 3
| PPC_SCLK 1
* ppc_tb_freq 2
| PPC_TXD4 1
| PP_FLAGMASK 2
== P_PGID 3
+ PP_IA 1
== P_PID 3
| PP_KEEPALIVE 1
== pplength 1
| PP_MSK_PSUM_MB 1
< PP_NO 1
== PP_NO 1
+ PP_OFF_MAX_ADD_PARTS 3
+ PP_OFF_NBR_ADD_PARTS 5
+ PP_OFF_PART_UNITS 2
+ PP_OFF_RESERVED 2
+ p_port 32
< ppos 4
== ppos 6
== ppp 6
== PPP_CCP 11
== PPP_CCPFRAG 2
== PPP_COMP 1
>> PPP_COMP 1
| PPP_DCD_CTS_DROP 2
== pppdev 1
== PPP_ESCAPE 2
== PPP_FLAG 2
== PPP_GOODFCS 2
+ PPP_HDRLEN 10
| PPP_INTR_RXRDY 1
| PPP_INTR_TXRDY 1
== PPPIOCDETACH 1
== PPPIOCGNPMODE 1
== PPPIOCSPASS 2
== PPPIOCSPASS32 2
== PPP_IP 1
== PPP_LCP 8
== PPP_MP 1
>> PPP_MP 1
< PPP_MRU 3
< PPP_MTU 1
* PPPoATM 1
* PPPOE_HASH_BITS 5
+ PPPOE_HASH_SIZE 1
< PPPOE_HASH_SIZE 2
== ppp->owner) 1
| PPPOX_BOUND 2
| PPPOX_ZOMBIE 4
&& ppp->pass_filter.filter, 2
== ppp_priv_area 2
== ppr_options 4
| pPrt 2
| PP_RWXX 2
* pps 1
+ PPS_AVG 1
+ pps_freq 2
>> pps_jitter 1
== ppstart 1
== pps_valid 1
== PPS_VALID 1
== pptr 3
+ ppw 1
| p_quintet 1
| p_r1 1
>> p_r1 3
== pr 2
>> p_r 2
| p_r 2
| PR_64_BITS 3
< p_rate 2
< prbnum 1
* PRD_BYTES 2
< PRD_ENTRIES 1
* PRD_ENTRIES 2
< pre 1
+ pre 1
+ PRE 2
== preaction_val 4
+ preallocated 1
< prealloc_goal 2
+ prealloc_size 1
< pre_chan 1
< precision 5
== precision_loss 1
* precission 1
* Predefined 7
< pre_dev 1
< preDiff 1
* preemption 1
< prefered_lft 1
< preferred_console 1
== preferred_console 1
| PREFETCH_EN 1
* PREFETCH_STRIDE 1
== prefix 1
| PREFIX_FASTWR 4
| PREFIX_IO16 8
>> prefixlen 1
| prefixlen 1
+ prefix_len 8
< prefix_length 2
+ prefix_length 3
== prefix_size 1
+ prefix_size 3
< PREFIX_SS_ 2
== PrefPort 1
>> p_reg 2
+ PREHDR_LEN 3
== prehistoric 2
+ PRELOAD 2
>> pre_mem_base 1
+ pre_mem_base 1
+ PRE_MEM_BASE 1
>> pre_mem_length 1
+ pre_mem_length 1
+ PRE_MEM_LENGTH 1
== preop_val 3
* prepare/commit 1
== _PREP_IBM 4
== _PREP_Motorola 5
== _prep_type 7
| PREQDIS 2
== pre_qic117c 2
< preRemainder 4
== pres 1
>> prescale 1
+ prescale 2
< prescale 3
* prescale 5
* PRESCALE_FREQ 2
+ PRESCALE_VALUE 4
* PRESCALE_VALUE 6
+ presc_count 4
* present. 1
== present 2
* present 2
== preset 1
+ preset 2
| P_RESET 2
| PRESET_DICT 2
< pressure 3
+ pressure 3
== PRESTO_ATTR 2
| PRESTO_ATTR 2
== PRESTO_DATA 1
| PRESTO_DATA 10
+ PRESTO_EXT_ATTR_NAME_MAX 1
== PRESTO_OP_RMDIR 2
== PRESTO_OP_UNLINK 4
+ PRESTO_PRIMARY_CTLCNT 3
* PRESTO_REQHIGH 4
+ PRESTO_REQHIGH 6
< pretimeout 1
| prev 2
+ prev 21
== prev 48
< prev 9
== prev_bank_end 1
< prevbase 1
== prevbn 2
+ prev_call 1
+ prev_card 1
== prev_chn 1
== prev_client 2
== prev_code 1
== prev_controller 2
+ prev_count 1
== prev_duplex 4
>> prev_eedata 1
== prevEndPage 2
== prev_fcport 1
== prev_fp 1
== prev_hscb 1
== prev_hscbptr 1
== prev_IMQ_index 1
== prev_input_time 2
* previous 1
+ previous 2
== PreviousHostAdapter 2
+ previous_refresh_time 1
+ previous_resolving_check_time 1
* prev_jiffies 1
+ prev_key_end 1
== prevlen 4
== prev_mark_ppos 1
== prev_mode 2
== prev_num 1
== prevofs 1
== prev_p 2
== prev_page 1
== prevpipe 1
< prevpipe 2
+ prev_record 1
+ prev_record_offset 1
== prev_rp 1
< prev_scancode 1
== prev_scancode 23
== prev_scb 2
== prev_scbp 2
== prev_seg 1
+ prev_segment 2
< prev_sp 1
== prev_sp 1
== prev_spnt 1
== prev_state 1
== PREVSTATE 5
== prevstatus 1
+ prev_tick 1
== prev_val 2
< prev_vol 1
+ prev_vol 2
+ prevX 2
+ prevY 2
* prfunc 1
| PRG_CL_RESET_VALID 1
+ PRGMCNT 3
| PRGMRST 2
== pri 1
+ pri 2
< pri 3
| PRIBIO 1
< PRI_CHANNELS 4
== prid 6
| prid 6
| PRID_IMP_20KC 4
== PRID_IMP_RM7000 1
| PRID_REV_TX3927 2
| prim 2
== prim 5
== primary 1
* primary 1
+ PRIMARY_BUS 1
== primary_bus 3
+ primary_busno 1
| primary_mode 2
== primary_mon 2
== prim_buffer 1
| primitive 1
| PRIMUS 2
| PR_INFO 2
== pri_no 1
* (print 1
* Print 12
* print 5
+ print_buf 2
+ printed 3
== printerror 3
| PrintfReady 1
== PRINTING 2
| printk 1
* printk 4
* printk(KERN_DEBUG 1
| PRINT_LEAF_ITEMS 3
== PRINT_MF_COUNT 1
| print_mode 1
* print_ret_code 1
* Prints 6
| prio_01 1
| prio 1
< prio 11
+ prio 11
== prio 2
| prio_23 1
* PRIO_BONUS_RATIO 2
| prioGrp 1
>> prioOpt 1
< prior_fackets 2
| priority 1
< priority 2
== priority 3
+ PRI_PEND 1
== priv 13
== priva 5
* private 2
* Private 2
== private 5
< private_usage_count 1
== privbuf 1
&& (!priv->has_ibss_any)) 2
== pRlmtMbuf 1
| PRMSC_Mode 2
== prng_buf 2
* prnseed 1
>> prnseed 2
* Probably, 1
* probably 3
< probe 1
== probe 2
* probe 2
* Probe 4
== probed 1
< probed_format 1
== probed_irq 1
== probedirq 1
< probed_irq 3
== probe_for 3
< ProbeIndex 1
+ ProbeInfoCount 1
< probe_ioaddr 1
== probe_irq 1
+ PROBE_LENGTH 3
== probe_net 2
== probe_node 2
+ probe_node 4
* probes 1
* problems 3
| proc 2
* /proc 3
* proc 3
== proc_array 1
< PROC_BLOCK_SIZE 2
== ProcBuffer 1
+ ProcBuffer 12
+ PROC_BUFFER_SIZE 2
== ProcBufSize 1
+ PROC_BUFSZ 4
== proc_cciss 1
== proc_device_tree 1
< PROC_DYNAMIC_FIRST 1
+ PROC_DYNAMIC_FIRST 1
== proc_entry_owner_p 2
* process 16
* Process 4
< processed 1
* processed 1
* processing. 1
== PROCESS_ISO_REGULAR 2
* processor 4
* processor_freq 2
* process's 1
* procFreqHz 2
* procFreqMhz 1
+ procfsentries 6
== proc_gsc_root 1
+ proc_hpa 2
== procid 2
== proc_info_root 2
== proc_irda 1
* /proc/isapnp 1
+ PROC_LTV_SIZE 2
< PROC_MAXPIDS 1
< PROC_NDYNAMIC 1
+ PROC_NDYNAMIC 1
* /proc/net/router/<device> 1
* /proc/net/router/<file> 1
* /proc/net/vlan/<device> 1
* /proc/net/vlan/<file> 1
+ PROC_NUMBUF 1
| proc_perm 11
+ PROC_PID_FD_DIR 2
== PROC_PID_INO 1
== proc_pmc_control_mode 2
== proc_ppc64_root 1
== proc_rtas 2
== proc_runway_root 1
| prodid 3
== PRODID_IBM_HOME_AND_AWAY 2
== PRODID_OSITECH_SEVEN 2
== PRODID_PSION_NET100 2
+ PROD_ID_SIZE 4
== PRODID_SOCKET_EIO 2
== PRODID_SOCKET_LPE 2
== PRODID_SOCKET_LPE_CF 2
== prodidx 2
>> prodidx 2
>> produce 1
+ produce 1
< producer 1
== producer 1
== producer_consumer 1
== producerNdx 1
< PROFILE_MAXREADCOUNT 3
+ prof_len 24
< prof_len 4
+ prof_shift 1
== prog 1
< progend 1
| PROG_HLT 6
== progif 1
| progif 5
* program 1
>> program_bits 1
| program_bits 5
* Programmed 1
== programmer_switch_irq 2
* programming. 1
* progress 1
+ progress 2
== progress_led 2
+ ProgressMessageLength 1
+ PROG_SIZE 6
* PROG_START 1
+ PROG_START 2
| PROM 3
< prom_argc 7
+ prom_args 1
== PROMDEV_IKBD 2
== PROMDEV_ITTYA 2
== PROMDEV_ITTYB 2
== PROMDEV_I_UNK 2
== PROMDEV_OSCREEN 3
== PROMDEV_OTTYA 3
== PROMDEV_OTTYB 2
+ prom_display_nodes 1
+ prom_display_paths 1
== prom_disp_node 1
| PROM_FLAG_ARCS 1
| prom_flags 2
| PROM_FLAG_USE_AS_CONSOLE 1
< PROMINTR_MAX 4
+ prom_irq 1
< prom_irq 2
| PROMISC 2
&& promisc_enbl 1
== PROM_NULL_COMPONENT 2
== prom_num_displays 1
< prom_num_displays 5
== prompmd 1
| prom_prev 1
>> prom_prev 2
< prompt_len 1
+ prompt_len 2
| PROM_Read 2
* PROMREG_MAX 3
== prom_root_node 4
== prom_stdout 1
== PROM_TRUE 1
== PROM_V0 4
== PROM_V2 1
== PROM_V3 3
>> promva 2
== prom_vers 6
== prop 2
* properly 2
| properties 4
== property 1
< propl 4
< prop_len 6
| prot 14
| prot_bits 2
&& prot_cnt 1
== prot_cnt 4
| PROT_EXEC 9
+ PROTID_OFST 3
== PROT_NONE 1
< proto 15
>> proto 5
== proto 51
| proto 7
< proto_bias 2
* protocol 2
== protocol 26
< protocol 8
| ProtocolFlags 3
== protocol_rev 9
+ ProtocolVersion 1
== PROTOCOL_VERSION 5
== PROTO_DIS_N0 1
< ProtoIndex 1
| PROTO_LOOP 4
< proto_num 4
== PrototypeHostAdapter 1
* Prototypes 1
* prototypical 1
| PROTO_UP 2
| PROT_READ 29
< PROT_SOCK 2
== prot_ver 5
< prot_version 1
| PROT_WRITE 33
* provided 1
* provider 1
== provider_fns 2
| PRR_BVD1_STATUS 2
| PRR_BVD2_STATUS 2
| PRR_READY_STATUS 2
| PRR_WP_STATUS 2
== prt 1
< prt 2
* prumpf 1
| PR_VERSION 2
+ PRxCDAR 2
>> pRxd 1
| pRxd 1
* ps 1
== PS 11
== ps 2
+ PS 2
< ps2esdi_drives 8
< ps 3
+ ps 4
&& PS 6
== p_save 4
== psb 3
== pScb 5
== p_SCCB 1
| p_sccb 2
+ psched_clock_scale 1
+ PSCHED_JSCALE 1
+ psched_time_mark 2
== pscp 1
+ PSC_SET0 6
+ PSC_SET1 6
== pScsiReply 1
+ psdo 3
| pse 1
| PSE 3
* psecs 2
== pseg 1
== p_sel_type 1
&& (pSettings->usDspBaseIO 1
< PseudoAdrPinCount 1
* pseudo-device 1
* pseudo_random 2
== PseudoRankCapacity 1
* PseudoRankCapacity 1
&& pseudo_root 1
== pseudo_root 5
< PseudoTotalCapacity 1
>> psg 2
| psg 2
* PSG_ENV_FREQ_10 2
* PSG_FREQ 1
== pshost 3
>> psht 1
+ psht 2
== pSimple 1
+ pSimple 1
< psize 1
* psize 1
== PSIZE 1
< PSIZE 2
>> PSIZE 2
* PSIZE 2
+ PSIZE 4
+ psk48_rx_coeff 2
< PSK48_RXF_LEN 1
+ PSK48_RXF_LEN 1
* PSK48_RXF_LEN 6
* PSK48_SPHASEINC 3
+ PSK48_TXF_NUMSAMPLES 1
< PSK48_TXF_NUMSAMPLES 3
< PSK48_TXF_OVERSAMPLING 1
+ PSK48_TXF_OVERSAMPLING 1
* PSK48_TXF_OVERSAMPLING 2
>> psl 1
== pslot 1
< pslot 2
== pSourceFragments 10
+ psp 1
+ pspeed 1
| p_spinning 2
* pspoff 3
== pSR 1
| psr 19
>> psr 2
== psrb 1
== pSRB 3
< pSRB->TagNumber 1
== p_src 2
< p_src 3
+ p_src_first 6
< p_src_max1 1
< p_src_max16 2
== p_src_post 2
| psrDuplex 1
| PSR_EF 8
| psrFctl 1
| PSR_ICC 6
| PSR_IMPL 4
| psrLink 5
| PSR_PIL 4
| PSR_PS 7
| psrSpeed 1
| psrTxHigh 1
| psrTxInProg 1
| psrTxLow 1
== psr_typ 4
== psr_vers 5
+ psSrc 2
| PSS_READ_FULL 2
&& pss_synth 1
== pss_synthLen 1
>> psst 1
| PSS_WRITE_EMPTY 1
+ pstart 13
< p_start 2
== pstart 2
< pstart 6
| pstate 1
| p_success 7
| p_success_old 1
== PSURGE_DUAL 4
< PSURGE_QUAD_ICEGRASS 1
== PSURGE_QUAD_ICEGRASS 2
< PSURGE_QUAD_OKEE 1
== psurge_type 6
| _PSW_ACC_REG_MODE 3
| _PSW_HOME_SPACE_MODE 3
| PSW_I 3
| _PSW_PRIM_SPACE_MODE 3
| _PSW_SEC_SPACE_MODE 3
| PSYCHO_CEAFSR_BLK 2
| PSYCHO_CEAFSR_BMSK 2
| PSYCHO_CEAFSR_DOFF 2
| PSYCHO_CEAFSR_ESYND 2
| PSYCHO_CEAFSR_MID 2
| PSYCHO_CEAFSR_PDRD 4
| PSYCHO_CEAFSR_PDWR 2
| PSYCHO_CEAFSR_PPIO 2
| PSYCHO_CEAFSR_SDRD 1
| PSYCHO_CEAFSR_SDWR 1
| PSYCHO_CEAFSR_SPIO 1
+ PSYCHO_ECC_CTRL 2
| PSYCHO_ECCCTRL_UE 2
| PSYCHO_IOMMU_CTRL_DENAB 1
| PSYCHO_IOMMU_CTRL_ENAB 2
| PSYCHO_IOMMU_CTRL_XLTEERR 1
| PSYCHO_IOMMU_CTRL_XLTESTAT 2
+ PSYCHO_IOMMU_DATA 3
| PSYCHO_IOMMU_DATA_CACHE 2
| PSYCHO_IOMMU_DATA_PPAGE 2
| PSYCHO_IOMMU_DATA_VALID 2
+ PSYCHO_IOMMU_TAG 3
| PSYCHO_IOMMU_TAG_ERR 2
| PSYCHO_IOMMU_TAG_ERRSTS 2
| PSYCHO_IOMMU_TAG_SIZE 2
| PSYCHO_IOMMU_TAG_STREAM 2
| PSYCHO_IOMMU_TAG_VPAGE 2
| PSYCHO_IOMMU_TAG_WRITE 2
< PSYCHO_ONBOARD_IRQ_BASE 1
< PSYCHO_ONBOARD_IRQ_LAST 1
+ PSYCHO_PCIA_CTRL 3
| PSYCHO_PCIAFSR_BLK 2
| PSYCHO_PCIAFSR_BMSK 2
| PSYCHO_PCIAFSR_MID 2
| PSYCHO_PCIAFSR_PMA 2
| PSYCHO_PCIAFSR_PPERR 2
| PSYCHO_PCIAFSR_PRTRY 2
| PSYCHO_PCIAFSR_PTA 4
| PSYCHO_PCIAFSR_SMA 3
| PSYCHO_PCIAFSR_SPERR 3
| PSYCHO_PCIAFSR_SRTRY 1
| PSYCHO_PCIAFSR_STA 3
+ PSYCHO_PCIB_CTRL 3
| PSYCHO_PCICTRL_SERR 4
+ PSYCHO_STC_ERR_A 2
| PSYCHO_STCERR_READ 2
| PSYCHO_STCERR_WRITE 2
+ PSYCHO_STC_LINE_A 2
| PSYCHO_STCLINE_EPTR 2
| PSYCHO_STCLINE_FOFN 2
| PSYCHO_STCLINE_LADDR 2
| PSYCHO_STCLINE_LINDX 2
| PSYCHO_STCLINE_SPTR 2
| PSYCHO_STCLINE_VALID 2
+ PSYCHO_STC_TAG_A 2
| PSYCHO_STCTAG_PPN 2
| PSYCHO_STCTAG_VALID 2
| PSYCHO_STCTAG_VPN 2
| PSYCHO_STCTAG_WRITE 2
+ PSYCHO_STRBUF_CONTROL_A 1
+ PSYCHO_STRBUF_CONTROL_B 1
| PSYCHO_STRBUF_CTRL_DENAB 2
+ PSYCHO_STRBUF_FLUSH_A 1
+ PSYCHO_STRBUF_FLUSH_B 1
+ PSYCHO_STRBUF_FSYNC_A 1
+ PSYCHO_STRBUF_FSYNC_B 1
| PSYCHO_UEAFSR_BLK 2
| PSYCHO_UEAFSR_BMSK 2
| PSYCHO_UEAFSR_DOFF 2
| PSYCHO_UEAFSR_MID 2
| PSYCHO_UEAFSR_PDRD 4
| PSYCHO_UEAFSR_PDWR 2
| PSYCHO_UEAFSR_PPIO 2
| PSYCHO_UEAFSR_SDRD 1
| PSYCHO_UEAFSR_SDWR 1
| PSYCHO_UEAFSR_SPIO 1
== psz 1
< PSZ_CIF 1
+ PSZ_CIF 2
== PSZ_MAX 1
< PSZ_MAX 4
+ PSZ_QCIF 2
+ PSZ_QSIF 2
+ PSZ_SIF 2
+ PSZ_SQCIF 2
== PSZ_VGA 2
+ PSZ_VGA 2
< pt 1
| PT2254_L_CHANNEL 1
| PT2254_R_CHANNEL 1
== pt 3
+ pt 3
+ PT32_ACR0 1
< PT32_ACR15 1
< PT32_CR_11 1
+ PT32_CR_9 2
+ PT32_FPR0_HI 1
< PT32_FPR15_LO 1
+ PT32_GPR0 2
< PT32_GPR15 1
== PT32_IEEE_IP 1
== PT32_ORIGGPR2 1
== PT32_PSWADDR 1
== PT32_PSWMASK 1
== PT32_SINGLE_STEP 1
== ptab 1
< ptable 1
| ptable 1
+ PT_ACR0 1
< ptarget 1
+ ptarget 1
>> ptarget 3
* ptarget 3
+ PT_AR_LC 1
== ptask 1
+ PT_B1 2
< PT_BLOCKSAMPLES 4
>> p_tbuf 3
< PT_BUFSIZE 2
< PT_CCR 2
* ptcParams 1
== ptcParams 2
== ptcParamsEmpty 2
+ PT_CR_11 1
+ PT_CR_9 4
| P_TCR_ACK 3
| P_TCR_BUSY 3
| P_TCR_DS 3
== ptd 1
+ PT_DBR 2
== PT_DCCR 2
== pt_drive_count 1
== pte0 1
== pte 1
| pte 1
+ pte 1
== pte_chain 1
>> pteg_count 2
+ pteg_count 2
< p_temp 1
< pt_end 1
* pt_end 1
< PT_ENDREGS 4
== ptep 4
== pte_paddr 2
>> pteval 1
| pteval 5
< PT_F10 1
+ PT_F127 1
+ PT_F15 1
< PT_F16 1
+ PT_F16 2
< PT_F2 1
+ PT_F2 2
+ PT_F31 1
+ PT_F5 1
+ PT_F6 1
+ PT_F7 1
+ PT_F8 1
+ PT_F9 2
< PT_FPC 2
+ PT_FPC 4
< PT_FPR0 10
+ PT_FPR0 8
+ PT_FPR15_LO 2
== PT_FPSCR 1
< PT_FPSCR32 4
< PT_FPSCR 9
< PT_FR0 3
< PT_FR31 2
+ PT_GPR15 2
+ PT_GR1 1
< PT_GR1 2
< PT_GR31 1
+ PT_GR31 1
== ptheads 5
* PTI 1
== PT_IAOQ0 1
+ PT_IAOQ0 1
== PT_IAOQ1 1
+ PT_IAOQ1 1
< PT_IBR 1
+ PT_IBR 2
+ PT_IEEE_IP 2
+ P_TIMEOUT_COUNTER_REG 1
+ P_TIMEOUT_STATUS_REG_OFFSET 1
== pTimer 5
* PT_INITIAL 1
| PT_IRQ_LAN 1
| PT_IRQ_SA1111 3
| PT_IRQ_USAR 1
== pTm 1
< PT_MAX 4
== ptmp 4
+ ptmp 9
== ptmp_mbq 1
== pTmpScb 8
== ptmp_wq 1
< PT_MQ 1
== PT_MSR 4
== PTMX_DEV 1
+ PT_NAMELEN 1
| ptoks 4
+ PT_ORIGGPR2 1
== PT_ORIG_R3 5
< pt_pages 1
== PT_PSW 1
+ PT_PSWADDR 5
< PT_PSWMASK 1
+ PT_PSWMASK 5
| PT_PTRACED 4
| ptr 1
+ ptr 104
== ptr1 1
+ pt_R 2
== ptr 25
< ptr 27
>> ptr 3
| PTR32BIT 2
+ __ptr 4
+ PT_R4 4
| PTR64BIT 4
== PTRACE_ATTACH 20
>> PTRACE_EVENT_EXIT 1
== PTRACE_KILL 21
| PTRACE_O_TRACECLONE 1
| PTRACE_O_TRACEEXEC 1
| PTRACE_O_TRACEEXIT 1
| PTRACE_O_TRACEFORK 3
| PTRACE_O_TRACESYSGOOD 6
| PTRACE_O_TRACEVFORK 1
| PTRACE_O_TRACEVFORKDONE 1
== PTRACE_PEEKDATA64 2
== PTRACE_PEEKTEXT 2
== PTRACE_PEEKTEXT64 2
== PTRACE_POKEDATA 2
== PTRACE_POKEDATA64 2
== PTRACE_POKETEXT 2
== PTRACE_POKETEXT64 2
== PTRACE_POKEUSR_AREA 6
== PTRACE_READDATA64 2
== PTRACE_READTEXT 1
== PTRACE_READTEXT64 2
== PTRACE_SINGLESTEP 1
== PTRACE_SUNATTACH 2
== PTRACE_SYSCALL 20
== PTRACE_TRACEME 20
== PTRACE_WRITEDATA64 2
== PTRACE_WRITETEXT 1
== PTRACE_WRITETEXT64 2
| PTR_CHANNELNUM_MASK 12
+ ptr_end 4
+ ptr_imq_entry 24
| PTR_RCV 4
| PTR_READ 4
+ ptrs 9
* ptrs_bits 13
>> ptrs_bits 4
+ ptrs_bits 8
* PTRS_PER_PGD 1
+ PTRS_PER_PGD 1
< PTRS_PER_PGD 13
* PTRS_PER_PMD 1
< PTRS_PER_PMD 10
+ PTRS_PER_PMD 10
+ PTRS_PER_PTE 3
* PTRS_PER_PTE 4
< PTRS_PER_PTE 7
+ ptr_tach_header 3
+ ptr_time 1
+ ptr_time32 1
+ PTRTREESIZE 2
* PTRTREESIZE 8
+ ptru32 6
+ PT_SAMPLES 2
* PT_SAMPLES 4
== PT_SAR 1
+ PT_SAR 1
+ ptsge 1
+ ptsize 4
< PT_SOFTE 2
< PT_SPIN 3
== PT_SR 4
< pt_start 1
+ pt_start 4
>> ptt 1
| PT_TRACESYS 68
< PT_UNITS 9
== PT_USP 4
| PT_WRITING 4
+ PTxCDAR 2
>> pTxd 2
| pTxd 3
== ptype 3
+ pu16Dst 2
* public 4
< public_count 1
== PUBLIC_LOOP_DEVICE 1
* published 1
* Pull 3
< pullsize 1
>> pulse 1
< pulse_speed 2
< pulse_table 2
< pun 1
| pun 3
== PURE8 8
* Purpose 1
* purposes. 2
>> push0e 1
* Push 1
+ pushbx 3
* pushcx 2
== pushed 1
* put 1
* Put 1
>> putDebugChar 6
< putp 1
== putp 1
+ putp 8
== pv 1
+ pv 1
| PV32P2_V22A 1
| PV32P2_V23R 1
| PV32P3_AMOD 1
| PV32P3_V32B 1
== pval 1
+ pval 1
| PV_BIG_ENDIAN 6
== pvcc 1
== PV_CHANGE 4
== pv_counter 1
+ pvec 1
== pvers 9
| PV_INT_32_BITS 1
| PV_INTEGER 2
| PV_LITTLE_ENDIAN 1
| PV_MASK 5
== pv_name 1
== pVpdStatus 1
== pv_ptr 3
+ PVR 13
< pvr 2
>> pvr 3
| pvr 3
== pvr 4
| PVR_DSR 2
| PVR_RI 2
< pw 2
== pw 2
+ pw 8
+ pwcs 2
| pwc_trace 1
| PWER_GPIO0 1
| PWER_GPIO23 1
| PWER_GPIO25 1
| PWER_RTC 1
* PWord 1
== pwr 1
| pwr 1
| pwr_command 1
+ PwrcsrClr 1
| PWR_MGT_MODE_PCI 1
| PWR_MGT_ON 1
| PWR_MGT_STATUS_MASK 8
>> pwwn 1
| pwwn 1
&& pwwn 1
>> px 2
< px 4
== px 4
+ px 4
< pxb 1
== pxc 1
< pxc 14
+ PX_MAX_PROTO 1
< PX_MAX_PROTO 3
| p_xmt_descr 2
+ pY 10
== py 2
+ py 4
+ p_ziv 4
| q0 2
* Q 1
| q 14
< q 39
* q 4
< Q40IDE_NUM_HWIFS 1
| Q40_IRQ_EXT_MASK 2
| Q40_IRQ_FRAME_MASK 1
| Q40_IRQ_KEYB_MASK 1
+ Q40_IRQ_MAX 2
< Q40_IRQ_MAX 4
< Q40_IRQ_SAMPLE 2
| Q40_IRQ_SER_MASK 2
< q40_sc 3
+ q 45
>> q 6
< q64 2
* q64 2
+ q64 2
== q 84
== qabort 3
== QA_s 2
< q_avail 3
| qBar 4
< qbase 1
== qbase 1
+ qbase 77
* qbbno 1
< qbbno 2
>> qbbno 2
== qcam 2
&& qcam->pport->probe_info[0].model 1
| QC_BILLIONS 1
| QC_DATA_OUT 2
| QC_DECIMATION_1 2
== QCMD_ERASE 2
== QCMD_RD_FM 3
== QCMD_RETEN 2
== QCMD_REWIND 3
== QCMD_SEEK_EOD 2
== QCMD_WRT_FM 2
| QC_MILLIONS 1
| QC_MSG_OUT 2
| QC_NOTSET 2
< q_cnt 1
< qcnt 1
< qCnt 3
== qcode 2
== Q_COMP_QUOTAOFF 2
== Q_COMP_QUOTAON 2
== Q_COMP_SYNC 3
+ QconsumerNdx 1
| QC_URGENT 2
< qd 2
+ q_data 1
| QD_CONFIG_BASEPORT 2
| QD_CONFIG_DISABLED 1
| QD_CONFIG_IDE_BASEPORT 2
| QD_CONTR_SEC_DISABLED 1
== qdisc 3
== qd_len 2
< qd_len 8
+ qd_len 8
| qdm 5
== QD_TESTVAL 3
== qe 3
| QE_CMD_CONFIG_RX 2
| QE_CMD_CONFIG_TX 1
| QE_CMD_IMM_INQ 11
| QE_CMD_PRP_WR 1
| QE_CMD_REG_WR 2
| QE_CMD_RX_EN 1
| QE_CMD_RX_PURGE_INH 2
| QE_CMD_TX_EN 1
| QE_CMD_TX_PURGE_INH 1
== qecp 2
| qec_status 3
| qe_status 26
== qfe_sbus_list 1
< qfe_slot 2
== qfe_slot 2
== qfreeze_cnt 2
== Q_GETFMT 1
== Q_GETINFO 1
== Q_GETQUOTA 6
== qh 8
== QH_STATE_IDLE 3
| QIC02_CTL_REQUEST 4
| QIC02_CTL_RESET 2
| QIC02_STAT_EXCEPTION 8
| QIC02_STAT_MASK 4
| QIC02_STAT_READY 6
| QIC02_STAT_RESETMASK 2
| QIC02_TAPE_DEBUG 2
< QIC02_TAPE_DMA 2
== QIC02_TAPE_DMA 3
== QIC02_TAPE_IFC 18
< QIC02_TAPE_IRQ 1
== QIC02_TAPE_MAJOR 1
+ QIC02_TAPE_PORT 6
| QIC_CONFIG_80 2
| QIC_CONFIG_LONG 2
| QIC_CONFIG_RATE_MASK 2
== QIC_LOGICAL_FORWARD 2
== QIC_REPORT_DRIVE_STATUS 1
== QIC_REPORT_NEXT_BIT 1
| QIC_STATUS_AT_BOT 8
| QIC_STATUS_AT_EOT 10
| QIC_STATUS_CARTRIDGE_PRESENT 7
| QIC_STATUS_ERROR 17
| QIC_STATUS_NEW_CARTRIDGE 3
| QIC_STATUS_READY 17
| QIC_STATUS_REFERENCED 4
| QIC_STATUS_WRITE_PROTECT 2
* qic_std 1
== qic_std 2
== QIC_STOP_TAPE 1
| QIC_TAPE_LEN_MASK 1
== QIC_TAPE_QIC3010 6
== QIC_TAPE_QIC3020 3
== QIC_TAPE_QIC40 11
== QIC_TAPE_QIC80 10
| QIC_TAPE_STD_MASK 2
| QIC_TAPE_WIDE 1
&& qid 1
== qid1 1
&& qid1 1
== qid 15
< q_idx 1
+ qi_h 4
== QIN_ENABLE 2
< qinitid 1
+ qinpos 1
== qinpos 5
== qintail 5
+ qi_x1 1
== qi_x1 2
< qi_x2 1
+ qi_x2 2
== qi_y1 2
+ ql12_risc_code_addr01 3
< ql12_risc_code_length01 1
< ql21_risc_code_length01 1
== ql2x_debug_print 1
< ql2xmaxqdepth 1
== ql2xmaxqdepth 2
== qla1280_buffer 2
< qla1280_buffer_size 1
== qla1280_buffer_size 1
>> qla1280_done_q_put 2
== qla1280_hostlist 1
* qla1280_mem_alloc 1
* qla2x00 1
== qla2x00_buffer 3
< qla2x00_buffer_size 1
== qla2x00_buffer_size 1
+ qla2x00_buffer_size 4
== qla2x00_hostlist 1
== QLA2X00_SUCCESS 22
* QLA_PT_CMD_TOV 3
| qlcfg8 2
| qlcfg9 1
== qlcmd 3
< qlen 11
+ qlen 12
>> QL_ENABLE_PARITY 1
| QL_INT_ACTIVE_HIGH 2
< qlirq 2
+ QLLAN_MAX_IP_DEVICES 1
< QLLAN_MAX_IP_DEVICES 2
< QLOGICFC_MAX_ID 5
+ QLOGICFC_MAX_ID 6
< QLOGICFC_MAX_LOOP_ID 1
== QLOGICFC_REQ_QUEUE_LEN 1
< QLOGICFC_REQ_QUEUE_LEN 3
+ QLOGICFC_REQ_QUEUE_LEN 4
+ QLOGICISP_REQ_QUEUE_LEN 3
+ QLOGICPTI_REQ_QUEUE_LEN 2
< qloop 1
== QL_STATUS_RESOURCE_ERROR 5
== QL_STATUS_SUCCESS 65
== QL_STATUS_TIMEOUT 2
== ql_ticks 1
| QLTM_SVALID 1
== q_no 1
* qnx4 1
< QNX4_BLOCK_SIZE 1
* QNX4_BLOCK_SIZE 7
* QNX4_DIR_ENTRY_SIZE 4
| QNX4_FILE_LINK 4
< QNX4_INODES_PER_BLOCK 2
* QNX4_INODES_PER_BLOCK 9
< QNX4_NAME_MAX 1
* QNX4_ROOT_INO 1
< QNX4_SHORT_NAME_MAX 1
== qops 1
== qos 6
== qos_head 1
+ QOUTFIFO_NEXT_ADDR 3
== qp 16
< qp 3
+ qp 3
+ QP_BUF_SIZE 3
+ qp_data 1
== qpdev 1
| QP_RESET 2
== qpti 3
== qptichain 2
== q_ptr 2
| QP_TX_IDLE 4
== qq 3
== q_save 4
| QS_BUSY 2
| QS_READY 2
== Q_SYNC 1
== qt 1
| qtag 3
< qtag 4
* qtail 1
+ qtail 1
== qtd 3
| QTD_STS_ACTIVE 3
| QTD_STS_BABBLE 1
| QTD_STS_DBE 1
| QTD_STS_HALT 4
| QTD_STS_MMF 1
| QTD_STS_PING 1
| QTD_STS_XACT 1
| QTD_TOGGLE 1
| QTE 2
== qty 1
< qty 2
< quad 1
>> quad 1
+ quadlen 1
* quadratic 2
< qual 2
== qualifier 17
== quality 4
* quarter 2
== QuEndAddr 1
* QuEndAddr 1
+ QuEndAddr 2
+ query 1
* QUERY 1
* query 2
* Query 2
< query_cpu 1
+ query_cpu 1
| query_mask 1
== QueryPort 1
| queue 1
+ queue 1
* queue 10
| QUEUE_128 6
== queue 18
< queue 2
* queue. 2
* Queue 2
>> queue 3
| QUEUE_A0 2
< QUEUE_A0 3
>> queue_addr 2
< queue_cnt 1
== queue_cnt 1
* queuecommand 2
< queued 1
* queued 1
* queued. 1
== queue_depth 1
< QueueDepth 2
== QUEUE_DEPTH 2
== QueueDepth 4
< QUEUE_DEPTH 7
+ queued_to_dispatched 2
&& QUEUE_EMPTY 2
* QUEUE_ENTRY_LEN 4
>> QUEUE_FULL 1
< queueIndex 6
+ queue_indx 1
* queue_indx 4
>> queue_indx 8
< queue_maxlen 2
&& QUEUE_PLUGGED 1
* queues 1
== QUEUE_S 1
+ queuesize 1
< QUEUE_SIZE_BS 1
< QUEUE_SIZE_CMD 1
< QUEUE_SIZE_RX 1
< QUEUE_SIZE_TX 2
< queue_total 2
* queue_urb_unlocked 2
* queuing 1
== quickacks 1
+ QUICK_LOOP_COUNT 1
== quirk_drives 1
== quirk_printers[i].vendorId 1
| quirks 1
* Quirks 1
== quirks 2
* quit 1
+ quot 1
>> quot 10
| quot 19
< quot 2
* quot 2
== quot 3
< quota 1
< quote 1
== quote 1
+ quote 1
== quote_char 4
== QuSize 1
== QuStartAddr 1
* QuStartAddr 1
== Q_V1_GETQUOTA 1
== Q_V1_GETSTATS 2
== Q_V1_SETQLIM 1
== Q_V1_SETQUOTA 3
== Q_V1_SETUSE 1
== Q_V2_GETINFO 1
== Q_V2_GETQUOTA 1
== Q_V2_GETSTATS 2
== Q_V2_SETFLAGS 1
== Q_V2_SETGRACE 1
== Q_V2_SETINFO 2
== Q_V2_SETQLIM 1
== Q_V2_SETQUOTA 2
== Q_V2_SETUSE 1
+ qword 1
== Q_XGETQSTAT 1
== Q_XGETQUOTA 1
+ r0 1
| r0 2
< R0 3
* r0 4
+ r0_data 1
* R1 1
< r 112
| r1 14
+ r1 18
< R1 2
== R1 2
| R 12
| R128_AGP_OFFSET 4
| R128_AUX1_SC_MODE_OR 4
| R128_AUX2_SC_MODE_OR 4
| R128_AUX3_SC_MODE_OR 4
| R128_BACK 7
| R128_CCE_PACKET0_REG_MASK 4
| R128_CCE_PACKET1_REG0_MASK 4
| R128_CCE_PACKET1_REG1_MASK 4
| R128_CCE_PACKET_COUNT_MASK 4
| R128_CCE_PACKET_MASK 1
>> R128_CCE_VC_CNTL_NUM_SHIFT 2
+ R128_CCE_VC_CNTL_NUM_SHIFT 2
| R128_CCE_VC_CNTL_PRIM_WALK_IND 4
| R128_CCE_VC_CNTL_PRIM_WALK_LIST 4
| R128_DEPTH 2
| R128_FORCE_GCP 4
| R128_FRONT 3
| R128_GMC_BRUSH_NONE 4
| R128_GMC_BRUSH_SOLID_COLOR 32
| R128_GMC_DST_PITCH_OFFSET_CNTL 12
< R128_IOCTL_COUNT 1
< R128_MAX_TEXTURE_LEVELS 2
+ R128_MAX_TEXTURE_LEVELS 4
| R128_PC_FLUSH_GUI 4
| R128_PM4_FIFOCNT_MASK 4
| R128_PM4_GUI_ACTIVE 4
>> R128_PM4_VC_FPU_SETUP 3
| R128_REQUIRE_QUIESCENCE 4
| R128_SOFT_RESET_GUI 4
< R128_TEX_MAXLEVELS 2
+ R128_TEX_MAXLEVELS 4
| R128_UPLOAD_CLIPRECTS 4
| R128_UPLOAD_CONTEXT 9
| R128_UPLOAD_CORE 6
| R128_UPLOAD_MASKS 11
| R128_UPLOAD_SETUP 6
| R128_UPLOAD_TEX0 6
| R128_UPLOAD_TEX1 6
| R128_UPLOAD_WINDOW 6
* R128_WATERMARK_K 2
* R128_WATERMARK_L 2
* R128_WATERMARK_M 2
* R128_WATERMARK_N 2
* R128_WRITE 2
== r 133
< r14 4
< r15 2
== r1 8
+ R1BH_PreAlloc 1
< ((*r1len 1
| r2 1
* r 21
== R2 1
== r2 7
>> r2hisr 1
| r2hisr 3
+ r2len 2
+ r3000_base 2
== r3 1
&& r3 1
+ r3 1
| r3 13
< r3 3
>> r 33
< R3964_MASTER 1
+ R3964_MAX_MSG_COUNT 1
< R3964_MTU 1
| R3964_SIG_ALL 2
< R3964_SLAVE 1
| R4030_CHNL_ENABLE 2
| R4030_MODE_INTR_EN 2
| R4030_MODE_WIDTH_16 1
| R4030_MODE_WIDTH_8 1
&& r4 1
| r42 3
+ r4 27
| r4 3
| r43 1
== r4 6
+ r4k_interval 2
== r4k_offset 2
* r4k_offset 7
| R4K_OPTS 22
* r4k_tick 3
&& r 5
== r5 1
+ r 53
+ r5 5
== r5_hash 1
== r5hash 2
== R5_HASH 4
+ r6 3
+ r7 2
| r 75
* (r7_bank1) 1
== ra 7
== racDrvrErrNone 1
== racDrvrErrPending 1
* race 3
| race_stat 2
== racEventBoardDead 1
== racEventFirmwareRequest 2
&& racGetHardwareCursor 1
&& racOsEventProc 1
| racSupport 1
| raddr 1
< raddr 2
+ raddr 2
| RADEON_BACK 8
| RADEON_BFACE_SOLID 4
| RADEON_CP_PACKET_COUNT_MASK 4
| RADEON_CRTC_VBLANK_STAT 5
| RADEON_DEPTH 3
| RADEON_FORCEON_MCLKA 2
| RADEON_FRONT 4
| RADEON_GMC_BRUSH_NONE 4
| RADEON_GMC_BRUSH_SOLID_COLOR 12
| RADEON_GMC_DST_PITCH_OFFSET_CNTL 4
< RADEON_IOCTL_COUNT 1
| RADEON_ISYNC_ANY3D_IDLE2D 4
< RADEON_MAX_STATE_PACKETS 1
< RADEON_MAX_TEXTURE_SIZE 1
* RADEON_MAX_TEXTURE_SIZE 1
>> RADEON_NUM_VERTICES_SHIFT 4
+ RADEON_NUM_VERTICES_SHIFT 7
| RADEON_PRIM_TYPE_MASK 1
| RADEON_PRIM_WALK_IND 2
| RADEON_PRIM_WALK_LIST 2
| RADEON_PRIM_WALK_RING 6
| RADEON_REQUIRE_QUIESCENCE 2
>> RADEON_SCAL_INDX_DWORD_STRIDE_SHIFT 2
+ RADEON_SCAL_INDX_DWORD_STRIDE_SHIFT 2
| RADEON_SOFT_RESET_CP 4
| RADEON_STENCIL 6
| RADEON_SW_INT_ENABLE 2
| RADEON_SW_INT_TEST 1
| RADEON_UPLOAD_BUMPMAP 4
| RADEON_UPLOAD_CLIPRECTS 2
| RADEON_UPLOAD_CONTEXT 4
| RADEON_UPLOAD_LINE 4
| RADEON_UPLOAD_MASKS 8
| RADEON_UPLOAD_MISC 4
| RADEON_UPLOAD_SETUP 6
| RADEON_UPLOAD_TCL 3
| RADEON_UPLOAD_TEX0 4
| RADEON_UPLOAD_TEX1 4
| RADEON_UPLOAD_TEX2 4
| RADEON_UPLOAD_VERTFMT 4
| RADEON_UPLOAD_VIEWPORT 4
>> RADEON_VEC_INDX_OCTWORD_STRIDE_SHIFT 1
+ RADEON_VEC_INDX_OCTWORD_STRIDE_SHIFT 1
| RADEON_VTX_PKCOLOR_PRESENT 2
| RADEON_WAIT_2D 1
| RADEON_WAIT_3D 1
| RADEON_Z_ENABLE 2
* Radio" 1
== radioNodeId 1
== radioNodeIdUNKNOWN 1
* radix 1
+ r_adj 7
+ raend 2
< raend 5
== RAID1 2
== raid1_retry_list 1
+ raid_disks 3
* raid_disks 4
== raidlevel 2
| raise 1
* Raise 1
== RAK1 2
== RAK2 1
< r_align 1
+ r_align 1
== ram0 1
* RAM 1
< ram_addr 1
+ ram_addr 9
< ra_max 3
>> rambase 2
+ RAM_BASE 2
+ rambase 3
+ ramBase 43
* ramcheck_time 1
| RAMDISK_FLAGS 3
| RAMDISK_IMAGE_START_MASK 5
| RAMDISK_LOAD_FLAG 10
>> RAMDISK_MAJOR 1
| RAMDISK_PROMPT_FLAG 10
| ram_flags 2
+ RAM_INCREMENT 2
>> RAM_INITBASE 1
| RAM_INITBASE 1
+ RamIO 2
+ RAM_IT_TO_PC 1
* ramLen 2
< ramPages 1
+ ram_phys_base 1
&& ramps 1
| RAMPSM 5
== ramp_time 2
+ ram_ptr 2
== RAM_QUOTA_SYNC 1
+ ram_resources 5
| RAM_RXBASE 1
+ ra_msg 1
+ ram_size 2
+ RAM_SIZE 2
+ RAM_SIZE_64K 4
| RAM_SZ_16KB 4
| RAM_SZ_8KB 2
| RAM_TEST_DONE 8
| RAM_TEST_STATUS 4
| RAM_TXBASE 1
+ ram_usable 1
== ram_val 2
* ran 1
< rand 1
* rand 1
* Rand 1
>> rand 3
* random 1
| RANDOM_RELATIVE_OFFSET 1
* random_seed 3
== random_state 2
* range 1
== range 11
< range 3
+ range_end 1
< range_end 2
== range_end 2
+ ranges 1
< range_size 3
* range_size 4
< range_start 2
+ range_start 3
< rank 2
== RankCapacity 1
* RankCapacity 4
== RankNo 1
* RankNo 1
+ RankNo 1
* RankSize 2
== raparml 1
+ raparml 1
== raptorFlag 2
< ra_ptr 2
+ rarp 1
< rar_used_count 1
< rasz 1
+ rasz 2
>> rate 12
+ rate1 3
+ rate2 3
== rate 33
* rate 34
+ rate 4
| rate 5
< rate 66
< rate_ctrl 1
== rate_ctrl 1
&& rate_hi 1
&& rate_low 1
+ rateLow 2
< ratemode 1
< rate_out 10
* rather 3
< ratio_maxdma 2
* RATIO_SCALE 2
>> raw 1
+ raw 1
< RAW3215_BUFFER_SIZE 2
+ RAW3215_BUFFER_SIZE 8
< RAW3215_MAX_BYTES 1
< RAW3215_MAX_NEWLINE 1
< RAW3215_MIN_WRITE 2
| RAW3215_STOPPED 2
| RAW3215_THROTTLED 2
+ RAW3215_TIMEOUT 1
== raw 6
< raw 7
== raw_buf 1
== raw_data 1
== raw_data_count 1
== raw_down 2
== rawEvent 3
== RAWFMT_YUV420 1
== rawformat 1
>> ra_window 2
+ ra_window 2
* raw_paddr 3
* RAW_SECTOR_SIZE 3
== RAW_SETBIND 1
== raw_size 2
>> raw_size 2
== raw_sk 3
== raw_space 3
< RAWV4_HTABLE_SIZE 1
+ RAWV4_HTABLE_SIZE 1
< RAWV6_HTABLE_SIZE 1
+ RAWV6_HTABLE_SIZE 1
== rb 1
| RB 1
* RB 3
| rba 3
== RB_BLACK 1
| rbch 2
+ RBCL 4
| rbctrl 4
== rbd 4
+ rbd 5
| RBD_ACNTVALID 4
< RBD_BLK_SIZE 1
| RBD_EL 2
+ rbdf 3
| RBD_MASK 4
* RBFP_RBS 2
< rbits 1
>> rbits 1
< RBOOT_SIZE 1
< rbound 1
+ RBR 1
| R_BRICK 1
< RB_SIZE 1
+ rbs_size 1
< rbstop 1
| RBU 2
| R_BUFF 1
== rbuff 7
>> rbuffer 2
+ rbuffer 4
< rbuffer_len 2
== rbuf_offs 1
| rbufsize 1
+ R_BUF_SIZE 3
| rbv_clear 3
== rbyte 4
+ RC0 1
* rc 1
| Rc 1
| RC 1
+ RC1 1
+ rc 14
< rc 171
< Rc 2
== rc 254
| rc 37
&& rc 4
== R_c 4
== Rc 4
>> rc 9
< RCACHE_SIZE 2
| RCB_FLG_NO_PSEUDO_HDR 4
| RCB_FLG_TCP_UDP_SUM 4
+ rc_board 1
| RCBR 18
| RC_BSR_RINT 1
| RC_BSR_TINT 5
| RC_BSR_TOUT 1
| RC_CHK 3
| RC_CHOP 3
* rcd 1
+ rcd 1
== rcd_buf 2
< RC_DELAY 1
| RCDPLL 1
< rc_eisa 2
* RC_FLAGS_BFPS_BFP 2
< rcf_len 1
== rchar 1
| rchar 3
| R_CHG_PARM 2
< rcib 1
* rcib 1
== rc_id 1
== RCKP_GET_PORTS 1
< r_clc 1
< rclus 3
| rclus 3
| rcmd 1
< RC_NBOARD 5
* RC_NBOARD 6
< RC_NIOPORT 2
== RC_NOCACHE 1
* RC_NPORT 7
< rcnt 20
+ rcnt 6
== rcode 17
< rcode 5
== RCODE_COMPLETE 18
>> rcor 1
< rc_pci 2
>> RC_PCI45_VENDOR_ID 14
+ rc_port 3
+ RCR 27
| RCR2_START 4
| R_CRC 2
| RCR_CHSIZE_8 2
| RC_RDY 3
| RCREG_BRD 1
| RCREG_LB_NONE 1
| RC_RESOURCE_RETURN_PEND_TX_BUFFERS 4
== RC_RND 2
| RCR_RX_ENAB 2
== RC_RTN_NO_ERROR 3
| RCRTxCP 2
< rcsindex 1
| RCSR_BREAK 3
| RCSR_FE 6
| RCSR_HWR 1
| RCSR_OE 9
| RCSR_PE 6
| RCSR_SWR 1
| RCSR_TOUT 6
== rctl 3
| r_ctl 3
== RCTL_BASIC_ABTS 2
== RCTL_BASIC_ACC 1
== RCTL_BASIC_RJT 1
| RCTRxCP 1
== RC_UP 2
* rcv 1
+ RCV_BAR 1
| RCVBDI_MODE_RCB_ATTN_ENAB 2
+ rcv_buf 1
* RCV_BUFBLKS 11
| RCV_BUF_ERR 1
+ RCV_BUFF_K_DA 2
+ RCV_BUFF_K_DESCR 1
+ RCV_BUFF_K_PADDING 1
* RCV_BUFSIZE 9
== rcv_car 1
+ rcv_car 1
| RCVCC_MODE_ATTN_ENABLE 2
| RCV_CRC 1
+ RCVDBDI_JUMBO_BD 4
+ RCVDBDI_MINI_BD 4
| RCVDBDI_MODE_INV_RING_SZ 2
+ RCVDBDI_STD_BD 4
| RCVDCC_MODE_ATTN_ENABLE 2
== RCVD_CLOSE 2
== RCV_DONE 1
| RCVE 1
| RCV_END 4
| RCV_ERR 2
== rcv_event 1
| RCV_FRAM 1
| RCVFW_32 1
| RCVFW_64 1
| RCVINT 1
+ rcvLen 1
< rcvLen 2
&& rcv->length.h 1
+ RCV_LOWER_LIMIT_REG 1
| RCVLSC_MODE_ATTN_ENABLE 2
* rcvmem 2
| RCV_OFLO 1
+ RCV_RING_BASE_ADDR0 2
+ RCV_RING_LEN0 2
| RCV_RULE_DISABLE_MASK 4
== rcv_saddr 1
| RCV_SHUTDOWN 5
+ rcvsize 1
+ rcv_size 3
| RCV_START 1
| rcv_stat 4
| rcv_status 4
+ RCV_STOP 2
+ RCV_UPPER_LIMIT_REG 1
* rcv_window_now 2
== rcw 2
< rcw 3
&& rd 1
>> rd 2
* rd 2
== rd 3
+ rd 3
< rd 8
| rd 8
* R_DAC 1
| RdAddr 2
+ r_data1 6
| rdata 2
< RDATASIZE 1
>> rdba 1
| rdba 1
== RDB_ALLOCATION_LIMIT 1
| R_DBE 1
< rd_blocks 1
+ rd_blocksize 1
< rd_blocksize 2
| R_DCB_XMAP9_PROTOCOL 6
| RD_CE 1
| RD_CS 1
| RDDATAflag 1
| RD_DB 1
== rd_doload 1
&& rd_doload 1
< rdelay 1
>> rdes0 1
| rdes0 7
| RD_ES 1
>> rdev 1
== rdev1 1
| rdev 2
== rdev2 1
== rdev 5
| RD_FS 1
== rdidx 1
+ r_diskid 1
>> rd_len 1
+ rd_len 1
| RD_LENGTH 2
| RD_LS 1
| rdm 2
| RDMAC_MODE_TGTABORT_ENAB 2
| RDMD0 6
| Rdo 1
| RD_OF 2
< rdp 3
== rd_ptr 2
| Rdr 4
| RD_RF 1
| RD_RH_PORTSTAT 2
| RD_RSP 1
| RDS_BUSYMASK 2
| RDS_DATAMASK 1
>> RDS_DATASHIFT) 1
== rdsin 3
* rd_size 1
>> rd_size 3
| RD_S_MSRABT 1
== rdsout 5
== RDS_RESET 1
| RD_S_SEAC2 1
| RD_S_SFRMERR 1
== rdsstat 2
| Rdt 4
| RD_TL 3
== rdwr_pa 1
+ R_e 2
< re 3
+ re 3
* reached 1
== read0 1
== READ) 1
+ READ_10 1
== READ_10 7
>> read1 1
| read1 1
== READ_12 2
>> read2 1
| read2 1
== read 4
+ READ 4
+ read 5
== READ 51
< read 6
+ READ_6 3
== READ_6 8
* read 9
* Read 9
== READA 6
| __READABLE 2
| READ_AHEAD 12
* READ_AHEAD 2
+ READ_AHEAD 6
< readahead_dataleft 1
== readahead_dataleft 2
+ readahead_dataleft 3
== READ_ALLSTAT 2
== reada_ok 1
< READ_AUDIO 1
== read_back 2
== readback 2
== read_bad 1
| read_bit 6
== readbuf 2
== READ_BUFFER 1
< READ_BUFFERS 2
| readbuf_flags 2
+ READ_BUF_MAX_LEN 3
+ readbuf_offs 4
== READ_BUSSTATUS 3
| readByte 5
+ read_byte_count 1
< read_bytes 2
== READ_CAPACITY 2
== read_checksum 1
| READ_CMD_MEM 1
| READ_CMD_MRM 2
* read_conf_stridx 1
< read_count 2
== read_count 2
== readData 1
+ read_data 2
== READ_DEFECT_DATA 1
+ read_dev 1
+ READ_DIRECTION 1
+ ReadDOC 2
== ReadErrorCount 1
== READ_ERROR_LOG 1
+ Read_FIFO 2
+ read_frame 4
== read_high 1
* readid 1
== read_idx 1
* reading 2
== reading 4
== reading_intr 3
| READ_INTR_MASK 1
* readl 1
< read_len 1
== read_len 1
== readlen 1
< readlen 2
+ read_len 3
+ readlen 3
< read_length 2
< read_lo_devno 1
== READ_LONG 1
== read_long 3
== read_long_prefetch 3
+ Read_Loopback 1
== read_low 1
== READ_M2 3
== read_mode 1
< read_offset 1
+ read_offset 1
| read_only 1
+ READ_PTR 13
== READ_REVERSE 1
+ Read_SCSI_Data 2
* read_size 1
+ readsize 1
< ReadSize 1
< READSIZE 1
< readStatus 1
== readStatus 3
< read_this_time 1
== read_this_time 1
< read_timeout 1
== read_val 1
| readVal 1
== readVal 2
| read_write 43
== read_write 55
== read_wval 1
| READ_XFER_RDY_DISABLED 1
* ready. 2
== ready 4
&& ReadyCount 1
+ readycount 4
| READY_FOR_TX 2
== READY_INT 2
| READY_STAT 10
&& (read_zsreg(info->zs_channel, 1
== real 1
* real 3
+ real_base 2
+ real_blocks 1
+ REAL_BLZ1230_DMA_ADDR 2
+ REAL_BLZ1230_ESP_ADDR 6
+ real_buffer 1
* realcount 3
< realend 2
< real_irq 1
>> realirq 1
| realirq 1
+ realirq 3
+ real_irq_entry 1
>> real_keycode 1
| real_keycode 2
< real_len 1
+ real_len 9
* really 1
* real_minutes 10
+ real_minutes 20
< real_minutes 8
< realp 1
+ realp 1
== real_root_dev 1
| REAL_RX_BUF_SIZE 1
+ REAL_RX_BUF_SIZE 1
* real_seconds 10
>> realShutter 2
| realShutter 2
* realsize 1
== real_tty 2
== realuserptr 2
+ real_year 2
== reaper 2
< REAP_PERFECT 1
== reason 16
&& reason 2
+ reason 2
| reason 38
>> reason_code 1
| REASS_ABR 1
+ REASS_BASE 2
+ rebase 2
* reboot 1
== reboot_count 1
* reboot_cpu 1
== reboot_cpu 6
< REBOOT_REINIT_RETRY_LIMIT 1
== reboot_smp 1
== reboot_thru_bios 1
< rec 1
+ rec 10
== rec 17
+ recalc 1
< rec_count 1
< rec_data_size 2
>> recdev 1
| rec_devices 1
* receive 1
* Receive 2
&& receive 3
| ReceiveBroadcast 3
< received 2
* received 6
== RECEIVE_DATA 1
+ RECEIVE_DATA 2
| received_ox_id 2
| RECEIVE_FIFO_EMPTY 4
+ ReceiveMode 2
+ RECEIVE_MODE_REG 8
| ReceiveMulticast 1
| ReceiveMulticastHash 1
* receiver 1
+ RECEIVE_STATUS 12
| RECEIVE_STATUS 4
| ReceiveUnicast 1
* receiving 1
* recid 4
< recid 6
* reclaim 1
< rec_len 1
< reclen 1
| rec_len 1
* reclen 2
+ rec_len 4
+ reclen 5
| recmask 10
* recommendation, 1
| RECONflag 5
* reconstruction: 1
+ rec_on_trk 2
+ record 13
== record 4
* records. 1
== Recordtype 2
< Recordtype 4
| recover 4
&& recoverable 1
== RECOVER_BUFFERED_DATA 1
== RECOVERED_ERROR 3
== recovery_count 1
>> recovery_count 1
+ recovery_count 2
< recovery_count2 2
< recovery_count 6
>> recovery_cycle 2
< recovery_cycles 2
< recov_time 1
< recReg 1
| recReg 1
< recs 1
== recs 1
== recsize 1
* rec_size 1
+ recsize 2
== recsrc 1
| recsrc_invalid 1
< recTicks 1
+ recTicks 1
< recursion 2
| recv 6
| RECV_BROAD 3
+ recvbuf 1
< recvd 4
== recv_msg 1
| RECV_PROMISC 1
>> recv_stop 2
< RECYCLE_THRESHOLD 1
* recycling 1
+ red 1
| red 34
>> red 48
* red 6
>> RED_ECN_CE 1
| RED_ECN_CE 2
>> RED_ECN_ECT 1
| RED_ECN_ECT 2
| redir 1
| redirect 1
&& redirect 1
== redirect 2
+ REDIR_TIMEOUT 3
>> redshift 2
+ redshift 2
< redzone 1
+ redzone 1
* re-enable 1
== ref 1
* ref. 1
* ref_clk_per 1
* refclock 1
< refcnt 1
* reference 1
* REFFREQUENCY 1
== ref_ps 1
* ref_ps 2
== RefreshRateTableIndex 1
+ RefreshRateTableIndex 3
+ reftime 2
| reg00 2
< reg0 1
&& ((reg[0] 1
| reg01 5
== reg02h 1
| reg0 8
== reg0 9
+ reg 100
| reg10 2
>> reg1 1
== reg1 11
< reg 115
| reg11 5
< reg1 2
+ REG 12
+ REG13 1
+ REG1 4
| reg14h 5
| reg1 6
| reg16 1
| reg17 2
+ REG2 10
| reg25 2
| reg2 6
| reg 263
+ REG3 11
== reg32 1
| reg32 1
| reg3 7
== reg 38
| reg40 22
| reg4042 2
== reg4 1
>> reg4 1
| reg42 2
| reg44 16
| reg48 13
| reg4 9
| reg49h 2
| reg4a 27
| reg4b 22
| reg4bh 1
>> reg5 1
| reg5 11
| reg53h 9
| reg54 18
| reg54h 4
| reg55 5
| reg56 24
| reg59h 2
| reg5a 2
| reg5ah 1
| reg5bh 2
| reg5xh1 4
| reg5xh 22
| reg5yh1 4
| reg5yh 22
| reg72 7
| reg73 18
| reg7a 7
| reg7b 18
>> reg 80
* reg 9
| REGA 4
| REG_ACSI 1
>> regad 1
< reg_addr 2
| RegAddr 2
>> reg_addr 3
+ REG_ADDRESS 3
+ REG_ALT_STAT 2
+ REG_AUX_STATUS 1
+ regb 24
< regb 6
+ regbase 10
>> regBase 2
+ reg_base 28
+ REG_BASE 3
+ REG_BASE_BASIC 2
+ REG_BASE_BITBLT 2
+ REG_BASE_BITBLT_DATA 2
+ REG_BASE_CLKCFG 2
+ REG_BASE_CRTTV_DISPCFG 2
+ REG_BASE_CRTTV_DISPMODE 2
+ REG_BASE_CRTTV_INKCURS 2
+ REG_BASE_GENIO 2
+ REG_BASE_LCD_DISPCFG 2
+ REG_BASE_LCD_DISPMODE 2
+ REG_BASE_LCD_INKCURS 2
+ REG_BASE_LUT 2
+ REG_BASE_MDCFG 2
+ REG_BASE_MEDIAPLUG 2
+ REG_BASE_MEMCFG 2
+ REG_BASE_MISC 2
+ REG_BASE_PANELCFG 2
+ REG_BASE_PWRSAVE 2
| reg_bitmask 6
| regbits 2
== reg_buff 1
< regc 2
+ REG_CMD 2
| REG_COMMAND 1
+ REG_COMMAND 14
+ REG_CONFIG1 1
+ REG_CONFIG2 3
+ REG_CONTROL 9
| REG_CONTROL_BT_ON 1
| REG_CONTROL_BT_RESET 2
| REG_CONTROL_BT_RES_PU 1
| REG_CONTROL_CARD_RESET 2
+ reg_count 3
| REG_CYLINDER_HIGH 1
| REG_CYLINDER_LOW 1
+ regd 1
| regd 4
>> REG_DAT 6
| regdata 1
| regData 1
+ REG_DATA 1
| reg_data 2
* regDelta 2
== reg_dev 2
| REG_DEVICE_HEAD 1
| regdw0 2
| regdw 1
| regdw1 2
+ regdword 6
>> REG_EPC 1
| REG_EPC 1
+ REG_ERROR 1
+ REG_FAIL 3
== regfile 2
| reg_flags 2
>> REG_FP 1
| REG_FP 1
>> regh 1
< reg_index 1
| REGINT_ENABLEIPL 2
+ REG_INTERRUPT 6
< region 1
== region 1
+ region 1
| region_mask 1
== region_obj 1
+ region_start 2
< Register 1
+ Register 1
* register 13
== Register 2
< REGISTER 211
* Register 9
< registered_count 1
== registered_HBAs 2
< registered_HBAs 9
&& registered_parport 1
== register_flag 1
* registers. 1
>> registers 2
* registers 2
| REGISTER_TEST_FAIL 1
* registration/deregistration 1
== registrationMode 1
== registrationModeUNKNOWN 1
>> regl 1
+ REG_LBA_0 1
+ REG_LBA_16 1
+ REG_LBA_24 1
+ REG_LBA_8 1
+ REG_LCL_INTR 1
+ REG_LM 2
| REGLOCK_BLACKMAGICK2 2
| REGLOCK_BLACKMAGICK3 4
+ REG_LOW 2
== REG_LSR 2
>> regm 1
| regmask 4
+ REG_MID 2
+ REG_MSB 2
< regn 2
== regname 2
< regno 159
== regno 30
+ regno 4
* regno 5
| regno 6
>> regno 70
< regnr 2
| regnr 2
* regnr 9
* regnri 2
>> regnum 1
* regnum 1
< regnum 15
+ regnum 16
< reg_num 2
>> reg_num 2
| reg_num 2
* reg_num 2
== regnum 7
| regoff 2
== regoffs 20
| regOffset 8
+ regofs 2
< regOn 1
+ REG_PRODUCT_ID1 1
+ REG_PRODUCT_ID2 1
< regpsize 2
+ regr 13
== regr 2
>> regr 4
| regr 9
+ REG_RECVPTR 2
+ REG_RX_CONTROL 1
* regs) 1
| regs 2
+ regs 52
== regs 8
+ REG_SECTOR_COUNT 1
| REG_SECTOR_COUNT 2
| REG_SECTOR_NUMBER 2
+ REG_SEL_FAIL 4
>> REG_SP 1
| REG_SP 1
&& regs_p 2
+ REG_STAT_CMD 1
+ REG_STAT_SEL 1
+ REG_STATUS 2
== REG_TIMEOUT 1
< REG_TIMEOUT 9
< regval 1
>> regval 1
| regVal 1
>> RegVal 1
| regval 17
| reg_val 8
| regValue 16
| RegValue 2
== RegValue 3
== reg_vif_num 1
< reg_vif_num 3
| regw 5
| REGWAITSTATE_PPCR 2
+ REGWIN_SZ 6
| regXXh 1
== re_id 1
+ REISERFS_3_5 1
+ REISERFS_3_6 1
| reiserfs_attrs_cleared 2
| REISERFS_IMMUTABLE_FL 3
== REISERFS_IOC_UNPACK32 1
< REISERFS_MIN_BITMAP_NODES 1
< reiserfs_mounted_fs_count 2
| REISERFS_NOATIME_FL 1
| REISERFS_NOTAIL_FL 3
+ REISERFS_SMALLTAIL 1
| REISERFS_SYNC_FL 1
== REJ 1
== reject 2
* reject 4
+ rekey_time 4
* related 2
* related_to->expecting. 1
== relay_po 1
* release() 1
* Release 4
* released. 1
== released_controller 1
* releases 1
* reliable 1
< rel_inode 2
+ rellen 3
< REL_MAX 1
* Reload 1
| RELOAD 2
+ RELOC 1
| RELOC_MASK 11
== rel_type 1
* rem 10
== rem1 1
| rem1 2
< rem 16
| rem2 4
== rem 3
+ rem 4
+ remain 1
* remain 3
== remain_cnt 1
< remain_cnt 2
< remainder 1
* remainder. 1
== remainder 2
* remainder 5
+ remainder 7
< remaining 24
>> remaining 4
+ remaining 5
== remaining 6
* RemainingRam 2
< remaining_size 1
+ remaining_size 1
< remain_items 2
| remapValue 1
< rembits 4
>> rembits 4
== rem_dev_p 1
* remeber 1
== rem_ino 1
* remote 5
| remote_adv 3
* removal 1
* Removal 1
* remove 1
| REMOVE 1
* Remove 19
* removed 1
< removed 2
== remove_info 1
* (removes 1
* removes 1
* Removes 2
== remove_size 1
&& remove_size 1
+ remove_size 1
* remove_wait_queue 4
< rem_sz 4
| RE_NEG_NOW 1
| R_ENP 1
* reorganizing 1
== rep 3
&& rep 3
== rep_block 2
+ repeat 1
== repeat 2
< repeat 3
< repeat_counter 1
* repeat_counter 1
* repeat_delay 2
< repeat_rate 1
* repeat_rate 2
== REPEAT_SEARCH 3
* replacement. 1
* replacing 1
< replay_count 1
== replay_count 1
== rep_len 2
== REPLICATE 1
&& reply 1
+ reply 11
* reply. 2
== reply 3
* reply 3
+ reply_buf 4
* replyBytes 1
< ReplyBytes 1
&& (reply.conn_high 1
< REPLY_FRAME_SIZE 1
* REPLY_FRAME_SIZE 3
< reply_len 1
< ReplyLength 3
== ReplyMsg 1
+ reply_ptr 4
< reply_size 1
>> reply_size 1
< REP_MAX 1
&& report 2
* Report 2
* report 7
* reported 1
< reported_irq 1
== reported_irq 1
== reported_read_eof 1
== reported_write_eof 1
| REPORT_ERR0 2
| REPORT_ERR1 2
>> REPORT_LUNS_PL 1
* reprobe_stridx 1
< repsize 1
== reptype 3
| req 1
< req 2
>> req 2
&& req 2
+ req 3
== req 35
| REQ_ABORT 2
&& req->a_res.status 1
+ ReqBlock 2
+ req_bw_BYTES 2
< req_bw_GBR 1
+ req_bw_GBR 2
< reqBytes 1
* reqBytes 4
+ reqclock 2
== ReqCmd 10
< req_cnt 2
* ReqCnt 2
+ ReqCnt 2
>> req_code 1
| req_code 1
| REQ_DEAD 2
| REQFLAG_DATA_IN 1
| REQFLAG_DATA_OUT 1
== req_format 1
| REQINIT 9
< req_len 3
< reqlen 7
>> reqlen 7
< req_len_left 1
== req_lunid 1
| REQ_MASK 9
< req_nargs 1
* reqnr 1
== reqp 5
< REQSACK_TIMEOUT_TIME 2
== reqsense 1
| reqsense 2
+ REQ_SIZE 10
< req_size 5
+ req_size 64
< req_size_max 2
+ req_size_max 2
< req_status 1
== req_status 1
| req_status 1
== reqtags 1
< reqtags 7
== req_task 1
| ReqTrack 2
* request. 1
+ request 1
* request 2
* Request 2
| REQUEST 480
< request 5
== request 98
< request_cnt 1
&& request_dma(zn.rx_dma,"ZNet 1
&& request_dma(zn.tx_dma,"ZNet 1
== requested 1
< requested 2
== requested_irq 2
< requested_len 3
+ requested_len 3
+ requested_offset 9
* REQUEST_ENTRY_CNT 2
+ REQUEST_ENTRY_CNT 2
* REQUEST_ENTRY_SIZE 13
== request_id 5
&& request_mem_region(rrp->start, 1
== RequestQueue 1
* requests 3
== RequestSenseBuffer 3
< RequestSenseLength 7
+ request_size 1
| requesttype 3
* require 1
* required 1
* required. 1
+ required 1
* requirements. 1
| reread 2
| R_ERR 1
< res 105
* res 13
>> res 15
| res 17
+ res 22
+ res32 1
== res 51
| ResAb 1
| res_adv7176 2
| RES_ALLOCATED 5
| res_bit 4
+ resblk 2
+ resbuffer 1
* Reschedule 1
| RESELECTED 1
| RESELECT_EI 2
* reselection 1
== reselection_id 1
+ reselection_id 1
| RESELECT_IRQ 2
< res_end 10
== resend_count 3
>> RESERVATION_CONFLICT 1
* Reserve 1
+ reserve 3
< reserved 1
| RESERVED 8
+ reserved_by_us 1
== reserved_controller 1
+ RESERVED_INTR 1
== reserve_mode 2
&& reserve_sba_gart 1
== reset 1
* reset). 1
| RESET 19
+ RESET 2
* Reset 3
| reset 4
* reset 9
| RESET_ATM 2
== RESET_CARD_AND_BUS 1
| RESETclear 18
== reset_cmd 1
* reset_conf_clean_stridx 1
* reset_conf_stridx 1
< reset_counter 6
| reset_done 2
+ RESET_DONE 6
+ reset_end 1
| RESETflag 3
| ResetFlags 10
| reset_flags 7
+ RESET_GAZEL 4
| RESET_HORIZON 2
+ RESET_IRQ 1
< reset_length 4
+ reset_length 6
| reset_mask 2
| resetmask 6
+ RESET_OFFSET 1
| reset_others 1
== reset_phase 4
+ reset_port 3
== reset_port 6
== resetresult 1
| RESET_SCSI 5
+ reset_sequence 2
+ reset_start 5
+ reset_start_time 12
* RESETtime 1
* resetting 1
>> reset_type 1
== reset_type 4
>> reset_val 2
< RESET_WAIT 1
== RESET_WAIT 1
== RESET_WARNING 1
| resflags 2
== resgid 1
| res_gr 1
== resid 1
* resid 1
< RESID 1
* RESID 1
< resid 2
| resid 2
>> resid 7
== resid_cnt 1
== resid_dcnt 1
| resid_dcnt 2
>> resid_dcnt 4
| resid_sgptr 2
< residual 1
< Residual 1
== residual 2
>> residual 2
+ residual 7
+ residue 1
| residue 2
== residue 6
>> residue 8
>> res_idx 1
< resindex 2
+ ResIndex 48
== resindex 5
< resinfo 16
== resinfo 66
| RES_IRQ_TYPE_DYNAMIC 2
| RES_IRQ_TYPE_TIME 2
+ res_len 1
| reslen 2
< reslen 5
== resmem 1
* resolution 2
== Resource 1
* resource 21
== resource 22
< resource 31
| RESOURCE_DESC_SMALL_MASK 2
| RESOURCE_DESC_TYPE_MASK 1
>> ResourceFlags 2
* resources. 1
* resources 2
* Resources 2
| resource_start_byte 1
== resource_type 3
== resp 1
* resp., 1
== resp1 2
&& resp 2
== resp2 2
+ resp_data 2
< resp_data_len 3
+ resp_data_len 3
* respect 1
< resp_len 1
< resp_nargs 1
== resp_nargs 2
* responds 1
+ response 1
< response 16
== response 2
| RESPONSE 20
== response_count 1
< response_count 10
+ response_count 2
< RESPONSE_ENTRY_CNT 1
* RESPONSE_ENTRY_CNT 1
+ RESPONSE_ENTRY_CNT 2
* RESPONSE_ENTRY_SIZE 2
| ResponseExpected 1
< response_index 1
< resptime 1
>> resptime 1
< res_ptr 6
+ RES_QUEUE_LEN 4
| RES_REMOVED 1
< res_rrbs 1
| RESRXFCNT 1
< res_size 25
+ RES_SIZE 4
+ res_size 6
* rest 13
< rest 2
>> Rest 2
== rest 4
+ rest 6
< restart 1
* Restart 1
* restart 2
< restart_cwnd 1
< restarts 1
== restart_timer 1
< restlen 15
+ restlen 8
* restore 2
* Restore 2
| RESTXFCNT 1
== resuid 1
&& result 1
* Result: 1
== Result 11
* result 12
+ result 15
< Result 2
< result 227
== result 227
< result2 3
>> result 24
| result 61
| result_8 2
+ resultBuffer 1
< result_exponent 20
== result_exponent 20
+ result_exponent 8
< result_length 1
+ result_length 1
< resultMiscRegister 1
== RESULT_NO_CARRIER 1
== RESULT_RING 1
== results 1
* results 1
| results 3
< resultsize 1
== resume_offset 2
* resume_offset 2
| res_vid 1
* resync 1
+ resync 2
&& ret 1
< Ret 1
>> ret1 1
&& ret1 3
== Ret 18
+ ret 190
>> ret2 1
== ret2 2
| ret 22
&& ret2 3
== ret 461
>> ret 5
< ret 589
>> ret_code 1
< retcode 2
== retcode 3
== RetCode 4
== ret_code 8
| ret_data 6
&& retdevice 1
&& retLeft 1
* retlen 1
== retlen 11
+ retlen 2
< retlen 4
== retn 1
+ retn 1
== retnamlen 1
+ retnamlen 2
< retr 10
* retr 2
< retrans 1
* re-transmit 1
< retries 18
&& retries 2
== retries 9
* retrieval 1
* Retrieve 1
* Retrigger 1
&& retRight 1
* retry 1
&& (!retry)) 1
&& retry 1
* Retry 1
&& retry1 1
* retry. 2
< retry 37
== retry 6
< retry_cnt 4
< retry_count 4
< retry_ct 3
&& retry_req 3
| RetryTxLC 3
< rets 1
== ret_seg 1
== retStatus 6
== ret_sz 2
&& retSzp 2
== return 1
| return 11
>> return 12
* <return> 2
* return 22
* RETURN: 26
< RETURN 2817
== return;); 6
+ return 6
* Return 8
* Return: 9
+ return_ACPI_STATUS 2
== ReturnCode 1
== return_code 12
* returned 2
== returned_count 1
+ return_len 3
< return_len 6
== return_read_eof 1
* RETURNS: 1
* Returns 14
* Returns: 26
* returns 7
== return_status 8
== return_write_eof 1
< retv 3
== retv 7
| ret_val 1
&& retval 1
>> Retval 1
== RetVal 1
== retval 153
+ retval 16
< ret_val 17
| retval 17
< retval 197
== ret_val 2
* retval 2
>> retval 51
< retval_name 1
== rev1 1
>> rev1 1
| REV 11
>> rev 12
| rev1 2
== rev 14
| rev 16
+ rev 2
== rev2 1
| rev2 1
>> rev2 2
< rev 37
* Revalidate 1
* revalidation. 1
< REV_B_CODE_MEMORY_END 2
< REV_B_DATA_MEMORY_END 2
+ REV_B_DATA_MEMORY_LENGTH 2
| rev_code 1
>> rev_code 3
== reverse 1
| reverse 2
| reverse_cardnr 1
+ revert 4
< REV_GT96100A_1 1
== revid 2
| rev_id 2
>> revision 1
* Revision 1
< revision 12
== revision 21
+ revision 3
+ REVISION 3
< RevisionCharacter 2
| revision_register 1
>> revision_register 2
* revisions 1
| REVISON_BITS 4
+ REV_OFFSET 4
== revoke_record_cache 1
== revoke_table_cache 1
== revp 1
+ REW 1
+ REX_PROM_BOOTINIT 2
+ REX_PROM_BOOTREAD 2
+ REX_PROM_CLEARCACHE 4
+ REX_PROM_GETBITMAP 2
+ REX_PROM_GETCHAR 2
+ REX_PROM_GETENV 2
+ REX_PROM_GETSYSID 2
+ REX_PROM_GETTCINFO 2
== REX_PROM_MAGIC 7
+ REX_PROM_PRINTF 4
+ REX_PROM_SLOTADDR 2
| REXTVALID 2
== RF5C_CHIP_RF5C296 2
== RF5C_CHIP_RF5C396 2
| RFAAB 1
| RFAAM 1
>> RFADDR_shift 2
+ RFADDR_shift 3
+ RFALSE 2
| RF_BUFF 1
== RFC1042_ENCAP 1
+ RFC1051_HDR_SIZE 3
* RFC1122: 1
+ RFC1201_HDR_SIZE 18
* RFC1812 1
+ RFC 2
>> RFC_CODE 1
* RFCOMM_DEFAULT_MTU 3
* RFCOMM_DISC_TIMEOUT 1
+ RFCOMM_HANGUP_NOW 1
* RFCOMM_MAX_CREDITS 3
+ RFCOMM_MAX_DEV 1
+ RFCOMM_RELEASE_ONHUP 1
+ RFCOMM_REUSE_DLC 3
== RFCOMM_RPN_DATA_8 1
== RFCOMM_RPN_PARITY_NONE 1
== RFCOMM_RPN_STOP_1 1
+ RFCOMM_SKB_RESERVE 3
>> RFCOMM_TEST 1
< RFCOMM_TTY_PORTS 1
== RFCOMM_UIH 1
| RFCOMM_V24_DV 2
| RFCOMM_V24_IC 2
| RFCOMM_V24_RTC 3
| RFCOMM_V24_RTR 3
+ rfcr 11
| RFCR_AAM 1
| RFCR_AAU 1
| RF_CRC 1
== rfd 2
+ rfd 6
== rfd_cmd 2
| RFD_CMDEL 1
| RFD_CMDSUSPEND 3
| RFD_COMPLETE 2
| RFD_OK 2
+ rfdr 5
+ RFD_SIZE 6
| RFD_STAT_B 2
| rfd_status 1
| RFD_STATUS_COMPLETE 5
| RFD_STATUS_OK 2
| RFEN 4
| RF_ENP 3
| RF_FRAM 1
>> rfhcnt 1
< rfhcnt 2
* rfin 1
+ rfin 2
+ RFLFH 3
+ RFLFL 2
| RF_OFLO 1
+ rfp 1
| R_FRAM 1
+ rfree 2
>> RFS_CODE 1
| RFS_Errors 1
| RF_STP 1
>> rfsw 2
| rfsw 5
* RFT_DATA_SIZE 1
+ RFT_DATA_SIZE 1
>> rg 1
* rg 1
< rg 2
+ rg 2
* rgb 2
== rgid 2
< RGN_MAP_LIMIT 3
== rgntype 1
< rh 2
>> rh 2
+ rh 4
| RH_A_DT 2
| RH_A_NDP 3
| RH_A_NOCP 3
| RH_A_NPS 2
| RH_A_OCPM 3
| RH_A_POTPGT 4
| RH_A_PSM 3
| RH_B_DR 5
| RH_B_PPCM 2
| RH_CLASS 15
| RH_CLEAR_FEATURE 15
< R_HEAD 1
| RH_ENDPOINT 10
| RH_GET_DESCRIPTOR 5
| RH_GET_INTERFACE 1
| RH_GET_STATUS 20
| RH_HS_CRWE 2
| RH_HS_DRWE 2
| RH_HS_LPS 2
| RH_HS_LPSC 2
| RH_HS_OCI 2
| RH_HS_OCIC 4
| RH_INTERFACE 7
| RH_OTHER 15
+ RH_PORT_CONNECTION 6
+ RH_PORT_ENABLE 8
+ RH_PORT_RESET 4
| RH_PS_CCS 4
| RH_PS_CSC 2
| RH_PS_LSDA 2
| RH_PS_OCIC 2
| RH_PS_PES 2
| RH_PS_PESC 4
| RH_PS_POCI 2
| RH_PS_PPS 2
| RH_PS_PRS 2
| RH_PS_PRSC 2
| RH_PS_PSS 2
| RH_PS_PSSC 2
>> rhr 1
| rhr 1
< rhsa 1
== rhsa 1
+ rhsa 1
| RH_SET_FEATURE 5
| RH_SET_INTERFACE 1
== ri 1
>> ri 1
| RI 2
< ri 4
| ri 4
* Rickard 1
>> rid 2
+ rid 2
== rid 4
< ridx 4
< riflen 1
* riflen 1
+ RifLength 3
+ rif_table 1
< RIF_TABLE_SIZE 2
+ RIF_TABLE_SIZE 2
* Right, 1
+ right 10
* right 16
< right 25
>> right 29
| right 4
== right 7
< RIGHT_CHN 1
>> right_dev 1
+ right_exponent 4
< right_free 2
+ right_free 2
+ right_gain 1
>> righthalf 1
+ righthalf 2
>> right_level 2
+ right_level 3
< RightMask 1
| RightMask 1
== right_node 2
== RIGHT_PARENTS 1
* right_prec 1
+ RIGHT_SHIFT_FLOW 1
+ RIGHT_SHIFT_NO_FLOW 1
< right_space 1
== right_space 1
* right_start 3
< right_vol 2
* right_vol 2
>> right_vol 6
< ril 1
== rinfo 1
>> ring 2
| ring 2
* Ring 3
>> ring_address 2
+ RING_BUS_CTRL_A 7
+ RING_BUS_CTRL_B 3
== RING_BUSY 1
| RING_DOWN 2
| RingEnd 3
* RING_ENTRIES 1
+ RING_ENTRIES 1
+ RING_HEAD 9
>> ring_offset 12
+ ring_offset 12
| ring_offset 13
| ring_page 2
>> ring_page 3
>> ring_ptr 1
| ring_ptr 1
| RING_RECOVERY) 1
* ringsize 4
>> RING_SIZE_64 2
== ringspeed 2
| ring_status 1
== RING_STATUS_CHANGE 1
+ RING_TAIL 3
* RING_WORDS 3
| R_INIT 2
| ri.node_crc, 1
| RINT0 1
| RINT 5
== rio 3
| RIO_CLOSING 1
== rio_complete 1
< RIO_CPU_LIMIT 1
| rio_debug 2
| RIO_DEBUG_INIT 1
| RIO_DEBUG_PROBE 1
| RIO_DELETED 1
| RIO_DEV_DIRECT 2
| RIO_DEV_MODEM 2
| RIO_EISA 1
+ RIO_EISA 1
== RIO_EISA_IDENT 2
== RIO_FAIL 1
* RIO_HOSTS 2
< RIO_HOSTS 6
| RIO_LOPEN 6
| RIOMachineType 1
< RIO_MAX_EISA_SLOTS 2
+ RIO_MCA 1
| RIO_MODEM_BIT 2
| RIO_MOPEN 8
< RIO_NBOARDS 2
< RIONumHosts 3
== RIO_PCI 2
+ rio_poll 2
< RIO_PORTS 10
* RIO_PORTS 6
== RIO_SETDEBUG 2
== riowd_regs 1
+ riowd_regs 4
* riowd_timeout 1
| RIO_WOPEN 6
< rip 2
| R_IP_LOCAL_ASSIG 1
| R_IP_REMOTE_ASSIG 1
>> R_IRQ_MASK1_CLR__pa0__BITNR 1
+ R_IRQ_MASK1_CLR__pa0__BITNR 1
>> R_IRQ_MASK1_SET__pa0__BITNR 1
+ R_IRQ_MASK1_SET__pa0__BITNR 1
== risc_address 1
| risc_address 1
+ risc_address 2
>> RISC_BLOCK 1
+ risc_code_addr01 2
+ risc_code_addr 1
+ risc_code_address 1
< risc_code_len 1
< risc_code_length01 1
< risc_code_length 2
< risc_code_size) 1
+ risc_code_size 1
< risc_code_size 4
| RISC_INT 12
>> RISCMEM_LEN 2
* RISCMEM_LEN 2
| RISC_MTREG_P1DFLT 4
| RISC_MTREG_P1ULTRA 4
* RISCOM_TPS 4
* RiscPC 1
| RISC_SYNC 2
| RISC_SYNC_FM1 1
| RISC_SYNC_VRO 1
| RISC_WRITE 1
| RISC_WR_SOL 1
* rivafb_init_one() 1
== rl 1
+ rl 11
< rl 13
>> rl 15
| rl 2
+ rl2 1
+ rl2_pos 1
* rl 8
+ RLCR 4
== rlc_succeeded 1
== rlen 1
* rlen 2
< rlen 5
+ rlen 9
== rlength 1
+ rlh 1
< rlim 7
== RLIM_INFINITY 4
< RLIM_INFINITY 8
== RLIMIT_NOFILE 2
< RLIMIT_SOL_VMEM 4
== RLIMIT_STACK 1
< RLIM_NLIMITS 12
| rll 1
< rl_len 1
== RlmtMode 1
== rl_port 1
+ rlpos 7
+ rl_size 3
+ rlth 3
== rm1 4
+ rm 2
== rm2 4
== rm 3
| RM 3
| RMA 5
+ R_MAC_ETHERNET_ADDR 6
>> rmagic 3
| rmask 1
+ rmask 1
== rmb 2
| RMD1_BUFF 3
| RMD1_CRC 3
| RMD1_ENP 3
| RMD1_FRAM 3
| RMD1_OFLO 3
| RMD1_STP 14
| RMD_CRC 1
| RMD_ENP 2
| RMD_ERR 1
| RMD_FRAM 1
< RMDNUM 12
+ RMDNUM 5
| RMD_OWN 1
| rmdstat 9
| RMD_STP 3
| RME96xx_buffer_id 2
+ RME96xx_CHANNELS_PER_CARD 2
< RME96xx_DMA_MAX_SIZE 1
| RME96xx_DS_rd 1
| RME96xx_F 1
| RME96xx_FMT 1
| RME96xx_fs48 2
| RME96xx_IRQ 2
| RME96xx_mixer_allowed 1
< RME96xx_num_of_init_regs 1
+ RME96xx_play_buffer); 1
| RME96xx_start_bit 2
== RM_ENABLE_FLAG 1
* rmk 4
== RM_MY_BEACON 9
== RM_MY_CLAIM 1
| rMode 1
+ rm_offset 4
+ RmonStatMask 1
== RM_OTHER_BEACON 4
== rmp 3
== RM_RING_NON_OP 2
== RM_RING_OP 3
< rmsz 1
+ rmsz 3
== RM_TIMEOUT_ANNOUNCE 1
== RM_TIMEOUT_D_MAX 1
== RM_TIMEOUT_NON_OP 1
== RM_TIMEOUT_POLL 3
== RM_TIMEOUT_T_DIRECT 1
== RM_TIMEOUT_T_STUCK 2
== RM_TRT_EXP 2
== RM_TX_STATE_CHANGE 1
== RM_VALID_CLAIM 1
== rmw 1
< rmw 3
+ rname 1
< rnat0_kaddr 4
+ rnat1_kaddr 2
< rnat1_kaddr 4
== rnat_addr 1
| RND_CNT 2
== rnew 1
< rng1c 1
< rng2c 1
== rng2c 1
< rngc 3
== rngc 3
+ RNG_DATA 1
| RNG_ENABLED 9
+ RNG_HW_STATUS 3
== rng_mem 1
+ rng_mem 2
< rngnum 1
== rngnum 1
| RNG_PRESENT 2
+ RNG_STATUS 2
| RNOP 4
+ RNR 1
== RNR 2
| RNTPCO 2
| rnum 1
== rnum 2
* rnum 9
| r_number 2
== rnver 1
< rnver1 1
< rnver 4
+ ro 1
< r_objid 1
< ro_end 1
| R_OFLO 1
* rol 1
== rold 1
+ role 1
== role 15
== Role_A 1
== Role_B 1
== ROLE_INITIATOR 2
== ROLE_TARGET 13
| ROLEX_EXTEN_FLAG 2
* rolled 1
== rom 1
== rom_addr 3
+ rom_base 4
| ROMBMASK 8
+ ROMBSBITS 4
+ ROM_CONFIG 2
* ROMCS 3
+ ROM_DATA_PTR 3
| ROMFH_EXEC 2
| ROMFH_MASK 1
+ ROMFH_SIZE 10
< ROMFH_SIZE 3
| ROMFH_TYPE 7
== rom_found 2
+ romfs_length 1
+ romfs_start 2
+ ROM_INT15_PHY_ADDR 2
+ ROM_PHY_LEN 1
| rom_reg_orig 2
+ rom_resources 8
== rom_resource_table 1
+ rom_resource_table 3
< roms 2
+ roms 6
+ ROM_SIG_1 1
+ ROM_SIG_2 1
== rom_start 1
+ rom_start 7
< romTableIdx 1
| ROM_TEST_FAIL 1
>> ron 2
== r_one 10
< r_one 6
== room 1
+ room 3
< room 7
* root), 1
== root 14
+ root 15
* root 3
+ root_addr_size_words 1
< root_block 1
== root_entry 1
== root_ht 1
== rootmnt 1
== root_offset 1
== root_server_addr 3
< ROOTTREESIZE 1
+ ROOTTREESIZE 1
>> rop 1
>> ROP_COPY 3
>> rope_num 1
| ROP_S 2
+ ROSE_ADDR_LEN 3
* ROSE_ADDR_LEN 4
== ROSE_CALL_REQUEST 6
== ROSE_CLEAR_CONFIRMATION 4
== ROSE_CLEAR_REQUEST 1
| ROSE_GFI 7
* ROSE_MAX_DIGIS 1
+ ROSE_MAX_PACKET_SIZE 1
+ ROSE_MIN_LEN 6
< rose_ndevs 2
== rose_neigh 13
== rose_node 13
+ ROSE_PACLEN 1
| ROSE_Q_BIT 1
== ROSE_RNR 1
== rose_route 7
== rose_tmpn 2
== rose_tmpp 2
< ro_start 1
| rotate 1
< rotator 1
+ ROTL 1
== rotor 2
< round 1
* round1 1
* round 2
+ round 2
&& round 4
>> roundBits 2
&& roundBits 3
| roundBitsMask 4
== ROUND_DOWN 1
== round_down 5
* rounded 1
+ rounded 1
* roundedKernelLen 2
< roundedKernelPages 2
< roundIncrement 1
+ roundIncrement 17
== roundIncrement 2
* rounding 1
* rounding; 1
+ rounding 1
== roundingMode 19
== roundingPrecision 3
| roundMask 2
+ roundMask 2
+ ROUNDS 5
+ round_tail_len 2
== ROUND_UP 1
== round_up 5
== route 1
* route 1
== ROUTE4_FAILURE 1
== ROUTE_DISCONNECT 1
== ROUTE_INTERCONNECT 2
== ROUTE_NO_ID 2
== router 1
== router_a 2
== router_b 3
< router_distance 2
< ROUTER_USER 2
< ROUTER_USER_MAX 2
* routes. 1
* routine. 2
* routine 23
* routing 1
| ROUTING_PROT_DEFAULT 1
== routing_table 1
< rover 1
* row 2
< row 4
* rowBytes 2
* rowPixels 2
* rows 1
+ rows 3
< rows 7
>> rp 1
| rp 1
+ rp 11
== rp 15
+ r_parent 1
* RPC 2
| RPCAUTH_CRED_DEAD 1
| RPCAUTH_CRED_UPTODATE 1
== RPC_AUTH_NULL 2
== rpc_auth_ok 1
== RPC_AUTH_SHORT 1
== RPC_AUTH_UNIX 1
< RPC_CREDCACHE_NR 2
< RPC_CWNDSCALE 1
* RPC_CWNDSCALE 2
== rpciod_pid 1
< rpciod_users 1
< RPC_MAXCWND 1
< RPC_MAXFLAVOR 1
+ RPC_MAXREQS 1
+ RPC_RTO_INIT 2
< RPC_RTO_MAX 1
+ RPC_SLACK_SPACE 2
== rpc_stat 1
== rpc_success 1
< RPC_SVCAUTH_MAX 3
| RPC_TASK_ASYNC 4
| RPC_TASK_CHILD 1
| RPC_TASK_ROOTCREDS 5
| RPC_TASK_SWAPPER 3
+ rpi 1
| R_PLL 1
< RPL_NUM 1
+ RPL_NUM 1
== rpm 16
* rpm 16
== rpnt 1
| rport 1
&& rport 1
< rport 2
== rport 2
+ rport 2
< rpos 1
+ rpos 1
< rpsize 2
< rpt 1
== rptr 1
+ rptr 10
< rptr 2
< rptr_end 2
< rq1 1
== rq1 2
< rq 2
< rq2 1
== rq2 2
* rq 6
== rq 8
< rqend 2
< rql 1
< rqLen 1
>> rqLen 1
== rq_src 1
== rqst 4
== RQSTYPE_ENABLE_LUN 1
== RQSTYPE_RESPONSE 1
== RQSTYPE_RIO2 1
* rqSz 1
< rqSz 2
| rr0 1
== rr 1
| RR 1
| rr 2
* rr 3
+ rr 3
>> rr 4
== RR 5
< rr 8
== rrange 3
&& rrange 3
< r_rate 2
>> rrbn 2
| rrbn 2
| rrb_setting 4
* rrb_shift 4
| rrbv 4
+ RRC 1
| RR_CL 2
| RR_CLEAR_INT 1
+ rr_div 2
>> r_reg 1
+ RRegData 3
< RREGDATASIZE 1
< RRM_BASE 2
+ RRM_BASE 2
< RRM_CMD_LIMIT 2
< RRM_FUNCTIONS 1
| RRN 2
| R_ROBIN_BITS 2
| R_ROK 2
&& rrp->end 1
| RR_PL 2
| RrPostponed 2
| R_RQ_ATTCH_STATE_ADDR 2
| RR_TF 2
== rs 1
+ rs 1
< rs1 3
< rs2 3
< rs 4
+ rs485_pa_bit 1
* RS/6000 1
* RSA_EDP_OFFSET 2
* RSA_EDQ_OFFSET 2
* RSA_E_OFFSET 2
* RSA_IN_OFFSET 2
| RS_ALGNERR 2
| RS_ALIGN 1
* RSA_N_OFFSET 2
* RSA_OUT_OFFSET 2
* RSA_PINV_OFFSET 2
* RSA_P_OFFSET 2
* RSA_Q_OFFSET 2
| RS_BADCRC 2
| RS_BEACON 1
| RS_CLSN 2
== rscn_queue_index 1
| RS_CRC_ERR 1
>> rscsi_disks 1
== rscsi_disks 3
| RS_DISCONNECT 1
+ RSDP_CHECKSUM_LENGTH 2
* RSDT 1
| RS_DUPADDR 1
* r_sector 2
* rsector_org 1
+ rsector_org 1
| RSEL 13
| rser 3
| RS_ERRORS 4
| RS_EVENT 1
< RSF16_MAXFREQ 2
* RSF16_MAXFREQ 2
< RSF16_MINFREQ 2
* RSF16_MINFREQ 2
| RS_FCSERR 1
| RS_FRAMERR 3
| RS_HARDERROR 1
== rs_init 1
+ r_size 1
+ rsize 14
< r_size 2
< rsize 8
+ rslots 1
< rslots 2
&& rSmapiInfo.usUartBaseIO 1
&& rSmapiInfo.usUartIRQ 1
| RS_MULTICAST 2
| RS_NORINGOP 1
| RS_ODDFRAME 3
| RS_OFLO 1
| RS_OFLW 1
* rsp0, 1
&& rsp 1
+ rsp 2
== rsp 3
| RS_PATHTEST 1
| rsp_status 3
== RSP_SUCCESS 1
== rsp_type 2
| rsr 13
== rsrc_type 3
| RS_RES0 1
| RS_RES15 1
| RS_RES7 1
| RS_RES9 1
| RS_RINGOPCHANGE 1
| RS_RUNT 1
| RS_SELFTEST 1
| RS_SOFTERROR 1
+ RS_STROBE_TIME 7
| RS_STUCKBYPASSS 1
== rst 1
| RST 3
+ rst 4
| rsta 2
| rstab 4
+ rs_table 24
| rstad 4
| rstat 15
== rstat 4
| rstatus 6
+ RST_DISABLE 1
+ RST_ENABLE 1
== RSText8 2
| RSTFIFO 4
== RstMode 1
| RS_TOOLONG 4
| R_STP 1
| RS_VALID_BITS 2
== RSVD_TASK_TAG 1
| RS_VERSION 1
== rt 18
* rt 2
+ Rt 2
| RT 4
== rt6_dflt_pointer 1
* RT6_INFO_LEN 2
< rta 2
< Rta 2
| RTA 3
+ rta 5
== rtab 4
| RTA_BOOTED 7
+ RTA_DST 17
+ RTA_FLOW 2
+ RTA_GATEWAY 5
+ RTA_IIF 18
< RTA_MAX 2
+ RTA_MAX 2
== RTA_METRICS 2
== RTA_MULTIPATH 2
| RTA_NEWBOOT 6
+ RTA_OIF 7
+ RTA_PRIORITY 11
+ RTA_PROTOINFO 8
== rtas 3
== rtas_entry 1
* rtas_error_log_max 1
< RTAS_ERROR_LOG_MAX 1
< rtas_error_log_max 2
< rtas_log_size 1
+ rtas_log_size 2
== rtas_node 1
< rtas_nvram_size 2
< RTAS_PER_HOST 3
+ RTA_SRC 17
== rtas_size 1
== RTAS_UNKNOWN_SERVICE 7
+ rtattr_strcmp 1
== RtaType 15
* RtaType 2
== RtaUniq 3
+ RTAX_CWND 4
< RTAX_MAX 2
+ RTAX_MTU 6
+ RTAX_REORDERING 1
+ RTAX_RTT 2
+ RTAX_RTTVAR 1
+ RTAX_SSTHRESH 3
| RTC_24H 10
| RTC_AIE 2
| rtc_base 2
== RTC_BIT_INVERTED 1
| RTC_BIT_INVERTED 2
== rtc_client 1
| RTC_DIV_RESET2 21
| RTC_DM_BINARY 50
| RTC_EOSC 2
| RTC_ESQW 2
| RTCF_BROADCAST 3
| RTCF_DNAT 3
| RTCF_LOCAL 5
| RTCF_MASQ 4
| RTCF_MULTICAST 15
| RTCF_NOTIFY 2
* rtc_freq 3
== rtc_has_irq 5
| RTC_IBH_LO 2
| RTC_IPSW 2
== rtc_irq 1
| RTC_IS_OPEN 3
< rtc_max_user_freq 4
+ rtc_minutes 8
+ RTC_OFFSET 4
| RTC_PIE 6
| RTC_PU_LVL 2
== rtcs 1
| RTCSC_RTE 2
| RTC_SECONDS_MASK 2
| RTC_SET 26
| rtc_status 6
| RTC_TDF 2
| RTC_TDM 2
| RTC_TE 8
| RTC_TIMER_ON 6
| RTC_UIP 6
| RTC_WAF 2
| RTC_WAM 4
== rt_deadline 1
< rte_index 4
| RTF_ADDRCONF 8
| RTF_ALLONLINK 2
| RTF_CACHE 3
| RTF_DEFAULT 3
| RTF_DYNAMIC 2
| RTF_EXPIRES 3
| RTF_GATEWAY 3
| RTF_MODIFIED 1
| RTF_NONEXTHOP 8
| RTF_POLICY 1
| RTF_REJECT 3
| RTF_UP 6
| RTF_WINDOW 2
>> rt_hash_log 1
+ rt_hash_log 3
< rt_hash_mask 2
+ rt_hash_mask 3
== rt_hash_table 1
>> rthr 1
| rthr 1
< rthr 6
* rtime 3
| rtl8139_rx_config 3
| rtl8169_rx_config 1
+ RTL_DMA1_COUNT 1
+ RTL_DMA1_DESC_PTR 1
+ RTL_DMA1_LOCAL_ADDR 1
+ RTL_DMA1_MODE 1
+ RTL_DMA1_PCI_ADDR 1
+ RTL_DMA_COMMAND_STATUS 1
< RTL_MIN_IO_SIZE 3
== RTL_NUM_STATS 1
< RTM_BASE 1
+ RTM_BASE 4
< RTM_MAX 1
+ RTM_MAX 6
== RTM_NEWROUTE 1
== rtn 23
== RTN_BROADCAST 4
== RtnCode 6
| RTNH_F_ONLINK 4
== rtnl 1
== RTN_LOCAL 6
+ RTN_MAX 2
== RTN_MULTICAST 4
== RTN_NAT 1
| RTN_ROOT 2
| RTN_TL_ROOT 2
== RTN_UNICAST 3
< rto 1
| RTO_ONLINK 6
+ RTR_DMA0_COUNT 1
+ RTR_DMA0_DESC_PTR 1
+ RTR_DMA0_LOCAL_ADDR 1
+ RTR_DMA0_MODE 1
+ RTR_DMA0_PCI_ADDR 1
+ RTR_DMA_COMMAND_STATUS 1
+ RTR_INT_CONTROL_STATUS 1
+ RTR_LOCAL_RANGE 1
+ RTR_LOCAL_REMAP 1
+ RTR_MAILBOX 1
+ RTR_REGIONS 1
| RTRY 1
== rts 1
| rts 2
| RTS 24
< rts 7
+ RTS_LEVEL_SHIFT_BITS 1
| RTSPACE 1
>> rtt 1
< rtt 2
+ RT_TABLE_MAX 1
< RT_TABLE_MAX 2
== RT_TABLE_UNSPEC 2
< rttvar 1
== Rtv 6
| R_TX_FORWARD 2
== rtype 2
== ru 2
< RUBIN_REG_SIZE 1
== ruid 2
== rulenum 1
== run 1
| RUN 11
>> RUN 14
* run 4
== RUN_ARRAY 1
+ runlen 1
< runlen 3
< RUNLENMAX 1
+ RunnerRdCtrl 3
+ RunnerWrCtrl 1
== running 4
< RUNT 2
| RUNT 4
* runtime, 16
< rup 1
< Rup 1
+ Rup 3
< RupN 2
+ RupN 5
== RUSAGE_CHILDREN 2
== RUSAGE_SELF 2
+ rv 1
< rv 16
== rv 39
>> rv 4
| rv 7
>> r_val 1
+ rval 11
< rval 12
| rval 5
== rval 79
== rvalue 1
+ rvalue 1
>> rvolume 3
* rvScale 2
+ r_vstate 1
| RW0 1
| RW_040 4
< rw 1
| rw 1
| RW1 1
| RW 19
== rw 44
| rw_flag 1
| rwflag 10
== rword 1
| rw_prefetch 3
>> rwrite 1
+ RWSEM_ACTIVE_BIAS 2
| RWSEM_ACTIVE_MASK 3
+ RWSEM_WAITING_BIAS 2
| Rx0CRCError 1
| Rx0DescError 1
| Rx0HugeFrame 2
| Rx0LastSeg 2
| rx 1
* rx 1
&& rx") 1
| Rx1RingWrap 1
* RX 2
+ rx 30
== rx 5
| Rx5 2
| Rx6 2
< rx 7
| Rx7 2
| Rx8 15
< RX_AAL5_LIMIT 1
| RX_ABORT 7
| RxAckBits 2
| Rx_Align 1
| RxAlignCntExp 1
| RxAlignmentError 1
< RX_AREA_END 2
== RX_AREA_START 1
* rx_average_pps 1
| RxBadAlign 4
+ RX_BASE 3
| RX_BASE_PAGE 1
+ RXBDA 2
>> RX_BDB_SIZE_SHIFT 1
+ RX_BDB_SIZE_SHIFT 1
+ rx_block 2
+ RXBLOCKZ 1
| RX_BP 1
+ RxBranchSel 1
| RXBREAK 2
+ RxBuf 2
+ RX_BUF_ALLOC_SIZE 7
| RXBUFAREA 2
+ RX_BUF_END 1
== rx_buff 1
* rx_buff 2
| RX_BUFF_END 1
+ RX_BUFF_END 1
&& rx_buffer 1
< RX_BUFFERS 1
* RX_BUFFERS 1
< RX_BUFFS 1
* RX_BUFF_SIZE 8
* RX_BUFF_SZ 3
* RX_BUF_LEN 2
+ RX_BUFLEN 6
>> RX_BUF_OVERFLOW 1
| RX_BUF_PAGES 1
< RX_BUF_PAGES 5
< RX_BUF_SIZE 1
* RX_BUF_SIZE 11
+ RX_BUF_SIZE 13
+ rx_bufsize 3
+ RX_BUF_START 2
| RX_BUS_MASTER_COMPLETE 1
| RX_BUSY 2
+ rx_bytes 2
< rx_bytes 4
+ RXCDA 3
| rx_cfg 1
+ rxcfg 5
| RXCFG_ARP 2
>> RxCfgDMAShift 4
+ RxCfgDMAShift 6
| RxCfgEarlyRxNone 1
>> RxCfgFIFOShift 4
+ RxCfgFIFOShift 6
| RxCfgRcv32K 2
| rx_cfg_reg 1
| RX_CHANNEL_DISABLED 1
== RX_CHANNEL_DISABLED 3
== RX_CHANNEL_IDLE 3
| RX_CHANNEL_MASK 2
< RX_CHANS 1
* RX_CHANS 1
+ RX_CHANS 1
| Rx_CH_AV 4
+ RxChecksum 1
| RXCI_INT 1
+ RXCI_INT 1
+ RxCmd 1
== RxCmd 3
< rx_coalesce 1
| RX_COLL 2
| RxComplete 17
| RX_COMPLETE_FRAME 4
+ RxCompletionAddr 3
+ RxComplThreshShift 3
+ rxConfAMP 1
+ rxConfBcast 3
+ RxConfig 6
+ rxConfPro 1
+ rxConfRxEna 3
< rx_copybreak 16
< RX_COPYBREAK 3
< RX_COPY_SIZE 2
< RX_COPY_THRESHOLD 6
< RXCOUNT 1
== RX_CPU_BASE 1
+ RX_CPU_BASE 1
| RX_CRC 2
| RxCRCCntExp 1
| RxCRC_ENAB 4
| RX_CRC_ERR 1
| RxCRCErr 2
| Rx_CRCErr 3
| RX_CRC_ERROR 4
| RX_CRC_ERROR_ENBL 2
+ RxCRCErrs 5
+ RXCSA 3
+ RxCtrl 6
| RX_CTRL_EOF 4
| RX_CTRL_LEN_MASK 1
| RX_CTRL_OWN_BMU 4
| RX_CTRL_STAT_VALID 2
| RX_CTRL_STF 2
+ RXD 1
+ rxd 16
| RX_DATA_AV 1
| RX_DATA_BUFFER_SIZE_MASK 1
| RX_DCD 2
| RXDCTRL_BAD 3
| RXDCTRL_BUFSZ 2
| RXDCTRL_OWN 2
| RXDCTRL_TCPCSUM 2
| RxDError 2
+ rx_desc 1
>> RX_DESC_BASE 1
* RX_DESC_BUF_SIZE 4
< RX_DESC_CNT 1
| RxDescFatalErr 2
< RX_DESC_MAX 2
== rx_descpage 1
+ RXDESCQ 1
+ RxDescQAddr 1
+ RXDESCQCNT 2
+ RxDescQCtrl 1
+ RxDescQHiAddr 2
* RxDescrSize 2
>> RXD_FLAGS_SHIFT 2
+ RXD_FLAGS_SHIFT 2
| RxDied 3
| RxDisable 4
| RXD_LENGTH 4
* rx_dma 2
| RX_DMA 2
+ RXDMA 2
| RXDMA_BLANK_IPKTS 4
* RX_DMA_BUF 2
+ RxDMABurstThresh 1
| RXDMA_CFG_ENABLE 4
| RxDMAComplete 1
+ RxDMACtrl 2
+ RxDMAIntCtrl 4
+ RxDMAPollPeriod 2
+ RxDMAStatus 2
+ RxDMAUrgentThresh 1
>> RXD_OPAQUE_INDEX_SHIFT 2
+ RXD_OPAQUE_INDEX_SHIFT 2
== RXD_OPAQUE_RING_JUMBO 1
| RXD_OPAQUE_RING_JUMBO 1
== RXD_OPAQUE_RING_STD 1
| RXD_OPAQUE_RING_STD 1
+ rxdp 1
| RX_DRIBBLE 2
>> RxDRNT_shift 2
+ RxDRNT_shift 2
| RxEarly 27
| RXEARLYTHRESH 2
| rxEI 2
| RxENAB 12
| RxENABLE 18
| RxEnable 9
+ RX_END 1
< RX_END 2
| RX_END_FRAME 2
| RX_ENP 10
+ RXENQ 8
== rx_entry 1
+ rx_entry 1
| RX_EOP 2
| RXER 1
| RX_ERR 1
| RxERR 2
| RxErr 5
| RxErrCRC 1
| RxErrFIFO 5
| RxErrFrame 1
| RxErrLong 1
| RxError 2
| rx_error 20
| RX_ERROR 5
| RXERROR_FRAMING 2
| RxErrorMask 1
| RXERROR_OVERRUN 2
| RXERROR_PARITY 2
+ RxErrors 2
| RxErrRunt 1
| RxErrTooBig 1
| rx_event 1
| RxEvt 1
| RX_EXTRA_DATA 2
== rxf 1
| RxFCSError 1
< RX_FD_NUM 2
+ RXFDTH 2
+ _RX_FIFO 1
+ RX_FIFO 12
+ RXFIFO 4
| RxFIFOErr 1
| RXFIFOH 2
| RxFIFOOver 7
| RxFIFOOverrun 1
* RX_FIFO_SPACE 2
>> RX_FIFO_THRESH 6
+ RxFilterAddr 5
+ RxFilterData 3
| RxFilterEnable 5
+ RxFilterMode 2
| RX_FLAG 1
| RXFLAG_CSUM 1
>> RXFLAG_OVERFLOW 1
| RXFLAG_OVERFLOW 2
| RX_FL_CRC_ERROR 3
== rx_flow 1
+ RXFLV 2
+ _RXF_OUTP 1
| RX_FRAM 2
< rx_framecnt 1
| RX_FRAME_IRQ 1
| RX_FRAME_LEN_MASK 6
+ RX_FRAME_PORT 5
+ RxFramesOK 1
| RX_FREEQ_EMPT 1
| RXFSD 3
| RX_FS_E 2
| RX_FS_IMPL 1
| RX_FS_LLC 1
| RXF_TRIG 2
| RxFull 2
< rx_get 2
+ rx_get 4
+ RxGfpMem 2
| Rx_Good 1
| RXGOOD 1
| RX_GOOD 4
| RXGROUP 2
| RxHashFilterEnable 2
* RX_HASH_TABLE_SIZE 1
| RXHDR_CHAINCONTINUE 4
| rxhdr_flags 1
+ rx_head 2
== rxindex 1
== rxing_page 4
| RX_INT 1
< rxintcount 1
+ RXINTE 2
== rxIntLoopCnt 1
| RX_INTR 1
+ RX_INTR 11
+ RxIntrCtrl 2
+ RxIntrSel 1
< rx_int_var 1
| rx_int_var 3
+ RxJumboFrames 4
>> RX_JUMBO_MAX_SIZE 1
< RX_JUMBO_RING_ENTRIES 3
+ RX_JUMBO_RING_ENTRIES 8
< rx_lats 1
+ RXLBA 2
+ RXLBDA 3
< rxlen 1
| rx_len 1
+ rxlen 1
< rxLen 1
>> RX_LEN 4
| RX_LEN 4
| RxLenCntExp 1
| RX_LEN_ERROR 1
| RxLengthError 2
>> rxlimit 1
== rxlimit 2
+ RxListPtr 1
>> RX_LOG_RING_SIZE 2
| Rx_LongErr 3
< RX_LOW_JUMBO_THRES 3
< RX_LOW_MINI_THRES 3
< RX_LOW_STD_THRES 3
| RXLSD 2
| RxMACEnable 5
+ RX_MAC_HEADER_LENGTH 9
| rxmac_stat 4
+ rx_mask 1
+ RX_mask 15
| RX_MCAST_FRAME 1
| RX_MII_ERROR 1
+ RxMinDescrThreshShift 1
< RX_MINI_RING_ENTRIES 2
| RX_MISS_COUNT_OVRFLOW_ENBL 4
| RX_MISSED 1
+ RxMissed 11
| RX_MISSED_FRAME 3
+ RxMode 3
+ RX_MODE 32
| rx_mode 6
| RXMODE_DISABLE_802_3_HEADER 2
| RXMODE_RFMON 1
| RXMODE_RFMON_ANYBSS 1
| RxMulticast 1
| RxMxdma_256 1
+ RxMXDMA_shift 2
| RxNoBuf 11
| RX_NO_SFD 1
| RxNoWrap 1
* RX_NUM_FIFO 2
+ RX_NUM_FIFO 2
+ RxOctetsHigh 1
+ RxOctetsLow 1
+ rxOffset 1
* RX_OFFSET 1
>> RX_OFFSET 2
+ RX_OFFSET 30
| RX_OFLO 1
| RxOK 6
| RX_OK 6
| RX_OK_ENBL 2
== rx_old_tail 1
| RXON 1
| RxOn 2
+ rx_op 2
| RxORN 4
+ rx_over 1
| Rx_Over 1
| RxOverFlow 1
| RxOverflow 9
| RX_OVERLEN 3
| Rx_OVR 9
| RX_OVRRUN 1
< RX_PANIC_JUMBO_THRES 2
< RX_PANIC_MINI_THRES 2
< RX_PANIC_STD_THRES 2
>> RxPhyAddr 1
< rx_pid 1
>> rx_pkt_start 1
| rx_pkt_start 1
| RxPolarity 4
* rx_pps_count 1
| RxProm 1
== RxProtoIP 2
== RxProtoTCP 2
== RxProtoUDP 2
| RX_PTE 2
+ RxPtr 4
< rx_put 2
+ rx_put 4
| RX_Q_CTRL_CLR_I_EOF 1
| RX_Q_CTRL_START 1
>> RX_Q_ENTRY_CHANNEL_SHIFT 1
+ RX_Q_ENTRY_CHANNEL_SHIFT 1
| RX_Q_ENTRY_LENGTH_MASK 1
< RX_QLEN 1
| RxQueued 4
| rx_queue_entry_flags 1
== rx_queue_len 1
== RX_QUEUE_THRESHOLD 1
+ RxRam 8
| RX_RAW_RCVD 1
< RX_RBD_SIZE 1
* rx_rcb_ptr 2
| RxRCMP 1
| RX_RCV_OK 2
+ rx_regions 1
| RxReset 2
== rxretcsm 1
== rxretprd 2
+ RxRingAddr 1
+ RX_RING_ENTRIES 3
< RX_RING_ENTRIES 6
+ rx_ring_last_received 1
< RX_RING_LEN 2
+ RX_RING_LEN 2
| RX_RING_LEN_BITS 2
+ RX_RING_MAXSIZE 1
+ RxRingPtr 3
== RX_RING_SIZE 1
< RX_RING_SIZE 111
* RX_RING_SIZE 13
+ rx_ring_size 2
+ RX_RING_SIZE 46
< rx_ring_size 8
== rx_ring_tail 1
== RXRPC_ACK_DELAY 1
== RXRPC_ACK_REQUESTED 2
+ rxrpc_call_acks_timeout 2
< RXRPC_CALL_ACK_WINDOW_SIZE 2
+ rxrpc_call_dfr_ack_timeout 1
* rxrpc_call_rcv_timeout 1
| RXRPC_CALL_READ_ALL 7
| RXRPC_CALL_READ_BLOCK 8
| RXRPC_LAST_PACKET 1
+ RXrptr 7
| RxRUNT 2
| RX_RUNT 8
| RX_RUNT_ENBL 4
+ RXS 6
| RxSccRes 2
== rxseq 2
>> RXSF_READY 3
< rx_size 1
== rx_size 1
>> RX_SIZE 1
* RX_SIZE 3
+ rx_size 6
+ RX_SIZE 6
== rx_skbuff 2
+ RX_SKIP 7
< RX_SLOTS 14
+ RX_SLOTS 3
| rxsr 3
< RX_START 1
| RX_START 5
+ RX_START 5
+ RxStartDemand 3
| RxStarted 2
| RX_START_FRAME 2
| RX_STAT_CRCERR 1
| RXSTAT_CRCERROR 3
| RX_STAT_CTL_LENGTH_MSK 2
| RX_STAT_CTL_OWNER_MSK 2
>> RX_STAT_CTL_OWNER_SHF 1
+ RX_STAT_CTL_OWNER_SHF 4
>> RX_STAT_CTL_STATUS_SHF 5
+ RX_STAT_CTL_STATUS_SHF 5
| RXSTAT_DRIBBLEERROR 1
| RX_STAT_ERROR 1
| RxStation 27
| RX_STAT_LENGTH 1
| RX_STAT_OVER 1
| RXSTAT_OVERSIZE 1
| RX_STAT_PHYERR 1
+ RXSTATQ 1
+ RXSTATQCNT 2
| RXSTAT_SHORTPACKET 1
&& (rx_status 1
| rxStatus 1
+ RX_STATUS 11
== rx_status 2
< rxStatus 2
>> rx_status 4
== rxStatus 4
| rx_status 55
+ RxStatus 6
| RXSTATUS_ABORT 2
| RXSTATUS_ABORT_RECEIVED 2
| RXSTATUS_BREAK_RECEIVED 2
| RXSTATUS_CRC_ERROR 4
| RX_STATUS_CRCO 1
| RXSTATUS_EXITED_HUNT 1
| RxStatusFIFOOver 1
| RXSTATUS_FRAMING_ERROR 4
| RXSTATUS_IDLE_RECEIVED 1
+ RXSTATUS_IDLE_RECEIVED 2
| RX_STATUS_LFD 1
| RX_STATUS_NOB 1
| RxStatusOK 6
+ RXSTATUS_OVERRUN 4
| RXSTATUS_OVERRUN 5
| RXSTATUS_PARITY_ERROR 4
+ RXSTATUS_PARITY_ERROR 4
| RX_STATUS_RA 1
+ RX_STATUS_REG 2
| RX_STATUS_ROF 1
| RX_STATUS_SF 1
| RXSTATUS_SHORT_FRAME 2
>> RX_STD_MAX_SIZE 1
< RX_STD_RING_ENTRIES 2
>> rx_stop_offset 1
| RX_STP 1
| RxStripCRC 3
| RX_TC_INT 3
| RX_T_DONE 1
< rx_timeout 3
| RxTooLong 6
< rx_trigger 2
== rxtx 1
| RX_U_CNTRL_FRAME 1
| RxUnderrun 9
| RXUPDFULL 2
| RX_VALID 1
+ RxWaitSel 1
| RX_WDOG_TIMER 1
| RxWholePkt 2
>> rx_word 1
| rx_word 1
+ rx_word 1
< rx_work_limit 2
+ RXwptr 4
+ ry 18
== s012 1
== (s 1
* "%s 1
* S. 1
| s1 1
+ s1 1
== s1 2
* s 14
| _S 14
| s 189
< S1_BVD1_STSCHG 1
== s1_len 1
>> s1_len 1
* S 2
== s2 2
>> s2 3
== s2_len 1
&& s 3
| S 3
== s3 2
< s32AudioSample 1
== S390_CONSOLE_DEV 1
* S390_REGS_COMMON_SIZE 1
| S390_SYSCALL_OPCODE 6
+ S3_CMD 4
+ S3_CRTC_ADR 66
+ S3_CRTC_DATA 66
+ S3_CUR_X 4
+ S3_CUR_Y 4
+ S3_DESTX_DIASTP 2
+ S3_DESTY_AXSTP 2
== s3_device_id 1
+ S3_FRGD_COLOR 2
+ S3_FRGD_MIX 4
+ S3_GP_STAT 4
| S3_HDW_BUSY 1
+ S3_MAJ_AXIS_PCNT 4
+ S3_MIN_AXIS_PCNT 4
+ S3_MULT_MISC 2
+ S3_PIXEL_CNTL 4
+ s3trio_base 47
| S3V_BITBLT 1
| S3V_DRAW 2
| S3V_RECTFILL 1
< s4_num 2
< S502E_IORANGE 1
< S502_MAXMEM 1
< S503_MAXMEM 1
< S507_IORANGE 1
< S507_MAXMEM 1
< S508_MAXMEM 1
== S514_CPU_A 26
== S514_CPU_B 1
== S514_DUAL_CPU 2
+ S 6
&& s7 2
== s 73
+ S8259 4
< s 85
+ s 89
>> s 9
== S9000_ID_A1439A 1
< SA1100_DMA_CHANNELS 2
< SA1100_PCMCIA_MAX_SOCK 1
+ SA1100_PCMCIA_POLL_PERIOD 1
< sa1100_pcmcia_socket_count 4
| SA110_CNTL_RXSERR 1
+ SA1111_SAC_DMA_BASE 5
< SA1111_SAC_DMA_MIN_XFER 1
< SAA7110_MAX_INPUT 1
| SAA7146_I2C_ABORT 1
| SAA7146_MC1_EI2C 2
>> SAA7146_MC1_TR_E_1 4
| SAA7146_MC1_TR_E_2 2
| SAA7146_MC2_UPLD_D1_A 2
>> SAA7146_MC2_UPLD_DEBI 2
| SAA7146_MC2_UPLD_HPS_V 6
>> SAA7146_MC2_UPLD_I2C 6
| SAA7146_PSR_A1_IN 1
| SAA7146_PSR_A1_OUT 1
| SAA7146_PSR_A2_IN 1
| SAA7146_PSR_A2_OUT 1
| SAA7146_PSR_AFOU 1
| SAA7146_PSR_DEBI_E 1
| SAA7146_PSR_DEBI_S 1
| SAA7146_PSR_EC0S 1
| SAA7146_PSR_EC3S 1
| SAA7146_PSR_ECS 1
| SAA7146_PSR_FIDA 1
| SAA7146_PSR_FIDB 1
| SAA7146_PSR_I2C_E 1
| SAA7146_PSR_I2C_S 1
| SAA7146_PSR_PABO 1
| SAA7146_PSR_PIN0 1
| SAA7146_PSR_PIN1 11
| SAA7146_PSR_PIN2 1
| SAA7146_PSR_PIN3 1
| SAA7146_PSR_PPED 1
| SAA7146_PSR_PPEF 1
| SAA7146_PSR_RPS_E0 1
| SAA7146_PSR_RPS_E1 1
| SAA7146_PSR_RPS_I0 1
| SAA7146_PSR_RPS_I1 1
| SAA7146_PSR_RPS_LATE0 1
| SAA7146_PSR_RPS_LATE1 1
| SAA7146_PSR_RPS_TO0 1
| SAA7146_PSR_RPS_TO1 1
| SAA7146_PSR_UPLD 1
| SAA7146_PSR_VFOU 1
| SAA7146_PSR_V_PE 1
< SAA7196_NUMREGS 1
+ SAA9730_EVM_REGS_ADDR 2
+ SAA9730_LAN_REGS_ADDR 2
| SAA9730_MCR_RTS 2
+ SAA9730_UART_REGS_ADDR 2
== SA_ADDR0 2
< saa_num 4
| SAB82532_CCR0_SC_NRZ 4
| SAB82532_CCR1_BCR 4
| SAB82532_CCR2_SSEL 4
| SAB82532_CCR4_EBRG 4
| SAB82532_CMDR_XTF 2
| SAB82532_GIS_ISA0 1
| SAB82532_GIS_ISA1 1
| SAB82532_GIS_ISB0 1
| SAB82532_GIS_ISB1 1
| SAB82532_GIS_MASK 2
| SAB82532_GIS_PI 1
| SAB82532_IMR0_FERR 6
| SAB82532_IMR0_PCE 3
| SAB82532_IMR0_PERR 6
| SAB82532_IMR0_RFS 3
| SAB82532_IMR1_ALLS 6
| SAB82532_IMR1_BRKT 7
| SAB82532_IMR1_EOP 3
| SAB82532_IMR1_XMR 3
| SAB82532_IMR1_XOFF 1
| SAB82532_ISR0_RFO 6
| SAB82532_ISR0_RPF 2
| SAB82532_ISR0_TCD 2
| SAB82532_ISR0_TIME 8
| SAB82532_ISR1_CSC 4
| SAB82532_ISR1_RDO 6
| SAB82532_ISR1_XPR 8
| SAB82532_MODE_FCTS 4
| SAB82532_MODE_RTS 2
| SAB82532_RBCH_OV 3
| SAB82532_REG_IPC 2
| SAB82532_REG_IVA 2
* SAB82532_REG_SIZE 2
| SAB82532_RFC_RFDF 4
| SAB82532_RSTA_CRC 6
| SAB82532_RSTA_RAB 3
| SAB82532_RSTA_RDO 3
| SAB82532_RSTAT_FE 2
| SAB82532_RSTAT_PE 2
| SAB82532_RSTA_VFR 6
| SAB82538_GIS_CHNL_MASK 2
| SAB82538_GIS_CII 1
| SAB82538_GIS_MASK 2
| SAB82538_GIS_PIC 1
| SAB82538_REG_PCR_A 2
| SAB82538_REG_PCR_B 2
| SAB82538_REG_PCR_C 2
| SAB82538_REG_PCR_D 2
| SAB82538_REG_PIM_A 4
| SAB82538_REG_PIM_B 4
| SAB82538_REG_PIM_C 4
| SAB82538_REG_PIM_D 4
| SAB82538_REG_PVR_A 2
| SAB82538_REG_PVR_B 2
* SAB82538_REG_SIZE 2
< sab8253xc_major 1
< sab8253xc_rbufsize 1
| sab8253xn_rbufsize 3
* sab8253xs_listsize 1
== sab8253x_tableASY 1
== sab8253x_tableCUA 1
== sab8253x_tableSYN 1
== sab8253x_termios 1
== sab8253x_termios_locked 1
* sab8253xt_listsize 2
+ SAB8253X_XMIT_SIZE 2
== SABM 1
== SABME 1
== SABME_CMD 2
+ SABRE_CE_AFSR 2
| SABRE_CEAFSR_BLK 2
| SABRE_CEAFSR_BMSK 2
| SABRE_CEAFSR_ESYND 2
| SABRE_CEAFSR_OFF 2
| SABRE_CEAFSR_PDRD 2
| SABRE_CEAFSR_PDWR 6
| SABRE_CEAFSR_SDRD 1
| SABRE_CEAFSR_SDWR 1
| SABRE_IOMMUCTRL_DENAB 2
| SABRE_IOMMUCTRL_ERR 1
| SABRE_IOMMUCTRL_ERRSTS 2
+ SABRE_IOMMU_DATA 3
| SABRE_IOMMUDATA_CACHE 2
| SABRE_IOMMUDATA_PPN 2
| SABRE_IOMMUDATA_USED 2
| SABRE_IOMMUDATA_VALID 2
+ SABRE_IOMMU_TAG 3
| SABRE_IOMMUTAG_ERR 2
| SABRE_IOMMUTAG_ERRSTS 2
| SABRE_IOMMUTAG_SIZE 2
| SABRE_IOMMUTAG_VPN 2
| SABRE_IOMMUTAG_WRITE 2
< SABRE_ONBOARD_IRQ_BASE 1
< SABRE_ONBOARD_IRQ_LAST 1
+ SABRE_PCICTRL 3
| SABRE_PCICTRL_SERR 2
| SABRE_PIOAFSR_BLK 2
| SABRE_PIOAFSR_BMSK 2
| SABRE_PIOAFSR_PMA 2
| SABRE_PIOAFSR_PPERR 2
| SABRE_PIOAFSR_PRTRY 2
| SABRE_PIOAFSR_PTA 4
| SABRE_PIOAFSR_SMA 3
| SABRE_PIOAFSR_SPERR 3
| SABRE_PIOAFSR_SRTRY 1
| SABRE_PIOAFSR_STA 3
+ SABRE_UE_AFSR 2
| SABRE_UEAFSR_BLK 2
| SABRE_UEAFSR_BMSK 2
| SABRE_UEAFSR_OFF 2
| SABRE_UEAFSR_PDRD 2
| SABRE_UEAFSR_PDTE 2
| SABRE_UEAFSR_PDWR 6
| SABRE_UEAFSR_SDRD 1
| SABRE_UEAFSR_SDTE 1
| SABRE_UEAFSR_SDWR 1
* SAC 1
| sacked 10
== sacklen 1
+ SA_CONTROL 1
| SAD_CS_DBDA 1
| SAD_CS_DBDB 1
| SAD_CS_DEN 4
| SAD_CS_DSTA 1
| SAD_CS_DSTB 1
== saddr 10
| saddr 2
+ saddr 2
< s_addr 6
+ SADDRL 1
+ SADDR_OFST 6
* sadr 2
| SAFARI_ERROR_SSMDIS 4
| SAFARI_ERROR_UNMAP 2
== safe 2
* safely 2
< safety 1
== SA_INTERRUPT 1
| SA_INTERRUPT 80
== SAL_CACHE_FLUSH 2
== SAL_CACHE_INIT 2
== SAL_CLEAR_STATE_INFO 2
== SAL_FREQ_BASE 2
== SAL_GET_STATE_INFO 2
== SAL_GET_STATE_INFO_SIZE 2
< sal_info_type 1
== SAL_MC_RENDEZ 2
== SAL_MC_SET_PARAMS 2
== SAL_PCI_CONFIG_READ 1
== SAL_PCI_CONFIG_WRITE 1
< sal_ret 1
== SAL_SET_VECTORS 2
| salt 1
== SAL_UPDATE_PAL 2
== SAL_VECTOR_OS_BOOT_RENDEZ 1
== SAL_VECTOR_OS_INIT 1
== SAL_VECTOR_OS_MCA 1
+ SA_MAC 6
* same 3
== same_command 1
+ sample 1
< sample 3
>> sample 3
| sample 4
< SAMPLE_DELAY 1
| SAMPLE_DELAY 1
+ SAMPLE_DELAY 2
| SAMPLE_INTERVAL 1
* SAMPLE_INTERVAL 3
< sample_left 2
== sample_no 1
>> sample_num 1
| sample_num 1
+ sample_off 1
== samplep 2
* samplerate 2
== sampleRate 2
| sampleRate 2
+ sampleRate 2
>> sampleRate 8
== samples 1
< samples 2
* sample_s 4
* sample_size 4
>> SAMPLING_FREQ_CONTROL 4
| samplingrate 2
>> samplingrate 4
== sampsize 3
== SANGOMA_SUBSYS_VENDOR 4
* sanity 3
* Sanity 4
| SA_NOMASK 3
== S_ANY 1
+ sa_offset 5
| SA_ONESHOT 3
== sap 1
== sapi 6
+ SA_PMD_TYPE 1
| SAP_OPEN_PRIORITY 2
| SA_PROBE 2
+ SAPROM 4
| SAR_CFG_RXPTH 2
| SAR_CFG_RXSTQ_SIZE_8k 1
| SAR_CFG_TX_FIFO_SIZE_9 1
>> SAR_FBQ0_LOW 1
>> SAR_FBQ1_LOW 1
>> SAR_FBQ2_LOW 1
>> SAR_FBQ3_LOW 1
* SAR_FB_SIZE_0 1
* SAR_FB_SIZE_1 1
* SAR_FB_SIZE_2 1
* SAR_FB_SIZE_3 1
| SAR_GP_EECS 31
| SAR_GP_EEDI 1
| SAR_GP_EEDO 8
| SAR_GP_EESCLK 12
* SARMODE0_CALSUP_1 2
* SARMODE0_CWRE 2
* SARMODE0_GINT 1
* SARMODE0_INTMODE_READCLEAR 2
* SARMODE0_RUN 1
| SARMODE0_RXVCS_1k 2
| SARMODE0_RXVCS_32 2
* SARMODE0_SHADEN 2
* SARMODE1_DCOAM 1
* SARMODE1_DCRM 1
* SARMODE1_DEFHEC 2
* SARMODE1_DUMPE 1
* SARMODE1_GFCR 1
* SARMODE1_GNAM 1
* SARMODE1_GPAS 1
* SARMODE1_GPLEN 1
* SARMODE1_GPRI 1
* SARMODE1_GVAS 1
* SARMODE1_HECM0 1
* SARMODE1_HECM1 1
* SARMODE1_HECM2 1
* SARMODE1_OAMCRC 1
* SARMODE1_PMS 1
< sarray 1
| SAR_RCTE_CONNECTOPEN 1
| SAR_RCTE_RAWCELLINTEN 1
| SAR_RSQE_CELLCNT 4
| SAR_RSQE_CLP 2
| SAR_RSQE_CRC 1
| SAR_RSQE_EPDU 3
| SAR_RSQE_IDLE 1
| SAR_RX_DELAY 2
* SAR_SRAM_RCT_SIZE 4
* SAR_SRAM_SCD_SIZE 1
* SAR_SRAM_TCT_SIZE 18
| SAR_STAT_CMDBZ 1
| SAR_STAT_EPDU 1
| SAR_STAT_FBQ0A 1
| SAR_STAT_FBQ1A 3
| SAR_STAT_FBQ2A 1
| SAR_STAT_FBQ3A 1
| SAR_STAT_PHYI 1
| SAR_STAT_RAWCF 1
| SAR_STAT_RSQAF 1
| SAR_STAT_RSQF 1
| SAR_STAT_TMROF 1
| SAR_STAT_TSIF 1
| SAR_STAT_TSQF 1
| SAR_STAT_TXICP 1
| SAR_TBD_AAL0 1
| SAR_TBD_AAL34 1
| SAR_TBD_AAL5 1
| SAR_TBD_EPDU 3
| SAR_TBD_OAM 1
>> SAR_TBD_VCI_SHIFT 1
+ SAR_TBD_VCI_SHIFT 1
>> SAR_TBD_VPI_SHIFT 1
+ SAR_TBD_VPI_SHIFT 1
| SAR_TSQE_INVALID 3
| SAR_TSQE_TYPE 1
+ SAR_TST_RESERVED 3
== SA_s 2
| SA_SAMPLE_RANDOM 20
| SA_SHIRQ 100
| SA_STATIC_ALLOC 17
| sata_error 1
| s_attention 13
&& (s_ausThinkpadDmaToField[pSettings->usDspDma] 1
&& s_ausThinkpadIrqToField[pSettings->usUartIrq] 1
| savage4_initialized 1
< save 1
| save 1
* save 1
* Save 4
== save 5
| save_68 1
== save_autopoll 2
| save_command 9
== save_csum 1
== saved_asid 2
| saved_bank 1
== saved_bh 1
== saved_cnt 2
== saved_command_line 2
== saved_errno 3
== SavedMemoryMailboxesAddress 2
== saved_modes 1
== saved_offset 4
== saved_ppr_options 2
== saved_ptr1 3
== saved_rid 2
&& saved_root 1
>> saved_tcl 1
< saved_width 4
| save_freq_select 1
| save_l2cr 2
== save_l2cr 4
| save_l3cr 1
== save_l3cr 2
>> save_n 1
+ savep 1
== savereg 1
| save_xir 5
| sav_lcr 2
< sav_total 1
* --SAW 1
== saw_console_brk 1
== saw_error 2
== sax 1
* say 2
| sb 1
< sb1000_debug 15
< SB1000_MRU 1
+ Sb1000TimeOutJiffies 4
+ SB1250_DUART_MINOR_BASE 2
== sb1250_pass 1
< sb1250_pass 2
== sb 14
| SB1 5
| SB1_CACHE_INDEX_MASK 11
< sb 2
>> sb 3
| SBA200E_HCR_INTR_CLR 1
| SBA200E_HCR_INTR_ENA 1
| sbac 1
== sba_cmd 2
== sba_dev 1
== sba_needed 1
< SBA_SEARCH_SAMPLE 2
+ SBA_SEARCH_SAMPLE 2
>> sb_base 1
+ SBBASE_EXTENT 3
+ sb_block 1
< sb_cards_num 1
+ SBC_EXTENT 2
== sbcl 4
| sbcl 8
| SBCL_BSY 4
| SBCL_IO 2
== SBCL_PHASE_CMDOUT 1
| SBCL_PHASE_MASK 3
== SBCL_PHASE_MSGIN 1
== SBCL_PHASE_STATIN 2
>> SBCL_REG 1
| SBCL_REQ 4
| SBCL_SEL 4
== sb_count 2
&& sb_desc_2 2
+ SBDSP_COMMAND 2
+ SBDSP_DATA_AVAIL 1
+ SBDSP_READ 1
+ SBDSP_RESET 2
+ SBDSP_STATUS 2
== sbegin 1
< SBFM_MAXINSTR 2
+ S_BIAS 1
+ sbil 3
>> sbino 1
>> sb_irq 1
>> sbits 2
< sb_len 2
== s_blink_op 1
+ sblock 2
+ SBMAC_MAX_RXDESCR 1
== sbmac_state_on 1
| SBMC 4
== sb_new 1
+ sbni_cards 1
+ SBNI_MAX_FRAME 1
+ SBNI_MAX_NUM_CARDS 1
< SBNI_MAX_NUM_CARDS 2
< SBNI_MIN_LEN 1
&& sbni_probe1( 1
+ SBNI_TIMEOUT 2
| SB_NO_AUDIO 1
| SB_NO_MIDI 2
| SB_NO_MIXER 1
== sb_offset 2
>> sb_offset 2
== sbp 2
== sbp2_hl_handle 1
< SBP2_MAX_REQUEST_PACKETS 1
* sbp2_max_sectors 1
< SBP2_MAX_SG_ELEMENT_LENGTH 3
< SBP2SCSI_MAX_SCSI_IDS 1
== SBP2SCSI_MAX_SCSI_IDS 1
+ SBP2SCSI_MAX_SCSI_IDS 1
== SBP2_SCSI_STATUS_CHECK_CONDITION 2
== SBP2_SCSI_STATUS_GOOD 4
| SBP2_SEND_NO_WAIT 2
+ SBP2_STATUS_FIFO_ADDRESS 2
| SBP2_SW_VERSION_ENTRY 1
| SBP2_UNIT_SPEC_ID_ENTRY 1
== sbpcd_infop 1
+ sbpcd_ioaddr 5
+ SBPCD_ISSUE 1
== SB_PCI_ESSMAESTRO 1
== SB_PCI_YAMAHA 1
== sbpro_type 12
| sbrev 1
== SB_START 1
== SB_STOP 1
&& sbus 1
| SBUS_CFG1_B16 2
| SBUS_CFG1_B32 2
| SBUS_CFG1_B64 2
| SBUS_CFG1_B8 2
* sbus_clock 3
| SBUS_CTRL_ERIRQ 2
| SBUS_CTRL_GENAB 2
== SBUS_DMA_NONE 2
== SBUS_DMA_TODEVICE 2
* Sbusfb 1
== SBUSFBINIT_SIZECHANGE 2
>> sbusl 5
== SBUS_MMAP_EMPTY 1
== sbus_root 2
== S_BUSY 1
| sc 1
&& sc 1
== SC 1
| sc11 2
< SC1200_REV_B1 1
== sc 17
| sc1a 1
| sc1b 1
| sc1c 4
| sc1d 14
| sc1f 6
< SC26198_NRBAUDS 2
+ sc 3
| SC520_PAR_TRGDEV 2
+ scache_size 18
>> scache_size 3
< scache_size 9
< scale 10
+ scale 17
>> scale 2
== scale 3
* scale 3
| scale 5
< scaled_value 1
>> scaler 1
| scaler 1
| SCAM2_CAPABLE 2
< SCA_MAX_PORTS 4
* SCAM_CONFIG 7
* SCA_MEM_SIZE 2
| SCAM_ENABLED 12
| ScamFlg 4
| SCAM_LEVEL2 6
| SCAM_SEL 1
== scan 1
>> scan 1
+ scan 11
| scan 2
* Scan 3
< scan 6
+ scancode 14
>> scancode 2
< scancode 32
== scancode 56
| scancode 8
== scan_Continue 1
+ SCANHZ 2
| SCAN_INQUIRY 1
| scan_jiffies 1
* scanLength 2
+ scanLength 2
< scanLength 4
* scanline 2
== scan_NextFrame 3
== scan_Out 2
| SCAN_PAGE 1
== scan_ptr 4
* sca_pci_load_interval 3
== SCarg 2
| SCATTER_EN 2
* SCB 2
== scb 49
== SCB_ABORT 7
| SCB_ABORT 7
| SCB_ACTIVE 1
== scb_ap 1
+ SCB_BASE 21
+ SCB_BUSYTARGETS 3
+ SCB_CDB_LEN_PTR 1
+ SCB_CDB_STORE 10
+ SCBCmd 28
| SCB_CMDACKCNA 1
| SCB_CMD_ACK_FR 2
| SCB_CMDACKRNR 1
| SCB_CMD_CUC 1
| SCB_CMD_CUC_GO 1
| SCB_CMD_CUC_SUS 2
| scb_cmd_low 1
| SCB_CMDPHASE_ABORT 1
| SCB_CMD_RUC_SUS 2
| SCB_CMDRXSTART 2
< scb_count 1
* scb_count 3
== scb_cs 4
+ SCBCtrlMDI 4
| SCB_CUC_UNKNOWN 1
| SCB_CUS_ACTIVE 1
| SCB_CUstart 3
== scb_data 2
| SCB_DEVICE_RESET 3
== SCB_DEVICE_RESET 6
+ SCBeeprom 1
| SCB_GCR2_EEPROM_ACCESS_SEMAPHORE 1
== scbid 3
+ SCBID_ADDR 3
== scb_index 3
== SCB_LIST_NULL 61
| SCBMaskEarlyRx 2
| SCB_MSGOUT_PPR 5
| SCB_MSGOUT_SDTR 4
| SCB_MSGOUT_SENT 1
| SCB_MSGOUT_WDTR 4
| SCB_NEGOTIATE 4
== scbp 4
== scbp_next 2
+ SCBPointer 11
+ SCBPort 19
== scbp_tarlun 1
* scbq_insert_tail 1
== SCB_Q_PROCERR 1
== SCB_Q_PROCMCHK 1
* scbq_remove_head 1
== SCB_Q_SYSEVENT 1
== SCB_Q_SYSMCHK 1
| SCB_QUEUED_ABORT 1
| SCB_QUEUED_FOR_DONE 10
| SCB_RECOVERY_SCB 4
| SCB_RESET 10
+ SCB_RESID_DCNT 4
+ SCB_RESIDUAL_DATACNT 16
+ SCB_RESIDUAL_SGPTR 18
| SCB_RUsuspend 2
+ scbs 1
* SCBs 2
< scbsize 1
* scb_size 2
| scb_status 1
+ SCBStatus 4
| SCB_STATUS_ACK_CX 2
| SCB_STATUS_ACK_RNR 2
| SCB_STATUS_ACK_SWI 1
| SCB_STCNA 3
| SCB_ST_CNA 4
| SCB_ST_CUS 2
| SCB_STCX 1
| SCB_ST_CX 2
| SCB_STFR 1
| SCB_ST_FR 4
| SCB_ST_INT 1
| SCB_STRNR 1
| SCB_ST_RNR 2
| SCB_ST_RUS 4
== SCB_TAG) 1
| SCB_TAG_TYPE 4
== SC_BUSY 1
| SCB_WAITINGQ 2
| SCB_WAS_BUSY 1
== scc 2
== scc2 1
+ SCCA_CMD 1
+ SCCA_DATA 1
+ scc_addr 5
+ scc_base 2
| SCCB_DATA_XFER_IN 2
+ SCCB_MGR_PRESENT 4
+ sccc 2
+ SCC_CONSOLE 5
| SC_CCP_OPEN 1
| SC_CCP_UP 2
| SCCE_ENET_BSY 2
| SCCE_ENET_RXF 6
| SCCE_ENET_TXB 4
+ SCC_ENET 1
| SccEvt 3
| SCC_GSMRL_ENT 14
| SCC_GSMRL_TDCR_16 8
| SCC_GSMRL_TPL_48 4
+ SCC_IDX_BASE 8
< SCC_IRQTIMEOUT 2
== SCC_IRQTIMEOUT 2
< SCC_MAXCHIPS 1
* SCC_MAXCHIPS 1
+ SCC_MAXCHIPS 1
| SCCM_RX 2
| SCCM_TX 2
< SCC_NUM_BASE 1
+ SCC_NUM_BASE 1
| SC_CONS_SYSTEM 4
| SCC_PMSR_NIB22 2
+ scc_ports 1
| SCC_PSMR_NIB22 2
< SCC_SOURCE_BASE 1
== scd 1
| SC_DC_ERROR 2
== scdi 1
| SC_ENABLE_IP 1
== SC_ENABLE_LUN 4
* scenario. 2
| SC_ESCAPE 2
| scf1 1
| SCFCR_TFRST 2
| SC_FLAG_BITS 1
| SCGB_MULTI_WORD_CONTROL 2
== sch 1
| sch 1
< sched 1
+ sched 2
== SCHED_FIFO 3
< sched_next 2
+ sched_next 3
== SCHED_NORMAL 4
* schedq, 1
== SCHED_RR 2
* scheduler 1
* schedule_task(). 1
* schedule_timeout 2
== scheme 1
< scheme 6
| SCHIZO_CEAFSR_PDRD 4
| SCHIZO_CEAFSR_PDWR 2
| SCHIZO_CEAFSR_PPIO 2
| SCHIZO_CEAFSR_SDMA 1
| SCHIZO_CEAFSR_SPIO 1
+ SCHIZO_ECC_CTRL 2
| SCHIZO_ECCCTRL_UE 2
| SCHIZO_IOMMU_CTRL_DENAB 1
| SCHIZO_IOMMU_CTRL_ENAB 2
| SCHIZO_IOMMU_CTRL_XLTEERR 1
| SCHIZO_IOMMU_CTRL_XLTESTAT 2
+ SCHIZO_IOMMU_DATA 3
| SCHIZO_IOMMU_DATA_CACHE 2
| SCHIZO_IOMMU_DATA_PPAGE 2
| SCHIZO_IOMMU_DATA_VALID 2
+ SCHIZO_IOMMU_TAG 3
| SCHIZO_IOMMU_TAG_CTXT 2
| SCHIZO_IOMMU_TAG_ERR 2
| SCHIZO_IOMMU_TAG_ERRSTS 2
| SCHIZO_IOMMU_TAG_SIZE 2
| SCHIZO_IOMMU_TAG_STREAM 2
| SCHIZO_IOMMU_TAG_VPAGE 2
| SCHIZO_IOMMU_TAG_WRITE 2
+ SCHIZO_PBM_A_REGS_OFF 6
+ SCHIZO_PBM_B_REGS_OFF 10
+ SCHIZO_PCIA_CTRL 3
+ SCHIZO_PCI_AFAR 1
+ SCHIZO_PCI_AFSR 1
| SCHIZO_PCIAFSR_BLK 2
| SCHIZO_PCIAFSR_BMSK 2
| SCHIZO_PCIAFSR_CFG 2
| SCHIZO_PCIAFSR_IO 2
| SCHIZO_PCIAFSR_MEM 2
| SCHIZO_PCIAFSR_PMA 2
| SCHIZO_PCIAFSR_PPERR 2
| SCHIZO_PCIAFSR_PRTRY 2
| SCHIZO_PCIAFSR_PTA 8
| SCHIZO_PCIAFSR_PTTO 2
| SCHIZO_PCIAFSR_PUNUS 2
| SCHIZO_PCIAFSR_SMA 3
| SCHIZO_PCIAFSR_SPERR 3
| SCHIZO_PCIAFSR_SRTRY 1
| SCHIZO_PCIAFSR_STA 3
| SCHIZO_PCIAFSR_STTO 1
| SCHIZO_PCIAFSR_SUNUS 1
+ SCHIZO_PCI_A_IO_MATCH 1
+ SCHIZO_PCI_A_MEM_MATCH 1
+ SCHIZO_PCIB_CTRL 3
+ SCHIZO_PCI_B_IO_MATCH 1
+ SCHIZO_PCI_B_MEM_MATCH 1
| SCHIZO_PCICTRL_ESLCK 4
| SCHIZO_PCIDIAG_D_RTRYARB 4
+ SCHIZO_SAFARI_ERRCTRL 4
+ SCHIZO_SAFARI_IRQCTRL 2
+ SCHIZO_STC_ERR 1
| SCHIZO_STCERR_READ 2
| SCHIZO_STCERR_WRITE 2
+ SCHIZO_STC_LINE 1
| SCHIZO_STCLINE_EPTR 2
| SCHIZO_STCLINE_FOFN 2
| SCHIZO_STCLINE_LADDR 2
| SCHIZO_STCLINE_LINDX 2
| SCHIZO_STCLINE_SPTR 2
| SCHIZO_STCLINE_VALID 2
+ SCHIZO_STC_TAG 1
| SCHIZO_STCTAG_PPN 2
| SCHIZO_STCTAG_READ 2
| SCHIZO_STCTAG_VALID 2
| SCHIZO_STCTAG_VPN 2
+ SCHIZO_STRBUF_CONTROL_A 1
+ SCHIZO_STRBUF_CONTROL_B 1
| SCHIZO_STRBUF_CTRL_DENAB 2
+ SCHIZO_STRBUF_CTXFLUSH_A 1
+ SCHIZO_STRBUF_CTXFLUSH_B 1
+ SCHIZO_STRBUF_CTXMATCH_A 1
+ SCHIZO_STRBUF_CTXMATCH_B 1
+ SCHIZO_STRBUF_FLUSH_A 1
+ SCHIZO_STRBUF_FLUSH_B 1
+ SCHIZO_STRBUF_FSYNC_A 1
+ SCHIZO_STRBUF_FSYNC_B 1
| SCHIZO_UEAFSR_AID 4
| SCHIZO_UEAFSR_BMSK 4
| SCHIZO_UEAFSR_ECCSYND 4
| SCHIZO_UEAFSR_ERRPNDG 4
| SCHIZO_UEAFSR_MTAG 4
| SCHIZO_UEAFSR_MTAGSYND 4
| SCHIZO_UEAFSR_OWNEDIN 4
| SCHIZO_UEAFSR_PARTIAL 4
| SCHIZO_UEAFSR_PDRD 4
| SCHIZO_UEAFSR_PDWR 2
| SCHIZO_UEAFSR_PPIO 2
| SCHIZO_UEAFSR_QOFF 4
| SCHIZO_UEAFSR_SDMA 1
| SCHIZO_UEAFSR_SPIO 1
| SCHN_STAT_CHN_CTRL_CHK 5
| (SCHN_STAT_CHN_DATA_CHK 1
+ sch_tree_unlock 1
* sch_val, 2
| SCI 1
< sci_irq 1
+ SCI_MAJOR 1
< SCI_NPORTS 4
== scl 1
* scl 1
| SCL 1
| SCLB_CMD_CLEAR_INTERRUPT_MASK 1
| SCLB_CMD_NOP 1
| SCLB_CMD_REMOVE 1
| SCLB_IACK_CODE_VALID 1
| SCLB_RESUME_CONTROL_VALID 4
| SCLB_VALID 8
+ SC_LIM 14
< SC_LIM 22
+ SC_LINE 2
== sClockPrescale 1
== SCloop 1
* sc_lsize 4
== scmd 1
== SCMD_MODE_COOKED 3
< SCM_MAX_FD 1
| scmr 1
>> scmr 3
| scn2681_ints 2
< SCN_MAX_MNR 1
< scn_minor 1
== SC_NMSG 1
| SC_NO_TCP_CCID 2
< s_cnt 2
+ s_cnt 2
< scnt 6
* scnt 9
| SCNTL0_EPG_700 2
| scntl3 19
>> scntl3 6
>> SCNTL3_REG_800 1
| scntl4 4
< sc_num 2
>> SCO 1
| scode 1
* scode 1
< scode 5
== scode 8
== SCO_LINK 1
== scom 1
* S-Connecting 2
* Scope 1
* scope 2
== scope 3
< scope 4
== score 5
< score 9
>> scp 1
| scp 1
== SCp 13
== scp 5
* SCpnt 1
+ SCpnt 1
== SCpnt1 3
== SCpnt 19
+ scptr 2
== SCptr 4
+ SCQ_ENTRIES 2
< scr 2
+ scr 4
>> scramble_key 4
| scramble_key 4
+ SCRAM_SHIFT 2
>> SCRAM_TAP1 12
>> SCRAM_TAPN 6
< scratch 1
== scratch2 1
| scratch 26
>> scratch3 1
== scratch3 4
>> scratch 5
== scratch 8
* scratcha 1
+ SCRATCHA_REG_800 2
* scratch_pages 1
+ SCRATCH_REG1 1
+ SCRATCH_SIZE 1
| SCR_CHMOV_TBL 4
| SC_RCV_BITS 3
| SCRD 2
| SCR_DATA_IN 4
| SCR_DATA_OUT 4
== SCR_DATA_ZERO 2
== screen 1
* screen 1
+ screen_base 2
+ screenbuf_size 1
* screenbuf_size 3
>> screen_len 1
* screen_len 3
== SCREENSERVICE 2
| SC_REJ_MP_PROT 2
< scr_end 1
== script 1
| SCRIPT_INT_RECEIVED 1
| script_ofs 3
+ script_ofs 6
+ scrlen 2
| SCR_MOVE_TBL 4
| SCR_NO_FLUSH 6
&& scroll 1
< scroll 4
* scroll 4
+ scroll 9
== scrollback_current 1
< scrollback_current 2
< scrollback_max 5
== scrollback_old 1
< scrollback_phys_max 3
| SCROLL_YNOMOVE 1
| SCROLL_YNOPARTIAL 1
| SC_RS 3
* SCR_SG_SIZE 6
+ scr_size 8
| SCRST 4
== scrub_needed 1
>> scrub_needed 2
| scrub_needed 2
| scsc 4
< sc_semmsl 1
< sc_semopm 1
* SCSI 10
+ SCSI 2
< SCSI_2 2
| SCSI2 2
< SCSI_3 2
== SCSI_ABORT_SUCCESS 1
+ SCSI_ACK 1
< scsi_allow_ghost_devices 2
| SCSI_BSY 12
== scsi_buf 1
+ scsi_buf 4
| SCSI_BUSY 1
== scsi_CDs 2
| scsi_cfg1 8
| SCSI_CHAN_CNT 2
== scsicmd 2
== scsi_cmd 9
== SCSICMD_Read10 4
== SCSICMD_Read6 4
+ SCSI_Cntl 2
< SCSICONF 1
| scsiconf1 3
| scsiconf 3
+ SCSICONF 6
* SCSI_CONFIG 4
| scsi_context 1
== scsi_control 1
+ SCSI_Data_NoACK 4
== SCSI_DATA_NONE 3
| SCSI_DATAOUT_ENB 2
== SCSI_DATA_READ 15
== SCSI_DATA_UNKNOWN 4
== SCSI_DATA_WRITE 10
< SCSI_DEBUG_CANQUEUE 8
< scsi_debug_every_nth 1
< scsi_debug_num_devs 6
| SCSI_DEBUG_OPT_EVERY_NTH 1
| SCSI_DEBUG_OPT_NOISE 10
| scsi_debug_opts 15
| SCSI_DEF_CNT 1
| scsidir 6
== scsi_direction 3
>> SCSI_DISKS_PER_MAJOR 5
* SCSI_DISKS_PER_MAJOR 8
| SCSI_DMA_EN 2
== scsi_dma_free_sectors 1
< scsi_dma_free_sectors 2
+ scsi_dma_free_sectors 2
* scsi_done 2
== scsidp 1
| SCSI_DR_INFO 1
| SCSI_DR_LIST 1
| SCSIEN 10
&& scsierr 1
| SCSI_FCP 1
+ SCSI_FIFO 3
| SCSI_FREEZE_STATUS 1
| SCSI_GROSS_ERROR 1
== scsi_hostlist 6
== scsi_hosts 1
* Scsi_Host_Template) 1
>> scsiID 1
< scsi_id 2
| scsi_id 2
< scsiID 2
| scsiID 2
+ scsiID 4
| scsiid_mask 4
+ scsi_init_memory_start 4
| SCSIINT 3
| SCSI_INTERRUPT 10
| SCSI_INT_PENDING 1
| SCSI_IOBIT 2
== SCSI_IRE 2
== SCSI_IWE 3
< scsi_max_sg 3
+ scsi_memory_lower_value 8
== SCSI_MLQUEUE_HOST_BUSY 1
+ SCSI_Mode_Cntl 2
< SCSI_NCR_MAX_EXCLUDES 2
< SCSI_NCR_MAX_PQS_BUS 2
* SCSI_NCR_MIN_ASYNC 2
== ScsiNexus 1
| SCSI_NOSLEEP 1
== scsi_param 1
| SCSI_PARITY_ENA 2
| SCSIPERR 10
== SCSI_PHASE_INVALID 1
| SCSI_PORT 4
>> scsiq 1
== SCSIRAWSERVICE 1
== SCSI_READ 4
| SCSI_READ_BIT 3
== SCSI_READ_EXTENDED 4
== scsi_registered 1
| SCSI_REQ 2
< scsi_request_bufflen 1
| SCSI_RESET 1
| SCSI_RESET_ACTION 3
| SCSI_RESET_ASYNCHRONOUS 8
| SCSI_RESET_BUS_RESET 20
| SCSI_RESET_DETECTED 1
| SCSI_RESET_HOST_RESET 12
| SCSI_RESET_IRQ 2
== SCSI_RESET_SUCCESS 2
| SCSI_RESET_SUCCESS 9
| SCSI_RESET_SUGGEST_BUS_RESET 8
| SCSI_RESET_SUGGEST_HOST_RESET 12
| SCSI_RESET_SYNCHRONOUS 10
| SCSI_RESET_WAKEUP 3
+ scsi_result 3
== scsi_result 4
< SCSI_REV_2 1
| SCSIRSTI 17
| SCSIRSTO 6
< SCSI_SENSE_BUFFERSIZE 2
== scsiseq 1
== SCSI_START_STOP_UNIT 4
>> scsi_stat 1
&& scsi_stat 1
== scsi_state 2
| scsi_state 7
== SCSI_STAT_SEL_TIMEOUT 1
| scsi_status 1
== ScsiStatus 2
+ SCSI_Status 2
== scsi_status 6
< SCSI_STD_INQUIRY_BYTES 3
< SCSI_STD_SENSE_BYTES 2
== scsi_tapes 2
== scsi_target_thread_exit 1
== scsi_target_thread_notified 1
| SCSI_TERM_ENA_H 2
* SCSI_TIMEOUT 1
+ SCSI_TIMER 1
== SCSI_TRE 2
== SCSI_TWE 2
== SCSI_TYPE_CDROM 4
== SCSI_TYPE_PROC 2
== SCSI_TYPE_SASD 2
== SCSI_TYPE_SCANNER 2
== scsi_use_sg 1
< SCSI_US_PER_MSEC 1
< SCSI_WAIT_100_MSEC 1
== SCSI_WRITE 4
== SCSI_WRITE_AND_VERIFY 4
== SCSI_WRITE_EXTENDED 4
< scsiz 1
== scsiz 1
+ scsiz 1
| SCSR_CRC_FRAME_ERR 1
| SCSR_PARITY_ERR 1
| SCSR_RX_OVERRUN 1
== SC_SUCCESS 1
| SCSW_ACTL_SUSPENDED 1
| SCSW_STCTL_ALERT_STATUS 2
| SCSW_STCTL_INTER_STATUS 6
| SCSW_STCTL_PRIM_STATUS 2
| SCSW_STCTL_SEC_STATUS 2
== SCSW_STCTL_STATUS_PEND 2
| SCSW_STCTL_STATUS_PEND 2
< sct 2
== SCtmp 1
| SCTRL_HDMC_BOTH 1
+ SCTRL_SH_P1FMT 4
+ SCTRL_SH_P2FMT 4
+ SCTRL_SH_P2STINC 2
+ SCTRL_SH_R1FMT 4
| SC_UPDATE_SCISSOR 4
| SCU_PMSR_PEN 2
| SCU_PMSR_TEVP 4
== scurrent 1
+ SCx200_CB_BASE 5
+ scx200_gpio_base 3
+ SCx200_PMR 4
+ SCx200_WDT_OFFSET 3
+ SCx200_WDT_WDCNFG 4
+ SCx200_WDT_WDSTS 4
+ SCx200_WDT_WDTO 4
>> SD0ShiftCount 1
+ SD0ShiftCount 1
| sd 1
== sda 1
* sda 1
== sdata 1
+ SDATA 14
>> sdata 2
| S_DATAI_PH 2
| S_DATAO_PH 2
| sd_attrs 4
+ SDBINT_IRQ_BASE 3
< SDBINT_IRQ_LAST 1
* SDB_SIZE 2
+ SDCFG 2
| sdcmrAT 6
| sdcmrTXDL 4
| sdcrBLMT 2
+ sdcrBSZBit 2
+ sdcrRCBit 2
+ SDEBUG_LONG_INQ_SZ 1
< SDEBUG_MAX_INQ_ARR_SZ 1
< SDEBUG_MAX_MSENSE_SZ 1
< SDEBUG_SENSE_LEN 5
< sdepth 1
&& sdev 1
== SDev 1
== sdev 7
== sd_gendisks 1
>> SDIShiftCount 1
+ SDIShiftCount 1
== sd_khz 1
< sd_khz 2
+ SDLA_502_DATA_OFS 2
| SDLA_ADDR_MASK 13
== SDLA_INFORMATION_WRITE 1
| SDLA_INTR_RX 2
| SDLA_INTR_STATUS 2
< SDLA_IODELAY 27
< SDLA_IO_EXTENTS 2
== SDLA_IO_EXTENTS 2
< SDLA_MAXIORANGE 4
== SDLA_READMEM 1
== SDLA_RET_OK 4
+ SDLA_WINDOW_SIZE 2
| SDLC 4
&& s->dma_adc.ready 1
&& s->dma_adc.ready) 1
+ s->dma_dac1.fragsize) 1
+ s->dma_dac2.fragsize) 1
&& s->dma_dac.ready)) 1
< s_dn_idx 1
+ SDO_IN_DEST_CTRL 3
| SDONE 4
+ SDO_OUT_DEST_CTRL 3
| sdp 2
== SDp 2
== sdp 6
== SDpnt 6
| SDR_OVRUN 1
| SDR_TSRE 2
== SDTpnt 1
== sdtr_data 1
| sdtr_data 1
>> sdtr_data 3
| SDTR_INITIATOR 2
* sdtr_period 1
>> sdtr_period_index 1
>> sdtr_period_ix 1
< SDTR_SIZE 2
| sdtr_speed 3
| SDTR_TARGET 4
< se 1
| SE 1
+ SE 12
| SE2CLK 5
| SE2CS 7
| SE2DO 3
< SE401_MAX_ERRORS 1
< SE401_NUMFRAMES 4
+ SE401_NUMFRAMES 4
< SE401_NUMSBUF 4
< SE401_NUMSCRATCH 3
== se401_proc_entry 1
< SEADINT_END 1
== SEADINT_UART0 2
== SEADINT_UART1 2
== SEAGATE 19
* Search 13
* search 2
== search 3
== search_base 1
< search_blk 1
+ search_blk 1
== SEARCH_COMPLETE 6
== SEARCH_COUNT 1
== search_ha 5
* searching 3
== SEARCH_LESSEQUAL 1
== searchp 1
== SEARCH_PRINT 4
== search_res 2
| searchval 1
&& sec 1
+ sec 1
| sec 10
== sec128 1
* sec128 1
* sec 13
< sec 26
>> sec 3
== sec 4
* SECDAY 8
| SEC_ENABLE_FILTER 2
== sec_no 1
| secno 3
+ secno 6
== sec_number 1
>> second 1
* second 1
* Second 1
| second 15
< second 4
+ second 6
== second 7
+ SecondAddr 14
* SecondAddr 7
>> secondary 3
== secondary_bus 1
+ secondary_bus 2
+ SECONDARY_BUS 3
| secondary_mode 2
| SecondBusHigh 2
| SecondBusLow 2
| second_dest 10
>> second_port_cmd640 1
* seconds. 1
+ seconds 1
< seconds 2
* seconds 9
== sec_random_state 6
+ secret 3
< secs 1
| secs 3
* secs 5
* secsize 8
| SEC_SLEW_RATE 4
< SECS_PER_DAY 2
* SECS_PER_DAY 6
* SECS_PER_HOUR 3
* SECS_PER_MINUTE 2
>> sect 1
+ sect 2
< sect 3
* sect 6
* section. 2
< section_length 1
== section_length 1
+ sect_len 1
+ SECTOR 1
+ sector 11
| sector 16
>> sector 17
== sector 3
< sector 5
* sector 6
* sectorBaseAddress 17
+ sectorBaseAddress 2
| sectorBaseAddress 6
>> SECTOR_BITS 1
+ SECTOR_BITS 1
+ sector_bits 3
< sector_count 3
* sector_count 4
| sector_mask 2
* sector_nr 2
< sectorNum 1
< sectorNumber 1
+ sectorNumber 1
< sector_offset 2
&& sectors 1
== sectors 2
+ sectors 2
>> sectors 3
* sectors 63
< sectors 9
< sectors_avail 1
< sector_size 1
| sector_size 1
+ sector_size 1
== SECTORSIZE 1
== sector_size 10
+ SECTOR_SIZE 2
+ SECTORSIZE 2
* SECTOR_SIZE 25
| SECTOR_SIZE 3
* SECTORSIZE 4
< SECTOR_SIZE 5
< SectorsLeftInRequest 1
< sectors_per_block 1
* sectors_per_block 1
+ sectors_per_block 1
* sectors_per_chunk 8
+ SECTORS_PER_FRAME 2
* SECTORS_PER_FRAME 7
+ SECTORS_PER_PAGE 1
* SECTORS_PER_PAGE 22
< SECTORS_PER_SEGMENT 1
< sectors_to_buffer 1
< sectors_to_next_cyl 1
>> sectors_to_next_cyl 1
+ sectors_to_next_cyl 2
< sectors_to_transfer 3
* SECTORSXFER 2
< sector_t 3
+ sector_t 6
* SECTOR_WORDS 18
< SECT_PER_TRACK 1
>> SECT_SIZE 1
| SECT_SIZE 1
== sect_size 2
* sect_size 4
+ sect_size 4
* SECT_SIZE 4
+ sect_start 2
< sects_to_copy 2
< SEC_XFER_SIZE 1
* see 3
* See 8
| SEEBUSY 2
| SEECK 7
| SEE_CS 2
+ SEE_CS 4
| SEECS 5
* seek, 1
* seek 2
== seek 3
| SEEK_DONE 1
| SEEK_STAT 8
* seem 1
| SEE_MS 10
* seems 2
| SEEMS 3
< seen 1
== seen_count 1
< seen_count 2
| SEEN_SECTOR 2
| SEEPROM_DI 2
| SEEQCFG1_MATCH_BROAD 2
| SEEQCFG2_CTRLO 2
| SEEQCMD_DMA_INT_ACK 2
| SEEQCMD_INT_MASK 14
| SEEQCMD_RX_INT_ACK 2
| SEEQCMD_SET_ALL_OFF 10
| SEEQCMD_SET_RX_ON 2
| SEEQCMD_SET_TX_ON 2
| SEEQCMD_TX_INT_EN 2
| SEEQ_CTRL_ACCNT 2
== SeeqPHYID0 1
| SEEQPKTH_CHAIN 4
| SEEQPKTH_DATA_FOLLOWS 2
| SEEQPKTS_ANY_ERROR 1
| SEEQPKTS_CRC_ERR 1
| SEEQPKTS_DONE 2
| SEEQPKTS_DRIB 1
| SEEQPKTS_OVERSIZE 1
| SEEQPKTS_SHORT 1
| SEEQ_RSTAT_CERROR 1
| SEEQ_RSTAT_DERROR 1
| SEEQ_RSTAT_FIG 1
| SEEQ_RSTAT_OVERF 1
| SEEQ_RSTAT_REOF 1
| SEEQ_RSTAT_SFRAME 1
< SEEQ_RX_BUFFERS 2
| SEEQSTAT_ANY_INT 2
| SEEQSTAT_RX_INT 1
| SEEQSTAT_TX_INT 1
| SEEQSTAT_WINDOW_INT 3
| SEEQ_TSTAT_LCLS 1
| SEEQ_TSTAT_PTRANS 2
| SEEQ_TSTAT_R16 1
| SEEQ_TSTAT_UFLOW 1
< SEEQ_TX_BUFFERS 2
| SEESTART 8
* seg 1
< seg 13
+ seg 3
== seg 7
>> seg 7
| seg 8
+ SEG_BASE 2
== segcnt 2
< segcnt 3
< seg_cnt 8
+ seg_cnt 8
== seg_dist 1
< seg_dist 3
< seg_end 2
+ seg_end 2
< seglen 2
< seglim 4
< Segment 1
< segment 17
| segment 2
== segment 4
+ segment 6
* segmentation 1
+ SegmentByteCount 2
< SegmentCount 1
== SegmentCount 1
== segment_id 3
* segment_id 5
< segment_id 7
+ segment_id 7
< segments 3
* segments 3
+ segments_per_1000_inch 2
< segn 1
+ segnum 1
>> segoffs 2
+ seg_pos 1
< seg_pos 4
| segptr 1
+ segs 12
< segs 6
< segstart 2
== seg_sz 2
< seg_sz 4
+ seg_sz 6
+ seg_top 1
< seg_top 3
>> sel 1
== sel 2
| SEL_2 4
| sel 3
< sel 4
| SEL_ATTENTION 2
+ sel_buffer 2
< sel_buffer_lth 1
+ sel_buffer_lth 1
| SELBUSB 20
+ SELCHK_STRT 14
== sel_cons 3
< seldev 6
+ seldev 6
== seldi 3
| SELDI 7
| SELDO 9
== select 1
* select 1
* selected, 1
| SELECTED 1
== selected 11
* selected 4
< SelectedDrive 2
== SelectedDrive 4
| SELECTION_TIMEOUT 3
< selector 1
>> selector 1
| selector 1
< select_report 1
| SelectWindow 1
+ sel_end 1
< sel_end 2
== sel_end 2
== self 31
== SELF 6
* self-decode 2
| self_id_count 3
| self->operation; 1
| SELF_TEST_FAIL 1
| SELF_TEST_FAILURE 1
== selid 1
| SELINGO 6
| SEL_IRQ_OFF 8
== sel_mode 1
| sel_mode 2
| SEL_SOURCE_VCLK_2X_SEL 1
< sel_start 1
== sel_start 1
+ sel_start 3
| SEL_TIMEOUT_INT 2
| SELTO 13
== SEL_W_ATN_STOP 1
| SELWIDE 4
| SEM 14
== sem 2
* sem 2
| sema 1
== sema 2
< SEMAEM 1
* semaphore 2
* sem->count 2
< SEMCTL 6
| semflg 2
>> semi_cnt 1
+ semi_cnt 8
< semid 2
== SEM_INFO 1
== sem_io 3
< semitones 1
< SEMMSL_FAST 2
< semnum 2
< SEMOPM_FAST 1
| SEMPTY 2
< SEMVMX 1
== SENCODE_INVALID_CDB_FIELD 1
== SENCODE_INVALID_PARAM_FIELD 1
* Send 17
* send 2
== sender 3
| SEND_I2C_STOP 1
== sending 2
== sending_reply 2
== send_length 2
== send_sense 1
| SEND_SHUTDOWN 6
| SEND_START_ 1
* SEND_START_ENA 1
== send_status 1
&& send_status 3
== SENKEY_ILLEGAL 2
* sense" 1
| SENSE 2
== sense 4
+ sense[7] 1
| sense 8
== sense_class 1
== sense_code 2
== sense_config_buf 1
< sense_count 1
| SENSE_DATA_HI 1
| SENSE_ERRCODE_VALID 4
| sense_key 1
== sense_key 10
== SenseKey 3
< sense_len 1
< senselen 11
== senselen 5
== sense_map 1
+ sense_ptr 24
== SENSORS_ENTRY_MAX 2
< SENSORS_ENTRY_MAX 5
+ SENSORS_PREFIX_MAX 1
== SENSORS_PROC_REAL_INFO 171
== SENSORS_PROC_REAL_READ 171
== SENSORS_PROC_REAL_WRITE 136
== sensor_type 1
== sent 1
* sent 3
< sent 7
+ sent 8
< sentlen 1
== sentlen 1
+ sentlen 1
== sent_msg 2
| s_entryhi 1
&& sentstatus 2
== sep 3
* Separated 1
* separately 1
| SEPROM_DATA 6
+ SEPROM_ESI_BASE 2
| SEPROM_MAGIC 1
+ seq 12
== SEQ_1 4
< seq 2
== SEQ_2 18
== seq 3
== seqaddr 1
+ SEQ_ADDRESS 18
+ SEQ_ADDRESS_R 18
+ SEQ_ATN 2
+ SEQ_COMMAND 2
== seq_count 1
< seq_count 2
< SEQCTL 1
== SEQ_EXTENDED 1
== SEQ_FULLSIZE 1
>> seq_id 1
| SEQINT 3
| SEQINT_MASK 2
< seq_limit 1
* SEQ_MAX_QUEUE 3
+ SEQ_MAX_QUEUE 3
< SEQ_MAX_QUEUE 4
== seq_mode 20
+ SEQ_MSGIN 4
+ SEQ_MSGOUT 5
* SEQ_MULTIPLIER 2
+ seqno 3
| SEQRESET 4
< seq_rtt 3
+ SEQ_SELECT 1
< SEQ_STACK_SIZE 1
+ SEQ_STATUS 1
+ seq_time 3
== sequence 1
| SEQUENCE_DELIVERY 1
| SEQUENCE_INITIATIVE 9
| ser 1
+ SER1 1
+ SER12_EXTENT 2
+ SER2 1
| Ser2HSSR0 3
| Ser2HSSR1 1
| Ser2UTSR1 3
== _Ser3UTCR0) 1
| SERACC_CODEC_TYPE_1_03 2
| SERC1_SO1EN 4
| SER_CTS 13
| SER_DATA_AVAIL_MASK 1
| serdatr 3
| SER_DCD 13
| SER_DSR 5
| SER_DTR 9
| SER_ERROR_MASK 7
+ SER_EXTENT 2
| SER_FRAMING_ERR_MASK 4
* Serial 1
>> serial 3
* serial 4
== serial 7
| SERIAL_AC_LINK_ENABLE 2
< SERIAL_AMBA_NR 3
* SERIAL_BAUD 4
== serial_console 2
+ serial_console 6
| serial_console_cflag 1
== serial_console_info 1
+ SERIAL_DEV_OFFSET 3
== SERIAL_INTERRUPT_MODE 2
* serialized 1
| SerialMode 1
< serial_nr_ports 1
== serial_nr_ports 1
&& serial_number 2
+ SERIAL_NUMBER 2
>> serial_number 4
< SerialNumberCharacter 2
< SerialNumberLength 1
< __serial_pcount 1
< SERIAL_RECV_DESCRIPTORS 4
| SerialSignal_CTS 13
| SerialSignal_DCD 13
| SerialSignal_DSR 10
| SerialSignal_DTR 1
+ SerialSignal_DTR 12
| SerialSignal_RI 10
| SerialSignal_RTS 1
+ SerialSignal_RTS 12
== serial_table 1
== serial_termios 1
== serial_termios_locked 1
< SERIAL_TTY_MINORS 6
+ SERIAL_XMIT_SIZE 112
< SERIAL_XMIT_SIZE 7
* serio 5
| SERIO_HIL 5
| SERIO_HIL_MLC 1
| SERIO_IFORCE 2
| SERIO_MAGELLAN 2
| SERIO_SPACEBALL 2
| SERIO_SPACEORB 2
| SERIO_STINGER 2
* seriously 1
| SERIO_WARRIOR 2
| SERMC1_MSPE 2
* sernum 1
| SER_OVERRUN_MASK 2
| SER_PAR_ERR_MASK 2
| SER_RTS 11
| SER_RXD_MASK 1
== served 2
== server 1
< server_fd 2
< servers 2
| service 1
* service 1
* Service 2
== service 6
< SERVICE_COUNT 4
* SERVICE_ENTRIES 1
| SERVICE_REQUEST 2
| SERVICE_STREAM 3
| SERVICE_TRASH 1
| SERVICE_TX 2
| service_type 5
| SERVICE_VALID 1
* session 1
== session 11
< session 6
| session_id 1
< sessions 1
== session_timeout 1
== SESTalPairStart 2
* SEST_BUFFER_SIZE 1
+ SEST_BUFFER_SIZE 1
| SEST_FULL 1
* SEST_LENGTH 1
+ SEST_LENGTH 1
< SEST_LENGTH 2
| SESTPROG_ERR 1
| SEST_V 4
* set 10
* Set 10
== set 2
* set. 2
&& set 2
| set 8
+ set 8
+ seta 4
== SETALL 1
| SetBit 2
| SetBitField 6
< set_bits 4
| set_bmiba 1
+ setcal 1
== SET_CHDLC_CONFIGURATION 3
| SetCHTVOverScan 1
| SET_CLOCK_HI 4
| SetCRT2ToAVIDEO 2
+ SetCRT2ToHiVisionTV 10
| SetCRT2ToHiVisionTV 4
| SetCRT2ToLCD 11
| SetCRT2ToLCDA 22
| SetCRT2ToRAMDAC 11
| SetCRT2ToSCART 4
| SetCRT2ToSVIDEO 2
| SetCRT2ToTV 14
| SET_DATA_LO 2
== SET_DENS_AND_BLK 8
| SET_DTR 2
| SETFL_MASK 2
| SETINDENABLE 1
== set_indicator 1
>> SetInSlaveMode 1
| SetInSlaveMode 1
| SetIntrEnb 4
+ SET_IRQ 5
| set_mask 7
>> set_mask_in 2
| set_mask_in 2
< set_max 1
< set_max_ext 1
* set_mctrl 1
>> SetNotSimuMode 2
| SetNotSimuMode 6
| setopt 2
| SetPALTV 4
== SET_P_FLAG 1
== set_pio 2
+ set_pio 2
>> set_pmd 1
+ set_pmd 1
| set_pmd 4
== set_rtc 1
| SET_RTS 2
+ SET_RUN_TIMEOUT 1
| SetRxFilter 7
| SetSimuScanMode 8
< SET_SIZE 1
+ SET_SIZE 1
| SetStatusEnb 9
* SET_TIMEOUT 6
* settings, 1
* settings 2
* settle 1
* settle_delay 2
| SetToLCDA 8
| SETTXSTARTTHRESH 1
+ SetTxThreshold 2
< settype 1
* setup.. 1
* Setup 3
* setup 4
| SETUP_APD 1
+ SETUP_BUFFER_SIZE 3
< setup_called 1
< setup_can_queue 4
< setup_cmd_per_lun 4
< setup_count 5
== setup_count 5
| setup_error_code 6
< setup_hostid 4
< setup_idx 2
== setup_irq 1
< setup_num_esps 2
== setup_ok 2
== setup_portbase 1
< setup_sectors 3
* setup_sectors 6
< SETUP_SECTS 3
< setup_sg_tablesize 7
< setup_time 1
< setup_use_tagged_queuing 4
>> setupval 1
| setupval 2
>> setup_value 1
| setup_value 2
== SETVAL 8
+ SE_VAP_CNTL__VF_MAX_VTX_NUM__SHIFT 1
| SEVEN_WORD_MSG_SIZE 4
| SE_VTE_CNTL__VTX_XY_FMT_MASK 1
| SE_VTE_CNTL__VTX_Z_FMT_MASK 1
| SE_VTX_FMT_0__VTX_W0_PRESENT_MASK 1
| SE_VTX_FMT_0__VTX_Z0_PRESENT_MASK 1
== sf1 2
== sf 2
== sf2 3
* sfac 3
< sfac 6
== sfac 6
+ sfar 2
| S_FCLK_DIV2 1
| SFCNT 4
< sf_id 3
| SF_IMMUTABLE 2
| SF_INTL 1
== sfl1 2
| s_flags 1
== SFM_MAX_SDLA 1
< SFM_MAX_SDLA 2
| SF_mode 3
== sfn 1
| SF_OFS 1
&& sfp 1
== sfp 2
* SFQ_DEPTH 1
< SFQ_DEPTH 2
== SFQ_DEPTH 2
+ SFQ_DEPTH 5
| SFQ_FRAME 1
< SFQ_HASH_DIVISOR 1
+ SFQ_LEN 1
< sfree 2
< SFSBQ_LENGTH 2
* SFSBQ_LENGTH 2
+ SFSBQ_LENGTH 3
* SFS_BUFFER_SIZE 1
+ SFS_BUFFER_SIZE 1
== SFS_BUF_WARN 2
>> sfsr 2
== sftail 1
&& sftail 1
| SFULL 2
| SF_VERBOSE 1
== sg 1
&& SG 1
+ sg 19
< sg 9
+ sgaddr 1
| sg_addr 2
>> sg_addr 6
< SG_ALL 3
== sg_bufflen 1
* sg_bufflen 1
== sg_chain_pool 2
+ sg_chain_tag 4
< sg_cnt 1
< sgcnt 1
== sgcnt 1
>> sg_count 1
< SGcount 1
< sg_count 10
+ SG_COUNT 8
| SG_CTS 2
| SG_DCD 2
== SG_DEF_FORCE_LOW_DMA 1
== sg_dev_arr 4
== sgdir 1
| sgdir 1
| SG_DSR 2
| SG_DTR 2
== SG_DXFER_NONE 2
== SG_DXFER_UNKNOWN 2
< sg_end 2
== sg_entry_cnt 2
>> sg_entry_cnt 2
* sg_entry_cnt 2
< sg_entry_cnt 5
+ sg_entry_cnt 5
>> sgeOffset 2
+ sgeOffset 2
== sges_left 1
| SG_FLAG_MMAP_IO 4
| SG_FULL_RESID 4
== SG_GET_TRANSFORM 1
== SG_HEAP_KMAL 1
== SG_HEAP_PAGE 1
== SG_HEAP_POOL 1
< sgi_boardid 1
* sg_id 10
< sg_idx 2
== sgi_gfxaddr 2
+ sgi_gfxaddr 2
+ SGI_INT2_BASE 2
+ SGI_INT3_BASE 2
== SGI_MAP_0_IRQ 1
== SGI_MAP_1_IRQ 1
| SGIMC_CCTRL0_EPERRMEM 2
| SGIMC_EEPROM_SDATAI 1
| SGIMC_MCONFIG_RMASK 1
* sg_index 8
+ SGINT_EISA 2
< SGINT_END 1
+ SGINT_LOCAL0 12
< SGINT_LOCAL1 1
+ SGINT_LOCAL1 12
< SGINT_LOCAL2 1
+ SGINT_LOCAL2 10
< SGINT_LOCAL3 1
+ SGINT_LOCAL3 10
>> SGINT_TCSAMP_COUNTER 1
| SGINT_TCSAMP_COUNTER 1
| SGINT_TCWORD_CALL 4
| SGINT_TCWORD_CLAT 2
== SGI_UART_IRQ 2
== SGI_UART_VECTOR 1
< sgi_volume 2
>> sgivwfb_mem_phys 1
== sgiwd93_host 1
== sgiwd93_host1 1
== sgl 1
+ SGL_BIAS 11
== sglbuf 3
+ sgl_elem 14
== sg_len 1
< sg_len 2
+ sglen 2
| sg_length 1
< sgLength 1
>> sg_length 2
>> SGL_EXP_LENGTH 2
+ SGL_EXP_LENGTH 6
< SGLEXT_THRESHOLD 2
+ SGL_FX_MAX_EXP 6
< SGL_FX_MAX_EXP 8
+ SGL_INFINITY_EXPONENT 1
== SGL_INFINITY_EXPONENT 3
< SGL_INFINITY_EXPONENT 5
+ sg_list 2
+ sglist 2
* sg_list_increment 4
+ sg_list_increment 4
| SG_LIST_NULL 12
== sg_list_qp 1
* sg_list_size 1
| SGL_OFFSET_0 59
| SGL_OFFSET_4 2
| SGL_OFFSET_5 5
| SGL_OFFSET_6 5
| SGL_OFFSET_7 2
< SGL_P 3
+ SGL_P 7
< SGL_THRESHOLD 2
+ SGL_WRAP 1
== sg_map 2
< SG_MAX 1
== SG_MAX 1
< sg_max_frags 1
+ SG_MAX_HOST_STR_LEN 1
* SG_MAX_QUEUE 2
< SG_MAX_QUEUE 4
+ SG_NEXT 2
< sg_num 1
== sg_num 2
* sg_offset 2
+ sg_offset 4
| SG_OVERRUN_RESID 2
== sgp 2
< sgPairs 4
< sg_pool_secs_avail 2
== sg_prefetch_align 1
+ sg_prefetch_align 1
< sg_prefetch_cnt 1
+ sg_prefetch_cnt 1
* sg_ptr 4
>> sgptr 6
| SG_PTR_MASK 2
< sg_queue_cnt 1
+ sg_queue_cnt 1
+ SGRAM_ACCESS 4
| SG_RESID_VALID 2
| SG_RI 2
| SG_RTS 2
< SG_SCATTER_SZ 3
== SG_SCSI_RESET_NOTHING 1
| SG_SECTOR_MSK 2
+ SG_SECTOR_MSK 2
* SG_SECTOR_SZ 4
== SG_SET_TRANSFORM 1
< sg_size 1
< sgSize 1
* sg_size 2
+ sg_size 2
< SG_SIZEOF 1
== sg_spill 1
| SG_STATUS_VALID 2
== sgt 1
| SGT_AUTO_PARA_MEMED_CMD 2
< sg_used 5
&& sh 1
< s_h 10
== sh 16
>> SH7751_DEVICE_ID 1
+ SH7751_PCICONF0 1
| SH7751_PCICONF1_PER 1
| SH7751_PCICONF1_WCC 1
| SH7751_PCICR_CFIN 1
| SH7751_PCICR_PREFIX 2
| SH7751_PCICR_PRST 1
>> SH7751_PCI_HOST_BRIDGE 1
+ SH7751_PCI_IO_BASE 2
| SH7751_PCIIOBR_MASK 3
| SH7751_PCIMBR_MASK 1
| SH7751_PCIPINT_D0 1
| SH7751_PCIPINT_D3 1
+ SH7751_PCIREG_BASE 1
>> SH7751_VENDOR_ID 1
+ SHADDR 16
* SHA_HASH_LENGTH 2
* shake 1
| SHANNON_GPIO_EJECT_0 2
| SHANNON_GPIO_EJECT_1 4
| SHANNON_GPIO_RDY_0 2
| SHANNON_GPIO_RDY_1 4
+ shaper 1
< shapers 3
* SHAPER_SIZE 4
== share 1
+ share 1
+ SHARED_DATA_ADDR 6
== shared_resource_owner 2
== shared_resources_initialised 2
== sharei 1
| sharp 2
+ sharpness 1
+ SHARPNESS_MIN 1
+ SHCNT 2
| SH_EVENT_OCCURRED_II_INT0_MASK 1
+ SH_EVENT_OCCURRED_II_INT0_SHFT 1
| SH_EVENT_OCCURRED_II_INT1_MASK 1
+ SH_EVENT_OCCURRED_II_INT1_SHFT 1
| SH_EVENT_OCCURRED_IPI_INT_MASK 1
+ SH_EVENT_OCCURRED_IPI_INT_SHFT 1
| SH_EVENT_OCCURRED_UART_INT_MASK 2
+ SH_EVENT_OCCURRED_UART_INT_SHFT 1
+ shft 2
== shift 1
* shift 1
< shift 12
| shift 2
| SHIFT 2
>> shift 34
+ shift 76
| shiftb 1
< ShiftBits 1
+ ShiftBits 10
>> ShiftBits 4
| shiftCount 1
< shiftCount 11
+ shiftCount 17
>> shift_count 2
+ shift_count 2
>> shiftCount 3
>> shift_factor 1
+ shift_factor 3
+ SHIFT_HZ 10
+ SHIFT_KG 4
+ SHIFT_KH 1
>> SHIFT_PER_LONG 2
+ SHIFT_PER_LONG 2
>> shifts 2
+ SHIFT_SCALE 3
== shift_state 2
| shift_state 6
>> SHIFT_UPDATE 1
+ SHIFT_UPDATE 8
+ SHIFT_USEC 6
== shiftval 1
+ shiftval 1
| shiftw 1
| SH_II_INT0 1
| SH_II_INT1 1
+ SH_IPI_INT_BASE_SHFT 2
>> SH_IPI_INT_PID_SHFT 2
+ SH_IPI_INT_PID_SHFT 2
+ SH_IPI_INT_SEND_SHFT 2
< SHMCTL 6
< shm_ctlmax 1
+ shm_ctlmni 1
+ shmem 16
* SHMEM_2K 1
* shmem_file_setup 1
>> shmem_length 1
< SHMEM_MAX_BYTES 1
< SHMEM_MAX_INDEX 1
+ SHMEM_NR_DIRECT 1
< SHMEM_NR_DIRECT 3
+ shmems 4
| shmflg 2
< shmid 2
== SHM_INFO 2
== SHMIQ_OFF 1
== SHMIQ_ON 1
+ SHMLBA 18
< SHMLBA 2
== SHM_LOCK 1
< SHMMIN 1
| SHM_RDONLY 1
| SHM_REMAP 4
| SHM_RND 1
== SHM_STAT 2
+ shm_tot 1
&& shone 2
| short) 1
< SHORT 44
| shortcut 2
== short_limit 2
+ short_name_size 2
>> SHORT_PKT_ERR 1
* Should 2
* should 20
* shouldn't 2
* Show 2
| showctl 4
| ShowHide 1
== shp 10
< sh_pcic_io_start 7
< sh_pcic_io_stop 9
+ sh_pcic_io_wbase 3
| SH_PIO_WRITE_STATUS_0_WRITE_DEADLOCK_MASK 1
+ shpnt 2
== shpnt 9
== Sh_position 1
+ Sh_position 2
+ SH_PTC_0_A_SHFT 1
>> SH_PTC_0_PS_SHFT 1
+ SH_PTC_0_PS_SHFT 1
+ SH_PTC_0_START_SHFT 1
+ SH_PTC_1_START_SHFT 1
+ shrink_timer 2
== SHT 1
&& shtwo 2
== shtwo 5
* shuffle_freq 2
* shutdown. 1
== SHUTDOWN_MASK 2
* shutdown_stridx 1
== shutdown_temperature 1
== shutdown_timer 2
< shutter_speed 1
== shutting_down 1
== shwdt_expect_close 1
< si1 1
== si1 3
< si2 2
== si2 2
+ si2 20
| si2 8
+ SI2_ISA_ID_BASE 2
| si 3
+ si 3
< s_i 4
== si 5
< si 6
>> si 7
| SI_AC97_AUDIO_BUSY 2
| SI_AC97_BUSY_READ 1
| SI_AC97_BUSY_WRITE 1
| S_IALLUGO 11
== sib 2
== sibling 1
+ sibling 1
* sibling 2
| S_IBM_DRIVE 1
== sibnode 1
== SIBYTE_MAX_MEM_REGIONS 1
>> __SI_CHLD 23
+ SICR_DSR 2
+ SICR_TXC_INACTIVE 2
+ sid 1
< sid 2
>> sid 2
== SID 2
| sid 4
< SID_ARRAY_SIZE 3
* side 1
* Side 2
== side 4
== S_IDLE 4
+ SID_SHIFT 1
== SIDUNKNOWN 2
== s_idx 1
< sIdx 1
+ sIdx 1
< s_idx 16
< sidx 2
| SIEN1_800_HTH 2
| SIEN_700_STO 2
+ SIFADD 2
+ SIFADR 7
>> __SI_FAULT 19
| __SI_FAULT 4
== S_IFBLK 1
+ S_IFBLK 1
| S_IFBLK 23
+ S_IFCHR 1
| S_IFCHR 102
== S_IFCHR 2
+ S_IFDIR 1
== S_IFDIR 3
| S_IFDIR 86
| S_IFIFO 1
+ S_IFIFO 1
+ S_IFLNK 1
| S_IFLNK 26
| S_IFMT 16
>> S_IFMT 2
+ S_IFREG 1
== S_IFREG 2
>> S_IFREG 2
| S_IFREG 245
| S_IFSOCK 1
+ S_IFSOCK 1
+ SIG0 1
+ SIG1 1
+ sig 17
+ SIG2 1
| sig 3
+ SIG3 1
== sig 32
< sig 33
| SIG_ACKI 2
| SIG_ATNI 2
| SIG_ATNO 2
| SIG_BSYI 2
== SIGCHLD 22
| SIGCHLD 3
+ SIGCHLD 30
== SIGCONT 3
== SIGFPE 3
< sigh 1
| sigh 5
== SIGILL 2
== SIGINFO_EXTRA_V8PLUS_MAGIC 2
+ SIGINT 2
== SIGKILL 30
== siglen 1
< siglen 2
== sigLength 2
< sigLength 3
+ sigLength 3
< sigMean 2
== sigMean 2
| sign0 1
== sign0 2
>> sign 1
== sign 11
| sign1 1
< sign 2
| sign 3
| SIGN 9
| signa 3
+ signal 1
* Signal 1
== signal 3
* signal 6
+ SIGNAL_CA 22
== signalcode 1
>> signalcode 1
| signalcode 1
| SIGNAL_DRIVER 1
== SIGNAL_HOLD 2
&& signalling 1
* signals 2
| signature 1
== signature 12
>> signature 2
== SIGNATURE 4
< SIGNATURE_COUNT 3
+ SIGNATURE_TIMEOUT 1
== signb 5
| signb 5
< SIGNED 3
== SIGN_NEG 1
| SIGN_NEG 2
< signo 1
== SIG_NOCLEAN 1
== SIGN_POS 27
< signr 1
| signr 2
+ signr 23
== signr 75
+ SIG_OFFSET 3
| SIGP 6
== sigp_busy 4
< sig_ptr 1
== SIGQUIT 1
+ SIGQUIT 2
| SIG_REQI 2
< SIGRTMIN 2
== SIGSEGV 31
| SIG_SELI 2
== SIGSTOP 22
+ sig_str 1
== SIGURG 4
>> sigval 12
| sigval 12
| SI_HIGH 8
>> __SI_KILL 1
== silence 5
+ SiliconRev 1
< silicon_revision 1
+ S_ILL_PH 14
+ silly 1
| SI_LOW 1
< sim710_intrs 2
| __SI_MASK 2
== simbas_found 1
| SIMONS_DODGEY_MARKER 1
| SIMPLE_SGL 1
| simplex_stat 3
* Simulator 2
| SIN 1
== sin 2
< SIN6_LEN_RFC2133 6
+ sInB 1
+ sinc 5
< since 1
* Since 3
* since 7
* (single 1
* Single 1
| SINGLE 1
* single 5
+ single_col 1
+ SingleColFrames 3
+ SINGLE_Ebias 2
| SINGLE_EDGE 2
< SINGLE_Emax 1
+ SINGLE_Emax 1
< SINGLE_Emin 1
+ SINGLE_Emin 1
* singleshot_ppm 1
&& single_user 1
< sioc 1
== SIOCADDTUNNEL 9
== SIOCAX25GETINFOOLD 1
== SIOCBONDCHANGEACTIVE 1
== SIOCBONDENSLAVE 1
== SIOCBONDINFOQUERY 1
== SIOCBONDRELEASE 1
== SIOCBONDSETHWADDR 1
== SIOCBONDSLAVEINFOQUERY 1
== SIOCCHGTUNNEL 6
== SIOCDELRT 3
== SIOCDEVPRIVATE 14
< SIOCDEVPRIVATE 15
+ SIOCDEVPRIVATE 84
== SIOCETHTOOL 18
== SIOCGARP 1
== SIOCGIFCONF 1
* SIOCGIFMTU 1
== SIOCGIFNAME 1
== SIOCGIWENCODE 2
== SIOCGMIIPHY 1
== SIOCGMIIREG 1
== SIOCGPPPCSTATS 1
== SIOCGPPPVER 1
+ SIOCIWFIRST 6
< SIOCIWFIRST 7
< SIOCIWFIRSTPRIV 1
+ SIOCIWFIRSTPRIV 17
< SIOCIWLAST 8
| _SIOC_READ 10
== SIOCSCCCFG 1
== SIOCSCCCHANINI 1
== SIOCSCCINI 1
== SIOCSIFADDR 2
== SIOCSIFFLAGS 1
== SIOCSIWESSID 2
== SIOCSMIIREG 3
== SIOCWANDEV 6
| _SIOC_WRITE 11
| SIO_IR_SB_INT 2
== siop 2
| SIP 18
== sip 2
< s_ip_idx 2
>> __SI_POLL 8
* SI_PROCESSOR_CLOCK 1
>> __SI_PROF 1
| SIR 19
| S_IRGRP 3
| S_IROTH 1
== SIR_TARGET_SELECTED 2
| S_IRUGO 275
| S_IRUSR 143
| S_IRWXG 5
| S_IRWXO 1
| S_IRWXU 3
| S_IRWXUGO 36
== SIS_300_VGA 18
| SIS315_DRAM_SIZE_MASK 2
== SIS_315_VGA 9
| SIS550_DRAM_SIZE_MASK 1
== sis5595_base 1
+ sis5595_base 5
< sis5595_initialized 3
== SIS5595_PROC_CALL 2
== SIS5595_QUICK 2
+ SIS5595_SYSCTL_FAN1 1
+ SIS5595_SYSCTL_IN0 1
== SIS630A_900_REV 3
== SIS630B0 4
== SIS630B1 2
== SIS630E_900_REV 5
== SIS630EA1_900_REV 2
== SIS630ET_900_REV 3
< sis630_initialized 2
< SIS635A_900_REV 6
< sis645_initialized 2
== SIS645_PROC_CALL 2
== SIS645_QUICK 2
+ SIS645_SMB_IOREGION 1
+ sis645_smbus_base 2
== SIS900B_900_REV 6
< sis900_debug 8
== SIS96x_900_REV 1
| SIS_CMD_AUTO_CORR 2
| SIS_CRT1 4
+ SIS_CRT2_PORT_04 1
+ SIS_CRT2_PORT_10 1
+ SIS_CRT2_PORT_12 1
+ SIS_CRT2_PORT_14 2
>> SIS_DATA_BUS_64 1
| SIS_DRAM_SIZE_MASK 2
| SIS_EXTERNAL_CHIP_MASK 4
== sisfb_accel 2
| sisfb_caps 1
< sisfb_crt2type 1
+ sisfb_heap_end 2
< sisfb_heap_size 2
+ sisfb_heap_start 2
< sisfb_hwcursor_size 1
* sisfb_hwcursor_size 1
* sisfb_mem 2
< sisfb_mode_idx 4
< sisfb_queuemode 1
== sisfb_queuemode 2
< sisfb_rate_idx 1
== sisfb_rate_idx 1
| sisfb_rate_idx 1
== sisfb_tvmode 1
* (sisfb_tvmode 1
| S_ISGID 6
| SIS_INTERLACED_MODE 1
| SIS_MEM_MAP_IO_ENABLE 2
== sisr 1
+ SISR)) 1
| sisr 16
+ SISR 6
| SISR_ADAPTER_CHECK 4
| SISR_ARB_CMD 4
| SISR_ASB_FREE 2
| SISR_ERR 2
+ SISR_MASK 9
+ SISR_MASK_SUM 11
| SISR_MI 3
| SISR_NCR 6
| SISR_PAR_ERR 1
+ SISR_RR 4
+ SISR_RUM 13
| SISR_RX_NOBUF 3
| SISR_RX_STATUS 1
| SISR_SERR_ERR 1
| SISR_SRB_REPLY 8
| SISR_TRB_REPLY 2
| SISR_TX1_EOF 3
| SIS_SCRATCH_REG_1A_MASK 1
>> SiS_SetReg1 1
| SiS_SetReg1 20
| SiS_SetRegANDOR 2
| SIS_SIMULTANEOUS_VIEW_ENABLE 12
| SIST0_800_RSL 2
| sist 18
| SIST1_800_STO 2
| S_ISUID 3
| SIS_VB_COMPOSITE 2
| SIS_VB_CRT2 2
| SIS_VB_HIVISION 2
| SIS_VB_LCD 2
| SIS_VB_OUTPUT_DISABLE 2
| SIS_VB_SCART 2
| SIS_VB_SVIDEO 2
| SIS_VB_TV 2
== sisvga_engine 25
| S_ISVTX 8
== siteName 1
>> __SI_TIMER 1
* situation 1
* situations. 1
+ SI_TYPE_SIZE 2
== SIU_IRDA 1
== SIU_LEVEL7 1
| SIU_USES_IRDA 1
| S_IWGRP 5
| S_IWOTH 5
| S_IWUGO 18
| S_IWUSR 60
| S_IXGRP 17
* S_IXGRP 2
| S_IXOTH 1
== sixpack_ctrls 1
< sixpack_maxdev 4
== SIXP_CHKSUM 1
| SIXP_CHN_MASK 2
| SIXP_CMD_MASK 1
+ SIXPF_INUSE 1
== SIXP_FOUND_TNC 1
+ SIXP_INIT_RESYNC_TIMEOUT 1
| SIXP_PRIO_CMD_MASK 3
| SIXP_PRIO_DATA_MASK 4
+ SIXP_RESYNC_TIMEOUT 2
| SIXP_RX_DCD_MASK 2
| SIXP_STD_CMD_MASK 2
| SIXP_TX_MASK 1
* Sixty-three 1
| S_IXUGO 12
| S_IXUSR 6
| SIX_WORD_MSG_SIZE 12
+ siz 2
< siz 4
* @size: 1
* size. 1
< Size 1
+ size1 1
+ Size 11
== size1 2
< size1 3
== size 138
* size 140
== Size 2
== size2 2
&& size 3
< size 588
>> size64 1
| size64 2
+ size 677
| size 74
>> size 92
| size_and_mask 3
< sizebits 1
>> sizebits 1
+ sizebits 5
== size_buff 3
+ SIZECODE 2
== size_config 1
+ SIZE_ISO_PACKETS_B_OUT 2
* SIZE_ISO_PACKETS_B_OUT 4
* SIZE_ISO_PACKETS_D_OUT 2
< SIZE_LARGE 1
+ SIZE_LastItem 1
< size_left 2
< size_left_alloc 2
| sizeloc 1
>> sizeloc 2
+ size_needed 1
< SIZEOF 169
+ sizeof 3
* sizeof_bootstrap 1
< sizeof(buf); 1
+ size_of_buf 1
+ sizeof(cfm_t) 1
* (sizeof(dma_addr_t) 1
* SizeOfFr 1
+ sizeof(ia64_sal_desc_ptc_t) 1
== sizeof_parent_long 1
< sizeof_patch 2
+ sizeof_patch 5
* sizeof(struct 2
+ sizeof(struct 4
* sizeof(TLanList) 1
< sizeoftlvs 1
== sizeoftlvs 1
+ sizeoftlvs 1
+ sizeof(__u16))) 1
+ sizeof(__u32); 1
< sizeof(*usin)) 1
| size_or_mask 2
< sizePackedDevRomData 2
== size_precious 1
+ size_reg 2
* size_row 2
+ sizes 1
< SIZE_SMALL 1
< sizetocopy 6
< sizetocopy_now 6
+ sizetocopy_now 6
== sizeToGet 1
== size_value 1
== size_written 1
< size_x 1
== size_x 1
* size_x 2
+ size_x 2
== size_y 2
+ size_y 4
== sjcd_audio_status 3
+ sjcd_buf 1
== sjcd_buf_in 1
* sjcd_buf_in 1
== sjcd_buf_out 2
* SJCD_BUF_SIZ 1
+ SJCD_BUF_SIZ 1
< SJCD_BUF_SIZ 3
| sjcd_completion_error 1
| sjcd_completion_status 4
< sjcd_last_track_no 1
&& sjcd_media_is_changed 1
== sjcd_mode 3
+ sjcd_next_bn 1
== sjcd_open_count 1
== SJCD_S_IDLE 1
== SJCD_S_READ 1
< sjcd_status_timeout 1
&& sjcd_status_valid 1
== sjcd_transfer_state 2
+ sjis_hi 1
+ sjis_lo 1
>> sjisnec_hi 1
+ sjisnec_hi 1
== sjisnec_hi 2
== sjisnec_lo 1
+ sjisnec_lo 1
< sjisnec_lo 3
| SK_0 10
| SK_1 6
* sk 2
&& sk 2
== sk2 12
* sk2 2
== sk 70
< SK_ADDR 1
== SK_ADDR 1
| SK_ADDR 1
| SK_ADDR_CLEAR_LOGICAL 1
< SK_ADDR_EXACT_MATCHES 1
== SK_ADDR_OVERRIDE_SUCCESS 1
| SK_ADDR_PERMANENT 6
| SK_ADDR_PHYSICAL_ADDRESS 1
| SK_ADDR_SET_LOGICAL 1
| SK_ALLOC_IRQ 1
== SK_AND_DUP_CAP 2
== SK_AND_OK 5
== skb)) 1
&& (skb 1
&& skb 1
== skb2 26
== skb 378
== SKBD_ALLUP 1
== SKBD_LYOUT 1
== SKBD_RESET 1
| SK_BIG_PK_OK_OFF 4
| SK_BIG_PK_OK_ON 2
< skb_len 1
+ skb_len 1
< skblen 2
== skblen 4
+ skblen 4
< SKB_MAX_ALLOC 1
== skbn 2
== skb_prev 5
| skb_prio 3
&& skb->protocol 1
== skb_res 1
+ skb_res 3
< skb_size 1
+ skb_size 3
+ skbtmp 1
== skb_to 1
< SKBUFF_RX_COPYBREAK 1
+ SK_CLOSE 1
+ SK_CONN 1
< SK_COPY_THRESHOLD 2
| SKCR_OE_EN 1
| SKCR_PLL_BYPASS 1
| SKCR_RCLKEN 1
| SKCR_RDYEN 1
< SKCS_IP_HEADER_SIZE 1
+ SKCS_IP_HEADER_SIZE 2
+ SKCS_MAC_HEADER_SIZE 1
< SKCS_NUM_PROTOCOLS 2
+ SKCS_OFS_IP_DESTINATION_ADDRESS 4
+ SKCS_OFS_IP_SOURCE_ADDRESS 4
== SKCS_PROTO_ID_TCP 7
== SKCS_PROTO_ID_UDP 4
| SKCS_PROTO_IP 5
| SKCS_PROTO_TCP 5
| SKCS_PROTO_UDP 3
== SKCS_STATUS_IP_CSUM_OK 1
== SKCS_STATUS_IP_FRAGMENT 1
== SKCS_STATUS_TCP_CSUM_OK 1
== SKCS_STATUS_UDP_CSUM_OK 1
+ SK_DATA 1
| SK_DBGCAT_ERR 2
| SK_DBGCAT_FATAL 24
| SK_DBGCAT_RX 4
| SK_DBGCAT_TX 4
== SK_DRV_SWITCH_SOFT 1
* skel_write_bulk_callback 1
| SK_ERRCL_INIT 36
| SK_ERRCL_SW 14
< skey 1
== skey 6
+ SKF_AD_OFF 1
< SKF_AD_OFF 3
== SK_FALSE 3
< SKF_LL_OFF 1
< SK_FLOW_MODE_INDETERMINATED 1
< SK_FLOW_MODE_NONE 1
< SK_FLOW_MODE_SYM_OR_REM 1
== SK_FLOW_STAT_LOC_SEND 1
== SK_FLOW_STAT_REM_SEND 1
== SK_FLOW_STAT_SYMMETRIC 1
< SKF_NET_OFF 1
< SKFP_MAX_NUM_BOARDS 1
== SK_HARDWARE_ERROR 2
< SK_HWT_MAX 1
| SKID_ID_MASK 2
== SK_ILLEGAL_REQUEST 5
== SK_IN8 1
| SK_IN8 4
< skip 14
* skip 2
&& skip 2
+ skip 25
>> skip 3
== skip 5
< skip_addr 3
+ skip_bytes 4
< skip_count 1
+ skip_count 3
< skip_id 1
* skip_id 1
== skip_instr_count 1
== skip_ioapic_setup 1
+ skip_patch_count 1
< SK_JUMBO_MTU 2
+ sklen 1
< sklen 2
| SK_LENERR_OK_OFF 2
* SK_LM80_FAN_FAKTOR 1
* SK_LM80_TEMP_LSB 3
* SK_LM80_VT_LSB 1
< SK_LMODE_AUTOSENSE 1
| SK_LMODE_CAP_FULL 2
< SK_LMODE_HALF 1
< SK_LMODE_INDETERMINATED 1
== SK_LMODE_STAT_AUTOFULL 1
== SK_LMODE_STAT_AUTOHALF 2
== SK_LMODE_STAT_FULL 1
< SK_LMODE_STAT_HALF 1
== SK_LMODE_STAT_HALF 2
== SK_LSPEED_1000MBPS 4
== SK_LSPEED_AUTO 4
| SK_LSPEED_CAP_10MBPS 1
| SK_LSPEED_CAP_AUTO 1
== SK_LSPEED_STAT_1000MBPS 1
== SK_LSPEED_STAT_100MBPS 1
== SK_LSPEED_STAT_10MBPS 2
+ SK_MAC_ADDR_LEN 1
< SK_MAC_ADDR_LEN 9
== SK_MAC_GMAC 8
| SK_MAC_LOOPB_OFF 4
== SK_MAC_XMAC 19
< SK_MAX_MACS 15
< SK_MAX_NETS 2
< SK_MAX_SENSORS 2
| SK_MC_SW_ONLY 4
== SK_MEDIUM_ERROR 2
+ SK_MIN_TXQ_SIZE 7
| SK_MS_CAP_AUTO 2
| SK_MS_CAP_MASTER 2
< SK_MS_MODE_AUTO 1
< SK_MS_MODE_INDETERMINATED 1
< SK_MS_MODE_SLAVE 1
== SK_MS_STAT_MASTER 1
== SK_MS_STAT_SLAVE 1
== skn 1
== SKNET_JUNIOR_MCA_ID 1
== SKNET_MCA_ID 1
== SK_NO_SENSE 1
== SK_NOT_READY 11
* SK_OUT16 2
== skp 2
== SK_PACKET_ALIVE 1
< SK_PACKET_DATA_LEN 1
== skpair 1
| SKPCR 1
| SKPCR_UCLKEN 1
| SK_PHY_FULLD_OFF 4
| SK_PHY_LOOPB_OFF 2
== SK_PNMI_ACT_IDLE 2
== SK_PNMI_ACT_RESET 1
== SK_PNMI_ACT_RESETCNT 1
== SK_PNMI_ACT_SELFTEST 1
== SK_PNMI_CNT_NO 1
== SK_PNMI_ERR_OK 8
== SK_PNMI_ERR_TOO_SHORT 1
== SK_PNMI_ERR_UNKNOWN_INST 2
== SK_PNMI_EVT_XMAC_RESET 1
== SK_PNMI_GET 14
== SK_PNMI_MAX_IDX 1
< SK_PNMI_MAX_IDX 3
== SK_PNMI_PRESET 14
< SK_PNMI_STRINGLEN1 3
< SK_PNMI_STRINGLEN2 1
+ SK_PNMI_TRAP_QUEUE_LEN 1
== SK_PNMI_TRAP_QUEUE_LEN 2
+ SK_PNMI_TRAP_SENSOR_LEN_BASE 1
+ SK_PNMI_TRAP_SIMPLE_LEN 12
| SK_PNMI_VCT_TEST_DONE 4
< SK_PNMI_VPD_DATALEN 2
* SK_PNMI_VPD_KEY_SIZE 2
== SK_PNMI_VPD_NOWRITE 1
== SK_PNMI_VPD_OK 4
| SK_PROM_MODE_ALL_MC 16
| SK_PROM_MODE_LLC 16
| SK_RAP 2
+ SK_RB_LLPP_S 2
| SK_RDATA 6
== SK_RECOVERED_ERROR 2
+ SK_RLMT_BC_DELTA 1
| SK_RLMT_CHECK_LINK 2
| SK_RLMT_CHECK_LOC_LINK 4
| SK_RLMT_CHECK_OTHERS 2
| SK_RLMT_CHECK_SEG 2
* SkRlmtEvtSegTim 1
* SkRlmtEvtStart 1
* SkRlmtEvtStop 1
* SkRlmtEvtTim 1
< SK_RLMT_MIN_TO_VAL 1
== SK_RLMT_MODE_CLS 1
| SK_RLMT_PCS_RX 2
== SK_RLMT_PORTDOWN_TX_TIM 2
| SK_RLMT_RCS_REPORT_SEG 2
| SK_RLMT_RCS_SEG 2
| SK_RLMT_RCS_SEND_SEG 2
| SK_RLMT_RCS_START_SEG 2
== SK_RLMT_RX_PROTOCOL 1
| SK_RLMT_RX_PROTOCOL 2
+ SK_RLMT_STANDBY_QRXSIZE 1
+ SK_RLMT_STANDBY_QXASIZE 1
&& sk_run_filter(skb, 2
| SK_SELF_RX_OFF 2
+ sksize 1
== SK_SOFT_RST 1
| SK_STOP_RX 2
| SK_STOP_TX 2
| SK_STRIP_FCS_OFF 4
| SK_STRIP_FCS_ON 2
| SK_STRIP_PAD_OFF 2
* SK_TICKS_PER_SEC 4
== SK_TRUE 2
== SK_UNIT_ATTENTION 7
* SK_WMEM_MAX 2
| SL11H_HCTLMASK_ENBLEP 6
| SL11H_HCTLMASK_PREAMBLE 6
| SL11H_INTMASK_INSRMV 1
| SL11H_INTMASK_SOFINTR 8
| SL11H_INTMASK_XFERDONE 3
| SL11H_STATMASK_ERROR 1
| SL11H_STATMASK_NAK 3
| SL11H_STATMASK_OVF 1
| SL11H_STATMASK_STALL 1
| SL11H_STATMASK_TMOUT 4
== sl 2
< sl 3
* sl 3
== SLAB_ATOMIC 1
+ slab_bufctl 1
| SLAB_CACHE_DMA 2
| SLAB_CTOR_ATOMIC 1
| SLAB_CTOR_CONSTRUCTOR 17
| SLAB_CTOR_VERIFY 1
| SLAB_DEBUG_INITIAL 2
| SLAB_DMA 1
| SLAB_HWCACHE_ALIGN 4
== SLAB_KERNEL 2
| SLAB_LEVEL_MASK 4
< SLAB_LIMIT 1
| SLAB_MUST_HWCACHE_ALIGN 3
| SLAB_NO_GROW 1
+ slabp 1
| SLAB_POISON 2
| SLAB_RED_ZONE 3
== slabs_free 1
< slab_size 1
== slabs_partial 1
+ slack 3
== slash 1
* slave. 1
&& slave 1
+ slave 1
+ SLAVE 1
== slave 16
== slave_corpse 2
&& slave_dev 1
== slave_dev 5
| slavedma 1
== slave_ifname 1
< slave_load 1
< slave_no 1
== SLAVE_OUTPUT 1
== slcomp 1
* sleep 1
+ sleepers 14
== SleepFlag 1
== sleepFlag 16
< sleep_state 1
< sleep_time 1
< sleeptime 1
* sleep_time 4
< sleep_timeout 1
< sleep_tries 1
< slen 12
== slen 3
+ slen 6
+ SLF_INUSE 4
< slice 4
* slice 5
+ slicecom_boardnum 2
+ slicecom_boards 1
+ slide 1
== slider_volume 1
>> slider_volume 1
== slip_ctrls 3
< slip_maxdev 6
* sll32_usecs_per_cycle 2
+ SLMBuffer 1
< SLM_BUFFER_SIZE 1
== SLMBufOwner 1
+ SLMCurAddr 3
+ SLMEndAddr 1
| SL_MODE_ADAPTIVE 2
| SL_MODE_CSLIP 6
| SL_MODE_SLIP6 1
+ SLMSliceSize 3
== SLMState 3
== SLMSTAT_OK 1
< slop_left 4
* _slot_ 1
* slot. 1
* Slot 1
+ slot 110
< slot 140
>> _slot_ 2
* slot 20
+ _slot_ 3
| slot 45
>> slot 8
== slot 88
== slot_cur 1
+ slot_firstpfn 6
== slot_id 1
| slot_id 1
== SLOT_IGNORED 1
| SLOT_IN_USE 5
== SlotMapFmt 1
< SlotMapLen 1
== slot_nr 4
< slot_num 2
>> slot_num 2
* slot_num 3
== slot_num 8
+ slot_num 9
< SlotNumber 1
+ slot_offset 4
== slotp 2
+ slot_port 1
| SLOT_POWEREDON 2
== slot_psize 1
&& slot_psize 1
== slots 1
+ slots 3
< slots 7
+ SLOTS_OFFSET 3
| SLOT_TENTATIVE 8
* SLOT_TIMEOUT 1
| SLOW_AT_BUS 1
+ SLOW_BACKOFF 2
>> SLOWCABLE 1
+ SLOW_INTERVAL 2
| SLOW_LINKS 1
== SlowPathLock 1
* SLOW_RATE 1
== slp 4
< SLRAM_MAX_DEVICES_PARAMS 2
< slsap_sel 1
== slsap_sel 3
< slt 1
< SL_TYPE_UNCOMPRESSED_TCP 1
== slun 6
+ sm 3
| SM_3_110 2
| SM_3_160 3
| SM_3_260 3
| SM_3_460 2
| SM_3_50 4
| SM_3_60 4
| SM_3_80 4
| SM_3_E 2
< s_m 4
| SM_4_110 10
| SM_4_260 20
| SM_4_330 16
| SM_4_470 10
| SM_4C_ELC 4
| SM_4C_IPC 2
| SM_4C_IPX 4
| SM_4C_SLC 2
| SM_4C_SS1 8
| SM_4C_SS1PLUS 8
| SM_4C_SS2 4
| SM_4M_SS40 2
| SM_4M_SS50 2
| SM_4M_SS60 2
== sma 9
== SMABORT 5
== SMABORT_TAG 4
+ S_MAC_IPHDR_OFFSET 1
>> S_MAC_RX_CH0 2
+ S_MAC_RX_CH0 2
>> S_MAC_TX_CH0 3
+ S_MAC_TX_CH0 3
* S-Make-Call 2
< small 1
== small 1
== SMALL 1
* small 2
== small_buf 6
== small_buffer_cache 1
+ small_count 4
* smallest 3
< smallest_diff 1
< smallest_linesize 1
>> SMALLEST_SLAB 1
== smanew 2
+ SMAPSZ 2
< SMAPSZ 5
| smask 5
+ SMB_BYTE 6
| SMB_CLOSE_IF_END 1
| SMB_CONTINUE_BIT 1
+ SMB_DAT 3
== smb_data_ready 2
+ SMB_DIRCACHE_START 1
* SMB_DIRINFO_SIZE 1
+ SMB_DIRINFO_SIZE 1
+ smb_flg 2
+ SMB_HEADER_LEN 1
| SMBHSTCFG_I2C_EN 2
+ SMB_INDEX 12
* SMBIOS 1
+ SMBIOS_GENERIC_LENGTH 1
+ SMBIOS_GENERIC_TYPE 1
+ SMBIOS_SLOT_NUMBER 2
+ smbios_table 3
< SMB_MAX_PACKET_SIZE 1
* SMB_MAXPATHLEN 1
+ SMB_MAXPATHLEN 6
== SMB_MOUNT_OLDVERSION 2
== SMB_MOUNT_VERSION 1
| SMB_MOUNT_WIN95 2
* smb_parameters 3
+ smb_rcls 2
+ SMB_STS 4
< SMBUS_ADDRESS_SIZE 2
< smbusarp_initialized 1
+ SMC 1
* smc 2
== SMC 2
== smc 3
| SMCM_BRKE 2
== SMCMD_COMP 1
| SMCMR_PEN 2
| SMCMR_REN 6
| SMCMR_TEN 14
| SMCM_RX 2
| SMCM_TX 6
| SMCR_DTIM 1
| SMCR_MBGE 1
== SMCTL_GETDEBUG 1
< smctr_debug 40
< SMCTR_MAX_ADAPTERS 2
+ sm_device 2
== SMDEV_RESET 5
< SM_DIAGMODE_CONSTELLATION 1
== SMDISC 2
>> s_mem 4
== SMEXT 1
== SM_FAST 1
< SMIDENT 2
+ SMI_EN 2
== SMIGNORWR 1
* smiley 2
== smi_msg 1
== SMINIT_RECOVERY 2
| smirDataMask 2
>> smirPhyAdBit 2
+ smirPhyAdBit 2
>> smirRegAdBit 2
+ smirRegAdBit 2
== smlpath 2
* SMM 2
< SM_MAX_SYSTEM_STATES 3
== SMNO_OP 3
| SMNT_NEWTYPE 4
| SMNT_NOSUB 4
| SMNT_NOSUID 2
| SMNT_RDONLY 2
| SMNT_REMOUNT 2
== smode 1
>> smode 1
| SMODE_V14 1
&& smp 1
== smp4d_stop_cpu_sender 1
+ smp4d_ticker 1
* SMP 5
== SMPARITY 1
* SMP_CACHE_BYTES 1
+ SMP_CACHE_BYTES 1
< SMP_CACHE_BYTES 5
>> SMP_CACHE_BYTES 6
== SMP_CACHE_BYTES 9
+ SMP_CACHE_BYTES_SHIFT 1
| SMP_CALL_FUNCTION 1
== smp_call_function_data 1
< smp_chrp_cpu_nr 3
| SMP_IRQ_REDIRECTION 2
== smpl_buf 1
== smp_num_cpus 12
< smp_num_cpus 148
+ smp_num_cpus 29
* smp_num_cpus 3
== smp_num_probed 1
< smp_num_siblings 4
== smp_num_siblings 5
== smp_ops 1
== smp_secondary_alive 1
+ SM_PTR 13
== SMREJECT 1
== SMREL_RECOVERY 2
== SMREST_DATA_PTR 1
== SMSAVE_DATA_PTR 2
< smsc47m1_initialized 1
+ SMSC47M1_SYSCTL_FAN1 1
+ SMSC_BASE_REG 2
== SMSC_DEVID 1
+ S_MSGI_PH 1
| SM_SUN3 6
| SM_SUN3X 2
| SM_SUN4M_OBP 3
== SMSYNC 1
* smt 1
+ smt 2
* SMT 3
| SMT_BUF 1
== SMT_COND_MAC_DUP_ADDR 1
+ SMT_ECF_LEN 1
+ SMT_MAX_MULTI 1
< SMT_MAX_TEST 1
+ SMT_PAGESIZE 1
== SMT_P_ECHODATA 2
== SMT_R1_RXD_COUNT 1
* SMT_R1_RXD_COUNT 1
+ SMT_R1_RXD_COUNT 1
* SMT_R2_RXD_COUNT 1
+ SMT_R2_RXD_COUNT 4
== SM_UP 3
== SMWDTR 1
< smw_ucodeLen 1
== smw_ucodeLen 1
+ SN00_SERIAL_FUDGE 2
+ \"%s\"\n", 1
== sn 10
>> SN1_NODE_SIZE 1
>> SN2_NODE_SIZE 1
< sn 4
+ snap 4
== snap_dl 1
== SNAP_ID 1
+ snaplen 1
< snaplen 2
* snd 1
| SNDBDC_MODE_ATTN_ENABLE 2
| SNDBDI_MODE_ATTN_ENABLE 2
| SNDBDS_MODE_ATTN_ENABLE 2
== SNDCTL_DSP_CHANNELS 1
== SNDCTL_DSP_GETISPACE 6
== SNDCTL_DSP_GETOSPACE 2
== SNDCTL_DSP_POST 1
| SNDDATAI_SCTRL_FASTUPD 2
== SND_DEV_AUDIO 2
== SND_DEV_DSP 1
== SND_DEV_DSP16 2
< SND_MAX 1
* sndmem 2
< SND_NDEVS 2
>> SND_PCM_AES1_CON_ORIGINAL 1
>> SND_PCM_AES1_CON_PCM_CODER 1
| SNDRV_RAWMIDI_INFO_INPUT 1
| SNDRV_RAWMIDI_INFO_OUTPUT 1
+ sndsize 1
< sn_ioport_num 1
* sn_ioport_num 1
* SN_IOPORTS_UNIT 1
+ SN_IOPORTS_UNIT 3
< sn_len 1
== SNMP_IPA 1
== SNMP_PDU_RESPONSE 1
== SNMP_PDU_TRAP1 2
< SNMP_PDU_TRAP2 1
== SNMP_PDU_TRAP2 1
== SNMP_TIT 1
+ snooze_time 1
| s_not_data_ready 27
| s_not_result_ready 32
| snow 2
* SNRM 1
| SNRM_CMD 1
| SNS0_BUS_OUT_CHECK 2
| (SNS0_CMD_REJECT 1
| SNS0_CMD_REJECT 1
| SNS0_EQUIPMENT_CHECK 1
| SNS0_INTERVENTION_REQ 5
== sns 1
== SN_SAL_CONSOLE_GETC 1
== SN_SAL_CONSOLE_POLL 1
== SN_SAL_CONSOLE_PUTC 1
== SN_SAL_GET_KLCONFIG_ADDR 1
== SN_SAL_LOG_CE 1
== SN_SAL_PROBE 1
>> SNS_GA_NXT_REQ_SIZE 1
>> SNS_GA_NXT_RESP_SIZE 1
>> SNS_GID_FT_REQ_SIZE 1
>> SNS_GXN_ID_REQ_SIZE 2
>> SNS_GXN_ID_RESP_SIZE 2
< snsLen 1
>> SNS_RFT_ID_REQ_SIZE 1
>> SNS_RFT_ID_RESP_SIZE 1
+ snum012 10
< snum 2
< s_num 3
+ snum 4
== snum 5
* so 19
+ so 4
* So 4
* So, 4
== SO_ATMSAP 2
== SO_ATTACH_FILTER 6
>> SOCAL_CFG_BURST_16 1
>> SOCAL_CFG_BURST_32 1
>> SOCAL_CFG_BURST_64 1
>> SOCAL_CFG_BURST_8 1
| SOCAL_CMD_REQ_QALL 1
| SOCAL_CMD_RSP_Q0 1
| SOCAL_CMD_RSP_Q1 1
| SOCAL_CMD_RSP_Q2 1
+ SOCAL_CQ_REQ0_SIZE 2
+ SOCAL_CQ_REQ1_SIZE 6
+ SOCAL_CQ_RSP0_SIZE 2
+ SOCAL_CQ_RSP1_SIZE 2
+ SOCAL_CQ_RSP2_SIZE 2
| SOCAL_FC_HDR 4
| SOCAL_IMASK_SAE 2
| SOCAL_PORT_A 1
| SOCAL_PORT_B 2
| SOC_CMD_REQ_QALL 1
| SOC_CMD_RSP_Q0 1
| SOC_CMD_RSP_Q1 1
+ SOC_CQ_REQ0_SIZE 2
+ SOC_CQ_REQ1_SIZE 6
+ SOC_CQ_RSP0_SIZE 2
+ SOC_CQ_RSP1_SIZE 2
| SOC_FC_HDR 4
| SOC_IMASK_SAE 2
&& sock1 1
+ sock 14
&& sock2 1
== sock 32
< sock 4
+ SOCK_DESTROY_TIME 3
| SOCKET0_3V 2
| SOCKET0_POWER 2
< socket 1
+ socket 1
== Socket 1
* Socket 1
* socket 12
* SOCKET 2
< socket_count 7
< socketno 1
< socketNum 2
| SOCKET_PRESENT 1
| SOCKET_RESET_PENDING 2
* sockets 1
< sockets 32
+ sockets 4
== sockets 9
| SOCKET_SETUP_PENDING 1
+ socket_table 1
< SOCK_MAX 1
< SOCK_MAX) 1
* SOCK_MIN_RCVBUF 2
< socknr 1
== SOCK_PACKET 1
| SOCK_RCVBUF_LOCK 1
| SOCK_SNDBUF_LOCK 1
== SOC_OK 1
| SOC_PORT_A 1
| SOC_PORT_B 2
| SODL_REG_FULL 1
| SODR_REG_FULL 2
+ sof 1
< sof 3
< sofar 2
* sofar 2
< sofb 1
== soff_hi 6
| SOFFSET 2
< soffset 5
+ soffset 9
| SOFI3 1
| SOFS 7
< softback_buf 1
== softback_buf 1
+ softback_buf 6
== softback_curr 1
+ softback_curr 4
< softback_curr 6
< softback_end 3
== softback_end 4
+ softback_end 6
< softback_in 4
== softback_in 4
+ softback_lines 1
< softback_lines 2
== softback_top 3
< softback_top 4
| softcursor_original 1
< soft_dirty_limit 1
< softlen 2
+ softlen 3
< SOFT_LIMIT 1
< soft_qbb 1
>> soft_qbb 4
+ soft_qbb 4
| SOFT_RESET_CP 2
| SOFT_RESET_GUI 2
== softstate 3
< softvolume 1
* software. 1
== SOFTWARE_RESET 1
== S_OK 6
== SOLARIS_CONFIG_PHYS_PAGES 1
+ SOLARIS_MODULE_MAX 1
< SOLARIS_NR_OPEN 1
< SOLARIS_NSIGNALS 1
| SOLARIS_SA_NOCLDSTOP 1
| SOLARIS_SA_NODEFER 1
| SOLARIS_SA_ONSTACK 1
| SOLARIS_SA_RESETHAND 1
| SOLARIS_SA_RESTART 1
| SOLARIS_WNOHANG 1
| SOLARIS_WUNTRACED 1
< SOLARIS_X86_NUMSLICE 1
== SOL_AX25 2
== sol_compat 4
| SOLICITED_DATA 1
== SOL_ICMPV6 5
== SOL_IP 8
== SOL_IPV6 2
== SOL_IPX 4
== SOL_IRLMP 2
== SOL_NETROM 2
== SOL_PACKET 2
== SOL_RAW 2
== SOL_ROSE 2
== SOL_SOCKET 4
== SOL_TCP 2
* solves 1
== SOL_X25 2
+ som_brk 1
* some 18
* Some 6
* Somebody 1
* someone 1
* Something 2
* something 3
* sometimes 1
* somewhere 1
< SOM_PAGESIZE 1
== SONET_FRAME_SONET 1
== SONET_GETSTATZ 2
+ SONIC_CAP0 1
| SONIC_CR_RXEN 2
| SONIC_CR_STP 4
| SONIC_DCR_BMS 2
| SONIC_DCR_EXBUS 2
| SONIC_DCR_RFT0 1
| SONIC_DCR_RFT1 7
| SONIC_DCR_TFT0 1
< sonic_debug 19
| SONIC_INT_CRC 1
| SONIC_INT_FAE 1
| SONIC_INT_MP 1
| SONIC_INT_PKTRX 1
| SONIC_INT_RBAE 1
| SONIC_INT_RBE 1
| SONIC_INT_RDE 1
| SONIC_INT_RFO 1
| SONIC_INT_TXDN 1
| SONIC_INT_TXER 1
< SONIC_NUM_RDS 1
+ SONIC_NUM_RDS 1
* SONIC_NUM_RDS 2
< SONIC_NUM_RRS 1
+ SONIC_NUM_RRS 2
* SONIC_NUM_RRS 3
< SONIC_NUM_TDS 1
* SONIC_NUM_TDS 2
+ SONIC_NUM_TDS 2
>> SONIC_RBSIZE 1
+ SONIC_RBSIZE 1
* SONIC_RBSIZE 7
| SONIC_RCR_CRCR 1
| SONIC_RCR_FAER 1
| SONIC_RCR_LPKT 1
| SONIC_RCR_PRX 1
| SONIC_TDS_MASK 1
== sony535_cd_base_io 2
+ sony535_cd_base_io 3
| SONY535_DATA_NOT_READY_BIT 2
< sony535_irq_used 3
| SONY535_RESULT_NOT_READY_BIT 4
| SONY_ATTN_CLR_BIT 2
== sony_audio_status 4
== sony_blocks_left 3
== sony_buffer 1
< sony_buffer_sectors 2
* sony_buffer_sectors 2
* sony_buffer_size 1
+ SONY_CMD_REG_OFFSET 1
+ SONY_CONTROL_REG_OFFSET 1
| SONY_DATA_RDY_CLR_BIT 2
+ SONY_FIFOST_REG_OFFSET 1
+ sony_first_block 1
< sony_first_block 2
+ SONY_JIFFIES_TIMEOUT 7
== sony_next_block 1
| SONY_PARAM_CLR_BIT 2
+ SONY_PARAM_REG_OFFSET 1
+ SONYPI_BUF_SIZE 3
| SONYPI_CAMERA_STATUS_READY 2
+ SONYPI_IRQ_SHIFT 1
| sony_raw_data_mode 2
+ SONY_READ_REG_OFFSET 1
+ SONY_RESET_TIMEOUT 3
| SONY_RES_RDY_CLR_BIT 2
| SONY_RES_RDY_INT_EN_BIT 6
+ SONY_RESULT_REG_OFFSET 1
+ SONY_STATUS_REG_OFFSET 1
== sony_toc 1
< sony_usage 1
== sony_usage 4
+ SONY_WRITE_REG_OFFSET 1
+ SO_ORIGINAL_DST 1
< sop 1
< sops 1
== sops 2
+ sops 2
< sor 3
== SO_RCVTIMEO 2
* Sorry 1
* sort 1
== SO_SNDTIMEO 2
== SO_STATE 2
* Sound 1
== sound_device_id 2
== sound_dmap_flag 3
| SOUND_MASK_ALTPCM 1
| SOUND_MASK_BASS 6
| SOUND_MASK_CD 13
== SOUND_MASK_CD 2
| SOUND_MASK_I2S 1
| SOUND_MASK_IGAIN 6
| SOUND_MASK_IMIX 3
| SOUND_MASK_LINE1 6
== SOUND_MASK_LINE 2
| SOUND_MASK_LINE2 3
| SOUND_MASK_LINE3 1
| SOUND_MASK_LINE 43
== SOUND_MASK_MIC 2
| SOUND_MASK_MIC 35
| SOUND_MASK_OGAIN 4
| SOUND_MASK_PCM 15
== SOUND_MASK_PCM 2
| SOUND_MASK_PHONEIN 1
| SOUND_MASK_PHONEOUT 1
| SOUND_MASK_RECLEV 1
| SOUND_MASK_SPEAKER 5
| SOUND_MASK_SYNTH 8
| SOUND_MASK_TREBLE 3
| SOUND_MASK_VOLUME 14
== SOUND_MIXER_3DSE 1
== SOUND_MIXER_AGC 1
== SOUND_MIXER_ALTPCM 4
== SOUND_MIXER_BASS 12
== SOUND_MIXER_CAPS 2
== SOUND_MIXER_CS_APM 4
== SOUND_MIXER_CS_GETDBGLEVEL 6
== SOUND_MIXER_CS_GETDBGMASK 6
== SOUND_MIXER_CS_SETDBGLEVEL 6
== SOUND_MIXER_CS_SETDBGMASK 6
== SOUND_MIXER_DEVMASK 2
== SOUND_MIXER_GETLEVELS 1
== SOUND_MIXER_IGAIN 6
== SOUND_MIXER_INFO 19
== SOUND_MIXER_MIC 6
== SOUND_MIXER_NONE 1
+ SOUND_MIXER_NRDEVICES 1
< SOUND_MIXER_NRDEVICES 75
== SOUND_MIXER_PHONEIN 4
== SOUND_MIXER_PHONEOUT 5
== SOUND_MIXER_PRIVATE1 9
== SOUND_MIXER_PRIVATE2 7
== SOUND_MIXER_PRIVATE3 3
== SOUND_MIXER_READ_STEREODEVS 1
== SOUND_MIXER_RECMASK 2
== SOUND_MIXER_RECSRC 2
== SOUND_MIXER_SETLEVELS 1
== SOUND_MIXER_SPEAKER 6
== SOUND_MIXER_STEREODEVS 2
== SOUND_MIXER_SYNTH 2
== SOUND_MIXER_TREBLE 12
== SOUND_MIXER_VOLUME 8
== SOUND_MIXER_WRITE_PCM 2
== SOUND_MIXER_WRITE_RECLEV 2
< sound_nblocks 5
== SOUND_OLD_MIXER_INFO 15
== sound_ticks 1
| sound_ticks 1
* source 1
== Source 1
== source 2
+ source 4
< SourceBufferBytes 6
== source_buf_size 1
| source_buf_size 1
< source_buf_size 5
+ source_end 1
== SourceFragments 2
| SOURCEID_DSP 3
| SOURCEID_ER 3
== source_ip 2
+ sourcelen 1
>> source_naa 1
| source_naa 1
+ source_start 1
+ SOURCE_X 2
+ SOURCE_Y 2
>> sOutDW 1
< SP 1
== SP 1
>> SP 1
| SP 1
| sp 2
== sp 22
* sp 3
+ sp 34
| _SP 4
< sp 9
* space 1
+ space 11
| space 2
< space 22
== space 26
>> space 3
* space. 3
| SPACE 3
| space_avail 1
+ space_avail 9
>> spaceid 1
< space_id 2
+ SPACEID_SHIFT 2
< space_left 1
+ SPACELEN 2
< spaces 1
* spaces. 1
< space_size 1
== spage 2
+ span 1
< spantree 1
== sparc64_valid_addr_bitmap 1
>> SPARCAUDIO_DEVICE_SHIFT 5
+ SPARCAUDIO_DEVICE_SHIFT 5
< SPARCAUDIO_MAX_DEVICES 1
== sparc_cpu_model 43
| SPARC_FLAG_32BIT 4
< SPARC_PHYS_BANKS 1
+ SPARC_PHYS_BANKS 6
+ sparc_ramdisk_image 2
+ sparc_ramdisk_size 2
== sparc_valid_addr_bitmap 1
* sparse 2
| SPCI_FL_BASE0 1
| SPCI_FL_BASE_TABLE, 1
| SPCI_FL_PNPDEFAULT 1
| SPCR_RUNFR 2
+ SPCS0 2
| SPCS_CLKACCY_1000PPM 8
| SPCS_SAMPLERATE_48 2
* spd1 1
| SPD_DET_100 1
| SPDIF_ENABLE_OUTPUT 6
< spdif_locked 1
== spdif_locked 3
>> spdifrate 1
< spd_len 1
< speakers 2
+ SP_EBIAS 11
< special 2
| SPECIAL 4
* special 5
&& special_ACK 1
< speciale 1
== speciale 2
== specialfile 1
| SPECIAL_IRQS 6
* SPECIALIX_TPS 3
== specialMode 1
| SPECIALS_MASK 1
| SPECIALX 2
* specific 7
* specs 1
< spectrum_from 2
< spectrum_to 2
+ spectrum_to 2
+ SPEED_1000 4
== Speed_1000M 1
| Speed_100 1
| SPEED100 1
>> SPEED_100 2
+ SPEED_100 4
== Speed_100M 1
+ SPEED_10 4
+ speed 12
| speed 13
* speed 23
== speed 29
| speed_300 2
+ SPEED_400 2
< speed 60
>> speed 9
== Speed_A 1
| speed_auto 1
== Speed_B 1
* speedcap 1
| SPEED_MASK 2
* SPEED_MAX 2
+ speedo_stats), 1
< speedrun 1
== speedrun 1
== SPEEDSTEP_HIGH 4
== speedstep_high_freq 2
== SPEEDSTEP_LOW 3
== speedstep_low_freq 2
< SP_EMAX 5
+ SP_EMAX 7
< SP_EMIN 3
== SP_EMIN 4
+ SP_EMIN 9
== SPEZINDEX 1
+ SP_FBITS 3
* sp->fclun 1
== SP_HIDDEN_BIT 2
| SP_HIDDEN_BIT 20
>> SP_HIDDEN_BIT 4
< spi 2
+ spia_io_base 1
+ spia_peddr 2
+ spia_pedr 1
| SPID_FUNC_ESTABLISH 2
| SPID_FUNC_MULTI_PATH 1
| SPID_FUNC_SINGLE_PATH 1
< spigot1 1
+ spigot1 1
* spigot1 2
&& spigot1 2
&& spigot2 2
| (spin-- 1
&& (spin-- 1
* Spin 1
< spin 3
| spindown 1
* spinlock 1
* spinlock. 2
>> spin_lock_irq 1
* spin_lock_irq 2
< spin_t 1
&& spintime 1
| spin_unlock_irqrestore 2
== spin_up_retry 1
| SPIOEN 12
| SPIORDY 4
| SPI_SLAVE 1
== spitfire 37
+ SPITFIRE_HIGHEST_LOCKED_TLBENT 1
>> spkr_vol 1
| spkr_vol 1
>> spk_vol 1
+ split 1
* Split 1
== split 3
< split 6
== splitid 1
== split_item_num 8
< split_left 1
< splitsz 1
| SPLTINT 2
>> SP_MBITS 2
< SP_MBITS 4
+ SP_MBITS 42
&& (s->pm.flags 3
+ sp_mod2 4
== spnt 1
* spoff 2
>> sport 6
== spp 2
< spread 1
== spread 1
== spreadingCode 1
== spreadingCodeUNKNOWN 1
>> SP_REGNUM 2
| SP_REGNUM 2
* SP_REGNUM 2
+ SPRITEMEMSIZE 1
* SPRs. 1
== sprt 1
+ spt 1
+ SP_TIMER_BASE 6
< sptr 1
+ sptr 1
| SPURIOUS_APIC_VECTOR 4
+ SPX_SYS_PKT_LEN 1
>> sq 4
< s_q_idx 1
< sq_unit 2
| SR0_BOTH_RX_TX 8
| SR0_CHNL 2
| SR0_EVENT_MASK 14
| SR0_EXECUTION 2
| SR0_INTERRUPT 5
== SR0_NO_RESULT 1
| SR0_RECEPTION 5
< sr 1
| SR_1000T_LOCAL_RX_STATUS 2
| SR_1000T_REMOTE_RX_STATUS 2
| sr16 1
| sr17 8
== SR19 1
>> sr 2
| sr 2
* sr 2
+ sr 2
| SR21 1
| SR3_EXEC_STATE_MASK 4
| SR3_RCV_STATE_MASK 6
== sr 9
| srambase 1
+ sram_base 2
+ SRAM_BASE 4
< SRAM_BYTES 1
== sram_config 5
| SRAM_CYCLE_TIME_100NS 1
| SRAM_FAILURE 1
< SRAM_MAX 1
< SRAM_PAGESIZE 3
* SRAM_PAGESIZE 6
>> sramsize 1
* sram_size 1
* sramsize 1
+ SRAM_SIZE 2
+ srat_cpu_affinity 1
< srate 2
+ srate 2
* srate 3
< sratehi 1
+ sratehi 1
< sratelo 1
+ sratelo 1
+ srat_memory_affinity 1
== srb 2
+ srb 33
+ SRB_ABORT_SENT 2
>> SRB_CLOSE_ADAPTER 1
< SRB_COMMAND_SIZE 2
| SRB_COMMAND_SIZE 2
+ SRB_COMPLETED 2
| SRB_DataIn 1
| SRB_DataOut 1
| SRB_DEV1 2
>> SRB_FLAGS_SHIFT 1
+ SRB_FLAGS_SHIFT 2
>> SRB_MODIFY_RECEIVE_OPTIONS 1
+ SRB_MSGOUT 4
+ srb_open 4
>> SRB_OPEN_ADAPTER 1
>> SRB_POOL_SHIFT 1
+ SRB_POOL_SHIFT 3
| SRBRACK 6
+ SRB_RATE_SHIFT 2
>> SRB_READ_LOG 1
>> SRB_READ_SR_COUNTERS 1
| SRB_RESP_INT 1
| SRBRINT 3
>> SRB_SET_FUNC_ADDRESS 1
| srb_word 1
== srb_word 3
>> src 1
&& src 1
== src 12
| SRC_15BPP 1
< src 16
| src 22
| SRC_32BPP 1
+ src 38
+ SRC3_DIRECTION_OFFSET 36
* src 5
| SRC_8BPP 2
| src_addr 1
< src_addr 2
>> src_addr 2
+ srcAddr 4
+ src_buf 1
+ src_bytes 2
| SRC_CTLMASK 4
| SRC_DDAC1 10
| SRC_DDAC2 4
| SRC_ENABLE 4
&& src_err 2
| src_exponent 2
< src_exponent 28
== src_exponent 3
== src_hw 1
| srcid 1
< src_idx 2
| SRC_INT 1
| SRCINT_EN 2
>> src_l 1
< src_len 2
< srclen 3
+ src_len 9
== src_map 1
| src_map 1
&& src_map 1
| srcmask 1
| SR_CMD_FROM_SRP_MASK 2
+ src_nr_item 3
< srcoff 1
+ src_offs 1
>> SRC_OKSTATE 2
| srcorg 1
< srcp1 2
== srcp1 8
== srcp2 4
>> srcp2 4
== src_pos 1
+ src_pos 1
< src_position 1
+ src_pte 1
>> src_r 1
>> SRC_RAMADDR_SHIFT 3
+ SRC_RAMADDR_SHIFT 3
>> SRC_RAMDATA_SHIFT 1
+ SRC_RAMDATA_SHIFT 1
+ SRCREG_INT_REGS 16
+ SRCREG_TRUNC_N 8
+ SRCREG_VFREQ_FRAC 6
+ SRCREG_VOL_ADC 2
+ SRCREG_VOL_DAC1 1
+ SRCREG_VOL_DAC2 2
| SRCR_GLOBPRI 2
+ src_size 1
&& sr.curr.reg[UNW_REG_PSP].val 1
| SRC_WE 2
+ src_write 1
>> srcx 1
< srcx 4
< src_y 2
* srcy 2
>> srcy 3
< srcy 4
| sr_data 14
| SR_DCD 3
>> s_reg 2
| SREG_DSENSE 2
| SREG_FUSE 3
| SREG_TPOWER 3
| srer 1
| SR_ERRORS 6
| SRER_TXDATA 1
| SRER_TXEMPTY 2
| SR_EXT 1
| SRF 2
| SR_FD 5
| SR_INT 7
| SR_IO 106
&& srmcons_output 3
| SRMMU_CACHE 2
| SRMMU_ET_PTE 4
+ SRMMU_MAXMEM 2
== srmmu_modtype 1
* SRMMU_NOCACHE_ALCRATIO 2
>> SRMMU_NOCACHE_BITMAP_SHIFT 4
+ SRMMU_NOCACHE_BITMAP_SHIFT 6
< srmmu_nocache_end 1
< srmmu_nocache_low 3
< srmmu_nocache_npages 1
* srmmu_nocache_npages 2
+ srmmu_nocache_size 2
+ SRMMU_NOCACHE_VADDR 6
| SRMMU_PGDIR_MASK 2
>> SRMMU_PGDIR_SHIFT 1
+ SRMMU_PGDIR_SHIFT 1
* SRMMU_PGDIR_SIZE 2
>> SRMMU_PMD_SHIFT 1
+ SRMMU_PMD_SHIFT 1
+ SRMMU_PMD_SIZE 4
| SRMMU_PRIV 2
+ SRMMU_PTRS_PER_PMD 1
+ SRMMU_PTRS_PER_PTE 1
| SRMMU_VALID 1
| SRMMU_WRITE 1
| SR_MSG 8
+ srom 3
>> srom_data 1
>> SROM_HWADD 1
| SROM_RD 1
| SROM_SR 9
== srose 1
| SR_OUT 1
+ SR_OUT 1
&& srp 1
== SRP 1
== srp 2
== SRpnt 20
&& SRpnt->sr_cmnd[0] 2
&& SRpnt->sr_sense_buffer[12] 1
&& SRpnt->sr_sense_buffer[13] 1
| SR_READY 8
| SR_REQ 23
< srrptr 3
+ srrptr 8
< srrspace 3
| SR_RXBREAK 2
| SR_RXFRAMING 6
| SR_RXOVERRUN 2
| SR_RXPARITY 2
| SRSR_MEXT 4
| SRSR_MREQint 1
| SRSR_REXT 2
| SRSR_RREQint 1
| SRSR_TEXT 2
| SRSR_TREQint 5
>> srt 1
* srt 1
< srtt 1
| SR_TXEMPTY 2
| SR_TX_RDY 4
| SR_USR_INT_ENA 8
| srvtmask 2
| ss0 5
+ ss 1
| ss2 5
| SS_3VCARD 4
== ss 4
+ s_sacklen 1
== s_sacklen 2
< s_sacklen 3
+ SSAP_OFST 3
| SS_BATDEAD 6
| SS_BATWARN 6
== ssb_cmd 2
| ssb_parm_0 9
| SSBR 4
| SSB_RESP_INT 1
== SS_BUSY_CONDITION 2
== sscape_detected 1
== SSCAPE_DMA_A 1
== sscape_flag 1
== sscape_mic_enable 3
| SS_CAP_MEM_ALIGN 2
| SS_CAP_PAGE_REGS 2
| SS_CAP_PCCARD 4
| SS_CAP_STATIC_MAP 4
| SS_CARDBUS 3
== SSCHECK 2
== SS_CHECK_CONDITION 2
| S_SCSI_PHZ 2
| SS_DETECT 22
== SS_DISABLE 2
| SSE 5
>> ssec 2
| ssec 2
== ss_flags 4
== SSGOOD 1
+ S_SHIFT 4
| SSI 4
>> SSIADAT_ADDR_BIT 4
+ SSIADAT_ADDR_BIT 4
+ SSI_ICMD_COMP 2
+ SSI_IDO_STRT 2
+ SSI_INO_CC 4
| SSIINT_OI 1
| SSIINT_UI 9
+ SSI_IRFAIL 2
+ SSI_ITAR_DISC 2
+ SSI_ITICKLE 2
+ SSI_IUNKWN 2
| SS_IOCARD 7
| SSISTAT_UF 4
< s_size 1
< ssize 1
== s_size 3
>> s_size 4
* ssize 4
+ ssize 8
== ssk 2
| SS_MASK 4
== ssnode 1
== SS_ONSTACK 1
| SS_OUTPUT_ENA 2
| SS_PENDING 2
| SS_POWERON 2
< SSPROR 1
== SSQ_FULL 1
== SS_QUEUE_FULL 1
>> ssr 2
== ssr 3
+ SSR 43
| ssr 5
| SS_READY 8
| SS_RESET 2
< ss_size 1
| SS_STSCHG 3
| SSTAT0_700_STO 4
| sstat0 8
| SSTAT0_MA 3
| SSTAT0_PAR 2
| SSTAT0_SGE 2
| sstat0_sist0 11
| SSTAT0_UDC 4
< sstat 1
+ sstat 1
| sstat 11
| SSTAT1_OLF 3
| SSTAT1_ORF 6
| sstat2 4
| SSTAT2_FF_MASK 2
| SSTAT2_PHASE_MASK 4
== s_status 1
>> sstatus 1
| sstatus 4
| SST_DOOR_OPENED 1
| SST_MEDIA_CHANGED 1
< sst_s 2
| ssw 28
| SS_WRPROT 2
| SS_XVCARD 5
| SS_ZVCARD 1
>> st0 1
| ST0 5
| ST0_BEV 2
| ST0_CM 4
| ST0_CU2 4
| ST0_ECE 2
| ST0_ERL 14
| ST0_FR 2
| ST0_IE 6
| ST0_INTR 1
| ST0_ISC 2
| ST0_KX 2
| ST0_SEEK_END 4
== st0_sign 1
| st0_sign 1
| ST0_SWC 6
| ST0_SX 2
| st0tag 2
== st0_tag 81
| ST0_TS 2
+ ST0X_BUS_FREE_DELAY 1
+ st0x_cr_sr 1
+ ST0X_SELECTION_DELAY 1
< s_t 10
+ ST1 2
| ST1 6
| ST1_CRC 1
| ST1_EOC 2
| ST1_ND 3
| ST1_OR 1
| st1_sign 2
== st1_tag 22
| ST1_UDRN 3
| ST1_WP 1
== s_t 2
| ST2 5
| ST2_BC 2
| ST2_CRC 1
| ST2_MAM 2
| ST2_WC 2
+ st 3
| ST3 2
| ST3_TRACK_0 8
| st 40
+ ST 40
+ ST40_IO_ADDR 1
+ ST5481_PRODUCT_ID 16
< st 6
== st 7
| ST 7
< sta 2
== sta 22
| STA 3
+ STAB_CACHE_SIZE 2
| stab_entry 1
< STAB_ENTRY_MAX 1
== stack 2
* stack 2
>> stack 4
+ stack 4
< stack 8
+ STACK_BIAS 2
< stackbuf_size 5
< stackend 1
< stack_page 10
+ stack_page 11
+ stackptr 1
* stacks 1
== stack_start 2
< stack_top 1
+ stack_used 1
| STA_CLOCKERR 2
+ ST_ADDRESS 1
| STA_DEL 3
| STA_FLL 5
| STA_FREQHOLD 1
+ stag 11
== stag 4
| stage 1
== stage 33
== _STAG_END 1
* stage_size 3
== _STAG_LOGDEVID 1
| STA_INS 1
< stall_tries 1
* STAL_PAGESIZE 2
< stamp 1
+ stamp 1
* standard 1
* Standard 2
== standard 3
< standard_event_num 1
< standard_ioctl_num 1
+ standard_io_resources 4
< STANDARD_IO_RESOURCES 4
< standbys_pending 4
< ST_API_BIAS 4
+ ST_API_BIAS 6
| STA_PPSERROR 2
| STA_PPSFREQ 2
| STA_PPSJITTER 4
| STA_PPSSIGNAL 6
| STA_PPSTIME 4
| star 1
+ STAR 5
| stard 1
| STA_RONLY 2
< __start 1
< start) 1
* Start 11
* start 16
< start 227
>> start 23
| start 28
+ start 459
== start 54
+ start_addr 13
| start_addr 3
>> start_addr 4
== start_addr 9
+ startaddress 1
+ start_address 2
| start_address 4
| start_bit 1
>> start_bit 2
| start_blk 1
* start_blk 1
>> start_blk 3
* start_block 1
+ start_block 1
+ start_cc 4
== start_char 2
< start_chunk 4
+ start_chunk 4
< start_code 1
== startcp 1
+ START_CPU 1
| START_CTL_TH 2
+ start_cycle 1
| start_cycle 2
< start_data 1
== startdev 1
| STARTED_RU 2
| start_eip 2
>> start_eip 4
< StartEntry 2
| STARTFL_FLAG 1
+ __start_gate_section 2
+ start_head 1
< start_index 1
== StartIndex 1
== start_index 2
+ start_index 2
< starting_indx 1
* starting_indx 1
+ starting_indx 2
== starting_offset 1
+ starting_offset 2
+ start_jiffies 4
< __start___kallsyms 1
< start_kernel_pfn 9
< __start___ksymtab 1
+ __start___ksymtab 1
+ start_limit 2
== startline 1
< startline 2
+ start_map_addr 1
< start_mem 1
>> startmem 1
+ start_mem 1
== start_node 1
< StartNum 1
< startnum 2
+ startnum 2
< start_offset 1
+ start_offset 1
< StartOffset 1
+ StartOffset 1
+ START_OFFSET 1
< startofs 1
+ (*startofs)); 1
+ startofs 2
| START_OGMB 1
== start_op 1
+ startp 5
+ start_paddr 1
+ start_page 10
>> start_page 12
== startPage 2
+ startPage 2
+ start_pc 1
+ START_PFN 1
< start_pfn 11
+ start_pfn 15
>> start_pfn 3
>> start_pg 1
+ START_PG 11
>> START_PG 2
+ start_pg 4
== STARTPORT 1
&& start_pp 2
* starts 1
< startSearch 1
>> start_sect 1
+ start_sect 2
== start_skip 1
&& start_skip 1
+ start_slt 1
== startstop 3
== START_STOP 4
== start_string 1
+ startTb 2
+ starttcenum 4
< start_ticks 2
+ start_ticks 4
+ StartTime 1
+ start_time 2
+ starttime 6
+ startTitan 2
| START_TO 4
< startup 1
< startvcn 1
== startvcn 1
+ startwait 2
+ startword 1
== stat0 1
| stat0 10
>> stat0 3
== stat1 1
== Stat 12
| stat1 6
>> Stat1 6
| stat 235
| stat2 5
>> Stat2 6
< stat 4
>> stat 4
== stat 40
| STAT_ABN 9
| STAT_ACK 2
| STAT_ADC 2
| STAT_ARB_CMPL 1
| STAT_BSY 17
== stat_buf 1
* statbuf) 1
+ stat_buf 13
< STAT_BUFF_LEN 1
== STATBUF_LEN 1
+ STATBUF_LEN 3
| STAT_BUSMASK 10
| STAT_BUSY 5
+ STAT_CD 2
| STAT_CD 4
| STAT_CED 9
| STAT_CNA 6
>> stat_com 1
| stat_com 2
| STAT_COMMAND 1
| STAT_COMPL 24
== (STAT_COMPLETE 1
| STAT_COMPLETE) 1
< stat_count 2
| STAT_CPR 3
| STAT_CUS 2
| STAT_CX 4
| STAT_DAC1 2
| STAT_DAC2 2
| STAT_DER 1
| STAT_DLERINT 1
| STAT_DLETINT 1
| STAT_DRQ 15
>> state 1
== State 1
< state 10
* state. 2
| STATE3D_LOAD_STATE_IMMEDIATE_2 1
| state 48
+ state 5
== STATE 6
* state 9
== state 92
+ state_cnt 4
== state_count 2
< state_count 3
< statefault 1
== statefault 1
&& statefault 1
| STAT_E_FRAMING 1
< stat_end 1
== stat_end 2
+ stat_end 2
== state_old 1
| STAT_E_OVERRUN 1
| STAT_E_PARITY 1
&& (state->port 1
== STATE_READY 2
| STAT_ERR 10
| STAT_ERRINT 2
| STAT_ERROR 1
< state_unit 2
== STATE_WFN 1
| STAT_FEINT 1
| STAT_FR 5
* static 1
< STATIC 3597
| static 4
+ static 4
< static_irq_count 5
== static_lenb 2
< static_lenb 4
== static_ltree 4
>> STATIC_TREES 6
| STAT_INPUT 3
| STAT_INT 6
| STAT_INTR_WRITE 2
| STAT_INTRX 1
| STAT_INTTX 1
| STAT_IO 2
+ STAT_IO 2
+ StationAddr0 1
+ StationAddr 7
* Statistics 10
+ stat_len 1
| STAT_MASK; 1
| stat_mask 2
< stat_mmrbc 1
== stat_mmrbc 1
>> stat_mmrbc 1
| STATMODE 3
| STAT_MOD_ERROR 1
| STAT_OK 42
+ statp 2
| STAT_PARITY 2
| STAT_PCMA 8
| STAT_PCMF 12
| STAT_PHASE 4
| STAT_POL 3
| STAT_PRI 1
| STAT_PTI 3
+ statptr 1
| stat_r 15
+ STATR 3
| STAT_READY 6
| stat_reg 1
| statreg 17
== stat_reg 2
| STATREG_CTZ 1
| STATREG_IO 3
| STATREG_IOE 1
| STATREG_PE 1
| STATREG_PHASE 5
| STAT_REQ 10
| STAT_RNR 8
| STAT_RSPA 1
| STAT_RUS 2
+ StatsAddr 1
+ StatsCarrierError 2
+ StatsCtrl 4
| STAT_SED 3
| STAT_SEEK 2
| STAT_SEGINT 1
| STAT_SEL 6
| STAT_SENSE 2
| StatsFull 5
+ StatsLateColl 1
| StatsMax 3
< StatsMcastRx 1
+ StatsMultiColl 1
+ StatsOneColl 1
< stat_st 1
+ stat_st 15
== stat_st 3
+ StatsTxDefer 2
+ STATS_UPDATE 2
| STAT_T 1
| STAT_TSPA 1
| STAT_TXON 4
== status0 1
| status0 5
* status. 1
&& (status 1
+ STATUS 1
< status 107
| status 1384
== status1 4
| status1 8
| Status 2
== status2 2
== Status 27
| status2 9
== status 308
== status3 1
+ status 31
* Status3 1
| status32 3
>> status 37
* status 4
| STATUS 4
* Status 7
| STATUS_ALTERNATE 1
+ STATUS_BUFFER_SIZE 2
| STATUS_BUSY 2
== status_byte 4
| status_bytes_wr 2
| STATUS_CMD_INF 4
< status_cmd_pending 1
| StatusComplete 2
| STATUS_CONN_OTHER 6
| STATUS_CONN_THIS 2
== status_dead 6
| STATUS_DIR 5
| STATUS_DRQ 6
| STATUS_ENABLED 2
&& (status_eof_detected 1
== status_eom_detected 1
| STATUS_ERASE_ERR 2
== status_error 1
| STATUSF_IP3 1
| STATUSF_IP4 1
| STATUS_INT 3
| STATUS_INTS 2
| STATUS_INVERT 2
| status_keyb 1
| statuslow 1
+ StatusMailboxesMemory 1
| STATUS_MAILBOX_OTHER 2
| STATUS_MAILBOX_THIS 2
| STATUS_MASK 10
| status_mouse 5
| STATUS_NORMAL 2
+ STATUS_OFFSET 3
| status_OK 26
| STATUS_PGM_ERR 2
| STATUS_PHASE 2
| STATUS_PORT_A 4
| status_rate 4
| status_read 5
| STATUS_READY 4
| status_reg1 1
| status_reg 5
+ STATUS_REG 7
| status_reg_value 5
| STATUS_SUSPEND_OTHER 2
| STATUS_SUSPEND_THIS 2
< status_tries 2
== status_tries 2
| STATUS_UNSPEC_MASK 1
== status_val 3
== status_zombie 7
>> stat_word 3
| stat_word 7
| STAT_ZERO 1
| STA_UNSYNC 29
+ stbl 1
+ stblsize 1
| ST_BREAK 3
== st_buffers 2
+ st_buffer_size 2
< st_buffer_size 4
== st_busy 1
+ STCNT 2
== std 1
| std 1
| ST_DCD 1
== stdin 2
| st_dma_ext_dmahi 1
| ST_DOOR_OPEN 9
== stdout 1
| ST_DRVERR 4
| ST_DSK_CHG 4
+ ste 1
* Steal 1
| STE_bit 5
< step 1
* STEP 1
>> step 2
* step 23
+ step 8
< stepcount 4
== stepping 2
| steps 1
< steps 2
+ step_size 1
* stepsize 7
< stereo 1
>> stereo 1
| ST_ERROR_MASK 2
== ST_ERRSTOP 2
* Steve 1
< _stext 1
+ _stext 1
< ST_FIRST_ORDER 1
+ ST_FIRST_SG 1
< ST_FIRST_SG 2
== ST_FLASH 2
| ST_FRAMING 6
== ST_HIGH 1
* stick 1
== sticky 1
&& sticky 20
&& stickybit 1
| stickybit 4
+ StickyHW 3
== ST_IDLE 1
| ST_IDLE 1
* still 1
* Still 1
< stillbad 1
== stillbad 1
+ STIME0_800_HTH_SHIFT 1
>> STIME0_800_SEL_SHIFT 2
+ STIME0_800_SEL_SHIFT 2
+ s_time 2
| STIMESEL 4
| ST_IN_EMPTY 1
| ST_INVALID 1
== sti_tag 2
< stk 1
* ST_KILOBYTE 4
< stktop 1
&& stl 2
< STL_CD1400MAXBAUD 1
== STL_EISAID 1
+ ST_LENGTH 2
< stli_eisamempsize 2
< stli_nrbrds 20
== stli_shared 2
== stli_txcookrealsize 1
+ stli_txcookrealsize 1
+ stli_txcooksize 1
== stli_txcooktty 7
< STL_MAXBRDS 15
* STL_MAXBRDS 2
* STL_MAXCHANS 2
< STL_MAXPANELS 10
< STL_MAXPORTS 2
* STL_MAXPORTS 4
< stl_nrbrds 9
< stl_nrpcibrds 2
< STL_PORTSPERPANEL 2
< STL_SC26198MAXBAUD 1
< STL_TXBUFLOW 4
| ST_MASK 2
< st_max_buffers 1
< st_max_sg_segs 1
+ st_max_sg_segs 1
< ST_MAX_TAPES 1
| STMBREAKH 2
+ STMFP_SOURCE_BASE 1
< STMFP_SOURCE_BASE 3
| STMFRAMEH 3
| ST_MODE_BITS 2
| STMPARITYH 3
| STMRCVROVRH 2
+ StnAddr 2
< st_nbr_buffers 3
* ST_NBR_MODES 1
< ST_NBR_MODES 6
< ST_NBR_PARTITIONS 11
+ stnr 5
| STO 4
* stock_freq 2
== stop 1
| STOP 1
< stop 10
| stop 19
>> stop 2
== STOP_ARRAY 1
| STOP_ASSP_CLOCK 2
== stop_bits 1
== stop_char 2
< stop_count 1
== stop_count 1
+ __stop___dbe_table 2
+ __stop___ex_table 18
| STOPFL_FLAG 1
< __stop___kallsyms 1
< __stop___ksymtab 1
+ __stop___ksymtab 1
< StopNum 2
== ST_OP_OK 1
| STOP_PG_0x60 1
| StopTxDMA 2
== stop_video 1
+ storage_usb_ids 1
* Store 3
>> STORED_BLOCK 4
< stored_len 2
>> stored_len 2
+ stored_len 6
| STORE_WORD 3
| ST_OVERRUN 2
== STp 1
+ STP 1
== stp 2
+ STp 2
+ stp 4
== ST_PA_OK 2
| ST_PARITY 2
| STP_BIT 3
| STPCLK_EN 2
| ST_PLAYING 1
== STpnt 1
| STPREG_STP 2
== stptr 12
| STPWEN 6
| str 1
== str 10
* str 14
< str 20
>> str 3
+ str 62
== stram_start 1
+ stram_start 7
* Strange; 1
* strategy 2
< strategy 8
| strcat 1
+ strcat 1
| STR_CLK 2
+ strcmp 2
&& !strcmp(qcam->pdev->port->probe_info[0].model, 1
&& strcmp(tp->type, 1
== strcnt 1
< strcnt 3
== str_config 1
+ str_config 2
| STR_DATA 3
== STREAMER_CLEAR_RET_CODE 1
>> STREAMER_CLEAR_RET_CODE 8
+ streamer_mmio 170
== streamer_priv 3
+ STREAMER_RX_RING_SIZE 10
< STREAMER_RX_RING_SIZE 3
< STREAMER_TX_RING_SIZE 2
+ STREAMER_TX_RING_SIZE 5
== strend 1
+ strend 2
< strend 4
| st_result 3
| strict_bits 4
| stride 1
< stride 2
+ stride 2
>> stride 5
* stride 6
< stridx 1
* stridx_mult 85
== string0 4
+ string0 5
== string 1
* string 1
+ string 1
&& string1 1
&& string2 1
&& string3 1
== StringChar 1
< StringChar 2
< string_length 2
+ string_length 2
< STRING_LIT 3106
* STRIP 1
* strip_dev_init() 1
* stripe 7
* stripe_length 5
+ stripIndex 1
< stripIndex 3
== strip_info 1
< str_len 2
+ strlen 5
== strm 10
| STR_MOST 1
&& !strncmp(f->name, 1
< strnum 2
== str_precious 1
== strsize1 1
== strsize2 1
| STRT 4
* struct 1
+ struct 1
| struct 2
< STRUCT 4125
+ struct_size 6
* structure 1
* structure. 1
+ structure 1
== ST_RUN 2
| STR_WREN 4
| ST_RX_ABORT 2
| ST_RX_CRC 1
| ST_RX_EOM 3
| ST_RX_OVERRUN 1
| sts1 2
| sts 6
< sts 8
== sts 9
* stsap_sel 1
< stsap_sel 2
| STS_ASS 4
| ST_SCHARMASK 5
| STS_ERR 8
== (STS_ERROR 1
| STS_ERROR 8
| STS_FATAL 6
| STS_FLR 4
| STS_HALT 4
| STS_IAA 6
== STS_INITIALIZE 1
| STS_INT 4
== STS_IRQ_COMMAND_STATUS 2
== STS_IRQ_RECEIVE_STATUS 2
== STS_IRQ_RING_STATUS 2
== STS_IRQ_TRANSMIT_STATUS 2
| STS_LNF 3
| STS_LNP 7
| STS_PCD 4
| STS_PSS 4
| STS_RECL 2
| STS_RS 2
| STS_RU 2
| STS_SE 1
| STS_SYSTEM_IRQ 2
| STST 4
| STS_TEST 4
== ST_STOP 2
| STS_TU 2
| STS_UNF 1
* sttt_xres 12
< sttt_xres 6
* sttt_xres_virtual 3
&& stu 2
< stuck 1
* 'stuck 1
== stuck 2
< stuck_lock 2
< stuck_reader 1
+ stuff 1
* Stuff 1
* stuff 2
+ Stuff_Diff 1
+ stuffIndex 1
< stuffIndex 4
| Stuff_Magic 2
== Stuff_MaxCount 1
== Stuff_NoCode 1
== stuffp 1
| Stuff_Same 1
+ Stuff_Same 1
| Stuff_Zero 1
< ST_UNOFFICIAL_BIAS 4
+ ST_UNOFFICIAL_BIAS 6
< STV680_MAX_ERRORS 1
== STV680_NUMFRAMES 1
+ STV680_NUMFRAMES 2
< STV680_NUMFRAMES 4
< STV680_NUMSBUF 5
< STV680_NUMSCRATCH 3
== stv680_proc_entry 1
+ STVAL 1
< st_write_threshold 1
| ST_x04 16
| ST_x08 4
== STX 2
* st_yres 12
< st_yres 2
== st_yres 2
+ st_yres 2
< su 1
< suba 1
+ suba 1
| subaddr 1
+ subaddr 2
+ sub_addr 6
< subb 1
+ sub_bus 8
>> subBusNumber 1
* subchannel 1
== SubCl 2
== subcmd 2
| SUBCMDMASK 1
+ SUBCMDSHIFT 6
| subcode 4
* subcommands 8
== sub_device 1
>> subdevice 2
== subdevice 6
* subdir 1
* subdriver 4
< subdrv 1
* SubEnt 3
< SubEnt 6
== sub_frame 2
== sub_id 1
< subid 2
+ subid 2
== SUBID_CPQ 1
+ sub_len 1
< subminor 3
== sub_number 1
== subop 1
< subordinateBus 1
| SUBORD_MASK 9
+ subRound 12
* subsequent 2
+ sub_status 4
< sub_status 5
== substitute 1
== subsys 1
| SubSysId 2
== subsysid 3
| subsystem_deviceid 8
== subsysvid 1
== subvendor 2
== sub_vendor_id 3
== subversion 7
* succeed. 1
== success 1
* success. 1
* Success, 1
* success, 3
== SUCCESS 49
* successful 1
* successful. 3
* such 2
< SUDT 1
+ suffix 3
| SUGGEST_ABORT 15
| SUGGEST_DIE 2
< suggest_max 1
>> SUGGEST_RETRY 1
| SUGGEST_RETRY 3
* suitable 1
< sum 12
* sum 14
== sum 16
>> sum 19
| sum 25
+ sum 3
| summary 1
| SUN3_BUSERR_INVALID 4
| SUN3_BUSERR_PROTERR 1
< SUN3_DMA_MINSIZE 4
== sun3_dma_orig_addr 1
== sun3_dma_setup_done 1
< SUN3_INVALID_PMEG 1
| SUN3_PAGE_ACCESSED 3
| SUN3_PAGE_MODIFIED 5
| SUN3_PAGE_NOCACHE 3
| SUN3_PAGE_PGNUM_MASK 10
| SUN3_PAGE_SYSTEM 3
| SUN3_PAGE_TYPE_IO 6
| SUN3_PAGE_TYPE_MASK 2
| SUN3_PAGE_VALID 3
| SUN3_PAGE_WRITEABLE 3
< SUN3_PMEG_SIZE 1
* SUN3_PMEG_SIZE 1
+ SUN3_PMEG_SIZE 3
>> SUN3_PMEG_SIZE_BITS 1
+ SUN3_PMEG_SIZE_BITS 1
>> SUN3_PTE_SIZE_BITS 1
+ SUN3_PTE_SIZE_BITS 1
== sun4 7
== sun4c 3
< SUN4C_FAULT_HIGH 1
< sun4c_iobuffer_high 2
< sun4c_iobuffer_start 1
+ sun4c_iobuffer_start 6
< SUN4C_LOCK_END 1
< sun4c_lowbucket_avail 2
< SUN4C_MAX_CONTEXTS 1
< SUN4C_MAX_SEGMAPS 1
| _SUN4C_PAGE_DIRTY 2
| _SUN4C_PAGE_PRESENT 9
| _SUN4C_PAGE_PRIV 4
| _SUN4C_PAGE_SILENT_READ 2
| _SUN4C_PAGE_SILENT_WRITE 4
| _SUN4C_PAGE_VALID 2
>> SUN4C_PGDIR_SHIFT 1
+ SUN4C_PGDIR_SHIFT 1
* SUN4C_PGDIR_SIZE 4
+ SUN4C_PTRS_PER_PTE 1
| _SUN4C_READABLE 1
| SUN4C_REAL_PGDIR_MASK 2
< SUN4C_REAL_PGDIR_SIZE 1
* SUN4C_REAL_PGDIR_SIZE 1
+ SUN4C_REAL_PGDIR_SIZE 4
< sun4c_taskstack_end 1
< sun4c_user_taken_entries 1
+ SUN4C_VAC_SIZE 4
== sun4d 23
+ sun4_esp_physaddr 1
== sun4m 4
| SUN4M_INT_KBDMS 3
| SUN4M_INT_SERIAL 1
* SUN4M_NCPUS 2
== sun4u 8
== sunaddr 1
* SUNGEM_NREGS 1
| SUNI_DATA_BITS_FAILURE 1
| SUNI_DATA_PATTERN_FAILURE 1
| SUNI_FIFO_FAILURE 1
| SUNI_MCT_DLE 1
| SUNI_MCT_LLE 1
| SUNI_MRI_RESET 2
| SUNI_UTOPIA_FAILURE 1
== SUNKBD_A 2
== SUNKBD_L1 2
== sunkbd_layout 1
== sunkbd_ledstate 1
| SUNKBD_LOUT_TYP5_MASK 2
== SUNKBD_RESET 2
== SUNKBD_TYPE2 1
== sunkbd_type 3
== SUNKBD_TYPE4 2
| SUNKBD_UBIT 2
| SUNKBD_UP 4
== sunode 1
< SUNOS_NR_OPEN 8
< SUN_SBUS_BVADDR 1
+ su_num_ports 1
* superblocks 1
* supplied 2
* supply 2
* support 7
| SUPPORTED_1000baseT_Full 4
| SUPPORTED_100baseT_Full 4
| SUPPORTED_100baseT_Half 1
| SUPPORTED_10baseT_Full 20
| SUPPORTED_10baseT_Half 4
* supported. 2
| SUPPORTED_AUI 2
| SUPPORTED_Autoneg 3
| SUPPORTED_BNC 1
| SUPPORTED_FIBRE 5
| SUPPORTED_MIXER_DEVICES 1
== supported_stats 1
| supported_stats 2
| SUPPORTED_TP 6
* supports 1
>> SUPPORT_VLB_SYNC 1
* sure 6
| SURR_ON 2
| SURROUT 4
&& surveillance_requested 1
| SUSBCR_SBR_9600 1
| SUSBCR_SPASB_EvenParity 1
* suspended 1
< suspends_pending 6
+ su_table 1
&& sv 1
== sval 2
== sval2 2
| sval 8
| SV_BHS 4
>> SVC3_INI_ROLE 1
>> SVC3_ROLE_SHIFT 1
+ SVC3_ROLE_SHIFT 3
>> SVC3_TGT_ROLE 1
| SVC3_TGT_ROLE 2
| SV_CCTRL_ENHANCED 2
| SV_CFMT_16BIT 2
>> SV_CFMT_16BIT 4
>> SV_CFMT_ASHIFT 5
+ SV_CFMT_ASHIFT 9
>> SV_CFMT_CSHIFT 4
+ SV_CFMT_CSHIFT 8
>> SV_CFMT_STEREO 4
| SV_CIADDR_MCE 2
+ s_vcn 3
| SV_CSTAT_DMAC 2
* SV_EXTENT_DMA 1
| SVIDEOSense 3
< SV_INTERRUPT_TEST_WORKERS 1
| SV_INTS 1
| SV_MON_MASK 1
| SV_MON_SEMA 1
| SV_MON_SPIN 7
+ SVOL 2
== SV_ORDER_FIFO 1
| SV_ORDER_FIFO 6
| SV_ORDER_FILO 1
== SV_ORDER_LIFO 1
| SV_ORDER_MASK 1
+ SVR4_SF_ALIGNED 2
+ SVRR 2
| SVRR_MDM 2
| SVRR_RX 2
| SVRR_TX 2
| svrtype 6
| sv_wait_flags 1
| SV_WAIT_SIG 1
< SVWKS_CSB5_REVISION_NEW 4
< svwks_revision 2
+ SVWRKS_APSIZE 1
| SW 1
+ sw 3
+ SW 4
| SW_ADDR1 2
== swap_buffer 1
+ swap_end 2
+ SWAPFILE_CLUSTER 2
< swapfilesize 1
| SWAP_FLAG_PREFER 3
| SWAP_FLAG_PRIO_MASK 2
| swap_flags 1
+ swap_info 8
== SWAP_MAP_BAD 1
< SWAP_MAP_MAX 1
+ SWAP_MAP_MAX 1
+ swapper_pg_dir 3
== swapRGB 3
== swapRGB_on 7
+ swap_start 8
== SWAP_SUCCESS 1
< sw_avail 2
| swb 2
| SW_Backward 7
| SW_BIT7 2
| SW_C0 7
| SW_C1 10
| SW_C2 26
| SW_C3 11
< swcount 2
| swcr 3
| swd 2
| SW_Denorm_Op 4
| SW_DISINT 1
== SW_DRAIN 2
| SW_FLOPPY 2
>> sw_fragcount 1
< swfrags 2
+ sw_fragshift 1
== sw_frame_id 1
== sw_id 1
< swidx 2
* swidx 2
== sw_idx 3
+ swidx 8
| SWIFT_DE 2
== s_win 1
| sw_info 3
== SW_INITIAL 1
| SW_INT1 2
| SWINT 2
| SW_Invalid 3
* `switch' 16
< SWITCH 199
* switch 5
* Switch 8
* switched 5
== switches 1
| switches 8
&& switching 1
== switch_segment 3
== switchsettings 1
| switchsettings 2
| SWITCHSETTINGS 2
== switchsettings_eeprom 1
| SwitchToCRT2 15
| swlevel 1
+ swlevel 1
== SW_OFF 1
&& sw->ok 1
+ sword 1
| SWord 2
| SW_Overflow 3
| SW_Precision 3
== swptr 1
+ swptr 17
< swptr 2
>> swptr 2
* swptr 6
| SWRAP 4
+ SW_REFRESH 2
== SW_RUN 2
+ SWS0 1
+ SWS2 1
+ swsize 4
+ swstack 2
| SW_Stack_Fault 1
== swstate 4
+ sw_subdivshift 1
| SW_Summary 5
| SW_SYNC_DOS5 4
* SW_TIMEOUT 1
>> SW_Top_Shift 1
+ SW_Top_Shift 1
| SW_Underflow 3
| SW_Zero_Div 3
| Sx 1
* sx 13
< sx 22
+ sx 23
>> sx 24
== sx25 1
* Sx 3
== sx 32
| sx 39
* sx_average_pps 1
+ sx_board 1
+ SX_CHUNK_SIZE 4
| sx_debug 7
| SX_DEBUG_INIT 2
| SX_DEBUG_OPEN 2
| SX_DEBUG_PROBE 3
>> sxfer 7
| sxfer 8
>> SXFER_REG 2
| SXFR 4
| SXFR_ULTRA2 2
< SX_NBOARD 6
* SX_NBOARD 6
< SX_NBOARDS 6
* SX_NPORT 7
< sx_nports 2
< SX_NPORTS 2
* SX_OSCFREQ 1
| SXP_BANK1_SELECT 7
>> SXP_BLOCK 1
+ sx_poll 1
+ sx_port 3
| SXP_PINS_DIFF 1
* sx_pps_count 1
+ sy 28
>> sy 3
== sy 30
< sy 36
* sy 43
| sy 6
== sym 1
== sym_bk 1
== symbol 1
* Symbol 1
+ SYMBOL_MAX_VER_LEN 1
< SYM_CONF_MAX_LUN 5
< SYM_CONF_MAX_PQS_BUS 2
== SYM_CONF_MAX_SG 2
+ SYM_CONF_MAX_SG 2
< SYM_CONF_MAX_SG 5
+ SYM_CONF_MAX_START 1
< SYM_CONF_MAX_TAG 1
* SYM_CONF_MAX_TAG 1
< SYM_CONF_MAX_TARGET 7
< SYM_CONF_MAX_TASK 2
* SYM_CONF_MAX_TASK 3
* SYM_CONF_MIN_ASYNC 1
< SYM_CONF_TIMEOUT_ORDER_MAX 1
+ SYM_CONF_TIMEOUT_ORDER_MAX 1
* SYM_CONF_TIMEOUT_ORDER_MAX 3
* SYM_CONF_TIMER_INTERVAL 1
< SYM_DMAP_SIZE 1
+ SYM_DMAP_SIZE 2
== SYM_EH_DO_COMPLETE 1
== SYM_EH_DO_WAIT 1
< symlen 1
== symlink 1
* symlinks 3
== SYMLIST_SORT 1
< SYM_MEM_CLUSTER_SIZE 2
== SYM_MEM_CLUSTER_SIZE 2
+ SYM_MEM_SHIFT 2
| SYM_MEM_WARN 1
+ symname 1
+ symname_len 1
< sym_pci_num_devs 1
== sym_rd 1
| SYM_SETUP_IRQ_MODE 1
== SYM_SETUP_SCSI_BUS_CHECK 1
== SYM_SETUP_SCSI_DIFF 2
< SYM_SNOOP_TIMEOUT 2
+ symstart 1
+ sym_start 2
== SYM_SYMBIOS_NVRAM 1
== symtable 4
| SYM_TAGS_ENABLED 4
== SYM_TEKRAM_NVRAM 2
< sym_verbose 14
== sym_wr 2
>> syn 1
+ syn 2
== sync 1
* sync. 1
| SYNC 5
| sync 9
== SYNC_BW 5
< sync_count 1
| SYNC_ENAB 2
+ SYNC_ENABLE 1
| SYNCERR 2
| SYNC_ERRDY_EN 10
== sync_ff_count 1
== syncFlag 1
< SYNCFRAMES 4
* SYNCFRAMES 8
== SynchronousPermitted 3
< SynchronousTransferRate 2
+ SynchronousTransferRate 2
* SynchronousTransferRate 4
| SYNC_HUNT 5
| SYNCIE 6
< sync_isc_cnt 1
== sync_isc_cnt 2
+ sync_len 2
< synclinkmp_device_count 2
< SYNC_MARKS 1
== sync_msg 1
< sync_msg 9
+ SYNC_MSGS 64
== SYNCNEG 4
| SYNC_NEGO_ 2
| SYNC_NEGO_DONE 1
+ SYNC_NEGO_DONE 1
| Sync_Off 1
| SYNC_OFF 1
+ SYNC_OFFSET 1
< SYNC_OFFSET 2
| SYNC_ON 1
== syncookie_init 2
== sync_rate 1
* sync_rate 1
== SYNCRATE 1
< sync_rate 2
== syncrate 8
* SYNC_RATE_TBL01 1
* SYNC_RATE_TBL23 1
* SYNC_RATE_TBL45 1
* SYNC_RATE_TBL67 1
* SYNC_RATE_TBL89 1
* SYNC_RATE_TBLab 1
* SYNC_RATE_TBLcd 1
* SYNC_RATE_TBLef 1
| SYNCREG_OFFSET_MASK 2
== syncVal 1
== syncxfer 1
== syndrome_code 1
< syndrome_code 3
< SYNDROME_MAX 1
< SYNDROME_MIN 1
== SYNDROME_MIN 1
< SYNERGY_L4_BYTES_PER_WAY 1
< SYNERGY_L4_WAYS 1
== synth 1
* synth 1
== synth_base 1
>> synth_base 1
| synth_base 1
< synthesize_tap 1
>> synthesize_tap 1
+ sys 12
* sys_busclk 2
< syscall_names_max 1
== SYSCALL_VECTOR 2
| sysCFG 1
* Sys_clock 2
| SYS_CNTRL_EN0 6
| SYS_CNTRL_EN1 2
| SYSCON1_TC2M 1
| SYSCON1_TC2S 1
+ SYS_CONFIG_4 3
>> SYS_CONFIG_PIXELSIZE_SHIFT 1
+ SYS_CONFIG_PIXELSIZE_SHIFT 1
== SYSCONS_DEV 1
* sysctl_aarp_expiry_time 2
+ sysctl_aarp_expiry_time 2
+ sysctl_aarp_resolve_time 1
+ sysctl_aarp_tick_time 2
| SYSCTL_FLAG_SACK 2
| SYSCTL_FLAG_TSTAMPS 4
| SYSCTL_FLAG_WSCALE 2
< sysctl_igmp_max_memberships 1
+ sysctl_ip6frag_time 1
< sysctl_ip_dynaddr 1
+ sysctl_ipfrag_time 1
== sysctl_ip_nonlocal_bind 1
| sysctl_khttpd_permforbid 2
| sysctl_khttpd_permreq 2
== sysctl_khttpd_start 1
== sysctl_khttpd_unload 4
>> sysctl_max_syn_backlog 1
< sysctl_rmem_max 2
+ sysctl_rose_link_fail_timeout 1
< sysctl_rose_maximum_vcs 1
+ sysctl_rose_restart_request_timeout 1
* sysctl_slot_timeout 1
< sysctl_speed_limit_max 2
< sysctl_speed_limit_min 1
>> sysctl_tcp_app_win 1
+ sysctl_tcp_app_win 1
* sysctl_tcp_fin_timeout 1
< sysctl_tcp_max_orphans 1
< sysctl_tcp_max_tw_buckets 1
== sysctl_tcp_retrans_collapse 1
== sysctl_tcp_rfc1337 1
+ sysctl_tr_rif_timeout 1
* sysctl_warn_noreply_time 1
< sysctl_wmem_max 2
| sys_ctrl 1
== sys_ctrler 6
== SYS_CTRLER_CUDA 3
== SYS_CTRLER_PMU 3
== SYS_DOWN 23
| SYSErr 1
== SYSEX_PATCH 4
== SYS_HALT 30
< SYSINT1_IRQ_BASE 1
+ SYSINT1_IRQ_BASE 8
< SYSINT1_IRQ_LAST 1
< SYSINT2_IRQ_BASE 1
+ SYSINT2_IRQ_BASE 8
< SYSINT2_IRQ_LAST 1
+ SYSIO_CE_AFAR 1
+ SYSIO_CE_AFSR 1
| SYSIO_CEAFSR_DOFF 2
| SYSIO_CEAFSR_ESYND 2
| SYSIO_CEAFSR_MID 2
| SYSIO_CEAFSR_PDRD 4
| SYSIO_CEAFSR_PDWR 2
| SYSIO_CEAFSR_PPIO 2
| SYSIO_CEAFSR_SDRD 1
| SYSIO_CEAFSR_SDWR 1
| SYSIO_CEAFSR_SIZE 2
| SYSIO_CEAFSR_SPIO 1
| SYSIO_ECNTRL_UEEN 2
+ SYSIO_ICLR_SLOT0 1
+ SYSIO_ICLR_SLOT1 1
+ SYSIO_ICLR_SLOT2 1
+ SYSIO_ICLR_SLOT3 1
+ SYSIO_ICLR_UNUSED0 1
+ SYSIO_IMAP_SLOT0 1
+ SYSIO_IOMMUREG_BASE 1
| SYSIO_SBAFSR_MID 2
| SYSIO_SBAFSR_PBERR 2
| SYSIO_SBAFSR_PLE 2
| SYSIO_SBAFSR_PTO 4
| SYSIO_SBAFSR_RD 2
| SYSIO_SBAFSR_SBERR 1
| SYSIO_SBAFSR_SIZE 2
| SYSIO_SBAFSR_SLE 1
| SYSIO_SBAFSR_STO 1
+ SYSIO_SBUS_AFAR 1
+ SYSIO_SBUS_AFSR 1
+ SYSIO_STRBUFREG_BASE 1
+ SYSIO_UE_AFAR 1
+ SYSIO_UE_AFSR 1
| SYSIO_UEAFSR_DOFF 2
| SYSIO_UEAFSR_MID 2
| SYSIO_UEAFSR_PDRD 4
| SYSIO_UEAFSR_PDWR 2
| SYSIO_UEAFSR_PPIO 2
| SYSIO_UEAFSR_SDRD 1
| SYSIO_UEAFSR_SDWR 1
| SYSIO_UEAFSR_SIZE 2
| SYSIO_UEAFSR_SPIO 1
+ sys_irq_base 1
+ SYS_IRQS 10
< SYS_IRQS 7
== syslog_chars 1
+ SYSLOG_HEADER_LEN 2
== sysmap 1
< sysmap 2
+ sysmapFileLen 2
* sysmapLen 4
< sysmapPages 3
+ sysmap_size 3
+ _sysmap_start 2
* sysmapStartOffs 1
+ sysmapStartOffs 2
* sysmemavail 1
| SYS_MODE_ACPI 1
== SYS_MODE_ACPI 3
== SYS_MODE_LEGACY 1
| SYS_MODE_LEGACY 6
| SYS_MODES_MASK 5
* SYSPLD_PHYS_BASE 2
< sysplex_name_length 1
== SysPort 1
+ SysPort 2
< SysPort 4
== SYS_POWER_OFF 9
< sysram_resource_count 2
< SYS_RECVMSG 4
| sysRESET 2
== SYS_RESTART 12
== SYSRQ_KEY 1
< SYSRQ_KEY_TABLE_LENGTH 1
< SYS_SIZE 1
< sys_size 3
>> sys_size 3
| sys_size 3
< SYS_SOCKET 3
+ systab 1
+ sys_tbl_ind 2
>> sys_tbl_len 2
| sys_tbl_len 2
* System 18
* system 6
* system. 6
+ system_base 2
* SYSTEM_CONFIG 4
== systemId 2
== systemIdUNKNOWN 2
* System-Level 1
< system_name_length 1
| system_rev 1
== system_serial_high 1
| system_serial_high 1
== system_serial_low 1
| system_serial_low 1
< SYSTEM_TICK 2
+ SYSTEM_TICK 2
< system_type_length 1
* SYSV_DIRSIZE 2
+ SYSV_DIRSIZE 9
< SYSV_ROOT_INO 1
+ SYSV_ROOT_INO 2
| SytemError 2
< syt_index 1
== syt_offset 1
&& sz 1
+ sz 138
== sz 15
+ SZ_256M 4
< sz 39
* sz 6
+ szc2chain 1
+ szlength 1
+ szr2chain 1
< szrem 1
+ SZ_SG_HEADER 3
< SZ_SG_HEADER 5
< SZ_SG_IO_HDR 3
* SZ_SG_IOVEC 4
* SZ_SG_REQ_INFO 2
+ t0 12
< t0 5
== '\t') 1
== t++; 1
+ t 103
* t1 1
+ t1 19
== t1 4
< t1 5
< t 150
| T 194
+ T1_ANALYSE 4
+ T1_FASTLINK 4
+ T1_FIFOSTAT 2
| T1F_RAIS 1
| T1FRAMER_COFA_MASK 2
| T1FRAMER_LOF_MASK 2
| T1FRAMER_SEF_MASK 1
| T1F_RLOF 3
| T1F_RLOS 3
| T1F_RMYEL 1
+ T1_IDENT 4
+ T1_INSTAT 1
+ T1_IRQENABLE 1
+ T1_IRQMASTER 4
+ T1_OUTSTAT 3
+ T1_RESETLINK 12
+ T1_SLOWLINK 1
< t2 1
== t2104x_mode 2
== t2 2
* t 22
+ t2 2
| t2_cfg 2
+ T2_DENSE_MEM 1
+ T2_IO 1
+ T2_SPARSE_MEM 1
+ t32 2
+ t3in 2
* T 4
== T4D_AINT_B 1
== T4D_AINTEN_B 2
+ T4D_MISCINT 6
== T4D_START_B 1
== T4D_STOP_B 1
+ T4_EOL_BITSIZE 1
< T4_EOL_BITSIZE 3
| T4_EOL_MASK_DWORD 2
| t 57
+ t64 1
< t64 3
== t 79
| t8 1
>> t 85
== TA 10
== ta 2
| TA 2
== TA8 2
== tab 3
* TAB_FACTOR 3
* Table 3
== table 6
* table 6
+ table_base 3
< table_count 1
< table_end 1
>> table_end 3
< table_entries 3
== table_id 2
< table_index 1
< TableIndex 2
< tablelength 1
< table_op 4
== tablep 1
+ table_ptr 4
== table_revision 1
< tables 1
== tables 2
* tables 2
== table_size 1
* tablesize 1
< table_size 3
>> table_start 2
+ table_start 2
< table_type 2
== table_type 2
+ tach_header 4
* TACH_HEADER_SIZE 1
< TACH_MAX_XID 3
< TACH_SEST_LEN 25
* Tachyon 1
+ TACHYON_HEADER_LEN 3
| tachyon_status 4
== tack 1
| TACK 4
| TA_CLEARKEY 2
| TA_CLEARLOG 2
== tad1 3
| TA_DOENTER 1
| TA_DOSTRING 3
| TA_DOSTRINGD 2
== tag0 1
* tag 1
| TAG 1
| tag 13
>> tag 3
== tag 50
< tag 9
< taga 1
== taga 11
< tagb 1
== tagb 24
| tagb 8
< TAG_Empty 2
| TAG_Empty 2
== TAG_Empty 36
| TAG_ENB 2
+ TaggedDeviceCount 1
== TaggedQueuingPermitted 2
== TAG_HEAD 2
>> taghi 5
== TAG_HIRES 1
== tagIdent 4
== TAG_IDENT_AED 1
== TAG_IDENT_AVDP 6
== TAG_IDENT_EFE 5
== TAG_IDENT_FE 6
== TAG_IDENT_FSD 1
== TAG_IDENT_IE 1
== TAG_IDENT_LVID 1
== TAG_IDENT_PD 1
== TAG_IDENT_SBD 1
== TAG_IDENT_USE 2
< tagidx 2
| taglo 3
>> taglo 5
== TAG_LORES 1
< TAG_LORES 2
+ TAG_MAX_LENGTH 1
== tag_mode 6
== TAG_NEXT 1
< tag_no); 1
+ tag_no 2
== TAG_NONE 2
== TAG_ORDERED 2
+ TagPtr 3
| TAG_QUEUE_ENA 2
| TAG_QUEUEING_ 2
< tags 2
== tags 2
== TAG_SHRES 2
== TAG_SIMPLE 2
| TAG_Special 1
== TAG_Special 49
+ TAG_STRT 2
== tag_type 4
| tagval 2
| TAG_Valid 16
== TAG_Valid 65
| tag_word 1
== TAG_Zero 48
| tail 1
== tail 15
>> tail 2
< tail 44
+ tail 81
+ tailAddrPointer 2
< tail_index 1
< tail_len 1
>> tail_offset 1
== tail_page 1
< tailroom 1
+ tailroom 4
== tail_size 1
< tailStarts 1
| tainted 2
* take 7
* takes 1
< take_xmon 2
* taking 2
* talking 3
+ TALLY 9
| TANAR_FULL_DUP 8
| TANAR_HALF_DUP 8
+ TANG_CARD_STATUS 14
+ TANG_CLEAR_INT 1
== TANGENT 3
+ TANG_RESET 2
| TANG_RX_READY 2
| TANG_TX_READY 6
+ TANKMEMADDRREGBASE 2
* tape 1
== tape 3
* TAPE_BLKSIZE 4
== tapeblock_major 1
== tape_dir 1
+ TAPE_EMERGENCY_REQUESTS 2
< TAPE_EMERGENCY_REQUESTS 3
< tape_len 1
== tape_len 1
== tape_major 1
* tape_num 2
+ TAPE_PARAMTR_PAGE_LENGTH 1
== tape_pos 1
+ tape_pos 1
< tape_pos 2
| tape_vtbl 2
* TarEEValue 6
== targ 10
+ targ 4
>> targ 6
< targ 9
* Target 1
| target 12
+ target 29
| TARGET 4
== target 49
< target 59
>> target 6
* target 6
| TARGET_ABORT 1
== target_cnode 2
+ TARGET_DATA_OFFSET 4
+ TARGET_DATA_SIZE 5
== targetEUN 2
< target_frame 1
+ target_frame 2
| TARGET_FUNC 2
== target_handle 1
== target_hw 1
< target_id 1
+ TargetID 15
< TargetID 16
+ target_id 3
| target_id 4
+ target_len 1
| target_mask 4
< target_nbr 2
* "target-N-device-N-node" 1
+ target_offset 5
< targets 1
| target_scsirate 1
* TARGET_SENSE_SIZE 2
+ TARGET_SENSE_SIZE 8
== target_synergy 2
< target_time 2
+ TARGID 9
>> targid_mask 4
< targ_lun 2
+ TARG_OFFSET 10
| targ_scsirate 1
+ TARG_SCSIRATE 13
== tarlun 1
* TarStatus 6
| TA_SHORTREAD 3
&& task 1
== task 16
| TASK_DEAD 1
== TASK_DEAD 2
| TASK_INTERRUPTIBLE 7
>> tasklets 3
+ taskout 2
== tasks 1
* tasks 4
>> TASK_SIZE 1
< task_size 2
+ tasksize 2
< TASK_SIZE 22
+ TASK_SIZE 25
| TASK_STOPPED 1
>> TASK_STRUCT_ORDER 1
+ TASK_STRUCT_ORDER 2
&& !(task->tk_flags 1
== task_type 1
== TASK_UNINTERRUPTIBLE 1
| TASK_UNINTERRUPTIBLE 4
+ TASK_UNION_SIZE 1
* task_unmap_rq 6
| TASK_ZOMBIE 1
== TASK_ZOMBIE 2
== tas_node 1
< TAS_SETTING_MAX 5
| TAX_X_ABT 2
| TAX_X_CLR_FIFO 2
>> tb 1
== tb 10
== TB 12
| tb 2
+ tb 3
| TB 4
== tbase 1
| tb_count_1 1
| tbctrl 4
* TBD: 1
* tb_delta 2
| TBD_EOL 1
| TBD_LAST 9
+ TBD_SIZE 2
| tb_flags 3
* tbFreqHz 2
* tbFreqMhz 1
| TB_HAS_TBOFF 1
| TBICR_MR_RESTART_AN 2
* tb_jiffies 1
* tb_jiff_rem_ticks 1
+ tb_jiff_ticks 1
+ tb_last_stamp 1
== tblk 1
== tbl_ptr 2
| TB_NAME_PRESENT 1
| TB_PARMINFO 1
+ TBR 2
+ TB_SAMPLE_SIZE 1
* TB_SAMPLE_SIZE 2
| TBSCR_TBE 2
* TB_SPEED 1
>> TBSShift 1
+ TBSShift 1
+ tbstamp 2
+ tb_start 1
| TBTAB_FLAGSHASCTL 1
| TBTAB_FLAGSHASTBOFF 1
| TBTAB_FLAGSNAMEPRESENT 1
* tb_ticks 1
+ tb_ticks 1
* tb_ticks_per_jiffy 10
+ tb_ticks_per_jiffy 3
* tb_ticks_per_sec 1
+ tb_ticks_per_sec 2
+ tb_ticks_per_sec_delta 2
* tb_ticks_per_usec 3
+ tb_xsec 1
* TC0 1
>> tc 1
| TC 2
| tc 3
< tc35815_debug 12
&& tc 4
== T_c 8
+ TCA_ATM_EXCESS 3
+ TCA_ATM_FD 3
+ TCA_ATM_HDR 3
+ TCA_CBQ_FOPT 4
+ TCA_CBQ_LSSOPT 8
+ TCA_CBQ_OVL_STRATEGY 6
+ TCA_CBQ_POLICE 6
+ TCA_CBQ_RATE 9
+ TCA_CBQ_RTAB 4
+ TCA_CBQ_WRROPT 5
+ TCA_CSZ_PARMS 6
+ TCA_CSZ_RTAB 4
+ TCA_DSMARK_DEFAULT_INDEX 3
+ TCA_DSMARK_INDICES 3
+ TCA_DSMARK_MASK 3
+ TCA_DSMARK_SET_TC_INDEX 1
+ TCA_DSMARK_VALUE 3
+ TCA_FW_CLASSID 5
+ TCA_FW_POLICE 4
+ TCA_GRED_DPS 4
+ TCA_GRED_PARMS 5
+ TCA_GRED_STAB 6
+ TCA_HTB_CTAB 1
+ TCA_HTB_INIT 3
+ TCA_HTB_PARMS 3
+ TCA_HTB_RTAB 1
+ TCA_KIND 15
+ TCA_OPTIONS 12
+ TCA_POLICE_AVRATE 2
+ TCA_POLICE_PEAKRATE 1
+ TCA_POLICE_RATE 1
+ TCA_POLICE_RESULT 2
+ TCA_POLICE_TBF 2
+ TCA_RATE 14
+ TCA_RED_PARMS 3
+ TCA_RED_STAB 3
+ TCA_ROUTE4_CLASSID 5
+ TCA_ROUTE4_FROM 3
+ TCA_ROUTE4_IIF 4
+ TCA_ROUTE4_POLICE 4
+ TCA_ROUTE4_TO 3
+ TCA_TBF_PARMS 3
+ TCA_TBF_PTAB 1
+ TCA_TBF_RTAB 1
+ TCA_TCINDEX_CLASSID 4
+ TCA_TCINDEX_FALL_THROUGH 3
+ TCA_TCINDEX_HASH 3
+ TCA_TCINDEX_MASK 3
+ TCA_TCINDEX_POLICE 4
+ TCA_TCINDEX_SHIFT 3
+ TCA_U32_CLASSID 2
+ TCA_U32_DIVISOR 2
+ TCA_U32_HASH 2
+ TCA_U32_LINK 2
+ TCA_U32_POLICE 2
+ TCA_U32_SEL 3
== tcb 1
| TCBR 12
< TC_CBQ_MAXPRIO 1
+ TC_CBQ_MAXPRIO 8
* tc_clock 2
| TCDPLL 3
== tce 1
+ tcenter 1
>> tcenum 4
+ TC_FBEN 4
+ TC_FIRM_VER 1
| TC_FLAGS_AAL5 1
| TC_FLAGS_TRANSPARENT_PAYLOAD 1
| TCF_NO_SYNC_NEGO 10
| TCF_NO_WDTR 4
+ TC_HIGH 4
== TC_H_INGRESS 4
== TC_H_ROOT 8
< TC_HTB_MAXDEPTH 1
+ TC_HTB_MAXDEPTH 1
+ TC_HTB_NUMPRIO 2
< TC_HTB_NUMPRIO 5
+ TCIC_ADDR 6
>> TCIC_ADDR_SS_SHFT 4
+ TCIC_ADDR_SS_SHFT 4
+ tcic_base 4
+ TCIC_IBASE_X 6
| TCIC_ICSR_JAM 2
| TCIC_ICTL_BW_MASK 1
| TCIC_ICTL_ENA 4
>> TCIC_ICTL_SS_SHFT 1
+ TCIC_ICTL_SS_SHFT 1
| TCIC_ICTL_TINY 2
| TCIC_ICTL_WSCNT_MASK 1
+ TCIC_ICTL_X 6
| TCIC_IENA_CFG_HIGH 4
| TCIC_ILOCK_CRESET 2
| TCIC_ILOCK_CWAIT 1
| TCIC_ILOCK_HOLD_CCLK 1
| TCIC_ILOCKTEST_ID_MASK 2
| TCIC_MBASE_4K_BIT 1
| TCIC_MBASE_HA_MASK 1
>> TCIC_MBASE_HA_SHFT 1
+ TCIC_MBASE_HA_SHFT 1
+ TCIC_MBASE_X 4
| TCIC_MCTL_B8 2
| TCIC_MCTL_ENA 2
>> TCIC_MCTL_SS_SHFT 1
+ TCIC_MCTL_SS_SHFT 1
| TCIC_MCTL_WP 2
| TCIC_MCTL_WSCNT_MASK 1
+ TCIC_MCTL_X 4
>> TCIC_MMAP_CA_SHFT 2
+ TCIC_MMAP_CA_SHFT 2
| TCIC_MMAP_REG 2
+ TCIC_MMAP_X 4
| TCIC_SCF1_DMA_MASK 2
+ TCIC_SCF1_DMA_SHIFT 1
>> TCIC_SCF1_DREQ2 1
| TCIC_SCF1_IOSTS 4
| TCIC_SCF1_IRQ_MASK 1
| TCIC_SCF1_SPKR 2
| TCIC_SCF2_MCD 2
| TCIC_SCF2_MLBAT1 4
| TCIC_SCF2_MLBAT2 2
| TCIC_SCF2_MRDY 2
>> TCIC_SS_SHFT 5
+ TCIC_SS_SHFT 5
| TCIC_SSTAT_CD 6
| TCIC_SSTAT_LBAT1 8
| TCIC_SSTAT_LBAT2 4
| TCIC_SSTAT_RDY 4
| TCIC_SSTAT_WP 4
| TCIC_SYSCFG_AUTOBUSY 3
| TCIC_WAIT_ASYNC 1
| TCIC_WAIT_SENSE 1
== TCIOFLUSH 2
+ T_CLK_2_DATA_OUT 2
+ TC_LOW 1
* tcm3105clk 2
| TCMD_LATECOLL 3
| TCMD_LOSTCTS 3
| TCMD_MAXCOLL 3
| TCMD_MAXCOLLMASK 6
| TCMD_NOCARRIER 3
| TCMDQ_START 1
| TCMD_UNDERRUN 3
+ TC_MID 1
+ TC_MODULE 1
+ TC_NBLANK 2
+ TCO1_CNT 6
+ TCO_CTRL1_REG 7
< tcode 1
== tcode 7
>> TCODE_ISO_DATA 3
< TCODE_LOCK_RESPONSE 1
== TCODE_LOCK_RESPONSE 1
== TCODE_READB_RESPONSE 1
== TCODE_READQ_RESPONSE 1
== TCODE_WRITE_RESPONSE 1
== tco_expect_close 1
== TCOFLUSH 2
| TCO_HALT 2
+ TCO_INITVAL_REG 3
| T_COLL 5
| tconfig 4
+ TCONR 2
+ TCO_RELOAD_REG 2
+ TCO_STATUS2_REG 1
| TCO_TIMEOUT_MASK 1
| TCP_ACK_SCHED 1
| TCP_ACK_TIMER 1
| TCP_ACTION_FIN 5
* TCP_ATO_MIN 2
+ TC_PATTERN0 1
+ TC_PATTERN1 1
+ TC_PATTERN2 1
+ TC_PATTERN3 1
== tcp_bhash 1
< tcp_bhash_size 1
| TCPCB_AT_TAIL 2
| TCPCB_EVER_RETRANS 2
| TCPCB_FLAG_FIN 2
| TCPCB_FLAG_RST 2
| TCPCB_LOST 4
| TCPCB_RETRANS 8
| TCPCB_SACKED_ACKED 9
| TCPCB_SACKED_RETRANS 6
| TCPCB_URG 1
| TCPChecksumEnable 1
+ TCPCheckSumErrors 4
| TCPChksumValid 2
== TCP_CLOSE 1
== TCP_CONNTRACK_MAX 2
== TCP_CONNTRACK_SYN_RECV 1
== TCP_CONNTRACK_SYN_SENT 1
< TCP_DELACK_MIN 1
+ TCP_DELACK_MIN 1
+ TCPDIAG_INFO 1
+ TCPDIAG_MEMINFO 1
== tcp_ehash 1
>> tcp_ehash_size 1
+ tcp_ehash_size 16
< tcp_ehash_size 3
| TCPFail 2
| TCPF_CA_CWR 2
| TCPF_CLOSE 6
| TCPF_CLOSE_WAIT 6
| TCPF_CLOSING 2
| TCP_FIN_WAIT1 2
| TCP_FLAG_ACK 4
| TCP_FLAG_RST 4
== tcpflags 3
== TCP_FLAG_SYN 1
| TCP_FLAG_SYN 4
| TCPF_LAST_ACK 2
| TCPF_LISTEN 10
| TCPF_SYN_RECV 16
| TCPF_SYN_SENT 6
+ tcph 2
< tcp_header_len 1
== tcp_header_len 1
+ tcp_header_len 1
>> tcp_header_size 2
| TCP_LAST_ACK 1
+ tcplen 2
< TCP_LHTABLE_SIZE 3
== TCP_LISTEN 3
+ TCP_MEM_QUANTUM 1
* TCP_MEM_QUANTUM 2
== tcpnl 1
== TCPOLEN_MSS 1
* TCPOLEN_MSS 1
+ TCPOLEN_MSS 5
+ TCPOLEN_SACK_BASE 4
+ TCPOLEN_SACK_PERBLOCK 4
== TCPOLEN_SACK_PERM 1
== TCPOLEN_TIMESTAMP 1
>> TCPOLEN_TSTAMP_ALIGNED 1
== TCPOLEN_WINDOW 1
== TC_POLICE_SHOT 3
>> TCPOPT_NOP 8
== TCPOPT_SACK 1
>> TCPOPT_TIMESTAMP 4
| TCP_PUSH_BIT 2
| TC_PRIO_MAX 2
< TC_PRIO_MAX 5
+ TC_PRIO_MAX 7
* TCP_RTO_MAX 1
| TCP_STATE_MASK 2
< TCP_SYNQ_HSIZE 3
+ TCP_SYNQ_HSIZE 3
* TCP_SYNQ_INTERVAL 2
== TCP_SYN_RECV 1
< TCP_SYN_RECV 2
== TCP_SYN_SENT 1
>> TCP_TIMEOUT_INIT 1
+ TCP_TIMEOUT_INIT 2
== TCP_TIME_WAIT 1
+ TCP_TIMEWAIT_LEN 2
< TCP_TIMEWAIT_LEN 3
< tcp_twcal_hand 2
< tcp_tw_count 1
== tcp_tw_count 1
+ tcp_tw_death_row_slot 1
+ TCP_TWKILL_PERIOD 4
< TCP_TWKILL_SLOTS 1
+ TCP_TWKILL_SLOTS 4
< TCP_TW_RECYCLE_SLOTS 2
+ TCP_TW_RECYCLE_SLOTS 2
>> TCP_TW_RECYCLE_TICK 4
+ TCP_TW_RECYCLE_TICK 6
| TCP_URG_VALID 1
== tcq_ed_ptr 1
| TCQ_NOT_EMPTY 1
< TCQ_PRIO_BANDS 2
== tcq_st_ptr 1
+ TCR 27
== tcr 3
< tcr 5
| TCR_ARE 4
| T_CR_CT 4
| TCR_DTR 2
| TCREG_CRSL 2
+ TC_REN 2
| TCR_FDUPLX 2
== TCRIOMBIS 1
| TCR_PAD 4
+ TCRRCR 8
| TCR_RTS 4
| TCRTxCP 1
| TCR_TX_ENAB 2
== TCSBRK 1
| tcs_val 1
+ tct 18
| TCT_HALT 1
| TCT_IDLE 1
| TCTRxCP 2
| T_CTU 1
< TC_U32_MAXDEPTH 1
| TC_U32_OFFSET 2
| TC_U32_VAROFFSET 2
| TCV_CFG_MDIO0 1
| TCV_CFG_MDIO1 3
| TCV_CFG_PSELECT 4
+ TC_VENDOR 1
+ TCVR_BBCLOCK 12
+ TCVR_BBDATA 2
+ TCVR_BBOENAB 8
+ TCVR_CFG 39
== TCVR_FAILURE 4
+ TCVR_FRAME 9
+ TCVR_IMASK 7
+ TCVR_MPAL 63
+ TCVR_STATUS 2
+ TCVR_TPAL 6
+ TC_WEN 4
+ _TD0 1
* td 12
== td 2
< td 3
| TDA7432_BASS_SYM 1
| TDA7432_STEREO_IN 1
+ TDA8425_S1 1
| TDA9840_DS_DUAL 1
| TDA9840_ST_STEREO 1
+ TDA9840_SW 1
+ TDA985x_C6 1
| TDA985x_SAPP 2
| TDA9873_DUAL 1
| TDA9873_INP_MASK 2
| TDA9873_STEREO 1
+ TDA9873_SW 3
== tda9874a_AMSEL 2
== tda9874a_dic 3
== tda9874a_ESP 1
== tda9874a_SIF 2
< tda9874a_STD 3
| tdata 2
>> tdba 1
| tdba 1
== tdBE 1
| TD_CC 13
== TD_CC_STALL 1
| TD_CTRL_ACTIVE 9
| TD_CTRL_BABBLE 2
| TD_CTRL_BITSTUFF 2
+ TD_CTRL_C_ERR_SHIFT 1
| TD_CTRL_CRCTIMEO 2
| TD_CTRL_DBUFERR 2
* TD_CTRL_IOC 2
| TD_CTRL_IOC 4
| TD_CTRL_IOS 2
| TD_CTRL_LS 4
| TD_CTRL_NAK 3
| TD_CTRL_STALLED 2
| TD_DATA 1
== TD_DATAUNDERRUN 4
| TD_DE 1
| TD_DP_IN 2
| TD_DP_OUT 4
| TD_DP_SETUP 1
| TD_EC 3
== tdentry 3
| TD_EPI 1
== tdes0 1
>> tdes0 1
| tdes0 8
| TDES0_ERR_MASK 1
| TD_ES 3
== tdev 7
< tdevice 2
>> tdevice 3
| tdevice 3
| TD_FS 1
< TDFX_IOCTL_COUNT 1
== tdHeadP 1
| TD_IC 3
< tdif 2
| tdINFO 1
| TD_ISO 3
< t_div1 1
* t_div1 1
== TDK 1
| TD_LC 1
< tdlen 1
| TD_LS 2
| TDMD0 2
| TDMD 6
| TD_NC 1
>> tdPSW 1
| tdPSW 1
| TD_R 4
| TDR_ET_OPN 3
| TDR_ET_SRT 3
| TDR_LINKOK 1
| TDR_LNK_OK 3
| TDR_OPEN 4
| tdr_status 2
| TDR_TIME 2
| TDR_TIMEMASK 7
| TDR_XCVR_PRB) 1
| TDR_XCVR_PRB 3
| TDR_XCVRPROB 1
| TDR_XCVRPROBLEM 1
| TD_SET 1
== tdTailP 2
| TD_TBS1 1
+ TD_TOKEN_TOGGLE 3
| TD_UF 1
== teac 3
== TEA_HASH 3
== TE_END 1
== TE_ERROR 1
== TE_EX 3
>> tei 1
== tei 3
== TEI_SAPI 2
>> TEI_SAPI 2
| TEKRAM_19200 1
| TEKRAM_38400 1
| TEKRAM_57600 1
| TEKRAM_9600 1
| TEKRAM_PW 4
* Telephony 1
* Tell 2
* tell 5
== tell_address 1
== tell_capabiliti 1
== tell_CD_changed 1
== tell_cdsize 1
== tell_SubChanInfo 2
== tell_subQ_info 1
== tell_SubQ_run_tot 1
== tell_TocDescrip 1
== tell_TocEntry 1
== tell_UPC 1
+ teln 1
| TEMODEO 2
&& temp 1
| temp1 29
>> temp1 3
| temp16 1
+ temp16 18
< temp16 4
* temp 17
+ temp1 7
< temp1 8
== temp1 8
== Temp2 1
== temp2 13
< temp2 2
>> temp2 2
+ temp2 2
| temp 250
| temp2 7
< temp3 1
>> temp3 1
== temp32 1
< temp32 2
== temp3 3
< temp 34
+ temp 38
== temp4 3
== Temp 5
== temp5 1
== temp6 1
>> temp 74
>> temp8 17
| temp8 29
+ temp8 3
< temp8 4
== temp 84
< tempA 1
* tempA 1
== tempah 1
>> tempah 3
| tempah 5
* tempal 1
== tempal 2
| tempal 9
+ temp_asize 3
>> tempax 1
< tempax 11
== tempax 2
* tempax 2
| tempax 42
| temp_b 2
| tempB 4
* tempB 5
| tempbh 3
== tempbh 4
>> tempbh 4
+ tempBlock 1
== temp_buffer 2
< tempBus 1
< tempbx 11
== tempbx 11
+ tempbx 11
| tempbx 138
>> tempbx 2
* tempbx 2
| tempbyte 2
+ temp_byte 2
| temp_byte 3
== tempch 1
* tempch 1
+ tempch 1
* tempcl 1
< tempcl 2
| tempcl 2
+ tempcl 2
== tempcl 3
< tempcx 3
>> tempcx 3
* tempcx 5
+ tempcx 5
| tempcx 58
< temp_cyl 1
| tempData 5
== temp_dev 1
== tempDev 1
* tempdh 1
== temp_dp 1
== temp_dword 1
< temp_dword 3
< tempeax 1
+ tempeax 1
* tempeax 16
| tempeax 3
< tempebx 1
== tempebx 2
* tempebx 6
== tempecx 2
* tempecx 5
< temp_end 1
== temp_erp 5
>> TempExt 2
== temp_func 1
== temp_imq_cons_indx 1
== temp_index 1
+ temp_isize 2
== templong 1
&& tempname 2
< temp_ox_id 1
== temp_ox_id 2
&& temp_p 1
== temp_p 4
>> temp_reg 1
| temp_reg 10
+ TEMP_REG 2
>> temp_register 1
| temp_register 10
== temp_register 3
== temp_result 2
+ temp_size 2
+ temp_stamp_xsec 1
| temp_type 1
* tempvcfact 1
| temp_word 2
< tend 1
< tenms 3
* tenms 5
| TEN_WORD_MSG_SIZE 1
< teof 1
+ teof 1
== teof 2
== TE_OK 17
+ TEPR 2
| term 6
== termch 22
| TERM_CTL_H 2
| TERM_CTL_L 2
| TERM_CTL_SEL 2
| TERM_ENB 3
* Terminate 1
* terminate 8
* Terminating 1
| termination 4
== termio 1
| TERMIOS_FLUSH 4
| TERMIOS_TERMIO 2
| TERMIOS_WAIT 4
| TERM_LVD 2
| TERM_LVD_HI 2
| term_override 3
| T_ERR 1
== T_ERROR_ACK 2
< TE_SIZE 4
+ test 1
+ TEST1 3
| test 18
< test 2
>> test 3
* test 3
| test3 1
== test 8
| testbit 4
< testbits 1
+ TEST_CIPHER_BLOCK_SIZE 1
* TEST_CIPHER_BLOCK_SIZE 10
&& test_connect 2
>> testdata 1
== testdev 1
* tested, 1
< TEST_END 1
< test_firmware_size 1
< TESTFRAMESIZE 1
+ TEST_KEY_BLOCK_SIZE 5
* TEST_KEY_BLOCK_SIZE 9
* TEST_LEN 2
< TEST_LEN 5
< TestLimit 2
< test_loops 1
== testnumber 1
< test_num_scbs 1
== test_num_scbs 1
| TEST_RSP 1
< testSlot 1
+ testSlot 2
< test_start 1
| TEST_TIMEOUT 1
== test_type 4
== TEST_UNIT_READY 4
== testval 1
== testvalue 1
| testvalue 1
== TESTvalue 1
< testvalue 4
+ _text 1
+ text 3
< text 4
| text_addr 1
< TextLen 1
+ TextLen 1
< tex_width 1
== tf 1
| tf 9
| tfc_vlan_tag 2
| TF_ERR 1
+ tfillm 2
| tfms 2
>> tfms 6
| TF_ONE 2
| TF_OWN 1
+ TFS 1
>> tg 1
+ TG3_64BIT_REG_HIGH 6
+ TG3_64BIT_REG_LOW 78
+ TG3_BDINFO_HOST_ADDR 12
+ TG3_BDINFO_MAXLEN_FLAGS 14
+ TG3_BDINFO_NIC_ADDR 6
< tg3_debug 1
| TG3_FLAG_POLL_SERDES 6
| TG3_FLAG_RX_PAUSE 1
| TG3_FLAG_TX_PAUSE 9
| TG3_FLAG_USE_LINKCHG_REG 2
+ TG3_HW_STATUS_SIZE 1
< TG3_MAX_MTU 1
< TG3_MIN_MTU 1
< TG3_RX_JUMBO_RING_SIZE 2
* TG3_RX_JUMBO_RING_SIZE 2
+ TG3_RX_JUMBO_RING_SIZE 6
* TG3_RX_RCB_RING_SIZE 4
< TG3_RX_RING_SIZE 2
* TG3_RX_RING_SIZE 2
+ TG3_RX_RING_SIZE 2
+ TG3_TX_RING_BYTES 1
< TG3_TX_RING_SIZE 2
+ TG3_TX_RING_SIZE 3
< TGA_PLL_MAX_FREQ 1
* TGA_PLL_MAX_FREQ 2
| TGA_VALID_BLANK 8
| TGA_VALID_VIDEO 3
| TGFX_DOWN 2
| TGFX_LEFT 2
+ TGFX_REFRESH_TIME 2
| TGFX_RIGHT 2
| TGFX_THUMB 2
| TGFX_THUMB2 2
| TGFX_TOP 2
| TGFX_TOP2 2
| TGFX_TRIGGER 2
| TGFX_UP 2
< tgroup 2
< tgt 19
== tgt 2
+ tgt 3
>> tgt 8
< tgtbitno 2
+ tgtbitno 2
== TGT_DEV 2
< tgt_id 1
== tgt_id 2
< tgt_no 1
== TGUI9660 1
* th 6
+ th 9
== TH_ACK 1
| TH_ACK 14
* than 7
* Thanks. 1
* thanks 2
* that 51
* That's 1
* Thats 1
| THDREN 1
* (the 1
+ the 1
+ The 1
* The 119
* the 300
== the_addr 1
| the_byte 1
* the_delta_in_ticks 6
< the_end 3
== them 1
* them 6
* Then 1
* then 15
* There 4
* there 9
* therefore 1
* Therefore, 1
* there's 2
+ theres_more 10
== the_result 2
&& the_result 3
* Thermal 1
* these. 1
* These 11
* (these 2
* these 2
* THESE 4
== these_bonds 1
| theSlave 3
< the_time 1
| the_word 1
* they 8
* things 20
* think 1
== thinkpad 1
+ third 1
| third 4
== third 7
+ ThirdAddr 14
* ThirdAddr 7
+ this 1
== this 15
< this 2
| this 3
* this. 3
* this, 4
* this 44
* This 58
< this_adap 2
+ this_addr_count 1
< this_base 1
== this_bond 3
+ this_busy_nack 1
== thisCard 2
< thisCard 3
+ this_char 2
== this_char 8
== this_count 1
+ thiscount 1
>> this_count 12
+ this_count 2
< this_count 8
< this_cpu 1
== this_cpu 3
| this_ctrl 1
< thisdev 1
+ thisdev 1
== this_dev 12
< this_dev 38
== thisEUN 3
>> this_frame 2
+ this_frame 2
== this_frame 4
| this_id 1
== this_is_starfire 5
== thislen 1
< thislen 11
+ thislen 2
< this_len 3
< thislength 4
< ThisLink 3
+ ThisLink 6
< ThisLinkMax 2
+ ThisLinkMin 1
< thisMappingLen 4
== this_mod 2
+ this_node 1
< this_offset 2
+ this_offset 2
* this_one 3
== this_opt 1
+ this_opt 150
== this_parent 5
== thisphase 4
< thispiece 1
< this_ptr 1
+ this_ptr 1
< this_round 12
+ this_round 2
< this_rq 1
== this_rq 2
+ this_sack 1
< this_sack 5
+ this_sector 2
< this_segs_size 1
== this_segs_size 1
== thisseq 1
+ thisseq 2
< thissize 2
== thissize 3
+ thissize 3
== this_time 1
< this_transfer 2
== this_type 1
< ThisUnit 1
== ThisUnit 1
+ ThisUnit2 1
+ ThisUnit 3
== this_urb 2
+ thisVUC 1
== this_write 1
* thisx 2
== thisxfer 1
| thisxfer 4
* thisy 2
== thmc10 1
== thmc50 1
< thmc50_initialized 1
* those 2
| TH_PUSH 2
== thread 1
>> thread 1
* thread. 1
+ thread 1
* thread 3
* thread_active_run 2
< ThreadCount 2
== thread_id 1
< thread_id 5
+ threadinfo 7
< thread_pid 1
+ THREAD_SIZE 19
| THREE_WORD_MSG_SIZE 5
< thresh 1
+ threshold 1
< ThresholdLow 1
>> ThresholdLow 1
+ ThresholdLow 2
| ThresholdLow 3
| THRM1_TIN 2
| thrm 2
* through 4
== TH_RST 1
== TH_SYN 1
| TH_URG 4
< ti 1
>> ti 1
== ti 25
* %tick 2
+ tick 2
< tick 3
>> tick 4
* tick 8
< tickadj 1
* tickadj 1
< tick_diff 1
* ticks 10
>> ticks 2
+ ticks 21
| ticks 3
< ticks 7
== ticks 7
< ticks_limit 2
< ticks_per_ms 1
< ticks_per_sec 1
* TICKS_PER_SECOND 5
< tickssofar 8
== ticks_to_req_ev 1
* TICK_TIMER_LIMIT 1
| tid 1
* TID 1
== tid 15
< tid 19
+ tid 20
* tid 3
== tid_head 1
| tidmask 4
< tid_poll 1
+ TILES_IN_X_SHIFT 1
* tim 8
< TI_MAX_I2C_SIZE 6
* time, 1
* time. 1
< Time 1
+ Time 1
+ time1 1
* time 12
< time 21
+ time2 2
+ time 27
== time 3
+ time3 1
| time 4
>> time 7
< time_adj 1
>> time_adj 2
== time_adjust 1
< time_adjust 2
+ time_adjust_step 1
&& time_after(jiffies, 1
* time_avg 2
== TIME_BAD 4
&& time_before 1
&& time_before(jiffies, 1
+ time_constant 8
== time_counter 1
* TIME_COUNTER 4
>> time_curr 1
* timed 1
* Timed 1
< time_diff 1
== time_diff 1
< timediff 3
< time_elapsed 1
== TIME_ERROR 4
< time_freq 1
+ time_freq 3
* Timekeeping 1
+ time_last 2
< time_maxerror 1
+ timenow 6
< timeo 2
+ timeo 2
>> time_offset 1
< time_offset 3
< time_out 1
* timeout? 1
< Timeout 1
< TIMEOUT_1 2
< timeout 141
< TIMEOUT 18
&& (timeout++ 2
| TIMEOUT 21
< TIMEOUT_2 2
== timeout 27
| timeout 3
&& timeout 3
* timeout 47
+ TIMEOUT 5
+ timeout 92
< timeout_cnt 4
== timeout_cnt 4
* TIMEOUT_COMMAND 1
< TimeoutCounter 10
+ TIMEOUT_DATA 1
* TIMEOUT_DRQ 1
+ TIMEOUT_DRQ 1
+ TimeOutJiffies 2
* timeout_limit 1
< TimeOutLoop 2
* timeout_ms 1
* TIMEOUT_READY 1
+ TIMEOUT_READY 1
< timeout_val 6
< time_phase 1
>> time_phase 1
+ TIME_PResponse 2
+ TIME_PSetup 2
< TIMER0_DIV 1
+ timer 10
| TIMER2_MASK 2
== timer 3
+ Timer 3
== TIMER 4
< timer 7
* timer 8
+ TIMER_BASE 1
+ TIMER_BH 4
| TIMER_CB 7
| TIMER_CNTL_AUTORELOAD 1
| TIMER_CNTL_DIV1 1
| TIMER_CNTL_ENABLE 2
| TIMER_CNT_MASK 2
== timer_count 1
+ timer_count 2
== time_reftime 1
+ timer_expires 2
* timer_freq 1
* timerfreq 2
== timer_installed 3
| TimerInt 5
| TimerIntr 1
+ TIMER_IRQ 1
+ timer_jiffies 3
< timerlo 14
| timer_mode 11
== TIMER_OFF 1
| TIMER_RATE_MASK 4
+ TIMER_SHIFT 2
== TIMER_STOPPED 2
< timer_tick_compare 1
* timer_ticks_per_usec_quotient 2
< times 1
* times 1
* timeStamp 2
>> timeStamp 4
| timeStamp 4
>> time_start 1
>> time_stat 1
* TIME_STAT_CPU 8
< time_stat_long 1
< time_stat_short 1
< time_stat_tmp2 2
| time_status 5
+ timestogo 2
< time_tolerance 1
>> time_tolerance 1
>> timeval 3
| TIMEX_EXTEN_FLAG 2
| TIMEX_ROLEX_FPU_MASK 3
== timing 2
>> timing 2
* timing 2
| timing 8
== timings 1
| timings 1
* TIM_M 1
== TIM_R 1
+ TIMR 2
+ tindex 36
== tinfo 4
| TINT0 1
== tint 1
>> tint 2
| tint 2
| TINT 3
== TIOCCBRK 1
== TIOCGHAYESESP 2
== TIOCGICOUNT 38
== TIOCGSERIAL 51
== TIOCMBIC 2
== TIOCMBIS 16
| TIOCM_CAR 4
| TIOCM_CD 62
| TIOCM_CTS 52
| TIOCM_DSR 49
| TIOCM_DTR 204
== TIOCMIWAIT 38
| TIOCM_LOOP 16
| TIOCM_OUT1 20
| TIOCM_OUT2 20
| TIOCM_RI 6
| TIOCM_RNG 42
| TIOCM_RTS 220
== TIOCMSET 25
== TIOCNOTTY 2
== TIOCSERCONFIG 38
== TIOCSERGSTRUCT 38
== TIOCSERGWILD 16
== TIOCSERSWILD 16
| TIOCSER_TEMT 2
== TIOCSETD 2
== TIOCSHAYESESP 2
== TIOCSPGRP 1
== TIOCSSERIAL 49
== TIP 1
+ TIP 3
| TIP 5
== tirq 1
+ titan_jiff_usec 1
+ titan_usec 1
== title 13
< TIUSB_MINOR 1
+ TIUSB_MINOR 1
>> TJ_AMD_IRQ 2
| TJ_AMD_IRQ 2
< tlabel 2
+ tlabel 4
+ TLAN_AREG_0 2
| TLAN_CSTAT_EOC 2
| TLAN_DEBUG_GNRL 1
| TLAN_DEBUG_LIST 1
== TLAN_DEBUG_PROBE 1
== TLanDevicesInstalled 1
+ TLAN_DIO_ADR 10
+ TLAN_DIO_DATA 5
< TLAN_HASH_2 1
| TLAN_HC_ACK 1
| TLAN_HC_GO 2
>> TLAN_HC_INT_ON 1
| TLAN_HC_LD_THR 1
| TLAN_HC_LD_TMR 1
>> TLAN_HC_REQ_INT 1
| TLAN_HC_RT 4
| TLAN_HI_IT_MASK 2
| TLAN_HI_IV_MASK 1
| TLAN_ID_RX_EOC 1
| TLAN_ID_TX_EOC 1
| TLAN_LAST_BUFFER 1
| TLAN_LED_ACT 2
| TLAN_LED_LINK 2
| TLAN_MAX_FRAME_SIZE 1
+ TLAN_MAX_FRAME_SIZE 2
* TLAN_MAX_FRAME_SIZE 6
| TLAN_NET_CFG_1CHAN 4
| TLAN_NET_CFG_1FRAG 4
| TLAN_NET_CMD_CAF 1
| TLAN_NET_CMD_NRESET 1
| TLAN_NET_CMD_NWRAP 1
| TLAN_NET_MASK_MASK4 1
| TLAN_NET_MASK_MASK5 1
| TLAN_NET_STS_MIRQ 2
+ TLAN_NUM_RX_LISTS 2
< TLAN_NUM_RX_LISTS 3
< TLAN_NUM_TX_LISTS 3
+ TLAN_NUM_TX_LISTS 5
== TLanPadBuffer 1
| TLAN_PHY_AN_EN_STAT 2
| TLAN_PHY_DUPLEX_FULL 2
< TLAN_PHY_MAX_ADDR 2
== TLAN_PHY_MAX_ADDR 2
| TLAN_PHY_SPEED_100 2
| TLAN_TC_SWAPOL 4
< TLAN_TIMER_ACT_DELAY 1
+ TLAN_TIMER_ACT_DELAY 2
| TLAN_TS_POLOK 4
+ tlb_context_cache 1
| TLB_EPN_MASK 2
| tlb_hi 1
| TLB_I 2
+ TLB_INTR_A 1
| TLB_RPN_MASK 2
== tlb_type 73
== tlck 3
| tlckBTROOT 1
| tlckDTREE 26
| tlckENTRY 11
== tlckEXTEND 2
| tlckEXTEND 2
| tlckFREE 8
| tlckGROW 17
| tlckINODE 2
| tlckMAP 1
| tlckNEW 9
| tlckRELINK 12
| tlckRELOCATE 4
| tlckTRUNCATE 2
| tlckTYPE 1
| tlckXTREE 33
| T_LCL 1
< tlen 2
+ tlen 3
* TL_EXT_SG_PAGE_BYTELEN 1
< TL_EXT_SG_PAGE_COUNT 1
+ TL_EXT_SG_PAGE_COUNT 1
< T_Limit 7
< TL_MAX_SG_ELEM_LEN 6
+ TL_MEM_TACH_CONTROL 4
| tlphy_par 4
+ tlv 41
== TLV_MPOA_DEVICE_TYPE 1
== tlvs 1
+ tlvs 5
== tlx415 1
+ tm 1
== tm 4
== TM 5
< tmask 2
== t_max 1
* t_max 1
| tmc0 1
== tmc1800 9
== tmc18c30 15
== tmc18c50 9
* tmc 2
+ TMC 2
< tmc 3
+ TMC_Cntl 2
+ TMCR 2
+ TMCS 4
+ TMC_Status 2
| TMC_Status_port 1
+ TMCT 2
< TMCValue 1
== TMCValue 2
| TMD1_ENP 5
| TMD1_ERR 2
| TMD1_MORE 2
| TMD1_ONE 4
>> TMD1_OWN_CHIP 1
| TMD1_OWN_CHIP 5
>> TMD1_OWN_HOST 1
| TMD1_STP 2
== tmd 2
| TMD3_BUFF 2
| TMD3_LCAR 4
| TMD3_LCOL 4
| TMD3_RTRY 4
| TMD3_UFLO 5
< TMDC_ABS 1
< TMDC_ABS_HAT 1
< TMDC_BTN 1
+ TMDC_REFRESH_TIME 2
| TMD_ENP 1
| TMD_ERR 1
< TMDNUM 10
+ TMDNUM 8
| TMD_OWN 2
| tmdstat 4
| TMD_STP 2
* TMIO_SZ 4
>> TM_MAX_LUN_FC 3
+ t_mmio 4
== tmo 1
* tmo 1
< tmo1 2
+ tmo 15
< tmo 18
< tmo2 6
+ TMODE_CMDADDR 3
< tmout 2
* TMOUT_GETSTATUS 1
* TMOUT_INITOUTBOUND 1
== tmp0 1
+ tmp0 12
< ((tmp 1
| ((tmp 1
>> tmp 106
* tmp1 12
< tmp 117
* tmp 14
| tmp1 5
+ tmp1 5
| tmp16 8
== tmp1 7
+ tmp 170
< tmp1 9
>> Tmp 2
| Tmp 2
< tmp2 1
+ tmp2 1
| tmp2 15
* tmp2 2
>> tmp2 3
== tmp 240
== tmp2 6
| tmp 285
&& tmp 4
| (tmp[7] 1
== tmp8 1
| tmp8 5
| tmp_address 4
>> tmpadv 1
== tmp_ax 4
== tmp_ba 2
< tmp_blocks 1
< tmp_boardnum 2
== tmp_buf 1
+ tmp_buf 1
+ tmpbuf 2
+ tmp_buf_dma 1
+ TMPBUFLEN 9
< TMPBUFSIZE 1
+ TMPBUFSIZE 1
| tmpbyte 13
+ tmpcip 9
< tmpcnt 1
< tmp_count 1
< tmpcount 2
+ tmpcount 4
| tmp_cr12 3
| tmpCStat 2
== tmp_da 3
| TmpData 1
== tmpde 1
< tmp_dev_max 1
* tmp_divide 18
== tmp_ep 3
| tmpflags 4
>> tmpi 10
| tmpid 1
| tmp_info 1
+ tmp_io_addr 4
< tmp_irq 1
| tmpIrq 1
+ tmplen 1
< tmplen 4
< tmpl_len 1
+ tmpname 1
+ tmp_name 2
< tmpnum 2
>> tmp_ofs 2
< tmp_order 2
== tmp_ptr 1
>> tmp_ptr 1
| tmp_ptr 1
== tmp_q_head 2
+ tmp_rdptr 1
< tmp_reg 1
| tmp_reg 1
== tmp_rval 3
+ tmp_rx 1
| tmpSGCnt 1
== tmp_slot 1
< tmp_slot 2
* tmp_sn 2
* tmp_start 6
== tmp_stat 1
+ tmpstr 1
+ tmpstrlen 1
< TMPSZ 1
+ TMPSZ 6
| tmptag 1
+ tmp_tx 1
< tmpword 2
+ tmpword 2
| tmpword 20
>> tmpword 4
< tmp_work 3
* TMR_0_HZ 3
== tmr 1
+ tmr_base 3
+ TMR_CNT1 2
+ TMR_CTRL 1
| TMR_EXTERNAL 6
+ TMRH 4
| TMR_INTERNAL 3
+ TMRL 4
| TMR_MODE_CLS 4
| TMR_MODE_FSK 1
| TMR_MODE_MIDI 3
| TMR_MODE_SMPTE 2
< tmrval 2
* tmr_value 1
+ TMS320_CLOCK 2
+ TMS320_PORT1 2
+ TMS320_PORT2 2
< tms380tr_debug 13
== tmType 4
* t_mult 1
< t_mult 2
| tn 1
+ tn 1
| T_NCL 1
== T_NEGOTIATE 1
== tnode 1
| tnpc 4
+ TNR0 1
+ TNR1 1
&& (to<0) 1
+ (to 1
== to 12
* to 137
>> to 2
| to 20
+ to 49
< to 52
+ to_a 1
< to_a 2
== to_advert 1
== toBeAssigned 1
== toc 2
< to_copy 1
< tocopy 3
< tod 2
* tod 6
== tod_chip_type 2
| TODC_MK48TXX_DAY_CB 1
== todel 1
< to_destr 1
* TOD_MIN 3
< to_do 1
* to_do 1
+ to_do 1
* TODO: 1
< todo 13
== to_do 2
+ todo 7
== todo 8
== todo_left 1
* TOD_SEC 4
* todval 2
| to_end 1
< to_end_a 2
| to_free 1
== tofree_head 1
* together 1
== toggle 1
>> toggle 1
| toggle 5
| togo 1
== togo 2
< togo 3
+ togo 4
< ToId 1
+ ToId 1
* to_jiffies 1
< to_jiffies 2
== T_OK_ACK 1
* Token 3
< token 35
>> token 6
| token 7
== token 9
< tok_end 12
== token_dep_bool 1
== token_dep_tristate 1
+ TOKEN_MEDIA 2
== token_source 1
== token_then 1
== token_UNKNOWN 1
== token_unset 1
== tokp 1
< toks 3
+ tol 2
+ to_left 1
+ ToLink 2
+ TOM 1
| T_ONE 2
| tonga 3
* too 1
* too. 1
&& TooHigh 1
&& TooLow 3
< top 11
>> top 18
== top 3
+ top 6
| top 7
== top_bus 1
+ TOPCAT_FBOLSB 1
+ TOPCAT_FBOMSB 2
| TO_PHYS_MASK 6
+ toPIO 3
+ top_level_num 1
== topo 1
< topo 2
< TOPO_NL_PORT 1
< TOPO_PTP_STUB 1
+ top_p 2
+ topscan 9
< toptr 1
== toptr 1
== top_v 1
+ topwin 4
| TOPWORD 3
== to_read 1
+ to_read 1
< to_read 4
< ToRecv 1
== ToRecv 1
>> ToRecv 1
| ToRecv 1
== to_remove 2
+ to_right 3
| tos 4
&& tos 4
== tos 5
| tosand 2
== to_sector 1
+ to_sector 1
< to_send 1
| tosh_bios 2
== tosh_fan 1
== tosh_fn 2
* Toshiba 1
== tosh_id 4
| tosh_sci 2
== tostate 1
< to_state 12
== to_state 2
< tos_version 1
< tot 2
>> total 1
* total 1
< total 19
+ total 24
== total 8
* total_async 1
== total_bad 1
< total_bytes 1
< total_bytes_done 1
+ TotalCapacity 3
+ total_count 1
< total_count 2
* total_count 2
== total_cpus 1
< total_d 1
+ total_d 1
+ total_data_size 2
< total_dev 2
* total_dev 2
< totalFlashSize 1
* totalhwbytes 1
< total_intrs_to_slice 1
* total_len 1
>> total_len 10
| total_len 10
< total_len 2
< totallen 4
+ total_len 9
< total_lowmem 2
+ total_lowmem 2
>> total_lowmem 3
< TOTAL_MAP_ENTRIES 8
< total_memory 1
>> total_memory 2
< total_nodes 1
>> total_nodes 1
+ total_nodes 1
+ total_node_size 2
* total-objs 1
< total_p 1
+ total_p 2
* total_pages 1
+ total_pages 1
+ totalpages 1
* total_ralen 1
* total_ramax 1
* total_rawin 1
< total_reada 1
* total_reada 3
< total_remaining 1
| TotalReset 3
== total_sectors 1
< TotalSegments 1
< total_segments 5
< totalsgs 1
< totalsize 1
== total_size 1
| total_size 3
+ total_size 3
< total_size 5
* total_size 8
* total-slabs 1
+ total_swap_pages 1
+ total_tail 3
== total_transferred 1
+ total_transferred 7
+ totaltransmit 6
== total_written 1
* tot_len 1
&& tot_len 1
| tot_len 2
+ totlen 3
< totlen 4
+ tot_len 4
< tot_len 9
== tot_menu_num 1
< tot_menu_num 4
== tot_msglen 3
* tottime 1
* touch 1
== touched 1
* tout 4
< ToutCnt 1
* tov 3
| to_whom 3
== to_write 1
+ to_write 1
+ tp 2
== tp 7
+ TPACKET_ALIGNMENT 1
== TPAM_MAGICNUMBER 2
< TPAM_NBCHANNEL 4
+ TPAM_PAGE_SIZE 4
< TPAM_RESERVEDAREA1_END 1
< TPAM_RESERVEDAREA1_START 1
< TPAM_RESERVEDAREA2_END 1
< TPAM_RESERVEDAREA2_START 1
< TPAM_RESERVEDAREA3_END 1
< TPAM_RESERVEDAREA3_START 1
< TPAM_RESERVEDAREA4_END 1
< TPAM_RESERVEDAREA4_START 1
| TP_BNL 1
| TP_BOM 5
< tpc 1
== tp_c 2
&& tp->chip_id 2
&& !tp->cleanup) 1
| TP_CNI 3
== tp_count 1
+ tp_count 2
| TP_EOM 7
| TP_EOR 2
| TP_FIL 5
| TP_ILL 2
+ t_pll_ps 1
| TPLnkFail 6
< TPL_NUM 1
| TP_NDT 1
== tpnt 6
== tp_ops 2
< tport1 1
== tport1 2
== tport2 1
| TP_POR 4
< TPQBUF_SIZE 2
| TPQD_ALWAYS 2
&& TPQDBG(SENSE_CNTS)) 1
| TP_ST0 13
| TP_ST1 11
== TPSTATSIZE 1
| TP_STATUS_LOSING 1
| TP_STATUS_USER 1
| tp->to_advertise) 1
| TP_UDA 5
| TP_USL 1
| TP_WRP 11
&& tq 1
== tq 7
< tqd 4
| TR0MODE 7
| TR0RST 7
>> tr 1
== tr 3
>> TR_33_MDMA_ACCESS_SHIFT 2
+ TR_33_MDMA_ACCESS_SHIFT 2
>> TR_33_MDMA_RECOVERY_SHIFT 2
+ TR_33_MDMA_RECOVERY_SHIFT 2
>> TR_33_PIO_ACCESS_SHIFT 1
+ TR_33_PIO_ACCESS_SHIFT 1
>> TR_33_PIO_RECOVERY_SHIFT 1
+ TR_33_PIO_RECOVERY_SHIFT 1
>> TR_66_MDMA_ACCESS_SHIFT 1
+ TR_66_MDMA_ACCESS_SHIFT 1
>> TR_66_MDMA_RECOVERY_SHIFT 1
+ TR_66_MDMA_RECOVERY_SHIFT 1
>> TR_66_PIO_ACCESS_SHIFT 1
+ TR_66_PIO_ACCESS_SHIFT 1
>> TR_66_PIO_RECOVERY_SHIFT 1
+ TR_66_PIO_RECOVERY_SHIFT 1
>> TR_66_UDMA_ADDRSETUP_SHIFT 1
+ TR_66_UDMA_ADDRSETUP_SHIFT 1
>> TR_66_UDMA_RDY2PAUS_SHIFT 1
+ TR_66_UDMA_RDY2PAUS_SHIFT 1
>> TR_66_UDMA_WRDATASETUP_SHIFT 1
+ TR_66_UDMA_WRDATASETUP_SHIFT 1
< trace 1
>> trace 1
>> TRACE_BITS 1
+ TRACE_EXIT 1
| TRACE_FLOW 3
< trace_index 2
< TRACE_LEVEL 11
+ TRACEMAX 1
== TRACEMAX 2
| TRACE_MODULE 1
| TRACE_OPEN 1
+ TRACEREG_SZ 3
== tracestrip 2
+ tracestrip 2
+ tracestuff 1
== tracestuff 4
| TRACE_UPDATE 2
+ TRACK 2
== track 3
| track 3
+ track 4
< track 5
* track 5
+ track_address_buffer 1
< track_idx 6
>> tracks 2
+ tracksize 1
* trailer 2
+ TrailerSize 1
< TR_ALEN 5
+ trampoline_data 4
< trans 1
&& trans 1
== trans 2
== transaction 6
| transaction_id 2
* transaction_timeout 1
+ TRANSCEIVER_MODE_REG 4
== transfer 1
* transfer 1
* Transfer 1
+ transfer 14
| transfer 2
< transfer 5
== transfer_amount 1
+ transfer_amount 7
* transfer_delay 2
| TRANSFER_DONE 3
< transfered_len 2
| TRANSFER_GO 1
== transferred 1
| transferred 1
< transferred 11
>> transferred 2
+ transferred 46
< transferred_len 8
* transfers 1
* Transfers 1
< transfer_size 1
>> transfersize 1
* transfer_size 1
+ transfer_size 1
| TRANSFER_SIZE 1
&& transfersize 2
+ TRANSFER_SIZE 2
+ transfersize 4
< transfersize 5
* transfersize 6
== transferStatus 6
== transfer_sz 1
+ trans_id 1
== transition_count 4
== translate 1
+ translate_code 4
* translation 2
== translation_algorithm 1
< trans_max 1
* trans_max 1
< transmit 1
* transmit 1
* Transmit 1
&& transmit 2
>> transmit_cyc 1
| transmit_cyc 1
* transmit_cyc 1
+ transmit_cyc 1
+ TRANSMIT_DATA 10
| TRANSMIT_DONE 1
+ TRANSMIT_MODE_REG 8
| TRANSMIT_PARITY_ERROR 1
< transmits 1
* transmits 1
| transmit_sec 1
+ TRANSMIT_START_REG 3
* transmitt 2
* transmitted 2
| transmitted_ox_id 4
* transmitter, 2
== trans_mode 3
+ trans_offset 1
== transp 1
>> transp 3
| transp 3
< transperline 1
== trans_stat 1
== trap 4
== Trap 4
+ Trap 5
>> trapno 1
== trapno 3
== trapnr 1
* trashy 1
+ TR_BUSY_INTERVAL 1
+ TRC0 1
+ TRC1 1
| TRC_FIFO_STATUS_RX_OVERRUN 1
| TRC_FIFO_STATUS_TX_UNDERRUN 1
| TRC_INIT 6
| TRC_INITV 2
>> treble 1
+ treble 1
* treble 2
< treble 4
== tree 1
>> treg 1
| treg 3
+ tregs 28
< trend 2
+ TREQ 2
== TREQ 3
| TREQ 44
>> t_requ 1
+ trh 2
+ trhhdr 12
+ TR_HLEN 3
== tri 1
* tried 1
< tries1 1
+ tries 2
< tries 25
== tries 4
== trigger 2
| trigger 2
== TRIGGER_EDGE 2
+ trigger_pc 1
* trim_divide 1
+ trim_divide 1
== TR_ISA 2
| TRISTATE_BIT 4
| TRISTATE_MEM_EN 2
&& trix_boot 1
== trix_boot_len 2
| TRK0_ERR 10
< trk 1
== trk 1
+ trl_count 1
+ trl_elem_size 1
| TRL_OFFSET_6 2
== trm 1
< tr_opt 8
* trouble! 1
< trp 1
>> trp 2
| TR_RDY 8
| TR_REQ 2
+ TR_RETRY_INTERVAL 1
* TR_RETRY_INTERVAL 4
+ TR_RST_TIME 2
+ TR_SPIN_INTERVAL 1
* true 1
< TRUE 1
* TRUE 1
== TRUE 49
== true 6
>> truebaud 2
>> truebaud_enh 1
>> truebaud_std 1
< truelength 2
< true_vifi 1
+ trunc_blks 12
< truncm 2
+ truncm 2
== TR_UNTRANS_EVENT 1
* Try 10
< try 12
* try 12
+ try 3
== try 9
== try_again 2
* trying 2
| trying_irqs 1
+ ts 1
== TS 10
| TS_16COL 2
< ts 2
== T_s 8
* TSAP 3
== tsb_base 1
* tsbsize 1
* TSC 1
&& tsc_disable 1
| TSC_EN_SCSI_PAR 2
| TSC_HW_RESELECT 2
* TS_CLOCK 1
| TSC_SET_ACK 11
+ tsc_start 8
| ts_cyc 3
>> tseq 3
| tseq 4
== tshort 4
>> tsize 1
+ tsize 1
* tsize 2
+ tsk 3
== tsk 9
| TS_LATCOL 2
| TS_LOSTCAR 2
== tslot 1
+ tslots 1
< tslots 3
* ts_off 1
+ tspeed 3
+ TSR 1
< tsr 7
| TSR_WIS 4
| TSS_BUS_SERV 4
< TS_SIZE 2
| TS_SUCCESS 1
== tstamp 1
>> tstamp 1
+ tstart 3
== tstate 18
| tstate 4
| TSTATE_ICC 2
| TSTATE_PRIV 4
| TSTATE_XCARRY 12
| TSTATE_XCC 4
== tstatus 8
+ TSTDAT 2
< tst_entries 1
+ tst_entries 1
== tst_entries 2
| TSTE_OPC_MASK 1
== TSTE_OPC_NULL 2
+ tst_free 2
| TST_LCAR 1
| TST_LCOL 1
< tstop 1
| TST_RTRY 1
| TST_UFLO 1
== tst_used 1
+ TSUNAMI_cchip 1
| TSUNAMI_DENAB 2
+ TSWM 1
< tsz 3
| tt 2
+ tt2 2
+ ttd 2
< ttd 3
| tte 6
+ tte_data 3
+ tte_vaddr 2
| TT_GENERAL 4
+ tth 1
* tth 7
| TTIPRI 1
* ttl 1
< ttl 2
< TT_LEN 1
+ TT_LEN 2
+ TTP_HEADER 6
+ TTP_MAX_HEADER 3
| TTP_PARAMETERS 2
< TTP_RX_MAX_CREDIT 1
== TTP_SAR_DISABLE 2
+ TTP_SAR_HEADER 2
== TT_SHIFTER_STHIGH 1
== TT_SHIFTER_TTHIGH 2
| TTS_READABLE 4
== ttt 1
== TT_VLAN_TAGGED 2
| T_TXE 1
== tty 24
== tty3270_proc_what 1
+ tty 4
< TTY_CHDLC_MAX_MTU 1
&& tty_closing 1
== TTY_DEV 1
== tty_device 1
+ TTY_DO_WRITE_WAKEUP 115
== ttydriver 1
| TTY_DRIVER_NO_DEVFS 11
| TTY_DRIVER_REAL_RAW 14
| TTY_DRIVER_RESET_TERMIOS 3
< TTY_FLIPBUF_SIZE 1
< TTY_FLIPBUF_SIZE) 1
* TTY_FLIPBUF_SIZE 1
+ TTY_FLIPBUF_SIZE 3
== tty_init_cnt 1
+ TTY_IO_ERROR 66
== TTY_NORMAL 2
< ttynum 1
< tty_pgrp 1
< tt_yres 3
* tt_yres 3
== tub3270_con_tubp 4
| TUB_INPUT_HACK 1
== tubirqs 5
< TUBMAXMINS 1
== tubminors 2
== tubnummins 2
< tubnummins 3
| TUB_OPEN_STET 1
&& tubp 1
== tubp 4
| TUB_RDPENDING 6
+ TUL_GCTRL 4
| TUL_GCTRL_EEPROM_BIT 1
| TULIP_CMD_FULLDUPLEX 2
| TULIP_CMD_RXRUN 3
| TULIP_CMD_TXRUN 1
< tulip_debug 138
< tulip_rx_copybreak 2
| TULIP_STS_ABNRMLINTR 1
| TULIP_STS_RXINTR 3
| TULIP_STS_SYSERROR 1
| TULIP_STS_TXNOBUF 2
| TULIP_WATCHDOG_RXDISABLE 2
* tul_num_ch 2
< tul_num_ch 3
< tul_num_scb 1
* tul_num_scb 4
+ TUL_NVRAM 38
* TUL_RD 2
== tul_scb 1
| tul_se2_instr 2
== tumbler_client 1
* Tunable 1
* Tune 1
< tuner_format 2
== tuner_make 3
< TUNERS 1
| tunestat 1
| TUNF 6
== TUNSETIFF 1
== tuple 2
== tuple_id 1
| TUPLE_RETURN_COMMON 1
| TUPLE_RETURN_LINK 1
* turbo 1
< TURBO_QUEUE_AREA_SIZE 1
* TURBO_QUEUE_AREA_SIZE 1
== turbo_searched 1
| TURBOSPARC_DCENABLE 2
| TURBOSPARC_WTENABLE 2
* turn 1
* Turn 2
* turned 2
< turnOff 1
| turnOff 1
== turnOff 2
* turns 1
== t_user 1
== TUX_ACTION_CONTINUE_REQ 2
== TUX_ACTION_EVENTLOOP 1
== TUX_ACTION_STOPTHREAD 2
| tux_cgi_cpu_mask 1
< tux_compression 1
+ tux_cpu_offset 2
&& tux_extra_html_header_size 1
&& tux_generate_etags 1
&& tux_generate_last_mod 1
* tux_keepalive_timeout 3
== TUX_MAJOR_VERSION 2
+ tux_max_header_len 2
< tux_max_output_bandwidth 1
< TUX_MINOR_VERSION 2
| tux_mode_allowed 4
| tux_mode_forbidden 2
== _tv 1
+ tv 1
< tval 1
== t_val 1
< tvco 4
* TVN_BITS 4
+ TVN_BITS 4
< TVN_SIZE 1
| TVOverScan 2
+ TVP3026_CURPOSXH 2
+ TVP3026_CURPOSXL 2
+ TVP3026_CURPOSYH 2
+ TVP3026_CURPOSYL 2
+ TVP3026_CURRAMDATA 50
+ TVP3026_INDEX 2
| TVP3026_XCLKCTRL_DIV1 1
| TVP3026_XCLKCTRL_DIV2 1
| TVP3026_XCLKCTRL_DIV4 3
| TVP3026_XCLKCTRL_DIV8 1
| TVP3026_XCLKCTRL_SRC_PLL 6
| TVP3026_XGENCTRL_HSYNC_POS 1
| TVP3026_XGENCTRL_VSYNC_POS 1
| TVP3026_XMEMPLLCTRL_MCLK_MCLKPLL 2
| TVP3026_XMEMPLLCTRL_RCLK_PIXPLL 1
| TVP3026_XMISCCTRL_DAC_6BIT 1
| TVP3026_XMISCCTRL_DAC_8BIT 3
| TVP3026_XMISCCTRL_DAC_PUP 4
| TVP3026_XMUXCTRL_PIXEL_16BIT 1
| TVP3026_XMUXCTRL_PIXEL_32BIT 2
| TVP3026_XMUXCTRL_PIXEL_4BIT 1
| TVP3026_XMUXCTRL_PIXEL_8BIT 1
| TVP3026_XTRUECOLORCTRL_DIRECTCOLOR 2
| TVP3026_XTRUECOLORCTRL_ORGB_1555 2
| TVP3026_XTRUECOLORCTRL_ORGB_8888 1
| TVP3026_XTRUECOLORCTRL_RGB_565 2
| TVP3026_XTRUECOLORCTRL_RGB_888 1
>> TVR_BITS 1
+ TVR_BITS 1
| TVR_MASK 1
< TVR_SIZE 2
+ tvs 3
* tv_sec 2
| T_VSTS 1
* tv_usec 1
== tw 3
== TW_AEN_QUEUE_EMPTY 1
| TW_BLOCK_SIZE 1
>> TW_BLOCK_SIZE 3
== TW_CONFIG 1
| TW_CONTROL_CLEAR_HOST_INTERRUPT 2
| TW_CONTROL_UNMASK_RESPONSE_INTERRUPT 4
>> twd 2
| twd 2
< TW_Denormal 12
== TW_Denormal 160
== tw_dev 5
< tw_device_extension_count 2
+ TWENTY_YEARS 1
== twin 2
+ TWIN_CLR_TMR1 6
+ TWIN_CLR_TMR2 4
+ TWIN_DMA_CFG 2
== TW_Infinity 45
| TWIN_SCC_MSK 1
+ TWIN_SERIAL_CFG 5
| TWIN_TMR1_MSK 1
== TW_ISR_DONT_COMPLETE 2
| twist 1
< TW_MAX_BOUNCEBUF 1
+ TW_MAX_BOUNCEBUF 3
< TW_MAX_RESET_TRIES 4
< TW_MAX_UNITS 2
== TW_NaN 59
< TW_NUMDEVICES 1
== two 2
== twoBits 1
* twoBits 1
+ twoBits 1
| twofivesixmask 2
* twoToKth 1
+ TW_Q_LENGTH 11
< TW_Q_LENGTH 4
>> twr 2
| TW_STATUS_ATTENTION_INTERRUPT 2
| TW_STATUS_COMMAND_INTERRUPT 1
| TW_STATUS_COMMAND_QUEUE_FULL 4
| TW_STATUS_EXPECTED_BITS 2
| TW_STATUS_HOST_INTERRUPT 1
| TW_STATUS_MICROCONTROLLER_READY 1
| TW_STATUS_RESPONSE_INTERRUPT 1
| TW_STATUS_RESPONSE_QUEUE_EMPTY 4
| TW_STATUS_UNEXPECTED_BITS 3
| TW_STATUS_VALID_INTERRUPT 2
| Tx0DescError 1
| Tx0LateColl 1
| Tx0ManyColl 1
| Tx0NoCarrier 1
| Tx0Underflow 1
* tx 1
&& tx")) 1
+ tx 1
* Tx 1
* TX 1
| TX_16_COL 2
| TX_16COLLISIONS 1
| Tx1ComplIntr 3
| Tx1LastSeg 2
| Tx1SetupPkt 1
| Tx1WholePkt 4
+ TX2LFDA 2
* TX_2X_PAGES 1
+ TX_2X_PAGES 5
| TX3912_CLK_CTRL_SIBMCLKDIV_2 2
+ tx3912fb_size 4
| TX3912_INT2_UARTABREAKINT 1
| TX3912_INT2_UARTAEMPTYINT 1
| TX3912_INT2_UARTAFRAMEERRINT 1
| TX3912_INT2_UARTAPARITYINT 1
| TX3912_INT2_UARTARXINT 1
| TX3912_INT2_UARTATXOVERRUNINT 2
| TX3912_INT6_ENABLE_HIGH_PRIORITY 2
| TX3912_UART_CTRL1_ENUART 2
| TX3912_UART_CTRL1_EVENPARITY 4
| TX3912_VIDEO_CTRL1_DISPON 2
| TX3927_DMA_MCR_LE 1
| TX3927_DMA_MCR_MSTEN 1
< TX3927_NR_TMR 1
* TX3927_NUM_IR 2
| TX3927_PCIC_LBC_IBSE 1
| TX3927_PCIC_LBC_ILIDE 1
| TX3927_PCIC_LBC_ILMDE 1
| TX3927_PCIC_LBC_TIBSE 1
| TX3927_PCIC_TC_IF8E 1
| TX3927_PCIC_TC_OF8E 1
| TX39_CONF_CWFON 2
| TX39_CONF_DCE 2
| TX39_CONF_HALT 4
| TX39_CONF_ICE 2
| TX39_CONF_WBON 2
| TX49_CONF_IC 8
| Tx5 2
| Tx6 2
| Tx7 2
== tx 8
| Tx8 26
< tx 9
< TX_AAL5_LIMIT 1
| TxAborted 6
| TXACKflag 2
== txaddr 1
| TXA_DIS_ALLOC 6
< TXA_MAX_VAL 2
| TXA_START_RC 2
| TxAutoPad 1
| TxAvailable 17
* tx_average_pps 1
>> TX_BASE 3
| TX_BASE 3
| tx_batch_mode 1
| TXBF1 4
== TxBlock 1
+ tx_block 11
+ txblock 2
+ TxBlock 2
* TXBLOCKZ 10
+ TXBLOCKZ 2
+ TxBranchSel 1
+ tx_buf 1
* TX_BUF_ALLOC 2
+ TX_BUF_ALLOC 2
< TXBUFCNT 1
+ TXBUFCNT 1
| TX_BUF_COUNT_ERROR 1
| Tx_BUF_EMP 3
+ tx_buff 5
&& tx_buffer 1
+ tx_buffer 1
* TX_BUFFERS 1
< TX_BUFFERS 2
< TX_BUFFS_AVAIL 9
* TX_BUFF_SIZE 4
< TX_BUF_SIZE 1
< TXBUFSIZE 1
+ tx_bufsize 3
+ TX_BUF_SIZE 4
+ TXBUFSIZE 4
* TX_BUF_SIZE 5
| TX_BUS_MASTER_COMPLETE 1
| TX_BUSY 21
| tx_bytes 1
+ tx_bytes 2
< tx_bytes 4
| TxCarrierIgn 1
| TxCarrierLost 2
| TX_CATBUF1 2
+ TXCDA_1 1
+ txcfg 5
| TXCFG_HBI 2
== tx_channel 1
< tx_channel 2
== TX_CHANS 2
< TX_CHANS 5
+ TxChecksum 2
== tx_cmd 1
+ tx_cmd 1
+ TxCmd 1
< tx_cnt 1
* txcnt 1
< tx_coalesce 2
>> TxColCntShift 1
+ TxColCntShift 1
| TX_COLL 1
| TX_COLLISION 1
| TxCollRetry 1
| TxComplete 4
+ TxCompletionAddr 1
+ txcon 1
== txcon 2
+ TxConfig 9
+ TxConsumerIdx 1
< txcount 1
< TXCOUNT 1
+ TX_CPU_BASE 1
| TxCRCEn 1
| TxCRC_ENAB 3
+ TXCSA_1 1
== txcsm 2
>> txcsmr 1
== txcsmr 2
| TXCTL_TXEX 2
| TXCTL_TXOK 2
+ TxCtrl 5
| TX_CTRL_CHECK_DEFAULT 2
| TX_CTRL_EOF 2
| TX_CTRL_EOF_IRQ 1
| TX_CTRL_OWN_BMU 4
| TX_CTRL_SOFTWARE 6
| TX_CTRL_STF 2
| TX_CTRL_ST_FWD 1
+ TxCurPtr 1
+ txd 10
+ TXD 2
+ TXD_ADDR 4
| TXDCTRL_EOF 1
| TXDCTRL_SOF 2
| Tx_Defer 1
| TX_DEFER 1
+ tx_desc 1
< TX_DESC_CNT 1
* TX_DESC_CNT 2
+ TxDescCtrl 2
| TxDescID 1
| TxDescIntr 1
< TX_DESC_MAX 2
+ TX_DESC_MAX 4
== tx_descpage 1
+ TXDESCQ_1 1
+ TXDESCQCNT_1 2
| TXD_FLAG_CPU_POST_DMA 4
| TXD_FLAG_VLAN 1
| TxDied 9
| TxDIS 4
+ TXD_LEN_FLAGS 1
| TXD_LENGTH 4
>> TXD_LEN_SHIFT 2
+ TXD_LEN_SHIFT 2
+ TXDMA 1
< TX_DMA_BUF 1
+ TxDMABurstSizeShift 2
| TXDMA_CFG_ENABLE 2
+ txdmacount 1
+ TxDMACtrl 2
| TX_DMA_ENABLE 1
+ TxDMAPollPeriod 2
>> TxDMAShift 5
+ TxDMAShift 5
>> TXD_MSS_SHIFT 1
+ TXD_MSS_SHIFT 1
== TX_DONE 1
| TX_DONE 1
| TxDone 2
* tx-done 4
| TX_DONE_BIT 2
+ tx_done_idx 1
| TXD_OWN 1
+ txdp 2
>> TxDRNT_shift 2
+ TxDRNT_shift 2
| TXDSCR_FLAGS_OWN 1
| TXDSCR_FLAGS_STP 1
* TXD_SIZE 4
| TXD_SOP 4
+ TXD_VLAN_TAG 1
>> TXD_VLAN_TAG_SHIFT 1
+ TXD_VLAN_TAG_SHIFT 2
| TxENAB 32
>> TX_END 2
| TX_ENP 2
+ TXENQ_1 3
== tx_entry 1
| TxEOM 5
| TX_ERR 1
| TxERR 2
| TxErr 9
| TxErrorMask 1
== tx_errs 1
| tx_errs 6
| tx_event 1
| TxEvt 1
| Tx_ExColl 2
| TX_FAILED16 4
| TXFD 1
+ TX_FD_NUM 1
< TX_FD_NUM 4
>> txfifo 1
+ _TX_FIFO 1
+ TX_FIFO 22
+ TXFIFO 4
| TXFIFOE 2
+ tx_fifo_in 1
| TXFIFO_MT 1
+ tx_fifo_out 1
>> TX_FIFO_THRESH 2
| TxFIFOUnder 3
| TxFIFOUnderflow 6
>> TxFILLT_shift 2
+ TxFILLT_shift 2
| TXFLAG_CSENABLE 2
| TXFLAG_EOP 2
| TXFLAG_OWN 2
| tx_flags 2
| TXFLAG_SIZE 6
| TXFLAG_SOP 2
== tx_flow 1
+ _TXF_OUTP 1
| TX_FRAME_ABORTED 1
| TX_FRAME_COMPLETE 2
+ TxFrameId 1
+ TxFramesOK 1
+ TX_FREE 3
+ TxFree 5
| TXFREEflag 3
+ TxFreeThreshold 3
| TX_FRTL 1
| tx_fstatus 1
+ TX_GAP 1
< tx_get 2
+ tx_get 4
+ TxGfpMem 2
| TXGROUP 2
| TxHBI 2
>> TXHDR_CHAINCONTINUE 1
>> TXHDR_FLAGS 1
| TXHDR_TRANSMIT 4
== tx_head 1
+ TX_HEADER_LENGTH 2
| TxHeartIgn 1
+ TxHiPriFIFOThreshShift 2
| TX_HRT_BEAT 1
| TXIC 4
| TX_INT 3
< txintcount 2
+ TXINTE 2
| TxINT_ENAB 11
>> TxInterFrameGapShift 1
+ TxInterFrameGapShift 1
| TX_INTR 1
+ TX_INTR 11
+ TxIntrCtrl 2
+ TX_INTR_REG 16
+ TxIntrSel 1
< tx_int_var 1
| tx_int_var 3
+ tx_ip 3
| TxJabber 2
| TX_JABBER_ERR 1
+ TxJumboFrames 4
| txLast 2
| TX_LATE_COL 2
| Tx_LateColl 1
+ TXLBA 2
| TX_LCAR 1
| TX_LCOL 1
| TXLD 5
+ tx_left 1
< tx_left 3
< tx_len 1
+ tx_len 1
< TX_LEN 1
+ txlen 2
+ TX_LENGTHS_IPG_CRS_SHIFT 3
+ TX_LENGTHS_IPG_SHIFT 3
+ TX_LENGTHS_SLOT_TIME_SHIFT 3
| TxLinkFail 1
== TxLock 1
+ txlog_cur_entry 1
< TX_LOG_LEN 1
+ TX_LOG_LEN 2
>> TX_LOG_RING_SIZE 2
| TX_LOSS_CARRIER 2
| TX_LOST_CRS 5
| TX_LOST_CTS 1
| TxMACEnable 4
| txmac_stat 5
+ tx_mask 1
+ TX_mask 14
< TxMax 1
+ TX_MAX_BURST 1
| TxMaxCol 1
| TX_MAX_COL 1
+ TX_MODE 2
+ TxMode 6
| TX_MORE 1
+ TX_MULTICAST_SIZE 1
>> TxMXDMA_shift 2
+ TxMXDMA_shift 2
| Tx_NCarr 1
| TX_NCOL_MASK 4
+ tx_negate_fifo_level 1
| TxNormalCollExp 1
| TX_NORMAL_OPERATION 2
* TX_NUM_FIFO 2
+ TX_NUM_FIFO 3
+ TxOctetsHigh 1
+ TxOctetsLow 1
| TxOff 2
== TX_OFF 2
| TX_OK 7
| TXON 1
| TxOn 4
| TxOutOfWindow 2
| TxOWC 1
| TXOWN 1
== tx_ox_id 1
+ TxPadLenShift 2
* TX_PAGES 11
+ TX_PAGES 22
< TX_PAGES 3
>> TX_PAGES 4
+ _TXP_BUF 1
+ _TXP_CNT 1
+ TXPDR 1
| TX_PENDING_PRIORITY_0 2
| TX_PENDING_PRIORITY_1 2
| TX_PENDING_PRIORITY_2 2
>> TxPhyAddr 1
< tx_pid 1
>> tx_pkt_start 1
| tx_pkt_start 1
+ _TXP_PNTR 1
* tx_pps_count 1
< txpred 2
+ TxPtr 5
< tx_put 2
+ tx_put 6
+ TX_QUEUE_LEN 11
* TX_QUEUE_LEN 2
+ TX_QUEUE_SIZE 2
+ TXR 2
>> tx_rate_bits 2
| TxRCMP 1
| TX_RDY 1
| TX_READY 2
+ tx_regions 1
| TxRESET 2
| TxResetBit 2
>> TxRetryShift 1
+ TxRetryShift 1
+ TxRingAddr 1
+ TX_RING_ENTRIES 3
< TX_RING_ENTRIES 5
+ TxRingHiAddr 2
< TX_RING_LEN 1
+ TX_RING_LEN 2
| TX_RING_LEN_BITS 2
< TX_RING_MOD_MASK 1
| TX_RING_MOD_MASK 4
+ TxRingPtr 3
>> TX_RING_SIZE 2
* TX_RING_SIZE 26
+ TX_RING_SIZE 67
< TX_RING_SIZE 96
== tx_ring_space 1
| TxRingWrap 1
< txroom 2
+ TXrptr 3
| TX_RTRY 1
== txrx 1
< txs 1
+ txs 3
+ TXS 6
== txseq 1
>> TXSF_EMPTY 3
+ TX_SIZE 2
== tx_skb 5
+ TX_SLOTS 1
< TX_SLOTS 9
| TX_SQE_ERROR 2
| TX_SQE_ERROR_ENBL 4
| Tx_SQErr 1
| txsr 18
| TX_STA_ERR 2
+ tx_start 1
| TX_START 1
+ TX_START 7
| TX_START_FRAME 2
< tx_start_pt 2
+ TxStartThresh 3
| tx_stat 1
| txstat 1
+ TxSTAT 1
| TXSTAT_16COLLISIONS 3
| TXSTAT_BABBLED 1
| TX_STAT_CTL_ERROR_MSK 1
>> TX_STAT_CTL_FRAME_SHF 1
+ TX_STAT_CTL_FRAME_SHF 1
>> TX_STAT_CTL_LENGTH_SHF 1
+ TX_STAT_CTL_LENGTH_SHF 1
| TX_STAT_CTL_OWNER_MSK 4
>> TX_STAT_CTL_OWNER_SHF 3
+ TX_STAT_CTL_OWNER_SHF 6
>> TX_STAT_CTL_STATUS_SHF 5
+ TX_STAT_CTL_STATUS_SHF 5
== tx_state 1
+ TXSTATQ_1 1
+ TXSTATQCNT_1 2
| TX_STAT_UNDRN 1
< tx_status 1
&& (tx_status 1
| tx_status 109
+ TxStatus 17
>> tx_status 2
== txStatus 2
&& txStatus 2
+ TX_STATUS 21
| txstatus 26
>> txstatus 4
== tx_status 5
| txStatus 5
| TXSTATUS_ABORT_SENT 3
| TXSTATUS_EOF_SENT 1
+ TX_STATUS_REG 9
| TX_STATUS_TX_COLL_MSK 1
| TXSTATUS_UNDERRUN 1
+ tx_stop 1
| TxStoreForw 1
| TX_STP 3
| TX_SZ_EOP 1
| TX_SZ_SOP 1
+ txt 2
== tx_tail 1
* tx_tail 1
+ tx_tail 1
| TX_TC_INT 3
| TX_T_DONE 1
| TX_TDR 1
| TxThresh10 1
+ TxThresh 3
+ TxThreshold 2
+ TxThreshShift 1
+ TX_TIMEOUT 3
< tx_trigger 2
| Tx_TxColl_MASK 2
| Tx_TxPar 1
| TX_UFLO 1
| TxUIE 2
+ tx_under 1
| Tx_Under 1
| TXUNDERRUN 1
| TxUnderrun 11
| TX_UNDERRUN 4
| TX_UND_RUN 1
| TxURN 2
>> tx_vc_bits 1
+ TxWaitSel 1
+ TXwptr 6
| TXx927_SIBGR_BCLK_T0 2
| TXx927_SIDISR_RDIS 3
| TXx927_SIDISR_TDIS 2
| TXx927_SIDISR_UFER 2
| TXx927_SIDISR_UOER 1
| TXx927_SIDISR_UPER 4
| TXx927_SIFCR_RFRST 2
| TXx927_SIFCR_TFRST 2
| TXx927_SIFLCR_RCS 4
| TXx927_SIFLCR_RSDE 5
| TXx927_SIFLCR_RTSSC 5
| TXx927_SIFLCR_TES 4
| TXx927_SILCR_SCS_IMCLK_BG 2
| TXx927_SILCR_UMODE_8BIT 1
| TXx927_SILCR_USBL_1BIT 1
| TXx927_TMTCR_CCDE 1
| TXx927_TMTCR_TCE 1
| TXx927_TMTITMR_TIIE 1
| TXx927_TMTITMR_TZCE 1
+ TXX927_TTY_MINOR_START 1
== typ 3
== TYP 3
== type0 1
| type_0_status 5
== Type 1
< TYPE_1_IRQS 2
* type 2
* type. 2
+ type 25
>> type 29
| TYPE2_INTR 2
== type 311
| type 86
< type 92
+ TYPE_ANY 1
| TYPE_BLS 1
+ TYPE_CARD 6
+ TYPE_CODE0 2
== TYPE_DATA 1
< TYPEDEF 22
== TYPE_DISK 2
== typeDouble 1
| TYPE_ELS 10
== TYPE_ERROR 2
== TYPE_EXTENDED_LS 1
== TYPE_FAULT 1
| TYPE_FCP 3
| TYPE_FC_SERVICES 1
== TYPE_LDST 1
< type_len 1
+ type_len 1
== TYPE_LLC_SNAP 1
== TYPE_MAESTRO2E 2
== TYPE_MDA 2
== type_needed 2
< typeno 1
== typeNone 1
== TYPE_ROM 2
== TYPE_RTA16 15
* types 3
== TYPE_SCANNER 1
== TYPE_SDAD 2
== typeSingle 2
== TYPE_TAPE 2
* type_trans 1
== TYPE_TWIN 2
< tz 1
| tz 1
* tz 1
== TZ_COOLING_MODE_ACTIVE 2
== TZ_COOLING_MODE_PASSIVE 2
< TZ_MAX_ACTIVE_THRESHOLDS 5
| TZ_STATE_ACTIVE 2
| TZ_STATE_PASSIVE 2
| _U 12
* u16cnt 1
| U 2
+ U 20
== u 21
< u 22
| u 3
| ((__u32) 2
| u32CLKCR1 4
== U32_MAX 1
+ u32_nr 4
* u 4
>> u 5
+ u 8
== U802ROMAGIC 1
== U802TOCMAGIC 1
== U802WRMAGIC 1
| u8 1
* UA 1
| UAC_BITMASK 2
| uac_bits 2
| UAC_NOFIX 1
| UAC_NOPRINT 2
| UAC_SIGBUS 1
* uaddr 1
| uaddr 2
+ uaddr 3
== uaddr 9
< ualt 1
< u_array_size 2
| UA_RSP 1
+ UART0_ADDR 5
+ UART1_ADDR 2
+ UART2_ADDR 1
+ UART3_ADDR 5
| uart6850_opened 1
+ uartaddr 8
+ UART_BASE 2
| UART_CLEAR_FIFO 12
+ UART_CLK 12
+ UART_DLL 3
+ UART_DLM 3
+ UART_EFR 1
+ UART_FCR 12
| UART_FCR7_64BYTE 6
| UART_FCR_CLEAR_RCVR 16
| UART_FCR_CLEAR_XMIT 14
| UART_FCR_ENABLE_FIFO 12
| UART_FCR_R_TRIGGER_1 1
| UART_FCR_R_TRIGGER_8 1
| UART_FCR_TRIGGER_1 3
| UART_FCR_TRIGGER_14 1
| UART_FCR_TRIGGER_8 3
| UART_FCTR_RX 2
| UART_FCTR_TX 2
+ UART_IER 29
| UART_IER_MSI 5
| UART_IER_RDI 10
| UART_IER_RLSI 6
| UART_IER_THRI 1
+ UART_IIR 8
| UART_IIR_ID 4
| UART_IIR_NO_INT 8
+ UART_INTR 1
>> uartio_index 1
+ UART_LCR 19
| UART_LCR_DLAB 21
| UART_LCR_PARITY 1
| UART_LCR_WLEN8 1
+ UART_LSR 29
| UART_LSR_BI 7
| UART_LSR_DR 11
| UART_LSR_FE 16
| UART_LSR_OE 12
| UART_LSR_PE 30
| UART_LSR_TEMT 18
| UART_LSR_THRE 29
== UART_MCR 1
+ UART_MCR 13
| UART_MCR_DTR 50
| UART_MCR_LOOP 2
| UART_MCR_OUT1 13
| UART_MCR_OUT2 11
| UART_MCR_RTS 68
+ UART_MOD_CNTRL 1
+ UART_MSR 2
| UART_MSR_ANY_DELTA 8
| UART_MSR_CTS 43
| UART_MSR_DCD 52
| UART_MSR_DCTS 7
| UART_MSR_DDCD 21
| UART_MSR_DDSR 7
| UART_MSR_DSR 23
| UART_MSR_RI 26
| UART_MSR_TERI 7
== UART_NO_CHAR 3
| UART_RSA_MSR_FIFO 8
+ UART_RX 9
| UART_SCCM_RX 4
+ UART_SCR 2
| UART_STARTECH 2
+ uart_states 1
== UART_TIMEOUT 2
+ UART_TX 14
| UART_USE_FIFO 10
| UBR_EN 2
* UBSEC_3DES_KEY_LENGTH 1
== ubsec_commands 2
< UBSEC_DEVICEDUMP 1
| UBSEC_DH_SHARED 2
| UBSEC_DSA_SIGN 2
| UBSEC_EXTCHIPINFO_3DES 2
== UBSEC_FAILDEVICE 1
< UBSEC_HMAC_LENGTH 3
== UBSEC_MAC_MD5 1
== UBSEC_MAC_SHA1 1
< ubsec_major_number 1
== UBSEC_MATH_DBLMODEXP 2
== UBSEC_MATH_MODREM 1
< UBSEC_MAX_FRAGMENTS 11
* UBSEC_MAX_FRAGMENTS 4
+ UBSEC_MAX_FRAGMENTS 5
< UBSEC_MAXREGISTERS 1
* UBSEC_MD5_LENGTH 1
| UBSEC_RSA_PUBLIC 2
== UBSEC_SELFTEST 1
* UBSEC_SHA1_LENGTH 1
== UBSEC_STATUS_INVALID_PARAMETER 2
== UBSEC_STATUS_SUCCESS 25
== UBSEC_STATUS_TIMEOUT 5
+ ubspstore 2
+ ubus_addr 4
>> uc_1 1
== uc 2
| uc 6
< ucable 2
+ ucable 2
| UCBF_MATCHED 2
| UCBF_MIRRORED 8
| UCBF_REBUILD 1
| UCBF_SURVIVOR 5
< uchar_end_in_config 3
== uchButtonSecond 1
| uchButtonSecond 1
== uch_ButtonStateSecond 1
== uch_ButtonStateThird 1
== uchButtonThird 1
| uchButtonThird 1
== ucInboundMessageType 3
== ucmsg 12
+ ucode_data 2
< UCODE_MAX_DWORDS 1
+ UCODE_MAX_DWORDS 1
== UCODE_PRESENT 1
< uCount 2
== ucp 3
== ucs 1
>> ucs 2
| ucs 2
< ucs 5
| UCTRL_ENA_TXINT 2
| UCTRL_INTR_RXNE_MSK 1
| UCTRL_INTR_RXNE_REQ 1
| UCTRL_RXINTEN 2
== ud 2
== ud2 1
&& u_data 6
| udb_reg 2
| UDC 3
>> udelay 1
* udelay 2
* udelayed 2
| UDF 1
+ UDF_EXTENT_LENGTH_MASK 1
+ UDF_FLAG_NLS_MAP 4
+ UDF_FLAG_STRICT 1
+ UDF_FLAG_UNDELETE 1
+ UDF_FLAG_UNHIDE 1
+ UDF_FLAG_USE_AD_IN_ICB 2
+ UDF_FLAG_USE_SHORT_AD 1
+ UDF_FLAG_UTF8 3
+ UDF_I_LENALLOC 2
< udfLen 1
== udfLen 2
< UDF_MAX_READ_VERSION 1
< UDF_MAX_WRITE_VERSION 1
+ UDF_NAME_LEN 2
< UDF_NAME_LEN 6
* UDF_NAME_PAD 1
< UDF_VERS_USE_EXTENDED_FE 1
< UDF_VERS_USE_STREAMS 1
< UDID_LENGTH 1
== UDID_LENGTH 1
| udma_speed_flag 5
| UDPChecksumEnable 1
+ UDPCheckSumErrors 4
| UDPChksumValid 2
== UDP_CPIPE_TYPE 4
| UDPError 2
| UDPFail 2
== UDP_FPIPE_TYPE 2
+ udph 1
+ UDP_HTABLE_SIZE 14
< UDP_HTABLE_SIZE 4
== UDP_INVALID_TYPE 3
+ udplen 1
>> udp_length 20
| udp_length 5
+ udp_length 5
+ UDP_OFFSET 5
== UDP_PKT_FRM_NETWORK 3
== UDP_PKT_FRM_STACK 5
== udp_pkt_src 8
== UDP_PTPIPE_TYPE 2
== udpsock 1
== udp_type 12
== UDP_XPIPE_TYPE 1
| UDRN 1
+ UDRN 6
&& !u->durb[1].urb.transfer_buffer 2
== u_entry 2
< uf 1
== uf 1
+ ufdset 10
| u_flag 9
| uflags 2
| UFLO 1
* ufmtb 3
>> UFOAD_MAGIC 1
| UFOAD_MAGIC 1
+ UFR 6
< uframe 2
>> uframe 2
| uframe 2
+ uframe 6
< uframes 1
== uframes 1
| UFR_TXTL 4
* ufs 1
== UFS_CGNO_EMPTY) 1
| UFS_DE_44BSD 2
| UFS_DE_OLD 6
< UFS_MAXFRAG 4
+ UFS_MAX_GROUP_LOADED 1
< UFS_MAX_GROUP_LOADED 4
< UFS_MAXNAMLEN 1
| UFS_MOUNT_UFSTYPE 4
== UFS_MOUNT_UFSTYPE_44BSD 1
== UFS_MOUNT_UFSTYPE_SUN 1
== UFS_MOUNT_UFSTYPE_SUNx86 1
+ UFS_NDADDR 2
< UFS_NDIR_FRAGMENT 1
+ UFS_NINDIR 8
* UFS_SBLOCK 1
+ UFS_SECTOR_SIZE 1
== UFS_SECTOR_SIZE 3
| UFS_ST_MASK) 1
| UFS_ST_MASK 16
== ufstype 3
| UFS_UID_44BSD 2
| UFS_UID_EFT 2
| UFS_UID_MASK 2
| UFS_UID_OLD 4
+ ufwbuf 1
* ugh 1
+ uh 3
>> UHCI_NULL_DATA_SIZE 6
< UHCI_NUMFRAMES 1
< UHCI_NUM_SKELQH 3
< UHCI_NUM_SKELTD 2
| UHCI_PTR_BITS 2
* UHCI_PTR_DEPTH 3
| UHCI_PTR_DEPTH 4
* u_hi 2
< ui 1
* ui 1
>> ui 2
+ ui 2
* uid 1
== uid 5
< UIDHASH_SZ 1
< u_index 1
== uinterface 1
== UINT_MAX 2
* UINT_MAX 3
== UIOCNOIBLOCK 1
< UIO_FASTIOV 8
* UIO_MAXIOV 1
< UIO_MAXIOV 8
== ui_ptr 1
+ uip_watchdog 3
< ul 2
+ ul 2
>> ulAddr 5
== ulangid 1
| ulangid 2
== ulawbyte 1
| ulBuff 16
>> ulBuff 3
>> ulDSPAddr 7
== uLeft 2
< uLeft 5
+ u_len 2
== ulen 3
< ulen 5
>> ullval 1
>> ulMsaAddr 2
< u_lo 1
* u_lo 2
< ULOG_MAXNLGROUPS 2
+ ((ULONG) 5
+ ULONG_MAX 2
< ULONG_MAX 3
* ULONG_MAX 3
== ulStatus 1
>> ultemp 6
== ULTRA20M_MODE 2
+ ULTRA32_BASE 1
+ ULTRA32_CFG2 2
+ ULTRA32_CFG3 1
+ ULTRA32_CFG5 6
+ ULTRA32_CFG6 3
+ ULTRA32_CFG7 1
+ ULTRA32_IDPORT 2
+ ULTRA32_NIC_OFFSET 1
>> ultraenb 1
| ultraenb 1
+ ULTRA_ENB 7
+ ULTRA_MAX_DATA 1
+ ULTRA_NIC_OFFSET 2
== UltraPermitted 2
+ ULTRASTOR_MAX_CMDS 1
* ULTRASTOR_MAX_CMDS 2
< ULTRASTOR_MAX_CMDS 4
* u_margin 1
+ umargin 2
| umask 2
< umin 2
< umout 2
| UMP_PORT_DIR_IN 1
| UMP_PORT_DIR_OUT 1
| UMP_UART_LSR_DATA_MASK 1
| UMP_UART_LSR_TX_MASK 2
* UMSDOS 1
== UMSDOS_CREAT_EMD 2
== UMSDOS_DOS_SETUP 2
== UMSDOS_EMD_NAMELEN 2
== UMSDOS_GETVERSION 3
== UMSDOS_INIT_EMD 2
< UMSDOS_MAXNAME 2
== UMSDOS_PSDROOT_LEN 1
+ UMSDOS_PSDROOT_LEN 2
== UMSDOS_READDIR_DOS 2
== UMSDOS_READDIR_EMD 2
+ UMSDOS_REC_SIZE 3
* UMSDOS_REC_SIZE 6
== UMSDOS_RENAME_DOS 2
== UMSDOS_RMDIR_DOS 2
+ UMSDOS_SPECIAL_DIRFPOS 1
== UMSDOS_STAT_DOS 2
== UMSDOS_UNLINK_DOS 2
== UMSDOS_UNLINK_EMD 2
< un0 1
+ un0 1
< un 1
< un1 1
+ un1 1
== un 3
* unable 5
< unacked 1
< unaligned_count 1
+ unaligned_len 4
+ uname 5
* unclaim 1
* uncompressing 1
* unconfigured 1
< #UNDEF 12
== UNDEFINED_IRQ 1
| UNDERFLOWEXCEPTION 1
&& underl 1
| underline 1
| UNDERRUN 3
* underscore 1
* understand 1
* understands. 1
< undo 1
* Undo 1
* Undocumented 1
== undone 1
< undone 3
+ undone 4
* UNFM_P_SIZE 11
== unfm_ptr 1
+ unfrag_len 5
== UNGERMANN 1
+ UNGERMANN_MAC_ID 1
* Unhandled 1
== uni 4
>> uni 4
| uni 72
| uni_char 1
>> unicode 2
< unicode_size 1
| UNI_DIRECT_BASE 1
| UNI_DIRECT_MASK 1
+ UNI_IO_BASE 1
* unilen 1
< unilen 2
== UNIMPLEMENTEDEXCEPTION 1
| UNIMPLEMENTEDEXCEPTION 1
* UniNorth 1
== uninorth_rev 1
< uninorth_rev 5
* uninterrupted. 5
< UNION 20
== Uniq 1
>> Uniq 1
| uniqueID 2
+ UNI_SCC1A_CTRL 1
== unit 11
* unit 14
| unit 19
>> unit 25
+ unit 40
< unit 55
== UNIT_ATTENTION 6
| UNIT_DIRECTORY_MODEL_ID) 1
== UNIT_DIRECTORY_VENDOR_TEXT 1
== UnitId 1
< UnitId 2
+ UnitId 4
< unit_no 1
+ units 1
< units 6
< units_left 2
* UNIX98_NR_MAJORS 1
+ UNIX98_NR_MAJORS 1
< UNIX98_NR_MAJORS 3
+ UNIX98_PTY_MASTER_MAJOR 1
+ UNIX98_PTY_SLAVE_MAJOR 2
* unix_date 12
< unix_date 2
+ UNIX_HASH_SIZE 3
== uni_xlate 1
+ unix_table_lock 1
* unknown 2
== unknown 8
* unknown/illegal. 2
* unknown/unsupported 1
* unless 2
&& unlimited 1
== UNLINK_ASYNC_STORE_URB 1
* unmap 1
| unmasked 2
+ unmoved_loc 5
< unnamed_dev_nmaj 1
* unnamed_dev_nmaj 2
* unregister_probe_stridx 1
* unreliable 3
== unresolved_count 1
* unsafe 1
== UNSET_HASH 5
== (unsigned 1
| ((unsigned 1
&& (((unsigned 1
+ unsigned 1
+ (unsigned 2
< UNSIGNED 954
== (unsigned)((~b) 1
| UNSOLICITED_COMMAND 2
| UNSOLICITED_CONTROL 1
| UNSOLICITED_DATA 2
&& unsupported 1
+ UntaggedDeviceCount 1
== untagged_queue_depth 1
* (untested) 2
* Until 1
* until 6
+ unused 1
+ Unused 1
* unused 2
&& unused 2
== UNUSED_CMND 1
| UNUSED_ERR 1
+ UNUSED_IRQ 1
| unused_IRQ 2
>> unused_IRQ 3
== unused_objectid 1
+ unused_objectid 1
+ UNW_CACHE_SIZE 1
< UNW_CACHE_SIZE 2
< UNW_HASH_SIZE 1
+ UNW_LOG_HASH_SIZE 1
< UNW_NUM_REGS 1
< UNW_REG_B5 1
+ UNW_REG_F16 1
< UNW_REG_F31 1
< UNW_REG_F5 1
== UNW_REG_PSP 1
< UNW_REG_R4 2
< UNW_REG_R7 2
+ unwritten 3
== uoff 2
* up. 1
* up 24
| up 4
== up 5
| UPA_CONFIG_MID 2
| upaid 6
< upcase_len 2
>> UPCASE_LENGTH 2
| UPCOMPACK 6
| UPCOMPINT 1
| UpComplete 6
== uPD98401_AAL5_ES_DEACT 1
== uPD98401_AAL5_ES_FREE 1
| uPD98401_BURST8 2
>> uPD98401_CHAN_ADDR_SHIFT 2
+ uPD98401_CHAN_ADDR_SHIFT 2
| uPD98401_CHAN_RT 4
| uPD98401_IA_B0 4
| uPD98401_IA_BALL 4
>> uPD98401_IA_TGT_SHIFT 4
+ uPD98401_IA_TGT_SHIFT 4
>> uPD98401_IM_I_SHIFT 1
+ uPD98401_IM_I_SHIFT 1
| uPD98401_INT_CPE 1
| uPD98401_INT_MF 1
| uPD98401_INT_MM 1
| uPD98401_INT_PI 1
| uPD98401_INT_RQA 1
| uPD98401_INT_RQU 1
| uPD98401_INT_SBE 1
| uPD98401_INT_SPE 1
>> uPD98401_PC_C_SHIFT 1
+ uPD98401_PC_C_SHIFT 1
>> uPD98401_POOL_SHIFT 1
+ uPD98401_POOL_SHIFT 1
>> uPD98401_RXFP_BFSZ_SHIFT 1
+ uPD98401_RXFP_BFSZ_SHIFT 1
+ uPD98401_RXFP_BTSZ_SHIFT 1
| uPD98401_TXI_CONN 2
| uPD98401_TXPD_DP 4
* uPD98401_TXPD_SIZE 1
| uPD98401_TXPD_V 2
| uPD98402_INT_LOS 1
| uPD98402_INT_PCO 1
| uPD98402_INT_PFM 1
| uPD98402_INT_RFO 2
| uPD98402_PFM_B1E 1
| uPD98402_PFM_B2E 1
| uPD98402_PFM_B3E 1
| uPD98402_PFM_LFEB 1
| uPD98402_PFM_PFEB 1
* update() 1
&& update 1
* UPDATE: 1
* Update 2
* update 4
* updated 1
* updated. 1
| UPDATE_PULSE_ASLEEP 1
| UPDATE_PULSE_AWAKE 1
+ update_req 1
| UPDATE_STATIC_BRIGHTNESS 4
| UpdateStats 1
== update_status 2
== update_token 1
< up_de 1
== updelay 1
* updelay 1
+ updelay 1
< updelay 2
== UPD_IMMEDIATE 1
== UP_EVT 1
| up_flag 3
&& up_flag 3
+ up_flag 4
+ UpListPtr 4
== upmask 1
| upper 1
* upper 1
>> upper 2
+ upper 4
* UPPER_BIT_RUBIN 1
< UPPER_BIT_RUBIN 3
>> upper_io_end 1
>> upper_io_start 1
< upper_limit 1
* upper_margin 1
+ upper_margin 2
== upstream 1
+ upstream 2
+ uptes 2
* uptime 3
== upto 2
+ uptodate 1
== uptodate 2
== uptr 3
< uq 1
>> uq 2
== urb 28
* URBDATA_QUEUE_MAX 1
+ URBDATA_SIZE 1
< urb_debug 1
== urb_debug 1
== urbp 1
&& (urb->pipe); 1
< urbs_end 2
< urb_state 1
== urb_state 3
+ URB_TRANSFER_BUFFER_SIZE 1
== urb_value 2
< uRead 2
+ UREG_G1 3
+ UREG_I0 6
+ UREG_I1 3
+ UREG_I2 3
< UREG_I7 4
< urg_offset 2
+ uri 2
+ uri_len 1
+ urnat_addr 2
* us. 1
+ us 1
== US14F_PRODUCT_ID_0 1
< us 2
* us 6
< USA 1
== US_ACT_EXIT 1
* Usage: 1
< USAGE 3
== usage_count 2
< usages 1
== usages 1
== usax 1
* USB 3
| USB_ASYNC_UNLINK 5
| USBAT_UIO_1 4
| USBAT_UIO_ACKD 1
| USBAT_UIO_DRVRST 1
| USBAT_UIO_EPAD 4
| USBAT_UIO_OE0 2
| USBAT_UIO_OE1 4
== USB_CLASS_AUDIO 1
+ USBCMD 22
| USBCMD_CF 6
| USBCMD_FGR 1
| USBCTL_DISCONN_OTHER 2
| USBCTL_DISCONN_THIS 2
| USBCTL_ENABLE_DEFAULTS 2
| USBCTL_ENABLE_LANG 2
| USBCTL_ENABLE_MFGR 2
| USBCTL_ENABLE_PROD 2
| USBCTL_ENABLE_SERIAL 2
| USBCTL_FLUSH_OTHER 4
| USBCTL_FLUSH_THIS 2
| USBDEV_CS_NAK 2
| USBDEV_CS_SU 2
== USBDEVFS_REAPURB32 6
| USBDEV_FSTAT_UF 4
| USB_DEVICE_ID_MATCH_DEVICE 2
| USB_DEVICE_ID_MATCH_INT_INFO 2
| USB_DEVICE_ID_MATCH_PRODUCT 1
| USB_DEVICE_ID_MATCH_VENDOR 1
+ USB_DEVICE_ID_WACOM_GRAPHIRE 2
+ USB_DEVICE_ID_WACOM_INTUOS2 4
+ USB_DEVICE_ID_WACOM_INTUOS 4
+ USB_DEVICE_ID_WACOM_PL 5
| USB_DIR_IN 45
== USB_DIR_IN 5
| USB_DIR_OUT 45
| USB_DISABLE_SPD 1
>> USB_DT_CONFIG 1
< USB_DT_CONFIG_SIZE 1
>> USB_DT_DEVICE 1
| USB_DT_DEVICE 1
>> USB_DT_HUB 1
< USB_DT_INTERFACE_SIZE 1
>> USB_DT_STRING 2
== USB_ENDPOINT_XFER_BULK 1
== USB_ENDPOINT_XFER_INT 2
+ USBFLBASEADD 2
+ USBFRNUM 2
+ USBINTR 2
| USBINTR_RESUME 4
* USBLP_BUF_SIZE 1
< USBLP_FIRST_PROTOCOL 2
< USBLP_LAST_PROTOCOL 4
< USBLP_MAX_PROTOCOLS 1
< USBLP_MINORS 1
< USB_MAXBUS 1
+ USB_MAXCHILDREN 1
< USB_MAXCHILDREN 3
< USB_MAXINTERFACES 2
&& usb_pipecontrol 1
+ USB_PORT_FEAT_C_CONNECTION 1
+ USB_PORT_FEAT_C_ENABLE 1
+ USB_PORT_FEAT_CONNECTION 1
+ USB_PORT_FEAT_C_OVER_CURRENT 1
+ USB_PORT_FEAT_C_RESET 1
+ USB_PORT_FEAT_ENABLE 1
+ USB_PORT_FEAT_HIGHSPEED 2
+ USB_PORT_FEAT_LOWSPEED 1
+ USB_PORT_FEAT_OVER_CURRENT 1
+ USB_PORT_FEAT_POWER 1
+ USB_PORT_FEAT_RESET 1
+ USB_PORT_FEAT_SUSPEND 1
+ USBPORTSC1 11
+ USBPORTSC2 3
| USBPORTSC_CCS 4
| USBPORTSC_CSC 4
| USBPORTSC_LSDA 4
| USBPORTSC_PE 4
| USBPORTSC_PEC 4
| USBPORTSC_PR 4
| USBPORTSC_SUSP 4
| USB_PORT_STAT_C_CONNECTION 5
| USB_PORT_STAT_C_ENABLE 1
| USB_PORT_STAT_CONNECTION 8
| USB_PORT_STAT_C_OVERCURRENT 1
| USB_PORT_STAT_C_RESET 1
| USB_PORT_STAT_C_SUSPEND 1
| USB_PORT_STAT_ENABLE 5
| USB_PORT_STAT_HIGH_SPEED 1
| USB_PORT_STAT_LOW_SPEED 1
| USB_PORT_STAT_RESET 2
| USB_QUEUE_BULK 6
| USB_RECIP_DEVICE 13
| USB_RECIP_ENDPOINT 18
| USB_RECIP_INTERFACE 40
| USB_RECIP_MASK 1
| USB_REQ_CLEAR_FEATURE 2
| USB_REQ_GET_CONFIGURATION 1
| USB_REQ_GET_DESCRIPTOR 1
| USB_REQ_GET_INTERFACE 1
| USB_REQ_GET_STATUS 2
| USB_REQ_SET_ADDRESS 1
| USB_REQ_SET_CONFIGURATION 1
| USB_REQ_SET_FEATURE 2
| USB_REQ_SET_INTERFACE 1
| USB_RT_HUB 2
| USB_RT_PORT 1
== USB_SPEED_HIGH 6
== usbstatus 1
== USB_ST_DATAUNDERRUN 4
== USB_ST_NOERROR 1
== USB_STOR_SCSI_SENSE_10_HDRSZ 2
+ USB_STOR_SCSI_SENSE_10_HDRSZ 4
< USB_STOR_SCSI_SENSE_10_HDRSZ 5
+ USB_STOR_SCSI_SENSE_HDRSZ 13
== USB_STOR_SCSI_SENSE_HDRSZ 2
< USB_STOR_SCSI_SENSE_HDRSZ 3
== USB_STOR_TRANSPORT_ABORTED 2
== USB_STOR_TRANSPORT_ERROR 1
== USB_STOR_TRANSPORT_FAILED 2
== USB_STOR_TRANSPORT_GOOD 51
+ USBSTS 6
| USBSTS_HCH 2
| USBSTS_HCPE 1
| USBSTS_HSE 1
| USBSTS_RD 1
== USB_ST_TIMEOUT 6
| USB_TIMEOUT_KILLED 7
| USB_TYPE_CLASS 45
| USB_TYPE_VENDOR 95
== US_BULK_TRANSFER_ABORTED 3
== US_BULK_TRANSFER_FAILED 2
== US_BULK_TRANSFER_GOOD 18
== US_BULK_TRANSFER_SHORT 2
+ USBVIDEO_NUMFRAMES 1
< USBVIDEO_NUMFRAMES 5
< USBVIDEO_NUMSBUF 10
| usBX 3
| USB_ZERO_PACKET 3
+ usc_OutDmaReg 1
+ usc_OutReg 3
* us_crt 4
== US_CTRL_SETUP 5
| usCX 7
< usdelay 1
| usDI 2
+ usDspBaseIO 1
== use 1
* use 17
* Use 3
>> useable_precision 1
+ useable_precision 2
+ use_active_neg 4
== usec 2
< usec 25
* usec 5
< USEC_PER_SEC 1
* USEC_PER_SEC 5
+ usecs 1
* usecs 11
== usecs 2
< usecs 4
* USECS_PER_JIFFY 1
< USECS_PER_JIFFY 13
+ USECS_PER_JIFFY 14
< usecs_per_tick 1
* usecs_per_tmr 1
== used 17
| used 4
+ used 47
* Used 5
* used 50
< used 7
+ usedf 7
< used_memory 2
+ used_sems 1
+ usedsize 1
| USE_IRDA 1
== use_lock 6
== usema 1
+ use_pio 2
== use_pm 1
< user 1
== user 2
* User 2
< user32 1
* user 7
+ user_addr 1
| useraddr 2
== useraddr 6
+ useraddr 8
< useraddr 9
== user_address 4
+ user_buf 2
+ userbuf 6
< user_buffer_length 1
< user_buf_size 1
* user_bytes_per_sec 2
== UserCommandString 5
< userCount 11
== userCount 11
== __USER_CS 4
== user_data 2
== userdata 4
== __USER_DS 2
>> __USER_DS 6
< USER_END 4
== UserGeometry 1
< userids 1
== userids 1
< user_len 4
+ user_len 5
== user_list 4
== usermem 3
+ user_msg 1
+ useroffs 5
< user_offset 1
| user_offset 1
+ user_offset 2
== userp 1
+ USER_PGD_PTRS 2
+ USER_PTRS_PER_PGD 34
< USER_PTRS_PER_PGD 7
< user_rbs_end 1
== user_recv 1
< USER_REGION_BEGIN 3
+ user_size 2
* user-space 2
== UserSpaceControllerInfo 1
== UserSpaceGetHealthStatus 1
== UserSpaceUserCommand 2
+ user_stack_base 1
+ user_stack_size 1
< USER_START 4
| user_tick 1
>> uservol 1
| uservol 1
+ uses 1
== use_sg 2
< use_sg 25
+ use_sg 4
== use_shmem 1
+ usesize 1
< UseTrackbuffer 1
== use_unit_num 3
&& use_utf8 1
| use_virtual_dma 1
+ USE_WINDOWSIZE 1
* USE_WINDOWSIZE 2
| US_FL_IGNORE_SER 2
< usglen 10
< USHRT_MAX 1
< usig 1
* Using 1
* using 5
== usIPCSource 1
| usIPCSource 1
>> usIsolationMask 1
| usIsolationMask 1
* usize 1
+ USLEEP_POLL 1
+ USLEEP_SLEEP 3
+ USLEEP_WAITLONG 1
+ us_m 4
+ us_min_mclk_extra 1
+ us_m_min 1
+ us_n 2
== usp 2
+ usp 2
< USP 3
< usPCNum 1
+ usPCNum 7
| u_speed 7
+ us_pipe_min 1
* uspi->s_ipg; 1
== US_PR_CBI 2
== US_PR_DPCM_USB 1
== US_PR_EUSB_SDDR09 1
+ USR 4
== usr_data 2
== usrose 1
== USRQUOTA 4
| usSI 14
>> usSI 4
== usSmapiID 1
== usSmapiOK 1
* usual 1
* us_video 1
+ us_video 2
== usx25 1
== ut 2
| UTCR3_RIE 2
| UTCR3_RXE 2
| UTCR3_TIE 1
| UTCR3_TXE 1
| utemp 5
< utf_char 1
| utf_char 1
>> utf_char 3
< utf_count 1
== utf_count 1
< utflen 2
< utfmax 2
>> utf_o 3
+ utilEESendCmdAddr 4
| utilEESendCmdAddr 8
* utime 1
< UT_INSTRUCTION_EXCEPTION 1
== utmp 2
* utotal 7
* utqd 2
| UTSR0_EIF 1
| UTSR0_RBB 5
| UTSR0_REB 3
| UTSR0_RFS 1
| UTSR0_RID 2
| UTSR0_TFS 1
| UTSR1_FRE 1
| UTSR1_RNE 1
| UTSR1_ROR 3
| UTSR1_TBY 1
| UTSR1_TNF 1
< UT_TRAP_INSTRUCTION_31 1
+ UT_TRAP_INSTRUCTION_31 2
>> uu 1
== uuid 1
+ UUID_LEN 28
< uUsed 4
+ uUsed 4
== uval 4
| uval 4
== uvd 11
| UWF 1
< uWritten 2
| v0 1
>> v0 2
< v1 1
== v1 2
| v1 20
< --v 132
* v 14
>> v1 5
< v2 1
== v2 1
| v2 2
+ v 23
| V24Out 2
>> v2 6
< V2_DQBLKSIZE 1
== V2_DQBLKSIZE 1
>> V2_DQBLKSIZE_BITS 2
+ V2_DQBLKSIZE_BITS 5
+ V2_DQSTRINBLK 1
== V2_DQSTRINBLK 2
< V2_DQSTRINBLK 3
+ V2_DQTREEDEPTH 3
>> v 31
* v3 10
>> v3 5
| v 35
< v3 6
== v 37
< v3_devs 1
| V3_LB_MAP_AD_LOW_EN 1
| V3_LB_MAP_TYPE_CONFIG 1
< v3_num 2
| V3_PCI_CFG_M_IO_DIS 1
| V3_PCI_CFG_M_IO_REG_DIS 1
* v4 1
< ++v 411
< v 45
* v4l_bufsize 5
< v4l_bufsize 6
* V4L_BYTES_PER_PIXEL 2
< v4l_linesize 2
+ v4l_linesize 2
* v4l_linesize 3
* v4l_nbufs 3
< v4l_nbufs 8
* va 1
== va 2
| va 2
+ va 2
>> va 20
< va 5
| VAC_A24_A16D32 2
| VAC_A24_A16D32_ENABLE 2
| VAC_A24_A24_CACHINH 2
| VAC_A24_D32_ENABLE 2
| VAC_A24_DATAPATH 2
| VAC_A24_MASK 2
< vac_cache_size 1
| VAC_CTRL_DSACK0 6
| VAC_CTRL_DSACK1 6
| VAC_CTRL_IOWR 6
| VAC_DECODE_DSACK 2
| VAC_DECODE_DSACKI 2
| VAC_DECODE_FPUCS 2
| VAC_DECODE_QFY_BNDR 2
| VAC_DECODE_QFY_DRAMCS 2
| VAC_DECODE_QFY_ICFSEL 2
| VAC_DECODE_QFY_SLSEL0 2
| VAC_DECODE_QFY_SLSEL1 2
| VAC_DECODE_RDR_SLSEL0 1
| VAC_DECODE_RDR_SLSEL1 1
| VAC_INT_CTRL_UART_B_DISABLE 2
| VAC_INT_CTRL_UART_B_PIO7 2
< vac_line_size 1
* vac_line_size 1
>> vac_memory_upper 1
+ VA_CMIC_BASE 1
| VAC_PIO_FUNC_UART_A_RX 2
| VAC_REG_ASIZ0 4
| VAC_REG_ASIZ1 2
| VAC_REG_WORD 2
== VAC_UART_B_TX 1
| VAC_UART_INT_RX_BREAK_CHANGE 1
| VAC_UART_INT_RX_ERRS 1
< VAC_UART_REG_NR 1
| VAC_UART_RX_DATA_MASK 1
| VAC_UART_STATUS_RX_ERR_FRAME 2
| VAC_UART_STATUS_RX_ERR_OVERRUN 1
| VAC_UART_STATUS_RX_ERR_PARITY 4
| VAC_UART_STATUS_RX_READY 1
| VAC_UART_STATUS_TX_EMPTY 4
== vaddr 2
>> vaddr 2
< vaddr 23
+ vaddr 31
| vaddr 4
+ vaddrbase 1
>> vaddress 2
| vaddress 2
+ VA_IC_BASE 4
| VAL0 1
== val0 2
< Val 1
== Val 1
>> Val 1
| Val 1
* Val 1
+ Val 1
| val_10 2
+ val1 1
| val1 10
== val1 13
< val1 2
>> val1 9
>> _val 2
== val2 18
| val2 2
>> val2 4
+ val2 4
>> val 246
< val2 6
< val 274
== val 281
&& val 3
== val3 2
== Val32 1
+ val 36
* val 51
| val 574
>> Val8 1
| Val8 1
== Val8 4
< Val8 9
>> val_hb 1
* valid 1
* valid. 1
&& valid 1
+ valid1 4
< valid 3
+ valid 4
| valid 7
* validated 1
< validation 1
| validation 1
== VALID_DEVICE_ID 1
| VALID_INTR_BYTE 2
< valid_lft 1
* valid_lft 1
== valid_lft 2
* valid_ticks 1
&& valisac 2
&& valkyrie_vram_reqd(default_vmode, 1
< val_len 1
< vallen 1
== vallen 1
+ val_len 2
== valret 2
+ vals 10
== valtype 1
&& !*value) 1
| Value 1
+ Value 1
== value 106
== Value 2
>> Value 2
* Value 2
| value 212
* value 24
+ value 26
* value. 3
&& value 6
< value 65
>> value 94
+ value_begin 1
| valueCRC 4
+ value_end 3
| value_ir 1
>> valueL 1
+ value_len 7
| value_or 2
>> valueR 1
+ values 3
* values 5
| value_tcr 3
| val_VG 1
| VAR 1
* var 2
+ var 25
&& var->htotal, 1
>> variable 1
+ variable 1
* variables. 5
* variables 6
== variation 1
>> variation 2
* Various 4
* various 9
+ varlastblock 3
< var_num 3
&& var->xres 1
&& var->yres 1
| vb 2
* vb 3
| VB_302B 2
| VB_30xLVX 2
+ vb 5
+ vback 2
+ vbase 1
| VB_CHRONTEL 1
| vbe 1
+ vbe 1
| VBFlags 5
+ VBIBUF_SIZE 1
* VBIDUMMY 1
< VBI_MAXLINES 1
* VBI_MAXLINES 3
+ vbios 22
* VBL 1
| vblank 1
+ VBLK_SIZE_HEAD 2
| VB_LVDS 1
+ vbr 1
== VBR_SCQSIZE 1
+ vbs 1
* vbs 2
| vbs 3
| VBS 6
| VB_SIS302B 12
| VB_SIS30xLV 2
| VB_SIS30xLVX 2
| VB_SIS30xNEW 6
< VBUF 2
+ vbuffer 2
< VBUFX 2
== vbus 1
+ VBW 2
&& v.bytesperline 1
| VC2_CTRL_ECDISP 2
| VC2_CTRL_EDISP 2
| VC2_CTRL_EVIDEO 2
| VC2_REGADDR_RAM 6
+ vc 6
== vc 9
| VC_ABR 1
< VCACHE_HASHSIZE 1
* vcache_lock 1
| VC_ACTIVE 1
== Vcc 1
== vcc 16
| VCC_3V_EN 2
| VCC_5V_EN 6
+ VC_CAPSLOCK 3
< vccs 1
&& v.channel 1
== vci0 1
>> vci 1
| vci 1
== vci 15
&& vci 2
* vci 3
< vci 7
+ vci_bits 3
+ vci_dsc 5
* vclk 1
< VClk 1
>> VClk 1
== VCLK 1
+ VCLK108_2 8
< VCLK 11
+ VClk 2
* VCLK 4
+ VCLK65 8
>> VCLKIndex 5
== VCLKIndex 7
* vclk_per 4
== vcmode 7
== vcn 1
< vcn 2
+ vcn 3
+ VC_NUMLOCK 3
< vco 2
+ vco_div_count 1
&& vcol 1
* vcol 2
* vcomax 1
< vcomax 3
== vcontig_end 2
+ vcontig_len 2
* vco_out 2
+ vcp 1
== vcp 2
== VC_POWERMODE_INQUIRY 1
+ vcr 2
+ vcrop1 1
+ VC_SCROLLOCK 3
== VC_SETMODE 1
* VC_SIZE 5
== vc_state 1
== vd 1
| vd 9
+ VDE 1
| VDE 6
< vdec 1
>> vdec 1
&& v.depth 1
&& vdev 1
< vdev 6
== vdev 6
< vdir_size 1
< v_disp 1
>> v_disp 2
+ v_disp 6
| (vDisplay, 1
| vDisplay 2
< vdma_debug 4
+ VDMA_PAGESIZE 5
== VDMA_PGTBL_ENTRIES 1
< VDMA_PGTBL_ENTRIES 5
< VDNAMESIZE 1
+ VDNAMESIZE 1
< VDS_POS_LENGTH 1
== VDS_POS_LOGICAL_VOL_DESC 1
== VDS_POS_PARTITION_DESC 1
== VDS_POS_PRIMARY_VOL_DESC 1
| ve 2
+ ve 2
+ veblank 2
== vec 2
+ vec 3
< vec 9
* vecblk 2
* VEC_FPBRUC 2
* VEC_FPNAN 2
< VEC_INT1 4
< VEC_INT7 4
+ VEC_SPUR 3
>> vect 1
| vect 10
+ vect 2
* vector 1
| vector 10
< vector 12
== vector 14
+ vector 16
>> vector 2
| VECTOR 5
| VECTOR_MASK 1
| VEFLAGS 2
* vel 1
== velocity 3
< velocity 4
>> vend1 1
== vend 2
>> Vend 2
< vend 3
== vendev 1
== vendID 1
== vendid 6
* Vendor 1
== vendor 14
| vendor 3
>> vendor 8
< VendorCharacter 2
== VENDOR_ID 1
== vendor_id 12
+ VENDOR_IDENT_PAGE_LENGTH 3
< vendor_index 1
+ vendor_index 1
+ vendor_len 1
< VENDOR_NAMELEN 1
< VENDOR_SPECIFIC_USB_MIDI_DEVICES 1
== VENDOR_TOSHIBA 1
< ver 2
| ver 2
>> ver 4
== ver 5
== verA 2
== verB 2
< verb_len 1
== verbose 1
&& verbose 1
< verbose 8
| VERBOSE_ABORT 1
| VERBOSE_ABORT_MID 2
| VERBOSE_ABORT_PROCESS 12
| VERBOSE_MINOR_ERROR 18
| VERBOSE_NEGOTIATION2 27
| VERBOSE_NEGOTIATION 4
| VERBOSE_NORMAL 1
| VERBOSE_PROBE 2
| VERBOSE_PROBE2 35
| VERBOSE_RESET 9
| VERBOSE_RESET_MID 5
| VERBOSE_RESET_PROCESS 25
| VERBOSE_RESET_RETURN 3
| VERBOSE_SCSIINT 1
| VERBOSE_SEQINT 5
>> VerDcm 1
== verdict 8
* verified: 1
* Verify 3
== verifying 3
== VERIFY_READ 12
+ VERIFY_TIMEOUT 1
== VERIFY_WRITE 33
>> VER_MAJOR 1
>> VER_MINOR 1
< vers 1
| vers 1
== vers 4
* version 1
* version. 1
>> Version 1
| Version 1
| version 17
== version 29
+ version 3
< version 4
>> version 5
| version_byte 1
* versions 1
| VERT_STRETCH_ENABLE 2
| VERT_STRETCH_RESERVED 2
* very 1
+ vesa_blank_mode 1
| VESA_HSYNC_SUSPEND 3
== vesamode 1
< VESA_NO_BLANKING 1
+ vesa_off_interval 1
| VESA_POWERDOWN 1
< VESA_POWERDOWN 2
+ VESA_POWERDOWN 4
+ VESA_VSYNC_SUSPEND 1
| VESA_VSYNC_SUSPEND 3
* vf 2
| VFAT_SFN_CREATE_WIN95 6
| VFAT_SFN_CREATE_WINNT 2
| VFAT_SFN_DISPLAY_LOWER 3
| VFAT_SFN_DISPLAY_WIN95 3
| VFAT_SFN_DISPLAY_WINNT 3
* Vfb 1
== vfc_dev_lst 1
== VFC_I2C_ACK_CHECK 1
== VFC_I2C_READ 1
| VFC_SAA9051_BY 1
| VFC_SAA9051_CCFR0 1
| VFC_SAA9051_CT 1
< VFC_SAA9051_NR 1
| VFC_SAA9051_PF 3
| VFC_SAA9051_SS1 2
| VFC_SAA9051_SS3 1
| VFC_SAA9051_YPN 1
== vfl 2
| v_flag 4
+ vfront 15
* VFS 1
== vfs_block 2
== vfsmnt 2
| VG469_VSEL_EXT_BUS 1
| VG469_VSEL_EXT_STAT 1
| VG469_VSENSE_A_VS1 2
| VG469_VSENSE_A_VS2 2
| VG469_VSENSE_B_VS1 2
| VG469_VSENSE_B_VS2 2
* VGA 2
== vga_512_chars 2
| VGA_ATI_LINEAR 2
< VGA_ATT_C 1
+ vgaclocks 1
< VGA_CRT_C 1
< VGA_GFX_C 1
| VGAINFO 5
| VGAINIT0_8BIT_DAC 1
| VGAINIT0_EXT_ENABLE 1
+ vgaio_regs 4
&& vga_is_gfx 2
== VGA_PEL_D 2
== VGA_PEL_IR 2
< VGA_SEQ_C 1
== vga_video_font_height 1
* vga_video_font_height 1
* vga_video_num_lines 1
+ vga_video_port_reg 1
< vga_video_type 1
== vga_video_type 8
+ vga_vram_base 4
+ vga_vram_end 1
< vg_counter 1
== vg_counter 1
== VG_EXTENDABLE 2
== vg_ptr 15
+ vh 3
* vh 4
< vh 5
| vhcr 3
== vhdl 9
== vi 6
+ via1 6
| VIA1B_vRTCClk 5
< VIA1_SOURCE_BASE 2
* via 5
< via686a_initialized 1
+ VIA686A_SYSCTL_FAN1 1
+ VIA686A_SYSCTL_IN0 1
+ VIA686A_SYSCTL_TEMP 1
| VIA686A_TEMP_MODE_CONTINUOUS 2
== via 8
| via_80w 4
== VIA_8363_KL133_REVISION_ID 2
== VIA_8363_KM133_REVISION_ID 1
| VIA_BAD_AST 2
| VIA_BAD_CLK66 2
+ via_base 2
< via_clock 2
* via_clock 8
| VIA_COBALT_BRD_ID_REG 1
| VIA_CR40_AC97_READY 2
| VIA_CR41_AC97_ENABLE 2
| VIA_CR41_AC97_RESET 4
| VIA_CR41_PCM_ENABLE 6
| VIA_CR41_VRA 2
| VIA_CR42_FM_ENABLE 2
| VIA_CR42_MIDI_ENABLE 1
| VIA_CR42_MIDI_IRQMASK 1
| VIA_CR42_MIDI_PNP 1
| VIA_CR48_FM_TRAP_TO_NMI 2
| VIA_CR80_BUSY 2
| VIA_CR83_BUSY 3
* VIA_DEFAULT_FRAG_TIME 2
< viaint 1
| VIA_INTR_FM 1
| VIA_INTR_IN 1
| VIA_INTR_MASK 2
| VIA_INTR_OUT 1
+ VIA_PCM_CONTROL 2
| VIA_PCM_FMT_16BIT 2
| VIA_PCM_FMT_STEREO 2
+ VIA_PCM_STATUS 5
== vias 13
| VIA_SET_FIFO 7
| VIA_SGD_ACTIVE 1
| VIA_SGD_EOL 2
| VIA_SGD_PAUSED 2
| VIA_SGD_STOPPED 2
* VIA_TIMER_FREQ_6 1
| VIA_UDMA_133 2
| VIA_UDMA_33 6
| VIA_UDMA_NONE 3
< VICAM_FRAMES 1
* VICAM_FRAMES 4
* VICAM_MAX_FRAME_SIZE 6
| VIC_BXFER_DEF_DUAL 1
| VIC_BXFER_DEF_LOCAL_CROSS 3
| VIC_BXFER_DEF_VME_CROSS 1
| VIC_ERR_INT_ACFAIL 2
| VIC_ERR_INT_SYSFAIL 2
| VIC_ERR_INT_TIMO 2
| VIC_ERR_INT_WRPOST 2
| VIC_IFACE_CFG_MSTAB 1
| VIC_IFACE_CFG_NOTURBO 2
| VIC_IFACE_CFG_TURBO 1
| VIC_IFACE_CFG_VME 1
| VIC_SSxCR0_A24 2
| VIC_SSxCR0_A32 2
== victim_i 1
| VIC_XFER_TIMO_ARB 1
| VIC_XFER_TIMO_LOCAL_PERIOD_32 2
| VIC_XFER_TIMO_VME 1
< vid 1
| vid 1
+ vid 1
>> vid 2
* vid 2
== vid 5
< vidbytes 1
== vidbytes 1
| VIDC20_DCTL_SNA 1
| VIDC20_DCTL_VRAM_DIS 1
| VIDC20_ECTL_HS_NCSYNC 1
| VIDC20_ECTL_VS_NCSYNC 1
| vidc_ctl 1
| VIDCFG_DESK_ENABLE 1
| VIDCFG_VIDPROC_ENABLE 1
* VIDC_SOUND_CLOCK 2
| VIDEO1394_INCLUDE_ISO_HEADERS 1
== VIDEO1394_LISTEN_CHANNEL 1
== VIDEO1394_LISTEN_POLL_BUFFER 1
| VIDEO1394_SYNC_FRAMES 1
== VIDEO1394_UNLISTEN_CHANNEL 1
== video 2
* video 2
* Video 8
| VIDEO_AUDIO_BASS 6
| VIDEO_AUDIO_MUTABLE 8
| VIDEO_AUDIO_TREBLE 1
| VIDEO_AUDIO_VOLUME 11
== video_bpp 2
< video_bpp 4
+ video_bpp 6
< video_cmap_len 4
| VIDEO_DECODER_NTSC 3
| VIDEO_DECODER_PAL 3
== video_dev_proc_entry 3
* video_drain_rate 1
| VIDEO_ENCODER_NTSC 4
| VIDEO_ENCODER_PAL 3
== video_ep 2
>> video_erase_char 2
| video_erase_char 2
+ video_fill_us 1
* video_font_height 3
< video_font_height 5
< video_height 2
* video_height 2
< video_len 1
* video_linelength 2
< VIDEO_MAX_FRAME 2
+ VIDEO_MEM_OFFSET 2
+ videomemory_phys 2
+ videomemorysize 1
>> videomemorysize 2
< videomnp 1
== videomnp 1
+ video_mode 2
== VIDEO_MODE_AUTO 1
| VIDEO_MODE_NTSC 1
== VIDEO_MODE_NTSC 7
| VIDEO_MODE_PAL 1
== VIDEO_MODE_PAL 4
== VIDEO_MODE_RADIO) 1
== VIDEO_MODE_SECAM 1
>> video_num_columns 1
+ video_num_columns 19
< video_num_columns 2
== video_num_columns 3
* video_num_columns 5
< VIDEO_NUM_DEVICES 1
== video_num_lines 1
< video_num_lines 2
* video_num_lines 6
+ video_num_lines 8
< video_output 1
== video_output 6
== VIDEO_PALETTE_GREY 11
< VIDEO_PALETTE_PLANAR 1
== VIDEO_PALETTE_RAW 2
| VIDEO_PALETTE_RGB24 1
== VIDEO_PALETTE_RGB24 2
+ VIDEO_PALETTE_RGB24 4
| VIDEO_PALETTE_RGB32 1
== VIDEO_PALETTE_RGB32 2
== VIDEO_PALETTE_RGB555 2
== VIDEO_PALETTE_RGB565 2
== VIDEO_PALETTE_UYVY 2
== VIDEO_PALETTE_YUV420P 1
== VIDEO_PALETTE_YUV422 2
== VIDEO_PALETTE_YUYV 2
== video_proc_entry 6
* videoRam 1
* video_scan_lines 1
< video_size 2
* video_size 2
+ video_size_row 1
* video_size_row 13
| VIDEO_SOUND_LANG1 10
| VIDEO_SOUND_LANG2 11
| VIDEO_SOUND_MONO 12
| VIDEO_SOUND_STEREO 11
| VIDEO_TUNER_NTSC 3
| VIDEO_TUNER_PAL 3
== VIDEO_TYPE_EGAC 1
< VIDEO_TYPE_EGAM 1
== VIDEO_TYPE_EGAM 2
== VIDEO_TYPE_VGAC 5
== VIDEO_TYPE_VLFB 1
| VIDEO_VC_AUDIO 1
| VIDEO_VC_NORM 1
&& video_width 1
< video_width 2
* video_width 6
* vidindex 1
== VIDIOCSWIN 3
+ vidport 4
| VID_TYPE_CAPTURE 9
| VID_TYPE_CLIPPING 1
| VID_TYPE_OVERLAY 4
| VID_TYPE_SCALES 5
| VID_TYPE_SUBCAPTURE 1
* VidWinHt 2
* VidWinWid 2
== VID_WRITE_CC 1
== VID_WRITE_MPEG_AUD 1
== VID_WRITE_MPEG_VID 1
== VID_WRITE_OSD 1
== VID_WRITE_TTX 1
+ vidx 12
< vif 1
| VIFF_REGISTER 4
== vifi 1
< vifi 3
+ vifi 5
| VIF_MASK 1
| VIKING_DCENABLE 2
| VIKING_MMODE 1
+ VINO_BASE 4
| VINO_REVID_ID_MASK 2
| VINO_REVID_REV_MASK 2
* violated. 2
== vip 1
| VIP 2
* [Viper] 1
| VIP_MASK 1
== virq 1
+ virq 1
+ virt1 2
< virt 2
| virt 2
+ virt2 2
+ virt3 2
+ virt 4
+ virt4 2
&& virtaddr 1
+ virtaddr 1
== virt_addr 2
< virt_memory_size 1
+ virtr 2
== virt_size 2
>> virt_size 2
* virtual 1
< virtual_end 1
< virtual_entry_num 1
== virtual_entry_num 1
+ virtual_entry_num 2
+ VirtualJumpers 2
< virtual_start 1
== visual 1
== VISWS_320 2
== VISWS_540 1
== visws_board_rev 1
== visws_board_type 3
== vj 2
* VLAN 1
< VLAN_GROUP_ARRAY_LEN 5
< VLAN_GRP_HASH_SIZE 2
+ VLAN_HLEN 1
< vlan_id 1
+ VLANId 1
< VLAN_ID 1
== vlan_ioctl_hook 2
== vlan_name_type 4
== VLAN_NAME_TYPE_PLUS_VID 1
== VLAN_NAME_TYPE_PLUS_VID_NO_PAD 1
== VLAN_NAME_TYPE_RAW_PLUS_VID 1
== VLAN_NAME_TYPE_RAW_PLUS_VID_NO_PAD 1
| vlan_prio 1
>> vlan_prio 2
* vlan_proto_init 1
+ VLAN_SIZE 2
>> vlan_tag 1
+ VLANTag 1
== VLAN_VID_MASK 1
| VLAN_VID_MASK 2
< VLAN_VID_MASK 3
== vlb 1
* VLB 2
== vlc_cod 1
+ vlc_size 2
>> vlen 1
+ vlen 1
== vlen 4
< vlen 9
* vlin 2
+ VLSI_PIO_IRCFG 10
+ VLSI_PIO_IRENABLE 22
+ VLSI_PIO_IRINTR 10
+ VLSI_PIO_MAXPKT 2
+ VLSI_PIO_NPHYCTL 2
+ VLSI_PIO_PHYCTL 1
+ VLSI_PIO_PROMPT 2
+ VLSI_PIO_RINGBASE 1
+ VLSI_PIO_RINGPTR 1
+ VLSI_PIO_RINGSIZE 1
+ vlwm 1
< vlwm 3
== vma 10
| V_MAC_FC_CMD_DISABLED 1
| V_MAC_FC_CMD_ENAB_FALSECARR 1
| V_MAC_FC_CMD_ENABLED 1
| V_MAC_IFG_RX_1000 1
| V_MAC_IFG_RX_100 1
| V_MAC_IFG_RX_10 1
| V_MAC_IFG_TX_1000 1
| V_MAC_IFG_TX_100 1
| V_MAC_IFG_TX_10 1
| V_MAC_MAX_FRAMESZ_DEFAULT 1
| V_MAC_MIN_FRAMESZ_DEFAULT 1
| V_MAC_SPEED_SEL_1000MBPS 1
+ VMALLOC_END 1
< VMALLOC_END 5
+ VMALLOC_START 1
< VMALLOC_START 9
== vm_avl_empty 1
&& vma->vm_mm) 1
< vmax 4
== VM_CMD_QUEUE 1
| VM_DENYWRITE 1
== VM_DONTCOPY 3
| VM_DONTCOPY 6
== vme_brdtype 9
+ VMemArea 1
+ VME_MAX_SOURCES 1
< VME_SOURCE_BASE 1
+ VME_SOURCE_BASE 1
== VME_TYPE_BVME4000 1
== VME_TYPE_BVME6000 1
== VME_TYPE_MVME147 1
== VME_TYPE_MVME162 1
== VME_TYPE_MVME166 1
== VME_TYPE_MVME167 1
== VME_TYPE_MVME172 1
== VME_TYPE_MVME177 1
| VM_EXEC 37
| vm_flags 4
| VM_GROWSUP 6
< vmin 4
| VM_IO 2
+ _vmlinux_start 2
| VM_LOCKED 32
>> vmlpt_bits 1
| VM_MAYREAD 5
| VM_MAYSHARE 6
| VM_MAYWRITE 6
| VM_NONCACHED 2
== vmode 2
< vmode 22
+ vmode 4
== VMODE_640_480_60 1
| vmode 9
== VMODE_CHOOSE 3
< VMODE_MAX 19
== VMODE_NVRAM 4
| VM_READ 12
| VM_RESERVED 2
| VM_SHARED 4
| VM_SHM 6
+ vmsize 1
+ vmstart 1
| VM_WRITE 28
< vname 1
+ vname 4
< vname_end 1
+ vname_end 2
+ vname_start 1
| VNC_DISABLE_AUTOSWITCH 2
| VNC_MUTE_INTERNAL_SPKR 2
| VNC_MUTE_LINE_OUT 2
| VNextDescr 1
== voff 1
+ voff 2
+ voffset 2
== voice 1
* Voice 1
+ voice 3
< voice 42
| voice_bit 4
== voice_mode 3
< voice_num 2
+ voice_num 2
| voicenum 4
< voicenum 8
+ voicenum 8
< voices 2
== voices 2
+ voice_shift 1
| VOICE_TO_RIGHT 2
+ VOICE_USAGE_FREE 2
< voicev 1
* voicev 1
+ voicev 3
< VOID 772
== vol0 1
| vol0 1
== vol1 1
| vol1 1
| vol 13
>> vol 15
< vol 26
== vol 7
+ vol 7
* vol 9
< VOLATILE 351
< vol_block_count 1
+ volctrl 4
+ vol_desc_start 2
== vol_evt 2
< VOL_MAX 2
== VOL_METHOD_ADAGIO 2
== VOL_METHOD_LINEAR 1
| VOL_MUTED 4
< volume0 1
| volume0 2
== volume0 9
+ volume 1
| volume 12
| volume1 2
< volume 13
< volume1 7
== volume1 9
== volume 2
* volume 8
>> volume 9
== volume_method 1
== VOLUME_OVERFLOW 1
== volume_seq_no 4
< VolumeSize 1
| voodoo3_initialized 2
+ vortex_cards_found 1
< vortex_debug 53
+ vortex_have_eisa 2
== VO_VGA 8
< vp 1
== vpd 1
+ VPD_DATA_1 1
+ VPD_DATA_2 2
+ VpdDataLen 1
< VPD_MAX_LEN 2
== VPD_PCI_ID_YUKON 1
== VPD_READ 1
+ vpd_rom_size 3
== VPD_RW_KEY 1
* vpd_size 11
| VPD_WRITE 2
| vpec 1
+ vperiod 1
== vpi 14
< vpi 2
>> vpi 3
< vpi_bits 1
+ vpi_bits 4
+ vpm_us 2
| vpn 1
< vpn 2
>> vpn 9
== vpp 15
== Vpp 4
< vpp_counter 2
>> vr 1
== VR 2
+ VR4181_NUM_GPIO_IRQ 1
+ VR4181_NUM_SYS_IRQ 1
< vr41xx_vtclock 1
* vr41xx_vtclock 2
>> vram 1
+ v_ram 1
* vram 3
* vramlen 2
< vramlen 3
* vram_size 1
+ vram_size 1
* Vrc-5074 1
+ VRC5476_I8259_CASCADE 3
+ VRC5476_IRQ_CNTD 2
+ VRC5476_IRQ_CPCE 2
+ VRC5476_IRQ_GPT 3
+ VRC5476_IRQ_LBRT 2
+ VRC5476_IRQ_MCE 2
+ VRC5476_IRQ_PCI 2
+ VRC5476_IRQ_PCIS 2
| VRC5477_ACLINK_CTRL_RST_TIME 2
| VRC5477_CODEC_RD_RRDYA 1
| VRC5477_CODEC_RD_RRDYD 3
| VRC5477_CTRL_ADC2ENB 2
| VRC5477_CTRL_DAC2ENB 2
+ VRC5477_I8259_CASCADE 3
| VRC5477_INT_MASK_ADC1END 3
| VRC5477_INT_MASK_ADC2END 6
| VRC5477_INT_MASK_DAC1END 3
| VRC5477_INT_MASK_DAC2END 6
< vrc5477_irq 3
* vrc5477_irq 7
+ vrc5477_irq_base 14
< vrc5477_irq_base 8
| VRCR_VTDEN 2
+ vres 3
== vrmrev 1
+ VRS 1
== vrs 2
>> vs0 1
>> vs1 1
+ vs 3
| vs 6
>> vscale 1
| vscale 1
| V_SCD_TRSEQ_FUNC_START 1
| VSE 1
| vsel 2
>> vsid 12
| vsid 2
* vsize 1
| VSIZE 2
< vslen 1
| VSS 6
+ vssync 2
| vStart 1
| (vStart, 2
>> Vstart 2
+ Vstart 2
< vstart 3
+ VSTR 8
| VS_VDP 2
| VS_VMP 1
| VS_VUP 2
+ VSW 2
+ vsync 2
+ vSyncEnd 1
< vsync_len 1
* vsync_len 1
+ vsync_len 2
>> v_sync_pol 3
+ vSyncStart 2
< v_sync_strt 1
+ v_sync_strt 5
< vsync_wid 1
== v_sync_wid 1
== vsync_wid 1
>> vsync_wid 1
+ v_sync_wid 1
< v_sync_wid 2
>> v_sync_wid 2
+ VT 1
+ VT1211_BASE_REG 2
== VT1211_DEVID 1
< vt1211_initialized 1
+ VT1211_SYSCTL_FAN1 1
+ VT1211_SYSCTL_IN0 1
+ VT1211_SYSCTL_TEMP 1
== vt 2
+ vt 2
== VT596_dev 1
< vt596_initialized 2
== VT596_QUICK 2
== vt596_smba 1
| vt596_smba 2
| VT 6
== VT6102 1
| vt 7
< vt8231_initialized 1
+ VT8231_SYSCTL_FAN1 1
+ VT8231_SYSCTL_IN0 1
+ VT8231_SYSCTL_TEMP 1
== VT86C100A 2
== VT_ACKACQ 1
== vtag 1
>> vtarget 2
== vtbl 2
+ VTBL_EXT 8
| VTBL_FL_SEG_SPANNING 2
+ VTBL_SIZE 3
< v_total 1
| (vTotal, 1
| vTotal 1
< Vtotal 1
+ Vtotal 1
+ vTotal 2
+ v_total 3
* vtotal 5
+ VTX_PAGESIZE 1
+ VTX_VIRTUALSIZE 1
== VUID_FIRM_EVENT 1
== VUID_NATIVE 1
+ vus_m 2
+ vus_n 1
+ vv 1
| vvcr 3
| vvvr 1
* vw 12
+ vw 2
< vw 4
+ vwebase 1
&& vw.height 2
+ vwsbase 1
>> vwscale 1
+ vwscale 1
&& vw.width 1
== vx 2
< vx 4
* VXFS_ISIZE 5
< VXFS_NDADDR 1
< VXFS_NTYPED 1
* vxres 10
+ vxres 3
< vxres 4
>> vxres 4
== vy 2
< vy 4
+ vyres 1
< vyres 2
* vyres 2
>> w0 2
| w0 9
< W 1
| w14 2
== w 16
| w1 8
| w2 11
* w2 13
* w 29
| w 33
| W 36
< w 38
| w3 8
* w4 1
>> w 44
== w83627hf 5
== w83697hf 11
== w83781d 12
< w83781d_initialized 1
+ W83781D_SYSCTL_FAN1 1
+ W83781D_SYSCTL_IN0 1
+ W83781D_SYSCTL_TEMP2 1
== w83782d 4
== w83783s 11
+ w 94
| W9966_I2C_R_CLOCK 2
| W9966_I2C_R_DATA 2
+ W9966_I2C_TIMEOUT 1
| W9966_I2C_W_CLOCK 1
| W9966_I2C_W_DATA 1
< W9966_MAXCAMS 3
< W9966_RBUFFER 2
< Wa 1
| WACMD_GET_LEVEL 3
| WACMD_SET_LEVEL 1
| WACMD_SET_MONO 1
+ waddr 6
+ wAddress 1
| wait 1
&& wait 1
+ wait 1
< wait 10
* Wait 4
| WAIT 4
* wait 7
== wait 8
< wait_bh 1
+ WAIT_CMD 1
* WAIT_CMD 6
< waitcount 1
== wait_data 1
== WaitDelay 2
< WAIT_FOREVER 1
== wait_hanum 1
| WAIT_IFCLR 8
| WAIT_IFSET 6
== wait_index 1
* waiting 1
== waiting_h 2
== waiting_t 1
< WAIT_MIN_SLEEP 1
* WAIT_MIN_SLEEP 1
+ WAIT_MIN_SLEEP 2
* WAIT_MS 2
+ WAITnexttimeout 4
== waitpid_result 1
< waitpid_result 2
< wait_polls 1
< waits 1
+ WAIT_STATE 2
== wait_status 1
+ waittime 1
< wait_time 2
< waittime 3
< WAIT_WORSTCASE 1
+ WAIT_WORSTCASE 9
| WAKE 41
* Wake 6
| WakeArp 1
| WAKE_ARP 4
| WAKE_BCAST 2
| WakeBroadcast 1
| WakeMagic 1
| WAKE_MAGIC 6
| WakeMagicSecure 1
| WAKE_MAGICSECURE 3
| WAKE_MCAST 2
| WakeMulticast 1
| WakePhy 1
| WAKE_PHY 5
* wakes 1
| WAKE_UCAST 5
| WakeUnicast 1
< walk 4
+ walk 5
== walk 7
| __WALL 3
+ __wall_jiffies 2
+ wall_jiffies 47
< WAN_ADDRESS_SZ 1
+ WAN_ADDRESS_SZ 2
== wandev 1
< WAN_DRVNAME_SZ 2
== WANGTEK 7
+ WAN_IFNAME_SZ 4
* wanna 1
== WANOPT_PPP_PEER) 1
== WANOPT_PRI 8
== WANOPT_SEC 4
== WANOPT_YES){ 1
== WANPIPE 1
== WANPIPE_EXEC 1
== WANSOCK_CONNECTED) 1
< want 4
* want 8
< want_console 1
== want_console 1
&& want_doublespeed 1
< wanted 2
< wanted_len 1
== wanted_len 1
| wanted_len 1
== wanted_set 1
== wanted_state 4
&& want_lock 1
== wantrsp 1
&& warn_code 2
< warncount 2
== warned_user 3
* WARNING, 1
* WARNING: 1
== warning_temperature 1
+ warning_time 2
+ WARN_INTERVAL 1
+ warntime 1
== warntype 4
+ warntype 4
== warn_user 1
* was 3
&& was_oper 1
| WAS_SENSE 1
+ WATCHDOG 4
== WATCHDOG_MINOR) 1
* Waveartist 1
| WAVE_BIDIR_LOOP 2
== wave_dev 2
== WAVEFRONT_PATCH 1
>> WAVELAN_ADDR_SIZE 1
< WAVELAN_ADDR_SIZE 2
< WAVEOUT_MAXVOICES 2
== wavepoint 4
< WAVEPOINT_FAST_HISTORY 1
* WAVEPOINT_FAST_HISTORY 1
< WAVEPOINT_HISTORY 1
* WAVEPOINT_HISTORY 1
>> wavetable_mem 1
* way. 1
+ way 1
== way 2
< way 3
* way 6
< wb 2
+ wb 2
| wBASE 1
+ wBASE 1
>> w_base 2
+ w_base 4
| W_B_CMDR_RACK 3
| W_B_CMDR_RACT 5
| W_B_CMDR_RRST 2
| W_B_CMDR_XMS 1
| W_B_CMDR_XRST 1
| wbd 4
| W_B_EXI_RME 1
| W_B_EXI_RMR 1
| W_B_EXI_XDUN 1
| W_B_EXI_XFR 1
+ W_B_FIFO_THRESH 1
>> wBIOS 1
+ wbitno 5
* wBlockLength 1
== wb_mode 1
| wbs 3
| WBSIZ_040 2
| W_B_STAR_CRCE 3
| W_B_STAR_RDOV 2
| WBTM_040 2
== wbuf 1
+ wbufsize 1
| WBURST_64 2
< wc 2
+ wc 5
< wCardIndex 3
| W_CIR_COD_MASK 1
| W_CIR_ICC 1
| W_CIR_SCC 1
| __WCLONE 4
| wcontrol 6
< wcount 11
>> wcount 5
| W_CR 2
* wct 1
== wd0_timeout 1
| wd 1
* -WD 1
| wd_1002 1
+ wd_1002 1
| WD1_INTR_MASK 2
== wd1_timeout 1
* WD 2
== wd2_timeout 1
+ wd7000_card_num 1
< wd7000_card_num 2
+ wday 1
< wday 5
+ wd_cmd_port 1
+ wd_cmdreg 5
+ WD_CMDREG5 10
| W_D_CMDR_RACK 1
| W_D_CMDR_RRST 2
| W_D_CMDR_XME 2
| W_D_CMDR_XRST 1
| WD_CMD_TRANS_INFO 2
| WDC_SR_FANGOOD 8
| WDC_SR_ISII1 2
| WDC_SR_ISOI0 2
| WDC_SR_PSUOVER 8
| WDC_SR_PSUUNDR 8
| WDC_SR_TGOOD 8
| WDC_SR_WCCR 4
< wDeviceIndex 3
| W_D_EXI_ISC 1
| W_D_EXI_MOC 1
| W_D_EXI_RDOV 1
| W_D_EXI_TEXP 1
| W_D_EXI_TIN2 1
| W_D_EXI_WEXP 1
| W_D_EXI_XCOL 2
< W_D_FIFO_THRESH 1
+ W_D_FIFO_THRESH 1
| WDIOF_CARDRESET 1
| WDIOF_KEEPALIVEPING 6
| WDIOF_MAGICCLOSE 3
| WDIOF_OVERHEAT 4
| WDIOF_POWERUNDER 2
| WDIOF_SETTIMEOUT 3
| WDIOS_DISABLECARD 11
| WDIOS_ENABLECARD 11
| WDIOS_TEMPPANIC 1
| WDMAC_MODE_TGTABORT_ENAB 2
* wd_margin 2
+ WD_NIC_OFFSET 2
< WD_NUMDEVS 4
== WDOG_PREOP_GIVE_DATA 2
== WDOG_PREOP_PANIC 3
== WDOG_PRETIMEOUT_NMI 3
== WDOG_PRETIMEOUT_NONE 1
== WDOG_TIMEOUT_NONE 3
| W_D_RSTA_CRCE 3
| W_D_RSTA_RDOV 1
| W_D_RSTA_RMB 1
| wdrst_stat 1
| WD_S_EXPIRED 1
| WD_S_RUNNING 1
+ WD_START_PG 20
>> WD_START_PG 4
| W_D_STAR_XBZ 1
| WD_T110 1
+ WDT_COUNT0 4
&& wdt_dev 2
== WDT_ENABLE 1
+ WDT_HEARTBEAT 12
< WD_TIMO_MAX 2
+ WDT_INTERVAL 8
== wdt_start 2
== wdt_stop 2
| WDT_WRST_ENB 2
== W_DUMMY 1
| WD_WDRST 1
< WE_0_LEN 1
== WE_0_LEN 1
>> we 1
+ we 2
+ We 3
* We 36
< WE_6_LEN 1
== WE_6_LEN 1
* we 89
* wee 1
* Weirdo 1
* well 1
* well. 1
* we'll 5
< wend 1
>> wend 1
* went 2
== WERASE 1
* we're 1
* were 2
* we've 9
== WF_ACK 1
>> WFC_CODE 1
== WFC_DOWNLOAD_MULTISAMPLE 1
| WF_DEBUG_CMD 2
| WF_DEBUG_DATA 2
+ WF_DRUM_BYTES 1
== WF_EXTERNAL_SWITCH 1
== WF_INTERNAL_SWITCH 1
| w_flag 1
< WF_MAX_PATCH 3
< WF_MAX_PROGRAM 2
< WF_MAX_SAMPLE 3
< WF_NUM_LAYERS 2
+ WF_PATCH_BYTES 1
+ WF_PROGRAM_BYTES 1
>> WFS_CODE 1
| WF_ST_ALIAS 2
| WF_ST_MULTISAMPLE 2
| WF_ST_SAMPLE 2
< what 1
| what 2
* what 2
* What 3
== what 6
* whatever 2
== what_next 2
< what_next 4
| whattodo 2
+ WHEIGHT 2
* when 17
+ when 2
== when 3
== whence 1
>> where 1
| where 198
+ where 27
< where 6
* where 6
+ where_in_line 2
* whether 3
* whic 1
* (which 1
== which 12
< which 4
| which 8
* which 9
+ whichbap 11
| which_bit 1
< whichcpu 1
< whichDev 1
== whichDev 1
+ whichDev 2
+ which_info 1
< which_place 2
== which_place 3
+ which_place 3
< which_subnode 1
* while 1
+ while 1
< WHILE 232
| while 3
| WHITEHEAT_RTS_FLOW 2
< whitehole_count 2
>> whitelevel 2
| whitelevel 2
* Who 1
* who 2
== who 4
== WHOAMI 1
== whoinit 1
>> whole 1
* whole 1
+ whole 3
* wholeTilesX 1
* Whoops, 2
== why 2
* why 2
== wid 1
== wide 1
+ wide 3
| WIDE_ENABLED 2
| WIDE_NEGO_BIT 2
== WidePermitted 2
| WIDEXFER 8
< widget 1
== widget_info 1
| WIDGET_MFG_NUM 2
* widgetnum 1
< widget_num 2
< widgetnum 9
| WIDGET_PART_NUM 2
== widget_partnum 5
&& width 1
+ width 162
| width 23
== width 24
>> width 29
< width 62
* width 93
>> widthbits 2
== wiinst 2
* wildcards 1
* WILDFIRE_IRQ_PER_PCA 3
+ WILDFIRE_MAX_QBB 1
< WILDFIRE_MAX_QBB 6
< WILDFIRE_NR_IRQS 1
* WILDFIRE_PCA_PER_QBB 1
+ WILDFIRE_PCA_PER_QBB 1
< WILDFIRE_PCA_PER_QBB 3
* will 30
| wimgxpp 2
< win 18
+ win 4
| win 6
* win 8
>> winbase 1
| winbase 2
+ winbase 2
< winbase 4
== winbond 5
| WIN_DATA_WIDTH_16 6
| WIN_DATA_WIDTH_8 10
+ wIndex 11
== wIndex 16
< wIndex 3
< window 2
== window 2
+ window 6
< windowBits 6
+ window_expand 4
+ WINDOW_LENGTH 1
* WINDOW_LENGTH 2
| WINDOW_MASK); 1
| WINDOW_MASK 97
>> WINDOW_SHIFT 2
+ WINDOW_SHIFT 4
+ window_size 1
* WINDOW_SIZE 2
* WINDOW_START 1
+ WINDOW_START 2
< winHeight 1
>> winHeight 1
+ winHeight 1
* winHeight 2
== WIN_IDENTIFY 6
| WIN_MEMORY_TYPE_AM 7
| WIN_MEMORY_TYPE_CM 9
* winnr 2
== WIN_PIDENTIFY 6
| WIN_SHARED 2
< winsize 1
* winsize 2
| W_INT_B1_EXI 1
| W_INT_B2_EXI 1
| W_INT_D_EXI 1
| W_INT_D_RME 1
| W_INT_D_RMR 1
| W_INT_D_XFR 1
| W_INT_XINT1 2
+ winverf 1
< winWidth 1
>> winWidth 1
+ winWidth 1
* winWidth 2
< wired 1
+ wired 3
* Wireless 2
* WIRELESS_EXT 1
* with. 1
* with 29
* within 2
* without 1
* Without 1
+ wkport 58
>> wl 1
| wl 1
< wl 2
+ wlen 12
< wlen 19
== wlen 6
< w_length 4
| wLoc 1
| wm 6
| wmask 2
== wmisc 1
== WMISC_EXPECTED 1
+ WMOVE 2
+ WMRR 2
+ WN0_ADDR_CONF 5
+ WN0_CONF_CTRL 1
+ Wn0EepromCmd 15
+ Wn0EepromData 5
+ WN0_IRQ 5
+ Wn2_ResetOptions 6
+ Wn3_Config 14
+ Wn3_MAC_Ctrl 5
+ Wn3_Options 8
+ Wn4_FIFODiag 2
+ WN4_MEDIA 10
+ Wn4_Media 11
+ Wn4_NetDiag 5
+ WN4_NETDIAG 7
+ Wn4_PhysicalMgmt 6
+ Wn7_MasterAddr 4
+ Wn7_MasterLen 4
+ Wn7_MasterStatus 6
| W_NOHANG 1
| WNOHANG 4
| __WNOTHREAD 1
+ wnoutrefresh 4
< wnum 1
+ wnum 1
== wNumCards 1
* w_offset 1
| woInfo 11
>> woInfo 3
== woinst 3
+ WOLcgClr 1
+ WOLCmd 5
+ WOLcrClr 1
| WOLPkt 1
< woNb1 2
* won't 1
+ word 10
== word16 1
| word16 1
< word 20
>> word 25
== word 3
| word 30
+ word_count 1
| word_count 2
>> word_count 5
>> word_data 1
| word_data 1
< wordindex 1
< WordLen 12
== wordlength 12
+ wordlength 2
* WORD_LENGTH 2
== word_pattern 2
| WORDRDY 2
== word_read 2
+ words 1
>> words 14
< words 6
* words 6
| WORD_SIZE_12 1
| WORD_SIZE_16 1
| WORD_SIZE_24 1
| WORD_SIZE_32 1
| WORD_SIZE_8 1
| WORD_SWAP 4
| WORD_SYNC 1
== word_val 1
< word_val 4
< work 1
== work 2
* work 3
+ work32 5
>> work 6
+ workbuf 12
== workbuf 6
* WORK_BUF_SIZE 5
== work_count 2
< work_done 2
* worked.. 1
>> work_freq 1
+ work_freq 1
>> work_LED 11
== work_limit 1
== worklimit 1
| work_mask 2
+ workportu 22
== workrequ 1
< WORLD_WIDE_NAMELEN 1
* worst 1
* worth 1
* would 4
== would_hit_hwbug 1
== would_trap 7
| wovl 1
== wp 1
+ wp 2
< wpages 1
* wpages 2
== wPCIConsultation 4
+ WPG_1ST_BUS_INDEX 2
+ WPG_1ST_EXTSLOT_INDEX 3
| WPG_I2CMCNTL_STARTOP_MASK 4
&& wport 3
>> wprecomp 1
== wptr 1
< wqs 1
&& wr 1
< wrActive 1
>> wrActive 1
== wrActive 2
== wrap 1
< wrap_bytes 1
+ wrap_bytes 1
< wrap_qinfifonext 1
< wrap_qinpos 1
+ wrap_qinpos 2
+ wrap_size 1
| WRBR 4
+ wrccws 1
< wrcount 1
>> wrd 5
| wrd 7
>> WRD_COUNT 1
< WRD_COUNT 2
| WR_DFTHRSH_75 2
| WR_DFTHRSH_MAX 4
| wReg 1
| wren 12
| WRERR_STAT 15
< wret 1
== wret 2
| WR_HARPOON 2
+ WR_HARPOON 6
< wrHigh 1
>> wrHigh 1
== wrHigh 2
== wridx 1
* Write 1
== WRITE_10 4
< write 2
== write 3
+ WRITE 3
&& write 4
| WRITE 4
* write 6
== WRITE_6 5
== WRITE 67
< WRITE 7
== WRITEA 3
>> writeac 1
| WRITE_ADDR_ISAC 2
| write_bit 2
< WRITE_BUF_MAX_LEN 1
+ WRITE_BUF_MAX_LEN 1
| WRITE_CMD_MEM 1
< writecount 1
== writecount 1
+ writecount 5
== WriteErrorCount 1
== writeEUN 4
+ Write_FIFO 2
== write_from 1
< write_hi_devno 1
== write_high 1
| WRITE_INTR_MASK 1
< write_length 1
+ Write_Loopback 2
== write_low 1
== write_mode 2
== writepending 1
+ WRITE_PTR 14
+ write_ptr 2
== write_queue_cnt 1
== write_queue_head 1
== write_queue_sz 1
* WRITE_QUEUE_SZ 2
| WRITE_READ 2
+ write_reg 2
< write_repeats 1
< write_retval 2
< writers 1
== writers 1
* writes 1
+ Write_SCSI_Data 2
| WRITE_SECTORS 2
* write_size 2
>> write_sq_block_size_half 1
+ write_sq_block_size_half 2
+ write_sq_block_size_quarter 2
&& write_sq_ignore_int 1
< write_threshold_kbs 2
* write_threshold_kbs 2
== write_time 1
== writeval 1
| writeWord 1
* writing 1
== writing 2
* Written, 1
+ written 12
< written 29
== written 4
< writtenlen 2
+ writtenlen 3
== written_this_time 1
* wrk 1
< wrlease_count 1
+ wrlease_count 2
+ wr_mirror 3
< wrote 1
+ wrote 1
== wr_ptr 2
| WRT_EN 2
| ws 1
+ ws 2
* W_SCALE 1
| WSE0 2
== wsemabits 2
| wsemamask 1
>> wSerHi 4
== wSig 2
== wsize 1
+ WSIZE 1
< wsize 3
== WSIZE 3
< w_size 4
== wspace 2
< wss 1
+ WSS_EXTENT 2
| W_STOPPED 2
| WTCSR_CKS_4096 2
| WT_CTL_ONLINE 2
== wTest 1
| WT_FN_RDYFN 10
| WT_RDY_RT 2
| WUNTRACED 2
== wval 1
>> wval 1
* wval 1
* wval1 1
< wval1 2
== wval1 2
| wValue 12
< WVLAN_MAX_MTU 1
< WVLAN_MIN_MTU 1
>> wvolume 1
| wvolume 3
< wvrate 1
== wvrate 1
* wvrate 1
== ww 1
+ ww 1
+ WWIDTH 2
== wwn 1
| wwn 2
>> wwn 4
< WWN_SIZE 3
== WWN_SIZE 5
+ wwnt 1
== wx 1
>> x 116
+ x 118
== x1 2
| x 124
| X1241REG_HR_MIL 2
| X1241REG_SR_RWEL 2
| x1 3
* x1 3
+ x1 4
== X16 24
| X16CLK 7
< x1 7
| X1CLK 2
| X 2
+ X 2
== x2 2
< x 220
| x2 3
+ x2 4
| _X 24
+ X25_ADDR_LEN 2
== x25_asy_ctrls 3
< x25_asy_maxdev 4
== X25_CALL_REQUEST 1
+ X25_EXT_MIN_LEN 3
| X25_GFI_EXTSEQ 1
| X25_GFI_STDSEQ 1
+ X25_HRDHDR_SZ 1
| X25_MASK_PACKET_SIZE 2
| X25_MASK_REVERSE 2
| X25_MASK_THROUGHPUT 4
| X25_MASK_WINDOW_SIZE 2
< X25_MAX_CHAN 1
* X25_MAX_CHAN 5
< X25_MAX_DATA 1
+ X25_MAX_FAC_LEN 1
+ X25_MAX_L2_LEN 6
== x25_neigh 3
== X25RES_NOT_READY 1
== X25_RNR 1
== x25_route 5
+ X25_STD_MIN_LEN 7
== X25_WRITE 4
< x2 7
== X 3
< X 4
* x 45
== x 69
| x7AF4 2
== X8 3
< x86 2
| X86_CR4_PVI 4
+ X86_FEATURE_APIC 2
== X86_VENDOR_AMD 1
== X86_VENDOR_CYRIX 1
< xa_count 1
* xa_count 2
| xact 1
+ xaddr 1
== xaddr 4
| XAD_EXTENDED 6
| XAD_NOTRECORDED 1
+ x_align 4
| XATTR_CREATE 1
+ XATTR_NAME_MAX 3
+ XATTR_OS2_PREFIX_LEN 6
| XATTR_REPLACE 1
< xattr_size 4
== xattr_size 4
== xbase 2
| xbase 2
+ XBCH 4
| XB_CTRL_OALLOC_IBUF_IE 2
+ XB_ERROR 1
+ XB_FIRST_ERROR_CLEAR 1
| xbit 1
* xbit 1
>> xbits 1
+ xbits 7
* xbofs 1
< xbofs 2
&& XBOW_DEBUG 1
== XBOWIOC_PERF_DISABLE 2
< XBOW_MONITOR_DEST_LINK 2
< XBOW_MONITOR_NONE 2
== xbow_peer_nasid 1
< XBOW_PERF_COUNTERS 4
< XBOW_PORT_8 3
< XBOW_PORT_F 3
== XBOW_REV_1_0 2
== XBOW_REV_1_1 2
< XBOW_REV_1_1 6
== XBOW_REV_1_2 2
== XBOW_REV_1_3 2
== XBOW_REV_2_0 2
== XBOW_WIDGET_PART_NUM 2
+ XB_POQ0_ERROR_CLEAR 1
== XBRIDGE_PART_REV_A 4
== XBRIDGE_PART_REV_B 4
== XBRIDGE_WIDGET_MFGR_NUM 3
== XBRIDGE_WIDGET_PART_NUM 4
== xbuff 7
+ XBUS_CYCLE 1
| XBUS_LED_GREEN 3
| XBUS_LED_RED 3
+ XBUS_STROBE 1
| XB_WID_CTRL_XTALK_IE 2
+ XC0 1
< xc 1
>> xc 1
| xc 1
+ XC1 1
+ xc 2
== xc 7
== xcard 1
== XCCB 1
* xclk 1
* xclk_freq 2
| XCLKH_DT 2
| XCLKS_DT 2
>> xclks_per_row 2
< xcnt 1
>> xcount 1
== xcount 3
+ x_count 6
== xcptno 1
| XCRT_CNT_EN 2
< xd 1
&& xd_dma_buffer 1
< xd_drives 6
| x_dest 18
+ x_dest 6
>> x_dest 9
== xdevid 1
< XD_MAXDRIVES 1
* XD_MAXDRIVES 3
>> XD_MAXDRIVES 6
< xd_maxsectors 1
* xd_maxsectors 4
< XD_RETRIES 2
* XD_TIMEOUT 8
| Xdu 1
>> xe 2
< xe 28
== xe 3
+ xe 51
| XE_BAD_PHASE 2
| XE_EXTRA_DATA 1
>> xend 1
< xend 2
+ xend 3
>> x_end 6
| x_end 6
| XE_PARITY_ERR 2
| XE_SODL_UNRUN 7
| XE_SWIDE_OVRUN 1
== xfer 2
* xferBytes 1
| XFER_CNT_0 5
< xfer_cnt 2
+ xfer_count 10
| XFER_EPIO 3
| XFER_HOST_AUTO 4
>> xferlen 1
| xferlen 1
| XFER_MODE 2
== XFER_MW_DMA_0 1
+ XFER_MW_DMA_0 2
< XFER_MW_DMA_0 7
| XFER_MWDMA 1
< XFERP 1
| XFERP 1
+ XFER_PAD_BYTE 2
+ XFER_PIO_0 12
| XFER_PIO 1
< xfer_pio 4
< XFER_PIO_4 2
== XFER_PIO_SLOW 1
+ xfersize 1
< xferspeed 1
+ xfer_start 12
< XFER_SW_DMA_0 10
+ XFER_UDMA_0 13
< XFER_UDMA_0 8
| XFER_UDMA 1
< XFER_UDMA_2 1
== XFER_UDMA_2 1
< XFER_UDMA_3 1
< XFER_UDMA_4 1
== XFER_UDMA_5 1
< XFER_UDMA_5 2
+ XFER_UDMA_6 2
| xflag 1
== xfreeversion 1
< xfrlen 2
| XFXFXM_MASK 2
== XG_WIDGET_PART_NUM 1
== xHdlr 2
< xi 2
== XICS_IPI 2
+ xics_irq_8259_cascade 4
== xics_irq_8259_cascade_real 1
< XICS_IRQ_OFFSET 1
+ XICS_IRQ_OFFSET 6
== XICS_IRQ_SPURIOUS 1
== x_ID 1
< x_ID 10
== x_id 2
| xid 2
| XID_CMD 1
| XID_RSP 1
+ xio_addr 10
== xio_addr 16
| xio_addr 4
< xio_base 8
+ xio_base 8
== XIO_NOWHERE 12
== xio_port 2
+ xio_size 2
< xircom_debug 14
+ XIRCREG2_GPR2 4
+ XIRCREG_EDP 7
| xisr 2
| XISR_RXXOFFGOT 1
| XISR_RXXONGOT 1
* XL2 1
== xlate_len 2
>> xlen 1
+ xlen 18
* xlen 2
== xlen 5
< xlen 9
>> xline 3
+ xl_mmio 178
< XL_RX_RING_SIZE 2
+ XL_RX_RING_SIZE 4
+ XL_TX_RING_SIZE 3
| xlvl 4
< xlvl 6
>> xm 10
== xm 12
+ xm 13
| xm 5
< xm 7
| XM9_CRS_FIFO_AVAIL 1
* x_margin 3
* xmargin 4
>> xmax 1
| xmax 1
| XMD_T_MODE 4
| XM_GP_INP_ASS 6
| XM_IS_AND 6
| XM_IS_FRC_INT 2
| XM_IS_INP_ASS 12
| XM_IS_LIPA_RC 2
| XM_IS_LNK_AE 2
| XM_IS_RX_COMP 2
| XM_IS_RXC_OV 2
| XM_IS_RXF_OV 2
| XM_IS_RX_PAGE 4
| XM_IS_TSC_OV 2
| XM_IS_TX_ABORT 2
| XM_IS_TX_COMP 2
| XM_IS_TXC_OV 4
| XM_IS_TXF_UR 2
| XM_IS_TX_PAGE 2
* xmit. 1
+ XMIT_BUF_SIZE 3
< xmit_count 1
== xmit_count 2
== xmitcsum 14
| XMIT_END 1
| XMIT_ERR 1
+ XMIT_LED_CNT 3
+ XMIT_LED_CTRL 4
+ XMIT_LED_INI 2
+ XMIT_LED_TST 3
+ xmit_len 1
| xmitmask 1
| XMIT_OWN 3
== xmit_ret_code 2
| XMIT_START 3
| xmit_stat 1
>> xmit_stop 2
== XMITTD_CLOSE 2
* xmitter 1
== XMIT_TEST_CMD 2
| XMIT_UFLO 2
== XMIT_XID_CMD 2
| XM_MD_ENA_HASH 2
| XM_MD_ENA_PROM 2
| XM_MD_FRF 2
| XM_MD_FTF 2
| XM_MMU_ENA_RX 4
| XM_MMU_NO_PRE 2
| XM_MMU_PHY_BUSY 4
| XM_MMU_PHY_RDY 2
| x_mpll_ref_fb_div 2
| Xmr 1
| XMR_FS_2L_VLAN 2
| XMR_FS_BC 4
>> XMR_FS_LEN_SHIFT 3
+ XMR_FS_LEN_SHIFT 3
| XMR_FS_MC 4
< XM_RXF_MAX_SZ 2
| XM_RX_LENERR_OK 1
| XM_RX_STRIP_FCS 1
| XM_SC_CLR_TXC 4
| XM_SC_SNP_RXC 4
| XMT_Chain_Int 2
>> xmtdata_base 1
| xmtdata_base 1
| XMTE 1
| xmtfs 10
| XMTFW_16 2
* XMT_HEADER 1
| XMTINT 1
| xmtrc 1
+ XMT_RING_BASE_ADDR0 2
+ XMT_RING_BASE_ADDR1 1
+ XMT_RING_BASE_ADDR2 1
+ XMT_RING_BASE_ADDR3 1
+ XMT_RING_LEN0 2
+ XMT_RING_LEN1 1
+ XMT_RING_LEN2 1
+ XMT_RING_LEN3 1
+ XMT_RING_LIMIT 1
| XMTSP_128 2
| xmt_status 5
| XMTSV 3
< XMTU 3
+ XMTU 3
< XM_TXF_OK 2
< xn 1
+ xn 1
+ XNMLN 1
< XNRES 1
+ xoff 16
== xoff 3
< xoff 5
< xoffs 1
>> xoffs 1
>> xoffset 1
* xoffset 1
< xoffset 2
| xoffset 2
+ xoffset 9
== xogc 1
| xogc 2
+ xogc 2
== xok 2
| xor 1
< xorresult 2
| xorval 1
== xp 2
+ xp 2
+ xpaddr 1
+ XP_ADDR 20
== xpage 5
== xparm 2
+ XP_DATA 21
| XPHYFD 2
| XPHYSP 2
+ XP_IACK 1
+ XPM0 1
+ XPM1 1
+ XPM2 1
* xpmax 1
* xpn 1
>> xport 2
< xpos 1
>> xpos 2
+ xpos 2
| Xpr 1
+ xpram_devices 2
+ xpram_devs 1
< xpram_devs 12
== xpram_major 1
< XPRAM_MAX_DEVS 2
* xpram_mem_avail 1
+ XPRAM_PGSIZE 1
+ XPRAM_SEC_IN_PG 2
== xprt 2
| XPRT_COPY_RECM 1
| XPRT_COPY_XID 1
< xpt 1
< xptend 1
== XPT_FC_GROUP_TMODE 8
* XQUAD_PORTIO_LEN 1
< XR 2
>> XR 5
== XR 6
| XR 8
| xra 2
== xRamDisk 1
== xRamDiskSize 1
+ xram_get_32low 1
+ ((xram_p)&sw_cq->hw_cq->address)); 1
== xRc 2
| xreg 4
== xreq 1
< xres 14
>> xres 2
+ xres 23
* xres 29
== xres 7
+ xres_n 1
== xres_new 1
< xres_virtual 2
+ xres_virtual 2
* xres_virtual 9
* XRLIM_BURST_FACTOR 2
| xs 12
>> xs 2
== xs 23
== xsap 1
| XS_COLL 1
* xsec 1
* XSEC_PER_SEC 5
+ xsi 4
< xsize 1
>> xsize 3
+ XSP 1
| xsrc 1
| x_src 12
>> x_src 3
< xsrc 4
+ xssi 2
< xstart 2
>> xstart 2
+ xstart 6
| x_status 7
* xstretch 2
== xsum 1
< xsum_index 1
+ XSURF_BASE1 2
+ XSURF_BASE2 3
+ XSURF_IRQ1 1
+ XSW 1
< XSWITCH_CENSUS_PORT_MAX 6
+ XSWITCH_CENSUS_PORT_MIN 4
< XSWITCH_CENSUS_PORT_MIN 5
== xswitch_info 2
| XTABS 1
* xtal 1
| XTALE_ON 2
>> XTALFREQ 1
+ XTALFREQ 1
+ xtalk_addr 3
| XTALK_FIXED 1
== xtalk_intr 4
* xtalk_intr_p. 2
== xtalk_registry 2
* xtal_nsecs 3
+ XTENTRYSTART 13
< XTENTRYSTART 3
== XTENTRYSTART 4
== xtid 1
+ xtime_sync_interval 2
| XT_INSERT 3
+ xtmp1 3
< xtmp2 1
+ xtmp2 2
< xtotal 1
+ xtotal 1
| xtraflags2 4
+ xtrans 2
| xtype 1
== xtype 3
== xvolinfo 2
== xwidget_info 7
== xwidget_vhdl 1
+ x_word_count 3
< xx 1
* xx 13
>> xx 18
| xx 22
* (xx 4
== XXBOW_PART_REV_1_0 2
== XXBOW_PART_REV_2_0 2
== XXBOW_WIDGET_MFGR_NUM 1
== XXBOW_WIDGET_PART_NUM 3
* XXX 1
| XY_COLOR_BLT_WRITE_ALPHA 2
| XY_COLOR_BLT_WRITE_RGB 2
&& xy_pending 1
| XY_SRC_COPY_BLT_WRITE_ALPHA 2
| y 10
>> y1 1
< y1 11
* y1 11
== y 12
| y1 2
+ y1 32
+ Y 14
>> y 17
* y 18
== Y 2
| y2 1
+ y2 4
< y2 6
== y2 6
* y2k 1
< Y 4
* Y 4
< y 46
+ y 90
>> yacl 1
+ YAM_EXTENT 1
< YAM_FPGA_SIZE 1
+ yBL 11
+ yBR 11
< y_break 4
+ y_break 4
< yc 1
== yc 2
+ yc 3
* ych 3
< y_count 3
* yday 1
* y_delta 6
* ydstorg 1
< YDSXG_CAPTURE_VOICES 2
* YDSXG_CTRLLENGTH 2
* YDSXG_DSPLENGTH 1
< YDSXG_EFFECT_VOICES 1
* YDSXG_PLAYBACK_VOICES 1
< YDSXG_PLAYBACK_VOICES 3
| YDSXGR_TIMERCTRL_TIEN 2
* ye 1
+ ye 12
< ye 8
== ye 8
== year 1
* year1 2
+ year 16
* year 20
< year 28
>> year 3
| year 9
< yellowfin_debug 18
| YELLOW_LED_OE 1
< yend 1
>> yend 1
* yes, 1
== yes 2
== YES 30
* yet 1
* yet. 1
== y_field 1
+ y_field 1
+ yg 3
>> yh 2
< yield 1
< yieldlines 1
+ yieldlines 1
< yieldTime 2
| ym 1
+ ym 12
>> ym 2
< ym 6
>> y_margin 1
* y_margin 3
>> ymax 1
| ymax 1
* YMF_SAMPF 2
| ymode 1
< ymode 2
>> yoff 1
< yoffset 2
* yoffset 2
+ yoffset 7
* you 2
* You 9
* you'd 2
* your 1
* you're 1
* yourself. 1
>> yovr 1
== yp 1
< ypan 1
== ypan 1
&& ypan 1
< ypos 1
+ ypos 1
< yr 1
== yr 1
>> yr 1
* yr 1
* yr100 1
== yres 10
< yres 19
+ yres 37
* yres 9
* yres_virtual 3
< yres_virtual 6
< yrs 19
* yrs 28
* ys 1
| ys 14
== ys 18
>> ysci 1
< ysrc 4
< y_src 6
< ystart 1
>> ystart 1
+ ystep 2
+ yTL 11
+ ytotal 1
< ytotal 2
| ytotal 2
+ yTR 11
== ytreg 1
| ytreg 2
== yura_hash 1
== yurahash 4
== YURA_HASH 4
* yy 10
| yy 2
>> yy 4
== yyfilename 1
* YY/MM/DD 1
>> z1 3
| z 14
+ z1 8
+ z1r 1
+ z1t 1
== z 20
< z2 1
== z2 2
>> z2 3
+ z2 8
< z2_count 1
< Z2MINOR_COUNT 1
< Z2MINOR_MEMLIST1 1
+ Z2MINOR_MEMLIST1 1
< Z2MINOR_MEMLIST4 1
| Z2RAM_CHUNKMASK 1
>> Z2RAM_CHUNKSHIFT 1
+ Z2RAM_CHUNKSHIFT 3
+ Z2RAM_CHUNKSIZE 1
* Z2RAM_CHUNKSIZE 8
< Z2RAM_END 2
== z2ram_map 5
>> z2ram_size 1
* Z2RAM_SIZE 1
== z2ram_size 5
< Z2RAM_START 2
+ Z2RAM_START 2
+ z 34
== Z3BLTclear 2
== Z3BLTset 2
* z 4
< z 73
| z80_addr 1
== Z80_SCC_BAD 1
== Z80_SCC_OK 1
| Z8530_PORT_SLEEP 2
+ zalon 1
== zalon_vers 1
< ZAP_BLOCK_SIZE 1
>> Z_ASCII 2
< ZATM_AAL5_POOL_BASE 2
+ ZATM_AAL5_POOL_BASE 3
== ZATM_GETPOOLZ 1
< ZATM_LAST_POOL 3
< ZATM_TIMER_HISTORY_SIZE 1
+ ZATM_TIMER_HISTORY_SIZE 2
== Z_BUF_ERROR 15
< zc 1
>> zc 1
== Z_DATA_ERROR 15
== Z_DEFAULT_COMPRESSION 3
== Z_DEFLATED 2
+ ZeIndex 1
== ZeIndex 3
< ZEPROM_SIZE 1
| ZEPROM_SK 4
* zero 2
< ZERO_BLOCK_SIZE 1
< zeroes 2
< zerofrom 3
+ zerofrom 6
&& zero_it 1
+ zero_offset 1
| ZEROPAD 6
+ zero_size 1
< zeros_num 4
+ zeros_num 4
< zeros_number 1
+ zeros_number 2
== zerr 7
== ZE_V1 3
< zExp 10
== zExp 4
+ zExp 6
>> zf_action 1
| zf_action 2
+ ZF_HW_TIMEO 2
< Z_FINISH 2
== Z_FINISH 25
* zftape 1
+ ZFTAPE_LABEL 1
+ zft_blk_sz 1
* zft_blk_sz 2
== zft_blk_sz 3
+ zft_calc_tape_pos(zft_last_vtbl->start_seg)); 1
>> zft_capacity 1
+ zft_capacity 1
== zft_cmpr_ops 3
>> zftc_rd_compressed 1
* zftc_rd_compressed 1
== zftc_rd_uncompressed 1
>> zftc_rd_uncompressed 1
>> zftc_wr_compressed 1
* zftc_wr_compressed 1
== zftc_wr_uncompressed 1
>> zftc_wr_uncompressed 1
== zft_deblock_segment 1
== zft_eom_vtbl 1
< ZFT_FAST_SEEK_MAX_TRIALS 3
== zft_first_vtbl 1
&& zft_header_changed 3
== zft_hseg_buf 2
== zft_io_state 2
| ZFT_MINOR_OP_MASK 1
== zft_mt_compression 1
< zft_nr_eof_marks 2
&& zft_old_ftape 5
&& zft_qic_mode 1
| ZFT_RAW_MODE 4
== zft_reading 1
< zft_resid 1
== zft_resid 1
< ZFT_SLOW_SEEK_THRESHOLD 3
&& zft_volume_table_changed 1
&& zft_write_protected 1
== zft_writing 1
< zft_written_segments 1
| ZFT_ZIP_MODE 4
== Z_FULL_FLUSH 2
+ ZF_USER_TIMEO 2
| zhi 1
< Z_HUFFMAN_ONLY 3
+ zimage_start 8
| zisofs_block_page_mask 1
+ zisofs_block_pages 1
+ zisofs_block_page_shift 2
+ zisofs_block_shift 1
+ zl 17
| ZLOCK_ZERO_MASK 2
== Z_MEM_ERROR 4
< znet_debug 14
== Z_NO_FLUSH 14
== Z_NULL 39
< znum 3
== Z_OK 23
>> ZOMBIE_MAGIC 1
| ZOMBIE_MAGIC 1
< zone 1
| zone 1
+ zone 1
== zone 5
* zone 6
== zone_end 1
< zone_end 4
== ZONE_HIGHMEM 1
+ zone_required_alignment 1
* zone_size 2
== zone_start 1
< zone_start 4
< zoran_cards 2
| ZORAN_ICR_GIRQ1 2
| ZORAN_ISR_CODE 1
| ZORAN_ISR_GIRQ0 1
| ZORAN_ISR_GIRQ1 1
* ZORAN_MAX_FBUFFER 1
< ZORAN_MAX_FBUFFERS 3
< ZORAN_MAX_FBUFSIZE 1
== zoran_num 2
< zoran_num 5
| ZORAN_PO_DMASK 8
< ZORAN_VBI_BUFFERS 2
| ZORAN_VFEC_ERRDIF 2
| ZORAN_VFEC_RGB_RGB555 1
| ZORAN_VFEC_RGB_RGB565 1
| ZORAN_VFEC_RGB_RGB888 2
| ZORAN_VFEC_RGB_YUV422 1
| ZORAN_VFEC_TOPFIELD 2
+ zorro_autocon 1
< ZORRO_NUM_AUTO 2
+ zorro_num_autocon 1
== zorro_num_autocon 3
< zorro_num_autocon 6
< zorro_num_res 2
== ZORRO_WILDCARD 1
== ZO_V1 2
== Z_PACKET_FLUSH 8
== Z_PARTIAL_FLUSH 2
+ zr 11
| ZR36057_ICR_IntPinEn 3
| ZR36057_ISR_CodRepIRQ 2
| ZR36057_ISR_GIRQ0 1
| ZR36057_ISR_GIRQ1 1
| ZR36057_ISR_JPEGRepIRQ 2
+ ZR36057_JCGI_JPEGuestID 1
+ ZR36057_JCGI_JPEGuestReg 1
| ZR36057_POR_PODir 1
| ZR36057_POR_POTime 3
| ZR36057_SPGPPCR_SoftReset 1
+ ZR36057_VDCR_MinPix 1
>> ZR36057_VDCR_VidWinHt 1
+ ZR36057_VDCR_VidWinHt 1
>> ZR36057_VDCR_VidWinWid 1
+ ZR36057_VDCR_VidWinWid 1
| ZR36057_VFEHCR_Hmask 4
>> ZR36057_VFESPFR_DispMode 1
+ ZR36057_VFESPFR_DispMode 1
| ZR36057_VFESPFR_ErrDif 2
+ ZR36057_VFESPFR_HFilter 3
>> ZR36057_VFESPFR_HorDcm 1
+ ZR36057_VFESPFR_HorDcm 1
| ZR36057_VFESPFR_Pack24 1
| ZR36057_VFESPFR_RGB555 1
| ZR36057_VFESPFR_RGB565 1
| ZR36057_VFESPFR_RGB888 1
>> ZR36057_VFESPFR_VerDcm 1
+ ZR36057_VFESPFR_VerDcm 1
| ZR36057_VFEVCR_Vmask 4
+ ZR36057_VSP_VsyncSize 1
>> ZR36057_VSSFGR_DispStride 2
+ ZR36057_VSSFGR_DispStride 2
| ZR36057_VSSFGR_FrameGrab 2
&& zr->card 3
&& zr->codec_mode 1
+ z_readb 1
&& zr->params.norm 2
== zs_chain 8
+ zs_chan 1
== zs_channels 1
< zs_channels_found 13
== zs_chips 1
* ZS_CLOCK 9
== zs_cons_chanin 1
< zSig0 1
>> zSig0 1
+ zSig0 1
| zSig0 2
== zSig0 4
&& zSig 1
&& zSig1 1
>> zSig1 2
== zSig1 3
< zSig 2
== zSig 2
>> zSig 5
| zSig 8
| zSign 5
| zs_intreg 14
== zs_nodes 1
== zs_soft 1
+ zs_soft 4
== Z_STREAM_END 16
== zs_ttys 1
< z_verbose 2
< zwanzig 1
>> zwickel 1
| zwickel 1
+ ZX1_IOC_OFFSET 1
| ZX1_SBA_IOMMU_COOKIE 1
< zz 2
