DECL|AHBCLKDivider|member|uint32_t AHBCLKDivider; /*!< The AHB clock (HCLK) divider. This clock is derived from the system clock (SYSCLK).
DECL|APB1CLKDivider|member|uint32_t APB1CLKDivider; /*!< The APB1 clock (PCLK1) divider. This clock is derived from the AHB clock (HCLK).
DECL|APB2CLKDivider|member|uint32_t APB2CLKDivider; /*!< The APB2 clock (PCLK2) divider. This clock is derived from the AHB clock (HCLK).
DECL|BDCR_REG_INDEX|macro|BDCR_REG_INDEX
DECL|CRRCR_REG_INDEX|macro|CRRCR_REG_INDEX
DECL|CR_REG_INDEX|macro|CR_REG_INDEX
DECL|CSR_REG_INDEX|macro|CSR_REG_INDEX
DECL|ClockType|member|uint32_t ClockType; /*!< The clock to be configured.
DECL|HSEState|member|uint32_t HSEState; /*!< The new state of the HSE.
DECL|HSI48State|member|uint32_t HSI48State; /*!< The new state of the HSI48 (only applicable to STM32L43x/STM32L44x/STM32L49x/STM32L4Ax devices).
DECL|HSICalibrationValue|member|uint32_t HSICalibrationValue; /*!< The calibration trimming value (default is RCC_HSICALIBRATION_DEFAULT).
DECL|HSIState|member|uint32_t HSIState; /*!< The new state of the HSI.
DECL|IS_RCC_CLOCKTYPE|macro|IS_RCC_CLOCKTYPE
DECL|IS_RCC_HCLK|macro|IS_RCC_HCLK
DECL|IS_RCC_HSE|macro|IS_RCC_HSE
DECL|IS_RCC_HSI48|macro|IS_RCC_HSI48
DECL|IS_RCC_HSI_CALIBRATION_VALUE|macro|IS_RCC_HSI_CALIBRATION_VALUE
DECL|IS_RCC_HSI|macro|IS_RCC_HSI
DECL|IS_RCC_LSE_DRIVE|macro|IS_RCC_LSE_DRIVE
DECL|IS_RCC_LSE|macro|IS_RCC_LSE
DECL|IS_RCC_LSI|macro|IS_RCC_LSI
DECL|IS_RCC_MCO1SOURCE|macro|IS_RCC_MCO1SOURCE
DECL|IS_RCC_MCO1SOURCE|macro|IS_RCC_MCO1SOURCE
DECL|IS_RCC_MCODIV|macro|IS_RCC_MCODIV
DECL|IS_RCC_MCO|macro|IS_RCC_MCO
DECL|IS_RCC_MSICALIBRATION_VALUE|macro|IS_RCC_MSICALIBRATION_VALUE
DECL|IS_RCC_MSI_CLOCK_RANGE|macro|IS_RCC_MSI_CLOCK_RANGE
DECL|IS_RCC_MSI_STANDBY_CLOCK_RANGE|macro|IS_RCC_MSI_STANDBY_CLOCK_RANGE
DECL|IS_RCC_MSI|macro|IS_RCC_MSI
DECL|IS_RCC_OSCILLATORTYPE|macro|IS_RCC_OSCILLATORTYPE
DECL|IS_RCC_OSCILLATORTYPE|macro|IS_RCC_OSCILLATORTYPE
DECL|IS_RCC_PCLK|macro|IS_RCC_PCLK
DECL|IS_RCC_PLLM_VALUE|macro|IS_RCC_PLLM_VALUE
DECL|IS_RCC_PLLM_VALUE|macro|IS_RCC_PLLM_VALUE
DECL|IS_RCC_PLLN_VALUE|macro|IS_RCC_PLLN_VALUE
DECL|IS_RCC_PLLP_VALUE|macro|IS_RCC_PLLP_VALUE
DECL|IS_RCC_PLLP_VALUE|macro|IS_RCC_PLLP_VALUE
DECL|IS_RCC_PLLQ_VALUE|macro|IS_RCC_PLLQ_VALUE
DECL|IS_RCC_PLLR_VALUE|macro|IS_RCC_PLLR_VALUE
DECL|IS_RCC_PLLSAI1CLOCKOUT_VALUE|macro|IS_RCC_PLLSAI1CLOCKOUT_VALUE
DECL|IS_RCC_PLLSAI2CLOCKOUT_VALUE|macro|IS_RCC_PLLSAI2CLOCKOUT_VALUE
DECL|IS_RCC_PLLSAI2CLOCKOUT_VALUE|macro|IS_RCC_PLLSAI2CLOCKOUT_VALUE
DECL|IS_RCC_PLLSOURCE|macro|IS_RCC_PLLSOURCE
DECL|IS_RCC_PLL|macro|IS_RCC_PLL
DECL|IS_RCC_RTCCLKSOURCE|macro|IS_RCC_RTCCLKSOURCE
DECL|IS_RCC_STOP_WAKEUPCLOCK|macro|IS_RCC_STOP_WAKEUPCLOCK
DECL|IS_RCC_SYSCLKSOURCE|macro|IS_RCC_SYSCLKSOURCE
DECL|LSEState|member|uint32_t LSEState; /*!< The new state of the LSE.
DECL|LSIState|member|uint32_t LSIState; /*!< The new state of the LSI.
DECL|MSICalibrationValue|member|uint32_t MSICalibrationValue; /*!< The calibration trimming value (default is RCC_MSICALIBRATION_DEFAULT).
DECL|MSIClockRange|member|uint32_t MSIClockRange; /*!< The MSI frequency range.
DECL|MSIState|member|uint32_t MSIState; /*!< The new state of the MSI.
DECL|OscillatorType|member|uint32_t OscillatorType; /*!< The oscillators to be configured.
DECL|PLLM|member|uint32_t PLLM; /*!< PLLM: Division factor for PLL VCO input clock.
DECL|PLLN|member|uint32_t PLLN; /*!< PLLN: Multiplication factor for PLL VCO output clock.
DECL|PLLP|member|uint32_t PLLP; /*!< PLLP: Division factor for SAI clock.
DECL|PLLQ|member|uint32_t PLLQ; /*!< PLLQ: Division factor for SDMMC1, RNG and USB clocks.
DECL|PLLR|member|uint32_t PLLR; /*!< PLLR: Division for the main system clock.
DECL|PLLSource|member|uint32_t PLLSource; /*!< RCC_PLLSource: PLL entry clock source.
DECL|PLLState|member|uint32_t PLLState; /*!< The new state of the PLL.
DECL|PLL|member|RCC_PLLInitTypeDef PLL; /*!< Main PLL structure parameters */
DECL|RCC_CLOCKTYPE_HCLK|macro|RCC_CLOCKTYPE_HCLK
DECL|RCC_CLOCKTYPE_PCLK1|macro|RCC_CLOCKTYPE_PCLK1
DECL|RCC_CLOCKTYPE_PCLK2|macro|RCC_CLOCKTYPE_PCLK2
DECL|RCC_CLOCKTYPE_SYSCLK|macro|RCC_CLOCKTYPE_SYSCLK
DECL|RCC_ClkInitTypeDef|typedef|}RCC_ClkInitTypeDef;
DECL|RCC_DBP_TIMEOUT_VALUE|macro|RCC_DBP_TIMEOUT_VALUE
DECL|RCC_FLAG_BORRST|macro|RCC_FLAG_BORRST
DECL|RCC_FLAG_FWRST|macro|RCC_FLAG_FWRST
DECL|RCC_FLAG_HSERDY|macro|RCC_FLAG_HSERDY
DECL|RCC_FLAG_HSI48RDY|macro|RCC_FLAG_HSI48RDY
DECL|RCC_FLAG_HSIRDY|macro|RCC_FLAG_HSIRDY
DECL|RCC_FLAG_IWDGRST|macro|RCC_FLAG_IWDGRST
DECL|RCC_FLAG_LPWRRST|macro|RCC_FLAG_LPWRRST
DECL|RCC_FLAG_LSECSSD|macro|RCC_FLAG_LSECSSD
DECL|RCC_FLAG_LSERDY|macro|RCC_FLAG_LSERDY
DECL|RCC_FLAG_LSIRDY|macro|RCC_FLAG_LSIRDY
DECL|RCC_FLAG_MASK|macro|RCC_FLAG_MASK
DECL|RCC_FLAG_MSIRDY|macro|RCC_FLAG_MSIRDY
DECL|RCC_FLAG_OBLRST|macro|RCC_FLAG_OBLRST
DECL|RCC_FLAG_PINRST|macro|RCC_FLAG_PINRST
DECL|RCC_FLAG_PLLRDY|macro|RCC_FLAG_PLLRDY
DECL|RCC_FLAG_PLLSAI1RDY|macro|RCC_FLAG_PLLSAI1RDY
DECL|RCC_FLAG_PLLSAI2RDY|macro|RCC_FLAG_PLLSAI2RDY
DECL|RCC_FLAG_SFTRST|macro|RCC_FLAG_SFTRST
DECL|RCC_FLAG_WWDGRST|macro|RCC_FLAG_WWDGRST
DECL|RCC_HCLK_DIV16|macro|RCC_HCLK_DIV16
DECL|RCC_HCLK_DIV1|macro|RCC_HCLK_DIV1
DECL|RCC_HCLK_DIV2|macro|RCC_HCLK_DIV2
DECL|RCC_HCLK_DIV4|macro|RCC_HCLK_DIV4
DECL|RCC_HCLK_DIV8|macro|RCC_HCLK_DIV8
DECL|RCC_HSE_BYPASS|macro|RCC_HSE_BYPASS
DECL|RCC_HSE_OFF|macro|RCC_HSE_OFF
DECL|RCC_HSE_ON|macro|RCC_HSE_ON
DECL|RCC_HSI48_OFF|macro|RCC_HSI48_OFF
DECL|RCC_HSI48_OFF|macro|RCC_HSI48_OFF
DECL|RCC_HSI48_ON|macro|RCC_HSI48_ON
DECL|RCC_HSICALIBRATION_DEFAULT|macro|RCC_HSICALIBRATION_DEFAULT
DECL|RCC_HSICALIBRATION_DEFAULT|macro|RCC_HSICALIBRATION_DEFAULT
DECL|RCC_HSI_OFF|macro|RCC_HSI_OFF
DECL|RCC_HSI_ON|macro|RCC_HSI_ON
DECL|RCC_IT_CSS|macro|RCC_IT_CSS
DECL|RCC_IT_HSERDY|macro|RCC_IT_HSERDY
DECL|RCC_IT_HSI48RDY|macro|RCC_IT_HSI48RDY
DECL|RCC_IT_HSIRDY|macro|RCC_IT_HSIRDY
DECL|RCC_IT_LSECSS|macro|RCC_IT_LSECSS
DECL|RCC_IT_LSERDY|macro|RCC_IT_LSERDY
DECL|RCC_IT_LSIRDY|macro|RCC_IT_LSIRDY
DECL|RCC_IT_MSIRDY|macro|RCC_IT_MSIRDY
DECL|RCC_IT_PLLRDY|macro|RCC_IT_PLLRDY
DECL|RCC_IT_PLLSAI1RDY|macro|RCC_IT_PLLSAI1RDY
DECL|RCC_IT_PLLSAI2RDY|macro|RCC_IT_PLLSAI2RDY
DECL|RCC_LSEDRIVE_HIGH|macro|RCC_LSEDRIVE_HIGH
DECL|RCC_LSEDRIVE_LOW|macro|RCC_LSEDRIVE_LOW
DECL|RCC_LSEDRIVE_MEDIUMHIGH|macro|RCC_LSEDRIVE_MEDIUMHIGH
DECL|RCC_LSEDRIVE_MEDIUMLOW|macro|RCC_LSEDRIVE_MEDIUMLOW
DECL|RCC_LSE_BYPASS|macro|RCC_LSE_BYPASS
DECL|RCC_LSE_OFF|macro|RCC_LSE_OFF
DECL|RCC_LSE_ON|macro|RCC_LSE_ON
DECL|RCC_LSE_TIMEOUT_VALUE|macro|RCC_LSE_TIMEOUT_VALUE
DECL|RCC_LSI_OFF|macro|RCC_LSI_OFF
DECL|RCC_LSI_ON|macro|RCC_LSI_ON
DECL|RCC_MCO1SOURCE_HSE|macro|RCC_MCO1SOURCE_HSE
DECL|RCC_MCO1SOURCE_HSI48|macro|RCC_MCO1SOURCE_HSI48
DECL|RCC_MCO1SOURCE_HSI|macro|RCC_MCO1SOURCE_HSI
DECL|RCC_MCO1SOURCE_LSE|macro|RCC_MCO1SOURCE_LSE
DECL|RCC_MCO1SOURCE_LSI|macro|RCC_MCO1SOURCE_LSI
DECL|RCC_MCO1SOURCE_MSI|macro|RCC_MCO1SOURCE_MSI
DECL|RCC_MCO1SOURCE_NOCLOCK|macro|RCC_MCO1SOURCE_NOCLOCK
DECL|RCC_MCO1SOURCE_PLLCLK|macro|RCC_MCO1SOURCE_PLLCLK
DECL|RCC_MCO1SOURCE_SYSCLK|macro|RCC_MCO1SOURCE_SYSCLK
DECL|RCC_MCO1|macro|RCC_MCO1
DECL|RCC_MCODIV_16|macro|RCC_MCODIV_16
DECL|RCC_MCODIV_1|macro|RCC_MCODIV_1
DECL|RCC_MCODIV_2|macro|RCC_MCODIV_2
DECL|RCC_MCODIV_4|macro|RCC_MCODIV_4
DECL|RCC_MCODIV_8|macro|RCC_MCODIV_8
DECL|RCC_MCO|macro|RCC_MCO
DECL|RCC_MSICALIBRATION_DEFAULT|macro|RCC_MSICALIBRATION_DEFAULT
DECL|RCC_MSIRANGE_0|macro|RCC_MSIRANGE_0
DECL|RCC_MSIRANGE_10|macro|RCC_MSIRANGE_10
DECL|RCC_MSIRANGE_11|macro|RCC_MSIRANGE_11
DECL|RCC_MSIRANGE_1|macro|RCC_MSIRANGE_1
DECL|RCC_MSIRANGE_2|macro|RCC_MSIRANGE_2
DECL|RCC_MSIRANGE_3|macro|RCC_MSIRANGE_3
DECL|RCC_MSIRANGE_4|macro|RCC_MSIRANGE_4
DECL|RCC_MSIRANGE_5|macro|RCC_MSIRANGE_5
DECL|RCC_MSIRANGE_6|macro|RCC_MSIRANGE_6
DECL|RCC_MSIRANGE_7|macro|RCC_MSIRANGE_7
DECL|RCC_MSIRANGE_8|macro|RCC_MSIRANGE_8
DECL|RCC_MSIRANGE_9|macro|RCC_MSIRANGE_9
DECL|RCC_MSI_OFF|macro|RCC_MSI_OFF
DECL|RCC_MSI_ON|macro|RCC_MSI_ON
DECL|RCC_OSCILLATORTYPE_HSE|macro|RCC_OSCILLATORTYPE_HSE
DECL|RCC_OSCILLATORTYPE_HSI48|macro|RCC_OSCILLATORTYPE_HSI48
DECL|RCC_OSCILLATORTYPE_HSI|macro|RCC_OSCILLATORTYPE_HSI
DECL|RCC_OSCILLATORTYPE_LSE|macro|RCC_OSCILLATORTYPE_LSE
DECL|RCC_OSCILLATORTYPE_LSI|macro|RCC_OSCILLATORTYPE_LSI
DECL|RCC_OSCILLATORTYPE_MSI|macro|RCC_OSCILLATORTYPE_MSI
DECL|RCC_OSCILLATORTYPE_NONE|macro|RCC_OSCILLATORTYPE_NONE
DECL|RCC_OscInitTypeDef|typedef|}RCC_OscInitTypeDef;
DECL|RCC_PLLInitTypeDef|typedef|}RCC_PLLInitTypeDef;
DECL|RCC_PLLP_DIV10|macro|RCC_PLLP_DIV10
DECL|RCC_PLLP_DIV11|macro|RCC_PLLP_DIV11
DECL|RCC_PLLP_DIV12|macro|RCC_PLLP_DIV12
DECL|RCC_PLLP_DIV13|macro|RCC_PLLP_DIV13
DECL|RCC_PLLP_DIV14|macro|RCC_PLLP_DIV14
DECL|RCC_PLLP_DIV15|macro|RCC_PLLP_DIV15
DECL|RCC_PLLP_DIV16|macro|RCC_PLLP_DIV16
DECL|RCC_PLLP_DIV17|macro|RCC_PLLP_DIV17
DECL|RCC_PLLP_DIV17|macro|RCC_PLLP_DIV17
DECL|RCC_PLLP_DIV18|macro|RCC_PLLP_DIV18
DECL|RCC_PLLP_DIV19|macro|RCC_PLLP_DIV19
DECL|RCC_PLLP_DIV20|macro|RCC_PLLP_DIV20
DECL|RCC_PLLP_DIV21|macro|RCC_PLLP_DIV21
DECL|RCC_PLLP_DIV22|macro|RCC_PLLP_DIV22
DECL|RCC_PLLP_DIV23|macro|RCC_PLLP_DIV23
DECL|RCC_PLLP_DIV24|macro|RCC_PLLP_DIV24
DECL|RCC_PLLP_DIV25|macro|RCC_PLLP_DIV25
DECL|RCC_PLLP_DIV26|macro|RCC_PLLP_DIV26
DECL|RCC_PLLP_DIV27|macro|RCC_PLLP_DIV27
DECL|RCC_PLLP_DIV28|macro|RCC_PLLP_DIV28
DECL|RCC_PLLP_DIV29|macro|RCC_PLLP_DIV29
DECL|RCC_PLLP_DIV2|macro|RCC_PLLP_DIV2
DECL|RCC_PLLP_DIV30|macro|RCC_PLLP_DIV30
DECL|RCC_PLLP_DIV31|macro|RCC_PLLP_DIV31
DECL|RCC_PLLP_DIV3|macro|RCC_PLLP_DIV3
DECL|RCC_PLLP_DIV4|macro|RCC_PLLP_DIV4
DECL|RCC_PLLP_DIV5|macro|RCC_PLLP_DIV5
DECL|RCC_PLLP_DIV6|macro|RCC_PLLP_DIV6
DECL|RCC_PLLP_DIV7|macro|RCC_PLLP_DIV7
DECL|RCC_PLLP_DIV7|macro|RCC_PLLP_DIV7
DECL|RCC_PLLP_DIV8|macro|RCC_PLLP_DIV8
DECL|RCC_PLLP_DIV9|macro|RCC_PLLP_DIV9
DECL|RCC_PLLQ_DIV2|macro|RCC_PLLQ_DIV2
DECL|RCC_PLLQ_DIV4|macro|RCC_PLLQ_DIV4
DECL|RCC_PLLQ_DIV6|macro|RCC_PLLQ_DIV6
DECL|RCC_PLLQ_DIV8|macro|RCC_PLLQ_DIV8
DECL|RCC_PLLR_DIV2|macro|RCC_PLLR_DIV2
DECL|RCC_PLLR_DIV4|macro|RCC_PLLR_DIV4
DECL|RCC_PLLR_DIV6|macro|RCC_PLLR_DIV6
DECL|RCC_PLLR_DIV8|macro|RCC_PLLR_DIV8
DECL|RCC_PLLSAI1_48M2CLK|macro|RCC_PLLSAI1_48M2CLK
DECL|RCC_PLLSAI1_ADC1CLK|macro|RCC_PLLSAI1_ADC1CLK
DECL|RCC_PLLSAI1_SAI1CLK|macro|RCC_PLLSAI1_SAI1CLK
DECL|RCC_PLLSAI2_ADC2CLK|macro|RCC_PLLSAI2_ADC2CLK
DECL|RCC_PLLSAI2_DSICLK|macro|RCC_PLLSAI2_DSICLK
DECL|RCC_PLLSAI2_LTDCCLK|macro|RCC_PLLSAI2_LTDCCLK
DECL|RCC_PLLSAI2_SAI2CLK|macro|RCC_PLLSAI2_SAI2CLK
DECL|RCC_PLLSOURCE_HSE|macro|RCC_PLLSOURCE_HSE
DECL|RCC_PLLSOURCE_HSI|macro|RCC_PLLSOURCE_HSI
DECL|RCC_PLLSOURCE_MSI|macro|RCC_PLLSOURCE_MSI
DECL|RCC_PLLSOURCE_NONE|macro|RCC_PLLSOURCE_NONE
DECL|RCC_PLL_48M1CLK|macro|RCC_PLL_48M1CLK
DECL|RCC_PLL_NONE|macro|RCC_PLL_NONE
DECL|RCC_PLL_OFF|macro|RCC_PLL_OFF
DECL|RCC_PLL_ON|macro|RCC_PLL_ON
DECL|RCC_PLL_SAI2CLK|macro|RCC_PLL_SAI2CLK
DECL|RCC_PLL_SAI3CLK|macro|RCC_PLL_SAI3CLK
DECL|RCC_PLL_SYSCLK|macro|RCC_PLL_SYSCLK
DECL|RCC_RTCCLKSOURCE_HSE_DIV32|macro|RCC_RTCCLKSOURCE_HSE_DIV32
DECL|RCC_RTCCLKSOURCE_LSE|macro|RCC_RTCCLKSOURCE_LSE
DECL|RCC_RTCCLKSOURCE_LSI|macro|RCC_RTCCLKSOURCE_LSI
DECL|RCC_RTCCLKSOURCE_NONE|macro|RCC_RTCCLKSOURCE_NONE
DECL|RCC_STOP_WAKEUPCLOCK_HSI|macro|RCC_STOP_WAKEUPCLOCK_HSI
DECL|RCC_STOP_WAKEUPCLOCK_MSI|macro|RCC_STOP_WAKEUPCLOCK_MSI
DECL|RCC_SYSCLKSOURCE_HSE|macro|RCC_SYSCLKSOURCE_HSE
DECL|RCC_SYSCLKSOURCE_HSI|macro|RCC_SYSCLKSOURCE_HSI
DECL|RCC_SYSCLKSOURCE_MSI|macro|RCC_SYSCLKSOURCE_MSI
DECL|RCC_SYSCLKSOURCE_PLLCLK|macro|RCC_SYSCLKSOURCE_PLLCLK
DECL|RCC_SYSCLKSOURCE_STATUS_HSE|macro|RCC_SYSCLKSOURCE_STATUS_HSE
DECL|RCC_SYSCLKSOURCE_STATUS_HSI|macro|RCC_SYSCLKSOURCE_STATUS_HSI
DECL|RCC_SYSCLKSOURCE_STATUS_MSI|macro|RCC_SYSCLKSOURCE_STATUS_MSI
DECL|RCC_SYSCLKSOURCE_STATUS_PLLCLK|macro|RCC_SYSCLKSOURCE_STATUS_PLLCLK
DECL|RCC_SYSCLK_DIV128|macro|RCC_SYSCLK_DIV128
DECL|RCC_SYSCLK_DIV16|macro|RCC_SYSCLK_DIV16
DECL|RCC_SYSCLK_DIV1|macro|RCC_SYSCLK_DIV1
DECL|RCC_SYSCLK_DIV256|macro|RCC_SYSCLK_DIV256
DECL|RCC_SYSCLK_DIV2|macro|RCC_SYSCLK_DIV2
DECL|RCC_SYSCLK_DIV4|macro|RCC_SYSCLK_DIV4
DECL|RCC_SYSCLK_DIV512|macro|RCC_SYSCLK_DIV512
DECL|RCC_SYSCLK_DIV64|macro|RCC_SYSCLK_DIV64
DECL|RCC_SYSCLK_DIV8|macro|RCC_SYSCLK_DIV8
DECL|SYSCLKSource|member|uint32_t SYSCLKSource; /*!< The clock source used as system clock (SYSCLK).
DECL|__HAL_RCC_ADC_CLK_DISABLE|macro|__HAL_RCC_ADC_CLK_DISABLE
DECL|__HAL_RCC_ADC_CLK_ENABLE|macro|__HAL_RCC_ADC_CLK_ENABLE
DECL|__HAL_RCC_ADC_CLK_SLEEP_DISABLE|macro|__HAL_RCC_ADC_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_ADC_CLK_SLEEP_ENABLE|macro|__HAL_RCC_ADC_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_ADC_FORCE_RESET|macro|__HAL_RCC_ADC_FORCE_RESET
DECL|__HAL_RCC_ADC_IS_CLK_DISABLED|macro|__HAL_RCC_ADC_IS_CLK_DISABLED
DECL|__HAL_RCC_ADC_IS_CLK_ENABLED|macro|__HAL_RCC_ADC_IS_CLK_ENABLED
DECL|__HAL_RCC_ADC_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_ADC_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_ADC_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_ADC_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_ADC_RELEASE_RESET|macro|__HAL_RCC_ADC_RELEASE_RESET
DECL|__HAL_RCC_AES_CLK_DISABLE|macro|__HAL_RCC_AES_CLK_DISABLE
DECL|__HAL_RCC_AES_CLK_ENABLE|macro|__HAL_RCC_AES_CLK_ENABLE
DECL|__HAL_RCC_AES_CLK_SLEEP_DISABLE|macro|__HAL_RCC_AES_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_AES_CLK_SLEEP_ENABLE|macro|__HAL_RCC_AES_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_AES_FORCE_RESET|macro|__HAL_RCC_AES_FORCE_RESET
DECL|__HAL_RCC_AES_IS_CLK_DISABLED|macro|__HAL_RCC_AES_IS_CLK_DISABLED
DECL|__HAL_RCC_AES_IS_CLK_ENABLED|macro|__HAL_RCC_AES_IS_CLK_ENABLED
DECL|__HAL_RCC_AES_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_AES_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_AES_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_AES_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_AES_RELEASE_RESET|macro|__HAL_RCC_AES_RELEASE_RESET
DECL|__HAL_RCC_AHB1_FORCE_RESET|macro|__HAL_RCC_AHB1_FORCE_RESET
DECL|__HAL_RCC_AHB1_RELEASE_RESET|macro|__HAL_RCC_AHB1_RELEASE_RESET
DECL|__HAL_RCC_AHB2_FORCE_RESET|macro|__HAL_RCC_AHB2_FORCE_RESET
DECL|__HAL_RCC_AHB2_RELEASE_RESET|macro|__HAL_RCC_AHB2_RELEASE_RESET
DECL|__HAL_RCC_AHB3_FORCE_RESET|macro|__HAL_RCC_AHB3_FORCE_RESET
DECL|__HAL_RCC_AHB3_RELEASE_RESET|macro|__HAL_RCC_AHB3_RELEASE_RESET
DECL|__HAL_RCC_APB1_FORCE_RESET|macro|__HAL_RCC_APB1_FORCE_RESET
DECL|__HAL_RCC_APB1_RELEASE_RESET|macro|__HAL_RCC_APB1_RELEASE_RESET
DECL|__HAL_RCC_APB2_FORCE_RESET|macro|__HAL_RCC_APB2_FORCE_RESET
DECL|__HAL_RCC_APB2_RELEASE_RESET|macro|__HAL_RCC_APB2_RELEASE_RESET
DECL|__HAL_RCC_BACKUPRESET_FORCE|macro|__HAL_RCC_BACKUPRESET_FORCE
DECL|__HAL_RCC_BACKUPRESET_RELEASE|macro|__HAL_RCC_BACKUPRESET_RELEASE
DECL|__HAL_RCC_CAN1_CLK_DISABLE|macro|__HAL_RCC_CAN1_CLK_DISABLE
DECL|__HAL_RCC_CAN1_CLK_ENABLE|macro|__HAL_RCC_CAN1_CLK_ENABLE
DECL|__HAL_RCC_CAN1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_CAN1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_CAN1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_CAN1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_CAN1_FORCE_RESET|macro|__HAL_RCC_CAN1_FORCE_RESET
DECL|__HAL_RCC_CAN1_IS_CLK_DISABLED|macro|__HAL_RCC_CAN1_IS_CLK_DISABLED
DECL|__HAL_RCC_CAN1_IS_CLK_ENABLED|macro|__HAL_RCC_CAN1_IS_CLK_ENABLED
DECL|__HAL_RCC_CAN1_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_CAN1_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_CAN1_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_CAN1_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_CAN1_RELEASE_RESET|macro|__HAL_RCC_CAN1_RELEASE_RESET
DECL|__HAL_RCC_CAN2_CLK_DISABLE|macro|__HAL_RCC_CAN2_CLK_DISABLE
DECL|__HAL_RCC_CAN2_CLK_ENABLE|macro|__HAL_RCC_CAN2_CLK_ENABLE
DECL|__HAL_RCC_CAN2_CLK_SLEEP_DISABLE|macro|__HAL_RCC_CAN2_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_CAN2_CLK_SLEEP_ENABLE|macro|__HAL_RCC_CAN2_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_CAN2_FORCE_RESET|macro|__HAL_RCC_CAN2_FORCE_RESET
DECL|__HAL_RCC_CAN2_IS_CLK_DISABLED|macro|__HAL_RCC_CAN2_IS_CLK_DISABLED
DECL|__HAL_RCC_CAN2_IS_CLK_ENABLED|macro|__HAL_RCC_CAN2_IS_CLK_ENABLED
DECL|__HAL_RCC_CAN2_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_CAN2_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_CAN2_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_CAN2_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_CAN2_RELEASE_RESET|macro|__HAL_RCC_CAN2_RELEASE_RESET
DECL|__HAL_RCC_CLEAR_IT|macro|__HAL_RCC_CLEAR_IT
DECL|__HAL_RCC_CLEAR_RESET_FLAGS|macro|__HAL_RCC_CLEAR_RESET_FLAGS
DECL|__HAL_RCC_CRC_CLK_DISABLE|macro|__HAL_RCC_CRC_CLK_DISABLE
DECL|__HAL_RCC_CRC_CLK_ENABLE|macro|__HAL_RCC_CRC_CLK_ENABLE
DECL|__HAL_RCC_CRC_CLK_SLEEP_DISABLE|macro|__HAL_RCC_CRC_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_CRC_CLK_SLEEP_ENABLE|macro|__HAL_RCC_CRC_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_CRC_FORCE_RESET|macro|__HAL_RCC_CRC_FORCE_RESET
DECL|__HAL_RCC_CRC_IS_CLK_DISABLED|macro|__HAL_RCC_CRC_IS_CLK_DISABLED
DECL|__HAL_RCC_CRC_IS_CLK_ENABLED|macro|__HAL_RCC_CRC_IS_CLK_ENABLED
DECL|__HAL_RCC_CRC_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_CRC_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_CRC_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_CRC_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_CRC_RELEASE_RESET|macro|__HAL_RCC_CRC_RELEASE_RESET
DECL|__HAL_RCC_CRS_CLK_DISABLE|macro|__HAL_RCC_CRS_CLK_DISABLE
DECL|__HAL_RCC_CRS_CLK_ENABLE|macro|__HAL_RCC_CRS_CLK_ENABLE
DECL|__HAL_RCC_CRS_CLK_SLEEP_DISABLE|macro|__HAL_RCC_CRS_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_CRS_CLK_SLEEP_ENABLE|macro|__HAL_RCC_CRS_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_CRS_FORCE_RESET|macro|__HAL_RCC_CRS_FORCE_RESET
DECL|__HAL_RCC_CRS_IS_CLK_DISABLED|macro|__HAL_RCC_CRS_IS_CLK_DISABLED
DECL|__HAL_RCC_CRS_IS_CLK_ENABLED|macro|__HAL_RCC_CRS_IS_CLK_ENABLED
DECL|__HAL_RCC_CRS_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_CRS_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_CRS_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_CRS_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_CRS_RELEASE_RESET|macro|__HAL_RCC_CRS_RELEASE_RESET
DECL|__HAL_RCC_DAC1_CLK_DISABLE|macro|__HAL_RCC_DAC1_CLK_DISABLE
DECL|__HAL_RCC_DAC1_CLK_ENABLE|macro|__HAL_RCC_DAC1_CLK_ENABLE
DECL|__HAL_RCC_DAC1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_DAC1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_DAC1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_DAC1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_DAC1_FORCE_RESET|macro|__HAL_RCC_DAC1_FORCE_RESET
DECL|__HAL_RCC_DAC1_IS_CLK_DISABLED|macro|__HAL_RCC_DAC1_IS_CLK_DISABLED
DECL|__HAL_RCC_DAC1_IS_CLK_ENABLED|macro|__HAL_RCC_DAC1_IS_CLK_ENABLED
DECL|__HAL_RCC_DAC1_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_DAC1_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_DAC1_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_DAC1_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_DAC1_RELEASE_RESET|macro|__HAL_RCC_DAC1_RELEASE_RESET
DECL|__HAL_RCC_DCMI_CLK_DISABLE|macro|__HAL_RCC_DCMI_CLK_DISABLE
DECL|__HAL_RCC_DCMI_CLK_ENABLE|macro|__HAL_RCC_DCMI_CLK_ENABLE
DECL|__HAL_RCC_DCMI_CLK_SLEEP_DISABLE|macro|__HAL_RCC_DCMI_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_DCMI_CLK_SLEEP_ENABLE|macro|__HAL_RCC_DCMI_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_DCMI_FORCE_RESET|macro|__HAL_RCC_DCMI_FORCE_RESET
DECL|__HAL_RCC_DCMI_IS_CLK_DISABLED|macro|__HAL_RCC_DCMI_IS_CLK_DISABLED
DECL|__HAL_RCC_DCMI_IS_CLK_ENABLED|macro|__HAL_RCC_DCMI_IS_CLK_ENABLED
DECL|__HAL_RCC_DCMI_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_DCMI_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_DCMI_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_DCMI_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_DCMI_RELEASE_RESET|macro|__HAL_RCC_DCMI_RELEASE_RESET
DECL|__HAL_RCC_DFSDM1_CLK_DISABLE|macro|__HAL_RCC_DFSDM1_CLK_DISABLE
DECL|__HAL_RCC_DFSDM1_CLK_ENABLE|macro|__HAL_RCC_DFSDM1_CLK_ENABLE
DECL|__HAL_RCC_DFSDM1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_DFSDM1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_DFSDM1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_DFSDM1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_DFSDM1_FORCE_RESET|macro|__HAL_RCC_DFSDM1_FORCE_RESET
DECL|__HAL_RCC_DFSDM1_IS_CLK_DISABLED|macro|__HAL_RCC_DFSDM1_IS_CLK_DISABLED
DECL|__HAL_RCC_DFSDM1_IS_CLK_ENABLED|macro|__HAL_RCC_DFSDM1_IS_CLK_ENABLED
DECL|__HAL_RCC_DFSDM1_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_DFSDM1_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_DFSDM1_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_DFSDM1_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_DFSDM1_RELEASE_RESET|macro|__HAL_RCC_DFSDM1_RELEASE_RESET
DECL|__HAL_RCC_DISABLE_IT|macro|__HAL_RCC_DISABLE_IT
DECL|__HAL_RCC_DMA1_CLK_DISABLE|macro|__HAL_RCC_DMA1_CLK_DISABLE
DECL|__HAL_RCC_DMA1_CLK_ENABLE|macro|__HAL_RCC_DMA1_CLK_ENABLE
DECL|__HAL_RCC_DMA1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_DMA1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_DMA1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_DMA1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_DMA1_FORCE_RESET|macro|__HAL_RCC_DMA1_FORCE_RESET
DECL|__HAL_RCC_DMA1_IS_CLK_DISABLED|macro|__HAL_RCC_DMA1_IS_CLK_DISABLED
DECL|__HAL_RCC_DMA1_IS_CLK_ENABLED|macro|__HAL_RCC_DMA1_IS_CLK_ENABLED
DECL|__HAL_RCC_DMA1_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_DMA1_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_DMA1_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_DMA1_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_DMA1_RELEASE_RESET|macro|__HAL_RCC_DMA1_RELEASE_RESET
DECL|__HAL_RCC_DMA2D_CLK_DISABLE|macro|__HAL_RCC_DMA2D_CLK_DISABLE
DECL|__HAL_RCC_DMA2D_CLK_ENABLE|macro|__HAL_RCC_DMA2D_CLK_ENABLE
DECL|__HAL_RCC_DMA2D_CLK_SLEEP_DISABLE|macro|__HAL_RCC_DMA2D_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_DMA2D_CLK_SLEEP_ENABLE|macro|__HAL_RCC_DMA2D_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_DMA2D_FORCE_RESET|macro|__HAL_RCC_DMA2D_FORCE_RESET
DECL|__HAL_RCC_DMA2D_IS_CLK_DISABLED|macro|__HAL_RCC_DMA2D_IS_CLK_DISABLED
DECL|__HAL_RCC_DMA2D_IS_CLK_ENABLED|macro|__HAL_RCC_DMA2D_IS_CLK_ENABLED
DECL|__HAL_RCC_DMA2D_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_DMA2D_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_DMA2D_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_DMA2D_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_DMA2D_RELEASE_RESET|macro|__HAL_RCC_DMA2D_RELEASE_RESET
DECL|__HAL_RCC_DMA2_CLK_DISABLE|macro|__HAL_RCC_DMA2_CLK_DISABLE
DECL|__HAL_RCC_DMA2_CLK_ENABLE|macro|__HAL_RCC_DMA2_CLK_ENABLE
DECL|__HAL_RCC_DMA2_CLK_SLEEP_DISABLE|macro|__HAL_RCC_DMA2_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_DMA2_CLK_SLEEP_ENABLE|macro|__HAL_RCC_DMA2_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_DMA2_FORCE_RESET|macro|__HAL_RCC_DMA2_FORCE_RESET
DECL|__HAL_RCC_DMA2_IS_CLK_DISABLED|macro|__HAL_RCC_DMA2_IS_CLK_DISABLED
DECL|__HAL_RCC_DMA2_IS_CLK_ENABLED|macro|__HAL_RCC_DMA2_IS_CLK_ENABLED
DECL|__HAL_RCC_DMA2_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_DMA2_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_DMA2_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_DMA2_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_DMA2_RELEASE_RESET|macro|__HAL_RCC_DMA2_RELEASE_RESET
DECL|__HAL_RCC_DMAMUX1_CLK_DISABLE|macro|__HAL_RCC_DMAMUX1_CLK_DISABLE
DECL|__HAL_RCC_DMAMUX1_CLK_ENABLE|macro|__HAL_RCC_DMAMUX1_CLK_ENABLE
DECL|__HAL_RCC_DMAMUX1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_DMAMUX1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_DMAMUX1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_DMAMUX1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_DMAMUX1_FORCE_RESET|macro|__HAL_RCC_DMAMUX1_FORCE_RESET
DECL|__HAL_RCC_DMAMUX1_IS_CLK_DISABLED|macro|__HAL_RCC_DMAMUX1_IS_CLK_DISABLED
DECL|__HAL_RCC_DMAMUX1_IS_CLK_ENABLED|macro|__HAL_RCC_DMAMUX1_IS_CLK_ENABLED
DECL|__HAL_RCC_DMAMUX1_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_DMAMUX1_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_DMAMUX1_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_DMAMUX1_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_DMAMUX1_RELEASE_RESET|macro|__HAL_RCC_DMAMUX1_RELEASE_RESET
DECL|__HAL_RCC_DSI_CLK_DISABLE|macro|__HAL_RCC_DSI_CLK_DISABLE
DECL|__HAL_RCC_DSI_CLK_ENABLE|macro|__HAL_RCC_DSI_CLK_ENABLE
DECL|__HAL_RCC_DSI_CLK_SLEEP_DISABLE|macro|__HAL_RCC_DSI_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_DSI_CLK_SLEEP_ENABLE|macro|__HAL_RCC_DSI_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_DSI_FORCE_RESET|macro|__HAL_RCC_DSI_FORCE_RESET
DECL|__HAL_RCC_DSI_IS_CLK_DISABLED|macro|__HAL_RCC_DSI_IS_CLK_DISABLED
DECL|__HAL_RCC_DSI_IS_CLK_ENABLED|macro|__HAL_RCC_DSI_IS_CLK_ENABLED
DECL|__HAL_RCC_DSI_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_DSI_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_DSI_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_DSI_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_DSI_RELEASE_RESET|macro|__HAL_RCC_DSI_RELEASE_RESET
DECL|__HAL_RCC_ENABLE_IT|macro|__HAL_RCC_ENABLE_IT
DECL|__HAL_RCC_FIREWALL_CLK_ENABLE|macro|__HAL_RCC_FIREWALL_CLK_ENABLE
DECL|__HAL_RCC_FIREWALL_IS_CLK_ENABLED|macro|__HAL_RCC_FIREWALL_IS_CLK_ENABLED
DECL|__HAL_RCC_FLASH_CLK_DISABLE|macro|__HAL_RCC_FLASH_CLK_DISABLE
DECL|__HAL_RCC_FLASH_CLK_ENABLE|macro|__HAL_RCC_FLASH_CLK_ENABLE
DECL|__HAL_RCC_FLASH_CLK_SLEEP_DISABLE|macro|__HAL_RCC_FLASH_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_FLASH_CLK_SLEEP_ENABLE|macro|__HAL_RCC_FLASH_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_FLASH_FORCE_RESET|macro|__HAL_RCC_FLASH_FORCE_RESET
DECL|__HAL_RCC_FLASH_IS_CLK_DISABLED|macro|__HAL_RCC_FLASH_IS_CLK_DISABLED
DECL|__HAL_RCC_FLASH_IS_CLK_ENABLED|macro|__HAL_RCC_FLASH_IS_CLK_ENABLED
DECL|__HAL_RCC_FLASH_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_FLASH_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_FLASH_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_FLASH_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_FLASH_RELEASE_RESET|macro|__HAL_RCC_FLASH_RELEASE_RESET
DECL|__HAL_RCC_FMC_CLK_DISABLE|macro|__HAL_RCC_FMC_CLK_DISABLE
DECL|__HAL_RCC_FMC_CLK_ENABLE|macro|__HAL_RCC_FMC_CLK_ENABLE
DECL|__HAL_RCC_FMC_CLK_SLEEP_DISABLE|macro|__HAL_RCC_FMC_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_FMC_CLK_SLEEP_ENABLE|macro|__HAL_RCC_FMC_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_FMC_FORCE_RESET|macro|__HAL_RCC_FMC_FORCE_RESET
DECL|__HAL_RCC_FMC_IS_CLK_DISABLED|macro|__HAL_RCC_FMC_IS_CLK_DISABLED
DECL|__HAL_RCC_FMC_IS_CLK_ENABLED|macro|__HAL_RCC_FMC_IS_CLK_ENABLED
DECL|__HAL_RCC_FMC_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_FMC_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_FMC_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_FMC_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_FMC_RELEASE_RESET|macro|__HAL_RCC_FMC_RELEASE_RESET
DECL|__HAL_RCC_GET_FLAG|macro|__HAL_RCC_GET_FLAG
DECL|__HAL_RCC_GET_FLAG|macro|__HAL_RCC_GET_FLAG
DECL|__HAL_RCC_GET_IT|macro|__HAL_RCC_GET_IT
DECL|__HAL_RCC_GET_MSI_RANGE|macro|__HAL_RCC_GET_MSI_RANGE
DECL|__HAL_RCC_GET_PLLCLKOUT_CONFIG|macro|__HAL_RCC_GET_PLLCLKOUT_CONFIG
DECL|__HAL_RCC_GET_PLL_OSCSOURCE|macro|__HAL_RCC_GET_PLL_OSCSOURCE
DECL|__HAL_RCC_GET_RTC_SOURCE|macro|__HAL_RCC_GET_RTC_SOURCE
DECL|__HAL_RCC_GET_SYSCLK_SOURCE|macro|__HAL_RCC_GET_SYSCLK_SOURCE
DECL|__HAL_RCC_GFXMMU_CLK_DISABLE|macro|__HAL_RCC_GFXMMU_CLK_DISABLE
DECL|__HAL_RCC_GFXMMU_CLK_ENABLE|macro|__HAL_RCC_GFXMMU_CLK_ENABLE
DECL|__HAL_RCC_GFXMMU_CLK_SLEEP_DISABLE|macro|__HAL_RCC_GFXMMU_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_GFXMMU_CLK_SLEEP_ENABLE|macro|__HAL_RCC_GFXMMU_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_GFXMMU_FORCE_RESET|macro|__HAL_RCC_GFXMMU_FORCE_RESET
DECL|__HAL_RCC_GFXMMU_IS_CLK_DISABLED|macro|__HAL_RCC_GFXMMU_IS_CLK_DISABLED
DECL|__HAL_RCC_GFXMMU_IS_CLK_ENABLED|macro|__HAL_RCC_GFXMMU_IS_CLK_ENABLED
DECL|__HAL_RCC_GFXMMU_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_GFXMMU_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_GFXMMU_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_GFXMMU_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_GFXMMU_RELEASE_RESET|macro|__HAL_RCC_GFXMMU_RELEASE_RESET
DECL|__HAL_RCC_GPIOA_CLK_DISABLE|macro|__HAL_RCC_GPIOA_CLK_DISABLE
DECL|__HAL_RCC_GPIOA_CLK_ENABLE|macro|__HAL_RCC_GPIOA_CLK_ENABLE
DECL|__HAL_RCC_GPIOA_CLK_SLEEP_DISABLE|macro|__HAL_RCC_GPIOA_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_GPIOA_CLK_SLEEP_ENABLE|macro|__HAL_RCC_GPIOA_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_GPIOA_FORCE_RESET|macro|__HAL_RCC_GPIOA_FORCE_RESET
DECL|__HAL_RCC_GPIOA_IS_CLK_DISABLED|macro|__HAL_RCC_GPIOA_IS_CLK_DISABLED
DECL|__HAL_RCC_GPIOA_IS_CLK_ENABLED|macro|__HAL_RCC_GPIOA_IS_CLK_ENABLED
DECL|__HAL_RCC_GPIOA_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_GPIOA_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_GPIOA_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_GPIOA_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_GPIOA_RELEASE_RESET|macro|__HAL_RCC_GPIOA_RELEASE_RESET
DECL|__HAL_RCC_GPIOB_CLK_DISABLE|macro|__HAL_RCC_GPIOB_CLK_DISABLE
DECL|__HAL_RCC_GPIOB_CLK_ENABLE|macro|__HAL_RCC_GPIOB_CLK_ENABLE
DECL|__HAL_RCC_GPIOB_CLK_SLEEP_DISABLE|macro|__HAL_RCC_GPIOB_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_GPIOB_CLK_SLEEP_ENABLE|macro|__HAL_RCC_GPIOB_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_GPIOB_FORCE_RESET|macro|__HAL_RCC_GPIOB_FORCE_RESET
DECL|__HAL_RCC_GPIOB_IS_CLK_DISABLED|macro|__HAL_RCC_GPIOB_IS_CLK_DISABLED
DECL|__HAL_RCC_GPIOB_IS_CLK_ENABLED|macro|__HAL_RCC_GPIOB_IS_CLK_ENABLED
DECL|__HAL_RCC_GPIOB_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_GPIOB_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_GPIOB_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_GPIOB_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_GPIOB_RELEASE_RESET|macro|__HAL_RCC_GPIOB_RELEASE_RESET
DECL|__HAL_RCC_GPIOC_CLK_DISABLE|macro|__HAL_RCC_GPIOC_CLK_DISABLE
DECL|__HAL_RCC_GPIOC_CLK_ENABLE|macro|__HAL_RCC_GPIOC_CLK_ENABLE
DECL|__HAL_RCC_GPIOC_CLK_SLEEP_DISABLE|macro|__HAL_RCC_GPIOC_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_GPIOC_CLK_SLEEP_ENABLE|macro|__HAL_RCC_GPIOC_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_GPIOC_FORCE_RESET|macro|__HAL_RCC_GPIOC_FORCE_RESET
DECL|__HAL_RCC_GPIOC_IS_CLK_DISABLED|macro|__HAL_RCC_GPIOC_IS_CLK_DISABLED
DECL|__HAL_RCC_GPIOC_IS_CLK_ENABLED|macro|__HAL_RCC_GPIOC_IS_CLK_ENABLED
DECL|__HAL_RCC_GPIOC_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_GPIOC_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_GPIOC_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_GPIOC_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_GPIOC_RELEASE_RESET|macro|__HAL_RCC_GPIOC_RELEASE_RESET
DECL|__HAL_RCC_GPIOD_CLK_DISABLE|macro|__HAL_RCC_GPIOD_CLK_DISABLE
DECL|__HAL_RCC_GPIOD_CLK_ENABLE|macro|__HAL_RCC_GPIOD_CLK_ENABLE
DECL|__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE|macro|__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE|macro|__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_GPIOD_FORCE_RESET|macro|__HAL_RCC_GPIOD_FORCE_RESET
DECL|__HAL_RCC_GPIOD_IS_CLK_DISABLED|macro|__HAL_RCC_GPIOD_IS_CLK_DISABLED
DECL|__HAL_RCC_GPIOD_IS_CLK_ENABLED|macro|__HAL_RCC_GPIOD_IS_CLK_ENABLED
DECL|__HAL_RCC_GPIOD_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_GPIOD_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_GPIOD_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_GPIOD_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_GPIOD_RELEASE_RESET|macro|__HAL_RCC_GPIOD_RELEASE_RESET
DECL|__HAL_RCC_GPIOE_CLK_DISABLE|macro|__HAL_RCC_GPIOE_CLK_DISABLE
DECL|__HAL_RCC_GPIOE_CLK_ENABLE|macro|__HAL_RCC_GPIOE_CLK_ENABLE
DECL|__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE|macro|__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE|macro|__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_GPIOE_FORCE_RESET|macro|__HAL_RCC_GPIOE_FORCE_RESET
DECL|__HAL_RCC_GPIOE_IS_CLK_DISABLED|macro|__HAL_RCC_GPIOE_IS_CLK_DISABLED
DECL|__HAL_RCC_GPIOE_IS_CLK_ENABLED|macro|__HAL_RCC_GPIOE_IS_CLK_ENABLED
DECL|__HAL_RCC_GPIOE_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_GPIOE_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_GPIOE_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_GPIOE_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_GPIOE_RELEASE_RESET|macro|__HAL_RCC_GPIOE_RELEASE_RESET
DECL|__HAL_RCC_GPIOF_CLK_DISABLE|macro|__HAL_RCC_GPIOF_CLK_DISABLE
DECL|__HAL_RCC_GPIOF_CLK_ENABLE|macro|__HAL_RCC_GPIOF_CLK_ENABLE
DECL|__HAL_RCC_GPIOF_CLK_SLEEP_DISABLE|macro|__HAL_RCC_GPIOF_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_GPIOF_CLK_SLEEP_ENABLE|macro|__HAL_RCC_GPIOF_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_GPIOF_FORCE_RESET|macro|__HAL_RCC_GPIOF_FORCE_RESET
DECL|__HAL_RCC_GPIOF_IS_CLK_DISABLED|macro|__HAL_RCC_GPIOF_IS_CLK_DISABLED
DECL|__HAL_RCC_GPIOF_IS_CLK_ENABLED|macro|__HAL_RCC_GPIOF_IS_CLK_ENABLED
DECL|__HAL_RCC_GPIOF_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_GPIOF_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_GPIOF_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_GPIOF_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_GPIOF_RELEASE_RESET|macro|__HAL_RCC_GPIOF_RELEASE_RESET
DECL|__HAL_RCC_GPIOG_CLK_DISABLE|macro|__HAL_RCC_GPIOG_CLK_DISABLE
DECL|__HAL_RCC_GPIOG_CLK_ENABLE|macro|__HAL_RCC_GPIOG_CLK_ENABLE
DECL|__HAL_RCC_GPIOG_CLK_SLEEP_DISABLE|macro|__HAL_RCC_GPIOG_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_GPIOG_CLK_SLEEP_ENABLE|macro|__HAL_RCC_GPIOG_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_GPIOG_FORCE_RESET|macro|__HAL_RCC_GPIOG_FORCE_RESET
DECL|__HAL_RCC_GPIOG_IS_CLK_DISABLED|macro|__HAL_RCC_GPIOG_IS_CLK_DISABLED
DECL|__HAL_RCC_GPIOG_IS_CLK_ENABLED|macro|__HAL_RCC_GPIOG_IS_CLK_ENABLED
DECL|__HAL_RCC_GPIOG_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_GPIOG_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_GPIOG_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_GPIOG_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_GPIOG_RELEASE_RESET|macro|__HAL_RCC_GPIOG_RELEASE_RESET
DECL|__HAL_RCC_GPIOH_CLK_DISABLE|macro|__HAL_RCC_GPIOH_CLK_DISABLE
DECL|__HAL_RCC_GPIOH_CLK_ENABLE|macro|__HAL_RCC_GPIOH_CLK_ENABLE
DECL|__HAL_RCC_GPIOH_CLK_SLEEP_DISABLE|macro|__HAL_RCC_GPIOH_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_GPIOH_CLK_SLEEP_ENABLE|macro|__HAL_RCC_GPIOH_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_GPIOH_FORCE_RESET|macro|__HAL_RCC_GPIOH_FORCE_RESET
DECL|__HAL_RCC_GPIOH_IS_CLK_DISABLED|macro|__HAL_RCC_GPIOH_IS_CLK_DISABLED
DECL|__HAL_RCC_GPIOH_IS_CLK_ENABLED|macro|__HAL_RCC_GPIOH_IS_CLK_ENABLED
DECL|__HAL_RCC_GPIOH_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_GPIOH_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_GPIOH_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_GPIOH_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_GPIOH_RELEASE_RESET|macro|__HAL_RCC_GPIOH_RELEASE_RESET
DECL|__HAL_RCC_GPIOI_CLK_DISABLE|macro|__HAL_RCC_GPIOI_CLK_DISABLE
DECL|__HAL_RCC_GPIOI_CLK_ENABLE|macro|__HAL_RCC_GPIOI_CLK_ENABLE
DECL|__HAL_RCC_GPIOI_CLK_SLEEP_DISABLE|macro|__HAL_RCC_GPIOI_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_GPIOI_CLK_SLEEP_ENABLE|macro|__HAL_RCC_GPIOI_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_GPIOI_FORCE_RESET|macro|__HAL_RCC_GPIOI_FORCE_RESET
DECL|__HAL_RCC_GPIOI_IS_CLK_DISABLED|macro|__HAL_RCC_GPIOI_IS_CLK_DISABLED
DECL|__HAL_RCC_GPIOI_IS_CLK_ENABLED|macro|__HAL_RCC_GPIOI_IS_CLK_ENABLED
DECL|__HAL_RCC_GPIOI_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_GPIOI_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_GPIOI_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_GPIOI_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_GPIOI_RELEASE_RESET|macro|__HAL_RCC_GPIOI_RELEASE_RESET
DECL|__HAL_RCC_HASH_CLK_DISABLE|macro|__HAL_RCC_HASH_CLK_DISABLE
DECL|__HAL_RCC_HASH_CLK_ENABLE|macro|__HAL_RCC_HASH_CLK_ENABLE
DECL|__HAL_RCC_HASH_CLK_SLEEP_DISABLE|macro|__HAL_RCC_HASH_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_HASH_CLK_SLEEP_ENABLE|macro|__HAL_RCC_HASH_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_HASH_FORCE_RESET|macro|__HAL_RCC_HASH_FORCE_RESET
DECL|__HAL_RCC_HASH_IS_CLK_DISABLED|macro|__HAL_RCC_HASH_IS_CLK_DISABLED
DECL|__HAL_RCC_HASH_IS_CLK_ENABLED|macro|__HAL_RCC_HASH_IS_CLK_ENABLED
DECL|__HAL_RCC_HASH_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_HASH_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_HASH_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_HASH_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_HASH_RELEASE_RESET|macro|__HAL_RCC_HASH_RELEASE_RESET
DECL|__HAL_RCC_HSE_CONFIG|macro|__HAL_RCC_HSE_CONFIG
DECL|__HAL_RCC_HSI48_DISABLE|macro|__HAL_RCC_HSI48_DISABLE
DECL|__HAL_RCC_HSI48_ENABLE|macro|__HAL_RCC_HSI48_ENABLE
DECL|__HAL_RCC_HSIAUTOMATIC_START_DISABLE|macro|__HAL_RCC_HSIAUTOMATIC_START_DISABLE
DECL|__HAL_RCC_HSIAUTOMATIC_START_ENABLE|macro|__HAL_RCC_HSIAUTOMATIC_START_ENABLE
DECL|__HAL_RCC_HSISTOP_DISABLE|macro|__HAL_RCC_HSISTOP_DISABLE
DECL|__HAL_RCC_HSISTOP_ENABLE|macro|__HAL_RCC_HSISTOP_ENABLE
DECL|__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST|macro|__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST
DECL|__HAL_RCC_HSI_DISABLE|macro|__HAL_RCC_HSI_DISABLE
DECL|__HAL_RCC_HSI_ENABLE|macro|__HAL_RCC_HSI_ENABLE
DECL|__HAL_RCC_I2C1_CLK_DISABLE|macro|__HAL_RCC_I2C1_CLK_DISABLE
DECL|__HAL_RCC_I2C1_CLK_ENABLE|macro|__HAL_RCC_I2C1_CLK_ENABLE
DECL|__HAL_RCC_I2C1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_I2C1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_I2C1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_I2C1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_I2C1_FORCE_RESET|macro|__HAL_RCC_I2C1_FORCE_RESET
DECL|__HAL_RCC_I2C1_IS_CLK_DISABLED|macro|__HAL_RCC_I2C1_IS_CLK_DISABLED
DECL|__HAL_RCC_I2C1_IS_CLK_ENABLED|macro|__HAL_RCC_I2C1_IS_CLK_ENABLED
DECL|__HAL_RCC_I2C1_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_I2C1_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_I2C1_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_I2C1_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_I2C1_RELEASE_RESET|macro|__HAL_RCC_I2C1_RELEASE_RESET
DECL|__HAL_RCC_I2C2_CLK_DISABLE|macro|__HAL_RCC_I2C2_CLK_DISABLE
DECL|__HAL_RCC_I2C2_CLK_ENABLE|macro|__HAL_RCC_I2C2_CLK_ENABLE
DECL|__HAL_RCC_I2C2_CLK_SLEEP_DISABLE|macro|__HAL_RCC_I2C2_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_I2C2_CLK_SLEEP_ENABLE|macro|__HAL_RCC_I2C2_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_I2C2_FORCE_RESET|macro|__HAL_RCC_I2C2_FORCE_RESET
DECL|__HAL_RCC_I2C2_IS_CLK_DISABLED|macro|__HAL_RCC_I2C2_IS_CLK_DISABLED
DECL|__HAL_RCC_I2C2_IS_CLK_ENABLED|macro|__HAL_RCC_I2C2_IS_CLK_ENABLED
DECL|__HAL_RCC_I2C2_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_I2C2_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_I2C2_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_I2C2_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_I2C2_RELEASE_RESET|macro|__HAL_RCC_I2C2_RELEASE_RESET
DECL|__HAL_RCC_I2C3_CLK_DISABLE|macro|__HAL_RCC_I2C3_CLK_DISABLE
DECL|__HAL_RCC_I2C3_CLK_ENABLE|macro|__HAL_RCC_I2C3_CLK_ENABLE
DECL|__HAL_RCC_I2C3_CLK_SLEEP_DISABLE|macro|__HAL_RCC_I2C3_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_I2C3_CLK_SLEEP_ENABLE|macro|__HAL_RCC_I2C3_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_I2C3_FORCE_RESET|macro|__HAL_RCC_I2C3_FORCE_RESET
DECL|__HAL_RCC_I2C3_IS_CLK_DISABLED|macro|__HAL_RCC_I2C3_IS_CLK_DISABLED
DECL|__HAL_RCC_I2C3_IS_CLK_ENABLED|macro|__HAL_RCC_I2C3_IS_CLK_ENABLED
DECL|__HAL_RCC_I2C3_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_I2C3_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_I2C3_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_I2C3_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_I2C3_RELEASE_RESET|macro|__HAL_RCC_I2C3_RELEASE_RESET
DECL|__HAL_RCC_I2C4_CLK_DISABLE|macro|__HAL_RCC_I2C4_CLK_DISABLE
DECL|__HAL_RCC_I2C4_CLK_ENABLE|macro|__HAL_RCC_I2C4_CLK_ENABLE
DECL|__HAL_RCC_I2C4_CLK_SLEEP_DISABLE|macro|__HAL_RCC_I2C4_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_I2C4_CLK_SLEEP_ENABLE|macro|__HAL_RCC_I2C4_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_I2C4_FORCE_RESET|macro|__HAL_RCC_I2C4_FORCE_RESET
DECL|__HAL_RCC_I2C4_IS_CLK_DISABLED|macro|__HAL_RCC_I2C4_IS_CLK_DISABLED
DECL|__HAL_RCC_I2C4_IS_CLK_ENABLED|macro|__HAL_RCC_I2C4_IS_CLK_ENABLED
DECL|__HAL_RCC_I2C4_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_I2C4_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_I2C4_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_I2C4_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_I2C4_RELEASE_RESET|macro|__HAL_RCC_I2C4_RELEASE_RESET
DECL|__HAL_RCC_LCD_CLK_DISABLE|macro|__HAL_RCC_LCD_CLK_DISABLE
DECL|__HAL_RCC_LCD_CLK_ENABLE|macro|__HAL_RCC_LCD_CLK_ENABLE
DECL|__HAL_RCC_LCD_CLK_SLEEP_DISABLE|macro|__HAL_RCC_LCD_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_LCD_CLK_SLEEP_ENABLE|macro|__HAL_RCC_LCD_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_LCD_FORCE_RESET|macro|__HAL_RCC_LCD_FORCE_RESET
DECL|__HAL_RCC_LCD_IS_CLK_DISABLED|macro|__HAL_RCC_LCD_IS_CLK_DISABLED
DECL|__HAL_RCC_LCD_IS_CLK_ENABLED|macro|__HAL_RCC_LCD_IS_CLK_ENABLED
DECL|__HAL_RCC_LCD_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_LCD_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_LCD_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_LCD_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_LCD_RELEASE_RESET|macro|__HAL_RCC_LCD_RELEASE_RESET
DECL|__HAL_RCC_LPTIM1_CLK_DISABLE|macro|__HAL_RCC_LPTIM1_CLK_DISABLE
DECL|__HAL_RCC_LPTIM1_CLK_ENABLE|macro|__HAL_RCC_LPTIM1_CLK_ENABLE
DECL|__HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_LPTIM1_FORCE_RESET|macro|__HAL_RCC_LPTIM1_FORCE_RESET
DECL|__HAL_RCC_LPTIM1_IS_CLK_DISABLED|macro|__HAL_RCC_LPTIM1_IS_CLK_DISABLED
DECL|__HAL_RCC_LPTIM1_IS_CLK_ENABLED|macro|__HAL_RCC_LPTIM1_IS_CLK_ENABLED
DECL|__HAL_RCC_LPTIM1_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_LPTIM1_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_LPTIM1_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_LPTIM1_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_LPTIM1_RELEASE_RESET|macro|__HAL_RCC_LPTIM1_RELEASE_RESET
DECL|__HAL_RCC_LPTIM2_CLK_DISABLE|macro|__HAL_RCC_LPTIM2_CLK_DISABLE
DECL|__HAL_RCC_LPTIM2_CLK_ENABLE|macro|__HAL_RCC_LPTIM2_CLK_ENABLE
DECL|__HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE|macro|__HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE|macro|__HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_LPTIM2_FORCE_RESET|macro|__HAL_RCC_LPTIM2_FORCE_RESET
DECL|__HAL_RCC_LPTIM2_IS_CLK_DISABLED|macro|__HAL_RCC_LPTIM2_IS_CLK_DISABLED
DECL|__HAL_RCC_LPTIM2_IS_CLK_ENABLED|macro|__HAL_RCC_LPTIM2_IS_CLK_ENABLED
DECL|__HAL_RCC_LPTIM2_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_LPTIM2_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_LPTIM2_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_LPTIM2_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_LPTIM2_RELEASE_RESET|macro|__HAL_RCC_LPTIM2_RELEASE_RESET
DECL|__HAL_RCC_LPUART1_CLK_DISABLE|macro|__HAL_RCC_LPUART1_CLK_DISABLE
DECL|__HAL_RCC_LPUART1_CLK_ENABLE|macro|__HAL_RCC_LPUART1_CLK_ENABLE
DECL|__HAL_RCC_LPUART1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_LPUART1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_LPUART1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_LPUART1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_LPUART1_FORCE_RESET|macro|__HAL_RCC_LPUART1_FORCE_RESET
DECL|__HAL_RCC_LPUART1_IS_CLK_DISABLED|macro|__HAL_RCC_LPUART1_IS_CLK_DISABLED
DECL|__HAL_RCC_LPUART1_IS_CLK_ENABLED|macro|__HAL_RCC_LPUART1_IS_CLK_ENABLED
DECL|__HAL_RCC_LPUART1_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_LPUART1_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_LPUART1_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_LPUART1_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_LPUART1_RELEASE_RESET|macro|__HAL_RCC_LPUART1_RELEASE_RESET
DECL|__HAL_RCC_LSEDRIVE_CONFIG|macro|__HAL_RCC_LSEDRIVE_CONFIG
DECL|__HAL_RCC_LSE_CONFIG|macro|__HAL_RCC_LSE_CONFIG
DECL|__HAL_RCC_LSI_DISABLE|macro|__HAL_RCC_LSI_DISABLE
DECL|__HAL_RCC_LSI_ENABLE|macro|__HAL_RCC_LSI_ENABLE
DECL|__HAL_RCC_LTDC_CLK_DISABLE|macro|__HAL_RCC_LTDC_CLK_DISABLE
DECL|__HAL_RCC_LTDC_CLK_ENABLE|macro|__HAL_RCC_LTDC_CLK_ENABLE
DECL|__HAL_RCC_LTDC_CLK_SLEEP_DISABLE|macro|__HAL_RCC_LTDC_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_LTDC_CLK_SLEEP_ENABLE|macro|__HAL_RCC_LTDC_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_LTDC_FORCE_RESET|macro|__HAL_RCC_LTDC_FORCE_RESET
DECL|__HAL_RCC_LTDC_IS_CLK_DISABLED|macro|__HAL_RCC_LTDC_IS_CLK_DISABLED
DECL|__HAL_RCC_LTDC_IS_CLK_ENABLED|macro|__HAL_RCC_LTDC_IS_CLK_ENABLED
DECL|__HAL_RCC_LTDC_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_LTDC_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_LTDC_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_LTDC_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_LTDC_RELEASE_RESET|macro|__HAL_RCC_LTDC_RELEASE_RESET
DECL|__HAL_RCC_MCO1_CONFIG|macro|__HAL_RCC_MCO1_CONFIG
DECL|__HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST|macro|__HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST
DECL|__HAL_RCC_MSI_DISABLE|macro|__HAL_RCC_MSI_DISABLE
DECL|__HAL_RCC_MSI_ENABLE|macro|__HAL_RCC_MSI_ENABLE
DECL|__HAL_RCC_MSI_RANGE_CONFIG|macro|__HAL_RCC_MSI_RANGE_CONFIG
DECL|__HAL_RCC_MSI_STANDBY_RANGE_CONFIG|macro|__HAL_RCC_MSI_STANDBY_RANGE_CONFIG
DECL|__HAL_RCC_OPAMP_CLK_DISABLE|macro|__HAL_RCC_OPAMP_CLK_DISABLE
DECL|__HAL_RCC_OPAMP_CLK_ENABLE|macro|__HAL_RCC_OPAMP_CLK_ENABLE
DECL|__HAL_RCC_OPAMP_CLK_SLEEP_DISABLE|macro|__HAL_RCC_OPAMP_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_OPAMP_CLK_SLEEP_ENABLE|macro|__HAL_RCC_OPAMP_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_OPAMP_FORCE_RESET|macro|__HAL_RCC_OPAMP_FORCE_RESET
DECL|__HAL_RCC_OPAMP_IS_CLK_DISABLED|macro|__HAL_RCC_OPAMP_IS_CLK_DISABLED
DECL|__HAL_RCC_OPAMP_IS_CLK_ENABLED|macro|__HAL_RCC_OPAMP_IS_CLK_ENABLED
DECL|__HAL_RCC_OPAMP_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_OPAMP_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_OPAMP_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_OPAMP_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_OPAMP_RELEASE_RESET|macro|__HAL_RCC_OPAMP_RELEASE_RESET
DECL|__HAL_RCC_OSPI1_CLK_DISABLE|macro|__HAL_RCC_OSPI1_CLK_DISABLE
DECL|__HAL_RCC_OSPI1_CLK_ENABLE|macro|__HAL_RCC_OSPI1_CLK_ENABLE
DECL|__HAL_RCC_OSPI1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_OSPI1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_OSPI1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_OSPI1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_OSPI1_FORCE_RESET|macro|__HAL_RCC_OSPI1_FORCE_RESET
DECL|__HAL_RCC_OSPI1_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_OSPI1_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_OSPI1_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_OSPI1_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_OSPI1_RELEASE_RESET|macro|__HAL_RCC_OSPI1_RELEASE_RESET
DECL|__HAL_RCC_OSPI2_CLK_DISABLE|macro|__HAL_RCC_OSPI2_CLK_DISABLE
DECL|__HAL_RCC_OSPI2_CLK_ENABLE|macro|__HAL_RCC_OSPI2_CLK_ENABLE
DECL|__HAL_RCC_OSPI2_CLK_SLEEP_DISABLE|macro|__HAL_RCC_OSPI2_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_OSPI2_CLK_SLEEP_ENABLE|macro|__HAL_RCC_OSPI2_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_OSPI2_FORCE_RESET|macro|__HAL_RCC_OSPI2_FORCE_RESET
DECL|__HAL_RCC_OSPI2_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_OSPI2_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_OSPI2_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_OSPI2_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_OSPI2_RELEASE_RESET|macro|__HAL_RCC_OSPI2_RELEASE_RESET
DECL|__HAL_RCC_OSPIM_CLK_DISABLE|macro|__HAL_RCC_OSPIM_CLK_DISABLE
DECL|__HAL_RCC_OSPIM_CLK_ENABLE|macro|__HAL_RCC_OSPIM_CLK_ENABLE
DECL|__HAL_RCC_OSPIM_CLK_SLEEP_DISABLE|macro|__HAL_RCC_OSPIM_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_OSPIM_CLK_SLEEP_ENABLE|macro|__HAL_RCC_OSPIM_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_OSPIM_FORCE_RESET|macro|__HAL_RCC_OSPIM_FORCE_RESET
DECL|__HAL_RCC_OSPIM_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_OSPIM_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_OSPIM_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_OSPIM_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_OSPIM_RELEASE_RESET|macro|__HAL_RCC_OSPIM_RELEASE_RESET
DECL|__HAL_RCC_PLLCLKOUT_DISABLE|macro|__HAL_RCC_PLLCLKOUT_DISABLE
DECL|__HAL_RCC_PLLCLKOUT_ENABLE|macro|__HAL_RCC_PLLCLKOUT_ENABLE
DECL|__HAL_RCC_PLL_CONFIG|macro|__HAL_RCC_PLL_CONFIG
DECL|__HAL_RCC_PLL_CONFIG|macro|__HAL_RCC_PLL_CONFIG
DECL|__HAL_RCC_PLL_DISABLE|macro|__HAL_RCC_PLL_DISABLE
DECL|__HAL_RCC_PLL_ENABLE|macro|__HAL_RCC_PLL_ENABLE
DECL|__HAL_RCC_PLL_PLLM_CONFIG|macro|__HAL_RCC_PLL_PLLM_CONFIG
DECL|__HAL_RCC_PLL_PLLSOURCE_CONFIG|macro|__HAL_RCC_PLL_PLLSOURCE_CONFIG
DECL|__HAL_RCC_PWR_CLK_DISABLE|macro|__HAL_RCC_PWR_CLK_DISABLE
DECL|__HAL_RCC_PWR_CLK_ENABLE|macro|__HAL_RCC_PWR_CLK_ENABLE
DECL|__HAL_RCC_PWR_CLK_SLEEP_DISABLE|macro|__HAL_RCC_PWR_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_PWR_CLK_SLEEP_ENABLE|macro|__HAL_RCC_PWR_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_PWR_FORCE_RESET|macro|__HAL_RCC_PWR_FORCE_RESET
DECL|__HAL_RCC_PWR_IS_CLK_DISABLED|macro|__HAL_RCC_PWR_IS_CLK_DISABLED
DECL|__HAL_RCC_PWR_IS_CLK_ENABLED|macro|__HAL_RCC_PWR_IS_CLK_ENABLED
DECL|__HAL_RCC_PWR_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_PWR_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_PWR_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_PWR_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_PWR_RELEASE_RESET|macro|__HAL_RCC_PWR_RELEASE_RESET
DECL|__HAL_RCC_QSPI_CLK_DISABLE|macro|__HAL_RCC_QSPI_CLK_DISABLE
DECL|__HAL_RCC_QSPI_CLK_ENABLE|macro|__HAL_RCC_QSPI_CLK_ENABLE
DECL|__HAL_RCC_QSPI_CLK_SLEEP_DISABLE|macro|__HAL_RCC_QSPI_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_QSPI_CLK_SLEEP_ENABLE|macro|__HAL_RCC_QSPI_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_QSPI_FORCE_RESET|macro|__HAL_RCC_QSPI_FORCE_RESET
DECL|__HAL_RCC_QSPI_IS_CLK_DISABLED|macro|__HAL_RCC_QSPI_IS_CLK_DISABLED
DECL|__HAL_RCC_QSPI_IS_CLK_ENABLED|macro|__HAL_RCC_QSPI_IS_CLK_ENABLED
DECL|__HAL_RCC_QSPI_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_QSPI_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_QSPI_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_QSPI_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_QSPI_RELEASE_RESET|macro|__HAL_RCC_QSPI_RELEASE_RESET
DECL|__HAL_RCC_RNG_CLK_DISABLE|macro|__HAL_RCC_RNG_CLK_DISABLE
DECL|__HAL_RCC_RNG_CLK_ENABLE|macro|__HAL_RCC_RNG_CLK_ENABLE
DECL|__HAL_RCC_RNG_CLK_SLEEP_DISABLE|macro|__HAL_RCC_RNG_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_RNG_CLK_SLEEP_ENABLE|macro|__HAL_RCC_RNG_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_RNG_FORCE_RESET|macro|__HAL_RCC_RNG_FORCE_RESET
DECL|__HAL_RCC_RNG_IS_CLK_DISABLED|macro|__HAL_RCC_RNG_IS_CLK_DISABLED
DECL|__HAL_RCC_RNG_IS_CLK_ENABLED|macro|__HAL_RCC_RNG_IS_CLK_ENABLED
DECL|__HAL_RCC_RNG_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_RNG_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_RNG_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_RNG_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_RNG_RELEASE_RESET|macro|__HAL_RCC_RNG_RELEASE_RESET
DECL|__HAL_RCC_RTCAPB_CLK_DISABLE|macro|__HAL_RCC_RTCAPB_CLK_DISABLE
DECL|__HAL_RCC_RTCAPB_CLK_ENABLE|macro|__HAL_RCC_RTCAPB_CLK_ENABLE
DECL|__HAL_RCC_RTCAPB_CLK_SLEEP_DISABLE|macro|__HAL_RCC_RTCAPB_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_RTCAPB_CLK_SLEEP_ENABLE|macro|__HAL_RCC_RTCAPB_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_RTCAPB_IS_CLK_DISABLED|macro|__HAL_RCC_RTCAPB_IS_CLK_DISABLED
DECL|__HAL_RCC_RTCAPB_IS_CLK_ENABLED|macro|__HAL_RCC_RTCAPB_IS_CLK_ENABLED
DECL|__HAL_RCC_RTCAPB_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_RTCAPB_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_RTCAPB_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_RTCAPB_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_RTC_CONFIG|macro|__HAL_RCC_RTC_CONFIG
DECL|__HAL_RCC_RTC_DISABLE|macro|__HAL_RCC_RTC_DISABLE
DECL|__HAL_RCC_RTC_ENABLE|macro|__HAL_RCC_RTC_ENABLE
DECL|__HAL_RCC_SAI1_CLK_DISABLE|macro|__HAL_RCC_SAI1_CLK_DISABLE
DECL|__HAL_RCC_SAI1_CLK_ENABLE|macro|__HAL_RCC_SAI1_CLK_ENABLE
DECL|__HAL_RCC_SAI1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SAI1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SAI1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SAI1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SAI1_FORCE_RESET|macro|__HAL_RCC_SAI1_FORCE_RESET
DECL|__HAL_RCC_SAI1_IS_CLK_DISABLED|macro|__HAL_RCC_SAI1_IS_CLK_DISABLED
DECL|__HAL_RCC_SAI1_IS_CLK_ENABLED|macro|__HAL_RCC_SAI1_IS_CLK_ENABLED
DECL|__HAL_RCC_SAI1_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_SAI1_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_SAI1_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_SAI1_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_SAI1_RELEASE_RESET|macro|__HAL_RCC_SAI1_RELEASE_RESET
DECL|__HAL_RCC_SAI2_CLK_DISABLE|macro|__HAL_RCC_SAI2_CLK_DISABLE
DECL|__HAL_RCC_SAI2_CLK_ENABLE|macro|__HAL_RCC_SAI2_CLK_ENABLE
DECL|__HAL_RCC_SAI2_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SAI2_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SAI2_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SAI2_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SAI2_FORCE_RESET|macro|__HAL_RCC_SAI2_FORCE_RESET
DECL|__HAL_RCC_SAI2_IS_CLK_DISABLED|macro|__HAL_RCC_SAI2_IS_CLK_DISABLED
DECL|__HAL_RCC_SAI2_IS_CLK_ENABLED|macro|__HAL_RCC_SAI2_IS_CLK_ENABLED
DECL|__HAL_RCC_SAI2_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_SAI2_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_SAI2_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_SAI2_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_SAI2_RELEASE_RESET|macro|__HAL_RCC_SAI2_RELEASE_RESET
DECL|__HAL_RCC_SDMMC1_CLK_DISABLE|macro|__HAL_RCC_SDMMC1_CLK_DISABLE
DECL|__HAL_RCC_SDMMC1_CLK_DISABLE|macro|__HAL_RCC_SDMMC1_CLK_DISABLE
DECL|__HAL_RCC_SDMMC1_CLK_ENABLE|macro|__HAL_RCC_SDMMC1_CLK_ENABLE
DECL|__HAL_RCC_SDMMC1_CLK_ENABLE|macro|__HAL_RCC_SDMMC1_CLK_ENABLE
DECL|__HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SDMMC1_FORCE_RESET|macro|__HAL_RCC_SDMMC1_FORCE_RESET
DECL|__HAL_RCC_SDMMC1_FORCE_RESET|macro|__HAL_RCC_SDMMC1_FORCE_RESET
DECL|__HAL_RCC_SDMMC1_IS_CLK_DISABLED|macro|__HAL_RCC_SDMMC1_IS_CLK_DISABLED
DECL|__HAL_RCC_SDMMC1_IS_CLK_ENABLED|macro|__HAL_RCC_SDMMC1_IS_CLK_ENABLED
DECL|__HAL_RCC_SDMMC1_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_SDMMC1_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_SDMMC1_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_SDMMC1_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_SDMMC1_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_SDMMC1_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_SDMMC1_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_SDMMC1_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_SDMMC1_RELEASE_RESET|macro|__HAL_RCC_SDMMC1_RELEASE_RESET
DECL|__HAL_RCC_SDMMC1_RELEASE_RESET|macro|__HAL_RCC_SDMMC1_RELEASE_RESET
DECL|__HAL_RCC_SPI1_CLK_DISABLE|macro|__HAL_RCC_SPI1_CLK_DISABLE
DECL|__HAL_RCC_SPI1_CLK_ENABLE|macro|__HAL_RCC_SPI1_CLK_ENABLE
DECL|__HAL_RCC_SPI1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SPI1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SPI1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SPI1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SPI1_FORCE_RESET|macro|__HAL_RCC_SPI1_FORCE_RESET
DECL|__HAL_RCC_SPI1_IS_CLK_DISABLED|macro|__HAL_RCC_SPI1_IS_CLK_DISABLED
DECL|__HAL_RCC_SPI1_IS_CLK_ENABLED|macro|__HAL_RCC_SPI1_IS_CLK_ENABLED
DECL|__HAL_RCC_SPI1_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_SPI1_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_SPI1_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_SPI1_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_SPI1_RELEASE_RESET|macro|__HAL_RCC_SPI1_RELEASE_RESET
DECL|__HAL_RCC_SPI2_CLK_DISABLE|macro|__HAL_RCC_SPI2_CLK_DISABLE
DECL|__HAL_RCC_SPI2_CLK_ENABLE|macro|__HAL_RCC_SPI2_CLK_ENABLE
DECL|__HAL_RCC_SPI2_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SPI2_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SPI2_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SPI2_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SPI2_FORCE_RESET|macro|__HAL_RCC_SPI2_FORCE_RESET
DECL|__HAL_RCC_SPI2_IS_CLK_DISABLED|macro|__HAL_RCC_SPI2_IS_CLK_DISABLED
DECL|__HAL_RCC_SPI2_IS_CLK_ENABLED|macro|__HAL_RCC_SPI2_IS_CLK_ENABLED
DECL|__HAL_RCC_SPI2_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_SPI2_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_SPI2_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_SPI2_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_SPI2_RELEASE_RESET|macro|__HAL_RCC_SPI2_RELEASE_RESET
DECL|__HAL_RCC_SPI3_CLK_DISABLE|macro|__HAL_RCC_SPI3_CLK_DISABLE
DECL|__HAL_RCC_SPI3_CLK_ENABLE|macro|__HAL_RCC_SPI3_CLK_ENABLE
DECL|__HAL_RCC_SPI3_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SPI3_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SPI3_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SPI3_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SPI3_FORCE_RESET|macro|__HAL_RCC_SPI3_FORCE_RESET
DECL|__HAL_RCC_SPI3_IS_CLK_DISABLED|macro|__HAL_RCC_SPI3_IS_CLK_DISABLED
DECL|__HAL_RCC_SPI3_IS_CLK_ENABLED|macro|__HAL_RCC_SPI3_IS_CLK_ENABLED
DECL|__HAL_RCC_SPI3_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_SPI3_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_SPI3_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_SPI3_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_SPI3_RELEASE_RESET|macro|__HAL_RCC_SPI3_RELEASE_RESET
DECL|__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SRAM1_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_SRAM1_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_SRAM1_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_SRAM1_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_SRAM2_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SRAM2_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SRAM2_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SRAM2_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SRAM2_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_SRAM2_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_SRAM2_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_SRAM2_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_SRAM3_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SRAM3_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SRAM3_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_SRAM3_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_SRAM3_IS_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SRAM3_IS_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SRAM3_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_SRAM3_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_SWPMI1_CLK_DISABLE|macro|__HAL_RCC_SWPMI1_CLK_DISABLE
DECL|__HAL_RCC_SWPMI1_CLK_ENABLE|macro|__HAL_RCC_SWPMI1_CLK_ENABLE
DECL|__HAL_RCC_SWPMI1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SWPMI1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SWPMI1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SWPMI1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SWPMI1_FORCE_RESET|macro|__HAL_RCC_SWPMI1_FORCE_RESET
DECL|__HAL_RCC_SWPMI1_IS_CLK_DISABLED|macro|__HAL_RCC_SWPMI1_IS_CLK_DISABLED
DECL|__HAL_RCC_SWPMI1_IS_CLK_ENABLED|macro|__HAL_RCC_SWPMI1_IS_CLK_ENABLED
DECL|__HAL_RCC_SWPMI1_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_SWPMI1_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_SWPMI1_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_SWPMI1_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_SWPMI1_RELEASE_RESET|macro|__HAL_RCC_SWPMI1_RELEASE_RESET
DECL|__HAL_RCC_SYSCFG_CLK_DISABLE|macro|__HAL_RCC_SYSCFG_CLK_DISABLE
DECL|__HAL_RCC_SYSCFG_CLK_ENABLE|macro|__HAL_RCC_SYSCFG_CLK_ENABLE
DECL|__HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SYSCFG_FORCE_RESET|macro|__HAL_RCC_SYSCFG_FORCE_RESET
DECL|__HAL_RCC_SYSCFG_IS_CLK_DISABLED|macro|__HAL_RCC_SYSCFG_IS_CLK_DISABLED
DECL|__HAL_RCC_SYSCFG_IS_CLK_ENABLED|macro|__HAL_RCC_SYSCFG_IS_CLK_ENABLED
DECL|__HAL_RCC_SYSCFG_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_SYSCFG_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_SYSCFG_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_SYSCFG_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_SYSCFG_RELEASE_RESET|macro|__HAL_RCC_SYSCFG_RELEASE_RESET
DECL|__HAL_RCC_SYSCLK_CONFIG|macro|__HAL_RCC_SYSCLK_CONFIG
DECL|__HAL_RCC_TIM15_CLK_DISABLE|macro|__HAL_RCC_TIM15_CLK_DISABLE
DECL|__HAL_RCC_TIM15_CLK_ENABLE|macro|__HAL_RCC_TIM15_CLK_ENABLE
DECL|__HAL_RCC_TIM15_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM15_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM15_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM15_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM15_FORCE_RESET|macro|__HAL_RCC_TIM15_FORCE_RESET
DECL|__HAL_RCC_TIM15_IS_CLK_DISABLED|macro|__HAL_RCC_TIM15_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM15_IS_CLK_ENABLED|macro|__HAL_RCC_TIM15_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM15_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_TIM15_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_TIM15_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_TIM15_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_TIM15_RELEASE_RESET|macro|__HAL_RCC_TIM15_RELEASE_RESET
DECL|__HAL_RCC_TIM16_CLK_DISABLE|macro|__HAL_RCC_TIM16_CLK_DISABLE
DECL|__HAL_RCC_TIM16_CLK_ENABLE|macro|__HAL_RCC_TIM16_CLK_ENABLE
DECL|__HAL_RCC_TIM16_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM16_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM16_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM16_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM16_FORCE_RESET|macro|__HAL_RCC_TIM16_FORCE_RESET
DECL|__HAL_RCC_TIM16_IS_CLK_DISABLED|macro|__HAL_RCC_TIM16_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM16_IS_CLK_ENABLED|macro|__HAL_RCC_TIM16_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM16_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_TIM16_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_TIM16_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_TIM16_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_TIM16_RELEASE_RESET|macro|__HAL_RCC_TIM16_RELEASE_RESET
DECL|__HAL_RCC_TIM17_CLK_DISABLE|macro|__HAL_RCC_TIM17_CLK_DISABLE
DECL|__HAL_RCC_TIM17_CLK_ENABLE|macro|__HAL_RCC_TIM17_CLK_ENABLE
DECL|__HAL_RCC_TIM17_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM17_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM17_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM17_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM17_FORCE_RESET|macro|__HAL_RCC_TIM17_FORCE_RESET
DECL|__HAL_RCC_TIM17_IS_CLK_DISABLED|macro|__HAL_RCC_TIM17_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM17_IS_CLK_ENABLED|macro|__HAL_RCC_TIM17_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM17_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_TIM17_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_TIM17_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_TIM17_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_TIM17_RELEASE_RESET|macro|__HAL_RCC_TIM17_RELEASE_RESET
DECL|__HAL_RCC_TIM1_CLK_DISABLE|macro|__HAL_RCC_TIM1_CLK_DISABLE
DECL|__HAL_RCC_TIM1_CLK_ENABLE|macro|__HAL_RCC_TIM1_CLK_ENABLE
DECL|__HAL_RCC_TIM1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM1_FORCE_RESET|macro|__HAL_RCC_TIM1_FORCE_RESET
DECL|__HAL_RCC_TIM1_IS_CLK_DISABLED|macro|__HAL_RCC_TIM1_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM1_IS_CLK_ENABLED|macro|__HAL_RCC_TIM1_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM1_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_TIM1_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_TIM1_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_TIM1_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_TIM1_RELEASE_RESET|macro|__HAL_RCC_TIM1_RELEASE_RESET
DECL|__HAL_RCC_TIM2_CLK_DISABLE|macro|__HAL_RCC_TIM2_CLK_DISABLE
DECL|__HAL_RCC_TIM2_CLK_ENABLE|macro|__HAL_RCC_TIM2_CLK_ENABLE
DECL|__HAL_RCC_TIM2_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM2_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM2_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM2_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM2_FORCE_RESET|macro|__HAL_RCC_TIM2_FORCE_RESET
DECL|__HAL_RCC_TIM2_IS_CLK_DISABLED|macro|__HAL_RCC_TIM2_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM2_IS_CLK_ENABLED|macro|__HAL_RCC_TIM2_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM2_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_TIM2_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_TIM2_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_TIM2_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_TIM2_RELEASE_RESET|macro|__HAL_RCC_TIM2_RELEASE_RESET
DECL|__HAL_RCC_TIM3_CLK_DISABLE|macro|__HAL_RCC_TIM3_CLK_DISABLE
DECL|__HAL_RCC_TIM3_CLK_ENABLE|macro|__HAL_RCC_TIM3_CLK_ENABLE
DECL|__HAL_RCC_TIM3_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM3_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM3_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM3_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM3_FORCE_RESET|macro|__HAL_RCC_TIM3_FORCE_RESET
DECL|__HAL_RCC_TIM3_IS_CLK_DISABLED|macro|__HAL_RCC_TIM3_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM3_IS_CLK_ENABLED|macro|__HAL_RCC_TIM3_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM3_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_TIM3_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_TIM3_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_TIM3_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_TIM3_RELEASE_RESET|macro|__HAL_RCC_TIM3_RELEASE_RESET
DECL|__HAL_RCC_TIM4_CLK_DISABLE|macro|__HAL_RCC_TIM4_CLK_DISABLE
DECL|__HAL_RCC_TIM4_CLK_ENABLE|macro|__HAL_RCC_TIM4_CLK_ENABLE
DECL|__HAL_RCC_TIM4_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM4_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM4_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM4_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM4_FORCE_RESET|macro|__HAL_RCC_TIM4_FORCE_RESET
DECL|__HAL_RCC_TIM4_IS_CLK_DISABLED|macro|__HAL_RCC_TIM4_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM4_IS_CLK_ENABLED|macro|__HAL_RCC_TIM4_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM4_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_TIM4_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_TIM4_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_TIM4_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_TIM4_RELEASE_RESET|macro|__HAL_RCC_TIM4_RELEASE_RESET
DECL|__HAL_RCC_TIM5_CLK_DISABLE|macro|__HAL_RCC_TIM5_CLK_DISABLE
DECL|__HAL_RCC_TIM5_CLK_ENABLE|macro|__HAL_RCC_TIM5_CLK_ENABLE
DECL|__HAL_RCC_TIM5_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM5_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM5_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM5_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM5_FORCE_RESET|macro|__HAL_RCC_TIM5_FORCE_RESET
DECL|__HAL_RCC_TIM5_IS_CLK_DISABLED|macro|__HAL_RCC_TIM5_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM5_IS_CLK_ENABLED|macro|__HAL_RCC_TIM5_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM5_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_TIM5_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_TIM5_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_TIM5_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_TIM5_RELEASE_RESET|macro|__HAL_RCC_TIM5_RELEASE_RESET
DECL|__HAL_RCC_TIM6_CLK_DISABLE|macro|__HAL_RCC_TIM6_CLK_DISABLE
DECL|__HAL_RCC_TIM6_CLK_ENABLE|macro|__HAL_RCC_TIM6_CLK_ENABLE
DECL|__HAL_RCC_TIM6_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM6_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM6_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM6_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM6_FORCE_RESET|macro|__HAL_RCC_TIM6_FORCE_RESET
DECL|__HAL_RCC_TIM6_IS_CLK_DISABLED|macro|__HAL_RCC_TIM6_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM6_IS_CLK_ENABLED|macro|__HAL_RCC_TIM6_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM6_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_TIM6_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_TIM6_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_TIM6_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_TIM6_RELEASE_RESET|macro|__HAL_RCC_TIM6_RELEASE_RESET
DECL|__HAL_RCC_TIM7_CLK_DISABLE|macro|__HAL_RCC_TIM7_CLK_DISABLE
DECL|__HAL_RCC_TIM7_CLK_ENABLE|macro|__HAL_RCC_TIM7_CLK_ENABLE
DECL|__HAL_RCC_TIM7_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM7_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM7_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM7_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM7_FORCE_RESET|macro|__HAL_RCC_TIM7_FORCE_RESET
DECL|__HAL_RCC_TIM7_IS_CLK_DISABLED|macro|__HAL_RCC_TIM7_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM7_IS_CLK_ENABLED|macro|__HAL_RCC_TIM7_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM7_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_TIM7_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_TIM7_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_TIM7_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_TIM7_RELEASE_RESET|macro|__HAL_RCC_TIM7_RELEASE_RESET
DECL|__HAL_RCC_TIM8_CLK_DISABLE|macro|__HAL_RCC_TIM8_CLK_DISABLE
DECL|__HAL_RCC_TIM8_CLK_ENABLE|macro|__HAL_RCC_TIM8_CLK_ENABLE
DECL|__HAL_RCC_TIM8_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM8_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM8_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM8_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM8_FORCE_RESET|macro|__HAL_RCC_TIM8_FORCE_RESET
DECL|__HAL_RCC_TIM8_IS_CLK_DISABLED|macro|__HAL_RCC_TIM8_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM8_IS_CLK_ENABLED|macro|__HAL_RCC_TIM8_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM8_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_TIM8_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_TIM8_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_TIM8_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_TIM8_RELEASE_RESET|macro|__HAL_RCC_TIM8_RELEASE_RESET
DECL|__HAL_RCC_TSC_CLK_DISABLE|macro|__HAL_RCC_TSC_CLK_DISABLE
DECL|__HAL_RCC_TSC_CLK_ENABLE|macro|__HAL_RCC_TSC_CLK_ENABLE
DECL|__HAL_RCC_TSC_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TSC_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TSC_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TSC_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TSC_FORCE_RESET|macro|__HAL_RCC_TSC_FORCE_RESET
DECL|__HAL_RCC_TSC_IS_CLK_DISABLED|macro|__HAL_RCC_TSC_IS_CLK_DISABLED
DECL|__HAL_RCC_TSC_IS_CLK_ENABLED|macro|__HAL_RCC_TSC_IS_CLK_ENABLED
DECL|__HAL_RCC_TSC_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_TSC_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_TSC_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_TSC_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_TSC_RELEASE_RESET|macro|__HAL_RCC_TSC_RELEASE_RESET
DECL|__HAL_RCC_UART4_CLK_DISABLE|macro|__HAL_RCC_UART4_CLK_DISABLE
DECL|__HAL_RCC_UART4_CLK_ENABLE|macro|__HAL_RCC_UART4_CLK_ENABLE
DECL|__HAL_RCC_UART4_CLK_SLEEP_DISABLE|macro|__HAL_RCC_UART4_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_UART4_CLK_SLEEP_ENABLE|macro|__HAL_RCC_UART4_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_UART4_FORCE_RESET|macro|__HAL_RCC_UART4_FORCE_RESET
DECL|__HAL_RCC_UART4_IS_CLK_DISABLED|macro|__HAL_RCC_UART4_IS_CLK_DISABLED
DECL|__HAL_RCC_UART4_IS_CLK_ENABLED|macro|__HAL_RCC_UART4_IS_CLK_ENABLED
DECL|__HAL_RCC_UART4_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_UART4_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_UART4_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_UART4_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_UART4_RELEASE_RESET|macro|__HAL_RCC_UART4_RELEASE_RESET
DECL|__HAL_RCC_UART5_CLK_DISABLE|macro|__HAL_RCC_UART5_CLK_DISABLE
DECL|__HAL_RCC_UART5_CLK_ENABLE|macro|__HAL_RCC_UART5_CLK_ENABLE
DECL|__HAL_RCC_UART5_CLK_SLEEP_DISABLE|macro|__HAL_RCC_UART5_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_UART5_CLK_SLEEP_ENABLE|macro|__HAL_RCC_UART5_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_UART5_FORCE_RESET|macro|__HAL_RCC_UART5_FORCE_RESET
DECL|__HAL_RCC_UART5_IS_CLK_DISABLED|macro|__HAL_RCC_UART5_IS_CLK_DISABLED
DECL|__HAL_RCC_UART5_IS_CLK_ENABLED|macro|__HAL_RCC_UART5_IS_CLK_ENABLED
DECL|__HAL_RCC_UART5_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_UART5_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_UART5_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_UART5_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_UART5_RELEASE_RESET|macro|__HAL_RCC_UART5_RELEASE_RESET
DECL|__HAL_RCC_USART1_CLK_DISABLE|macro|__HAL_RCC_USART1_CLK_DISABLE
DECL|__HAL_RCC_USART1_CLK_ENABLE|macro|__HAL_RCC_USART1_CLK_ENABLE
DECL|__HAL_RCC_USART1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_USART1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_USART1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_USART1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_USART1_FORCE_RESET|macro|__HAL_RCC_USART1_FORCE_RESET
DECL|__HAL_RCC_USART1_IS_CLK_DISABLED|macro|__HAL_RCC_USART1_IS_CLK_DISABLED
DECL|__HAL_RCC_USART1_IS_CLK_ENABLED|macro|__HAL_RCC_USART1_IS_CLK_ENABLED
DECL|__HAL_RCC_USART1_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_USART1_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_USART1_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_USART1_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_USART1_RELEASE_RESET|macro|__HAL_RCC_USART1_RELEASE_RESET
DECL|__HAL_RCC_USART2_CLK_DISABLE|macro|__HAL_RCC_USART2_CLK_DISABLE
DECL|__HAL_RCC_USART2_CLK_ENABLE|macro|__HAL_RCC_USART2_CLK_ENABLE
DECL|__HAL_RCC_USART2_CLK_SLEEP_DISABLE|macro|__HAL_RCC_USART2_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_USART2_CLK_SLEEP_ENABLE|macro|__HAL_RCC_USART2_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_USART2_FORCE_RESET|macro|__HAL_RCC_USART2_FORCE_RESET
DECL|__HAL_RCC_USART2_IS_CLK_DISABLED|macro|__HAL_RCC_USART2_IS_CLK_DISABLED
DECL|__HAL_RCC_USART2_IS_CLK_ENABLED|macro|__HAL_RCC_USART2_IS_CLK_ENABLED
DECL|__HAL_RCC_USART2_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_USART2_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_USART2_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_USART2_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_USART2_RELEASE_RESET|macro|__HAL_RCC_USART2_RELEASE_RESET
DECL|__HAL_RCC_USART3_CLK_DISABLE|macro|__HAL_RCC_USART3_CLK_DISABLE
DECL|__HAL_RCC_USART3_CLK_ENABLE|macro|__HAL_RCC_USART3_CLK_ENABLE
DECL|__HAL_RCC_USART3_CLK_SLEEP_DISABLE|macro|__HAL_RCC_USART3_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_USART3_CLK_SLEEP_ENABLE|macro|__HAL_RCC_USART3_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_USART3_FORCE_RESET|macro|__HAL_RCC_USART3_FORCE_RESET
DECL|__HAL_RCC_USART3_IS_CLK_DISABLED|macro|__HAL_RCC_USART3_IS_CLK_DISABLED
DECL|__HAL_RCC_USART3_IS_CLK_ENABLED|macro|__HAL_RCC_USART3_IS_CLK_ENABLED
DECL|__HAL_RCC_USART3_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_USART3_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_USART3_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_USART3_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_USART3_RELEASE_RESET|macro|__HAL_RCC_USART3_RELEASE_RESET
DECL|__HAL_RCC_USB_CLK_DISABLE|macro|__HAL_RCC_USB_CLK_DISABLE
DECL|__HAL_RCC_USB_CLK_ENABLE|macro|__HAL_RCC_USB_CLK_ENABLE
DECL|__HAL_RCC_USB_CLK_SLEEP_DISABLE|macro|__HAL_RCC_USB_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_USB_CLK_SLEEP_ENABLE|macro|__HAL_RCC_USB_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_USB_FORCE_RESET|macro|__HAL_RCC_USB_FORCE_RESET
DECL|__HAL_RCC_USB_IS_CLK_DISABLED|macro|__HAL_RCC_USB_IS_CLK_DISABLED
DECL|__HAL_RCC_USB_IS_CLK_ENABLED|macro|__HAL_RCC_USB_IS_CLK_ENABLED
DECL|__HAL_RCC_USB_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_USB_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_USB_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_USB_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_USB_OTG_FS_CLK_DISABLE|macro|__HAL_RCC_USB_OTG_FS_CLK_DISABLE
DECL|__HAL_RCC_USB_OTG_FS_CLK_ENABLE|macro|__HAL_RCC_USB_OTG_FS_CLK_ENABLE
DECL|__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE|macro|__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE|macro|__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_USB_OTG_FS_FORCE_RESET|macro|__HAL_RCC_USB_OTG_FS_FORCE_RESET
DECL|__HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED|macro|__HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED
DECL|__HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED|macro|__HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED
DECL|__HAL_RCC_USB_OTG_FS_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_USB_OTG_FS_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_USB_OTG_FS_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_USB_OTG_FS_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_USB_OTG_FS_RELEASE_RESET|macro|__HAL_RCC_USB_OTG_FS_RELEASE_RESET
DECL|__HAL_RCC_USB_RELEASE_RESET|macro|__HAL_RCC_USB_RELEASE_RESET
DECL|__HAL_RCC_WAKEUPSTOP_CLK_CONFIG|macro|__HAL_RCC_WAKEUPSTOP_CLK_CONFIG
DECL|__HAL_RCC_WWDG_CLK_ENABLE|macro|__HAL_RCC_WWDG_CLK_ENABLE
DECL|__HAL_RCC_WWDG_CLK_SLEEP_DISABLE|macro|__HAL_RCC_WWDG_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_WWDG_CLK_SLEEP_ENABLE|macro|__HAL_RCC_WWDG_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_WWDG_IS_CLK_DISABLED|macro|__HAL_RCC_WWDG_IS_CLK_DISABLED
DECL|__HAL_RCC_WWDG_IS_CLK_ENABLED|macro|__HAL_RCC_WWDG_IS_CLK_ENABLED
DECL|__HAL_RCC_WWDG_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_WWDG_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_WWDG_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_WWDG_IS_CLK_SLEEP_ENABLED
DECL|__STM32L4xx_HAL_RCC_H|macro|__STM32L4xx_HAL_RCC_H
