-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.2
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity integrate is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    stream_out_V_din : OUT STD_LOGIC_VECTOR (120 downto 0);
    stream_out_V_full_n : IN STD_LOGIC;
    stream_out_V_write : OUT STD_LOGIC;
    stream_in_V_dout : IN STD_LOGIC_VECTOR (120 downto 0);
    stream_in_V_empty_n : IN STD_LOGIC;
    stream_in_V_read : OUT STD_LOGIC;
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of integrate is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "integrate,hls_ip_2017_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcku115-flva1517-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.371500,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=27,HLS_SYN_DSP=31,HLS_SYN_FF=20424,HLS_SYN_LUT=17992}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state60 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state61 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state62 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state63 : STD_LOGIC_VECTOR (72 downto 0) := "0000000000100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state64 : STD_LOGIC_VECTOR (72 downto 0) := "0000000001000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state65 : STD_LOGIC_VECTOR (72 downto 0) := "0000000010000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state66 : STD_LOGIC_VECTOR (72 downto 0) := "0000000100000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state67 : STD_LOGIC_VECTOR (72 downto 0) := "0000001000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state68 : STD_LOGIC_VECTOR (72 downto 0) := "0000010000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state69 : STD_LOGIC_VECTOR (72 downto 0) := "0000100000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state70 : STD_LOGIC_VECTOR (72 downto 0) := "0001000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state71 : STD_LOGIC_VECTOR (72 downto 0) := "0010000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state72 : STD_LOGIC_VECTOR (72 downto 0) := "0100000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state73 : STD_LOGIC_VECTOR (72 downto 0) := "1000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_3A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111010";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv64_C092C00000000000 : STD_LOGIC_VECTOR (63 downto 0) := "1100000010010010110000000000000000000000000000000000000000000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv32_3D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_42C80000 : STD_LOGIC_VECTOR (31 downto 0) := "01000010110010000000000000000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv12_7D0 : STD_LOGIC_VECTOR (11 downto 0) := "011111010000";
    constant ap_const_lv32_3D4CCCCD : STD_LOGIC_VECTOR (31 downto 0) := "00111101010011001100110011001101";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv32_40400000 : STD_LOGIC_VECTOR (31 downto 0) := "01000000010000000000000000000000";
    constant ap_const_lv32_41B80000 : STD_LOGIC_VECTOR (31 downto 0) := "01000001101110000000000000000000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv64_3FA999999999999A : STD_LOGIC_VECTOR (63 downto 0) := "0011111110101001100110011001100110011001100110011001100110011010";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv10_3E8 : STD_LOGIC_VECTOR (9 downto 0) := "1111101000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (72 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal float_clr_num : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal float_clr2snd_array_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal float_clr2snd_array_4_ce0 : STD_LOGIC;
    signal float_clr2snd_array_4_we0 : STD_LOGIC;
    signal float_clr2snd_array_4_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal float_clr2snd_array_4_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal float_clr2snd_array_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal float_clr2snd_array_1_ce0 : STD_LOGIC;
    signal float_clr2snd_array_1_we0 : STD_LOGIC;
    signal float_clr2snd_array_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal float_clr2snd_array_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal float_clr2snd_array_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal float_clr2snd_array_5_ce0 : STD_LOGIC;
    signal float_clr2snd_array_5_we0 : STD_LOGIC;
    signal float_clr2snd_array_5_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal float_clr2snd_array_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal float_clr2snd_array_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal float_clr2snd_array_7_ce0 : STD_LOGIC;
    signal float_clr2snd_array_7_we0 : STD_LOGIC;
    signal float_clr2snd_array_7_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal float_clr2snd_array_7_q0 : STD_LOGIC_VECTOR (3 downto 0);
    signal float_clr2snd_array_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal float_clr2snd_array_3_ce0 : STD_LOGIC;
    signal float_clr2snd_array_3_we0 : STD_LOGIC;
    signal float_clr2snd_array_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal float_clr2snd_array_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal float_clr2snd_array_s_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal float_clr2snd_array_s_ce0 : STD_LOGIC;
    signal float_clr2snd_array_s_we0 : STD_LOGIC;
    signal float_clr2snd_array_s_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal float_clr2snd_array_s_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal int_req_num : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal int_request_array_SR_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal int_request_array_SR_ce0 : STD_LOGIC;
    signal int_request_array_SR_we0 : STD_LOGIC;
    signal int_request_array_SR_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal int_request_array_SR_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal int_request_array_DE_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal int_request_array_DE_ce0 : STD_LOGIC;
    signal int_request_array_DE_we0 : STD_LOGIC;
    signal int_request_array_DE_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal int_request_array_DE_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal int_request_array_PK_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal int_request_array_PK_ce0 : STD_LOGIC;
    signal int_request_array_PK_we0 : STD_LOGIC;
    signal int_request_array_PK_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal int_request_array_PK_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal int_request_array_MS_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal int_request_array_MS_ce0 : STD_LOGIC;
    signal int_request_array_MS_we0 : STD_LOGIC;
    signal int_request_array_MS_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal int_request_array_MS_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal int_request_array_TA_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal int_request_array_TA_ce0 : STD_LOGIC;
    signal int_request_array_TA_we0 : STD_LOGIC;
    signal int_request_array_TA_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal int_request_array_TA_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal int_request_array_DA_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal int_request_array_DA_ce0 : STD_LOGIC;
    signal int_request_array_DA_we0 : STD_LOGIC;
    signal int_request_array_DA_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal int_request_array_DA_q0 : STD_LOGIC_VECTOR (3 downto 0);
    signal int_clr_num : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal int_clr2snd_array_SR_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal int_clr2snd_array_SR_ce0 : STD_LOGIC;
    signal int_clr2snd_array_SR_we0 : STD_LOGIC;
    signal int_clr2snd_array_SR_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal int_clr2snd_array_SR_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal int_clr2snd_array_DE_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal int_clr2snd_array_DE_ce0 : STD_LOGIC;
    signal int_clr2snd_array_DE_we0 : STD_LOGIC;
    signal int_clr2snd_array_DE_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal int_clr2snd_array_DE_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal int_clr2snd_array_PK_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal int_clr2snd_array_PK_ce0 : STD_LOGIC;
    signal int_clr2snd_array_PK_we0 : STD_LOGIC;
    signal int_clr2snd_array_PK_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal int_clr2snd_array_PK_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal int_clr2snd_array_MS_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal int_clr2snd_array_MS_ce0 : STD_LOGIC;
    signal int_clr2snd_array_MS_we0 : STD_LOGIC;
    signal int_clr2snd_array_MS_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal int_clr2snd_array_MS_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal int_clr2snd_array_TA_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal int_clr2snd_array_TA_ce0 : STD_LOGIC;
    signal int_clr2snd_array_TA_we0 : STD_LOGIC;
    signal int_clr2snd_array_TA_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal int_clr2snd_array_TA_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal int_clr2snd_array_DA_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal int_clr2snd_array_DA_ce0 : STD_LOGIC;
    signal int_clr2snd_array_DA_we0 : STD_LOGIC;
    signal int_clr2snd_array_DA_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal int_clr2snd_array_DA_q0 : STD_LOGIC_VECTOR (3 downto 0);
    signal float_req_num : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal float_request_array_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal float_request_array_5_ce0 : STD_LOGIC;
    signal float_request_array_5_we0 : STD_LOGIC;
    signal float_request_array_5_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal float_request_array_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal float_request_array_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal float_request_array_1_ce0 : STD_LOGIC;
    signal float_request_array_1_we0 : STD_LOGIC;
    signal float_request_array_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal float_request_array_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal float_request_array_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal float_request_array_4_ce0 : STD_LOGIC;
    signal float_request_array_4_we0 : STD_LOGIC;
    signal float_request_array_4_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal float_request_array_4_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal float_request_array_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal float_request_array_3_ce0 : STD_LOGIC;
    signal float_request_array_3_we0 : STD_LOGIC;
    signal float_request_array_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal float_request_array_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal float_request_array_s_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal float_request_array_s_ce0 : STD_LOGIC;
    signal float_request_array_s_we0 : STD_LOGIC;
    signal float_request_array_s_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal float_request_array_s_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal float_request_array_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal float_request_array_7_ce0 : STD_LOGIC;
    signal float_request_array_7_we0 : STD_LOGIC;
    signal float_request_array_7_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal float_request_array_7_q0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_548_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_577 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state72 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state72 : signal is "none";
    signal grp_fu_554_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_585 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal ap_CS_fsm_state59 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state59 : signal is "none";
    signal grp_fu_565_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_592 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal ap_CS_fsm_state47 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state47 : signal is "none";
    signal grp_fu_568_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_599 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_1_fu_611_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal i_1_reg_677 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal integral_1_fu_561_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal integral_1_reg_682 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal i_2_fu_623_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal i_2_reg_691 : STD_LOGIC_VECTOR (9 downto 0);
    signal exitcond_i_fu_617_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_i_reg_696 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal grp_fu_572_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_4_i_reg_701 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state55 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state55 : signal is "none";
    signal r_fu_640_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_reg_714 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state61 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state61 : signal is "none";
    signal tmp_fu_646_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_reg_719 : STD_LOGIC_VECTOR (63 downto 0);
    signal exitcond2_fu_634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal q_1_fu_657_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal q_1_reg_732 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state64 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state64 : signal is "none";
    signal exitcond_fu_651_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal total_addr_1_reg_742 : STD_LOGIC_VECTOR (9 downto 0);
    signal integral_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal integral_load_1_reg_747 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state65 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state65 : signal is "none";
    signal total_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal total_load_reg_752 : STD_LOGIC_VECTOR (31 downto 0);
    signal integral_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal integral_ce0 : STD_LOGIC;
    signal integral_we0 : STD_LOGIC;
    signal integral_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal total_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal total_ce0 : STD_LOGIC;
    signal total_we0 : STD_LOGIC;
    signal total_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal n_array_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal n_array_ce0 : STD_LOGIC;
    signal n_array_we0 : STD_LOGIC;
    signal n_array_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_MPI_Send_fu_317_ap_start : STD_LOGIC;
    signal grp_MPI_Send_fu_317_ap_done : STD_LOGIC;
    signal grp_MPI_Send_fu_317_ap_idle : STD_LOGIC;
    signal grp_MPI_Send_fu_317_ap_ready : STD_LOGIC;
    signal grp_MPI_Send_fu_317_buf_r_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_MPI_Send_fu_317_buf_r_ce0 : STD_LOGIC;
    signal grp_MPI_Send_fu_317_int_clr_num_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Send_fu_317_int_clr_num_o_ap_vld : STD_LOGIC;
    signal grp_MPI_Send_fu_317_stream_out_V_din : STD_LOGIC_VECTOR (120 downto 0);
    signal grp_MPI_Send_fu_317_stream_out_V_write : STD_LOGIC;
    signal grp_MPI_Send_fu_317_int_clr2snd_array_PK_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Send_fu_317_int_clr2snd_array_PK_ce0 : STD_LOGIC;
    signal grp_MPI_Send_fu_317_int_clr2snd_array_PK_we0 : STD_LOGIC;
    signal grp_MPI_Send_fu_317_int_clr2snd_array_PK_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_MPI_Send_fu_317_int_clr2snd_array_DE_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Send_fu_317_int_clr2snd_array_DE_ce0 : STD_LOGIC;
    signal grp_MPI_Send_fu_317_int_clr2snd_array_DE_we0 : STD_LOGIC;
    signal grp_MPI_Send_fu_317_int_clr2snd_array_DE_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Send_fu_317_int_clr2snd_array_SR_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Send_fu_317_int_clr2snd_array_SR_ce0 : STD_LOGIC;
    signal grp_MPI_Send_fu_317_int_clr2snd_array_SR_we0 : STD_LOGIC;
    signal grp_MPI_Send_fu_317_int_clr2snd_array_SR_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Send_fu_317_int_clr2snd_array_DA_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Send_fu_317_int_clr2snd_array_DA_ce0 : STD_LOGIC;
    signal grp_MPI_Send_fu_317_int_clr2snd_array_DA_we0 : STD_LOGIC;
    signal grp_MPI_Send_fu_317_int_clr2snd_array_DA_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_MPI_Send_fu_317_int_clr2snd_array_MS_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Send_fu_317_int_clr2snd_array_MS_ce0 : STD_LOGIC;
    signal grp_MPI_Send_fu_317_int_clr2snd_array_MS_we0 : STD_LOGIC;
    signal grp_MPI_Send_fu_317_int_clr2snd_array_MS_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Send_fu_317_int_clr2snd_array_TA_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Send_fu_317_int_clr2snd_array_TA_ce0 : STD_LOGIC;
    signal grp_MPI_Send_fu_317_int_clr2snd_array_TA_we0 : STD_LOGIC;
    signal grp_MPI_Send_fu_317_int_clr2snd_array_TA_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Send_fu_317_stream_in_V_read : STD_LOGIC;
    signal grp_MPI_Send_fu_317_int_req_num_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Send_fu_317_int_req_num_o_ap_vld : STD_LOGIC;
    signal grp_MPI_Send_fu_317_int_request_array_SR_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Send_fu_317_int_request_array_SR_ce0 : STD_LOGIC;
    signal grp_MPI_Send_fu_317_int_request_array_SR_we0 : STD_LOGIC;
    signal grp_MPI_Send_fu_317_int_request_array_SR_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Send_fu_317_int_request_array_DE_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Send_fu_317_int_request_array_DE_ce0 : STD_LOGIC;
    signal grp_MPI_Send_fu_317_int_request_array_DE_we0 : STD_LOGIC;
    signal grp_MPI_Send_fu_317_int_request_array_DE_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Send_fu_317_int_request_array_PK_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Send_fu_317_int_request_array_PK_ce0 : STD_LOGIC;
    signal grp_MPI_Send_fu_317_int_request_array_PK_we0 : STD_LOGIC;
    signal grp_MPI_Send_fu_317_int_request_array_PK_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_MPI_Send_fu_317_int_request_array_MS_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Send_fu_317_int_request_array_MS_ce0 : STD_LOGIC;
    signal grp_MPI_Send_fu_317_int_request_array_MS_we0 : STD_LOGIC;
    signal grp_MPI_Send_fu_317_int_request_array_MS_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Send_fu_317_int_request_array_TA_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Send_fu_317_int_request_array_TA_ce0 : STD_LOGIC;
    signal grp_MPI_Send_fu_317_int_request_array_TA_we0 : STD_LOGIC;
    signal grp_MPI_Send_fu_317_int_request_array_TA_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Send_fu_317_int_request_array_DA_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Send_fu_317_int_request_array_DA_ce0 : STD_LOGIC;
    signal grp_MPI_Send_fu_317_int_request_array_DA_we0 : STD_LOGIC;
    signal grp_MPI_Send_fu_317_int_request_array_DA_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_MPI_Send_fu_317_float_req_num_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Send_fu_317_float_req_num_o_ap_vld : STD_LOGIC;
    signal grp_MPI_Send_fu_317_float_request_array_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Send_fu_317_float_request_array_5_ce0 : STD_LOGIC;
    signal grp_MPI_Send_fu_317_float_request_array_5_we0 : STD_LOGIC;
    signal grp_MPI_Send_fu_317_float_request_array_5_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Send_fu_317_float_request_array_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Send_fu_317_float_request_array_1_ce0 : STD_LOGIC;
    signal grp_MPI_Send_fu_317_float_request_array_1_we0 : STD_LOGIC;
    signal grp_MPI_Send_fu_317_float_request_array_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Send_fu_317_float_request_array_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Send_fu_317_float_request_array_4_ce0 : STD_LOGIC;
    signal grp_MPI_Send_fu_317_float_request_array_4_we0 : STD_LOGIC;
    signal grp_MPI_Send_fu_317_float_request_array_4_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_MPI_Send_fu_317_float_request_array_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Send_fu_317_float_request_array_3_ce0 : STD_LOGIC;
    signal grp_MPI_Send_fu_317_float_request_array_3_we0 : STD_LOGIC;
    signal grp_MPI_Send_fu_317_float_request_array_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Send_fu_317_float_request_array_s_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Send_fu_317_float_request_array_s_ce0 : STD_LOGIC;
    signal grp_MPI_Send_fu_317_float_request_array_s_we0 : STD_LOGIC;
    signal grp_MPI_Send_fu_317_float_request_array_s_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Send_fu_317_float_request_array_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Send_fu_317_float_request_array_7_ce0 : STD_LOGIC;
    signal grp_MPI_Send_fu_317_float_request_array_7_we0 : STD_LOGIC;
    signal grp_MPI_Send_fu_317_float_request_array_7_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_MPI_Send_fu_317_float_clr_num_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Send_fu_317_float_clr_num_o_ap_vld : STD_LOGIC;
    signal grp_MPI_Send_fu_317_float_clr2snd_array_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Send_fu_317_float_clr2snd_array_5_ce0 : STD_LOGIC;
    signal grp_MPI_Send_fu_317_float_clr2snd_array_5_we0 : STD_LOGIC;
    signal grp_MPI_Send_fu_317_float_clr2snd_array_5_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Send_fu_317_float_clr2snd_array_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Send_fu_317_float_clr2snd_array_1_ce0 : STD_LOGIC;
    signal grp_MPI_Send_fu_317_float_clr2snd_array_1_we0 : STD_LOGIC;
    signal grp_MPI_Send_fu_317_float_clr2snd_array_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Send_fu_317_float_clr2snd_array_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Send_fu_317_float_clr2snd_array_4_ce0 : STD_LOGIC;
    signal grp_MPI_Send_fu_317_float_clr2snd_array_4_we0 : STD_LOGIC;
    signal grp_MPI_Send_fu_317_float_clr2snd_array_4_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_MPI_Send_fu_317_float_clr2snd_array_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Send_fu_317_float_clr2snd_array_3_ce0 : STD_LOGIC;
    signal grp_MPI_Send_fu_317_float_clr2snd_array_3_we0 : STD_LOGIC;
    signal grp_MPI_Send_fu_317_float_clr2snd_array_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Send_fu_317_float_clr2snd_array_s_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Send_fu_317_float_clr2snd_array_s_ce0 : STD_LOGIC;
    signal grp_MPI_Send_fu_317_float_clr2snd_array_s_we0 : STD_LOGIC;
    signal grp_MPI_Send_fu_317_float_clr2snd_array_s_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Send_fu_317_float_clr2snd_array_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Send_fu_317_float_clr2snd_array_7_ce0 : STD_LOGIC;
    signal grp_MPI_Send_fu_317_float_clr2snd_array_7_we0 : STD_LOGIC;
    signal grp_MPI_Send_fu_317_float_clr2snd_array_7_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_MPI_Send_1_fu_392_ap_start : STD_LOGIC;
    signal grp_MPI_Send_1_fu_392_ap_done : STD_LOGIC;
    signal grp_MPI_Send_1_fu_392_ap_idle : STD_LOGIC;
    signal grp_MPI_Send_1_fu_392_ap_ready : STD_LOGIC;
    signal grp_MPI_Send_1_fu_392_p_read : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Send_1_fu_392_float_clr_num_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Send_1_fu_392_float_clr_num_o_ap_vld : STD_LOGIC;
    signal grp_MPI_Send_1_fu_392_stream_out_V_din : STD_LOGIC_VECTOR (120 downto 0);
    signal grp_MPI_Send_1_fu_392_stream_out_V_write : STD_LOGIC;
    signal grp_MPI_Send_1_fu_392_float_clr2snd_array_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Send_1_fu_392_float_clr2snd_array_4_ce0 : STD_LOGIC;
    signal grp_MPI_Send_1_fu_392_float_clr2snd_array_4_we0 : STD_LOGIC;
    signal grp_MPI_Send_1_fu_392_float_clr2snd_array_4_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_MPI_Send_1_fu_392_float_clr2snd_array_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Send_1_fu_392_float_clr2snd_array_1_ce0 : STD_LOGIC;
    signal grp_MPI_Send_1_fu_392_float_clr2snd_array_1_we0 : STD_LOGIC;
    signal grp_MPI_Send_1_fu_392_float_clr2snd_array_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Send_1_fu_392_float_clr2snd_array_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Send_1_fu_392_float_clr2snd_array_5_ce0 : STD_LOGIC;
    signal grp_MPI_Send_1_fu_392_float_clr2snd_array_5_we0 : STD_LOGIC;
    signal grp_MPI_Send_1_fu_392_float_clr2snd_array_5_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Send_1_fu_392_float_clr2snd_array_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Send_1_fu_392_float_clr2snd_array_7_ce0 : STD_LOGIC;
    signal grp_MPI_Send_1_fu_392_float_clr2snd_array_7_we0 : STD_LOGIC;
    signal grp_MPI_Send_1_fu_392_float_clr2snd_array_7_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_MPI_Send_1_fu_392_float_clr2snd_array_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Send_1_fu_392_float_clr2snd_array_3_ce0 : STD_LOGIC;
    signal grp_MPI_Send_1_fu_392_float_clr2snd_array_3_we0 : STD_LOGIC;
    signal grp_MPI_Send_1_fu_392_float_clr2snd_array_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Send_1_fu_392_float_clr2snd_array_s_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Send_1_fu_392_float_clr2snd_array_s_ce0 : STD_LOGIC;
    signal grp_MPI_Send_1_fu_392_float_clr2snd_array_s_we0 : STD_LOGIC;
    signal grp_MPI_Send_1_fu_392_float_clr2snd_array_s_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Send_1_fu_392_stream_in_V_read : STD_LOGIC;
    signal grp_MPI_Send_1_fu_392_int_req_num_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Send_1_fu_392_int_req_num_o_ap_vld : STD_LOGIC;
    signal grp_MPI_Send_1_fu_392_int_request_array_SR_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Send_1_fu_392_int_request_array_SR_ce0 : STD_LOGIC;
    signal grp_MPI_Send_1_fu_392_int_request_array_SR_we0 : STD_LOGIC;
    signal grp_MPI_Send_1_fu_392_int_request_array_SR_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Send_1_fu_392_int_request_array_DE_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Send_1_fu_392_int_request_array_DE_ce0 : STD_LOGIC;
    signal grp_MPI_Send_1_fu_392_int_request_array_DE_we0 : STD_LOGIC;
    signal grp_MPI_Send_1_fu_392_int_request_array_DE_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Send_1_fu_392_int_request_array_PK_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Send_1_fu_392_int_request_array_PK_ce0 : STD_LOGIC;
    signal grp_MPI_Send_1_fu_392_int_request_array_PK_we0 : STD_LOGIC;
    signal grp_MPI_Send_1_fu_392_int_request_array_PK_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_MPI_Send_1_fu_392_int_request_array_MS_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Send_1_fu_392_int_request_array_MS_ce0 : STD_LOGIC;
    signal grp_MPI_Send_1_fu_392_int_request_array_MS_we0 : STD_LOGIC;
    signal grp_MPI_Send_1_fu_392_int_request_array_MS_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Send_1_fu_392_int_request_array_TA_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Send_1_fu_392_int_request_array_TA_ce0 : STD_LOGIC;
    signal grp_MPI_Send_1_fu_392_int_request_array_TA_we0 : STD_LOGIC;
    signal grp_MPI_Send_1_fu_392_int_request_array_TA_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Send_1_fu_392_int_request_array_DA_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Send_1_fu_392_int_request_array_DA_ce0 : STD_LOGIC;
    signal grp_MPI_Send_1_fu_392_int_request_array_DA_we0 : STD_LOGIC;
    signal grp_MPI_Send_1_fu_392_int_request_array_DA_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_MPI_Send_1_fu_392_int_clr_num_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Send_1_fu_392_int_clr_num_o_ap_vld : STD_LOGIC;
    signal grp_MPI_Send_1_fu_392_int_clr2snd_array_SR_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Send_1_fu_392_int_clr2snd_array_SR_ce0 : STD_LOGIC;
    signal grp_MPI_Send_1_fu_392_int_clr2snd_array_SR_we0 : STD_LOGIC;
    signal grp_MPI_Send_1_fu_392_int_clr2snd_array_SR_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Send_1_fu_392_int_clr2snd_array_DE_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Send_1_fu_392_int_clr2snd_array_DE_ce0 : STD_LOGIC;
    signal grp_MPI_Send_1_fu_392_int_clr2snd_array_DE_we0 : STD_LOGIC;
    signal grp_MPI_Send_1_fu_392_int_clr2snd_array_DE_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Send_1_fu_392_int_clr2snd_array_PK_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Send_1_fu_392_int_clr2snd_array_PK_ce0 : STD_LOGIC;
    signal grp_MPI_Send_1_fu_392_int_clr2snd_array_PK_we0 : STD_LOGIC;
    signal grp_MPI_Send_1_fu_392_int_clr2snd_array_PK_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_MPI_Send_1_fu_392_int_clr2snd_array_MS_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Send_1_fu_392_int_clr2snd_array_MS_ce0 : STD_LOGIC;
    signal grp_MPI_Send_1_fu_392_int_clr2snd_array_MS_we0 : STD_LOGIC;
    signal grp_MPI_Send_1_fu_392_int_clr2snd_array_MS_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Send_1_fu_392_int_clr2snd_array_TA_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Send_1_fu_392_int_clr2snd_array_TA_ce0 : STD_LOGIC;
    signal grp_MPI_Send_1_fu_392_int_clr2snd_array_TA_we0 : STD_LOGIC;
    signal grp_MPI_Send_1_fu_392_int_clr2snd_array_TA_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Send_1_fu_392_int_clr2snd_array_DA_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Send_1_fu_392_int_clr2snd_array_DA_ce0 : STD_LOGIC;
    signal grp_MPI_Send_1_fu_392_int_clr2snd_array_DA_we0 : STD_LOGIC;
    signal grp_MPI_Send_1_fu_392_int_clr2snd_array_DA_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_MPI_Send_1_fu_392_float_req_num_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Send_1_fu_392_float_req_num_o_ap_vld : STD_LOGIC;
    signal grp_MPI_Send_1_fu_392_float_request_array_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Send_1_fu_392_float_request_array_5_ce0 : STD_LOGIC;
    signal grp_MPI_Send_1_fu_392_float_request_array_5_we0 : STD_LOGIC;
    signal grp_MPI_Send_1_fu_392_float_request_array_5_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Send_1_fu_392_float_request_array_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Send_1_fu_392_float_request_array_1_ce0 : STD_LOGIC;
    signal grp_MPI_Send_1_fu_392_float_request_array_1_we0 : STD_LOGIC;
    signal grp_MPI_Send_1_fu_392_float_request_array_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Send_1_fu_392_float_request_array_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Send_1_fu_392_float_request_array_4_ce0 : STD_LOGIC;
    signal grp_MPI_Send_1_fu_392_float_request_array_4_we0 : STD_LOGIC;
    signal grp_MPI_Send_1_fu_392_float_request_array_4_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_MPI_Send_1_fu_392_float_request_array_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Send_1_fu_392_float_request_array_3_ce0 : STD_LOGIC;
    signal grp_MPI_Send_1_fu_392_float_request_array_3_we0 : STD_LOGIC;
    signal grp_MPI_Send_1_fu_392_float_request_array_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Send_1_fu_392_float_request_array_s_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Send_1_fu_392_float_request_array_s_ce0 : STD_LOGIC;
    signal grp_MPI_Send_1_fu_392_float_request_array_s_we0 : STD_LOGIC;
    signal grp_MPI_Send_1_fu_392_float_request_array_s_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Send_1_fu_392_float_request_array_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Send_1_fu_392_float_request_array_7_ce0 : STD_LOGIC;
    signal grp_MPI_Send_1_fu_392_float_request_array_7_we0 : STD_LOGIC;
    signal grp_MPI_Send_1_fu_392_float_request_array_7_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_MPI_Recv_fu_469_ap_start : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_ap_done : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_ap_idle : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_ap_ready : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_buf_r_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_MPI_Recv_fu_469_buf_r_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_buf_r_we0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_buf_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Recv_fu_469_float_req_num_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Recv_fu_469_float_req_num_o_ap_vld : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_float_request_array_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_fu_469_float_request_array_4_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_float_request_array_4_we0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_float_request_array_4_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_MPI_Recv_fu_469_float_request_array_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_fu_469_float_request_array_1_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_float_request_array_1_we0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_float_request_array_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Recv_fu_469_float_request_array_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_fu_469_float_request_array_5_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_float_request_array_5_we0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_float_request_array_5_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Recv_fu_469_float_request_array_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_fu_469_float_request_array_3_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_float_request_array_3_we0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_float_request_array_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Recv_fu_469_float_request_array_s_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_fu_469_float_request_array_s_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_float_request_array_s_we0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_float_request_array_s_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Recv_fu_469_float_request_array_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_fu_469_float_request_array_7_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_float_request_array_7_we0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_float_request_array_7_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_MPI_Recv_fu_469_stream_in_V_read : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_stream_out_V_din : STD_LOGIC_VECTOR (120 downto 0);
    signal grp_MPI_Recv_fu_469_stream_out_V_write : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_int_req_num_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Recv_fu_469_int_req_num_o_ap_vld : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_int_request_array_SR_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_fu_469_int_request_array_SR_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_int_request_array_SR_we0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_int_request_array_SR_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Recv_fu_469_int_request_array_DE_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_fu_469_int_request_array_DE_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_int_request_array_DE_we0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_int_request_array_DE_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Recv_fu_469_int_request_array_PK_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_fu_469_int_request_array_PK_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_int_request_array_PK_we0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_int_request_array_PK_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_MPI_Recv_fu_469_int_request_array_MS_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_fu_469_int_request_array_MS_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_int_request_array_MS_we0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_int_request_array_MS_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Recv_fu_469_int_request_array_TA_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_fu_469_int_request_array_TA_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_int_request_array_TA_we0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_int_request_array_TA_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Recv_fu_469_int_request_array_DA_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_fu_469_int_request_array_DA_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_int_request_array_DA_we0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_int_request_array_DA_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_MPI_Recv_fu_469_int_clr_num_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Recv_fu_469_int_clr_num_o_ap_vld : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_int_clr2snd_array_SR_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_fu_469_int_clr2snd_array_SR_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_int_clr2snd_array_SR_we0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_int_clr2snd_array_SR_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Recv_fu_469_int_clr2snd_array_DE_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_fu_469_int_clr2snd_array_DE_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_int_clr2snd_array_DE_we0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_int_clr2snd_array_DE_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Recv_fu_469_int_clr2snd_array_PK_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_fu_469_int_clr2snd_array_PK_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_int_clr2snd_array_PK_we0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_int_clr2snd_array_PK_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_MPI_Recv_fu_469_int_clr2snd_array_MS_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_fu_469_int_clr2snd_array_MS_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_int_clr2snd_array_MS_we0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_int_clr2snd_array_MS_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Recv_fu_469_int_clr2snd_array_TA_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_fu_469_int_clr2snd_array_TA_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_int_clr2snd_array_TA_we0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_int_clr2snd_array_TA_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Recv_fu_469_int_clr2snd_array_DA_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_fu_469_int_clr2snd_array_DA_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_int_clr2snd_array_DA_we0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_int_clr2snd_array_DA_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_MPI_Recv_fu_469_float_clr_num_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Recv_fu_469_float_clr_num_o_ap_vld : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_float_clr2snd_array_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_fu_469_float_clr2snd_array_5_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_float_clr2snd_array_5_we0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_float_clr2snd_array_5_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Recv_fu_469_float_clr2snd_array_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_fu_469_float_clr2snd_array_1_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_float_clr2snd_array_1_we0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_float_clr2snd_array_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Recv_fu_469_float_clr2snd_array_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_fu_469_float_clr2snd_array_4_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_float_clr2snd_array_4_we0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_float_clr2snd_array_4_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_MPI_Recv_fu_469_float_clr2snd_array_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_fu_469_float_clr2snd_array_3_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_float_clr2snd_array_3_we0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_float_clr2snd_array_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Recv_fu_469_float_clr2snd_array_s_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_fu_469_float_clr2snd_array_s_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_float_clr2snd_array_s_we0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_float_clr2snd_array_s_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Recv_fu_469_float_clr2snd_array_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_fu_469_float_clr2snd_array_7_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_float_clr2snd_array_7_we0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_469_float_clr2snd_array_7_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_reg_249 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state60 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state60 : signal is "none";
    signal integral_0_in_i_reg_261 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal x_i_reg_272 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_i_reg_284 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_3_reg_295 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state62 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state62 : signal is "none";
    signal exitcond6_fu_605_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal q_reg_306 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state63 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state63 : signal is "none";
    signal ap_CS_fsm_state73 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state73 : signal is "none";
    signal ap_reg_grp_MPI_Send_fu_317_ap_start : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_reg_grp_MPI_Send_1_fu_392_ap_start : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_reg_grp_MPI_Recv_fu_469_ap_start : STD_LOGIC := '0';
    signal tmp_s_fu_629_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_6_fu_663_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_548_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_548_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state66 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state66 : signal is "none";
    signal grp_fu_554_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_554_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal ap_CS_fsm_state56 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state56 : signal is "none";
    signal grp_fu_565_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_568_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_568_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal ap_CS_fsm_state48 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state48 : signal is "none";
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal grp_fu_568_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (72 downto 0);

    component MPI_Send IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        buf_r_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buf_r_ce0 : OUT STD_LOGIC;
        buf_r_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        int_clr_num_i : IN STD_LOGIC_VECTOR (31 downto 0);
        int_clr_num_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        int_clr_num_o_ap_vld : OUT STD_LOGIC;
        stream_out_V_din : OUT STD_LOGIC_VECTOR (120 downto 0);
        stream_out_V_full_n : IN STD_LOGIC;
        stream_out_V_write : OUT STD_LOGIC;
        int_clr2snd_array_PK_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_clr2snd_array_PK_ce0 : OUT STD_LOGIC;
        int_clr2snd_array_PK_we0 : OUT STD_LOGIC;
        int_clr2snd_array_PK_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        int_clr2snd_array_PK_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        int_clr2snd_array_DE_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_clr2snd_array_DE_ce0 : OUT STD_LOGIC;
        int_clr2snd_array_DE_we0 : OUT STD_LOGIC;
        int_clr2snd_array_DE_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        int_clr2snd_array_DE_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        int_clr2snd_array_SR_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_clr2snd_array_SR_ce0 : OUT STD_LOGIC;
        int_clr2snd_array_SR_we0 : OUT STD_LOGIC;
        int_clr2snd_array_SR_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        int_clr2snd_array_SR_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        int_clr2snd_array_DA_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_clr2snd_array_DA_ce0 : OUT STD_LOGIC;
        int_clr2snd_array_DA_we0 : OUT STD_LOGIC;
        int_clr2snd_array_DA_d0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        int_clr2snd_array_DA_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
        int_clr2snd_array_MS_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_clr2snd_array_MS_ce0 : OUT STD_LOGIC;
        int_clr2snd_array_MS_we0 : OUT STD_LOGIC;
        int_clr2snd_array_MS_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        int_clr2snd_array_MS_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        int_clr2snd_array_TA_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_clr2snd_array_TA_ce0 : OUT STD_LOGIC;
        int_clr2snd_array_TA_we0 : OUT STD_LOGIC;
        int_clr2snd_array_TA_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        int_clr2snd_array_TA_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        stream_in_V_dout : IN STD_LOGIC_VECTOR (120 downto 0);
        stream_in_V_empty_n : IN STD_LOGIC;
        stream_in_V_read : OUT STD_LOGIC;
        int_req_num_i : IN STD_LOGIC_VECTOR (31 downto 0);
        int_req_num_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        int_req_num_o_ap_vld : OUT STD_LOGIC;
        int_request_array_SR_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_request_array_SR_ce0 : OUT STD_LOGIC;
        int_request_array_SR_we0 : OUT STD_LOGIC;
        int_request_array_SR_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        int_request_array_SR_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        int_request_array_DE_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_request_array_DE_ce0 : OUT STD_LOGIC;
        int_request_array_DE_we0 : OUT STD_LOGIC;
        int_request_array_DE_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        int_request_array_DE_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        int_request_array_PK_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_request_array_PK_ce0 : OUT STD_LOGIC;
        int_request_array_PK_we0 : OUT STD_LOGIC;
        int_request_array_PK_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        int_request_array_PK_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        int_request_array_MS_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_request_array_MS_ce0 : OUT STD_LOGIC;
        int_request_array_MS_we0 : OUT STD_LOGIC;
        int_request_array_MS_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        int_request_array_MS_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        int_request_array_TA_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_request_array_TA_ce0 : OUT STD_LOGIC;
        int_request_array_TA_we0 : OUT STD_LOGIC;
        int_request_array_TA_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        int_request_array_TA_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        int_request_array_DA_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_request_array_DA_ce0 : OUT STD_LOGIC;
        int_request_array_DA_we0 : OUT STD_LOGIC;
        int_request_array_DA_d0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        int_request_array_DA_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
        float_req_num_i : IN STD_LOGIC_VECTOR (31 downto 0);
        float_req_num_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        float_req_num_o_ap_vld : OUT STD_LOGIC;
        float_request_array_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_request_array_5_ce0 : OUT STD_LOGIC;
        float_request_array_5_we0 : OUT STD_LOGIC;
        float_request_array_5_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        float_request_array_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        float_request_array_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_request_array_1_ce0 : OUT STD_LOGIC;
        float_request_array_1_we0 : OUT STD_LOGIC;
        float_request_array_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        float_request_array_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        float_request_array_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_request_array_4_ce0 : OUT STD_LOGIC;
        float_request_array_4_we0 : OUT STD_LOGIC;
        float_request_array_4_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        float_request_array_4_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        float_request_array_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_request_array_3_ce0 : OUT STD_LOGIC;
        float_request_array_3_we0 : OUT STD_LOGIC;
        float_request_array_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        float_request_array_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        float_request_array_s_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_request_array_s_ce0 : OUT STD_LOGIC;
        float_request_array_s_we0 : OUT STD_LOGIC;
        float_request_array_s_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        float_request_array_s_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        float_request_array_7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_request_array_7_ce0 : OUT STD_LOGIC;
        float_request_array_7_we0 : OUT STD_LOGIC;
        float_request_array_7_d0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        float_request_array_7_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
        float_clr_num_i : IN STD_LOGIC_VECTOR (31 downto 0);
        float_clr_num_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        float_clr_num_o_ap_vld : OUT STD_LOGIC;
        float_clr2snd_array_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_clr2snd_array_5_ce0 : OUT STD_LOGIC;
        float_clr2snd_array_5_we0 : OUT STD_LOGIC;
        float_clr2snd_array_5_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        float_clr2snd_array_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        float_clr2snd_array_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_clr2snd_array_1_ce0 : OUT STD_LOGIC;
        float_clr2snd_array_1_we0 : OUT STD_LOGIC;
        float_clr2snd_array_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        float_clr2snd_array_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        float_clr2snd_array_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_clr2snd_array_4_ce0 : OUT STD_LOGIC;
        float_clr2snd_array_4_we0 : OUT STD_LOGIC;
        float_clr2snd_array_4_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        float_clr2snd_array_4_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        float_clr2snd_array_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_clr2snd_array_3_ce0 : OUT STD_LOGIC;
        float_clr2snd_array_3_we0 : OUT STD_LOGIC;
        float_clr2snd_array_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        float_clr2snd_array_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        float_clr2snd_array_s_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_clr2snd_array_s_ce0 : OUT STD_LOGIC;
        float_clr2snd_array_s_we0 : OUT STD_LOGIC;
        float_clr2snd_array_s_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        float_clr2snd_array_s_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        float_clr2snd_array_7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_clr2snd_array_7_ce0 : OUT STD_LOGIC;
        float_clr2snd_array_7_we0 : OUT STD_LOGIC;
        float_clr2snd_array_7_d0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        float_clr2snd_array_7_q0 : IN STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component MPI_Send_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        float_clr_num_i : IN STD_LOGIC_VECTOR (31 downto 0);
        float_clr_num_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        float_clr_num_o_ap_vld : OUT STD_LOGIC;
        stream_out_V_din : OUT STD_LOGIC_VECTOR (120 downto 0);
        stream_out_V_full_n : IN STD_LOGIC;
        stream_out_V_write : OUT STD_LOGIC;
        float_clr2snd_array_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_clr2snd_array_4_ce0 : OUT STD_LOGIC;
        float_clr2snd_array_4_we0 : OUT STD_LOGIC;
        float_clr2snd_array_4_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        float_clr2snd_array_4_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        float_clr2snd_array_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_clr2snd_array_1_ce0 : OUT STD_LOGIC;
        float_clr2snd_array_1_we0 : OUT STD_LOGIC;
        float_clr2snd_array_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        float_clr2snd_array_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        float_clr2snd_array_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_clr2snd_array_5_ce0 : OUT STD_LOGIC;
        float_clr2snd_array_5_we0 : OUT STD_LOGIC;
        float_clr2snd_array_5_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        float_clr2snd_array_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        float_clr2snd_array_7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_clr2snd_array_7_ce0 : OUT STD_LOGIC;
        float_clr2snd_array_7_we0 : OUT STD_LOGIC;
        float_clr2snd_array_7_d0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        float_clr2snd_array_7_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
        float_clr2snd_array_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_clr2snd_array_3_ce0 : OUT STD_LOGIC;
        float_clr2snd_array_3_we0 : OUT STD_LOGIC;
        float_clr2snd_array_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        float_clr2snd_array_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        float_clr2snd_array_s_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_clr2snd_array_s_ce0 : OUT STD_LOGIC;
        float_clr2snd_array_s_we0 : OUT STD_LOGIC;
        float_clr2snd_array_s_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        float_clr2snd_array_s_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        stream_in_V_dout : IN STD_LOGIC_VECTOR (120 downto 0);
        stream_in_V_empty_n : IN STD_LOGIC;
        stream_in_V_read : OUT STD_LOGIC;
        int_req_num_i : IN STD_LOGIC_VECTOR (31 downto 0);
        int_req_num_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        int_req_num_o_ap_vld : OUT STD_LOGIC;
        int_request_array_SR_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_request_array_SR_ce0 : OUT STD_LOGIC;
        int_request_array_SR_we0 : OUT STD_LOGIC;
        int_request_array_SR_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        int_request_array_SR_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        int_request_array_DE_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_request_array_DE_ce0 : OUT STD_LOGIC;
        int_request_array_DE_we0 : OUT STD_LOGIC;
        int_request_array_DE_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        int_request_array_DE_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        int_request_array_PK_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_request_array_PK_ce0 : OUT STD_LOGIC;
        int_request_array_PK_we0 : OUT STD_LOGIC;
        int_request_array_PK_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        int_request_array_PK_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        int_request_array_MS_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_request_array_MS_ce0 : OUT STD_LOGIC;
        int_request_array_MS_we0 : OUT STD_LOGIC;
        int_request_array_MS_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        int_request_array_MS_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        int_request_array_TA_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_request_array_TA_ce0 : OUT STD_LOGIC;
        int_request_array_TA_we0 : OUT STD_LOGIC;
        int_request_array_TA_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        int_request_array_TA_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        int_request_array_DA_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_request_array_DA_ce0 : OUT STD_LOGIC;
        int_request_array_DA_we0 : OUT STD_LOGIC;
        int_request_array_DA_d0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        int_request_array_DA_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
        int_clr_num_i : IN STD_LOGIC_VECTOR (31 downto 0);
        int_clr_num_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        int_clr_num_o_ap_vld : OUT STD_LOGIC;
        int_clr2snd_array_SR_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_clr2snd_array_SR_ce0 : OUT STD_LOGIC;
        int_clr2snd_array_SR_we0 : OUT STD_LOGIC;
        int_clr2snd_array_SR_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        int_clr2snd_array_SR_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        int_clr2snd_array_DE_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_clr2snd_array_DE_ce0 : OUT STD_LOGIC;
        int_clr2snd_array_DE_we0 : OUT STD_LOGIC;
        int_clr2snd_array_DE_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        int_clr2snd_array_DE_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        int_clr2snd_array_PK_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_clr2snd_array_PK_ce0 : OUT STD_LOGIC;
        int_clr2snd_array_PK_we0 : OUT STD_LOGIC;
        int_clr2snd_array_PK_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        int_clr2snd_array_PK_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        int_clr2snd_array_MS_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_clr2snd_array_MS_ce0 : OUT STD_LOGIC;
        int_clr2snd_array_MS_we0 : OUT STD_LOGIC;
        int_clr2snd_array_MS_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        int_clr2snd_array_MS_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        int_clr2snd_array_TA_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_clr2snd_array_TA_ce0 : OUT STD_LOGIC;
        int_clr2snd_array_TA_we0 : OUT STD_LOGIC;
        int_clr2snd_array_TA_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        int_clr2snd_array_TA_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        int_clr2snd_array_DA_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_clr2snd_array_DA_ce0 : OUT STD_LOGIC;
        int_clr2snd_array_DA_we0 : OUT STD_LOGIC;
        int_clr2snd_array_DA_d0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        int_clr2snd_array_DA_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
        float_req_num_i : IN STD_LOGIC_VECTOR (31 downto 0);
        float_req_num_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        float_req_num_o_ap_vld : OUT STD_LOGIC;
        float_request_array_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_request_array_5_ce0 : OUT STD_LOGIC;
        float_request_array_5_we0 : OUT STD_LOGIC;
        float_request_array_5_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        float_request_array_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        float_request_array_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_request_array_1_ce0 : OUT STD_LOGIC;
        float_request_array_1_we0 : OUT STD_LOGIC;
        float_request_array_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        float_request_array_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        float_request_array_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_request_array_4_ce0 : OUT STD_LOGIC;
        float_request_array_4_we0 : OUT STD_LOGIC;
        float_request_array_4_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        float_request_array_4_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        float_request_array_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_request_array_3_ce0 : OUT STD_LOGIC;
        float_request_array_3_we0 : OUT STD_LOGIC;
        float_request_array_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        float_request_array_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        float_request_array_s_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_request_array_s_ce0 : OUT STD_LOGIC;
        float_request_array_s_we0 : OUT STD_LOGIC;
        float_request_array_s_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        float_request_array_s_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        float_request_array_7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_request_array_7_ce0 : OUT STD_LOGIC;
        float_request_array_7_we0 : OUT STD_LOGIC;
        float_request_array_7_d0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        float_request_array_7_q0 : IN STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component MPI_Recv IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        buf_r_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        buf_r_ce0 : OUT STD_LOGIC;
        buf_r_we0 : OUT STD_LOGIC;
        buf_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        float_req_num_i : IN STD_LOGIC_VECTOR (31 downto 0);
        float_req_num_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        float_req_num_o_ap_vld : OUT STD_LOGIC;
        float_request_array_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_request_array_4_ce0 : OUT STD_LOGIC;
        float_request_array_4_we0 : OUT STD_LOGIC;
        float_request_array_4_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        float_request_array_4_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        float_request_array_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_request_array_1_ce0 : OUT STD_LOGIC;
        float_request_array_1_we0 : OUT STD_LOGIC;
        float_request_array_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        float_request_array_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        float_request_array_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_request_array_5_ce0 : OUT STD_LOGIC;
        float_request_array_5_we0 : OUT STD_LOGIC;
        float_request_array_5_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        float_request_array_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        float_request_array_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_request_array_3_ce0 : OUT STD_LOGIC;
        float_request_array_3_we0 : OUT STD_LOGIC;
        float_request_array_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        float_request_array_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        float_request_array_s_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_request_array_s_ce0 : OUT STD_LOGIC;
        float_request_array_s_we0 : OUT STD_LOGIC;
        float_request_array_s_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        float_request_array_s_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        float_request_array_7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_request_array_7_ce0 : OUT STD_LOGIC;
        float_request_array_7_we0 : OUT STD_LOGIC;
        float_request_array_7_d0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        float_request_array_7_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
        stream_in_V_dout : IN STD_LOGIC_VECTOR (120 downto 0);
        stream_in_V_empty_n : IN STD_LOGIC;
        stream_in_V_read : OUT STD_LOGIC;
        stream_out_V_din : OUT STD_LOGIC_VECTOR (120 downto 0);
        stream_out_V_full_n : IN STD_LOGIC;
        stream_out_V_write : OUT STD_LOGIC;
        int_req_num_i : IN STD_LOGIC_VECTOR (31 downto 0);
        int_req_num_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        int_req_num_o_ap_vld : OUT STD_LOGIC;
        int_request_array_SR_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_request_array_SR_ce0 : OUT STD_LOGIC;
        int_request_array_SR_we0 : OUT STD_LOGIC;
        int_request_array_SR_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        int_request_array_SR_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        int_request_array_DE_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_request_array_DE_ce0 : OUT STD_LOGIC;
        int_request_array_DE_we0 : OUT STD_LOGIC;
        int_request_array_DE_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        int_request_array_DE_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        int_request_array_PK_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_request_array_PK_ce0 : OUT STD_LOGIC;
        int_request_array_PK_we0 : OUT STD_LOGIC;
        int_request_array_PK_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        int_request_array_PK_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        int_request_array_MS_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_request_array_MS_ce0 : OUT STD_LOGIC;
        int_request_array_MS_we0 : OUT STD_LOGIC;
        int_request_array_MS_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        int_request_array_MS_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        int_request_array_TA_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_request_array_TA_ce0 : OUT STD_LOGIC;
        int_request_array_TA_we0 : OUT STD_LOGIC;
        int_request_array_TA_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        int_request_array_TA_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        int_request_array_DA_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_request_array_DA_ce0 : OUT STD_LOGIC;
        int_request_array_DA_we0 : OUT STD_LOGIC;
        int_request_array_DA_d0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        int_request_array_DA_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
        int_clr_num_i : IN STD_LOGIC_VECTOR (31 downto 0);
        int_clr_num_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        int_clr_num_o_ap_vld : OUT STD_LOGIC;
        int_clr2snd_array_SR_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_clr2snd_array_SR_ce0 : OUT STD_LOGIC;
        int_clr2snd_array_SR_we0 : OUT STD_LOGIC;
        int_clr2snd_array_SR_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        int_clr2snd_array_SR_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        int_clr2snd_array_DE_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_clr2snd_array_DE_ce0 : OUT STD_LOGIC;
        int_clr2snd_array_DE_we0 : OUT STD_LOGIC;
        int_clr2snd_array_DE_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        int_clr2snd_array_DE_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        int_clr2snd_array_PK_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_clr2snd_array_PK_ce0 : OUT STD_LOGIC;
        int_clr2snd_array_PK_we0 : OUT STD_LOGIC;
        int_clr2snd_array_PK_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        int_clr2snd_array_PK_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        int_clr2snd_array_MS_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_clr2snd_array_MS_ce0 : OUT STD_LOGIC;
        int_clr2snd_array_MS_we0 : OUT STD_LOGIC;
        int_clr2snd_array_MS_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        int_clr2snd_array_MS_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        int_clr2snd_array_TA_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_clr2snd_array_TA_ce0 : OUT STD_LOGIC;
        int_clr2snd_array_TA_we0 : OUT STD_LOGIC;
        int_clr2snd_array_TA_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        int_clr2snd_array_TA_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        int_clr2snd_array_DA_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_clr2snd_array_DA_ce0 : OUT STD_LOGIC;
        int_clr2snd_array_DA_we0 : OUT STD_LOGIC;
        int_clr2snd_array_DA_d0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        int_clr2snd_array_DA_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
        float_clr_num_i : IN STD_LOGIC_VECTOR (31 downto 0);
        float_clr_num_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        float_clr_num_o_ap_vld : OUT STD_LOGIC;
        float_clr2snd_array_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_clr2snd_array_5_ce0 : OUT STD_LOGIC;
        float_clr2snd_array_5_we0 : OUT STD_LOGIC;
        float_clr2snd_array_5_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        float_clr2snd_array_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        float_clr2snd_array_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_clr2snd_array_1_ce0 : OUT STD_LOGIC;
        float_clr2snd_array_1_we0 : OUT STD_LOGIC;
        float_clr2snd_array_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        float_clr2snd_array_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        float_clr2snd_array_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_clr2snd_array_4_ce0 : OUT STD_LOGIC;
        float_clr2snd_array_4_we0 : OUT STD_LOGIC;
        float_clr2snd_array_4_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        float_clr2snd_array_4_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        float_clr2snd_array_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_clr2snd_array_3_ce0 : OUT STD_LOGIC;
        float_clr2snd_array_3_we0 : OUT STD_LOGIC;
        float_clr2snd_array_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        float_clr2snd_array_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        float_clr2snd_array_s_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_clr2snd_array_s_ce0 : OUT STD_LOGIC;
        float_clr2snd_array_s_we0 : OUT STD_LOGIC;
        float_clr2snd_array_s_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        float_clr2snd_array_s_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        float_clr2snd_array_7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_clr2snd_array_7_ce0 : OUT STD_LOGIC;
        float_clr2snd_array_7_we0 : OUT STD_LOGIC;
        float_clr2snd_array_7_d0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        float_clr2snd_array_7_q0 : IN STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component integrate_fadd_32Gfk IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component integrate_fmul_32Hfu IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component integrate_fptruncIfE IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component integrate_fpext_3JfO IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component integrate_dadddsuKfY IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component integrate_dmul_64Lf8 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component integrate_float_cibs IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (0 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component integrate_float_cjbC IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component integrate_float_ckbM IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component MPI_Send_1_float_bkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (3 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component integrate_float_cmb6 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component integrate_integral IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component integrate_n_array IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (11 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;



begin
    float_clr2snd_array_4_U : component integrate_float_cibs
    generic map (
        DataWidth => 1,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => float_clr2snd_array_4_address0,
        ce0 => float_clr2snd_array_4_ce0,
        we0 => float_clr2snd_array_4_we0,
        d0 => float_clr2snd_array_4_d0,
        q0 => float_clr2snd_array_4_q0);

    float_clr2snd_array_1_U : component integrate_float_cjbC
    generic map (
        DataWidth => 16,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => float_clr2snd_array_1_address0,
        ce0 => float_clr2snd_array_1_ce0,
        we0 => float_clr2snd_array_1_we0,
        d0 => float_clr2snd_array_1_d0,
        q0 => float_clr2snd_array_1_q0);

    float_clr2snd_array_5_U : component integrate_float_ckbM
    generic map (
        DataWidth => 8,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => float_clr2snd_array_5_address0,
        ce0 => float_clr2snd_array_5_ce0,
        we0 => float_clr2snd_array_5_we0,
        d0 => float_clr2snd_array_5_d0,
        q0 => float_clr2snd_array_5_q0);

    float_clr2snd_array_7_U : component MPI_Send_1_float_bkb
    generic map (
        DataWidth => 4,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => float_clr2snd_array_7_address0,
        ce0 => float_clr2snd_array_7_ce0,
        we0 => float_clr2snd_array_7_we0,
        d0 => float_clr2snd_array_7_d0,
        q0 => float_clr2snd_array_7_q0);

    float_clr2snd_array_3_U : component integrate_float_cmb6
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => float_clr2snd_array_3_address0,
        ce0 => float_clr2snd_array_3_ce0,
        we0 => float_clr2snd_array_3_we0,
        d0 => float_clr2snd_array_3_d0,
        q0 => float_clr2snd_array_3_q0);

    float_clr2snd_array_s_U : component integrate_float_ckbM
    generic map (
        DataWidth => 8,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => float_clr2snd_array_s_address0,
        ce0 => float_clr2snd_array_s_ce0,
        we0 => float_clr2snd_array_s_we0,
        d0 => float_clr2snd_array_s_d0,
        q0 => float_clr2snd_array_s_q0);

    int_request_array_SR_U : component integrate_float_ckbM
    generic map (
        DataWidth => 8,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => int_request_array_SR_address0,
        ce0 => int_request_array_SR_ce0,
        we0 => int_request_array_SR_we0,
        d0 => int_request_array_SR_d0,
        q0 => int_request_array_SR_q0);

    int_request_array_DE_U : component integrate_float_cjbC
    generic map (
        DataWidth => 16,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => int_request_array_DE_address0,
        ce0 => int_request_array_DE_ce0,
        we0 => int_request_array_DE_we0,
        d0 => int_request_array_DE_d0,
        q0 => int_request_array_DE_q0);

    int_request_array_PK_U : component integrate_float_cibs
    generic map (
        DataWidth => 1,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => int_request_array_PK_address0,
        ce0 => int_request_array_PK_ce0,
        we0 => int_request_array_PK_we0,
        d0 => int_request_array_PK_d0,
        q0 => int_request_array_PK_q0);

    int_request_array_MS_U : component integrate_float_cmb6
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => int_request_array_MS_address0,
        ce0 => int_request_array_MS_ce0,
        we0 => int_request_array_MS_we0,
        d0 => int_request_array_MS_d0,
        q0 => int_request_array_MS_q0);

    int_request_array_TA_U : component integrate_float_ckbM
    generic map (
        DataWidth => 8,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => int_request_array_TA_address0,
        ce0 => int_request_array_TA_ce0,
        we0 => int_request_array_TA_we0,
        d0 => int_request_array_TA_d0,
        q0 => int_request_array_TA_q0);

    int_request_array_DA_U : component MPI_Send_1_float_bkb
    generic map (
        DataWidth => 4,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => int_request_array_DA_address0,
        ce0 => int_request_array_DA_ce0,
        we0 => int_request_array_DA_we0,
        d0 => int_request_array_DA_d0,
        q0 => int_request_array_DA_q0);

    int_clr2snd_array_SR_U : component integrate_float_ckbM
    generic map (
        DataWidth => 8,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => int_clr2snd_array_SR_address0,
        ce0 => int_clr2snd_array_SR_ce0,
        we0 => int_clr2snd_array_SR_we0,
        d0 => int_clr2snd_array_SR_d0,
        q0 => int_clr2snd_array_SR_q0);

    int_clr2snd_array_DE_U : component integrate_float_cjbC
    generic map (
        DataWidth => 16,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => int_clr2snd_array_DE_address0,
        ce0 => int_clr2snd_array_DE_ce0,
        we0 => int_clr2snd_array_DE_we0,
        d0 => int_clr2snd_array_DE_d0,
        q0 => int_clr2snd_array_DE_q0);

    int_clr2snd_array_PK_U : component integrate_float_cibs
    generic map (
        DataWidth => 1,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => int_clr2snd_array_PK_address0,
        ce0 => int_clr2snd_array_PK_ce0,
        we0 => int_clr2snd_array_PK_we0,
        d0 => int_clr2snd_array_PK_d0,
        q0 => int_clr2snd_array_PK_q0);

    int_clr2snd_array_MS_U : component integrate_float_cmb6
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => int_clr2snd_array_MS_address0,
        ce0 => int_clr2snd_array_MS_ce0,
        we0 => int_clr2snd_array_MS_we0,
        d0 => int_clr2snd_array_MS_d0,
        q0 => int_clr2snd_array_MS_q0);

    int_clr2snd_array_TA_U : component integrate_float_ckbM
    generic map (
        DataWidth => 8,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => int_clr2snd_array_TA_address0,
        ce0 => int_clr2snd_array_TA_ce0,
        we0 => int_clr2snd_array_TA_we0,
        d0 => int_clr2snd_array_TA_d0,
        q0 => int_clr2snd_array_TA_q0);

    int_clr2snd_array_DA_U : component MPI_Send_1_float_bkb
    generic map (
        DataWidth => 4,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => int_clr2snd_array_DA_address0,
        ce0 => int_clr2snd_array_DA_ce0,
        we0 => int_clr2snd_array_DA_we0,
        d0 => int_clr2snd_array_DA_d0,
        q0 => int_clr2snd_array_DA_q0);

    float_request_array_5_U : component integrate_float_ckbM
    generic map (
        DataWidth => 8,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => float_request_array_5_address0,
        ce0 => float_request_array_5_ce0,
        we0 => float_request_array_5_we0,
        d0 => float_request_array_5_d0,
        q0 => float_request_array_5_q0);

    float_request_array_1_U : component integrate_float_cjbC
    generic map (
        DataWidth => 16,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => float_request_array_1_address0,
        ce0 => float_request_array_1_ce0,
        we0 => float_request_array_1_we0,
        d0 => float_request_array_1_d0,
        q0 => float_request_array_1_q0);

    float_request_array_4_U : component integrate_float_cibs
    generic map (
        DataWidth => 1,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => float_request_array_4_address0,
        ce0 => float_request_array_4_ce0,
        we0 => float_request_array_4_we0,
        d0 => float_request_array_4_d0,
        q0 => float_request_array_4_q0);

    float_request_array_3_U : component integrate_float_cmb6
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => float_request_array_3_address0,
        ce0 => float_request_array_3_ce0,
        we0 => float_request_array_3_we0,
        d0 => float_request_array_3_d0,
        q0 => float_request_array_3_q0);

    float_request_array_s_U : component integrate_float_ckbM
    generic map (
        DataWidth => 8,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => float_request_array_s_address0,
        ce0 => float_request_array_s_ce0,
        we0 => float_request_array_s_we0,
        d0 => float_request_array_s_d0,
        q0 => float_request_array_s_q0);

    float_request_array_7_U : component MPI_Send_1_float_bkb
    generic map (
        DataWidth => 4,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => float_request_array_7_address0,
        ce0 => float_request_array_7_ce0,
        we0 => float_request_array_7_we0,
        d0 => float_request_array_7_d0,
        q0 => float_request_array_7_q0);

    integral_U : component integrate_integral
    generic map (
        DataWidth => 32,
        AddressRange => 1000,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => integral_address0,
        ce0 => integral_ce0,
        we0 => integral_we0,
        d0 => integral_d0,
        q0 => integral_q0);

    total_U : component integrate_integral
    generic map (
        DataWidth => 32,
        AddressRange => 1000,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => total_address0,
        ce0 => total_ce0,
        we0 => total_we0,
        d0 => total_d0,
        q0 => total_q0);

    n_array_U : component integrate_n_array
    generic map (
        DataWidth => 12,
        AddressRange => 1,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => n_array_address0,
        ce0 => n_array_ce0,
        we0 => n_array_we0,
        d0 => ap_const_lv12_7D0,
        q0 => n_array_q0);

    grp_MPI_Send_fu_317 : component MPI_Send
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_MPI_Send_fu_317_ap_start,
        ap_done => grp_MPI_Send_fu_317_ap_done,
        ap_idle => grp_MPI_Send_fu_317_ap_idle,
        ap_ready => grp_MPI_Send_fu_317_ap_ready,
        buf_r_address0 => grp_MPI_Send_fu_317_buf_r_address0,
        buf_r_ce0 => grp_MPI_Send_fu_317_buf_r_ce0,
        buf_r_q0 => n_array_q0,
        int_clr_num_i => int_clr_num,
        int_clr_num_o => grp_MPI_Send_fu_317_int_clr_num_o,
        int_clr_num_o_ap_vld => grp_MPI_Send_fu_317_int_clr_num_o_ap_vld,
        stream_out_V_din => grp_MPI_Send_fu_317_stream_out_V_din,
        stream_out_V_full_n => stream_out_V_full_n,
        stream_out_V_write => grp_MPI_Send_fu_317_stream_out_V_write,
        int_clr2snd_array_PK_address0 => grp_MPI_Send_fu_317_int_clr2snd_array_PK_address0,
        int_clr2snd_array_PK_ce0 => grp_MPI_Send_fu_317_int_clr2snd_array_PK_ce0,
        int_clr2snd_array_PK_we0 => grp_MPI_Send_fu_317_int_clr2snd_array_PK_we0,
        int_clr2snd_array_PK_d0 => grp_MPI_Send_fu_317_int_clr2snd_array_PK_d0,
        int_clr2snd_array_PK_q0 => int_clr2snd_array_PK_q0,
        int_clr2snd_array_DE_address0 => grp_MPI_Send_fu_317_int_clr2snd_array_DE_address0,
        int_clr2snd_array_DE_ce0 => grp_MPI_Send_fu_317_int_clr2snd_array_DE_ce0,
        int_clr2snd_array_DE_we0 => grp_MPI_Send_fu_317_int_clr2snd_array_DE_we0,
        int_clr2snd_array_DE_d0 => grp_MPI_Send_fu_317_int_clr2snd_array_DE_d0,
        int_clr2snd_array_DE_q0 => int_clr2snd_array_DE_q0,
        int_clr2snd_array_SR_address0 => grp_MPI_Send_fu_317_int_clr2snd_array_SR_address0,
        int_clr2snd_array_SR_ce0 => grp_MPI_Send_fu_317_int_clr2snd_array_SR_ce0,
        int_clr2snd_array_SR_we0 => grp_MPI_Send_fu_317_int_clr2snd_array_SR_we0,
        int_clr2snd_array_SR_d0 => grp_MPI_Send_fu_317_int_clr2snd_array_SR_d0,
        int_clr2snd_array_SR_q0 => int_clr2snd_array_SR_q0,
        int_clr2snd_array_DA_address0 => grp_MPI_Send_fu_317_int_clr2snd_array_DA_address0,
        int_clr2snd_array_DA_ce0 => grp_MPI_Send_fu_317_int_clr2snd_array_DA_ce0,
        int_clr2snd_array_DA_we0 => grp_MPI_Send_fu_317_int_clr2snd_array_DA_we0,
        int_clr2snd_array_DA_d0 => grp_MPI_Send_fu_317_int_clr2snd_array_DA_d0,
        int_clr2snd_array_DA_q0 => int_clr2snd_array_DA_q0,
        int_clr2snd_array_MS_address0 => grp_MPI_Send_fu_317_int_clr2snd_array_MS_address0,
        int_clr2snd_array_MS_ce0 => grp_MPI_Send_fu_317_int_clr2snd_array_MS_ce0,
        int_clr2snd_array_MS_we0 => grp_MPI_Send_fu_317_int_clr2snd_array_MS_we0,
        int_clr2snd_array_MS_d0 => grp_MPI_Send_fu_317_int_clr2snd_array_MS_d0,
        int_clr2snd_array_MS_q0 => int_clr2snd_array_MS_q0,
        int_clr2snd_array_TA_address0 => grp_MPI_Send_fu_317_int_clr2snd_array_TA_address0,
        int_clr2snd_array_TA_ce0 => grp_MPI_Send_fu_317_int_clr2snd_array_TA_ce0,
        int_clr2snd_array_TA_we0 => grp_MPI_Send_fu_317_int_clr2snd_array_TA_we0,
        int_clr2snd_array_TA_d0 => grp_MPI_Send_fu_317_int_clr2snd_array_TA_d0,
        int_clr2snd_array_TA_q0 => int_clr2snd_array_TA_q0,
        stream_in_V_dout => stream_in_V_dout,
        stream_in_V_empty_n => stream_in_V_empty_n,
        stream_in_V_read => grp_MPI_Send_fu_317_stream_in_V_read,
        int_req_num_i => int_req_num,
        int_req_num_o => grp_MPI_Send_fu_317_int_req_num_o,
        int_req_num_o_ap_vld => grp_MPI_Send_fu_317_int_req_num_o_ap_vld,
        int_request_array_SR_address0 => grp_MPI_Send_fu_317_int_request_array_SR_address0,
        int_request_array_SR_ce0 => grp_MPI_Send_fu_317_int_request_array_SR_ce0,
        int_request_array_SR_we0 => grp_MPI_Send_fu_317_int_request_array_SR_we0,
        int_request_array_SR_d0 => grp_MPI_Send_fu_317_int_request_array_SR_d0,
        int_request_array_SR_q0 => int_request_array_SR_q0,
        int_request_array_DE_address0 => grp_MPI_Send_fu_317_int_request_array_DE_address0,
        int_request_array_DE_ce0 => grp_MPI_Send_fu_317_int_request_array_DE_ce0,
        int_request_array_DE_we0 => grp_MPI_Send_fu_317_int_request_array_DE_we0,
        int_request_array_DE_d0 => grp_MPI_Send_fu_317_int_request_array_DE_d0,
        int_request_array_DE_q0 => int_request_array_DE_q0,
        int_request_array_PK_address0 => grp_MPI_Send_fu_317_int_request_array_PK_address0,
        int_request_array_PK_ce0 => grp_MPI_Send_fu_317_int_request_array_PK_ce0,
        int_request_array_PK_we0 => grp_MPI_Send_fu_317_int_request_array_PK_we0,
        int_request_array_PK_d0 => grp_MPI_Send_fu_317_int_request_array_PK_d0,
        int_request_array_PK_q0 => int_request_array_PK_q0,
        int_request_array_MS_address0 => grp_MPI_Send_fu_317_int_request_array_MS_address0,
        int_request_array_MS_ce0 => grp_MPI_Send_fu_317_int_request_array_MS_ce0,
        int_request_array_MS_we0 => grp_MPI_Send_fu_317_int_request_array_MS_we0,
        int_request_array_MS_d0 => grp_MPI_Send_fu_317_int_request_array_MS_d0,
        int_request_array_MS_q0 => int_request_array_MS_q0,
        int_request_array_TA_address0 => grp_MPI_Send_fu_317_int_request_array_TA_address0,
        int_request_array_TA_ce0 => grp_MPI_Send_fu_317_int_request_array_TA_ce0,
        int_request_array_TA_we0 => grp_MPI_Send_fu_317_int_request_array_TA_we0,
        int_request_array_TA_d0 => grp_MPI_Send_fu_317_int_request_array_TA_d0,
        int_request_array_TA_q0 => int_request_array_TA_q0,
        int_request_array_DA_address0 => grp_MPI_Send_fu_317_int_request_array_DA_address0,
        int_request_array_DA_ce0 => grp_MPI_Send_fu_317_int_request_array_DA_ce0,
        int_request_array_DA_we0 => grp_MPI_Send_fu_317_int_request_array_DA_we0,
        int_request_array_DA_d0 => grp_MPI_Send_fu_317_int_request_array_DA_d0,
        int_request_array_DA_q0 => int_request_array_DA_q0,
        float_req_num_i => float_req_num,
        float_req_num_o => grp_MPI_Send_fu_317_float_req_num_o,
        float_req_num_o_ap_vld => grp_MPI_Send_fu_317_float_req_num_o_ap_vld,
        float_request_array_5_address0 => grp_MPI_Send_fu_317_float_request_array_5_address0,
        float_request_array_5_ce0 => grp_MPI_Send_fu_317_float_request_array_5_ce0,
        float_request_array_5_we0 => grp_MPI_Send_fu_317_float_request_array_5_we0,
        float_request_array_5_d0 => grp_MPI_Send_fu_317_float_request_array_5_d0,
        float_request_array_5_q0 => float_request_array_5_q0,
        float_request_array_1_address0 => grp_MPI_Send_fu_317_float_request_array_1_address0,
        float_request_array_1_ce0 => grp_MPI_Send_fu_317_float_request_array_1_ce0,
        float_request_array_1_we0 => grp_MPI_Send_fu_317_float_request_array_1_we0,
        float_request_array_1_d0 => grp_MPI_Send_fu_317_float_request_array_1_d0,
        float_request_array_1_q0 => float_request_array_1_q0,
        float_request_array_4_address0 => grp_MPI_Send_fu_317_float_request_array_4_address0,
        float_request_array_4_ce0 => grp_MPI_Send_fu_317_float_request_array_4_ce0,
        float_request_array_4_we0 => grp_MPI_Send_fu_317_float_request_array_4_we0,
        float_request_array_4_d0 => grp_MPI_Send_fu_317_float_request_array_4_d0,
        float_request_array_4_q0 => float_request_array_4_q0,
        float_request_array_3_address0 => grp_MPI_Send_fu_317_float_request_array_3_address0,
        float_request_array_3_ce0 => grp_MPI_Send_fu_317_float_request_array_3_ce0,
        float_request_array_3_we0 => grp_MPI_Send_fu_317_float_request_array_3_we0,
        float_request_array_3_d0 => grp_MPI_Send_fu_317_float_request_array_3_d0,
        float_request_array_3_q0 => float_request_array_3_q0,
        float_request_array_s_address0 => grp_MPI_Send_fu_317_float_request_array_s_address0,
        float_request_array_s_ce0 => grp_MPI_Send_fu_317_float_request_array_s_ce0,
        float_request_array_s_we0 => grp_MPI_Send_fu_317_float_request_array_s_we0,
        float_request_array_s_d0 => grp_MPI_Send_fu_317_float_request_array_s_d0,
        float_request_array_s_q0 => float_request_array_s_q0,
        float_request_array_7_address0 => grp_MPI_Send_fu_317_float_request_array_7_address0,
        float_request_array_7_ce0 => grp_MPI_Send_fu_317_float_request_array_7_ce0,
        float_request_array_7_we0 => grp_MPI_Send_fu_317_float_request_array_7_we0,
        float_request_array_7_d0 => grp_MPI_Send_fu_317_float_request_array_7_d0,
        float_request_array_7_q0 => float_request_array_7_q0,
        float_clr_num_i => float_clr_num,
        float_clr_num_o => grp_MPI_Send_fu_317_float_clr_num_o,
        float_clr_num_o_ap_vld => grp_MPI_Send_fu_317_float_clr_num_o_ap_vld,
        float_clr2snd_array_5_address0 => grp_MPI_Send_fu_317_float_clr2snd_array_5_address0,
        float_clr2snd_array_5_ce0 => grp_MPI_Send_fu_317_float_clr2snd_array_5_ce0,
        float_clr2snd_array_5_we0 => grp_MPI_Send_fu_317_float_clr2snd_array_5_we0,
        float_clr2snd_array_5_d0 => grp_MPI_Send_fu_317_float_clr2snd_array_5_d0,
        float_clr2snd_array_5_q0 => float_clr2snd_array_5_q0,
        float_clr2snd_array_1_address0 => grp_MPI_Send_fu_317_float_clr2snd_array_1_address0,
        float_clr2snd_array_1_ce0 => grp_MPI_Send_fu_317_float_clr2snd_array_1_ce0,
        float_clr2snd_array_1_we0 => grp_MPI_Send_fu_317_float_clr2snd_array_1_we0,
        float_clr2snd_array_1_d0 => grp_MPI_Send_fu_317_float_clr2snd_array_1_d0,
        float_clr2snd_array_1_q0 => float_clr2snd_array_1_q0,
        float_clr2snd_array_4_address0 => grp_MPI_Send_fu_317_float_clr2snd_array_4_address0,
        float_clr2snd_array_4_ce0 => grp_MPI_Send_fu_317_float_clr2snd_array_4_ce0,
        float_clr2snd_array_4_we0 => grp_MPI_Send_fu_317_float_clr2snd_array_4_we0,
        float_clr2snd_array_4_d0 => grp_MPI_Send_fu_317_float_clr2snd_array_4_d0,
        float_clr2snd_array_4_q0 => float_clr2snd_array_4_q0,
        float_clr2snd_array_3_address0 => grp_MPI_Send_fu_317_float_clr2snd_array_3_address0,
        float_clr2snd_array_3_ce0 => grp_MPI_Send_fu_317_float_clr2snd_array_3_ce0,
        float_clr2snd_array_3_we0 => grp_MPI_Send_fu_317_float_clr2snd_array_3_we0,
        float_clr2snd_array_3_d0 => grp_MPI_Send_fu_317_float_clr2snd_array_3_d0,
        float_clr2snd_array_3_q0 => float_clr2snd_array_3_q0,
        float_clr2snd_array_s_address0 => grp_MPI_Send_fu_317_float_clr2snd_array_s_address0,
        float_clr2snd_array_s_ce0 => grp_MPI_Send_fu_317_float_clr2snd_array_s_ce0,
        float_clr2snd_array_s_we0 => grp_MPI_Send_fu_317_float_clr2snd_array_s_we0,
        float_clr2snd_array_s_d0 => grp_MPI_Send_fu_317_float_clr2snd_array_s_d0,
        float_clr2snd_array_s_q0 => float_clr2snd_array_s_q0,
        float_clr2snd_array_7_address0 => grp_MPI_Send_fu_317_float_clr2snd_array_7_address0,
        float_clr2snd_array_7_ce0 => grp_MPI_Send_fu_317_float_clr2snd_array_7_ce0,
        float_clr2snd_array_7_we0 => grp_MPI_Send_fu_317_float_clr2snd_array_7_we0,
        float_clr2snd_array_7_d0 => grp_MPI_Send_fu_317_float_clr2snd_array_7_d0,
        float_clr2snd_array_7_q0 => float_clr2snd_array_7_q0);

    grp_MPI_Send_1_fu_392 : component MPI_Send_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_MPI_Send_1_fu_392_ap_start,
        ap_done => grp_MPI_Send_1_fu_392_ap_done,
        ap_idle => grp_MPI_Send_1_fu_392_ap_idle,
        ap_ready => grp_MPI_Send_1_fu_392_ap_ready,
        p_read => grp_MPI_Send_1_fu_392_p_read,
        float_clr_num_i => float_clr_num,
        float_clr_num_o => grp_MPI_Send_1_fu_392_float_clr_num_o,
        float_clr_num_o_ap_vld => grp_MPI_Send_1_fu_392_float_clr_num_o_ap_vld,
        stream_out_V_din => grp_MPI_Send_1_fu_392_stream_out_V_din,
        stream_out_V_full_n => stream_out_V_full_n,
        stream_out_V_write => grp_MPI_Send_1_fu_392_stream_out_V_write,
        float_clr2snd_array_4_address0 => grp_MPI_Send_1_fu_392_float_clr2snd_array_4_address0,
        float_clr2snd_array_4_ce0 => grp_MPI_Send_1_fu_392_float_clr2snd_array_4_ce0,
        float_clr2snd_array_4_we0 => grp_MPI_Send_1_fu_392_float_clr2snd_array_4_we0,
        float_clr2snd_array_4_d0 => grp_MPI_Send_1_fu_392_float_clr2snd_array_4_d0,
        float_clr2snd_array_4_q0 => float_clr2snd_array_4_q0,
        float_clr2snd_array_1_address0 => grp_MPI_Send_1_fu_392_float_clr2snd_array_1_address0,
        float_clr2snd_array_1_ce0 => grp_MPI_Send_1_fu_392_float_clr2snd_array_1_ce0,
        float_clr2snd_array_1_we0 => grp_MPI_Send_1_fu_392_float_clr2snd_array_1_we0,
        float_clr2snd_array_1_d0 => grp_MPI_Send_1_fu_392_float_clr2snd_array_1_d0,
        float_clr2snd_array_1_q0 => float_clr2snd_array_1_q0,
        float_clr2snd_array_5_address0 => grp_MPI_Send_1_fu_392_float_clr2snd_array_5_address0,
        float_clr2snd_array_5_ce0 => grp_MPI_Send_1_fu_392_float_clr2snd_array_5_ce0,
        float_clr2snd_array_5_we0 => grp_MPI_Send_1_fu_392_float_clr2snd_array_5_we0,
        float_clr2snd_array_5_d0 => grp_MPI_Send_1_fu_392_float_clr2snd_array_5_d0,
        float_clr2snd_array_5_q0 => float_clr2snd_array_5_q0,
        float_clr2snd_array_7_address0 => grp_MPI_Send_1_fu_392_float_clr2snd_array_7_address0,
        float_clr2snd_array_7_ce0 => grp_MPI_Send_1_fu_392_float_clr2snd_array_7_ce0,
        float_clr2snd_array_7_we0 => grp_MPI_Send_1_fu_392_float_clr2snd_array_7_we0,
        float_clr2snd_array_7_d0 => grp_MPI_Send_1_fu_392_float_clr2snd_array_7_d0,
        float_clr2snd_array_7_q0 => float_clr2snd_array_7_q0,
        float_clr2snd_array_3_address0 => grp_MPI_Send_1_fu_392_float_clr2snd_array_3_address0,
        float_clr2snd_array_3_ce0 => grp_MPI_Send_1_fu_392_float_clr2snd_array_3_ce0,
        float_clr2snd_array_3_we0 => grp_MPI_Send_1_fu_392_float_clr2snd_array_3_we0,
        float_clr2snd_array_3_d0 => grp_MPI_Send_1_fu_392_float_clr2snd_array_3_d0,
        float_clr2snd_array_3_q0 => float_clr2snd_array_3_q0,
        float_clr2snd_array_s_address0 => grp_MPI_Send_1_fu_392_float_clr2snd_array_s_address0,
        float_clr2snd_array_s_ce0 => grp_MPI_Send_1_fu_392_float_clr2snd_array_s_ce0,
        float_clr2snd_array_s_we0 => grp_MPI_Send_1_fu_392_float_clr2snd_array_s_we0,
        float_clr2snd_array_s_d0 => grp_MPI_Send_1_fu_392_float_clr2snd_array_s_d0,
        float_clr2snd_array_s_q0 => float_clr2snd_array_s_q0,
        stream_in_V_dout => stream_in_V_dout,
        stream_in_V_empty_n => stream_in_V_empty_n,
        stream_in_V_read => grp_MPI_Send_1_fu_392_stream_in_V_read,
        int_req_num_i => int_req_num,
        int_req_num_o => grp_MPI_Send_1_fu_392_int_req_num_o,
        int_req_num_o_ap_vld => grp_MPI_Send_1_fu_392_int_req_num_o_ap_vld,
        int_request_array_SR_address0 => grp_MPI_Send_1_fu_392_int_request_array_SR_address0,
        int_request_array_SR_ce0 => grp_MPI_Send_1_fu_392_int_request_array_SR_ce0,
        int_request_array_SR_we0 => grp_MPI_Send_1_fu_392_int_request_array_SR_we0,
        int_request_array_SR_d0 => grp_MPI_Send_1_fu_392_int_request_array_SR_d0,
        int_request_array_SR_q0 => int_request_array_SR_q0,
        int_request_array_DE_address0 => grp_MPI_Send_1_fu_392_int_request_array_DE_address0,
        int_request_array_DE_ce0 => grp_MPI_Send_1_fu_392_int_request_array_DE_ce0,
        int_request_array_DE_we0 => grp_MPI_Send_1_fu_392_int_request_array_DE_we0,
        int_request_array_DE_d0 => grp_MPI_Send_1_fu_392_int_request_array_DE_d0,
        int_request_array_DE_q0 => int_request_array_DE_q0,
        int_request_array_PK_address0 => grp_MPI_Send_1_fu_392_int_request_array_PK_address0,
        int_request_array_PK_ce0 => grp_MPI_Send_1_fu_392_int_request_array_PK_ce0,
        int_request_array_PK_we0 => grp_MPI_Send_1_fu_392_int_request_array_PK_we0,
        int_request_array_PK_d0 => grp_MPI_Send_1_fu_392_int_request_array_PK_d0,
        int_request_array_PK_q0 => int_request_array_PK_q0,
        int_request_array_MS_address0 => grp_MPI_Send_1_fu_392_int_request_array_MS_address0,
        int_request_array_MS_ce0 => grp_MPI_Send_1_fu_392_int_request_array_MS_ce0,
        int_request_array_MS_we0 => grp_MPI_Send_1_fu_392_int_request_array_MS_we0,
        int_request_array_MS_d0 => grp_MPI_Send_1_fu_392_int_request_array_MS_d0,
        int_request_array_MS_q0 => int_request_array_MS_q0,
        int_request_array_TA_address0 => grp_MPI_Send_1_fu_392_int_request_array_TA_address0,
        int_request_array_TA_ce0 => grp_MPI_Send_1_fu_392_int_request_array_TA_ce0,
        int_request_array_TA_we0 => grp_MPI_Send_1_fu_392_int_request_array_TA_we0,
        int_request_array_TA_d0 => grp_MPI_Send_1_fu_392_int_request_array_TA_d0,
        int_request_array_TA_q0 => int_request_array_TA_q0,
        int_request_array_DA_address0 => grp_MPI_Send_1_fu_392_int_request_array_DA_address0,
        int_request_array_DA_ce0 => grp_MPI_Send_1_fu_392_int_request_array_DA_ce0,
        int_request_array_DA_we0 => grp_MPI_Send_1_fu_392_int_request_array_DA_we0,
        int_request_array_DA_d0 => grp_MPI_Send_1_fu_392_int_request_array_DA_d0,
        int_request_array_DA_q0 => int_request_array_DA_q0,
        int_clr_num_i => int_clr_num,
        int_clr_num_o => grp_MPI_Send_1_fu_392_int_clr_num_o,
        int_clr_num_o_ap_vld => grp_MPI_Send_1_fu_392_int_clr_num_o_ap_vld,
        int_clr2snd_array_SR_address0 => grp_MPI_Send_1_fu_392_int_clr2snd_array_SR_address0,
        int_clr2snd_array_SR_ce0 => grp_MPI_Send_1_fu_392_int_clr2snd_array_SR_ce0,
        int_clr2snd_array_SR_we0 => grp_MPI_Send_1_fu_392_int_clr2snd_array_SR_we0,
        int_clr2snd_array_SR_d0 => grp_MPI_Send_1_fu_392_int_clr2snd_array_SR_d0,
        int_clr2snd_array_SR_q0 => int_clr2snd_array_SR_q0,
        int_clr2snd_array_DE_address0 => grp_MPI_Send_1_fu_392_int_clr2snd_array_DE_address0,
        int_clr2snd_array_DE_ce0 => grp_MPI_Send_1_fu_392_int_clr2snd_array_DE_ce0,
        int_clr2snd_array_DE_we0 => grp_MPI_Send_1_fu_392_int_clr2snd_array_DE_we0,
        int_clr2snd_array_DE_d0 => grp_MPI_Send_1_fu_392_int_clr2snd_array_DE_d0,
        int_clr2snd_array_DE_q0 => int_clr2snd_array_DE_q0,
        int_clr2snd_array_PK_address0 => grp_MPI_Send_1_fu_392_int_clr2snd_array_PK_address0,
        int_clr2snd_array_PK_ce0 => grp_MPI_Send_1_fu_392_int_clr2snd_array_PK_ce0,
        int_clr2snd_array_PK_we0 => grp_MPI_Send_1_fu_392_int_clr2snd_array_PK_we0,
        int_clr2snd_array_PK_d0 => grp_MPI_Send_1_fu_392_int_clr2snd_array_PK_d0,
        int_clr2snd_array_PK_q0 => int_clr2snd_array_PK_q0,
        int_clr2snd_array_MS_address0 => grp_MPI_Send_1_fu_392_int_clr2snd_array_MS_address0,
        int_clr2snd_array_MS_ce0 => grp_MPI_Send_1_fu_392_int_clr2snd_array_MS_ce0,
        int_clr2snd_array_MS_we0 => grp_MPI_Send_1_fu_392_int_clr2snd_array_MS_we0,
        int_clr2snd_array_MS_d0 => grp_MPI_Send_1_fu_392_int_clr2snd_array_MS_d0,
        int_clr2snd_array_MS_q0 => int_clr2snd_array_MS_q0,
        int_clr2snd_array_TA_address0 => grp_MPI_Send_1_fu_392_int_clr2snd_array_TA_address0,
        int_clr2snd_array_TA_ce0 => grp_MPI_Send_1_fu_392_int_clr2snd_array_TA_ce0,
        int_clr2snd_array_TA_we0 => grp_MPI_Send_1_fu_392_int_clr2snd_array_TA_we0,
        int_clr2snd_array_TA_d0 => grp_MPI_Send_1_fu_392_int_clr2snd_array_TA_d0,
        int_clr2snd_array_TA_q0 => int_clr2snd_array_TA_q0,
        int_clr2snd_array_DA_address0 => grp_MPI_Send_1_fu_392_int_clr2snd_array_DA_address0,
        int_clr2snd_array_DA_ce0 => grp_MPI_Send_1_fu_392_int_clr2snd_array_DA_ce0,
        int_clr2snd_array_DA_we0 => grp_MPI_Send_1_fu_392_int_clr2snd_array_DA_we0,
        int_clr2snd_array_DA_d0 => grp_MPI_Send_1_fu_392_int_clr2snd_array_DA_d0,
        int_clr2snd_array_DA_q0 => int_clr2snd_array_DA_q0,
        float_req_num_i => float_req_num,
        float_req_num_o => grp_MPI_Send_1_fu_392_float_req_num_o,
        float_req_num_o_ap_vld => grp_MPI_Send_1_fu_392_float_req_num_o_ap_vld,
        float_request_array_5_address0 => grp_MPI_Send_1_fu_392_float_request_array_5_address0,
        float_request_array_5_ce0 => grp_MPI_Send_1_fu_392_float_request_array_5_ce0,
        float_request_array_5_we0 => grp_MPI_Send_1_fu_392_float_request_array_5_we0,
        float_request_array_5_d0 => grp_MPI_Send_1_fu_392_float_request_array_5_d0,
        float_request_array_5_q0 => float_request_array_5_q0,
        float_request_array_1_address0 => grp_MPI_Send_1_fu_392_float_request_array_1_address0,
        float_request_array_1_ce0 => grp_MPI_Send_1_fu_392_float_request_array_1_ce0,
        float_request_array_1_we0 => grp_MPI_Send_1_fu_392_float_request_array_1_we0,
        float_request_array_1_d0 => grp_MPI_Send_1_fu_392_float_request_array_1_d0,
        float_request_array_1_q0 => float_request_array_1_q0,
        float_request_array_4_address0 => grp_MPI_Send_1_fu_392_float_request_array_4_address0,
        float_request_array_4_ce0 => grp_MPI_Send_1_fu_392_float_request_array_4_ce0,
        float_request_array_4_we0 => grp_MPI_Send_1_fu_392_float_request_array_4_we0,
        float_request_array_4_d0 => grp_MPI_Send_1_fu_392_float_request_array_4_d0,
        float_request_array_4_q0 => float_request_array_4_q0,
        float_request_array_3_address0 => grp_MPI_Send_1_fu_392_float_request_array_3_address0,
        float_request_array_3_ce0 => grp_MPI_Send_1_fu_392_float_request_array_3_ce0,
        float_request_array_3_we0 => grp_MPI_Send_1_fu_392_float_request_array_3_we0,
        float_request_array_3_d0 => grp_MPI_Send_1_fu_392_float_request_array_3_d0,
        float_request_array_3_q0 => float_request_array_3_q0,
        float_request_array_s_address0 => grp_MPI_Send_1_fu_392_float_request_array_s_address0,
        float_request_array_s_ce0 => grp_MPI_Send_1_fu_392_float_request_array_s_ce0,
        float_request_array_s_we0 => grp_MPI_Send_1_fu_392_float_request_array_s_we0,
        float_request_array_s_d0 => grp_MPI_Send_1_fu_392_float_request_array_s_d0,
        float_request_array_s_q0 => float_request_array_s_q0,
        float_request_array_7_address0 => grp_MPI_Send_1_fu_392_float_request_array_7_address0,
        float_request_array_7_ce0 => grp_MPI_Send_1_fu_392_float_request_array_7_ce0,
        float_request_array_7_we0 => grp_MPI_Send_1_fu_392_float_request_array_7_we0,
        float_request_array_7_d0 => grp_MPI_Send_1_fu_392_float_request_array_7_d0,
        float_request_array_7_q0 => float_request_array_7_q0);

    grp_MPI_Recv_fu_469 : component MPI_Recv
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_MPI_Recv_fu_469_ap_start,
        ap_done => grp_MPI_Recv_fu_469_ap_done,
        ap_idle => grp_MPI_Recv_fu_469_ap_idle,
        ap_ready => grp_MPI_Recv_fu_469_ap_ready,
        buf_r_address0 => grp_MPI_Recv_fu_469_buf_r_address0,
        buf_r_ce0 => grp_MPI_Recv_fu_469_buf_r_ce0,
        buf_r_we0 => grp_MPI_Recv_fu_469_buf_r_we0,
        buf_r_d0 => grp_MPI_Recv_fu_469_buf_r_d0,
        float_req_num_i => float_req_num,
        float_req_num_o => grp_MPI_Recv_fu_469_float_req_num_o,
        float_req_num_o_ap_vld => grp_MPI_Recv_fu_469_float_req_num_o_ap_vld,
        float_request_array_4_address0 => grp_MPI_Recv_fu_469_float_request_array_4_address0,
        float_request_array_4_ce0 => grp_MPI_Recv_fu_469_float_request_array_4_ce0,
        float_request_array_4_we0 => grp_MPI_Recv_fu_469_float_request_array_4_we0,
        float_request_array_4_d0 => grp_MPI_Recv_fu_469_float_request_array_4_d0,
        float_request_array_4_q0 => float_request_array_4_q0,
        float_request_array_1_address0 => grp_MPI_Recv_fu_469_float_request_array_1_address0,
        float_request_array_1_ce0 => grp_MPI_Recv_fu_469_float_request_array_1_ce0,
        float_request_array_1_we0 => grp_MPI_Recv_fu_469_float_request_array_1_we0,
        float_request_array_1_d0 => grp_MPI_Recv_fu_469_float_request_array_1_d0,
        float_request_array_1_q0 => float_request_array_1_q0,
        float_request_array_5_address0 => grp_MPI_Recv_fu_469_float_request_array_5_address0,
        float_request_array_5_ce0 => grp_MPI_Recv_fu_469_float_request_array_5_ce0,
        float_request_array_5_we0 => grp_MPI_Recv_fu_469_float_request_array_5_we0,
        float_request_array_5_d0 => grp_MPI_Recv_fu_469_float_request_array_5_d0,
        float_request_array_5_q0 => float_request_array_5_q0,
        float_request_array_3_address0 => grp_MPI_Recv_fu_469_float_request_array_3_address0,
        float_request_array_3_ce0 => grp_MPI_Recv_fu_469_float_request_array_3_ce0,
        float_request_array_3_we0 => grp_MPI_Recv_fu_469_float_request_array_3_we0,
        float_request_array_3_d0 => grp_MPI_Recv_fu_469_float_request_array_3_d0,
        float_request_array_3_q0 => float_request_array_3_q0,
        float_request_array_s_address0 => grp_MPI_Recv_fu_469_float_request_array_s_address0,
        float_request_array_s_ce0 => grp_MPI_Recv_fu_469_float_request_array_s_ce0,
        float_request_array_s_we0 => grp_MPI_Recv_fu_469_float_request_array_s_we0,
        float_request_array_s_d0 => grp_MPI_Recv_fu_469_float_request_array_s_d0,
        float_request_array_s_q0 => float_request_array_s_q0,
        float_request_array_7_address0 => grp_MPI_Recv_fu_469_float_request_array_7_address0,
        float_request_array_7_ce0 => grp_MPI_Recv_fu_469_float_request_array_7_ce0,
        float_request_array_7_we0 => grp_MPI_Recv_fu_469_float_request_array_7_we0,
        float_request_array_7_d0 => grp_MPI_Recv_fu_469_float_request_array_7_d0,
        float_request_array_7_q0 => float_request_array_7_q0,
        stream_in_V_dout => stream_in_V_dout,
        stream_in_V_empty_n => stream_in_V_empty_n,
        stream_in_V_read => grp_MPI_Recv_fu_469_stream_in_V_read,
        stream_out_V_din => grp_MPI_Recv_fu_469_stream_out_V_din,
        stream_out_V_full_n => stream_out_V_full_n,
        stream_out_V_write => grp_MPI_Recv_fu_469_stream_out_V_write,
        int_req_num_i => int_req_num,
        int_req_num_o => grp_MPI_Recv_fu_469_int_req_num_o,
        int_req_num_o_ap_vld => grp_MPI_Recv_fu_469_int_req_num_o_ap_vld,
        int_request_array_SR_address0 => grp_MPI_Recv_fu_469_int_request_array_SR_address0,
        int_request_array_SR_ce0 => grp_MPI_Recv_fu_469_int_request_array_SR_ce0,
        int_request_array_SR_we0 => grp_MPI_Recv_fu_469_int_request_array_SR_we0,
        int_request_array_SR_d0 => grp_MPI_Recv_fu_469_int_request_array_SR_d0,
        int_request_array_SR_q0 => int_request_array_SR_q0,
        int_request_array_DE_address0 => grp_MPI_Recv_fu_469_int_request_array_DE_address0,
        int_request_array_DE_ce0 => grp_MPI_Recv_fu_469_int_request_array_DE_ce0,
        int_request_array_DE_we0 => grp_MPI_Recv_fu_469_int_request_array_DE_we0,
        int_request_array_DE_d0 => grp_MPI_Recv_fu_469_int_request_array_DE_d0,
        int_request_array_DE_q0 => int_request_array_DE_q0,
        int_request_array_PK_address0 => grp_MPI_Recv_fu_469_int_request_array_PK_address0,
        int_request_array_PK_ce0 => grp_MPI_Recv_fu_469_int_request_array_PK_ce0,
        int_request_array_PK_we0 => grp_MPI_Recv_fu_469_int_request_array_PK_we0,
        int_request_array_PK_d0 => grp_MPI_Recv_fu_469_int_request_array_PK_d0,
        int_request_array_PK_q0 => int_request_array_PK_q0,
        int_request_array_MS_address0 => grp_MPI_Recv_fu_469_int_request_array_MS_address0,
        int_request_array_MS_ce0 => grp_MPI_Recv_fu_469_int_request_array_MS_ce0,
        int_request_array_MS_we0 => grp_MPI_Recv_fu_469_int_request_array_MS_we0,
        int_request_array_MS_d0 => grp_MPI_Recv_fu_469_int_request_array_MS_d0,
        int_request_array_MS_q0 => int_request_array_MS_q0,
        int_request_array_TA_address0 => grp_MPI_Recv_fu_469_int_request_array_TA_address0,
        int_request_array_TA_ce0 => grp_MPI_Recv_fu_469_int_request_array_TA_ce0,
        int_request_array_TA_we0 => grp_MPI_Recv_fu_469_int_request_array_TA_we0,
        int_request_array_TA_d0 => grp_MPI_Recv_fu_469_int_request_array_TA_d0,
        int_request_array_TA_q0 => int_request_array_TA_q0,
        int_request_array_DA_address0 => grp_MPI_Recv_fu_469_int_request_array_DA_address0,
        int_request_array_DA_ce0 => grp_MPI_Recv_fu_469_int_request_array_DA_ce0,
        int_request_array_DA_we0 => grp_MPI_Recv_fu_469_int_request_array_DA_we0,
        int_request_array_DA_d0 => grp_MPI_Recv_fu_469_int_request_array_DA_d0,
        int_request_array_DA_q0 => int_request_array_DA_q0,
        int_clr_num_i => int_clr_num,
        int_clr_num_o => grp_MPI_Recv_fu_469_int_clr_num_o,
        int_clr_num_o_ap_vld => grp_MPI_Recv_fu_469_int_clr_num_o_ap_vld,
        int_clr2snd_array_SR_address0 => grp_MPI_Recv_fu_469_int_clr2snd_array_SR_address0,
        int_clr2snd_array_SR_ce0 => grp_MPI_Recv_fu_469_int_clr2snd_array_SR_ce0,
        int_clr2snd_array_SR_we0 => grp_MPI_Recv_fu_469_int_clr2snd_array_SR_we0,
        int_clr2snd_array_SR_d0 => grp_MPI_Recv_fu_469_int_clr2snd_array_SR_d0,
        int_clr2snd_array_SR_q0 => int_clr2snd_array_SR_q0,
        int_clr2snd_array_DE_address0 => grp_MPI_Recv_fu_469_int_clr2snd_array_DE_address0,
        int_clr2snd_array_DE_ce0 => grp_MPI_Recv_fu_469_int_clr2snd_array_DE_ce0,
        int_clr2snd_array_DE_we0 => grp_MPI_Recv_fu_469_int_clr2snd_array_DE_we0,
        int_clr2snd_array_DE_d0 => grp_MPI_Recv_fu_469_int_clr2snd_array_DE_d0,
        int_clr2snd_array_DE_q0 => int_clr2snd_array_DE_q0,
        int_clr2snd_array_PK_address0 => grp_MPI_Recv_fu_469_int_clr2snd_array_PK_address0,
        int_clr2snd_array_PK_ce0 => grp_MPI_Recv_fu_469_int_clr2snd_array_PK_ce0,
        int_clr2snd_array_PK_we0 => grp_MPI_Recv_fu_469_int_clr2snd_array_PK_we0,
        int_clr2snd_array_PK_d0 => grp_MPI_Recv_fu_469_int_clr2snd_array_PK_d0,
        int_clr2snd_array_PK_q0 => int_clr2snd_array_PK_q0,
        int_clr2snd_array_MS_address0 => grp_MPI_Recv_fu_469_int_clr2snd_array_MS_address0,
        int_clr2snd_array_MS_ce0 => grp_MPI_Recv_fu_469_int_clr2snd_array_MS_ce0,
        int_clr2snd_array_MS_we0 => grp_MPI_Recv_fu_469_int_clr2snd_array_MS_we0,
        int_clr2snd_array_MS_d0 => grp_MPI_Recv_fu_469_int_clr2snd_array_MS_d0,
        int_clr2snd_array_MS_q0 => int_clr2snd_array_MS_q0,
        int_clr2snd_array_TA_address0 => grp_MPI_Recv_fu_469_int_clr2snd_array_TA_address0,
        int_clr2snd_array_TA_ce0 => grp_MPI_Recv_fu_469_int_clr2snd_array_TA_ce0,
        int_clr2snd_array_TA_we0 => grp_MPI_Recv_fu_469_int_clr2snd_array_TA_we0,
        int_clr2snd_array_TA_d0 => grp_MPI_Recv_fu_469_int_clr2snd_array_TA_d0,
        int_clr2snd_array_TA_q0 => int_clr2snd_array_TA_q0,
        int_clr2snd_array_DA_address0 => grp_MPI_Recv_fu_469_int_clr2snd_array_DA_address0,
        int_clr2snd_array_DA_ce0 => grp_MPI_Recv_fu_469_int_clr2snd_array_DA_ce0,
        int_clr2snd_array_DA_we0 => grp_MPI_Recv_fu_469_int_clr2snd_array_DA_we0,
        int_clr2snd_array_DA_d0 => grp_MPI_Recv_fu_469_int_clr2snd_array_DA_d0,
        int_clr2snd_array_DA_q0 => int_clr2snd_array_DA_q0,
        float_clr_num_i => float_clr_num,
        float_clr_num_o => grp_MPI_Recv_fu_469_float_clr_num_o,
        float_clr_num_o_ap_vld => grp_MPI_Recv_fu_469_float_clr_num_o_ap_vld,
        float_clr2snd_array_5_address0 => grp_MPI_Recv_fu_469_float_clr2snd_array_5_address0,
        float_clr2snd_array_5_ce0 => grp_MPI_Recv_fu_469_float_clr2snd_array_5_ce0,
        float_clr2snd_array_5_we0 => grp_MPI_Recv_fu_469_float_clr2snd_array_5_we0,
        float_clr2snd_array_5_d0 => grp_MPI_Recv_fu_469_float_clr2snd_array_5_d0,
        float_clr2snd_array_5_q0 => float_clr2snd_array_5_q0,
        float_clr2snd_array_1_address0 => grp_MPI_Recv_fu_469_float_clr2snd_array_1_address0,
        float_clr2snd_array_1_ce0 => grp_MPI_Recv_fu_469_float_clr2snd_array_1_ce0,
        float_clr2snd_array_1_we0 => grp_MPI_Recv_fu_469_float_clr2snd_array_1_we0,
        float_clr2snd_array_1_d0 => grp_MPI_Recv_fu_469_float_clr2snd_array_1_d0,
        float_clr2snd_array_1_q0 => float_clr2snd_array_1_q0,
        float_clr2snd_array_4_address0 => grp_MPI_Recv_fu_469_float_clr2snd_array_4_address0,
        float_clr2snd_array_4_ce0 => grp_MPI_Recv_fu_469_float_clr2snd_array_4_ce0,
        float_clr2snd_array_4_we0 => grp_MPI_Recv_fu_469_float_clr2snd_array_4_we0,
        float_clr2snd_array_4_d0 => grp_MPI_Recv_fu_469_float_clr2snd_array_4_d0,
        float_clr2snd_array_4_q0 => float_clr2snd_array_4_q0,
        float_clr2snd_array_3_address0 => grp_MPI_Recv_fu_469_float_clr2snd_array_3_address0,
        float_clr2snd_array_3_ce0 => grp_MPI_Recv_fu_469_float_clr2snd_array_3_ce0,
        float_clr2snd_array_3_we0 => grp_MPI_Recv_fu_469_float_clr2snd_array_3_we0,
        float_clr2snd_array_3_d0 => grp_MPI_Recv_fu_469_float_clr2snd_array_3_d0,
        float_clr2snd_array_3_q0 => float_clr2snd_array_3_q0,
        float_clr2snd_array_s_address0 => grp_MPI_Recv_fu_469_float_clr2snd_array_s_address0,
        float_clr2snd_array_s_ce0 => grp_MPI_Recv_fu_469_float_clr2snd_array_s_ce0,
        float_clr2snd_array_s_we0 => grp_MPI_Recv_fu_469_float_clr2snd_array_s_we0,
        float_clr2snd_array_s_d0 => grp_MPI_Recv_fu_469_float_clr2snd_array_s_d0,
        float_clr2snd_array_s_q0 => float_clr2snd_array_s_q0,
        float_clr2snd_array_7_address0 => grp_MPI_Recv_fu_469_float_clr2snd_array_7_address0,
        float_clr2snd_array_7_ce0 => grp_MPI_Recv_fu_469_float_clr2snd_array_7_ce0,
        float_clr2snd_array_7_we0 => grp_MPI_Recv_fu_469_float_clr2snd_array_7_we0,
        float_clr2snd_array_7_d0 => grp_MPI_Recv_fu_469_float_clr2snd_array_7_d0,
        float_clr2snd_array_7_q0 => float_clr2snd_array_7_q0);

    integrate_fadd_32Gfk_U101 : component integrate_fadd_32Gfk
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_548_p0,
        din1 => grp_fu_548_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_548_p2);

    integrate_fmul_32Hfu_U102 : component integrate_fmul_32Hfu
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_554_p0,
        din1 => grp_fu_554_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_554_p2);

    integrate_fptruncIfE_U103 : component integrate_fptruncIfE
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        dout_WIDTH => 32)
    port map (
        din0 => integral_0_in_i_reg_261,
        dout => integral_1_fu_561_p1);

    integrate_fpext_3JfO_U104 : component integrate_fpext_3JfO
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => grp_fu_565_p0,
        dout => grp_fu_565_p1);

    integrate_dadddsuKfY_U105 : component integrate_dadddsuKfY
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_568_p0,
        din1 => grp_fu_568_p1,
        opcode => grp_fu_568_opcode,
        ce => ap_const_logic_1,
        dout => grp_fu_568_p2);

    integrate_dmul_64Lf8_U106 : component integrate_dmul_64Lf8
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => reg_592,
        din1 => ap_const_lv64_3FA999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_572_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_reg_grp_MPI_Recv_fu_469_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_MPI_Recv_fu_469_ap_start <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state61) and (exitcond2_fu_634_p2 = ap_const_lv1_1))) then 
                    ap_reg_grp_MPI_Recv_fu_469_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_MPI_Recv_fu_469_ap_ready)) then 
                    ap_reg_grp_MPI_Recv_fu_469_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_MPI_Send_1_fu_392_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_MPI_Send_1_fu_392_ap_start <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv1_0 = exitcond6_fu_605_p2)) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    ap_reg_grp_MPI_Send_1_fu_392_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_MPI_Send_1_fu_392_ap_ready)) then 
                    ap_reg_grp_MPI_Send_1_fu_392_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_MPI_Send_fu_317_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_MPI_Send_fu_317_ap_start <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    ap_reg_grp_MPI_Send_fu_317_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_MPI_Send_fu_317_ap_ready)) then 
                    ap_reg_grp_MPI_Send_fu_317_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    float_clr_num_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state63) and (ap_const_logic_1 = grp_MPI_Recv_fu_469_float_clr_num_o_ap_vld))) then 
                float_clr_num <= grp_MPI_Recv_fu_469_float_clr_num_o;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_logic_1 = grp_MPI_Send_1_fu_392_float_clr_num_o_ap_vld)) or ((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_const_logic_1 = grp_MPI_Send_1_fu_392_float_clr_num_o_ap_vld)))) then 
                float_clr_num <= grp_MPI_Send_1_fu_392_float_clr_num_o;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_logic_1 = grp_MPI_Send_fu_317_float_clr_num_o_ap_vld))) then 
                float_clr_num <= grp_MPI_Send_fu_317_float_clr_num_o;
            end if; 
        end if;
    end process;

    float_req_num_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state63) and (ap_const_logic_1 = grp_MPI_Recv_fu_469_float_req_num_o_ap_vld))) then 
                float_req_num <= grp_MPI_Recv_fu_469_float_req_num_o;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_logic_1 = grp_MPI_Send_1_fu_392_float_req_num_o_ap_vld)) or ((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_const_logic_1 = grp_MPI_Send_1_fu_392_float_req_num_o_ap_vld)))) then 
                float_req_num <= grp_MPI_Send_1_fu_392_float_req_num_o;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_logic_1 = grp_MPI_Send_fu_317_float_req_num_o_ap_vld))) then 
                float_req_num <= grp_MPI_Send_fu_317_float_req_num_o;
            end if; 
        end if;
    end process;

    i_i_reg_284_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
                i_i_reg_284 <= i_2_reg_691;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_MPI_Send_fu_317_ap_done = ap_const_logic_1))) then 
                i_i_reg_284 <= ap_const_lv10_1;
            end if; 
        end if;
    end process;

    i_reg_249_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
                i_reg_249 <= i_1_reg_677;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                i_reg_249 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    int_clr_num_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state63) and (ap_const_logic_1 = grp_MPI_Recv_fu_469_int_clr_num_o_ap_vld))) then 
                int_clr_num <= grp_MPI_Recv_fu_469_int_clr_num_o;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_logic_1 = grp_MPI_Send_1_fu_392_int_clr_num_o_ap_vld)) or ((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_const_logic_1 = grp_MPI_Send_1_fu_392_int_clr_num_o_ap_vld)))) then 
                int_clr_num <= grp_MPI_Send_1_fu_392_int_clr_num_o;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_logic_1 = grp_MPI_Send_fu_317_int_clr_num_o_ap_vld))) then 
                int_clr_num <= grp_MPI_Send_fu_317_int_clr_num_o;
            end if; 
        end if;
    end process;

    int_req_num_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state63) and (ap_const_logic_1 = grp_MPI_Recv_fu_469_int_req_num_o_ap_vld))) then 
                int_req_num <= grp_MPI_Recv_fu_469_int_req_num_o;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_logic_1 = grp_MPI_Send_1_fu_392_int_req_num_o_ap_vld)) or ((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_const_logic_1 = grp_MPI_Send_1_fu_392_int_req_num_o_ap_vld)))) then 
                int_req_num <= grp_MPI_Send_1_fu_392_int_req_num_o;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_logic_1 = grp_MPI_Send_fu_317_int_req_num_o_ap_vld))) then 
                int_req_num <= grp_MPI_Send_fu_317_int_req_num_o;
            end if; 
        end if;
    end process;

    integral_0_in_i_reg_261_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
                integral_0_in_i_reg_261 <= grp_fu_568_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_MPI_Send_fu_317_ap_done = ap_const_logic_1))) then 
                integral_0_in_i_reg_261 <= ap_const_lv64_C092C00000000000;
            end if; 
        end if;
    end process;

    q_reg_306_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
                q_reg_306 <= q_1_reg_732;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state63) and (grp_MPI_Recv_fu_469_ap_done = ap_const_logic_1))) then 
                q_reg_306 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    r_3_reg_295_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (exitcond6_fu_605_p2 = ap_const_lv1_1))) then 
                r_3_reg_295 <= ap_const_lv10_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
                r_3_reg_295 <= r_reg_714;
            end if; 
        end if;
    end process;

    x_i_reg_272_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
                x_i_reg_272 <= reg_577;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_MPI_Send_fu_317_ap_done = ap_const_logic_1))) then 
                x_i_reg_272 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                i_1_reg_677 <= i_1_fu_611_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state8) and (exitcond_i_fu_617_p2 = ap_const_lv1_0))) then
                i_2_reg_691 <= i_2_fu_623_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                integral_1_reg_682 <= integral_1_fu_561_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state65)) then
                integral_load_1_reg_747 <= integral_q0;
                total_load_reg_752 <= total_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state64)) then
                q_1_reg_732 <= q_1_fu_657_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state61)) then
                r_reg_714 <= r_fu_640_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state72))) then
                reg_577 <= grp_fu_548_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state59))) then
                reg_585 <= grp_fu_554_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state47))) then
                reg_592 <= grp_fu_565_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state47))) then
                reg_599 <= grp_fu_568_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state22)) then
                tmp_2_i_reg_696 <= grp_fu_554_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state31)) then
                tmp_4_i_reg_701 <= grp_fu_572_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state61) and (ap_const_lv1_0 = exitcond2_fu_634_p2))) then
                    tmp_reg_719(9 downto 0) <= tmp_fu_646_p1(9 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state64) and (ap_const_lv1_0 = exitcond_fu_651_p2))) then
                total_addr_1_reg_742 <= tmp_6_fu_663_p1(10 - 1 downto 0);
            end if;
        end if;
    end process;
    tmp_reg_719(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state8, exitcond_i_fu_617_p2, ap_CS_fsm_state61, exitcond2_fu_634_p2, ap_CS_fsm_state64, exitcond_fu_651_p2, grp_MPI_Send_fu_317_ap_done, grp_MPI_Send_1_fu_392_ap_done, grp_MPI_Recv_fu_469_ap_done, ap_CS_fsm_state7, exitcond6_fu_605_p2, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (exitcond6_fu_605_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state61;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_MPI_Send_1_fu_392_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_MPI_Send_1_fu_392_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_MPI_Send_fu_317_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (exitcond_i_fu_617_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state56;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                ap_NS_fsm <= ap_ST_fsm_state53;
            when ap_ST_fsm_state53 => 
                ap_NS_fsm <= ap_ST_fsm_state54;
            when ap_ST_fsm_state54 => 
                ap_NS_fsm <= ap_ST_fsm_state55;
            when ap_ST_fsm_state55 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state56 => 
                ap_NS_fsm <= ap_ST_fsm_state57;
            when ap_ST_fsm_state57 => 
                ap_NS_fsm <= ap_ST_fsm_state58;
            when ap_ST_fsm_state58 => 
                ap_NS_fsm <= ap_ST_fsm_state59;
            when ap_ST_fsm_state59 => 
                ap_NS_fsm <= ap_ST_fsm_state60;
            when ap_ST_fsm_state60 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state61 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state61) and (exitcond2_fu_634_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state63;
                else
                    ap_NS_fsm <= ap_ST_fsm_state62;
                end if;
            when ap_ST_fsm_state62 => 
                ap_NS_fsm <= ap_ST_fsm_state61;
            when ap_ST_fsm_state63 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state63) and (grp_MPI_Recv_fu_469_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state64;
                else
                    ap_NS_fsm <= ap_ST_fsm_state63;
                end if;
            when ap_ST_fsm_state64 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state64) and (exitcond_fu_651_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state65;
                end if;
            when ap_ST_fsm_state65 => 
                ap_NS_fsm <= ap_ST_fsm_state66;
            when ap_ST_fsm_state66 => 
                ap_NS_fsm <= ap_ST_fsm_state67;
            when ap_ST_fsm_state67 => 
                ap_NS_fsm <= ap_ST_fsm_state68;
            when ap_ST_fsm_state68 => 
                ap_NS_fsm <= ap_ST_fsm_state69;
            when ap_ST_fsm_state69 => 
                ap_NS_fsm <= ap_ST_fsm_state70;
            when ap_ST_fsm_state70 => 
                ap_NS_fsm <= ap_ST_fsm_state71;
            when ap_ST_fsm_state71 => 
                ap_NS_fsm <= ap_ST_fsm_state72;
            when ap_ST_fsm_state72 => 
                ap_NS_fsm <= ap_ST_fsm_state73;
            when ap_ST_fsm_state73 => 
                ap_NS_fsm <= ap_ST_fsm_state64;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state38 <= ap_CS_fsm(37);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state40 <= ap_CS_fsm(39);
    ap_CS_fsm_state47 <= ap_CS_fsm(46);
    ap_CS_fsm_state48 <= ap_CS_fsm(47);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state55 <= ap_CS_fsm(54);
    ap_CS_fsm_state56 <= ap_CS_fsm(55);
    ap_CS_fsm_state59 <= ap_CS_fsm(58);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state60 <= ap_CS_fsm(59);
    ap_CS_fsm_state61 <= ap_CS_fsm(60);
    ap_CS_fsm_state62 <= ap_CS_fsm(61);
    ap_CS_fsm_state63 <= ap_CS_fsm(62);
    ap_CS_fsm_state64 <= ap_CS_fsm(63);
    ap_CS_fsm_state65 <= ap_CS_fsm(64);
    ap_CS_fsm_state66 <= ap_CS_fsm(65);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state72 <= ap_CS_fsm(71);
    ap_CS_fsm_state73 <= ap_CS_fsm(72);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);

    ap_done_assign_proc : process(ap_CS_fsm_state64, exitcond_fu_651_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state64) and (exitcond_fu_651_p2 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state64, exitcond_fu_651_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state64) and (exitcond_fu_651_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= ap_const_lv32_0;
    exitcond2_fu_634_p2 <= "1" when (r_3_reg_295 = ap_const_lv10_3E8) else "0";
    exitcond6_fu_605_p2 <= "1" when (i_reg_249 = ap_const_lv10_3E8) else "0";
    exitcond_fu_651_p2 <= "1" when (q_reg_306 = ap_const_lv10_3E8) else "0";
    exitcond_i_fu_617_p2 <= "1" when (i_i_reg_284 = ap_const_lv10_3E8) else "0";

    float_clr2snd_array_1_address0_assign_proc : process(grp_MPI_Send_fu_317_float_clr2snd_array_1_address0, grp_MPI_Send_1_fu_392_float_clr2snd_array_1_address0, grp_MPI_Recv_fu_469_float_clr2snd_array_1_address0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            float_clr2snd_array_1_address0 <= grp_MPI_Recv_fu_469_float_clr2snd_array_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            float_clr2snd_array_1_address0 <= grp_MPI_Send_1_fu_392_float_clr2snd_array_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            float_clr2snd_array_1_address0 <= grp_MPI_Send_fu_317_float_clr2snd_array_1_address0;
        else 
            float_clr2snd_array_1_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    float_clr2snd_array_1_ce0_assign_proc : process(grp_MPI_Send_fu_317_float_clr2snd_array_1_ce0, grp_MPI_Send_1_fu_392_float_clr2snd_array_1_ce0, grp_MPI_Recv_fu_469_float_clr2snd_array_1_ce0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            float_clr2snd_array_1_ce0 <= grp_MPI_Recv_fu_469_float_clr2snd_array_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            float_clr2snd_array_1_ce0 <= grp_MPI_Send_1_fu_392_float_clr2snd_array_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            float_clr2snd_array_1_ce0 <= grp_MPI_Send_fu_317_float_clr2snd_array_1_ce0;
        else 
            float_clr2snd_array_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    float_clr2snd_array_1_d0_assign_proc : process(grp_MPI_Send_fu_317_float_clr2snd_array_1_d0, grp_MPI_Send_1_fu_392_float_clr2snd_array_1_d0, grp_MPI_Recv_fu_469_float_clr2snd_array_1_d0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            float_clr2snd_array_1_d0 <= grp_MPI_Recv_fu_469_float_clr2snd_array_1_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            float_clr2snd_array_1_d0 <= grp_MPI_Send_1_fu_392_float_clr2snd_array_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            float_clr2snd_array_1_d0 <= grp_MPI_Send_fu_317_float_clr2snd_array_1_d0;
        else 
            float_clr2snd_array_1_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    float_clr2snd_array_1_we0_assign_proc : process(grp_MPI_Send_fu_317_float_clr2snd_array_1_we0, grp_MPI_Send_1_fu_392_float_clr2snd_array_1_we0, grp_MPI_Recv_fu_469_float_clr2snd_array_1_we0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            float_clr2snd_array_1_we0 <= grp_MPI_Recv_fu_469_float_clr2snd_array_1_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            float_clr2snd_array_1_we0 <= grp_MPI_Send_1_fu_392_float_clr2snd_array_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            float_clr2snd_array_1_we0 <= grp_MPI_Send_fu_317_float_clr2snd_array_1_we0;
        else 
            float_clr2snd_array_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    float_clr2snd_array_3_address0_assign_proc : process(grp_MPI_Send_fu_317_float_clr2snd_array_3_address0, grp_MPI_Send_1_fu_392_float_clr2snd_array_3_address0, grp_MPI_Recv_fu_469_float_clr2snd_array_3_address0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            float_clr2snd_array_3_address0 <= grp_MPI_Recv_fu_469_float_clr2snd_array_3_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            float_clr2snd_array_3_address0 <= grp_MPI_Send_1_fu_392_float_clr2snd_array_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            float_clr2snd_array_3_address0 <= grp_MPI_Send_fu_317_float_clr2snd_array_3_address0;
        else 
            float_clr2snd_array_3_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    float_clr2snd_array_3_ce0_assign_proc : process(grp_MPI_Send_fu_317_float_clr2snd_array_3_ce0, grp_MPI_Send_1_fu_392_float_clr2snd_array_3_ce0, grp_MPI_Recv_fu_469_float_clr2snd_array_3_ce0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            float_clr2snd_array_3_ce0 <= grp_MPI_Recv_fu_469_float_clr2snd_array_3_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            float_clr2snd_array_3_ce0 <= grp_MPI_Send_1_fu_392_float_clr2snd_array_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            float_clr2snd_array_3_ce0 <= grp_MPI_Send_fu_317_float_clr2snd_array_3_ce0;
        else 
            float_clr2snd_array_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    float_clr2snd_array_3_d0_assign_proc : process(grp_MPI_Send_fu_317_float_clr2snd_array_3_d0, grp_MPI_Send_1_fu_392_float_clr2snd_array_3_d0, grp_MPI_Recv_fu_469_float_clr2snd_array_3_d0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            float_clr2snd_array_3_d0 <= grp_MPI_Recv_fu_469_float_clr2snd_array_3_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            float_clr2snd_array_3_d0 <= grp_MPI_Send_1_fu_392_float_clr2snd_array_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            float_clr2snd_array_3_d0 <= grp_MPI_Send_fu_317_float_clr2snd_array_3_d0;
        else 
            float_clr2snd_array_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    float_clr2snd_array_3_we0_assign_proc : process(grp_MPI_Send_fu_317_float_clr2snd_array_3_we0, grp_MPI_Send_1_fu_392_float_clr2snd_array_3_we0, grp_MPI_Recv_fu_469_float_clr2snd_array_3_we0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            float_clr2snd_array_3_we0 <= grp_MPI_Recv_fu_469_float_clr2snd_array_3_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            float_clr2snd_array_3_we0 <= grp_MPI_Send_1_fu_392_float_clr2snd_array_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            float_clr2snd_array_3_we0 <= grp_MPI_Send_fu_317_float_clr2snd_array_3_we0;
        else 
            float_clr2snd_array_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    float_clr2snd_array_4_address0_assign_proc : process(grp_MPI_Send_fu_317_float_clr2snd_array_4_address0, grp_MPI_Send_1_fu_392_float_clr2snd_array_4_address0, grp_MPI_Recv_fu_469_float_clr2snd_array_4_address0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            float_clr2snd_array_4_address0 <= grp_MPI_Recv_fu_469_float_clr2snd_array_4_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            float_clr2snd_array_4_address0 <= grp_MPI_Send_1_fu_392_float_clr2snd_array_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            float_clr2snd_array_4_address0 <= grp_MPI_Send_fu_317_float_clr2snd_array_4_address0;
        else 
            float_clr2snd_array_4_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    float_clr2snd_array_4_ce0_assign_proc : process(grp_MPI_Send_fu_317_float_clr2snd_array_4_ce0, grp_MPI_Send_1_fu_392_float_clr2snd_array_4_ce0, grp_MPI_Recv_fu_469_float_clr2snd_array_4_ce0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            float_clr2snd_array_4_ce0 <= grp_MPI_Recv_fu_469_float_clr2snd_array_4_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            float_clr2snd_array_4_ce0 <= grp_MPI_Send_1_fu_392_float_clr2snd_array_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            float_clr2snd_array_4_ce0 <= grp_MPI_Send_fu_317_float_clr2snd_array_4_ce0;
        else 
            float_clr2snd_array_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    float_clr2snd_array_4_d0_assign_proc : process(grp_MPI_Send_fu_317_float_clr2snd_array_4_d0, grp_MPI_Send_1_fu_392_float_clr2snd_array_4_d0, grp_MPI_Recv_fu_469_float_clr2snd_array_4_d0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            float_clr2snd_array_4_d0 <= grp_MPI_Recv_fu_469_float_clr2snd_array_4_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            float_clr2snd_array_4_d0 <= grp_MPI_Send_1_fu_392_float_clr2snd_array_4_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            float_clr2snd_array_4_d0 <= grp_MPI_Send_fu_317_float_clr2snd_array_4_d0;
        else 
            float_clr2snd_array_4_d0 <= "X";
        end if; 
    end process;


    float_clr2snd_array_4_we0_assign_proc : process(grp_MPI_Send_fu_317_float_clr2snd_array_4_we0, grp_MPI_Send_1_fu_392_float_clr2snd_array_4_we0, grp_MPI_Recv_fu_469_float_clr2snd_array_4_we0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            float_clr2snd_array_4_we0 <= grp_MPI_Recv_fu_469_float_clr2snd_array_4_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            float_clr2snd_array_4_we0 <= grp_MPI_Send_1_fu_392_float_clr2snd_array_4_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            float_clr2snd_array_4_we0 <= grp_MPI_Send_fu_317_float_clr2snd_array_4_we0;
        else 
            float_clr2snd_array_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    float_clr2snd_array_5_address0_assign_proc : process(grp_MPI_Send_fu_317_float_clr2snd_array_5_address0, grp_MPI_Send_1_fu_392_float_clr2snd_array_5_address0, grp_MPI_Recv_fu_469_float_clr2snd_array_5_address0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            float_clr2snd_array_5_address0 <= grp_MPI_Recv_fu_469_float_clr2snd_array_5_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            float_clr2snd_array_5_address0 <= grp_MPI_Send_1_fu_392_float_clr2snd_array_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            float_clr2snd_array_5_address0 <= grp_MPI_Send_fu_317_float_clr2snd_array_5_address0;
        else 
            float_clr2snd_array_5_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    float_clr2snd_array_5_ce0_assign_proc : process(grp_MPI_Send_fu_317_float_clr2snd_array_5_ce0, grp_MPI_Send_1_fu_392_float_clr2snd_array_5_ce0, grp_MPI_Recv_fu_469_float_clr2snd_array_5_ce0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            float_clr2snd_array_5_ce0 <= grp_MPI_Recv_fu_469_float_clr2snd_array_5_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            float_clr2snd_array_5_ce0 <= grp_MPI_Send_1_fu_392_float_clr2snd_array_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            float_clr2snd_array_5_ce0 <= grp_MPI_Send_fu_317_float_clr2snd_array_5_ce0;
        else 
            float_clr2snd_array_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    float_clr2snd_array_5_d0_assign_proc : process(grp_MPI_Send_fu_317_float_clr2snd_array_5_d0, grp_MPI_Send_1_fu_392_float_clr2snd_array_5_d0, grp_MPI_Recv_fu_469_float_clr2snd_array_5_d0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            float_clr2snd_array_5_d0 <= grp_MPI_Recv_fu_469_float_clr2snd_array_5_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            float_clr2snd_array_5_d0 <= grp_MPI_Send_1_fu_392_float_clr2snd_array_5_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            float_clr2snd_array_5_d0 <= grp_MPI_Send_fu_317_float_clr2snd_array_5_d0;
        else 
            float_clr2snd_array_5_d0 <= "XXXXXXXX";
        end if; 
    end process;


    float_clr2snd_array_5_we0_assign_proc : process(grp_MPI_Send_fu_317_float_clr2snd_array_5_we0, grp_MPI_Send_1_fu_392_float_clr2snd_array_5_we0, grp_MPI_Recv_fu_469_float_clr2snd_array_5_we0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            float_clr2snd_array_5_we0 <= grp_MPI_Recv_fu_469_float_clr2snd_array_5_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            float_clr2snd_array_5_we0 <= grp_MPI_Send_1_fu_392_float_clr2snd_array_5_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            float_clr2snd_array_5_we0 <= grp_MPI_Send_fu_317_float_clr2snd_array_5_we0;
        else 
            float_clr2snd_array_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    float_clr2snd_array_7_address0_assign_proc : process(grp_MPI_Send_fu_317_float_clr2snd_array_7_address0, grp_MPI_Send_1_fu_392_float_clr2snd_array_7_address0, grp_MPI_Recv_fu_469_float_clr2snd_array_7_address0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            float_clr2snd_array_7_address0 <= grp_MPI_Recv_fu_469_float_clr2snd_array_7_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            float_clr2snd_array_7_address0 <= grp_MPI_Send_1_fu_392_float_clr2snd_array_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            float_clr2snd_array_7_address0 <= grp_MPI_Send_fu_317_float_clr2snd_array_7_address0;
        else 
            float_clr2snd_array_7_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    float_clr2snd_array_7_ce0_assign_proc : process(grp_MPI_Send_fu_317_float_clr2snd_array_7_ce0, grp_MPI_Send_1_fu_392_float_clr2snd_array_7_ce0, grp_MPI_Recv_fu_469_float_clr2snd_array_7_ce0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            float_clr2snd_array_7_ce0 <= grp_MPI_Recv_fu_469_float_clr2snd_array_7_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            float_clr2snd_array_7_ce0 <= grp_MPI_Send_1_fu_392_float_clr2snd_array_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            float_clr2snd_array_7_ce0 <= grp_MPI_Send_fu_317_float_clr2snd_array_7_ce0;
        else 
            float_clr2snd_array_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    float_clr2snd_array_7_d0_assign_proc : process(grp_MPI_Send_fu_317_float_clr2snd_array_7_d0, grp_MPI_Send_1_fu_392_float_clr2snd_array_7_d0, grp_MPI_Recv_fu_469_float_clr2snd_array_7_d0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            float_clr2snd_array_7_d0 <= grp_MPI_Recv_fu_469_float_clr2snd_array_7_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            float_clr2snd_array_7_d0 <= grp_MPI_Send_1_fu_392_float_clr2snd_array_7_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            float_clr2snd_array_7_d0 <= grp_MPI_Send_fu_317_float_clr2snd_array_7_d0;
        else 
            float_clr2snd_array_7_d0 <= "XXXX";
        end if; 
    end process;


    float_clr2snd_array_7_we0_assign_proc : process(grp_MPI_Send_fu_317_float_clr2snd_array_7_we0, grp_MPI_Send_1_fu_392_float_clr2snd_array_7_we0, grp_MPI_Recv_fu_469_float_clr2snd_array_7_we0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            float_clr2snd_array_7_we0 <= grp_MPI_Recv_fu_469_float_clr2snd_array_7_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            float_clr2snd_array_7_we0 <= grp_MPI_Send_1_fu_392_float_clr2snd_array_7_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            float_clr2snd_array_7_we0 <= grp_MPI_Send_fu_317_float_clr2snd_array_7_we0;
        else 
            float_clr2snd_array_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    float_clr2snd_array_s_address0_assign_proc : process(grp_MPI_Send_fu_317_float_clr2snd_array_s_address0, grp_MPI_Send_1_fu_392_float_clr2snd_array_s_address0, grp_MPI_Recv_fu_469_float_clr2snd_array_s_address0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            float_clr2snd_array_s_address0 <= grp_MPI_Recv_fu_469_float_clr2snd_array_s_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            float_clr2snd_array_s_address0 <= grp_MPI_Send_1_fu_392_float_clr2snd_array_s_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            float_clr2snd_array_s_address0 <= grp_MPI_Send_fu_317_float_clr2snd_array_s_address0;
        else 
            float_clr2snd_array_s_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    float_clr2snd_array_s_ce0_assign_proc : process(grp_MPI_Send_fu_317_float_clr2snd_array_s_ce0, grp_MPI_Send_1_fu_392_float_clr2snd_array_s_ce0, grp_MPI_Recv_fu_469_float_clr2snd_array_s_ce0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            float_clr2snd_array_s_ce0 <= grp_MPI_Recv_fu_469_float_clr2snd_array_s_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            float_clr2snd_array_s_ce0 <= grp_MPI_Send_1_fu_392_float_clr2snd_array_s_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            float_clr2snd_array_s_ce0 <= grp_MPI_Send_fu_317_float_clr2snd_array_s_ce0;
        else 
            float_clr2snd_array_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    float_clr2snd_array_s_d0_assign_proc : process(grp_MPI_Send_fu_317_float_clr2snd_array_s_d0, grp_MPI_Send_1_fu_392_float_clr2snd_array_s_d0, grp_MPI_Recv_fu_469_float_clr2snd_array_s_d0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            float_clr2snd_array_s_d0 <= grp_MPI_Recv_fu_469_float_clr2snd_array_s_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            float_clr2snd_array_s_d0 <= grp_MPI_Send_1_fu_392_float_clr2snd_array_s_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            float_clr2snd_array_s_d0 <= grp_MPI_Send_fu_317_float_clr2snd_array_s_d0;
        else 
            float_clr2snd_array_s_d0 <= "XXXXXXXX";
        end if; 
    end process;


    float_clr2snd_array_s_we0_assign_proc : process(grp_MPI_Send_fu_317_float_clr2snd_array_s_we0, grp_MPI_Send_1_fu_392_float_clr2snd_array_s_we0, grp_MPI_Recv_fu_469_float_clr2snd_array_s_we0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            float_clr2snd_array_s_we0 <= grp_MPI_Recv_fu_469_float_clr2snd_array_s_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            float_clr2snd_array_s_we0 <= grp_MPI_Send_1_fu_392_float_clr2snd_array_s_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            float_clr2snd_array_s_we0 <= grp_MPI_Send_fu_317_float_clr2snd_array_s_we0;
        else 
            float_clr2snd_array_s_we0 <= ap_const_logic_0;
        end if; 
    end process;


    float_request_array_1_address0_assign_proc : process(grp_MPI_Send_fu_317_float_request_array_1_address0, grp_MPI_Send_1_fu_392_float_request_array_1_address0, grp_MPI_Recv_fu_469_float_request_array_1_address0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            float_request_array_1_address0 <= grp_MPI_Recv_fu_469_float_request_array_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            float_request_array_1_address0 <= grp_MPI_Send_1_fu_392_float_request_array_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            float_request_array_1_address0 <= grp_MPI_Send_fu_317_float_request_array_1_address0;
        else 
            float_request_array_1_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    float_request_array_1_ce0_assign_proc : process(grp_MPI_Send_fu_317_float_request_array_1_ce0, grp_MPI_Send_1_fu_392_float_request_array_1_ce0, grp_MPI_Recv_fu_469_float_request_array_1_ce0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            float_request_array_1_ce0 <= grp_MPI_Recv_fu_469_float_request_array_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            float_request_array_1_ce0 <= grp_MPI_Send_1_fu_392_float_request_array_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            float_request_array_1_ce0 <= grp_MPI_Send_fu_317_float_request_array_1_ce0;
        else 
            float_request_array_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    float_request_array_1_d0_assign_proc : process(grp_MPI_Send_fu_317_float_request_array_1_d0, grp_MPI_Send_1_fu_392_float_request_array_1_d0, grp_MPI_Recv_fu_469_float_request_array_1_d0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            float_request_array_1_d0 <= grp_MPI_Recv_fu_469_float_request_array_1_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            float_request_array_1_d0 <= grp_MPI_Send_1_fu_392_float_request_array_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            float_request_array_1_d0 <= grp_MPI_Send_fu_317_float_request_array_1_d0;
        else 
            float_request_array_1_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    float_request_array_1_we0_assign_proc : process(grp_MPI_Send_fu_317_float_request_array_1_we0, grp_MPI_Send_1_fu_392_float_request_array_1_we0, grp_MPI_Recv_fu_469_float_request_array_1_we0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            float_request_array_1_we0 <= grp_MPI_Recv_fu_469_float_request_array_1_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            float_request_array_1_we0 <= grp_MPI_Send_1_fu_392_float_request_array_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            float_request_array_1_we0 <= grp_MPI_Send_fu_317_float_request_array_1_we0;
        else 
            float_request_array_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    float_request_array_3_address0_assign_proc : process(grp_MPI_Send_fu_317_float_request_array_3_address0, grp_MPI_Send_1_fu_392_float_request_array_3_address0, grp_MPI_Recv_fu_469_float_request_array_3_address0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            float_request_array_3_address0 <= grp_MPI_Recv_fu_469_float_request_array_3_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            float_request_array_3_address0 <= grp_MPI_Send_1_fu_392_float_request_array_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            float_request_array_3_address0 <= grp_MPI_Send_fu_317_float_request_array_3_address0;
        else 
            float_request_array_3_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    float_request_array_3_ce0_assign_proc : process(grp_MPI_Send_fu_317_float_request_array_3_ce0, grp_MPI_Send_1_fu_392_float_request_array_3_ce0, grp_MPI_Recv_fu_469_float_request_array_3_ce0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            float_request_array_3_ce0 <= grp_MPI_Recv_fu_469_float_request_array_3_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            float_request_array_3_ce0 <= grp_MPI_Send_1_fu_392_float_request_array_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            float_request_array_3_ce0 <= grp_MPI_Send_fu_317_float_request_array_3_ce0;
        else 
            float_request_array_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    float_request_array_3_d0_assign_proc : process(grp_MPI_Send_fu_317_float_request_array_3_d0, grp_MPI_Send_1_fu_392_float_request_array_3_d0, grp_MPI_Recv_fu_469_float_request_array_3_d0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            float_request_array_3_d0 <= grp_MPI_Recv_fu_469_float_request_array_3_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            float_request_array_3_d0 <= grp_MPI_Send_1_fu_392_float_request_array_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            float_request_array_3_d0 <= grp_MPI_Send_fu_317_float_request_array_3_d0;
        else 
            float_request_array_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    float_request_array_3_we0_assign_proc : process(grp_MPI_Send_fu_317_float_request_array_3_we0, grp_MPI_Send_1_fu_392_float_request_array_3_we0, grp_MPI_Recv_fu_469_float_request_array_3_we0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            float_request_array_3_we0 <= grp_MPI_Recv_fu_469_float_request_array_3_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            float_request_array_3_we0 <= grp_MPI_Send_1_fu_392_float_request_array_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            float_request_array_3_we0 <= grp_MPI_Send_fu_317_float_request_array_3_we0;
        else 
            float_request_array_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    float_request_array_4_address0_assign_proc : process(grp_MPI_Send_fu_317_float_request_array_4_address0, grp_MPI_Send_1_fu_392_float_request_array_4_address0, grp_MPI_Recv_fu_469_float_request_array_4_address0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            float_request_array_4_address0 <= grp_MPI_Recv_fu_469_float_request_array_4_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            float_request_array_4_address0 <= grp_MPI_Send_1_fu_392_float_request_array_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            float_request_array_4_address0 <= grp_MPI_Send_fu_317_float_request_array_4_address0;
        else 
            float_request_array_4_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    float_request_array_4_ce0_assign_proc : process(grp_MPI_Send_fu_317_float_request_array_4_ce0, grp_MPI_Send_1_fu_392_float_request_array_4_ce0, grp_MPI_Recv_fu_469_float_request_array_4_ce0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            float_request_array_4_ce0 <= grp_MPI_Recv_fu_469_float_request_array_4_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            float_request_array_4_ce0 <= grp_MPI_Send_1_fu_392_float_request_array_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            float_request_array_4_ce0 <= grp_MPI_Send_fu_317_float_request_array_4_ce0;
        else 
            float_request_array_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    float_request_array_4_d0_assign_proc : process(grp_MPI_Send_fu_317_float_request_array_4_d0, grp_MPI_Send_1_fu_392_float_request_array_4_d0, grp_MPI_Recv_fu_469_float_request_array_4_d0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            float_request_array_4_d0 <= grp_MPI_Recv_fu_469_float_request_array_4_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            float_request_array_4_d0 <= grp_MPI_Send_1_fu_392_float_request_array_4_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            float_request_array_4_d0 <= grp_MPI_Send_fu_317_float_request_array_4_d0;
        else 
            float_request_array_4_d0 <= "X";
        end if; 
    end process;


    float_request_array_4_we0_assign_proc : process(grp_MPI_Send_fu_317_float_request_array_4_we0, grp_MPI_Send_1_fu_392_float_request_array_4_we0, grp_MPI_Recv_fu_469_float_request_array_4_we0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            float_request_array_4_we0 <= grp_MPI_Recv_fu_469_float_request_array_4_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            float_request_array_4_we0 <= grp_MPI_Send_1_fu_392_float_request_array_4_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            float_request_array_4_we0 <= grp_MPI_Send_fu_317_float_request_array_4_we0;
        else 
            float_request_array_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    float_request_array_5_address0_assign_proc : process(grp_MPI_Send_fu_317_float_request_array_5_address0, grp_MPI_Send_1_fu_392_float_request_array_5_address0, grp_MPI_Recv_fu_469_float_request_array_5_address0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            float_request_array_5_address0 <= grp_MPI_Recv_fu_469_float_request_array_5_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            float_request_array_5_address0 <= grp_MPI_Send_1_fu_392_float_request_array_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            float_request_array_5_address0 <= grp_MPI_Send_fu_317_float_request_array_5_address0;
        else 
            float_request_array_5_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    float_request_array_5_ce0_assign_proc : process(grp_MPI_Send_fu_317_float_request_array_5_ce0, grp_MPI_Send_1_fu_392_float_request_array_5_ce0, grp_MPI_Recv_fu_469_float_request_array_5_ce0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            float_request_array_5_ce0 <= grp_MPI_Recv_fu_469_float_request_array_5_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            float_request_array_5_ce0 <= grp_MPI_Send_1_fu_392_float_request_array_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            float_request_array_5_ce0 <= grp_MPI_Send_fu_317_float_request_array_5_ce0;
        else 
            float_request_array_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    float_request_array_5_d0_assign_proc : process(grp_MPI_Send_fu_317_float_request_array_5_d0, grp_MPI_Send_1_fu_392_float_request_array_5_d0, grp_MPI_Recv_fu_469_float_request_array_5_d0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            float_request_array_5_d0 <= grp_MPI_Recv_fu_469_float_request_array_5_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            float_request_array_5_d0 <= grp_MPI_Send_1_fu_392_float_request_array_5_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            float_request_array_5_d0 <= grp_MPI_Send_fu_317_float_request_array_5_d0;
        else 
            float_request_array_5_d0 <= "XXXXXXXX";
        end if; 
    end process;


    float_request_array_5_we0_assign_proc : process(grp_MPI_Send_fu_317_float_request_array_5_we0, grp_MPI_Send_1_fu_392_float_request_array_5_we0, grp_MPI_Recv_fu_469_float_request_array_5_we0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            float_request_array_5_we0 <= grp_MPI_Recv_fu_469_float_request_array_5_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            float_request_array_5_we0 <= grp_MPI_Send_1_fu_392_float_request_array_5_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            float_request_array_5_we0 <= grp_MPI_Send_fu_317_float_request_array_5_we0;
        else 
            float_request_array_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    float_request_array_7_address0_assign_proc : process(grp_MPI_Send_fu_317_float_request_array_7_address0, grp_MPI_Send_1_fu_392_float_request_array_7_address0, grp_MPI_Recv_fu_469_float_request_array_7_address0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            float_request_array_7_address0 <= grp_MPI_Recv_fu_469_float_request_array_7_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            float_request_array_7_address0 <= grp_MPI_Send_1_fu_392_float_request_array_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            float_request_array_7_address0 <= grp_MPI_Send_fu_317_float_request_array_7_address0;
        else 
            float_request_array_7_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    float_request_array_7_ce0_assign_proc : process(grp_MPI_Send_fu_317_float_request_array_7_ce0, grp_MPI_Send_1_fu_392_float_request_array_7_ce0, grp_MPI_Recv_fu_469_float_request_array_7_ce0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            float_request_array_7_ce0 <= grp_MPI_Recv_fu_469_float_request_array_7_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            float_request_array_7_ce0 <= grp_MPI_Send_1_fu_392_float_request_array_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            float_request_array_7_ce0 <= grp_MPI_Send_fu_317_float_request_array_7_ce0;
        else 
            float_request_array_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    float_request_array_7_d0_assign_proc : process(grp_MPI_Send_fu_317_float_request_array_7_d0, grp_MPI_Send_1_fu_392_float_request_array_7_d0, grp_MPI_Recv_fu_469_float_request_array_7_d0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            float_request_array_7_d0 <= grp_MPI_Recv_fu_469_float_request_array_7_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            float_request_array_7_d0 <= grp_MPI_Send_1_fu_392_float_request_array_7_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            float_request_array_7_d0 <= grp_MPI_Send_fu_317_float_request_array_7_d0;
        else 
            float_request_array_7_d0 <= "XXXX";
        end if; 
    end process;


    float_request_array_7_we0_assign_proc : process(grp_MPI_Send_fu_317_float_request_array_7_we0, grp_MPI_Send_1_fu_392_float_request_array_7_we0, grp_MPI_Recv_fu_469_float_request_array_7_we0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            float_request_array_7_we0 <= grp_MPI_Recv_fu_469_float_request_array_7_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            float_request_array_7_we0 <= grp_MPI_Send_1_fu_392_float_request_array_7_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            float_request_array_7_we0 <= grp_MPI_Send_fu_317_float_request_array_7_we0;
        else 
            float_request_array_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    float_request_array_s_address0_assign_proc : process(grp_MPI_Send_fu_317_float_request_array_s_address0, grp_MPI_Send_1_fu_392_float_request_array_s_address0, grp_MPI_Recv_fu_469_float_request_array_s_address0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            float_request_array_s_address0 <= grp_MPI_Recv_fu_469_float_request_array_s_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            float_request_array_s_address0 <= grp_MPI_Send_1_fu_392_float_request_array_s_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            float_request_array_s_address0 <= grp_MPI_Send_fu_317_float_request_array_s_address0;
        else 
            float_request_array_s_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    float_request_array_s_ce0_assign_proc : process(grp_MPI_Send_fu_317_float_request_array_s_ce0, grp_MPI_Send_1_fu_392_float_request_array_s_ce0, grp_MPI_Recv_fu_469_float_request_array_s_ce0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            float_request_array_s_ce0 <= grp_MPI_Recv_fu_469_float_request_array_s_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            float_request_array_s_ce0 <= grp_MPI_Send_1_fu_392_float_request_array_s_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            float_request_array_s_ce0 <= grp_MPI_Send_fu_317_float_request_array_s_ce0;
        else 
            float_request_array_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    float_request_array_s_d0_assign_proc : process(grp_MPI_Send_fu_317_float_request_array_s_d0, grp_MPI_Send_1_fu_392_float_request_array_s_d0, grp_MPI_Recv_fu_469_float_request_array_s_d0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            float_request_array_s_d0 <= grp_MPI_Recv_fu_469_float_request_array_s_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            float_request_array_s_d0 <= grp_MPI_Send_1_fu_392_float_request_array_s_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            float_request_array_s_d0 <= grp_MPI_Send_fu_317_float_request_array_s_d0;
        else 
            float_request_array_s_d0 <= "XXXXXXXX";
        end if; 
    end process;


    float_request_array_s_we0_assign_proc : process(grp_MPI_Send_fu_317_float_request_array_s_we0, grp_MPI_Send_1_fu_392_float_request_array_s_we0, grp_MPI_Recv_fu_469_float_request_array_s_we0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            float_request_array_s_we0 <= grp_MPI_Recv_fu_469_float_request_array_s_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            float_request_array_s_we0 <= grp_MPI_Send_1_fu_392_float_request_array_s_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            float_request_array_s_we0 <= grp_MPI_Send_fu_317_float_request_array_s_we0;
        else 
            float_request_array_s_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_MPI_Recv_fu_469_ap_start <= ap_reg_grp_MPI_Recv_fu_469_ap_start;
    grp_MPI_Send_1_fu_392_ap_start <= ap_reg_grp_MPI_Send_1_fu_392_ap_start;

    grp_MPI_Send_1_fu_392_p_read_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_MPI_Send_1_fu_392_p_read <= ap_const_lv32_42C80000;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_MPI_Send_1_fu_392_p_read <= ap_const_lv32_0;
        else 
            grp_MPI_Send_1_fu_392_p_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_MPI_Send_fu_317_ap_start <= ap_reg_grp_MPI_Send_fu_317_ap_start;

    grp_fu_548_p0_assign_proc : process(ap_CS_fsm_state8, total_load_reg_752, x_i_reg_272, ap_CS_fsm_state66)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            grp_fu_548_p0 <= total_load_reg_752;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_548_p0 <= x_i_reg_272;
        else 
            grp_fu_548_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_548_p1_assign_proc : process(ap_CS_fsm_state8, integral_load_1_reg_747, ap_CS_fsm_state66)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            grp_fu_548_p1 <= integral_load_1_reg_747;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_548_p1 <= ap_const_lv32_3D4CCCCD;
        else 
            grp_fu_548_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_554_p0_assign_proc : process(reg_577, reg_585, integral_1_reg_682, ap_CS_fsm_state15, ap_CS_fsm_state19, ap_CS_fsm_state27, ap_CS_fsm_state35, ap_CS_fsm_state56)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            grp_fu_554_p0 <= integral_1_reg_682;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            grp_fu_554_p0 <= reg_585;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_554_p0 <= reg_577;
        else 
            grp_fu_554_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_554_p1_assign_proc : process(reg_577, ap_CS_fsm_state15, ap_CS_fsm_state19, ap_CS_fsm_state27, ap_CS_fsm_state35, ap_CS_fsm_state56)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            grp_fu_554_p1 <= ap_const_lv32_3D4CCCCD;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_fu_554_p1 <= ap_const_lv32_41B80000;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            grp_fu_554_p1 <= ap_const_lv32_40400000;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            grp_fu_554_p1 <= reg_577;
        else 
            grp_fu_554_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_565_p0_assign_proc : process(reg_585, ap_CS_fsm_state23, ap_CS_fsm_state31, ap_CS_fsm_state39, ap_CS_fsm_state47, integral_1_reg_682, tmp_2_i_reg_696)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            grp_fu_565_p0 <= integral_1_reg_682;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            grp_fu_565_p0 <= reg_585;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_565_p0 <= tmp_2_i_reg_696;
        else 
            grp_fu_565_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_568_opcode_assign_proc : process(ap_CS_fsm_state32, ap_CS_fsm_state40, ap_CS_fsm_state48)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state40))) then 
            grp_fu_568_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            grp_fu_568_opcode <= ap_const_lv2_0;
        else 
            grp_fu_568_opcode <= "XX";
        end if; 
    end process;


    grp_fu_568_p0_assign_proc : process(reg_592, reg_599, tmp_4_i_reg_701, ap_CS_fsm_state32, ap_CS_fsm_state40, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            grp_fu_568_p0 <= reg_592;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            grp_fu_568_p0 <= reg_599;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            grp_fu_568_p0 <= tmp_4_i_reg_701;
        else 
            grp_fu_568_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_568_p1_assign_proc : process(reg_592, reg_599, ap_CS_fsm_state32, ap_CS_fsm_state40, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            grp_fu_568_p1 <= reg_599;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state40))) then 
            grp_fu_568_p1 <= reg_592;
        else 
            grp_fu_568_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    i_1_fu_611_p2 <= std_logic_vector(unsigned(i_reg_249) + unsigned(ap_const_lv10_1));
    i_2_fu_623_p2 <= std_logic_vector(unsigned(i_i_reg_284) + unsigned(ap_const_lv10_1));

    int_clr2snd_array_DA_address0_assign_proc : process(grp_MPI_Send_fu_317_int_clr2snd_array_DA_address0, grp_MPI_Send_1_fu_392_int_clr2snd_array_DA_address0, grp_MPI_Recv_fu_469_int_clr2snd_array_DA_address0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            int_clr2snd_array_DA_address0 <= grp_MPI_Recv_fu_469_int_clr2snd_array_DA_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            int_clr2snd_array_DA_address0 <= grp_MPI_Send_1_fu_392_int_clr2snd_array_DA_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            int_clr2snd_array_DA_address0 <= grp_MPI_Send_fu_317_int_clr2snd_array_DA_address0;
        else 
            int_clr2snd_array_DA_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    int_clr2snd_array_DA_ce0_assign_proc : process(grp_MPI_Send_fu_317_int_clr2snd_array_DA_ce0, grp_MPI_Send_1_fu_392_int_clr2snd_array_DA_ce0, grp_MPI_Recv_fu_469_int_clr2snd_array_DA_ce0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            int_clr2snd_array_DA_ce0 <= grp_MPI_Recv_fu_469_int_clr2snd_array_DA_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            int_clr2snd_array_DA_ce0 <= grp_MPI_Send_1_fu_392_int_clr2snd_array_DA_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            int_clr2snd_array_DA_ce0 <= grp_MPI_Send_fu_317_int_clr2snd_array_DA_ce0;
        else 
            int_clr2snd_array_DA_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    int_clr2snd_array_DA_d0_assign_proc : process(grp_MPI_Send_fu_317_int_clr2snd_array_DA_d0, grp_MPI_Send_1_fu_392_int_clr2snd_array_DA_d0, grp_MPI_Recv_fu_469_int_clr2snd_array_DA_d0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            int_clr2snd_array_DA_d0 <= grp_MPI_Recv_fu_469_int_clr2snd_array_DA_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            int_clr2snd_array_DA_d0 <= grp_MPI_Send_1_fu_392_int_clr2snd_array_DA_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            int_clr2snd_array_DA_d0 <= grp_MPI_Send_fu_317_int_clr2snd_array_DA_d0;
        else 
            int_clr2snd_array_DA_d0 <= "XXXX";
        end if; 
    end process;


    int_clr2snd_array_DA_we0_assign_proc : process(grp_MPI_Send_fu_317_int_clr2snd_array_DA_we0, grp_MPI_Send_1_fu_392_int_clr2snd_array_DA_we0, grp_MPI_Recv_fu_469_int_clr2snd_array_DA_we0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            int_clr2snd_array_DA_we0 <= grp_MPI_Recv_fu_469_int_clr2snd_array_DA_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            int_clr2snd_array_DA_we0 <= grp_MPI_Send_1_fu_392_int_clr2snd_array_DA_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            int_clr2snd_array_DA_we0 <= grp_MPI_Send_fu_317_int_clr2snd_array_DA_we0;
        else 
            int_clr2snd_array_DA_we0 <= ap_const_logic_0;
        end if; 
    end process;


    int_clr2snd_array_DE_address0_assign_proc : process(grp_MPI_Send_fu_317_int_clr2snd_array_DE_address0, grp_MPI_Send_1_fu_392_int_clr2snd_array_DE_address0, grp_MPI_Recv_fu_469_int_clr2snd_array_DE_address0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            int_clr2snd_array_DE_address0 <= grp_MPI_Recv_fu_469_int_clr2snd_array_DE_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            int_clr2snd_array_DE_address0 <= grp_MPI_Send_1_fu_392_int_clr2snd_array_DE_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            int_clr2snd_array_DE_address0 <= grp_MPI_Send_fu_317_int_clr2snd_array_DE_address0;
        else 
            int_clr2snd_array_DE_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    int_clr2snd_array_DE_ce0_assign_proc : process(grp_MPI_Send_fu_317_int_clr2snd_array_DE_ce0, grp_MPI_Send_1_fu_392_int_clr2snd_array_DE_ce0, grp_MPI_Recv_fu_469_int_clr2snd_array_DE_ce0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            int_clr2snd_array_DE_ce0 <= grp_MPI_Recv_fu_469_int_clr2snd_array_DE_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            int_clr2snd_array_DE_ce0 <= grp_MPI_Send_1_fu_392_int_clr2snd_array_DE_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            int_clr2snd_array_DE_ce0 <= grp_MPI_Send_fu_317_int_clr2snd_array_DE_ce0;
        else 
            int_clr2snd_array_DE_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    int_clr2snd_array_DE_d0_assign_proc : process(grp_MPI_Send_fu_317_int_clr2snd_array_DE_d0, grp_MPI_Send_1_fu_392_int_clr2snd_array_DE_d0, grp_MPI_Recv_fu_469_int_clr2snd_array_DE_d0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            int_clr2snd_array_DE_d0 <= grp_MPI_Recv_fu_469_int_clr2snd_array_DE_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            int_clr2snd_array_DE_d0 <= grp_MPI_Send_1_fu_392_int_clr2snd_array_DE_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            int_clr2snd_array_DE_d0 <= grp_MPI_Send_fu_317_int_clr2snd_array_DE_d0;
        else 
            int_clr2snd_array_DE_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    int_clr2snd_array_DE_we0_assign_proc : process(grp_MPI_Send_fu_317_int_clr2snd_array_DE_we0, grp_MPI_Send_1_fu_392_int_clr2snd_array_DE_we0, grp_MPI_Recv_fu_469_int_clr2snd_array_DE_we0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            int_clr2snd_array_DE_we0 <= grp_MPI_Recv_fu_469_int_clr2snd_array_DE_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            int_clr2snd_array_DE_we0 <= grp_MPI_Send_1_fu_392_int_clr2snd_array_DE_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            int_clr2snd_array_DE_we0 <= grp_MPI_Send_fu_317_int_clr2snd_array_DE_we0;
        else 
            int_clr2snd_array_DE_we0 <= ap_const_logic_0;
        end if; 
    end process;


    int_clr2snd_array_MS_address0_assign_proc : process(grp_MPI_Send_fu_317_int_clr2snd_array_MS_address0, grp_MPI_Send_1_fu_392_int_clr2snd_array_MS_address0, grp_MPI_Recv_fu_469_int_clr2snd_array_MS_address0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            int_clr2snd_array_MS_address0 <= grp_MPI_Recv_fu_469_int_clr2snd_array_MS_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            int_clr2snd_array_MS_address0 <= grp_MPI_Send_1_fu_392_int_clr2snd_array_MS_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            int_clr2snd_array_MS_address0 <= grp_MPI_Send_fu_317_int_clr2snd_array_MS_address0;
        else 
            int_clr2snd_array_MS_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    int_clr2snd_array_MS_ce0_assign_proc : process(grp_MPI_Send_fu_317_int_clr2snd_array_MS_ce0, grp_MPI_Send_1_fu_392_int_clr2snd_array_MS_ce0, grp_MPI_Recv_fu_469_int_clr2snd_array_MS_ce0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            int_clr2snd_array_MS_ce0 <= grp_MPI_Recv_fu_469_int_clr2snd_array_MS_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            int_clr2snd_array_MS_ce0 <= grp_MPI_Send_1_fu_392_int_clr2snd_array_MS_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            int_clr2snd_array_MS_ce0 <= grp_MPI_Send_fu_317_int_clr2snd_array_MS_ce0;
        else 
            int_clr2snd_array_MS_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    int_clr2snd_array_MS_d0_assign_proc : process(grp_MPI_Send_fu_317_int_clr2snd_array_MS_d0, grp_MPI_Send_1_fu_392_int_clr2snd_array_MS_d0, grp_MPI_Recv_fu_469_int_clr2snd_array_MS_d0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            int_clr2snd_array_MS_d0 <= grp_MPI_Recv_fu_469_int_clr2snd_array_MS_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            int_clr2snd_array_MS_d0 <= grp_MPI_Send_1_fu_392_int_clr2snd_array_MS_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            int_clr2snd_array_MS_d0 <= grp_MPI_Send_fu_317_int_clr2snd_array_MS_d0;
        else 
            int_clr2snd_array_MS_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    int_clr2snd_array_MS_we0_assign_proc : process(grp_MPI_Send_fu_317_int_clr2snd_array_MS_we0, grp_MPI_Send_1_fu_392_int_clr2snd_array_MS_we0, grp_MPI_Recv_fu_469_int_clr2snd_array_MS_we0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            int_clr2snd_array_MS_we0 <= grp_MPI_Recv_fu_469_int_clr2snd_array_MS_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            int_clr2snd_array_MS_we0 <= grp_MPI_Send_1_fu_392_int_clr2snd_array_MS_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            int_clr2snd_array_MS_we0 <= grp_MPI_Send_fu_317_int_clr2snd_array_MS_we0;
        else 
            int_clr2snd_array_MS_we0 <= ap_const_logic_0;
        end if; 
    end process;


    int_clr2snd_array_PK_address0_assign_proc : process(grp_MPI_Send_fu_317_int_clr2snd_array_PK_address0, grp_MPI_Send_1_fu_392_int_clr2snd_array_PK_address0, grp_MPI_Recv_fu_469_int_clr2snd_array_PK_address0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            int_clr2snd_array_PK_address0 <= grp_MPI_Recv_fu_469_int_clr2snd_array_PK_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            int_clr2snd_array_PK_address0 <= grp_MPI_Send_1_fu_392_int_clr2snd_array_PK_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            int_clr2snd_array_PK_address0 <= grp_MPI_Send_fu_317_int_clr2snd_array_PK_address0;
        else 
            int_clr2snd_array_PK_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    int_clr2snd_array_PK_ce0_assign_proc : process(grp_MPI_Send_fu_317_int_clr2snd_array_PK_ce0, grp_MPI_Send_1_fu_392_int_clr2snd_array_PK_ce0, grp_MPI_Recv_fu_469_int_clr2snd_array_PK_ce0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            int_clr2snd_array_PK_ce0 <= grp_MPI_Recv_fu_469_int_clr2snd_array_PK_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            int_clr2snd_array_PK_ce0 <= grp_MPI_Send_1_fu_392_int_clr2snd_array_PK_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            int_clr2snd_array_PK_ce0 <= grp_MPI_Send_fu_317_int_clr2snd_array_PK_ce0;
        else 
            int_clr2snd_array_PK_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    int_clr2snd_array_PK_d0_assign_proc : process(grp_MPI_Send_fu_317_int_clr2snd_array_PK_d0, grp_MPI_Send_1_fu_392_int_clr2snd_array_PK_d0, grp_MPI_Recv_fu_469_int_clr2snd_array_PK_d0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            int_clr2snd_array_PK_d0 <= grp_MPI_Recv_fu_469_int_clr2snd_array_PK_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            int_clr2snd_array_PK_d0 <= grp_MPI_Send_1_fu_392_int_clr2snd_array_PK_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            int_clr2snd_array_PK_d0 <= grp_MPI_Send_fu_317_int_clr2snd_array_PK_d0;
        else 
            int_clr2snd_array_PK_d0 <= "X";
        end if; 
    end process;


    int_clr2snd_array_PK_we0_assign_proc : process(grp_MPI_Send_fu_317_int_clr2snd_array_PK_we0, grp_MPI_Send_1_fu_392_int_clr2snd_array_PK_we0, grp_MPI_Recv_fu_469_int_clr2snd_array_PK_we0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            int_clr2snd_array_PK_we0 <= grp_MPI_Recv_fu_469_int_clr2snd_array_PK_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            int_clr2snd_array_PK_we0 <= grp_MPI_Send_1_fu_392_int_clr2snd_array_PK_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            int_clr2snd_array_PK_we0 <= grp_MPI_Send_fu_317_int_clr2snd_array_PK_we0;
        else 
            int_clr2snd_array_PK_we0 <= ap_const_logic_0;
        end if; 
    end process;


    int_clr2snd_array_SR_address0_assign_proc : process(grp_MPI_Send_fu_317_int_clr2snd_array_SR_address0, grp_MPI_Send_1_fu_392_int_clr2snd_array_SR_address0, grp_MPI_Recv_fu_469_int_clr2snd_array_SR_address0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            int_clr2snd_array_SR_address0 <= grp_MPI_Recv_fu_469_int_clr2snd_array_SR_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            int_clr2snd_array_SR_address0 <= grp_MPI_Send_1_fu_392_int_clr2snd_array_SR_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            int_clr2snd_array_SR_address0 <= grp_MPI_Send_fu_317_int_clr2snd_array_SR_address0;
        else 
            int_clr2snd_array_SR_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    int_clr2snd_array_SR_ce0_assign_proc : process(grp_MPI_Send_fu_317_int_clr2snd_array_SR_ce0, grp_MPI_Send_1_fu_392_int_clr2snd_array_SR_ce0, grp_MPI_Recv_fu_469_int_clr2snd_array_SR_ce0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            int_clr2snd_array_SR_ce0 <= grp_MPI_Recv_fu_469_int_clr2snd_array_SR_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            int_clr2snd_array_SR_ce0 <= grp_MPI_Send_1_fu_392_int_clr2snd_array_SR_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            int_clr2snd_array_SR_ce0 <= grp_MPI_Send_fu_317_int_clr2snd_array_SR_ce0;
        else 
            int_clr2snd_array_SR_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    int_clr2snd_array_SR_d0_assign_proc : process(grp_MPI_Send_fu_317_int_clr2snd_array_SR_d0, grp_MPI_Send_1_fu_392_int_clr2snd_array_SR_d0, grp_MPI_Recv_fu_469_int_clr2snd_array_SR_d0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            int_clr2snd_array_SR_d0 <= grp_MPI_Recv_fu_469_int_clr2snd_array_SR_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            int_clr2snd_array_SR_d0 <= grp_MPI_Send_1_fu_392_int_clr2snd_array_SR_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            int_clr2snd_array_SR_d0 <= grp_MPI_Send_fu_317_int_clr2snd_array_SR_d0;
        else 
            int_clr2snd_array_SR_d0 <= "XXXXXXXX";
        end if; 
    end process;


    int_clr2snd_array_SR_we0_assign_proc : process(grp_MPI_Send_fu_317_int_clr2snd_array_SR_we0, grp_MPI_Send_1_fu_392_int_clr2snd_array_SR_we0, grp_MPI_Recv_fu_469_int_clr2snd_array_SR_we0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            int_clr2snd_array_SR_we0 <= grp_MPI_Recv_fu_469_int_clr2snd_array_SR_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            int_clr2snd_array_SR_we0 <= grp_MPI_Send_1_fu_392_int_clr2snd_array_SR_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            int_clr2snd_array_SR_we0 <= grp_MPI_Send_fu_317_int_clr2snd_array_SR_we0;
        else 
            int_clr2snd_array_SR_we0 <= ap_const_logic_0;
        end if; 
    end process;


    int_clr2snd_array_TA_address0_assign_proc : process(grp_MPI_Send_fu_317_int_clr2snd_array_TA_address0, grp_MPI_Send_1_fu_392_int_clr2snd_array_TA_address0, grp_MPI_Recv_fu_469_int_clr2snd_array_TA_address0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            int_clr2snd_array_TA_address0 <= grp_MPI_Recv_fu_469_int_clr2snd_array_TA_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            int_clr2snd_array_TA_address0 <= grp_MPI_Send_1_fu_392_int_clr2snd_array_TA_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            int_clr2snd_array_TA_address0 <= grp_MPI_Send_fu_317_int_clr2snd_array_TA_address0;
        else 
            int_clr2snd_array_TA_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    int_clr2snd_array_TA_ce0_assign_proc : process(grp_MPI_Send_fu_317_int_clr2snd_array_TA_ce0, grp_MPI_Send_1_fu_392_int_clr2snd_array_TA_ce0, grp_MPI_Recv_fu_469_int_clr2snd_array_TA_ce0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            int_clr2snd_array_TA_ce0 <= grp_MPI_Recv_fu_469_int_clr2snd_array_TA_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            int_clr2snd_array_TA_ce0 <= grp_MPI_Send_1_fu_392_int_clr2snd_array_TA_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            int_clr2snd_array_TA_ce0 <= grp_MPI_Send_fu_317_int_clr2snd_array_TA_ce0;
        else 
            int_clr2snd_array_TA_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    int_clr2snd_array_TA_d0_assign_proc : process(grp_MPI_Send_fu_317_int_clr2snd_array_TA_d0, grp_MPI_Send_1_fu_392_int_clr2snd_array_TA_d0, grp_MPI_Recv_fu_469_int_clr2snd_array_TA_d0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            int_clr2snd_array_TA_d0 <= grp_MPI_Recv_fu_469_int_clr2snd_array_TA_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            int_clr2snd_array_TA_d0 <= grp_MPI_Send_1_fu_392_int_clr2snd_array_TA_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            int_clr2snd_array_TA_d0 <= grp_MPI_Send_fu_317_int_clr2snd_array_TA_d0;
        else 
            int_clr2snd_array_TA_d0 <= "XXXXXXXX";
        end if; 
    end process;


    int_clr2snd_array_TA_we0_assign_proc : process(grp_MPI_Send_fu_317_int_clr2snd_array_TA_we0, grp_MPI_Send_1_fu_392_int_clr2snd_array_TA_we0, grp_MPI_Recv_fu_469_int_clr2snd_array_TA_we0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            int_clr2snd_array_TA_we0 <= grp_MPI_Recv_fu_469_int_clr2snd_array_TA_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            int_clr2snd_array_TA_we0 <= grp_MPI_Send_1_fu_392_int_clr2snd_array_TA_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            int_clr2snd_array_TA_we0 <= grp_MPI_Send_fu_317_int_clr2snd_array_TA_we0;
        else 
            int_clr2snd_array_TA_we0 <= ap_const_logic_0;
        end if; 
    end process;


    int_request_array_DA_address0_assign_proc : process(grp_MPI_Send_fu_317_int_request_array_DA_address0, grp_MPI_Send_1_fu_392_int_request_array_DA_address0, grp_MPI_Recv_fu_469_int_request_array_DA_address0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            int_request_array_DA_address0 <= grp_MPI_Recv_fu_469_int_request_array_DA_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            int_request_array_DA_address0 <= grp_MPI_Send_1_fu_392_int_request_array_DA_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            int_request_array_DA_address0 <= grp_MPI_Send_fu_317_int_request_array_DA_address0;
        else 
            int_request_array_DA_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    int_request_array_DA_ce0_assign_proc : process(grp_MPI_Send_fu_317_int_request_array_DA_ce0, grp_MPI_Send_1_fu_392_int_request_array_DA_ce0, grp_MPI_Recv_fu_469_int_request_array_DA_ce0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            int_request_array_DA_ce0 <= grp_MPI_Recv_fu_469_int_request_array_DA_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            int_request_array_DA_ce0 <= grp_MPI_Send_1_fu_392_int_request_array_DA_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            int_request_array_DA_ce0 <= grp_MPI_Send_fu_317_int_request_array_DA_ce0;
        else 
            int_request_array_DA_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    int_request_array_DA_d0_assign_proc : process(grp_MPI_Send_fu_317_int_request_array_DA_d0, grp_MPI_Send_1_fu_392_int_request_array_DA_d0, grp_MPI_Recv_fu_469_int_request_array_DA_d0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            int_request_array_DA_d0 <= grp_MPI_Recv_fu_469_int_request_array_DA_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            int_request_array_DA_d0 <= grp_MPI_Send_1_fu_392_int_request_array_DA_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            int_request_array_DA_d0 <= grp_MPI_Send_fu_317_int_request_array_DA_d0;
        else 
            int_request_array_DA_d0 <= "XXXX";
        end if; 
    end process;


    int_request_array_DA_we0_assign_proc : process(grp_MPI_Send_fu_317_int_request_array_DA_we0, grp_MPI_Send_1_fu_392_int_request_array_DA_we0, grp_MPI_Recv_fu_469_int_request_array_DA_we0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            int_request_array_DA_we0 <= grp_MPI_Recv_fu_469_int_request_array_DA_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            int_request_array_DA_we0 <= grp_MPI_Send_1_fu_392_int_request_array_DA_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            int_request_array_DA_we0 <= grp_MPI_Send_fu_317_int_request_array_DA_we0;
        else 
            int_request_array_DA_we0 <= ap_const_logic_0;
        end if; 
    end process;


    int_request_array_DE_address0_assign_proc : process(grp_MPI_Send_fu_317_int_request_array_DE_address0, grp_MPI_Send_1_fu_392_int_request_array_DE_address0, grp_MPI_Recv_fu_469_int_request_array_DE_address0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            int_request_array_DE_address0 <= grp_MPI_Recv_fu_469_int_request_array_DE_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            int_request_array_DE_address0 <= grp_MPI_Send_1_fu_392_int_request_array_DE_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            int_request_array_DE_address0 <= grp_MPI_Send_fu_317_int_request_array_DE_address0;
        else 
            int_request_array_DE_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    int_request_array_DE_ce0_assign_proc : process(grp_MPI_Send_fu_317_int_request_array_DE_ce0, grp_MPI_Send_1_fu_392_int_request_array_DE_ce0, grp_MPI_Recv_fu_469_int_request_array_DE_ce0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            int_request_array_DE_ce0 <= grp_MPI_Recv_fu_469_int_request_array_DE_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            int_request_array_DE_ce0 <= grp_MPI_Send_1_fu_392_int_request_array_DE_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            int_request_array_DE_ce0 <= grp_MPI_Send_fu_317_int_request_array_DE_ce0;
        else 
            int_request_array_DE_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    int_request_array_DE_d0_assign_proc : process(grp_MPI_Send_fu_317_int_request_array_DE_d0, grp_MPI_Send_1_fu_392_int_request_array_DE_d0, grp_MPI_Recv_fu_469_int_request_array_DE_d0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            int_request_array_DE_d0 <= grp_MPI_Recv_fu_469_int_request_array_DE_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            int_request_array_DE_d0 <= grp_MPI_Send_1_fu_392_int_request_array_DE_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            int_request_array_DE_d0 <= grp_MPI_Send_fu_317_int_request_array_DE_d0;
        else 
            int_request_array_DE_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    int_request_array_DE_we0_assign_proc : process(grp_MPI_Send_fu_317_int_request_array_DE_we0, grp_MPI_Send_1_fu_392_int_request_array_DE_we0, grp_MPI_Recv_fu_469_int_request_array_DE_we0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            int_request_array_DE_we0 <= grp_MPI_Recv_fu_469_int_request_array_DE_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            int_request_array_DE_we0 <= grp_MPI_Send_1_fu_392_int_request_array_DE_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            int_request_array_DE_we0 <= grp_MPI_Send_fu_317_int_request_array_DE_we0;
        else 
            int_request_array_DE_we0 <= ap_const_logic_0;
        end if; 
    end process;


    int_request_array_MS_address0_assign_proc : process(grp_MPI_Send_fu_317_int_request_array_MS_address0, grp_MPI_Send_1_fu_392_int_request_array_MS_address0, grp_MPI_Recv_fu_469_int_request_array_MS_address0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            int_request_array_MS_address0 <= grp_MPI_Recv_fu_469_int_request_array_MS_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            int_request_array_MS_address0 <= grp_MPI_Send_1_fu_392_int_request_array_MS_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            int_request_array_MS_address0 <= grp_MPI_Send_fu_317_int_request_array_MS_address0;
        else 
            int_request_array_MS_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    int_request_array_MS_ce0_assign_proc : process(grp_MPI_Send_fu_317_int_request_array_MS_ce0, grp_MPI_Send_1_fu_392_int_request_array_MS_ce0, grp_MPI_Recv_fu_469_int_request_array_MS_ce0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            int_request_array_MS_ce0 <= grp_MPI_Recv_fu_469_int_request_array_MS_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            int_request_array_MS_ce0 <= grp_MPI_Send_1_fu_392_int_request_array_MS_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            int_request_array_MS_ce0 <= grp_MPI_Send_fu_317_int_request_array_MS_ce0;
        else 
            int_request_array_MS_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    int_request_array_MS_d0_assign_proc : process(grp_MPI_Send_fu_317_int_request_array_MS_d0, grp_MPI_Send_1_fu_392_int_request_array_MS_d0, grp_MPI_Recv_fu_469_int_request_array_MS_d0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            int_request_array_MS_d0 <= grp_MPI_Recv_fu_469_int_request_array_MS_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            int_request_array_MS_d0 <= grp_MPI_Send_1_fu_392_int_request_array_MS_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            int_request_array_MS_d0 <= grp_MPI_Send_fu_317_int_request_array_MS_d0;
        else 
            int_request_array_MS_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    int_request_array_MS_we0_assign_proc : process(grp_MPI_Send_fu_317_int_request_array_MS_we0, grp_MPI_Send_1_fu_392_int_request_array_MS_we0, grp_MPI_Recv_fu_469_int_request_array_MS_we0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            int_request_array_MS_we0 <= grp_MPI_Recv_fu_469_int_request_array_MS_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            int_request_array_MS_we0 <= grp_MPI_Send_1_fu_392_int_request_array_MS_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            int_request_array_MS_we0 <= grp_MPI_Send_fu_317_int_request_array_MS_we0;
        else 
            int_request_array_MS_we0 <= ap_const_logic_0;
        end if; 
    end process;


    int_request_array_PK_address0_assign_proc : process(grp_MPI_Send_fu_317_int_request_array_PK_address0, grp_MPI_Send_1_fu_392_int_request_array_PK_address0, grp_MPI_Recv_fu_469_int_request_array_PK_address0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            int_request_array_PK_address0 <= grp_MPI_Recv_fu_469_int_request_array_PK_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            int_request_array_PK_address0 <= grp_MPI_Send_1_fu_392_int_request_array_PK_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            int_request_array_PK_address0 <= grp_MPI_Send_fu_317_int_request_array_PK_address0;
        else 
            int_request_array_PK_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    int_request_array_PK_ce0_assign_proc : process(grp_MPI_Send_fu_317_int_request_array_PK_ce0, grp_MPI_Send_1_fu_392_int_request_array_PK_ce0, grp_MPI_Recv_fu_469_int_request_array_PK_ce0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            int_request_array_PK_ce0 <= grp_MPI_Recv_fu_469_int_request_array_PK_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            int_request_array_PK_ce0 <= grp_MPI_Send_1_fu_392_int_request_array_PK_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            int_request_array_PK_ce0 <= grp_MPI_Send_fu_317_int_request_array_PK_ce0;
        else 
            int_request_array_PK_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    int_request_array_PK_d0_assign_proc : process(grp_MPI_Send_fu_317_int_request_array_PK_d0, grp_MPI_Send_1_fu_392_int_request_array_PK_d0, grp_MPI_Recv_fu_469_int_request_array_PK_d0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            int_request_array_PK_d0 <= grp_MPI_Recv_fu_469_int_request_array_PK_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            int_request_array_PK_d0 <= grp_MPI_Send_1_fu_392_int_request_array_PK_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            int_request_array_PK_d0 <= grp_MPI_Send_fu_317_int_request_array_PK_d0;
        else 
            int_request_array_PK_d0 <= "X";
        end if; 
    end process;


    int_request_array_PK_we0_assign_proc : process(grp_MPI_Send_fu_317_int_request_array_PK_we0, grp_MPI_Send_1_fu_392_int_request_array_PK_we0, grp_MPI_Recv_fu_469_int_request_array_PK_we0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            int_request_array_PK_we0 <= grp_MPI_Recv_fu_469_int_request_array_PK_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            int_request_array_PK_we0 <= grp_MPI_Send_1_fu_392_int_request_array_PK_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            int_request_array_PK_we0 <= grp_MPI_Send_fu_317_int_request_array_PK_we0;
        else 
            int_request_array_PK_we0 <= ap_const_logic_0;
        end if; 
    end process;


    int_request_array_SR_address0_assign_proc : process(grp_MPI_Send_fu_317_int_request_array_SR_address0, grp_MPI_Send_1_fu_392_int_request_array_SR_address0, grp_MPI_Recv_fu_469_int_request_array_SR_address0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            int_request_array_SR_address0 <= grp_MPI_Recv_fu_469_int_request_array_SR_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            int_request_array_SR_address0 <= grp_MPI_Send_1_fu_392_int_request_array_SR_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            int_request_array_SR_address0 <= grp_MPI_Send_fu_317_int_request_array_SR_address0;
        else 
            int_request_array_SR_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    int_request_array_SR_ce0_assign_proc : process(grp_MPI_Send_fu_317_int_request_array_SR_ce0, grp_MPI_Send_1_fu_392_int_request_array_SR_ce0, grp_MPI_Recv_fu_469_int_request_array_SR_ce0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            int_request_array_SR_ce0 <= grp_MPI_Recv_fu_469_int_request_array_SR_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            int_request_array_SR_ce0 <= grp_MPI_Send_1_fu_392_int_request_array_SR_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            int_request_array_SR_ce0 <= grp_MPI_Send_fu_317_int_request_array_SR_ce0;
        else 
            int_request_array_SR_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    int_request_array_SR_d0_assign_proc : process(grp_MPI_Send_fu_317_int_request_array_SR_d0, grp_MPI_Send_1_fu_392_int_request_array_SR_d0, grp_MPI_Recv_fu_469_int_request_array_SR_d0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            int_request_array_SR_d0 <= grp_MPI_Recv_fu_469_int_request_array_SR_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            int_request_array_SR_d0 <= grp_MPI_Send_1_fu_392_int_request_array_SR_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            int_request_array_SR_d0 <= grp_MPI_Send_fu_317_int_request_array_SR_d0;
        else 
            int_request_array_SR_d0 <= "XXXXXXXX";
        end if; 
    end process;


    int_request_array_SR_we0_assign_proc : process(grp_MPI_Send_fu_317_int_request_array_SR_we0, grp_MPI_Send_1_fu_392_int_request_array_SR_we0, grp_MPI_Recv_fu_469_int_request_array_SR_we0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            int_request_array_SR_we0 <= grp_MPI_Recv_fu_469_int_request_array_SR_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            int_request_array_SR_we0 <= grp_MPI_Send_1_fu_392_int_request_array_SR_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            int_request_array_SR_we0 <= grp_MPI_Send_fu_317_int_request_array_SR_we0;
        else 
            int_request_array_SR_we0 <= ap_const_logic_0;
        end if; 
    end process;


    int_request_array_TA_address0_assign_proc : process(grp_MPI_Send_fu_317_int_request_array_TA_address0, grp_MPI_Send_1_fu_392_int_request_array_TA_address0, grp_MPI_Recv_fu_469_int_request_array_TA_address0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            int_request_array_TA_address0 <= grp_MPI_Recv_fu_469_int_request_array_TA_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            int_request_array_TA_address0 <= grp_MPI_Send_1_fu_392_int_request_array_TA_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            int_request_array_TA_address0 <= grp_MPI_Send_fu_317_int_request_array_TA_address0;
        else 
            int_request_array_TA_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    int_request_array_TA_ce0_assign_proc : process(grp_MPI_Send_fu_317_int_request_array_TA_ce0, grp_MPI_Send_1_fu_392_int_request_array_TA_ce0, grp_MPI_Recv_fu_469_int_request_array_TA_ce0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            int_request_array_TA_ce0 <= grp_MPI_Recv_fu_469_int_request_array_TA_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            int_request_array_TA_ce0 <= grp_MPI_Send_1_fu_392_int_request_array_TA_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            int_request_array_TA_ce0 <= grp_MPI_Send_fu_317_int_request_array_TA_ce0;
        else 
            int_request_array_TA_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    int_request_array_TA_d0_assign_proc : process(grp_MPI_Send_fu_317_int_request_array_TA_d0, grp_MPI_Send_1_fu_392_int_request_array_TA_d0, grp_MPI_Recv_fu_469_int_request_array_TA_d0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            int_request_array_TA_d0 <= grp_MPI_Recv_fu_469_int_request_array_TA_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            int_request_array_TA_d0 <= grp_MPI_Send_1_fu_392_int_request_array_TA_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            int_request_array_TA_d0 <= grp_MPI_Send_fu_317_int_request_array_TA_d0;
        else 
            int_request_array_TA_d0 <= "XXXXXXXX";
        end if; 
    end process;


    int_request_array_TA_we0_assign_proc : process(grp_MPI_Send_fu_317_int_request_array_TA_we0, grp_MPI_Send_1_fu_392_int_request_array_TA_we0, grp_MPI_Recv_fu_469_int_request_array_TA_we0, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            int_request_array_TA_we0 <= grp_MPI_Recv_fu_469_int_request_array_TA_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            int_request_array_TA_we0 <= grp_MPI_Send_1_fu_392_int_request_array_TA_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            int_request_array_TA_we0 <= grp_MPI_Send_fu_317_int_request_array_TA_we0;
        else 
            int_request_array_TA_we0 <= ap_const_logic_0;
        end if; 
    end process;


    integral_address0_assign_proc : process(ap_CS_fsm_state61, tmp_fu_646_p1, exitcond2_fu_634_p2, ap_CS_fsm_state64, grp_MPI_Recv_fu_469_buf_r_address0, ap_CS_fsm_state60, ap_CS_fsm_state63, tmp_s_fu_629_p1, tmp_6_fu_663_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            integral_address0 <= tmp_6_fu_663_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state61) and (ap_const_lv1_0 = exitcond2_fu_634_p2))) then 
            integral_address0 <= tmp_fu_646_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            integral_address0 <= tmp_s_fu_629_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            integral_address0 <= grp_MPI_Recv_fu_469_buf_r_address0;
        else 
            integral_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    integral_ce0_assign_proc : process(ap_CS_fsm_state61, exitcond2_fu_634_p2, ap_CS_fsm_state64, grp_MPI_Recv_fu_469_buf_r_ce0, ap_CS_fsm_state60, ap_CS_fsm_state63)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state61) and (ap_const_lv1_0 = exitcond2_fu_634_p2)) or (ap_const_logic_1 = ap_CS_fsm_state64) or (ap_const_logic_1 = ap_CS_fsm_state60))) then 
            integral_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            integral_ce0 <= grp_MPI_Recv_fu_469_buf_r_ce0;
        else 
            integral_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    integral_d0_assign_proc : process(reg_585, grp_MPI_Recv_fu_469_buf_r_d0, ap_CS_fsm_state60, ap_CS_fsm_state63)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            integral_d0 <= reg_585;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            integral_d0 <= grp_MPI_Recv_fu_469_buf_r_d0;
        else 
            integral_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    integral_we0_assign_proc : process(grp_MPI_Recv_fu_469_buf_r_we0, ap_CS_fsm_state60, ap_CS_fsm_state63)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            integral_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            integral_we0 <= grp_MPI_Recv_fu_469_buf_r_we0;
        else 
            integral_we0 <= ap_const_logic_0;
        end if; 
    end process;


    n_array_address0_assign_proc : process(ap_CS_fsm_state2, grp_MPI_Send_fu_317_buf_r_address0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            n_array_address0 <= ap_const_lv64_0(1 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            n_array_address0 <= grp_MPI_Send_fu_317_buf_r_address0;
        else 
            n_array_address0 <= "X";
        end if; 
    end process;


    n_array_ce0_assign_proc : process(ap_CS_fsm_state2, grp_MPI_Send_fu_317_buf_r_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            n_array_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            n_array_ce0 <= grp_MPI_Send_fu_317_buf_r_ce0;
        else 
            n_array_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    n_array_we0_assign_proc : process(ap_CS_fsm_state2, exitcond6_fu_605_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv1_0 = exitcond6_fu_605_p2))) then 
            n_array_we0 <= ap_const_logic_1;
        else 
            n_array_we0 <= ap_const_logic_0;
        end if; 
    end process;

    q_1_fu_657_p2 <= std_logic_vector(unsigned(q_reg_306) + unsigned(ap_const_lv10_1));
    r_fu_640_p2 <= std_logic_vector(unsigned(r_3_reg_295) + unsigned(ap_const_lv10_1));

    stream_in_V_read_assign_proc : process(grp_MPI_Send_fu_317_stream_in_V_read, grp_MPI_Send_1_fu_392_stream_in_V_read, grp_MPI_Recv_fu_469_stream_in_V_read, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            stream_in_V_read <= grp_MPI_Recv_fu_469_stream_in_V_read;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            stream_in_V_read <= grp_MPI_Send_1_fu_392_stream_in_V_read;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            stream_in_V_read <= grp_MPI_Send_fu_317_stream_in_V_read;
        else 
            stream_in_V_read <= ap_const_logic_0;
        end if; 
    end process;


    stream_out_V_din_assign_proc : process(grp_MPI_Send_fu_317_stream_out_V_din, grp_MPI_Send_1_fu_392_stream_out_V_din, grp_MPI_Recv_fu_469_stream_out_V_din, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            stream_out_V_din <= grp_MPI_Recv_fu_469_stream_out_V_din;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            stream_out_V_din <= grp_MPI_Send_1_fu_392_stream_out_V_din;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            stream_out_V_din <= grp_MPI_Send_fu_317_stream_out_V_din;
        else 
            stream_out_V_din <= grp_MPI_Recv_fu_469_stream_out_V_din;
        end if; 
    end process;


    stream_out_V_write_assign_proc : process(grp_MPI_Send_fu_317_stream_out_V_write, grp_MPI_Send_1_fu_392_stream_out_V_write, grp_MPI_Recv_fu_469_stream_out_V_write, ap_CS_fsm_state7, ap_CS_fsm_state63, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            stream_out_V_write <= grp_MPI_Recv_fu_469_stream_out_V_write;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            stream_out_V_write <= grp_MPI_Send_1_fu_392_stream_out_V_write;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            stream_out_V_write <= grp_MPI_Send_fu_317_stream_out_V_write;
        else 
            stream_out_V_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_6_fu_663_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(q_reg_306),64));
    tmp_fu_646_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_3_reg_295),64));
    tmp_s_fu_629_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_reg_249),64));

    total_address0_assign_proc : process(tmp_reg_719, ap_CS_fsm_state64, total_addr_1_reg_742, ap_CS_fsm_state62, ap_CS_fsm_state73, tmp_6_fu_663_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
            total_address0 <= total_addr_1_reg_742;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            total_address0 <= tmp_6_fu_663_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            total_address0 <= tmp_reg_719(10 - 1 downto 0);
        else 
            total_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    total_ce0_assign_proc : process(ap_CS_fsm_state64, ap_CS_fsm_state62, ap_CS_fsm_state73)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state64) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state73))) then 
            total_ce0 <= ap_const_logic_1;
        else 
            total_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    total_d0_assign_proc : process(reg_577, integral_q0, ap_CS_fsm_state62, ap_CS_fsm_state73)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
            total_d0 <= reg_577;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            total_d0 <= integral_q0;
        else 
            total_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    total_we0_assign_proc : process(ap_CS_fsm_state62, ap_CS_fsm_state73)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state73))) then 
            total_we0 <= ap_const_logic_1;
        else 
            total_we0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
