#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000029a83a0 .scope module, "Conv1D_tb" "Conv1D_tb" 2 3;
 .timescale -9 -12;
P_00000000029babe0 .param/l "DATA_WIDTH" 0 2 16, +C4<00000000000000000000000000001000>;
P_00000000029bac18 .param/l "H" 0 2 6, +C4<00000000000000000000000000000011>;
P_00000000029bac50 .param/l "K_H" 0 2 8, +C4<00000000000000000000000000000011>;
P_00000000029bac88 .param/l "K_W" 0 2 9, +C4<00000000000000000000000000000011>;
P_00000000029bacc0 .param/l "OUTPUT_SIZE_H" 0 2 12, +C4<000000000000000000000000000000000000000000000000000000000000000011>;
P_00000000029bacf8 .param/l "OUTPUT_SIZE_W" 0 2 13, +C4<000000000000000000000000000000000000000000000000000000000000000011>;
P_00000000029bad30 .param/l "P" 0 2 11, +C4<00000000000000000000000000000010>;
P_00000000029bad68 .param/l "PADDED_SIZE_H" 0 2 14, +C4<00000000000000000000000000000000000000000000000000000000000000111>;
P_00000000029bada0 .param/l "PADDED_SIZE_W" 0 2 15, +C4<00000000000000000000000000000000000000000000000000000000000000111>;
P_00000000029badd8 .param/l "S" 0 2 10, +C4<00000000000000000000000000000010>;
P_00000000029bae10 .param/l "W" 0 2 7, +C4<00000000000000000000000000000011>;
v0000000002a0e6a0_0 .var "clk", 0 0;
v0000000002a0ed80_0 .net "done", 0 0, v00000000029adf50_0;  1 drivers
v0000000002a0ea60_0 .var "kernel", 0 71;
v0000000002a0ffa0_0 .net "output_array", 0 71, v00000000029ae090_0;  1 drivers
v0000000002a0eb00_0 .var "padded_array", 0 391;
v0000000002a0f5a0_0 .var "rst_n", 0 0;
v0000000002a0e1a0_0 .var "start", 0 0;
E_00000000029b1770 .event posedge, v00000000029adf50_0;
E_00000000029b0f70 .event posedge, v00000000029ad550_0;
S_0000000002980f80 .scope task, "display_kernel" "display_kernel" 2 68, 2 68 0, S_00000000029a83a0;
 .timescale -9 -12;
v00000000029ae8b0_0 .var/i "i", 31 0;
v00000000029ad370_0 .var/i "j", 31 0;
TD_Conv1D_tb.display_kernel ;
    %vpi_call 2 71 "$display", "Kernel (%0d x %0d):", P_00000000029bac50, P_00000000029bac88 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029ae8b0_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000000029ae8b0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029ad370_0, 0, 32;
T_0.2 ;
    %load/vec4 v00000000029ad370_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_0.3, 5;
    %load/vec4 v0000000002a0ea60_0;
    %pushi/vec4 64, 0, 34;
    %load/vec4 v00000000029ae8b0_0;
    %muli 3, 0, 32;
    %load/vec4 v00000000029ad370_0;
    %add;
    %muli 8, 0, 32;
    %pad/s 34;
    %sub;
    %part/s 8;
    %vpi_call 2 74 "$write", "%d ", S<0,vec4,u8> {1 0 0};
    %load/vec4 v00000000029ad370_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000029ad370_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %vpi_call 2 76 "$write", "\012" {0 0 0};
    %load/vec4 v00000000029ae8b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000029ae8b0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0000000002981100 .scope task, "display_output" "display_output" 2 82, 2 82 0, S_00000000029a83a0;
 .timescale -9 -12;
v00000000029ae3b0_0 .var/i "i", 31 0;
v00000000029ad7d0_0 .var/i "j", 31 0;
TD_Conv1D_tb.display_output ;
    %vpi_call 2 85 "$display", "Output Matrix (%0d x %0d):", P_00000000029bacc0, P_00000000029bacf8 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029ae3b0_0, 0, 32;
T_1.4 ;
    %load/vec4 v00000000029ae3b0_0;
    %pad/s 66;
    %cmpi/s 3, 0, 66;
    %jmp/0xz T_1.5, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029ad7d0_0, 0, 32;
T_1.6 ;
    %load/vec4 v00000000029ad7d0_0;
    %pad/s 66;
    %cmpi/s 3, 0, 66;
    %jmp/0xz T_1.7, 5;
    %load/vec4 v0000000002a0ffa0_0;
    %pushi/vec4 64, 0, 68;
    %load/vec4 v00000000029ae3b0_0;
    %pad/s 66;
    %muli 3, 0, 66;
    %load/vec4 v00000000029ad7d0_0;
    %pad/s 66;
    %add;
    %muli 8, 0, 66;
    %pad/s 68;
    %sub;
    %part/s 8;
    %vpi_call 2 88 "$write", "%d ", S<0,vec4,u8> {1 0 0};
    %load/vec4 v00000000029ad7d0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000029ad7d0_0, 0, 32;
    %jmp T_1.6;
T_1.7 ;
    %vpi_call 2 90 "$write", "\012" {0 0 0};
    %load/vec4 v00000000029ae3b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000029ae3b0_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    %end;
S_00000000029b95a0 .scope task, "display_padded_input" "display_padded_input" 2 54, 2 54 0, S_00000000029a83a0;
 .timescale -9 -12;
v00000000029ae450_0 .var/i "i", 31 0;
v00000000029ad230_0 .var/i "j", 31 0;
TD_Conv1D_tb.display_padded_input ;
    %vpi_call 2 57 "$display", "Padded Input Array (%0d x %0d):", P_00000000029bad68, P_00000000029bada0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029ae450_0, 0, 32;
T_2.8 ;
    %load/vec4 v00000000029ae450_0;
    %pad/s 65;
    %cmpi/s 7, 0, 65;
    %jmp/0xz T_2.9, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029ad230_0, 0, 32;
T_2.10 ;
    %load/vec4 v00000000029ad230_0;
    %pad/s 65;
    %cmpi/s 7, 0, 65;
    %jmp/0xz T_2.11, 5;
    %load/vec4 v0000000002a0eb00_0;
    %pushi/vec4 384, 0, 67;
    %load/vec4 v00000000029ae450_0;
    %pad/s 65;
    %muli 7, 0, 65;
    %load/vec4 v00000000029ad230_0;
    %pad/s 65;
    %add;
    %muli 8, 0, 65;
    %pad/s 67;
    %sub;
    %part/s 8;
    %vpi_call 2 60 "$write", "%d ", S<0,vec4,u8> {1 0 0};
    %load/vec4 v00000000029ad230_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000029ad230_0, 0, 32;
    %jmp T_2.10;
T_2.11 ;
    %vpi_call 2 62 "$write", "\012" {0 0 0};
    %load/vec4 v00000000029ae450_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000029ae450_0, 0, 32;
    %jmp T_2.8;
T_2.9 ;
    %end;
S_00000000029b9720 .scope module, "dut" "Conv1D" 2 40, 3 1 0, S_00000000029a83a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "start"
    .port_info 3 /INPUT 392 "padded_array"
    .port_info 4 /INPUT 72 "kernel"
    .port_info 5 /OUTPUT 72 "output_array"
    .port_info 6 /OUTPUT 1 "done"
P_0000000002a0d770 .param/l "COMPUTING" 1 3 24, C4<01>;
P_0000000002a0d7a8 .param/l "DATA_WIDTH" 0 3 12, +C4<00000000000000000000000000001000>;
P_0000000002a0d7e0 .param/l "DONE" 1 3 25, C4<10>;
P_0000000002a0d818 .param/l "H" 0 3 2, +C4<00000000000000000000000000000011>;
P_0000000002a0d850 .param/l "IDLE" 1 3 23, C4<00>;
P_0000000002a0d888 .param/l "K_H" 0 3 4, +C4<00000000000000000000000000000011>;
P_0000000002a0d8c0 .param/l "K_W" 0 3 5, +C4<00000000000000000000000000000011>;
P_0000000002a0d8f8 .param/l "OUTPUT_SIZE_H" 0 3 8, +C4<000000000000000000000000000000000000000000000000000000000000000011>;
P_0000000002a0d930 .param/l "OUTPUT_SIZE_W" 0 3 9, +C4<000000000000000000000000000000000000000000000000000000000000000011>;
P_0000000002a0d968 .param/l "P" 0 3 7, +C4<00000000000000000000000000000010>;
P_0000000002a0d9a0 .param/l "PADDED_SIZE_H" 0 3 10, +C4<00000000000000000000000000000000000000000000000000000000000000111>;
P_0000000002a0d9d8 .param/l "PADDED_SIZE_W" 0 3 11, +C4<00000000000000000000000000000000000000000000000000000000000000111>;
P_0000000002a0da10 .param/l "S" 0 3 6, +C4<00000000000000000000000000000010>;
P_0000000002a0da48 .param/l "W" 0 3 3, +C4<00000000000000000000000000000011>;
v00000000029ad4b0_0 .net *"_s0", 64 0, L_0000000002a0f780;  1 drivers
L_0000000002d70118 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000029ae270_0 .net *"_s11", 61 0, L_0000000002d70118;  1 drivers
v00000000029ad410_0 .net *"_s12", 64 0, L_0000000002a0f000;  1 drivers
L_0000000002d70160 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v00000000029ad9b0_0 .net/2u *"_s14", 64 0, L_0000000002d70160;  1 drivers
v00000000029adaf0_0 .net *"_s17", 64 0, L_0000000002a0fbe0;  1 drivers
v00000000029aedb0_0 .net *"_s18", 64 0, L_0000000002a0f6e0;  1 drivers
L_0000000002d701a8 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000029ae770_0 .net *"_s21", 61 0, L_0000000002d701a8;  1 drivers
L_0000000002d701f0 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000000029adb90_0 .net/2u *"_s22", 64 0, L_0000000002d701f0;  1 drivers
v00000000029adcd0_0 .net *"_s25", 64 0, L_0000000002a0e740;  1 drivers
v00000000029ae9f0_0 .net *"_s26", 64 0, L_0000000002a0eba0;  1 drivers
L_0000000002d70238 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000029aee50_0 .net *"_s29", 61 0, L_0000000002d70238;  1 drivers
L_0000000002d70088 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000029aef90_0 .net *"_s3", 61 0, L_0000000002d70088;  1 drivers
v00000000029ade10_0 .net *"_s30", 64 0, L_0000000002a0fe60;  1 drivers
v00000000029aeb30_0 .net *"_s32", 64 0, L_0000000002a0ec40;  1 drivers
v00000000029aeef0_0 .net *"_s36", 31 0, L_0000000002a0eec0;  1 drivers
L_0000000002d70280 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000029ad870_0 .net *"_s39", 28 0, L_0000000002d70280;  1 drivers
L_0000000002d700d0 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000000029ae950_0 .net/2u *"_s4", 64 0, L_0000000002d700d0;  1 drivers
L_0000000002d702c8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v00000000029ad2d0_0 .net/2u *"_s40", 31 0, L_0000000002d702c8;  1 drivers
v00000000029aea90_0 .net *"_s43", 31 0, L_0000000002a0ff00;  1 drivers
v00000000029af030_0 .net *"_s44", 31 0, L_0000000002a0f640;  1 drivers
L_0000000002d70310 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000029af0d0_0 .net *"_s47", 28 0, L_0000000002d70310;  1 drivers
v00000000029aebd0_0 .net *"_s48", 31 0, L_0000000002a0e240;  1 drivers
v00000000029adc30_0 .net *"_s7", 64 0, L_0000000002a0f3c0;  1 drivers
v00000000029add70_0 .net *"_s8", 64 0, L_0000000002a0ee20;  1 drivers
v00000000029ae1d0_0 .var "accumulation", 0 7;
v00000000029ad550_0 .net "clk", 0 0, v0000000002a0e6a0_0;  1 drivers
v00000000029adf50_0 .var "done", 0 0;
v00000000029ad5f0_0 .var "i", 0 2;
v00000000029ad690_0 .var "j", 0 2;
v00000000029aec70_0 .net "kernel", 0 71, v0000000002a0ea60_0;  1 drivers
v00000000029adff0_0 .net "kernel_idx", 0 4, L_0000000002a0ece0;  1 drivers
v00000000029aed10_0 .var "ki", 0 2;
v00000000029ad730_0 .var "kj", 0 2;
v00000000029ad910_0 .var "next_state", 1 0;
v00000000029ae090_0 .var "output_array", 0 71;
v00000000029ae130_0 .net "padded_array", 0 391, v0000000002a0eb00_0;  1 drivers
v00000000029ae310_0 .net "padded_idx", 0 6, L_0000000002a0fdc0;  1 drivers
v0000000002a0e4c0_0 .net "rst_n", 0 0, v0000000002a0f5a0_0;  1 drivers
v0000000002a0e380_0 .net "start", 0 0, v0000000002a0e1a0_0;  1 drivers
v0000000002a0f500_0 .var "state", 1 0;
E_00000000029b0ff0/0 .event negedge, v0000000002a0e4c0_0;
E_00000000029b0ff0/1 .event posedge, v00000000029ad550_0;
E_00000000029b0ff0 .event/or E_00000000029b0ff0/0, E_00000000029b0ff0/1;
E_00000000029b0fb0 .event edge, v0000000002a0f500_0, v0000000002a0e380_0, v00000000029ad5f0_0;
L_0000000002a0f780 .concat [ 3 62 0 0], v00000000029ad5f0_0, L_0000000002d70088;
L_0000000002a0f3c0 .arith/mult 65, L_0000000002a0f780, L_0000000002d700d0;
L_0000000002a0ee20 .concat [ 3 62 0 0], v00000000029aed10_0, L_0000000002d70118;
L_0000000002a0f000 .arith/sum 65, L_0000000002a0f3c0, L_0000000002a0ee20;
L_0000000002a0fbe0 .arith/mult 65, L_0000000002a0f000, L_0000000002d70160;
L_0000000002a0f6e0 .concat [ 3 62 0 0], v00000000029ad690_0, L_0000000002d701a8;
L_0000000002a0e740 .arith/mult 65, L_0000000002a0f6e0, L_0000000002d701f0;
L_0000000002a0eba0 .concat [ 3 62 0 0], v00000000029ad730_0, L_0000000002d70238;
L_0000000002a0fe60 .arith/sum 65, L_0000000002a0e740, L_0000000002a0eba0;
L_0000000002a0ec40 .arith/sum 65, L_0000000002a0fbe0, L_0000000002a0fe60;
L_0000000002a0fdc0 .part L_0000000002a0ec40, 0, 7;
L_0000000002a0eec0 .concat [ 3 29 0 0], v00000000029aed10_0, L_0000000002d70280;
L_0000000002a0ff00 .arith/mult 32, L_0000000002a0eec0, L_0000000002d702c8;
L_0000000002a0f640 .concat [ 3 29 0 0], v00000000029ad730_0, L_0000000002d70310;
L_0000000002a0e240 .arith/sum 32, L_0000000002a0ff00, L_0000000002a0f640;
L_0000000002a0ece0 .part L_0000000002a0e240, 0, 5;
    .scope S_00000000029b9720;
T_3 ;
    %wait E_00000000029b0ff0;
    %load/vec4 v0000000002a0e4c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000002a0f500_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000000029ad910_0;
    %assign/vec4 v0000000002a0f500_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000029b9720;
T_4 ;
    %wait E_00000000029b0fb0;
    %load/vec4 v0000000002a0f500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000029ad910_0, 0, 2;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0000000002a0e380_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.5, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_4.6, 8;
T_4.5 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_4.6, 8;
 ; End of false expr.
    %blend;
T_4.6;
    %store/vec4 v00000000029ad910_0, 0, 2;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v00000000029ad5f0_0;
    %pad/u 66;
    %cmpi/e 3, 0, 66;
    %flag_mov 8, 4;
    %jmp/0 T_4.7, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_4.8, 8;
T_4.7 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_4.8, 8;
 ; End of false expr.
    %blend;
T_4.8;
    %store/vec4 v00000000029ad910_0, 0, 2;
    %jmp T_4.4;
T_4.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000029ad910_0, 0, 2;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000000029b9720;
T_5 ;
    %wait E_00000000029b0ff0;
    %load/vec4 v0000000002a0e4c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000029ad5f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000029ad690_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000029aed10_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000029ad730_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000029ae1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000029adf50_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000002a0f500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %jmp T_5.5;
T_5.2 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000029ad5f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000029ad690_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000029aed10_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000029ad730_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000029ae1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000029adf50_0, 0;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v00000000029ae1d0_0;
    %load/vec4 v00000000029ae130_0;
    %pushi/vec4 384, 0, 34;
    %load/vec4 v00000000029ae310_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %pad/u 34;
    %sub;
    %part/s 8;
    %load/vec4 v00000000029aec70_0;
    %pushi/vec4 64, 0, 34;
    %load/vec4 v00000000029adff0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %pad/u 34;
    %sub;
    %part/s 8;
    %mul;
    %add;
    %assign/vec4 v00000000029ae1d0_0, 0;
    %load/vec4 v00000000029ad730_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_5.6, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000029ad730_0, 0;
    %load/vec4 v00000000029aed10_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_5.8, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000029aed10_0, 0;
    %load/vec4 v00000000029ae1d0_0;
    %load/vec4 v00000000029ae130_0;
    %pushi/vec4 384, 0, 34;
    %load/vec4 v00000000029ae310_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %pad/u 34;
    %sub;
    %part/s 8;
    %load/vec4 v00000000029aec70_0;
    %pushi/vec4 64, 0, 34;
    %load/vec4 v00000000029adff0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %pad/u 34;
    %sub;
    %part/s 8;
    %mul;
    %add;
    %ix/load 5, 0, 0;
    %pushi/vec4 64, 0, 68;
    %load/vec4 v00000000029ad5f0_0;
    %pad/u 66;
    %muli 3, 0, 66;
    %load/vec4 v00000000029ad690_0;
    %pad/u 66;
    %add;
    %muli 8, 0, 66;
    %pad/u 68;
    %sub;
    %ix/vec4/s 4;
    %assign/vec4/off/d v00000000029ae090_0, 4, 5;
    %load/vec4 v00000000029ad690_0;
    %pad/u 66;
    %cmpi/e 2, 0, 66;
    %jmp/0xz  T_5.10, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000029ad690_0, 0;
    %load/vec4 v00000000029ad5f0_0;
    %addi 1, 0, 3;
    %assign/vec4 v00000000029ad5f0_0, 0;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v00000000029ad690_0;
    %addi 1, 0, 3;
    %assign/vec4 v00000000029ad690_0, 0;
T_5.11 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000029ae1d0_0, 0;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v00000000029aed10_0;
    %addi 1, 0, 3;
    %assign/vec4 v00000000029aed10_0, 0;
T_5.9 ;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v00000000029ad730_0;
    %addi 1, 0, 3;
    %assign/vec4 v00000000029ad730_0, 0;
T_5.7 ;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000029adf50_0, 0;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000029a83a0;
T_6 ;
    %delay 1000, 0;
    %load/vec4 v0000000002a0e6a0_0;
    %inv;
    %store/vec4 v0000000002a0e6a0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_00000000029a83a0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a0e6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a0f5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a0e1a0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a0f5a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 392;
    %store/vec4 v0000000002a0eb00_0, 0, 392;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000002a0eb00_0, 4, 8;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 248, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000002a0eb00_0, 4, 8;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000002a0eb00_0, 4, 8;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 200, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000002a0eb00_0, 4, 8;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000002a0eb00_0, 4, 8;
    %pushi/vec4 6, 0, 8;
    %ix/load 4, 184, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000002a0eb00_0, 4, 8;
    %pushi/vec4 7, 0, 8;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000002a0eb00_0, 4, 8;
    %pushi/vec4 8, 0, 8;
    %ix/load 4, 136, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000002a0eb00_0, 4, 8;
    %pushi/vec4 9, 0, 8;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000002a0eb00_0, 4, 8;
    %pushi/vec4 0, 0, 72;
    %store/vec4 v0000000002a0ea60_0, 0, 72;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000002a0ea60_0, 4, 8;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000002a0ea60_0, 4, 8;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000002a0ea60_0, 4, 8;
    %vpi_call 2 146 "$display", "Start calculate:" {0 0 0};
    %vpi_call 2 147 "$display", "The size of the input array that has been filled: %0d x %0d", P_00000000029bad68, P_00000000029bada0 {0 0 0};
    %fork TD_Conv1D_tb.display_padded_input, S_00000000029b95a0;
    %join;
    %vpi_call 2 150 "$display", "Convolution kernel size: %0d x %0d", P_00000000029bac50, P_00000000029bac88 {0 0 0};
    %fork TD_Conv1D_tb.display_kernel, S_0000000002980f80;
    %join;
    %vpi_call 2 153 "$display", "Step size: %0d", P_00000000029badd8 {0 0 0};
    %vpi_call 2 154 "$display", "Expected output size: %0d x %0d", P_00000000029bacc0, P_00000000029bacf8 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a0e1a0_0, 0, 1;
    %wait E_00000000029b0f70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a0e1a0_0, 0, 1;
    %wait E_00000000029b1770;
    %delay 10000, 0;
    %fork TD_Conv1D_tb.display_output, S_0000000002981100;
    %join;
    %delay 20000, 0;
    %vpi_call 2 170 "$display", "Test completion" {0 0 0};
    %vpi_call 2 171 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_00000000029a83a0;
T_8 ;
    %vpi_call 2 181 "$dumpfile", "./output/Conv1D_tb.vcd" {0 0 0};
    %vpi_call 2 182 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000000029a83a0 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\Conv1D_tb.v";
    ".\Conv1D.v";
