# 1 "arch/arm/boot/dts/qcom-ipq8064-v3.0-ap160.dts"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/qcom-ipq8064-v3.0-ap160.dts"
# 17 "arch/arm/boot/dts/qcom-ipq8064-v3.0-ap160.dts"
# 1 "arch/arm/boot/dts/qcom-ipq8064-v3.0.dtsi" 1
# 17 "arch/arm/boot/dts/qcom-ipq8064-v3.0.dtsi"
# 1 "arch/arm/boot/dts/qcom-ipq8064-v2.0.dtsi" 1
# 17 "arch/arm/boot/dts/qcom-ipq8064-v2.0.dtsi"
# 1 "arch/arm/boot/dts/qcom-ipq8064.dtsi" 1
# 16 "arch/arm/boot/dts/qcom-ipq8064.dtsi"
/dts-v1/;

# 1 "arch/arm/boot/dts/skeleton.dtsi" 1






/ {
 #address-cells = <1>;
 #size-cells = <1>;
 chosen { };
 aliases { };
 memory { device_type = "memory"; reg = <0 0>; };
};
# 19 "arch/arm/boot/dts/qcom-ipq8064.dtsi" 2
# 1 "./arch/arm/boot/dts/include/dt-bindings/clock/qcom,gcc-ipq806x.h" 1
# 20 "arch/arm/boot/dts/qcom-ipq8064.dtsi" 2
# 1 "./arch/arm/boot/dts/include/dt-bindings/mfd/qcom-rpm.h" 1
# 21 "arch/arm/boot/dts/qcom-ipq8064.dtsi" 2
# 1 "./arch/arm/boot/dts/include/dt-bindings/clock/qcom,lcc-ipq806x.h" 1
# 22 "arch/arm/boot/dts/qcom-ipq8064.dtsi" 2
# 1 "./arch/arm/boot/dts/include/dt-bindings/soc/qcom,gsbi.h" 1
# 23 "arch/arm/boot/dts/qcom-ipq8064.dtsi" 2
# 1 "./arch/arm/boot/dts/include/dt-bindings/reset/qcom,gcc-ipq806x.h" 1
# 24 "arch/arm/boot/dts/qcom-ipq8064.dtsi" 2
# 1 "./arch/arm/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 1







# 1 "./arch/arm/boot/dts/include/dt-bindings/interrupt-controller/irq.h" 1
# 9 "./arch/arm/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 2
# 25 "arch/arm/boot/dts/qcom-ipq8064.dtsi" 2
# 1 "./arch/arm/boot/dts/include/dt-bindings/gpio/gpio.h" 1
# 26 "arch/arm/boot/dts/qcom-ipq8064.dtsi" 2

/ {
 model = "Qualcomm IPQ8064";
 compatible = "qcom,ipq8064";
 interrupt-parent = <&intc>;

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu@0 {
   compatible = "qcom,krait";
   enable-method = "qcom,kpss-acc-v1";
   device_type = "cpu";
   reg = <0>;
   next-level-cache = <&L2>;
   qcom,acc = <&acc0>;
   qcom,saw = <&saw0>;
   clocks = <&kraitcc 0>;
   clock-names = "cpu";
   clock-latency = <100000>;
   core-supply = <&smb208_s2a>;
   voltage-tolerance = <5>;
   cpu_fab_threshold = <1000000000>;
  };

  cpu@1 {
   compatible = "qcom,krait";
   enable-method = "qcom,kpss-acc-v1";
   device_type = "cpu";
   reg = <1>;
   next-level-cache = <&L2>;
   qcom,acc = <&acc1>;
   qcom,saw = <&saw1>;
   clocks = <&kraitcc 1>;
   clock-names = "cpu";
   clock-latency = <100000>;
   core-supply = <&smb208_s2b>;
   cpu_fab_threshold = <1000000000>;
  };

  L2: l2-cache {
   compatible = "cache";
   cache-level = <2>;
   clocks = <&kraitcc 4>;
   clock-names = "cache";
   cache-points-kHz = <

    1200000 1150000 1200000
    1000000 1100000 600000
     384000 1100000 384000
   >;
   vdd_dig-supply = <&smb208_s1a>;
  };
 };

 thermal-zones {
  tsens_tz_sensor0 {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tsens 0>;

   trips {
    cpu-critical-hi {
     temperature = <125>;
     hysteresis = <2>;
     type = "critical_high";
    };

    cpu-config-hi {
     temperature = <105>;
     hysteresis = <2>;
     type = "configurable_hi";
    };

    cpu-config-lo {
     temperature = <95>;
     hysteresis = <2>;
     type = "configurable_lo";
    };

    cpu-critical-low {
     temperature = <0>;
     hysteresis = <2>;
     type = "critical_low";
    };
   };
  };

  tsens_tz_sensor1 {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tsens 1>;

   trips {
    cpu-critical-hi {
     temperature = <125>;
     hysteresis = <2>;
     type = "critical_high";
    };

    cpu-config-hi {
     temperature = <105>;
     hysteresis = <2>;
     type = "configurable_hi";
    };

    cpu-config-lo {
     temperature = <95>;
     hysteresis = <2>;
     type = "configurable_lo";
    };

    cpu-critical-low {
     temperature = <0>;
     hysteresis = <2>;
     type = "critical_low";
    };
   };
  };

  tsens_tz_sensor2 {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tsens 2>;

   trips {
    cpu-critical-hi {
     temperature = <125>;
     hysteresis = <2>;
     type = "critical_high";
    };

    cpu-config-hi {
     temperature = <105>;
     hysteresis = <2>;
     type = "configurable_hi";
    };

    cpu-config-lo {
     temperature = <95>;
     hysteresis = <2>;
     type = "configurable_lo";
    };

    cpu-critical-low {
     temperature = <0>;
     hysteresis = <2>;
     type = "critical_low";
    };
   };
  };

  tsens_tz_sensor3 {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tsens 3>;

   trips {
    cpu-critical-hi {
     temperature = <125>;
     hysteresis = <2>;
     type = "critical_high";
    };

    cpu-config-hi {
     temperature = <105>;
     hysteresis = <2>;
     type = "configurable_hi";
    };

    cpu-config-lo {
     temperature = <95>;
     hysteresis = <2>;
     type = "configurable_lo";
    };

    cpu-critical-low {
     temperature = <0>;
     hysteresis = <2>;
     type = "critical_low";
    };
   };
  };

  tsens_tz_sensor4 {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tsens 4>;

   trips {
    cpu-critical-hi {
     temperature = <125>;
     hysteresis = <2>;
     type = "critical_high";
    };

    cpu-config-hi {
     temperature = <105>;
     hysteresis = <2>;
     type = "configurable_hi";
    };

    cpu-config-lo {
     temperature = <95>;
     hysteresis = <2>;
     type = "configurable_lo";
    };

    cpu-critical-low {
     temperature = <0>;
     hysteresis = <2>;
     type = "critical_low";
    };
   };
  };

  tsens_tz_sensor5 {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tsens 5>;

   trips {
    cpu-critical-hi {
     temperature = <125>;
     hysteresis = <2>;
     type = "critical_high";
    };

    cpu-config-hi {
     temperature = <105>;
     hysteresis = <2>;
     type = "configurable_hi";
    };

    cpu-config-lo {
     temperature = <95>;
     hysteresis = <2>;
     type = "configurable_lo";
    };

    cpu-critical-low {
     temperature = <0>;
     hysteresis = <2>;
     type = "critical_low";
    };
   };
  };

  tsens_tz_sensor6 {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tsens 6>;

   trips {
    cpu-critical-hi {
     temperature = <125>;
     hysteresis = <2>;
     type = "critical_high";
    };

    cpu-config-hi {
     temperature = <105>;
     hysteresis = <2>;
     type = "configurable_hi";
    };

    cpu-config-lo {
     temperature = <95>;
     hysteresis = <2>;
     type = "configurable_lo";
    };

    cpu-critical-low {
     temperature = <0>;
     hysteresis = <2>;
     type = "critical_low";
    };
   };
  };

  tsens_tz_sensor7 {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tsens 7>;

   trips {
    cpu-critical-hi {
     temperature = <125>;
     hysteresis = <2>;
     type = "critical_high";
    };

    cpu-config-hi {
     temperature = <105>;
     hysteresis = <2>;
     type = "configurable_hi";
    };

    cpu-config-lo {
     temperature = <95>;
     hysteresis = <2>;
     type = "configurable_lo";
    };

    cpu-critical-low {
     temperature = <0>;
     hysteresis = <2>;
     type = "critical_low";
    };
   };
  };

  tsens_tz_sensor8 {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tsens 8>;

   trips {
    cpu-critical-hi {
     temperature = <125>;
     hysteresis = <2>;
     type = "critical_high";
    };

    cpu-config-hi {
     temperature = <105>;
     hysteresis = <2>;
     type = "configurable_hi";
    };

    cpu-config-lo {
     temperature = <95>;
     hysteresis = <2>;
     type = "configurable_lo";
    };

    cpu-critical-low {
     temperature = <0>;
     hysteresis = <2>;
     type = "critical_low";
    };
   };
  };

  tsens_tz_sensor9 {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tsens 9>;

   trips {
    cpu-critical-hi {
     temperature = <125>;
     hysteresis = <2>;
     type = "critical_high";
    };

    cpu-config-hi {
     temperature = <105>;
     hysteresis = <2>;
     type = "configurable_hi";
    };

    cpu-config-lo {
     temperature = <95>;
     hysteresis = <2>;
     type = "configurable_lo";
    };

    cpu-critical-low {
     temperature = <0>;
     hysteresis = <2>;
     type = "critical_low";
    };
   };
  };

  tsens_tz_sensor10 {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tsens 10>;

   trips {
    cpu-critical-hi {
     temperature = <125>;
     hysteresis = <2>;
     type = "critical_high";
    };

    cpu-config-hi {
     temperature = <105>;
     hysteresis = <2>;
     type = "configurable_hi";
    };

    cpu-config-lo {
     temperature = <95>;
     hysteresis = <2>;
     type = "configurable_lo";
    };

    cpu-critical-low {
     temperature = <0>;
     hysteresis = <2>;
     type = "critical_low";
    };
   };
  };
 };

 cpu-pmu {
  compatible = "qcom,krait-pmu";
  interrupts = <1 10 0x304>;
 };

 reserved-memory {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  nss@40000000 {
   reg = <0x40000000 0x1000000>;
   no-map;
  };

  smem: smem@41000000 {
   reg = <0x41000000 0x200000>;
   no-map;
  };

  wifi_dump@44000000 {
   reg = <0x44000000 0x600000>;
   no-map;
  };

  wigig_dump@44400000 {
   reg = <0x44400000 0x200000>;
   no-map;
  };

  tzapp: tzapp@44600000 {
   reg = <0x44600000 0x200000>;
   no-map;
  };
 };

 clocks {
  sleep_clk: sleep_clk {
   compatible = "fixed-clock";
   clock-frequency = <32768>;
   #clock-cells = <0>;
  };
 };

 kraitcc: clock-controller {
  compatible = "qcom,krait-cc-v1";
  #clock-cells = <1>;
 };

 qcom,pvs {
  qcom,pvs-format-a;
  qcom,speed0-pvs0-bin-v0 =
   < 1400000000 1250000 >,
   < 1200000000 1200000 >,
   < 1000000000 1150000 >,
    < 800000000 1100000 >,
    < 600000000 1050000 >,
    < 384000000 1000000 >;

  qcom,speed0-pvs1-bin-v0 =
   < 1400000000 1175000 >,
   < 1200000000 1125000 >,
   < 1000000000 1075000 >,
    < 800000000 1025000 >,
    < 600000000 975000 >,
    < 384000000 925000 >;

  qcom,speed0-pvs2-bin-v0 =
   < 1400000000 1125000 >,
   < 1200000000 1075000 >,
   < 1000000000 1025000 >,
    < 800000000 995000 >,
    < 600000000 925000 >,
    < 384000000 875000 >;

  qcom,speed0-pvs3-bin-v0 =
   < 1400000000 1050000 >,
   < 1200000000 1000000 >,
   < 1000000000 950000 >,
    < 800000000 900000 >,
    < 600000000 850000 >,
    < 384000000 800000 >;
 };

 nss-common {
  compatible = "qcom,nss-common";
  reg = <0x03000000 0x00001000>;
  reg-names = "nss_fpb_base";
  clocks = <&gcc 284>, <&gcc 283>,
    <&nss_fabric0_clk>, <&nss_fabric1_clk>;
  clock-names = "nss-core-clk", "nss-tcm-clk", "nss-fab0-clk",
         "nss-fab0-clk";
  nss_core-supply = <&smb208_s1b>;
  nss_core_vdd_nominal = <1100000>;
  nss_core_vdd_high = <1150000>;
  nss_core_threshold_freq = <733000000>;
 };

 fab-scaling {
  compatible = "qcom,fab-scaling";
  clocks = <&apps_fabric_clk>, <&ebi1_clk>;
  clock-names = "apps-fab-clk", "ddr-fab-clk";
  fab_freq_high = <533000000>;
  fab_freq_nominal = <400000000>;
        };

 qseecom {
  compatible = "ipq8064-qseecom";
 };

 firmware {
  scm {
   compatible = "qcom,scm-ipq806x";
  };
  qfprom {
   compatible = "qcom,qfprom-sec";
   img-addr = <0x44000000>;
   img-size = <0x600000>;
  };
 };

 soc: soc {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  compatible = "simple-bus";

  lpass@28100000 {
   compatible = "qcom,lpass-cpu";
   status = "disabled";
   clocks = <&lcc 11>,
     <&lcc 2>,
     <&lcc 5>;
   clock-names = "ahbix-clk",
     "mi2s-osr-clk",
     "mi2s-bit-clk";
   interrupts = <0 85 1>;
   interrupt-names = "lpass-irq-lpaif";
   reg = <0x28100000 0x10000>;
   reg-names = "lpass-lpaif";
  };

  nss0: nss@40000000 {
   compatible = "qcom,nss";
   qcom,low-frequency = <110000000>;
   qcom,mid-frequency = <550000000>;
   qcom,max-frequency = <733000000>;
  };

  nss1: nss@40800000 {
   compatible = "qcom,nss";
   qcom,low-frequency = <110000000>;
   qcom,mid-frequency = <550000000>;
   qcom,max-frequency = <733000000>;
  };

  rpm@108000 {
   compatible = "qcom,rpm-ipq8064";
   reg = <0x108000 0x1000>;
   qcom,ipc = <&l2cc 0x8 2>;

   interrupts = <0 19 0>,
         <0 21 0>,
         <0 22 0>;
   interrupt-names = "ack",
       "err",
       "wakeup";

   #address-cells = <1>;
   #size-cells = <0>;

   regulators {
    compatible = "qcom,rpm-smb208-regulators";
    smb208_s1a: s1a {
     regulator-min-microvolt = <1050000>;
     regulator-max-microvolt = <1150000>;

     qcom,switch-mode-frequency = <1200000>;
    };

    smb208_s1b: s1b {
     regulator-min-microvolt = <1050000>;
     regulator-max-microvolt = <1150000>;

     qcom,switch-mode-frequency = <1200000>;
    };

    smb208_s2a: s2a {
     regulator-min-microvolt = < 800000>;
     regulator-max-microvolt = <1250000>;

     qcom,switch-mode-frequency = <1200000>;
    };

    smb208_s2b: s2b {
     regulator-min-microvolt = < 800000>;
     regulator-max-microvolt = <1250000>;

     qcom,switch-mode-frequency = <1200000>;
    };
   };

   cxo_clk: cxo-clk {
    #clock-cells = <0>;
    compatible = "qcom,rpm-clk";
    reg = <9>;
    qcom,rpm-clk-name = "cxo";
    qcom,rpm-clk-freq = <25000000>;
    qcom,rpm-clk-active-only;
   };

   pxo_clk: pxo-clk {
    #clock-cells = <0>;
    compatible = "qcom,rpm-clk";
    reg = <123>;
    qcom,rpm-clk-name = "pxo";
    qcom,rpm-clk-freq = <25000000>;
    qcom,rpm-clk-active-only;
   };

   ebi1_clk: ebi1-clk {
    #clock-cells = <0>;
    compatible = "qcom,rpm-clk";
    reg = <12>;
    qcom,rpm-clk-name = "ebi1";
    qcom,rpm-clk-freq = <533000000>;
    qcom,rpm-clk-active-only;
   };

   apps_fabric_clk: apps-fabric-clk {
    #clock-cells = <0>;
    compatible = "qcom,rpm-clk";
    reg = <2>;
    qcom,rpm-clk-name = "apps-fabric";
    qcom,rpm-clk-freq = <533000000>;
    qcom,rpm-clk-active-only;
   };

   nss_fabric0_clk: nss-fabric0-clk {
    #clock-cells = <0>;
    compatible = "qcom,rpm-clk";
    reg = <134>;
    qcom,rpm-clk-name = "nss-fabric0";
    qcom,rpm-clk-freq = <533000000>;
    qcom,rpm-clk-active-only;
   };

   nss_fabric1_clk: nss-fabric1-clk {
    #clock-cells = <0>;
    compatible = "qcom,rpm-clk";
    reg = <135>;
    qcom,rpm-clk-name = "nss-fabric1";
    qcom,rpm-clk-freq = <266500000>;
    qcom,rpm-clk-active-only;
   };
  };

  qcom,rpm-log@10c0c8 {
   compatible = "qcom,rpm-log";
   reg = <0x0010c0c8 0x00002000>;
   qcom,offset-version = <4>;
   qcom,reg-offsets = <0x00000080 0x000000A0>;
   qcom,rpm-log-len = <0x1800>;
  };

  qcom_pinmux: pinmux@800000 {
   compatible = "qcom,ipq8064-pinctrl";
   reg = <0x800000 0x4000>;

   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   interrupts = <0 16 0x4>;

   pcie0_pins: pcie0_pinmux {
    mux {
     pins = "gpio3";
     function = "pcie1_rst";
     drive-strength = <12>;
     bias-disable;
    };
   };

   pcie1_pins: pcie1_pinmux {
    mux {
     pins = "gpio48";
     function = "pcie2_rst";
     drive-strength = <12>;
     bias-disable;
    };
   };

   pcie2_pins: pcie2_pinmux {
    mux {
     pins = "gpio63";
     function = "pcie3_rst";
     drive-strength = <12>;
     bias-disable;
    };
   };
  };

  intc: interrupt-controller@2000000 {
   compatible = "qcom,msm-qgic2";
   interrupt-controller;
   #interrupt-cells = <3>;
   reg = <0x02000000 0x1000>,
         <0x02002000 0x1000>;
  };

  timer@200a000 {
   compatible = "qcom,kpss-timer", "qcom,msm-timer";
   interrupts = <1 1 0x301>,
         <1 2 0x301>,
         <1 3 0x301>,
         <1 4 0x301>,
         <1 5 0x301>;
   reg = <0x0200a000 0x100>;
   clock-frequency = <25000000>,
       <32768>;
   clocks = <&sleep_clk>;
   clock-names = "sleep";
   cpu-offset = <0x80000>;
  };

  tzlog: qca,tzlog {
   compatible = "qca,tzlog_ipq806x";
  };

  acc0: clock-controller@2088000 {
   compatible = "qcom,kpss-acc-v1";
   reg = <0x02088000 0x1000>, <0x02008000 0x1000>;
   clock-output-names = "acpu0_aux";
  };

  acc1: clock-controller@2098000 {
   compatible = "qcom,kpss-acc-v1";
   reg = <0x02098000 0x1000>, <0x02008000 0x1000>;
   clock-output-names = "acpu1_aux";
  };

  l2cc: clock-controller@2011000 {
   compatible = "qcom,kpss-gcc", "syscon";
   reg = <0x2011000 0x1000>;
   clock-output-names = "acpu_l2_aux";
   };

  saw0: regulator@2089000 {
   compatible = "qcom,saw2";
   reg = <0x02089000 0x1000>, <0x02009000 0x1000>;
   regulator;
  };

  saw1: regulator@2099000 {
   compatible = "qcom,saw2";
   reg = <0x02099000 0x1000>, <0x02009000 0x1000>;
   regulator;
  };

  gsbi1: gsbi@12440000 {
   compatible = "qcom,gsbi-v1.0.0";
   reg = <0x12440000 0x1000>;
   clocks = <&gcc 127>;
   clock-names = "iface";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;
   status = "disabled";

   i2c@12460000 {
    compatible = "qcom,i2c-qup-v1.1.1";
    reg = <0x12460000 0x1000>;
    interrupts = <0 194 0>;

    clocks = <&gcc 135>,
      <&gcc 127>;
    clock-names = "core", "iface";
    status = "disabled";

    #address-cells = <1>;
    #size-cells = <0>;
   };

  };

  gsbi2: gsbi@12480000 {
   compatible = "qcom,gsbi-v1.0.0";
   cell-index = <2>;
   reg = <0x12480000 0x100>;
   clocks = <&gcc 128>;
   clock-names = "iface";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;
   status = "disabled";

   syscon-tcsr = <&tcsr>;

   uart2: serial@12490000 {
    compatible = "qcom,msm-uartdm-v1.3", "qcom,msm-uartdm";
    reg = <0x12490000 0x1000>,
          <0x12480000 0x1000>;
    interrupts = <0 195 0x0>;
    clocks = <&gcc 151>, <&gcc 128>;
    clock-names = "core", "iface";
    status = "disabled";
   };

   i2c@124a0000 {
    compatible = "qcom,i2c-qup-v1.1.1";
    reg = <0x124a0000 0x1000>;
    interrupts = <0 196 0>;

    clocks = <&gcc 137>, <&gcc 128>;
    clock-names = "core", "iface";
    status = "disabled";

    #address-cells = <1>;
    #size-cells = <0>;
   };

  };

  gsbi4: gsbi@16300000 {
   compatible = "qcom,gsbi-v1.0.0";
   cell-index = <4>;
   reg = <0x16300000 0x100>;
   clocks = <&gcc 130>;
   clock-names = "iface";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;
   status = "disabled";

   syscon-tcsr = <&tcsr>;

   uart4: serial@16340000 {
    compatible = "qcom,msm-uartdm-v1.3", "qcom,msm-uartdm";
    reg = <0x16340000 0x1000>,
          <0x16300000 0x1000>;
    interrupts = <0 152 0x0>;
    clocks = <&gcc 155>, <&gcc 130>;
    clock-names = "core", "iface";
    status = "disabled";
    tx-watermark = <0>;
   };

   i2c@16380000 {
    compatible = "qcom,i2c-qup-v1.1.1";
    reg = <0x16380000 0x1000>;
    interrupts = <0 153 0>;

    clocks = <&gcc 141>, <&gcc 130>;
    clock-names = "core", "iface";
    status = "disabled";

    #address-cells = <1>;
    #size-cells = <0>;
   };
  };

  gsbi5: gsbi@1a200000 {
   compatible = "qcom,gsbi-v1.0.0";
   cell-index = <5>;
   reg = <0x1a200000 0x100>;
   clocks = <&gcc 131>;
   clock-names = "iface";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;
   status = "disabled";

   syscon-tcsr = <&tcsr>;

   uart5: serial@1a240000 {
    compatible = "qcom,msm-uartdm-v1.3", "qcom,msm-uartdm";
    reg = <0x1a240000 0x1000>,
          <0x1a200000 0x1000>;
    interrupts = <0 154 0x0>;
    clocks = <&gcc 157>, <&gcc 131>;
    clock-names = "core", "iface";
    status = "disabled";
   };

   i2c@1a280000 {
    compatible = "qcom,i2c-qup-v1.1.1";
    reg = <0x1a280000 0x1000>;
    interrupts = <0 155 0>;

    clocks = <&gcc 143>, <&gcc 131>;
    clock-names = "core", "iface";
    status = "disabled";

    #address-cells = <1>;
    #size-cells = <0>;
   };

   spi@1a280000 {
    compatible = "qcom,spi-qup-v1.1.1";
    reg = <0x1a280000 0x1000>;
    interrupts = <0 155 0>;

    clocks = <&gcc 143>, <&gcc 131>;
    clock-names = "core", "iface";
    status = "disabled";

    #address-cells = <1>;
    #size-cells = <0>;
   };
  };

  sata_phy: sata-phy@1b400000 {
   compatible = "qcom,ipq806x-sata-phy";
   reg = <0x1b400000 0x200>;

   clocks = <&gcc 187>;
   clock-names = "cfg";

   #phy-cells = <0>;
   status = "disabled";
  };

  sata@29000000 {
   compatible = "qcom,ipq806x-ahci";
   reg = <0x29000000 0x180>;

   interrupts = <0 209 0x0>;

   clocks = <&gcc 50>,
     <&gcc 181>,
     <&gcc 186>,
     <&gcc 182>,
     <&gcc 183>,
     <&gcc 184>;
   clock-names = "slave_face", "iface", "core", "src",
     "rxoob", "pmalive";

   assigned-clocks = <&gcc 183>, <&gcc 184>;
   assigned-clock-rates = <100000000>, <100000000>;

   phys = <&sata_phy>;
   phy-names = "sata-phy";

   ports-implemented = <0x1>;
   status = "disabled";
  };

  qcom,ssbi@500000 {
   compatible = "qcom,ssbi";
   reg = <0x00500000 0x1000>;
   qcom,controller-type = "pmic-arbiter";
  };

  qfprom: qfprom@700000 {
   #address-cells = <1>;
   #size-cells = <1>;
   compatible = "qcom,qfprom";
   reg = <0x700000 0x1000>;
   status = "okay";
   tsens_calib: calib@400 {
    reg = <0x400 0x10>;
   };
   tsens_backup: backup@410 {
    reg = <0x410 0x10>;
   };
  };

  gcc: clock-controller@900000 {
   compatible = "qcom,gcc-ipq8064";
   reg = <0x00900000 0x4000>;
   #clock-cells = <1>;
   #reset-cells = <1>;
  };

  tsens: thermal-sensor@900000 {
   compatible = "qcom,ipq8064-tsens";
   reg = <0x900000 0x3680>;
   nvmem-cells = <&tsens_calib>, <&tsens_backup>;
   nvmem-cell-names = "calib", "calib_backup";
   interrupts = <0 178 0>;
   #thermal-sensor-cells = <1>;
  };

  tcsr: syscon@1a400000 {
   compatible = "qcom,tcsr-ipq8064", "syscon";
   reg = <0x1a400000 0x100>;
  };

  lcc: clock-controller@28000000 {
   compatible = "qcom,lcc-ipq8064";
   reg = <0x28000000 0x1000>;
   #clock-cells = <1>;
   #reset-cells = <1>;
  };

  hs_phy_0: phy@110f8800 {
   compatible = "qcom,dwc3-hs-usb-phy";
   reg = <0x110f8800 0x30>;
   clocks = <&gcc 264>;
   clock-names = "ref";

   #phy-cells = <0>;
   status = "disabled";
  };

  ss_phy_0: phy@110f8830 {
   compatible = "qcom,dwc3-ss-usb-phy";
   reg = <0x110f8830 0x30>;

   clocks = <&gcc 267>;
   clock-names = "ref";

   #phy-cells = <0>;
   status = "disabled";
  };

  usb30@0 {
   compatible = "qcom,dwc3";
   #address-cells = <1>;
   #size-cells = <1>;
   clocks = <&gcc 267>;
   clock-names = "core";

   ranges;

   resets = <&gcc 103>;
   reset-names = "usb30_mstr_rst";

   status = "disabled";

   dwc3@11000000 {
    compatible = "snps,dwc3";
    reg = <0x11000000 0xcd00>;
    interrupts = <0 110 0x4>;
    phys = <&hs_phy_0>, <&ss_phy_0>;
    phy-names = "usb2-phy", "usb3-phy";
    tx-fifo-resize;
    dr_mode = "host";
    snps,dis_u3_susphy_quirk;
   };
  };

  hs_phy_1: phy@100f8800 {
   compatible = "qcom,dwc3-hs-usb-phy";
   reg = <0x100f8800 0x30>;
   clocks = <&gcc 265>;
   clock-names = "ref";

   #phy-cells = <0>;
   status = "disabled";
  };

  ss_phy_1: phy@100f8830 {
   compatible = "qcom,dwc3-ss-usb-phy";
   reg = <0x100f8830 0x30>;

   clocks = <&gcc 268>;
   clock-names = "ref";

   #phy-cells = <0>;
   status = "disabled";
  };

  usb30@1 {
   compatible = "qcom,dwc3";
   #address-cells = <1>;
   #size-cells = <1>;
   clocks = <&gcc 268>;
   clock-names = "core";

   ranges;

   status = "disabled";

   dwc3@10000000 {
    compatible = "snps,dwc3";
    reg = <0x10000000 0xcd00>;
    interrupts = <0 205 0x4>;
    phys = <&hs_phy_1>, <&ss_phy_1>;
    phy-names = "usb2-phy", "usb3-phy";
    tx-fifo-resize;
    dr_mode = "host";
    snps,dis_u3_susphy_quirk;
   };
  };

  rng@1a500000 {
   compatible = "qcom,prng";
   reg = <0x1a500000 0x200>;
   clocks = <&gcc 210>;
   clock-names = "core";
  };

  sfpb_mutex_block: syscon@1200600 {
   compatible = "syscon";
   reg = <0x01200600 0x100>;
  };

  pcie0: pci@1b500000 {
   compatible = "qcom,pcie-ipq8064";
   reg = <0x1b500000 0x1000
          0x1b502000 0x80
          0x1b600000 0x100
          0x0ff00000 0x100000>;
   reg-names = "dbi", "elbi", "parf", "config";
   device_type = "pci";
   linux,pci-domain = <0>;
   bus-range = <0x00 0xff>;
   num-lanes = <1>;
   #address-cells = <3>;
   #size-cells = <2>;

   ranges = <0x81000000 0 0x0fe00000 0x0fe00000 0 0x00100000
      0x82000000 0 0x08000000 0x08000000 0 0x07e00000>;

   interrupts = <0 35 0
     0 44 0x0
     0 45 0x0>;
   interrupt-names = "msi", "int_link_up", "int_link_down";
   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 0x7>;
   interrupt-map = <0 0 0 1 &intc 0 36 4>,
     <0 0 0 2 &intc 0 37 4>,
     <0 0 0 3 &intc 0 38 4>,
     <0 0 0 4 &intc 0 39 4>;

   clocks = <&gcc 41>,
     <&gcc 43>,
     <&gcc 44>,
     <&gcc 42>,
     <&gcc 248>;
   clock-names = "core", "iface", "phy", "aux", "ref";

   assigned-clocks = <&gcc 248>;
   assigned-clock-rates = <100000000>;

   resets = <&gcc 27>,
     <&gcc 26>,
     <&gcc 25>,
     <&gcc 24>,
     <&gcc 23>,
     <&gcc 22>;
   reset-names = "axi", "ahb", "por", "pci", "phy", "ext";

   pinctrl-0 = <&pcie0_pins>;
   pinctrl-names = "default";

   perst-gpio = <&qcom_pinmux 3 1>;
   phy-tx0-term-offset = <0>;

   status = "disabled";
  };

  pcie1: pci@1b700000 {
   compatible = "qcom,pcie-ipq8064";
   reg = <0x1b700000 0x1000
          0x1b702000 0x80
          0x1b800000 0x100
          0x31f00000 0x100000>;
   reg-names = "dbi", "elbi", "parf", "config";
   device_type = "pci";
   linux,pci-domain = <1>;
   bus-range = <0x00 0xff>;
   num-lanes = <1>;
   #address-cells = <3>;
   #size-cells = <2>;

   ranges = <0x81000000 0 0x31e00000 0x31e00000 0 0x00100000
      0x82000000 0 0x2e000000 0x2e000000 0 0x03e00000>;

   interrupts = <0 57 0
     0 66 0x0
     0 67 0x0>;
   interrupt-names = "msi", "int_link_up", "int_link_down";
   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 0x7>;
   interrupt-map = <0 0 0 1 &intc 0 58 4>,
     <0 0 0 2 &intc 0 59 4>,
     <0 0 0 3 &intc 0 60 4>,
     <0 0 0 4 &intc 0 61 4>;

   clocks = <&gcc 249>,
     <&gcc 251>,
     <&gcc 252>,
     <&gcc 250>,
     <&gcc 254>;
   clock-names = "core", "iface", "phy", "aux", "ref";

   assigned-clocks = <&gcc 254>;
   assigned-clock-rates = <100000000>;

   resets = <&gcc 91>,
     <&gcc 90>,
     <&gcc 89>,
     <&gcc 88>,
     <&gcc 87>,
     <&gcc 86>;
   reset-names = "axi", "ahb", "por", "pci", "phy", "ext";

   pinctrl-0 = <&pcie1_pins>;
   pinctrl-names = "default";

   perst-gpio = <&qcom_pinmux 48 1>;
   phy-tx0-term-offset = <0>;

   status = "disabled";
  };

  pcie2: pci@1b900000 {
   compatible = "qcom,pcie-ipq8064";
   reg = <0x1b900000 0x1000
          0x1b902000 0x80
          0x1ba00000 0x100
          0x35f00000 0x100000>;
   reg-names = "dbi", "elbi", "parf", "config";
   device_type = "pci";
   linux,pci-domain = <2>;
   bus-range = <0x00 0xff>;
   num-lanes = <1>;
   #address-cells = <3>;
   #size-cells = <2>;

   ranges = <0x81000000 0 0x35e00000 0x35e00000 0 0x00100000
      0x82000000 0 0x32000000 0x32000000 0 0x03e00000>;

   interrupts = <0 71 0
     0 80 0x0
     0 81 0x0>;
   interrupt-names = "msi", "int_link_up", "int_link_down";
   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 0x7>;
   interrupt-map = <0 0 0 1 &intc 0 72 4>,
     <0 0 0 2 &intc 0 73 4>,
     <0 0 0 3 &intc 0 74 4>,
     <0 0 0 4 &intc 0 75 4>;

   clocks = <&gcc 255>,
     <&gcc 257>,
     <&gcc 258>,
     <&gcc 256>,
     <&gcc 260>;
   clock-names = "core", "iface", "phy", "aux", "ref";

   assigned-clocks = <&gcc 260>;
   assigned-clock-rates = <100000000>;

   resets = <&gcc 99>,
     <&gcc 98>,
     <&gcc 97>,
     <&gcc 96>,
     <&gcc 95>,
     <&gcc 94>;
   reset-names = "axi", "ahb", "por", "pci", "phy", "ext";

   pinctrl-0 = <&pcie2_pins>;
   pinctrl-names = "default";

   perst-gpio = <&qcom_pinmux 63 1>;
   phy-tx0-term-offset = <0>;

   status = "disabled";
  };


  nand@1ac00000 {
   compatible = "qcom,qcom_nand","qcom,ipq806x-nand";
   reg = <0x1ac00000 0x800>;

   clocks = <&gcc 261>,
     <&gcc 281>;
   clock-names = "core", "aon";

   dmas = <&adm_dma 3>;
   dma-names = "rxtx";
   qcom,cmd-crci = <15>;
   qcom,data-crci = <3>;
   #address-cells = <1>;
   #size-cells = <0>;

   status = "disabled";
   nandcs@0 {
    compatible = "qcom,nandcs";
    reg = <0>;
    #address-cells = <1>;
    #size-cells = <1>;

    nand-ecc-strength = <4>;
    nand-ecc-step-size = <512>;
    nand-bus-width = <8>;
   };
  };

  adm_dma: dma@18300000 {
   compatible = "qcom,adm";
   reg = <0x18300000 0x100000>;
   interrupts = <0 170 0>;
   #dma-cells = <1>;

   clocks = <&gcc 37>, <&gcc 38>;
   clock-names = "core", "iface";

   resets = <&gcc 13>,
     <&gcc 12>,
     <&gcc 11>,
     <&gcc 10>,
     <&gcc 9>;
   reset-names = "clk", "pbus", "c0", "c1", "c2";
   qcom,ee = <0>;

   status = "disabled";
  };

  nss_common: syscon@03000000 {
   compatible = "syscon";
   reg = <0x03000000 0x0000FFFF>;
  };

  qsgmii_csr: syscon@1bb00000 {
   compatible = "syscon";
   reg = <0x1bb00000 0x000001FF>;
  };

  gmac0: ethernet@37000000 {
   device_type = "network";
   compatible = "qcom,ipq806x-gmac";
   reg = <0x37000000 0x200000>;
   interrupts = <0 220 4>;
   interrupt-names = "macirq";

   qcom,nss-common = <&nss_common>;
   qcom,qsgmii-csr = <&qsgmii_csr>;

   clocks = <&gcc 273>;
   clock-names = "stmmaceth";

   resets = <&gcc 123>;
   reset-names = "stmmaceth";

   status = "disabled";
  };

  gmac1: ethernet@37200000 {
   device_type = "network";
   compatible = "qcom,ipq806x-gmac";
   reg = <0x37200000 0x200000>;
   interrupts = <0 223 4>;
   interrupt-names = "macirq";

   qcom,nss-common = <&nss_common>;
   qcom,qsgmii-csr = <&qsgmii_csr>;

   clocks = <&gcc 274>;
   clock-names = "stmmaceth";

   resets = <&gcc 124>;
   reset-names = "stmmaceth";

   status = "disabled";
  };

  gmac2: ethernet@37400000 {
   device_type = "network";
   compatible = "qcom,ipq806x-gmac";
   reg = <0x37400000 0x200000>;
   interrupts = <0 226 4>;
   interrupt-names = "macirq";

   qcom,nss-common = <&nss_common>;
   qcom,qsgmii-csr = <&qsgmii_csr>;

   clocks = <&gcc 275>;
   clock-names = "stmmaceth";

   resets = <&gcc 125>;
   reset-names = "stmmaceth";

   status = "disabled";
  };

  gmac3: ethernet@37600000 {
   device_type = "network";
   compatible = "qcom,ipq806x-gmac";
   reg = <0x37600000 0x200000>;
   interrupts = <0 229 4>;
   interrupt-names = "macirq";

   qcom,nss-common = <&nss_common>;
   qcom,qsgmii-csr = <&qsgmii_csr>;

   clocks = <&gcc 276>;
   clock-names = "stmmaceth";

   resets = <&gcc 126>;
   reset-names = "stmmaceth";

   status = "disabled";
  };

  watchdog@208a000 {
   compatible = "qcom,kpss-wdt-ipq8064";
   reg = <0x0208a000 0x100>;
   reg-names = "kpss_wdt";
   interrupt-names = "bark_irq";
   interrupts = <0 3 0>;
   timeout-sec = <10>;
   clocks = <&sleep_clk>;
  };
 };

 sfpb_mutex: sfpb-mutex {
  compatible = "qcom,sfpb-mutex";
  syscon = <&sfpb_mutex_block 4 4>;

  #hwlock-cells = <1>;
  };

 smem {
  compatible = "qcom,smem";
  memory-region = <&smem>;
  hwlocks = <&sfpb_mutex 3>;
 };

 qcom,msm-imem@2a03f000 {
  compatible = "qcom,msm-imem";
  reg = <0x2a03f000 0x1000>;
  ranges = <0x0 0x2A03F000 0x1000>;
  #address-cells = <1>;
  #size-cells = <1>;

  download_mode@0 {
   compatible = "qcom,msm-imem-download_mode";
   reg = <0x0 8>;
   #address-cells = <1>;
   #size-cells = <1>;

   l2_dump_offset@14 {
    compatible = "qcom,msm-imem-l2_dump_offset";
    reg = <0x14 8>;
   };
  };

  restart_reason@65c {
   compatible = "qcom,msm-imem-restart_reason";
   reg = <0x65c 4>;
  };

  l2_dump_offset@14 {
   compatible = "qcom,msm-imem-l2_dump_offset";
   reg = <0x14 8>;
  };

  qcom,cache_dump {
   compatible = "qcom,cache_dump";
   qcom,l1-dump-size = <0x100000>;
   qcom,l2-dump-size = <0x200000>;
  };
 };

 qcom,restart_reason {
  compatible = "qcom,restart_reason";
 };

 chosen {
  bootargs-append = " console=ttyMSM0,115200n8";
 };


 vsdcc_fixed: vsdcc-regulator {
  compatible = "regulator-fixed";
  regulator-name = "SDCC Power";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  regulator-always-on;
 };

 sdcc1bam:dma@12402000 {
  compatible = "qcom,bam-v1.3.0";
  reg = <0x12402000 0x8000>;
  interrupts = <0 98 0>;
  clocks = <&gcc 98>;
  clock-names = "bam_clk";
  #dma-cells = <1>;
  qcom,ee = <0>;
 };

 sdcc3bam:dma@12182000 {
  compatible = "qcom,bam-v1.3.0";
  reg = <0x12182000 0x8000>;
  interrupts = <0 96 0>;
  clocks = <&gcc 100>;
  clock-names = "bam_clk";
  #dma-cells = <1>;
  qcom,ee = <0>;
 };

 amba {
  compatible = "arm,amba-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  sdcc@12400000 {
   status = "disabled";
   compatible = "arm,pl18x", "arm,primecell";
   arm,primecell-periphid = <0x00051180>;
   reg = <0x12400000 0x2000>;
   interrupts = <0 104 4>;
   interrupt-names = "cmd_irq";
   clocks = <&gcc 103>, <&gcc 98>;
   clock-names = "mclk", "apb_pclk";
   bus-width = <8>;
   max-frequency = <96000000>;
   non-removable;
   cap-sd-highspeed;
   cap-mmc-highspeed;
   mmc-ddr-1_8v;
   vmmc-supply = <&vsdcc_fixed>;
   dmas = <&sdcc1bam 2>, <&sdcc1bam 1>;
   dma-names = "tx", "rx";
  };

  sdcc@12180000 {
   compatible = "arm,pl18x", "arm,primecell";
   arm,primecell-periphid = <0x00051180>;
   status = "disabled";
   reg = <0x12180000 0x2000>;
   interrupts = <0 102 4>;
   interrupt-names = "cmd_irq";
   clocks = <&gcc 107>, <&gcc 100>;
   clock-names = "mclk", "apb_pclk";
   bus-width = <8>;
   cap-sd-highspeed;
   cap-mmc-highspeed;
   max-frequency = <192000000>;
   #mmc-ddr-1_8v;
   sd-uhs-sdr104;
   sd-uhs-ddr50;
   vqmmc-supply = <&vsdcc_fixed>;
   dmas = <&sdcc3bam 2>, <&sdcc3bam 1>;
   dma-names = "tx", "rx";
   };
 };
};
# 18 "arch/arm/boot/dts/qcom-ipq8064-v2.0.dtsi" 2

&soc {
 ss_phy_0: phy@110f8830 {
  rx_eq = <2>;
  tx_deamp_3_5db = <32>;
  mpll = <0xa0>;
 };
 ss_phy_1: phy@100f8830 {
  rx_eq = <2>;
  tx_deamp_3_5db = <32>;
  mpll = <0xa0>;
 };

 sata_phy: sata-phy@1b400000 {
  tx_preemph_gen3 = <0x15>;
  rx_eq = <4>;
  mpll = <0xa0>;
  term_off = <7>;
 };
};
# 18 "arch/arm/boot/dts/qcom-ipq8064-v3.0.dtsi" 2
/ {

 qcom,pvs {
  qcom,pvs-format-a;
  qcom,speed0-pvs0-bin-v0 =
    < 1725000000 1262500 >,
    < 1400000000 1175000 >,
    < 1000000000 1100000 >,
    < 800000000 1050000 >,
    < 600000000 1000000 >,
    < 384000000 975000 >;

  qcom,speed0-pvs1-bin-v0 =
    < 1725000000 1225000 >,
    < 1400000000 1150000 >,
    < 1000000000 1075000 >,
    < 800000000 1025000 >,
    < 600000000 975000 >,
    < 384000000 950000 >;

  qcom,speed0-pvs2-bin-v0 =
    < 1725000000 1200000 >,
    < 1400000000 1125000 >,
    < 1000000000 1050000 >,
    < 800000000 1000000 >,
    < 600000000 950000 >,
    < 384000000 925000 >;

  qcom,speed0-pvs3-bin-v0 =
    < 1725000000 1175000 >,
    < 1400000000 1100000 >,
    < 1000000000 1025000 >,
    < 800000000 975000 >,
    < 600000000 925000 >,
    < 384000000 900000 >;

  qcom,speed0-pvs4-bin-v0 =
    < 1725000000 1150000 >,
    < 1400000000 1075000 >,
    < 1000000000 1000000 >,
    < 800000000 950000 >,
    < 600000000 900000 >,
    < 384000000 875000 >;

  qcom,speed0-pvs5-bin-v0 =
    < 1725000000 1100000 >,
    < 1400000000 1025000 >,
    < 1000000000 950000 >,
    < 800000000 900000 >,
    < 600000000 850000 >,
    < 384000000 825000 >;

  qcom,speed0-pvs6-bin-v0 =
    < 1725000000 1050000 >,
    < 1400000000 975000 >,
    < 1000000000 900000 >,
    < 800000000 850000 >,
    < 600000000 800000 >,
    < 384000000 775000 >;

   };

 soc: soc {
  rpm@108000 {
   regulators {
    s2a {
     regulator-max-microvolt = <1275000>;
    };

    s2b {
     regulator-max-microvolt = <1275000>;
    };
   };
  };

  nss0: nss@40000000 {
   compatible = "qcom,nss";
   qcom,low-frequency = <110000000>;
   qcom,mid-frequency = <600000000>;
   qcom,max-frequency = <800000000>;
  };

  nss1: nss@40800000 {
   compatible = "qcom,nss";
   qcom,low-frequency = <110000000>;
   qcom,mid-frequency = <600000000>;
   qcom,max-frequency = <800000000>;
  };
 };
};
# 18 "arch/arm/boot/dts/qcom-ipq8064-v3.0-ap160.dts" 2
# 1 "arch/arm/boot/dts/qcom-ipq8064-ap160.dtsi" 1
# 19 "arch/arm/boot/dts/qcom-ipq8064-ap160.dtsi"
# 1 "./arch/arm/boot/dts/include/dt-bindings/input/input.h" 1
# 12 "./arch/arm/boot/dts/include/dt-bindings/input/input.h"
# 1 "./arch/arm/boot/dts/include/dt-bindings/input/linux-event-codes.h" 1
# 13 "./arch/arm/boot/dts/include/dt-bindings/input/input.h" 2
# 20 "arch/arm/boot/dts/qcom-ipq8064-ap160.dtsi" 2


/ {
 model = "QCA IPQ8064/AP160";
 compatible = "qcom,ipq8064-ap160", "qcom,ipq8064";

 reserved-memory {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  rsvd@41200000 {
   reg = <0x41200000 0x300000>;
   no-map;
  };
 };

 aliases {
  mdio-gpio0 = &mdio0;




  ethernet0 = &gmac0;
  ethernet1 = &gmac1;
  ethernet2 = &gmac2;

  serial0 = &uart4;
 };

 soc {
  pinmux@800000 {
   pinctrl-0 = <&rgmii2_pins &pcie_2g_pwrdwn
         &pcie_5g_pwrdwn>;
   pinctrl-names = "default";

   pcie_2g_pwrdwn: pcie_2g_pwrdwn {
    mux {
     pins = "gpio9";
     drive-strength = <12>;
     bias-pull-up;
     output-high;
    };
   };

   pcie_5g_pwrdwn: pcie_5g_pwrdwn {
    mux {
     pins = "gpio26";
     drive-strength = <12>;
     bias-pull-up;
     output-high;
    };
   };

   spi_pins: spi_pins {
    mux {
     pins = "gpio18", "gpio19", "gpio21";
     function = "gsbi5";
     drive-strength = <10>;
     bias-none;
    };
    cs {
     pins = "gpio20";
     drive-strength = <12>;
    };
   };

   nand_pins: nand_pins {
    mux {
     pins = "gpio34", "gpio35", "gpio36",
      "gpio37", "gpio38", "gpio39",
      "gpio40", "gpio41", "gpio42",
      "gpio43", "gpio44", "gpio45",
      "gpio46", "gpio47";
     function = "nand";
     drive-strength = <10>;
     bias-disable;
    };
    pullups {
     pins = "gpio39";
     bias-pull-up;
    };
    hold {
     pins = "gpio40", "gpio41", "gpio42",
      "gpio43", "gpio44", "gpio45",
      "gpio46", "gpio47";
     bias-bus-hold;
    };
   };

   button_pins: button_pinmux {
    mux {
     pins = "gpio22", "gpio54";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   leds_pins: leds_pins {
    mux {
     pins = "gpio7", "gpio53";
     function = "gpio";
     drive-strength = <2>;
     bias-pull-down;
     output-low;
    };
   };

   sdcc3_pins: sdcc3_pinmux {
    mux {
     pins = "gpio6";
     drive-strength = <2>;
     bias-pull-down;
    };
    card_det {
     pins = "gpio8";
     drive-strength = <16>;
     bias-pull-none;
    };
   };

   rgmii2_pins: rgmii2_pins {
    mux {
     pins = "gpio2", "gpio27", "gpio28",
      "gpio29", "gpio30", "gpio31",
      "gpio32", "gpio51", "gpio52",
      "gpio59", "gpio60", "gpio61",
      "gpio62","gpio66";
     function = "rgmii2";
     drive-strength = <8>;
     bias-disable;
    };
   };

  };

  gsbi@16300000 {
   qcom,mode = <6>;
   status = "ok";
   serial@16340000 {
    status = "ok";
   };






  };

  gsbi5: gsbi@1a200000 {
   qcom,mode = <3>;
   status = "ok";

   spi4: spi@1a280000 {
    status = "ok";
    spi-max-frequency = <50000000>;

    pinctrl-0 = <&spi_pins>;
    pinctrl-names = "default";

    cs-gpios = <&qcom_pinmux 20 0>;
    dmas = <&adm_dma 6>, <&adm_dma 5>;
    dma-names = "rx", "tx";
    qcom,rx-crci = <9>;
    qcom,tx-crci = <10>;

    flash: m25p80@0 {
     compatible = "s25fl256s1";
     #address-cells = <1>;
     #size-cells = <1>;
     spi-max-frequency = <50000000>;
     reg = <0>;
     m25p,fast-read;
    };
   };
  };

  sata-phy@1b400000 {
   status = "ok";
  };

  sata@29000000 {
   status = "ok";
  };

  pcie0: pci@1b500000 {
   status = "ok";
  };

  pcie1: pci@1b700000 {
   status = "ok";
  };

  pcie2: pci@1b900000 {
   status = "ok";
  };

  nand@1ac00000 {
   status = "ok";

   pinctrl-0 = <&nand_pins>;
   pinctrl-names = "default";

   nand-ecc-strength = <4>;
   nand-bus-width = <8>;
  };

  phy@100f8800 {
   status = "ok";
  };

  phy@100f8830 {
   status = "ok";
  };

  usb30@0 {
   status = "ok";
  };

  phy@110f8800 {
   status = "ok";
  };

  phy@110f8830 {
   status = "ok";
  };

  usb30@1 {
   status = "ok";
  };

  gpio_keys {
   compatible = "gpio-keys";
   pinctrl-0 = <&button_pins>;
   pinctrl-names = "default";

   button@1 {
    label = "reset";
    linux,code = <0x198>;
    gpios = <&qcom_pinmux 54 1>;
    linux,input-type = <1>;
    debounce-interval = <60>;
   };
   button@2 {
    label = "wps";
    linux,code = <0x211>;
    gpios = <&qcom_pinmux 22 1>;
    linux,input-type = <1>;
    debounce-interval = <60>;
   };
  };

  leds {
   compatible = "gpio-leds";
   pinctrl-0 = <&leds_pins>;
   pinctrl-names = "default";

   led@7 {
    label = "led_usb1";
    gpios = <&qcom_pinmux 7 0>;
    linux,default-trigger = "usbdev";
    default-state = "off";
   };

   led@53 {
    label = "status_led_pass";
    gpios = <&qcom_pinmux 53 0>;
    default-state = "off";
   };
  };

  vcc_sdc3: regulator@0 {
   compatible = "regulator-gpio";
   regulator-name = "SDC3 GPIO Regulator";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <3000000>;

   gpios = <&qcom_pinmux 8 0>;
   states = <3000000 0
    1800000 1>;
   enable-active-high;
  };

  mdio0: mdio {
   compatible = "virtual,mdio-gpio";
   #address-cells = <1>;
   #size-cells = <0>;
   gpios = <&qcom_pinmux 1 0 &qcom_pinmux 0 0>;

   phy0: ethernet-phy@0 {
    device_type = "ethernet-phy";
    reg = <0>;
    qca,ar8327-initvals = <
    0x00004 0x7600000
    0x00008 0x1000000
    0x0000c 0x20080
    0x000e4 0x6a545
    0x000e0 0xc74164de
    0x0007c 0x4e
    0x00094 0x4e
    >;
   };

   phy4: ethernet-phy@4 {
    device_type = "ethernet-phy";
    reg = <4>;
    phy_rgmii_en = <1>;
    txclk_delay_en = <1>;
    rxclk_delay_en = <1>;
   };

   phy3: ethernet-phy@3 {
    device_type = "ethernet-phy";
    reg = <3>;
   };
  };

  nss0: nss@40000000 {
   compatible = "qcom,nss";
   interrupts = <0 213 4>,
         <0 232 4>;
   reg = <0x36000000 0x1000 0x39000000 0x10000>;
   reg-names = "nphys", "vphys";
   clocks = <&gcc 284>, <&gcc 282>,
     <&gcc 283>, <&nss_fabric0_clk>,
     <&nss_fabric1_clk>;
   clock-names = "nss-core-clk", "nss-tcm-src",
          "nss-tcm-clk", "nss-fab0-clk",
          "nss-fab1-clk";
   resets = <&gcc 115>,
     <&gcc 116>,
     <&gcc 117>,
     <&gcc 118>;
   reset-names = "clkrst-clamp", "clamp", "ahb", "axi";

   qcom,id = <0>;
   qcom,num-irq = <2>;
   qcom,num-queue = <2>;
   qcom,load-addr = <0x40000000>;
   qcom,turbo-frequency;

   qcom,ipv4-enabled;
   qcom,ipv6-enabled;
   qcom,l2tpv2-enabled;
   qcom,gre-enabled;
   qcom,map-t-enabled;
   qcom,pppoe-enabled;
   qcom,pptp-enabled;
   qcom,portid-enabled;
   qcom,shaping-enabled;
   qcom,tun6rd-enabled;
   qcom,tunipip6-enabled;
   qcom,wlan-dataplane-offload-enabled;
   qcom,wlanredirect-enabled;
  };

  nss1: nss@40800000 {
   compatible = "qcom,nss";
   interrupts = <0 214 4>,
         <0 233 4>;
   reg = <0x36400000 0x1000 0x39010000 0x10000>;
   reg-names = "nphys", "vphys";
   resets = <&gcc 119>,
     <&gcc 120>,
     <&gcc 121>,
     <&gcc 122>;
   reset-names = "clkrst-clamp", "clamp", "ahb", "axi";

   qcom,id = <1>;
   qcom,num-irq = <2>;
   qcom,num-queue = <2>;
   qcom,load-addr = <0x40800000>;
   qcom,turbo-frequency;

   qcom,capwap-enabled;
   qcom,crypto-enabled;
   qcom,dtls-enabled;
   qcom,ipsec-enabled;
  };

  nss-gmac-common {
   compatible = "qcom,nss-gmac-common";
   reg = <0x03000000 0x0000FFFF 0x1bb00000 0x0000FFFF 0x00900000 0x00004000>;
   reg-names = "nss_reg_base" , "qsgmii_reg_base", "clk_ctl_base";
  };

  gmac0: ethernet@37000000 {
   status = "ok";
   device_type = "network";
   compatible = "qcom,nss-gmac";
   reg = <0x37000000 0x200000>;
   interrupts = <0 220 4>;
   phy-mode = "rgmii";
   qcom,id = <0>;
   qcom,pcs-chanid = <0>;
   qcom,phy-mdio-addr = <4>;
   qcom,poll-required = <1>;
   qcom,rgmii-delay = <1>;
   qcom,emulation = <0>;
   qcom,forced-speed = <0>;
   qcom,forced-duplex = <0xFF>;
   qcom,socver = <0>;
   local-mac-address = [000000000000];
   mdiobus = <&mdio0>;

   fixed-link {
    speed = <1000>;
    full-duplex;
   };
  };

  gmac1: ethernet@37200000 {
   status = "ok";
   device_type = "network";
   compatible = "qcom,nss-gmac";
   reg = <0x37200000 0x200000>;
   interrupts = <0 223 4>;
   phy-mode = "rgmii";
   qcom,id = <1>;
   qcom,pcs-chanid = <1>;
   qcom,phy-mdio-addr = <0>;
   qcom,poll-required = <0>;
   qcom,rgmii-delay = <0>;
   qcom,emulation = <0>;
   qcom,forced-speed = <1000>;
   qcom,forced-duplex = <1>;
   qcom,socver = <0>;
   local-mac-address = [000000000000];
   mdiobus = <&mdio0>;

   fixed-link {
    speed = <1000>;
    full-duplex;
   };
  };

  gmac2: ethernet@37400000 {
   status = "ok";
   device_type = "network";
   compatible = "qcom,nss-gmac";
   reg = <0x37400000 0x200000>;
   interrupts = <0 226 4>;
   phy-mode = "sgmii";
   qcom,id = <2>;
   qcom,pcs-chanid = <2>;
   qcom,phy-mdio-addr = <3>;
   qcom,poll-required = <1>;
   qcom,rgmii-delay = <0>;
   qcom,emulation = <0>;
   qcom,forced-speed = <1000>;
   qcom,forced-duplex = <1>;
   qcom,socver = <0>;
   local-mac-address = [000000000000];
   mdiobus = <&mdio0>;

   fixed-link {
    speed = <1000>;
    full-duplex;
   };
  };

  crypto1: crypto@38000000 {
   compatible = "qcom,nss-crypto";
   reg-names = "crypto_pbase", "bam_base";
   reg = <0x38000000 0x20000>,
       <0x38004000 0x22000>;
                        resets = <&gcc 157>,
                                 <&gcc 161>;
                        reset-names = "rst_eng", "rst_ahb";
   clocks = <&gcc 237>, <&gcc 235>, <&gcc 236>;
   clock-names = "ce5_core", "ce5_aclk", "ce5_hclk";
   qcom,ee = <0>;
  };

  crypto2: crypto@38400000 {
   compatible = "qcom,nss-crypto";
   reg-names = "crypto_pbase", "bam_base";
   reg = <0x38400000 0x20000>,
       <0x38404000 0x22000>;
                        resets = <&gcc 158>;
                        reset-names = "rst_eng";
   qcom,ee = <0>;
  };

  crypto3: crypto@38800000 {
   compatible = "qcom,nss-crypto";
   reg-names = "crypto_pbase", "bam_base";
   reg = <0x38800000 0x20000>,
       <0x38804000 0x22000>;
                        resets = <&gcc 159>;
                        reset-names = "rst_eng";
   qcom,ee = <0>;
  };

  crypto4: crypto@38C00000 {
   compatible = "qcom,nss-crypto";
   reg-names = "crypto_pbase", "bam_base";
   reg = <0x38C00000 0x20000>,
       <0x38C04000 0x22000>;
                        resets = <&gcc 160>;
                        reset-names = "rst_eng";
   qcom,ee = <0>;
  };
 };

 amba {

  sdcc@12180000 {
   status = "ok";
   pinctrl-0 = <&sdcc3_pins>;
   pinctrl-names = "default";
   vmmc-supply = <&vcc_sdc3>;
   cd-gpios = <&qcom_pinmux 6 0>;
   cd-inverted;
   qcom-uhs-gpio = <8>;
  };
 };

};

&adm_dma {
 status = "ok";
};
# 18 "arch/arm/boot/dts/qcom-ipq8064-v3.0-ap160.dts" 2
