// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "12/03/2019 10:23:13"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module projeto_final (
	clk,
	switches,
	botoes,
	leds,
	valor,
	a,
	b,
	c,
	d,
	e,
	f,
	g);
input 	clk;
input 	[17:0] switches;
input 	[0:2] botoes;
output 	[0:1] leds;
output 	[15:0] valor;
output 	[0:3] a;
output 	[0:3] b;
output 	[0:3] c;
output 	[0:3] d;
output 	[0:3] e;
output 	[0:3] f;
output 	[0:3] g;

// Design Ports Information
// leds[1]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[0]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// valor[0]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// valor[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// valor[2]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// valor[3]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// valor[4]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// valor[5]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// valor[6]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// valor[7]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// valor[8]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// valor[9]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// valor[10]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// valor[11]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// valor[12]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// valor[13]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// valor[14]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// valor[15]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[3]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[2]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[1]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[3]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[2]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[0]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// c[3]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// c[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// c[1]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// c[0]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[2]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[1]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[0]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e[3]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e[2]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e[1]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// e[0]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// f[3]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// f[2]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// f[1]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// f[0]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[3]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[2]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[1]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[0]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// botoes[1]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// botoes[2]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// botoes[0]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("projeto_final_7_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \leds[1]~output_o ;
wire \leds[0]~output_o ;
wire \valor[0]~output_o ;
wire \valor[1]~output_o ;
wire \valor[2]~output_o ;
wire \valor[3]~output_o ;
wire \valor[4]~output_o ;
wire \valor[5]~output_o ;
wire \valor[6]~output_o ;
wire \valor[7]~output_o ;
wire \valor[8]~output_o ;
wire \valor[9]~output_o ;
wire \valor[10]~output_o ;
wire \valor[11]~output_o ;
wire \valor[12]~output_o ;
wire \valor[13]~output_o ;
wire \valor[14]~output_o ;
wire \valor[15]~output_o ;
wire \a[3]~output_o ;
wire \a[2]~output_o ;
wire \a[1]~output_o ;
wire \a[0]~output_o ;
wire \b[3]~output_o ;
wire \b[2]~output_o ;
wire \b[1]~output_o ;
wire \b[0]~output_o ;
wire \c[3]~output_o ;
wire \c[2]~output_o ;
wire \c[1]~output_o ;
wire \c[0]~output_o ;
wire \d[3]~output_o ;
wire \d[2]~output_o ;
wire \d[1]~output_o ;
wire \d[0]~output_o ;
wire \e[3]~output_o ;
wire \e[2]~output_o ;
wire \e[1]~output_o ;
wire \e[0]~output_o ;
wire \f[3]~output_o ;
wire \f[2]~output_o ;
wire \f[1]~output_o ;
wire \f[0]~output_o ;
wire \g[3]~output_o ;
wire \g[2]~output_o ;
wire \g[1]~output_o ;
wire \g[0]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \botoes[1]~input_o ;
wire \botoes[0]~input_o ;
wire \botoes[2]~input_o ;
wire \entrada|resetar_aux~0_combout ;
wire \entrada|resetar_aux~q ;
wire \entrada|ler_valor~0_combout ;
wire \entrada|ler_valor~1_combout ;
wire \entrada|ler_valor~q ;
wire \entrada|resetar~0_combout ;
wire \entrada|resetar~1_combout ;
wire \entrada|resetar~feeder_combout ;
wire \entrada|resetar~q ;
wire \acesso|valor_lido~0_combout ;
wire \acesso|valor_lido~q ;
wire \entrada|executar_operacao~0_combout ;
wire \entrada|executar_operacao~1_combout ;
wire \entrada|executar_operacao~2_combout ;
wire \entrada|executar_operacao~q ;
wire \acesso|estado_atual~2_combout ;
wire \switches[15]~input_o ;
wire \entrada|operacao[0]~0_combout ;
wire \entrada|operacao[3]~feeder_combout ;
wire \switches[14]~input_o ;
wire \switches[13]~input_o ;
wire \entrada|operacao_atual[13]~feeder_combout ;
wire \switches[12]~input_o ;
wire \entrada|process_0~1_combout ;
wire \entrada|process_0~0_combout ;
wire \entrada|operacao[0]~1_combout ;
wire \acesso|Equal6~0_combout ;
wire \acesso|estado_atual~0_combout ;
wire \acesso|estado_atual~1_combout ;
wire \acesso|estado_atual~3_combout ;
wire \acesso|estado_atual~5_combout ;
wire \acesso|estado_atual~4_combout ;
wire \acesso|seletor_brg~0_combout ;
wire \acesso|operacao_finalizada~0_combout ;
wire \acesso|Equal2~0_combout ;
wire \acesso|operacao_finalizada~1_combout ;
wire \acesso|operacao_finalizada~2_combout ;
wire \acesso|operacao_finalizada~q ;
wire \switches[0]~input_o ;
wire \entrada|operacao_atual[0]~feeder_combout ;
wire \entrada|constante[0]~0_combout ;
wire \acesso|Equal2~1_combout ;
wire \switches[9]~input_o ;
wire \acesso|seletor_brg~4_combout ;
wire \acesso|seletor_brg[0]~15_combout ;
wire \switches[6]~input_o ;
wire \acesso|seletor_brg[0]~16_combout ;
wire \switches[3]~input_o ;
wire \entrada|rc[2]~2_combout ;
wire \acesso|process_0~0_combout ;
wire \acesso|seletor_brg[0]~17_combout ;
wire \acesso|Equal2~2_combout ;
wire \acesso|seletor_brg[0]~14_combout ;
wire \acesso|seletor_brg[0]~18_combout ;
wire \switches[16]~input_o ;
wire \switches[17]~input_o ;
wire \acesso|seletor_brg[0]~19_combout ;
wire \acesso|seletor_brg[0]~7_combout ;
wire \acesso|map_ula|process_0~0_combout ;
wire \acesso|map_ula|Add0~14_combout ;
wire \acesso|a_ula[0]~2_combout ;
wire \acesso|map_ula|s[13]~136_combout ;
wire \switches[2]~input_o ;
wire \entrada|operacao_atual[2]~feeder_combout ;
wire \switches[10]~input_o ;
wire \switches[7]~input_o ;
wire \entrada|operacao_atual[7]~feeder_combout ;
wire \acesso|seletor_brg~1_combout ;
wire \acesso|seletor_brg~2_combout ;
wire \switches[4]~input_o ;
wire \entrada|rc[1]~feeder_combout ;
wire \acesso|seletor_brg~3_combout ;
wire \acesso|seletor_brg~5_combout ;
wire \acesso|seletor_brg~6_combout ;
wire \acesso|seletor_brg[1]~feeder_combout ;
wire \switches[1]~input_o ;
wire \entrada|operacao_atual[1]~feeder_combout ;
wire \acesso|b_ula~0_combout ;
wire \acesso|wren_ram~3_combout ;
wire \acesso|b_ula[0]~1_combout ;
wire \acesso|map_ula|Add0~5_combout ;
wire \acesso|map_ula|ShiftRight0~23_combout ;
wire \acesso|b_ula~2_combout ;
wire \acesso|wren_ram~2_combout ;
wire \acesso|wren_ram~q ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout ;
wire \acesso|data_in_ram[14]~feeder_combout ;
wire \acesso|data_in_ram[0]~0_combout ;
wire \acesso|addr_ram[0]~0_combout ;
wire \acesso|map_ula|ShiftLeft0~5_combout ;
wire \switches[5]~input_o ;
wire \switches[11]~input_o ;
wire \acesso|seletor_brg~11_combout ;
wire \switches[8]~input_o ;
wire \acesso|seletor_brg~8_combout ;
wire \acesso|seletor_brg~9_combout ;
wire \entrada|rc[2]~feeder_combout ;
wire \acesso|seletor_brg~10_combout ;
wire \acesso|seletor_brg~12_combout ;
wire \acesso|seletor_brg~13_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout ;
wire \acesso|data_in_ram[5]~feeder_combout ;
wire \acesso|addr_ram[4]~feeder_combout ;
wire \acesso|map_ula|Add0~17_combout ;
wire \acesso|map_ula|Add0~16 ;
wire \acesso|map_ula|Add0~18_combout ;
wire \acesso|map_ula|s[4]~70_combout ;
wire \acesso|map_ula|s[4]~69_combout ;
wire \acesso|b_ula~12_combout ;
wire \acesso|map_ula|s[2]~50_combout ;
wire \acesso|map_ula|s[11]~121_combout ;
wire \acesso|map_ula|s[8]~95_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout ;
wire \acesso|data_in_ram[7]~feeder_combout ;
wire \acesso|map_ula|s[6]~84_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout ;
wire \acesso|b_ula~8_combout ;
wire \acesso|map_ula|Add0~23_combout ;
wire \acesso|map_ula|Add0~20_combout ;
wire \acesso|map_ula|Add0~19 ;
wire \acesso|map_ula|Add0~22 ;
wire \acesso|map_ula|Add0~24_combout ;
wire \acesso|map_ula|s[2]~54_combout ;
wire \acesso|map_ula|s[7]~92_combout ;
wire \acesso|data_in_ram[9]~feeder_combout ;
wire \acesso|map_ula|ShiftLeft0~20_combout ;
wire \acesso|map_ula|ShiftLeft0~22_combout ;
wire \acesso|map_ula|ShiftLeft0~23_combout ;
wire \acesso|map_ula|ShiftLeft0~11_combout ;
wire \acesso|map_ula|ShiftLeft0~10_combout ;
wire \acesso|map_ula|ShiftLeft0~12_combout ;
wire \acesso|map_ula|s[8]~97_combout ;
wire \acesso|map_ula|s[8]~173_combout ;
wire \acesso|map_ula|ShiftLeft0~1_combout ;
wire \acesso|map_ula|s[9]~104_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout ;
wire \acesso|data_in_ram[13]~feeder_combout ;
wire \acesso|map_ula|s[12]~126_combout ;
wire \acesso|map_ula|s[12]~127_combout ;
wire \acesso|data_in_ram[12]~feeder_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60~portadataout ;
wire \acesso|entrada_brg~87_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \acesso|entrada_brg~86_combout ;
wire \acesso|entrada_brg~88_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124~portadataout ;
wire \acesso|entrada_brg~90_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76~portadataout ;
wire \acesso|entrada_brg~89_combout ;
wire \acesso|entrada_brg~91_combout ;
wire \acesso|entrada_brg~92_combout ;
wire \acesso|entrada_brg[12]~feeder_combout ;
wire \acesso|entrada_brg[0]~7_combout ;
wire \acesso|entrada_brg[0]~8_combout ;
wire \acesso|map_banco_regs|r1|saida~13_combout ;
wire \acesso|map_banco_regs|r6|saida[12]~feeder_combout ;
wire \acesso|map_banco_regs|load_registrador[1]~3_combout ;
wire \acesso|ler_escrever_brg~0_combout ;
wire \acesso|ler_escrever_brg~1_combout ;
wire \acesso|ler_escrever_brg~2_combout ;
wire \acesso|ler_escrever_brg~q ;
wire \acesso|map_banco_regs|load_registrador[2]~1_combout ;
wire \acesso|map_banco_regs|load_registrador[5]~4_combout ;
wire \acesso|map_banco_regs|r6|saida[11]~0_combout ;
wire \acesso|map_banco_regs|load_registrador[1]~5_combout ;
wire \acesso|map_banco_regs|r2|saida[4]~0_combout ;
wire \acesso|map_banco_regs|saida~61_combout ;
wire \acesso|map_banco_regs|load_registrador[7]~6_combout ;
wire \acesso|map_banco_regs|load_registrador[7]~7_combout ;
wire \acesso|map_banco_regs|r8|saida[8]~0_combout ;
wire \acesso|map_banco_regs|r4|saida[12]~feeder_combout ;
wire \acesso|map_banco_regs|load_registrador[3]~0_combout ;
wire \acesso|map_banco_regs|load_registrador[3]~2_combout ;
wire \acesso|map_banco_regs|r4|saida[14]~0_combout ;
wire \acesso|map_banco_regs|saida~62_combout ;
wire \acesso|map_banco_regs|load_registrador[2]~8_combout ;
wire \acesso|map_banco_regs|load_registrador[6]~12_combout ;
wire \acesso|map_banco_regs|r7|saida[9]~0_combout ;
wire \acesso|map_banco_regs|Equal0~0_combout ;
wire \acesso|map_banco_regs|load_registrador[4]~10_combout ;
wire \acesso|map_banco_regs|r5|saida[4]~0_combout ;
wire \acesso|map_banco_regs|r3|saida[12]~feeder_combout ;
wire \acesso|map_banco_regs|load_registrador[2]~9_combout ;
wire \acesso|map_banco_regs|r3|saida[5]~0_combout ;
wire \acesso|map_banco_regs|load_registrador[0]~11_combout ;
wire \acesso|map_banco_regs|r1|saida[11]~1_combout ;
wire \acesso|map_banco_regs|saida~63_combout ;
wire \acesso|map_banco_regs|saida~64_combout ;
wire \acesso|map_banco_regs|saida~65_combout ;
wire \acesso|map_banco_regs|saida[0]~5_combout ;
wire \acesso|a_ula[12]~feeder_combout ;
wire \acesso|map_ula|ShiftRight0~8_combout ;
wire \acesso|map_ula|ShiftRight0~7_combout ;
wire \acesso|map_ula|ShiftRight0~36_combout ;
wire \acesso|map_ula|ShiftLeft0~21_combout ;
wire \acesso|map_ula|s[2]~41_combout ;
wire \acesso|map_ula|ShiftLeft0~25_combout ;
wire \acesso|map_ula|s[2]~42_combout ;
wire \acesso|map_ula|ShiftLeft0~30_combout ;
wire \acesso|map_ula|s[12]~124_combout ;
wire \acesso|map_ula|ShiftLeft0~7_combout ;
wire \acesso|map_ula|ShiftLeft0~6_combout ;
wire \acesso|map_ula|ShiftLeft0~8_combout ;
wire \acesso|map_ula|ShiftLeft0~9_combout ;
wire \acesso|map_ula|s[12]~125_combout ;
wire \acesso|map_ula|s[12]~175_combout ;
wire \acesso|map_ula|s[12]~128_combout ;
wire \acesso|b_ula~13_combout ;
wire \acesso|map_ula|s[12]~130_combout ;
wire \acesso|map_ula|s[12]~129_combout ;
wire \acesso|map_ula|s[12]~131_combout ;
wire \acesso|map_ula|Add0~38_combout ;
wire \acesso|map_ula|Add0~35_combout ;
wire \acesso|b_ula~11_combout ;
wire \acesso|map_ula|Add0~32_combout ;
wire \acesso|b_ula~10_combout ;
wire \acesso|map_ula|Add0~29_combout ;
wire \acesso|b_ula~9_combout ;
wire \acesso|map_ula|Add0~26_combout ;
wire \acesso|map_ula|Add0~25 ;
wire \acesso|map_ula|Add0~28 ;
wire \acesso|map_ula|Add0~31 ;
wire \acesso|map_ula|Add0~34 ;
wire \acesso|map_ula|Add0~37 ;
wire \acesso|map_ula|Add0~39_combout ;
wire \acesso|map_ula|s[12]~132_combout ;
wire \acesso|map_ula|s[15]~170_combout ;
wire \acesso|map_ula|s[15]~170clkctrl_outclk ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45~portadataout ;
wire \acesso|entrada_brg~94_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \acesso|entrada_brg~93_combout ;
wire \acesso|entrada_brg~95_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93~portadataout ;
wire \acesso|entrada_brg~96_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125~portadataout ;
wire \acesso|entrada_brg~97_combout ;
wire \acesso|entrada_brg~98_combout ;
wire \acesso|entrada_brg~99_combout ;
wire \acesso|entrada_brg[13]~feeder_combout ;
wire \acesso|map_banco_regs|r1|saida~14_combout ;
wire \acesso|map_banco_regs|saida~68_combout ;
wire \acesso|map_banco_regs|saida~69_combout ;
wire \acesso|map_banco_regs|r4|saida[13]~feeder_combout ;
wire \acesso|map_banco_regs|r6|saida[13]~feeder_combout ;
wire \acesso|map_banco_regs|saida~66_combout ;
wire \acesso|map_banco_regs|saida~67_combout ;
wire \acesso|map_banco_regs|saida~70_combout ;
wire \acesso|map_ula|ShiftRight0~18_combout ;
wire \acesso|map_ula|ShiftRight0~19_combout ;
wire \acesso|map_ula|ShiftRight0~22_combout ;
wire \acesso|map_ula|s[9]~105_combout ;
wire \acesso|map_ula|s[9]~106_combout ;
wire \acesso|map_ula|s[9]~107_combout ;
wire \acesso|map_ula|s[9]~108_combout ;
wire \acesso|map_ula|s[9]~109_combout ;
wire \acesso|map_ula|Add0~30_combout ;
wire \acesso|map_ula|s[9]~110_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89~portadataout ;
wire \acesso|entrada_brg~68_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105~portadataout ;
wire \acesso|entrada_brg~69_combout ;
wire \acesso|entrada_brg~70_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57~portadataout ;
wire \acesso|entrada_brg~66_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \acesso|entrada_brg~65_combout ;
wire \acesso|entrada_brg~67_combout ;
wire \acesso|entrada_brg~71_combout ;
wire \acesso|entrada_brg[9]~feeder_combout ;
wire \acesso|map_banco_regs|r1|saida~10_combout ;
wire \acesso|map_banco_regs|r4|saida[9]~feeder_combout ;
wire \acesso|map_banco_regs|r6|saida[9]~feeder_combout ;
wire \acesso|map_banco_regs|saida~46_combout ;
wire \acesso|map_banco_regs|saida~47_combout ;
wire \acesso|map_banco_regs|saida~48_combout ;
wire \acesso|map_banco_regs|r5|saida[9]~feeder_combout ;
wire \acesso|map_banco_regs|saida~49_combout ;
wire \acesso|map_banco_regs|saida~50_combout ;
wire \acesso|a_ula[9]~feeder_combout ;
wire \acesso|map_ula|s[8]~100_combout ;
wire \acesso|map_ula|s[8]~101_combout ;
wire \acesso|map_ula|ShiftLeft0~19_combout ;
wire \acesso|map_ula|ShiftRight0~4_combout ;
wire \acesso|map_ula|ShiftRight0~5_combout ;
wire \acesso|map_ula|ShiftRight0~6_combout ;
wire \acesso|map_ula|ShiftRight0~9_combout ;
wire \acesso|map_ula|s[8]~96_combout ;
wire \acesso|map_ula|s[8]~98_combout ;
wire \acesso|map_ula|s[8]~99_combout ;
wire \acesso|map_ula|s[8]~102_combout ;
wire \acesso|map_ula|Add0~27_combout ;
wire \acesso|map_ula|s[8]~103_combout ;
wire \acesso|data_in_ram[8]~feeder_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72~portadataout ;
wire \acesso|entrada_brg~62_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104~portadataout ;
wire \acesso|entrada_brg~61_combout ;
wire \acesso|entrada_brg~63_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \acesso|entrada_brg~58_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40~portadataout ;
wire \acesso|entrada_brg~59_combout ;
wire \acesso|entrada_brg~60_combout ;
wire \acesso|entrada_brg~64_combout ;
wire \acesso|entrada_brg[8]~feeder_combout ;
wire \acesso|map_banco_regs|r1|saida~9_combout ;
wire \acesso|map_banco_regs|r4|saida[8]~feeder_combout ;
wire \acesso|map_banco_regs|r6|saida[8]~feeder_combout ;
wire \acesso|map_banco_regs|saida~41_combout ;
wire \acesso|map_banco_regs|saida~42_combout ;
wire \acesso|map_banco_regs|r5|saida[8]~feeder_combout ;
wire \acesso|map_banco_regs|saida~43_combout ;
wire \acesso|map_banco_regs|saida~44_combout ;
wire \acesso|map_banco_regs|saida~45_combout ;
wire \acesso|map_ula|s[4]~65_combout ;
wire \acesso|map_ula|ShiftRight0~33_combout ;
wire \acesso|map_ula|ShiftRight0~27_combout ;
wire \acesso|map_ula|ShiftRight0~38_combout ;
wire \acesso|map_ula|ShiftRight0~25_combout ;
wire \acesso|map_ula|ShiftRight0~31_combout ;
wire \acesso|map_ula|s[4]~66_combout ;
wire \acesso|map_ula|ShiftRight0~39_combout ;
wire \acesso|map_ula|s[4]~176_combout ;
wire \acesso|map_ula|ShiftLeft0~16_combout ;
wire \acesso|map_ula|s[7]~88_combout ;
wire \acesso|map_ula|s[7]~89_combout ;
wire \acesso|map_ula|s[7]~90_combout ;
wire \acesso|map_ula|s[7]~91_combout ;
wire \acesso|map_ula|s[7]~93_combout ;
wire \acesso|map_ula|s[7]~94_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70~portadataout ;
wire \acesso|entrada_brg~47_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118~portadataout ;
wire \acesso|entrada_brg~48_combout ;
wire \acesso|entrada_brg~49_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54~portadataout ;
wire \acesso|entrada_brg~45_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \acesso|entrada_brg~44_combout ;
wire \acesso|entrada_brg~46_combout ;
wire \acesso|entrada_brg~50_combout ;
wire \acesso|entrada_brg[6]~feeder_combout ;
wire \acesso|map_banco_regs|r1|saida~7_combout ;
wire \acesso|map_banco_regs|saida~33_combout ;
wire \acesso|map_banco_regs|saida~34_combout ;
wire \acesso|map_banco_regs|r4|saida[6]~feeder_combout ;
wire \acesso|map_banco_regs|r6|saida[6]~feeder_combout ;
wire \acesso|map_banco_regs|saida~31_combout ;
wire \acesso|map_banco_regs|saida~32_combout ;
wire \acesso|map_banco_regs|saida~35_combout ;
wire \acesso|b_ula~7_combout ;
wire \acesso|map_ula|s[6]~85_combout ;
wire \acesso|map_ula|ShiftRight0~28_combout ;
wire \acesso|map_ula|ShiftRight0~24_combout ;
wire \acesso|map_ula|ShiftRight0~26_combout ;
wire \acesso|map_ula|ShiftRight0~40_combout ;
wire \acesso|map_ula|ShiftLeft0~14_combout ;
wire \acesso|map_ula|ShiftLeft0~15_combout ;
wire \acesso|map_ula|ShiftLeft0~2_combout ;
wire \acesso|map_ula|ShiftLeft0~3_combout ;
wire \acesso|map_ula|s[6]~81_combout ;
wire \acesso|map_ula|s[6]~82_combout ;
wire \acesso|map_ula|s[6]~83_combout ;
wire \acesso|map_ula|s[6]~86_combout ;
wire \acesso|map_ula|Add0~21_combout ;
wire \acesso|map_ula|s[6]~87_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87~portadataout ;
wire \acesso|entrada_brg~55_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103~portadataout ;
wire \acesso|entrada_brg~54_combout ;
wire \acesso|entrada_brg~56_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \acesso|entrada_brg~51_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55~portadataout ;
wire \acesso|entrada_brg~52_combout ;
wire \acesso|entrada_brg~53_combout ;
wire \acesso|entrada_brg~57_combout ;
wire \acesso|entrada_brg[7]~feeder_combout ;
wire \acesso|map_banco_regs|r1|saida~8_combout ;
wire \acesso|map_banco_regs|saida~38_combout ;
wire \acesso|map_banco_regs|saida~39_combout ;
wire \acesso|map_banco_regs|r4|saida[7]~feeder_combout ;
wire \acesso|map_banco_regs|r6|saida[7]~feeder_combout ;
wire \acesso|map_banco_regs|saida~36_combout ;
wire \acesso|map_banco_regs|saida~37_combout ;
wire \acesso|map_banco_regs|saida~40_combout ;
wire \acesso|map_ula|ShiftLeft0~17_combout ;
wire \acesso|map_ula|ShiftLeft0~18_combout ;
wire \acesso|map_ula|ShiftLeft0~27_combout ;
wire \acesso|map_ula|ShiftLeft0~28_combout ;
wire \acesso|map_ula|ShiftLeft0~29_combout ;
wire \acesso|map_ula|ShiftLeft0~4_combout ;
wire \acesso|map_ula|s[11]~117_combout ;
wire \acesso|map_ula|ShiftRight0~32_combout ;
wire \acesso|map_ula|ShiftRight0~34_combout ;
wire \acesso|map_ula|ShiftRight0~35_combout ;
wire \acesso|map_ula|s[11]~118_combout ;
wire \acesso|map_ula|s[11]~119_combout ;
wire \acesso|map_ula|s[11]~120_combout ;
wire \acesso|map_ula|s[11]~122_combout ;
wire \acesso|map_ula|Add0~36_combout ;
wire \acesso|map_ula|s[11]~123_combout ;
wire \acesso|data_in_ram[11]~feeder_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75~portadataout ;
wire \acesso|entrada_brg~82_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107~portadataout ;
wire \acesso|entrada_brg~83_combout ;
wire \acesso|entrada_brg~84_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \acesso|entrada_brg~79_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43~portadataout ;
wire \acesso|entrada_brg~80_combout ;
wire \acesso|entrada_brg~81_combout ;
wire \acesso|entrada_brg~85_combout ;
wire \acesso|entrada_brg[11]~feeder_combout ;
wire \acesso|map_banco_regs|r1|saida~12_combout ;
wire \acesso|map_banco_regs|r4|saida[11]~feeder_combout ;
wire \acesso|map_banco_regs|r6|saida[11]~feeder_combout ;
wire \acesso|map_banco_regs|saida~56_combout ;
wire \acesso|map_banco_regs|saida~57_combout ;
wire \acesso|map_banco_regs|r3|saida[11]~feeder_combout ;
wire \acesso|map_banco_regs|saida~58_combout ;
wire \acesso|map_banco_regs|r5|saida[11]~feeder_combout ;
wire \acesso|map_banco_regs|saida~59_combout ;
wire \acesso|map_banco_regs|saida~60_combout ;
wire \acesso|a_ula[11]~feeder_combout ;
wire \acesso|map_ula|s[10]~113_combout ;
wire \acesso|map_ula|s[10]~114_combout ;
wire \acesso|map_ula|ShiftLeft0~24_combout ;
wire \acesso|map_ula|ShiftLeft0~26_combout ;
wire \acesso|map_ula|s[10]~174_combout ;
wire \acesso|map_ula|ShiftRight0~29_combout ;
wire \acesso|map_ula|ShiftRight0~30_combout ;
wire \acesso|map_ula|s[10]~111_combout ;
wire \acesso|map_ula|s[10]~112_combout ;
wire \acesso|map_ula|s[10]~115_combout ;
wire \acesso|map_ula|Add0~33_combout ;
wire \acesso|map_ula|s[10]~116_combout ;
wire \acesso|data_in_ram[10]~feeder_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \acesso|entrada_brg~72_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58~portadataout ;
wire \acesso|entrada_brg~73_combout ;
wire \acesso|entrada_brg~74_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74~portadataout ;
wire \acesso|entrada_brg~76_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122~portadataout ;
wire \acesso|entrada_brg~75_combout ;
wire \acesso|entrada_brg~77_combout ;
wire \acesso|entrada_brg~78_combout ;
wire \acesso|entrada_brg[10]~feeder_combout ;
wire \acesso|map_banco_regs|r1|saida~11_combout ;
wire \acesso|map_banco_regs|r4|saida[10]~feeder_combout ;
wire \acesso|map_banco_regs|r6|saida[10]~feeder_combout ;
wire \acesso|map_banco_regs|saida~51_combout ;
wire \acesso|map_banco_regs|saida~52_combout ;
wire \acesso|map_banco_regs|r7|saida[10]~feeder_combout ;
wire \acesso|map_banco_regs|saida~53_combout ;
wire \acesso|map_banco_regs|saida~54_combout ;
wire \acesso|map_banco_regs|saida~55_combout ;
wire \acesso|a_ula[10]~feeder_combout ;
wire \acesso|map_ula|ShiftRight0~20_combout ;
wire \acesso|map_ula|ShiftRight0~21_combout ;
wire \acesso|map_ula|ShiftRight0~15_combout ;
wire \acesso|map_ula|ShiftRight0~16_combout ;
wire \acesso|map_ula|ShiftRight0~17_combout ;
wire \acesso|map_ula|ShiftLeft0~13_combout ;
wire \acesso|map_ula|s[5]~172_combout ;
wire \acesso|map_ula|s[5]~75_combout ;
wire \acesso|map_ula|s[5]~76_combout ;
wire \acesso|map_ula|s[5]~77_combout ;
wire \acesso|map_ula|s[5]~78_combout ;
wire \acesso|map_ula|s[5]~79_combout ;
wire \acesso|map_ula|s[5]~80_combout ;
wire \acesso|addr_ram[5]~feeder_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53~portadataout ;
wire \acesso|entrada_brg~38_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \acesso|entrada_brg~37_combout ;
wire \acesso|entrada_brg~39_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85~portadataout ;
wire \acesso|entrada_brg~41_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117~portadataout ;
wire \acesso|entrada_brg~40_combout ;
wire \acesso|entrada_brg~42_combout ;
wire \acesso|entrada_brg~43_combout ;
wire \acesso|entrada_brg[5]~feeder_combout ;
wire \acesso|map_banco_regs|r1|saida~6_combout ;
wire \acesso|map_banco_regs|saida~28_combout ;
wire \acesso|map_banco_regs|saida~29_combout ;
wire \acesso|map_banco_regs|r4|saida[5]~feeder_combout ;
wire \acesso|map_banco_regs|r6|saida[5]~feeder_combout ;
wire \acesso|map_banco_regs|saida~26_combout ;
wire \acesso|map_banco_regs|saida~27_combout ;
wire \acesso|map_banco_regs|saida~30_combout ;
wire \acesso|b_ula~6_combout ;
wire \acesso|map_ula|s[2]~45_combout ;
wire \acesso|map_ula|s[3]~58_combout ;
wire \acesso|map_ula|s[3]~59_combout ;
wire \acesso|map_ula|s[2]~47_combout ;
wire \acesso|map_ula|ShiftRight0~14_combout ;
wire \acesso|map_ula|s[3]~56_combout ;
wire \acesso|map_ula|s[3]~57_combout ;
wire \acesso|map_ula|s[3]~60_combout ;
wire \acesso|map_ula|s[3]~61_combout ;
wire \acesso|map_ula|s[3]~62_combout ;
wire \acesso|map_ula|s[3]~63_combout ;
wire \acesso|map_ula|Add0~8_combout ;
wire \acesso|map_ula|Add0~7 ;
wire \acesso|map_ula|Add0~10 ;
wire \acesso|map_ula|Add0~12_combout ;
wire \acesso|map_ula|s[3]~64_combout ;
wire \acesso|addr_ram[3]~feeder_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126~portadataout ;
wire \acesso|entrada_brg~104_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78~portadataout ;
wire \acesso|entrada_brg~103_combout ;
wire \acesso|entrada_brg~105_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \acesso|entrada_brg~100_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62~portadataout ;
wire \acesso|entrada_brg~101_combout ;
wire \acesso|entrada_brg~102_combout ;
wire \acesso|entrada_brg~106_combout ;
wire \acesso|entrada_brg[14]~feeder_combout ;
wire \acesso|map_banco_regs|r1|saida~15_combout ;
wire \acesso|map_banco_regs|r4|saida[14]~feeder_combout ;
wire \acesso|map_banco_regs|r6|saida[14]~feeder_combout ;
wire \acesso|map_banco_regs|saida~71_combout ;
wire \acesso|map_banco_regs|saida~72_combout ;
wire \acesso|map_banco_regs|r5|saida[14]~feeder_combout ;
wire \acesso|map_banco_regs|saida~73_combout ;
wire \acesso|map_banco_regs|saida~74_combout ;
wire \acesso|map_banco_regs|saida~75_combout ;
wire \acesso|map_ula|s[0]~149_combout ;
wire \acesso|map_ula|s[0]~148_combout ;
wire \acesso|map_ula|s[0]~150_combout ;
wire \acesso|map_ula|s[0]~152_combout ;
wire \acesso|map_ula|s[0]~151_combout ;
wire \acesso|map_ula|s[0]~153_combout ;
wire \acesso|map_ula|s[14]~154_combout ;
wire \acesso|b_ula~15_combout ;
wire \acesso|map_ula|Add0~44_combout ;
wire \acesso|b_ula~14_combout ;
wire \acesso|map_ula|Add0~41_combout ;
wire \acesso|map_ula|Add0~40 ;
wire \acesso|map_ula|Add0~43 ;
wire \acesso|map_ula|Add0~45_combout ;
wire \acesso|map_ula|s[14]~155_combout ;
wire \acesso|map_ula|s[14]~156_combout ;
wire \acesso|map_ula|s[14]~145_combout ;
wire \acesso|map_ula|s[14]~144_combout ;
wire \acesso|map_ula|s[14]~146_combout ;
wire \acesso|map_ula|s[14]~147_combout ;
wire \acesso|map_ula|s[14]~157_combout ;
wire \acesso|data_in_ram[0]~feeder_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96~portadataout ;
wire \acesso|entrada_brg~3_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64~portadataout ;
wire \acesso|entrada_brg~4_combout ;
wire \acesso|entrada_brg~5_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \acesso|entrada_brg~1_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \acesso|entrada_brg~0_combout ;
wire \acesso|entrada_brg~2_combout ;
wire \acesso|entrada_brg~6_combout ;
wire \acesso|entrada_brg[0]~feeder_combout ;
wire \acesso|map_banco_regs|r1|saida~0_combout ;
wire \acesso|map_banco_regs|r5|saida[0]~feeder_combout ;
wire \acesso|map_banco_regs|saida~2_combout ;
wire \acesso|map_banco_regs|saida~3_combout ;
wire \acesso|map_banco_regs|r4|saida[0]~feeder_combout ;
wire \acesso|map_banco_regs|r6|saida[0]~feeder_combout ;
wire \acesso|map_banco_regs|saida~0_combout ;
wire \acesso|map_banco_regs|saida~1_combout ;
wire \acesso|map_banco_regs|saida~4_combout ;
wire \acesso|map_ula|Add0~0_combout ;
wire \acesso|map_ula|Add0~2_cout ;
wire \acesso|map_ula|Add0~4 ;
wire \acesso|map_ula|Add0~6_combout ;
wire \acesso|map_ula|s[1]~28_combout ;
wire \acesso|map_ula|s[1]~29_combout ;
wire \acesso|map_ula|s~30_combout ;
wire \acesso|map_ula|s[1]~31_combout ;
wire \acesso|map_ula|s[1]~38_combout ;
wire \acesso|map_ula|s[1]~36_combout ;
wire \acesso|map_ula|s[1]~32_combout ;
wire \acesso|map_ula|s[1]~33_combout ;
wire \acesso|map_ula|s[1]~34_combout ;
wire \acesso|map_ula|s[1]~35_combout ;
wire \acesso|map_ula|s[1]~37_combout ;
wire \acesso|map_ula|s[1]~39_combout ;
wire \acesso|map_ula|s[1]~40_combout ;
wire \acesso|data_in_ram[1]~feeder_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113~portadataout ;
wire \acesso|entrada_brg~12_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65~portadataout ;
wire \acesso|entrada_brg~13_combout ;
wire \acesso|entrada_brg~14_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \acesso|entrada_brg~9_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \acesso|entrada_brg~10_combout ;
wire \acesso|entrada_brg~11_combout ;
wire \acesso|entrada_brg~15_combout ;
wire \acesso|entrada_brg[1]~feeder_combout ;
wire \acesso|map_banco_regs|r1|saida~2_combout ;
wire \acesso|map_banco_regs|r7|saida[1]~feeder_combout ;
wire \acesso|map_banco_regs|saida~8_combout ;
wire \acesso|map_banco_regs|saida~9_combout ;
wire \acesso|map_banco_regs|r4|saida[1]~feeder_combout ;
wire \acesso|map_banco_regs|r6|saida[1]~feeder_combout ;
wire \acesso|map_banco_regs|saida~6_combout ;
wire \acesso|map_banco_regs|saida~7_combout ;
wire \acesso|map_banco_regs|saida~10_combout ;
wire \acesso|map_ula|s[2]~48_combout ;
wire \acesso|map_ula|s[2]~46_combout ;
wire \acesso|map_ula|ShiftRight0~11_combout ;
wire \acesso|map_ula|ShiftRight0~13_combout ;
wire \acesso|map_ula|s[2]~43_combout ;
wire \acesso|map_ula|s[2]~44_combout ;
wire \acesso|map_ula|s[2]~49_combout ;
wire \acesso|map_ula|s[2]~51_combout ;
wire \acesso|map_ula|s[2]~52_combout ;
wire \acesso|map_ula|s[2]~53_combout ;
wire \acesso|map_ula|Add0~9_combout ;
wire \acesso|map_ula|s[2]~55_combout ;
wire \acesso|data_in_ram[2]~feeder_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82~portadataout ;
wire \acesso|entrada_brg~20_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114~portadataout ;
wire \acesso|entrada_brg~19_combout ;
wire \acesso|entrada_brg~21_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \acesso|entrada_brg~16_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50~portadataout ;
wire \acesso|entrada_brg~17_combout ;
wire \acesso|entrada_brg~18_combout ;
wire \acesso|entrada_brg~22_combout ;
wire \acesso|entrada_brg[2]~feeder_combout ;
wire \acesso|map_banco_regs|r1|saida~3_combout ;
wire \acesso|map_banco_regs|r4|saida[2]~feeder_combout ;
wire \acesso|map_banco_regs|r6|saida[2]~feeder_combout ;
wire \acesso|map_banco_regs|saida~11_combout ;
wire \acesso|map_banco_regs|saida~12_combout ;
wire \acesso|map_banco_regs|saida~13_combout ;
wire \acesso|map_banco_regs|saida~14_combout ;
wire \acesso|map_banco_regs|saida~15_combout ;
wire \acesso|b_ula~3_combout ;
wire \acesso|map_ula|ShiftRight0~37_combout ;
wire \acesso|map_ula|s[13]~137_combout ;
wire \acesso|map_ula|ShiftLeft0~31_combout ;
wire \acesso|map_ula|s[13]~138_combout ;
wire \acesso|map_ula|s[13]~139_combout ;
wire \acesso|map_ula|s[13]~140_combout ;
wire \acesso|map_ula|s[13]~141_combout ;
wire \acesso|map_ula|s[13]~134_combout ;
wire \acesso|map_ula|s[13]~133_combout ;
wire \acesso|map_ula|s[13]~135_combout ;
wire \acesso|map_ula|Add0~42_combout ;
wire \acesso|map_ula|s[13]~142_combout ;
wire \acesso|map_ula|s[13]~143_combout ;
wire \acesso|addr_ram[13]~feeder_combout ;
wire \acesso|data_in_ram[15]~feeder_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63~portadataout ;
wire \acesso|entrada_brg~108_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \acesso|entrada_brg~107_combout ;
wire \acesso|entrada_brg~109_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79~portadataout ;
wire \acesso|entrada_brg~111_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111~portadataout ;
wire \acesso|entrada_brg~110_combout ;
wire \acesso|entrada_brg~112_combout ;
wire \acesso|entrada_brg~113_combout ;
wire \acesso|entrada_brg[15]~feeder_combout ;
wire \acesso|map_banco_regs|r1|saida~16_combout ;
wire \acesso|map_banco_regs|r4|saida[15]~feeder_combout ;
wire \acesso|map_banco_regs|r2|saida[15]~feeder_combout ;
wire \acesso|map_banco_regs|r6|saida[15]~feeder_combout ;
wire \acesso|map_banco_regs|saida~76_combout ;
wire \acesso|map_banco_regs|saida~77_combout ;
wire \acesso|map_banco_regs|r7|saida[15]~feeder_combout ;
wire \acesso|map_banco_regs|r5|saida[15]~feeder_combout ;
wire \acesso|map_banco_regs|saida~78_combout ;
wire \acesso|map_banco_regs|saida~79_combout ;
wire \acesso|map_banco_regs|saida~80_combout ;
wire \acesso|b_ula~16_combout ;
wire \acesso|map_ula|Add0~47_combout ;
wire \acesso|map_ula|Add0~46 ;
wire \acesso|map_ula|Add0~48_combout ;
wire \acesso|map_ula|s[15]~166_combout ;
wire \acesso|map_ula|s[1]~161_combout ;
wire \acesso|map_ula|s[1]~162_combout ;
wire \acesso|map_ula|s[1]~163_combout ;
wire \acesso|map_ula|s[1]~164_combout ;
wire \acesso|map_ula|s[1]~165_combout ;
wire \acesso|map_ula|s[15]~167_combout ;
wire \acesso|map_ula|s[15]~168_combout ;
wire \acesso|map_ula|s[15]~159_combout ;
wire \acesso|map_ula|s[15]~158_combout ;
wire \acesso|map_ula|s[15]~160_combout ;
wire \acesso|map_ula|s[15]~169_combout ;
wire \acesso|addr_ram[15]~feeder_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a[2]~feeder_combout ;
wire \acesso|data_in_ram[3]~feeder_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83~portadataout ;
wire \acesso|entrada_brg~26_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115~portadataout ;
wire \acesso|entrada_brg~27_combout ;
wire \acesso|entrada_brg~28_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51~portadataout ;
wire \acesso|entrada_brg~24_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \acesso|entrada_brg~23_combout ;
wire \acesso|entrada_brg~25_combout ;
wire \acesso|entrada_brg~29_combout ;
wire \acesso|entrada_brg[3]~feeder_combout ;
wire \acesso|map_banco_regs|r1|saida~4_combout ;
wire \acesso|map_banco_regs|saida~18_combout ;
wire \acesso|map_banco_regs|saida~19_combout ;
wire \acesso|map_banco_regs|r4|saida[3]~feeder_combout ;
wire \acesso|map_banco_regs|r6|saida[3]~feeder_combout ;
wire \acesso|map_banco_regs|saida~16_combout ;
wire \acesso|map_banco_regs|saida~17_combout ;
wire \acesso|map_banco_regs|saida~20_combout ;
wire \acesso|b_ula~4_combout ;
wire \acesso|map_ula|Add0~11_combout ;
wire \acesso|map_ula|Add0~13 ;
wire \acesso|map_ula|Add0~15_combout ;
wire \acesso|map_ula|s[4]~72_combout ;
wire \acesso|map_ula|s[4]~71_combout ;
wire \acesso|map_ula|ShiftRight0~10_combout ;
wire \acesso|map_ula|ShiftRight0~12_combout ;
wire \acesso|map_ula|s[4]~171_combout ;
wire \acesso|map_ula|s[4]~67_combout ;
wire \acesso|map_ula|s[4]~68_combout ;
wire \acesso|map_ula|s[4]~73_combout ;
wire \acesso|map_ula|s[4]~74_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \acesso|entrada_brg~30_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \acesso|entrada_brg~31_combout ;
wire \acesso|entrada_brg~32_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116~portadataout ;
wire \acesso|entrada_brg~34_combout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84~portadataout ;
wire \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68~portadataout ;
wire \acesso|entrada_brg~33_combout ;
wire \acesso|entrada_brg~35_combout ;
wire \acesso|entrada_brg~36_combout ;
wire \acesso|entrada_brg[4]~feeder_combout ;
wire \acesso|map_banco_regs|r1|saida~5_combout ;
wire \acesso|map_banco_regs|r4|saida[4]~feeder_combout ;
wire \acesso|map_banco_regs|r6|saida[4]~feeder_combout ;
wire \acesso|map_banco_regs|saida~21_combout ;
wire \acesso|map_banco_regs|saida~22_combout ;
wire \acesso|map_banco_regs|r3|saida[4]~feeder_combout ;
wire \acesso|map_banco_regs|saida~23_combout ;
wire \acesso|map_banco_regs|saida~24_combout ;
wire \acesso|map_banco_regs|saida~25_combout ;
wire \acesso|b_ula~5_combout ;
wire \acesso|map_ula|ShiftLeft0~0_combout ;
wire \acesso|map_ula|s[0]~16_combout ;
wire \acesso|map_ula|s[0]~17_combout ;
wire \acesso|map_ula|s[0]~18_combout ;
wire \acesso|map_ula|s[0]~19_combout ;
wire \acesso|map_ula|s[0]~20_combout ;
wire \acesso|map_ula|s[0]~21_combout ;
wire \acesso|map_ula|Add0~3_combout ;
wire \acesso|map_ula|s[0]~22_combout ;
wire \acesso|map_ula|s[0]~23_combout ;
wire \acesso|map_ula|s[0]~24_combout ;
wire \acesso|map_ula|s~25_combout ;
wire \acesso|map_ula|s[0]~26_combout ;
wire \acesso|map_ula|s[0]~27_combout ;
wire \acesso|valor_display[0]~0_combout ;
wire \acesso|valor_display[0]~feeder_combout ;
wire \acesso|valor_display[0]~6_combout ;
wire \acesso|valor_display[1]~1_combout ;
wire \acesso|valor_display[1]~feeder_combout ;
wire \acesso|valor_display[2]~2_combout ;
wire \acesso|valor_display[2]~feeder_combout ;
wire \acesso|valor_display[3]~3_combout ;
wire \acesso|valor_display[3]~feeder_combout ;
wire \acesso|valor_display[4]~4_combout ;
wire \acesso|valor_display[4]~feeder_combout ;
wire \acesso|valor_display[5]~5_combout ;
wire \acesso|valor_display[5]~feeder_combout ;
wire \acesso|valor_display~7_combout ;
wire \acesso|valor_display~8_combout ;
wire \acesso|valor_display~9_combout ;
wire \acesso|valor_display~10_combout ;
wire \acesso|valor_display~11_combout ;
wire \acesso|valor_display~12_combout ;
wire \acesso|valor_display~13_combout ;
wire \acesso|valor_display~14_combout ;
wire \acesso|valor_display~15_combout ;
wire \acesso|valor_display~16_combout ;
wire \s|decod|display4|a~0_combout ;
wire \s|decod|display3|a~0_combout ;
wire \s|decod|display2|a~0_combout ;
wire \s|decod|display1|a~0_combout ;
wire \s|decod|display4|b~0_combout ;
wire \s|decod|display3|b~0_combout ;
wire \s|decod|display2|b~0_combout ;
wire \s|decod|display1|b~0_combout ;
wire \s|decod|display4|c~0_combout ;
wire \s|decod|display3|c~0_combout ;
wire \s|decod|display2|c~0_combout ;
wire \s|decod|display1|c~0_combout ;
wire \s|decod|display4|d~0_combout ;
wire \s|decod|display3|d~0_combout ;
wire \s|decod|display2|d~0_combout ;
wire \s|decod|display1|d~0_combout ;
wire \s|decod|display4|e~0_combout ;
wire \s|decod|display3|e~0_combout ;
wire \s|decod|display2|e~0_combout ;
wire \s|decod|display1|e~0_combout ;
wire \s|decod|display4|f~0_combout ;
wire \s|decod|display3|f~0_combout ;
wire \s|decod|display2|f~0_combout ;
wire \s|decod|display1|f~0_combout ;
wire \s|decod|display4|g~0_combout ;
wire \s|decod|display3|g~0_combout ;
wire \s|decod|display2|g~0_combout ;
wire \s|decod|display1|g~0_combout ;
wire [15:0] \acesso|data_in_ram ;
wire [15:0] \acesso|addr_ram ;
wire [2:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a ;
wire [2:0] \entrada|rc ;
wire [15:0] \acesso|b_ula ;
wire [15:0] \entrada|constante ;
wire [15:0] \acesso|map_banco_regs|r8|saida ;
wire [15:0] \entrada|operacao_atual ;
wire [3:0] \entrada|operacao ;
wire [2:0] \acesso|seletor_brg ;
wire [15:0] \acesso|map_banco_regs|r1|saida ;
wire [2:0] \entrada|rb ;
wire [2:0] \acesso|estado_atual ;
wire [15:0] \acesso|a_ula ;
wire [15:0] \acesso|map_banco_regs|r5|saida ;
wire [15:0] \acesso|map_ula|s ;
wire [2:0] \entrada|ra ;
wire [15:0] \acesso|map_banco_regs|saida ;
wire [15:0] \acesso|valor_display ;
wire [15:0] \acesso|map_banco_regs|r4|saida ;
wire [15:0] \acesso|map_banco_regs|r6|saida ;
wire [15:0] \acesso|entrada_brg ;
wire [15:0] \acesso|map_banco_regs|r2|saida ;
wire [15:0] \acesso|map_banco_regs|r3|saida ;
wire [15:0] \acesso|map_banco_regs|r7|saida ;
wire [7:0] \acesso|map_banco_regs|registrador_clear ;
wire [7:0] \acesso|map_banco_regs|load_registrador ;

wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus ;

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79~portadataout  = \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \leds[1]~output (
	.i(\acesso|valor_lido~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\leds[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \leds[1]~output .bus_hold = "false";
defparam \leds[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \leds[0]~output (
	.i(\acesso|operacao_finalizada~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\leds[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \leds[0]~output .bus_hold = "false";
defparam \leds[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \valor[0]~output (
	.i(\acesso|valor_display [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\valor[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \valor[0]~output .bus_hold = "false";
defparam \valor[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \valor[1]~output (
	.i(\acesso|valor_display [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\valor[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \valor[1]~output .bus_hold = "false";
defparam \valor[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \valor[2]~output (
	.i(\acesso|valor_display [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\valor[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \valor[2]~output .bus_hold = "false";
defparam \valor[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \valor[3]~output (
	.i(\acesso|valor_display [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\valor[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \valor[3]~output .bus_hold = "false";
defparam \valor[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \valor[4]~output (
	.i(\acesso|valor_display [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\valor[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \valor[4]~output .bus_hold = "false";
defparam \valor[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \valor[5]~output (
	.i(\acesso|valor_display [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\valor[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \valor[5]~output .bus_hold = "false";
defparam \valor[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \valor[6]~output (
	.i(\acesso|valor_display [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\valor[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \valor[6]~output .bus_hold = "false";
defparam \valor[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \valor[7]~output (
	.i(\acesso|valor_display [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\valor[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \valor[7]~output .bus_hold = "false";
defparam \valor[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \valor[8]~output (
	.i(\acesso|valor_display [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\valor[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \valor[8]~output .bus_hold = "false";
defparam \valor[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \valor[9]~output (
	.i(\acesso|valor_display [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\valor[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \valor[9]~output .bus_hold = "false";
defparam \valor[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \valor[10]~output (
	.i(\acesso|valor_display [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\valor[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \valor[10]~output .bus_hold = "false";
defparam \valor[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \valor[11]~output (
	.i(\acesso|valor_display [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\valor[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \valor[11]~output .bus_hold = "false";
defparam \valor[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N9
cycloneive_io_obuf \valor[12]~output (
	.i(\acesso|valor_display [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\valor[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \valor[12]~output .bus_hold = "false";
defparam \valor[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \valor[13]~output (
	.i(\acesso|valor_display [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\valor[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \valor[13]~output .bus_hold = "false";
defparam \valor[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N23
cycloneive_io_obuf \valor[14]~output (
	.i(\acesso|valor_display [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\valor[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \valor[14]~output .bus_hold = "false";
defparam \valor[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \valor[15]~output (
	.i(\acesso|valor_display [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\valor[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \valor[15]~output .bus_hold = "false";
defparam \valor[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \a[3]~output (
	.i(\s|decod|display4|a~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\a[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \a[3]~output .bus_hold = "false";
defparam \a[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \a[2]~output (
	.i(\s|decod|display3|a~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\a[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \a[2]~output .bus_hold = "false";
defparam \a[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \a[1]~output (
	.i(\s|decod|display2|a~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\a[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \a[1]~output .bus_hold = "false";
defparam \a[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \a[0]~output (
	.i(\s|decod|display1|a~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\a[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \a[0]~output .bus_hold = "false";
defparam \a[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \b[3]~output (
	.i(\s|decod|display4|b~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\b[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \b[3]~output .bus_hold = "false";
defparam \b[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \b[2]~output (
	.i(\s|decod|display3|b~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\b[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \b[2]~output .bus_hold = "false";
defparam \b[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \b[1]~output (
	.i(\s|decod|display2|b~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\b[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \b[1]~output .bus_hold = "false";
defparam \b[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \b[0]~output (
	.i(\s|decod|display1|b~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\b[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \b[0]~output .bus_hold = "false";
defparam \b[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \c[3]~output (
	.i(\s|decod|display4|c~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \c[3]~output .bus_hold = "false";
defparam \c[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \c[2]~output (
	.i(\s|decod|display3|c~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \c[2]~output .bus_hold = "false";
defparam \c[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \c[1]~output (
	.i(\s|decod|display2|c~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \c[1]~output .bus_hold = "false";
defparam \c[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \c[0]~output (
	.i(\s|decod|display1|c~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \c[0]~output .bus_hold = "false";
defparam \c[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \d[3]~output (
	.i(\s|decod|display4|d~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \d[3]~output .bus_hold = "false";
defparam \d[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \d[2]~output (
	.i(\s|decod|display3|d~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \d[2]~output .bus_hold = "false";
defparam \d[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \d[1]~output (
	.i(\s|decod|display2|d~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \d[1]~output .bus_hold = "false";
defparam \d[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \d[0]~output (
	.i(\s|decod|display1|d~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \d[0]~output .bus_hold = "false";
defparam \d[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \e[3]~output (
	.i(\s|decod|display4|e~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \e[3]~output .bus_hold = "false";
defparam \e[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \e[2]~output (
	.i(\s|decod|display3|e~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \e[2]~output .bus_hold = "false";
defparam \e[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \e[1]~output (
	.i(\s|decod|display2|e~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \e[1]~output .bus_hold = "false";
defparam \e[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \e[0]~output (
	.i(\s|decod|display1|e~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\e[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \e[0]~output .bus_hold = "false";
defparam \e[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \f[3]~output (
	.i(\s|decod|display4|f~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\f[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \f[3]~output .bus_hold = "false";
defparam \f[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \f[2]~output (
	.i(\s|decod|display3|f~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\f[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \f[2]~output .bus_hold = "false";
defparam \f[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \f[1]~output (
	.i(\s|decod|display2|f~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\f[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \f[1]~output .bus_hold = "false";
defparam \f[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \f[0]~output (
	.i(\s|decod|display1|f~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\f[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \f[0]~output .bus_hold = "false";
defparam \f[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \g[3]~output (
	.i(\s|decod|display4|g~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\g[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \g[3]~output .bus_hold = "false";
defparam \g[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \g[2]~output (
	.i(\s|decod|display3|g~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\g[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \g[2]~output .bus_hold = "false";
defparam \g[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \g[1]~output (
	.i(\s|decod|display2|g~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\g[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \g[1]~output .bus_hold = "false";
defparam \g[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \g[0]~output (
	.i(\s|decod|display1|g~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\g[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \g[0]~output .bus_hold = "false";
defparam \g[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \botoes[1]~input (
	.i(botoes[1]),
	.ibar(gnd),
	.o(\botoes[1]~input_o ));
// synopsys translate_off
defparam \botoes[1]~input .bus_hold = "false";
defparam \botoes[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \botoes[0]~input (
	.i(botoes[0]),
	.ibar(gnd),
	.o(\botoes[0]~input_o ));
// synopsys translate_off
defparam \botoes[0]~input .bus_hold = "false";
defparam \botoes[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \botoes[2]~input (
	.i(botoes[2]),
	.ibar(gnd),
	.o(\botoes[2]~input_o ));
// synopsys translate_off
defparam \botoes[2]~input .bus_hold = "false";
defparam \botoes[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N18
cycloneive_lcell_comb \entrada|resetar_aux~0 (
// Equation(s):
// \entrada|resetar_aux~0_combout  = !\botoes[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\botoes[0]~input_o ),
	.cin(gnd),
	.combout(\entrada|resetar_aux~0_combout ),
	.cout());
// synopsys translate_off
defparam \entrada|resetar_aux~0 .lut_mask = 16'h00FF;
defparam \entrada|resetar_aux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y26_N19
dffeas \entrada|resetar_aux (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\entrada|resetar_aux~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada|resetar_aux~q ),
	.prn(vcc));
// synopsys translate_off
defparam \entrada|resetar_aux .is_wysiwyg = "true";
defparam \entrada|resetar_aux .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N0
cycloneive_lcell_comb \entrada|ler_valor~0 (
// Equation(s):
// \entrada|ler_valor~0_combout  = (\botoes[2]~input_o  & (\entrada|ler_valor~q  & ((\acesso|valor_lido~q ) # (\entrada|resetar_aux~q ))))

	.dataa(\botoes[2]~input_o ),
	.datab(\entrada|ler_valor~q ),
	.datac(\acesso|valor_lido~q ),
	.datad(\entrada|resetar_aux~q ),
	.cin(gnd),
	.combout(\entrada|ler_valor~0_combout ),
	.cout());
// synopsys translate_off
defparam \entrada|ler_valor~0 .lut_mask = 16'h8880;
defparam \entrada|ler_valor~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N20
cycloneive_lcell_comb \entrada|ler_valor~1 (
// Equation(s):
// \entrada|ler_valor~1_combout  = (\botoes[0]~input_o  & ((\entrada|ler_valor~0_combout ) # (!\botoes[1]~input_o )))

	.dataa(\botoes[1]~input_o ),
	.datab(\botoes[0]~input_o ),
	.datac(gnd),
	.datad(\entrada|ler_valor~0_combout ),
	.cin(gnd),
	.combout(\entrada|ler_valor~1_combout ),
	.cout());
// synopsys translate_off
defparam \entrada|ler_valor~1 .lut_mask = 16'hCC44;
defparam \entrada|ler_valor~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y26_N21
dffeas \entrada|ler_valor (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\entrada|ler_valor~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada|ler_valor~q ),
	.prn(vcc));
// synopsys translate_off
defparam \entrada|ler_valor .is_wysiwyg = "true";
defparam \entrada|ler_valor .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N16
cycloneive_lcell_comb \entrada|resetar~0 (
// Equation(s):
// \entrada|resetar~0_combout  = (\botoes[1]~input_o  & (!\entrada|resetar_aux~q  & (\botoes[2]~input_o  & \entrada|resetar~q )))

	.dataa(\botoes[1]~input_o ),
	.datab(\entrada|resetar_aux~q ),
	.datac(\botoes[2]~input_o ),
	.datad(\entrada|resetar~q ),
	.cin(gnd),
	.combout(\entrada|resetar~0_combout ),
	.cout());
// synopsys translate_off
defparam \entrada|resetar~0 .lut_mask = 16'h2000;
defparam \entrada|resetar~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N26
cycloneive_lcell_comb \entrada|resetar~1 (
// Equation(s):
// \entrada|resetar~1_combout  = (\entrada|resetar~0_combout ) # (!\botoes[0]~input_o )

	.dataa(gnd),
	.datab(\botoes[0]~input_o ),
	.datac(gnd),
	.datad(\entrada|resetar~0_combout ),
	.cin(gnd),
	.combout(\entrada|resetar~1_combout ),
	.cout());
// synopsys translate_off
defparam \entrada|resetar~1 .lut_mask = 16'hFF33;
defparam \entrada|resetar~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N26
cycloneive_lcell_comb \entrada|resetar~feeder (
// Equation(s):
// \entrada|resetar~feeder_combout  = \entrada|resetar~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\entrada|resetar~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\entrada|resetar~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \entrada|resetar~feeder .lut_mask = 16'hF0F0;
defparam \entrada|resetar~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y26_N27
dffeas \entrada|resetar (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\entrada|resetar~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada|resetar~q ),
	.prn(vcc));
// synopsys translate_off
defparam \entrada|resetar .is_wysiwyg = "true";
defparam \entrada|resetar .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N30
cycloneive_lcell_comb \acesso|valor_lido~0 (
// Equation(s):
// \acesso|valor_lido~0_combout  = (\entrada|resetar~q ) # (!\entrada|ler_valor~q )

	.dataa(gnd),
	.datab(\entrada|ler_valor~q ),
	.datac(gnd),
	.datad(\entrada|resetar~q ),
	.cin(gnd),
	.combout(\acesso|valor_lido~0_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|valor_lido~0 .lut_mask = 16'hFF33;
defparam \acesso|valor_lido~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y26_N31
dffeas \acesso|valor_lido (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|valor_lido~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|valor_lido~q ),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|valor_lido .is_wysiwyg = "true";
defparam \acesso|valor_lido .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N24
cycloneive_lcell_comb \entrada|executar_operacao~0 (
// Equation(s):
// \entrada|executar_operacao~0_combout  = (\botoes[0]~input_o  & \botoes[1]~input_o )

	.dataa(gnd),
	.datab(\botoes[0]~input_o ),
	.datac(gnd),
	.datad(\botoes[1]~input_o ),
	.cin(gnd),
	.combout(\entrada|executar_operacao~0_combout ),
	.cout());
// synopsys translate_off
defparam \entrada|executar_operacao~0 .lut_mask = 16'hCC00;
defparam \entrada|executar_operacao~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N10
cycloneive_lcell_comb \entrada|executar_operacao~1 (
// Equation(s):
// \entrada|executar_operacao~1_combout  = (\acesso|operacao_finalizada~q ) # ((\entrada|resetar_aux~q ) # ((!\acesso|valor_lido~q  & \entrada|ler_valor~q )))

	.dataa(\acesso|valor_lido~q ),
	.datab(\entrada|ler_valor~q ),
	.datac(\acesso|operacao_finalizada~q ),
	.datad(\entrada|resetar_aux~q ),
	.cin(gnd),
	.combout(\entrada|executar_operacao~1_combout ),
	.cout());
// synopsys translate_off
defparam \entrada|executar_operacao~1 .lut_mask = 16'hFFF4;
defparam \entrada|executar_operacao~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N2
cycloneive_lcell_comb \entrada|executar_operacao~2 (
// Equation(s):
// \entrada|executar_operacao~2_combout  = (\entrada|executar_operacao~0_combout  & (((\entrada|executar_operacao~q  & \entrada|executar_operacao~1_combout )) # (!\botoes[2]~input_o )))

	.dataa(\botoes[2]~input_o ),
	.datab(\entrada|executar_operacao~0_combout ),
	.datac(\entrada|executar_operacao~q ),
	.datad(\entrada|executar_operacao~1_combout ),
	.cin(gnd),
	.combout(\entrada|executar_operacao~2_combout ),
	.cout());
// synopsys translate_off
defparam \entrada|executar_operacao~2 .lut_mask = 16'hC444;
defparam \entrada|executar_operacao~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y26_N3
dffeas \entrada|executar_operacao (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\entrada|executar_operacao~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada|executar_operacao~q ),
	.prn(vcc));
// synopsys translate_off
defparam \entrada|executar_operacao .is_wysiwyg = "true";
defparam \entrada|executar_operacao .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N14
cycloneive_lcell_comb \acesso|estado_atual~2 (
// Equation(s):
// \acesso|estado_atual~2_combout  = (\acesso|estado_atual [1] & (\entrada|executar_operacao~q  & (\acesso|estado_atual [0] & !\entrada|ler_valor~q )))

	.dataa(\acesso|estado_atual [1]),
	.datab(\entrada|executar_operacao~q ),
	.datac(\acesso|estado_atual [0]),
	.datad(\entrada|ler_valor~q ),
	.cin(gnd),
	.combout(\acesso|estado_atual~2_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|estado_atual~2 .lut_mask = 16'h0080;
defparam \acesso|estado_atual~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \switches[15]~input (
	.i(switches[15]),
	.ibar(gnd),
	.o(\switches[15]~input_o ));
// synopsys translate_off
defparam \switches[15]~input .bus_hold = "false";
defparam \switches[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N14
cycloneive_lcell_comb \entrada|operacao[0]~0 (
// Equation(s):
// \entrada|operacao[0]~0_combout  = (!\botoes[2]~input_o  & (\botoes[0]~input_o  & \botoes[1]~input_o ))

	.dataa(\botoes[2]~input_o ),
	.datab(\botoes[0]~input_o ),
	.datac(gnd),
	.datad(\botoes[1]~input_o ),
	.cin(gnd),
	.combout(\entrada|operacao[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \entrada|operacao[0]~0 .lut_mask = 16'h4400;
defparam \entrada|operacao[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y25_N31
dffeas \entrada|operacao_atual[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\switches[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\entrada|operacao[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada|operacao_atual [15]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada|operacao_atual[15] .is_wysiwyg = "true";
defparam \entrada|operacao_atual[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N12
cycloneive_lcell_comb \entrada|operacao[3]~feeder (
// Equation(s):
// \entrada|operacao[3]~feeder_combout  = \entrada|operacao_atual [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\entrada|operacao_atual [15]),
	.cin(gnd),
	.combout(\entrada|operacao[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \entrada|operacao[3]~feeder .lut_mask = 16'hFF00;
defparam \entrada|operacao[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \switches[14]~input (
	.i(switches[14]),
	.ibar(gnd),
	.o(\switches[14]~input_o ));
// synopsys translate_off
defparam \switches[14]~input .bus_hold = "false";
defparam \switches[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X57_Y25_N13
dffeas \entrada|operacao_atual[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\switches[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\entrada|operacao[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada|operacao_atual [14]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada|operacao_atual[14] .is_wysiwyg = "true";
defparam \entrada|operacao_atual[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \switches[13]~input (
	.i(switches[13]),
	.ibar(gnd),
	.o(\switches[13]~input_o ));
// synopsys translate_off
defparam \switches[13]~input .bus_hold = "false";
defparam \switches[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N20
cycloneive_lcell_comb \entrada|operacao_atual[13]~feeder (
// Equation(s):
// \entrada|operacao_atual[13]~feeder_combout  = \switches[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\switches[13]~input_o ),
	.cin(gnd),
	.combout(\entrada|operacao_atual[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \entrada|operacao_atual[13]~feeder .lut_mask = 16'hFF00;
defparam \entrada|operacao_atual[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y25_N21
dffeas \entrada|operacao_atual[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\entrada|operacao_atual[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\entrada|operacao[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada|operacao_atual [13]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada|operacao_atual[13] .is_wysiwyg = "true";
defparam \entrada|operacao_atual[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \switches[12]~input (
	.i(switches[12]),
	.ibar(gnd),
	.o(\switches[12]~input_o ));
// synopsys translate_off
defparam \switches[12]~input .bus_hold = "false";
defparam \switches[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X61_Y25_N23
dffeas \entrada|operacao_atual[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\switches[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\entrada|operacao[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada|operacao_atual [12]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada|operacao_atual[12] .is_wysiwyg = "true";
defparam \entrada|operacao_atual[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N8
cycloneive_lcell_comb \entrada|process_0~1 (
// Equation(s):
// \entrada|process_0~1_combout  = (\entrada|operacao_atual [14]) # ((\entrada|operacao_atual [12] & ((!\entrada|operacao_atual [15]) # (!\entrada|operacao_atual [13]))))

	.dataa(\entrada|operacao_atual [14]),
	.datab(\entrada|operacao_atual [13]),
	.datac(\entrada|operacao_atual [15]),
	.datad(\entrada|operacao_atual [12]),
	.cin(gnd),
	.combout(\entrada|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \entrada|process_0~1 .lut_mask = 16'hBFAA;
defparam \entrada|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N18
cycloneive_lcell_comb \entrada|process_0~0 (
// Equation(s):
// \entrada|process_0~0_combout  = (\entrada|operacao_atual [12] & (((!\entrada|operacao_atual [14] & !\entrada|operacao_atual [13])) # (!\entrada|operacao_atual [15]))) # (!\entrada|operacao_atual [12] & (\entrada|operacao_atual [14]))

	.dataa(\entrada|operacao_atual [14]),
	.datab(\entrada|operacao_atual [13]),
	.datac(\entrada|operacao_atual [15]),
	.datad(\entrada|operacao_atual [12]),
	.cin(gnd),
	.combout(\entrada|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \entrada|process_0~0 .lut_mask = 16'h1FAA;
defparam \entrada|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N14
cycloneive_lcell_comb \entrada|operacao[0]~1 (
// Equation(s):
// \entrada|operacao[0]~1_combout  = (\entrada|operacao[0]~0_combout  & ((\entrada|process_0~0_combout ) # (!\entrada|process_0~1_combout )))

	.dataa(gnd),
	.datab(\entrada|process_0~1_combout ),
	.datac(\entrada|operacao[0]~0_combout ),
	.datad(\entrada|process_0~0_combout ),
	.cin(gnd),
	.combout(\entrada|operacao[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \entrada|operacao[0]~1 .lut_mask = 16'hF030;
defparam \entrada|operacao[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y25_N13
dffeas \entrada|operacao[3] (
	.clk(\clk~input_o ),
	.d(\entrada|operacao[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\entrada|operacao[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada|operacao [3]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada|operacao[3] .is_wysiwyg = "true";
defparam \entrada|operacao[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y25_N29
dffeas \entrada|operacao[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\entrada|operacao_atual [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\entrada|operacao[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada|operacao [0]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada|operacao[0] .is_wysiwyg = "true";
defparam \entrada|operacao[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y25_N21
dffeas \entrada|operacao[2] (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\entrada|operacao_atual [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\entrada|operacao[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada|operacao [2]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada|operacao[2] .is_wysiwyg = "true";
defparam \entrada|operacao[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N2
cycloneive_lcell_comb \acesso|Equal6~0 (
// Equation(s):
// \acesso|Equal6~0_combout  = (\entrada|operacao [3] & (!\entrada|operacao [0] & \entrada|operacao [2]))

	.dataa(\entrada|operacao [3]),
	.datab(gnd),
	.datac(\entrada|operacao [0]),
	.datad(\entrada|operacao [2]),
	.cin(gnd),
	.combout(\acesso|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|Equal6~0 .lut_mask = 16'h0A00;
defparam \acesso|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y25_N19
dffeas \entrada|operacao[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\entrada|operacao_atual [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\entrada|operacao[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada|operacao [1]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada|operacao[1] .is_wysiwyg = "true";
defparam \entrada|operacao[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N8
cycloneive_lcell_comb \acesso|estado_atual~0 (
// Equation(s):
// \acesso|estado_atual~0_combout  = (!\entrada|ler_valor~q  & \entrada|executar_operacao~q )

	.dataa(gnd),
	.datab(\entrada|ler_valor~q ),
	.datac(gnd),
	.datad(\entrada|executar_operacao~q ),
	.cin(gnd),
	.combout(\acesso|estado_atual~0_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|estado_atual~0 .lut_mask = 16'h3300;
defparam \acesso|estado_atual~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N28
cycloneive_lcell_comb \acesso|estado_atual~1 (
// Equation(s):
// \acesso|estado_atual~1_combout  = (\acesso|estado_atual [2] & ((\acesso|estado_atual [0]) # ((\acesso|estado_atual [1]) # (!\acesso|estado_atual~0_combout ))))

	.dataa(\acesso|estado_atual [0]),
	.datab(\acesso|estado_atual~0_combout ),
	.datac(\acesso|estado_atual [1]),
	.datad(\acesso|estado_atual [2]),
	.cin(gnd),
	.combout(\acesso|estado_atual~1_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|estado_atual~1 .lut_mask = 16'hFB00;
defparam \acesso|estado_atual~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N16
cycloneive_lcell_comb \acesso|estado_atual~3 (
// Equation(s):
// \acesso|estado_atual~3_combout  = (\acesso|estado_atual~1_combout ) # ((\acesso|estado_atual~2_combout  & (\acesso|Equal6~0_combout  & !\entrada|operacao [1])))

	.dataa(\acesso|estado_atual~2_combout ),
	.datab(\acesso|Equal6~0_combout ),
	.datac(\entrada|operacao [1]),
	.datad(\acesso|estado_atual~1_combout ),
	.cin(gnd),
	.combout(\acesso|estado_atual~3_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|estado_atual~3 .lut_mask = 16'hFF08;
defparam \acesso|estado_atual~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y26_N17
dffeas \acesso|estado_atual[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|estado_atual~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\entrada|resetar~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|estado_atual [2]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|estado_atual[2] .is_wysiwyg = "true";
defparam \acesso|estado_atual[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N4
cycloneive_lcell_comb \acesso|estado_atual~5 (
// Equation(s):
// \acesso|estado_atual~5_combout  = \acesso|estado_atual [0] $ (((!\entrada|ler_valor~q  & (\entrada|executar_operacao~q  & !\acesso|estado_atual [2]))))

	.dataa(\entrada|ler_valor~q ),
	.datab(\entrada|executar_operacao~q ),
	.datac(\acesso|estado_atual [0]),
	.datad(\acesso|estado_atual [2]),
	.cin(gnd),
	.combout(\acesso|estado_atual~5_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|estado_atual~5 .lut_mask = 16'hF0B4;
defparam \acesso|estado_atual~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y26_N5
dffeas \acesso|estado_atual[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|estado_atual~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\entrada|resetar~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|estado_atual [0]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|estado_atual[0] .is_wysiwyg = "true";
defparam \acesso|estado_atual[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N26
cycloneive_lcell_comb \acesso|estado_atual~4 (
// Equation(s):
// \acesso|estado_atual~4_combout  = \acesso|estado_atual [1] $ (((\acesso|estado_atual [0] & (\acesso|estado_atual~0_combout  & !\acesso|estado_atual [2]))))

	.dataa(\acesso|estado_atual [0]),
	.datab(\acesso|estado_atual~0_combout ),
	.datac(\acesso|estado_atual [1]),
	.datad(\acesso|estado_atual [2]),
	.cin(gnd),
	.combout(\acesso|estado_atual~4_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|estado_atual~4 .lut_mask = 16'hF078;
defparam \acesso|estado_atual~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y26_N27
dffeas \acesso|estado_atual[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|estado_atual~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\entrada|resetar~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|estado_atual [1]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|estado_atual[1] .is_wysiwyg = "true";
defparam \acesso|estado_atual[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N22
cycloneive_lcell_comb \acesso|seletor_brg~0 (
// Equation(s):
// \acesso|seletor_brg~0_combout  = (\entrada|executar_operacao~q  & ((\acesso|estado_atual [1]) # ((\acesso|estado_atual [0]) # (\acesso|estado_atual [2]))))

	.dataa(\acesso|estado_atual [1]),
	.datab(\acesso|estado_atual [0]),
	.datac(\entrada|executar_operacao~q ),
	.datad(\acesso|estado_atual [2]),
	.cin(gnd),
	.combout(\acesso|seletor_brg~0_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|seletor_brg~0 .lut_mask = 16'hF0E0;
defparam \acesso|seletor_brg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N18
cycloneive_lcell_comb \acesso|operacao_finalizada~0 (
// Equation(s):
// \acesso|operacao_finalizada~0_combout  = (\acesso|estado_atual [1] & ((\acesso|estado_atual [2]) # (!\acesso|estado_atual [0]))) # (!\acesso|estado_atual [1] & ((\acesso|estado_atual [0]) # (!\acesso|estado_atual [2])))

	.dataa(\acesso|estado_atual [1]),
	.datab(gnd),
	.datac(\acesso|estado_atual [0]),
	.datad(\acesso|estado_atual [2]),
	.cin(gnd),
	.combout(\acesso|operacao_finalizada~0_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|operacao_finalizada~0 .lut_mask = 16'hFA5F;
defparam \acesso|operacao_finalizada~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N8
cycloneive_lcell_comb \acesso|Equal2~0 (
// Equation(s):
// \acesso|Equal2~0_combout  = (\acesso|estado_atual [1] & (\acesso|estado_atual [0] & !\acesso|estado_atual [2]))

	.dataa(\acesso|estado_atual [1]),
	.datab(gnd),
	.datac(\acesso|estado_atual [0]),
	.datad(\acesso|estado_atual [2]),
	.cin(gnd),
	.combout(\acesso|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|Equal2~0 .lut_mask = 16'h00A0;
defparam \acesso|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N8
cycloneive_lcell_comb \acesso|operacao_finalizada~1 (
// Equation(s):
// \acesso|operacao_finalizada~1_combout  = (\acesso|operacao_finalizada~0_combout ) # ((\acesso|Equal2~0_combout  & (\acesso|Equal6~0_combout  & !\entrada|operacao [1])))

	.dataa(\acesso|operacao_finalizada~0_combout ),
	.datab(\acesso|Equal2~0_combout ),
	.datac(\acesso|Equal6~0_combout ),
	.datad(\entrada|operacao [1]),
	.cin(gnd),
	.combout(\acesso|operacao_finalizada~1_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|operacao_finalizada~1 .lut_mask = 16'hAAEA;
defparam \acesso|operacao_finalizada~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N4
cycloneive_lcell_comb \acesso|operacao_finalizada~2 (
// Equation(s):
// \acesso|operacao_finalizada~2_combout  = ((\entrada|ler_valor~q ) # ((\acesso|operacao_finalizada~1_combout  & \acesso|operacao_finalizada~q ))) # (!\acesso|seletor_brg~0_combout )

	.dataa(\acesso|seletor_brg~0_combout ),
	.datab(\acesso|operacao_finalizada~1_combout ),
	.datac(\acesso|operacao_finalizada~q ),
	.datad(\entrada|ler_valor~q ),
	.cin(gnd),
	.combout(\acesso|operacao_finalizada~2_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|operacao_finalizada~2 .lut_mask = 16'hFFD5;
defparam \acesso|operacao_finalizada~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y26_N5
dffeas \acesso|operacao_finalizada (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|operacao_finalizada~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\entrada|resetar~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|operacao_finalizada~q ),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|operacao_finalizada .is_wysiwyg = "true";
defparam \acesso|operacao_finalizada .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \switches[0]~input (
	.i(switches[0]),
	.ibar(gnd),
	.o(\switches[0]~input_o ));
// synopsys translate_off
defparam \switches[0]~input .bus_hold = "false";
defparam \switches[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N30
cycloneive_lcell_comb \entrada|operacao_atual[0]~feeder (
// Equation(s):
// \entrada|operacao_atual[0]~feeder_combout  = \switches[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\switches[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\entrada|operacao_atual[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \entrada|operacao_atual[0]~feeder .lut_mask = 16'hF0F0;
defparam \entrada|operacao_atual[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N31
dffeas \entrada|operacao_atual[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\entrada|operacao_atual[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\entrada|operacao[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada|operacao_atual [0]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada|operacao_atual[0] .is_wysiwyg = "true";
defparam \entrada|operacao_atual[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N0
cycloneive_lcell_comb \entrada|constante[0]~0 (
// Equation(s):
// \entrada|constante[0]~0_combout  = (\entrada|process_0~1_combout  & (\entrada|operacao[0]~0_combout  & \entrada|process_0~0_combout ))

	.dataa(gnd),
	.datab(\entrada|process_0~1_combout ),
	.datac(\entrada|operacao[0]~0_combout ),
	.datad(\entrada|process_0~0_combout ),
	.cin(gnd),
	.combout(\entrada|constante[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \entrada|constante[0]~0 .lut_mask = 16'hC000;
defparam \entrada|constante[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y28_N17
dffeas \entrada|constante[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\entrada|operacao_atual [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\entrada|constante[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada|constante [0]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada|constante[0] .is_wysiwyg = "true";
defparam \entrada|constante[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N12
cycloneive_lcell_comb \acesso|Equal2~1 (
// Equation(s):
// \acesso|Equal2~1_combout  = (\acesso|estado_atual [1] & (!\acesso|estado_atual [0] & !\acesso|estado_atual [2]))

	.dataa(\acesso|estado_atual [1]),
	.datab(gnd),
	.datac(\acesso|estado_atual [0]),
	.datad(\acesso|estado_atual [2]),
	.cin(gnd),
	.combout(\acesso|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|Equal2~1 .lut_mask = 16'h000A;
defparam \acesso|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \switches[9]~input (
	.i(switches[9]),
	.ibar(gnd),
	.o(\switches[9]~input_o ));
// synopsys translate_off
defparam \switches[9]~input .bus_hold = "false";
defparam \switches[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X57_Y25_N27
dffeas \entrada|operacao_atual[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\switches[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\entrada|operacao[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada|operacao_atual [9]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada|operacao_atual[9] .is_wysiwyg = "true";
defparam \entrada|operacao_atual[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y25_N29
dffeas \entrada|ra[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\entrada|operacao_atual [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\entrada|operacao[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada|ra [0]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada|ra[0] .is_wysiwyg = "true";
defparam \entrada|ra[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N0
cycloneive_lcell_comb \acesso|seletor_brg~4 (
// Equation(s):
// \acesso|seletor_brg~4_combout  = (\acesso|estado_atual [2] & (!\acesso|estado_atual [1] & ((!\acesso|estado_atual [0])))) # (!\acesso|estado_atual [2] & (\acesso|estado_atual [1] & (!\acesso|Equal6~0_combout  & \acesso|estado_atual [0])))

	.dataa(\acesso|estado_atual [2]),
	.datab(\acesso|estado_atual [1]),
	.datac(\acesso|Equal6~0_combout ),
	.datad(\acesso|estado_atual [0]),
	.cin(gnd),
	.combout(\acesso|seletor_brg~4_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|seletor_brg~4 .lut_mask = 16'h0422;
defparam \acesso|seletor_brg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N28
cycloneive_lcell_comb \acesso|seletor_brg[0]~15 (
// Equation(s):
// \acesso|seletor_brg[0]~15_combout  = (!\acesso|Equal2~1_combout  & ((\acesso|seletor_brg~4_combout  & ((\entrada|ra [0]))) # (!\acesso|seletor_brg~4_combout  & (\acesso|seletor_brg [0]))))

	.dataa(\acesso|seletor_brg [0]),
	.datab(\acesso|Equal2~1_combout ),
	.datac(\entrada|ra [0]),
	.datad(\acesso|seletor_brg~4_combout ),
	.cin(gnd),
	.combout(\acesso|seletor_brg[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|seletor_brg[0]~15 .lut_mask = 16'h3022;
defparam \acesso|seletor_brg[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \switches[6]~input (
	.i(switches[6]),
	.ibar(gnd),
	.o(\switches[6]~input_o ));
// synopsys translate_off
defparam \switches[6]~input .bus_hold = "false";
defparam \switches[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X61_Y25_N5
dffeas \entrada|operacao_atual[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\switches[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\entrada|operacao[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada|operacao_atual [6]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada|operacao_atual[6] .is_wysiwyg = "true";
defparam \entrada|operacao_atual[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y25_N3
dffeas \entrada|rb[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\entrada|operacao_atual [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\entrada|operacao[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada|rb [0]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada|rb[0] .is_wysiwyg = "true";
defparam \entrada|rb[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N2
cycloneive_lcell_comb \acesso|seletor_brg[0]~16 (
// Equation(s):
// \acesso|seletor_brg[0]~16_combout  = (\entrada|operacao [1] & ((\acesso|Equal6~0_combout  & (\entrada|rb [0])) # (!\acesso|Equal6~0_combout  & ((\acesso|seletor_brg [0]))))) # (!\entrada|operacao [1] & (((\acesso|seletor_brg [0]))))

	.dataa(\entrada|operacao [1]),
	.datab(\acesso|Equal6~0_combout ),
	.datac(\entrada|rb [0]),
	.datad(\acesso|seletor_brg [0]),
	.cin(gnd),
	.combout(\acesso|seletor_brg[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|seletor_brg[0]~16 .lut_mask = 16'hF780;
defparam \acesso|seletor_brg[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \switches[3]~input (
	.i(switches[3]),
	.ibar(gnd),
	.o(\switches[3]~input_o ));
// synopsys translate_off
defparam \switches[3]~input .bus_hold = "false";
defparam \switches[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X61_Y25_N29
dffeas \entrada|operacao_atual[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\switches[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\entrada|operacao[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada|operacao_atual [3]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada|operacao_atual[3] .is_wysiwyg = "true";
defparam \entrada|operacao_atual[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N6
cycloneive_lcell_comb \entrada|rc[2]~2 (
// Equation(s):
// \entrada|rc[2]~2_combout  = (!\botoes[2]~input_o  & (\botoes[0]~input_o  & (!\entrada|process_0~1_combout  & \botoes[1]~input_o )))

	.dataa(\botoes[2]~input_o ),
	.datab(\botoes[0]~input_o ),
	.datac(\entrada|process_0~1_combout ),
	.datad(\botoes[1]~input_o ),
	.cin(gnd),
	.combout(\entrada|rc[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \entrada|rc[2]~2 .lut_mask = 16'h0400;
defparam \entrada|rc[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y25_N27
dffeas \entrada|rc[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\entrada|operacao_atual [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\entrada|rc[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada|rc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada|rc[0] .is_wysiwyg = "true";
defparam \entrada|rc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N0
cycloneive_lcell_comb \acesso|process_0~0 (
// Equation(s):
// \acesso|process_0~0_combout  = (\entrada|operacao [2]) # ((\entrada|operacao [0] & !\entrada|operacao [3]))

	.dataa(gnd),
	.datab(\entrada|operacao [0]),
	.datac(\entrada|operacao [3]),
	.datad(\entrada|operacao [2]),
	.cin(gnd),
	.combout(\acesso|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|process_0~0 .lut_mask = 16'hFF0C;
defparam \acesso|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N26
cycloneive_lcell_comb \acesso|seletor_brg[0]~17 (
// Equation(s):
// \acesso|seletor_brg[0]~17_combout  = (\acesso|Equal2~1_combout  & ((\acesso|process_0~0_combout  & (\acesso|seletor_brg[0]~16_combout )) # (!\acesso|process_0~0_combout  & ((\entrada|rc [0])))))

	.dataa(\acesso|Equal2~1_combout ),
	.datab(\acesso|seletor_brg[0]~16_combout ),
	.datac(\entrada|rc [0]),
	.datad(\acesso|process_0~0_combout ),
	.cin(gnd),
	.combout(\acesso|seletor_brg[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|seletor_brg[0]~17 .lut_mask = 16'h88A0;
defparam \acesso|seletor_brg[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N0
cycloneive_lcell_comb \acesso|Equal2~2 (
// Equation(s):
// \acesso|Equal2~2_combout  = (!\acesso|estado_atual [1] & (\acesso|estado_atual [0] & !\acesso|estado_atual [2]))

	.dataa(\acesso|estado_atual [1]),
	.datab(gnd),
	.datac(\acesso|estado_atual [0]),
	.datad(\acesso|estado_atual [2]),
	.cin(gnd),
	.combout(\acesso|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|Equal2~2 .lut_mask = 16'h0050;
defparam \acesso|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N20
cycloneive_lcell_comb \acesso|seletor_brg[0]~14 (
// Equation(s):
// \acesso|seletor_brg[0]~14_combout  = (\entrada|operacao [1] & ((\acesso|Equal6~0_combout  & (\entrada|ra [0])) # (!\acesso|Equal6~0_combout  & ((\entrada|rb [0]))))) # (!\entrada|operacao [1] & (((\entrada|rb [0]))))

	.dataa(\entrada|operacao [1]),
	.datab(\entrada|ra [0]),
	.datac(\entrada|rb [0]),
	.datad(\acesso|Equal6~0_combout ),
	.cin(gnd),
	.combout(\acesso|seletor_brg[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|seletor_brg[0]~14 .lut_mask = 16'hD8F0;
defparam \acesso|seletor_brg[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N24
cycloneive_lcell_comb \acesso|seletor_brg[0]~18 (
// Equation(s):
// \acesso|seletor_brg[0]~18_combout  = (\acesso|Equal2~2_combout  & (((\acesso|seletor_brg[0]~14_combout )))) # (!\acesso|Equal2~2_combout  & ((\acesso|seletor_brg[0]~15_combout ) # ((\acesso|seletor_brg[0]~17_combout ))))

	.dataa(\acesso|seletor_brg[0]~15_combout ),
	.datab(\acesso|seletor_brg[0]~17_combout ),
	.datac(\acesso|Equal2~2_combout ),
	.datad(\acesso|seletor_brg[0]~14_combout ),
	.cin(gnd),
	.combout(\acesso|seletor_brg[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|seletor_brg[0]~18 .lut_mask = 16'hFE0E;
defparam \acesso|seletor_brg[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \switches[16]~input (
	.i(switches[16]),
	.ibar(gnd),
	.o(\switches[16]~input_o ));
// synopsys translate_off
defparam \switches[16]~input .bus_hold = "false";
defparam \switches[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \switches[17]~input (
	.i(switches[17]),
	.ibar(gnd),
	.o(\switches[17]~input_o ));
// synopsys translate_off
defparam \switches[17]~input .bus_hold = "false";
defparam \switches[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N10
cycloneive_lcell_comb \acesso|seletor_brg[0]~19 (
// Equation(s):
// \acesso|seletor_brg[0]~19_combout  = (\entrada|ler_valor~q  & (((\switches[16]~input_o ) # (\switches[17]~input_o )))) # (!\entrada|ler_valor~q  & (\acesso|seletor_brg[0]~18_combout ))

	.dataa(\acesso|seletor_brg[0]~18_combout ),
	.datab(\switches[16]~input_o ),
	.datac(\entrada|ler_valor~q ),
	.datad(\switches[17]~input_o ),
	.cin(gnd),
	.combout(\acesso|seletor_brg[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|seletor_brg[0]~19 .lut_mask = 16'hFACA;
defparam \acesso|seletor_brg[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N28
cycloneive_lcell_comb \acesso|seletor_brg[0]~7 (
// Equation(s):
// \acesso|seletor_brg[0]~7_combout  = (!\entrada|resetar~q  & ((\entrada|ler_valor~q ) # (\acesso|seletor_brg~0_combout )))

	.dataa(gnd),
	.datab(\entrada|ler_valor~q ),
	.datac(\entrada|resetar~q ),
	.datad(\acesso|seletor_brg~0_combout ),
	.cin(gnd),
	.combout(\acesso|seletor_brg[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|seletor_brg[0]~7 .lut_mask = 16'h0F0C;
defparam \acesso|seletor_brg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y25_N11
dffeas \acesso|seletor_brg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|seletor_brg[0]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|seletor_brg[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|seletor_brg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|seletor_brg[0] .is_wysiwyg = "true";
defparam \acesso|seletor_brg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N26
cycloneive_lcell_comb \acesso|map_ula|process_0~0 (
// Equation(s):
// \acesso|map_ula|process_0~0_combout  = (\entrada|operacao [2] & ((\entrada|operacao [0]) # ((!\entrada|operacao [3])))) # (!\entrada|operacao [2] & (((\entrada|operacao [1]) # (\entrada|operacao [3]))))

	.dataa(\entrada|operacao [0]),
	.datab(\entrada|operacao [1]),
	.datac(\entrada|operacao [2]),
	.datad(\entrada|operacao [3]),
	.cin(gnd),
	.combout(\acesso|map_ula|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|process_0~0 .lut_mask = 16'hAFFC;
defparam \acesso|map_ula|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N0
cycloneive_lcell_comb \acesso|map_ula|Add0~14 (
// Equation(s):
// \acesso|map_ula|Add0~14_combout  = \acesso|map_ula|process_0~0_combout  $ (\acesso|b_ula [4])

	.dataa(\acesso|map_ula|process_0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|b_ula [4]),
	.cin(gnd),
	.combout(\acesso|map_ula|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|Add0~14 .lut_mask = 16'h55AA;
defparam \acesso|map_ula|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N24
cycloneive_lcell_comb \acesso|a_ula[0]~2 (
// Equation(s):
// \acesso|a_ula[0]~2_combout  = (!\entrada|resetar~q  & (!\entrada|ler_valor~q  & (\acesso|Equal2~1_combout  & \entrada|executar_operacao~q )))

	.dataa(\entrada|resetar~q ),
	.datab(\entrada|ler_valor~q ),
	.datac(\acesso|Equal2~1_combout ),
	.datad(\entrada|executar_operacao~q ),
	.cin(gnd),
	.combout(\acesso|a_ula[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|a_ula[0]~2 .lut_mask = 16'h1000;
defparam \acesso|a_ula[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y27_N13
dffeas \acesso|a_ula[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|saida [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|a_ula[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|a_ula [4]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|a_ula[4] .is_wysiwyg = "true";
defparam \acesso|a_ula[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y28_N17
dffeas \entrada|constante[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\entrada|operacao_atual [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\entrada|constante[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada|constante [3]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada|constante[3] .is_wysiwyg = "true";
defparam \entrada|constante[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N2
cycloneive_lcell_comb \acesso|map_ula|s[13]~136 (
// Equation(s):
// \acesso|map_ula|s[13]~136_combout  = (!\entrada|operacao [3] & \entrada|operacao [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\entrada|operacao [3]),
	.datad(\entrada|operacao [2]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[13]~136_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[13]~136 .lut_mask = 16'h0F00;
defparam \acesso|map_ula|s[13]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \switches[2]~input (
	.i(switches[2]),
	.ibar(gnd),
	.o(\switches[2]~input_o ));
// synopsys translate_off
defparam \switches[2]~input .bus_hold = "false";
defparam \switches[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N24
cycloneive_lcell_comb \entrada|operacao_atual[2]~feeder (
// Equation(s):
// \entrada|operacao_atual[2]~feeder_combout  = \switches[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\switches[2]~input_o ),
	.cin(gnd),
	.combout(\entrada|operacao_atual[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \entrada|operacao_atual[2]~feeder .lut_mask = 16'hFF00;
defparam \entrada|operacao_atual[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N25
dffeas \entrada|operacao_atual[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\entrada|operacao_atual[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\entrada|operacao[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada|operacao_atual [2]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada|operacao_atual[2] .is_wysiwyg = "true";
defparam \entrada|operacao_atual[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y28_N13
dffeas \entrada|constante[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\entrada|operacao_atual [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\entrada|constante[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada|constante [2]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada|constante[2] .is_wysiwyg = "true";
defparam \entrada|constante[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \switches[10]~input (
	.i(switches[10]),
	.ibar(gnd),
	.o(\switches[10]~input_o ));
// synopsys translate_off
defparam \switches[10]~input .bus_hold = "false";
defparam \switches[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X61_Y25_N13
dffeas \entrada|operacao_atual[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\switches[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\entrada|operacao[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada|operacao_atual [10]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada|operacao_atual[10] .is_wysiwyg = "true";
defparam \entrada|operacao_atual[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y25_N9
dffeas \entrada|ra[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\entrada|operacao_atual [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\entrada|operacao[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada|ra [1]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada|ra[1] .is_wysiwyg = "true";
defparam \entrada|ra[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \switches[7]~input (
	.i(switches[7]),
	.ibar(gnd),
	.o(\switches[7]~input_o ));
// synopsys translate_off
defparam \switches[7]~input .bus_hold = "false";
defparam \switches[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N16
cycloneive_lcell_comb \entrada|operacao_atual[7]~feeder (
// Equation(s):
// \entrada|operacao_atual[7]~feeder_combout  = \switches[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\switches[7]~input_o ),
	.cin(gnd),
	.combout(\entrada|operacao_atual[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \entrada|operacao_atual[7]~feeder .lut_mask = 16'hFF00;
defparam \entrada|operacao_atual[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y25_N17
dffeas \entrada|operacao_atual[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\entrada|operacao_atual[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\entrada|operacao[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada|operacao_atual [7]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada|operacao_atual[7] .is_wysiwyg = "true";
defparam \entrada|operacao_atual[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y25_N11
dffeas \entrada|rb[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\entrada|operacao_atual [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\entrada|operacao[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada|rb [1]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada|rb[1] .is_wysiwyg = "true";
defparam \entrada|rb[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N10
cycloneive_lcell_comb \acesso|seletor_brg~1 (
// Equation(s):
// \acesso|seletor_brg~1_combout  = (\entrada|operacao [1] & ((\acesso|Equal6~0_combout  & (\entrada|ra [1])) # (!\acesso|Equal6~0_combout  & ((\entrada|rb [1]))))) # (!\entrada|operacao [1] & (((\entrada|rb [1]))))

	.dataa(\entrada|ra [1]),
	.datab(\entrada|operacao [1]),
	.datac(\entrada|rb [1]),
	.datad(\acesso|Equal6~0_combout ),
	.cin(gnd),
	.combout(\acesso|seletor_brg~1_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|seletor_brg~1 .lut_mask = 16'hB8F0;
defparam \acesso|seletor_brg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N4
cycloneive_lcell_comb \acesso|seletor_brg~2 (
// Equation(s):
// \acesso|seletor_brg~2_combout  = (\acesso|Equal6~0_combout  & ((\entrada|operacao [1] & ((\entrada|rb [1]))) # (!\entrada|operacao [1] & (\acesso|seletor_brg [1])))) # (!\acesso|Equal6~0_combout  & (\acesso|seletor_brg [1]))

	.dataa(\acesso|Equal6~0_combout ),
	.datab(\acesso|seletor_brg [1]),
	.datac(\entrada|operacao [1]),
	.datad(\entrada|rb [1]),
	.cin(gnd),
	.combout(\acesso|seletor_brg~2_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|seletor_brg~2 .lut_mask = 16'hEC4C;
defparam \acesso|seletor_brg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \switches[4]~input (
	.i(switches[4]),
	.ibar(gnd),
	.o(\switches[4]~input_o ));
// synopsys translate_off
defparam \switches[4]~input .bus_hold = "false";
defparam \switches[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X61_Y25_N27
dffeas \entrada|operacao_atual[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\switches[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\entrada|operacao[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada|operacao_atual [4]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada|operacao_atual[4] .is_wysiwyg = "true";
defparam \entrada|operacao_atual[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N4
cycloneive_lcell_comb \entrada|rc[1]~feeder (
// Equation(s):
// \entrada|rc[1]~feeder_combout  = \entrada|operacao_atual [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\entrada|operacao_atual [4]),
	.cin(gnd),
	.combout(\entrada|rc[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \entrada|rc[1]~feeder .lut_mask = 16'hFF00;
defparam \entrada|rc[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y25_N5
dffeas \entrada|rc[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\entrada|rc[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\entrada|rc[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada|rc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada|rc[1] .is_wysiwyg = "true";
defparam \entrada|rc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N10
cycloneive_lcell_comb \acesso|seletor_brg~3 (
// Equation(s):
// \acesso|seletor_brg~3_combout  = (\acesso|Equal2~1_combout  & ((\acesso|process_0~0_combout  & (\acesso|seletor_brg~2_combout )) # (!\acesso|process_0~0_combout  & ((\entrada|rc [1])))))

	.dataa(\acesso|Equal2~1_combout ),
	.datab(\acesso|process_0~0_combout ),
	.datac(\acesso|seletor_brg~2_combout ),
	.datad(\entrada|rc [1]),
	.cin(gnd),
	.combout(\acesso|seletor_brg~3_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|seletor_brg~3 .lut_mask = 16'hA280;
defparam \acesso|seletor_brg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N8
cycloneive_lcell_comb \acesso|seletor_brg~5 (
// Equation(s):
// \acesso|seletor_brg~5_combout  = (!\acesso|Equal2~1_combout  & ((\acesso|seletor_brg~4_combout  & ((\entrada|ra [1]))) # (!\acesso|seletor_brg~4_combout  & (\acesso|seletor_brg [1]))))

	.dataa(\acesso|seletor_brg [1]),
	.datab(\acesso|seletor_brg~4_combout ),
	.datac(\entrada|ra [1]),
	.datad(\acesso|Equal2~1_combout ),
	.cin(gnd),
	.combout(\acesso|seletor_brg~5_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|seletor_brg~5 .lut_mask = 16'h00E2;
defparam \acesso|seletor_brg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N18
cycloneive_lcell_comb \acesso|seletor_brg~6 (
// Equation(s):
// \acesso|seletor_brg~6_combout  = (\acesso|Equal2~2_combout  & (\acesso|seletor_brg~1_combout )) # (!\acesso|Equal2~2_combout  & (((\acesso|seletor_brg~3_combout ) # (\acesso|seletor_brg~5_combout ))))

	.dataa(\acesso|seletor_brg~1_combout ),
	.datab(\acesso|seletor_brg~3_combout ),
	.datac(\acesso|seletor_brg~5_combout ),
	.datad(\acesso|Equal2~2_combout ),
	.cin(gnd),
	.combout(\acesso|seletor_brg~6_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|seletor_brg~6 .lut_mask = 16'hAAFC;
defparam \acesso|seletor_brg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N4
cycloneive_lcell_comb \acesso|seletor_brg[1]~feeder (
// Equation(s):
// \acesso|seletor_brg[1]~feeder_combout  = \acesso|seletor_brg~6_combout 

	.dataa(\acesso|seletor_brg~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\acesso|seletor_brg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|seletor_brg[1]~feeder .lut_mask = 16'hAAAA;
defparam \acesso|seletor_brg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y28_N5
dffeas \acesso|seletor_brg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|seletor_brg[1]~feeder_combout ),
	.asdata(\switches[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\entrada|ler_valor~q ),
	.ena(\acesso|seletor_brg[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|seletor_brg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|seletor_brg[1] .is_wysiwyg = "true";
defparam \acesso|seletor_brg[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \switches[1]~input (
	.i(switches[1]),
	.ibar(gnd),
	.o(\switches[1]~input_o ));
// synopsys translate_off
defparam \switches[1]~input .bus_hold = "false";
defparam \switches[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N30
cycloneive_lcell_comb \entrada|operacao_atual[1]~feeder (
// Equation(s):
// \entrada|operacao_atual[1]~feeder_combout  = \switches[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\switches[1]~input_o ),
	.cin(gnd),
	.combout(\entrada|operacao_atual[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \entrada|operacao_atual[1]~feeder .lut_mask = 16'hFF00;
defparam \entrada|operacao_atual[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N31
dffeas \entrada|operacao_atual[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\entrada|operacao_atual[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\entrada|operacao[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada|operacao_atual [1]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada|operacao_atual[1] .is_wysiwyg = "true";
defparam \entrada|operacao_atual[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y28_N13
dffeas \entrada|constante[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\entrada|operacao_atual [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\entrada|constante[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada|constante [1]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada|constante[1] .is_wysiwyg = "true";
defparam \entrada|constante[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N20
cycloneive_lcell_comb \acesso|b_ula~0 (
// Equation(s):
// \acesso|b_ula~0_combout  = (\acesso|process_0~0_combout  & ((\entrada|constante [1]))) # (!\acesso|process_0~0_combout  & (\acesso|map_banco_regs|saida [1]))

	.dataa(\acesso|process_0~0_combout ),
	.datab(gnd),
	.datac(\acesso|map_banco_regs|saida [1]),
	.datad(\entrada|constante [1]),
	.cin(gnd),
	.combout(\acesso|b_ula~0_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|b_ula~0 .lut_mask = 16'hFA50;
defparam \acesso|b_ula~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N18
cycloneive_lcell_comb \acesso|wren_ram~3 (
// Equation(s):
// \acesso|wren_ram~3_combout  = (!\entrada|resetar~q  & (!\entrada|ler_valor~q  & (\acesso|Equal2~0_combout  & \entrada|executar_operacao~q )))

	.dataa(\entrada|resetar~q ),
	.datab(\entrada|ler_valor~q ),
	.datac(\acesso|Equal2~0_combout ),
	.datad(\entrada|executar_operacao~q ),
	.cin(gnd),
	.combout(\acesso|wren_ram~3_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|wren_ram~3 .lut_mask = 16'h1000;
defparam \acesso|wren_ram~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N26
cycloneive_lcell_comb \acesso|b_ula[0]~1 (
// Equation(s):
// \acesso|b_ula[0]~1_combout  = (\acesso|wren_ram~3_combout  & ((\entrada|operacao [0]) # ((\entrada|operacao [3]) # (!\entrada|operacao [2]))))

	.dataa(\acesso|wren_ram~3_combout ),
	.datab(\entrada|operacao [0]),
	.datac(\entrada|operacao [3]),
	.datad(\entrada|operacao [2]),
	.cin(gnd),
	.combout(\acesso|b_ula[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|b_ula[0]~1 .lut_mask = 16'hA8AA;
defparam \acesso|b_ula[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y26_N21
dffeas \acesso|b_ula[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|b_ula~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|b_ula[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|b_ula [1]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|b_ula[1] .is_wysiwyg = "true";
defparam \acesso|b_ula[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N14
cycloneive_lcell_comb \acesso|map_ula|Add0~5 (
// Equation(s):
// \acesso|map_ula|Add0~5_combout  = \acesso|map_ula|process_0~0_combout  $ (\acesso|b_ula [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\acesso|map_ula|process_0~0_combout ),
	.datad(\acesso|b_ula [1]),
	.cin(gnd),
	.combout(\acesso|map_ula|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|Add0~5 .lut_mask = 16'h0FF0;
defparam \acesso|map_ula|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N0
cycloneive_lcell_comb \acesso|map_ula|ShiftRight0~23 (
// Equation(s):
// \acesso|map_ula|ShiftRight0~23_combout  = (!\acesso|b_ula [2] & !\acesso|b_ula [1])

	.dataa(\acesso|b_ula [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|b_ula [1]),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftRight0~23_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftRight0~23 .lut_mask = 16'h0055;
defparam \acesso|map_ula|ShiftRight0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N12
cycloneive_lcell_comb \acesso|b_ula~2 (
// Equation(s):
// \acesso|b_ula~2_combout  = (\acesso|process_0~0_combout  & (\entrada|constante [0])) # (!\acesso|process_0~0_combout  & ((\acesso|map_banco_regs|saida [0])))

	.dataa(\entrada|constante [0]),
	.datab(gnd),
	.datac(\acesso|map_banco_regs|saida [0]),
	.datad(\acesso|process_0~0_combout ),
	.cin(gnd),
	.combout(\acesso|b_ula~2_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|b_ula~2 .lut_mask = 16'hAAF0;
defparam \acesso|b_ula~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y26_N13
dffeas \acesso|b_ula[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|b_ula~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|b_ula[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|b_ula [0]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|b_ula[0] .is_wysiwyg = "true";
defparam \acesso|b_ula[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N6
cycloneive_lcell_comb \acesso|wren_ram~2 (
// Equation(s):
// \acesso|wren_ram~2_combout  = (\acesso|Equal6~0_combout  & ((\acesso|wren_ram~3_combout  & ((\entrada|operacao [1]))) # (!\acesso|wren_ram~3_combout  & (\acesso|wren_ram~q )))) # (!\acesso|Equal6~0_combout  & (((\acesso|wren_ram~q ))))

	.dataa(\acesso|Equal6~0_combout ),
	.datab(\acesso|wren_ram~3_combout ),
	.datac(\acesso|wren_ram~q ),
	.datad(\entrada|operacao [1]),
	.cin(gnd),
	.combout(\acesso|wren_ram~2_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|wren_ram~2 .lut_mask = 16'hF870;
defparam \acesso|wren_ram~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y26_N7
dffeas \acesso|wren_ram (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|wren_ram~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|wren_ram~q ),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|wren_ram .is_wysiwyg = "true";
defparam \acesso|wren_ram .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N8
cycloneive_lcell_comb \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0 (
// Equation(s):
// \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout  = (!\acesso|addr_ram [13] & (\acesso|addr_ram [15] & (\acesso|wren_ram~q  & \acesso|addr_ram [14])))

	.dataa(\acesso|addr_ram [13]),
	.datab(\acesso|addr_ram [15]),
	.datac(\acesso|wren_ram~q ),
	.datad(\acesso|addr_ram [14]),
	.cin(gnd),
	.combout(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0 .lut_mask = 16'h4000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N10
cycloneive_lcell_comb \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0 (
// Equation(s):
// \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout  = (\acesso|addr_ram [15] & (!\acesso|addr_ram [13] & \acesso|addr_ram [14]))

	.dataa(gnd),
	.datab(\acesso|addr_ram [15]),
	.datac(\acesso|addr_ram [13]),
	.datad(\acesso|addr_ram [14]),
	.cin(gnd),
	.combout(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0 .lut_mask = 16'h0C00;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N2
cycloneive_lcell_comb \acesso|data_in_ram[14]~feeder (
// Equation(s):
// \acesso|data_in_ram[14]~feeder_combout  = \acesso|map_banco_regs|saida [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|map_banco_regs|saida [14]),
	.cin(gnd),
	.combout(\acesso|data_in_ram[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|data_in_ram[14]~feeder .lut_mask = 16'hFF00;
defparam \acesso|data_in_ram[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N30
cycloneive_lcell_comb \acesso|data_in_ram[0]~0 (
// Equation(s):
// \acesso|data_in_ram[0]~0_combout  = (\entrada|operacao [1] & (\acesso|Equal6~0_combout  & \acesso|wren_ram~3_combout ))

	.dataa(\entrada|operacao [1]),
	.datab(\acesso|Equal6~0_combout ),
	.datac(gnd),
	.datad(\acesso|wren_ram~3_combout ),
	.cin(gnd),
	.combout(\acesso|data_in_ram[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|data_in_ram[0]~0 .lut_mask = 16'h8800;
defparam \acesso|data_in_ram[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y27_N3
dffeas \acesso|data_in_ram[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|data_in_ram[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|data_in_ram[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|data_in_ram [14]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|data_in_ram[14] .is_wysiwyg = "true";
defparam \acesso|data_in_ram[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N10
cycloneive_lcell_comb \acesso|addr_ram[0]~0 (
// Equation(s):
// \acesso|addr_ram[0]~0_combout  = (!\entrada|resetar~q  & (\acesso|estado_atual~0_combout  & (\acesso|Equal6~0_combout  & \acesso|Equal2~0_combout )))

	.dataa(\entrada|resetar~q ),
	.datab(\acesso|estado_atual~0_combout ),
	.datac(\acesso|Equal6~0_combout ),
	.datad(\acesso|Equal2~0_combout ),
	.cin(gnd),
	.combout(\acesso|addr_ram[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|addr_ram[0]~0 .lut_mask = 16'h4000;
defparam \acesso|addr_ram[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N23
dffeas \acesso|addr_ram[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_ula|s [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|addr_ram[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|addr_ram [0]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|addr_ram[0] .is_wysiwyg = "true";
defparam \acesso|addr_ram[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y28_N27
dffeas \acesso|addr_ram[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_ula|s [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|addr_ram[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|addr_ram [1]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|addr_ram[1] .is_wysiwyg = "true";
defparam \acesso|addr_ram[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y28_N15
dffeas \acesso|addr_ram[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_ula|s [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|addr_ram[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|addr_ram [2]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|addr_ram[2] .is_wysiwyg = "true";
defparam \acesso|addr_ram[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y26_N5
dffeas \acesso|a_ula[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|saida [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|a_ula[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|a_ula [3]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|a_ula[3] .is_wysiwyg = "true";
defparam \acesso|a_ula[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y27_N25
dffeas \acesso|a_ula[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|saida [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|a_ula[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|a_ula [2]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|a_ula[2] .is_wysiwyg = "true";
defparam \acesso|a_ula[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N26
cycloneive_lcell_comb \acesso|map_ula|ShiftLeft0~5 (
// Equation(s):
// \acesso|map_ula|ShiftLeft0~5_combout  = (!\acesso|b_ula [1] & ((\acesso|b_ula [0] & ((\acesso|a_ula [2]))) # (!\acesso|b_ula [0] & (\acesso|a_ula [3]))))

	.dataa(\acesso|b_ula [0]),
	.datab(\acesso|a_ula [3]),
	.datac(\acesso|a_ula [2]),
	.datad(\acesso|b_ula [1]),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftLeft0~5_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftLeft0~5 .lut_mask = 16'h00E4;
defparam \acesso|map_ula|ShiftLeft0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \switches[5]~input (
	.i(switches[5]),
	.ibar(gnd),
	.o(\switches[5]~input_o ));
// synopsys translate_off
defparam \switches[5]~input .bus_hold = "false";
defparam \switches[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X61_Y25_N19
dffeas \entrada|operacao_atual[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\switches[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\entrada|operacao[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada|operacao_atual [5]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada|operacao_atual[5] .is_wysiwyg = "true";
defparam \entrada|operacao_atual[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y25_N17
dffeas \entrada|constante[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\entrada|operacao_atual [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\entrada|constante[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada|constante [5]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada|constante[5] .is_wysiwyg = "true";
defparam \entrada|constante[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \switches[11]~input (
	.i(switches[11]),
	.ibar(gnd),
	.o(\switches[11]~input_o ));
// synopsys translate_off
defparam \switches[11]~input .bus_hold = "false";
defparam \switches[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X61_Y25_N25
dffeas \entrada|operacao_atual[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\switches[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\entrada|operacao[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada|operacao_atual [11]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada|operacao_atual[11] .is_wysiwyg = "true";
defparam \entrada|operacao_atual[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y25_N17
dffeas \entrada|ra[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\entrada|operacao_atual [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\entrada|operacao[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada|ra [2]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada|ra[2] .is_wysiwyg = "true";
defparam \entrada|ra[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N18
cycloneive_lcell_comb \acesso|seletor_brg~11 (
// Equation(s):
// \acesso|seletor_brg~11_combout  = (!\acesso|Equal2~1_combout  & ((\acesso|seletor_brg~4_combout  & ((\entrada|ra [2]))) # (!\acesso|seletor_brg~4_combout  & (\acesso|seletor_brg [2]))))

	.dataa(\acesso|seletor_brg [2]),
	.datab(\acesso|seletor_brg~4_combout ),
	.datac(\acesso|Equal2~1_combout ),
	.datad(\entrada|ra [2]),
	.cin(gnd),
	.combout(\acesso|seletor_brg~11_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|seletor_brg~11 .lut_mask = 16'h0E02;
defparam \acesso|seletor_brg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \switches[8]~input (
	.i(switches[8]),
	.ibar(gnd),
	.o(\switches[8]~input_o ));
// synopsys translate_off
defparam \switches[8]~input .bus_hold = "false";
defparam \switches[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X61_Y25_N31
dffeas \entrada|operacao_atual[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\switches[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\entrada|operacao[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada|operacao_atual [8]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada|operacao_atual[8] .is_wysiwyg = "true";
defparam \entrada|operacao_atual[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y25_N9
dffeas \entrada|rb[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\entrada|operacao_atual [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\entrada|operacao[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada|rb [2]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada|rb[2] .is_wysiwyg = "true";
defparam \entrada|rb[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N16
cycloneive_lcell_comb \acesso|seletor_brg~8 (
// Equation(s):
// \acesso|seletor_brg~8_combout  = (\entrada|operacao [1] & ((\acesso|Equal6~0_combout  & ((\entrada|ra [2]))) # (!\acesso|Equal6~0_combout  & (\entrada|rb [2])))) # (!\entrada|operacao [1] & (\entrada|rb [2]))

	.dataa(\entrada|rb [2]),
	.datab(\entrada|ra [2]),
	.datac(\entrada|operacao [1]),
	.datad(\acesso|Equal6~0_combout ),
	.cin(gnd),
	.combout(\acesso|seletor_brg~8_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|seletor_brg~8 .lut_mask = 16'hCAAA;
defparam \acesso|seletor_brg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N2
cycloneive_lcell_comb \acesso|seletor_brg~9 (
// Equation(s):
// \acesso|seletor_brg~9_combout  = (\acesso|Equal6~0_combout  & ((\entrada|operacao [1] & ((\entrada|rb [2]))) # (!\entrada|operacao [1] & (\acesso|seletor_brg [2])))) # (!\acesso|Equal6~0_combout  & (((\acesso|seletor_brg [2]))))

	.dataa(\acesso|Equal6~0_combout ),
	.datab(\entrada|operacao [1]),
	.datac(\acesso|seletor_brg [2]),
	.datad(\entrada|rb [2]),
	.cin(gnd),
	.combout(\acesso|seletor_brg~9_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|seletor_brg~9 .lut_mask = 16'hF870;
defparam \acesso|seletor_brg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N18
cycloneive_lcell_comb \entrada|rc[2]~feeder (
// Equation(s):
// \entrada|rc[2]~feeder_combout  = \entrada|operacao_atual [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\entrada|operacao_atual [5]),
	.cin(gnd),
	.combout(\entrada|rc[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \entrada|rc[2]~feeder .lut_mask = 16'hFF00;
defparam \entrada|rc[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y25_N19
dffeas \entrada|rc[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\entrada|rc[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\entrada|rc[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada|rc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada|rc[2] .is_wysiwyg = "true";
defparam \entrada|rc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N20
cycloneive_lcell_comb \acesso|seletor_brg~10 (
// Equation(s):
// \acesso|seletor_brg~10_combout  = (\acesso|Equal2~1_combout  & ((\acesso|process_0~0_combout  & (\acesso|seletor_brg~9_combout )) # (!\acesso|process_0~0_combout  & ((\entrada|rc [2])))))

	.dataa(\acesso|Equal2~1_combout ),
	.datab(\acesso|process_0~0_combout ),
	.datac(\acesso|seletor_brg~9_combout ),
	.datad(\entrada|rc [2]),
	.cin(gnd),
	.combout(\acesso|seletor_brg~10_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|seletor_brg~10 .lut_mask = 16'hA280;
defparam \acesso|seletor_brg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N28
cycloneive_lcell_comb \acesso|seletor_brg~12 (
// Equation(s):
// \acesso|seletor_brg~12_combout  = (\acesso|Equal2~2_combout  & (((\acesso|seletor_brg~8_combout )))) # (!\acesso|Equal2~2_combout  & ((\acesso|seletor_brg~11_combout ) # ((\acesso|seletor_brg~10_combout ))))

	.dataa(\acesso|seletor_brg~11_combout ),
	.datab(\acesso|seletor_brg~8_combout ),
	.datac(\acesso|seletor_brg~10_combout ),
	.datad(\acesso|Equal2~2_combout ),
	.cin(gnd),
	.combout(\acesso|seletor_brg~12_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|seletor_brg~12 .lut_mask = 16'hCCFA;
defparam \acesso|seletor_brg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N8
cycloneive_lcell_comb \acesso|seletor_brg~13 (
// Equation(s):
// \acesso|seletor_brg~13_combout  = (\acesso|seletor_brg~0_combout  & (\acesso|seletor_brg~12_combout )) # (!\acesso|seletor_brg~0_combout  & ((\acesso|seletor_brg [2])))

	.dataa(\acesso|seletor_brg~12_combout ),
	.datab(gnd),
	.datac(\acesso|seletor_brg [2]),
	.datad(\acesso|seletor_brg~0_combout ),
	.cin(gnd),
	.combout(\acesso|seletor_brg~13_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|seletor_brg~13 .lut_mask = 16'hAAF0;
defparam \acesso|seletor_brg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y25_N9
dffeas \acesso|seletor_brg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|seletor_brg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\entrada|ler_valor~q ),
	.sload(gnd),
	.ena(!\entrada|resetar~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|seletor_brg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|seletor_brg[2] .is_wysiwyg = "true";
defparam \acesso|seletor_brg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N20
cycloneive_lcell_comb \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0 (
// Equation(s):
// \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout  = (\acesso|wren_ram~q  & (!\acesso|addr_ram [15] & (!\acesso|addr_ram [13] & \acesso|addr_ram [14])))

	.dataa(\acesso|wren_ram~q ),
	.datab(\acesso|addr_ram [15]),
	.datac(\acesso|addr_ram [13]),
	.datad(\acesso|addr_ram [14]),
	.cin(gnd),
	.combout(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0 .lut_mask = 16'h0200;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N28
cycloneive_lcell_comb \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0 (
// Equation(s):
// \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout  = (!\acesso|addr_ram [13] & (\acesso|addr_ram [14] & !\acesso|addr_ram [15]))

	.dataa(\acesso|addr_ram [13]),
	.datab(gnd),
	.datac(\acesso|addr_ram [14]),
	.datad(\acesso|addr_ram [15]),
	.cin(gnd),
	.combout(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0 .lut_mask = 16'h0050;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N12
cycloneive_lcell_comb \acesso|data_in_ram[5]~feeder (
// Equation(s):
// \acesso|data_in_ram[5]~feeder_combout  = \acesso|map_banco_regs|saida [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\acesso|map_banco_regs|saida [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\acesso|data_in_ram[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|data_in_ram[5]~feeder .lut_mask = 16'hF0F0;
defparam \acesso|data_in_ram[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y27_N13
dffeas \acesso|data_in_ram[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|data_in_ram[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|data_in_ram[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|data_in_ram [5]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|data_in_ram[5] .is_wysiwyg = "true";
defparam \acesso|data_in_ram[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N4
cycloneive_lcell_comb \acesso|addr_ram[4]~feeder (
// Equation(s):
// \acesso|addr_ram[4]~feeder_combout  = \acesso|map_ula|s [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|map_ula|s [4]),
	.cin(gnd),
	.combout(\acesso|addr_ram[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|addr_ram[4]~feeder .lut_mask = 16'hFF00;
defparam \acesso|addr_ram[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y25_N5
dffeas \acesso|addr_ram[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|addr_ram[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|addr_ram[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|addr_ram [4]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|addr_ram[4] .is_wysiwyg = "true";
defparam \acesso|addr_ram[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N6
cycloneive_lcell_comb \acesso|map_ula|Add0~17 (
// Equation(s):
// \acesso|map_ula|Add0~17_combout  = \acesso|map_ula|process_0~0_combout  $ (\acesso|b_ula [5])

	.dataa(\acesso|map_ula|process_0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|b_ula [5]),
	.cin(gnd),
	.combout(\acesso|map_ula|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|Add0~17 .lut_mask = 16'h55AA;
defparam \acesso|map_ula|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y26_N31
dffeas \acesso|a_ula[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|saida [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|a_ula[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|a_ula [5]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|a_ula[5] .is_wysiwyg = "true";
defparam \acesso|a_ula[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N26
cycloneive_lcell_comb \acesso|map_ula|Add0~15 (
// Equation(s):
// \acesso|map_ula|Add0~15_combout  = (\acesso|map_ula|Add0~14_combout  & ((\acesso|a_ula [4] & (\acesso|map_ula|Add0~13  & VCC)) # (!\acesso|a_ula [4] & (!\acesso|map_ula|Add0~13 )))) # (!\acesso|map_ula|Add0~14_combout  & ((\acesso|a_ula [4] & 
// (!\acesso|map_ula|Add0~13 )) # (!\acesso|a_ula [4] & ((\acesso|map_ula|Add0~13 ) # (GND)))))
// \acesso|map_ula|Add0~16  = CARRY((\acesso|map_ula|Add0~14_combout  & (!\acesso|a_ula [4] & !\acesso|map_ula|Add0~13 )) # (!\acesso|map_ula|Add0~14_combout  & ((!\acesso|map_ula|Add0~13 ) # (!\acesso|a_ula [4]))))

	.dataa(\acesso|map_ula|Add0~14_combout ),
	.datab(\acesso|a_ula [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\acesso|map_ula|Add0~13 ),
	.combout(\acesso|map_ula|Add0~15_combout ),
	.cout(\acesso|map_ula|Add0~16 ));
// synopsys translate_off
defparam \acesso|map_ula|Add0~15 .lut_mask = 16'h9617;
defparam \acesso|map_ula|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N28
cycloneive_lcell_comb \acesso|map_ula|Add0~18 (
// Equation(s):
// \acesso|map_ula|Add0~18_combout  = ((\acesso|map_ula|Add0~17_combout  $ (\acesso|a_ula [5] $ (!\acesso|map_ula|Add0~16 )))) # (GND)
// \acesso|map_ula|Add0~19  = CARRY((\acesso|map_ula|Add0~17_combout  & ((\acesso|a_ula [5]) # (!\acesso|map_ula|Add0~16 ))) # (!\acesso|map_ula|Add0~17_combout  & (\acesso|a_ula [5] & !\acesso|map_ula|Add0~16 )))

	.dataa(\acesso|map_ula|Add0~17_combout ),
	.datab(\acesso|a_ula [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\acesso|map_ula|Add0~16 ),
	.combout(\acesso|map_ula|Add0~18_combout ),
	.cout(\acesso|map_ula|Add0~19 ));
// synopsys translate_off
defparam \acesso|map_ula|Add0~18 .lut_mask = 16'h698E;
defparam \acesso|map_ula|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N30
cycloneive_lcell_comb \acesso|map_ula|s[4]~70 (
// Equation(s):
// \acesso|map_ula|s[4]~70_combout  = (\entrada|operacao [3]) # ((!\entrada|operacao [0] & \entrada|operacao [1]))

	.dataa(\entrada|operacao [0]),
	.datab(\entrada|operacao [1]),
	.datac(gnd),
	.datad(\entrada|operacao [3]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[4]~70_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[4]~70 .lut_mask = 16'hFF44;
defparam \acesso|map_ula|s[4]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N16
cycloneive_lcell_comb \acesso|map_ula|s[4]~69 (
// Equation(s):
// \acesso|map_ula|s[4]~69_combout  = (\entrada|operacao [0]) # (\entrada|operacao [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\entrada|operacao [0]),
	.datad(\entrada|operacao [3]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[4]~69_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[4]~69 .lut_mask = 16'hFFF0;
defparam \acesso|map_ula|s[4]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N15
dffeas \acesso|map_banco_regs|registrador_clear[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\entrada|resetar~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|registrador_clear [0]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|registrador_clear[0] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|registrador_clear[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N24
cycloneive_lcell_comb \acesso|b_ula~12 (
// Equation(s):
// \acesso|b_ula~12_combout  = (!\entrada|operacao [2] & (\acesso|map_banco_regs|saida [11] & ((\entrada|operacao [3]) # (!\entrada|operacao [0]))))

	.dataa(\entrada|operacao [3]),
	.datab(\entrada|operacao [0]),
	.datac(\entrada|operacao [2]),
	.datad(\acesso|map_banco_regs|saida [11]),
	.cin(gnd),
	.combout(\acesso|b_ula~12_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|b_ula~12 .lut_mask = 16'h0B00;
defparam \acesso|b_ula~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y24_N25
dffeas \acesso|b_ula[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|b_ula~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|b_ula[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|b_ula [11]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|b_ula[11] .is_wysiwyg = "true";
defparam \acesso|b_ula[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N4
cycloneive_lcell_comb \acesso|map_ula|s[2]~50 (
// Equation(s):
// \acesso|map_ula|s[2]~50_combout  = (\entrada|operacao [1]) # ((\entrada|operacao [0] & \entrada|operacao [2]))

	.dataa(\entrada|operacao [0]),
	.datab(\entrada|operacao [2]),
	.datac(gnd),
	.datad(\entrada|operacao [1]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[2]~50_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[2]~50 .lut_mask = 16'hFF88;
defparam \acesso|map_ula|s[2]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N4
cycloneive_lcell_comb \acesso|map_ula|s[11]~121 (
// Equation(s):
// \acesso|map_ula|s[11]~121_combout  = (\acesso|b_ula [11] & ((\entrada|operacao [0] & (!\acesso|a_ula [11])) # (!\entrada|operacao [0] & ((\acesso|a_ula [11]) # (\acesso|map_ula|s[2]~50_combout ))))) # (!\acesso|b_ula [11] & 
// ((\acesso|map_ula|s[2]~50_combout  & ((\acesso|a_ula [11]))) # (!\acesso|map_ula|s[2]~50_combout  & (\entrada|operacao [0]))))

	.dataa(\entrada|operacao [0]),
	.datab(\acesso|b_ula [11]),
	.datac(\acesso|a_ula [11]),
	.datad(\acesso|map_ula|s[2]~50_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[11]~121_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[11]~121 .lut_mask = 16'h7C6A;
defparam \acesso|map_ula|s[11]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N18
cycloneive_lcell_comb \acesso|map_ula|s[8]~95 (
// Equation(s):
// \acesso|map_ula|s[8]~95_combout  = (\acesso|b_ula [3]) # ((\acesso|b_ula [4]) # ((\entrada|operacao [1]) # (\acesso|b_ula [5])))

	.dataa(\acesso|b_ula [3]),
	.datab(\acesso|b_ula [4]),
	.datac(\entrada|operacao [1]),
	.datad(\acesso|b_ula [5]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[8]~95_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[8]~95 .lut_mask = 16'hFFFE;
defparam \acesso|map_ula|s[8]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N2
cycloneive_lcell_comb \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0 (
// Equation(s):
// \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout  = (\acesso|wren_ram~q  & (\acesso|addr_ram [15] & (!\acesso|addr_ram [13] & !\acesso|addr_ram [14])))

	.dataa(\acesso|wren_ram~q ),
	.datab(\acesso|addr_ram [15]),
	.datac(\acesso|addr_ram [13]),
	.datad(\acesso|addr_ram [14]),
	.cin(gnd),
	.combout(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0 .lut_mask = 16'h0008;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N6
cycloneive_lcell_comb \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0 (
// Equation(s):
// \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout  = (\acesso|addr_ram [15] & (!\acesso|addr_ram [13] & !\acesso|addr_ram [14]))

	.dataa(gnd),
	.datab(\acesso|addr_ram [15]),
	.datac(\acesso|addr_ram [13]),
	.datad(\acesso|addr_ram [14]),
	.cin(gnd),
	.combout(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0 .lut_mask = 16'h000C;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N12
cycloneive_lcell_comb \acesso|data_in_ram[7]~feeder (
// Equation(s):
// \acesso|data_in_ram[7]~feeder_combout  = \acesso|map_banco_regs|saida [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\acesso|map_banco_regs|saida [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\acesso|data_in_ram[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|data_in_ram[7]~feeder .lut_mask = 16'hF0F0;
defparam \acesso|data_in_ram[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y24_N13
dffeas \acesso|data_in_ram[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|data_in_ram[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|data_in_ram[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|data_in_ram [7]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|data_in_ram[7] .is_wysiwyg = "true";
defparam \acesso|data_in_ram[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N6
cycloneive_lcell_comb \acesso|map_ula|s[6]~84 (
// Equation(s):
// \acesso|map_ula|s[6]~84_combout  = (\acesso|map_ula|s[4]~70_combout  & (((\acesso|map_ula|s[4]~69_combout ) # (\acesso|a_ula [7])))) # (!\acesso|map_ula|s[4]~70_combout  & (\acesso|a_ula [5] & (!\acesso|map_ula|s[4]~69_combout )))

	.dataa(\acesso|map_ula|s[4]~70_combout ),
	.datab(\acesso|a_ula [5]),
	.datac(\acesso|map_ula|s[4]~69_combout ),
	.datad(\acesso|a_ula [7]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[6]~84_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[6]~84 .lut_mask = 16'hAEA4;
defparam \acesso|map_ula|s[6]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N12
cycloneive_lcell_comb \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0 (
// Equation(s):
// \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout  = (\acesso|addr_ram [13] & (\acesso|addr_ram [15] & (\acesso|wren_ram~q  & !\acesso|addr_ram [14])))

	.dataa(\acesso|addr_ram [13]),
	.datab(\acesso|addr_ram [15]),
	.datac(\acesso|wren_ram~q ),
	.datad(\acesso|addr_ram [14]),
	.cin(gnd),
	.combout(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0 .lut_mask = 16'h0080;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N0
cycloneive_lcell_comb \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0 (
// Equation(s):
// \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout  = (\acesso|addr_ram [15] & (\acesso|addr_ram [13] & !\acesso|addr_ram [14]))

	.dataa(gnd),
	.datab(\acesso|addr_ram [15]),
	.datac(\acesso|addr_ram [13]),
	.datad(\acesso|addr_ram [14]),
	.cin(gnd),
	.combout(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0 .lut_mask = 16'h00C0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y25_N31
dffeas \acesso|data_in_ram[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|saida [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|data_in_ram[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|data_in_ram [6]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|data_in_ram[6] .is_wysiwyg = "true";
defparam \acesso|data_in_ram[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N10
cycloneive_lcell_comb \acesso|b_ula~8 (
// Equation(s):
// \acesso|b_ula~8_combout  = (!\entrada|operacao [2] & (\acesso|map_banco_regs|saida [7] & ((\entrada|operacao [3]) # (!\entrada|operacao [0]))))

	.dataa(\entrada|operacao [0]),
	.datab(\entrada|operacao [3]),
	.datac(\entrada|operacao [2]),
	.datad(\acesso|map_banco_regs|saida [7]),
	.cin(gnd),
	.combout(\acesso|b_ula~8_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|b_ula~8 .lut_mask = 16'h0D00;
defparam \acesso|b_ula~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y24_N19
dffeas \acesso|b_ula[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|b_ula~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|b_ula[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|b_ula [7]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|b_ula[7] .is_wysiwyg = "true";
defparam \acesso|b_ula[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N24
cycloneive_lcell_comb \acesso|map_ula|Add0~23 (
// Equation(s):
// \acesso|map_ula|Add0~23_combout  = \acesso|b_ula [7] $ (\acesso|map_ula|process_0~0_combout )

	.dataa(gnd),
	.datab(\acesso|b_ula [7]),
	.datac(gnd),
	.datad(\acesso|map_ula|process_0~0_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|Add0~23 .lut_mask = 16'h33CC;
defparam \acesso|map_ula|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y26_N9
dffeas \acesso|a_ula[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|saida [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|a_ula[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|a_ula [6]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|a_ula[6] .is_wysiwyg = "true";
defparam \acesso|a_ula[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N8
cycloneive_lcell_comb \acesso|map_ula|Add0~20 (
// Equation(s):
// \acesso|map_ula|Add0~20_combout  = \acesso|b_ula [6] $ (\acesso|map_ula|process_0~0_combout )

	.dataa(\acesso|b_ula [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|map_ula|process_0~0_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|Add0~20 .lut_mask = 16'h55AA;
defparam \acesso|map_ula|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N30
cycloneive_lcell_comb \acesso|map_ula|Add0~21 (
// Equation(s):
// \acesso|map_ula|Add0~21_combout  = (\acesso|a_ula [6] & ((\acesso|map_ula|Add0~20_combout  & (\acesso|map_ula|Add0~19  & VCC)) # (!\acesso|map_ula|Add0~20_combout  & (!\acesso|map_ula|Add0~19 )))) # (!\acesso|a_ula [6] & ((\acesso|map_ula|Add0~20_combout  
// & (!\acesso|map_ula|Add0~19 )) # (!\acesso|map_ula|Add0~20_combout  & ((\acesso|map_ula|Add0~19 ) # (GND)))))
// \acesso|map_ula|Add0~22  = CARRY((\acesso|a_ula [6] & (!\acesso|map_ula|Add0~20_combout  & !\acesso|map_ula|Add0~19 )) # (!\acesso|a_ula [6] & ((!\acesso|map_ula|Add0~19 ) # (!\acesso|map_ula|Add0~20_combout ))))

	.dataa(\acesso|a_ula [6]),
	.datab(\acesso|map_ula|Add0~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\acesso|map_ula|Add0~19 ),
	.combout(\acesso|map_ula|Add0~21_combout ),
	.cout(\acesso|map_ula|Add0~22 ));
// synopsys translate_off
defparam \acesso|map_ula|Add0~21 .lut_mask = 16'h9617;
defparam \acesso|map_ula|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N0
cycloneive_lcell_comb \acesso|map_ula|Add0~24 (
// Equation(s):
// \acesso|map_ula|Add0~24_combout  = ((\acesso|map_ula|Add0~23_combout  $ (\acesso|a_ula [7] $ (!\acesso|map_ula|Add0~22 )))) # (GND)
// \acesso|map_ula|Add0~25  = CARRY((\acesso|map_ula|Add0~23_combout  & ((\acesso|a_ula [7]) # (!\acesso|map_ula|Add0~22 ))) # (!\acesso|map_ula|Add0~23_combout  & (\acesso|a_ula [7] & !\acesso|map_ula|Add0~22 )))

	.dataa(\acesso|map_ula|Add0~23_combout ),
	.datab(\acesso|a_ula [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\acesso|map_ula|Add0~22 ),
	.combout(\acesso|map_ula|Add0~24_combout ),
	.cout(\acesso|map_ula|Add0~25 ));
// synopsys translate_off
defparam \acesso|map_ula|Add0~24 .lut_mask = 16'h698E;
defparam \acesso|map_ula|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N30
cycloneive_lcell_comb \acesso|map_ula|s[2]~54 (
// Equation(s):
// \acesso|map_ula|s[2]~54_combout  = (\entrada|operacao [3] & (!\entrada|operacao [0] & \entrada|operacao [2])) # (!\entrada|operacao [3] & ((!\entrada|operacao [2])))

	.dataa(\entrada|operacao [0]),
	.datab(\entrada|operacao [3]),
	.datac(\entrada|operacao [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\acesso|map_ula|s[2]~54_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[2]~54 .lut_mask = 16'h4343;
defparam \acesso|map_ula|s[2]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N10
cycloneive_lcell_comb \acesso|map_ula|s[7]~92 (
// Equation(s):
// \acesso|map_ula|s[7]~92_combout  = (\acesso|b_ula [7] & ((\acesso|a_ula [7] & ((!\entrada|operacao [0]))) # (!\acesso|a_ula [7] & ((\acesso|map_ula|s[2]~50_combout ) # (\entrada|operacao [0]))))) # (!\acesso|b_ula [7] & ((\acesso|map_ula|s[2]~50_combout  
// & (\acesso|a_ula [7])) # (!\acesso|map_ula|s[2]~50_combout  & ((\entrada|operacao [0])))))

	.dataa(\acesso|b_ula [7]),
	.datab(\acesso|a_ula [7]),
	.datac(\acesso|map_ula|s[2]~50_combout ),
	.datad(\entrada|operacao [0]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[7]~92_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[7]~92 .lut_mask = 16'h67E8;
defparam \acesso|map_ula|s[7]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N14
cycloneive_lcell_comb \acesso|data_in_ram[9]~feeder (
// Equation(s):
// \acesso|data_in_ram[9]~feeder_combout  = \acesso|map_banco_regs|saida [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|map_banco_regs|saida [9]),
	.cin(gnd),
	.combout(\acesso|data_in_ram[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|data_in_ram[9]~feeder .lut_mask = 16'hFF00;
defparam \acesso|data_in_ram[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y24_N15
dffeas \acesso|data_in_ram[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|data_in_ram[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|data_in_ram[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|data_in_ram [9]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|data_in_ram[9] .is_wysiwyg = "true";
defparam \acesso|data_in_ram[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y26_N31
dffeas \acesso|addr_ram[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_ula|s [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|addr_ram[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|addr_ram [8]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|addr_ram[8] .is_wysiwyg = "true";
defparam \acesso|addr_ram[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N14
cycloneive_lcell_comb \acesso|map_ula|ShiftLeft0~20 (
// Equation(s):
// \acesso|map_ula|ShiftLeft0~20_combout  = (\acesso|b_ula [1] & (\acesso|a_ula [6])) # (!\acesso|b_ula [1] & ((\acesso|a_ula [8])))

	.dataa(gnd),
	.datab(\acesso|a_ula [6]),
	.datac(\acesso|a_ula [8]),
	.datad(\acesso|b_ula [1]),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftLeft0~20_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftLeft0~20 .lut_mask = 16'hCCF0;
defparam \acesso|map_ula|ShiftLeft0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N18
cycloneive_lcell_comb \acesso|map_ula|ShiftLeft0~22 (
// Equation(s):
// \acesso|map_ula|ShiftLeft0~22_combout  = (!\acesso|b_ula [0] & ((\acesso|b_ula [1] & (\acesso|a_ula [7])) # (!\acesso|b_ula [1] & ((\acesso|a_ula [9])))))

	.dataa(\acesso|a_ula [7]),
	.datab(\acesso|b_ula [1]),
	.datac(\acesso|b_ula [0]),
	.datad(\acesso|a_ula [9]),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftLeft0~22_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftLeft0~22 .lut_mask = 16'h0B08;
defparam \acesso|map_ula|ShiftLeft0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N4
cycloneive_lcell_comb \acesso|map_ula|ShiftLeft0~23 (
// Equation(s):
// \acesso|map_ula|ShiftLeft0~23_combout  = (\acesso|map_ula|ShiftLeft0~22_combout ) # ((\acesso|b_ula [0] & \acesso|map_ula|ShiftLeft0~20_combout ))

	.dataa(gnd),
	.datab(\acesso|b_ula [0]),
	.datac(\acesso|map_ula|ShiftLeft0~20_combout ),
	.datad(\acesso|map_ula|ShiftLeft0~22_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftLeft0~23_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftLeft0~23 .lut_mask = 16'hFFC0;
defparam \acesso|map_ula|ShiftLeft0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N0
cycloneive_lcell_comb \acesso|map_ula|ShiftLeft0~11 (
// Equation(s):
// \acesso|map_ula|ShiftLeft0~11_combout  = (\acesso|b_ula [1] & (\acesso|a_ula [3])) # (!\acesso|b_ula [1] & ((\acesso|a_ula [5])))

	.dataa(gnd),
	.datab(\acesso|a_ula [3]),
	.datac(\acesso|a_ula [5]),
	.datad(\acesso|b_ula [1]),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftLeft0~11_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftLeft0~11 .lut_mask = 16'hCCF0;
defparam \acesso|map_ula|ShiftLeft0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N18
cycloneive_lcell_comb \acesso|map_ula|ShiftLeft0~10 (
// Equation(s):
// \acesso|map_ula|ShiftLeft0~10_combout  = (\acesso|b_ula [1] & ((\acesso|a_ula [2]))) # (!\acesso|b_ula [1] & (\acesso|a_ula [4]))

	.dataa(\acesso|a_ula [4]),
	.datab(\acesso|a_ula [2]),
	.datac(gnd),
	.datad(\acesso|b_ula [1]),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftLeft0~10_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftLeft0~10 .lut_mask = 16'hCCAA;
defparam \acesso|map_ula|ShiftLeft0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N6
cycloneive_lcell_comb \acesso|map_ula|ShiftLeft0~12 (
// Equation(s):
// \acesso|map_ula|ShiftLeft0~12_combout  = (\acesso|b_ula [0] & ((\acesso|map_ula|ShiftLeft0~10_combout ))) # (!\acesso|b_ula [0] & (\acesso|map_ula|ShiftLeft0~11_combout ))

	.dataa(\acesso|b_ula [0]),
	.datab(gnd),
	.datac(\acesso|map_ula|ShiftLeft0~11_combout ),
	.datad(\acesso|map_ula|ShiftLeft0~10_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftLeft0~12_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftLeft0~12 .lut_mask = 16'hFA50;
defparam \acesso|map_ula|ShiftLeft0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N12
cycloneive_lcell_comb \acesso|map_ula|s[8]~97 (
// Equation(s):
// \acesso|map_ula|s[8]~97_combout  = (\entrada|operacao [1]) # ((\acesso|b_ula [2] & \acesso|map_ula|s[2]~45_combout ))

	.dataa(\acesso|b_ula [2]),
	.datab(gnd),
	.datac(\entrada|operacao [1]),
	.datad(\acesso|map_ula|s[2]~45_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[8]~97_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[8]~97 .lut_mask = 16'hFAF0;
defparam \acesso|map_ula|s[8]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N2
cycloneive_lcell_comb \acesso|map_ula|s[8]~173 (
// Equation(s):
// \acesso|map_ula|s[8]~173_combout  = \entrada|operacao [1] $ (((\acesso|b_ula [4]) # ((\acesso|b_ula [3]) # (\acesso|b_ula [5]))))

	.dataa(\acesso|b_ula [4]),
	.datab(\acesso|b_ula [3]),
	.datac(\entrada|operacao [1]),
	.datad(\acesso|b_ula [5]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[8]~173_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[8]~173 .lut_mask = 16'h0F1E;
defparam \acesso|map_ula|s[8]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N6
cycloneive_lcell_comb \acesso|map_ula|ShiftLeft0~1 (
// Equation(s):
// \acesso|map_ula|ShiftLeft0~1_combout  = (\acesso|b_ula [0] & ((\acesso|a_ula [0]))) # (!\acesso|b_ula [0] & (\acesso|a_ula [1]))

	.dataa(gnd),
	.datab(\acesso|a_ula [1]),
	.datac(\acesso|a_ula [0]),
	.datad(\acesso|b_ula [0]),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftLeft0~1_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftLeft0~1 .lut_mask = 16'hF0CC;
defparam \acesso|map_ula|ShiftLeft0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N8
cycloneive_lcell_comb \acesso|map_ula|s[9]~104 (
// Equation(s):
// \acesso|map_ula|s[9]~104_combout  = (!\acesso|b_ula [1] & (!\acesso|map_ula|ShiftLeft0~0_combout  & (!\acesso|b_ula [2] & \acesso|map_ula|ShiftLeft0~1_combout )))

	.dataa(\acesso|b_ula [1]),
	.datab(\acesso|map_ula|ShiftLeft0~0_combout ),
	.datac(\acesso|b_ula [2]),
	.datad(\acesso|map_ula|ShiftLeft0~1_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[9]~104_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[9]~104 .lut_mask = 16'h0100;
defparam \acesso|map_ula|s[9]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y26_N25
dffeas \acesso|a_ula[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|saida [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|a_ula[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|a_ula [15]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|a_ula[15] .is_wysiwyg = "true";
defparam \acesso|a_ula[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N30
cycloneive_lcell_comb \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0 (
// Equation(s):
// \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout  = (\acesso|wren_ram~q  & (!\acesso|addr_ram [15] & (\acesso|addr_ram [13] & \acesso|addr_ram [14])))

	.dataa(\acesso|wren_ram~q ),
	.datab(\acesso|addr_ram [15]),
	.datac(\acesso|addr_ram [13]),
	.datad(\acesso|addr_ram [14]),
	.cin(gnd),
	.combout(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0 .lut_mask = 16'h2000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N20
cycloneive_lcell_comb \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0 (
// Equation(s):
// \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout  = (\acesso|addr_ram [13] & (!\acesso|addr_ram [15] & \acesso|addr_ram [14]))

	.dataa(\acesso|addr_ram [13]),
	.datab(\acesso|addr_ram [15]),
	.datac(gnd),
	.datad(\acesso|addr_ram [14]),
	.cin(gnd),
	.combout(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0 .lut_mask = 16'h2200;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N24
cycloneive_lcell_comb \acesso|data_in_ram[13]~feeder (
// Equation(s):
// \acesso|data_in_ram[13]~feeder_combout  = \acesso|map_banco_regs|saida [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\acesso|map_banco_regs|saida [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\acesso|data_in_ram[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|data_in_ram[13]~feeder .lut_mask = 16'hF0F0;
defparam \acesso|data_in_ram[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y24_N25
dffeas \acesso|data_in_ram[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|data_in_ram[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|data_in_ram[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|data_in_ram [13]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|data_in_ram[13] .is_wysiwyg = "true";
defparam \acesso|data_in_ram[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y26_N17
dffeas \acesso|addr_ram[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_ula|s [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|addr_ram[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|addr_ram [10]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|addr_ram[10] .is_wysiwyg = "true";
defparam \acesso|addr_ram[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y27_N29
dffeas \acesso|addr_ram[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_ula|s [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|addr_ram[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|addr_ram [11]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|addr_ram[11] .is_wysiwyg = "true";
defparam \acesso|addr_ram[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N0
cycloneive_lcell_comb \acesso|map_ula|s[12]~126 (
// Equation(s):
// \acesso|map_ula|s[12]~126_combout  = (\entrada|operacao [0] & ((\acesso|map_ula|s[2]~45_combout ) # (!\entrada|operacao [1])))

	.dataa(\acesso|map_ula|s[2]~45_combout ),
	.datab(gnd),
	.datac(\entrada|operacao [1]),
	.datad(\entrada|operacao [0]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[12]~126_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[12]~126 .lut_mask = 16'hAF00;
defparam \acesso|map_ula|s[12]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N6
cycloneive_lcell_comb \acesso|map_ula|s[12]~127 (
// Equation(s):
// \acesso|map_ula|s[12]~127_combout  = (\entrada|operacao [0] & (((!\entrada|operacao [1])))) # (!\entrada|operacao [0] & ((\entrada|operacao [1] & ((\acesso|a_ula [13]))) # (!\entrada|operacao [1] & (\acesso|a_ula [11]))))

	.dataa(\entrada|operacao [0]),
	.datab(\acesso|a_ula [11]),
	.datac(\acesso|a_ula [13]),
	.datad(\entrada|operacao [1]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[12]~127_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[12]~127 .lut_mask = 16'h50EE;
defparam \acesso|map_ula|s[12]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N24
cycloneive_lcell_comb \acesso|data_in_ram[12]~feeder (
// Equation(s):
// \acesso|data_in_ram[12]~feeder_combout  = \acesso|map_banco_regs|saida [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|map_banco_regs|saida [12]),
	.cin(gnd),
	.combout(\acesso|data_in_ram[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|data_in_ram[12]~feeder .lut_mask = 16'hFF00;
defparam \acesso|data_in_ram[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y27_N25
dffeas \acesso|data_in_ram[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|data_in_ram[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|data_in_ram[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|data_in_ram [12]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|data_in_ram[12] .is_wysiwyg = "true";
defparam \acesso|data_in_ram[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [12]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [12]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N30
cycloneive_lcell_comb \acesso|entrada_brg~87 (
// Equation(s):
// \acesso|entrada_brg~87_combout  = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60~portadataout ))) # 
// (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44~portadataout ))))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44~portadataout ),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~87_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~87 .lut_mask = 16'hC840;
defparam \acesso|entrada_brg~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N24
cycloneive_lcell_comb \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0 (
// Equation(s):
// \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout  = (\acesso|wren_ram~q  & (!\acesso|addr_ram [15] & (!\acesso|addr_ram [13] & !\acesso|addr_ram [14])))

	.dataa(\acesso|wren_ram~q ),
	.datab(\acesso|addr_ram [15]),
	.datac(\acesso|addr_ram [13]),
	.datad(\acesso|addr_ram [14]),
	.cin(gnd),
	.combout(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0 .lut_mask = 16'h0002;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N22
cycloneive_lcell_comb \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0 (
// Equation(s):
// \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout  = (!\acesso|addr_ram [15] & (!\acesso|addr_ram [13] & !\acesso|addr_ram [14]))

	.dataa(gnd),
	.datab(\acesso|addr_ram [15]),
	.datac(\acesso|addr_ram [13]),
	.datad(\acesso|addr_ram [14]),
	.cin(gnd),
	.combout(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0 .lut_mask = 16'h0003;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [12]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000128B512B5;
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N4
cycloneive_lcell_comb \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0 (
// Equation(s):
// \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout  = (\acesso|addr_ram [13] & (\acesso|wren_ram~q  & (!\acesso|addr_ram [14] & !\acesso|addr_ram [15])))

	.dataa(\acesso|addr_ram [13]),
	.datab(\acesso|wren_ram~q ),
	.datac(\acesso|addr_ram [14]),
	.datad(\acesso|addr_ram [15]),
	.cin(gnd),
	.combout(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0 .lut_mask = 16'h0008;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N2
cycloneive_lcell_comb \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0 (
// Equation(s):
// \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout  = (!\acesso|addr_ram [15] & (\acesso|addr_ram [13] & !\acesso|addr_ram [14]))

	.dataa(gnd),
	.datab(\acesso|addr_ram [15]),
	.datac(\acesso|addr_ram [13]),
	.datad(\acesso|addr_ram [14]),
	.cin(gnd),
	.combout(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0 .lut_mask = 16'h0030;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [12]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 12;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N16
cycloneive_lcell_comb \acesso|entrada_brg~86 (
// Equation(s):
// \acesso|entrada_brg~86_combout  = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28~portadataout ))) # 
// (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12~portadataout ))))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~86_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~86 .lut_mask = 16'h3210;
defparam \acesso|entrada_brg~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N0
cycloneive_lcell_comb \acesso|entrada_brg~88 (
// Equation(s):
// \acesso|entrada_brg~88_combout  = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\acesso|entrada_brg~87_combout ) # (\acesso|entrada_brg~86_combout )))

	.dataa(gnd),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\acesso|entrada_brg~87_combout ),
	.datad(\acesso|entrada_brg~86_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~88_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~88 .lut_mask = 16'h3330;
defparam \acesso|entrada_brg~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [12]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N18
cycloneive_lcell_comb \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0 (
// Equation(s):
// \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout  = (\acesso|addr_ram [13] & (\acesso|addr_ram [15] & (\acesso|wren_ram~q  & \acesso|addr_ram [14])))

	.dataa(\acesso|addr_ram [13]),
	.datab(\acesso|addr_ram [15]),
	.datac(\acesso|wren_ram~q ),
	.datad(\acesso|addr_ram [14]),
	.cin(gnd),
	.combout(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0 .lut_mask = 16'h8000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N16
cycloneive_lcell_comb \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0 (
// Equation(s):
// \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout  = (\acesso|addr_ram [15] & (\acesso|addr_ram [13] & \acesso|addr_ram [14]))

	.dataa(gnd),
	.datab(\acesso|addr_ram [15]),
	.datac(\acesso|addr_ram [13]),
	.datad(\acesso|addr_ram [14]),
	.cin(gnd),
	.combout(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0 .lut_mask = 16'hC000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [12]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124 .port_a_first_bit_number = 12;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N20
cycloneive_lcell_comb \acesso|entrada_brg~90 (
// Equation(s):
// \acesso|entrada_brg~90_combout  = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124~portadataout ))) # 
// (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108~portadataout ))))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108~portadataout ),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~90_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~90 .lut_mask = 16'hC840;
defparam \acesso|entrada_brg~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [12]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92 .port_a_first_bit_number = 12;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [12]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N18
cycloneive_lcell_comb \acesso|entrada_brg~89 (
// Equation(s):
// \acesso|entrada_brg~89_combout  = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92~portadataout )) # 
// (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76~portadataout )))))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92~portadataout ),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~89_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~89 .lut_mask = 16'h3120;
defparam \acesso|entrada_brg~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N2
cycloneive_lcell_comb \acesso|entrada_brg~91 (
// Equation(s):
// \acesso|entrada_brg~91_combout  = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\acesso|entrada_brg~90_combout ) # (\acesso|entrada_brg~89_combout )))

	.dataa(gnd),
	.datab(\acesso|entrada_brg~90_combout ),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datad(\acesso|entrada_brg~89_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~91_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~91 .lut_mask = 16'hF0C0;
defparam \acesso|entrada_brg~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N28
cycloneive_lcell_comb \acesso|entrada_brg~92 (
// Equation(s):
// \acesso|entrada_brg~92_combout  = (\acesso|Equal2~0_combout  & (\acesso|map_ula|s [12])) # (!\acesso|Equal2~0_combout  & (((\acesso|entrada_brg~88_combout ) # (\acesso|entrada_brg~91_combout ))))

	.dataa(\acesso|map_ula|s [12]),
	.datab(\acesso|Equal2~0_combout ),
	.datac(\acesso|entrada_brg~88_combout ),
	.datad(\acesso|entrada_brg~91_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~92_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~92 .lut_mask = 16'hBBB8;
defparam \acesso|entrada_brg~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N24
cycloneive_lcell_comb \acesso|entrada_brg[12]~feeder (
// Equation(s):
// \acesso|entrada_brg[12]~feeder_combout  = \acesso|entrada_brg~92_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|entrada_brg~92_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg[12]~feeder .lut_mask = 16'hFF00;
defparam \acesso|entrada_brg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N28
cycloneive_lcell_comb \acesso|entrada_brg[0]~7 (
// Equation(s):
// \acesso|entrada_brg[0]~7_combout  = (\acesso|Equal2~1_combout ) # ((\acesso|Equal2~2_combout ) # (!\acesso|seletor_brg~0_combout ))

	.dataa(gnd),
	.datab(\acesso|Equal2~1_combout ),
	.datac(\acesso|seletor_brg~0_combout ),
	.datad(\acesso|Equal2~2_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg[0]~7 .lut_mask = 16'hFFCF;
defparam \acesso|entrada_brg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N16
cycloneive_lcell_comb \acesso|entrada_brg[0]~8 (
// Equation(s):
// \acesso|entrada_brg[0]~8_combout  = (!\entrada|resetar~q  & ((\entrada|ler_valor~q ) # ((\acesso|seletor_brg~4_combout  & !\acesso|entrada_brg[0]~7_combout ))))

	.dataa(\entrada|resetar~q ),
	.datab(\entrada|ler_valor~q ),
	.datac(\acesso|seletor_brg~4_combout ),
	.datad(\acesso|entrada_brg[0]~7_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg[0]~8 .lut_mask = 16'h4454;
defparam \acesso|entrada_brg[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y25_N25
dffeas \acesso|entrada_brg[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|entrada_brg[12]~feeder_combout ),
	.asdata(\switches[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\entrada|ler_valor~q ),
	.ena(\acesso|entrada_brg[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|entrada_brg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|entrada_brg[12] .is_wysiwyg = "true";
defparam \acesso|entrada_brg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N30
cycloneive_lcell_comb \acesso|map_banco_regs|r1|saida~13 (
// Equation(s):
// \acesso|map_banco_regs|r1|saida~13_combout  = (\acesso|entrada_brg [12] & !\acesso|map_banco_regs|registrador_clear [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\acesso|entrada_brg [12]),
	.datad(\acesso|map_banco_regs|registrador_clear [0]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r1|saida~13_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r1|saida~13 .lut_mask = 16'h00F0;
defparam \acesso|map_banco_regs|r1|saida~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N26
cycloneive_lcell_comb \acesso|map_banco_regs|r6|saida[12]~feeder (
// Equation(s):
// \acesso|map_banco_regs|r6|saida[12]~feeder_combout  = \acesso|map_banco_regs|r1|saida~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\acesso|map_banco_regs|r1|saida~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r6|saida[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r6|saida[12]~feeder .lut_mask = 16'hF0F0;
defparam \acesso|map_banco_regs|r6|saida[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N6
cycloneive_lcell_comb \acesso|map_banco_regs|load_registrador[1]~3 (
// Equation(s):
// \acesso|map_banco_regs|load_registrador[1]~3_combout  = (!\acesso|seletor_brg [1] & \acesso|seletor_brg [0])

	.dataa(\acesso|seletor_brg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|seletor_brg [0]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|load_registrador[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|load_registrador[1]~3 .lut_mask = 16'h5500;
defparam \acesso|map_banco_regs|load_registrador[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N6
cycloneive_lcell_comb \acesso|ler_escrever_brg~0 (
// Equation(s):
// \acesso|ler_escrever_brg~0_combout  = (\entrada|operacao [2] & (((\entrada|operacao [0]) # (!\entrada|operacao [3])) # (!\entrada|operacao [1]))) # (!\entrada|operacao [2] & (((!\entrada|operacao [3] & \entrada|operacao [0]))))

	.dataa(\entrada|operacao [2]),
	.datab(\entrada|operacao [1]),
	.datac(\entrada|operacao [3]),
	.datad(\entrada|operacao [0]),
	.cin(gnd),
	.combout(\acesso|ler_escrever_brg~0_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|ler_escrever_brg~0 .lut_mask = 16'hAF2A;
defparam \acesso|ler_escrever_brg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N10
cycloneive_lcell_comb \acesso|ler_escrever_brg~1 (
// Equation(s):
// \acesso|ler_escrever_brg~1_combout  = (\acesso|Equal2~2_combout ) # ((\acesso|Equal2~1_combout  & ((!\acesso|ler_escrever_brg~q ) # (!\acesso|ler_escrever_brg~0_combout ))))

	.dataa(\acesso|ler_escrever_brg~0_combout ),
	.datab(\acesso|Equal2~1_combout ),
	.datac(\acesso|Equal2~2_combout ),
	.datad(\acesso|ler_escrever_brg~q ),
	.cin(gnd),
	.combout(\acesso|ler_escrever_brg~1_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|ler_escrever_brg~1 .lut_mask = 16'hF4FC;
defparam \acesso|ler_escrever_brg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N16
cycloneive_lcell_comb \acesso|ler_escrever_brg~2 (
// Equation(s):
// \acesso|ler_escrever_brg~2_combout  = (\acesso|seletor_brg~0_combout  & (!\acesso|ler_escrever_brg~1_combout  & ((\acesso|ler_escrever_brg~q ) # (\acesso|seletor_brg~4_combout )))) # (!\acesso|seletor_brg~0_combout  & (((\acesso|ler_escrever_brg~q ))))

	.dataa(\acesso|seletor_brg~0_combout ),
	.datab(\acesso|ler_escrever_brg~1_combout ),
	.datac(\acesso|ler_escrever_brg~q ),
	.datad(\acesso|seletor_brg~4_combout ),
	.cin(gnd),
	.combout(\acesso|ler_escrever_brg~2_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|ler_escrever_brg~2 .lut_mask = 16'h7270;
defparam \acesso|ler_escrever_brg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y26_N17
dffeas \acesso|ler_escrever_brg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|ler_escrever_brg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\entrada|ler_valor~q ),
	.sload(gnd),
	.ena(!\entrada|resetar~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|ler_escrever_brg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|ler_escrever_brg .is_wysiwyg = "true";
defparam \acesso|ler_escrever_brg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N12
cycloneive_lcell_comb \acesso|map_banco_regs|load_registrador[2]~1 (
// Equation(s):
// \acesso|map_banco_regs|load_registrador[2]~1_combout  = (!\entrada|resetar~q  & \acesso|ler_escrever_brg~q )

	.dataa(gnd),
	.datab(\entrada|resetar~q ),
	.datac(gnd),
	.datad(\acesso|ler_escrever_brg~q ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|load_registrador[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|load_registrador[2]~1 .lut_mask = 16'h3300;
defparam \acesso|map_banco_regs|load_registrador[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N2
cycloneive_lcell_comb \acesso|map_banco_regs|load_registrador[5]~4 (
// Equation(s):
// \acesso|map_banco_regs|load_registrador[5]~4_combout  = (\acesso|map_banco_regs|load_registrador[2]~1_combout  & (\acesso|map_banco_regs|load_registrador[1]~3_combout  & (\acesso|seletor_brg [2]))) # (!\acesso|map_banco_regs|load_registrador[2]~1_combout  
// & (((\acesso|map_banco_regs|load_registrador [5]))))

	.dataa(\acesso|map_banco_regs|load_registrador[1]~3_combout ),
	.datab(\acesso|seletor_brg [2]),
	.datac(\acesso|map_banco_regs|load_registrador [5]),
	.datad(\acesso|map_banco_regs|load_registrador[2]~1_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|load_registrador[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|load_registrador[5]~4 .lut_mask = 16'h88F0;
defparam \acesso|map_banco_regs|load_registrador[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N3
dffeas \acesso|map_banco_regs|load_registrador[5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|load_registrador[5]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|load_registrador [5]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|load_registrador[5] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|load_registrador[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N30
cycloneive_lcell_comb \acesso|map_banco_regs|r6|saida[11]~0 (
// Equation(s):
// \acesso|map_banco_regs|r6|saida[11]~0_combout  = (\acesso|map_banco_regs|registrador_clear [0]) # (\acesso|map_banco_regs|load_registrador [5])

	.dataa(gnd),
	.datab(\acesso|map_banco_regs|registrador_clear [0]),
	.datac(gnd),
	.datad(\acesso|map_banco_regs|load_registrador [5]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r6|saida[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r6|saida[11]~0 .lut_mask = 16'hFFCC;
defparam \acesso|map_banco_regs|r6|saida[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N27
dffeas \acesso|map_banco_regs|r6|saida[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|r6|saida[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|r6|saida[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r6|saida [12]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r6|saida[12] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r6|saida[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N16
cycloneive_lcell_comb \acesso|map_banco_regs|load_registrador[1]~5 (
// Equation(s):
// \acesso|map_banco_regs|load_registrador[1]~5_combout  = (\acesso|map_banco_regs|load_registrador[2]~1_combout  & (\acesso|map_banco_regs|load_registrador[1]~3_combout  & (!\acesso|seletor_brg [2]))) # (!\acesso|map_banco_regs|load_registrador[2]~1_combout 
//  & (((\acesso|map_banco_regs|load_registrador [1]))))

	.dataa(\acesso|map_banco_regs|load_registrador[1]~3_combout ),
	.datab(\acesso|seletor_brg [2]),
	.datac(\acesso|map_banco_regs|load_registrador [1]),
	.datad(\acesso|map_banco_regs|load_registrador[2]~1_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|load_registrador[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|load_registrador[1]~5 .lut_mask = 16'h22F0;
defparam \acesso|map_banco_regs|load_registrador[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N17
dffeas \acesso|map_banco_regs|load_registrador[1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|load_registrador[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|load_registrador [1]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|load_registrador[1] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|load_registrador[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N28
cycloneive_lcell_comb \acesso|map_banco_regs|r2|saida[4]~0 (
// Equation(s):
// \acesso|map_banco_regs|r2|saida[4]~0_combout  = (\acesso|map_banco_regs|registrador_clear [0]) # (\acesso|map_banco_regs|load_registrador [1])

	.dataa(gnd),
	.datab(\acesso|map_banco_regs|registrador_clear [0]),
	.datac(gnd),
	.datad(\acesso|map_banco_regs|load_registrador [1]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r2|saida[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r2|saida[4]~0 .lut_mask = 16'hFFCC;
defparam \acesso|map_banco_regs|r2|saida[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y29_N5
dffeas \acesso|map_banco_regs|r2|saida[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r2|saida[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r2|saida [12]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r2|saida[12] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r2|saida[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N4
cycloneive_lcell_comb \acesso|map_banco_regs|saida~61 (
// Equation(s):
// \acesso|map_banco_regs|saida~61_combout  = (\acesso|seletor_brg [2] & ((\acesso|map_banco_regs|r6|saida [12]) # ((\acesso|seletor_brg [1])))) # (!\acesso|seletor_brg [2] & (((\acesso|map_banco_regs|r2|saida [12] & !\acesso|seletor_brg [1]))))

	.dataa(\acesso|map_banco_regs|r6|saida [12]),
	.datab(\acesso|seletor_brg [2]),
	.datac(\acesso|map_banco_regs|r2|saida [12]),
	.datad(\acesso|seletor_brg [1]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~61_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~61 .lut_mask = 16'hCCB8;
defparam \acesso|map_banco_regs|saida~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N8
cycloneive_lcell_comb \acesso|map_banco_regs|load_registrador[7]~6 (
// Equation(s):
// \acesso|map_banco_regs|load_registrador[7]~6_combout  = (\acesso|seletor_brg [1] & ((\acesso|seletor_brg [0]))) # (!\acesso|seletor_brg [1] & (!\acesso|seletor_brg [2] & !\acesso|seletor_brg [0]))

	.dataa(\acesso|seletor_brg [1]),
	.datab(\acesso|seletor_brg [2]),
	.datac(gnd),
	.datad(\acesso|seletor_brg [0]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|load_registrador[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|load_registrador[7]~6 .lut_mask = 16'hAA11;
defparam \acesso|map_banco_regs|load_registrador[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N10
cycloneive_lcell_comb \acesso|map_banco_regs|load_registrador[7]~7 (
// Equation(s):
// \acesso|map_banco_regs|load_registrador[7]~7_combout  = (\acesso|map_banco_regs|load_registrador[2]~1_combout  & (\acesso|seletor_brg [2] & (\acesso|map_banco_regs|load_registrador[7]~6_combout ))) # (!\acesso|map_banco_regs|load_registrador[2]~1_combout  
// & (((\acesso|map_banco_regs|load_registrador [7]))))

	.dataa(\acesso|seletor_brg [2]),
	.datab(\acesso|map_banco_regs|load_registrador[7]~6_combout ),
	.datac(\acesso|map_banco_regs|load_registrador [7]),
	.datad(\acesso|map_banco_regs|load_registrador[2]~1_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|load_registrador[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|load_registrador[7]~7 .lut_mask = 16'h88F0;
defparam \acesso|map_banco_regs|load_registrador[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N11
dffeas \acesso|map_banco_regs|load_registrador[7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|load_registrador[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|load_registrador [7]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|load_registrador[7] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|load_registrador[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N4
cycloneive_lcell_comb \acesso|map_banco_regs|r8|saida[8]~0 (
// Equation(s):
// \acesso|map_banco_regs|r8|saida[8]~0_combout  = (\acesso|map_banco_regs|load_registrador [7]) # (\acesso|map_banco_regs|registrador_clear [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\acesso|map_banco_regs|load_registrador [7]),
	.datad(\acesso|map_banco_regs|registrador_clear [0]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r8|saida[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r8|saida[8]~0 .lut_mask = 16'hFFF0;
defparam \acesso|map_banco_regs|r8|saida[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y29_N15
dffeas \acesso|map_banco_regs|r8|saida[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r8|saida[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r8|saida [12]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r8|saida[12] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r8|saida[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N24
cycloneive_lcell_comb \acesso|map_banco_regs|r4|saida[12]~feeder (
// Equation(s):
// \acesso|map_banco_regs|r4|saida[12]~feeder_combout  = \acesso|map_banco_regs|r1|saida~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\acesso|map_banco_regs|r1|saida~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r4|saida[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r4|saida[12]~feeder .lut_mask = 16'hF0F0;
defparam \acesso|map_banco_regs|r4|saida[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N30
cycloneive_lcell_comb \acesso|map_banco_regs|load_registrador[3]~0 (
// Equation(s):
// \acesso|map_banco_regs|load_registrador[3]~0_combout  = (\acesso|seletor_brg [1] & \acesso|seletor_brg [0])

	.dataa(\acesso|seletor_brg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|seletor_brg [0]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|load_registrador[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|load_registrador[3]~0 .lut_mask = 16'hAA00;
defparam \acesso|map_banco_regs|load_registrador[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N20
cycloneive_lcell_comb \acesso|map_banco_regs|load_registrador[3]~2 (
// Equation(s):
// \acesso|map_banco_regs|load_registrador[3]~2_combout  = (\acesso|map_banco_regs|load_registrador[2]~1_combout  & (\acesso|map_banco_regs|load_registrador[3]~0_combout  & (!\acesso|seletor_brg [2]))) # (!\acesso|map_banco_regs|load_registrador[2]~1_combout 
//  & (((\acesso|map_banco_regs|load_registrador [3]))))

	.dataa(\acesso|map_banco_regs|load_registrador[3]~0_combout ),
	.datab(\acesso|seletor_brg [2]),
	.datac(\acesso|map_banco_regs|load_registrador [3]),
	.datad(\acesso|map_banco_regs|load_registrador[2]~1_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|load_registrador[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|load_registrador[3]~2 .lut_mask = 16'h22F0;
defparam \acesso|map_banco_regs|load_registrador[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N21
dffeas \acesso|map_banco_regs|load_registrador[3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|load_registrador[3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|load_registrador [3]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|load_registrador[3] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|load_registrador[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N0
cycloneive_lcell_comb \acesso|map_banco_regs|r4|saida[14]~0 (
// Equation(s):
// \acesso|map_banco_regs|r4|saida[14]~0_combout  = (\acesso|map_banco_regs|registrador_clear [0]) # (\acesso|map_banco_regs|load_registrador [3])

	.dataa(gnd),
	.datab(\acesso|map_banco_regs|registrador_clear [0]),
	.datac(gnd),
	.datad(\acesso|map_banco_regs|load_registrador [3]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r4|saida[14]~0_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r4|saida[14]~0 .lut_mask = 16'hFFCC;
defparam \acesso|map_banco_regs|r4|saida[14]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N25
dffeas \acesso|map_banco_regs|r4|saida[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|r4|saida[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|r4|saida[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r4|saida [12]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r4|saida[12] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r4|saida[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N14
cycloneive_lcell_comb \acesso|map_banco_regs|saida~62 (
// Equation(s):
// \acesso|map_banco_regs|saida~62_combout  = (\acesso|seletor_brg [1] & ((\acesso|map_banco_regs|saida~61_combout  & (\acesso|map_banco_regs|r8|saida [12])) # (!\acesso|map_banco_regs|saida~61_combout  & ((\acesso|map_banco_regs|r4|saida [12]))))) # 
// (!\acesso|seletor_brg [1] & (\acesso|map_banco_regs|saida~61_combout ))

	.dataa(\acesso|seletor_brg [1]),
	.datab(\acesso|map_banco_regs|saida~61_combout ),
	.datac(\acesso|map_banco_regs|r8|saida [12]),
	.datad(\acesso|map_banco_regs|r4|saida [12]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~62_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~62 .lut_mask = 16'hE6C4;
defparam \acesso|map_banco_regs|saida~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N22
cycloneive_lcell_comb \acesso|map_banco_regs|load_registrador[2]~8 (
// Equation(s):
// \acesso|map_banco_regs|load_registrador[2]~8_combout  = (\acesso|seletor_brg [1] & !\acesso|seletor_brg [0])

	.dataa(\acesso|seletor_brg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|seletor_brg [0]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|load_registrador[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|load_registrador[2]~8 .lut_mask = 16'h00AA;
defparam \acesso|map_banco_regs|load_registrador[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N18
cycloneive_lcell_comb \acesso|map_banco_regs|load_registrador[6]~12 (
// Equation(s):
// \acesso|map_banco_regs|load_registrador[6]~12_combout  = (\acesso|map_banco_regs|load_registrador[2]~1_combout  & (\acesso|seletor_brg [2] & (\acesso|map_banco_regs|load_registrador[2]~8_combout ))) # (!\acesso|map_banco_regs|load_registrador[2]~1_combout 
//  & (((\acesso|map_banco_regs|load_registrador [6]))))

	.dataa(\acesso|seletor_brg [2]),
	.datab(\acesso|map_banco_regs|load_registrador[2]~8_combout ),
	.datac(\acesso|map_banco_regs|load_registrador [6]),
	.datad(\acesso|map_banco_regs|load_registrador[2]~1_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|load_registrador[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|load_registrador[6]~12 .lut_mask = 16'h88F0;
defparam \acesso|map_banco_regs|load_registrador[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N19
dffeas \acesso|map_banco_regs|load_registrador[6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|load_registrador[6]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|load_registrador [6]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|load_registrador[6] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|load_registrador[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N14
cycloneive_lcell_comb \acesso|map_banco_regs|r7|saida[9]~0 (
// Equation(s):
// \acesso|map_banco_regs|r7|saida[9]~0_combout  = (\acesso|map_banco_regs|registrador_clear [0]) # (\acesso|map_banco_regs|load_registrador [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\acesso|map_banco_regs|registrador_clear [0]),
	.datad(\acesso|map_banco_regs|load_registrador [6]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r7|saida[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r7|saida[9]~0 .lut_mask = 16'hFFF0;
defparam \acesso|map_banco_regs|r7|saida[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N29
dffeas \acesso|map_banco_regs|r7|saida[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r7|saida[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r7|saida [12]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r7|saida[12] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r7|saida[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N16
cycloneive_lcell_comb \acesso|map_banco_regs|Equal0~0 (
// Equation(s):
// \acesso|map_banco_regs|Equal0~0_combout  = (!\acesso|seletor_brg [1] & !\acesso|seletor_brg [0])

	.dataa(\acesso|seletor_brg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|seletor_brg [0]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|Equal0~0 .lut_mask = 16'h0055;
defparam \acesso|map_banco_regs|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N26
cycloneive_lcell_comb \acesso|map_banco_regs|load_registrador[4]~10 (
// Equation(s):
// \acesso|map_banco_regs|load_registrador[4]~10_combout  = (\acesso|map_banco_regs|load_registrador[2]~1_combout  & (\acesso|seletor_brg [2] & (\acesso|map_banco_regs|Equal0~0_combout ))) # (!\acesso|map_banco_regs|load_registrador[2]~1_combout  & 
// (((\acesso|map_banco_regs|load_registrador [4]))))

	.dataa(\acesso|seletor_brg [2]),
	.datab(\acesso|map_banco_regs|Equal0~0_combout ),
	.datac(\acesso|map_banco_regs|load_registrador [4]),
	.datad(\acesso|map_banco_regs|load_registrador[2]~1_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|load_registrador[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|load_registrador[4]~10 .lut_mask = 16'h88F0;
defparam \acesso|map_banco_regs|load_registrador[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N27
dffeas \acesso|map_banco_regs|load_registrador[4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|load_registrador[4]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|load_registrador [4]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|load_registrador[4] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|load_registrador[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N22
cycloneive_lcell_comb \acesso|map_banco_regs|r5|saida[4]~0 (
// Equation(s):
// \acesso|map_banco_regs|r5|saida[4]~0_combout  = (\acesso|map_banco_regs|load_registrador [4]) # (\acesso|map_banco_regs|registrador_clear [0])

	.dataa(gnd),
	.datab(\acesso|map_banco_regs|load_registrador [4]),
	.datac(gnd),
	.datad(\acesso|map_banco_regs|registrador_clear [0]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r5|saida[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r5|saida[4]~0 .lut_mask = 16'hFFCC;
defparam \acesso|map_banco_regs|r5|saida[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N9
dffeas \acesso|map_banco_regs|r5|saida[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r5|saida[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r5|saida [12]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r5|saida[12] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r5|saida[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N14
cycloneive_lcell_comb \acesso|map_banco_regs|r3|saida[12]~feeder (
// Equation(s):
// \acesso|map_banco_regs|r3|saida[12]~feeder_combout  = \acesso|map_banco_regs|r1|saida~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\acesso|map_banco_regs|r1|saida~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r3|saida[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r3|saida[12]~feeder .lut_mask = 16'hF0F0;
defparam \acesso|map_banco_regs|r3|saida[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N4
cycloneive_lcell_comb \acesso|map_banco_regs|load_registrador[2]~9 (
// Equation(s):
// \acesso|map_banco_regs|load_registrador[2]~9_combout  = (\acesso|map_banco_regs|load_registrador[2]~1_combout  & (!\acesso|seletor_brg [2] & (\acesso|map_banco_regs|load_registrador[2]~8_combout ))) # (!\acesso|map_banco_regs|load_registrador[2]~1_combout 
//  & (((\acesso|map_banco_regs|load_registrador [2]))))

	.dataa(\acesso|seletor_brg [2]),
	.datab(\acesso|map_banco_regs|load_registrador[2]~8_combout ),
	.datac(\acesso|map_banco_regs|load_registrador [2]),
	.datad(\acesso|map_banco_regs|load_registrador[2]~1_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|load_registrador[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|load_registrador[2]~9 .lut_mask = 16'h44F0;
defparam \acesso|map_banco_regs|load_registrador[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N5
dffeas \acesso|map_banco_regs|load_registrador[2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|load_registrador[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|load_registrador [2]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|load_registrador[2] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|load_registrador[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N18
cycloneive_lcell_comb \acesso|map_banco_regs|r3|saida[5]~0 (
// Equation(s):
// \acesso|map_banco_regs|r3|saida[5]~0_combout  = (\acesso|map_banco_regs|registrador_clear [0]) # (\acesso|map_banco_regs|load_registrador [2])

	.dataa(gnd),
	.datab(\acesso|map_banco_regs|registrador_clear [0]),
	.datac(gnd),
	.datad(\acesso|map_banco_regs|load_registrador [2]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r3|saida[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r3|saida[5]~0 .lut_mask = 16'hFFCC;
defparam \acesso|map_banco_regs|r3|saida[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N15
dffeas \acesso|map_banco_regs|r3|saida[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|r3|saida[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|r3|saida[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r3|saida [12]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r3|saida[12] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r3|saida[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N8
cycloneive_lcell_comb \acesso|map_banco_regs|load_registrador[0]~11 (
// Equation(s):
// \acesso|map_banco_regs|load_registrador[0]~11_combout  = (\acesso|map_banco_regs|load_registrador[2]~1_combout  & (!\acesso|seletor_brg [2] & (\acesso|map_banco_regs|Equal0~0_combout ))) # (!\acesso|map_banco_regs|load_registrador[2]~1_combout  & 
// (((\acesso|map_banco_regs|load_registrador [0]))))

	.dataa(\acesso|seletor_brg [2]),
	.datab(\acesso|map_banco_regs|Equal0~0_combout ),
	.datac(\acesso|map_banco_regs|load_registrador [0]),
	.datad(\acesso|map_banco_regs|load_registrador[2]~1_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|load_registrador[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|load_registrador[0]~11 .lut_mask = 16'h44F0;
defparam \acesso|map_banco_regs|load_registrador[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N9
dffeas \acesso|map_banco_regs|load_registrador[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|load_registrador[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|load_registrador [0]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|load_registrador[0] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|load_registrador[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N26
cycloneive_lcell_comb \acesso|map_banco_regs|r1|saida[11]~1 (
// Equation(s):
// \acesso|map_banco_regs|r1|saida[11]~1_combout  = (\acesso|map_banco_regs|load_registrador [0]) # (\acesso|map_banco_regs|registrador_clear [0])

	.dataa(\acesso|map_banco_regs|load_registrador [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|map_banco_regs|registrador_clear [0]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r1|saida[11]~1_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r1|saida[11]~1 .lut_mask = 16'hFFAA;
defparam \acesso|map_banco_regs|r1|saida[11]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N13
dffeas \acesso|map_banco_regs|r1|saida[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r1|saida[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r1|saida [12]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r1|saida[12] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r1|saida[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N12
cycloneive_lcell_comb \acesso|map_banco_regs|saida~63 (
// Equation(s):
// \acesso|map_banco_regs|saida~63_combout  = (\acesso|seletor_brg [1] & ((\acesso|map_banco_regs|r3|saida [12]) # ((\acesso|seletor_brg [2])))) # (!\acesso|seletor_brg [1] & (((\acesso|map_banco_regs|r1|saida [12] & !\acesso|seletor_brg [2]))))

	.dataa(\acesso|seletor_brg [1]),
	.datab(\acesso|map_banco_regs|r3|saida [12]),
	.datac(\acesso|map_banco_regs|r1|saida [12]),
	.datad(\acesso|seletor_brg [2]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~63_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~63 .lut_mask = 16'hAAD8;
defparam \acesso|map_banco_regs|saida~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N8
cycloneive_lcell_comb \acesso|map_banco_regs|saida~64 (
// Equation(s):
// \acesso|map_banco_regs|saida~64_combout  = (\acesso|seletor_brg [2] & ((\acesso|map_banco_regs|saida~63_combout  & (\acesso|map_banco_regs|r7|saida [12])) # (!\acesso|map_banco_regs|saida~63_combout  & ((\acesso|map_banco_regs|r5|saida [12]))))) # 
// (!\acesso|seletor_brg [2] & (((\acesso|map_banco_regs|saida~63_combout ))))

	.dataa(\acesso|map_banco_regs|r7|saida [12]),
	.datab(\acesso|seletor_brg [2]),
	.datac(\acesso|map_banco_regs|r5|saida [12]),
	.datad(\acesso|map_banco_regs|saida~63_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~64_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~64 .lut_mask = 16'hBBC0;
defparam \acesso|map_banco_regs|saida~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N30
cycloneive_lcell_comb \acesso|map_banco_regs|saida~65 (
// Equation(s):
// \acesso|map_banco_regs|saida~65_combout  = (\acesso|seletor_brg [0] & (\acesso|map_banco_regs|saida~62_combout )) # (!\acesso|seletor_brg [0] & ((\acesso|map_banco_regs|saida~64_combout )))

	.dataa(gnd),
	.datab(\acesso|seletor_brg [0]),
	.datac(\acesso|map_banco_regs|saida~62_combout ),
	.datad(\acesso|map_banco_regs|saida~64_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~65_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~65 .lut_mask = 16'hF3C0;
defparam \acesso|map_banco_regs|saida~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N30
cycloneive_lcell_comb \acesso|map_banco_regs|saida[0]~5 (
// Equation(s):
// \acesso|map_banco_regs|saida[0]~5_combout  = (!\entrada|resetar~q  & !\acesso|ler_escrever_brg~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\entrada|resetar~q ),
	.datad(\acesso|ler_escrever_brg~q ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida[0]~5 .lut_mask = 16'h000F;
defparam \acesso|map_banco_regs|saida[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y27_N31
dffeas \acesso|map_banco_regs|saida[12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|saida~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|saida[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|saida [12]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|saida[12] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|saida[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N20
cycloneive_lcell_comb \acesso|a_ula[12]~feeder (
// Equation(s):
// \acesso|a_ula[12]~feeder_combout  = \acesso|map_banco_regs|saida [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|map_banco_regs|saida [12]),
	.cin(gnd),
	.combout(\acesso|a_ula[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|a_ula[12]~feeder .lut_mask = 16'hFF00;
defparam \acesso|a_ula[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y26_N21
dffeas \acesso|a_ula[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|a_ula[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|a_ula[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|a_ula [12]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|a_ula[12] .is_wysiwyg = "true";
defparam \acesso|a_ula[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N6
cycloneive_lcell_comb \acesso|map_ula|ShiftRight0~8 (
// Equation(s):
// \acesso|map_ula|ShiftRight0~8_combout  = (!\acesso|b_ula [1] & ((\acesso|b_ula [0] & ((\acesso|a_ula [13]))) # (!\acesso|b_ula [0] & (\acesso|a_ula [12]))))

	.dataa(\acesso|a_ula [12]),
	.datab(\acesso|a_ula [13]),
	.datac(\acesso|b_ula [0]),
	.datad(\acesso|b_ula [1]),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftRight0~8_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftRight0~8 .lut_mask = 16'h00CA;
defparam \acesso|map_ula|ShiftRight0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N16
cycloneive_lcell_comb \acesso|map_ula|ShiftRight0~7 (
// Equation(s):
// \acesso|map_ula|ShiftRight0~7_combout  = (\acesso|b_ula [1] & ((\acesso|b_ula [0] & (\acesso|a_ula [15])) # (!\acesso|b_ula [0] & ((\acesso|a_ula [14])))))

	.dataa(\acesso|a_ula [15]),
	.datab(\acesso|a_ula [14]),
	.datac(\acesso|b_ula [1]),
	.datad(\acesso|b_ula [0]),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftRight0~7_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftRight0~7 .lut_mask = 16'hA0C0;
defparam \acesso|map_ula|ShiftRight0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N30
cycloneive_lcell_comb \acesso|map_ula|ShiftRight0~36 (
// Equation(s):
// \acesso|map_ula|ShiftRight0~36_combout  = (!\acesso|b_ula [2] & ((\acesso|map_ula|ShiftRight0~8_combout ) # (\acesso|map_ula|ShiftRight0~7_combout )))

	.dataa(\acesso|map_ula|ShiftRight0~8_combout ),
	.datab(\acesso|map_ula|ShiftRight0~7_combout ),
	.datac(\acesso|b_ula [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftRight0~36_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftRight0~36 .lut_mask = 16'h0E0E;
defparam \acesso|map_ula|ShiftRight0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N0
cycloneive_lcell_comb \acesso|map_ula|ShiftLeft0~21 (
// Equation(s):
// \acesso|map_ula|ShiftLeft0~21_combout  = (\acesso|b_ula [0] & ((\acesso|map_ula|ShiftLeft0~17_combout ))) # (!\acesso|b_ula [0] & (\acesso|map_ula|ShiftLeft0~20_combout ))

	.dataa(gnd),
	.datab(\acesso|b_ula [0]),
	.datac(\acesso|map_ula|ShiftLeft0~20_combout ),
	.datad(\acesso|map_ula|ShiftLeft0~17_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftLeft0~21_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftLeft0~21 .lut_mask = 16'hFC30;
defparam \acesso|map_ula|ShiftLeft0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N8
cycloneive_lcell_comb \acesso|map_ula|s[2]~41 (
// Equation(s):
// \acesso|map_ula|s[2]~41_combout  = (\acesso|b_ula [2]) # (\acesso|b_ula [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\acesso|b_ula [2]),
	.datad(\acesso|b_ula [3]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[2]~41_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[2]~41 .lut_mask = 16'hFFF0;
defparam \acesso|map_ula|s[2]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N16
cycloneive_lcell_comb \acesso|map_ula|ShiftLeft0~25 (
// Equation(s):
// \acesso|map_ula|ShiftLeft0~25_combout  = (\acesso|b_ula [0] & (\acesso|a_ula [9])) # (!\acesso|b_ula [0] & ((\acesso|a_ula [10])))

	.dataa(\acesso|b_ula [0]),
	.datab(gnd),
	.datac(\acesso|a_ula [9]),
	.datad(\acesso|a_ula [10]),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftLeft0~25_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftLeft0~25 .lut_mask = 16'hF5A0;
defparam \acesso|map_ula|ShiftLeft0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N14
cycloneive_lcell_comb \acesso|map_ula|s[2]~42 (
// Equation(s):
// \acesso|map_ula|s[2]~42_combout  = (\acesso|b_ula [3]) # ((!\acesso|b_ula [2] & \acesso|b_ula [1]))

	.dataa(\acesso|b_ula [3]),
	.datab(\acesso|b_ula [2]),
	.datac(gnd),
	.datad(\acesso|b_ula [1]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[2]~42_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[2]~42 .lut_mask = 16'hBBAA;
defparam \acesso|map_ula|s[2]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N30
cycloneive_lcell_comb \acesso|map_ula|ShiftLeft0~30 (
// Equation(s):
// \acesso|map_ula|ShiftLeft0~30_combout  = (\acesso|b_ula [0] & ((\acesso|a_ula [11]))) # (!\acesso|b_ula [0] & (\acesso|a_ula [12]))

	.dataa(gnd),
	.datab(\acesso|a_ula [12]),
	.datac(\acesso|a_ula [11]),
	.datad(\acesso|b_ula [0]),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftLeft0~30_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftLeft0~30 .lut_mask = 16'hF0CC;
defparam \acesso|map_ula|ShiftLeft0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N4
cycloneive_lcell_comb \acesso|map_ula|s[12]~124 (
// Equation(s):
// \acesso|map_ula|s[12]~124_combout  = (\acesso|map_ula|s[2]~41_combout  & (((\acesso|map_ula|s[2]~42_combout )))) # (!\acesso|map_ula|s[2]~41_combout  & ((\acesso|map_ula|s[2]~42_combout  & (\acesso|map_ula|ShiftLeft0~25_combout )) # 
// (!\acesso|map_ula|s[2]~42_combout  & ((\acesso|map_ula|ShiftLeft0~30_combout )))))

	.dataa(\acesso|map_ula|ShiftLeft0~25_combout ),
	.datab(\acesso|map_ula|s[2]~41_combout ),
	.datac(\acesso|map_ula|s[2]~42_combout ),
	.datad(\acesso|map_ula|ShiftLeft0~30_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[12]~124_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[12]~124 .lut_mask = 16'hE3E0;
defparam \acesso|map_ula|s[12]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N4
cycloneive_lcell_comb \acesso|map_ula|ShiftLeft0~7 (
// Equation(s):
// \acesso|map_ula|ShiftLeft0~7_combout  = (\acesso|b_ula [0] & ((\acesso|b_ula [1] & (\acesso|a_ula [1])) # (!\acesso|b_ula [1] & ((\acesso|a_ula [3])))))

	.dataa(\acesso|b_ula [0]),
	.datab(\acesso|a_ula [1]),
	.datac(\acesso|a_ula [3]),
	.datad(\acesso|b_ula [1]),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftLeft0~7_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftLeft0~7 .lut_mask = 16'h88A0;
defparam \acesso|map_ula|ShiftLeft0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N30
cycloneive_lcell_comb \acesso|map_ula|ShiftLeft0~6 (
// Equation(s):
// \acesso|map_ula|ShiftLeft0~6_combout  = (\acesso|b_ula [2] & (\acesso|a_ula [0] & (!\acesso|b_ula [0] & !\acesso|b_ula [1])))

	.dataa(\acesso|b_ula [2]),
	.datab(\acesso|a_ula [0]),
	.datac(\acesso|b_ula [0]),
	.datad(\acesso|b_ula [1]),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftLeft0~6_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftLeft0~6 .lut_mask = 16'h0008;
defparam \acesso|map_ula|ShiftLeft0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N10
cycloneive_lcell_comb \acesso|map_ula|ShiftLeft0~8 (
// Equation(s):
// \acesso|map_ula|ShiftLeft0~8_combout  = (!\acesso|b_ula [0] & ((\acesso|b_ula [1] & ((\acesso|a_ula [2]))) # (!\acesso|b_ula [1] & (\acesso|a_ula [4]))))

	.dataa(\acesso|a_ula [4]),
	.datab(\acesso|a_ula [2]),
	.datac(\acesso|b_ula [0]),
	.datad(\acesso|b_ula [1]),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftLeft0~8_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftLeft0~8 .lut_mask = 16'h0C0A;
defparam \acesso|map_ula|ShiftLeft0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N20
cycloneive_lcell_comb \acesso|map_ula|ShiftLeft0~9 (
// Equation(s):
// \acesso|map_ula|ShiftLeft0~9_combout  = (\acesso|map_ula|ShiftLeft0~6_combout ) # ((!\acesso|b_ula [2] & ((\acesso|map_ula|ShiftLeft0~7_combout ) # (\acesso|map_ula|ShiftLeft0~8_combout ))))

	.dataa(\acesso|b_ula [2]),
	.datab(\acesso|map_ula|ShiftLeft0~7_combout ),
	.datac(\acesso|map_ula|ShiftLeft0~6_combout ),
	.datad(\acesso|map_ula|ShiftLeft0~8_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftLeft0~9_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftLeft0~9 .lut_mask = 16'hF5F4;
defparam \acesso|map_ula|ShiftLeft0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N2
cycloneive_lcell_comb \acesso|map_ula|s[12]~125 (
// Equation(s):
// \acesso|map_ula|s[12]~125_combout  = (\acesso|map_ula|s[2]~41_combout  & ((\acesso|map_ula|s[12]~124_combout  & ((\acesso|map_ula|ShiftLeft0~9_combout ))) # (!\acesso|map_ula|s[12]~124_combout  & (\acesso|map_ula|ShiftLeft0~21_combout )))) # 
// (!\acesso|map_ula|s[2]~41_combout  & (((\acesso|map_ula|s[12]~124_combout ))))

	.dataa(\acesso|map_ula|ShiftLeft0~21_combout ),
	.datab(\acesso|map_ula|s[2]~41_combout ),
	.datac(\acesso|map_ula|s[12]~124_combout ),
	.datad(\acesso|map_ula|ShiftLeft0~9_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[12]~125_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[12]~125 .lut_mask = 16'hF838;
defparam \acesso|map_ula|s[12]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N20
cycloneive_lcell_comb \acesso|map_ula|s[12]~175 (
// Equation(s):
// \acesso|map_ula|s[12]~175_combout  = (!\acesso|b_ula [5] & (!\acesso|b_ula [4] & \acesso|map_ula|s[12]~125_combout ))

	.dataa(gnd),
	.datab(\acesso|b_ula [5]),
	.datac(\acesso|b_ula [4]),
	.datad(\acesso|map_ula|s[12]~125_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[12]~175_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[12]~175 .lut_mask = 16'h0300;
defparam \acesso|map_ula|s[12]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N22
cycloneive_lcell_comb \acesso|map_ula|s[12]~128 (
// Equation(s):
// \acesso|map_ula|s[12]~128_combout  = (\acesso|map_ula|s[12]~126_combout  & ((\acesso|map_ula|s[12]~127_combout  & ((\acesso|map_ula|s[12]~175_combout ))) # (!\acesso|map_ula|s[12]~127_combout  & (\acesso|map_ula|ShiftRight0~36_combout )))) # 
// (!\acesso|map_ula|s[12]~126_combout  & (\acesso|map_ula|s[12]~127_combout ))

	.dataa(\acesso|map_ula|s[12]~126_combout ),
	.datab(\acesso|map_ula|s[12]~127_combout ),
	.datac(\acesso|map_ula|ShiftRight0~36_combout ),
	.datad(\acesso|map_ula|s[12]~175_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[12]~128_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[12]~128 .lut_mask = 16'hEC64;
defparam \acesso|map_ula|s[12]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N22
cycloneive_lcell_comb \acesso|b_ula~13 (
// Equation(s):
// \acesso|b_ula~13_combout  = (\acesso|map_banco_regs|saida [12] & (!\entrada|operacao [2] & ((\entrada|operacao [3]) # (!\entrada|operacao [0]))))

	.dataa(\entrada|operacao [3]),
	.datab(\acesso|map_banco_regs|saida [12]),
	.datac(\entrada|operacao [0]),
	.datad(\entrada|operacao [2]),
	.cin(gnd),
	.combout(\acesso|b_ula~13_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|b_ula~13 .lut_mask = 16'h008C;
defparam \acesso|b_ula~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y25_N23
dffeas \acesso|b_ula[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|b_ula~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|b_ula[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|b_ula [12]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|b_ula[12] .is_wysiwyg = "true";
defparam \acesso|b_ula[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N30
cycloneive_lcell_comb \acesso|map_ula|s[12]~130 (
// Equation(s):
// \acesso|map_ula|s[12]~130_combout  = (!\acesso|a_ula [12] & ((\acesso|map_ula|s[2]~50_combout  & (\acesso|b_ula [12])) # (!\acesso|map_ula|s[2]~50_combout  & ((\entrada|operacao [0])))))

	.dataa(\acesso|a_ula [12]),
	.datab(\acesso|b_ula [12]),
	.datac(\acesso|map_ula|s[2]~50_combout ),
	.datad(\entrada|operacao [0]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[12]~130_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[12]~130 .lut_mask = 16'h4540;
defparam \acesso|map_ula|s[12]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N18
cycloneive_lcell_comb \acesso|map_ula|s[12]~129 (
// Equation(s):
// \acesso|map_ula|s[12]~129_combout  = (\acesso|a_ula [12] & ((\entrada|operacao [0] & ((!\acesso|b_ula [12]))) # (!\entrada|operacao [0] & ((\entrada|operacao [1]) # (\acesso|b_ula [12])))))

	.dataa(\acesso|a_ula [12]),
	.datab(\entrada|operacao [0]),
	.datac(\entrada|operacao [1]),
	.datad(\acesso|b_ula [12]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[12]~129_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[12]~129 .lut_mask = 16'h22A8;
defparam \acesso|map_ula|s[12]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N12
cycloneive_lcell_comb \acesso|map_ula|s[12]~131 (
// Equation(s):
// \acesso|map_ula|s[12]~131_combout  = (\entrada|operacao [3] & (((\acesso|map_ula|s[12]~130_combout ) # (\acesso|map_ula|s[12]~129_combout )))) # (!\entrada|operacao [3] & (\acesso|map_ula|s[12]~128_combout ))

	.dataa(\acesso|map_ula|s[12]~128_combout ),
	.datab(\acesso|map_ula|s[12]~130_combout ),
	.datac(\acesso|map_ula|s[12]~129_combout ),
	.datad(\entrada|operacao [3]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[12]~131_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[12]~131 .lut_mask = 16'hFCAA;
defparam \acesso|map_ula|s[12]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N16
cycloneive_lcell_comb \acesso|map_ula|Add0~38 (
// Equation(s):
// \acesso|map_ula|Add0~38_combout  = \acesso|map_ula|process_0~0_combout  $ (\acesso|b_ula [12])

	.dataa(\acesso|map_ula|process_0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|b_ula [12]),
	.cin(gnd),
	.combout(\acesso|map_ula|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|Add0~38 .lut_mask = 16'h55AA;
defparam \acesso|map_ula|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N28
cycloneive_lcell_comb \acesso|map_ula|Add0~35 (
// Equation(s):
// \acesso|map_ula|Add0~35_combout  = \acesso|map_ula|process_0~0_combout  $ (\acesso|b_ula [11])

	.dataa(\acesso|map_ula|process_0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|b_ula [11]),
	.cin(gnd),
	.combout(\acesso|map_ula|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|Add0~35 .lut_mask = 16'h55AA;
defparam \acesso|map_ula|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N16
cycloneive_lcell_comb \acesso|b_ula~11 (
// Equation(s):
// \acesso|b_ula~11_combout  = (!\entrada|operacao [2] & (\acesso|map_banco_regs|saida [10] & ((\entrada|operacao [3]) # (!\entrada|operacao [0]))))

	.dataa(\entrada|operacao [3]),
	.datab(\entrada|operacao [2]),
	.datac(\entrada|operacao [0]),
	.datad(\acesso|map_banco_regs|saida [10]),
	.cin(gnd),
	.combout(\acesso|b_ula~11_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|b_ula~11 .lut_mask = 16'h2300;
defparam \acesso|b_ula~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y24_N21
dffeas \acesso|b_ula[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|b_ula~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|b_ula[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|b_ula [10]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|b_ula[10] .is_wysiwyg = "true";
defparam \acesso|b_ula[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N22
cycloneive_lcell_comb \acesso|map_ula|Add0~32 (
// Equation(s):
// \acesso|map_ula|Add0~32_combout  = \acesso|b_ula [10] $ (\acesso|map_ula|process_0~0_combout )

	.dataa(gnd),
	.datab(\acesso|b_ula [10]),
	.datac(gnd),
	.datad(\acesso|map_ula|process_0~0_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|Add0~32 .lut_mask = 16'h33CC;
defparam \acesso|map_ula|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N6
cycloneive_lcell_comb \acesso|b_ula~10 (
// Equation(s):
// \acesso|b_ula~10_combout  = (!\entrada|operacao [2] & (\acesso|map_banco_regs|saida [9] & ((\entrada|operacao [3]) # (!\entrada|operacao [0]))))

	.dataa(\entrada|operacao [3]),
	.datab(\entrada|operacao [2]),
	.datac(\entrada|operacao [0]),
	.datad(\acesso|map_banco_regs|saida [9]),
	.cin(gnd),
	.combout(\acesso|b_ula~10_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|b_ula~10 .lut_mask = 16'h2300;
defparam \acesso|b_ula~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y24_N25
dffeas \acesso|b_ula[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|b_ula~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|b_ula[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|b_ula [9]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|b_ula[9] .is_wysiwyg = "true";
defparam \acesso|b_ula[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N18
cycloneive_lcell_comb \acesso|map_ula|Add0~29 (
// Equation(s):
// \acesso|map_ula|Add0~29_combout  = \acesso|b_ula [9] $ (\acesso|map_ula|process_0~0_combout )

	.dataa(gnd),
	.datab(\acesso|b_ula [9]),
	.datac(gnd),
	.datad(\acesso|map_ula|process_0~0_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|Add0~29 .lut_mask = 16'h33CC;
defparam \acesso|map_ula|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N0
cycloneive_lcell_comb \acesso|b_ula~9 (
// Equation(s):
// \acesso|b_ula~9_combout  = (!\entrada|operacao [2] & (\acesso|map_banco_regs|saida [8] & ((\entrada|operacao [3]) # (!\entrada|operacao [0]))))

	.dataa(\entrada|operacao [3]),
	.datab(\entrada|operacao [2]),
	.datac(\entrada|operacao [0]),
	.datad(\acesso|map_banco_regs|saida [8]),
	.cin(gnd),
	.combout(\acesso|b_ula~9_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|b_ula~9 .lut_mask = 16'h2300;
defparam \acesso|b_ula~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y24_N27
dffeas \acesso|b_ula[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|b_ula~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|b_ula[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|b_ula [8]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|b_ula[8] .is_wysiwyg = "true";
defparam \acesso|b_ula[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N26
cycloneive_lcell_comb \acesso|map_ula|Add0~26 (
// Equation(s):
// \acesso|map_ula|Add0~26_combout  = \acesso|b_ula [8] $ (\acesso|map_ula|process_0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\acesso|b_ula [8]),
	.datad(\acesso|map_ula|process_0~0_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|Add0~26 .lut_mask = 16'h0FF0;
defparam \acesso|map_ula|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N2
cycloneive_lcell_comb \acesso|map_ula|Add0~27 (
// Equation(s):
// \acesso|map_ula|Add0~27_combout  = (\acesso|map_ula|Add0~26_combout  & ((\acesso|a_ula [8] & (\acesso|map_ula|Add0~25  & VCC)) # (!\acesso|a_ula [8] & (!\acesso|map_ula|Add0~25 )))) # (!\acesso|map_ula|Add0~26_combout  & ((\acesso|a_ula [8] & 
// (!\acesso|map_ula|Add0~25 )) # (!\acesso|a_ula [8] & ((\acesso|map_ula|Add0~25 ) # (GND)))))
// \acesso|map_ula|Add0~28  = CARRY((\acesso|map_ula|Add0~26_combout  & (!\acesso|a_ula [8] & !\acesso|map_ula|Add0~25 )) # (!\acesso|map_ula|Add0~26_combout  & ((!\acesso|map_ula|Add0~25 ) # (!\acesso|a_ula [8]))))

	.dataa(\acesso|map_ula|Add0~26_combout ),
	.datab(\acesso|a_ula [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\acesso|map_ula|Add0~25 ),
	.combout(\acesso|map_ula|Add0~27_combout ),
	.cout(\acesso|map_ula|Add0~28 ));
// synopsys translate_off
defparam \acesso|map_ula|Add0~27 .lut_mask = 16'h9617;
defparam \acesso|map_ula|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N4
cycloneive_lcell_comb \acesso|map_ula|Add0~30 (
// Equation(s):
// \acesso|map_ula|Add0~30_combout  = ((\acesso|map_ula|Add0~29_combout  $ (\acesso|a_ula [9] $ (!\acesso|map_ula|Add0~28 )))) # (GND)
// \acesso|map_ula|Add0~31  = CARRY((\acesso|map_ula|Add0~29_combout  & ((\acesso|a_ula [9]) # (!\acesso|map_ula|Add0~28 ))) # (!\acesso|map_ula|Add0~29_combout  & (\acesso|a_ula [9] & !\acesso|map_ula|Add0~28 )))

	.dataa(\acesso|map_ula|Add0~29_combout ),
	.datab(\acesso|a_ula [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\acesso|map_ula|Add0~28 ),
	.combout(\acesso|map_ula|Add0~30_combout ),
	.cout(\acesso|map_ula|Add0~31 ));
// synopsys translate_off
defparam \acesso|map_ula|Add0~30 .lut_mask = 16'h698E;
defparam \acesso|map_ula|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N6
cycloneive_lcell_comb \acesso|map_ula|Add0~33 (
// Equation(s):
// \acesso|map_ula|Add0~33_combout  = (\acesso|a_ula [10] & ((\acesso|map_ula|Add0~32_combout  & (\acesso|map_ula|Add0~31  & VCC)) # (!\acesso|map_ula|Add0~32_combout  & (!\acesso|map_ula|Add0~31 )))) # (!\acesso|a_ula [10] & 
// ((\acesso|map_ula|Add0~32_combout  & (!\acesso|map_ula|Add0~31 )) # (!\acesso|map_ula|Add0~32_combout  & ((\acesso|map_ula|Add0~31 ) # (GND)))))
// \acesso|map_ula|Add0~34  = CARRY((\acesso|a_ula [10] & (!\acesso|map_ula|Add0~32_combout  & !\acesso|map_ula|Add0~31 )) # (!\acesso|a_ula [10] & ((!\acesso|map_ula|Add0~31 ) # (!\acesso|map_ula|Add0~32_combout ))))

	.dataa(\acesso|a_ula [10]),
	.datab(\acesso|map_ula|Add0~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\acesso|map_ula|Add0~31 ),
	.combout(\acesso|map_ula|Add0~33_combout ),
	.cout(\acesso|map_ula|Add0~34 ));
// synopsys translate_off
defparam \acesso|map_ula|Add0~33 .lut_mask = 16'h9617;
defparam \acesso|map_ula|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N8
cycloneive_lcell_comb \acesso|map_ula|Add0~36 (
// Equation(s):
// \acesso|map_ula|Add0~36_combout  = ((\acesso|map_ula|Add0~35_combout  $ (\acesso|a_ula [11] $ (!\acesso|map_ula|Add0~34 )))) # (GND)
// \acesso|map_ula|Add0~37  = CARRY((\acesso|map_ula|Add0~35_combout  & ((\acesso|a_ula [11]) # (!\acesso|map_ula|Add0~34 ))) # (!\acesso|map_ula|Add0~35_combout  & (\acesso|a_ula [11] & !\acesso|map_ula|Add0~34 )))

	.dataa(\acesso|map_ula|Add0~35_combout ),
	.datab(\acesso|a_ula [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\acesso|map_ula|Add0~34 ),
	.combout(\acesso|map_ula|Add0~36_combout ),
	.cout(\acesso|map_ula|Add0~37 ));
// synopsys translate_off
defparam \acesso|map_ula|Add0~36 .lut_mask = 16'h698E;
defparam \acesso|map_ula|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N10
cycloneive_lcell_comb \acesso|map_ula|Add0~39 (
// Equation(s):
// \acesso|map_ula|Add0~39_combout  = (\acesso|map_ula|Add0~38_combout  & ((\acesso|a_ula [12] & (\acesso|map_ula|Add0~37  & VCC)) # (!\acesso|a_ula [12] & (!\acesso|map_ula|Add0~37 )))) # (!\acesso|map_ula|Add0~38_combout  & ((\acesso|a_ula [12] & 
// (!\acesso|map_ula|Add0~37 )) # (!\acesso|a_ula [12] & ((\acesso|map_ula|Add0~37 ) # (GND)))))
// \acesso|map_ula|Add0~40  = CARRY((\acesso|map_ula|Add0~38_combout  & (!\acesso|a_ula [12] & !\acesso|map_ula|Add0~37 )) # (!\acesso|map_ula|Add0~38_combout  & ((!\acesso|map_ula|Add0~37 ) # (!\acesso|a_ula [12]))))

	.dataa(\acesso|map_ula|Add0~38_combout ),
	.datab(\acesso|a_ula [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\acesso|map_ula|Add0~37 ),
	.combout(\acesso|map_ula|Add0~39_combout ),
	.cout(\acesso|map_ula|Add0~40 ));
// synopsys translate_off
defparam \acesso|map_ula|Add0~39 .lut_mask = 16'h9617;
defparam \acesso|map_ula|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N14
cycloneive_lcell_comb \acesso|map_ula|s[12]~132 (
// Equation(s):
// \acesso|map_ula|s[12]~132_combout  = (\acesso|map_ula|s[2]~54_combout  & ((\acesso|map_ula|Add0~39_combout ))) # (!\acesso|map_ula|s[2]~54_combout  & (\acesso|map_ula|s[12]~131_combout ))

	.dataa(\acesso|map_ula|s[12]~131_combout ),
	.datab(\acesso|map_ula|s[2]~54_combout ),
	.datac(gnd),
	.datad(\acesso|map_ula|Add0~39_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[12]~132_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[12]~132 .lut_mask = 16'hEE22;
defparam \acesso|map_ula|s[12]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N8
cycloneive_lcell_comb \acesso|map_ula|s[15]~170 (
// Equation(s):
// \acesso|map_ula|s[15]~170_combout  = ((!\entrada|operacao [0]) # (!\entrada|operacao [2])) # (!\entrada|operacao [3])

	.dataa(\entrada|operacao [3]),
	.datab(\entrada|operacao [2]),
	.datac(gnd),
	.datad(\entrada|operacao [0]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[15]~170_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[15]~170 .lut_mask = 16'h77FF;
defparam \acesso|map_ula|s[15]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \acesso|map_ula|s[15]~170clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\acesso|map_ula|s[15]~170_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\acesso|map_ula|s[15]~170clkctrl_outclk ));
// synopsys translate_off
defparam \acesso|map_ula|s[15]~170clkctrl .clock_type = "global clock";
defparam \acesso|map_ula|s[15]~170clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N10
cycloneive_lcell_comb \acesso|map_ula|s[12] (
// Equation(s):
// \acesso|map_ula|s [12] = (GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk ) & (\acesso|map_ula|s[12]~132_combout )) # (!GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk ) & ((\acesso|map_ula|s [12])))

	.dataa(\acesso|map_ula|s[12]~132_combout ),
	.datab(\acesso|map_ula|s[15]~170clkctrl_outclk ),
	.datac(gnd),
	.datad(\acesso|map_ula|s [12]),
	.cin(gnd),
	.combout(\acesso|map_ula|s [12]),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[12] .lut_mask = 16'hBB88;
defparam \acesso|map_ula|s[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y25_N17
dffeas \acesso|addr_ram[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_ula|s [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|addr_ram[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|addr_ram [12]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|addr_ram[12] .is_wysiwyg = "true";
defparam \acesso|addr_ram[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y13_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [13]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y10_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [13]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N4
cycloneive_lcell_comb \acesso|entrada_brg~94 (
// Equation(s):
// \acesso|entrada_brg~94_combout  = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61~portadataout )) # 
// (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45~portadataout )))))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61~portadataout ),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~94_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~94 .lut_mask = 16'hC480;
defparam \acesso|entrada_brg~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y12_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [13]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018CAD62E7;
// synopsys translate_on

// Location: M9K_X51_Y16_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [13]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N6
cycloneive_lcell_comb \acesso|entrada_brg~93 (
// Equation(s):
// \acesso|entrada_brg~93_combout  = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29~portadataout ))) # 
// (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13~portadataout ))))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~93_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~93 .lut_mask = 16'h3210;
defparam \acesso|entrada_brg~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N30
cycloneive_lcell_comb \acesso|entrada_brg~95 (
// Equation(s):
// \acesso|entrada_brg~95_combout  = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\acesso|entrada_brg~94_combout ) # (\acesso|entrada_brg~93_combout )))

	.dataa(gnd),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\acesso|entrada_brg~94_combout ),
	.datad(\acesso|entrada_brg~93_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~95_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~95 .lut_mask = 16'h3330;
defparam \acesso|entrada_brg~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y22_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [13]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y13_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [13]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93 .port_a_first_bit_number = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N8
cycloneive_lcell_comb \acesso|entrada_brg~96 (
// Equation(s):
// \acesso|entrada_brg~96_combout  = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93~portadataout ))) # 
// (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77~portadataout ))))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77~portadataout ),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~96_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~96 .lut_mask = 16'h3210;
defparam \acesso|entrada_brg~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y11_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [13]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y17_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [13]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125 .port_a_first_bit_number = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N2
cycloneive_lcell_comb \acesso|entrada_brg~97 (
// Equation(s):
// \acesso|entrada_brg~97_combout  = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125~portadataout ))) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109~portadataout ))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109~portadataout ),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~97_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~97 .lut_mask = 16'hFA50;
defparam \acesso|entrada_brg~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N12
cycloneive_lcell_comb \acesso|entrada_brg~98 (
// Equation(s):
// \acesso|entrada_brg~98_combout  = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\acesso|entrada_brg~96_combout ) # ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & \acesso|entrada_brg~97_combout ))))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\acesso|entrada_brg~96_combout ),
	.datad(\acesso|entrada_brg~97_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~98_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~98 .lut_mask = 16'hC8C0;
defparam \acesso|entrada_brg~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N18
cycloneive_lcell_comb \acesso|entrada_brg~99 (
// Equation(s):
// \acesso|entrada_brg~99_combout  = (\acesso|Equal2~0_combout  & (\acesso|map_ula|s [13])) # (!\acesso|Equal2~0_combout  & (((\acesso|entrada_brg~95_combout ) # (\acesso|entrada_brg~98_combout ))))

	.dataa(\acesso|Equal2~0_combout ),
	.datab(\acesso|map_ula|s [13]),
	.datac(\acesso|entrada_brg~95_combout ),
	.datad(\acesso|entrada_brg~98_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~99_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~99 .lut_mask = 16'hDDD8;
defparam \acesso|entrada_brg~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N22
cycloneive_lcell_comb \acesso|entrada_brg[13]~feeder (
// Equation(s):
// \acesso|entrada_brg[13]~feeder_combout  = \acesso|entrada_brg~99_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|entrada_brg~99_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg[13]~feeder .lut_mask = 16'hFF00;
defparam \acesso|entrada_brg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y24_N23
dffeas \acesso|entrada_brg[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|entrada_brg[13]~feeder_combout ),
	.asdata(\switches[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\entrada|ler_valor~q ),
	.ena(\acesso|entrada_brg[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|entrada_brg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|entrada_brg[13] .is_wysiwyg = "true";
defparam \acesso|entrada_brg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N22
cycloneive_lcell_comb \acesso|map_banco_regs|r1|saida~14 (
// Equation(s):
// \acesso|map_banco_regs|r1|saida~14_combout  = (!\acesso|map_banco_regs|registrador_clear [0] & \acesso|entrada_brg [13])

	.dataa(gnd),
	.datab(\acesso|map_banco_regs|registrador_clear [0]),
	.datac(\acesso|entrada_brg [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r1|saida~14_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r1|saida~14 .lut_mask = 16'h3030;
defparam \acesso|map_banco_regs|r1|saida~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N23
dffeas \acesso|map_banco_regs|r7|saida[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|r1|saida~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|r7|saida[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r7|saida [13]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r7|saida[13] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r7|saida[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y28_N3
dffeas \acesso|map_banco_regs|r5|saida[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r5|saida[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r5|saida [13]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r5|saida[13] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r5|saida[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y28_N7
dffeas \acesso|map_banco_regs|r3|saida[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r3|saida[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r3|saida [13]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r3|saida[13] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r3|saida[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y28_N15
dffeas \acesso|map_banco_regs|r1|saida[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r1|saida[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r1|saida [13]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r1|saida[13] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r1|saida[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N14
cycloneive_lcell_comb \acesso|map_banco_regs|saida~68 (
// Equation(s):
// \acesso|map_banco_regs|saida~68_combout  = (\acesso|seletor_brg [2] & (((\acesso|seletor_brg [1])))) # (!\acesso|seletor_brg [2] & ((\acesso|seletor_brg [1] & (\acesso|map_banco_regs|r3|saida [13])) # (!\acesso|seletor_brg [1] & 
// ((\acesso|map_banco_regs|r1|saida [13])))))

	.dataa(\acesso|seletor_brg [2]),
	.datab(\acesso|map_banco_regs|r3|saida [13]),
	.datac(\acesso|map_banco_regs|r1|saida [13]),
	.datad(\acesso|seletor_brg [1]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~68_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~68 .lut_mask = 16'hEE50;
defparam \acesso|map_banco_regs|saida~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N8
cycloneive_lcell_comb \acesso|map_banco_regs|saida~69 (
// Equation(s):
// \acesso|map_banco_regs|saida~69_combout  = (\acesso|seletor_brg [2] & ((\acesso|map_banco_regs|saida~68_combout  & (\acesso|map_banco_regs|r7|saida [13])) # (!\acesso|map_banco_regs|saida~68_combout  & ((\acesso|map_banco_regs|r5|saida [13]))))) # 
// (!\acesso|seletor_brg [2] & (((\acesso|map_banco_regs|saida~68_combout ))))

	.dataa(\acesso|map_banco_regs|r7|saida [13]),
	.datab(\acesso|map_banco_regs|r5|saida [13]),
	.datac(\acesso|seletor_brg [2]),
	.datad(\acesso|map_banco_regs|saida~68_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~69_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~69 .lut_mask = 16'hAFC0;
defparam \acesso|map_banco_regs|saida~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N0
cycloneive_lcell_comb \acesso|map_banco_regs|r4|saida[13]~feeder (
// Equation(s):
// \acesso|map_banco_regs|r4|saida[13]~feeder_combout  = \acesso|map_banco_regs|r1|saida~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|map_banco_regs|r1|saida~14_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r4|saida[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r4|saida[13]~feeder .lut_mask = 16'hFF00;
defparam \acesso|map_banco_regs|r4|saida[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N1
dffeas \acesso|map_banco_regs|r4|saida[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|r4|saida[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|r4|saida[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r4|saida [13]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r4|saida[13] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r4|saida[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N18
cycloneive_lcell_comb \acesso|map_banco_regs|r6|saida[13]~feeder (
// Equation(s):
// \acesso|map_banco_regs|r6|saida[13]~feeder_combout  = \acesso|map_banco_regs|r1|saida~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|map_banco_regs|r1|saida~14_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r6|saida[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r6|saida[13]~feeder .lut_mask = 16'hFF00;
defparam \acesso|map_banco_regs|r6|saida[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N19
dffeas \acesso|map_banco_regs|r6|saida[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|r6|saida[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|r6|saida[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r6|saida [13]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r6|saida[13] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r6|saida[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y29_N5
dffeas \acesso|map_banco_regs|r2|saida[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r2|saida[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r2|saida [13]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r2|saida[13] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r2|saida[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N4
cycloneive_lcell_comb \acesso|map_banco_regs|saida~66 (
// Equation(s):
// \acesso|map_banco_regs|saida~66_combout  = (\acesso|seletor_brg [2] & ((\acesso|map_banco_regs|r6|saida [13]) # ((\acesso|seletor_brg [1])))) # (!\acesso|seletor_brg [2] & (((\acesso|map_banco_regs|r2|saida [13] & !\acesso|seletor_brg [1]))))

	.dataa(\acesso|map_banco_regs|r6|saida [13]),
	.datab(\acesso|seletor_brg [2]),
	.datac(\acesso|map_banco_regs|r2|saida [13]),
	.datad(\acesso|seletor_brg [1]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~66_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~66 .lut_mask = 16'hCCB8;
defparam \acesso|map_banco_regs|saida~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y29_N3
dffeas \acesso|map_banco_regs|r8|saida[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r8|saida[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r8|saida [13]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r8|saida[13] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r8|saida[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N2
cycloneive_lcell_comb \acesso|map_banco_regs|saida~67 (
// Equation(s):
// \acesso|map_banco_regs|saida~67_combout  = (\acesso|map_banco_regs|saida~66_combout  & (((\acesso|map_banco_regs|r8|saida [13]) # (!\acesso|seletor_brg [1])))) # (!\acesso|map_banco_regs|saida~66_combout  & (\acesso|map_banco_regs|r4|saida [13] & 
// ((\acesso|seletor_brg [1]))))

	.dataa(\acesso|map_banco_regs|r4|saida [13]),
	.datab(\acesso|map_banco_regs|saida~66_combout ),
	.datac(\acesso|map_banco_regs|r8|saida [13]),
	.datad(\acesso|seletor_brg [1]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~67_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~67 .lut_mask = 16'hE2CC;
defparam \acesso|map_banco_regs|saida~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N28
cycloneive_lcell_comb \acesso|map_banco_regs|saida~70 (
// Equation(s):
// \acesso|map_banco_regs|saida~70_combout  = (\acesso|seletor_brg [0] & ((\acesso|map_banco_regs|saida~67_combout ))) # (!\acesso|seletor_brg [0] & (\acesso|map_banco_regs|saida~69_combout ))

	.dataa(gnd),
	.datab(\acesso|seletor_brg [0]),
	.datac(\acesso|map_banco_regs|saida~69_combout ),
	.datad(\acesso|map_banco_regs|saida~67_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~70_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~70 .lut_mask = 16'hFC30;
defparam \acesso|map_banco_regs|saida~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y27_N29
dffeas \acesso|map_banco_regs|saida[13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|saida~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|saida[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|saida [13]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|saida[13] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|saida[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y26_N23
dffeas \acesso|a_ula[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|saida [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|a_ula[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|a_ula [13]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|a_ula[13] .is_wysiwyg = "true";
defparam \acesso|a_ula[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N2
cycloneive_lcell_comb \acesso|map_ula|ShiftRight0~18 (
// Equation(s):
// \acesso|map_ula|ShiftRight0~18_combout  = (!\acesso|b_ula [0] & ((\acesso|b_ula [1] & (\acesso|a_ula [15])) # (!\acesso|b_ula [1] & ((\acesso|a_ula [13])))))

	.dataa(\acesso|a_ula [15]),
	.datab(\acesso|a_ula [13]),
	.datac(\acesso|b_ula [1]),
	.datad(\acesso|b_ula [0]),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftRight0~18_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftRight0~18 .lut_mask = 16'h00AC;
defparam \acesso|map_ula|ShiftRight0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N26
cycloneive_lcell_comb \acesso|map_ula|ShiftRight0~19 (
// Equation(s):
// \acesso|map_ula|ShiftRight0~19_combout  = (\acesso|map_ula|ShiftRight0~18_combout ) # ((\acesso|b_ula [0] & (!\acesso|b_ula [1] & \acesso|a_ula [14])))

	.dataa(\acesso|b_ula [0]),
	.datab(\acesso|b_ula [1]),
	.datac(\acesso|a_ula [14]),
	.datad(\acesso|map_ula|ShiftRight0~18_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftRight0~19_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftRight0~19 .lut_mask = 16'hFF20;
defparam \acesso|map_ula|ShiftRight0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N0
cycloneive_lcell_comb \acesso|map_ula|ShiftRight0~22 (
// Equation(s):
// \acesso|map_ula|ShiftRight0~22_combout  = (\acesso|b_ula [2] & (\acesso|map_ula|ShiftRight0~19_combout )) # (!\acesso|b_ula [2] & ((\acesso|map_ula|ShiftRight0~21_combout )))

	.dataa(gnd),
	.datab(\acesso|b_ula [2]),
	.datac(\acesso|map_ula|ShiftRight0~19_combout ),
	.datad(\acesso|map_ula|ShiftRight0~21_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftRight0~22_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftRight0~22 .lut_mask = 16'hF3C0;
defparam \acesso|map_ula|ShiftRight0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N2
cycloneive_lcell_comb \acesso|map_ula|s[9]~105 (
// Equation(s):
// \acesso|map_ula|s[9]~105_combout  = (\acesso|map_ula|s[8]~97_combout  & (\acesso|map_ula|s[8]~173_combout  & ((\acesso|map_ula|ShiftRight0~22_combout )))) # (!\acesso|map_ula|s[8]~97_combout  & (((\acesso|map_ula|s[9]~104_combout )) # 
// (!\acesso|map_ula|s[8]~173_combout )))

	.dataa(\acesso|map_ula|s[8]~97_combout ),
	.datab(\acesso|map_ula|s[8]~173_combout ),
	.datac(\acesso|map_ula|s[9]~104_combout ),
	.datad(\acesso|map_ula|ShiftRight0~22_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[9]~105_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[9]~105 .lut_mask = 16'hD951;
defparam \acesso|map_ula|s[9]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N12
cycloneive_lcell_comb \acesso|map_ula|s[9]~106 (
// Equation(s):
// \acesso|map_ula|s[9]~106_combout  = (\acesso|map_ula|s[8]~95_combout  & (((\acesso|map_ula|s[9]~105_combout )))) # (!\acesso|map_ula|s[8]~95_combout  & ((\acesso|map_ula|s[9]~105_combout  & (\acesso|map_ula|ShiftLeft0~23_combout )) # 
// (!\acesso|map_ula|s[9]~105_combout  & ((\acesso|map_ula|ShiftLeft0~12_combout )))))

	.dataa(\acesso|map_ula|s[8]~95_combout ),
	.datab(\acesso|map_ula|ShiftLeft0~23_combout ),
	.datac(\acesso|map_ula|ShiftLeft0~12_combout ),
	.datad(\acesso|map_ula|s[9]~105_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[9]~106_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[9]~106 .lut_mask = 16'hEE50;
defparam \acesso|map_ula|s[9]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N18
cycloneive_lcell_comb \acesso|map_ula|s[9]~107 (
// Equation(s):
// \acesso|map_ula|s[9]~107_combout  = (\acesso|map_ula|s[4]~69_combout  & (((\acesso|map_ula|s[4]~70_combout ) # (\acesso|map_ula|s[9]~106_combout )))) # (!\acesso|map_ula|s[4]~69_combout  & (\acesso|a_ula [8] & (!\acesso|map_ula|s[4]~70_combout )))

	.dataa(\acesso|map_ula|s[4]~69_combout ),
	.datab(\acesso|a_ula [8]),
	.datac(\acesso|map_ula|s[4]~70_combout ),
	.datad(\acesso|map_ula|s[9]~106_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[9]~107_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[9]~107 .lut_mask = 16'hAEA4;
defparam \acesso|map_ula|s[9]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N28
cycloneive_lcell_comb \acesso|map_ula|s[9]~108 (
// Equation(s):
// \acesso|map_ula|s[9]~108_combout  = (\acesso|a_ula [9] & ((\entrada|operacao [0] & ((!\acesso|b_ula [9]))) # (!\entrada|operacao [0] & ((\acesso|map_ula|s[2]~50_combout ) # (\acesso|b_ula [9]))))) # (!\acesso|a_ula [9] & ((\acesso|map_ula|s[2]~50_combout  
// & ((\acesso|b_ula [9]))) # (!\acesso|map_ula|s[2]~50_combout  & (\entrada|operacao [0]))))

	.dataa(\entrada|operacao [0]),
	.datab(\acesso|a_ula [9]),
	.datac(\acesso|map_ula|s[2]~50_combout ),
	.datad(\acesso|b_ula [9]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[9]~108_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[9]~108 .lut_mask = 16'h76CA;
defparam \acesso|map_ula|s[9]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N22
cycloneive_lcell_comb \acesso|map_ula|s[9]~109 (
// Equation(s):
// \acesso|map_ula|s[9]~109_combout  = (\acesso|map_ula|s[4]~70_combout  & ((\acesso|map_ula|s[9]~107_combout  & ((\acesso|map_ula|s[9]~108_combout ))) # (!\acesso|map_ula|s[9]~107_combout  & (\acesso|a_ula [10])))) # (!\acesso|map_ula|s[4]~70_combout  & 
// (\acesso|map_ula|s[9]~107_combout ))

	.dataa(\acesso|map_ula|s[4]~70_combout ),
	.datab(\acesso|map_ula|s[9]~107_combout ),
	.datac(\acesso|a_ula [10]),
	.datad(\acesso|map_ula|s[9]~108_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[9]~109_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[9]~109 .lut_mask = 16'hEC64;
defparam \acesso|map_ula|s[9]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N0
cycloneive_lcell_comb \acesso|map_ula|s[9]~110 (
// Equation(s):
// \acesso|map_ula|s[9]~110_combout  = (\acesso|map_ula|s[2]~54_combout  & ((\acesso|map_ula|Add0~30_combout ))) # (!\acesso|map_ula|s[2]~54_combout  & (\acesso|map_ula|s[9]~109_combout ))

	.dataa(\acesso|map_ula|s[9]~109_combout ),
	.datab(\acesso|map_ula|Add0~30_combout ),
	.datac(gnd),
	.datad(\acesso|map_ula|s[2]~54_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[9]~110_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[9]~110 .lut_mask = 16'hCCAA;
defparam \acesso|map_ula|s[9]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N30
cycloneive_lcell_comb \acesso|map_ula|s[9] (
// Equation(s):
// \acesso|map_ula|s [9] = (GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk ) & ((\acesso|map_ula|s[9]~110_combout ))) # (!GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk ) & (\acesso|map_ula|s [9]))

	.dataa(\acesso|map_ula|s [9]),
	.datab(\acesso|map_ula|s[9]~110_combout ),
	.datac(gnd),
	.datad(\acesso|map_ula|s[15]~170clkctrl_outclk ),
	.cin(gnd),
	.combout(\acesso|map_ula|s [9]),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[9] .lut_mask = 16'hCCAA;
defparam \acesso|map_ula|s[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y25_N11
dffeas \acesso|addr_ram[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_ula|s [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|addr_ram[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|addr_ram [9]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|addr_ram[9] .is_wysiwyg = "true";
defparam \acesso|addr_ram[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y24_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [9]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y20_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [9]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89 .port_a_first_bit_number = 9;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N14
cycloneive_lcell_comb \acesso|entrada_brg~68 (
// Equation(s):
// \acesso|entrada_brg~68_combout  = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89~portadataout ))) # 
// (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73~portadataout ))))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73~portadataout ),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~68_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~68 .lut_mask = 16'h3210;
defparam \acesso|entrada_brg~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y16_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [9]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121 .port_a_first_bit_number = 9;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y11_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [9]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N0
cycloneive_lcell_comb \acesso|entrada_brg~69 (
// Equation(s):
// \acesso|entrada_brg~69_combout  = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121~portadataout )) # 
// (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105~portadataout )))))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121~portadataout ),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~69_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~69 .lut_mask = 16'hC480;
defparam \acesso|entrada_brg~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N10
cycloneive_lcell_comb \acesso|entrada_brg~70 (
// Equation(s):
// \acesso|entrada_brg~70_combout  = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\acesso|entrada_brg~68_combout ) # (\acesso|entrada_brg~69_combout )))

	.dataa(gnd),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\acesso|entrada_brg~68_combout ),
	.datad(\acesso|entrada_brg~69_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~70_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~70 .lut_mask = 16'hCCC0;
defparam \acesso|entrada_brg~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y10_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [9]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y20_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [9]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N26
cycloneive_lcell_comb \acesso|entrada_brg~66 (
// Equation(s):
// \acesso|entrada_brg~66_combout  = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57~portadataout ))) # 
// (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41~portadataout ))))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41~portadataout ),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~66_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~66 .lut_mask = 16'hC840;
defparam \acesso|entrada_brg~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y12_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [9]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000106F52B96;
// synopsys translate_on

// Location: M9K_X37_Y19_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [9]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 9;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N24
cycloneive_lcell_comb \acesso|entrada_brg~65 (
// Equation(s):
// \acesso|entrada_brg~65_combout  = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25~portadataout ))) # 
// (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9~portadataout ))))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~65_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~65 .lut_mask = 16'h5410;
defparam \acesso|entrada_brg~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N24
cycloneive_lcell_comb \acesso|entrada_brg~67 (
// Equation(s):
// \acesso|entrada_brg~67_combout  = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\acesso|entrada_brg~66_combout ) # (\acesso|entrada_brg~65_combout )))

	.dataa(gnd),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\acesso|entrada_brg~66_combout ),
	.datad(\acesso|entrada_brg~65_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~67_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~67 .lut_mask = 16'h3330;
defparam \acesso|entrada_brg~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N20
cycloneive_lcell_comb \acesso|entrada_brg~71 (
// Equation(s):
// \acesso|entrada_brg~71_combout  = (\acesso|Equal2~0_combout  & (((\acesso|map_ula|s [9])))) # (!\acesso|Equal2~0_combout  & ((\acesso|entrada_brg~70_combout ) # ((\acesso|entrada_brg~67_combout ))))

	.dataa(\acesso|entrada_brg~70_combout ),
	.datab(\acesso|Equal2~0_combout ),
	.datac(\acesso|map_ula|s [9]),
	.datad(\acesso|entrada_brg~67_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~71_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~71 .lut_mask = 16'hF3E2;
defparam \acesso|entrada_brg~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N28
cycloneive_lcell_comb \acesso|entrada_brg[9]~feeder (
// Equation(s):
// \acesso|entrada_brg[9]~feeder_combout  = \acesso|entrada_brg~71_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|entrada_brg~71_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg[9]~feeder .lut_mask = 16'hFF00;
defparam \acesso|entrada_brg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y24_N29
dffeas \acesso|entrada_brg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|entrada_brg[9]~feeder_combout ),
	.asdata(\switches[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\entrada|ler_valor~q ),
	.ena(\acesso|entrada_brg[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|entrada_brg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|entrada_brg[9] .is_wysiwyg = "true";
defparam \acesso|entrada_brg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N24
cycloneive_lcell_comb \acesso|map_banco_regs|r1|saida~10 (
// Equation(s):
// \acesso|map_banco_regs|r1|saida~10_combout  = (!\acesso|map_banco_regs|registrador_clear [0] & \acesso|entrada_brg [9])

	.dataa(gnd),
	.datab(\acesso|map_banco_regs|registrador_clear [0]),
	.datac(\acesso|entrada_brg [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r1|saida~10_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r1|saida~10 .lut_mask = 16'h3030;
defparam \acesso|map_banco_regs|r1|saida~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N16
cycloneive_lcell_comb \acesso|map_banco_regs|r4|saida[9]~feeder (
// Equation(s):
// \acesso|map_banco_regs|r4|saida[9]~feeder_combout  = \acesso|map_banco_regs|r1|saida~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|map_banco_regs|r1|saida~10_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r4|saida[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r4|saida[9]~feeder .lut_mask = 16'hFF00;
defparam \acesso|map_banco_regs|r4|saida[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N17
dffeas \acesso|map_banco_regs|r4|saida[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|r4|saida[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|r4|saida[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r4|saida [9]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r4|saida[9] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r4|saida[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y29_N3
dffeas \acesso|map_banco_regs|r8|saida[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r8|saida[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r8|saida [9]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r8|saida[9] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r8|saida[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N22
cycloneive_lcell_comb \acesso|map_banco_regs|r6|saida[9]~feeder (
// Equation(s):
// \acesso|map_banco_regs|r6|saida[9]~feeder_combout  = \acesso|map_banco_regs|r1|saida~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|map_banco_regs|r1|saida~10_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r6|saida[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r6|saida[9]~feeder .lut_mask = 16'hFF00;
defparam \acesso|map_banco_regs|r6|saida[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N23
dffeas \acesso|map_banco_regs|r6|saida[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|r6|saida[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|r6|saida[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r6|saida [9]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r6|saida[9] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r6|saida[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y29_N13
dffeas \acesso|map_banco_regs|r2|saida[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r2|saida[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r2|saida [9]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r2|saida[9] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r2|saida[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N12
cycloneive_lcell_comb \acesso|map_banco_regs|saida~46 (
// Equation(s):
// \acesso|map_banco_regs|saida~46_combout  = (\acesso|seletor_brg [2] & ((\acesso|map_banco_regs|r6|saida [9]) # ((\acesso|seletor_brg [1])))) # (!\acesso|seletor_brg [2] & (((\acesso|map_banco_regs|r2|saida [9] & !\acesso|seletor_brg [1]))))

	.dataa(\acesso|map_banco_regs|r6|saida [9]),
	.datab(\acesso|seletor_brg [2]),
	.datac(\acesso|map_banco_regs|r2|saida [9]),
	.datad(\acesso|seletor_brg [1]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~46_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~46 .lut_mask = 16'hCCB8;
defparam \acesso|map_banco_regs|saida~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N2
cycloneive_lcell_comb \acesso|map_banco_regs|saida~47 (
// Equation(s):
// \acesso|map_banco_regs|saida~47_combout  = (\acesso|seletor_brg [1] & ((\acesso|map_banco_regs|saida~46_combout  & ((\acesso|map_banco_regs|r8|saida [9]))) # (!\acesso|map_banco_regs|saida~46_combout  & (\acesso|map_banco_regs|r4|saida [9])))) # 
// (!\acesso|seletor_brg [1] & (((\acesso|map_banco_regs|saida~46_combout ))))

	.dataa(\acesso|map_banco_regs|r4|saida [9]),
	.datab(\acesso|seletor_brg [1]),
	.datac(\acesso|map_banco_regs|r8|saida [9]),
	.datad(\acesso|map_banco_regs|saida~46_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~47_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~47 .lut_mask = 16'hF388;
defparam \acesso|map_banco_regs|saida~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N25
dffeas \acesso|map_banco_regs|r7|saida[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|r1|saida~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|r7|saida[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r7|saida [9]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r7|saida[9] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r7|saida[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y28_N17
dffeas \acesso|map_banco_regs|r3|saida[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r3|saida[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r3|saida [9]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r3|saida[9] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r3|saida[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y28_N5
dffeas \acesso|map_banco_regs|r1|saida[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r1|saida[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r1|saida [9]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r1|saida[9] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r1|saida[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N4
cycloneive_lcell_comb \acesso|map_banco_regs|saida~48 (
// Equation(s):
// \acesso|map_banco_regs|saida~48_combout  = (\acesso|seletor_brg [2] & (((\acesso|seletor_brg [1])))) # (!\acesso|seletor_brg [2] & ((\acesso|seletor_brg [1] & (\acesso|map_banco_regs|r3|saida [9])) # (!\acesso|seletor_brg [1] & 
// ((\acesso|map_banco_regs|r1|saida [9])))))

	.dataa(\acesso|map_banco_regs|r3|saida [9]),
	.datab(\acesso|seletor_brg [2]),
	.datac(\acesso|map_banco_regs|r1|saida [9]),
	.datad(\acesso|seletor_brg [1]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~48_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~48 .lut_mask = 16'hEE30;
defparam \acesso|map_banco_regs|saida~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N28
cycloneive_lcell_comb \acesso|map_banco_regs|r5|saida[9]~feeder (
// Equation(s):
// \acesso|map_banco_regs|r5|saida[9]~feeder_combout  = \acesso|map_banco_regs|r1|saida~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\acesso|map_banco_regs|r1|saida~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r5|saida[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r5|saida[9]~feeder .lut_mask = 16'hF0F0;
defparam \acesso|map_banco_regs|r5|saida[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N29
dffeas \acesso|map_banco_regs|r5|saida[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|r5|saida[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|r5|saida[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r5|saida [9]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r5|saida[9] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r5|saida[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N24
cycloneive_lcell_comb \acesso|map_banco_regs|saida~49 (
// Equation(s):
// \acesso|map_banco_regs|saida~49_combout  = (\acesso|seletor_brg [2] & ((\acesso|map_banco_regs|saida~48_combout  & (\acesso|map_banco_regs|r7|saida [9])) # (!\acesso|map_banco_regs|saida~48_combout  & ((\acesso|map_banco_regs|r5|saida [9]))))) # 
// (!\acesso|seletor_brg [2] & (((\acesso|map_banco_regs|saida~48_combout ))))

	.dataa(\acesso|map_banco_regs|r7|saida [9]),
	.datab(\acesso|seletor_brg [2]),
	.datac(\acesso|map_banco_regs|saida~48_combout ),
	.datad(\acesso|map_banco_regs|r5|saida [9]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~49_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~49 .lut_mask = 16'hBCB0;
defparam \acesso|map_banco_regs|saida~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N26
cycloneive_lcell_comb \acesso|map_banco_regs|saida~50 (
// Equation(s):
// \acesso|map_banco_regs|saida~50_combout  = (\acesso|seletor_brg [0] & (\acesso|map_banco_regs|saida~47_combout )) # (!\acesso|seletor_brg [0] & ((\acesso|map_banco_regs|saida~49_combout )))

	.dataa(\acesso|map_banco_regs|saida~47_combout ),
	.datab(\acesso|seletor_brg [0]),
	.datac(gnd),
	.datad(\acesso|map_banco_regs|saida~49_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~50_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~50 .lut_mask = 16'hBB88;
defparam \acesso|map_banco_regs|saida~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y27_N27
dffeas \acesso|map_banco_regs|saida[9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|saida~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|saida[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|saida [9]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|saida[9] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|saida[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N14
cycloneive_lcell_comb \acesso|a_ula[9]~feeder (
// Equation(s):
// \acesso|a_ula[9]~feeder_combout  = \acesso|map_banco_regs|saida [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|map_banco_regs|saida [9]),
	.cin(gnd),
	.combout(\acesso|a_ula[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|a_ula[9]~feeder .lut_mask = 16'hFF00;
defparam \acesso|a_ula[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y26_N15
dffeas \acesso|a_ula[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|a_ula[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|a_ula[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|a_ula [9]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|a_ula[9] .is_wysiwyg = "true";
defparam \acesso|a_ula[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N26
cycloneive_lcell_comb \acesso|map_ula|s[8]~100 (
// Equation(s):
// \acesso|map_ula|s[8]~100_combout  = (\acesso|map_ula|s[4]~69_combout  & (((\acesso|map_ula|s[4]~70_combout )))) # (!\acesso|map_ula|s[4]~69_combout  & ((\acesso|map_ula|s[4]~70_combout  & ((\acesso|a_ula [9]))) # (!\acesso|map_ula|s[4]~70_combout  & 
// (\acesso|a_ula [7]))))

	.dataa(\acesso|a_ula [7]),
	.datab(\acesso|map_ula|s[4]~69_combout ),
	.datac(\acesso|map_ula|s[4]~70_combout ),
	.datad(\acesso|a_ula [9]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[8]~100_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[8]~100 .lut_mask = 16'hF2C2;
defparam \acesso|map_ula|s[8]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N0
cycloneive_lcell_comb \acesso|map_ula|s[8]~101 (
// Equation(s):
// \acesso|map_ula|s[8]~101_combout  = (\acesso|b_ula [8] & ((\entrada|operacao [0] & (!\acesso|a_ula [8])) # (!\entrada|operacao [0] & ((\acesso|a_ula [8]) # (\acesso|map_ula|s[2]~50_combout ))))) # (!\acesso|b_ula [8] & ((\acesso|map_ula|s[2]~50_combout  & 
// ((\acesso|a_ula [8]))) # (!\acesso|map_ula|s[2]~50_combout  & (\entrada|operacao [0]))))

	.dataa(\entrada|operacao [0]),
	.datab(\acesso|b_ula [8]),
	.datac(\acesso|a_ula [8]),
	.datad(\acesso|map_ula|s[2]~50_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[8]~101_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[8]~101 .lut_mask = 16'h7C6A;
defparam \acesso|map_ula|s[8]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N24
cycloneive_lcell_comb \acesso|map_ula|ShiftLeft0~19 (
// Equation(s):
// \acesso|map_ula|ShiftLeft0~19_combout  = (\acesso|map_ula|ShiftLeft0~7_combout ) # ((!\acesso|b_ula [0] & \acesso|map_ula|ShiftLeft0~10_combout ))

	.dataa(\acesso|b_ula [0]),
	.datab(\acesso|map_ula|ShiftLeft0~7_combout ),
	.datac(gnd),
	.datad(\acesso|map_ula|ShiftLeft0~10_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftLeft0~19_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftLeft0~19 .lut_mask = 16'hDDCC;
defparam \acesso|map_ula|ShiftLeft0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N0
cycloneive_lcell_comb \acesso|map_ula|ShiftRight0~4 (
// Equation(s):
// \acesso|map_ula|ShiftRight0~4_combout  = (\acesso|b_ula [1] & (\acesso|a_ula [11])) # (!\acesso|b_ula [1] & ((\acesso|a_ula [9])))

	.dataa(gnd),
	.datab(\acesso|a_ula [11]),
	.datac(\acesso|a_ula [9]),
	.datad(\acesso|b_ula [1]),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftRight0~4_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftRight0~4 .lut_mask = 16'hCCF0;
defparam \acesso|map_ula|ShiftRight0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N28
cycloneive_lcell_comb \acesso|map_ula|ShiftRight0~5 (
// Equation(s):
// \acesso|map_ula|ShiftRight0~5_combout  = (\acesso|b_ula [1] & (\acesso|a_ula [10])) # (!\acesso|b_ula [1] & ((\acesso|a_ula [8])))

	.dataa(\acesso|a_ula [10]),
	.datab(gnd),
	.datac(\acesso|a_ula [8]),
	.datad(\acesso|b_ula [1]),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftRight0~5_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftRight0~5 .lut_mask = 16'hAAF0;
defparam \acesso|map_ula|ShiftRight0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N26
cycloneive_lcell_comb \acesso|map_ula|ShiftRight0~6 (
// Equation(s):
// \acesso|map_ula|ShiftRight0~6_combout  = (\acesso|b_ula [0] & (\acesso|map_ula|ShiftRight0~4_combout )) # (!\acesso|b_ula [0] & ((\acesso|map_ula|ShiftRight0~5_combout )))

	.dataa(gnd),
	.datab(\acesso|map_ula|ShiftRight0~4_combout ),
	.datac(\acesso|b_ula [0]),
	.datad(\acesso|map_ula|ShiftRight0~5_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftRight0~6_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftRight0~6 .lut_mask = 16'hCFC0;
defparam \acesso|map_ula|ShiftRight0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N2
cycloneive_lcell_comb \acesso|map_ula|ShiftRight0~9 (
// Equation(s):
// \acesso|map_ula|ShiftRight0~9_combout  = (\acesso|b_ula [2] & ((\acesso|map_ula|ShiftRight0~8_combout ) # ((\acesso|map_ula|ShiftRight0~7_combout )))) # (!\acesso|b_ula [2] & (((\acesso|map_ula|ShiftRight0~6_combout ))))

	.dataa(\acesso|b_ula [2]),
	.datab(\acesso|map_ula|ShiftRight0~8_combout ),
	.datac(\acesso|map_ula|ShiftRight0~6_combout ),
	.datad(\acesso|map_ula|ShiftRight0~7_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftRight0~9_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftRight0~9 .lut_mask = 16'hFAD8;
defparam \acesso|map_ula|ShiftRight0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N12
cycloneive_lcell_comb \acesso|map_ula|s[8]~96 (
// Equation(s):
// \acesso|map_ula|s[8]~96_combout  = (\acesso|a_ula [0] & (\acesso|map_ula|ShiftRight0~23_combout  & (!\acesso|b_ula [0] & !\acesso|map_ula|ShiftLeft0~0_combout )))

	.dataa(\acesso|a_ula [0]),
	.datab(\acesso|map_ula|ShiftRight0~23_combout ),
	.datac(\acesso|b_ula [0]),
	.datad(\acesso|map_ula|ShiftLeft0~0_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[8]~96_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[8]~96 .lut_mask = 16'h0008;
defparam \acesso|map_ula|s[8]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N6
cycloneive_lcell_comb \acesso|map_ula|s[8]~98 (
// Equation(s):
// \acesso|map_ula|s[8]~98_combout  = (\acesso|map_ula|s[8]~97_combout  & (\acesso|map_ula|s[8]~173_combout  & (\acesso|map_ula|ShiftRight0~9_combout ))) # (!\acesso|map_ula|s[8]~97_combout  & (((\acesso|map_ula|s[8]~96_combout )) # 
// (!\acesso|map_ula|s[8]~173_combout )))

	.dataa(\acesso|map_ula|s[8]~97_combout ),
	.datab(\acesso|map_ula|s[8]~173_combout ),
	.datac(\acesso|map_ula|ShiftRight0~9_combout ),
	.datad(\acesso|map_ula|s[8]~96_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[8]~98_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[8]~98 .lut_mask = 16'hD591;
defparam \acesso|map_ula|s[8]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N8
cycloneive_lcell_comb \acesso|map_ula|s[8]~99 (
// Equation(s):
// \acesso|map_ula|s[8]~99_combout  = (\acesso|map_ula|s[8]~95_combout  & (((\acesso|map_ula|s[8]~98_combout )))) # (!\acesso|map_ula|s[8]~95_combout  & ((\acesso|map_ula|s[8]~98_combout  & ((\acesso|map_ula|ShiftLeft0~21_combout ))) # 
// (!\acesso|map_ula|s[8]~98_combout  & (\acesso|map_ula|ShiftLeft0~19_combout ))))

	.dataa(\acesso|map_ula|ShiftLeft0~19_combout ),
	.datab(\acesso|map_ula|s[8]~95_combout ),
	.datac(\acesso|map_ula|ShiftLeft0~21_combout ),
	.datad(\acesso|map_ula|s[8]~98_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[8]~99_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[8]~99 .lut_mask = 16'hFC22;
defparam \acesso|map_ula|s[8]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N18
cycloneive_lcell_comb \acesso|map_ula|s[8]~102 (
// Equation(s):
// \acesso|map_ula|s[8]~102_combout  = (\acesso|map_ula|s[8]~100_combout  & ((\acesso|map_ula|s[8]~101_combout ) # ((!\acesso|map_ula|s[4]~69_combout )))) # (!\acesso|map_ula|s[8]~100_combout  & (((\acesso|map_ula|s[8]~99_combout  & 
// \acesso|map_ula|s[4]~69_combout ))))

	.dataa(\acesso|map_ula|s[8]~100_combout ),
	.datab(\acesso|map_ula|s[8]~101_combout ),
	.datac(\acesso|map_ula|s[8]~99_combout ),
	.datad(\acesso|map_ula|s[4]~69_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[8]~102_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[8]~102 .lut_mask = 16'hD8AA;
defparam \acesso|map_ula|s[8]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N24
cycloneive_lcell_comb \acesso|map_ula|s[8]~103 (
// Equation(s):
// \acesso|map_ula|s[8]~103_combout  = (\acesso|map_ula|s[2]~54_combout  & ((\acesso|map_ula|Add0~27_combout ))) # (!\acesso|map_ula|s[2]~54_combout  & (\acesso|map_ula|s[8]~102_combout ))

	.dataa(\acesso|map_ula|s[2]~54_combout ),
	.datab(\acesso|map_ula|s[8]~102_combout ),
	.datac(gnd),
	.datad(\acesso|map_ula|Add0~27_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[8]~103_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[8]~103 .lut_mask = 16'hEE44;
defparam \acesso|map_ula|s[8]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N14
cycloneive_lcell_comb \acesso|map_ula|s[8] (
// Equation(s):
// \acesso|map_ula|s [8] = (GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk ) & (\acesso|map_ula|s[8]~103_combout )) # (!GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk ) & ((\acesso|map_ula|s [8])))

	.dataa(gnd),
	.datab(\acesso|map_ula|s[8]~103_combout ),
	.datac(\acesso|map_ula|s [8]),
	.datad(\acesso|map_ula|s[15]~170clkctrl_outclk ),
	.cin(gnd),
	.combout(\acesso|map_ula|s [8]),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[8] .lut_mask = 16'hCCF0;
defparam \acesso|map_ula|s[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N24
cycloneive_lcell_comb \acesso|data_in_ram[8]~feeder (
// Equation(s):
// \acesso|data_in_ram[8]~feeder_combout  = \acesso|map_banco_regs|saida [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|map_banco_regs|saida [8]),
	.cin(gnd),
	.combout(\acesso|data_in_ram[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|data_in_ram[8]~feeder .lut_mask = 16'hFF00;
defparam \acesso|data_in_ram[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y25_N25
dffeas \acesso|data_in_ram[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|data_in_ram[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|data_in_ram[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|data_in_ram [8]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|data_in_ram[8] .is_wysiwyg = "true";
defparam \acesso|data_in_ram[8] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y45_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [8]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88 .port_a_first_bit_number = 8;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y29_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [8]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N22
cycloneive_lcell_comb \acesso|entrada_brg~62 (
// Equation(s):
// \acesso|entrada_brg~62_combout  = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88~portadataout )) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72~portadataout )))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88~portadataout ),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~62_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~62 .lut_mask = 16'hF5A0;
defparam \acesso|entrada_brg~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [8]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120 .port_a_first_bit_number = 8;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [8]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N16
cycloneive_lcell_comb \acesso|entrada_brg~61 (
// Equation(s):
// \acesso|entrada_brg~61_combout  = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120~portadataout )) # 
// (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104~portadataout )))))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120~portadataout ),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~61_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~61 .lut_mask = 16'hC480;
defparam \acesso|entrada_brg~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N4
cycloneive_lcell_comb \acesso|entrada_brg~63 (
// Equation(s):
// \acesso|entrada_brg~63_combout  = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\acesso|entrada_brg~61_combout ) # ((!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & \acesso|entrada_brg~62_combout ))))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\acesso|entrada_brg~62_combout ),
	.datad(\acesso|entrada_brg~61_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~63_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~63 .lut_mask = 16'hCC40;
defparam \acesso|entrada_brg~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y35_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [8]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 8;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y32_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [8]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000106610102;
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N8
cycloneive_lcell_comb \acesso|entrada_brg~58 (
// Equation(s):
// \acesso|entrada_brg~58_combout  = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24~portadataout )) # 
// (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8~portadataout )))))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~58_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~58 .lut_mask = 16'h3120;
defparam \acesso|entrada_brg~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y25_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [8]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y23_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [8]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N4
cycloneive_lcell_comb \acesso|entrada_brg~59 (
// Equation(s):
// \acesso|entrada_brg~59_combout  = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56~portadataout )) # 
// (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40~portadataout )))))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56~portadataout ),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~59_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~59 .lut_mask = 16'hC480;
defparam \acesso|entrada_brg~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N18
cycloneive_lcell_comb \acesso|entrada_brg~60 (
// Equation(s):
// \acesso|entrada_brg~60_combout  = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\acesso|entrada_brg~58_combout ) # (\acesso|entrada_brg~59_combout )))

	.dataa(gnd),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\acesso|entrada_brg~58_combout ),
	.datad(\acesso|entrada_brg~59_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~60_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~60 .lut_mask = 16'h3330;
defparam \acesso|entrada_brg~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N6
cycloneive_lcell_comb \acesso|entrada_brg~64 (
// Equation(s):
// \acesso|entrada_brg~64_combout  = (\acesso|Equal2~0_combout  & (\acesso|map_ula|s [8])) # (!\acesso|Equal2~0_combout  & (((\acesso|entrada_brg~63_combout ) # (\acesso|entrada_brg~60_combout ))))

	.dataa(\acesso|Equal2~0_combout ),
	.datab(\acesso|map_ula|s [8]),
	.datac(\acesso|entrada_brg~63_combout ),
	.datad(\acesso|entrada_brg~60_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~64_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~64 .lut_mask = 16'hDDD8;
defparam \acesso|entrada_brg~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N0
cycloneive_lcell_comb \acesso|entrada_brg[8]~feeder (
// Equation(s):
// \acesso|entrada_brg[8]~feeder_combout  = \acesso|entrada_brg~64_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|entrada_brg~64_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg[8]~feeder .lut_mask = 16'hFF00;
defparam \acesso|entrada_brg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N1
dffeas \acesso|entrada_brg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|entrada_brg[8]~feeder_combout ),
	.asdata(\switches[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\entrada|ler_valor~q ),
	.ena(\acesso|entrada_brg[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|entrada_brg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|entrada_brg[8] .is_wysiwyg = "true";
defparam \acesso|entrada_brg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N0
cycloneive_lcell_comb \acesso|map_banco_regs|r1|saida~9 (
// Equation(s):
// \acesso|map_banco_regs|r1|saida~9_combout  = (\acesso|entrada_brg [8] & !\acesso|map_banco_regs|registrador_clear [0])

	.dataa(gnd),
	.datab(\acesso|entrada_brg [8]),
	.datac(gnd),
	.datad(\acesso|map_banco_regs|registrador_clear [0]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r1|saida~9_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r1|saida~9 .lut_mask = 16'h00CC;
defparam \acesso|map_banco_regs|r1|saida~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N8
cycloneive_lcell_comb \acesso|map_banco_regs|r4|saida[8]~feeder (
// Equation(s):
// \acesso|map_banco_regs|r4|saida[8]~feeder_combout  = \acesso|map_banco_regs|r1|saida~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\acesso|map_banco_regs|r1|saida~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r4|saida[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r4|saida[8]~feeder .lut_mask = 16'hF0F0;
defparam \acesso|map_banco_regs|r4|saida[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N9
dffeas \acesso|map_banco_regs|r4|saida[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|r4|saida[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|r4|saida[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r4|saida [8]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r4|saida[8] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r4|saida[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y29_N19
dffeas \acesso|map_banco_regs|r8|saida[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r8|saida[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r8|saida [8]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r8|saida[8] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r8|saida[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N14
cycloneive_lcell_comb \acesso|map_banco_regs|r6|saida[8]~feeder (
// Equation(s):
// \acesso|map_banco_regs|r6|saida[8]~feeder_combout  = \acesso|map_banco_regs|r1|saida~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\acesso|map_banco_regs|r1|saida~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r6|saida[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r6|saida[8]~feeder .lut_mask = 16'hF0F0;
defparam \acesso|map_banco_regs|r6|saida[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N15
dffeas \acesso|map_banco_regs|r6|saida[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|r6|saida[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|r6|saida[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r6|saida [8]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r6|saida[8] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r6|saida[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y29_N1
dffeas \acesso|map_banco_regs|r2|saida[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r2|saida[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r2|saida [8]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r2|saida[8] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r2|saida[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N0
cycloneive_lcell_comb \acesso|map_banco_regs|saida~41 (
// Equation(s):
// \acesso|map_banco_regs|saida~41_combout  = (\acesso|seletor_brg [2] & ((\acesso|map_banco_regs|r6|saida [8]) # ((\acesso|seletor_brg [1])))) # (!\acesso|seletor_brg [2] & (((\acesso|map_banco_regs|r2|saida [8] & !\acesso|seletor_brg [1]))))

	.dataa(\acesso|map_banco_regs|r6|saida [8]),
	.datab(\acesso|seletor_brg [2]),
	.datac(\acesso|map_banco_regs|r2|saida [8]),
	.datad(\acesso|seletor_brg [1]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~41_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~41 .lut_mask = 16'hCCB8;
defparam \acesso|map_banco_regs|saida~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N18
cycloneive_lcell_comb \acesso|map_banco_regs|saida~42 (
// Equation(s):
// \acesso|map_banco_regs|saida~42_combout  = (\acesso|seletor_brg [1] & ((\acesso|map_banco_regs|saida~41_combout  & ((\acesso|map_banco_regs|r8|saida [8]))) # (!\acesso|map_banco_regs|saida~41_combout  & (\acesso|map_banco_regs|r4|saida [8])))) # 
// (!\acesso|seletor_brg [1] & (((\acesso|map_banco_regs|saida~41_combout ))))

	.dataa(\acesso|map_banco_regs|r4|saida [8]),
	.datab(\acesso|seletor_brg [1]),
	.datac(\acesso|map_banco_regs|r8|saida [8]),
	.datad(\acesso|map_banco_regs|saida~41_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~42_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~42 .lut_mask = 16'hF388;
defparam \acesso|map_banco_regs|saida~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N14
cycloneive_lcell_comb \acesso|map_banco_regs|r5|saida[8]~feeder (
// Equation(s):
// \acesso|map_banco_regs|r5|saida[8]~feeder_combout  = \acesso|map_banco_regs|r1|saida~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\acesso|map_banco_regs|r1|saida~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r5|saida[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r5|saida[8]~feeder .lut_mask = 16'hF0F0;
defparam \acesso|map_banco_regs|r5|saida[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N15
dffeas \acesso|map_banco_regs|r5|saida[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|r5|saida[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|r5|saida[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r5|saida [8]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r5|saida[8] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r5|saida[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y28_N31
dffeas \acesso|map_banco_regs|r7|saida[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r7|saida[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r7|saida [8]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r7|saida[8] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r7|saida[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y28_N23
dffeas \acesso|map_banco_regs|r3|saida[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r3|saida[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r3|saida [8]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r3|saida[8] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r3|saida[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y28_N31
dffeas \acesso|map_banco_regs|r1|saida[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r1|saida[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r1|saida [8]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r1|saida[8] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r1|saida[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N30
cycloneive_lcell_comb \acesso|map_banco_regs|saida~43 (
// Equation(s):
// \acesso|map_banco_regs|saida~43_combout  = (\acesso|seletor_brg [2] & (((\acesso|seletor_brg [1])))) # (!\acesso|seletor_brg [2] & ((\acesso|seletor_brg [1] & (\acesso|map_banco_regs|r3|saida [8])) # (!\acesso|seletor_brg [1] & 
// ((\acesso|map_banco_regs|r1|saida [8])))))

	.dataa(\acesso|map_banco_regs|r3|saida [8]),
	.datab(\acesso|seletor_brg [2]),
	.datac(\acesso|map_banco_regs|r1|saida [8]),
	.datad(\acesso|seletor_brg [1]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~43_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~43 .lut_mask = 16'hEE30;
defparam \acesso|map_banco_regs|saida~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N18
cycloneive_lcell_comb \acesso|map_banco_regs|saida~44 (
// Equation(s):
// \acesso|map_banco_regs|saida~44_combout  = (\acesso|seletor_brg [2] & ((\acesso|map_banco_regs|saida~43_combout  & ((\acesso|map_banco_regs|r7|saida [8]))) # (!\acesso|map_banco_regs|saida~43_combout  & (\acesso|map_banco_regs|r5|saida [8])))) # 
// (!\acesso|seletor_brg [2] & (((\acesso|map_banco_regs|saida~43_combout ))))

	.dataa(\acesso|map_banco_regs|r5|saida [8]),
	.datab(\acesso|seletor_brg [2]),
	.datac(\acesso|map_banco_regs|r7|saida [8]),
	.datad(\acesso|map_banco_regs|saida~43_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~44_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~44 .lut_mask = 16'hF388;
defparam \acesso|map_banco_regs|saida~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N16
cycloneive_lcell_comb \acesso|map_banco_regs|saida~45 (
// Equation(s):
// \acesso|map_banco_regs|saida~45_combout  = (\acesso|seletor_brg [0] & (\acesso|map_banco_regs|saida~42_combout )) # (!\acesso|seletor_brg [0] & ((\acesso|map_banco_regs|saida~44_combout )))

	.dataa(gnd),
	.datab(\acesso|seletor_brg [0]),
	.datac(\acesso|map_banco_regs|saida~42_combout ),
	.datad(\acesso|map_banco_regs|saida~44_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~45_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~45 .lut_mask = 16'hF3C0;
defparam \acesso|map_banco_regs|saida~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y27_N17
dffeas \acesso|map_banco_regs|saida[8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|saida~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|saida[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|saida [8]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|saida[8] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|saida[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y26_N15
dffeas \acesso|a_ula[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|saida [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|a_ula[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|a_ula [8]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|a_ula[8] .is_wysiwyg = "true";
defparam \acesso|a_ula[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N20
cycloneive_lcell_comb \acesso|map_ula|s[4]~65 (
// Equation(s):
// \acesso|map_ula|s[4]~65_combout  = (\acesso|b_ula [3]) # ((\acesso|b_ula [4]) # ((\acesso|b_ula [5]) # (!\entrada|operacao [1])))

	.dataa(\acesso|b_ula [3]),
	.datab(\acesso|b_ula [4]),
	.datac(\entrada|operacao [1]),
	.datad(\acesso|b_ula [5]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[4]~65_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[4]~65 .lut_mask = 16'hFFEF;
defparam \acesso|map_ula|s[4]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N30
cycloneive_lcell_comb \acesso|map_ula|ShiftRight0~33 (
// Equation(s):
// \acesso|map_ula|ShiftRight0~33_combout  = (\acesso|b_ula [0] & ((\acesso|b_ula [1] & ((\acesso|a_ula [14]))) # (!\acesso|b_ula [1] & (\acesso|a_ula [12]))))

	.dataa(\acesso|b_ula [0]),
	.datab(\acesso|b_ula [1]),
	.datac(\acesso|a_ula [12]),
	.datad(\acesso|a_ula [14]),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftRight0~33_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftRight0~33 .lut_mask = 16'hA820;
defparam \acesso|map_ula|ShiftRight0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N10
cycloneive_lcell_comb \acesso|map_ula|ShiftRight0~27 (
// Equation(s):
// \acesso|map_ula|ShiftRight0~27_combout  = (\acesso|b_ula [1] & (\acesso|a_ula [13])) # (!\acesso|b_ula [1] & ((\acesso|a_ula [11])))

	.dataa(gnd),
	.datab(\acesso|a_ula [13]),
	.datac(\acesso|b_ula [1]),
	.datad(\acesso|a_ula [11]),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftRight0~27_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftRight0~27 .lut_mask = 16'hCFC0;
defparam \acesso|map_ula|ShiftRight0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N24
cycloneive_lcell_comb \acesso|map_ula|ShiftRight0~38 (
// Equation(s):
// \acesso|map_ula|ShiftRight0~38_combout  = (\acesso|map_ula|ShiftRight0~33_combout ) # ((!\acesso|b_ula [0] & \acesso|map_ula|ShiftRight0~27_combout ))

	.dataa(\acesso|b_ula [0]),
	.datab(gnd),
	.datac(\acesso|map_ula|ShiftRight0~33_combout ),
	.datad(\acesso|map_ula|ShiftRight0~27_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftRight0~38_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftRight0~38 .lut_mask = 16'hF5F0;
defparam \acesso|map_ula|ShiftRight0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N10
cycloneive_lcell_comb \acesso|map_ula|ShiftRight0~25 (
// Equation(s):
// \acesso|map_ula|ShiftRight0~25_combout  = (\acesso|b_ula [1] & ((\acesso|a_ula [9]))) # (!\acesso|b_ula [1] & (\acesso|a_ula [7]))

	.dataa(\acesso|a_ula [7]),
	.datab(\acesso|b_ula [1]),
	.datac(gnd),
	.datad(\acesso|a_ula [9]),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftRight0~25_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftRight0~25 .lut_mask = 16'hEE22;
defparam \acesso|map_ula|ShiftRight0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N22
cycloneive_lcell_comb \acesso|map_ula|ShiftRight0~31 (
// Equation(s):
// \acesso|map_ula|ShiftRight0~31_combout  = (\acesso|b_ula [0] & ((\acesso|map_ula|ShiftRight0~5_combout ))) # (!\acesso|b_ula [0] & (\acesso|map_ula|ShiftRight0~25_combout ))

	.dataa(\acesso|map_ula|ShiftRight0~25_combout ),
	.datab(gnd),
	.datac(\acesso|b_ula [0]),
	.datad(\acesso|map_ula|ShiftRight0~5_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftRight0~31_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftRight0~31 .lut_mask = 16'hFA0A;
defparam \acesso|map_ula|ShiftRight0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N10
cycloneive_lcell_comb \acesso|map_ula|s[4]~66 (
// Equation(s):
// \acesso|map_ula|s[4]~66_combout  = (\entrada|operacao [1] & ((\acesso|b_ula [2]) # (!\acesso|map_ula|s[2]~45_combout )))

	.dataa(\entrada|operacao [1]),
	.datab(\acesso|b_ula [2]),
	.datac(gnd),
	.datad(\acesso|map_ula|s[2]~45_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[4]~66_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[4]~66 .lut_mask = 16'h88AA;
defparam \acesso|map_ula|s[4]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N14
cycloneive_lcell_comb \acesso|map_ula|ShiftRight0~39 (
// Equation(s):
// \acesso|map_ula|ShiftRight0~39_combout  = (!\acesso|b_ula [2] & (!\acesso|b_ula [0] & (\acesso|a_ula [15] & !\acesso|b_ula [1])))

	.dataa(\acesso|b_ula [2]),
	.datab(\acesso|b_ula [0]),
	.datac(\acesso|a_ula [15]),
	.datad(\acesso|b_ula [1]),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftRight0~39_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftRight0~39 .lut_mask = 16'h0010;
defparam \acesso|map_ula|ShiftRight0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N26
cycloneive_lcell_comb \acesso|map_ula|s[4]~176 (
// Equation(s):
// \acesso|map_ula|s[4]~176_combout  = ((\acesso|b_ula [3] & (!\acesso|b_ula [5] & !\acesso|b_ula [4]))) # (!\entrada|operacao [1])

	.dataa(\acesso|b_ula [3]),
	.datab(\acesso|b_ula [5]),
	.datac(\entrada|operacao [1]),
	.datad(\acesso|b_ula [4]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[4]~176_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[4]~176 .lut_mask = 16'h0F2F;
defparam \acesso|map_ula|s[4]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N22
cycloneive_lcell_comb \acesso|map_ula|ShiftLeft0~16 (
// Equation(s):
// \acesso|map_ula|ShiftLeft0~16_combout  = (\acesso|map_ula|ShiftLeft0~5_combout ) # ((\acesso|b_ula [1] & \acesso|map_ula|ShiftLeft0~1_combout ))

	.dataa(gnd),
	.datab(\acesso|b_ula [1]),
	.datac(\acesso|map_ula|ShiftLeft0~5_combout ),
	.datad(\acesso|map_ula|ShiftLeft0~1_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftLeft0~16_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftLeft0~16 .lut_mask = 16'hFCF0;
defparam \acesso|map_ula|ShiftLeft0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N6
cycloneive_lcell_comb \acesso|map_ula|s[7]~88 (
// Equation(s):
// \acesso|map_ula|s[7]~88_combout  = (\acesso|map_ula|s[2]~45_combout  & ((\acesso|b_ula [2] & (\acesso|map_ula|ShiftLeft0~16_combout )) # (!\acesso|b_ula [2] & ((\acesso|map_ula|ShiftLeft0~18_combout )))))

	.dataa(\acesso|b_ula [2]),
	.datab(\acesso|map_ula|s[2]~45_combout ),
	.datac(\acesso|map_ula|ShiftLeft0~16_combout ),
	.datad(\acesso|map_ula|ShiftLeft0~18_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[7]~88_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[7]~88 .lut_mask = 16'hC480;
defparam \acesso|map_ula|s[7]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N16
cycloneive_lcell_comb \acesso|map_ula|s[7]~89 (
// Equation(s):
// \acesso|map_ula|s[7]~89_combout  = (\acesso|map_ula|s[4]~66_combout  & (\acesso|map_ula|ShiftRight0~39_combout  & (\acesso|map_ula|s[4]~176_combout ))) # (!\acesso|map_ula|s[4]~66_combout  & (((\acesso|map_ula|s[7]~88_combout ) # 
// (!\acesso|map_ula|s[4]~176_combout ))))

	.dataa(\acesso|map_ula|s[4]~66_combout ),
	.datab(\acesso|map_ula|ShiftRight0~39_combout ),
	.datac(\acesso|map_ula|s[4]~176_combout ),
	.datad(\acesso|map_ula|s[7]~88_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[7]~89_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[7]~89 .lut_mask = 16'hD585;
defparam \acesso|map_ula|s[7]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N18
cycloneive_lcell_comb \acesso|map_ula|s[7]~90 (
// Equation(s):
// \acesso|map_ula|s[7]~90_combout  = (\acesso|map_ula|s[4]~65_combout  & (((\acesso|map_ula|s[7]~89_combout )))) # (!\acesso|map_ula|s[4]~65_combout  & ((\acesso|map_ula|s[7]~89_combout  & ((\acesso|map_ula|ShiftRight0~31_combout ))) # 
// (!\acesso|map_ula|s[7]~89_combout  & (\acesso|map_ula|ShiftRight0~38_combout ))))

	.dataa(\acesso|map_ula|s[4]~65_combout ),
	.datab(\acesso|map_ula|ShiftRight0~38_combout ),
	.datac(\acesso|map_ula|ShiftRight0~31_combout ),
	.datad(\acesso|map_ula|s[7]~89_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[7]~90_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[7]~90 .lut_mask = 16'hFA44;
defparam \acesso|map_ula|s[7]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N0
cycloneive_lcell_comb \acesso|map_ula|s[7]~91 (
// Equation(s):
// \acesso|map_ula|s[7]~91_combout  = (\acesso|map_ula|s[4]~69_combout  & (((\acesso|map_ula|s[4]~70_combout ) # (\acesso|map_ula|s[7]~90_combout )))) # (!\acesso|map_ula|s[4]~69_combout  & (\acesso|a_ula [6] & (!\acesso|map_ula|s[4]~70_combout )))

	.dataa(\acesso|a_ula [6]),
	.datab(\acesso|map_ula|s[4]~69_combout ),
	.datac(\acesso|map_ula|s[4]~70_combout ),
	.datad(\acesso|map_ula|s[7]~90_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[7]~91_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[7]~91 .lut_mask = 16'hCEC2;
defparam \acesso|map_ula|s[7]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N4
cycloneive_lcell_comb \acesso|map_ula|s[7]~93 (
// Equation(s):
// \acesso|map_ula|s[7]~93_combout  = (\acesso|map_ula|s[4]~70_combout  & ((\acesso|map_ula|s[7]~91_combout  & (\acesso|map_ula|s[7]~92_combout )) # (!\acesso|map_ula|s[7]~91_combout  & ((\acesso|a_ula [8]))))) # (!\acesso|map_ula|s[4]~70_combout  & 
// (((\acesso|map_ula|s[7]~91_combout ))))

	.dataa(\acesso|map_ula|s[7]~92_combout ),
	.datab(\acesso|a_ula [8]),
	.datac(\acesso|map_ula|s[4]~70_combout ),
	.datad(\acesso|map_ula|s[7]~91_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[7]~93_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[7]~93 .lut_mask = 16'hAFC0;
defparam \acesso|map_ula|s[7]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N18
cycloneive_lcell_comb \acesso|map_ula|s[7]~94 (
// Equation(s):
// \acesso|map_ula|s[7]~94_combout  = (\acesso|map_ula|s[2]~54_combout  & (\acesso|map_ula|Add0~24_combout )) # (!\acesso|map_ula|s[2]~54_combout  & ((\acesso|map_ula|s[7]~93_combout )))

	.dataa(\acesso|map_ula|Add0~24_combout ),
	.datab(\acesso|map_ula|s[2]~54_combout ),
	.datac(gnd),
	.datad(\acesso|map_ula|s[7]~93_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[7]~94_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[7]~94 .lut_mask = 16'hBB88;
defparam \acesso|map_ula|s[7]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N8
cycloneive_lcell_comb \acesso|map_ula|s[7] (
// Equation(s):
// \acesso|map_ula|s [7] = (GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk ) & (\acesso|map_ula|s[7]~94_combout )) # (!GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk ) & ((\acesso|map_ula|s [7])))

	.dataa(\acesso|map_ula|s[7]~94_combout ),
	.datab(gnd),
	.datac(\acesso|map_ula|s [7]),
	.datad(\acesso|map_ula|s[15]~170clkctrl_outclk ),
	.cin(gnd),
	.combout(\acesso|map_ula|s [7]),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[7] .lut_mask = 16'hAAF0;
defparam \acesso|map_ula|s[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y27_N19
dffeas \acesso|addr_ram[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_ula|s [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|addr_ram[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|addr_ram [7]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|addr_ram[7] .is_wysiwyg = "true";
defparam \acesso|addr_ram[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y28_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [6]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [6]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N6
cycloneive_lcell_comb \acesso|entrada_brg~47 (
// Equation(s):
// \acesso|entrada_brg~47_combout  = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86~portadataout )) # 
// (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70~portadataout )))))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86~portadataout ),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~47_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~47 .lut_mask = 16'h3120;
defparam \acesso|entrada_brg~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y15_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [6]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y22_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [6]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N2
cycloneive_lcell_comb \acesso|entrada_brg~48 (
// Equation(s):
// \acesso|entrada_brg~48_combout  = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118~portadataout ))) # 
// (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102~portadataout ))))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102~portadataout ),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~48_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~48 .lut_mask = 16'hA820;
defparam \acesso|entrada_brg~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N0
cycloneive_lcell_comb \acesso|entrada_brg~49 (
// Equation(s):
// \acesso|entrada_brg~49_combout  = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\acesso|entrada_brg~47_combout ) # (\acesso|entrada_brg~48_combout )))

	.dataa(gnd),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\acesso|entrada_brg~47_combout ),
	.datad(\acesso|entrada_brg~48_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~49_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~49 .lut_mask = 16'hCCC0;
defparam \acesso|entrada_brg~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y23_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [6]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y17_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [6]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N22
cycloneive_lcell_comb \acesso|entrada_brg~45 (
// Equation(s):
// \acesso|entrada_brg~45_combout  = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54~portadataout ))) # 
// (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38~portadataout ))))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54~portadataout ),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\acesso|entrada_brg~45_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~45 .lut_mask = 16'hE400;
defparam \acesso|entrada_brg~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y22_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [6]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000306F52A86;
// synopsys translate_on

// Location: M9K_X51_Y19_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [6]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N12
cycloneive_lcell_comb \acesso|entrada_brg~44 (
// Equation(s):
// \acesso|entrada_brg~44_combout  = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22~portadataout ))) # 
// (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6~portadataout ))))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~44_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~44 .lut_mask = 16'h3210;
defparam \acesso|entrada_brg~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N28
cycloneive_lcell_comb \acesso|entrada_brg~46 (
// Equation(s):
// \acesso|entrada_brg~46_combout  = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\acesso|entrada_brg~45_combout ) # (\acesso|entrada_brg~44_combout )))

	.dataa(gnd),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\acesso|entrada_brg~45_combout ),
	.datad(\acesso|entrada_brg~44_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~46_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~46 .lut_mask = 16'h3330;
defparam \acesso|entrada_brg~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N6
cycloneive_lcell_comb \acesso|entrada_brg~50 (
// Equation(s):
// \acesso|entrada_brg~50_combout  = (\acesso|Equal2~0_combout  & (((\acesso|map_ula|s [6])))) # (!\acesso|Equal2~0_combout  & ((\acesso|entrada_brg~49_combout ) # ((\acesso|entrada_brg~46_combout ))))

	.dataa(\acesso|Equal2~0_combout ),
	.datab(\acesso|entrada_brg~49_combout ),
	.datac(\acesso|map_ula|s [6]),
	.datad(\acesso|entrada_brg~46_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~50_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~50 .lut_mask = 16'hF5E4;
defparam \acesso|entrada_brg~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N14
cycloneive_lcell_comb \acesso|entrada_brg[6]~feeder (
// Equation(s):
// \acesso|entrada_brg[6]~feeder_combout  = \acesso|entrada_brg~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|entrada_brg~50_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg[6]~feeder .lut_mask = 16'hFF00;
defparam \acesso|entrada_brg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N15
dffeas \acesso|entrada_brg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|entrada_brg[6]~feeder_combout ),
	.asdata(\switches[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\entrada|ler_valor~q ),
	.ena(\acesso|entrada_brg[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|entrada_brg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|entrada_brg[6] .is_wysiwyg = "true";
defparam \acesso|entrada_brg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N30
cycloneive_lcell_comb \acesso|map_banco_regs|r1|saida~7 (
// Equation(s):
// \acesso|map_banco_regs|r1|saida~7_combout  = (\acesso|entrada_brg [6] & !\acesso|map_banco_regs|registrador_clear [0])

	.dataa(gnd),
	.datab(\acesso|entrada_brg [6]),
	.datac(gnd),
	.datad(\acesso|map_banco_regs|registrador_clear [0]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r1|saida~7_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r1|saida~7 .lut_mask = 16'h00CC;
defparam \acesso|map_banco_regs|r1|saida~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N1
dffeas \acesso|map_banco_regs|r1|saida[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r1|saida[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r1|saida [6]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r1|saida[6] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r1|saida[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y28_N25
dffeas \acesso|map_banco_regs|r3|saida[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r3|saida[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r3|saida [6]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r3|saida[6] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r3|saida[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N0
cycloneive_lcell_comb \acesso|map_banco_regs|saida~33 (
// Equation(s):
// \acesso|map_banco_regs|saida~33_combout  = (\acesso|seletor_brg [1] & ((\acesso|seletor_brg [2]) # ((\acesso|map_banco_regs|r3|saida [6])))) # (!\acesso|seletor_brg [1] & (!\acesso|seletor_brg [2] & (\acesso|map_banco_regs|r1|saida [6])))

	.dataa(\acesso|seletor_brg [1]),
	.datab(\acesso|seletor_brg [2]),
	.datac(\acesso|map_banco_regs|r1|saida [6]),
	.datad(\acesso|map_banco_regs|r3|saida [6]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~33_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~33 .lut_mask = 16'hBA98;
defparam \acesso|map_banco_regs|saida~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N13
dffeas \acesso|map_banco_regs|r5|saida[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r5|saida[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r5|saida [6]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r5|saida[6] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r5|saida[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y28_N23
dffeas \acesso|map_banco_regs|r7|saida[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r7|saida[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r7|saida [6]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r7|saida[6] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r7|saida[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N12
cycloneive_lcell_comb \acesso|map_banco_regs|saida~34 (
// Equation(s):
// \acesso|map_banco_regs|saida~34_combout  = (\acesso|map_banco_regs|saida~33_combout  & (((\acesso|map_banco_regs|r7|saida [6])) # (!\acesso|seletor_brg [2]))) # (!\acesso|map_banco_regs|saida~33_combout  & (\acesso|seletor_brg [2] & 
// (\acesso|map_banco_regs|r5|saida [6])))

	.dataa(\acesso|map_banco_regs|saida~33_combout ),
	.datab(\acesso|seletor_brg [2]),
	.datac(\acesso|map_banco_regs|r5|saida [6]),
	.datad(\acesso|map_banco_regs|r7|saida [6]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~34_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~34 .lut_mask = 16'hEA62;
defparam \acesso|map_banco_regs|saida~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N12
cycloneive_lcell_comb \acesso|map_banco_regs|r4|saida[6]~feeder (
// Equation(s):
// \acesso|map_banco_regs|r4|saida[6]~feeder_combout  = \acesso|map_banco_regs|r1|saida~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\acesso|map_banco_regs|r1|saida~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r4|saida[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r4|saida[6]~feeder .lut_mask = 16'hF0F0;
defparam \acesso|map_banco_regs|r4|saida[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N13
dffeas \acesso|map_banco_regs|r4|saida[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|r4|saida[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|r4|saida[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r4|saida [6]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r4|saida[6] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r4|saida[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y29_N23
dffeas \acesso|map_banco_regs|r8|saida[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r8|saida[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r8|saida [6]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r8|saida[6] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r8|saida[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y29_N29
dffeas \acesso|map_banco_regs|r2|saida[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r2|saida[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r2|saida [6]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r2|saida[6] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r2|saida[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N6
cycloneive_lcell_comb \acesso|map_banco_regs|r6|saida[6]~feeder (
// Equation(s):
// \acesso|map_banco_regs|r6|saida[6]~feeder_combout  = \acesso|map_banco_regs|r1|saida~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|map_banco_regs|r1|saida~7_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r6|saida[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r6|saida[6]~feeder .lut_mask = 16'hFF00;
defparam \acesso|map_banco_regs|r6|saida[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N7
dffeas \acesso|map_banco_regs|r6|saida[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|r6|saida[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|r6|saida[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r6|saida [6]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r6|saida[6] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r6|saida[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N28
cycloneive_lcell_comb \acesso|map_banco_regs|saida~31 (
// Equation(s):
// \acesso|map_banco_regs|saida~31_combout  = (\acesso|seletor_brg [1] & (\acesso|seletor_brg [2])) # (!\acesso|seletor_brg [1] & ((\acesso|seletor_brg [2] & ((\acesso|map_banco_regs|r6|saida [6]))) # (!\acesso|seletor_brg [2] & 
// (\acesso|map_banco_regs|r2|saida [6]))))

	.dataa(\acesso|seletor_brg [1]),
	.datab(\acesso|seletor_brg [2]),
	.datac(\acesso|map_banco_regs|r2|saida [6]),
	.datad(\acesso|map_banco_regs|r6|saida [6]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~31_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~31 .lut_mask = 16'hDC98;
defparam \acesso|map_banco_regs|saida~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N22
cycloneive_lcell_comb \acesso|map_banco_regs|saida~32 (
// Equation(s):
// \acesso|map_banco_regs|saida~32_combout  = (\acesso|seletor_brg [1] & ((\acesso|map_banco_regs|saida~31_combout  & ((\acesso|map_banco_regs|r8|saida [6]))) # (!\acesso|map_banco_regs|saida~31_combout  & (\acesso|map_banco_regs|r4|saida [6])))) # 
// (!\acesso|seletor_brg [1] & (((\acesso|map_banco_regs|saida~31_combout ))))

	.dataa(\acesso|map_banco_regs|r4|saida [6]),
	.datab(\acesso|seletor_brg [1]),
	.datac(\acesso|map_banco_regs|r8|saida [6]),
	.datad(\acesso|map_banco_regs|saida~31_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~32_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~32 .lut_mask = 16'hF388;
defparam \acesso|map_banco_regs|saida~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N24
cycloneive_lcell_comb \acesso|map_banco_regs|saida~35 (
// Equation(s):
// \acesso|map_banco_regs|saida~35_combout  = (\acesso|seletor_brg [0] & ((\acesso|map_banco_regs|saida~32_combout ))) # (!\acesso|seletor_brg [0] & (\acesso|map_banco_regs|saida~34_combout ))

	.dataa(\acesso|map_banco_regs|saida~34_combout ),
	.datab(gnd),
	.datac(\acesso|seletor_brg [0]),
	.datad(\acesso|map_banco_regs|saida~32_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~35_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~35 .lut_mask = 16'hFA0A;
defparam \acesso|map_banco_regs|saida~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N25
dffeas \acesso|map_banco_regs|saida[6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|saida~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|saida[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|saida [6]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|saida[6] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|saida[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N24
cycloneive_lcell_comb \acesso|b_ula~7 (
// Equation(s):
// \acesso|b_ula~7_combout  = (!\entrada|operacao [2] & (\acesso|map_banco_regs|saida [6] & ((\entrada|operacao [3]) # (!\entrada|operacao [0]))))

	.dataa(\entrada|operacao [2]),
	.datab(\acesso|map_banco_regs|saida [6]),
	.datac(\entrada|operacao [0]),
	.datad(\entrada|operacao [3]),
	.cin(gnd),
	.combout(\acesso|b_ula~7_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|b_ula~7 .lut_mask = 16'h4404;
defparam \acesso|b_ula~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y25_N25
dffeas \acesso|b_ula[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|b_ula~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|b_ula[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|b_ula [6]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|b_ula[6] .is_wysiwyg = "true";
defparam \acesso|b_ula[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N14
cycloneive_lcell_comb \acesso|map_ula|s[6]~85 (
// Equation(s):
// \acesso|map_ula|s[6]~85_combout  = (\acesso|b_ula [6] & ((\acesso|a_ula [6] & ((!\entrada|operacao [0]))) # (!\acesso|a_ula [6] & ((\acesso|map_ula|s[2]~50_combout ) # (\entrada|operacao [0]))))) # (!\acesso|b_ula [6] & ((\acesso|map_ula|s[2]~50_combout  
// & (\acesso|a_ula [6])) # (!\acesso|map_ula|s[2]~50_combout  & ((\entrada|operacao [0])))))

	.dataa(\acesso|b_ula [6]),
	.datab(\acesso|a_ula [6]),
	.datac(\acesso|map_ula|s[2]~50_combout ),
	.datad(\entrada|operacao [0]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[6]~85_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[6]~85 .lut_mask = 16'h67E8;
defparam \acesso|map_ula|s[6]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N16
cycloneive_lcell_comb \acesso|map_ula|ShiftRight0~28 (
// Equation(s):
// \acesso|map_ula|ShiftRight0~28_combout  = (\acesso|b_ula [0] & (\acesso|map_ula|ShiftRight0~27_combout )) # (!\acesso|b_ula [0] & ((\acesso|map_ula|ShiftRight0~20_combout )))

	.dataa(\acesso|map_ula|ShiftRight0~27_combout ),
	.datab(\acesso|b_ula [0]),
	.datac(gnd),
	.datad(\acesso|map_ula|ShiftRight0~20_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftRight0~28_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftRight0~28 .lut_mask = 16'hBB88;
defparam \acesso|map_ula|ShiftRight0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N14
cycloneive_lcell_comb \acesso|map_ula|ShiftRight0~24 (
// Equation(s):
// \acesso|map_ula|ShiftRight0~24_combout  = (!\acesso|b_ula [0] & ((\acesso|b_ula [1] & ((\acesso|a_ula [8]))) # (!\acesso|b_ula [1] & (\acesso|a_ula [6]))))

	.dataa(\acesso|a_ula [6]),
	.datab(\acesso|b_ula [0]),
	.datac(\acesso|a_ula [8]),
	.datad(\acesso|b_ula [1]),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftRight0~24_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftRight0~24 .lut_mask = 16'h3022;
defparam \acesso|map_ula|ShiftRight0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N20
cycloneive_lcell_comb \acesso|map_ula|ShiftRight0~26 (
// Equation(s):
// \acesso|map_ula|ShiftRight0~26_combout  = (\acesso|map_ula|ShiftRight0~24_combout ) # ((\acesso|b_ula [0] & \acesso|map_ula|ShiftRight0~25_combout ))

	.dataa(\acesso|map_ula|ShiftRight0~24_combout ),
	.datab(gnd),
	.datac(\acesso|b_ula [0]),
	.datad(\acesso|map_ula|ShiftRight0~25_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftRight0~26_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftRight0~26 .lut_mask = 16'hFAAA;
defparam \acesso|map_ula|ShiftRight0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N14
cycloneive_lcell_comb \acesso|map_ula|ShiftRight0~40 (
// Equation(s):
// \acesso|map_ula|ShiftRight0~40_combout  = (\acesso|map_ula|ShiftRight0~23_combout  & ((\acesso|b_ula [0] & (\acesso|a_ula [15])) # (!\acesso|b_ula [0] & ((\acesso|a_ula [14])))))

	.dataa(\acesso|b_ula [0]),
	.datab(\acesso|map_ula|ShiftRight0~23_combout ),
	.datac(\acesso|a_ula [15]),
	.datad(\acesso|a_ula [14]),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftRight0~40_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftRight0~40 .lut_mask = 16'hC480;
defparam \acesso|map_ula|ShiftRight0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N20
cycloneive_lcell_comb \acesso|map_ula|ShiftLeft0~14 (
// Equation(s):
// \acesso|map_ula|ShiftLeft0~14_combout  = (\acesso|b_ula [1] & ((\acesso|a_ula [4]))) # (!\acesso|b_ula [1] & (\acesso|a_ula [6]))

	.dataa(gnd),
	.datab(\acesso|a_ula [6]),
	.datac(\acesso|b_ula [1]),
	.datad(\acesso|a_ula [4]),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftLeft0~14_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftLeft0~14 .lut_mask = 16'hFC0C;
defparam \acesso|map_ula|ShiftLeft0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N6
cycloneive_lcell_comb \acesso|map_ula|ShiftLeft0~15 (
// Equation(s):
// \acesso|map_ula|ShiftLeft0~15_combout  = (\acesso|b_ula [0] & (\acesso|map_ula|ShiftLeft0~11_combout )) # (!\acesso|b_ula [0] & ((\acesso|map_ula|ShiftLeft0~14_combout )))

	.dataa(\acesso|map_ula|ShiftLeft0~11_combout ),
	.datab(gnd),
	.datac(\acesso|b_ula [0]),
	.datad(\acesso|map_ula|ShiftLeft0~14_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftLeft0~15_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftLeft0~15 .lut_mask = 16'hAFA0;
defparam \acesso|map_ula|ShiftLeft0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N28
cycloneive_lcell_comb \acesso|map_ula|ShiftLeft0~2 (
// Equation(s):
// \acesso|map_ula|ShiftLeft0~2_combout  = (!\acesso|b_ula [0] & ((\acesso|b_ula [1] & ((\acesso|a_ula [0]))) # (!\acesso|b_ula [1] & (\acesso|a_ula [2]))))

	.dataa(\acesso|b_ula [1]),
	.datab(\acesso|b_ula [0]),
	.datac(\acesso|a_ula [2]),
	.datad(\acesso|a_ula [0]),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftLeft0~2_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftLeft0~2 .lut_mask = 16'h3210;
defparam \acesso|map_ula|ShiftLeft0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N26
cycloneive_lcell_comb \acesso|map_ula|ShiftLeft0~3 (
// Equation(s):
// \acesso|map_ula|ShiftLeft0~3_combout  = (\acesso|map_ula|ShiftLeft0~2_combout ) # ((!\acesso|b_ula [1] & (\acesso|b_ula [0] & \acesso|a_ula [1])))

	.dataa(\acesso|b_ula [1]),
	.datab(\acesso|b_ula [0]),
	.datac(\acesso|a_ula [1]),
	.datad(\acesso|map_ula|ShiftLeft0~2_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftLeft0~3_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftLeft0~3 .lut_mask = 16'hFF40;
defparam \acesso|map_ula|ShiftLeft0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N16
cycloneive_lcell_comb \acesso|map_ula|s[6]~81 (
// Equation(s):
// \acesso|map_ula|s[6]~81_combout  = (\acesso|map_ula|s[2]~45_combout  & ((\acesso|b_ula [2] & ((\acesso|map_ula|ShiftLeft0~3_combout ))) # (!\acesso|b_ula [2] & (\acesso|map_ula|ShiftLeft0~15_combout ))))

	.dataa(\acesso|b_ula [2]),
	.datab(\acesso|map_ula|s[2]~45_combout ),
	.datac(\acesso|map_ula|ShiftLeft0~15_combout ),
	.datad(\acesso|map_ula|ShiftLeft0~3_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[6]~81_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[6]~81 .lut_mask = 16'hC840;
defparam \acesso|map_ula|s[6]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N12
cycloneive_lcell_comb \acesso|map_ula|s[6]~82 (
// Equation(s):
// \acesso|map_ula|s[6]~82_combout  = (\acesso|map_ula|s[4]~66_combout  & (\acesso|map_ula|ShiftRight0~40_combout  & (\acesso|map_ula|s[4]~176_combout ))) # (!\acesso|map_ula|s[4]~66_combout  & (((\acesso|map_ula|s[6]~81_combout ) # 
// (!\acesso|map_ula|s[4]~176_combout ))))

	.dataa(\acesso|map_ula|s[4]~66_combout ),
	.datab(\acesso|map_ula|ShiftRight0~40_combout ),
	.datac(\acesso|map_ula|s[4]~176_combout ),
	.datad(\acesso|map_ula|s[6]~81_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[6]~82_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[6]~82 .lut_mask = 16'hD585;
defparam \acesso|map_ula|s[6]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N26
cycloneive_lcell_comb \acesso|map_ula|s[6]~83 (
// Equation(s):
// \acesso|map_ula|s[6]~83_combout  = (\acesso|map_ula|s[4]~65_combout  & (((\acesso|map_ula|s[6]~82_combout )))) # (!\acesso|map_ula|s[4]~65_combout  & ((\acesso|map_ula|s[6]~82_combout  & ((\acesso|map_ula|ShiftRight0~26_combout ))) # 
// (!\acesso|map_ula|s[6]~82_combout  & (\acesso|map_ula|ShiftRight0~28_combout ))))

	.dataa(\acesso|map_ula|ShiftRight0~28_combout ),
	.datab(\acesso|map_ula|ShiftRight0~26_combout ),
	.datac(\acesso|map_ula|s[4]~65_combout ),
	.datad(\acesso|map_ula|s[6]~82_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[6]~83_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[6]~83 .lut_mask = 16'hFC0A;
defparam \acesso|map_ula|s[6]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N24
cycloneive_lcell_comb \acesso|map_ula|s[6]~86 (
// Equation(s):
// \acesso|map_ula|s[6]~86_combout  = (\acesso|map_ula|s[6]~84_combout  & (((\acesso|map_ula|s[6]~85_combout )) # (!\acesso|map_ula|s[4]~69_combout ))) # (!\acesso|map_ula|s[6]~84_combout  & (\acesso|map_ula|s[4]~69_combout  & 
// ((\acesso|map_ula|s[6]~83_combout ))))

	.dataa(\acesso|map_ula|s[6]~84_combout ),
	.datab(\acesso|map_ula|s[4]~69_combout ),
	.datac(\acesso|map_ula|s[6]~85_combout ),
	.datad(\acesso|map_ula|s[6]~83_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[6]~86_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[6]~86 .lut_mask = 16'hE6A2;
defparam \acesso|map_ula|s[6]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N26
cycloneive_lcell_comb \acesso|map_ula|s[6]~87 (
// Equation(s):
// \acesso|map_ula|s[6]~87_combout  = (\acesso|map_ula|s[2]~54_combout  & ((\acesso|map_ula|Add0~21_combout ))) # (!\acesso|map_ula|s[2]~54_combout  & (\acesso|map_ula|s[6]~86_combout ))

	.dataa(\acesso|map_ula|s[6]~86_combout ),
	.datab(\acesso|map_ula|s[2]~54_combout ),
	.datac(gnd),
	.datad(\acesso|map_ula|Add0~21_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[6]~87_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[6]~87 .lut_mask = 16'hEE22;
defparam \acesso|map_ula|s[6]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N2
cycloneive_lcell_comb \acesso|map_ula|s[6] (
// Equation(s):
// \acesso|map_ula|s [6] = (GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk ) & (\acesso|map_ula|s[6]~87_combout )) # (!GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk ) & ((\acesso|map_ula|s [6])))

	.dataa(\acesso|map_ula|s[6]~87_combout ),
	.datab(\acesso|map_ula|s [6]),
	.datac(gnd),
	.datad(\acesso|map_ula|s[15]~170clkctrl_outclk ),
	.cin(gnd),
	.combout(\acesso|map_ula|s [6]),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[6] .lut_mask = 16'hAACC;
defparam \acesso|map_ula|s[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y27_N27
dffeas \acesso|addr_ram[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_ula|s [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|addr_ram[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|addr_ram [6]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|addr_ram[6] .is_wysiwyg = "true";
defparam \acesso|addr_ram[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y23_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [7]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y21_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [7]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N30
cycloneive_lcell_comb \acesso|entrada_brg~55 (
// Equation(s):
// \acesso|entrada_brg~55_combout  = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87~portadataout ))) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71~portadataout ))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71~portadataout ),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~55_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~55 .lut_mask = 16'hFA50;
defparam \acesso|entrada_brg~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y18_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [7]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y21_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [7]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N28
cycloneive_lcell_comb \acesso|entrada_brg~54 (
// Equation(s):
// \acesso|entrada_brg~54_combout  = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119~portadataout )) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103~portadataout )))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119~portadataout ),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~54_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~54 .lut_mask = 16'hF5A0;
defparam \acesso|entrada_brg~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N8
cycloneive_lcell_comb \acesso|entrada_brg~56 (
// Equation(s):
// \acesso|entrada_brg~56_combout  = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\acesso|entrada_brg~54_combout ))) # 
// (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & (\acesso|entrada_brg~55_combout ))))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\acesso|entrada_brg~55_combout ),
	.datad(\acesso|entrada_brg~54_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~56_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~56 .lut_mask = 16'hC840;
defparam \acesso|entrada_brg~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y18_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [7]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y17_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [7]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A0941217;
// synopsys translate_on

// Location: LCCOMB_X52_Y18_N8
cycloneive_lcell_comb \acesso|entrada_brg~51 (
// Equation(s):
// \acesso|entrada_brg~51_combout  = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23~portadataout )) # 
// (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7~portadataout )))))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~51_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~51 .lut_mask = 16'h3120;
defparam \acesso|entrada_brg~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y20_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [7]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y16_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [7]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y20_N24
cycloneive_lcell_comb \acesso|entrada_brg~52 (
// Equation(s):
// \acesso|entrada_brg~52_combout  = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55~portadataout ))) # 
// (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39~portadataout ))))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~52_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~52 .lut_mask = 16'hC808;
defparam \acesso|entrada_brg~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N10
cycloneive_lcell_comb \acesso|entrada_brg~53 (
// Equation(s):
// \acesso|entrada_brg~53_combout  = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\acesso|entrada_brg~51_combout ) # (\acesso|entrada_brg~52_combout )))

	.dataa(gnd),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\acesso|entrada_brg~51_combout ),
	.datad(\acesso|entrada_brg~52_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~53_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~53 .lut_mask = 16'h3330;
defparam \acesso|entrada_brg~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N2
cycloneive_lcell_comb \acesso|entrada_brg~57 (
// Equation(s):
// \acesso|entrada_brg~57_combout  = (\acesso|Equal2~0_combout  & (((\acesso|map_ula|s [7])))) # (!\acesso|Equal2~0_combout  & ((\acesso|entrada_brg~56_combout ) # ((\acesso|entrada_brg~53_combout ))))

	.dataa(\acesso|Equal2~0_combout ),
	.datab(\acesso|entrada_brg~56_combout ),
	.datac(\acesso|map_ula|s [7]),
	.datad(\acesso|entrada_brg~53_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~57_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~57 .lut_mask = 16'hF5E4;
defparam \acesso|entrada_brg~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N16
cycloneive_lcell_comb \acesso|entrada_brg[7]~feeder (
// Equation(s):
// \acesso|entrada_brg[7]~feeder_combout  = \acesso|entrada_brg~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|entrada_brg~57_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg[7]~feeder .lut_mask = 16'hFF00;
defparam \acesso|entrada_brg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y24_N17
dffeas \acesso|entrada_brg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|entrada_brg[7]~feeder_combout ),
	.asdata(\switches[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\entrada|ler_valor~q ),
	.ena(\acesso|entrada_brg[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|entrada_brg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|entrada_brg[7] .is_wysiwyg = "true";
defparam \acesso|entrada_brg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N2
cycloneive_lcell_comb \acesso|map_banco_regs|r1|saida~8 (
// Equation(s):
// \acesso|map_banco_regs|r1|saida~8_combout  = (\acesso|entrada_brg [7] & !\acesso|map_banco_regs|registrador_clear [0])

	.dataa(\acesso|entrada_brg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|map_banco_regs|registrador_clear [0]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r1|saida~8_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r1|saida~8 .lut_mask = 16'h00AA;
defparam \acesso|map_banco_regs|r1|saida~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N27
dffeas \acesso|map_banco_regs|r3|saida[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r3|saida[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r3|saida [7]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r3|saida[7] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r3|saida[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y28_N13
dffeas \acesso|map_banco_regs|r1|saida[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r1|saida[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r1|saida [7]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r1|saida[7] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r1|saida[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N12
cycloneive_lcell_comb \acesso|map_banco_regs|saida~38 (
// Equation(s):
// \acesso|map_banco_regs|saida~38_combout  = (\acesso|seletor_brg [2] & (((\acesso|seletor_brg [1])))) # (!\acesso|seletor_brg [2] & ((\acesso|seletor_brg [1] & (\acesso|map_banco_regs|r3|saida [7])) # (!\acesso|seletor_brg [1] & 
// ((\acesso|map_banco_regs|r1|saida [7])))))

	.dataa(\acesso|map_banco_regs|r3|saida [7]),
	.datab(\acesso|seletor_brg [2]),
	.datac(\acesso|map_banco_regs|r1|saida [7]),
	.datad(\acesso|seletor_brg [1]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~38_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~38 .lut_mask = 16'hEE30;
defparam \acesso|map_banco_regs|saida~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N15
dffeas \acesso|map_banco_regs|r5|saida[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r5|saida[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r5|saida [7]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r5|saida[7] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r5|saida[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y28_N25
dffeas \acesso|map_banco_regs|r7|saida[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r7|saida[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r7|saida [7]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r7|saida[7] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r7|saida[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N14
cycloneive_lcell_comb \acesso|map_banco_regs|saida~39 (
// Equation(s):
// \acesso|map_banco_regs|saida~39_combout  = (\acesso|map_banco_regs|saida~38_combout  & (((\acesso|map_banco_regs|r7|saida [7])) # (!\acesso|seletor_brg [2]))) # (!\acesso|map_banco_regs|saida~38_combout  & (\acesso|seletor_brg [2] & 
// (\acesso|map_banco_regs|r5|saida [7])))

	.dataa(\acesso|map_banco_regs|saida~38_combout ),
	.datab(\acesso|seletor_brg [2]),
	.datac(\acesso|map_banco_regs|r5|saida [7]),
	.datad(\acesso|map_banco_regs|r7|saida [7]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~39_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~39 .lut_mask = 16'hEA62;
defparam \acesso|map_banco_regs|saida~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N4
cycloneive_lcell_comb \acesso|map_banco_regs|r4|saida[7]~feeder (
// Equation(s):
// \acesso|map_banco_regs|r4|saida[7]~feeder_combout  = \acesso|map_banco_regs|r1|saida~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\acesso|map_banco_regs|r1|saida~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r4|saida[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r4|saida[7]~feeder .lut_mask = 16'hF0F0;
defparam \acesso|map_banco_regs|r4|saida[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N5
dffeas \acesso|map_banco_regs|r4|saida[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|r4|saida[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|r4|saida[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r4|saida [7]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r4|saida[7] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r4|saida[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y29_N11
dffeas \acesso|map_banco_regs|r8|saida[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r8|saida[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r8|saida [7]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r8|saida[7] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r8|saida[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N30
cycloneive_lcell_comb \acesso|map_banco_regs|r6|saida[7]~feeder (
// Equation(s):
// \acesso|map_banco_regs|r6|saida[7]~feeder_combout  = \acesso|map_banco_regs|r1|saida~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\acesso|map_banco_regs|r1|saida~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r6|saida[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r6|saida[7]~feeder .lut_mask = 16'hF0F0;
defparam \acesso|map_banco_regs|r6|saida[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N31
dffeas \acesso|map_banco_regs|r6|saida[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|r6|saida[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|r6|saida[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r6|saida [7]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r6|saida[7] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r6|saida[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y29_N17
dffeas \acesso|map_banco_regs|r2|saida[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r2|saida[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r2|saida [7]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r2|saida[7] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r2|saida[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N16
cycloneive_lcell_comb \acesso|map_banco_regs|saida~36 (
// Equation(s):
// \acesso|map_banco_regs|saida~36_combout  = (\acesso|seletor_brg [2] & ((\acesso|map_banco_regs|r6|saida [7]) # ((\acesso|seletor_brg [1])))) # (!\acesso|seletor_brg [2] & (((\acesso|map_banco_regs|r2|saida [7] & !\acesso|seletor_brg [1]))))

	.dataa(\acesso|map_banco_regs|r6|saida [7]),
	.datab(\acesso|seletor_brg [2]),
	.datac(\acesso|map_banco_regs|r2|saida [7]),
	.datad(\acesso|seletor_brg [1]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~36_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~36 .lut_mask = 16'hCCB8;
defparam \acesso|map_banco_regs|saida~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N10
cycloneive_lcell_comb \acesso|map_banco_regs|saida~37 (
// Equation(s):
// \acesso|map_banco_regs|saida~37_combout  = (\acesso|seletor_brg [1] & ((\acesso|map_banco_regs|saida~36_combout  & ((\acesso|map_banco_regs|r8|saida [7]))) # (!\acesso|map_banco_regs|saida~36_combout  & (\acesso|map_banco_regs|r4|saida [7])))) # 
// (!\acesso|seletor_brg [1] & (((\acesso|map_banco_regs|saida~36_combout ))))

	.dataa(\acesso|map_banco_regs|r4|saida [7]),
	.datab(\acesso|seletor_brg [1]),
	.datac(\acesso|map_banco_regs|r8|saida [7]),
	.datad(\acesso|map_banco_regs|saida~36_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~37_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~37 .lut_mask = 16'hF388;
defparam \acesso|map_banco_regs|saida~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N6
cycloneive_lcell_comb \acesso|map_banco_regs|saida~40 (
// Equation(s):
// \acesso|map_banco_regs|saida~40_combout  = (\acesso|seletor_brg [0] & ((\acesso|map_banco_regs|saida~37_combout ))) # (!\acesso|seletor_brg [0] & (\acesso|map_banco_regs|saida~39_combout ))

	.dataa(gnd),
	.datab(\acesso|seletor_brg [0]),
	.datac(\acesso|map_banco_regs|saida~39_combout ),
	.datad(\acesso|map_banco_regs|saida~37_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~40_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~40 .lut_mask = 16'hFC30;
defparam \acesso|map_banco_regs|saida~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N7
dffeas \acesso|map_banco_regs|saida[7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|saida~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|saida[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|saida [7]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|saida[7] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|saida[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y26_N3
dffeas \acesso|a_ula[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|saida [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|a_ula[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|a_ula [7]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|a_ula[7] .is_wysiwyg = "true";
defparam \acesso|a_ula[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N30
cycloneive_lcell_comb \acesso|map_ula|ShiftLeft0~17 (
// Equation(s):
// \acesso|map_ula|ShiftLeft0~17_combout  = (\acesso|b_ula [1] & ((\acesso|a_ula [5]))) # (!\acesso|b_ula [1] & (\acesso|a_ula [7]))

	.dataa(gnd),
	.datab(\acesso|a_ula [7]),
	.datac(\acesso|a_ula [5]),
	.datad(\acesso|b_ula [1]),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftLeft0~17_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftLeft0~17 .lut_mask = 16'hF0CC;
defparam \acesso|map_ula|ShiftLeft0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N20
cycloneive_lcell_comb \acesso|map_ula|ShiftLeft0~18 (
// Equation(s):
// \acesso|map_ula|ShiftLeft0~18_combout  = (\acesso|b_ula [0] & ((\acesso|map_ula|ShiftLeft0~14_combout ))) # (!\acesso|b_ula [0] & (\acesso|map_ula|ShiftLeft0~17_combout ))

	.dataa(\acesso|b_ula [0]),
	.datab(gnd),
	.datac(\acesso|map_ula|ShiftLeft0~17_combout ),
	.datad(\acesso|map_ula|ShiftLeft0~14_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftLeft0~18_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftLeft0~18 .lut_mask = 16'hFA50;
defparam \acesso|map_ula|ShiftLeft0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N4
cycloneive_lcell_comb \acesso|map_ula|ShiftLeft0~27 (
// Equation(s):
// \acesso|map_ula|ShiftLeft0~27_combout  = (\acesso|b_ula [1] & ((\acesso|b_ula [0] & ((\acesso|a_ula [8]))) # (!\acesso|b_ula [0] & (\acesso|a_ula [9]))))

	.dataa(\acesso|b_ula [0]),
	.datab(\acesso|a_ula [9]),
	.datac(\acesso|a_ula [8]),
	.datad(\acesso|b_ula [1]),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftLeft0~27_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftLeft0~27 .lut_mask = 16'hE400;
defparam \acesso|map_ula|ShiftLeft0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N18
cycloneive_lcell_comb \acesso|map_ula|ShiftLeft0~28 (
// Equation(s):
// \acesso|map_ula|ShiftLeft0~28_combout  = (\acesso|b_ula [0] & ((\acesso|a_ula [10]))) # (!\acesso|b_ula [0] & (\acesso|a_ula [11]))

	.dataa(gnd),
	.datab(\acesso|a_ula [11]),
	.datac(\acesso|a_ula [10]),
	.datad(\acesso|b_ula [0]),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftLeft0~28_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftLeft0~28 .lut_mask = 16'hF0CC;
defparam \acesso|map_ula|ShiftLeft0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N12
cycloneive_lcell_comb \acesso|map_ula|ShiftLeft0~29 (
// Equation(s):
// \acesso|map_ula|ShiftLeft0~29_combout  = (\acesso|map_ula|ShiftLeft0~27_combout ) # ((!\acesso|b_ula [1] & \acesso|map_ula|ShiftLeft0~28_combout ))

	.dataa(\acesso|b_ula [1]),
	.datab(gnd),
	.datac(\acesso|map_ula|ShiftLeft0~27_combout ),
	.datad(\acesso|map_ula|ShiftLeft0~28_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftLeft0~29_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftLeft0~29 .lut_mask = 16'hF5F0;
defparam \acesso|map_ula|ShiftLeft0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N2
cycloneive_lcell_comb \acesso|map_ula|ShiftLeft0~4 (
// Equation(s):
// \acesso|map_ula|ShiftLeft0~4_combout  = (\acesso|b_ula [1] & ((\acesso|b_ula [0] & ((\acesso|a_ula [0]))) # (!\acesso|b_ula [0] & (\acesso|a_ula [1]))))

	.dataa(\acesso|a_ula [1]),
	.datab(\acesso|a_ula [0]),
	.datac(\acesso|b_ula [0]),
	.datad(\acesso|b_ula [1]),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftLeft0~4_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftLeft0~4 .lut_mask = 16'hCA00;
defparam \acesso|map_ula|ShiftLeft0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N4
cycloneive_lcell_comb \acesso|map_ula|s[11]~117 (
// Equation(s):
// \acesso|map_ula|s[11]~117_combout  = (!\acesso|map_ula|ShiftLeft0~0_combout  & (!\acesso|b_ula [2] & ((\acesso|map_ula|ShiftLeft0~5_combout ) # (\acesso|map_ula|ShiftLeft0~4_combout ))))

	.dataa(\acesso|map_ula|ShiftLeft0~0_combout ),
	.datab(\acesso|b_ula [2]),
	.datac(\acesso|map_ula|ShiftLeft0~5_combout ),
	.datad(\acesso|map_ula|ShiftLeft0~4_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[11]~117_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[11]~117 .lut_mask = 16'h1110;
defparam \acesso|map_ula|s[11]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N8
cycloneive_lcell_comb \acesso|map_ula|ShiftRight0~32 (
// Equation(s):
// \acesso|map_ula|ShiftRight0~32_combout  = (!\acesso|b_ula [0] & (!\acesso|b_ula [1] & (\acesso|a_ula [15] & \acesso|b_ula [2])))

	.dataa(\acesso|b_ula [0]),
	.datab(\acesso|b_ula [1]),
	.datac(\acesso|a_ula [15]),
	.datad(\acesso|b_ula [2]),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftRight0~32_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftRight0~32 .lut_mask = 16'h1000;
defparam \acesso|map_ula|ShiftRight0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N8
cycloneive_lcell_comb \acesso|map_ula|ShiftRight0~34 (
// Equation(s):
// \acesso|map_ula|ShiftRight0~34_combout  = (!\acesso|b_ula [0] & ((\acesso|b_ula [1] & (\acesso|a_ula [13])) # (!\acesso|b_ula [1] & ((\acesso|a_ula [11])))))

	.dataa(\acesso|a_ula [13]),
	.datab(\acesso|b_ula [1]),
	.datac(\acesso|b_ula [0]),
	.datad(\acesso|a_ula [11]),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftRight0~34_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftRight0~34 .lut_mask = 16'h0B08;
defparam \acesso|map_ula|ShiftRight0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N0
cycloneive_lcell_comb \acesso|map_ula|ShiftRight0~35 (
// Equation(s):
// \acesso|map_ula|ShiftRight0~35_combout  = (\acesso|map_ula|ShiftRight0~32_combout ) # ((!\acesso|b_ula [2] & ((\acesso|map_ula|ShiftRight0~33_combout ) # (\acesso|map_ula|ShiftRight0~34_combout ))))

	.dataa(\acesso|map_ula|ShiftRight0~33_combout ),
	.datab(\acesso|b_ula [2]),
	.datac(\acesso|map_ula|ShiftRight0~32_combout ),
	.datad(\acesso|map_ula|ShiftRight0~34_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftRight0~35_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftRight0~35 .lut_mask = 16'hF3F2;
defparam \acesso|map_ula|ShiftRight0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N2
cycloneive_lcell_comb \acesso|map_ula|s[11]~118 (
// Equation(s):
// \acesso|map_ula|s[11]~118_combout  = (\acesso|map_ula|s[8]~173_combout  & ((\acesso|map_ula|s[8]~97_combout  & ((\acesso|map_ula|ShiftRight0~35_combout ))) # (!\acesso|map_ula|s[8]~97_combout  & (\acesso|map_ula|s[11]~117_combout )))) # 
// (!\acesso|map_ula|s[8]~173_combout  & (((!\acesso|map_ula|s[8]~97_combout ))))

	.dataa(\acesso|map_ula|s[8]~173_combout ),
	.datab(\acesso|map_ula|s[11]~117_combout ),
	.datac(\acesso|map_ula|s[8]~97_combout ),
	.datad(\acesso|map_ula|ShiftRight0~35_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[11]~118_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[11]~118 .lut_mask = 16'hAD0D;
defparam \acesso|map_ula|s[11]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N28
cycloneive_lcell_comb \acesso|map_ula|s[11]~119 (
// Equation(s):
// \acesso|map_ula|s[11]~119_combout  = (\acesso|map_ula|s[8]~95_combout  & (((\acesso|map_ula|s[11]~118_combout )))) # (!\acesso|map_ula|s[8]~95_combout  & ((\acesso|map_ula|s[11]~118_combout  & ((\acesso|map_ula|ShiftLeft0~29_combout ))) # 
// (!\acesso|map_ula|s[11]~118_combout  & (\acesso|map_ula|ShiftLeft0~18_combout ))))

	.dataa(\acesso|map_ula|s[8]~95_combout ),
	.datab(\acesso|map_ula|ShiftLeft0~18_combout ),
	.datac(\acesso|map_ula|ShiftLeft0~29_combout ),
	.datad(\acesso|map_ula|s[11]~118_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[11]~119_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[11]~119 .lut_mask = 16'hFA44;
defparam \acesso|map_ula|s[11]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N12
cycloneive_lcell_comb \acesso|map_ula|s[11]~120 (
// Equation(s):
// \acesso|map_ula|s[11]~120_combout  = (\acesso|map_ula|s[4]~70_combout  & (\acesso|map_ula|s[4]~69_combout )) # (!\acesso|map_ula|s[4]~70_combout  & ((\acesso|map_ula|s[4]~69_combout  & ((\acesso|map_ula|s[11]~119_combout ))) # 
// (!\acesso|map_ula|s[4]~69_combout  & (\acesso|a_ula [10]))))

	.dataa(\acesso|map_ula|s[4]~70_combout ),
	.datab(\acesso|map_ula|s[4]~69_combout ),
	.datac(\acesso|a_ula [10]),
	.datad(\acesso|map_ula|s[11]~119_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[11]~120_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[11]~120 .lut_mask = 16'hDC98;
defparam \acesso|map_ula|s[11]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N22
cycloneive_lcell_comb \acesso|map_ula|s[11]~122 (
// Equation(s):
// \acesso|map_ula|s[11]~122_combout  = (\acesso|map_ula|s[4]~70_combout  & ((\acesso|map_ula|s[11]~120_combout  & (\acesso|map_ula|s[11]~121_combout )) # (!\acesso|map_ula|s[11]~120_combout  & ((\acesso|a_ula [12]))))) # (!\acesso|map_ula|s[4]~70_combout  & 
// (((\acesso|map_ula|s[11]~120_combout ))))

	.dataa(\acesso|map_ula|s[4]~70_combout ),
	.datab(\acesso|map_ula|s[11]~121_combout ),
	.datac(\acesso|map_ula|s[11]~120_combout ),
	.datad(\acesso|a_ula [12]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[11]~122_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[11]~122 .lut_mask = 16'hDAD0;
defparam \acesso|map_ula|s[11]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N28
cycloneive_lcell_comb \acesso|map_ula|s[11]~123 (
// Equation(s):
// \acesso|map_ula|s[11]~123_combout  = (\acesso|map_ula|s[2]~54_combout  & ((\acesso|map_ula|Add0~36_combout ))) # (!\acesso|map_ula|s[2]~54_combout  & (\acesso|map_ula|s[11]~122_combout ))

	.dataa(\acesso|map_ula|s[11]~122_combout ),
	.datab(\acesso|map_ula|s[2]~54_combout ),
	.datac(gnd),
	.datad(\acesso|map_ula|Add0~36_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[11]~123_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[11]~123 .lut_mask = 16'hEE22;
defparam \acesso|map_ula|s[11]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N14
cycloneive_lcell_comb \acesso|map_ula|s[11] (
// Equation(s):
// \acesso|map_ula|s [11] = (GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk ) & (\acesso|map_ula|s[11]~123_combout )) # (!GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk ) & ((\acesso|map_ula|s [11])))

	.dataa(gnd),
	.datab(\acesso|map_ula|s[11]~123_combout ),
	.datac(\acesso|map_ula|s [11]),
	.datad(\acesso|map_ula|s[15]~170clkctrl_outclk ),
	.cin(gnd),
	.combout(\acesso|map_ula|s [11]),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[11] .lut_mask = 16'hCCF0;
defparam \acesso|map_ula|s[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N26
cycloneive_lcell_comb \acesso|data_in_ram[11]~feeder (
// Equation(s):
// \acesso|data_in_ram[11]~feeder_combout  = \acesso|map_banco_regs|saida [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|map_banco_regs|saida [11]),
	.cin(gnd),
	.combout(\acesso|data_in_ram[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|data_in_ram[11]~feeder .lut_mask = 16'hFF00;
defparam \acesso|data_in_ram[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y25_N27
dffeas \acesso|data_in_ram[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|data_in_ram[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|data_in_ram[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|data_in_ram [11]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|data_in_ram[11] .is_wysiwyg = "true";
defparam \acesso|data_in_ram[11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [11]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91 .port_a_first_bit_number = 11;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y25_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [11]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N26
cycloneive_lcell_comb \acesso|entrada_brg~82 (
// Equation(s):
// \acesso|entrada_brg~82_combout  = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91~portadataout )) # 
// (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75~portadataout )))))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91~portadataout ),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~82_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~82 .lut_mask = 16'h3120;
defparam \acesso|entrada_brg~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y39_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [11]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123 .port_a_first_bit_number = 11;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y15_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [11]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N24
cycloneive_lcell_comb \acesso|entrada_brg~83 (
// Equation(s):
// \acesso|entrada_brg~83_combout  = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123~portadataout )) # 
// (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107~portadataout )))))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123~portadataout ),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~83_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~83 .lut_mask = 16'hC480;
defparam \acesso|entrada_brg~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N14
cycloneive_lcell_comb \acesso|entrada_brg~84 (
// Equation(s):
// \acesso|entrada_brg~84_combout  = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\acesso|entrada_brg~82_combout ) # (\acesso|entrada_brg~83_combout )))

	.dataa(gnd),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\acesso|entrada_brg~82_combout ),
	.datad(\acesso|entrada_brg~83_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~84_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~84 .lut_mask = 16'hCCC0;
defparam \acesso|entrada_brg~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y31_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [11]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000104310100;
// synopsys translate_on

// Location: M9K_X37_Y26_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [11]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 11;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N20
cycloneive_lcell_comb \acesso|entrada_brg~79 (
// Equation(s):
// \acesso|entrada_brg~79_combout  = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27~portadataout ))) # 
// (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11~portadataout ))))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~79_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~79 .lut_mask = 16'h3210;
defparam \acesso|entrada_brg~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y15_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [11]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y14_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [11]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N2
cycloneive_lcell_comb \acesso|entrada_brg~80 (
// Equation(s):
// \acesso|entrada_brg~80_combout  = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59~portadataout )) # 
// (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43~portadataout )))))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59~portadataout ),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~80_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~80 .lut_mask = 16'hC480;
defparam \acesso|entrada_brg~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N12
cycloneive_lcell_comb \acesso|entrada_brg~81 (
// Equation(s):
// \acesso|entrada_brg~81_combout  = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\acesso|entrada_brg~79_combout ) # (\acesso|entrada_brg~80_combout )))

	.dataa(gnd),
	.datab(\acesso|entrada_brg~79_combout ),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datad(\acesso|entrada_brg~80_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~81_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~81 .lut_mask = 16'h0F0C;
defparam \acesso|entrada_brg~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N28
cycloneive_lcell_comb \acesso|entrada_brg~85 (
// Equation(s):
// \acesso|entrada_brg~85_combout  = (\acesso|Equal2~0_combout  & (\acesso|map_ula|s [11])) # (!\acesso|Equal2~0_combout  & (((\acesso|entrada_brg~84_combout ) # (\acesso|entrada_brg~81_combout ))))

	.dataa(\acesso|map_ula|s [11]),
	.datab(\acesso|Equal2~0_combout ),
	.datac(\acesso|entrada_brg~84_combout ),
	.datad(\acesso|entrada_brg~81_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~85_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~85 .lut_mask = 16'hBBB8;
defparam \acesso|entrada_brg~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N30
cycloneive_lcell_comb \acesso|entrada_brg[11]~feeder (
// Equation(s):
// \acesso|entrada_brg[11]~feeder_combout  = \acesso|entrada_brg~85_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|entrada_brg~85_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg[11]~feeder .lut_mask = 16'hFF00;
defparam \acesso|entrada_brg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N31
dffeas \acesso|entrada_brg[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|entrada_brg[11]~feeder_combout ),
	.asdata(\switches[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\entrada|ler_valor~q ),
	.ena(\acesso|entrada_brg[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|entrada_brg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|entrada_brg[11] .is_wysiwyg = "true";
defparam \acesso|entrada_brg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N6
cycloneive_lcell_comb \acesso|map_banco_regs|r1|saida~12 (
// Equation(s):
// \acesso|map_banco_regs|r1|saida~12_combout  = (!\acesso|map_banco_regs|registrador_clear [0] & \acesso|entrada_brg [11])

	.dataa(gnd),
	.datab(\acesso|map_banco_regs|registrador_clear [0]),
	.datac(\acesso|entrada_brg [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r1|saida~12_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r1|saida~12 .lut_mask = 16'h3030;
defparam \acesso|map_banco_regs|r1|saida~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N28
cycloneive_lcell_comb \acesso|map_banco_regs|r4|saida[11]~feeder (
// Equation(s):
// \acesso|map_banco_regs|r4|saida[11]~feeder_combout  = \acesso|map_banco_regs|r1|saida~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|map_banco_regs|r1|saida~12_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r4|saida[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r4|saida[11]~feeder .lut_mask = 16'hFF00;
defparam \acesso|map_banco_regs|r4|saida[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N29
dffeas \acesso|map_banco_regs|r4|saida[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|r4|saida[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|r4|saida[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r4|saida [11]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r4|saida[11] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r4|saida[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y29_N31
dffeas \acesso|map_banco_regs|r8|saida[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r8|saida[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r8|saida [11]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r8|saida[11] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r8|saida[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N18
cycloneive_lcell_comb \acesso|map_banco_regs|r6|saida[11]~feeder (
// Equation(s):
// \acesso|map_banco_regs|r6|saida[11]~feeder_combout  = \acesso|map_banco_regs|r1|saida~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|map_banco_regs|r1|saida~12_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r6|saida[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r6|saida[11]~feeder .lut_mask = 16'hFF00;
defparam \acesso|map_banco_regs|r6|saida[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N19
dffeas \acesso|map_banco_regs|r6|saida[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|r6|saida[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|r6|saida[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r6|saida [11]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r6|saida[11] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r6|saida[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y29_N29
dffeas \acesso|map_banco_regs|r2|saida[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r2|saida[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r2|saida [11]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r2|saida[11] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r2|saida[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N28
cycloneive_lcell_comb \acesso|map_banco_regs|saida~56 (
// Equation(s):
// \acesso|map_banco_regs|saida~56_combout  = (\acesso|seletor_brg [2] & ((\acesso|map_banco_regs|r6|saida [11]) # ((\acesso|seletor_brg [1])))) # (!\acesso|seletor_brg [2] & (((\acesso|map_banco_regs|r2|saida [11] & !\acesso|seletor_brg [1]))))

	.dataa(\acesso|map_banco_regs|r6|saida [11]),
	.datab(\acesso|seletor_brg [2]),
	.datac(\acesso|map_banco_regs|r2|saida [11]),
	.datad(\acesso|seletor_brg [1]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~56_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~56 .lut_mask = 16'hCCB8;
defparam \acesso|map_banco_regs|saida~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N30
cycloneive_lcell_comb \acesso|map_banco_regs|saida~57 (
// Equation(s):
// \acesso|map_banco_regs|saida~57_combout  = (\acesso|seletor_brg [1] & ((\acesso|map_banco_regs|saida~56_combout  & ((\acesso|map_banco_regs|r8|saida [11]))) # (!\acesso|map_banco_regs|saida~56_combout  & (\acesso|map_banco_regs|r4|saida [11])))) # 
// (!\acesso|seletor_brg [1] & (((\acesso|map_banco_regs|saida~56_combout ))))

	.dataa(\acesso|seletor_brg [1]),
	.datab(\acesso|map_banco_regs|r4|saida [11]),
	.datac(\acesso|map_banco_regs|r8|saida [11]),
	.datad(\acesso|map_banco_regs|saida~56_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~57_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~57 .lut_mask = 16'hF588;
defparam \acesso|map_banco_regs|saida~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N7
dffeas \acesso|map_banco_regs|r7|saida[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|r1|saida~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|r7|saida[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r7|saida [11]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r7|saida[11] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r7|saida[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N4
cycloneive_lcell_comb \acesso|map_banco_regs|r3|saida[11]~feeder (
// Equation(s):
// \acesso|map_banco_regs|r3|saida[11]~feeder_combout  = \acesso|map_banco_regs|r1|saida~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\acesso|map_banco_regs|r1|saida~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r3|saida[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r3|saida[11]~feeder .lut_mask = 16'hF0F0;
defparam \acesso|map_banco_regs|r3|saida[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N5
dffeas \acesso|map_banco_regs|r3|saida[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|r3|saida[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|r3|saida[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r3|saida [11]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r3|saida[11] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r3|saida[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y28_N29
dffeas \acesso|map_banco_regs|r1|saida[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r1|saida[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r1|saida [11]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r1|saida[11] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r1|saida[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N28
cycloneive_lcell_comb \acesso|map_banco_regs|saida~58 (
// Equation(s):
// \acesso|map_banco_regs|saida~58_combout  = (\acesso|seletor_brg [2] & (((\acesso|seletor_brg [1])))) # (!\acesso|seletor_brg [2] & ((\acesso|seletor_brg [1] & (\acesso|map_banco_regs|r3|saida [11])) # (!\acesso|seletor_brg [1] & 
// ((\acesso|map_banco_regs|r1|saida [11])))))

	.dataa(\acesso|seletor_brg [2]),
	.datab(\acesso|map_banco_regs|r3|saida [11]),
	.datac(\acesso|map_banco_regs|r1|saida [11]),
	.datad(\acesso|seletor_brg [1]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~58_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~58 .lut_mask = 16'hEE50;
defparam \acesso|map_banco_regs|saida~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N10
cycloneive_lcell_comb \acesso|map_banco_regs|r5|saida[11]~feeder (
// Equation(s):
// \acesso|map_banco_regs|r5|saida[11]~feeder_combout  = \acesso|map_banco_regs|r1|saida~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\acesso|map_banco_regs|r1|saida~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r5|saida[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r5|saida[11]~feeder .lut_mask = 16'hF0F0;
defparam \acesso|map_banco_regs|r5|saida[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N11
dffeas \acesso|map_banco_regs|r5|saida[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|r5|saida[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|r5|saida[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r5|saida [11]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r5|saida[11] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r5|saida[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N2
cycloneive_lcell_comb \acesso|map_banco_regs|saida~59 (
// Equation(s):
// \acesso|map_banco_regs|saida~59_combout  = (\acesso|seletor_brg [2] & ((\acesso|map_banco_regs|saida~58_combout  & (\acesso|map_banco_regs|r7|saida [11])) # (!\acesso|map_banco_regs|saida~58_combout  & ((\acesso|map_banco_regs|r5|saida [11]))))) # 
// (!\acesso|seletor_brg [2] & (((\acesso|map_banco_regs|saida~58_combout ))))

	.dataa(\acesso|map_banco_regs|r7|saida [11]),
	.datab(\acesso|seletor_brg [2]),
	.datac(\acesso|map_banco_regs|saida~58_combout ),
	.datad(\acesso|map_banco_regs|r5|saida [11]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~59_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~59 .lut_mask = 16'hBCB0;
defparam \acesso|map_banco_regs|saida~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N12
cycloneive_lcell_comb \acesso|map_banco_regs|saida~60 (
// Equation(s):
// \acesso|map_banco_regs|saida~60_combout  = (\acesso|seletor_brg [0] & (\acesso|map_banco_regs|saida~57_combout )) # (!\acesso|seletor_brg [0] & ((\acesso|map_banco_regs|saida~59_combout )))

	.dataa(\acesso|map_banco_regs|saida~57_combout ),
	.datab(gnd),
	.datac(\acesso|seletor_brg [0]),
	.datad(\acesso|map_banco_regs|saida~59_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~60_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~60 .lut_mask = 16'hAFA0;
defparam \acesso|map_banco_regs|saida~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y27_N13
dffeas \acesso|map_banco_regs|saida[11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|saida~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|saida[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|saida [11]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|saida[11] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|saida[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N16
cycloneive_lcell_comb \acesso|a_ula[11]~feeder (
// Equation(s):
// \acesso|a_ula[11]~feeder_combout  = \acesso|map_banco_regs|saida [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|map_banco_regs|saida [11]),
	.cin(gnd),
	.combout(\acesso|a_ula[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|a_ula[11]~feeder .lut_mask = 16'hFF00;
defparam \acesso|a_ula[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y26_N17
dffeas \acesso|a_ula[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|a_ula[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|a_ula[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|a_ula [11]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|a_ula[11] .is_wysiwyg = "true";
defparam \acesso|a_ula[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N22
cycloneive_lcell_comb \acesso|map_ula|s[10]~113 (
// Equation(s):
// \acesso|map_ula|s[10]~113_combout  = (\acesso|map_ula|s[4]~70_combout  & ((\acesso|a_ula [11]) # ((\acesso|map_ula|s[4]~69_combout )))) # (!\acesso|map_ula|s[4]~70_combout  & (((\acesso|a_ula [9] & !\acesso|map_ula|s[4]~69_combout ))))

	.dataa(\acesso|a_ula [11]),
	.datab(\acesso|a_ula [9]),
	.datac(\acesso|map_ula|s[4]~70_combout ),
	.datad(\acesso|map_ula|s[4]~69_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[10]~113_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[10]~113 .lut_mask = 16'hF0AC;
defparam \acesso|map_ula|s[10]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N2
cycloneive_lcell_comb \acesso|map_ula|s[10]~114 (
// Equation(s):
// \acesso|map_ula|s[10]~114_combout  = (\acesso|a_ula [10] & ((\acesso|b_ula [10] & (!\entrada|operacao [0])) # (!\acesso|b_ula [10] & ((\entrada|operacao [0]) # (\acesso|map_ula|s[2]~50_combout ))))) # (!\acesso|a_ula [10] & 
// ((\acesso|map_ula|s[2]~50_combout  & (\acesso|b_ula [10])) # (!\acesso|map_ula|s[2]~50_combout  & ((\entrada|operacao [0])))))

	.dataa(\acesso|a_ula [10]),
	.datab(\acesso|b_ula [10]),
	.datac(\entrada|operacao [0]),
	.datad(\acesso|map_ula|s[2]~50_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[10]~114_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[10]~114 .lut_mask = 16'h6E78;
defparam \acesso|map_ula|s[10]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N22
cycloneive_lcell_comb \acesso|map_ula|ShiftLeft0~24 (
// Equation(s):
// \acesso|map_ula|ShiftLeft0~24_combout  = (\acesso|b_ula [1] & ((\acesso|b_ula [0] & ((\acesso|a_ula [7]))) # (!\acesso|b_ula [0] & (\acesso|a_ula [8]))))

	.dataa(\acesso|a_ula [8]),
	.datab(\acesso|a_ula [7]),
	.datac(\acesso|b_ula [0]),
	.datad(\acesso|b_ula [1]),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftLeft0~24_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftLeft0~24 .lut_mask = 16'hCA00;
defparam \acesso|map_ula|ShiftLeft0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N10
cycloneive_lcell_comb \acesso|map_ula|ShiftLeft0~26 (
// Equation(s):
// \acesso|map_ula|ShiftLeft0~26_combout  = (\acesso|map_ula|ShiftLeft0~24_combout ) # ((!\acesso|b_ula [1] & \acesso|map_ula|ShiftLeft0~25_combout ))

	.dataa(gnd),
	.datab(\acesso|b_ula [1]),
	.datac(\acesso|map_ula|ShiftLeft0~24_combout ),
	.datad(\acesso|map_ula|ShiftLeft0~25_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftLeft0~26_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftLeft0~26 .lut_mask = 16'hF3F0;
defparam \acesso|map_ula|ShiftLeft0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N4
cycloneive_lcell_comb \acesso|map_ula|s[10]~174 (
// Equation(s):
// \acesso|map_ula|s[10]~174_combout  = (\acesso|map_ula|ShiftLeft0~3_combout  & (!\acesso|b_ula [5] & (!\acesso|b_ula [4] & !\acesso|b_ula [2])))

	.dataa(\acesso|map_ula|ShiftLeft0~3_combout ),
	.datab(\acesso|b_ula [5]),
	.datac(\acesso|b_ula [4]),
	.datad(\acesso|b_ula [2]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[10]~174_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[10]~174 .lut_mask = 16'h0002;
defparam \acesso|map_ula|s[10]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N8
cycloneive_lcell_comb \acesso|map_ula|ShiftRight0~29 (
// Equation(s):
// \acesso|map_ula|ShiftRight0~29_combout  = (\acesso|b_ula [0] & (\acesso|a_ula [15])) # (!\acesso|b_ula [0] & ((\acesso|a_ula [14])))

	.dataa(\acesso|a_ula [15]),
	.datab(\acesso|b_ula [0]),
	.datac(gnd),
	.datad(\acesso|a_ula [14]),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftRight0~29_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftRight0~29 .lut_mask = 16'hBB88;
defparam \acesso|map_ula|ShiftRight0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N2
cycloneive_lcell_comb \acesso|map_ula|ShiftRight0~30 (
// Equation(s):
// \acesso|map_ula|ShiftRight0~30_combout  = (\acesso|b_ula [2] & (!\acesso|b_ula [1] & (\acesso|map_ula|ShiftRight0~29_combout ))) # (!\acesso|b_ula [2] & (((\acesso|map_ula|ShiftRight0~28_combout ))))

	.dataa(\acesso|b_ula [2]),
	.datab(\acesso|b_ula [1]),
	.datac(\acesso|map_ula|ShiftRight0~29_combout ),
	.datad(\acesso|map_ula|ShiftRight0~28_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftRight0~30_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftRight0~30 .lut_mask = 16'h7520;
defparam \acesso|map_ula|ShiftRight0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N30
cycloneive_lcell_comb \acesso|map_ula|s[10]~111 (
// Equation(s):
// \acesso|map_ula|s[10]~111_combout  = (\acesso|map_ula|s[8]~173_combout  & ((\acesso|map_ula|s[8]~97_combout  & ((\acesso|map_ula|ShiftRight0~30_combout ))) # (!\acesso|map_ula|s[8]~97_combout  & (\acesso|map_ula|s[10]~174_combout )))) # 
// (!\acesso|map_ula|s[8]~173_combout  & (((!\acesso|map_ula|s[8]~97_combout ))))

	.dataa(\acesso|map_ula|s[8]~173_combout ),
	.datab(\acesso|map_ula|s[10]~174_combout ),
	.datac(\acesso|map_ula|s[8]~97_combout ),
	.datad(\acesso|map_ula|ShiftRight0~30_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[10]~111_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[10]~111 .lut_mask = 16'hAD0D;
defparam \acesso|map_ula|s[10]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N20
cycloneive_lcell_comb \acesso|map_ula|s[10]~112 (
// Equation(s):
// \acesso|map_ula|s[10]~112_combout  = (\acesso|map_ula|s[8]~95_combout  & (((\acesso|map_ula|s[10]~111_combout )))) # (!\acesso|map_ula|s[8]~95_combout  & ((\acesso|map_ula|s[10]~111_combout  & (\acesso|map_ula|ShiftLeft0~26_combout )) # 
// (!\acesso|map_ula|s[10]~111_combout  & ((\acesso|map_ula|ShiftLeft0~15_combout )))))

	.dataa(\acesso|map_ula|s[8]~95_combout ),
	.datab(\acesso|map_ula|ShiftLeft0~26_combout ),
	.datac(\acesso|map_ula|s[10]~111_combout ),
	.datad(\acesso|map_ula|ShiftLeft0~15_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[10]~112_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[10]~112 .lut_mask = 16'hE5E0;
defparam \acesso|map_ula|s[10]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N8
cycloneive_lcell_comb \acesso|map_ula|s[10]~115 (
// Equation(s):
// \acesso|map_ula|s[10]~115_combout  = (\acesso|map_ula|s[4]~69_combout  & ((\acesso|map_ula|s[10]~113_combout  & (\acesso|map_ula|s[10]~114_combout )) # (!\acesso|map_ula|s[10]~113_combout  & ((\acesso|map_ula|s[10]~112_combout ))))) # 
// (!\acesso|map_ula|s[4]~69_combout  & (\acesso|map_ula|s[10]~113_combout ))

	.dataa(\acesso|map_ula|s[4]~69_combout ),
	.datab(\acesso|map_ula|s[10]~113_combout ),
	.datac(\acesso|map_ula|s[10]~114_combout ),
	.datad(\acesso|map_ula|s[10]~112_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[10]~115_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[10]~115 .lut_mask = 16'hE6C4;
defparam \acesso|map_ula|s[10]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N14
cycloneive_lcell_comb \acesso|map_ula|s[10]~116 (
// Equation(s):
// \acesso|map_ula|s[10]~116_combout  = (\acesso|map_ula|s[2]~54_combout  & ((\acesso|map_ula|Add0~33_combout ))) # (!\acesso|map_ula|s[2]~54_combout  & (\acesso|map_ula|s[10]~115_combout ))

	.dataa(\acesso|map_ula|s[10]~115_combout ),
	.datab(\acesso|map_ula|Add0~33_combout ),
	.datac(gnd),
	.datad(\acesso|map_ula|s[2]~54_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[10]~116_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[10]~116 .lut_mask = 16'hCCAA;
defparam \acesso|map_ula|s[10]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N18
cycloneive_lcell_comb \acesso|map_ula|s[10] (
// Equation(s):
// \acesso|map_ula|s [10] = (GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk ) & ((\acesso|map_ula|s[10]~116_combout ))) # (!GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk ) & (\acesso|map_ula|s [10]))

	.dataa(gnd),
	.datab(\acesso|map_ula|s [10]),
	.datac(\acesso|map_ula|s[10]~116_combout ),
	.datad(\acesso|map_ula|s[15]~170clkctrl_outclk ),
	.cin(gnd),
	.combout(\acesso|map_ula|s [10]),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[10] .lut_mask = 16'hF0CC;
defparam \acesso|map_ula|s[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N10
cycloneive_lcell_comb \acesso|data_in_ram[10]~feeder (
// Equation(s):
// \acesso|data_in_ram[10]~feeder_combout  = \acesso|map_banco_regs|saida [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|map_banco_regs|saida [10]),
	.cin(gnd),
	.combout(\acesso|data_in_ram[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|data_in_ram[10]~feeder .lut_mask = 16'hFF00;
defparam \acesso|data_in_ram[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y27_N11
dffeas \acesso|data_in_ram[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|data_in_ram[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|data_in_ram[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|data_in_ram [10]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|data_in_ram[10] .is_wysiwyg = "true";
defparam \acesso|data_in_ram[10] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y36_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [10]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000082840B17;
// synopsys translate_on

// Location: M9K_X37_Y30_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [10]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 10;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N22
cycloneive_lcell_comb \acesso|entrada_brg~72 (
// Equation(s):
// \acesso|entrada_brg~72_combout  = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26~portadataout ))) # 
// (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10~portadataout ))))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~72_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~72 .lut_mask = 16'h5410;
defparam \acesso|entrada_brg~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [10]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y38_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [10]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N12
cycloneive_lcell_comb \acesso|entrada_brg~73 (
// Equation(s):
// \acesso|entrada_brg~73_combout  = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58~portadataout ))) # 
// (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42~portadataout ))))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42~portadataout ),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~73_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~73 .lut_mask = 16'hA820;
defparam \acesso|entrada_brg~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N26
cycloneive_lcell_comb \acesso|entrada_brg~74 (
// Equation(s):
// \acesso|entrada_brg~74_combout  = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\acesso|entrada_brg~72_combout ) # (\acesso|entrada_brg~73_combout )))

	.dataa(gnd),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\acesso|entrada_brg~72_combout ),
	.datad(\acesso|entrada_brg~73_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~74_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~74 .lut_mask = 16'h3330;
defparam \acesso|entrada_brg~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [10]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90 .port_a_first_bit_number = 10;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y34_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [10]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N4
cycloneive_lcell_comb \acesso|entrada_brg~76 (
// Equation(s):
// \acesso|entrada_brg~76_combout  = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90~portadataout )) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74~portadataout )))

	.dataa(gnd),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90~portadataout ),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~76_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~76 .lut_mask = 16'hF3C0;
defparam \acesso|entrada_brg~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [10]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y44_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [10]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122 .port_a_first_bit_number = 10;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N8
cycloneive_lcell_comb \acesso|entrada_brg~75 (
// Equation(s):
// \acesso|entrada_brg~75_combout  = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122~portadataout ))) # 
// (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106~portadataout ))))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106~portadataout ),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~75_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~75 .lut_mask = 16'hA820;
defparam \acesso|entrada_brg~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N6
cycloneive_lcell_comb \acesso|entrada_brg~77 (
// Equation(s):
// \acesso|entrada_brg~77_combout  = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\acesso|entrada_brg~75_combout ) # ((!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & \acesso|entrada_brg~76_combout ))))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\acesso|entrada_brg~76_combout ),
	.datad(\acesso|entrada_brg~75_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~77_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~77 .lut_mask = 16'hCC40;
defparam \acesso|entrada_brg~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N0
cycloneive_lcell_comb \acesso|entrada_brg~78 (
// Equation(s):
// \acesso|entrada_brg~78_combout  = (\acesso|Equal2~0_combout  & (\acesso|map_ula|s [10])) # (!\acesso|Equal2~0_combout  & (((\acesso|entrada_brg~74_combout ) # (\acesso|entrada_brg~77_combout ))))

	.dataa(\acesso|Equal2~0_combout ),
	.datab(\acesso|map_ula|s [10]),
	.datac(\acesso|entrada_brg~74_combout ),
	.datad(\acesso|entrada_brg~77_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~78_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~78 .lut_mask = 16'hDDD8;
defparam \acesso|entrada_brg~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N10
cycloneive_lcell_comb \acesso|entrada_brg[10]~feeder (
// Equation(s):
// \acesso|entrada_brg[10]~feeder_combout  = \acesso|entrada_brg~78_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|entrada_brg~78_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg[10]~feeder .lut_mask = 16'hFF00;
defparam \acesso|entrada_brg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N11
dffeas \acesso|entrada_brg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|entrada_brg[10]~feeder_combout ),
	.asdata(\switches[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\entrada|ler_valor~q ),
	.ena(\acesso|entrada_brg[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|entrada_brg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|entrada_brg[10] .is_wysiwyg = "true";
defparam \acesso|entrada_brg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N24
cycloneive_lcell_comb \acesso|map_banco_regs|r1|saida~11 (
// Equation(s):
// \acesso|map_banco_regs|r1|saida~11_combout  = (\acesso|entrada_brg [10] & !\acesso|map_banco_regs|registrador_clear [0])

	.dataa(\acesso|entrada_brg [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|map_banco_regs|registrador_clear [0]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r1|saida~11_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r1|saida~11 .lut_mask = 16'h00AA;
defparam \acesso|map_banco_regs|r1|saida~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N0
cycloneive_lcell_comb \acesso|map_banco_regs|r4|saida[10]~feeder (
// Equation(s):
// \acesso|map_banco_regs|r4|saida[10]~feeder_combout  = \acesso|map_banco_regs|r1|saida~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|map_banco_regs|r1|saida~11_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r4|saida[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r4|saida[10]~feeder .lut_mask = 16'hFF00;
defparam \acesso|map_banco_regs|r4|saida[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N1
dffeas \acesso|map_banco_regs|r4|saida[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|r4|saida[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|r4|saida[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r4|saida [10]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r4|saida[10] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r4|saida[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y29_N7
dffeas \acesso|map_banco_regs|r8|saida[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r8|saida[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r8|saida [10]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r8|saida[10] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r8|saida[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N10
cycloneive_lcell_comb \acesso|map_banco_regs|r6|saida[10]~feeder (
// Equation(s):
// \acesso|map_banco_regs|r6|saida[10]~feeder_combout  = \acesso|map_banco_regs|r1|saida~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|map_banco_regs|r1|saida~11_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r6|saida[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r6|saida[10]~feeder .lut_mask = 16'hFF00;
defparam \acesso|map_banco_regs|r6|saida[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N11
dffeas \acesso|map_banco_regs|r6|saida[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|r6|saida[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|r6|saida[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r6|saida [10]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r6|saida[10] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r6|saida[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y29_N25
dffeas \acesso|map_banco_regs|r2|saida[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r2|saida[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r2|saida [10]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r2|saida[10] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r2|saida[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N24
cycloneive_lcell_comb \acesso|map_banco_regs|saida~51 (
// Equation(s):
// \acesso|map_banco_regs|saida~51_combout  = (\acesso|seletor_brg [2] & ((\acesso|map_banco_regs|r6|saida [10]) # ((\acesso|seletor_brg [1])))) # (!\acesso|seletor_brg [2] & (((\acesso|map_banco_regs|r2|saida [10] & !\acesso|seletor_brg [1]))))

	.dataa(\acesso|map_banco_regs|r6|saida [10]),
	.datab(\acesso|seletor_brg [2]),
	.datac(\acesso|map_banco_regs|r2|saida [10]),
	.datad(\acesso|seletor_brg [1]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~51_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~51 .lut_mask = 16'hCCB8;
defparam \acesso|map_banco_regs|saida~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N6
cycloneive_lcell_comb \acesso|map_banco_regs|saida~52 (
// Equation(s):
// \acesso|map_banco_regs|saida~52_combout  = (\acesso|seletor_brg [1] & ((\acesso|map_banco_regs|saida~51_combout  & ((\acesso|map_banco_regs|r8|saida [10]))) # (!\acesso|map_banco_regs|saida~51_combout  & (\acesso|map_banco_regs|r4|saida [10])))) # 
// (!\acesso|seletor_brg [1] & (((\acesso|map_banco_regs|saida~51_combout ))))

	.dataa(\acesso|map_banco_regs|r4|saida [10]),
	.datab(\acesso|seletor_brg [1]),
	.datac(\acesso|map_banco_regs|r8|saida [10]),
	.datad(\acesso|map_banco_regs|saida~51_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~52_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~52 .lut_mask = 16'hF388;
defparam \acesso|map_banco_regs|saida~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N14
cycloneive_lcell_comb \acesso|map_banco_regs|r7|saida[10]~feeder (
// Equation(s):
// \acesso|map_banco_regs|r7|saida[10]~feeder_combout  = \acesso|map_banco_regs|r1|saida~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|map_banco_regs|r1|saida~11_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r7|saida[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r7|saida[10]~feeder .lut_mask = 16'hFF00;
defparam \acesso|map_banco_regs|r7|saida[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N15
dffeas \acesso|map_banco_regs|r7|saida[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|r7|saida[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|r7|saida[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r7|saida [10]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r7|saida[10] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r7|saida[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y28_N1
dffeas \acesso|map_banco_regs|r5|saida[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r5|saida[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r5|saida [10]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r5|saida[10] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r5|saida[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y28_N27
dffeas \acesso|map_banco_regs|r3|saida[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r3|saida[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r3|saida [10]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r3|saida[10] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r3|saida[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y28_N11
dffeas \acesso|map_banco_regs|r1|saida[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r1|saida[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r1|saida [10]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r1|saida[10] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r1|saida[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N10
cycloneive_lcell_comb \acesso|map_banco_regs|saida~53 (
// Equation(s):
// \acesso|map_banco_regs|saida~53_combout  = (\acesso|seletor_brg [2] & (((\acesso|seletor_brg [1])))) # (!\acesso|seletor_brg [2] & ((\acesso|seletor_brg [1] & (\acesso|map_banco_regs|r3|saida [10])) # (!\acesso|seletor_brg [1] & 
// ((\acesso|map_banco_regs|r1|saida [10])))))

	.dataa(\acesso|map_banco_regs|r3|saida [10]),
	.datab(\acesso|seletor_brg [2]),
	.datac(\acesso|map_banco_regs|r1|saida [10]),
	.datad(\acesso|seletor_brg [1]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~53_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~53 .lut_mask = 16'hEE30;
defparam \acesso|map_banco_regs|saida~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N0
cycloneive_lcell_comb \acesso|map_banco_regs|saida~54 (
// Equation(s):
// \acesso|map_banco_regs|saida~54_combout  = (\acesso|seletor_brg [2] & ((\acesso|map_banco_regs|saida~53_combout  & (\acesso|map_banco_regs|r7|saida [10])) # (!\acesso|map_banco_regs|saida~53_combout  & ((\acesso|map_banco_regs|r5|saida [10]))))) # 
// (!\acesso|seletor_brg [2] & (((\acesso|map_banco_regs|saida~53_combout ))))

	.dataa(\acesso|map_banco_regs|r7|saida [10]),
	.datab(\acesso|seletor_brg [2]),
	.datac(\acesso|map_banco_regs|r5|saida [10]),
	.datad(\acesso|map_banco_regs|saida~53_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~54_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~54 .lut_mask = 16'hBBC0;
defparam \acesso|map_banco_regs|saida~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N8
cycloneive_lcell_comb \acesso|map_banco_regs|saida~55 (
// Equation(s):
// \acesso|map_banco_regs|saida~55_combout  = (\acesso|seletor_brg [0] & (\acesso|map_banco_regs|saida~52_combout )) # (!\acesso|seletor_brg [0] & ((\acesso|map_banco_regs|saida~54_combout )))

	.dataa(gnd),
	.datab(\acesso|seletor_brg [0]),
	.datac(\acesso|map_banco_regs|saida~52_combout ),
	.datad(\acesso|map_banco_regs|saida~54_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~55_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~55 .lut_mask = 16'hF3C0;
defparam \acesso|map_banco_regs|saida~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N9
dffeas \acesso|map_banco_regs|saida[10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|saida~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|saida[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|saida [10]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|saida[10] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|saida[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N22
cycloneive_lcell_comb \acesso|a_ula[10]~feeder (
// Equation(s):
// \acesso|a_ula[10]~feeder_combout  = \acesso|map_banco_regs|saida [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|map_banco_regs|saida [10]),
	.cin(gnd),
	.combout(\acesso|a_ula[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|a_ula[10]~feeder .lut_mask = 16'hFF00;
defparam \acesso|a_ula[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y26_N23
dffeas \acesso|a_ula[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|a_ula[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|a_ula[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|a_ula [10]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|a_ula[10] .is_wysiwyg = "true";
defparam \acesso|a_ula[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N8
cycloneive_lcell_comb \acesso|map_ula|ShiftRight0~20 (
// Equation(s):
// \acesso|map_ula|ShiftRight0~20_combout  = (\acesso|b_ula [1] & ((\acesso|a_ula [12]))) # (!\acesso|b_ula [1] & (\acesso|a_ula [10]))

	.dataa(\acesso|a_ula [10]),
	.datab(\acesso|a_ula [12]),
	.datac(gnd),
	.datad(\acesso|b_ula [1]),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftRight0~20_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftRight0~20 .lut_mask = 16'hCCAA;
defparam \acesso|map_ula|ShiftRight0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N10
cycloneive_lcell_comb \acesso|map_ula|ShiftRight0~21 (
// Equation(s):
// \acesso|map_ula|ShiftRight0~21_combout  = (\acesso|b_ula [0] & (\acesso|map_ula|ShiftRight0~20_combout )) # (!\acesso|b_ula [0] & ((\acesso|map_ula|ShiftRight0~4_combout )))

	.dataa(\acesso|b_ula [0]),
	.datab(gnd),
	.datac(\acesso|map_ula|ShiftRight0~20_combout ),
	.datad(\acesso|map_ula|ShiftRight0~4_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftRight0~21_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftRight0~21 .lut_mask = 16'hF5A0;
defparam \acesso|map_ula|ShiftRight0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N2
cycloneive_lcell_comb \acesso|map_ula|ShiftRight0~15 (
// Equation(s):
// \acesso|map_ula|ShiftRight0~15_combout  = (\acesso|b_ula [1] & ((\acesso|b_ula [0] & ((\acesso|a_ula [8]))) # (!\acesso|b_ula [0] & (\acesso|a_ula [7]))))

	.dataa(\acesso|b_ula [0]),
	.datab(\acesso|b_ula [1]),
	.datac(\acesso|a_ula [7]),
	.datad(\acesso|a_ula [8]),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftRight0~15_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftRight0~15 .lut_mask = 16'hC840;
defparam \acesso|map_ula|ShiftRight0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N4
cycloneive_lcell_comb \acesso|map_ula|ShiftRight0~16 (
// Equation(s):
// \acesso|map_ula|ShiftRight0~16_combout  = (\acesso|b_ula [0] & ((\acesso|a_ula [6]))) # (!\acesso|b_ula [0] & (\acesso|a_ula [5]))

	.dataa(\acesso|a_ula [5]),
	.datab(\acesso|b_ula [0]),
	.datac(gnd),
	.datad(\acesso|a_ula [6]),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftRight0~16_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftRight0~16 .lut_mask = 16'hEE22;
defparam \acesso|map_ula|ShiftRight0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N18
cycloneive_lcell_comb \acesso|map_ula|ShiftRight0~17 (
// Equation(s):
// \acesso|map_ula|ShiftRight0~17_combout  = (\acesso|map_ula|ShiftRight0~15_combout ) # ((!\acesso|b_ula [1] & \acesso|map_ula|ShiftRight0~16_combout ))

	.dataa(gnd),
	.datab(\acesso|b_ula [1]),
	.datac(\acesso|map_ula|ShiftRight0~15_combout ),
	.datad(\acesso|map_ula|ShiftRight0~16_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftRight0~17_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftRight0~17 .lut_mask = 16'hF3F0;
defparam \acesso|map_ula|ShiftRight0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N28
cycloneive_lcell_comb \acesso|map_ula|ShiftLeft0~13 (
// Equation(s):
// \acesso|map_ula|ShiftLeft0~13_combout  = (\acesso|b_ula [2] & (!\acesso|b_ula [1] & (\acesso|map_ula|ShiftLeft0~1_combout ))) # (!\acesso|b_ula [2] & (((\acesso|map_ula|ShiftLeft0~12_combout ))))

	.dataa(\acesso|b_ula [1]),
	.datab(\acesso|b_ula [2]),
	.datac(\acesso|map_ula|ShiftLeft0~1_combout ),
	.datad(\acesso|map_ula|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftLeft0~13_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftLeft0~13 .lut_mask = 16'h7340;
defparam \acesso|map_ula|ShiftLeft0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N0
cycloneive_lcell_comb \acesso|map_ula|s[5]~172 (
// Equation(s):
// \acesso|map_ula|s[5]~172_combout  = (!\acesso|b_ula [3] & (!\acesso|b_ula [4] & (!\acesso|b_ula [5] & \acesso|map_ula|ShiftLeft0~13_combout )))

	.dataa(\acesso|b_ula [3]),
	.datab(\acesso|b_ula [4]),
	.datac(\acesso|b_ula [5]),
	.datad(\acesso|map_ula|ShiftLeft0~13_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[5]~172_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[5]~172 .lut_mask = 16'h0100;
defparam \acesso|map_ula|s[5]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N10
cycloneive_lcell_comb \acesso|map_ula|s[5]~75 (
// Equation(s):
// \acesso|map_ula|s[5]~75_combout  = (\acesso|map_ula|s[4]~176_combout  & ((\acesso|map_ula|s[4]~66_combout  & (\acesso|map_ula|ShiftRight0~37_combout )) # (!\acesso|map_ula|s[4]~66_combout  & ((\acesso|map_ula|s[5]~172_combout ))))) # 
// (!\acesso|map_ula|s[4]~176_combout  & (!\acesso|map_ula|s[4]~66_combout ))

	.dataa(\acesso|map_ula|s[4]~176_combout ),
	.datab(\acesso|map_ula|s[4]~66_combout ),
	.datac(\acesso|map_ula|ShiftRight0~37_combout ),
	.datad(\acesso|map_ula|s[5]~172_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[5]~75_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[5]~75 .lut_mask = 16'hB391;
defparam \acesso|map_ula|s[5]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N24
cycloneive_lcell_comb \acesso|map_ula|s[5]~76 (
// Equation(s):
// \acesso|map_ula|s[5]~76_combout  = (\acesso|map_ula|s[4]~65_combout  & (((\acesso|map_ula|s[5]~75_combout )))) # (!\acesso|map_ula|s[4]~65_combout  & ((\acesso|map_ula|s[5]~75_combout  & ((\acesso|map_ula|ShiftRight0~17_combout ))) # 
// (!\acesso|map_ula|s[5]~75_combout  & (\acesso|map_ula|ShiftRight0~21_combout ))))

	.dataa(\acesso|map_ula|ShiftRight0~21_combout ),
	.datab(\acesso|map_ula|s[4]~65_combout ),
	.datac(\acesso|map_ula|ShiftRight0~17_combout ),
	.datad(\acesso|map_ula|s[5]~75_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[5]~76_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[5]~76 .lut_mask = 16'hFC22;
defparam \acesso|map_ula|s[5]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N4
cycloneive_lcell_comb \acesso|map_ula|s[5]~77 (
// Equation(s):
// \acesso|map_ula|s[5]~77_combout  = (\acesso|map_ula|s[4]~70_combout  & (((\acesso|map_ula|s[4]~69_combout )))) # (!\acesso|map_ula|s[4]~70_combout  & ((\acesso|map_ula|s[4]~69_combout  & ((\acesso|map_ula|s[5]~76_combout ))) # 
// (!\acesso|map_ula|s[4]~69_combout  & (\acesso|a_ula [4]))))

	.dataa(\acesso|map_ula|s[4]~70_combout ),
	.datab(\acesso|a_ula [4]),
	.datac(\acesso|map_ula|s[5]~76_combout ),
	.datad(\acesso|map_ula|s[4]~69_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[5]~77_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[5]~77 .lut_mask = 16'hFA44;
defparam \acesso|map_ula|s[5]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N14
cycloneive_lcell_comb \acesso|map_ula|s[5]~78 (
// Equation(s):
// \acesso|map_ula|s[5]~78_combout  = (\acesso|a_ula [5] & ((\entrada|operacao [0] & ((!\acesso|b_ula [5]))) # (!\entrada|operacao [0] & ((\acesso|map_ula|s[2]~50_combout ) # (\acesso|b_ula [5]))))) # (!\acesso|a_ula [5] & ((\acesso|map_ula|s[2]~50_combout  
// & ((\acesso|b_ula [5]))) # (!\acesso|map_ula|s[2]~50_combout  & (\entrada|operacao [0]))))

	.dataa(\entrada|operacao [0]),
	.datab(\acesso|a_ula [5]),
	.datac(\acesso|map_ula|s[2]~50_combout ),
	.datad(\acesso|b_ula [5]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[5]~78_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[5]~78 .lut_mask = 16'h76CA;
defparam \acesso|map_ula|s[5]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N24
cycloneive_lcell_comb \acesso|map_ula|s[5]~79 (
// Equation(s):
// \acesso|map_ula|s[5]~79_combout  = (\acesso|map_ula|s[4]~70_combout  & ((\acesso|map_ula|s[5]~77_combout  & (\acesso|map_ula|s[5]~78_combout )) # (!\acesso|map_ula|s[5]~77_combout  & ((\acesso|a_ula [6]))))) # (!\acesso|map_ula|s[4]~70_combout  & 
// (\acesso|map_ula|s[5]~77_combout ))

	.dataa(\acesso|map_ula|s[4]~70_combout ),
	.datab(\acesso|map_ula|s[5]~77_combout ),
	.datac(\acesso|map_ula|s[5]~78_combout ),
	.datad(\acesso|a_ula [6]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[5]~79_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[5]~79 .lut_mask = 16'hE6C4;
defparam \acesso|map_ula|s[5]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N26
cycloneive_lcell_comb \acesso|map_ula|s[5]~80 (
// Equation(s):
// \acesso|map_ula|s[5]~80_combout  = (\acesso|map_ula|s[2]~54_combout  & (\acesso|map_ula|Add0~18_combout )) # (!\acesso|map_ula|s[2]~54_combout  & ((\acesso|map_ula|s[5]~79_combout )))

	.dataa(\acesso|map_ula|Add0~18_combout ),
	.datab(\acesso|map_ula|s[5]~79_combout ),
	.datac(gnd),
	.datad(\acesso|map_ula|s[2]~54_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[5]~80_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[5]~80 .lut_mask = 16'hAACC;
defparam \acesso|map_ula|s[5]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N20
cycloneive_lcell_comb \acesso|map_ula|s[5] (
// Equation(s):
// \acesso|map_ula|s [5] = (GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk ) & (\acesso|map_ula|s[5]~80_combout )) # (!GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk ) & ((\acesso|map_ula|s [5])))

	.dataa(\acesso|map_ula|s[5]~80_combout ),
	.datab(\acesso|map_ula|s [5]),
	.datac(gnd),
	.datad(\acesso|map_ula|s[15]~170clkctrl_outclk ),
	.cin(gnd),
	.combout(\acesso|map_ula|s [5]),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[5] .lut_mask = 16'hAACC;
defparam \acesso|map_ula|s[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N18
cycloneive_lcell_comb \acesso|addr_ram[5]~feeder (
// Equation(s):
// \acesso|addr_ram[5]~feeder_combout  = \acesso|map_ula|s [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|map_ula|s [5]),
	.cin(gnd),
	.combout(\acesso|addr_ram[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|addr_ram[5]~feeder .lut_mask = 16'hFF00;
defparam \acesso|addr_ram[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y25_N19
dffeas \acesso|addr_ram[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|addr_ram[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|addr_ram[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|addr_ram [5]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|addr_ram[5] .is_wysiwyg = "true";
defparam \acesso|addr_ram[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [5]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y31_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [5]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N8
cycloneive_lcell_comb \acesso|entrada_brg~38 (
// Equation(s):
// \acesso|entrada_brg~38_combout  = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53~portadataout ))) # 
// (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37~portadataout ))))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~38_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~38 .lut_mask = 16'hC840;
defparam \acesso|entrada_brg~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [5]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4421A002;
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [5]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N18
cycloneive_lcell_comb \acesso|entrada_brg~37 (
// Equation(s):
// \acesso|entrada_brg~37_combout  = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21~portadataout ))) # 
// (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5~portadataout ))))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~37_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~37 .lut_mask = 16'h3210;
defparam \acesso|entrada_brg~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N22
cycloneive_lcell_comb \acesso|entrada_brg~39 (
// Equation(s):
// \acesso|entrada_brg~39_combout  = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\acesso|entrada_brg~38_combout ) # (\acesso|entrada_brg~37_combout )))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\acesso|entrada_brg~38_combout ),
	.datad(\acesso|entrada_brg~37_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~39_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~39 .lut_mask = 16'h5550;
defparam \acesso|entrada_brg~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [5]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [5]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N4
cycloneive_lcell_comb \acesso|entrada_brg~41 (
// Equation(s):
// \acesso|entrada_brg~41_combout  = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85~portadataout ))) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69~portadataout ))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69~portadataout ),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~41_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~41 .lut_mask = 16'hFA50;
defparam \acesso|entrada_brg~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y37_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [5]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [5]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N6
cycloneive_lcell_comb \acesso|entrada_brg~40 (
// Equation(s):
// \acesso|entrada_brg~40_combout  = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117~portadataout ))) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101~portadataout ))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101~portadataout ),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~40_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~40 .lut_mask = 16'hFA50;
defparam \acesso|entrada_brg~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N26
cycloneive_lcell_comb \acesso|entrada_brg~42 (
// Equation(s):
// \acesso|entrada_brg~42_combout  = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\acesso|entrada_brg~40_combout ))) # 
// (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & (\acesso|entrada_brg~41_combout ))))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\acesso|entrada_brg~41_combout ),
	.datad(\acesso|entrada_brg~40_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~42_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~42 .lut_mask = 16'hC840;
defparam \acesso|entrada_brg~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N16
cycloneive_lcell_comb \acesso|entrada_brg~43 (
// Equation(s):
// \acesso|entrada_brg~43_combout  = (\acesso|Equal2~0_combout  & (((\acesso|map_ula|s [5])))) # (!\acesso|Equal2~0_combout  & ((\acesso|entrada_brg~39_combout ) # ((\acesso|entrada_brg~42_combout ))))

	.dataa(\acesso|entrada_brg~39_combout ),
	.datab(\acesso|Equal2~0_combout ),
	.datac(\acesso|map_ula|s [5]),
	.datad(\acesso|entrada_brg~42_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~43_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~43 .lut_mask = 16'hF3E2;
defparam \acesso|entrada_brg~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N12
cycloneive_lcell_comb \acesso|entrada_brg[5]~feeder (
// Equation(s):
// \acesso|entrada_brg[5]~feeder_combout  = \acesso|entrada_brg~43_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|entrada_brg~43_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg[5]~feeder .lut_mask = 16'hFF00;
defparam \acesso|entrada_brg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N13
dffeas \acesso|entrada_brg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|entrada_brg[5]~feeder_combout ),
	.asdata(\switches[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\entrada|ler_valor~q ),
	.ena(\acesso|entrada_brg[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|entrada_brg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|entrada_brg[5] .is_wysiwyg = "true";
defparam \acesso|entrada_brg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N10
cycloneive_lcell_comb \acesso|map_banco_regs|r1|saida~6 (
// Equation(s):
// \acesso|map_banco_regs|r1|saida~6_combout  = (\acesso|entrada_brg [5] & !\acesso|map_banco_regs|registrador_clear [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\acesso|entrada_brg [5]),
	.datad(\acesso|map_banco_regs|registrador_clear [0]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r1|saida~6_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r1|saida~6 .lut_mask = 16'h00F0;
defparam \acesso|map_banco_regs|r1|saida~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N11
dffeas \acesso|map_banco_regs|r7|saida[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|r1|saida~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|r7|saida[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r7|saida [5]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r7|saida[5] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r7|saida[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y28_N11
dffeas \acesso|map_banco_regs|r5|saida[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r5|saida[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r5|saida [5]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r5|saida[5] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r5|saida[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y28_N19
dffeas \acesso|map_banco_regs|r3|saida[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r3|saida[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r3|saida [5]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r3|saida[5] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r3|saida[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y28_N23
dffeas \acesso|map_banco_regs|r1|saida[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r1|saida[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r1|saida [5]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r1|saida[5] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r1|saida[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N22
cycloneive_lcell_comb \acesso|map_banco_regs|saida~28 (
// Equation(s):
// \acesso|map_banco_regs|saida~28_combout  = (\acesso|seletor_brg [2] & (((\acesso|seletor_brg [1])))) # (!\acesso|seletor_brg [2] & ((\acesso|seletor_brg [1] & (\acesso|map_banco_regs|r3|saida [5])) # (!\acesso|seletor_brg [1] & 
// ((\acesso|map_banco_regs|r1|saida [5])))))

	.dataa(\acesso|seletor_brg [2]),
	.datab(\acesso|map_banco_regs|r3|saida [5]),
	.datac(\acesso|map_banco_regs|r1|saida [5]),
	.datad(\acesso|seletor_brg [1]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~28_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~28 .lut_mask = 16'hEE50;
defparam \acesso|map_banco_regs|saida~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N10
cycloneive_lcell_comb \acesso|map_banco_regs|saida~29 (
// Equation(s):
// \acesso|map_banco_regs|saida~29_combout  = (\acesso|seletor_brg [2] & ((\acesso|map_banco_regs|saida~28_combout  & (\acesso|map_banco_regs|r7|saida [5])) # (!\acesso|map_banco_regs|saida~28_combout  & ((\acesso|map_banco_regs|r5|saida [5]))))) # 
// (!\acesso|seletor_brg [2] & (((\acesso|map_banco_regs|saida~28_combout ))))

	.dataa(\acesso|seletor_brg [2]),
	.datab(\acesso|map_banco_regs|r7|saida [5]),
	.datac(\acesso|map_banco_regs|r5|saida [5]),
	.datad(\acesso|map_banco_regs|saida~28_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~29_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~29 .lut_mask = 16'hDDA0;
defparam \acesso|map_banco_regs|saida~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N16
cycloneive_lcell_comb \acesso|map_banco_regs|r4|saida[5]~feeder (
// Equation(s):
// \acesso|map_banco_regs|r4|saida[5]~feeder_combout  = \acesso|map_banco_regs|r1|saida~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|map_banco_regs|r1|saida~6_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r4|saida[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r4|saida[5]~feeder .lut_mask = 16'hFF00;
defparam \acesso|map_banco_regs|r4|saida[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N17
dffeas \acesso|map_banco_regs|r4|saida[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|r4|saida[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|r4|saida[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r4|saida [5]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r4|saida[5] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r4|saida[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y29_N7
dffeas \acesso|map_banco_regs|r8|saida[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r8|saida[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r8|saida [5]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r8|saida[5] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r8|saida[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N28
cycloneive_lcell_comb \acesso|map_banco_regs|r6|saida[5]~feeder (
// Equation(s):
// \acesso|map_banco_regs|r6|saida[5]~feeder_combout  = \acesso|map_banco_regs|r1|saida~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|map_banco_regs|r1|saida~6_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r6|saida[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r6|saida[5]~feeder .lut_mask = 16'hFF00;
defparam \acesso|map_banco_regs|r6|saida[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N29
dffeas \acesso|map_banco_regs|r6|saida[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|r6|saida[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|r6|saida[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r6|saida [5]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r6|saida[5] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r6|saida[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y29_N17
dffeas \acesso|map_banco_regs|r2|saida[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r2|saida[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r2|saida [5]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r2|saida[5] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r2|saida[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N16
cycloneive_lcell_comb \acesso|map_banco_regs|saida~26 (
// Equation(s):
// \acesso|map_banco_regs|saida~26_combout  = (\acesso|seletor_brg [2] & ((\acesso|map_banco_regs|r6|saida [5]) # ((\acesso|seletor_brg [1])))) # (!\acesso|seletor_brg [2] & (((\acesso|map_banco_regs|r2|saida [5] & !\acesso|seletor_brg [1]))))

	.dataa(\acesso|map_banco_regs|r6|saida [5]),
	.datab(\acesso|seletor_brg [2]),
	.datac(\acesso|map_banco_regs|r2|saida [5]),
	.datad(\acesso|seletor_brg [1]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~26_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~26 .lut_mask = 16'hCCB8;
defparam \acesso|map_banco_regs|saida~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N6
cycloneive_lcell_comb \acesso|map_banco_regs|saida~27 (
// Equation(s):
// \acesso|map_banco_regs|saida~27_combout  = (\acesso|seletor_brg [1] & ((\acesso|map_banco_regs|saida~26_combout  & ((\acesso|map_banco_regs|r8|saida [5]))) # (!\acesso|map_banco_regs|saida~26_combout  & (\acesso|map_banco_regs|r4|saida [5])))) # 
// (!\acesso|seletor_brg [1] & (((\acesso|map_banco_regs|saida~26_combout ))))

	.dataa(\acesso|map_banco_regs|r4|saida [5]),
	.datab(\acesso|seletor_brg [1]),
	.datac(\acesso|map_banco_regs|r8|saida [5]),
	.datad(\acesso|map_banco_regs|saida~26_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~27_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~27 .lut_mask = 16'hF388;
defparam \acesso|map_banco_regs|saida~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N18
cycloneive_lcell_comb \acesso|map_banco_regs|saida~30 (
// Equation(s):
// \acesso|map_banco_regs|saida~30_combout  = (\acesso|seletor_brg [0] & ((\acesso|map_banco_regs|saida~27_combout ))) # (!\acesso|seletor_brg [0] & (\acesso|map_banco_regs|saida~29_combout ))

	.dataa(\acesso|map_banco_regs|saida~29_combout ),
	.datab(gnd),
	.datac(\acesso|seletor_brg [0]),
	.datad(\acesso|map_banco_regs|saida~27_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~30_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~30 .lut_mask = 16'hFA0A;
defparam \acesso|map_banco_regs|saida~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N19
dffeas \acesso|map_banco_regs|saida[5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|saida~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|saida[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|saida [5]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|saida[5] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|saida[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N4
cycloneive_lcell_comb \acesso|b_ula~6 (
// Equation(s):
// \acesso|b_ula~6_combout  = (\acesso|process_0~0_combout  & (\entrada|constante [5])) # (!\acesso|process_0~0_combout  & ((\acesso|map_banco_regs|saida [5])))

	.dataa(\entrada|constante [5]),
	.datab(\acesso|process_0~0_combout ),
	.datac(gnd),
	.datad(\acesso|map_banco_regs|saida [5]),
	.cin(gnd),
	.combout(\acesso|b_ula~6_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|b_ula~6 .lut_mask = 16'hBB88;
defparam \acesso|b_ula~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y28_N5
dffeas \acesso|b_ula[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|b_ula~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|b_ula[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|b_ula [5]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|b_ula[5] .is_wysiwyg = "true";
defparam \acesso|b_ula[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N30
cycloneive_lcell_comb \acesso|map_ula|s[2]~45 (
// Equation(s):
// \acesso|map_ula|s[2]~45_combout  = (!\acesso|b_ula [4] & (!\acesso|b_ula [5] & !\acesso|b_ula [3]))

	.dataa(\acesso|b_ula [4]),
	.datab(gnd),
	.datac(\acesso|b_ula [5]),
	.datad(\acesso|b_ula [3]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[2]~45_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[2]~45 .lut_mask = 16'h0005;
defparam \acesso|map_ula|s[2]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N26
cycloneive_lcell_comb \acesso|map_ula|s[3]~58 (
// Equation(s):
// \acesso|map_ula|s[3]~58_combout  = (!\acesso|b_ula [2] & (\acesso|map_ula|s[2]~45_combout  & ((\acesso|map_ula|ShiftLeft0~5_combout ) # (\acesso|map_ula|ShiftLeft0~4_combout ))))

	.dataa(\acesso|map_ula|ShiftLeft0~5_combout ),
	.datab(\acesso|b_ula [2]),
	.datac(\acesso|map_ula|s[2]~45_combout ),
	.datad(\acesso|map_ula|ShiftLeft0~4_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[3]~58_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[3]~58 .lut_mask = 16'h3020;
defparam \acesso|map_ula|s[3]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N8
cycloneive_lcell_comb \acesso|map_ula|s[3]~59 (
// Equation(s):
// \acesso|map_ula|s[3]~59_combout  = (\entrada|operacao [0] & (!\entrada|operacao [1])) # (!\entrada|operacao [0] & ((\entrada|operacao [1] & ((\acesso|a_ula [4]))) # (!\entrada|operacao [1] & (\acesso|a_ula [2]))))

	.dataa(\entrada|operacao [0]),
	.datab(\entrada|operacao [1]),
	.datac(\acesso|a_ula [2]),
	.datad(\acesso|a_ula [4]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[3]~59_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[3]~59 .lut_mask = 16'h7632;
defparam \acesso|map_ula|s[3]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N24
cycloneive_lcell_comb \acesso|map_ula|s[2]~47 (
// Equation(s):
// \acesso|map_ula|s[2]~47_combout  = (\entrada|operacao [0] & (((!\acesso|b_ula [4] & !\acesso|b_ula [5])) # (!\entrada|operacao [1])))

	.dataa(\acesso|b_ula [4]),
	.datab(\entrada|operacao [1]),
	.datac(\acesso|b_ula [5]),
	.datad(\entrada|operacao [0]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[2]~47_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[2]~47 .lut_mask = 16'h3700;
defparam \acesso|map_ula|s[2]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N0
cycloneive_lcell_comb \acesso|map_ula|ShiftRight0~14 (
// Equation(s):
// \acesso|map_ula|ShiftRight0~14_combout  = (\acesso|b_ula [0] & (\acesso|a_ula [4])) # (!\acesso|b_ula [0] & ((\acesso|a_ula [3])))

	.dataa(\acesso|a_ula [4]),
	.datab(gnd),
	.datac(\acesso|a_ula [3]),
	.datad(\acesso|b_ula [0]),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftRight0~14_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftRight0~14 .lut_mask = 16'hAAF0;
defparam \acesso|map_ula|ShiftRight0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N2
cycloneive_lcell_comb \acesso|map_ula|s[3]~56 (
// Equation(s):
// \acesso|map_ula|s[3]~56_combout  = (\acesso|map_ula|s[2]~42_combout  & (((\acesso|map_ula|s[2]~41_combout )))) # (!\acesso|map_ula|s[2]~42_combout  & ((\acesso|map_ula|s[2]~41_combout  & ((\acesso|map_ula|ShiftRight0~31_combout ))) # 
// (!\acesso|map_ula|s[2]~41_combout  & (\acesso|map_ula|ShiftRight0~14_combout ))))

	.dataa(\acesso|map_ula|s[2]~42_combout ),
	.datab(\acesso|map_ula|ShiftRight0~14_combout ),
	.datac(\acesso|map_ula|s[2]~41_combout ),
	.datad(\acesso|map_ula|ShiftRight0~31_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[3]~56_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[3]~56 .lut_mask = 16'hF4A4;
defparam \acesso|map_ula|s[3]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N28
cycloneive_lcell_comb \acesso|map_ula|s[3]~57 (
// Equation(s):
// \acesso|map_ula|s[3]~57_combout  = (\acesso|map_ula|s[2]~42_combout  & ((\acesso|map_ula|s[3]~56_combout  & ((\acesso|map_ula|ShiftRight0~35_combout ))) # (!\acesso|map_ula|s[3]~56_combout  & (\acesso|map_ula|ShiftRight0~16_combout )))) # 
// (!\acesso|map_ula|s[2]~42_combout  & (((\acesso|map_ula|s[3]~56_combout ))))

	.dataa(\acesso|map_ula|s[2]~42_combout ),
	.datab(\acesso|map_ula|ShiftRight0~16_combout ),
	.datac(\acesso|map_ula|ShiftRight0~35_combout ),
	.datad(\acesso|map_ula|s[3]~56_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[3]~57_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[3]~57 .lut_mask = 16'hF588;
defparam \acesso|map_ula|s[3]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N30
cycloneive_lcell_comb \acesso|map_ula|s[3]~60 (
// Equation(s):
// \acesso|map_ula|s[3]~60_combout  = (\acesso|map_ula|s[3]~59_combout  & ((\acesso|map_ula|s[3]~58_combout ) # ((!\acesso|map_ula|s[2]~47_combout )))) # (!\acesso|map_ula|s[3]~59_combout  & (((\acesso|map_ula|s[2]~47_combout  & 
// \acesso|map_ula|s[3]~57_combout ))))

	.dataa(\acesso|map_ula|s[3]~58_combout ),
	.datab(\acesso|map_ula|s[3]~59_combout ),
	.datac(\acesso|map_ula|s[2]~47_combout ),
	.datad(\acesso|map_ula|s[3]~57_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[3]~60_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[3]~60 .lut_mask = 16'hBC8C;
defparam \acesso|map_ula|s[3]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N12
cycloneive_lcell_comb \acesso|map_ula|s[3]~61 (
// Equation(s):
// \acesso|map_ula|s[3]~61_combout  = (\acesso|a_ula [3] & ((\acesso|b_ula [3] & ((!\entrada|operacao [0]))) # (!\acesso|b_ula [3] & ((\entrada|operacao [1]) # (\entrada|operacao [0])))))

	.dataa(\acesso|a_ula [3]),
	.datab(\entrada|operacao [1]),
	.datac(\acesso|b_ula [3]),
	.datad(\entrada|operacao [0]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[3]~61_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[3]~61 .lut_mask = 16'h0AA8;
defparam \acesso|map_ula|s[3]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N14
cycloneive_lcell_comb \acesso|map_ula|s[3]~62 (
// Equation(s):
// \acesso|map_ula|s[3]~62_combout  = (!\acesso|a_ula [3] & ((\acesso|map_ula|s[2]~50_combout  & (\acesso|b_ula [3])) # (!\acesso|map_ula|s[2]~50_combout  & ((\entrada|operacao [0])))))

	.dataa(\acesso|a_ula [3]),
	.datab(\acesso|map_ula|s[2]~50_combout ),
	.datac(\acesso|b_ula [3]),
	.datad(\entrada|operacao [0]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[3]~62_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[3]~62 .lut_mask = 16'h5140;
defparam \acesso|map_ula|s[3]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N24
cycloneive_lcell_comb \acesso|map_ula|s[3]~63 (
// Equation(s):
// \acesso|map_ula|s[3]~63_combout  = (\entrada|operacao [3] & (((\acesso|map_ula|s[3]~61_combout ) # (\acesso|map_ula|s[3]~62_combout )))) # (!\entrada|operacao [3] & (\acesso|map_ula|s[3]~60_combout ))

	.dataa(\entrada|operacao [3]),
	.datab(\acesso|map_ula|s[3]~60_combout ),
	.datac(\acesso|map_ula|s[3]~61_combout ),
	.datad(\acesso|map_ula|s[3]~62_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[3]~63_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[3]~63 .lut_mask = 16'hEEE4;
defparam \acesso|map_ula|s[3]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N12
cycloneive_lcell_comb \acesso|map_ula|Add0~8 (
// Equation(s):
// \acesso|map_ula|Add0~8_combout  = \acesso|map_ula|process_0~0_combout  $ (\acesso|b_ula [2])

	.dataa(\acesso|map_ula|process_0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|b_ula [2]),
	.cin(gnd),
	.combout(\acesso|map_ula|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|Add0~8 .lut_mask = 16'h55AA;
defparam \acesso|map_ula|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N20
cycloneive_lcell_comb \acesso|map_ula|Add0~6 (
// Equation(s):
// \acesso|map_ula|Add0~6_combout  = ((\acesso|map_ula|Add0~5_combout  $ (\acesso|a_ula [1] $ (!\acesso|map_ula|Add0~4 )))) # (GND)
// \acesso|map_ula|Add0~7  = CARRY((\acesso|map_ula|Add0~5_combout  & ((\acesso|a_ula [1]) # (!\acesso|map_ula|Add0~4 ))) # (!\acesso|map_ula|Add0~5_combout  & (\acesso|a_ula [1] & !\acesso|map_ula|Add0~4 )))

	.dataa(\acesso|map_ula|Add0~5_combout ),
	.datab(\acesso|a_ula [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\acesso|map_ula|Add0~4 ),
	.combout(\acesso|map_ula|Add0~6_combout ),
	.cout(\acesso|map_ula|Add0~7 ));
// synopsys translate_off
defparam \acesso|map_ula|Add0~6 .lut_mask = 16'h698E;
defparam \acesso|map_ula|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N22
cycloneive_lcell_comb \acesso|map_ula|Add0~9 (
// Equation(s):
// \acesso|map_ula|Add0~9_combout  = (\acesso|map_ula|Add0~8_combout  & ((\acesso|a_ula [2] & (\acesso|map_ula|Add0~7  & VCC)) # (!\acesso|a_ula [2] & (!\acesso|map_ula|Add0~7 )))) # (!\acesso|map_ula|Add0~8_combout  & ((\acesso|a_ula [2] & 
// (!\acesso|map_ula|Add0~7 )) # (!\acesso|a_ula [2] & ((\acesso|map_ula|Add0~7 ) # (GND)))))
// \acesso|map_ula|Add0~10  = CARRY((\acesso|map_ula|Add0~8_combout  & (!\acesso|a_ula [2] & !\acesso|map_ula|Add0~7 )) # (!\acesso|map_ula|Add0~8_combout  & ((!\acesso|map_ula|Add0~7 ) # (!\acesso|a_ula [2]))))

	.dataa(\acesso|map_ula|Add0~8_combout ),
	.datab(\acesso|a_ula [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\acesso|map_ula|Add0~7 ),
	.combout(\acesso|map_ula|Add0~9_combout ),
	.cout(\acesso|map_ula|Add0~10 ));
// synopsys translate_off
defparam \acesso|map_ula|Add0~9 .lut_mask = 16'h9617;
defparam \acesso|map_ula|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N24
cycloneive_lcell_comb \acesso|map_ula|Add0~12 (
// Equation(s):
// \acesso|map_ula|Add0~12_combout  = ((\acesso|map_ula|Add0~11_combout  $ (\acesso|a_ula [3] $ (!\acesso|map_ula|Add0~10 )))) # (GND)
// \acesso|map_ula|Add0~13  = CARRY((\acesso|map_ula|Add0~11_combout  & ((\acesso|a_ula [3]) # (!\acesso|map_ula|Add0~10 ))) # (!\acesso|map_ula|Add0~11_combout  & (\acesso|a_ula [3] & !\acesso|map_ula|Add0~10 )))

	.dataa(\acesso|map_ula|Add0~11_combout ),
	.datab(\acesso|a_ula [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\acesso|map_ula|Add0~10 ),
	.combout(\acesso|map_ula|Add0~12_combout ),
	.cout(\acesso|map_ula|Add0~13 ));
// synopsys translate_off
defparam \acesso|map_ula|Add0~12 .lut_mask = 16'h698E;
defparam \acesso|map_ula|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N10
cycloneive_lcell_comb \acesso|map_ula|s[3]~64 (
// Equation(s):
// \acesso|map_ula|s[3]~64_combout  = (\acesso|map_ula|s[2]~54_combout  & ((\acesso|map_ula|Add0~12_combout ))) # (!\acesso|map_ula|s[2]~54_combout  & (\acesso|map_ula|s[3]~63_combout ))

	.dataa(gnd),
	.datab(\acesso|map_ula|s[3]~63_combout ),
	.datac(\acesso|map_ula|Add0~12_combout ),
	.datad(\acesso|map_ula|s[2]~54_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[3]~64_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[3]~64 .lut_mask = 16'hF0CC;
defparam \acesso|map_ula|s[3]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N18
cycloneive_lcell_comb \acesso|map_ula|s[3] (
// Equation(s):
// \acesso|map_ula|s [3] = (GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk ) & (\acesso|map_ula|s[3]~64_combout )) # (!GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk ) & ((\acesso|map_ula|s [3])))

	.dataa(\acesso|map_ula|s[3]~64_combout ),
	.datab(\acesso|map_ula|s [3]),
	.datac(gnd),
	.datad(\acesso|map_ula|s[15]~170clkctrl_outclk ),
	.cin(gnd),
	.combout(\acesso|map_ula|s [3]),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[3] .lut_mask = 16'hAACC;
defparam \acesso|map_ula|s[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N20
cycloneive_lcell_comb \acesso|addr_ram[3]~feeder (
// Equation(s):
// \acesso|addr_ram[3]~feeder_combout  = \acesso|map_ula|s [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|map_ula|s [3]),
	.cin(gnd),
	.combout(\acesso|addr_ram[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|addr_ram[3]~feeder .lut_mask = 16'hFF00;
defparam \acesso|addr_ram[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y28_N21
dffeas \acesso|addr_ram[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|addr_ram[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|addr_ram[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|addr_ram [3]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|addr_ram[3] .is_wysiwyg = "true";
defparam \acesso|addr_ram[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y30_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [14]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y41_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [14]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126 .port_a_first_bit_number = 14;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N26
cycloneive_lcell_comb \acesso|entrada_brg~104 (
// Equation(s):
// \acesso|entrada_brg~104_combout  = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126~portadataout ))) # 
// (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110~portadataout ))))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110~portadataout ),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~104_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~104 .lut_mask = 16'hA808;
defparam \acesso|entrada_brg~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y39_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [14]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94 .port_a_first_bit_number = 14;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y27_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [14]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N20
cycloneive_lcell_comb \acesso|entrada_brg~103 (
// Equation(s):
// \acesso|entrada_brg~103_combout  = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94~portadataout )) # 
// (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78~portadataout )))))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94~portadataout ),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~103_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~103 .lut_mask = 16'h5140;
defparam \acesso|entrada_brg~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N4
cycloneive_lcell_comb \acesso|entrada_brg~105 (
// Equation(s):
// \acesso|entrada_brg~105_combout  = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\acesso|entrada_brg~104_combout ) # (\acesso|entrada_brg~103_combout )))

	.dataa(gnd),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\acesso|entrada_brg~104_combout ),
	.datad(\acesso|entrada_brg~103_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~105_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~105 .lut_mask = 16'hCCC0;
defparam \acesso|entrada_brg~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [14]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEE7EAAD;
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [14]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 14;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N8
cycloneive_lcell_comb \acesso|entrada_brg~100 (
// Equation(s):
// \acesso|entrada_brg~100_combout  = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30~portadataout ))) # 
// (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14~portadataout ))))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~100_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~100 .lut_mask = 16'h3210;
defparam \acesso|entrada_brg~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [14]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y35_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [14]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N10
cycloneive_lcell_comb \acesso|entrada_brg~101 (
// Equation(s):
// \acesso|entrada_brg~101_combout  = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62~portadataout ))) # 
// (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46~portadataout ))))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46~portadataout ),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~101_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~101 .lut_mask = 16'hC840;
defparam \acesso|entrada_brg~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N28
cycloneive_lcell_comb \acesso|entrada_brg~102 (
// Equation(s):
// \acesso|entrada_brg~102_combout  = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\acesso|entrada_brg~100_combout ) # (\acesso|entrada_brg~101_combout )))

	.dataa(gnd),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\acesso|entrada_brg~100_combout ),
	.datad(\acesso|entrada_brg~101_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~102_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~102 .lut_mask = 16'h3330;
defparam \acesso|entrada_brg~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N10
cycloneive_lcell_comb \acesso|entrada_brg~106 (
// Equation(s):
// \acesso|entrada_brg~106_combout  = (\acesso|Equal2~0_combout  & (\acesso|map_ula|s [14])) # (!\acesso|Equal2~0_combout  & (((\acesso|entrada_brg~105_combout ) # (\acesso|entrada_brg~102_combout ))))

	.dataa(\acesso|Equal2~0_combout ),
	.datab(\acesso|map_ula|s [14]),
	.datac(\acesso|entrada_brg~105_combout ),
	.datad(\acesso|entrada_brg~102_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~106_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~106 .lut_mask = 16'hDDD8;
defparam \acesso|entrada_brg~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N12
cycloneive_lcell_comb \acesso|entrada_brg[14]~feeder (
// Equation(s):
// \acesso|entrada_brg[14]~feeder_combout  = \acesso|entrada_brg~106_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|entrada_brg~106_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg[14]~feeder .lut_mask = 16'hFF00;
defparam \acesso|entrada_brg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N13
dffeas \acesso|entrada_brg[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|entrada_brg[14]~feeder_combout ),
	.asdata(\switches[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\entrada|ler_valor~q ),
	.ena(\acesso|entrada_brg[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|entrada_brg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|entrada_brg[14] .is_wysiwyg = "true";
defparam \acesso|entrada_brg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N12
cycloneive_lcell_comb \acesso|map_banco_regs|r1|saida~15 (
// Equation(s):
// \acesso|map_banco_regs|r1|saida~15_combout  = (\acesso|entrada_brg [14] & !\acesso|map_banco_regs|registrador_clear [0])

	.dataa(\acesso|entrada_brg [14]),
	.datab(gnd),
	.datac(\acesso|map_banco_regs|registrador_clear [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r1|saida~15_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r1|saida~15 .lut_mask = 16'h0A0A;
defparam \acesso|map_banco_regs|r1|saida~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N12
cycloneive_lcell_comb \acesso|map_banco_regs|r4|saida[14]~feeder (
// Equation(s):
// \acesso|map_banco_regs|r4|saida[14]~feeder_combout  = \acesso|map_banco_regs|r1|saida~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|map_banco_regs|r1|saida~15_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r4|saida[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r4|saida[14]~feeder .lut_mask = 16'hFF00;
defparam \acesso|map_banco_regs|r4|saida[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N13
dffeas \acesso|map_banco_regs|r4|saida[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|r4|saida[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|r4|saida[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r4|saida [14]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r4|saida[14] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r4|saida[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y29_N23
dffeas \acesso|map_banco_regs|r8|saida[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r8|saida[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r8|saida [14]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r8|saida[14] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r8|saida[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N2
cycloneive_lcell_comb \acesso|map_banco_regs|r6|saida[14]~feeder (
// Equation(s):
// \acesso|map_banco_regs|r6|saida[14]~feeder_combout  = \acesso|map_banco_regs|r1|saida~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|map_banco_regs|r1|saida~15_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r6|saida[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r6|saida[14]~feeder .lut_mask = 16'hFF00;
defparam \acesso|map_banco_regs|r6|saida[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N3
dffeas \acesso|map_banco_regs|r6|saida[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|r6|saida[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|r6|saida[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r6|saida [14]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r6|saida[14] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r6|saida[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y29_N21
dffeas \acesso|map_banco_regs|r2|saida[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r2|saida[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r2|saida [14]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r2|saida[14] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r2|saida[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N20
cycloneive_lcell_comb \acesso|map_banco_regs|saida~71 (
// Equation(s):
// \acesso|map_banco_regs|saida~71_combout  = (\acesso|seletor_brg [2] & ((\acesso|map_banco_regs|r6|saida [14]) # ((\acesso|seletor_brg [1])))) # (!\acesso|seletor_brg [2] & (((\acesso|map_banco_regs|r2|saida [14] & !\acesso|seletor_brg [1]))))

	.dataa(\acesso|map_banco_regs|r6|saida [14]),
	.datab(\acesso|seletor_brg [2]),
	.datac(\acesso|map_banco_regs|r2|saida [14]),
	.datad(\acesso|seletor_brg [1]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~71_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~71 .lut_mask = 16'hCCB8;
defparam \acesso|map_banco_regs|saida~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N22
cycloneive_lcell_comb \acesso|map_banco_regs|saida~72 (
// Equation(s):
// \acesso|map_banco_regs|saida~72_combout  = (\acesso|seletor_brg [1] & ((\acesso|map_banco_regs|saida~71_combout  & ((\acesso|map_banco_regs|r8|saida [14]))) # (!\acesso|map_banco_regs|saida~71_combout  & (\acesso|map_banco_regs|r4|saida [14])))) # 
// (!\acesso|seletor_brg [1] & (((\acesso|map_banco_regs|saida~71_combout ))))

	.dataa(\acesso|map_banco_regs|r4|saida [14]),
	.datab(\acesso|seletor_brg [1]),
	.datac(\acesso|map_banco_regs|r8|saida [14]),
	.datad(\acesso|map_banco_regs|saida~71_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~72_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~72 .lut_mask = 16'hF388;
defparam \acesso|map_banco_regs|saida~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N13
dffeas \acesso|map_banco_regs|r7|saida[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|r1|saida~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|r7|saida[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r7|saida [14]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r7|saida[14] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r7|saida[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N22
cycloneive_lcell_comb \acesso|map_banco_regs|r5|saida[14]~feeder (
// Equation(s):
// \acesso|map_banco_regs|r5|saida[14]~feeder_combout  = \acesso|map_banco_regs|r1|saida~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|map_banco_regs|r1|saida~15_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r5|saida[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r5|saida[14]~feeder .lut_mask = 16'hFF00;
defparam \acesso|map_banco_regs|r5|saida[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N23
dffeas \acesso|map_banco_regs|r5|saida[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|r5|saida[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|r5|saida[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r5|saida [14]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r5|saida[14] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r5|saida[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y28_N9
dffeas \acesso|map_banco_regs|r3|saida[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r3|saida[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r3|saida [14]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r3|saida[14] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r3|saida[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y28_N17
dffeas \acesso|map_banco_regs|r1|saida[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r1|saida[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r1|saida [14]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r1|saida[14] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r1|saida[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N16
cycloneive_lcell_comb \acesso|map_banco_regs|saida~73 (
// Equation(s):
// \acesso|map_banco_regs|saida~73_combout  = (\acesso|seletor_brg [2] & (((\acesso|seletor_brg [1])))) # (!\acesso|seletor_brg [2] & ((\acesso|seletor_brg [1] & (\acesso|map_banco_regs|r3|saida [14])) # (!\acesso|seletor_brg [1] & 
// ((\acesso|map_banco_regs|r1|saida [14])))))

	.dataa(\acesso|map_banco_regs|r3|saida [14]),
	.datab(\acesso|seletor_brg [2]),
	.datac(\acesso|map_banco_regs|r1|saida [14]),
	.datad(\acesso|seletor_brg [1]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~73_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~73 .lut_mask = 16'hEE30;
defparam \acesso|map_banco_regs|saida~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N10
cycloneive_lcell_comb \acesso|map_banco_regs|saida~74 (
// Equation(s):
// \acesso|map_banco_regs|saida~74_combout  = (\acesso|map_banco_regs|saida~73_combout  & ((\acesso|map_banco_regs|r7|saida [14]) # ((!\acesso|seletor_brg [2])))) # (!\acesso|map_banco_regs|saida~73_combout  & (((\acesso|map_banco_regs|r5|saida [14] & 
// \acesso|seletor_brg [2]))))

	.dataa(\acesso|map_banco_regs|r7|saida [14]),
	.datab(\acesso|map_banco_regs|r5|saida [14]),
	.datac(\acesso|map_banco_regs|saida~73_combout ),
	.datad(\acesso|seletor_brg [2]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~74_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~74 .lut_mask = 16'hACF0;
defparam \acesso|map_banco_regs|saida~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N14
cycloneive_lcell_comb \acesso|map_banco_regs|saida~75 (
// Equation(s):
// \acesso|map_banco_regs|saida~75_combout  = (\acesso|seletor_brg [0] & (\acesso|map_banco_regs|saida~72_combout )) # (!\acesso|seletor_brg [0] & ((\acesso|map_banco_regs|saida~74_combout )))

	.dataa(gnd),
	.datab(\acesso|seletor_brg [0]),
	.datac(\acesso|map_banco_regs|saida~72_combout ),
	.datad(\acesso|map_banco_regs|saida~74_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~75_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~75 .lut_mask = 16'hF3C0;
defparam \acesso|map_banco_regs|saida~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y27_N15
dffeas \acesso|map_banco_regs|saida[14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|saida~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|saida[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|saida [14]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|saida[14] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|saida[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y26_N27
dffeas \acesso|a_ula[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|saida [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|a_ula[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|a_ula [14]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|a_ula[14] .is_wysiwyg = "true";
defparam \acesso|a_ula[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N22
cycloneive_lcell_comb \acesso|map_ula|s[0]~149 (
// Equation(s):
// \acesso|map_ula|s[0]~149_combout  = (!\entrada|operacao [1] & ((\acesso|b_ula [0] & ((\acesso|a_ula [13]))) # (!\acesso|b_ula [0] & (\acesso|a_ula [14]))))

	.dataa(\acesso|b_ula [0]),
	.datab(\acesso|a_ula [14]),
	.datac(\acesso|a_ula [13]),
	.datad(\entrada|operacao [1]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[0]~149_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[0]~149 .lut_mask = 16'h00E4;
defparam \acesso|map_ula|s[0]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N24
cycloneive_lcell_comb \acesso|map_ula|s[0]~148 (
// Equation(s):
// \acesso|map_ula|s[0]~148_combout  = (\entrada|operacao [1] & ((\acesso|b_ula [0] & ((\acesso|a_ula [15]))) # (!\acesso|b_ula [0] & (\acesso|a_ula [14]))))

	.dataa(\acesso|b_ula [0]),
	.datab(\acesso|a_ula [14]),
	.datac(\acesso|a_ula [15]),
	.datad(\entrada|operacao [1]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[0]~148_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[0]~148 .lut_mask = 16'hE400;
defparam \acesso|map_ula|s[0]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N28
cycloneive_lcell_comb \acesso|map_ula|s[0]~150 (
// Equation(s):
// \acesso|map_ula|s[0]~150_combout  = (\acesso|map_ula|ShiftRight0~23_combout  & (!\acesso|b_ula [3] & ((\acesso|map_ula|s[0]~149_combout ) # (\acesso|map_ula|s[0]~148_combout ))))

	.dataa(\acesso|map_ula|ShiftRight0~23_combout ),
	.datab(\acesso|b_ula [3]),
	.datac(\acesso|map_ula|s[0]~149_combout ),
	.datad(\acesso|map_ula|s[0]~148_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[0]~150_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[0]~150 .lut_mask = 16'h2220;
defparam \acesso|map_ula|s[0]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N4
cycloneive_lcell_comb \acesso|map_ula|s[0]~152 (
// Equation(s):
// \acesso|map_ula|s[0]~152_combout  = (\acesso|b_ula [3] & (\acesso|map_ula|ShiftLeft0~15_combout )) # (!\acesso|b_ula [3] & (((\acesso|b_ula [1] & \acesso|map_ula|ShiftLeft0~30_combout ))))

	.dataa(\acesso|map_ula|ShiftLeft0~15_combout ),
	.datab(\acesso|b_ula [3]),
	.datac(\acesso|b_ula [1]),
	.datad(\acesso|map_ula|ShiftLeft0~30_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[0]~152_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[0]~152 .lut_mask = 16'hB888;
defparam \acesso|map_ula|s[0]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N18
cycloneive_lcell_comb \acesso|map_ula|s[0]~151 (
// Equation(s):
// \acesso|map_ula|s[0]~151_combout  = (\acesso|b_ula [2] & ((\acesso|b_ula [3] & (\acesso|map_ula|ShiftLeft0~3_combout )) # (!\acesso|b_ula [3] & ((\acesso|map_ula|ShiftLeft0~26_combout )))))

	.dataa(\acesso|b_ula [2]),
	.datab(\acesso|b_ula [3]),
	.datac(\acesso|map_ula|ShiftLeft0~3_combout ),
	.datad(\acesso|map_ula|ShiftLeft0~26_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[0]~151_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[0]~151 .lut_mask = 16'hA280;
defparam \acesso|map_ula|s[0]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N10
cycloneive_lcell_comb \acesso|map_ula|s[0]~153 (
// Equation(s):
// \acesso|map_ula|s[0]~153_combout  = (!\entrada|operacao [1] & ((\acesso|map_ula|s[0]~151_combout ) # ((!\acesso|b_ula [2] & \acesso|map_ula|s[0]~152_combout ))))

	.dataa(\entrada|operacao [1]),
	.datab(\acesso|b_ula [2]),
	.datac(\acesso|map_ula|s[0]~152_combout ),
	.datad(\acesso|map_ula|s[0]~151_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[0]~153_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[0]~153 .lut_mask = 16'h5510;
defparam \acesso|map_ula|s[0]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N12
cycloneive_lcell_comb \acesso|map_ula|s[14]~154 (
// Equation(s):
// \acesso|map_ula|s[14]~154_combout  = (!\acesso|map_ula|ShiftLeft0~0_combout  & (\entrada|operacao [0] & ((\acesso|map_ula|s[0]~150_combout ) # (\acesso|map_ula|s[0]~153_combout ))))

	.dataa(\acesso|map_ula|s[0]~150_combout ),
	.datab(\acesso|map_ula|ShiftLeft0~0_combout ),
	.datac(\entrada|operacao [0]),
	.datad(\acesso|map_ula|s[0]~153_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[14]~154_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[14]~154 .lut_mask = 16'h3020;
defparam \acesso|map_ula|s[14]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N12
cycloneive_lcell_comb \acesso|b_ula~15 (
// Equation(s):
// \acesso|b_ula~15_combout  = (!\entrada|operacao [2] & (\acesso|map_banco_regs|saida [14] & ((\entrada|operacao [3]) # (!\entrada|operacao [0]))))

	.dataa(\entrada|operacao [3]),
	.datab(\entrada|operacao [2]),
	.datac(\entrada|operacao [0]),
	.datad(\acesso|map_banco_regs|saida [14]),
	.cin(gnd),
	.combout(\acesso|b_ula~15_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|b_ula~15 .lut_mask = 16'h2300;
defparam \acesso|b_ula~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y25_N13
dffeas \acesso|b_ula[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|b_ula~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|b_ula[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|b_ula [14]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|b_ula[14] .is_wysiwyg = "true";
defparam \acesso|b_ula[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N20
cycloneive_lcell_comb \acesso|map_ula|Add0~44 (
// Equation(s):
// \acesso|map_ula|Add0~44_combout  = \acesso|map_ula|process_0~0_combout  $ (\acesso|b_ula [14])

	.dataa(\acesso|map_ula|process_0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|b_ula [14]),
	.cin(gnd),
	.combout(\acesso|map_ula|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|Add0~44 .lut_mask = 16'h55AA;
defparam \acesso|map_ula|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N2
cycloneive_lcell_comb \acesso|b_ula~14 (
// Equation(s):
// \acesso|b_ula~14_combout  = (!\entrada|operacao [2] & (\acesso|map_banco_regs|saida [13] & ((\entrada|operacao [3]) # (!\entrada|operacao [0]))))

	.dataa(\entrada|operacao [0]),
	.datab(\entrada|operacao [3]),
	.datac(\entrada|operacao [2]),
	.datad(\acesso|map_banco_regs|saida [13]),
	.cin(gnd),
	.combout(\acesso|b_ula~14_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|b_ula~14 .lut_mask = 16'h0D00;
defparam \acesso|b_ula~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y24_N3
dffeas \acesso|b_ula[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|b_ula~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|b_ula[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|b_ula [13]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|b_ula[13] .is_wysiwyg = "true";
defparam \acesso|b_ula[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N30
cycloneive_lcell_comb \acesso|map_ula|Add0~41 (
// Equation(s):
// \acesso|map_ula|Add0~41_combout  = \acesso|map_ula|process_0~0_combout  $ (\acesso|b_ula [13])

	.dataa(\acesso|map_ula|process_0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|b_ula [13]),
	.cin(gnd),
	.combout(\acesso|map_ula|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|Add0~41 .lut_mask = 16'h55AA;
defparam \acesso|map_ula|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N12
cycloneive_lcell_comb \acesso|map_ula|Add0~42 (
// Equation(s):
// \acesso|map_ula|Add0~42_combout  = ((\acesso|a_ula [13] $ (\acesso|map_ula|Add0~41_combout  $ (!\acesso|map_ula|Add0~40 )))) # (GND)
// \acesso|map_ula|Add0~43  = CARRY((\acesso|a_ula [13] & ((\acesso|map_ula|Add0~41_combout ) # (!\acesso|map_ula|Add0~40 ))) # (!\acesso|a_ula [13] & (\acesso|map_ula|Add0~41_combout  & !\acesso|map_ula|Add0~40 )))

	.dataa(\acesso|a_ula [13]),
	.datab(\acesso|map_ula|Add0~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\acesso|map_ula|Add0~40 ),
	.combout(\acesso|map_ula|Add0~42_combout ),
	.cout(\acesso|map_ula|Add0~43 ));
// synopsys translate_off
defparam \acesso|map_ula|Add0~42 .lut_mask = 16'h698E;
defparam \acesso|map_ula|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N14
cycloneive_lcell_comb \acesso|map_ula|Add0~45 (
// Equation(s):
// \acesso|map_ula|Add0~45_combout  = (\acesso|a_ula [14] & ((\acesso|map_ula|Add0~44_combout  & (\acesso|map_ula|Add0~43  & VCC)) # (!\acesso|map_ula|Add0~44_combout  & (!\acesso|map_ula|Add0~43 )))) # (!\acesso|a_ula [14] & 
// ((\acesso|map_ula|Add0~44_combout  & (!\acesso|map_ula|Add0~43 )) # (!\acesso|map_ula|Add0~44_combout  & ((\acesso|map_ula|Add0~43 ) # (GND)))))
// \acesso|map_ula|Add0~46  = CARRY((\acesso|a_ula [14] & (!\acesso|map_ula|Add0~44_combout  & !\acesso|map_ula|Add0~43 )) # (!\acesso|a_ula [14] & ((!\acesso|map_ula|Add0~43 ) # (!\acesso|map_ula|Add0~44_combout ))))

	.dataa(\acesso|a_ula [14]),
	.datab(\acesso|map_ula|Add0~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\acesso|map_ula|Add0~43 ),
	.combout(\acesso|map_ula|Add0~45_combout ),
	.cout(\acesso|map_ula|Add0~46 ));
// synopsys translate_off
defparam \acesso|map_ula|Add0~45 .lut_mask = 16'h9617;
defparam \acesso|map_ula|Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N20
cycloneive_lcell_comb \acesso|map_ula|s[14]~155 (
// Equation(s):
// \acesso|map_ula|s[14]~155_combout  = (!\entrada|operacao [0] & ((\entrada|operacao [1] & (\acesso|a_ula [15])) # (!\entrada|operacao [1] & ((\acesso|a_ula [13])))))

	.dataa(\acesso|a_ula [15]),
	.datab(\acesso|a_ula [13]),
	.datac(\entrada|operacao [0]),
	.datad(\entrada|operacao [1]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[14]~155_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[14]~155 .lut_mask = 16'h0A0C;
defparam \acesso|map_ula|s[14]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N22
cycloneive_lcell_comb \acesso|map_ula|s[14]~156 (
// Equation(s):
// \acesso|map_ula|s[14]~156_combout  = (\entrada|operacao [2] & ((\acesso|map_ula|s[14]~154_combout ) # ((\acesso|map_ula|s[14]~155_combout )))) # (!\entrada|operacao [2] & (((\acesso|map_ula|Add0~45_combout ))))

	.dataa(\acesso|map_ula|s[14]~154_combout ),
	.datab(\entrada|operacao [2]),
	.datac(\acesso|map_ula|Add0~45_combout ),
	.datad(\acesso|map_ula|s[14]~155_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[14]~156_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[14]~156 .lut_mask = 16'hFCB8;
defparam \acesso|map_ula|s[14]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N8
cycloneive_lcell_comb \acesso|map_ula|s[14]~145 (
// Equation(s):
// \acesso|map_ula|s[14]~145_combout  = (\acesso|b_ula [14] $ (\acesso|a_ula [14])) # (!\entrada|operacao [0])

	.dataa(\acesso|b_ula [14]),
	.datab(\acesso|a_ula [14]),
	.datac(gnd),
	.datad(\entrada|operacao [0]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[14]~145_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[14]~145 .lut_mask = 16'h66FF;
defparam \acesso|map_ula|s[14]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N14
cycloneive_lcell_comb \acesso|map_ula|s[14]~144 (
// Equation(s):
// \acesso|map_ula|s[14]~144_combout  = (\acesso|b_ula [14] & ((\entrada|operacao [0] & ((!\acesso|a_ula [14]))) # (!\entrada|operacao [0] & ((\entrada|operacao [1]) # (\acesso|a_ula [14]))))) # (!\acesso|b_ula [14] & ((\entrada|operacao [1] & 
// ((\acesso|a_ula [14]))) # (!\entrada|operacao [1] & (\entrada|operacao [0]))))

	.dataa(\acesso|b_ula [14]),
	.datab(\entrada|operacao [0]),
	.datac(\entrada|operacao [1]),
	.datad(\acesso|a_ula [14]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[14]~144_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[14]~144 .lut_mask = 16'h76AC;
defparam \acesso|map_ula|s[14]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N6
cycloneive_lcell_comb \acesso|map_ula|s[14]~146 (
// Equation(s):
// \acesso|map_ula|s[14]~146_combout  = (\entrada|operacao [2] & (\acesso|map_ula|s[14]~145_combout )) # (!\entrada|operacao [2] & ((\acesso|map_ula|s[14]~144_combout )))

	.dataa(\acesso|map_ula|s[14]~145_combout ),
	.datab(gnd),
	.datac(\acesso|map_ula|s[14]~144_combout ),
	.datad(\entrada|operacao [2]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[14]~146_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[14]~146 .lut_mask = 16'hAAF0;
defparam \acesso|map_ula|s[14]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N14
cycloneive_lcell_comb \acesso|map_ula|s[14]~147 (
// Equation(s):
// \acesso|map_ula|s[14]~147_combout  = (\acesso|map_ula|s[14]~146_combout  & (((\acesso|map_ula|Add0~45_combout ) # (\entrada|operacao [0])) # (!\entrada|operacao [2])))

	.dataa(\entrada|operacao [2]),
	.datab(\acesso|map_ula|s[14]~146_combout ),
	.datac(\acesso|map_ula|Add0~45_combout ),
	.datad(\entrada|operacao [0]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[14]~147_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[14]~147 .lut_mask = 16'hCCC4;
defparam \acesso|map_ula|s[14]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N12
cycloneive_lcell_comb \acesso|map_ula|s[14]~157 (
// Equation(s):
// \acesso|map_ula|s[14]~157_combout  = (\entrada|operacao [3] & ((\acesso|map_ula|s[14]~147_combout ))) # (!\entrada|operacao [3] & (\acesso|map_ula|s[14]~156_combout ))

	.dataa(\entrada|operacao [3]),
	.datab(\acesso|map_ula|s[14]~156_combout ),
	.datac(\acesso|map_ula|s[14]~147_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\acesso|map_ula|s[14]~157_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[14]~157 .lut_mask = 16'hE4E4;
defparam \acesso|map_ula|s[14]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N18
cycloneive_lcell_comb \acesso|map_ula|s[14] (
// Equation(s):
// \acesso|map_ula|s [14] = (GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk ) & ((\acesso|map_ula|s[14]~157_combout ))) # (!GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk ) & (\acesso|map_ula|s [14]))

	.dataa(gnd),
	.datab(\acesso|map_ula|s [14]),
	.datac(\acesso|map_ula|s[14]~157_combout ),
	.datad(\acesso|map_ula|s[15]~170clkctrl_outclk ),
	.cin(gnd),
	.combout(\acesso|map_ula|s [14]),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[14] .lut_mask = 16'hF0CC;
defparam \acesso|map_ula|s[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N29
dffeas \acesso|addr_ram[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_ula|s [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|addr_ram[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|addr_ram [14]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|addr_ram[14] .is_wysiwyg = "true";
defparam \acesso|addr_ram[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y29_N5
dffeas \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|addr_ram [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N20
cycloneive_lcell_comb \acesso|data_in_ram[0]~feeder (
// Equation(s):
// \acesso|data_in_ram[0]~feeder_combout  = \acesso|map_banco_regs|saida [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|map_banco_regs|saida [0]),
	.cin(gnd),
	.combout(\acesso|data_in_ram[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|data_in_ram[0]~feeder .lut_mask = 16'hFF00;
defparam \acesso|data_in_ram[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y27_N21
dffeas \acesso|data_in_ram[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|data_in_ram[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|data_in_ram[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|data_in_ram [0]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|data_in_ram[0] .is_wysiwyg = "true";
defparam \acesso|data_in_ram[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [0]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [0]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N30
cycloneive_lcell_comb \acesso|entrada_brg~3 (
// Equation(s):
// \acesso|entrada_brg~3_combout  = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112~portadataout )) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96~portadataout )))

	.dataa(gnd),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112~portadataout ),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~3_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~3 .lut_mask = 16'hF3C0;
defparam \acesso|entrada_brg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [0]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y26_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [0]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N0
cycloneive_lcell_comb \acesso|entrada_brg~4 (
// Equation(s):
// \acesso|entrada_brg~4_combout  = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80~portadataout )) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64~portadataout )))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80~portadataout ),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~4_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~4 .lut_mask = 16'hF5A0;
defparam \acesso|entrada_brg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N14
cycloneive_lcell_comb \acesso|entrada_brg~5 (
// Equation(s):
// \acesso|entrada_brg~5_combout  = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & (\acesso|entrada_brg~3_combout )) # 
// (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\acesso|entrada_brg~4_combout )))))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\acesso|entrada_brg~3_combout ),
	.datad(\acesso|entrada_brg~4_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~5_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~5 .lut_mask = 16'hC480;
defparam \acesso|entrada_brg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y16_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [0]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y20_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [0]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N8
cycloneive_lcell_comb \acesso|entrada_brg~1 (
// Equation(s):
// \acesso|entrada_brg~1_combout  = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48~portadataout )) # 
// (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32~portadataout )))))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48~portadataout ),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~1_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~1 .lut_mask = 16'hC480;
defparam \acesso|entrada_brg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y24_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [0]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFED4006800;
// synopsys translate_on

// Location: M9K_X51_Y21_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [0]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N4
cycloneive_lcell_comb \acesso|entrada_brg~0 (
// Equation(s):
// \acesso|entrada_brg~0_combout  = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16~portadataout ))) # 
// (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~0_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~0 .lut_mask = 16'h5410;
defparam \acesso|entrada_brg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N0
cycloneive_lcell_comb \acesso|entrada_brg~2 (
// Equation(s):
// \acesso|entrada_brg~2_combout  = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\acesso|entrada_brg~1_combout ) # (\acesso|entrada_brg~0_combout )))

	.dataa(gnd),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\acesso|entrada_brg~1_combout ),
	.datad(\acesso|entrada_brg~0_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~2_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~2 .lut_mask = 16'h3330;
defparam \acesso|entrada_brg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N8
cycloneive_lcell_comb \acesso|entrada_brg~6 (
// Equation(s):
// \acesso|entrada_brg~6_combout  = (\acesso|Equal2~0_combout  & (\acesso|map_ula|s [0])) # (!\acesso|Equal2~0_combout  & (((\acesso|entrada_brg~5_combout ) # (\acesso|entrada_brg~2_combout ))))

	.dataa(\acesso|map_ula|s [0]),
	.datab(\acesso|Equal2~0_combout ),
	.datac(\acesso|entrada_brg~5_combout ),
	.datad(\acesso|entrada_brg~2_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~6_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~6 .lut_mask = 16'hBBB8;
defparam \acesso|entrada_brg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N24
cycloneive_lcell_comb \acesso|entrada_brg[0]~feeder (
// Equation(s):
// \acesso|entrada_brg[0]~feeder_combout  = \acesso|entrada_brg~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|entrada_brg~6_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg[0]~feeder .lut_mask = 16'hFF00;
defparam \acesso|entrada_brg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N25
dffeas \acesso|entrada_brg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|entrada_brg[0]~feeder_combout ),
	.asdata(\switches[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\entrada|ler_valor~q ),
	.ena(\acesso|entrada_brg[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|entrada_brg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|entrada_brg[0] .is_wysiwyg = "true";
defparam \acesso|entrada_brg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N26
cycloneive_lcell_comb \acesso|map_banco_regs|r1|saida~0 (
// Equation(s):
// \acesso|map_banco_regs|r1|saida~0_combout  = (\acesso|entrada_brg [0] & !\acesso|map_banco_regs|registrador_clear [0])

	.dataa(gnd),
	.datab(\acesso|entrada_brg [0]),
	.datac(gnd),
	.datad(\acesso|map_banco_regs|registrador_clear [0]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r1|saida~0_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r1|saida~0 .lut_mask = 16'h00CC;
defparam \acesso|map_banco_regs|r1|saida~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N1
dffeas \acesso|map_banco_regs|r7|saida[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r7|saida[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r7|saida [0]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r7|saida[0] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r7|saida[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y28_N21
dffeas \acesso|map_banco_regs|r3|saida[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r3|saida[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r3|saida [0]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r3|saida[0] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r3|saida[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N0
cycloneive_lcell_comb \acesso|map_banco_regs|r5|saida[0]~feeder (
// Equation(s):
// \acesso|map_banco_regs|r5|saida[0]~feeder_combout  = \acesso|map_banco_regs|r1|saida~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|map_banco_regs|r1|saida~0_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r5|saida[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r5|saida[0]~feeder .lut_mask = 16'hFF00;
defparam \acesso|map_banco_regs|r5|saida[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N1
dffeas \acesso|map_banco_regs|r5|saida[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|r5|saida[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|r5|saida[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r5|saida [0]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r5|saida[0] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r5|saida[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y28_N11
dffeas \acesso|map_banco_regs|r1|saida[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r1|saida[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r1|saida [0]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r1|saida[0] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r1|saida[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N10
cycloneive_lcell_comb \acesso|map_banco_regs|saida~2 (
// Equation(s):
// \acesso|map_banco_regs|saida~2_combout  = (\acesso|seletor_brg [1] & (((\acesso|seletor_brg [2])))) # (!\acesso|seletor_brg [1] & ((\acesso|seletor_brg [2] & (\acesso|map_banco_regs|r5|saida [0])) # (!\acesso|seletor_brg [2] & 
// ((\acesso|map_banco_regs|r1|saida [0])))))

	.dataa(\acesso|seletor_brg [1]),
	.datab(\acesso|map_banco_regs|r5|saida [0]),
	.datac(\acesso|map_banco_regs|r1|saida [0]),
	.datad(\acesso|seletor_brg [2]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~2_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~2 .lut_mask = 16'hEE50;
defparam \acesso|map_banco_regs|saida~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N20
cycloneive_lcell_comb \acesso|map_banco_regs|saida~3 (
// Equation(s):
// \acesso|map_banco_regs|saida~3_combout  = (\acesso|seletor_brg [1] & ((\acesso|map_banco_regs|saida~2_combout  & (\acesso|map_banco_regs|r7|saida [0])) # (!\acesso|map_banco_regs|saida~2_combout  & ((\acesso|map_banco_regs|r3|saida [0]))))) # 
// (!\acesso|seletor_brg [1] & (((\acesso|map_banco_regs|saida~2_combout ))))

	.dataa(\acesso|seletor_brg [1]),
	.datab(\acesso|map_banco_regs|r7|saida [0]),
	.datac(\acesso|map_banco_regs|r3|saida [0]),
	.datad(\acesso|map_banco_regs|saida~2_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~3_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~3 .lut_mask = 16'hDDA0;
defparam \acesso|map_banco_regs|saida~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N12
cycloneive_lcell_comb \acesso|map_banco_regs|r4|saida[0]~feeder (
// Equation(s):
// \acesso|map_banco_regs|r4|saida[0]~feeder_combout  = \acesso|map_banco_regs|r1|saida~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\acesso|map_banco_regs|r1|saida~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r4|saida[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r4|saida[0]~feeder .lut_mask = 16'hF0F0;
defparam \acesso|map_banco_regs|r4|saida[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N13
dffeas \acesso|map_banco_regs|r4|saida[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|r4|saida[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|r4|saida[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r4|saida [0]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r4|saida[0] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r4|saida[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y29_N31
dffeas \acesso|map_banco_regs|r8|saida[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r8|saida[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r8|saida [0]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r8|saida[0] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r8|saida[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y29_N9
dffeas \acesso|map_banco_regs|r2|saida[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r2|saida[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r2|saida [0]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r2|saida[0] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r2|saida[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N2
cycloneive_lcell_comb \acesso|map_banco_regs|r6|saida[0]~feeder (
// Equation(s):
// \acesso|map_banco_regs|r6|saida[0]~feeder_combout  = \acesso|map_banco_regs|r1|saida~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\acesso|map_banco_regs|r1|saida~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r6|saida[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r6|saida[0]~feeder .lut_mask = 16'hF0F0;
defparam \acesso|map_banco_regs|r6|saida[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N3
dffeas \acesso|map_banco_regs|r6|saida[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|r6|saida[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|r6|saida[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r6|saida [0]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r6|saida[0] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r6|saida[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N8
cycloneive_lcell_comb \acesso|map_banco_regs|saida~0 (
// Equation(s):
// \acesso|map_banco_regs|saida~0_combout  = (\acesso|seletor_brg [1] & (\acesso|seletor_brg [2])) # (!\acesso|seletor_brg [1] & ((\acesso|seletor_brg [2] & ((\acesso|map_banco_regs|r6|saida [0]))) # (!\acesso|seletor_brg [2] & 
// (\acesso|map_banco_regs|r2|saida [0]))))

	.dataa(\acesso|seletor_brg [1]),
	.datab(\acesso|seletor_brg [2]),
	.datac(\acesso|map_banco_regs|r2|saida [0]),
	.datad(\acesso|map_banco_regs|r6|saida [0]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~0_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~0 .lut_mask = 16'hDC98;
defparam \acesso|map_banco_regs|saida~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N30
cycloneive_lcell_comb \acesso|map_banco_regs|saida~1 (
// Equation(s):
// \acesso|map_banco_regs|saida~1_combout  = (\acesso|seletor_brg [1] & ((\acesso|map_banco_regs|saida~0_combout  & ((\acesso|map_banco_regs|r8|saida [0]))) # (!\acesso|map_banco_regs|saida~0_combout  & (\acesso|map_banco_regs|r4|saida [0])))) # 
// (!\acesso|seletor_brg [1] & (((\acesso|map_banco_regs|saida~0_combout ))))

	.dataa(\acesso|map_banco_regs|r4|saida [0]),
	.datab(\acesso|seletor_brg [1]),
	.datac(\acesso|map_banco_regs|r8|saida [0]),
	.datad(\acesso|map_banco_regs|saida~0_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~1_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~1 .lut_mask = 16'hF388;
defparam \acesso|map_banco_regs|saida~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N30
cycloneive_lcell_comb \acesso|map_banco_regs|saida~4 (
// Equation(s):
// \acesso|map_banco_regs|saida~4_combout  = (\acesso|seletor_brg [0] & ((\acesso|map_banco_regs|saida~1_combout ))) # (!\acesso|seletor_brg [0] & (\acesso|map_banco_regs|saida~3_combout ))

	.dataa(\acesso|map_banco_regs|saida~3_combout ),
	.datab(\acesso|seletor_brg [0]),
	.datac(gnd),
	.datad(\acesso|map_banco_regs|saida~1_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~4_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~4 .lut_mask = 16'hEE22;
defparam \acesso|map_banco_regs|saida~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y28_N31
dffeas \acesso|map_banco_regs|saida[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|saida~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|saida[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|saida [0]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|saida[0] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|saida[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y28_N19
dffeas \acesso|a_ula[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|saida [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|a_ula[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|a_ula [0]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|a_ula[0] .is_wysiwyg = "true";
defparam \acesso|a_ula[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N4
cycloneive_lcell_comb \acesso|map_ula|Add0~0 (
// Equation(s):
// \acesso|map_ula|Add0~0_combout  = \acesso|map_ula|process_0~0_combout  $ (\acesso|b_ula [0])

	.dataa(\acesso|map_ula|process_0~0_combout ),
	.datab(\acesso|b_ula [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\acesso|map_ula|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|Add0~0 .lut_mask = 16'h6666;
defparam \acesso|map_ula|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N16
cycloneive_lcell_comb \acesso|map_ula|Add0~2 (
// Equation(s):
// \acesso|map_ula|Add0~2_cout  = CARRY(\acesso|map_ula|process_0~0_combout )

	.dataa(gnd),
	.datab(\acesso|map_ula|process_0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\acesso|map_ula|Add0~2_cout ));
// synopsys translate_off
defparam \acesso|map_ula|Add0~2 .lut_mask = 16'h00CC;
defparam \acesso|map_ula|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N18
cycloneive_lcell_comb \acesso|map_ula|Add0~3 (
// Equation(s):
// \acesso|map_ula|Add0~3_combout  = (\acesso|a_ula [0] & ((\acesso|map_ula|Add0~0_combout  & (\acesso|map_ula|Add0~2_cout  & VCC)) # (!\acesso|map_ula|Add0~0_combout  & (!\acesso|map_ula|Add0~2_cout )))) # (!\acesso|a_ula [0] & 
// ((\acesso|map_ula|Add0~0_combout  & (!\acesso|map_ula|Add0~2_cout )) # (!\acesso|map_ula|Add0~0_combout  & ((\acesso|map_ula|Add0~2_cout ) # (GND)))))
// \acesso|map_ula|Add0~4  = CARRY((\acesso|a_ula [0] & (!\acesso|map_ula|Add0~0_combout  & !\acesso|map_ula|Add0~2_cout )) # (!\acesso|a_ula [0] & ((!\acesso|map_ula|Add0~2_cout ) # (!\acesso|map_ula|Add0~0_combout ))))

	.dataa(\acesso|a_ula [0]),
	.datab(\acesso|map_ula|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\acesso|map_ula|Add0~2_cout ),
	.combout(\acesso|map_ula|Add0~3_combout ),
	.cout(\acesso|map_ula|Add0~4 ));
// synopsys translate_off
defparam \acesso|map_ula|Add0~3 .lut_mask = 16'h9617;
defparam \acesso|map_ula|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N24
cycloneive_lcell_comb \acesso|map_ula|s[1]~28 (
// Equation(s):
// \acesso|map_ula|s[1]~28_combout  = (\acesso|a_ula [1] & ((\acesso|b_ula [1]) # ((!\entrada|operacao [0] & \entrada|operacao [1])))) # (!\acesso|a_ula [1] & (\entrada|operacao [1] & (\entrada|operacao [0] $ (\acesso|b_ula [1]))))

	.dataa(\entrada|operacao [0]),
	.datab(\acesso|a_ula [1]),
	.datac(\entrada|operacao [1]),
	.datad(\acesso|b_ula [1]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[1]~28 .lut_mask = 16'hDC60;
defparam \acesso|map_ula|s[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N30
cycloneive_lcell_comb \acesso|map_ula|s[1]~29 (
// Equation(s):
// \acesso|map_ula|s[1]~29_combout  = \entrada|operacao [0] $ (((\acesso|map_ula|s[1]~28_combout  & !\entrada|operacao [2])))

	.dataa(gnd),
	.datab(\acesso|map_ula|s[1]~28_combout ),
	.datac(\entrada|operacao [0]),
	.datad(\entrada|operacao [2]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[1]~29 .lut_mask = 16'hF03C;
defparam \acesso|map_ula|s[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N4
cycloneive_lcell_comb \acesso|map_ula|s~30 (
// Equation(s):
// \acesso|map_ula|s~30_combout  = \acesso|b_ula [1] $ (\acesso|a_ula [1])

	.dataa(gnd),
	.datab(\acesso|b_ula [1]),
	.datac(gnd),
	.datad(\acesso|a_ula [1]),
	.cin(gnd),
	.combout(\acesso|map_ula|s~30_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s~30 .lut_mask = 16'h33CC;
defparam \acesso|map_ula|s~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N6
cycloneive_lcell_comb \acesso|map_ula|s[1]~31 (
// Equation(s):
// \acesso|map_ula|s[1]~31_combout  = (\acesso|map_ula|s[1]~29_combout  & (((\acesso|map_ula|s~30_combout ) # (!\entrada|operacao [2])))) # (!\acesso|map_ula|s[1]~29_combout  & (\acesso|map_ula|Add0~6_combout  & ((\entrada|operacao [2]))))

	.dataa(\acesso|map_ula|Add0~6_combout ),
	.datab(\acesso|map_ula|s[1]~29_combout ),
	.datac(\acesso|map_ula|s~30_combout ),
	.datad(\entrada|operacao [2]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[1]~31 .lut_mask = 16'hE2CC;
defparam \acesso|map_ula|s[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N28
cycloneive_lcell_comb \acesso|map_ula|s[1]~38 (
// Equation(s):
// \acesso|map_ula|s[1]~38_combout  = (!\entrada|operacao [0] & ((\entrada|operacao [1] & (\acesso|a_ula [2])) # (!\entrada|operacao [1] & ((\acesso|a_ula [0])))))

	.dataa(\entrada|operacao [1]),
	.datab(\acesso|a_ula [2]),
	.datac(\acesso|a_ula [0]),
	.datad(\entrada|operacao [0]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[1]~38_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[1]~38 .lut_mask = 16'h00D8;
defparam \acesso|map_ula|s[1]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N16
cycloneive_lcell_comb \acesso|map_ula|s[1]~36 (
// Equation(s):
// \acesso|map_ula|s[1]~36_combout  = (!\entrada|operacao [1] & (!\acesso|b_ula [3] & (\acesso|map_ula|ShiftRight0~23_combout  & \acesso|map_ula|ShiftLeft0~1_combout )))

	.dataa(\entrada|operacao [1]),
	.datab(\acesso|b_ula [3]),
	.datac(\acesso|map_ula|ShiftRight0~23_combout ),
	.datad(\acesso|map_ula|ShiftLeft0~1_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[1]~36_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[1]~36 .lut_mask = 16'h1000;
defparam \acesso|map_ula|s[1]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N14
cycloneive_lcell_comb \acesso|map_ula|s[1]~32 (
// Equation(s):
// \acesso|map_ula|s[1]~32_combout  = (!\acesso|b_ula [1] & ((\acesso|b_ula [0] & ((\acesso|a_ula [2]))) # (!\acesso|b_ula [0] & (\acesso|a_ula [1]))))

	.dataa(\acesso|a_ula [1]),
	.datab(\acesso|a_ula [2]),
	.datac(\acesso|b_ula [0]),
	.datad(\acesso|b_ula [1]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[1]~32 .lut_mask = 16'h00CA;
defparam \acesso|map_ula|s[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N26
cycloneive_lcell_comb \acesso|map_ula|s[1]~33 (
// Equation(s):
// \acesso|map_ula|s[1]~33_combout  = (!\acesso|b_ula [2] & ((\acesso|map_ula|s[1]~32_combout ) # ((\acesso|map_ula|ShiftRight0~14_combout  & \acesso|b_ula [1]))))

	.dataa(\acesso|b_ula [2]),
	.datab(\acesso|map_ula|ShiftRight0~14_combout ),
	.datac(\acesso|map_ula|s[1]~32_combout ),
	.datad(\acesso|b_ula [1]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[1]~33 .lut_mask = 16'h5450;
defparam \acesso|map_ula|s[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N8
cycloneive_lcell_comb \acesso|map_ula|s[1]~34 (
// Equation(s):
// \acesso|map_ula|s[1]~34_combout  = (!\acesso|b_ula [3] & ((\acesso|map_ula|s[1]~33_combout ) # ((\acesso|b_ula [2] & \acesso|map_ula|ShiftRight0~17_combout ))))

	.dataa(\acesso|b_ula [2]),
	.datab(\acesso|b_ula [3]),
	.datac(\acesso|map_ula|s[1]~33_combout ),
	.datad(\acesso|map_ula|ShiftRight0~17_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[1]~34 .lut_mask = 16'h3230;
defparam \acesso|map_ula|s[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N2
cycloneive_lcell_comb \acesso|map_ula|s[1]~35 (
// Equation(s):
// \acesso|map_ula|s[1]~35_combout  = (\entrada|operacao [1] & ((\acesso|map_ula|s[1]~34_combout ) # ((\acesso|b_ula [3] & \acesso|map_ula|ShiftRight0~22_combout ))))

	.dataa(\entrada|operacao [1]),
	.datab(\acesso|b_ula [3]),
	.datac(\acesso|map_ula|s[1]~34_combout ),
	.datad(\acesso|map_ula|ShiftRight0~22_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[1]~35_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[1]~35 .lut_mask = 16'hA8A0;
defparam \acesso|map_ula|s[1]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N22
cycloneive_lcell_comb \acesso|map_ula|s[1]~37 (
// Equation(s):
// \acesso|map_ula|s[1]~37_combout  = (\entrada|operacao [0] & (!\acesso|map_ula|ShiftLeft0~0_combout  & ((\acesso|map_ula|s[1]~36_combout ) # (\acesso|map_ula|s[1]~35_combout ))))

	.dataa(\entrada|operacao [0]),
	.datab(\acesso|map_ula|s[1]~36_combout ),
	.datac(\acesso|map_ula|ShiftLeft0~0_combout ),
	.datad(\acesso|map_ula|s[1]~35_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[1]~37_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[1]~37 .lut_mask = 16'h0A08;
defparam \acesso|map_ula|s[1]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N16
cycloneive_lcell_comb \acesso|map_ula|s[1]~39 (
// Equation(s):
// \acesso|map_ula|s[1]~39_combout  = (\entrada|operacao [2] & ((\acesso|map_ula|s[1]~38_combout ) # ((\acesso|map_ula|s[1]~37_combout )))) # (!\entrada|operacao [2] & (((\acesso|map_ula|Add0~6_combout ))))

	.dataa(\acesso|map_ula|s[1]~38_combout ),
	.datab(\acesso|map_ula|Add0~6_combout ),
	.datac(\acesso|map_ula|s[1]~37_combout ),
	.datad(\entrada|operacao [2]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[1]~39_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[1]~39 .lut_mask = 16'hFACC;
defparam \acesso|map_ula|s[1]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N10
cycloneive_lcell_comb \acesso|map_ula|s[1]~40 (
// Equation(s):
// \acesso|map_ula|s[1]~40_combout  = (\entrada|operacao [3] & (\acesso|map_ula|s[1]~31_combout )) # (!\entrada|operacao [3] & ((\acesso|map_ula|s[1]~39_combout )))

	.dataa(gnd),
	.datab(\acesso|map_ula|s[1]~31_combout ),
	.datac(\acesso|map_ula|s[1]~39_combout ),
	.datad(\entrada|operacao [3]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[1]~40_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[1]~40 .lut_mask = 16'hCCF0;
defparam \acesso|map_ula|s[1]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N2
cycloneive_lcell_comb \acesso|map_ula|s[1] (
// Equation(s):
// \acesso|map_ula|s [1] = (GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk ) & (\acesso|map_ula|s[1]~40_combout )) # (!GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk ) & ((\acesso|map_ula|s [1])))

	.dataa(gnd),
	.datab(\acesso|map_ula|s[1]~40_combout ),
	.datac(\acesso|map_ula|s [1]),
	.datad(\acesso|map_ula|s[15]~170clkctrl_outclk ),
	.cin(gnd),
	.combout(\acesso|map_ula|s [1]),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[1] .lut_mask = 16'hCCF0;
defparam \acesso|map_ula|s[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N6
cycloneive_lcell_comb \acesso|data_in_ram[1]~feeder (
// Equation(s):
// \acesso|data_in_ram[1]~feeder_combout  = \acesso|map_banco_regs|saida [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\acesso|map_banco_regs|saida [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\acesso|data_in_ram[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|data_in_ram[1]~feeder .lut_mask = 16'hF0F0;
defparam \acesso|data_in_ram[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y27_N7
dffeas \acesso|data_in_ram[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|data_in_ram[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|data_in_ram[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|data_in_ram [1]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|data_in_ram[1] .is_wysiwyg = "true";
defparam \acesso|data_in_ram[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y27_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [1]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [1]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N26
cycloneive_lcell_comb \acesso|entrada_brg~12 (
// Equation(s):
// \acesso|entrada_brg~12_combout  = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113~portadataout ))) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97~portadataout ))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97~portadataout ),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datac(gnd),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~12_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~12 .lut_mask = 16'hEE22;
defparam \acesso|entrada_brg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [1]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y28_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [1]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N28
cycloneive_lcell_comb \acesso|entrada_brg~13 (
// Equation(s):
// \acesso|entrada_brg~13_combout  = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81~portadataout )) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65~portadataout )))

	.dataa(gnd),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81~portadataout ),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~13_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~13 .lut_mask = 16'hF3C0;
defparam \acesso|entrada_brg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N14
cycloneive_lcell_comb \acesso|entrada_brg~14 (
// Equation(s):
// \acesso|entrada_brg~14_combout  = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & (\acesso|entrada_brg~12_combout )) # 
// (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\acesso|entrada_brg~13_combout )))))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\acesso|entrada_brg~12_combout ),
	.datad(\acesso|entrada_brg~13_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~14_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~14 .lut_mask = 16'hC480;
defparam \acesso|entrada_brg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y26_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [1]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [1]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE46022002;
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N8
cycloneive_lcell_comb \acesso|entrada_brg~9 (
// Equation(s):
// \acesso|entrada_brg~9_combout  = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17~portadataout )) # 
// (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1~portadataout )))))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~9_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~9 .lut_mask = 16'h5140;
defparam \acesso|entrada_brg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y27_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [1]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [1]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N18
cycloneive_lcell_comb \acesso|entrada_brg~10 (
// Equation(s):
// \acesso|entrada_brg~10_combout  = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49~portadataout )) # 
// (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33~portadataout )))))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49~portadataout ),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~10_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~10 .lut_mask = 16'hA280;
defparam \acesso|entrada_brg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N0
cycloneive_lcell_comb \acesso|entrada_brg~11 (
// Equation(s):
// \acesso|entrada_brg~11_combout  = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\acesso|entrada_brg~9_combout ) # (\acesso|entrada_brg~10_combout )))

	.dataa(gnd),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\acesso|entrada_brg~9_combout ),
	.datad(\acesso|entrada_brg~10_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~11_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~11 .lut_mask = 16'h3330;
defparam \acesso|entrada_brg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N20
cycloneive_lcell_comb \acesso|entrada_brg~15 (
// Equation(s):
// \acesso|entrada_brg~15_combout  = (\acesso|Equal2~0_combout  & (\acesso|map_ula|s [1])) # (!\acesso|Equal2~0_combout  & (((\acesso|entrada_brg~14_combout ) # (\acesso|entrada_brg~11_combout ))))

	.dataa(\acesso|Equal2~0_combout ),
	.datab(\acesso|map_ula|s [1]),
	.datac(\acesso|entrada_brg~14_combout ),
	.datad(\acesso|entrada_brg~11_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~15_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~15 .lut_mask = 16'hDDD8;
defparam \acesso|entrada_brg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N18
cycloneive_lcell_comb \acesso|entrada_brg[1]~feeder (
// Equation(s):
// \acesso|entrada_brg[1]~feeder_combout  = \acesso|entrada_brg~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|entrada_brg~15_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg[1]~feeder .lut_mask = 16'hFF00;
defparam \acesso|entrada_brg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N19
dffeas \acesso|entrada_brg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|entrada_brg[1]~feeder_combout ),
	.asdata(\switches[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\entrada|ler_valor~q ),
	.ena(\acesso|entrada_brg[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|entrada_brg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|entrada_brg[1] .is_wysiwyg = "true";
defparam \acesso|entrada_brg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N24
cycloneive_lcell_comb \acesso|map_banco_regs|r1|saida~2 (
// Equation(s):
// \acesso|map_banco_regs|r1|saida~2_combout  = (\acesso|entrada_brg [1] & !\acesso|map_banco_regs|registrador_clear [0])

	.dataa(\acesso|entrada_brg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|map_banco_regs|registrador_clear [0]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r1|saida~2_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r1|saida~2 .lut_mask = 16'h00AA;
defparam \acesso|map_banco_regs|r1|saida~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N26
cycloneive_lcell_comb \acesso|map_banco_regs|r7|saida[1]~feeder (
// Equation(s):
// \acesso|map_banco_regs|r7|saida[1]~feeder_combout  = \acesso|map_banco_regs|r1|saida~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|map_banco_regs|r1|saida~2_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r7|saida[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r7|saida[1]~feeder .lut_mask = 16'hFF00;
defparam \acesso|map_banco_regs|r7|saida[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N27
dffeas \acesso|map_banco_regs|r7|saida[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|r7|saida[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|r7|saida[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r7|saida [1]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r7|saida[1] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r7|saida[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y28_N29
dffeas \acesso|map_banco_regs|r3|saida[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r3|saida[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r3|saida [1]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r3|saida[1] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r3|saida[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y28_N23
dffeas \acesso|map_banco_regs|r5|saida[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r5|saida[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r5|saida [1]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r5|saida[1] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r5|saida[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y28_N3
dffeas \acesso|map_banco_regs|r1|saida[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r1|saida[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r1|saida [1]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r1|saida[1] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r1|saida[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N2
cycloneive_lcell_comb \acesso|map_banco_regs|saida~8 (
// Equation(s):
// \acesso|map_banco_regs|saida~8_combout  = (\acesso|seletor_brg [1] & (((\acesso|seletor_brg [2])))) # (!\acesso|seletor_brg [1] & ((\acesso|seletor_brg [2] & (\acesso|map_banco_regs|r5|saida [1])) # (!\acesso|seletor_brg [2] & 
// ((\acesso|map_banco_regs|r1|saida [1])))))

	.dataa(\acesso|seletor_brg [1]),
	.datab(\acesso|map_banco_regs|r5|saida [1]),
	.datac(\acesso|map_banco_regs|r1|saida [1]),
	.datad(\acesso|seletor_brg [2]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~8_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~8 .lut_mask = 16'hEE50;
defparam \acesso|map_banco_regs|saida~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N28
cycloneive_lcell_comb \acesso|map_banco_regs|saida~9 (
// Equation(s):
// \acesso|map_banco_regs|saida~9_combout  = (\acesso|seletor_brg [1] & ((\acesso|map_banco_regs|saida~8_combout  & (\acesso|map_banco_regs|r7|saida [1])) # (!\acesso|map_banco_regs|saida~8_combout  & ((\acesso|map_banco_regs|r3|saida [1]))))) # 
// (!\acesso|seletor_brg [1] & (((\acesso|map_banco_regs|saida~8_combout ))))

	.dataa(\acesso|seletor_brg [1]),
	.datab(\acesso|map_banco_regs|r7|saida [1]),
	.datac(\acesso|map_banco_regs|r3|saida [1]),
	.datad(\acesso|map_banco_regs|saida~8_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~9_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~9 .lut_mask = 16'hDDA0;
defparam \acesso|map_banco_regs|saida~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N0
cycloneive_lcell_comb \acesso|map_banco_regs|r4|saida[1]~feeder (
// Equation(s):
// \acesso|map_banco_regs|r4|saida[1]~feeder_combout  = \acesso|map_banco_regs|r1|saida~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|map_banco_regs|r1|saida~2_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r4|saida[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r4|saida[1]~feeder .lut_mask = 16'hFF00;
defparam \acesso|map_banco_regs|r4|saida[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N1
dffeas \acesso|map_banco_regs|r4|saida[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|r4|saida[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|r4|saida[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r4|saida [1]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r4|saida[1] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r4|saida[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y29_N15
dffeas \acesso|map_banco_regs|r8|saida[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r8|saida[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r8|saida [1]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r8|saida[1] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r8|saida[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N16
cycloneive_lcell_comb \acesso|map_banco_regs|r6|saida[1]~feeder (
// Equation(s):
// \acesso|map_banco_regs|r6|saida[1]~feeder_combout  = \acesso|map_banco_regs|r1|saida~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|map_banco_regs|r1|saida~2_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r6|saida[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r6|saida[1]~feeder .lut_mask = 16'hFF00;
defparam \acesso|map_banco_regs|r6|saida[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N17
dffeas \acesso|map_banco_regs|r6|saida[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|r6|saida[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|r6|saida[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r6|saida [1]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r6|saida[1] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r6|saida[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y29_N21
dffeas \acesso|map_banco_regs|r2|saida[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r2|saida[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r2|saida [1]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r2|saida[1] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r2|saida[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N20
cycloneive_lcell_comb \acesso|map_banco_regs|saida~6 (
// Equation(s):
// \acesso|map_banco_regs|saida~6_combout  = (\acesso|seletor_brg [2] & ((\acesso|map_banco_regs|r6|saida [1]) # ((\acesso|seletor_brg [1])))) # (!\acesso|seletor_brg [2] & (((\acesso|map_banco_regs|r2|saida [1] & !\acesso|seletor_brg [1]))))

	.dataa(\acesso|map_banco_regs|r6|saida [1]),
	.datab(\acesso|seletor_brg [2]),
	.datac(\acesso|map_banco_regs|r2|saida [1]),
	.datad(\acesso|seletor_brg [1]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~6_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~6 .lut_mask = 16'hCCB8;
defparam \acesso|map_banco_regs|saida~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N14
cycloneive_lcell_comb \acesso|map_banco_regs|saida~7 (
// Equation(s):
// \acesso|map_banco_regs|saida~7_combout  = (\acesso|seletor_brg [1] & ((\acesso|map_banco_regs|saida~6_combout  & ((\acesso|map_banco_regs|r8|saida [1]))) # (!\acesso|map_banco_regs|saida~6_combout  & (\acesso|map_banco_regs|r4|saida [1])))) # 
// (!\acesso|seletor_brg [1] & (((\acesso|map_banco_regs|saida~6_combout ))))

	.dataa(\acesso|map_banco_regs|r4|saida [1]),
	.datab(\acesso|seletor_brg [1]),
	.datac(\acesso|map_banco_regs|r8|saida [1]),
	.datad(\acesso|map_banco_regs|saida~6_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~7_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~7 .lut_mask = 16'hF388;
defparam \acesso|map_banco_regs|saida~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N16
cycloneive_lcell_comb \acesso|map_banco_regs|saida~10 (
// Equation(s):
// \acesso|map_banco_regs|saida~10_combout  = (\acesso|seletor_brg [0] & ((\acesso|map_banco_regs|saida~7_combout ))) # (!\acesso|seletor_brg [0] & (\acesso|map_banco_regs|saida~9_combout ))

	.dataa(gnd),
	.datab(\acesso|seletor_brg [0]),
	.datac(\acesso|map_banco_regs|saida~9_combout ),
	.datad(\acesso|map_banco_regs|saida~7_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~10_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~10 .lut_mask = 16'hFC30;
defparam \acesso|map_banco_regs|saida~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y28_N17
dffeas \acesso|map_banco_regs|saida[1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|saida~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|saida[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|saida [1]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|saida[1] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|saida[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y28_N31
dffeas \acesso|a_ula[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|saida [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|a_ula[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|a_ula [1]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|a_ula[1] .is_wysiwyg = "true";
defparam \acesso|a_ula[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N10
cycloneive_lcell_comb \acesso|map_ula|s[2]~48 (
// Equation(s):
// \acesso|map_ula|s[2]~48_combout  = (\entrada|operacao [1] & (((\acesso|a_ula [3] & !\entrada|operacao [0])))) # (!\entrada|operacao [1] & ((\acesso|a_ula [1]) # ((\entrada|operacao [0]))))

	.dataa(\entrada|operacao [1]),
	.datab(\acesso|a_ula [1]),
	.datac(\acesso|a_ula [3]),
	.datad(\entrada|operacao [0]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[2]~48_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[2]~48 .lut_mask = 16'h55E4;
defparam \acesso|map_ula|s[2]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N24
cycloneive_lcell_comb \acesso|map_ula|s[2]~46 (
// Equation(s):
// \acesso|map_ula|s[2]~46_combout  = (\acesso|map_ula|ShiftLeft0~3_combout  & (\acesso|map_ula|s[2]~45_combout  & !\acesso|b_ula [2]))

	.dataa(\acesso|map_ula|ShiftLeft0~3_combout ),
	.datab(\acesso|map_ula|s[2]~45_combout ),
	.datac(gnd),
	.datad(\acesso|b_ula [2]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[2]~46_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[2]~46 .lut_mask = 16'h0088;
defparam \acesso|map_ula|s[2]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N6
cycloneive_lcell_comb \acesso|map_ula|ShiftRight0~11 (
// Equation(s):
// \acesso|map_ula|ShiftRight0~11_combout  = (\acesso|b_ula [0] & ((\acesso|a_ula [5]))) # (!\acesso|b_ula [0] & (\acesso|a_ula [4]))

	.dataa(\acesso|a_ula [4]),
	.datab(gnd),
	.datac(\acesso|a_ula [5]),
	.datad(\acesso|b_ula [0]),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftRight0~11_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftRight0~11 .lut_mask = 16'hF0AA;
defparam \acesso|map_ula|ShiftRight0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N12
cycloneive_lcell_comb \acesso|map_ula|ShiftRight0~13 (
// Equation(s):
// \acesso|map_ula|ShiftRight0~13_combout  = (\acesso|b_ula [0] & (\acesso|a_ula [3])) # (!\acesso|b_ula [0] & ((\acesso|a_ula [2])))

	.dataa(\acesso|b_ula [0]),
	.datab(\acesso|a_ula [3]),
	.datac(gnd),
	.datad(\acesso|a_ula [2]),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftRight0~13_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftRight0~13 .lut_mask = 16'hDD88;
defparam \acesso|map_ula|ShiftRight0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N8
cycloneive_lcell_comb \acesso|map_ula|s[2]~43 (
// Equation(s):
// \acesso|map_ula|s[2]~43_combout  = (\acesso|map_ula|s[2]~42_combout  & ((\acesso|map_ula|ShiftRight0~11_combout ) # ((\acesso|map_ula|s[2]~41_combout )))) # (!\acesso|map_ula|s[2]~42_combout  & (((\acesso|map_ula|ShiftRight0~13_combout  & 
// !\acesso|map_ula|s[2]~41_combout ))))

	.dataa(\acesso|map_ula|ShiftRight0~11_combout ),
	.datab(\acesso|map_ula|s[2]~42_combout ),
	.datac(\acesso|map_ula|ShiftRight0~13_combout ),
	.datad(\acesso|map_ula|s[2]~41_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[2]~43_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[2]~43 .lut_mask = 16'hCCB8;
defparam \acesso|map_ula|s[2]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N6
cycloneive_lcell_comb \acesso|map_ula|s[2]~44 (
// Equation(s):
// \acesso|map_ula|s[2]~44_combout  = (\acesso|map_ula|s[2]~41_combout  & ((\acesso|map_ula|s[2]~43_combout  & ((\acesso|map_ula|ShiftRight0~30_combout ))) # (!\acesso|map_ula|s[2]~43_combout  & (\acesso|map_ula|ShiftRight0~26_combout )))) # 
// (!\acesso|map_ula|s[2]~41_combout  & (((\acesso|map_ula|s[2]~43_combout ))))

	.dataa(\acesso|map_ula|ShiftRight0~26_combout ),
	.datab(\acesso|map_ula|s[2]~41_combout ),
	.datac(\acesso|map_ula|s[2]~43_combout ),
	.datad(\acesso|map_ula|ShiftRight0~30_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[2]~44_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[2]~44 .lut_mask = 16'hF838;
defparam \acesso|map_ula|s[2]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N28
cycloneive_lcell_comb \acesso|map_ula|s[2]~49 (
// Equation(s):
// \acesso|map_ula|s[2]~49_combout  = (\acesso|map_ula|s[2]~48_combout  & ((\acesso|map_ula|s[2]~46_combout ) # ((!\acesso|map_ula|s[2]~47_combout )))) # (!\acesso|map_ula|s[2]~48_combout  & (((\acesso|map_ula|s[2]~47_combout  & 
// \acesso|map_ula|s[2]~44_combout ))))

	.dataa(\acesso|map_ula|s[2]~48_combout ),
	.datab(\acesso|map_ula|s[2]~46_combout ),
	.datac(\acesso|map_ula|s[2]~47_combout ),
	.datad(\acesso|map_ula|s[2]~44_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[2]~49_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[2]~49 .lut_mask = 16'hDA8A;
defparam \acesso|map_ula|s[2]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N30
cycloneive_lcell_comb \acesso|map_ula|s[2]~51 (
// Equation(s):
// \acesso|map_ula|s[2]~51_combout  = (!\acesso|b_ula [2] & (\entrada|operacao [0] & ((\acesso|a_ula [2]) # (!\acesso|map_ula|s[2]~50_combout ))))

	.dataa(\acesso|map_ula|s[2]~50_combout ),
	.datab(\acesso|b_ula [2]),
	.datac(\acesso|a_ula [2]),
	.datad(\entrada|operacao [0]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[2]~51_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[2]~51 .lut_mask = 16'h3100;
defparam \acesso|map_ula|s[2]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N0
cycloneive_lcell_comb \acesso|map_ula|s[2]~52 (
// Equation(s):
// \acesso|map_ula|s[2]~52_combout  = (\acesso|a_ula [2] & (!\entrada|operacao [0] & ((\acesso|b_ula [2]) # (\entrada|operacao [1])))) # (!\acesso|a_ula [2] & (\acesso|b_ula [2] & ((\entrada|operacao [0]) # (\entrada|operacao [1]))))

	.dataa(\acesso|a_ula [2]),
	.datab(\entrada|operacao [0]),
	.datac(\acesso|b_ula [2]),
	.datad(\entrada|operacao [1]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[2]~52_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[2]~52 .lut_mask = 16'h7260;
defparam \acesso|map_ula|s[2]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N2
cycloneive_lcell_comb \acesso|map_ula|s[2]~53 (
// Equation(s):
// \acesso|map_ula|s[2]~53_combout  = (\entrada|operacao [3] & (((\acesso|map_ula|s[2]~51_combout ) # (\acesso|map_ula|s[2]~52_combout )))) # (!\entrada|operacao [3] & (\acesso|map_ula|s[2]~49_combout ))

	.dataa(\entrada|operacao [3]),
	.datab(\acesso|map_ula|s[2]~49_combout ),
	.datac(\acesso|map_ula|s[2]~51_combout ),
	.datad(\acesso|map_ula|s[2]~52_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[2]~53_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[2]~53 .lut_mask = 16'hEEE4;
defparam \acesso|map_ula|s[2]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N20
cycloneive_lcell_comb \acesso|map_ula|s[2]~55 (
// Equation(s):
// \acesso|map_ula|s[2]~55_combout  = (\acesso|map_ula|s[2]~54_combout  & ((\acesso|map_ula|Add0~9_combout ))) # (!\acesso|map_ula|s[2]~54_combout  & (\acesso|map_ula|s[2]~53_combout ))

	.dataa(gnd),
	.datab(\acesso|map_ula|s[2]~53_combout ),
	.datac(\acesso|map_ula|Add0~9_combout ),
	.datad(\acesso|map_ula|s[2]~54_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[2]~55_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[2]~55 .lut_mask = 16'hF0CC;
defparam \acesso|map_ula|s[2]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N10
cycloneive_lcell_comb \acesso|map_ula|s[2] (
// Equation(s):
// \acesso|map_ula|s [2] = (GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk ) & ((\acesso|map_ula|s[2]~55_combout ))) # (!GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk ) & (\acesso|map_ula|s [2]))

	.dataa(\acesso|map_ula|s [2]),
	.datab(\acesso|map_ula|s[2]~55_combout ),
	.datac(gnd),
	.datad(\acesso|map_ula|s[15]~170clkctrl_outclk ),
	.cin(gnd),
	.combout(\acesso|map_ula|s [2]),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[2] .lut_mask = 16'hCCAA;
defparam \acesso|map_ula|s[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N16
cycloneive_lcell_comb \acesso|data_in_ram[2]~feeder (
// Equation(s):
// \acesso|data_in_ram[2]~feeder_combout  = \acesso|map_banco_regs|saida [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\acesso|map_banco_regs|saida [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\acesso|data_in_ram[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|data_in_ram[2]~feeder .lut_mask = 16'hF0F0;
defparam \acesso|data_in_ram[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y27_N17
dffeas \acesso|data_in_ram[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|data_in_ram[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|data_in_ram[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|data_in_ram [2]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|data_in_ram[2] .is_wysiwyg = "true";
defparam \acesso|data_in_ram[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y25_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [2]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y26_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [2]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N4
cycloneive_lcell_comb \acesso|entrada_brg~20 (
// Equation(s):
// \acesso|entrada_brg~20_combout  = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82~portadataout ))) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66~portadataout ))

	.dataa(gnd),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66~portadataout ),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~20_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~20 .lut_mask = 16'hFC30;
defparam \acesso|entrada_brg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y32_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [2]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [2]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N24
cycloneive_lcell_comb \acesso|entrada_brg~19 (
// Equation(s):
// \acesso|entrada_brg~19_combout  = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114~portadataout ))) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98~portadataout ))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98~portadataout ),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~19_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~19 .lut_mask = 16'hFA50;
defparam \acesso|entrada_brg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N26
cycloneive_lcell_comb \acesso|entrada_brg~21 (
// Equation(s):
// \acesso|entrada_brg~21_combout  = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\acesso|entrada_brg~19_combout ))) # 
// (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & (\acesso|entrada_brg~20_combout ))))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\acesso|entrada_brg~20_combout ),
	.datad(\acesso|entrada_brg~19_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~21_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~21 .lut_mask = 16'hA820;
defparam \acesso|entrada_brg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y15_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [2]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y14_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [2]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000600A802;
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N22
cycloneive_lcell_comb \acesso|entrada_brg~16 (
// Equation(s):
// \acesso|entrada_brg~16_combout  = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18~portadataout )) # 
// (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2~portadataout )))))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\acesso|entrada_brg~16_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~16 .lut_mask = 16'h2230;
defparam \acesso|entrada_brg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y24_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [2]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y14_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [2]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N16
cycloneive_lcell_comb \acesso|entrada_brg~17 (
// Equation(s):
// \acesso|entrada_brg~17_combout  = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50~portadataout ))) # 
// (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34~portadataout ))))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50~portadataout ),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\acesso|entrada_brg~17_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~17 .lut_mask = 16'hE200;
defparam \acesso|entrada_brg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N18
cycloneive_lcell_comb \acesso|entrada_brg~18 (
// Equation(s):
// \acesso|entrada_brg~18_combout  = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\acesso|entrada_brg~16_combout ) # (\acesso|entrada_brg~17_combout )))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\acesso|entrada_brg~16_combout ),
	.datad(\acesso|entrada_brg~17_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~18_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~18 .lut_mask = 16'h5550;
defparam \acesso|entrada_brg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N24
cycloneive_lcell_comb \acesso|entrada_brg~22 (
// Equation(s):
// \acesso|entrada_brg~22_combout  = (\acesso|Equal2~0_combout  & (\acesso|map_ula|s [2])) # (!\acesso|Equal2~0_combout  & (((\acesso|entrada_brg~21_combout ) # (\acesso|entrada_brg~18_combout ))))

	.dataa(\acesso|map_ula|s [2]),
	.datab(\acesso|Equal2~0_combout ),
	.datac(\acesso|entrada_brg~21_combout ),
	.datad(\acesso|entrada_brg~18_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~22_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~22 .lut_mask = 16'hBBB8;
defparam \acesso|entrada_brg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N8
cycloneive_lcell_comb \acesso|entrada_brg[2]~feeder (
// Equation(s):
// \acesso|entrada_brg[2]~feeder_combout  = \acesso|entrada_brg~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|entrada_brg~22_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg[2]~feeder .lut_mask = 16'hFF00;
defparam \acesso|entrada_brg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N9
dffeas \acesso|entrada_brg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|entrada_brg[2]~feeder_combout ),
	.asdata(\switches[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\entrada|ler_valor~q ),
	.ena(\acesso|entrada_brg[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|entrada_brg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|entrada_brg[2] .is_wysiwyg = "true";
defparam \acesso|entrada_brg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N18
cycloneive_lcell_comb \acesso|map_banco_regs|r1|saida~3 (
// Equation(s):
// \acesso|map_banco_regs|r1|saida~3_combout  = (\acesso|entrada_brg [2] & !\acesso|map_banco_regs|registrador_clear [0])

	.dataa(\acesso|entrada_brg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|map_banco_regs|registrador_clear [0]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r1|saida~3_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r1|saida~3 .lut_mask = 16'h00AA;
defparam \acesso|map_banco_regs|r1|saida~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N8
cycloneive_lcell_comb \acesso|map_banco_regs|r4|saida[2]~feeder (
// Equation(s):
// \acesso|map_banco_regs|r4|saida[2]~feeder_combout  = \acesso|map_banco_regs|r1|saida~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|map_banco_regs|r1|saida~3_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r4|saida[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r4|saida[2]~feeder .lut_mask = 16'hFF00;
defparam \acesso|map_banco_regs|r4|saida[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N9
dffeas \acesso|map_banco_regs|r4|saida[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|r4|saida[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|r4|saida[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r4|saida [2]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r4|saida[2] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r4|saida[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y29_N11
dffeas \acesso|map_banco_regs|r8|saida[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r8|saida[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r8|saida [2]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r8|saida[2] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r8|saida[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N10
cycloneive_lcell_comb \acesso|map_banco_regs|r6|saida[2]~feeder (
// Equation(s):
// \acesso|map_banco_regs|r6|saida[2]~feeder_combout  = \acesso|map_banco_regs|r1|saida~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|map_banco_regs|r1|saida~3_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r6|saida[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r6|saida[2]~feeder .lut_mask = 16'hFF00;
defparam \acesso|map_banco_regs|r6|saida[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N11
dffeas \acesso|map_banco_regs|r6|saida[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|r6|saida[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|r6|saida[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r6|saida [2]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r6|saida[2] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r6|saida[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y29_N13
dffeas \acesso|map_banco_regs|r2|saida[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r2|saida[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r2|saida [2]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r2|saida[2] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r2|saida[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N12
cycloneive_lcell_comb \acesso|map_banco_regs|saida~11 (
// Equation(s):
// \acesso|map_banco_regs|saida~11_combout  = (\acesso|seletor_brg [2] & ((\acesso|map_banco_regs|r6|saida [2]) # ((\acesso|seletor_brg [1])))) # (!\acesso|seletor_brg [2] & (((\acesso|map_banco_regs|r2|saida [2] & !\acesso|seletor_brg [1]))))

	.dataa(\acesso|map_banco_regs|r6|saida [2]),
	.datab(\acesso|seletor_brg [2]),
	.datac(\acesso|map_banco_regs|r2|saida [2]),
	.datad(\acesso|seletor_brg [1]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~11_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~11 .lut_mask = 16'hCCB8;
defparam \acesso|map_banco_regs|saida~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N10
cycloneive_lcell_comb \acesso|map_banco_regs|saida~12 (
// Equation(s):
// \acesso|map_banco_regs|saida~12_combout  = (\acesso|seletor_brg [1] & ((\acesso|map_banco_regs|saida~11_combout  & ((\acesso|map_banco_regs|r8|saida [2]))) # (!\acesso|map_banco_regs|saida~11_combout  & (\acesso|map_banco_regs|r4|saida [2])))) # 
// (!\acesso|seletor_brg [1] & (((\acesso|map_banco_regs|saida~11_combout ))))

	.dataa(\acesso|map_banco_regs|r4|saida [2]),
	.datab(\acesso|seletor_brg [1]),
	.datac(\acesso|map_banco_regs|r8|saida [2]),
	.datad(\acesso|map_banco_regs|saida~11_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~12_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~12 .lut_mask = 16'hF388;
defparam \acesso|map_banco_regs|saida~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N31
dffeas \acesso|map_banco_regs|r7|saida[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r7|saida[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r7|saida [2]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r7|saida[2] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r7|saida[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y28_N29
dffeas \acesso|map_banco_regs|r5|saida[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r5|saida[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r5|saida [2]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r5|saida[2] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r5|saida[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y28_N21
dffeas \acesso|map_banco_regs|r3|saida[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r3|saida[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r3|saida [2]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r3|saida[2] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r3|saida[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y28_N19
dffeas \acesso|map_banco_regs|r1|saida[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r1|saida[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r1|saida [2]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r1|saida[2] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r1|saida[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N18
cycloneive_lcell_comb \acesso|map_banco_regs|saida~13 (
// Equation(s):
// \acesso|map_banco_regs|saida~13_combout  = (\acesso|seletor_brg [1] & ((\acesso|map_banco_regs|r3|saida [2]) # ((\acesso|seletor_brg [2])))) # (!\acesso|seletor_brg [1] & (((\acesso|map_banco_regs|r1|saida [2] & !\acesso|seletor_brg [2]))))

	.dataa(\acesso|seletor_brg [1]),
	.datab(\acesso|map_banco_regs|r3|saida [2]),
	.datac(\acesso|map_banco_regs|r1|saida [2]),
	.datad(\acesso|seletor_brg [2]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~13_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~13 .lut_mask = 16'hAAD8;
defparam \acesso|map_banco_regs|saida~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N28
cycloneive_lcell_comb \acesso|map_banco_regs|saida~14 (
// Equation(s):
// \acesso|map_banco_regs|saida~14_combout  = (\acesso|seletor_brg [2] & ((\acesso|map_banco_regs|saida~13_combout  & (\acesso|map_banco_regs|r7|saida [2])) # (!\acesso|map_banco_regs|saida~13_combout  & ((\acesso|map_banco_regs|r5|saida [2]))))) # 
// (!\acesso|seletor_brg [2] & (((\acesso|map_banco_regs|saida~13_combout ))))

	.dataa(\acesso|seletor_brg [2]),
	.datab(\acesso|map_banco_regs|r7|saida [2]),
	.datac(\acesso|map_banco_regs|r5|saida [2]),
	.datad(\acesso|map_banco_regs|saida~13_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~14_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~14 .lut_mask = 16'hDDA0;
defparam \acesso|map_banco_regs|saida~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N4
cycloneive_lcell_comb \acesso|map_banco_regs|saida~15 (
// Equation(s):
// \acesso|map_banco_regs|saida~15_combout  = (\acesso|seletor_brg [0] & (\acesso|map_banco_regs|saida~12_combout )) # (!\acesso|seletor_brg [0] & ((\acesso|map_banco_regs|saida~14_combout )))

	.dataa(gnd),
	.datab(\acesso|seletor_brg [0]),
	.datac(\acesso|map_banco_regs|saida~12_combout ),
	.datad(\acesso|map_banco_regs|saida~14_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~15_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~15 .lut_mask = 16'hF3C0;
defparam \acesso|map_banco_regs|saida~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N5
dffeas \acesso|map_banco_regs|saida[2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|saida~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|saida[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|saida [2]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|saida[2] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|saida[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N22
cycloneive_lcell_comb \acesso|b_ula~3 (
// Equation(s):
// \acesso|b_ula~3_combout  = (\acesso|process_0~0_combout  & (\entrada|constante [2])) # (!\acesso|process_0~0_combout  & ((\acesso|map_banco_regs|saida [2])))

	.dataa(\entrada|constante [2]),
	.datab(gnd),
	.datac(\acesso|process_0~0_combout ),
	.datad(\acesso|map_banco_regs|saida [2]),
	.cin(gnd),
	.combout(\acesso|b_ula~3_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|b_ula~3 .lut_mask = 16'hAFA0;
defparam \acesso|b_ula~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y27_N23
dffeas \acesso|b_ula[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|b_ula~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|b_ula[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|b_ula [2]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|b_ula[2] .is_wysiwyg = "true";
defparam \acesso|b_ula[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N30
cycloneive_lcell_comb \acesso|map_ula|ShiftRight0~37 (
// Equation(s):
// \acesso|map_ula|ShiftRight0~37_combout  = (!\acesso|b_ula [2] & \acesso|map_ula|ShiftRight0~19_combout )

	.dataa(gnd),
	.datab(\acesso|b_ula [2]),
	.datac(\acesso|map_ula|ShiftRight0~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftRight0~37_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftRight0~37 .lut_mask = 16'h3030;
defparam \acesso|map_ula|ShiftRight0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N16
cycloneive_lcell_comb \acesso|map_ula|s[13]~137 (
// Equation(s):
// \acesso|map_ula|s[13]~137_combout  = (\entrada|operacao [1] & (((!\entrada|operacao [0] & \acesso|a_ula [14])))) # (!\entrada|operacao [1] & ((\acesso|a_ula [12]) # ((\entrada|operacao [0]))))

	.dataa(\acesso|a_ula [12]),
	.datab(\entrada|operacao [1]),
	.datac(\entrada|operacao [0]),
	.datad(\acesso|a_ula [14]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[13]~137_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[13]~137 .lut_mask = 16'h3E32;
defparam \acesso|map_ula|s[13]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N24
cycloneive_lcell_comb \acesso|map_ula|ShiftLeft0~31 (
// Equation(s):
// \acesso|map_ula|ShiftLeft0~31_combout  = (\acesso|b_ula [0] & (\acesso|a_ula [12])) # (!\acesso|b_ula [0] & ((\acesso|a_ula [13])))

	.dataa(gnd),
	.datab(\acesso|a_ula [12]),
	.datac(\acesso|a_ula [13]),
	.datad(\acesso|b_ula [0]),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftLeft0~31_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftLeft0~31 .lut_mask = 16'hCCF0;
defparam \acesso|map_ula|ShiftLeft0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N26
cycloneive_lcell_comb \acesso|map_ula|s[13]~138 (
// Equation(s):
// \acesso|map_ula|s[13]~138_combout  = (\acesso|map_ula|s[2]~41_combout  & ((\acesso|map_ula|ShiftLeft0~23_combout ) # ((\acesso|map_ula|s[2]~42_combout )))) # (!\acesso|map_ula|s[2]~41_combout  & (((\acesso|map_ula|ShiftLeft0~31_combout  & 
// !\acesso|map_ula|s[2]~42_combout ))))

	.dataa(\acesso|map_ula|s[2]~41_combout ),
	.datab(\acesso|map_ula|ShiftLeft0~23_combout ),
	.datac(\acesso|map_ula|ShiftLeft0~31_combout ),
	.datad(\acesso|map_ula|s[2]~42_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[13]~138_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[13]~138 .lut_mask = 16'hAAD8;
defparam \acesso|map_ula|s[13]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N12
cycloneive_lcell_comb \acesso|map_ula|s[13]~139 (
// Equation(s):
// \acesso|map_ula|s[13]~139_combout  = (\acesso|map_ula|s[2]~42_combout  & ((\acesso|map_ula|s[13]~138_combout  & ((\acesso|map_ula|ShiftLeft0~13_combout ))) # (!\acesso|map_ula|s[13]~138_combout  & (\acesso|map_ula|ShiftLeft0~28_combout )))) # 
// (!\acesso|map_ula|s[2]~42_combout  & (((\acesso|map_ula|s[13]~138_combout ))))

	.dataa(\acesso|map_ula|s[2]~42_combout ),
	.datab(\acesso|map_ula|ShiftLeft0~28_combout ),
	.datac(\acesso|map_ula|s[13]~138_combout ),
	.datad(\acesso|map_ula|ShiftLeft0~13_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[13]~139_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[13]~139 .lut_mask = 16'hF858;
defparam \acesso|map_ula|s[13]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N22
cycloneive_lcell_comb \acesso|map_ula|s[13]~140 (
// Equation(s):
// \acesso|map_ula|s[13]~140_combout  = (\acesso|map_ula|s[12]~126_combout  & (((!\acesso|map_ula|ShiftLeft0~0_combout  & \acesso|map_ula|s[13]~139_combout )) # (!\acesso|map_ula|s[13]~137_combout ))) # (!\acesso|map_ula|s[12]~126_combout  & 
// (((\acesso|map_ula|s[13]~137_combout ))))

	.dataa(\acesso|map_ula|ShiftLeft0~0_combout ),
	.datab(\acesso|map_ula|s[12]~126_combout ),
	.datac(\acesso|map_ula|s[13]~137_combout ),
	.datad(\acesso|map_ula|s[13]~139_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[13]~140_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[13]~140 .lut_mask = 16'h7C3C;
defparam \acesso|map_ula|s[13]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N20
cycloneive_lcell_comb \acesso|map_ula|s[13]~141 (
// Equation(s):
// \acesso|map_ula|s[13]~141_combout  = (\acesso|map_ula|s[13]~136_combout  & (\acesso|map_ula|s[13]~140_combout  & ((\acesso|map_ula|ShiftRight0~37_combout ) # (\acesso|map_ula|s[13]~137_combout ))))

	.dataa(\acesso|map_ula|s[13]~136_combout ),
	.datab(\acesso|map_ula|ShiftRight0~37_combout ),
	.datac(\acesso|map_ula|s[13]~140_combout ),
	.datad(\acesso|map_ula|s[13]~137_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[13]~141_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[13]~141 .lut_mask = 16'hA080;
defparam \acesso|map_ula|s[13]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N26
cycloneive_lcell_comb \acesso|map_ula|s[13]~134 (
// Equation(s):
// \acesso|map_ula|s[13]~134_combout  = (!\acesso|a_ula [13] & ((\acesso|map_ula|s[2]~50_combout  & ((\acesso|b_ula [13]))) # (!\acesso|map_ula|s[2]~50_combout  & (\entrada|operacao [0]))))

	.dataa(\acesso|map_ula|s[2]~50_combout ),
	.datab(\entrada|operacao [0]),
	.datac(\acesso|b_ula [13]),
	.datad(\acesso|a_ula [13]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[13]~134_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[13]~134 .lut_mask = 16'h00E4;
defparam \acesso|map_ula|s[13]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N8
cycloneive_lcell_comb \acesso|map_ula|s[13]~133 (
// Equation(s):
// \acesso|map_ula|s[13]~133_combout  = (\acesso|a_ula [13] & ((\acesso|b_ula [13] & ((!\entrada|operacao [0]))) # (!\acesso|b_ula [13] & ((\entrada|operacao [1]) # (\entrada|operacao [0])))))

	.dataa(\entrada|operacao [1]),
	.datab(\acesso|b_ula [13]),
	.datac(\entrada|operacao [0]),
	.datad(\acesso|a_ula [13]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[13]~133_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[13]~133 .lut_mask = 16'h3E00;
defparam \acesso|map_ula|s[13]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N4
cycloneive_lcell_comb \acesso|map_ula|s[13]~135 (
// Equation(s):
// \acesso|map_ula|s[13]~135_combout  = (\entrada|operacao [3] & (!\acesso|map_ula|s[2]~54_combout  & ((\acesso|map_ula|s[13]~134_combout ) # (\acesso|map_ula|s[13]~133_combout ))))

	.dataa(\entrada|operacao [3]),
	.datab(\acesso|map_ula|s[13]~134_combout ),
	.datac(\acesso|map_ula|s[13]~133_combout ),
	.datad(\acesso|map_ula|s[2]~54_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[13]~135_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[13]~135 .lut_mask = 16'h00A8;
defparam \acesso|map_ula|s[13]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N30
cycloneive_lcell_comb \acesso|map_ula|s[13]~142 (
// Equation(s):
// \acesso|map_ula|s[13]~142_combout  = (\entrada|operacao [3] & (!\entrada|operacao [0] & \entrada|operacao [2])) # (!\entrada|operacao [3] & ((!\entrada|operacao [2])))

	.dataa(gnd),
	.datab(\entrada|operacao [3]),
	.datac(\entrada|operacao [0]),
	.datad(\entrada|operacao [2]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[13]~142_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[13]~142 .lut_mask = 16'h0C33;
defparam \acesso|map_ula|s[13]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N24
cycloneive_lcell_comb \acesso|map_ula|s[13]~143 (
// Equation(s):
// \acesso|map_ula|s[13]~143_combout  = (\acesso|map_ula|s[13]~141_combout ) # ((\acesso|map_ula|s[13]~135_combout ) # ((\acesso|map_ula|Add0~42_combout  & \acesso|map_ula|s[13]~142_combout )))

	.dataa(\acesso|map_ula|s[13]~141_combout ),
	.datab(\acesso|map_ula|s[13]~135_combout ),
	.datac(\acesso|map_ula|Add0~42_combout ),
	.datad(\acesso|map_ula|s[13]~142_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[13]~143_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[13]~143 .lut_mask = 16'hFEEE;
defparam \acesso|map_ula|s[13]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N10
cycloneive_lcell_comb \acesso|map_ula|s[13] (
// Equation(s):
// \acesso|map_ula|s [13] = (GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk ) & ((\acesso|map_ula|s[13]~143_combout ))) # (!GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk ) & (\acesso|map_ula|s [13]))

	.dataa(\acesso|map_ula|s [13]),
	.datab(gnd),
	.datac(\acesso|map_ula|s[13]~143_combout ),
	.datad(\acesso|map_ula|s[15]~170clkctrl_outclk ),
	.cin(gnd),
	.combout(\acesso|map_ula|s [13]),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[13] .lut_mask = 16'hF0AA;
defparam \acesso|map_ula|s[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N26
cycloneive_lcell_comb \acesso|addr_ram[13]~feeder (
// Equation(s):
// \acesso|addr_ram[13]~feeder_combout  = \acesso|map_ula|s [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|map_ula|s [13]),
	.cin(gnd),
	.combout(\acesso|addr_ram[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|addr_ram[13]~feeder .lut_mask = 16'hFF00;
defparam \acesso|addr_ram[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N27
dffeas \acesso|addr_ram[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|addr_ram[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|addr_ram[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|addr_ram [13]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|addr_ram[13] .is_wysiwyg = "true";
defparam \acesso|addr_ram[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y29_N17
dffeas \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|addr_ram [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N4
cycloneive_lcell_comb \acesso|data_in_ram[15]~feeder (
// Equation(s):
// \acesso|data_in_ram[15]~feeder_combout  = \acesso|map_banco_regs|saida [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|map_banco_regs|saida [15]),
	.cin(gnd),
	.combout(\acesso|data_in_ram[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|data_in_ram[15]~feeder .lut_mask = 16'hFF00;
defparam \acesso|data_in_ram[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y27_N5
dffeas \acesso|data_in_ram[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|data_in_ram[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|data_in_ram[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|data_in_ram [15]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|data_in_ram[15] .is_wysiwyg = "true";
defparam \acesso|data_in_ram[15] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y40_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [15]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y33_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [15]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N22
cycloneive_lcell_comb \acesso|entrada_brg~108 (
// Equation(s):
// \acesso|entrada_brg~108_combout  = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63~portadataout ))) # 
// (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47~portadataout ))))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47~portadataout ),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~108_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~108 .lut_mask = 16'hC840;
defparam \acesso|entrada_brg~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [15]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 15;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [15]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDEEF5FAB5;
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N28
cycloneive_lcell_comb \acesso|entrada_brg~107 (
// Equation(s):
// \acesso|entrada_brg~107_combout  = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31~portadataout )) # 
// (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15~portadataout )))))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~107_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~107 .lut_mask = 16'h3120;
defparam \acesso|entrada_brg~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N28
cycloneive_lcell_comb \acesso|entrada_brg~109 (
// Equation(s):
// \acesso|entrada_brg~109_combout  = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\acesso|entrada_brg~108_combout ) # (\acesso|entrada_brg~107_combout )))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\acesso|entrada_brg~108_combout ),
	.datad(\acesso|entrada_brg~107_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~109_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~109 .lut_mask = 16'h5550;
defparam \acesso|entrada_brg~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y42_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [15]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95 .port_a_first_bit_number = 15;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y33_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [15]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N8
cycloneive_lcell_comb \acesso|entrada_brg~111 (
// Equation(s):
// \acesso|entrada_brg~111_combout  = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95~portadataout )) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79~portadataout )))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95~portadataout ),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~111_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~111 .lut_mask = 16'hF5A0;
defparam \acesso|entrada_brg~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y43_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [15]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127 .port_a_first_bit_number = 15;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y29_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [15]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N18
cycloneive_lcell_comb \acesso|entrada_brg~110 (
// Equation(s):
// \acesso|entrada_brg~110_combout  = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127~portadataout )) # 
// (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111~portadataout )))))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127~portadataout ),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~110_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~110 .lut_mask = 16'hC480;
defparam \acesso|entrada_brg~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N30
cycloneive_lcell_comb \acesso|entrada_brg~112 (
// Equation(s):
// \acesso|entrada_brg~112_combout  = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\acesso|entrada_brg~110_combout ) # ((!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & \acesso|entrada_brg~111_combout ))))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\acesso|entrada_brg~111_combout ),
	.datad(\acesso|entrada_brg~110_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~112_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~112 .lut_mask = 16'hAA20;
defparam \acesso|entrada_brg~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N12
cycloneive_lcell_comb \acesso|entrada_brg~113 (
// Equation(s):
// \acesso|entrada_brg~113_combout  = (\acesso|Equal2~0_combout  & (((\acesso|map_ula|s [15])))) # (!\acesso|Equal2~0_combout  & ((\acesso|entrada_brg~109_combout ) # ((\acesso|entrada_brg~112_combout ))))

	.dataa(\acesso|Equal2~0_combout ),
	.datab(\acesso|entrada_brg~109_combout ),
	.datac(\acesso|entrada_brg~112_combout ),
	.datad(\acesso|map_ula|s [15]),
	.cin(gnd),
	.combout(\acesso|entrada_brg~113_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~113 .lut_mask = 16'hFE54;
defparam \acesso|entrada_brg~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N4
cycloneive_lcell_comb \acesso|entrada_brg[15]~feeder (
// Equation(s):
// \acesso|entrada_brg[15]~feeder_combout  = \acesso|entrada_brg~113_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|entrada_brg~113_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg[15]~feeder .lut_mask = 16'hFF00;
defparam \acesso|entrada_brg[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y29_N5
dffeas \acesso|entrada_brg[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|entrada_brg[15]~feeder_combout ),
	.asdata(\switches[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\entrada|ler_valor~q ),
	.ena(\acesso|entrada_brg[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|entrada_brg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|entrada_brg[15] .is_wysiwyg = "true";
defparam \acesso|entrada_brg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N20
cycloneive_lcell_comb \acesso|map_banco_regs|r1|saida~16 (
// Equation(s):
// \acesso|map_banco_regs|r1|saida~16_combout  = (\acesso|entrada_brg [15] & !\acesso|map_banco_regs|registrador_clear [0])

	.dataa(gnd),
	.datab(\acesso|entrada_brg [15]),
	.datac(gnd),
	.datad(\acesso|map_banco_regs|registrador_clear [0]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r1|saida~16_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r1|saida~16 .lut_mask = 16'h00CC;
defparam \acesso|map_banco_regs|r1|saida~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N4
cycloneive_lcell_comb \acesso|map_banco_regs|r4|saida[15]~feeder (
// Equation(s):
// \acesso|map_banco_regs|r4|saida[15]~feeder_combout  = \acesso|map_banco_regs|r1|saida~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|map_banco_regs|r1|saida~16_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r4|saida[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r4|saida[15]~feeder .lut_mask = 16'hFF00;
defparam \acesso|map_banco_regs|r4|saida[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y27_N5
dffeas \acesso|map_banco_regs|r4|saida[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|r4|saida[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|r4|saida[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r4|saida [15]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r4|saida[15] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r4|saida[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y27_N27
dffeas \acesso|map_banco_regs|r8|saida[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r8|saida[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r8|saida [15]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r8|saida[15] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r8|saida[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N14
cycloneive_lcell_comb \acesso|map_banco_regs|r2|saida[15]~feeder (
// Equation(s):
// \acesso|map_banco_regs|r2|saida[15]~feeder_combout  = \acesso|map_banco_regs|r1|saida~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|map_banco_regs|r1|saida~16_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r2|saida[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r2|saida[15]~feeder .lut_mask = 16'hFF00;
defparam \acesso|map_banco_regs|r2|saida[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y27_N15
dffeas \acesso|map_banco_regs|r2|saida[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|r2|saida[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|r2|saida[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r2|saida [15]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r2|saida[15] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r2|saida[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N24
cycloneive_lcell_comb \acesso|map_banco_regs|r6|saida[15]~feeder (
// Equation(s):
// \acesso|map_banco_regs|r6|saida[15]~feeder_combout  = \acesso|map_banco_regs|r1|saida~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|map_banco_regs|r1|saida~16_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r6|saida[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r6|saida[15]~feeder .lut_mask = 16'hFF00;
defparam \acesso|map_banco_regs|r6|saida[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y27_N25
dffeas \acesso|map_banco_regs|r6|saida[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|r6|saida[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|r6|saida[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r6|saida [15]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r6|saida[15] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r6|saida[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N20
cycloneive_lcell_comb \acesso|map_banco_regs|saida~76 (
// Equation(s):
// \acesso|map_banco_regs|saida~76_combout  = (\acesso|seletor_brg [2] & (((\acesso|map_banco_regs|r6|saida [15]) # (\acesso|seletor_brg [1])))) # (!\acesso|seletor_brg [2] & (\acesso|map_banco_regs|r2|saida [15] & ((!\acesso|seletor_brg [1]))))

	.dataa(\acesso|map_banco_regs|r2|saida [15]),
	.datab(\acesso|map_banco_regs|r6|saida [15]),
	.datac(\acesso|seletor_brg [2]),
	.datad(\acesso|seletor_brg [1]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~76_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~76 .lut_mask = 16'hF0CA;
defparam \acesso|map_banco_regs|saida~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N26
cycloneive_lcell_comb \acesso|map_banco_regs|saida~77 (
// Equation(s):
// \acesso|map_banco_regs|saida~77_combout  = (\acesso|seletor_brg [1] & ((\acesso|map_banco_regs|saida~76_combout  & ((\acesso|map_banco_regs|r8|saida [15]))) # (!\acesso|map_banco_regs|saida~76_combout  & (\acesso|map_banco_regs|r4|saida [15])))) # 
// (!\acesso|seletor_brg [1] & (((\acesso|map_banco_regs|saida~76_combout ))))

	.dataa(\acesso|map_banco_regs|r4|saida [15]),
	.datab(\acesso|seletor_brg [1]),
	.datac(\acesso|map_banco_regs|r8|saida [15]),
	.datad(\acesso|map_banco_regs|saida~76_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~77_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~77 .lut_mask = 16'hF388;
defparam \acesso|map_banco_regs|saida~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N20
cycloneive_lcell_comb \acesso|map_banco_regs|r7|saida[15]~feeder (
// Equation(s):
// \acesso|map_banco_regs|r7|saida[15]~feeder_combout  = \acesso|map_banco_regs|r1|saida~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|map_banco_regs|r1|saida~16_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r7|saida[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r7|saida[15]~feeder .lut_mask = 16'hFF00;
defparam \acesso|map_banco_regs|r7|saida[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N21
dffeas \acesso|map_banco_regs|r7|saida[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|r7|saida[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|r7|saida[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r7|saida [15]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r7|saida[15] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r7|saida[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N24
cycloneive_lcell_comb \acesso|map_banco_regs|r5|saida[15]~feeder (
// Equation(s):
// \acesso|map_banco_regs|r5|saida[15]~feeder_combout  = \acesso|map_banco_regs|r1|saida~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\acesso|map_banco_regs|r1|saida~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r5|saida[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r5|saida[15]~feeder .lut_mask = 16'hF0F0;
defparam \acesso|map_banco_regs|r5|saida[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N25
dffeas \acesso|map_banco_regs|r5|saida[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|r5|saida[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|r5|saida[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r5|saida [15]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r5|saida[15] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r5|saida[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y28_N31
dffeas \acesso|map_banco_regs|r3|saida[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r3|saida[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r3|saida [15]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r3|saida[15] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r3|saida[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y28_N7
dffeas \acesso|map_banco_regs|r1|saida[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r1|saida[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r1|saida [15]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r1|saida[15] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r1|saida[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N6
cycloneive_lcell_comb \acesso|map_banco_regs|saida~78 (
// Equation(s):
// \acesso|map_banco_regs|saida~78_combout  = (\acesso|seletor_brg [1] & ((\acesso|map_banco_regs|r3|saida [15]) # ((\acesso|seletor_brg [2])))) # (!\acesso|seletor_brg [1] & (((\acesso|map_banco_regs|r1|saida [15] & !\acesso|seletor_brg [2]))))

	.dataa(\acesso|seletor_brg [1]),
	.datab(\acesso|map_banco_regs|r3|saida [15]),
	.datac(\acesso|map_banco_regs|r1|saida [15]),
	.datad(\acesso|seletor_brg [2]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~78_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~78 .lut_mask = 16'hAAD8;
defparam \acesso|map_banco_regs|saida~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N6
cycloneive_lcell_comb \acesso|map_banco_regs|saida~79 (
// Equation(s):
// \acesso|map_banco_regs|saida~79_combout  = (\acesso|seletor_brg [2] & ((\acesso|map_banco_regs|saida~78_combout  & (\acesso|map_banco_regs|r7|saida [15])) # (!\acesso|map_banco_regs|saida~78_combout  & ((\acesso|map_banco_regs|r5|saida [15]))))) # 
// (!\acesso|seletor_brg [2] & (((\acesso|map_banco_regs|saida~78_combout ))))

	.dataa(\acesso|map_banco_regs|r7|saida [15]),
	.datab(\acesso|map_banco_regs|r5|saida [15]),
	.datac(\acesso|seletor_brg [2]),
	.datad(\acesso|map_banco_regs|saida~78_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~79_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~79 .lut_mask = 16'hAFC0;
defparam \acesso|map_banco_regs|saida~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N20
cycloneive_lcell_comb \acesso|map_banco_regs|saida~80 (
// Equation(s):
// \acesso|map_banco_regs|saida~80_combout  = (\acesso|seletor_brg [0] & (\acesso|map_banco_regs|saida~77_combout )) # (!\acesso|seletor_brg [0] & ((\acesso|map_banco_regs|saida~79_combout )))

	.dataa(gnd),
	.datab(\acesso|seletor_brg [0]),
	.datac(\acesso|map_banco_regs|saida~77_combout ),
	.datad(\acesso|map_banco_regs|saida~79_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~80_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~80 .lut_mask = 16'hF3C0;
defparam \acesso|map_banco_regs|saida~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y27_N21
dffeas \acesso|map_banco_regs|saida[15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|saida~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|saida[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|saida [15]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|saida[15] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|saida[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N28
cycloneive_lcell_comb \acesso|b_ula~16 (
// Equation(s):
// \acesso|b_ula~16_combout  = (!\entrada|operacao [2] & (\acesso|map_banco_regs|saida [15] & ((\entrada|operacao [3]) # (!\entrada|operacao [0]))))

	.dataa(\entrada|operacao [3]),
	.datab(\entrada|operacao [2]),
	.datac(\acesso|map_banco_regs|saida [15]),
	.datad(\entrada|operacao [0]),
	.cin(gnd),
	.combout(\acesso|b_ula~16_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|b_ula~16 .lut_mask = 16'h2030;
defparam \acesso|b_ula~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y26_N29
dffeas \acesso|b_ula[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|b_ula~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|b_ula[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|b_ula [15]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|b_ula[15] .is_wysiwyg = "true";
defparam \acesso|b_ula[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N16
cycloneive_lcell_comb \acesso|map_ula|Add0~47 (
// Equation(s):
// \acesso|map_ula|Add0~47_combout  = \acesso|b_ula [15] $ (\acesso|map_ula|process_0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\acesso|b_ula [15]),
	.datad(\acesso|map_ula|process_0~0_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|Add0~47 .lut_mask = 16'h0FF0;
defparam \acesso|map_ula|Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N16
cycloneive_lcell_comb \acesso|map_ula|Add0~48 (
// Equation(s):
// \acesso|map_ula|Add0~48_combout  = \acesso|map_ula|Add0~47_combout  $ (\acesso|map_ula|Add0~46  $ (!\acesso|a_ula [15]))

	.dataa(\acesso|map_ula|Add0~47_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|a_ula [15]),
	.cin(\acesso|map_ula|Add0~46 ),
	.combout(\acesso|map_ula|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|Add0~48 .lut_mask = 16'h5AA5;
defparam \acesso|map_ula|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N10
cycloneive_lcell_comb \acesso|map_ula|s[15]~166 (
// Equation(s):
// \acesso|map_ula|s[15]~166_combout  = (!\entrada|operacao [0] & (!\entrada|operacao [1] & \acesso|a_ula [14]))

	.dataa(\entrada|operacao [0]),
	.datab(gnd),
	.datac(\entrada|operacao [1]),
	.datad(\acesso|a_ula [14]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[15]~166_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[15]~166 .lut_mask = 16'h0500;
defparam \acesso|map_ula|s[15]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N14
cycloneive_lcell_comb \acesso|map_ula|s[1]~161 (
// Equation(s):
// \acesso|map_ula|s[1]~161_combout  = (\acesso|b_ula [0] & (((\acesso|a_ula [14] & !\entrada|operacao [1])))) # (!\acesso|b_ula [0] & (\acesso|a_ula [15]))

	.dataa(\acesso|a_ula [15]),
	.datab(\acesso|a_ula [14]),
	.datac(\acesso|b_ula [0]),
	.datad(\entrada|operacao [1]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[1]~161_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[1]~161 .lut_mask = 16'h0ACA;
defparam \acesso|map_ula|s[1]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N30
cycloneive_lcell_comb \acesso|map_ula|s[1]~162 (
// Equation(s):
// \acesso|map_ula|s[1]~162_combout  = (\acesso|b_ula [1] & (!\entrada|operacao [1] & ((\acesso|map_ula|ShiftLeft0~31_combout )))) # (!\acesso|b_ula [1] & (((\acesso|map_ula|s[1]~161_combout ))))

	.dataa(\acesso|b_ula [1]),
	.datab(\entrada|operacao [1]),
	.datac(\acesso|map_ula|s[1]~161_combout ),
	.datad(\acesso|map_ula|ShiftLeft0~31_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[1]~162_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[1]~162 .lut_mask = 16'h7250;
defparam \acesso|map_ula|s[1]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N8
cycloneive_lcell_comb \acesso|map_ula|s[1]~163 (
// Equation(s):
// \acesso|map_ula|s[1]~163_combout  = (\acesso|b_ula [3] & (((!\entrada|operacao [1] & \acesso|map_ula|ShiftLeft0~18_combout )))) # (!\acesso|b_ula [3] & (\acesso|map_ula|s[1]~162_combout ))

	.dataa(\acesso|map_ula|s[1]~162_combout ),
	.datab(\entrada|operacao [1]),
	.datac(\acesso|b_ula [3]),
	.datad(\acesso|map_ula|ShiftLeft0~18_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[1]~163_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[1]~163 .lut_mask = 16'h3A0A;
defparam \acesso|map_ula|s[1]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N6
cycloneive_lcell_comb \acesso|map_ula|s[1]~164 (
// Equation(s):
// \acesso|map_ula|s[1]~164_combout  = (\acesso|b_ula [3] & (\acesso|map_ula|ShiftLeft0~16_combout )) # (!\acesso|b_ula [3] & ((\acesso|map_ula|ShiftLeft0~29_combout )))

	.dataa(gnd),
	.datab(\acesso|map_ula|ShiftLeft0~16_combout ),
	.datac(\acesso|b_ula [3]),
	.datad(\acesso|map_ula|ShiftLeft0~29_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[1]~164_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[1]~164 .lut_mask = 16'hCFC0;
defparam \acesso|map_ula|s[1]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N24
cycloneive_lcell_comb \acesso|map_ula|s[1]~165 (
// Equation(s):
// \acesso|map_ula|s[1]~165_combout  = (\acesso|b_ula [2] & (!\entrada|operacao [1] & ((\acesso|map_ula|s[1]~164_combout )))) # (!\acesso|b_ula [2] & (((\acesso|map_ula|s[1]~163_combout ))))

	.dataa(\acesso|b_ula [2]),
	.datab(\entrada|operacao [1]),
	.datac(\acesso|map_ula|s[1]~163_combout ),
	.datad(\acesso|map_ula|s[1]~164_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[1]~165_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[1]~165 .lut_mask = 16'h7250;
defparam \acesso|map_ula|s[1]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N0
cycloneive_lcell_comb \acesso|map_ula|s[15]~167 (
// Equation(s):
// \acesso|map_ula|s[15]~167_combout  = (\acesso|map_ula|s[15]~166_combout ) # ((\entrada|operacao [0] & (!\acesso|map_ula|ShiftLeft0~0_combout  & \acesso|map_ula|s[1]~165_combout )))

	.dataa(\entrada|operacao [0]),
	.datab(\acesso|map_ula|s[15]~166_combout ),
	.datac(\acesso|map_ula|ShiftLeft0~0_combout ),
	.datad(\acesso|map_ula|s[1]~165_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[15]~167_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[15]~167 .lut_mask = 16'hCECC;
defparam \acesso|map_ula|s[15]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N18
cycloneive_lcell_comb \acesso|map_ula|s[15]~168 (
// Equation(s):
// \acesso|map_ula|s[15]~168_combout  = (\entrada|operacao [3] & (!\acesso|map_ula|Add0~48_combout  & ((\entrada|operacao [2])))) # (!\entrada|operacao [3] & ((\entrada|operacao [2] & ((\acesso|map_ula|s[15]~167_combout ))) # (!\entrada|operacao [2] & 
// (\acesso|map_ula|Add0~48_combout ))))

	.dataa(\acesso|map_ula|Add0~48_combout ),
	.datab(\entrada|operacao [3]),
	.datac(\acesso|map_ula|s[15]~167_combout ),
	.datad(\entrada|operacao [2]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[15]~168_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[15]~168 .lut_mask = 16'h7422;
defparam \acesso|map_ula|s[15]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N20
cycloneive_lcell_comb \acesso|map_ula|s[15]~159 (
// Equation(s):
// \acesso|map_ula|s[15]~159_combout  = (\acesso|a_ula [15] $ (\acesso|b_ula [15])) # (!\entrada|operacao [0])

	.dataa(\acesso|a_ula [15]),
	.datab(\acesso|b_ula [15]),
	.datac(gnd),
	.datad(\entrada|operacao [0]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[15]~159_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[15]~159 .lut_mask = 16'h66FF;
defparam \acesso|map_ula|s[15]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N24
cycloneive_lcell_comb \acesso|map_ula|s[15]~158 (
// Equation(s):
// \acesso|map_ula|s[15]~158_combout  = (\acesso|a_ula [15] & ((\entrada|operacao [0] & ((!\acesso|b_ula [15]))) # (!\entrada|operacao [0] & ((\entrada|operacao [1]) # (\acesso|b_ula [15]))))) # (!\acesso|a_ula [15] & ((\entrada|operacao [1] & 
// ((\acesso|b_ula [15]))) # (!\entrada|operacao [1] & (\entrada|operacao [0]))))

	.dataa(\acesso|a_ula [15]),
	.datab(\entrada|operacao [1]),
	.datac(\entrada|operacao [0]),
	.datad(\acesso|b_ula [15]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[15]~158_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[15]~158 .lut_mask = 16'h5EB8;
defparam \acesso|map_ula|s[15]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N28
cycloneive_lcell_comb \acesso|map_ula|s[15]~160 (
// Equation(s):
// \acesso|map_ula|s[15]~160_combout  = (\entrada|operacao [2] & (\acesso|map_ula|s[15]~159_combout )) # (!\entrada|operacao [2] & ((\acesso|map_ula|s[15]~158_combout )))

	.dataa(\acesso|map_ula|s[15]~159_combout ),
	.datab(\entrada|operacao [2]),
	.datac(gnd),
	.datad(\acesso|map_ula|s[15]~158_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[15]~160_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[15]~160 .lut_mask = 16'hBB88;
defparam \acesso|map_ula|s[15]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N28
cycloneive_lcell_comb \acesso|map_ula|s[15]~169 (
// Equation(s):
// \acesso|map_ula|s[15]~169_combout  = (\entrada|operacao [3] & (\acesso|map_ula|s[15]~160_combout  & ((\entrada|operacao [0]) # (!\acesso|map_ula|s[15]~168_combout )))) # (!\entrada|operacao [3] & (((\acesso|map_ula|s[15]~168_combout ))))

	.dataa(\entrada|operacao [0]),
	.datab(\acesso|map_ula|s[15]~168_combout ),
	.datac(\entrada|operacao [3]),
	.datad(\acesso|map_ula|s[15]~160_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[15]~169_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[15]~169 .lut_mask = 16'hBC0C;
defparam \acesso|map_ula|s[15]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N26
cycloneive_lcell_comb \acesso|map_ula|s[15] (
// Equation(s):
// \acesso|map_ula|s [15] = (GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk ) & (\acesso|map_ula|s[15]~169_combout )) # (!GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk ) & ((\acesso|map_ula|s [15])))

	.dataa(\acesso|map_ula|s[15]~169_combout ),
	.datab(gnd),
	.datac(\acesso|map_ula|s [15]),
	.datad(\acesso|map_ula|s[15]~170clkctrl_outclk ),
	.cin(gnd),
	.combout(\acesso|map_ula|s [15]),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[15] .lut_mask = 16'hAAF0;
defparam \acesso|map_ula|s[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N24
cycloneive_lcell_comb \acesso|addr_ram[15]~feeder (
// Equation(s):
// \acesso|addr_ram[15]~feeder_combout  = \acesso|map_ula|s [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(\acesso|map_ula|s [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\acesso|addr_ram[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|addr_ram[15]~feeder .lut_mask = 16'hF0F0;
defparam \acesso|addr_ram[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N25
dffeas \acesso|addr_ram[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|addr_ram[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|addr_ram[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|addr_ram [15]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|addr_ram[15] .is_wysiwyg = "true";
defparam \acesso|addr_ram[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N14
cycloneive_lcell_comb \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a[2]~feeder (
// Equation(s):
// \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a[2]~feeder_combout  = \acesso|addr_ram [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|addr_ram [15]),
	.cin(gnd),
	.combout(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a[2]~feeder .lut_mask = 16'hFF00;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N15
dffeas \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N26
cycloneive_lcell_comb \acesso|data_in_ram[3]~feeder (
// Equation(s):
// \acesso|data_in_ram[3]~feeder_combout  = \acesso|map_banco_regs|saida [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\acesso|map_banco_regs|saida [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\acesso|data_in_ram[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|data_in_ram[3]~feeder .lut_mask = 16'hF0F0;
defparam \acesso|data_in_ram[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y27_N27
dffeas \acesso|data_in_ram[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|data_in_ram[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|data_in_ram[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|data_in_ram [3]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|data_in_ram[3] .is_wysiwyg = "true";
defparam \acesso|data_in_ram[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y36_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [3]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [3]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N30
cycloneive_lcell_comb \acesso|entrada_brg~26 (
// Equation(s):
// \acesso|entrada_brg~26_combout  = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83~portadataout ))) # 
// (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67~portadataout ))))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67~portadataout ),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~26_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~26 .lut_mask = 16'h5410;
defparam \acesso|entrada_brg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y34_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [3]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y19_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [3]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N16
cycloneive_lcell_comb \acesso|entrada_brg~27 (
// Equation(s):
// \acesso|entrada_brg~27_combout  = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115~portadataout ))) # 
// (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99~portadataout ))))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99~portadataout ),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~27_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~27 .lut_mask = 16'hA820;
defparam \acesso|entrada_brg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N18
cycloneive_lcell_comb \acesso|entrada_brg~28 (
// Equation(s):
// \acesso|entrada_brg~28_combout  = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\acesso|entrada_brg~26_combout ) # (\acesso|entrada_brg~27_combout )))

	.dataa(gnd),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\acesso|entrada_brg~26_combout ),
	.datad(\acesso|entrada_brg~27_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~28_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~28 .lut_mask = 16'hCCC0;
defparam \acesso|entrada_brg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y38_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [3]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y18_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [3]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N14
cycloneive_lcell_comb \acesso|entrada_brg~24 (
// Equation(s):
// \acesso|entrada_brg~24_combout  = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51~portadataout ))) # 
// (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35~portadataout ))))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~24_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~24 .lut_mask = 16'hA820;
defparam \acesso|entrada_brg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y41_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [3]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y37_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [3]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000344A5A284;
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N24
cycloneive_lcell_comb \acesso|entrada_brg~23 (
// Equation(s):
// \acesso|entrada_brg~23_combout  = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19~portadataout )) # 
// (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3~portadataout )))))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~23_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~23 .lut_mask = 16'h5140;
defparam \acesso|entrada_brg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N8
cycloneive_lcell_comb \acesso|entrada_brg~25 (
// Equation(s):
// \acesso|entrada_brg~25_combout  = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\acesso|entrada_brg~24_combout ) # (\acesso|entrada_brg~23_combout )))

	.dataa(gnd),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\acesso|entrada_brg~24_combout ),
	.datad(\acesso|entrada_brg~23_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~25_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~25 .lut_mask = 16'h3330;
defparam \acesso|entrada_brg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N28
cycloneive_lcell_comb \acesso|entrada_brg~29 (
// Equation(s):
// \acesso|entrada_brg~29_combout  = (\acesso|Equal2~0_combout  & (((\acesso|map_ula|s [3])))) # (!\acesso|Equal2~0_combout  & ((\acesso|entrada_brg~28_combout ) # ((\acesso|entrada_brg~25_combout ))))

	.dataa(\acesso|Equal2~0_combout ),
	.datab(\acesso|entrada_brg~28_combout ),
	.datac(\acesso|entrada_brg~25_combout ),
	.datad(\acesso|map_ula|s [3]),
	.cin(gnd),
	.combout(\acesso|entrada_brg~29_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~29 .lut_mask = 16'hFE54;
defparam \acesso|entrada_brg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N20
cycloneive_lcell_comb \acesso|entrada_brg[3]~feeder (
// Equation(s):
// \acesso|entrada_brg[3]~feeder_combout  = \acesso|entrada_brg~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|entrada_brg~29_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg[3]~feeder .lut_mask = 16'hFF00;
defparam \acesso|entrada_brg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N21
dffeas \acesso|entrada_brg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|entrada_brg[3]~feeder_combout ),
	.asdata(\switches[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\entrada|ler_valor~q ),
	.ena(\acesso|entrada_brg[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|entrada_brg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|entrada_brg[3] .is_wysiwyg = "true";
defparam \acesso|entrada_brg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N2
cycloneive_lcell_comb \acesso|map_banco_regs|r1|saida~4 (
// Equation(s):
// \acesso|map_banco_regs|r1|saida~4_combout  = (\acesso|entrada_brg [3] & !\acesso|map_banco_regs|registrador_clear [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\acesso|entrada_brg [3]),
	.datad(\acesso|map_banco_regs|registrador_clear [0]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r1|saida~4_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r1|saida~4 .lut_mask = 16'h00F0;
defparam \acesso|map_banco_regs|r1|saida~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N3
dffeas \acesso|map_banco_regs|r7|saida[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|r1|saida~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|r7|saida[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r7|saida [3]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r7|saida[3] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r7|saida[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y28_N31
dffeas \acesso|map_banco_regs|r5|saida[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r5|saida[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r5|saida [3]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r5|saida[3] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r5|saida[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y28_N1
dffeas \acesso|map_banco_regs|r3|saida[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r3|saida[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r3|saida [3]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r3|saida[3] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r3|saida[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y28_N25
dffeas \acesso|map_banco_regs|r1|saida[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r1|saida[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r1|saida [3]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r1|saida[3] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r1|saida[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N24
cycloneive_lcell_comb \acesso|map_banco_regs|saida~18 (
// Equation(s):
// \acesso|map_banco_regs|saida~18_combout  = (\acesso|seletor_brg [2] & (((\acesso|seletor_brg [1])))) # (!\acesso|seletor_brg [2] & ((\acesso|seletor_brg [1] & (\acesso|map_banco_regs|r3|saida [3])) # (!\acesso|seletor_brg [1] & 
// ((\acesso|map_banco_regs|r1|saida [3])))))

	.dataa(\acesso|map_banco_regs|r3|saida [3]),
	.datab(\acesso|seletor_brg [2]),
	.datac(\acesso|map_banco_regs|r1|saida [3]),
	.datad(\acesso|seletor_brg [1]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~18_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~18 .lut_mask = 16'hEE30;
defparam \acesso|map_banco_regs|saida~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N30
cycloneive_lcell_comb \acesso|map_banco_regs|saida~19 (
// Equation(s):
// \acesso|map_banco_regs|saida~19_combout  = (\acesso|seletor_brg [2] & ((\acesso|map_banco_regs|saida~18_combout  & (\acesso|map_banco_regs|r7|saida [3])) # (!\acesso|map_banco_regs|saida~18_combout  & ((\acesso|map_banco_regs|r5|saida [3]))))) # 
// (!\acesso|seletor_brg [2] & (((\acesso|map_banco_regs|saida~18_combout ))))

	.dataa(\acesso|map_banco_regs|r7|saida [3]),
	.datab(\acesso|seletor_brg [2]),
	.datac(\acesso|map_banco_regs|r5|saida [3]),
	.datad(\acesso|map_banco_regs|saida~18_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~19_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~19 .lut_mask = 16'hBBC0;
defparam \acesso|map_banco_regs|saida~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N4
cycloneive_lcell_comb \acesso|map_banco_regs|r4|saida[3]~feeder (
// Equation(s):
// \acesso|map_banco_regs|r4|saida[3]~feeder_combout  = \acesso|map_banco_regs|r1|saida~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|map_banco_regs|r1|saida~4_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r4|saida[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r4|saida[3]~feeder .lut_mask = 16'hFF00;
defparam \acesso|map_banco_regs|r4|saida[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N5
dffeas \acesso|map_banco_regs|r4|saida[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|r4|saida[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|r4|saida[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r4|saida [3]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r4|saida[3] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r4|saida[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y29_N19
dffeas \acesso|map_banco_regs|r8|saida[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r8|saida[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r8|saida [3]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r8|saida[3] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r8|saida[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N8
cycloneive_lcell_comb \acesso|map_banco_regs|r6|saida[3]~feeder (
// Equation(s):
// \acesso|map_banco_regs|r6|saida[3]~feeder_combout  = \acesso|map_banco_regs|r1|saida~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|map_banco_regs|r1|saida~4_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r6|saida[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r6|saida[3]~feeder .lut_mask = 16'hFF00;
defparam \acesso|map_banco_regs|r6|saida[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N9
dffeas \acesso|map_banco_regs|r6|saida[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|r6|saida[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|r6|saida[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r6|saida [3]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r6|saida[3] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r6|saida[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y29_N1
dffeas \acesso|map_banco_regs|r2|saida[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r2|saida[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r2|saida [3]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r2|saida[3] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r2|saida[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N0
cycloneive_lcell_comb \acesso|map_banco_regs|saida~16 (
// Equation(s):
// \acesso|map_banco_regs|saida~16_combout  = (\acesso|seletor_brg [2] & ((\acesso|map_banco_regs|r6|saida [3]) # ((\acesso|seletor_brg [1])))) # (!\acesso|seletor_brg [2] & (((\acesso|map_banco_regs|r2|saida [3] & !\acesso|seletor_brg [1]))))

	.dataa(\acesso|map_banco_regs|r6|saida [3]),
	.datab(\acesso|seletor_brg [2]),
	.datac(\acesso|map_banco_regs|r2|saida [3]),
	.datad(\acesso|seletor_brg [1]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~16_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~16 .lut_mask = 16'hCCB8;
defparam \acesso|map_banco_regs|saida~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N18
cycloneive_lcell_comb \acesso|map_banco_regs|saida~17 (
// Equation(s):
// \acesso|map_banco_regs|saida~17_combout  = (\acesso|seletor_brg [1] & ((\acesso|map_banco_regs|saida~16_combout  & ((\acesso|map_banco_regs|r8|saida [3]))) # (!\acesso|map_banco_regs|saida~16_combout  & (\acesso|map_banco_regs|r4|saida [3])))) # 
// (!\acesso|seletor_brg [1] & (((\acesso|map_banco_regs|saida~16_combout ))))

	.dataa(\acesso|map_banco_regs|r4|saida [3]),
	.datab(\acesso|seletor_brg [1]),
	.datac(\acesso|map_banco_regs|r8|saida [3]),
	.datad(\acesso|map_banco_regs|saida~16_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~17_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~17 .lut_mask = 16'hF388;
defparam \acesso|map_banco_regs|saida~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N26
cycloneive_lcell_comb \acesso|map_banco_regs|saida~20 (
// Equation(s):
// \acesso|map_banco_regs|saida~20_combout  = (\acesso|seletor_brg [0] & ((\acesso|map_banco_regs|saida~17_combout ))) # (!\acesso|seletor_brg [0] & (\acesso|map_banco_regs|saida~19_combout ))

	.dataa(gnd),
	.datab(\acesso|seletor_brg [0]),
	.datac(\acesso|map_banco_regs|saida~19_combout ),
	.datad(\acesso|map_banco_regs|saida~17_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~20_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~20 .lut_mask = 16'hFC30;
defparam \acesso|map_banco_regs|saida~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N27
dffeas \acesso|map_banco_regs|saida[3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|saida~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|saida[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|saida [3]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|saida[3] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|saida[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N12
cycloneive_lcell_comb \acesso|b_ula~4 (
// Equation(s):
// \acesso|b_ula~4_combout  = (\acesso|process_0~0_combout  & (\entrada|constante [3])) # (!\acesso|process_0~0_combout  & ((\acesso|map_banco_regs|saida [3])))

	.dataa(gnd),
	.datab(\entrada|constante [3]),
	.datac(\acesso|process_0~0_combout ),
	.datad(\acesso|map_banco_regs|saida [3]),
	.cin(gnd),
	.combout(\acesso|b_ula~4_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|b_ula~4 .lut_mask = 16'hCFC0;
defparam \acesso|b_ula~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y28_N13
dffeas \acesso|b_ula[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|b_ula~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|b_ula[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|b_ula [3]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|b_ula[3] .is_wysiwyg = "true";
defparam \acesso|b_ula[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N10
cycloneive_lcell_comb \acesso|map_ula|Add0~11 (
// Equation(s):
// \acesso|map_ula|Add0~11_combout  = \acesso|map_ula|process_0~0_combout  $ (\acesso|b_ula [3])

	.dataa(\acesso|map_ula|process_0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|b_ula [3]),
	.cin(gnd),
	.combout(\acesso|map_ula|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|Add0~11 .lut_mask = 16'h55AA;
defparam \acesso|map_ula|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N24
cycloneive_lcell_comb \acesso|map_ula|s[4]~72 (
// Equation(s):
// \acesso|map_ula|s[4]~72_combout  = (\acesso|b_ula [4] & ((\entrada|operacao [0] & (!\acesso|a_ula [4])) # (!\entrada|operacao [0] & ((\acesso|a_ula [4]) # (\acesso|map_ula|s[2]~50_combout ))))) # (!\acesso|b_ula [4] & ((\acesso|map_ula|s[2]~50_combout  & 
// ((\acesso|a_ula [4]))) # (!\acesso|map_ula|s[2]~50_combout  & (\entrada|operacao [0]))))

	.dataa(\acesso|b_ula [4]),
	.datab(\entrada|operacao [0]),
	.datac(\acesso|a_ula [4]),
	.datad(\acesso|map_ula|s[2]~50_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[4]~72_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[4]~72 .lut_mask = 16'h7A6C;
defparam \acesso|map_ula|s[4]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N22
cycloneive_lcell_comb \acesso|map_ula|s[4]~71 (
// Equation(s):
// \acesso|map_ula|s[4]~71_combout  = (\acesso|map_ula|s[4]~70_combout  & (((\acesso|a_ula [5]) # (\acesso|map_ula|s[4]~69_combout )))) # (!\acesso|map_ula|s[4]~70_combout  & (\acesso|a_ula [3] & ((!\acesso|map_ula|s[4]~69_combout ))))

	.dataa(\acesso|map_ula|s[4]~70_combout ),
	.datab(\acesso|a_ula [3]),
	.datac(\acesso|a_ula [5]),
	.datad(\acesso|map_ula|s[4]~69_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[4]~71_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[4]~71 .lut_mask = 16'hAAE4;
defparam \acesso|map_ula|s[4]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N24
cycloneive_lcell_comb \acesso|map_ula|ShiftRight0~10 (
// Equation(s):
// \acesso|map_ula|ShiftRight0~10_combout  = (\acesso|b_ula [1] & ((\acesso|b_ula [0] & ((\acesso|a_ula [7]))) # (!\acesso|b_ula [0] & (\acesso|a_ula [6]))))

	.dataa(\acesso|a_ula [6]),
	.datab(\acesso|b_ula [1]),
	.datac(\acesso|b_ula [0]),
	.datad(\acesso|a_ula [7]),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftRight0~10_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftRight0~10 .lut_mask = 16'hC808;
defparam \acesso|map_ula|ShiftRight0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N12
cycloneive_lcell_comb \acesso|map_ula|ShiftRight0~12 (
// Equation(s):
// \acesso|map_ula|ShiftRight0~12_combout  = (\acesso|map_ula|ShiftRight0~10_combout ) # ((!\acesso|b_ula [1] & \acesso|map_ula|ShiftRight0~11_combout ))

	.dataa(\acesso|b_ula [1]),
	.datab(gnd),
	.datac(\acesso|map_ula|ShiftRight0~10_combout ),
	.datad(\acesso|map_ula|ShiftRight0~11_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftRight0~12_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftRight0~12 .lut_mask = 16'hF5F0;
defparam \acesso|map_ula|ShiftRight0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N6
cycloneive_lcell_comb \acesso|map_ula|s[4]~171 (
// Equation(s):
// \acesso|map_ula|s[4]~171_combout  = (!\acesso|b_ula [3] & (!\acesso|b_ula [5] & (!\acesso|b_ula [4] & \acesso|map_ula|ShiftLeft0~9_combout )))

	.dataa(\acesso|b_ula [3]),
	.datab(\acesso|b_ula [5]),
	.datac(\acesso|b_ula [4]),
	.datad(\acesso|map_ula|ShiftLeft0~9_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[4]~171_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[4]~171 .lut_mask = 16'h0100;
defparam \acesso|map_ula|s[4]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N16
cycloneive_lcell_comb \acesso|map_ula|s[4]~67 (
// Equation(s):
// \acesso|map_ula|s[4]~67_combout  = (\acesso|map_ula|s[4]~66_combout  & (\acesso|map_ula|ShiftRight0~36_combout  & (\acesso|map_ula|s[4]~176_combout ))) # (!\acesso|map_ula|s[4]~66_combout  & (((\acesso|map_ula|s[4]~171_combout ) # 
// (!\acesso|map_ula|s[4]~176_combout ))))

	.dataa(\acesso|map_ula|ShiftRight0~36_combout ),
	.datab(\acesso|map_ula|s[4]~66_combout ),
	.datac(\acesso|map_ula|s[4]~176_combout ),
	.datad(\acesso|map_ula|s[4]~171_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[4]~67_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[4]~67 .lut_mask = 16'hB383;
defparam \acesso|map_ula|s[4]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N26
cycloneive_lcell_comb \acesso|map_ula|s[4]~68 (
// Equation(s):
// \acesso|map_ula|s[4]~68_combout  = (\acesso|map_ula|s[4]~65_combout  & (((\acesso|map_ula|s[4]~67_combout )))) # (!\acesso|map_ula|s[4]~65_combout  & ((\acesso|map_ula|s[4]~67_combout  & ((\acesso|map_ula|ShiftRight0~12_combout ))) # 
// (!\acesso|map_ula|s[4]~67_combout  & (\acesso|map_ula|ShiftRight0~6_combout ))))

	.dataa(\acesso|map_ula|s[4]~65_combout ),
	.datab(\acesso|map_ula|ShiftRight0~6_combout ),
	.datac(\acesso|map_ula|ShiftRight0~12_combout ),
	.datad(\acesso|map_ula|s[4]~67_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[4]~68_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[4]~68 .lut_mask = 16'hFA44;
defparam \acesso|map_ula|s[4]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N6
cycloneive_lcell_comb \acesso|map_ula|s[4]~73 (
// Equation(s):
// \acesso|map_ula|s[4]~73_combout  = (\acesso|map_ula|s[4]~69_combout  & ((\acesso|map_ula|s[4]~71_combout  & (\acesso|map_ula|s[4]~72_combout )) # (!\acesso|map_ula|s[4]~71_combout  & ((\acesso|map_ula|s[4]~68_combout ))))) # 
// (!\acesso|map_ula|s[4]~69_combout  & (((\acesso|map_ula|s[4]~71_combout ))))

	.dataa(\acesso|map_ula|s[4]~69_combout ),
	.datab(\acesso|map_ula|s[4]~72_combout ),
	.datac(\acesso|map_ula|s[4]~71_combout ),
	.datad(\acesso|map_ula|s[4]~68_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[4]~73_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[4]~73 .lut_mask = 16'hDAD0;
defparam \acesso|map_ula|s[4]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N0
cycloneive_lcell_comb \acesso|map_ula|s[4]~74 (
// Equation(s):
// \acesso|map_ula|s[4]~74_combout  = (\acesso|map_ula|s[2]~54_combout  & (\acesso|map_ula|Add0~15_combout )) # (!\acesso|map_ula|s[2]~54_combout  & ((\acesso|map_ula|s[4]~73_combout )))

	.dataa(\acesso|map_ula|Add0~15_combout ),
	.datab(gnd),
	.datac(\acesso|map_ula|s[4]~73_combout ),
	.datad(\acesso|map_ula|s[2]~54_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[4]~74_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[4]~74 .lut_mask = 16'hAAF0;
defparam \acesso|map_ula|s[4]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N16
cycloneive_lcell_comb \acesso|map_ula|s[4] (
// Equation(s):
// \acesso|map_ula|s [4] = (GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk ) & (\acesso|map_ula|s[4]~74_combout )) # (!GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk ) & ((\acesso|map_ula|s [4])))

	.dataa(gnd),
	.datab(\acesso|map_ula|s[4]~74_combout ),
	.datac(\acesso|map_ula|s[15]~170clkctrl_outclk ),
	.datad(\acesso|map_ula|s [4]),
	.cin(gnd),
	.combout(\acesso|map_ula|s [4]),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[4] .lut_mask = 16'hCFC0;
defparam \acesso|map_ula|s[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y25_N9
dffeas \acesso|data_in_ram[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|saida [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|data_in_ram[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|data_in_ram [4]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|data_in_ram[4] .is_wysiwyg = "true";
defparam \acesso|data_in_ram[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y23_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [4]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000244C4A207;
// synopsys translate_on

// Location: M9K_X64_Y25_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [4]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N26
cycloneive_lcell_comb \acesso|entrada_brg~30 (
// Equation(s):
// \acesso|entrada_brg~30_combout  = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20~portadataout ))) # 
// (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4~portadataout ))))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~30_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~30 .lut_mask = 16'h0E04;
defparam \acesso|entrada_brg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y18_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [4]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y22_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [4]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N20
cycloneive_lcell_comb \acesso|entrada_brg~31 (
// Equation(s):
// \acesso|entrada_brg~31_combout  = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52~portadataout )) # 
// (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36~portadataout )))))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52~portadataout ),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~31_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~31 .lut_mask = 16'hC480;
defparam \acesso|entrada_brg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N30
cycloneive_lcell_comb \acesso|entrada_brg~32 (
// Equation(s):
// \acesso|entrada_brg~32_combout  = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\acesso|entrada_brg~30_combout ) # (\acesso|entrada_brg~31_combout )))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\acesso|entrada_brg~30_combout ),
	.datad(\acesso|entrada_brg~31_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~32_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~32 .lut_mask = 16'h5550;
defparam \acesso|entrada_brg~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y21_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [4]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y17_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [4]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N14
cycloneive_lcell_comb \acesso|entrada_brg~34 (
// Equation(s):
// \acesso|entrada_brg~34_combout  = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116~portadataout ))) # 
// (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100~portadataout ))))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100~portadataout ),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~34_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~34 .lut_mask = 16'hE040;
defparam \acesso|entrada_brg~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y19_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [4]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y24_N0
cycloneive_ram_block \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68 (
	.portawe(\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acesso|data_in_ram [4]}),
	.portaaddr({\acesso|addr_ram [12],\acesso|addr_ram [11],\acesso|addr_ram [10],\acesso|addr_ram [9],\acesso|addr_ram [8],\acesso|addr_ram [7],\acesso|addr_ram [6],\acesso|addr_ram [5],\acesso|addr_ram [4],\acesso|addr_ram [3],\acesso|addr_ram [2],\acesso|addr_ram [1],\acesso|addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68 .init_file = "db/projeto_final.ram0_ram_ee9e295a.hdl.mif";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68 .logical_ram_name = "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68 .operation_mode = "single_port";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_width = 16;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "old_data";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68 .ram_block_type = "M9K";
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N28
cycloneive_lcell_comb \acesso|entrada_brg~33 (
// Equation(s):
// \acesso|entrada_brg~33_combout  = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84~portadataout )) # 
// (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68~portadataout )))))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84~portadataout ),
	.datad(\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68~portadataout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~33_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~33 .lut_mask = 16'h3120;
defparam \acesso|entrada_brg~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N12
cycloneive_lcell_comb \acesso|entrada_brg~35 (
// Equation(s):
// \acesso|entrada_brg~35_combout  = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\acesso|entrada_brg~34_combout ) # (\acesso|entrada_brg~33_combout )))

	.dataa(\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\acesso|entrada_brg~34_combout ),
	.datad(\acesso|entrada_brg~33_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~35_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~35 .lut_mask = 16'hAAA0;
defparam \acesso|entrada_brg~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N2
cycloneive_lcell_comb \acesso|entrada_brg~36 (
// Equation(s):
// \acesso|entrada_brg~36_combout  = (\acesso|Equal2~0_combout  & (\acesso|map_ula|s [4])) # (!\acesso|Equal2~0_combout  & (((\acesso|entrada_brg~32_combout ) # (\acesso|entrada_brg~35_combout ))))

	.dataa(\acesso|Equal2~0_combout ),
	.datab(\acesso|map_ula|s [4]),
	.datac(\acesso|entrada_brg~32_combout ),
	.datad(\acesso|entrada_brg~35_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg~36_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg~36 .lut_mask = 16'hDDD8;
defparam \acesso|entrada_brg~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N0
cycloneive_lcell_comb \acesso|entrada_brg[4]~feeder (
// Equation(s):
// \acesso|entrada_brg[4]~feeder_combout  = \acesso|entrada_brg~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|entrada_brg~36_combout ),
	.cin(gnd),
	.combout(\acesso|entrada_brg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|entrada_brg[4]~feeder .lut_mask = 16'hFF00;
defparam \acesso|entrada_brg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y27_N1
dffeas \acesso|entrada_brg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|entrada_brg[4]~feeder_combout ),
	.asdata(\switches[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\entrada|ler_valor~q ),
	.ena(\acesso|entrada_brg[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|entrada_brg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|entrada_brg[4] .is_wysiwyg = "true";
defparam \acesso|entrada_brg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N22
cycloneive_lcell_comb \acesso|map_banco_regs|r1|saida~5 (
// Equation(s):
// \acesso|map_banco_regs|r1|saida~5_combout  = (\acesso|entrada_brg [4] & !\acesso|map_banco_regs|registrador_clear [0])

	.dataa(\acesso|entrada_brg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|map_banco_regs|registrador_clear [0]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r1|saida~5_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r1|saida~5 .lut_mask = 16'h00AA;
defparam \acesso|map_banco_regs|r1|saida~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N28
cycloneive_lcell_comb \acesso|map_banco_regs|r4|saida[4]~feeder (
// Equation(s):
// \acesso|map_banco_regs|r4|saida[4]~feeder_combout  = \acesso|map_banco_regs|r1|saida~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\acesso|map_banco_regs|r1|saida~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r4|saida[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r4|saida[4]~feeder .lut_mask = 16'hF0F0;
defparam \acesso|map_banco_regs|r4|saida[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N29
dffeas \acesso|map_banco_regs|r4|saida[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|r4|saida[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|r4|saida[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r4|saida [4]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r4|saida[4] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r4|saida[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y29_N27
dffeas \acesso|map_banco_regs|r8|saida[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r8|saida[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r8|saida [4]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r8|saida[4] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r8|saida[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N22
cycloneive_lcell_comb \acesso|map_banco_regs|r6|saida[4]~feeder (
// Equation(s):
// \acesso|map_banco_regs|r6|saida[4]~feeder_combout  = \acesso|map_banco_regs|r1|saida~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\acesso|map_banco_regs|r1|saida~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r6|saida[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r6|saida[4]~feeder .lut_mask = 16'hF0F0;
defparam \acesso|map_banco_regs|r6|saida[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N23
dffeas \acesso|map_banco_regs|r6|saida[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|r6|saida[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|r6|saida[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r6|saida [4]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r6|saida[4] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r6|saida[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y29_N25
dffeas \acesso|map_banco_regs|r2|saida[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r2|saida[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r2|saida [4]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r2|saida[4] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r2|saida[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N24
cycloneive_lcell_comb \acesso|map_banco_regs|saida~21 (
// Equation(s):
// \acesso|map_banco_regs|saida~21_combout  = (\acesso|seletor_brg [2] & ((\acesso|map_banco_regs|r6|saida [4]) # ((\acesso|seletor_brg [1])))) # (!\acesso|seletor_brg [2] & (((\acesso|map_banco_regs|r2|saida [4] & !\acesso|seletor_brg [1]))))

	.dataa(\acesso|map_banco_regs|r6|saida [4]),
	.datab(\acesso|seletor_brg [2]),
	.datac(\acesso|map_banco_regs|r2|saida [4]),
	.datad(\acesso|seletor_brg [1]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~21_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~21 .lut_mask = 16'hCCB8;
defparam \acesso|map_banco_regs|saida~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N26
cycloneive_lcell_comb \acesso|map_banco_regs|saida~22 (
// Equation(s):
// \acesso|map_banco_regs|saida~22_combout  = (\acesso|seletor_brg [1] & ((\acesso|map_banco_regs|saida~21_combout  & ((\acesso|map_banco_regs|r8|saida [4]))) # (!\acesso|map_banco_regs|saida~21_combout  & (\acesso|map_banco_regs|r4|saida [4])))) # 
// (!\acesso|seletor_brg [1] & (((\acesso|map_banco_regs|saida~21_combout ))))

	.dataa(\acesso|map_banco_regs|r4|saida [4]),
	.datab(\acesso|seletor_brg [1]),
	.datac(\acesso|map_banco_regs|r8|saida [4]),
	.datad(\acesso|map_banco_regs|saida~21_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~22_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~22 .lut_mask = 16'hF388;
defparam \acesso|map_banco_regs|saida~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N2
cycloneive_lcell_comb \acesso|map_banco_regs|r3|saida[4]~feeder (
// Equation(s):
// \acesso|map_banco_regs|r3|saida[4]~feeder_combout  = \acesso|map_banco_regs|r1|saida~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\acesso|map_banco_regs|r1|saida~5_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|r3|saida[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|r3|saida[4]~feeder .lut_mask = 16'hFF00;
defparam \acesso|map_banco_regs|r3|saida[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N3
dffeas \acesso|map_banco_regs|r3|saida[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|r3|saida[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|r3|saida[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r3|saida [4]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r3|saida[4] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r3|saida[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y28_N9
dffeas \acesso|map_banco_regs|r1|saida[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r1|saida[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r1|saida [4]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r1|saida[4] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r1|saida[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N8
cycloneive_lcell_comb \acesso|map_banco_regs|saida~23 (
// Equation(s):
// \acesso|map_banco_regs|saida~23_combout  = (\acesso|seletor_brg [2] & (((\acesso|seletor_brg [1])))) # (!\acesso|seletor_brg [2] & ((\acesso|seletor_brg [1] & (\acesso|map_banco_regs|r3|saida [4])) # (!\acesso|seletor_brg [1] & 
// ((\acesso|map_banco_regs|r1|saida [4])))))

	.dataa(\acesso|map_banco_regs|r3|saida [4]),
	.datab(\acesso|seletor_brg [2]),
	.datac(\acesso|map_banco_regs|r1|saida [4]),
	.datad(\acesso|seletor_brg [1]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~23_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~23 .lut_mask = 16'hEE30;
defparam \acesso|map_banco_regs|saida~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N21
dffeas \acesso|map_banco_regs|r5|saida[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r5|saida[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r5|saida [4]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r5|saida[4] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r5|saida[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y28_N19
dffeas \acesso|map_banco_regs|r7|saida[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acesso|map_banco_regs|r1|saida~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\acesso|map_banco_regs|r7|saida[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|r7|saida [4]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|r7|saida[4] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|r7|saida[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N20
cycloneive_lcell_comb \acesso|map_banco_regs|saida~24 (
// Equation(s):
// \acesso|map_banco_regs|saida~24_combout  = (\acesso|map_banco_regs|saida~23_combout  & (((\acesso|map_banco_regs|r7|saida [4])) # (!\acesso|seletor_brg [2]))) # (!\acesso|map_banco_regs|saida~23_combout  & (\acesso|seletor_brg [2] & 
// (\acesso|map_banco_regs|r5|saida [4])))

	.dataa(\acesso|map_banco_regs|saida~23_combout ),
	.datab(\acesso|seletor_brg [2]),
	.datac(\acesso|map_banco_regs|r5|saida [4]),
	.datad(\acesso|map_banco_regs|r7|saida [4]),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~24_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~24 .lut_mask = 16'hEA62;
defparam \acesso|map_banco_regs|saida~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N16
cycloneive_lcell_comb \acesso|map_banco_regs|saida~25 (
// Equation(s):
// \acesso|map_banco_regs|saida~25_combout  = (\acesso|seletor_brg [0] & (\acesso|map_banco_regs|saida~22_combout )) # (!\acesso|seletor_brg [0] & ((\acesso|map_banco_regs|saida~24_combout )))

	.dataa(gnd),
	.datab(\acesso|seletor_brg [0]),
	.datac(\acesso|map_banco_regs|saida~22_combout ),
	.datad(\acesso|map_banco_regs|saida~24_combout ),
	.cin(gnd),
	.combout(\acesso|map_banco_regs|saida~25_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_banco_regs|saida~25 .lut_mask = 16'hF3C0;
defparam \acesso|map_banco_regs|saida~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N17
dffeas \acesso|map_banco_regs|saida[4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\acesso|map_banco_regs|saida~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|map_banco_regs|saida[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|map_banco_regs|saida [4]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|map_banco_regs|saida[4] .is_wysiwyg = "true";
defparam \acesso|map_banco_regs|saida[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y25_N9
dffeas \entrada|constante[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\entrada|operacao_atual [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\entrada|constante[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada|constante [4]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada|constante[4] .is_wysiwyg = "true";
defparam \entrada|constante[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N22
cycloneive_lcell_comb \acesso|b_ula~5 (
// Equation(s):
// \acesso|b_ula~5_combout  = (\acesso|process_0~0_combout  & ((\entrada|constante [4]))) # (!\acesso|process_0~0_combout  & (\acesso|map_banco_regs|saida [4]))

	.dataa(gnd),
	.datab(\acesso|map_banco_regs|saida [4]),
	.datac(\acesso|process_0~0_combout ),
	.datad(\entrada|constante [4]),
	.cin(gnd),
	.combout(\acesso|b_ula~5_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|b_ula~5 .lut_mask = 16'hFC0C;
defparam \acesso|b_ula~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y28_N23
dffeas \acesso|b_ula[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|b_ula~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|b_ula[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|b_ula [4]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|b_ula[4] .is_wysiwyg = "true";
defparam \acesso|b_ula[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N4
cycloneive_lcell_comb \acesso|map_ula|ShiftLeft0~0 (
// Equation(s):
// \acesso|map_ula|ShiftLeft0~0_combout  = (\acesso|b_ula [4]) # (\acesso|b_ula [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\acesso|b_ula [4]),
	.datad(\acesso|b_ula [5]),
	.cin(gnd),
	.combout(\acesso|map_ula|ShiftLeft0~0_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|ShiftLeft0~0 .lut_mask = 16'hFFF0;
defparam \acesso|map_ula|ShiftLeft0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N22
cycloneive_lcell_comb \acesso|map_ula|s[0]~16 (
// Equation(s):
// \acesso|map_ula|s[0]~16_combout  = (!\entrada|operacao [0] & (\entrada|operacao [1] & \acesso|a_ula [1]))

	.dataa(\entrada|operacao [0]),
	.datab(\entrada|operacao [1]),
	.datac(gnd),
	.datad(\acesso|a_ula [1]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[0]~16 .lut_mask = 16'h4400;
defparam \acesso|map_ula|s[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N18
cycloneive_lcell_comb \acesso|map_ula|s[0]~17 (
// Equation(s):
// \acesso|map_ula|s[0]~17_combout  = (\acesso|b_ula [0] & (\entrada|operacao [1] & (\acesso|a_ula [1]))) # (!\acesso|b_ula [0] & (((\acesso|a_ula [0]))))

	.dataa(\entrada|operacao [1]),
	.datab(\acesso|a_ula [1]),
	.datac(\acesso|a_ula [0]),
	.datad(\acesso|b_ula [0]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[0]~17 .lut_mask = 16'h88F0;
defparam \acesso|map_ula|s[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N4
cycloneive_lcell_comb \acesso|map_ula|s[0]~18 (
// Equation(s):
// \acesso|map_ula|s[0]~18_combout  = (\acesso|b_ula [1] & (\acesso|map_ula|ShiftRight0~13_combout  & (\entrada|operacao [1]))) # (!\acesso|b_ula [1] & (((\acesso|map_ula|s[0]~17_combout ))))

	.dataa(\acesso|b_ula [1]),
	.datab(\acesso|map_ula|ShiftRight0~13_combout ),
	.datac(\entrada|operacao [1]),
	.datad(\acesso|map_ula|s[0]~17_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[0]~18 .lut_mask = 16'hD580;
defparam \acesso|map_ula|s[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N26
cycloneive_lcell_comb \acesso|map_ula|s[0]~19 (
// Equation(s):
// \acesso|map_ula|s[0]~19_combout  = (\acesso|b_ula [2] & (\entrada|operacao [1] & ((\acesso|map_ula|ShiftRight0~12_combout )))) # (!\acesso|b_ula [2] & (((\acesso|map_ula|s[0]~18_combout ))))

	.dataa(\entrada|operacao [1]),
	.datab(\acesso|b_ula [2]),
	.datac(\acesso|map_ula|s[0]~18_combout ),
	.datad(\acesso|map_ula|ShiftRight0~12_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[0]~19 .lut_mask = 16'hB830;
defparam \acesso|map_ula|s[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N24
cycloneive_lcell_comb \acesso|map_ula|s[0]~20 (
// Equation(s):
// \acesso|map_ula|s[0]~20_combout  = (\acesso|b_ula [3] & (\entrada|operacao [1] & ((\acesso|map_ula|ShiftRight0~9_combout )))) # (!\acesso|b_ula [3] & (((\acesso|map_ula|s[0]~19_combout ))))

	.dataa(\entrada|operacao [1]),
	.datab(\acesso|b_ula [3]),
	.datac(\acesso|map_ula|s[0]~19_combout ),
	.datad(\acesso|map_ula|ShiftRight0~9_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[0]~20 .lut_mask = 16'hB830;
defparam \acesso|map_ula|s[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N22
cycloneive_lcell_comb \acesso|map_ula|s[0]~21 (
// Equation(s):
// \acesso|map_ula|s[0]~21_combout  = (\acesso|map_ula|s[0]~16_combout ) # ((!\acesso|map_ula|ShiftLeft0~0_combout  & (\entrada|operacao [0] & \acesso|map_ula|s[0]~20_combout )))

	.dataa(\acesso|map_ula|ShiftLeft0~0_combout ),
	.datab(\acesso|map_ula|s[0]~16_combout ),
	.datac(\entrada|operacao [0]),
	.datad(\acesso|map_ula|s[0]~20_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[0]~21 .lut_mask = 16'hDCCC;
defparam \acesso|map_ula|s[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N28
cycloneive_lcell_comb \acesso|map_ula|s[0]~22 (
// Equation(s):
// \acesso|map_ula|s[0]~22_combout  = (!\entrada|operacao [3] & ((\entrada|operacao [2] & (\acesso|map_ula|s[0]~21_combout )) # (!\entrada|operacao [2] & ((\acesso|map_ula|Add0~3_combout )))))

	.dataa(\acesso|map_ula|s[0]~21_combout ),
	.datab(\entrada|operacao [2]),
	.datac(\entrada|operacao [3]),
	.datad(\acesso|map_ula|Add0~3_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[0]~22 .lut_mask = 16'h0B08;
defparam \acesso|map_ula|s[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N22
cycloneive_lcell_comb \acesso|map_ula|s[0]~23 (
// Equation(s):
// \acesso|map_ula|s[0]~23_combout  = (\acesso|a_ula [0] & ((\acesso|b_ula [0]) # ((!\entrada|operacao [0] & \entrada|operacao [1])))) # (!\acesso|a_ula [0] & (\entrada|operacao [1] & (\entrada|operacao [0] $ (\acesso|b_ula [0]))))

	.dataa(\entrada|operacao [0]),
	.datab(\entrada|operacao [1]),
	.datac(\acesso|a_ula [0]),
	.datad(\acesso|b_ula [0]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[0]~23 .lut_mask = 16'hF448;
defparam \acesso|map_ula|s[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N6
cycloneive_lcell_comb \acesso|map_ula|s[0]~24 (
// Equation(s):
// \acesso|map_ula|s[0]~24_combout  = \entrada|operacao [0] $ (((\acesso|map_ula|s[0]~23_combout  & !\entrada|operacao [2])))

	.dataa(gnd),
	.datab(\acesso|map_ula|s[0]~23_combout ),
	.datac(\entrada|operacao [2]),
	.datad(\entrada|operacao [0]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[0]~24 .lut_mask = 16'hF30C;
defparam \acesso|map_ula|s[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N30
cycloneive_lcell_comb \acesso|map_ula|s~25 (
// Equation(s):
// \acesso|map_ula|s~25_combout  = \acesso|a_ula [0] $ (\acesso|b_ula [0])

	.dataa(gnd),
	.datab(\acesso|a_ula [0]),
	.datac(gnd),
	.datad(\acesso|b_ula [0]),
	.cin(gnd),
	.combout(\acesso|map_ula|s~25_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s~25 .lut_mask = 16'h33CC;
defparam \acesso|map_ula|s~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N2
cycloneive_lcell_comb \acesso|map_ula|s[0]~26 (
// Equation(s):
// \acesso|map_ula|s[0]~26_combout  = (\acesso|map_ula|s[0]~24_combout  & (((\acesso|map_ula|s~25_combout )) # (!\entrada|operacao [2]))) # (!\acesso|map_ula|s[0]~24_combout  & (\entrada|operacao [2] & ((\acesso|map_ula|Add0~3_combout ))))

	.dataa(\acesso|map_ula|s[0]~24_combout ),
	.datab(\entrada|operacao [2]),
	.datac(\acesso|map_ula|s~25_combout ),
	.datad(\acesso|map_ula|Add0~3_combout ),
	.cin(gnd),
	.combout(\acesso|map_ula|s[0]~26_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[0]~26 .lut_mask = 16'hE6A2;
defparam \acesso|map_ula|s[0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N20
cycloneive_lcell_comb \acesso|map_ula|s[0]~27 (
// Equation(s):
// \acesso|map_ula|s[0]~27_combout  = (\acesso|map_ula|s[0]~22_combout ) # ((\acesso|map_ula|s[0]~26_combout  & \entrada|operacao [3]))

	.dataa(\acesso|map_ula|s[0]~22_combout ),
	.datab(\acesso|map_ula|s[0]~26_combout ),
	.datac(gnd),
	.datad(\entrada|operacao [3]),
	.cin(gnd),
	.combout(\acesso|map_ula|s[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[0]~27 .lut_mask = 16'hEEAA;
defparam \acesso|map_ula|s[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N10
cycloneive_lcell_comb \acesso|map_ula|s[0] (
// Equation(s):
// \acesso|map_ula|s [0] = (GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk ) & (\acesso|map_ula|s[0]~27_combout )) # (!GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk ) & ((\acesso|map_ula|s [0])))

	.dataa(\acesso|map_ula|s[0]~27_combout ),
	.datab(gnd),
	.datac(\acesso|map_ula|s[15]~170clkctrl_outclk ),
	.datad(\acesso|map_ula|s [0]),
	.cin(gnd),
	.combout(\acesso|map_ula|s [0]),
	.cout());
// synopsys translate_off
defparam \acesso|map_ula|s[0] .lut_mask = 16'hAFA0;
defparam \acesso|map_ula|s[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N16
cycloneive_lcell_comb \acesso|valor_display[0]~0 (
// Equation(s):
// \acesso|valor_display[0]~0_combout  = (\acesso|Equal6~0_combout  & (\entrada|constante [0])) # (!\acesso|Equal6~0_combout  & ((\acesso|map_ula|s [0])))

	.dataa(\acesso|Equal6~0_combout ),
	.datab(gnd),
	.datac(\entrada|constante [0]),
	.datad(\acesso|map_ula|s [0]),
	.cin(gnd),
	.combout(\acesso|valor_display[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|valor_display[0]~0 .lut_mask = 16'hF5A0;
defparam \acesso|valor_display[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N16
cycloneive_lcell_comb \acesso|valor_display[0]~feeder (
// Equation(s):
// \acesso|valor_display[0]~feeder_combout  = \acesso|valor_display[0]~0_combout 

	.dataa(\acesso|valor_display[0]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\acesso|valor_display[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|valor_display[0]~feeder .lut_mask = 16'hAAAA;
defparam \acesso|valor_display[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N10
cycloneive_lcell_comb \acesso|valor_display[0]~6 (
// Equation(s):
// \acesso|valor_display[0]~6_combout  = (!\entrada|resetar~q  & (\acesso|estado_atual~0_combout  & (\acesso|estado_atual [1] & !\acesso|estado_atual [2])))

	.dataa(\entrada|resetar~q ),
	.datab(\acesso|estado_atual~0_combout ),
	.datac(\acesso|estado_atual [1]),
	.datad(\acesso|estado_atual [2]),
	.cin(gnd),
	.combout(\acesso|valor_display[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|valor_display[0]~6 .lut_mask = 16'h0040;
defparam \acesso|valor_display[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y28_N17
dffeas \acesso|valor_display[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|valor_display[0]~feeder_combout ),
	.asdata(\acesso|map_banco_regs|saida [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\acesso|Equal2~1_combout ),
	.ena(\acesso|valor_display[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|valor_display [0]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|valor_display[0] .is_wysiwyg = "true";
defparam \acesso|valor_display[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N12
cycloneive_lcell_comb \acesso|valor_display[1]~1 (
// Equation(s):
// \acesso|valor_display[1]~1_combout  = (\acesso|Equal6~0_combout  & (\entrada|constante [1])) # (!\acesso|Equal6~0_combout  & ((\acesso|map_ula|s [1])))

	.dataa(\acesso|Equal6~0_combout ),
	.datab(gnd),
	.datac(\entrada|constante [1]),
	.datad(\acesso|map_ula|s [1]),
	.cin(gnd),
	.combout(\acesso|valor_display[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|valor_display[1]~1 .lut_mask = 16'hF5A0;
defparam \acesso|valor_display[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N14
cycloneive_lcell_comb \acesso|valor_display[1]~feeder (
// Equation(s):
// \acesso|valor_display[1]~feeder_combout  = \acesso|valor_display[1]~1_combout 

	.dataa(gnd),
	.datab(\acesso|valor_display[1]~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\acesso|valor_display[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|valor_display[1]~feeder .lut_mask = 16'hCCCC;
defparam \acesso|valor_display[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y28_N15
dffeas \acesso|valor_display[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|valor_display[1]~feeder_combout ),
	.asdata(\acesso|map_banco_regs|saida [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\acesso|Equal2~1_combout ),
	.ena(\acesso|valor_display[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|valor_display [1]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|valor_display[1] .is_wysiwyg = "true";
defparam \acesso|valor_display[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N12
cycloneive_lcell_comb \acesso|valor_display[2]~2 (
// Equation(s):
// \acesso|valor_display[2]~2_combout  = (\acesso|Equal6~0_combout  & (\entrada|constante [2])) # (!\acesso|Equal6~0_combout  & ((\acesso|map_ula|s [2])))

	.dataa(gnd),
	.datab(\acesso|Equal6~0_combout ),
	.datac(\entrada|constante [2]),
	.datad(\acesso|map_ula|s [2]),
	.cin(gnd),
	.combout(\acesso|valor_display[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|valor_display[2]~2 .lut_mask = 16'hF3C0;
defparam \acesso|valor_display[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N20
cycloneive_lcell_comb \acesso|valor_display[2]~feeder (
// Equation(s):
// \acesso|valor_display[2]~feeder_combout  = \acesso|valor_display[2]~2_combout 

	.dataa(\acesso|valor_display[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\acesso|valor_display[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|valor_display[2]~feeder .lut_mask = 16'hAAAA;
defparam \acesso|valor_display[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y28_N21
dffeas \acesso|valor_display[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|valor_display[2]~feeder_combout ),
	.asdata(\acesso|map_banco_regs|saida [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\acesso|Equal2~1_combout ),
	.ena(\acesso|valor_display[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|valor_display [2]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|valor_display[2] .is_wysiwyg = "true";
defparam \acesso|valor_display[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N16
cycloneive_lcell_comb \acesso|valor_display[3]~3 (
// Equation(s):
// \acesso|valor_display[3]~3_combout  = (\acesso|Equal6~0_combout  & (\entrada|constante [3])) # (!\acesso|Equal6~0_combout  & ((\acesso|map_ula|s [3])))

	.dataa(\acesso|Equal6~0_combout ),
	.datab(gnd),
	.datac(\entrada|constante [3]),
	.datad(\acesso|map_ula|s [3]),
	.cin(gnd),
	.combout(\acesso|valor_display[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|valor_display[3]~3 .lut_mask = 16'hF5A0;
defparam \acesso|valor_display[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N24
cycloneive_lcell_comb \acesso|valor_display[3]~feeder (
// Equation(s):
// \acesso|valor_display[3]~feeder_combout  = \acesso|valor_display[3]~3_combout 

	.dataa(\acesso|valor_display[3]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\acesso|valor_display[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|valor_display[3]~feeder .lut_mask = 16'hAAAA;
defparam \acesso|valor_display[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N25
dffeas \acesso|valor_display[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|valor_display[3]~feeder_combout ),
	.asdata(\acesso|map_banco_regs|saida [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\acesso|Equal2~1_combout ),
	.ena(\acesso|valor_display[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|valor_display [3]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|valor_display[3] .is_wysiwyg = "true";
defparam \acesso|valor_display[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N8
cycloneive_lcell_comb \acesso|valor_display[4]~4 (
// Equation(s):
// \acesso|valor_display[4]~4_combout  = (\acesso|Equal6~0_combout  & (\entrada|constante [4])) # (!\acesso|Equal6~0_combout  & ((\acesso|map_ula|s [4])))

	.dataa(gnd),
	.datab(\acesso|Equal6~0_combout ),
	.datac(\entrada|constante [4]),
	.datad(\acesso|map_ula|s [4]),
	.cin(gnd),
	.combout(\acesso|valor_display[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|valor_display[4]~4 .lut_mask = 16'hF3C0;
defparam \acesso|valor_display[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N0
cycloneive_lcell_comb \acesso|valor_display[4]~feeder (
// Equation(s):
// \acesso|valor_display[4]~feeder_combout  = \acesso|valor_display[4]~4_combout 

	.dataa(gnd),
	.datab(\acesso|valor_display[4]~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\acesso|valor_display[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|valor_display[4]~feeder .lut_mask = 16'hCCCC;
defparam \acesso|valor_display[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y25_N1
dffeas \acesso|valor_display[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|valor_display[4]~feeder_combout ),
	.asdata(\acesso|map_banco_regs|saida [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\acesso|Equal2~1_combout ),
	.ena(\acesso|valor_display[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|valor_display [4]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|valor_display[4] .is_wysiwyg = "true";
defparam \acesso|valor_display[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N16
cycloneive_lcell_comb \acesso|valor_display[5]~5 (
// Equation(s):
// \acesso|valor_display[5]~5_combout  = (\acesso|Equal6~0_combout  & (\entrada|constante [5])) # (!\acesso|Equal6~0_combout  & ((\acesso|map_ula|s [5])))

	.dataa(gnd),
	.datab(\acesso|Equal6~0_combout ),
	.datac(\entrada|constante [5]),
	.datad(\acesso|map_ula|s [5]),
	.cin(gnd),
	.combout(\acesso|valor_display[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|valor_display[5]~5 .lut_mask = 16'hF3C0;
defparam \acesso|valor_display[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N2
cycloneive_lcell_comb \acesso|valor_display[5]~feeder (
// Equation(s):
// \acesso|valor_display[5]~feeder_combout  = \acesso|valor_display[5]~5_combout 

	.dataa(gnd),
	.datab(\acesso|valor_display[5]~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\acesso|valor_display[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|valor_display[5]~feeder .lut_mask = 16'hCCCC;
defparam \acesso|valor_display[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y25_N3
dffeas \acesso|valor_display[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|valor_display[5]~feeder_combout ),
	.asdata(\acesso|map_banco_regs|saida [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\acesso|Equal2~1_combout ),
	.ena(\acesso|valor_display[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|valor_display [5]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|valor_display[5] .is_wysiwyg = "true";
defparam \acesso|valor_display[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N16
cycloneive_lcell_comb \acesso|valor_display~7 (
// Equation(s):
// \acesso|valor_display~7_combout  = (\acesso|Equal2~1_combout  & (((\acesso|map_banco_regs|saida [6])))) # (!\acesso|Equal2~1_combout  & (!\acesso|Equal6~0_combout  & (\acesso|map_ula|s [6])))

	.dataa(\acesso|Equal2~1_combout ),
	.datab(\acesso|Equal6~0_combout ),
	.datac(\acesso|map_ula|s [6]),
	.datad(\acesso|map_banco_regs|saida [6]),
	.cin(gnd),
	.combout(\acesso|valor_display~7_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|valor_display~7 .lut_mask = 16'hBA10;
defparam \acesso|valor_display~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y27_N17
dffeas \acesso|valor_display[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|valor_display~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|valor_display[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|valor_display [6]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|valor_display[6] .is_wysiwyg = "true";
defparam \acesso|valor_display[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N30
cycloneive_lcell_comb \acesso|valor_display~8 (
// Equation(s):
// \acesso|valor_display~8_combout  = (\acesso|Equal2~1_combout  & (((\acesso|map_banco_regs|saida [7])))) # (!\acesso|Equal2~1_combout  & (!\acesso|Equal6~0_combout  & (\acesso|map_ula|s [7])))

	.dataa(\acesso|Equal2~1_combout ),
	.datab(\acesso|Equal6~0_combout ),
	.datac(\acesso|map_ula|s [7]),
	.datad(\acesso|map_banco_regs|saida [7]),
	.cin(gnd),
	.combout(\acesso|valor_display~8_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|valor_display~8 .lut_mask = 16'hBA10;
defparam \acesso|valor_display~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y27_N31
dffeas \acesso|valor_display[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|valor_display~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|valor_display[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|valor_display [7]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|valor_display[7] .is_wysiwyg = "true";
defparam \acesso|valor_display[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N28
cycloneive_lcell_comb \acesso|valor_display~9 (
// Equation(s):
// \acesso|valor_display~9_combout  = (\acesso|Equal2~1_combout  & (((\acesso|map_banco_regs|saida [8])))) # (!\acesso|Equal2~1_combout  & (\acesso|map_ula|s [8] & (!\acesso|Equal6~0_combout )))

	.dataa(\acesso|Equal2~1_combout ),
	.datab(\acesso|map_ula|s [8]),
	.datac(\acesso|Equal6~0_combout ),
	.datad(\acesso|map_banco_regs|saida [8]),
	.cin(gnd),
	.combout(\acesso|valor_display~9_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|valor_display~9 .lut_mask = 16'hAE04;
defparam \acesso|valor_display~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y26_N29
dffeas \acesso|valor_display[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|valor_display~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|valor_display[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|valor_display [8]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|valor_display[8] .is_wysiwyg = "true";
defparam \acesso|valor_display[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N10
cycloneive_lcell_comb \acesso|valor_display~10 (
// Equation(s):
// \acesso|valor_display~10_combout  = (\acesso|Equal2~1_combout  & (((\acesso|map_banco_regs|saida [9])))) # (!\acesso|Equal2~1_combout  & (\acesso|map_ula|s [9] & (!\acesso|Equal6~0_combout )))

	.dataa(\acesso|map_ula|s [9]),
	.datab(\acesso|Equal6~0_combout ),
	.datac(\acesso|Equal2~1_combout ),
	.datad(\acesso|map_banco_regs|saida [9]),
	.cin(gnd),
	.combout(\acesso|valor_display~10_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|valor_display~10 .lut_mask = 16'hF202;
defparam \acesso|valor_display~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y25_N11
dffeas \acesso|valor_display[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|valor_display~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|valor_display[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|valor_display [9]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|valor_display[9] .is_wysiwyg = "true";
defparam \acesso|valor_display[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N12
cycloneive_lcell_comb \acesso|valor_display~11 (
// Equation(s):
// \acesso|valor_display~11_combout  = (\acesso|Equal2~1_combout  & (\acesso|map_banco_regs|saida [10])) # (!\acesso|Equal2~1_combout  & (((\acesso|map_ula|s [10] & !\acesso|Equal6~0_combout ))))

	.dataa(\acesso|map_banco_regs|saida [10]),
	.datab(\acesso|map_ula|s [10]),
	.datac(\acesso|Equal6~0_combout ),
	.datad(\acesso|Equal2~1_combout ),
	.cin(gnd),
	.combout(\acesso|valor_display~11_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|valor_display~11 .lut_mask = 16'hAA0C;
defparam \acesso|valor_display~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y26_N13
dffeas \acesso|valor_display[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|valor_display~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|valor_display[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|valor_display [10]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|valor_display[10] .is_wysiwyg = "true";
defparam \acesso|valor_display[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N20
cycloneive_lcell_comb \acesso|valor_display~12 (
// Equation(s):
// \acesso|valor_display~12_combout  = (\acesso|Equal2~1_combout  & (((\acesso|map_banco_regs|saida [11])))) # (!\acesso|Equal2~1_combout  & (!\acesso|Equal6~0_combout  & (\acesso|map_ula|s [11])))

	.dataa(\acesso|Equal2~1_combout ),
	.datab(\acesso|Equal6~0_combout ),
	.datac(\acesso|map_ula|s [11]),
	.datad(\acesso|map_banco_regs|saida [11]),
	.cin(gnd),
	.combout(\acesso|valor_display~12_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|valor_display~12 .lut_mask = 16'hBA10;
defparam \acesso|valor_display~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y27_N21
dffeas \acesso|valor_display[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|valor_display~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|valor_display[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|valor_display [11]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|valor_display[11] .is_wysiwyg = "true";
defparam \acesso|valor_display[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N18
cycloneive_lcell_comb \acesso|valor_display~13 (
// Equation(s):
// \acesso|valor_display~13_combout  = (\acesso|Equal2~1_combout  & (((\acesso|map_banco_regs|saida [12])))) # (!\acesso|Equal2~1_combout  & (\acesso|map_ula|s [12] & ((!\acesso|Equal6~0_combout ))))

	.dataa(\acesso|map_ula|s [12]),
	.datab(\acesso|map_banco_regs|saida [12]),
	.datac(\acesso|Equal2~1_combout ),
	.datad(\acesso|Equal6~0_combout ),
	.cin(gnd),
	.combout(\acesso|valor_display~13_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|valor_display~13 .lut_mask = 16'hC0CA;
defparam \acesso|valor_display~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y25_N19
dffeas \acesso|valor_display[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|valor_display~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|valor_display[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|valor_display [12]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|valor_display[12] .is_wysiwyg = "true";
defparam \acesso|valor_display[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N8
cycloneive_lcell_comb \acesso|valor_display~14 (
// Equation(s):
// \acesso|valor_display~14_combout  = (\acesso|Equal2~1_combout  & (\acesso|map_banco_regs|saida [13])) # (!\acesso|Equal2~1_combout  & (((!\acesso|Equal6~0_combout  & \acesso|map_ula|s [13]))))

	.dataa(\acesso|Equal2~1_combout ),
	.datab(\acesso|map_banco_regs|saida [13]),
	.datac(\acesso|Equal6~0_combout ),
	.datad(\acesso|map_ula|s [13]),
	.cin(gnd),
	.combout(\acesso|valor_display~14_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|valor_display~14 .lut_mask = 16'h8D88;
defparam \acesso|valor_display~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y24_N9
dffeas \acesso|valor_display[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|valor_display~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|valor_display[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|valor_display [13]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|valor_display[13] .is_wysiwyg = "true";
defparam \acesso|valor_display[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N28
cycloneive_lcell_comb \acesso|valor_display~15 (
// Equation(s):
// \acesso|valor_display~15_combout  = (\acesso|Equal2~1_combout  & (\acesso|map_banco_regs|saida [14])) # (!\acesso|Equal2~1_combout  & (((!\acesso|Equal6~0_combout  & \acesso|map_ula|s [14]))))

	.dataa(\acesso|map_banco_regs|saida [14]),
	.datab(\acesso|Equal2~1_combout ),
	.datac(\acesso|Equal6~0_combout ),
	.datad(\acesso|map_ula|s [14]),
	.cin(gnd),
	.combout(\acesso|valor_display~15_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|valor_display~15 .lut_mask = 16'h8B88;
defparam \acesso|valor_display~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y24_N29
dffeas \acesso|valor_display[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|valor_display~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|valor_display[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|valor_display [14]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|valor_display[14] .is_wysiwyg = "true";
defparam \acesso|valor_display[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N20
cycloneive_lcell_comb \acesso|valor_display~16 (
// Equation(s):
// \acesso|valor_display~16_combout  = (\acesso|Equal2~1_combout  & (((\acesso|map_banco_regs|saida [15])))) # (!\acesso|Equal2~1_combout  & (\acesso|map_ula|s [15] & ((!\acesso|Equal6~0_combout ))))

	.dataa(\acesso|map_ula|s [15]),
	.datab(\acesso|Equal2~1_combout ),
	.datac(\acesso|map_banco_regs|saida [15]),
	.datad(\acesso|Equal6~0_combout ),
	.cin(gnd),
	.combout(\acesso|valor_display~16_combout ),
	.cout());
// synopsys translate_off
defparam \acesso|valor_display~16 .lut_mask = 16'hC0E2;
defparam \acesso|valor_display~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y27_N21
dffeas \acesso|valor_display[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acesso|valor_display~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\acesso|valor_display[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acesso|valor_display [15]),
	.prn(vcc));
// synopsys translate_off
defparam \acesso|valor_display[15] .is_wysiwyg = "true";
defparam \acesso|valor_display[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y1_N20
cycloneive_lcell_comb \s|decod|display4|a~0 (
// Equation(s):
// \s|decod|display4|a~0_combout  = (\acesso|valor_display [15] & (\acesso|valor_display [12] & (\acesso|valor_display [14] $ (\acesso|valor_display [13])))) # (!\acesso|valor_display [15] & (!\acesso|valor_display [13] & (\acesso|valor_display [12] $ 
// (\acesso|valor_display [14]))))

	.dataa(\acesso|valor_display [15]),
	.datab(\acesso|valor_display [12]),
	.datac(\acesso|valor_display [14]),
	.datad(\acesso|valor_display [13]),
	.cin(gnd),
	.combout(\s|decod|display4|a~0_combout ),
	.cout());
// synopsys translate_off
defparam \s|decod|display4|a~0 .lut_mask = 16'h0894;
defparam \s|decod|display4|a~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N16
cycloneive_lcell_comb \s|decod|display3|a~0 (
// Equation(s):
// \s|decod|display3|a~0_combout  = (\acesso|valor_display [10] & (!\acesso|valor_display [9] & (\acesso|valor_display [8] $ (!\acesso|valor_display [11])))) # (!\acesso|valor_display [10] & (\acesso|valor_display [8] & (\acesso|valor_display [11] $ 
// (!\acesso|valor_display [9]))))

	.dataa(\acesso|valor_display [10]),
	.datab(\acesso|valor_display [8]),
	.datac(\acesso|valor_display [11]),
	.datad(\acesso|valor_display [9]),
	.cin(gnd),
	.combout(\s|decod|display3|a~0_combout ),
	.cout());
// synopsys translate_off
defparam \s|decod|display3|a~0 .lut_mask = 16'h4086;
defparam \s|decod|display3|a~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N0
cycloneive_lcell_comb \s|decod|display2|a~0 (
// Equation(s):
// \s|decod|display2|a~0_combout  = (\acesso|valor_display [6] & (!\acesso|valor_display [5] & (\acesso|valor_display [7] $ (!\acesso|valor_display [4])))) # (!\acesso|valor_display [6] & (\acesso|valor_display [4] & (\acesso|valor_display [5] $ 
// (!\acesso|valor_display [7]))))

	.dataa(\acesso|valor_display [6]),
	.datab(\acesso|valor_display [5]),
	.datac(\acesso|valor_display [7]),
	.datad(\acesso|valor_display [4]),
	.cin(gnd),
	.combout(\s|decod|display2|a~0_combout ),
	.cout());
// synopsys translate_off
defparam \s|decod|display2|a~0 .lut_mask = 16'h6102;
defparam \s|decod|display2|a~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N26
cycloneive_lcell_comb \s|decod|display1|a~0 (
// Equation(s):
// \s|decod|display1|a~0_combout  = (\acesso|valor_display [2] & (!\acesso|valor_display [1] & (\acesso|valor_display [0] $ (!\acesso|valor_display [3])))) # (!\acesso|valor_display [2] & (\acesso|valor_display [0] & (\acesso|valor_display [1] $ 
// (!\acesso|valor_display [3]))))

	.dataa(\acesso|valor_display [2]),
	.datab(\acesso|valor_display [0]),
	.datac(\acesso|valor_display [1]),
	.datad(\acesso|valor_display [3]),
	.cin(gnd),
	.combout(\s|decod|display1|a~0_combout ),
	.cout());
// synopsys translate_off
defparam \s|decod|display1|a~0 .lut_mask = 16'h4806;
defparam \s|decod|display1|a~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y1_N6
cycloneive_lcell_comb \s|decod|display4|b~0 (
// Equation(s):
// \s|decod|display4|b~0_combout  = (\acesso|valor_display [15] & ((\acesso|valor_display [12] & ((\acesso|valor_display [13]))) # (!\acesso|valor_display [12] & (\acesso|valor_display [14])))) # (!\acesso|valor_display [15] & (\acesso|valor_display [14] & 
// (\acesso|valor_display [12] $ (\acesso|valor_display [13]))))

	.dataa(\acesso|valor_display [15]),
	.datab(\acesso|valor_display [12]),
	.datac(\acesso|valor_display [14]),
	.datad(\acesso|valor_display [13]),
	.cin(gnd),
	.combout(\s|decod|display4|b~0_combout ),
	.cout());
// synopsys translate_off
defparam \s|decod|display4|b~0 .lut_mask = 16'hB860;
defparam \s|decod|display4|b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N30
cycloneive_lcell_comb \s|decod|display3|b~0 (
// Equation(s):
// \s|decod|display3|b~0_combout  = (\acesso|valor_display [11] & ((\acesso|valor_display [8] & ((\acesso|valor_display [9]))) # (!\acesso|valor_display [8] & (\acesso|valor_display [10])))) # (!\acesso|valor_display [11] & (\acesso|valor_display [10] & 
// (\acesso|valor_display [8] $ (\acesso|valor_display [9]))))

	.dataa(\acesso|valor_display [10]),
	.datab(\acesso|valor_display [8]),
	.datac(\acesso|valor_display [11]),
	.datad(\acesso|valor_display [9]),
	.cin(gnd),
	.combout(\s|decod|display3|b~0_combout ),
	.cout());
// synopsys translate_off
defparam \s|decod|display3|b~0 .lut_mask = 16'hE228;
defparam \s|decod|display3|b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N14
cycloneive_lcell_comb \s|decod|display2|b~0 (
// Equation(s):
// \s|decod|display2|b~0_combout  = (\acesso|valor_display [5] & ((\acesso|valor_display [4] & ((\acesso|valor_display [7]))) # (!\acesso|valor_display [4] & (\acesso|valor_display [6])))) # (!\acesso|valor_display [5] & (\acesso|valor_display [6] & 
// (\acesso|valor_display [7] $ (\acesso|valor_display [4]))))

	.dataa(\acesso|valor_display [6]),
	.datab(\acesso|valor_display [5]),
	.datac(\acesso|valor_display [7]),
	.datad(\acesso|valor_display [4]),
	.cin(gnd),
	.combout(\s|decod|display2|b~0_combout ),
	.cout());
// synopsys translate_off
defparam \s|decod|display2|b~0 .lut_mask = 16'hC2A8;
defparam \s|decod|display2|b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N8
cycloneive_lcell_comb \s|decod|display1|b~0 (
// Equation(s):
// \s|decod|display1|b~0_combout  = (\acesso|valor_display [1] & ((\acesso|valor_display [0] & ((\acesso|valor_display [3]))) # (!\acesso|valor_display [0] & (\acesso|valor_display [2])))) # (!\acesso|valor_display [1] & (\acesso|valor_display [2] & 
// (\acesso|valor_display [0] $ (\acesso|valor_display [3]))))

	.dataa(\acesso|valor_display [2]),
	.datab(\acesso|valor_display [0]),
	.datac(\acesso|valor_display [1]),
	.datad(\acesso|valor_display [3]),
	.cin(gnd),
	.combout(\s|decod|display1|b~0_combout ),
	.cout());
// synopsys translate_off
defparam \s|decod|display1|b~0 .lut_mask = 16'hE228;
defparam \s|decod|display1|b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y1_N24
cycloneive_lcell_comb \s|decod|display4|c~0 (
// Equation(s):
// \s|decod|display4|c~0_combout  = (\acesso|valor_display [15] & (\acesso|valor_display [14] & ((\acesso|valor_display [13]) # (!\acesso|valor_display [12])))) # (!\acesso|valor_display [15] & (!\acesso|valor_display [12] & (!\acesso|valor_display [14] & 
// \acesso|valor_display [13])))

	.dataa(\acesso|valor_display [15]),
	.datab(\acesso|valor_display [12]),
	.datac(\acesso|valor_display [14]),
	.datad(\acesso|valor_display [13]),
	.cin(gnd),
	.combout(\s|decod|display4|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \s|decod|display4|c~0 .lut_mask = 16'hA120;
defparam \s|decod|display4|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N28
cycloneive_lcell_comb \s|decod|display3|c~0 (
// Equation(s):
// \s|decod|display3|c~0_combout  = (\acesso|valor_display [10] & (\acesso|valor_display [11] & ((\acesso|valor_display [9]) # (!\acesso|valor_display [8])))) # (!\acesso|valor_display [10] & (!\acesso|valor_display [8] & (!\acesso|valor_display [11] & 
// \acesso|valor_display [9])))

	.dataa(\acesso|valor_display [10]),
	.datab(\acesso|valor_display [8]),
	.datac(\acesso|valor_display [11]),
	.datad(\acesso|valor_display [9]),
	.cin(gnd),
	.combout(\s|decod|display3|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \s|decod|display3|c~0 .lut_mask = 16'hA120;
defparam \s|decod|display3|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N24
cycloneive_lcell_comb \s|decod|display2|c~0 (
// Equation(s):
// \s|decod|display2|c~0_combout  = (\acesso|valor_display [6] & (\acesso|valor_display [7] & ((\acesso|valor_display [5]) # (!\acesso|valor_display [4])))) # (!\acesso|valor_display [6] & (\acesso|valor_display [5] & (!\acesso|valor_display [7] & 
// !\acesso|valor_display [4])))

	.dataa(\acesso|valor_display [6]),
	.datab(\acesso|valor_display [5]),
	.datac(\acesso|valor_display [7]),
	.datad(\acesso|valor_display [4]),
	.cin(gnd),
	.combout(\s|decod|display2|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \s|decod|display2|c~0 .lut_mask = 16'h80A4;
defparam \s|decod|display2|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N18
cycloneive_lcell_comb \s|decod|display1|c~0 (
// Equation(s):
// \s|decod|display1|c~0_combout  = (\acesso|valor_display [2] & (\acesso|valor_display [3] & ((\acesso|valor_display [1]) # (!\acesso|valor_display [0])))) # (!\acesso|valor_display [2] & (!\acesso|valor_display [0] & (\acesso|valor_display [1] & 
// !\acesso|valor_display [3])))

	.dataa(\acesso|valor_display [2]),
	.datab(\acesso|valor_display [0]),
	.datac(\acesso|valor_display [1]),
	.datad(\acesso|valor_display [3]),
	.cin(gnd),
	.combout(\s|decod|display1|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \s|decod|display1|c~0 .lut_mask = 16'hA210;
defparam \s|decod|display1|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y1_N2
cycloneive_lcell_comb \s|decod|display4|d~0 (
// Equation(s):
// \s|decod|display4|d~0_combout  = (\acesso|valor_display [13] & ((\acesso|valor_display [12] & ((\acesso|valor_display [14]))) # (!\acesso|valor_display [12] & (\acesso|valor_display [15] & !\acesso|valor_display [14])))) # (!\acesso|valor_display [13] & 
// (!\acesso|valor_display [15] & (\acesso|valor_display [12] $ (\acesso|valor_display [14]))))

	.dataa(\acesso|valor_display [15]),
	.datab(\acesso|valor_display [12]),
	.datac(\acesso|valor_display [14]),
	.datad(\acesso|valor_display [13]),
	.cin(gnd),
	.combout(\s|decod|display4|d~0_combout ),
	.cout());
// synopsys translate_off
defparam \s|decod|display4|d~0 .lut_mask = 16'hC214;
defparam \s|decod|display4|d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N10
cycloneive_lcell_comb \s|decod|display3|d~0 (
// Equation(s):
// \s|decod|display3|d~0_combout  = (\acesso|valor_display [9] & ((\acesso|valor_display [10] & (\acesso|valor_display [8])) # (!\acesso|valor_display [10] & (!\acesso|valor_display [8] & \acesso|valor_display [11])))) # (!\acesso|valor_display [9] & 
// (!\acesso|valor_display [11] & (\acesso|valor_display [10] $ (\acesso|valor_display [8]))))

	.dataa(\acesso|valor_display [10]),
	.datab(\acesso|valor_display [8]),
	.datac(\acesso|valor_display [11]),
	.datad(\acesso|valor_display [9]),
	.cin(gnd),
	.combout(\s|decod|display3|d~0_combout ),
	.cout());
// synopsys translate_off
defparam \s|decod|display3|d~0 .lut_mask = 16'h9806;
defparam \s|decod|display3|d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N10
cycloneive_lcell_comb \s|decod|display2|d~0 (
// Equation(s):
// \s|decod|display2|d~0_combout  = (\acesso|valor_display [5] & ((\acesso|valor_display [6] & ((\acesso|valor_display [4]))) # (!\acesso|valor_display [6] & (\acesso|valor_display [7] & !\acesso|valor_display [4])))) # (!\acesso|valor_display [5] & 
// (!\acesso|valor_display [7] & (\acesso|valor_display [6] $ (\acesso|valor_display [4]))))

	.dataa(\acesso|valor_display [6]),
	.datab(\acesso|valor_display [5]),
	.datac(\acesso|valor_display [7]),
	.datad(\acesso|valor_display [4]),
	.cin(gnd),
	.combout(\s|decod|display2|d~0_combout ),
	.cout());
// synopsys translate_off
defparam \s|decod|display2|d~0 .lut_mask = 16'h8942;
defparam \s|decod|display2|d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N28
cycloneive_lcell_comb \s|decod|display1|d~0 (
// Equation(s):
// \s|decod|display1|d~0_combout  = (\acesso|valor_display [1] & ((\acesso|valor_display [2] & (\acesso|valor_display [0])) # (!\acesso|valor_display [2] & (!\acesso|valor_display [0] & \acesso|valor_display [3])))) # (!\acesso|valor_display [1] & 
// (!\acesso|valor_display [3] & (\acesso|valor_display [2] $ (\acesso|valor_display [0]))))

	.dataa(\acesso|valor_display [2]),
	.datab(\acesso|valor_display [0]),
	.datac(\acesso|valor_display [1]),
	.datad(\acesso|valor_display [3]),
	.cin(gnd),
	.combout(\s|decod|display1|d~0_combout ),
	.cout());
// synopsys translate_off
defparam \s|decod|display1|d~0 .lut_mask = 16'h9086;
defparam \s|decod|display1|d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y1_N28
cycloneive_lcell_comb \s|decod|display4|e~0 (
// Equation(s):
// \s|decod|display4|e~0_combout  = (\acesso|valor_display [13] & (!\acesso|valor_display [15] & (\acesso|valor_display [12]))) # (!\acesso|valor_display [13] & ((\acesso|valor_display [14] & (!\acesso|valor_display [15])) # (!\acesso|valor_display [14] & 
// ((\acesso|valor_display [12])))))

	.dataa(\acesso|valor_display [15]),
	.datab(\acesso|valor_display [12]),
	.datac(\acesso|valor_display [14]),
	.datad(\acesso|valor_display [13]),
	.cin(gnd),
	.combout(\s|decod|display4|e~0_combout ),
	.cout());
// synopsys translate_off
defparam \s|decod|display4|e~0 .lut_mask = 16'h445C;
defparam \s|decod|display4|e~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N12
cycloneive_lcell_comb \s|decod|display3|e~0 (
// Equation(s):
// \s|decod|display3|e~0_combout  = (\acesso|valor_display [9] & (((\acesso|valor_display [8] & !\acesso|valor_display [11])))) # (!\acesso|valor_display [9] & ((\acesso|valor_display [10] & ((!\acesso|valor_display [11]))) # (!\acesso|valor_display [10] & 
// (\acesso|valor_display [8]))))

	.dataa(\acesso|valor_display [10]),
	.datab(\acesso|valor_display [8]),
	.datac(\acesso|valor_display [11]),
	.datad(\acesso|valor_display [9]),
	.cin(gnd),
	.combout(\s|decod|display3|e~0_combout ),
	.cout());
// synopsys translate_off
defparam \s|decod|display3|e~0 .lut_mask = 16'h0C4E;
defparam \s|decod|display3|e~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N8
cycloneive_lcell_comb \s|decod|display2|e~0 (
// Equation(s):
// \s|decod|display2|e~0_combout  = (\acesso|valor_display [5] & (((!\acesso|valor_display [7] & \acesso|valor_display [4])))) # (!\acesso|valor_display [5] & ((\acesso|valor_display [6] & (!\acesso|valor_display [7])) # (!\acesso|valor_display [6] & 
// ((\acesso|valor_display [4])))))

	.dataa(\acesso|valor_display [6]),
	.datab(\acesso|valor_display [5]),
	.datac(\acesso|valor_display [7]),
	.datad(\acesso|valor_display [4]),
	.cin(gnd),
	.combout(\s|decod|display2|e~0_combout ),
	.cout());
// synopsys translate_off
defparam \s|decod|display2|e~0 .lut_mask = 16'h1F02;
defparam \s|decod|display2|e~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N2
cycloneive_lcell_comb \s|decod|display1|e~0 (
// Equation(s):
// \s|decod|display1|e~0_combout  = (\acesso|valor_display [1] & (((\acesso|valor_display [0] & !\acesso|valor_display [3])))) # (!\acesso|valor_display [1] & ((\acesso|valor_display [2] & ((!\acesso|valor_display [3]))) # (!\acesso|valor_display [2] & 
// (\acesso|valor_display [0]))))

	.dataa(\acesso|valor_display [2]),
	.datab(\acesso|valor_display [0]),
	.datac(\acesso|valor_display [1]),
	.datad(\acesso|valor_display [3]),
	.cin(gnd),
	.combout(\s|decod|display1|e~0_combout ),
	.cout());
// synopsys translate_off
defparam \s|decod|display1|e~0 .lut_mask = 16'h04CE;
defparam \s|decod|display1|e~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y1_N30
cycloneive_lcell_comb \s|decod|display4|f~0 (
// Equation(s):
// \s|decod|display4|f~0_combout  = (\acesso|valor_display [12] & (\acesso|valor_display [15] $ (((\acesso|valor_display [13]) # (!\acesso|valor_display [14]))))) # (!\acesso|valor_display [12] & (!\acesso|valor_display [15] & (!\acesso|valor_display [14] & 
// \acesso|valor_display [13])))

	.dataa(\acesso|valor_display [15]),
	.datab(\acesso|valor_display [12]),
	.datac(\acesso|valor_display [14]),
	.datad(\acesso|valor_display [13]),
	.cin(gnd),
	.combout(\s|decod|display4|f~0_combout ),
	.cout());
// synopsys translate_off
defparam \s|decod|display4|f~0 .lut_mask = 16'h4584;
defparam \s|decod|display4|f~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N26
cycloneive_lcell_comb \s|decod|display3|f~0 (
// Equation(s):
// \s|decod|display3|f~0_combout  = (\acesso|valor_display [10] & (\acesso|valor_display [8] & (\acesso|valor_display [11] $ (\acesso|valor_display [9])))) # (!\acesso|valor_display [10] & (!\acesso|valor_display [11] & ((\acesso|valor_display [8]) # 
// (\acesso|valor_display [9]))))

	.dataa(\acesso|valor_display [10]),
	.datab(\acesso|valor_display [8]),
	.datac(\acesso|valor_display [11]),
	.datad(\acesso|valor_display [9]),
	.cin(gnd),
	.combout(\s|decod|display3|f~0_combout ),
	.cout());
// synopsys translate_off
defparam \s|decod|display3|f~0 .lut_mask = 16'h0D84;
defparam \s|decod|display3|f~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N30
cycloneive_lcell_comb \s|decod|display2|f~0 (
// Equation(s):
// \s|decod|display2|f~0_combout  = (\acesso|valor_display [6] & (\acesso|valor_display [4] & (\acesso|valor_display [5] $ (\acesso|valor_display [7])))) # (!\acesso|valor_display [6] & (!\acesso|valor_display [7] & ((\acesso|valor_display [5]) # 
// (\acesso|valor_display [4]))))

	.dataa(\acesso|valor_display [6]),
	.datab(\acesso|valor_display [5]),
	.datac(\acesso|valor_display [7]),
	.datad(\acesso|valor_display [4]),
	.cin(gnd),
	.combout(\s|decod|display2|f~0_combout ),
	.cout());
// synopsys translate_off
defparam \s|decod|display2|f~0 .lut_mask = 16'h2D04;
defparam \s|decod|display2|f~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N0
cycloneive_lcell_comb \s|decod|display1|f~0 (
// Equation(s):
// \s|decod|display1|f~0_combout  = (\acesso|valor_display [2] & (\acesso|valor_display [0] & (\acesso|valor_display [1] $ (\acesso|valor_display [3])))) # (!\acesso|valor_display [2] & (!\acesso|valor_display [3] & ((\acesso|valor_display [0]) # 
// (\acesso|valor_display [1]))))

	.dataa(\acesso|valor_display [2]),
	.datab(\acesso|valor_display [0]),
	.datac(\acesso|valor_display [1]),
	.datad(\acesso|valor_display [3]),
	.cin(gnd),
	.combout(\s|decod|display1|f~0_combout ),
	.cout());
// synopsys translate_off
defparam \s|decod|display1|f~0 .lut_mask = 16'h08D4;
defparam \s|decod|display1|f~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y1_N12
cycloneive_lcell_comb \s|decod|display4|g~0 (
// Equation(s):
// \s|decod|display4|g~0_combout  = (\acesso|valor_display [12] & (!\acesso|valor_display [15] & (\acesso|valor_display [14] $ (!\acesso|valor_display [13])))) # (!\acesso|valor_display [12] & (!\acesso|valor_display [13] & (\acesso|valor_display [15] $ 
// (!\acesso|valor_display [14]))))

	.dataa(\acesso|valor_display [15]),
	.datab(\acesso|valor_display [12]),
	.datac(\acesso|valor_display [14]),
	.datad(\acesso|valor_display [13]),
	.cin(gnd),
	.combout(\s|decod|display4|g~0_combout ),
	.cout());
// synopsys translate_off
defparam \s|decod|display4|g~0 .lut_mask = 16'h4025;
defparam \s|decod|display4|g~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N4
cycloneive_lcell_comb \s|decod|display3|g~0 (
// Equation(s):
// \s|decod|display3|g~0_combout  = (\acesso|valor_display [8] & (!\acesso|valor_display [11] & (\acesso|valor_display [10] $ (!\acesso|valor_display [9])))) # (!\acesso|valor_display [8] & (!\acesso|valor_display [9] & (\acesso|valor_display [10] $ 
// (!\acesso|valor_display [11]))))

	.dataa(\acesso|valor_display [10]),
	.datab(\acesso|valor_display [8]),
	.datac(\acesso|valor_display [11]),
	.datad(\acesso|valor_display [9]),
	.cin(gnd),
	.combout(\s|decod|display3|g~0_combout ),
	.cout());
// synopsys translate_off
defparam \s|decod|display3|g~0 .lut_mask = 16'h0825;
defparam \s|decod|display3|g~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N12
cycloneive_lcell_comb \s|decod|display2|g~0 (
// Equation(s):
// \s|decod|display2|g~0_combout  = (\acesso|valor_display [4] & (!\acesso|valor_display [7] & (\acesso|valor_display [6] $ (!\acesso|valor_display [5])))) # (!\acesso|valor_display [4] & (!\acesso|valor_display [5] & (\acesso|valor_display [6] $ 
// (!\acesso|valor_display [7]))))

	.dataa(\acesso|valor_display [6]),
	.datab(\acesso|valor_display [5]),
	.datac(\acesso|valor_display [7]),
	.datad(\acesso|valor_display [4]),
	.cin(gnd),
	.combout(\s|decod|display2|g~0_combout ),
	.cout());
// synopsys translate_off
defparam \s|decod|display2|g~0 .lut_mask = 16'h0921;
defparam \s|decod|display2|g~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N6
cycloneive_lcell_comb \s|decod|display1|g~0 (
// Equation(s):
// \s|decod|display1|g~0_combout  = (\acesso|valor_display [0] & (!\acesso|valor_display [3] & (\acesso|valor_display [2] $ (!\acesso|valor_display [1])))) # (!\acesso|valor_display [0] & (!\acesso|valor_display [1] & (\acesso|valor_display [2] $ 
// (!\acesso|valor_display [3]))))

	.dataa(\acesso|valor_display [2]),
	.datab(\acesso|valor_display [0]),
	.datac(\acesso|valor_display [1]),
	.datad(\acesso|valor_display [3]),
	.cin(gnd),
	.combout(\s|decod|display1|g~0_combout ),
	.cout());
// synopsys translate_off
defparam \s|decod|display1|g~0 .lut_mask = 16'h0285;
defparam \s|decod|display1|g~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign leds[1] = \leds[1]~output_o ;

assign leds[0] = \leds[0]~output_o ;

assign valor[0] = \valor[0]~output_o ;

assign valor[1] = \valor[1]~output_o ;

assign valor[2] = \valor[2]~output_o ;

assign valor[3] = \valor[3]~output_o ;

assign valor[4] = \valor[4]~output_o ;

assign valor[5] = \valor[5]~output_o ;

assign valor[6] = \valor[6]~output_o ;

assign valor[7] = \valor[7]~output_o ;

assign valor[8] = \valor[8]~output_o ;

assign valor[9] = \valor[9]~output_o ;

assign valor[10] = \valor[10]~output_o ;

assign valor[11] = \valor[11]~output_o ;

assign valor[12] = \valor[12]~output_o ;

assign valor[13] = \valor[13]~output_o ;

assign valor[14] = \valor[14]~output_o ;

assign valor[15] = \valor[15]~output_o ;

assign a[3] = \a[3]~output_o ;

assign a[2] = \a[2]~output_o ;

assign a[1] = \a[1]~output_o ;

assign a[0] = \a[0]~output_o ;

assign b[3] = \b[3]~output_o ;

assign b[2] = \b[2]~output_o ;

assign b[1] = \b[1]~output_o ;

assign b[0] = \b[0]~output_o ;

assign c[3] = \c[3]~output_o ;

assign c[2] = \c[2]~output_o ;

assign c[1] = \c[1]~output_o ;

assign c[0] = \c[0]~output_o ;

assign d[3] = \d[3]~output_o ;

assign d[2] = \d[2]~output_o ;

assign d[1] = \d[1]~output_o ;

assign d[0] = \d[0]~output_o ;

assign e[3] = \e[3]~output_o ;

assign e[2] = \e[2]~output_o ;

assign e[1] = \e[1]~output_o ;

assign e[0] = \e[0]~output_o ;

assign f[3] = \f[3]~output_o ;

assign f[2] = \f[2]~output_o ;

assign f[1] = \f[1]~output_o ;

assign f[0] = \f[0]~output_o ;

assign g[3] = \g[3]~output_o ;

assign g[2] = \g[2]~output_o ;

assign g[1] = \g[1]~output_o ;

assign g[0] = \g[0]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
