

================================================================
== Vitis HLS Report for 'histogram_reduce'
================================================================
* Date:           Thu Jun  9 19:58:58 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Prefix
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.806 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      547|      547|  5.470 us|  5.470 us|  547|  547|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_1  |      545|      545|         3|          1|          1|   544|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     69|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      67|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      67|    105|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln25_fu_93_p2          |         +|   0|  0|  13|          10|           1|
    |add_ln27_fu_110_p2         |         +|   0|  0|  39|          32|          32|
    |ap_condition_107           |       and|   0|  0|   2|           1|           1|
    |icmp_ln25_fu_87_p2         |      icmp|   0|  0|  11|          10|          10|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  69|          55|          47|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|   10|         20|
    |i_fu_36                  |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   22|         44|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln27_reg_142                  |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_36                           |  10|   0|   10|          0|
    |zext_ln25_reg_127                 |  10|   0|   64|         54|
    |zext_ln25_reg_127_pp0_iter1_reg   |  10|   0|   64|         54|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  67|   0|  175|        108|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+----------------+-----+-----+------------+------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  histogram_reduce|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  histogram_reduce|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  histogram_reduce|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  histogram_reduce|  return value|
|ap_continue     |   in|    1|  ap_ctrl_hs|  histogram_reduce|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  histogram_reduce|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  histogram_reduce|  return value|
|hist1_address0  |  out|   10|   ap_memory|             hist1|         array|
|hist1_ce0       |  out|    1|   ap_memory|             hist1|         array|
|hist1_q0        |   in|   32|   ap_memory|             hist1|         array|
|hist2_address0  |  out|   10|   ap_memory|             hist2|         array|
|hist2_ce0       |  out|    1|   ap_memory|             hist2|         array|
|hist2_q0        |   in|   32|   ap_memory|             hist2|         array|
|hist_address0   |  out|   10|   ap_memory|              hist|         array|
|hist_ce0        |  out|    1|   ap_memory|              hist|         array|
|hist_we0        |  out|    1|   ap_memory|              hist|         array|
|hist_d0         |  out|   32|   ap_memory|              hist|         array|
+----------------+-----+-----+------------+------------------+--------------+

