/*
 * Copyright 2024 NXP
 * All rights reserved.
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */
/***********************************************************************************************************************
 * This file was generated by the MCUXpresso Config Tools. Any manual edits made to this file
 * will be overwritten if the respective MCUXpresso Config Tools is used to update this file.
 **********************************************************************************************************************/

#ifndef _PERIPHERALS_H_
#define _PERIPHERALS_H_

/***********************************************************************************************************************
 * Included files
 **********************************************************************************************************************/
#include "fsl_device_registers.h"
#include "Cpu.h"
#include "fsl_common.h"
#include "fsl_clock.h"
#include "freemaster.h"
#include "freemaster_serial_qsci.h"

#if defined(__cplusplus)
extern "C" {
#endif /* __cplusplus */

/***********************************************************************************************************************
 * Definitions
 **********************************************************************************************************************/
/* Definitions for BCM_Config_Peripheral functional group */
/* Definition of peripheral ID */
#define PWMA_PERIPHERAL PWMA
/* Definition of clock source of submodule 0 frequency in Hertz */
#define PWMA_SM0_SM_CLK_SOURCE_FREQ_HZ 100000000U
/* Definition of submodule 0 counter clock source frequency in Hertz - PWMA_SM0_SM_CLK_SOURCE_FREQ_HZ divided by prescaler */
#define PWMA_SM0_COUNTER_CLK_SOURCE_FREQ_HZ 100000000U
/* Definition of clock source of submodule 1 frequency in Hertz */
#define PWMA_SM1_SM_CLK_SOURCE_FREQ_HZ 100000000U
/* Definition of submodule 1 counter clock source frequency in Hertz - PWMA_SM1_SM_CLK_SOURCE_FREQ_HZ divided by prescaler */
#define PWMA_SM1_COUNTER_CLK_SOURCE_FREQ_HZ 100000000U
/* Definition of clock source of submodule 2 frequency in Hertz */
#define PWMA_SM2_SM_CLK_SOURCE_FREQ_HZ 100000000U
/* Definition of submodule 2 counter clock source frequency in Hertz - PWMA_SM2_SM_CLK_SOURCE_FREQ_HZ divided by prescaler */
#define PWMA_SM2_COUNTER_CLK_SOURCE_FREQ_HZ 100000000U
/* Definition of clock source of submodule 3 frequency in Hertz */
#define PWMA_SM3_SM_CLK_SOURCE_FREQ_HZ 100000000U
/* Definition of submodule 3 counter clock source frequency in Hertz - PWMA_SM3_SM_CLK_SOURCE_FREQ_HZ divided by prescaler */
#define PWMA_SM3_COUNTER_CLK_SOURCE_FREQ_HZ 100000000U
/* PWMA_SM0INIT: INIT=0 */
#define PWMA_SM0INIT_INIT 0x0U
/* PWMA_SM0CTRL2: DBGEN=0, WAITEN=0, INDEP=0, PWM23_INIT=0, PWM45_INIT=0, PWMX_INIT=0, INIT_SEL=0, FRCEN=0, FORCE_SEL=0, RELOAD_SEL=0, CLK_SEL=0 */
#define PWMA_SM0CTRL2_INIT 0x0U
/* PWMA_SM0CTRL: LDFQ=0, HALF=0, FULL=1, COMPMODE=0, PRSC=0, SPLIT=0, LDMOD=0, DBLX=0, DBLEN=0 */
#define PWMA_SM0CTRL_INIT 0x400U
/* PWMA_SM0VAL0: VAL0=0 */
#define PWMA_SM0VAL0_INIT 0x0U
/* PWMA_SM0FRACVAL1: FRACVAL1=0 */
#define PWMA_SM0FRACVAL1_INIT 0x0U
/* PWMA_SM0VAL1: VAL1=666 */
#define PWMA_SM0VAL1_INIT 0x29AU
/* PWMA_SM0FRACVAL2: FRACVAL2=0 */
#define PWMA_SM0FRACVAL2_INIT 0x0U
/* PWMA_SM0VAL2: VAL2=0 */
#define PWMA_SM0VAL2_INIT 0x0U
/* PWMA_SM0FRACVAL3: FRACVAL3=0 */
#define PWMA_SM0FRACVAL3_INIT 0x0U
/* PWMA_SM0VAL3: VAL3=10 */
#define PWMA_SM0VAL3_INIT 0xAU
/* PWMA_SM0FRACVAL4: FRACVAL4=0 */
#define PWMA_SM0FRACVAL4_INIT 0x0U
/* PWMA_SM0VAL4: VAL4=0 */
#define PWMA_SM0VAL4_INIT 0x0U
/* PWMA_SM0FRACVAL5: FRACVAL5=0 */
#define PWMA_SM0FRACVAL5_INIT 0x0U
/* PWMA_SM0VAL5: VAL5=0 */
#define PWMA_SM0VAL5_INIT 0x0U
/* PWMA_SM0FRCTRL: FRAC_PU=1, FRAC45_EN=1, FRAC23_EN=1, FRAC1_EN=1 */
#define PWMA_SM0FRCTRL_INIT 0x116U
/* PWMA_SM0OCTRL: POLA=0, POLB=0, PWMAFS=0, PWMBFS=0 */
#define PWMA_SM0OCTRL_INIT 0x0U
/* PWMA_SM0STS: REF=0, RF=0, CFA1=0, CFA0=0, CFB1=0, CFB0=0, CFX1=0, CFX0=0, CMPF=0 */
#define PWMA_SM0STS_INIT 0x0U
/* PWMA_SM0INTEN: REIE=0, RIE=0, CA1IE=0, CA0IE=0, CB1IE=0, CB0IE=0, CX1IE=0, CX0IE=0, CMPIE=0 */
#define PWMA_SM0INTEN_INIT 0x0U
/* PWMA_SM0TCTRL: PWAOT0=0, PWBOT1=0, TRGFRQ=0, OUT_TRIG_EN=1 */
#define PWMA_SM0TCTRL_INIT 0x1U
/* PWMA_SM0DISMAP0: DIS0B=1, DIS0A=1 */
#define PWMA_SM0DISMAP0_INIT 0xFF11U
/* PWMA_SM0DISMAP1: DIS1B=0, DIS1A=0 */
#define PWMA_SM0DISMAP1_INIT 0xFF00U
/* PWMA_SM0DTCNT0: DTCNT0=800 */
#define PWMA_SM0DTCNT0_INIT 0x320U
/* PWMA_SM0DTCNT1: DTCNT1=800 */
#define PWMA_SM0DTCNT1_INIT 0x320U
/* PWMA_SM1INIT: INIT=0 */
#define PWMA_SM1INIT_INIT 0x0U
/* PWMA_SM1CTRL2: DBGEN=0, WAITEN=0, INDEP=0, PWM23_INIT=0, PWM45_INIT=0, PWMX_INIT=0, INIT_SEL=2, FRCEN=0, FORCE_SEL=0, RELOAD_SEL=1, CLK_SEL=0 */
#define PWMA_SM1CTRL2_INIT 0x204U
/* PWMA_SM1CTRL: LDFQ=0, HALF=0, FULL=1, COMPMODE=0, PRSC=0, SPLIT=0, LDMOD=0, DBLX=0, DBLEN=0 */
#define PWMA_SM1CTRL_INIT 0x400U
/* PWMA_SM1VAL0: VAL0=0 */
#define PWMA_SM1VAL0_INIT 0x0U
/* PWMA_SM1FRACVAL1: FRACVAL1=0 */
#define PWMA_SM1FRACVAL1_INIT 0x0U
/* PWMA_SM1VAL1: VAL1=666 */
#define PWMA_SM1VAL1_INIT 0x29AU
/* PWMA_SM1FRACVAL2: FRACVAL2=0 */
#define PWMA_SM1FRACVAL2_INIT 0x0U
/* PWMA_SM1VAL2: VAL2=0 */
#define PWMA_SM1VAL2_INIT 0x0U
/* PWMA_SM1FRACVAL3: FRACVAL3=0 */
#define PWMA_SM1FRACVAL3_INIT 0x0U
/* PWMA_SM1VAL3: VAL3=10 */
#define PWMA_SM1VAL3_INIT 0xAU
/* PWMA_SM1FRACVAL4: FRACVAL4=0 */
#define PWMA_SM1FRACVAL4_INIT 0x0U
/* PWMA_SM1VAL4: VAL4=0 */
#define PWMA_SM1VAL4_INIT 0x0U
/* PWMA_SM1FRACVAL5: FRACVAL5=0 */
#define PWMA_SM1FRACVAL5_INIT 0x0U
/* PWMA_SM1VAL5: VAL5=0 */
#define PWMA_SM1VAL5_INIT 0x0U
/* PWMA_SM1FRCTRL: FRAC_PU=1, FRAC45_EN=1, FRAC23_EN=1, FRAC1_EN=1 */
#define PWMA_SM1FRCTRL_INIT 0x116U
/* PWMA_SM1OCTRL: POLA=0, POLB=0, PWMAFS=0, PWMBFS=0 */
#define PWMA_SM1OCTRL_INIT 0x0U
/* PWMA_SM1STS: REF=0, RF=0, CFA1=0, CFA0=0, CFB1=0, CFB0=0, CFX1=0, CFX0=0, CMPF=0 */
#define PWMA_SM1STS_INIT 0x0U
/* PWMA_SM1INTEN: REIE=0, RIE=0, CA1IE=0, CA0IE=0, CB1IE=0, CB0IE=0, CX1IE=0, CX0IE=0, CMPIE=0 */
#define PWMA_SM1INTEN_INIT 0x0U
/* PWMA_SM1TCTRL: PWAOT0=0, PWBOT1=0, TRGFRQ=0, OUT_TRIG_EN=0 */
#define PWMA_SM1TCTRL_INIT 0x0U
/* PWMA_SM1DISMAP0: DIS0B=1, DIS0A=1 */
#define PWMA_SM1DISMAP0_INIT 0xFF11U
/* PWMA_SM1DISMAP1: DIS1B=0, DIS1A=0 */
#define PWMA_SM1DISMAP1_INIT 0xFF00U
/* PWMA_SM1DTCNT0: DTCNT0=800 */
#define PWMA_SM1DTCNT0_INIT 0x320U
/* PWMA_SM1DTCNT1: DTCNT1=800 */
#define PWMA_SM1DTCNT1_INIT 0x320U
/* PWMA_SM1PHASEDLY: PHASEDLY=0 */
#define PWMA_SM1PHASEDLY_INIT 0x0U
/* PWMA_SM2INIT: INIT=0 */
#define PWMA_SM2INIT_INIT 0x0U
/* PWMA_SM2CTRL2: DBGEN=0, WAITEN=0, INDEP=1, PWM23_INIT=0, PWM45_INIT=0, PWMX_INIT=0, INIT_SEL=2, FRCEN=0, FORCE_SEL=0, RELOAD_SEL=1, CLK_SEL=0 */
#define PWMA_SM2CTRL2_INIT 0x2204U
/* PWMA_SM2CTRL: LDFQ=0, HALF=0, FULL=1, COMPMODE=0, PRSC=0, SPLIT=0, LDMOD=0, DBLX=0, DBLEN=0 */
#define PWMA_SM2CTRL_INIT 0x400U
/* PWMA_SM2VAL0: VAL0=0 */
#define PWMA_SM2VAL0_INIT 0x0U
/* PWMA_SM2FRACVAL1: FRACVAL1=0 */
#define PWMA_SM2FRACVAL1_INIT 0x0U
/* PWMA_SM2VAL1: VAL1=666 */
#define PWMA_SM2VAL1_INIT 0x29AU
/* PWMA_SM2FRACVAL2: FRACVAL2=0 */
#define PWMA_SM2FRACVAL2_INIT 0x0U
/* PWMA_SM2VAL2: VAL2=0 */
#define PWMA_SM2VAL2_INIT 0x0U
/* PWMA_SM2FRACVAL3: FRACVAL3=0 */
#define PWMA_SM2FRACVAL3_INIT 0x0U
/* PWMA_SM2VAL3: VAL3=10 */
#define PWMA_SM2VAL3_INIT 0xAU
/* PWMA_SM2FRACVAL4: FRACVAL4=0 */
#define PWMA_SM2FRACVAL4_INIT 0x0U
/* PWMA_SM2VAL4: VAL4=0 */
#define PWMA_SM2VAL4_INIT 0x0U
/* PWMA_SM2FRACVAL5: FRACVAL5=0 */
#define PWMA_SM2FRACVAL5_INIT 0x0U
/* PWMA_SM2VAL5: VAL5=10 */
#define PWMA_SM2VAL5_INIT 0xAU
/* PWMA_SM2FRCTRL: FRAC_PU=1, FRAC45_EN=1, FRAC23_EN=1, FRAC1_EN=1 */
#define PWMA_SM2FRCTRL_INIT 0x116U
/* PWMA_SM2OCTRL: POLA=0, POLB=0, PWMAFS=0, PWMBFS=0 */
#define PWMA_SM2OCTRL_INIT 0x0U
/* PWMA_SM2STS: REF=0, RF=0, CFA1=0, CFA0=0, CFB1=0, CFB0=0, CFX1=0, CFX0=0, CMPF=0 */
#define PWMA_SM2STS_INIT 0x0U
/* PWMA_SM2INTEN: REIE=0, RIE=0, CA1IE=0, CA0IE=0, CB1IE=0, CB0IE=0, CX1IE=0, CX0IE=0, CMPIE=0 */
#define PWMA_SM2INTEN_INIT 0x0U
/* PWMA_SM2TCTRL: PWAOT0=1, PWBOT1=0, TRGFRQ=0, OUT_TRIG_EN=0 */
#define PWMA_SM2TCTRL_INIT 0x8000U
/* PWMA_SM2DISMAP0: DIS0B=1, DIS0A=1 */
#define PWMA_SM2DISMAP0_INIT 0xFF11U
/* PWMA_SM2DISMAP1: DIS1B=0, DIS1A=0 */
#define PWMA_SM2DISMAP1_INIT 0xFF00U
/* PWMA_SM2DTCNT0: DTCNT0=800 */
#define PWMA_SM2DTCNT0_INIT 0x320U
/* PWMA_SM2DTCNT1: DTCNT1=800 */
#define PWMA_SM2DTCNT1_INIT 0x320U
/* PWMA_SM2PHASEDLY: PHASEDLY=0 */
#define PWMA_SM2PHASEDLY_INIT 0x0U
/* PWMA_SM3INIT: INIT=0 */
#define PWMA_SM3INIT_INIT 0x0U
/* PWMA_SM3CTRL2: DBGEN=0, WAITEN=0, INDEP=1, PWM23_INIT=0, PWM45_INIT=0, PWMX_INIT=0, INIT_SEL=2, FRCEN=0, FORCE_SEL=0, RELOAD_SEL=1, CLK_SEL=0 */
#define PWMA_SM3CTRL2_INIT 0x2204U
/* PWMA_SM3CTRL: LDFQ=0, HALF=0, FULL=1, COMPMODE=0, PRSC=0, SPLIT=0, LDMOD=0, DBLX=0, DBLEN=0 */
#define PWMA_SM3CTRL_INIT 0x400U
/* PWMA_SM3VAL0: VAL0=0 */
#define PWMA_SM3VAL0_INIT 0x0U
/* PWMA_SM3FRACVAL1: FRACVAL1=0 */
#define PWMA_SM3FRACVAL1_INIT 0x0U
/* PWMA_SM3VAL1: VAL1=666 */
#define PWMA_SM3VAL1_INIT 0x29AU
/* PWMA_SM3FRACVAL2: FRACVAL2=0 */
#define PWMA_SM3FRACVAL2_INIT 0x0U
/* PWMA_SM3VAL2: VAL2=0 */
#define PWMA_SM3VAL2_INIT 0x0U
/* PWMA_SM3FRACVAL3: FRACVAL3=0 */
#define PWMA_SM3FRACVAL3_INIT 0x0U
/* PWMA_SM3VAL3: VAL3=10 */
#define PWMA_SM3VAL3_INIT 0xAU
/* PWMA_SM3FRACVAL4: FRACVAL4=0 */
#define PWMA_SM3FRACVAL4_INIT 0x0U
/* PWMA_SM3VAL4: VAL4=0 */
#define PWMA_SM3VAL4_INIT 0x0U
/* PWMA_SM3FRACVAL5: FRACVAL5=0 */
#define PWMA_SM3FRACVAL5_INIT 0x0U
/* PWMA_SM3VAL5: VAL5=10 */
#define PWMA_SM3VAL5_INIT 0xAU
/* PWMA_SM3FRCTRL: FRAC_PU=1, FRAC45_EN=1, FRAC23_EN=1, FRAC1_EN=1 */
#define PWMA_SM3FRCTRL_INIT 0x116U
/* PWMA_SM3OCTRL: POLA=0, POLB=0, PWMAFS=0, PWMBFS=0 */
#define PWMA_SM3OCTRL_INIT 0x0U
/* PWMA_SM3STS: REF=0, RF=0, CFA1=0, CFA0=0, CFB1=0, CFB0=0, CFX1=0, CFX0=0, CMPF=0 */
#define PWMA_SM3STS_INIT 0x0U
/* PWMA_SM3INTEN: REIE=0, RIE=0, CA1IE=0, CA0IE=0, CB1IE=0, CB0IE=0, CX1IE=0, CX0IE=0, CMPIE=0 */
#define PWMA_SM3INTEN_INIT 0x0U
/* PWMA_SM3TCTRL: PWAOT0=1, PWBOT1=0, TRGFRQ=0, OUT_TRIG_EN=0 */
#define PWMA_SM3TCTRL_INIT 0x8000U
/* PWMA_SM3DISMAP0: DIS0B=1, DIS0A=1 */
#define PWMA_SM3DISMAP0_INIT 0xFF11U
/* PWMA_SM3DISMAP1: DIS1B=0, DIS1A=0 */
#define PWMA_SM3DISMAP1_INIT 0xFF00U
/* PWMA_SM3DTCNT0: DTCNT0=800 */
#define PWMA_SM3DTCNT0_INIT 0x320U
/* PWMA_SM3DTCNT1: DTCNT1=800 */
#define PWMA_SM3DTCNT1_INIT 0x320U
/* PWMA_SM3PHASEDLY: PHASEDLY=0 */
#define PWMA_SM3PHASEDLY_INIT 0x0U
/* PWMA_OUTEN: PWMA_EN=0, PWMB_EN=0, PWMX_EN=0 */
#define PWMA_OUTEN_INIT 0x0U
/* PWMA_MASK: UPDATE_MASK=0, MASKA=0, MASKB=0, MASKX=0 */
#define PWMA_MASK_INIT 0x0U
/* PWMA_SWCOUT: SM3OUT23=0, SM3OUT45=0, SM2OUT23=0, SM2OUT45=0, SM1OUT23=0, SM1OUT45=0, SM0OUT23=0, SM0OUT45=0 */
#define PWMA_SWCOUT_INIT 0x0U
/* PWMA_DTSRCSEL: SM3SEL23=0, SM3SEL45=0, SM2SEL23=0, SM2SEL45=0, SM1SEL23=0, SM1SEL45=0, SM0SEL23=0, SM0SEL45=0 */
#define PWMA_DTSRCSEL_INIT 0x0U
/* PWMA_MCTRL: IPOL=0, RUN=0, LDOK=0 */
#define PWMA_MCTRL_INIT 0x0U
/* PWMA_MCTRL2: MONPLL=0 */
#define PWMA_MCTRL2_INIT 0x0U
/* PWMA_FCTRL0: FLVL=1, FAUTO=0, FSAFE=1, FIE=0 */
#define PWMA_FCTRL0_INIT 0x1010U
/* PWMA_FSTS0: FHALF=0, FFULL=1 */
#define PWMA_FSTS0_INIT 0x10U
/* PWMA_FFILT0: GSTR=0, FILT_CNT=0, FILT_PER=1 */
#define PWMA_FFILT0_INIT 0x1U
/* PWMA_FTST0: FTEST=0 */
#define PWMA_FTST0_INIT 0x0U
/* PWMA_FCTRL20: NOCOMB=0 */
#define PWMA_FCTRL20_INIT 0x0U
/* PWMA_FCTRL1: FLVL=0, FAUTO=0, FSAFE=0, FIE=0 */
#define PWMA_FCTRL1_INIT 0x0U
/* PWMA_FSTS1: FHALF=0, FFULL=0 */
#define PWMA_FSTS1_INIT 0x0U
/* PWMA_FFILT1: GSTR=0, FILT_CNT=0, FILT_PER=0 */
#define PWMA_FFILT1_INIT 0x0U
/* PWMA_FTST1: FTEST=0 */
#define PWMA_FTST1_INIT 0x0U
/* PWMA_FCTRL21: NOCOMB=0 */
#define PWMA_FCTRL21_INIT 0x0U
/* OUTEN register mask */
#define PWMA_OUTEN_INIT_MASK 0xFFFU
/* MASK register mask */
#define PWMA_MASK_INIT_MASK 0xFFFFU
/* SWCOUT register mask */
#define PWMA_SWCOUT_INIT_MASK 0xFFU
/* DTSRCSEL register mask */
#define PWMA_DTSRCSEL_INIT_MASK 0xFFFFU
/* MCTRL register mask */
#define PWMA_MCTRL_INIT_MASK 0xFFFFU
/* Gives information whether SM0 fractional block is available */
#define PWMA_SM0_FRACTIONAL_BLOCK_AVAILABLE 
/* Gives information whether SM1 fractional block is available */
#define PWMA_SM1_FRACTIONAL_BLOCK_AVAILABLE 
/* Gives information whether SM2 fractional block is available */
#define PWMA_SM2_FRACTIONAL_BLOCK_AVAILABLE 
/* Gives information whether SM3 fractional block is available */
#define PWMA_SM3_FRACTIONAL_BLOCK_AVAILABLE 

/* Definition of peripheral ID */
#define CMPA_PERIPHERAL CMPA
/* CMPA_CR0: FILTER_CNT=3, HYSTCTR=0 */
#define CMPA_CR0_INIT 0x30U
/* CMPA_CR1: SE=0, WE=1, COWZ=0, PMODE=1, INV=0, COS=0, OPE=0, EN=1 */
#define CMPA_CR1_INIT 0x51U
/* CMPA_FPR: FILT_PER=1 */
#define CMPA_FPR_INIT 0x1U
/* CMPA_SCR: DMAEN=0, IER=0, IEF=0 */
#define CMPA_SCR_INIT 0x0U
/* CMPA_DACCR: VOSEL=18 */
#define CMPA_DACCR_INIT 0x12U
/* CMPA_MUXCR: DACEN=1, VRSEL=0, PSEL=7, MSEL=3 */
#define CMPA_MUXCR_INIT 0xBBU
/* Definition of peripheral ID */
#define CMPB_PERIPHERAL CMPB
/* CMPB_CR0: FILTER_CNT=5, HYSTCTR=0 */
#define CMPB_CR0_INIT 0x50U
/* CMPB_CR1: SE=0, WE=0, PMODE=1, INV=0, COS=0, OPE=0, EN=1 */
#define CMPB_CR1_INIT 0x11U
/* CMPB_FPR: FILT_PER=1 */
#define CMPB_FPR_INIT 0x1U
/* CMPB_SCR: DMAEN=0, IER=0, IEF=0 */
#define CMPB_SCR_INIT 0x0U
/* CMPB_DACCR: VOSEL=213 */
#define CMPB_DACCR_INIT 0xD5U
/* CMPB_MUXCR: DACEN=1, VRSEL=0, PSEL=0, MSEL=7 */
#define CMPB_MUXCR_INIT 0x87U
/* Definition of peripheral ID */
#define CMPC_PERIPHERAL CMPC
/* CMPC_CR0: FILTER_CNT=3, HYSTCTR=0 */
#define CMPC_CR0_INIT 0x30U
/* CMPC_CR1: SE=0, WE=1, COWZ=0, PMODE=1, INV=0, COS=0, OPE=0, EN=1 */
#define CMPC_CR1_INIT 0x51U
/* CMPC_FPR: FILT_PER=1 */
#define CMPC_FPR_INIT 0x1U
/* CMPC_SCR: DMAEN=0, IER=0, IEF=0 */
#define CMPC_SCR_INIT 0x0U
/* CMPC_DACCR: VOSEL=18 */
#define CMPC_DACCR_INIT 0x12U
/* CMPC_MUXCR: DACEN=1, VRSEL=0, PSEL=7, MSEL=3 */
#define CMPC_MUXCR_INIT 0xBBU
/* Definition of peripheral ID */
#define TMRA_PERIPHERAL TMRA
/* Definition of the timer channel 0 clock source frequency. */
#define TMRA_CHANNEL_0_CLOCK_SOURCE 100000000UL
/* Definition of the timer channel 1 clock source frequency. */
#define TMRA_CHANNEL_1_CLOCK_SOURCE 100000000UL
/* Definition of the timer channel 2 clock source frequency. */
#define TMRA_CHANNEL_2_CLOCK_SOURCE 100000000UL
/* Definition of the timer channel 3 clock source frequency. */
#define TMRA_CHANNEL_3_CLOCK_SOURCE 100000000UL
/* Definition of the timer enable mask for all channels. */
#define TMRA_ENBL_INIT_MASK TMR_ENBL_ENBL_MASK
/* TMRA_COMP10: COMPARISON_1=150 */
#define TMRA_COMP10_INIT 0x96U
/* TMRA_COMP20: COMPARISON_2=0 */
#define TMRA_COMP20_INIT 0x0U
/* TMRA_LOAD0: LOAD=0 */
#define TMRA_LOAD0_INIT 0x0U
/* TMRA_CNTR0: COUNTER=0 */
#define TMRA_CNTR0_INIT 0x0U
/* TMRA_CTRL0: CM=6, PCS=8, SCS=0, ONCE=0, LENGTH=1, DIR=0, COINIT=0, OUTMODE=5 */
#define TMRA_CTRL0_INIT 0xD025U
/* TMRA_SCTRL0: TCFIE=0, TOFIE=0, IEFIE=0, IPS=0, CAPTURE_MODE=0, MSTR=0, EEOF=0, VAL=1, FORCE=1, OPS=0, OEN=0 */
#define TMRA_SCTRL0_INIT 0xCU
/* TMRA_CMPLD10: COMPARATOR_LOAD_1=0 */
#define TMRA_CMPLD10_INIT 0x0U
/* TMRA_CMPLD20: COMPARATOR_LOAD_2=0 */
#define TMRA_CMPLD20_INIT 0x0U
/* TMRA_CSCTRL0: DBG_EN=0, FAULT=0, ALT_LOAD=0, ROC=0, TCI=1, TCF2EN=0, TCF1EN=0, CL2=0, CL1=0 */
#define TMRA_CSCTRL0_INIT 0x400U
/* TMRA_FILT0: FILT_CNT=0, FILT_PER=0 */
#define TMRA_FILT0_INIT 0x0U
/* TMRA_DMA0: CMPLD2DE=0, CMPLD1DE=0, IEFDE=0 */
#define TMRA_DMA0_INIT 0x0U
/* TMRA_ENBL: ENBL=15 */
#define TMRA_ENBL_INIT 0xFU
/* TMRA_COMP11: COMPARISON_1=150 */
#define TMRA_COMP11_INIT 0x96U
/* TMRA_COMP21: COMPARISON_2=0 */
#define TMRA_COMP21_INIT 0x0U
/* TMRA_LOAD1: LOAD=0 */
#define TMRA_LOAD1_INIT 0x0U
/* TMRA_CNTR1: COUNTER=0 */
#define TMRA_CNTR1_INIT 0x0U
/* TMRA_CTRL1: CM=6, PCS=8, SCS=0, ONCE=0, LENGTH=1, DIR=0, COINIT=0, OUTMODE=5 */
#define TMRA_CTRL1_INIT 0xD025U
/* TMRA_SCTRL1: TCFIE=0, TOFIE=0, IEFIE=0, IPS=1, CAPTURE_MODE=0, MSTR=0, EEOF=0, VAL=1, FORCE=1, OPS=0, OEN=0 */
#define TMRA_SCTRL1_INIT 0x20CU
/* TMRA_CMPLD11: COMPARATOR_LOAD_1=0 */
#define TMRA_CMPLD11_INIT 0x0U
/* TMRA_CMPLD21: COMPARATOR_LOAD_2=0 */
#define TMRA_CMPLD21_INIT 0x0U
/* TMRA_CSCTRL1: DBG_EN=0, FAULT=0, ALT_LOAD=0, ROC=0, TCI=1, TCF2EN=0, TCF1EN=0, CL2=0, CL1=0 */
#define TMRA_CSCTRL1_INIT 0x400U
/* TMRA_FILT1: FILT_CNT=0, FILT_PER=0 */
#define TMRA_FILT1_INIT 0x0U
/* TMRA_DMA1: CMPLD2DE=0, CMPLD1DE=0, IEFDE=0 */
#define TMRA_DMA1_INIT 0x0U
/* TMRA_COMP12: COMPARISON_1=150 */
#define TMRA_COMP12_INIT 0x96U
/* TMRA_COMP22: COMPARISON_2=0 */
#define TMRA_COMP22_INIT 0x0U
/* TMRA_LOAD2: LOAD=0 */
#define TMRA_LOAD2_INIT 0x0U
/* TMRA_CNTR2: COUNTER=0 */
#define TMRA_CNTR2_INIT 0x0U
/* TMRA_CTRL2: CM=6, PCS=8, SCS=1, ONCE=0, LENGTH=1, DIR=0, COINIT=0, OUTMODE=5 */
#define TMRA_CTRL2_INIT 0xD0A5U
/* TMRA_SCTRL2: TCFIE=0, TOFIE=0, IEFIE=0, IPS=0, CAPTURE_MODE=0, MSTR=0, EEOF=0, VAL=1, FORCE=1, OPS=0, OEN=0 */
#define TMRA_SCTRL2_INIT 0xCU
/* TMRA_CMPLD12: COMPARATOR_LOAD_1=0 */
#define TMRA_CMPLD12_INIT 0x0U
/* TMRA_CMPLD22: COMPARATOR_LOAD_2=0 */
#define TMRA_CMPLD22_INIT 0x0U
/* TMRA_CSCTRL2: DBG_EN=0, FAULT=0, ALT_LOAD=0, ROC=0, TCI=1, TCF2EN=0, TCF1EN=0, CL2=0, CL1=0 */
#define TMRA_CSCTRL2_INIT 0x400U
/* TMRA_FILT2: FILT_CNT=0, FILT_PER=0 */
#define TMRA_FILT2_INIT 0x0U
/* TMRA_DMA2: CMPLD2DE=0, CMPLD1DE=0, IEFDE=0 */
#define TMRA_DMA2_INIT 0x0U
/* TMRA_COMP13: COMPARISON_1=150 */
#define TMRA_COMP13_INIT 0x96U
/* TMRA_COMP23: COMPARISON_2=0 */
#define TMRA_COMP23_INIT 0x0U
/* TMRA_LOAD3: LOAD=0 */
#define TMRA_LOAD3_INIT 0x0U
/* TMRA_CNTR3: COUNTER=0 */
#define TMRA_CNTR3_INIT 0x0U
/* TMRA_CTRL3: CM=6, PCS=8, SCS=1, ONCE=0, LENGTH=1, DIR=0, COINIT=0, OUTMODE=5 */
#define TMRA_CTRL3_INIT 0xD0A5U
/* TMRA_SCTRL3: TCFIE=0, TOFIE=0, IEFIE=0, IPS=1, CAPTURE_MODE=0, MSTR=0, EEOF=0, VAL=1, FORCE=1, OPS=0, OEN=0 */
#define TMRA_SCTRL3_INIT 0x20CU
/* TMRA_CMPLD13: COMPARATOR_LOAD_1=0 */
#define TMRA_CMPLD13_INIT 0x0U
/* TMRA_CMPLD23: COMPARATOR_LOAD_2=0 */
#define TMRA_CMPLD23_INIT 0x0U
/* TMRA_CSCTRL3: DBG_EN=0, FAULT=0, ALT_LOAD=0, ROC=0, TCI=1, TCF2EN=0, TCF1EN=0, CL2=0, CL1=0 */
#define TMRA_CSCTRL3_INIT 0x400U
/* TMRA_FILT3: FILT_CNT=0, FILT_PER=0 */
#define TMRA_FILT3_INIT 0x0U
/* TMRA_DMA3: CMPLD2DE=0, CMPLD1DE=0, IEFDE=0 */
#define TMRA_DMA3_INIT 0x0U
/* EVTG_EVTG0_AOI0_BFT01: PT0_AC=1, PT0_BC=1, PT0_CC=3, PT0_DC=3, PT1_AC=0, PT1_BC=0, PT1_CC=0, PT1_DC=0 */
#define EVTG_EVTG0_AOI0_BFT01_INIT 0x5F00U
/* EVTG_EVTG0_AOI0_BFT23: PT2_AC=0, PT2_BC=0, PT2_CC=0, PT2_DC=0, PT3_AC=0, PT3_BC=0, PT3_CC=0, PT3_DC=0 */
#define EVTG_EVTG0_AOI0_BFT23_INIT 0x0U
/* EVTG_EVTG0_AOI1_BFT01: PT0_AC=3, PT0_BC=3, PT0_CC=1, PT0_DC=1, PT1_AC=0, PT1_BC=0, PT1_CC=0, PT1_DC=0 */
#define EVTG_EVTG0_AOI1_BFT01_INIT 0xF500U
/* EVTG_EVTG0_AOI1_BFT23: PT2_AC=0, PT2_BC=0, PT2_CC=0, PT2_DC=0, PT3_AC=0, PT3_BC=0, PT3_CC=0, PT3_DC=0 */
#define EVTG_EVTG0_AOI1_BFT23_INIT 0x0U
/* EVTG_EVTG0_CTRL: SYNC_CTRL=0, FB_OVRD=0, MODE_SEL=0, INIT_EN=0, FF_INIT=0 */
#define EVTG_EVTG0_CTRL_INIT 0x0U
/* EVTG_EVTG0_AOI0_FILT: FILT_CNT=0, FILT_PER=0 */
#define EVTG_EVTG0_AOI0_FILT_INIT 0x0U
/* EVTG_EVTG0_AOI1_FILT: FILT_CNT=0, FILT_PER=0 */
#define EVTG_EVTG0_AOI1_FILT_INIT 0x0U
/* EVTG_EVTG1_AOI0_BFT01: PT0_AC=1, PT0_BC=1, PT0_CC=3, PT0_DC=3, PT1_AC=0, PT1_BC=0, PT1_CC=0, PT1_DC=0 */
#define EVTG_EVTG1_AOI0_BFT01_INIT 0x5F00U
/* EVTG_EVTG1_AOI0_BFT23: PT2_AC=0, PT2_BC=0, PT2_CC=0, PT2_DC=0, PT3_AC=0, PT3_BC=0, PT3_CC=0, PT3_DC=0 */
#define EVTG_EVTG1_AOI0_BFT23_INIT 0x0U
/* EVTG_EVTG1_AOI1_BFT01: PT0_AC=1, PT0_BC=1, PT0_CC=3, PT0_DC=3, PT1_AC=0, PT1_BC=0, PT1_CC=0, PT1_DC=0 */
#define EVTG_EVTG1_AOI1_BFT01_INIT 0x5F00U
/* EVTG_EVTG1_AOI1_BFT23: PT2_AC=0, PT2_BC=0, PT2_CC=0, PT2_DC=0, PT3_AC=0, PT3_BC=0, PT3_CC=0, PT3_DC=0 */
#define EVTG_EVTG1_AOI1_BFT23_INIT 0x0U
/* EVTG_EVTG1_CTRL: SYNC_CTRL=0, FB_OVRD=0, MODE_SEL=0, INIT_EN=0, FF_INIT=0 */
#define EVTG_EVTG1_CTRL_INIT 0x0U
/* EVTG_EVTG1_AOI0_FILT: FILT_CNT=0, FILT_PER=0 */
#define EVTG_EVTG1_AOI0_FILT_INIT 0x0U
/* EVTG_EVTG1_AOI1_FILT: FILT_CNT=0, FILT_PER=0 */
#define EVTG_EVTG1_AOI1_FILT_INIT 0x0U
/* EVTG_EVTG2_AOI0_BFT01: PT0_AC=1, PT0_BC=1, PT0_CC=3, PT0_DC=3, PT1_AC=0, PT1_BC=0, PT1_CC=0, PT1_DC=0 */
#define EVTG_EVTG2_AOI0_BFT01_INIT 0x5F00U
/* EVTG_EVTG2_AOI0_BFT23: PT2_AC=0, PT2_BC=0, PT2_CC=0, PT2_DC=0, PT3_AC=0, PT3_BC=0, PT3_CC=0, PT3_DC=0 */
#define EVTG_EVTG2_AOI0_BFT23_INIT 0x0U
/* EVTG_EVTG2_AOI1_BFT01: PT0_AC=1, PT0_BC=1, PT0_CC=3, PT0_DC=3, PT1_AC=0, PT1_BC=0, PT1_CC=0, PT1_DC=0 */
#define EVTG_EVTG2_AOI1_BFT01_INIT 0x5F00U
/* EVTG_EVTG2_AOI1_BFT23: PT2_AC=0, PT2_BC=0, PT2_CC=0, PT2_DC=0, PT3_AC=0, PT3_BC=0, PT3_CC=0, PT3_DC=0 */
#define EVTG_EVTG2_AOI1_BFT23_INIT 0x0U
/* EVTG_EVTG2_CTRL: SYNC_CTRL=0, FB_OVRD=0, MODE_SEL=0, INIT_EN=0, FF_INIT=0 */
#define EVTG_EVTG2_CTRL_INIT 0x0U
/* EVTG_EVTG2_AOI0_FILT: FILT_CNT=0, FILT_PER=0 */
#define EVTG_EVTG2_AOI0_FILT_INIT 0x0U
/* EVTG_EVTG2_AOI1_FILT: FILT_CNT=0, FILT_PER=0 */
#define EVTG_EVTG2_AOI1_FILT_INIT 0x0U

/* Definitions for BDM_Config_Peripheral functional group */
/* Definition of peripheral ID */
#define PWMA_2_PERIPHERAL PWMA
/* Definition of clock source of submodule 0 frequency in Hertz */
#define PWMA_2_SM0_SM_CLK_SOURCE_FREQ_HZ 100000000U
/* Definition of submodule 0 counter clock source frequency in Hertz - PWMA_2_SM0_SM_CLK_SOURCE_FREQ_HZ divided by prescaler */
#define PWMA_2_SM0_COUNTER_CLK_SOURCE_FREQ_HZ 100000000U
/* Definition of clock source of submodule 1 frequency in Hertz */
#define PWMA_2_SM1_SM_CLK_SOURCE_FREQ_HZ 100000000U
/* Definition of submodule 1 counter clock source frequency in Hertz - PWMA_2_SM1_SM_CLK_SOURCE_FREQ_HZ divided by prescaler */
#define PWMA_2_SM1_COUNTER_CLK_SOURCE_FREQ_HZ 100000000U
/* Definition of clock source of submodule 2 frequency in Hertz */
#define PWMA_2_SM2_SM_CLK_SOURCE_FREQ_HZ 100000000U
/* Definition of submodule 2 counter clock source frequency in Hertz - PWMA_2_SM2_SM_CLK_SOURCE_FREQ_HZ divided by prescaler */
#define PWMA_2_SM2_COUNTER_CLK_SOURCE_FREQ_HZ 100000000U
/* Definition of clock source of submodule 3 frequency in Hertz */
#define PWMA_2_SM3_SM_CLK_SOURCE_FREQ_HZ 100000000U
/* Definition of submodule 3 counter clock source frequency in Hertz - PWMA_2_SM3_SM_CLK_SOURCE_FREQ_HZ divided by prescaler */
#define PWMA_2_SM3_COUNTER_CLK_SOURCE_FREQ_HZ 100000000U
/* PWMA_SM0INIT: INIT=0 */
#define PWMA_2_SM0INIT_INIT 0x0U
/* PWMA_SM0CTRL2: DBGEN=0, WAITEN=0, INDEP=1, PWM23_INIT=0, PWM45_INIT=0, PWMX_INIT=0, INIT_SEL=0, FRCEN=0, FORCE_SEL=0, RELOAD_SEL=0, CLK_SEL=0 */
#define PWMA_2_SM0CTRL2_INIT 0x2000U
/* PWMA_SM0CTRL: LDFQ=0, HALF=0, FULL=1, COMPMODE=0, PRSC=0, SPLIT=0, LDMOD=0, DBLX=0, DBLEN=0 */
#define PWMA_2_SM0CTRL_INIT 0x400U
/* PWMA_SM0VAL0: VAL0=0 */
#define PWMA_2_SM0VAL0_INIT 0x0U
/* PWMA_SM0FRACVAL1: FRACVAL1=0 */
#define PWMA_2_SM0FRACVAL1_INIT 0x0U
/* PWMA_SM0VAL1: VAL1=333 */
#define PWMA_2_SM0VAL1_INIT 0x14DU
/* PWMA_SM0FRACVAL2: FRACVAL2=0 */
#define PWMA_2_SM0FRACVAL2_INIT 0x0U
/* PWMA_SM0VAL2: VAL2=0 */
#define PWMA_2_SM0VAL2_INIT 0x0U
/* PWMA_SM0FRACVAL3: FRACVAL3=0 */
#define PWMA_2_SM0FRACVAL3_INIT 0x0U
/* PWMA_SM0VAL3: VAL3=10 */
#define PWMA_2_SM0VAL3_INIT 0xAU
/* PWMA_SM0FRACVAL4: FRACVAL4=0 */
#define PWMA_2_SM0FRACVAL4_INIT 0x0U
/* PWMA_SM0VAL4: VAL4=0 */
#define PWMA_2_SM0VAL4_INIT 0x0U
/* PWMA_SM0FRACVAL5: FRACVAL5=0 */
#define PWMA_2_SM0FRACVAL5_INIT 0x0U
/* PWMA_SM0VAL5: VAL5=0 */
#define PWMA_2_SM0VAL5_INIT 0x0U
/* PWMA_SM0FRCTRL: FRAC_PU=1, FRAC45_EN=1, FRAC23_EN=1, FRAC1_EN=1 */
#define PWMA_2_SM0FRCTRL_INIT 0x116U
/* PWMA_SM0OCTRL: POLA=0, PWMAFS=0 */
#define PWMA_2_SM0OCTRL_INIT 0x0U
/* PWMA_SM0STS: REF=0, RF=0, CFA1=0, CFA0=0, CFB1=0, CFB0=0, CFX1=0, CFX0=0, CMPF=0 */
#define PWMA_2_SM0STS_INIT 0x0U
/* PWMA_SM0INTEN: REIE=0, RIE=0, CA1IE=0, CA0IE=0, CB1IE=0, CB0IE=0, CX1IE=0, CX0IE=0, CMPIE=0 */
#define PWMA_2_SM0INTEN_INIT 0x0U
/* PWMA_SM0TCTRL: PWAOT0=1, PWBOT1=0, TRGFRQ=0, OUT_TRIG_EN=32 */
#define PWMA_2_SM0TCTRL_INIT 0x8020U
/* PWMA_SM0DISMAP0: DIS0A=1 */
#define PWMA_2_SM0DISMAP0_INIT 0xFFF1U
/* PWMA_SM0DISMAP1: DIS1A=0 */
#define PWMA_2_SM0DISMAP1_INIT 0xFFF0U
/* PWMA_SM0DTCNT0: DTCNT0=65504 */
#define PWMA_2_SM0DTCNT0_INIT 0xFFE0U
/* PWMA_SM0DTCNT1: DTCNT1=65504 */
#define PWMA_2_SM0DTCNT1_INIT 0xFFE0U
/* PWMA_SM1INIT: INIT=0 */
#define PWMA_2_SM1INIT_INIT 0x0U
/* PWMA_SM1CTRL2: DBGEN=0, WAITEN=0, INDEP=1, PWM23_INIT=0, PWM45_INIT=0, PWMX_INIT=0, INIT_SEL=2, FRCEN=0, FORCE_SEL=0, RELOAD_SEL=1, CLK_SEL=0 */
#define PWMA_2_SM1CTRL2_INIT 0x2204U
/* PWMA_SM1CTRL: LDFQ=0, HALF=0, FULL=1, COMPMODE=0, PRSC=0, SPLIT=0, LDMOD=0, DBLX=0, DBLEN=0 */
#define PWMA_2_SM1CTRL_INIT 0x400U
/* PWMA_SM1VAL0: VAL0=0 */
#define PWMA_2_SM1VAL0_INIT 0x0U
/* PWMA_SM1FRACVAL1: FRACVAL1=0 */
#define PWMA_2_SM1FRACVAL1_INIT 0x0U
/* PWMA_SM1VAL1: VAL1=333 */
#define PWMA_2_SM1VAL1_INIT 0x14DU
/* PWMA_SM1FRACVAL2: FRACVAL2=0 */
#define PWMA_2_SM1FRACVAL2_INIT 0x0U
/* PWMA_SM1VAL2: VAL2=0 */
#define PWMA_2_SM1VAL2_INIT 0x0U
/* PWMA_SM1FRACVAL3: FRACVAL3=0 */
#define PWMA_2_SM1FRACVAL3_INIT 0x0U
/* PWMA_SM1VAL3: VAL3=10 */
#define PWMA_2_SM1VAL3_INIT 0xAU
/* PWMA_SM1FRACVAL4: FRACVAL4=0 */
#define PWMA_2_SM1FRACVAL4_INIT 0x0U
/* PWMA_SM1VAL4: VAL4=0 */
#define PWMA_2_SM1VAL4_INIT 0x0U
/* PWMA_SM1FRACVAL5: FRACVAL5=0 */
#define PWMA_2_SM1FRACVAL5_INIT 0x0U
/* PWMA_SM1VAL5: VAL5=0 */
#define PWMA_2_SM1VAL5_INIT 0x0U
/* PWMA_SM1FRCTRL: FRAC_PU=1, FRAC45_EN=1, FRAC23_EN=1, FRAC1_EN=1 */
#define PWMA_2_SM1FRCTRL_INIT 0x116U
/* PWMA_SM1OCTRL: POLA=0, PWMAFS=0 */
#define PWMA_2_SM1OCTRL_INIT 0x0U
/* PWMA_SM1STS: REF=0, RF=0, CFA1=0, CFA0=0, CFB1=0, CFB0=0, CFX1=0, CFX0=0, CMPF=0 */
#define PWMA_2_SM1STS_INIT 0x0U
/* PWMA_SM1INTEN: REIE=0, RIE=0, CA1IE=0, CA0IE=0, CB1IE=0, CB0IE=0, CX1IE=0, CX0IE=0, CMPIE=0 */
#define PWMA_2_SM1INTEN_INIT 0x0U
/* PWMA_SM1TCTRL: PWAOT0=1, PWBOT1=0, TRGFRQ=0, OUT_TRIG_EN=0 */
#define PWMA_2_SM1TCTRL_INIT 0x8000U
/* PWMA_SM1DISMAP0: DIS0A=1 */
#define PWMA_2_SM1DISMAP0_INIT 0xFFF1U
/* PWMA_SM1DISMAP1: DIS1A=0 */
#define PWMA_2_SM1DISMAP1_INIT 0xFFF0U
/* PWMA_SM1DTCNT0: DTCNT0=65504 */
#define PWMA_2_SM1DTCNT0_INIT 0xFFE0U
/* PWMA_SM1DTCNT1: DTCNT1=65504 */
#define PWMA_2_SM1DTCNT1_INIT 0xFFE0U
/* PWMA_SM1PHASEDLY: PHASEDLY=0 */
#define PWMA_2_SM1PHASEDLY_INIT 0x0U
/* PWMA_SM2INIT: INIT=0 */
#define PWMA_2_SM2INIT_INIT 0x0U
/* PWMA_SM2CTRL2: DBGEN=0, WAITEN=0, INDEP=0, PWM23_INIT=0, PWM45_INIT=0, PWMX_INIT=0, INIT_SEL=2, FRCEN=0, FORCE_SEL=0, RELOAD_SEL=1, CLK_SEL=0 */
#define PWMA_2_SM2CTRL2_INIT 0x204U
/* PWMA_SM2CTRL: LDFQ=0, HALF=0, FULL=1, COMPMODE=0, PRSC=0, SPLIT=0, LDMOD=0, DBLX=0, DBLEN=0 */
#define PWMA_2_SM2CTRL_INIT 0x400U
/* PWMA_SM2VAL0: VAL0=0 */
#define PWMA_2_SM2VAL0_INIT 0x0U
/* PWMA_SM2FRACVAL1: FRACVAL1=0 */
#define PWMA_2_SM2FRACVAL1_INIT 0x0U
/* PWMA_SM2VAL1: VAL1=333 */
#define PWMA_2_SM2VAL1_INIT 0x14DU
/* PWMA_SM2FRACVAL2: FRACVAL2=0 */
#define PWMA_2_SM2FRACVAL2_INIT 0x0U
/* PWMA_SM2VAL2: VAL2=110 */
#define PWMA_2_SM2VAL2_INIT 0x6EU
/* PWMA_SM2FRACVAL3: FRACVAL3=0 */
#define PWMA_2_SM2FRACVAL3_INIT 0x0U
/* PWMA_SM2VAL3: VAL3=100 */
#define PWMA_2_SM2VAL3_INIT 0x64U
/* PWMA_SM2FRACVAL4: FRACVAL4=0 */
#define PWMA_2_SM2FRACVAL4_INIT 0x0U
/* PWMA_SM2VAL4: VAL4=0 */
#define PWMA_2_SM2VAL4_INIT 0x0U
/* PWMA_SM2FRACVAL5: FRACVAL5=0 */
#define PWMA_2_SM2FRACVAL5_INIT 0x0U
/* PWMA_SM2VAL5: VAL5=0 */
#define PWMA_2_SM2VAL5_INIT 0x0U
/* PWMA_SM2FRCTRL: FRAC_PU=1, FRAC45_EN=1, FRAC23_EN=1, FRAC1_EN=1 */
#define PWMA_2_SM2FRCTRL_INIT 0x116U
/* PWMA_SM2OCTRL: POLA=0, POLB=0, PWMAFS=0, PWMBFS=0 */
#define PWMA_2_SM2OCTRL_INIT 0x0U
/* PWMA_SM2STS: REF=0, RF=0, CFA1=0, CFA0=0, CFB1=0, CFB0=0, CFX1=0, CFX0=0, CMPF=0 */
#define PWMA_2_SM2STS_INIT 0x0U
/* PWMA_SM2INTEN: REIE=0, RIE=0, CA1IE=0, CA0IE=0, CB1IE=0, CB0IE=0, CX1IE=0, CX0IE=0, CMPIE=0 */
#define PWMA_2_SM2INTEN_INIT 0x0U
/* PWMA_SM2TCTRL: PWAOT0=0, PWBOT1=1, TRGFRQ=0, OUT_TRIG_EN=1 */
#define PWMA_2_SM2TCTRL_INIT 0x4001U
/* PWMA_SM2DISMAP0: DIS0B=1, DIS0A=1 */
#define PWMA_2_SM2DISMAP0_INIT 0xFF11U
/* PWMA_SM2DISMAP1: DIS1B=0, DIS1A=0 */
#define PWMA_2_SM2DISMAP1_INIT 0xFF00U
/* PWMA_SM2DTCNT0: DTCNT0=0 */
#define PWMA_2_SM2DTCNT0_INIT 0x0U
/* PWMA_SM2DTCNT1: DTCNT1=0 */
#define PWMA_2_SM2DTCNT1_INIT 0x0U
/* PWMA_SM2PHASEDLY: PHASEDLY=0 */
#define PWMA_2_SM2PHASEDLY_INIT 0x0U
/* PWMA_SM3INIT: INIT=0 */
#define PWMA_2_SM3INIT_INIT 0x0U
/* PWMA_SM3CTRL2: DBGEN=0, WAITEN=0, INDEP=0, PWM23_INIT=0, PWM45_INIT=0, PWMX_INIT=0, INIT_SEL=3, FRCEN=0, FORCE_SEL=0, RELOAD_SEL=1, CLK_SEL=0 */
#define PWMA_2_SM3CTRL2_INIT 0x304U
/* PWMA_SM3CTRL: LDFQ=0, HALF=0, FULL=1, COMPMODE=0, PRSC=0, SPLIT=0, LDMOD=0, DBLX=0, DBLEN=0 */
#define PWMA_2_SM3CTRL_INIT 0x400U
/* PWMA_SM3VAL0: VAL0=0 */
#define PWMA_2_SM3VAL0_INIT 0x0U
/* PWMA_SM3FRACVAL1: FRACVAL1=0 */
#define PWMA_2_SM3FRACVAL1_INIT 0x0U
/* PWMA_SM3VAL1: VAL1=333 */
#define PWMA_2_SM3VAL1_INIT 0x14DU
/* PWMA_SM3FRACVAL2: FRACVAL2=0 */
#define PWMA_2_SM3FRACVAL2_INIT 0x0U
/* PWMA_SM3VAL2: VAL2=110 */
#define PWMA_2_SM3VAL2_INIT 0x6EU
/* PWMA_SM3FRACVAL3: FRACVAL3=0 */
#define PWMA_2_SM3FRACVAL3_INIT 0x0U
/* PWMA_SM3VAL3: VAL3=100 */
#define PWMA_2_SM3VAL3_INIT 0x64U
/* PWMA_SM3FRACVAL4: FRACVAL4=0 */
#define PWMA_2_SM3FRACVAL4_INIT 0x0U
/* PWMA_SM3VAL4: VAL4=0 */
#define PWMA_2_SM3VAL4_INIT 0x0U
/* PWMA_SM3FRACVAL5: FRACVAL5=0 */
#define PWMA_2_SM3FRACVAL5_INIT 0x0U
/* PWMA_SM3VAL5: VAL5=0 */
#define PWMA_2_SM3VAL5_INIT 0x0U
/* PWMA_SM3FRCTRL: FRAC_PU=1, FRAC45_EN=1, FRAC23_EN=1, FRAC1_EN=1 */
#define PWMA_2_SM3FRCTRL_INIT 0x116U
/* PWMA_SM3OCTRL: POLA=0, POLB=0, PWMAFS=0, PWMBFS=0 */
#define PWMA_2_SM3OCTRL_INIT 0x0U
/* PWMA_SM3STS: REF=0, RF=0, CFA1=0, CFA0=0, CFB1=0, CFB0=0, CFX1=0, CFX0=0, CMPF=0 */
#define PWMA_2_SM3STS_INIT 0x0U
/* PWMA_SM3INTEN: REIE=0, RIE=0, CA1IE=0, CA0IE=0, CB1IE=0, CB0IE=0, CX1IE=0, CX0IE=0, CMPIE=0 */
#define PWMA_2_SM3INTEN_INIT 0x0U
/* PWMA_SM3TCTRL: PWAOT0=0, PWBOT1=0, TRGFRQ=0, OUT_TRIG_EN=0 */
#define PWMA_2_SM3TCTRL_INIT 0x0U
/* PWMA_SM3DISMAP0: DIS0B=1, DIS0A=1 */
#define PWMA_2_SM3DISMAP0_INIT 0xFF11U
/* PWMA_SM3DISMAP1: DIS1B=0, DIS1A=0 */
#define PWMA_2_SM3DISMAP1_INIT 0xFF00U
/* PWMA_SM3DTCNT0: DTCNT0=0 */
#define PWMA_2_SM3DTCNT0_INIT 0x0U
/* PWMA_SM3DTCNT1: DTCNT1=0 */
#define PWMA_2_SM3DTCNT1_INIT 0x0U
/* PWMA_OUTEN: PWMA_EN=0, PWMB_EN=0, PWMX_EN=0 */
#define PWMA_2_OUTEN_INIT 0x0U
/* PWMA_MASK: UPDATE_MASK=0, MASKA=0, MASKB=0, MASKX=0 */
#define PWMA_2_MASK_INIT 0x0U
/* PWMA_SWCOUT: SM3OUT23=0, SM3OUT45=0, SM2OUT23=0, SM2OUT45=0, SM1OUT23=0, SM1OUT45=0, SM0OUT23=0, SM0OUT45=0 */
#define PWMA_2_SWCOUT_INIT 0x0U
/* PWMA_DTSRCSEL: SM3SEL23=0, SM3SEL45=0, SM2SEL23=0, SM2SEL45=0, SM1SEL23=0, SM1SEL45=0, SM0SEL23=0, SM0SEL45=0 */
#define PWMA_2_DTSRCSEL_INIT 0x0U
/* PWMA_MCTRL: IPOL=0, RUN=0, LDOK=0 */
#define PWMA_2_MCTRL_INIT 0x0U
/* PWMA_MCTRL2: MONPLL=0 */
#define PWMA_2_MCTRL2_INIT 0x0U
/* PWMA_FCTRL0: FLVL=0, FAUTO=0, FSAFE=1, FIE=0 */
#define PWMA_2_FCTRL0_INIT 0x10U
/* PWMA_FSTS0: FHALF=0, FFULL=1 */
#define PWMA_2_FSTS0_INIT 0x10U
/* PWMA_FFILT0: GSTR=0, FILT_CNT=0, FILT_PER=1 */
#define PWMA_2_FFILT0_INIT 0x1U
/* PWMA_FTST0: FTEST=0 */
#define PWMA_2_FTST0_INIT 0x0U
/* PWMA_FCTRL20: NOCOMB=0 */
#define PWMA_2_FCTRL20_INIT 0x0U
/* PWMA_FCTRL1: FLVL=0, FAUTO=0, FSAFE=0, FIE=0 */
#define PWMA_2_FCTRL1_INIT 0x0U
/* PWMA_FSTS1: FHALF=0, FFULL=0 */
#define PWMA_2_FSTS1_INIT 0x0U
/* PWMA_FFILT1: GSTR=0, FILT_CNT=0, FILT_PER=0 */
#define PWMA_2_FFILT1_INIT 0x0U
/* PWMA_FTST1: FTEST=0 */
#define PWMA_2_FTST1_INIT 0x0U
/* PWMA_FCTRL21: NOCOMB=0 */
#define PWMA_2_FCTRL21_INIT 0x0U
/* OUTEN register mask */
#define PWMA_2_OUTEN_INIT_MASK 0xFFFU
/* MASK register mask */
#define PWMA_2_MASK_INIT_MASK 0xFFFFU
/* SWCOUT register mask */
#define PWMA_2_SWCOUT_INIT_MASK 0xFFU
/* DTSRCSEL register mask */
#define PWMA_2_DTSRCSEL_INIT_MASK 0xFFFFU
/* MCTRL register mask */
#define PWMA_2_MCTRL_INIT_MASK 0xFFFFU
/* Gives information whether SM0 fractional block is available */
#define PWMA_2_SM0_FRACTIONAL_BLOCK_AVAILABLE 
/* Gives information whether SM1 fractional block is available */
#define PWMA_2_SM1_FRACTIONAL_BLOCK_AVAILABLE 
/* Gives information whether SM2 fractional block is available */
#define PWMA_2_SM2_FRACTIONAL_BLOCK_AVAILABLE 
/* Gives information whether SM3 fractional block is available */
#define PWMA_2_SM3_FRACTIONAL_BLOCK_AVAILABLE 

/* Definition of peripheral ID */
#define CMPC_2_PERIPHERAL CMPC
/* CMPC_CR0: FILTER_CNT=5, HYSTCTR=0 */
#define CMPC_2_CR0_INIT 0x50U
/* CMPC_CR1: SE=0, WE=1, COWZ=0, PMODE=1, INV=0, COS=0, OPE=0, EN=1 */
#define CMPC_2_CR1_INIT 0x51U
/* CMPC_FPR: FILT_PER=2 */
#define CMPC_2_FPR_INIT 0x2U
/* CMPC_SCR: DMAEN=0, IER=0, IEF=0 */
#define CMPC_2_SCR_INIT 0x0U
/* CMPC_DACCR: VOSEL=135 */
#define CMPC_2_DACCR_INIT 0x87U
/* CMPC_MUXCR: DACEN=1, VRSEL=0, PSEL=2, MSEL=7 */
#define CMPC_2_MUXCR_INIT 0x97U
/* Definition of peripheral ID */
#define CMPD_2_PERIPHERAL CMPD
/* CMPD_CR0: FILTER_CNT=5, HYSTCTR=0 */
#define CMPD_2_CR0_INIT 0x50U
/* CMPD_CR1: SE=0, WE=1, COWZ=0, PMODE=1, INV=0, COS=0, OPE=0, EN=1 */
#define CMPD_2_CR1_INIT 0x51U
/* CMPD_FPR: FILT_PER=2 */
#define CMPD_2_FPR_INIT 0x2U
/* CMPD_SCR: DMAEN=0, IER=0, IEF=0 */
#define CMPD_2_SCR_INIT 0x0U
/* CMPD_DACCR: VOSEL=119 */
#define CMPD_2_DACCR_INIT 0x77U
/* CMPD_MUXCR: DACEN=1, VRSEL=0, PSEL=7, MSEL=0 */
#define CMPD_2_MUXCR_INIT 0xB8U
/* EVTG_EVTG0_AOI0_BFT01: PT0_AC=3, PT0_BC=3, PT0_CC=1, PT0_DC=1, PT1_AC=0, PT1_BC=0, PT1_CC=0, PT1_DC=0 */
#define EVTG_2_EVTG0_AOI0_BFT01_INIT 0xF500U
/* EVTG_EVTG0_AOI0_BFT23: PT2_AC=0, PT2_BC=0, PT2_CC=0, PT2_DC=0, PT3_AC=0, PT3_BC=0, PT3_CC=0, PT3_DC=0 */
#define EVTG_2_EVTG0_AOI0_BFT23_INIT 0x0U
/* EVTG_EVTG0_AOI1_BFT01: PT0_AC=1, PT0_BC=1, PT0_CC=3, PT0_DC=3, PT1_AC=0, PT1_BC=0, PT1_CC=0, PT1_DC=0 */
#define EVTG_2_EVTG0_AOI1_BFT01_INIT 0x5F00U
/* EVTG_EVTG0_AOI1_BFT23: PT2_AC=0, PT2_BC=0, PT2_CC=0, PT2_DC=0, PT3_AC=0, PT3_BC=0, PT3_CC=0, PT3_DC=0 */
#define EVTG_2_EVTG0_AOI1_BFT23_INIT 0x0U
/* EVTG_EVTG0_CTRL: SYNC_CTRL=0, FB_OVRD=0, MODE_SEL=0, INIT_EN=0, FF_INIT=0 */
#define EVTG_2_EVTG0_CTRL_INIT 0x0U
/* EVTG_EVTG0_AOI0_FILT: FILT_CNT=0, FILT_PER=0 */
#define EVTG_2_EVTG0_AOI0_FILT_INIT 0x0U
/* EVTG_EVTG0_AOI1_FILT: FILT_CNT=0, FILT_PER=0 */
#define EVTG_2_EVTG0_AOI1_FILT_INIT 0x0U
/* EVTG_EVTG1_AOI0_BFT01: PT0_AC=1, PT0_BC=3, PT0_CC=3, PT0_DC=3, PT1_AC=0, PT1_BC=0, PT1_CC=0, PT1_DC=0 */
#define EVTG_2_EVTG1_AOI0_BFT01_INIT 0x7F00U
/* EVTG_EVTG1_AOI0_BFT23: PT2_AC=0, PT2_BC=0, PT2_CC=0, PT2_DC=0, PT3_AC=0, PT3_BC=0, PT3_CC=0, PT3_DC=0 */
#define EVTG_2_EVTG1_AOI0_BFT23_INIT 0x0U
/* EVTG_EVTG1_AOI1_BFT01: PT0_AC=1, PT0_BC=1, PT0_CC=3, PT0_DC=3, PT1_AC=0, PT1_BC=0, PT1_CC=0, PT1_DC=0 */
#define EVTG_2_EVTG1_AOI1_BFT01_INIT 0x5F00U
/* EVTG_EVTG1_AOI1_BFT23: PT2_AC=0, PT2_BC=0, PT2_CC=0, PT2_DC=0, PT3_AC=0, PT3_BC=0, PT3_CC=0, PT3_DC=0 */
#define EVTG_2_EVTG1_AOI1_BFT23_INIT 0x0U
/* EVTG_EVTG1_CTRL: SYNC_CTRL=0, FB_OVRD=0, MODE_SEL=0, INIT_EN=0, FF_INIT=0 */
#define EVTG_2_EVTG1_CTRL_INIT 0x0U
/* EVTG_EVTG1_AOI0_FILT: FILT_CNT=0, FILT_PER=0 */
#define EVTG_2_EVTG1_AOI0_FILT_INIT 0x0U
/* EVTG_EVTG1_AOI1_FILT: FILT_CNT=0, FILT_PER=0 */
#define EVTG_2_EVTG1_AOI1_FILT_INIT 0x0U
/* EVTG_EVTG2_AOI0_BFT01: PT0_AC=1, PT0_BC=3, PT0_CC=3, PT0_DC=3, PT1_AC=0, PT1_BC=0, PT1_CC=0, PT1_DC=0 */
#define EVTG_2_EVTG2_AOI0_BFT01_INIT 0x7F00U
/* EVTG_EVTG2_AOI0_BFT23: PT2_AC=0, PT2_BC=0, PT2_CC=0, PT2_DC=0, PT3_AC=0, PT3_BC=0, PT3_CC=0, PT3_DC=0 */
#define EVTG_2_EVTG2_AOI0_BFT23_INIT 0x0U
/* EVTG_EVTG2_AOI1_BFT01: PT0_AC=1, PT0_BC=1, PT0_CC=3, PT0_DC=3, PT1_AC=0, PT1_BC=0, PT1_CC=0, PT1_DC=0 */
#define EVTG_2_EVTG2_AOI1_BFT01_INIT 0x5F00U
/* EVTG_EVTG2_AOI1_BFT23: PT2_AC=0, PT2_BC=0, PT2_CC=0, PT2_DC=0, PT3_AC=0, PT3_BC=0, PT3_CC=0, PT3_DC=0 */
#define EVTG_2_EVTG2_AOI1_BFT23_INIT 0x0U
/* EVTG_EVTG2_CTRL: SYNC_CTRL=0, FB_OVRD=0, MODE_SEL=0, INIT_EN=0, FF_INIT=0 */
#define EVTG_2_EVTG2_CTRL_INIT 0x0U
/* EVTG_EVTG2_AOI0_FILT: FILT_CNT=0, FILT_PER=0 */
#define EVTG_2_EVTG2_AOI0_FILT_INIT 0x0U
/* EVTG_EVTG2_AOI1_FILT: FILT_CNT=0, FILT_PER=0 */
#define EVTG_2_EVTG2_AOI1_FILT_INIT 0x0U
/* Definition of peripheral ID */
#define TMRA_2_PERIPHERAL TMRA
/* Definition of the timer channel 0 clock source frequency. */
#define TMRA_2_CHANNEL_0_CLOCK_SOURCE 100000000UL
/* Definition of the timer channel 1 clock source frequency. */
#define TMRA_2_CHANNEL_1_CLOCK_SOURCE 100000000UL
/* Definition of the timer channel 2 clock source frequency. */
#define TMRA_2_CHANNEL_2_CLOCK_SOURCE 100000000UL
/* Definition of the timer channel 3 clock source frequency. */
#define TMRA_2_CHANNEL_3_CLOCK_SOURCE 100000000UL
/* Definition of the timer enable mask for all channels. */
#define TMRA_2_ENBL_INIT_MASK TMR_ENBL_ENBL_MASK
/* TMRA_COMP10: COMPARISON_1=150 */
#define TMRA_2_COMP10_INIT 0x96U
/* TMRA_COMP20: COMPARISON_2=0 */
#define TMRA_2_COMP20_INIT 0x0U
/* TMRA_LOAD0: LOAD=0 */
#define TMRA_2_LOAD0_INIT 0x0U
/* TMRA_CNTR0: COUNTER=0 */
#define TMRA_2_CNTR0_INIT 0x0U
/* TMRA_CTRL0: CM=6, PCS=8, SCS=0, ONCE=0, LENGTH=1, DIR=0, COINIT=0, OUTMODE=5 */
#define TMRA_2_CTRL0_INIT 0xD025U
/* TMRA_SCTRL0: TCFIE=0, TOFIE=0, IEFIE=0, IPS=0, CAPTURE_MODE=0, MSTR=0, EEOF=0, VAL=1, FORCE=1, OPS=0, OEN=0 */
#define TMRA_2_SCTRL0_INIT 0xCU
/* TMRA_CMPLD10: COMPARATOR_LOAD_1=0 */
#define TMRA_2_CMPLD10_INIT 0x0U
/* TMRA_CMPLD20: COMPARATOR_LOAD_2=0 */
#define TMRA_2_CMPLD20_INIT 0x0U
/* TMRA_CSCTRL0: DBG_EN=0, FAULT=0, ALT_LOAD=0, ROC=0, TCI=0, TCF2EN=0, TCF1EN=0, CL2=0, CL1=0 */
#define TMRA_2_CSCTRL0_INIT 0x0U
/* TMRA_FILT0: FILT_CNT=0, FILT_PER=0 */
#define TMRA_2_FILT0_INIT 0x0U
/* TMRA_DMA0: CMPLD2DE=0, CMPLD1DE=0, IEFDE=0 */
#define TMRA_2_DMA0_INIT 0x0U
/* TMRA_ENBL: ENBL=15 */
#define TMRA_2_ENBL_INIT 0xFU
/* TMRA_COMP11: COMPARISON_1=150 */
#define TMRA_2_COMP11_INIT 0x96U
/* TMRA_COMP21: COMPARISON_2=0 */
#define TMRA_2_COMP21_INIT 0x0U
/* TMRA_LOAD1: LOAD=0 */
#define TMRA_2_LOAD1_INIT 0x0U
/* TMRA_CNTR1: COUNTER=0 */
#define TMRA_2_CNTR1_INIT 0x0U
/* TMRA_CTRL1: CM=6, PCS=8, SCS=0, ONCE=0, LENGTH=1, DIR=0, COINIT=0, OUTMODE=5 */
#define TMRA_2_CTRL1_INIT 0xD025U
/* TMRA_SCTRL1: TCFIE=0, TOFIE=0, IEFIE=0, IPS=1, CAPTURE_MODE=0, MSTR=0, EEOF=0, VAL=1, FORCE=1, OPS=0, OEN=0 */
#define TMRA_2_SCTRL1_INIT 0x20CU
/* TMRA_CMPLD11: COMPARATOR_LOAD_1=0 */
#define TMRA_2_CMPLD11_INIT 0x0U
/* TMRA_CMPLD21: COMPARATOR_LOAD_2=0 */
#define TMRA_2_CMPLD21_INIT 0x0U
/* TMRA_CSCTRL1: DBG_EN=0, FAULT=0, ALT_LOAD=0, ROC=0, TCI=0, TCF2EN=0, TCF1EN=0, CL2=0, CL1=0 */
#define TMRA_2_CSCTRL1_INIT 0x0U
/* TMRA_FILT1: FILT_CNT=0, FILT_PER=0 */
#define TMRA_2_FILT1_INIT 0x0U
/* TMRA_DMA1: CMPLD2DE=0, CMPLD1DE=0, IEFDE=0 */
#define TMRA_2_DMA1_INIT 0x0U
/* TMRA_COMP12: COMPARISON_1=150 */
#define TMRA_2_COMP12_INIT 0x96U
/* TMRA_COMP22: COMPARISON_2=0 */
#define TMRA_2_COMP22_INIT 0x0U
/* TMRA_LOAD2: LOAD=0 */
#define TMRA_2_LOAD2_INIT 0x0U
/* TMRA_CNTR2: COUNTER=0 */
#define TMRA_2_CNTR2_INIT 0x0U
/* TMRA_CTRL2: CM=6, PCS=8, SCS=1, ONCE=0, LENGTH=1, DIR=0, COINIT=0, OUTMODE=5 */
#define TMRA_2_CTRL2_INIT 0xD0A5U
/* TMRA_SCTRL2: TCFIE=0, TOFIE=0, IEFIE=0, IPS=0, CAPTURE_MODE=0, MSTR=0, EEOF=0, VAL=1, FORCE=1, OPS=0, OEN=0 */
#define TMRA_2_SCTRL2_INIT 0xCU
/* TMRA_CMPLD12: COMPARATOR_LOAD_1=0 */
#define TMRA_2_CMPLD12_INIT 0x0U
/* TMRA_CMPLD22: COMPARATOR_LOAD_2=0 */
#define TMRA_2_CMPLD22_INIT 0x0U
/* TMRA_CSCTRL2: DBG_EN=0, FAULT=0, ALT_LOAD=0, ROC=0, TCI=0, TCF2EN=0, TCF1EN=0, CL2=0, CL1=0 */
#define TMRA_2_CSCTRL2_INIT 0x0U
/* TMRA_FILT2: FILT_CNT=0, FILT_PER=0 */
#define TMRA_2_FILT2_INIT 0x0U
/* TMRA_DMA2: CMPLD2DE=0, CMPLD1DE=0, IEFDE=0 */
#define TMRA_2_DMA2_INIT 0x0U
/* TMRA_COMP13: COMPARISON_1=150 */
#define TMRA_2_COMP13_INIT 0x96U
/* TMRA_COMP23: COMPARISON_2=0 */
#define TMRA_2_COMP23_INIT 0x0U
/* TMRA_LOAD3: LOAD=0 */
#define TMRA_2_LOAD3_INIT 0x0U
/* TMRA_CNTR3: COUNTER=0 */
#define TMRA_2_CNTR3_INIT 0x0U
/* TMRA_CTRL3: CM=6, PCS=8, SCS=1, ONCE=0, LENGTH=1, DIR=0, COINIT=0, OUTMODE=5 */
#define TMRA_2_CTRL3_INIT 0xD0A5U
/* TMRA_SCTRL3: TCFIE=0, TOFIE=0, IEFIE=0, IPS=1, CAPTURE_MODE=0, MSTR=0, EEOF=0, VAL=1, FORCE=1, OPS=0, OEN=0 */
#define TMRA_2_SCTRL3_INIT 0x20CU
/* TMRA_CMPLD13: COMPARATOR_LOAD_1=0 */
#define TMRA_2_CMPLD13_INIT 0x0U
/* TMRA_CMPLD23: COMPARATOR_LOAD_2=0 */
#define TMRA_2_CMPLD23_INIT 0x0U
/* TMRA_CSCTRL3: DBG_EN=0, FAULT=0, ALT_LOAD=0, ROC=0, TCI=0, TCF2EN=0, TCF1EN=0, CL2=0, CL1=0 */
#define TMRA_2_CSCTRL3_INIT 0x0U
/* TMRA_FILT3: FILT_CNT=0, FILT_PER=0 */
#define TMRA_2_FILT3_INIT 0x0U
/* TMRA_DMA3: CMPLD2DE=0, CMPLD1DE=0, IEFDE=0 */
#define TMRA_2_DMA3_INIT 0x0U

/* Definitions for Common_Config_Peripheral functional group */
/* QSCI1_RATE: SBRL=54, FRAC_SBR=2 */
#define QSCI1_2_RATE_INIT 0x1B2U
/* QSCI1_CTRL1: LOOP=0, SWAI=0, RSRC=0, M=0, WAKE=0, POL=0, PE=0, PT=0, TEIE=0, TIIE=0, RFIE=0, REIE=0, TE=1, RE=1, RWU=0 */
#define QSCI1_2_CTRL1_INIT 0xCU
/* QSCI1_CTRL2: TFWM=0, RFWM=0, FIFO_EN=0, RIEIE=0, LINMODE=0, RIIE=0, TDE=0, RDE=0 */
#define QSCI1_2_CTRL2_INIT 0x0U
/* QSCI1_CTRL3: SBRH=0, SHEN=0 */
#define QSCI1_2_CTRL3_INIT 0x0U
/* Common_Config_Peripheral defines for ADC */
/* Definition of peripheral ID */
#define ADC_3_PERIPHERAL ADC
/* Definition of the clock source */
#define ADC_3_CLOCK_SOURCE ADC_CLK_SRC
/* Definition of the minimal index of the samples related to the registers LOLIM2, HILIM2 and OFFST2. */
#define ADC_3_MIN_REGS2_INDEX 16U
/* Definition of Sample ID 0 */
#define ADC_3_SAMPLE_0 0
/* Definition of Sample ID 1 */
#define ADC_3_SAMPLE_1 1
/* Definition of Sample ID 2 */
#define ADC_3_SAMPLE_2 2
/* Definition of Sample ID 3 */
#define ADC_3_SAMPLE_3 3
/* Definition of Sample ID 4 */
#define ADC_3_SAMPLE_4 4
/* Definition of Sample ID 5 */
#define ADC_3_SAMPLE_5 5
/* Definition of Sample ID 6 */
#define ADC_3_SAMPLE_6 6
/* Definition of Sample ID 7 */
#define ADC_3_SAMPLE_7 7
/* Definition of Sample ID 8 */
#define ADC_3_SAMPLE_16 16
/* Definition of Sample ID 9 */
#define ADC_3_SAMPLE_17 17
/* Definition of Sample ID 0 */
#define ADC_3_SAMPLE_8 8
/* Definition of Sample ID 1 */
#define ADC_3_SAMPLE_9 9
/* Definition of Sample ID 2 */
#define ADC_3_SAMPLE_10 10
/* Definition of Sample ID 3 */
#define ADC_3_SAMPLE_11 11
/* Definition of Sample ID 4 */
#define ADC_3_SAMPLE_12 12
/* Definition of Sample ID 5 */
#define ADC_3_SAMPLE_13 13
/* Definition of Sample ID 6 */
#define ADC_3_SAMPLE_14 14
/* Definition of Sample ID 7 */
#define ADC_3_SAMPLE_15 15
/* Definition of Sample ID 8 */
#define ADC_3_SAMPLE_18 18
/* Definition of Sample ID 9 */
#define ADC_3_SAMPLE_19 19
/* ADC_CTRL1: DMAEN0=0, STOP0=0, START0=0, SYNC0=1, EOSIE0=0, ZCIE=0, LLMTIE=0, HLMTIE=0, CHNCFG_L=0, SMODE=5 */
#define ADC_3_CTRL1_INIT 0x1005U
/* ADC_CTRL2: DMAEN1=0, STOP1=0, START1=0, SYNC1=1, CHNCFG_H=0, SIMULT=1, DIV0=3 */
#define ADC_3_CTRL2_INIT 0x1043U
/* ADC_ZXCTRL1: ZCE7=0, ZCE6=0, ZCE5=0, ZCE4=0, ZCE3=0, ZCE2=0, ZCE1=0, ZCE0=0 */
#define ADC_3_ZXCTRL1_INIT 0x0U
/* ADC_ZXCTRL2: ZCE15=0, ZCE14=0, ZCE13=0, ZCE12=0, ZCE11=0, ZCE10=0, ZCE9=0, ZCE8=0 */
#define ADC_3_ZXCTRL2_INIT 0x0U
/* ADC_CLIST1: SAMPLE3=7, SAMPLE2=7, SAMPLE1=2, SAMPLE0=3 */
#define ADC_3_CLIST1_INIT 0x7723U
/* ADC_CLIST2: SAMPLE7=7, SAMPLE6=6, SAMPLE5=5, SAMPLE4=4 */
#define ADC_3_CLIST2_INIT 0x7654U
/* ADC_CLIST3: SAMPLE11=15, SAMPLE10=14, SAMPLE9=8, SAMPLE8=9 */
#define ADC_3_CLIST3_INIT 0xFE89U
/* ADC_CLIST4: SAMPLE15=15, SAMPLE14=14, SAMPLE13=13, SAMPLE12=12 */
#define ADC_3_CLIST4_INIT 0xFEDCU
/* ADC_SDIS: DS=61680 */
#define ADC_3_SDIS_INIT 0xF0F0U
/* ADC_LOLIM0: LLMT=0 */
#define ADC_3_LOLIM0_INIT 0x0U
/* ADC_LOLIM1: LLMT=0 */
#define ADC_3_LOLIM1_INIT 0x0U
/* ADC_LOLIM2: LLMT=0 */
#define ADC_3_LOLIM2_INIT 0x0U
/* ADC_LOLIM3: LLMT=0 */
#define ADC_3_LOLIM3_INIT 0x0U
/* ADC_LOLIM4: LLMT=0 */
#define ADC_3_LOLIM4_INIT 0x0U
/* ADC_LOLIM5: LLMT=0 */
#define ADC_3_LOLIM5_INIT 0x0U
/* ADC_LOLIM6: LLMT=0 */
#define ADC_3_LOLIM6_INIT 0x0U
/* ADC_LOLIM7: LLMT=0 */
#define ADC_3_LOLIM7_INIT 0x0U
/* ADC_LOLIM8: LLMT=0 */
#define ADC_3_LOLIM8_INIT 0x0U
/* ADC_LOLIM9: LLMT=0 */
#define ADC_3_LOLIM9_INIT 0x0U
/* ADC_LOLIM10: LLMT=0 */
#define ADC_3_LOLIM10_INIT 0x0U
/* ADC_LOLIM11: LLMT=0 */
#define ADC_3_LOLIM11_INIT 0x0U
/* ADC_LOLIM12: LLMT=0 */
#define ADC_3_LOLIM12_INIT 0x0U
/* ADC_LOLIM13: LLMT=0 */
#define ADC_3_LOLIM13_INIT 0x0U
/* ADC_LOLIM14: LLMT=0 */
#define ADC_3_LOLIM14_INIT 0x0U
/* ADC_LOLIM15: LLMT=0 */
#define ADC_3_LOLIM15_INIT 0x0U
/* ADC_HILIM0: HLMT=4095 */
#define ADC_3_HILIM0_INIT 0x7FF8U
/* ADC_HILIM1: HLMT=4095 */
#define ADC_3_HILIM1_INIT 0x7FF8U
/* ADC_HILIM2: HLMT=4095 */
#define ADC_3_HILIM2_INIT 0x7FF8U
/* ADC_HILIM3: HLMT=4095 */
#define ADC_3_HILIM3_INIT 0x7FF8U
/* ADC_HILIM4: HLMT=4095 */
#define ADC_3_HILIM4_INIT 0x7FF8U
/* ADC_HILIM5: HLMT=4095 */
#define ADC_3_HILIM5_INIT 0x7FF8U
/* ADC_HILIM6: HLMT=4095 */
#define ADC_3_HILIM6_INIT 0x7FF8U
/* ADC_HILIM7: HLMT=4095 */
#define ADC_3_HILIM7_INIT 0x7FF8U
/* ADC_HILIM8: HLMT=4095 */
#define ADC_3_HILIM8_INIT 0x7FF8U
/* ADC_HILIM9: HLMT=4095 */
#define ADC_3_HILIM9_INIT 0x7FF8U
/* ADC_HILIM10: HLMT=4095 */
#define ADC_3_HILIM10_INIT 0x7FF8U
/* ADC_HILIM11: HLMT=4095 */
#define ADC_3_HILIM11_INIT 0x7FF8U
/* ADC_HILIM12: HLMT=4095 */
#define ADC_3_HILIM12_INIT 0x7FF8U
/* ADC_HILIM13: HLMT=4095 */
#define ADC_3_HILIM13_INIT 0x7FF8U
/* ADC_HILIM14: HLMT=4095 */
#define ADC_3_HILIM14_INIT 0x7FF8U
/* ADC_HILIM15: HLMT=4095 */
#define ADC_3_HILIM15_INIT 0x7FF8U
/* ADC_OFFST0: OFFSET=0 */
#define ADC_3_OFFST0_INIT 0x0U
/* ADC_OFFST1: OFFSET=0 */
#define ADC_3_OFFST1_INIT 0x0U
/* ADC_OFFST2: OFFSET=0 */
#define ADC_3_OFFST2_INIT 0x0U
/* ADC_OFFST3: OFFSET=0 */
#define ADC_3_OFFST3_INIT 0x0U
/* ADC_OFFST4: OFFSET=0 */
#define ADC_3_OFFST4_INIT 0x0U
/* ADC_OFFST5: OFFSET=0 */
#define ADC_3_OFFST5_INIT 0x0U
/* ADC_OFFST6: OFFSET=0 */
#define ADC_3_OFFST6_INIT 0x0U
/* ADC_OFFST7: OFFSET=0 */
#define ADC_3_OFFST7_INIT 0x0U
/* ADC_OFFST8: OFFSET=2048 */
#define ADC_3_OFFST8_INIT 0x4000U
/* ADC_OFFST9: OFFSET=2048 */
#define ADC_3_OFFST9_INIT 0x4000U
/* ADC_OFFST10: OFFSET=2048 */
#define ADC_3_OFFST10_INIT 0x4000U
/* ADC_OFFST11: OFFSET=2048 */
#define ADC_3_OFFST11_INIT 0x4000U
/* ADC_OFFST12: OFFSET=0 */
#define ADC_3_OFFST12_INIT 0x0U
/* ADC_OFFST13: OFFSET=0 */
#define ADC_3_OFFST13_INIT 0x0U
/* ADC_OFFST14: OFFSET=0 */
#define ADC_3_OFFST14_INIT 0x0U
/* ADC_OFFST15: OFFSET=0 */
#define ADC_3_OFFST15_INIT 0x0U
/* ADC_PWR: PUDELAY=26, APD=0, PD1=0, PD0=0 */
#define ADC_3_PWR_INIT 0x1DA4U
/* ADC_CAL: SEL_VREFH_B=0, SEL_VREFL_B=0, SEL_VREFH_A=0, SEL_VREFL_A=0 */
#define ADC_3_CAL_INIT 0x0U
/* ADC_GC1: GAIN7=0, GAIN6=0, GAIN5=0, GAIN4=0, GAIN3=0, GAIN2=0, GAIN1=0, GAIN0=0 */
#define ADC_3_GC1_INIT 0x0U
/* ADC_GC2: GAIN15=0, GAIN14=0, GAIN13=0, GAIN12=0, GAIN11=0, GAIN10=0, GAIN9=0, GAIN8=0 */
#define ADC_3_GC2_INIT 0x0U
/* ADC_SCTRL: SC=0 */
#define ADC_3_SCTRL_INIT 0x0U
/* ADC_PWR2: DIV1=3 */
#define ADC_3_PWR2_INIT 0x300U
/* ADC_CTRL3: UPDEN_H=0, UPDEN_L=0, DMASRC=0 */
#define ADC_3_CTRL3_INIT 0x0U
/* ADC_SCHLTEN: SCHLTEN=0 */
#define ADC_3_SCHLTEN_INIT 0x0U
/* ADC_ZXCTRL3: ZCE19=0, ZCE18=0, ZCE17=0, ZCE16=0 */
#define ADC_3_ZXCTRL3_INIT 0x0U
/* ADC_CLIST5: SEL_INTERNAL_1=0, SEL_TEMP_1=0, SEL_INTERNAL_0=0, SEL_TEMP_0=0, SAMPLE19=3, SAMPLE18=2, SAMPLE17=1, SAMPLE16=0 */
#define ADC_3_CLIST5_INIT 0xE4U
/* ADC_SDIS2: DS=15 */
#define ADC_3_SDIS2_INIT 0xFFFFU
/* ADC_LOLIM216: LLMT=0 */
#define ADC_3_LOLIM216_INIT 0x0U
/* ADC_LOLIM217: LLMT=0 */
#define ADC_3_LOLIM217_INIT 0x0U
/* ADC_LOLIM218: LLMT=0 */
#define ADC_3_LOLIM218_INIT 0x0U
/* ADC_LOLIM219: LLMT=0 */
#define ADC_3_LOLIM219_INIT 0x0U
/* ADC_HILIM216: HLMT=4095 */
#define ADC_3_HILIM216_INIT 0x7FF8U
/* ADC_HILIM217: HLMT=4095 */
#define ADC_3_HILIM217_INIT 0x7FF8U
/* ADC_HILIM218: HLMT=4095 */
#define ADC_3_HILIM218_INIT 0x7FF8U
/* ADC_HILIM219: HLMT=4095 */
#define ADC_3_HILIM219_INIT 0x7FF8U
/* ADC_OFFST216: OFFSET=0 */
#define ADC_3_OFFST216_INIT 0x0U
/* ADC_OFFST217: OFFSET=0 */
#define ADC_3_OFFST217_INIT 0x0U
/* ADC_OFFST218: OFFSET=0 */
#define ADC_3_OFFST218_INIT 0x0U
/* ADC_OFFST219: OFFSET=0 */
#define ADC_3_OFFST219_INIT 0x0U
/* ADC_GC3: GAIN19=0, GAIN18=0, GAIN17=0, GAIN16=0 */
#define ADC_3_GC3_INIT 0x0U
/* ADC_SCTRL2: SC=0 */
#define ADC_3_SCTRL2_INIT 0x0U
/* ADC_SCHLTEN2: SCHLTEN=0 */
#define ADC_3_SCHLTEN2_INIT 0x0U
/* Definition of peripheral ID */
#define TMRB_3_PERIPHERAL TMRB
/* Definition of the timer channel 0 clock source frequency. */
#define TMRB_3_CHANNEL_0_CLOCK_SOURCE 100000000UL
/* Definition of the timer channel 1 clock source frequency. */
#define TMRB_3_CHANNEL_1_CLOCK_SOURCE 100000000UL
/* Definition of the timer channel 2 clock source frequency. */
#define TMRB_3_CHANNEL_2_CLOCK_SOURCE 100000000UL
/* Definition of the timer enable mask for all channels. */
#define TMRB_3_ENBL_INIT_MASK TMR_ENBL_ENBL_MASK
/* TMRB_COMP10: COMPARISON_1=0 */
#define TMRB_3_COMP10_INIT 0x0U
/* TMRB_COMP20: COMPARISON_2=0 */
#define TMRB_3_COMP20_INIT 0x0U
/* TMRB_LOAD0: LOAD=0 */
#define TMRB_3_LOAD0_INIT 0x0U
/* TMRB_CNTR0: COUNTER=0 */
#define TMRB_3_CNTR0_INIT 0x0U
/* TMRB_CTRL0: CM=3, PCS=8, SCS=0, ONCE=0, LENGTH=0, DIR=0, COINIT=0, OUTMODE=0 */
#define TMRB_3_CTRL0_INIT 0x7000U
/* TMRB_SCTRL0: TCFIE=0, TOFIE=0, IEFIE=0, IPS=0, CAPTURE_MODE=2, MSTR=0, EEOF=0, VAL=0, FORCE=0, OPS=0, OEN=0 */
#define TMRB_3_SCTRL0_INIT 0x80U
/* TMRB_CMPLD10: COMPARATOR_LOAD_1=0 */
#define TMRB_3_CMPLD10_INIT 0x0U
/* TMRB_CMPLD20: COMPARATOR_LOAD_2=0 */
#define TMRB_3_CMPLD20_INIT 0x0U
/* TMRB_CSCTRL0: DBG_EN=0, FAULT=0, ALT_LOAD=0, ROC=1, TCI=0, TCF2EN=0, TCF1EN=0, CL2=0, CL1=0 */
#define TMRB_3_CSCTRL0_INIT 0x800U
/* TMRB_FILT0: FILT_CNT=1, FILT_PER=2 */
#define TMRB_3_FILT0_INIT 0x102U
/* TMRB_DMA0: CMPLD2DE=0, CMPLD1DE=0, IEFDE=0 */
#define TMRB_3_DMA0_INIT 0x0U
/* TMRB_ENBL: ENBL=15 */
#define TMRB_3_ENBL_INIT 0xFU
/* TMRB_COMP11: COMPARISON_1=0 */
#define TMRB_3_COMP11_INIT 0x0U
/* TMRB_COMP21: COMPARISON_2=0 */
#define TMRB_3_COMP21_INIT 0x0U
/* TMRB_LOAD1: LOAD=0 */
#define TMRB_3_LOAD1_INIT 0x0U
/* TMRB_CNTR1: COUNTER=0 */
#define TMRB_3_CNTR1_INIT 0x0U
/* TMRB_CTRL1: CM=3, PCS=8, SCS=1, ONCE=0, LENGTH=0, DIR=0, COINIT=0, OUTMODE=0 */
#define TMRB_3_CTRL1_INIT 0x7080U
/* TMRB_SCTRL1: TCFIE=0, TOFIE=0, IEFIE=0, IPS=0, CAPTURE_MODE=2, MSTR=0, EEOF=0, VAL=0, FORCE=0, OPS=0, OEN=0 */
#define TMRB_3_SCTRL1_INIT 0x80U
/* TMRB_CMPLD11: COMPARATOR_LOAD_1=0 */
#define TMRB_3_CMPLD11_INIT 0x0U
/* TMRB_CMPLD21: COMPARATOR_LOAD_2=0 */
#define TMRB_3_CMPLD21_INIT 0x0U
/* TMRB_CSCTRL1: DBG_EN=0, FAULT=0, ALT_LOAD=0, ROC=1, TCI=0, TCF2EN=0, TCF1EN=0, CL2=0, CL1=0 */
#define TMRB_3_CSCTRL1_INIT 0x800U
/* TMRB_FILT1: FILT_CNT=1, FILT_PER=2 */
#define TMRB_3_FILT1_INIT 0x102U
/* TMRB_DMA1: CMPLD2DE=0, CMPLD1DE=0, IEFDE=0 */
#define TMRB_3_DMA1_INIT 0x0U
/* TMRB_COMP12: COMPARISON_1=0 */
#define TMRB_3_COMP12_INIT 0x0U
/* TMRB_COMP22: COMPARISON_2=0 */
#define TMRB_3_COMP22_INIT 0x0U
/* TMRB_LOAD2: LOAD=0 */
#define TMRB_3_LOAD2_INIT 0x0U
/* TMRB_CNTR2: COUNTER=0 */
#define TMRB_3_CNTR2_INIT 0x0U
/* TMRB_CTRL2: CM=1, PCS=8, SCS=0, ONCE=0, LENGTH=0, DIR=0, COINIT=0, OUTMODE=0 */
#define TMRB_3_CTRL2_INIT 0x3000U
/* TMRB_SCTRL2: TCFIE=0, TOFIE=0, IEFIE=0, IPS=0, CAPTURE_MODE=0, MSTR=0, EEOF=0, VAL=0, FORCE=0, OPS=0, OEN=0 */
#define TMRB_3_SCTRL2_INIT 0x0U
/* TMRB_CMPLD12: COMPARATOR_LOAD_1=0 */
#define TMRB_3_CMPLD12_INIT 0x0U
/* TMRB_CMPLD22: COMPARATOR_LOAD_2=0 */
#define TMRB_3_CMPLD22_INIT 0x0U
/* TMRB_CSCTRL2: DBG_EN=0, FAULT=0, ALT_LOAD=0, ROC=0, TCI=0, TCF2EN=0, TCF1EN=0, CL2=0, CL1=0 */
#define TMRB_3_CSCTRL2_INIT 0x0U
/* TMRB_FILT2: FILT_CNT=0, FILT_PER=0 */
#define TMRB_3_FILT2_INIT 0x0U
/* TMRB_DMA2: CMPLD2DE=0, CMPLD1DE=0, IEFDE=0 */
#define TMRB_3_DMA2_INIT 0x0U
/* TMRB_FILT3: FILT_CNT=0, FILT_PER=0 */
#define TMRB_3_FILT3_INIT 0x0U
/* Common_Config_Peripheral defines for PIT0 */
/* Definition of peripheral ID. */
#define PIT0_3_PERIPHERAL PIT0
/* Definition of the PIT0 clock source frequency in Hertz */
#define PIT0_3_CLK_SOURCE_FREQ_HZ 100000000U
/* Definition of the PIT0 counter clock source frequency in Hertz divided by prescaler */
#define PIT0_3_COUNTER_CLK_SOURCE_FREQ_HZ 100000000U
/* Definition of the PIT0 counter roll-over frequency in Hertz */
#define PIT0_3_ROLLOVER_FREQ_HZ 10001U
/* PIT0_CTRL: SLAVE=0, CLKSEL=0, PRESCALER=0, PRIE=1, CNT_EN=0 */
#define PIT0_3_CTRL_INIT 0x2U
/* PIT0_MOD: MODULO_VALUE=9998 */
#define PIT0_3_MOD_INIT 0x270EU
/* PIT0_3 interrupt vector ID (number). */
#define PIT0_3_IRQN kPIT0_ROLLOVR_VECTORn
/* PIT0_3 interrupt priority register (interrupt priority register/bitfield index). */
#define PIT0_3_IRQ PIT0_ROLLOVR_IRQn
/* PIT0_3 interrupt handler identifier. */
#define PIT0_IRQHANDLER ivINT_PIT0_ROLLOVR
/* Definition of peripheral ID */
#define PWMB_3_PERIPHERAL PWMB
/* Definition of clock source of submodule 1 frequency in Hertz */
#define PWMB_3_SM1_SM_CLK_SOURCE_FREQ_HZ 100000000U
/* Definition of submodule 1 counter clock source frequency in Hertz - PWMB_3_SM1_SM_CLK_SOURCE_FREQ_HZ divided by prescaler */
#define PWMB_3_SM1_COUNTER_CLK_SOURCE_FREQ_HZ 100000000U
/* PWMB_3 interrupt vector ID (number). */
#define PWMB_3_COMPARE_1_IRQN keFlexPWMB_CMP1_VECTORn
/* PWMB_3 interrupt priority register (interrupt priority register/bitfield index). */
#define PWMB_3_COMPARE_1_IRQ eFlexPWMB_CMP1_IRQn
/* PWMB_3 interrupt handler identifier. */
#define DCDC_Ctrl_ISR ivINT_eFlexPWMB_CMP1
/* PWMB_SM1INIT: INIT=0 */
#define PWMB_3_SM1INIT_INIT 0x0U
/* PWMB_SM1CTRL2: DBGEN=0, WAITEN=0, INDEP=0, PWM23_INIT=0, PWM45_INIT=0, PWMX_INIT=0, INIT_SEL=0, FRCEN=0, FORCE_SEL=0, RELOAD_SEL=0, CLK_SEL=0 */
#define PWMB_3_SM1CTRL2_INIT 0x0U
/* PWMB_SM1CTRL: LDFQ=0, HALF=0, FULL=1, COMPMODE=0, PRSC=0, SPLIT=0, LDMOD=0, DBLX=0, DBLEN=0 */
#define PWMB_3_SM1CTRL_INIT 0x400U
/* PWMB_SM1VAL0: VAL0=0 */
#define PWMB_3_SM1VAL0_INIT 0x0U
/* PWMB_SM1FRACVAL1: FRACVAL1=0 */
#define PWMB_3_SM1FRACVAL1_INIT 0x0U
/* PWMB_SM1VAL1: VAL1=999 */
#define PWMB_3_SM1VAL1_INIT 0x3E7U
/* PWMB_SM1FRACVAL2: FRACVAL2=0 */
#define PWMB_3_SM1FRACVAL2_INIT 0x0U
/* PWMB_SM1VAL2: VAL2=0 */
#define PWMB_3_SM1VAL2_INIT 0x0U
/* PWMB_SM1FRACVAL3: FRACVAL3=0 */
#define PWMB_3_SM1FRACVAL3_INIT 0x0U
/* PWMB_SM1VAL3: VAL3=0 */
#define PWMB_3_SM1VAL3_INIT 0x0U
/* PWMB_SM1FRACVAL4: FRACVAL4=0 */
#define PWMB_3_SM1FRACVAL4_INIT 0x0U
/* PWMB_SM1VAL4: VAL4=0 */
#define PWMB_3_SM1VAL4_INIT 0x0U
/* PWMB_SM1FRACVAL5: FRACVAL5=0 */
#define PWMB_3_SM1FRACVAL5_INIT 0x0U
/* PWMB_SM1VAL5: VAL5=0 */
#define PWMB_3_SM1VAL5_INIT 0x0U
/* PWMB_SM1FRCTRL: FRAC_PU=0, FRAC45_EN=0, FRAC23_EN=0, FRAC1_EN=0 */
#define PWMB_3_SM1FRCTRL_INIT 0x0U
/* PWMB_SM1STS: REF=0, RF=0, CFA1=0, CFA0=0, CFB1=0, CFB0=0, CFX1=0, CFX0=0, CMPF=0 */
#define PWMB_3_SM1STS_INIT 0x0U
/* PWMB_SM1INTEN: REIE=0, RIE=0, CA1IE=0, CA0IE=0, CB1IE=0, CB0IE=0, CX1IE=0, CX0IE=0, CMPIE=1 */
#define PWMB_3_SM1INTEN_INIT 0x1U
/* PWMB_SM1TCTRL: PWAOT0=0, PWBOT1=0, TRGFRQ=0, OUT_TRIG_EN=0 */
#define PWMB_3_SM1TCTRL_INIT 0x0U
/* PWMB_SM1DTCNT0: DTCNT0=2047 */
#define PWMB_3_SM1DTCNT0_INIT 0x7FFU
/* PWMB_SM1DTCNT1: DTCNT1=2047 */
#define PWMB_3_SM1DTCNT1_INIT 0x7FFU
/* PWMB_OUTEN: PWMA_EN=0, PWMB_EN=0, PWMX_EN=0 */
#define PWMB_3_OUTEN_INIT 0x0U
/* PWMB_MASK: UPDATE_MASK=0, MASKA=0, MASKB=0, MASKX=0 */
#define PWMB_3_MASK_INIT 0x0U
/* PWMB_SWCOUT: SM1OUT23=0, SM1OUT45=0 */
#define PWMB_3_SWCOUT_INIT 0x0U
/* PWMB_DTSRCSEL: SM1SEL23=0, SM1SEL45=0 */
#define PWMB_3_DTSRCSEL_INIT 0x0U
/* PWMB_MCTRL: IPOL=0, RUN=0, LDOK=0 */
#define PWMB_3_MCTRL_INIT 0x0U
/* PWMB_MCTRL2: MONPLL=0 */
#define PWMB_3_MCTRL2_INIT 0x0U
/* PWMB_FCTRL0: FLVL=0, FAUTO=0, FSAFE=0, FIE=0 */
#define PWMB_3_FCTRL0_INIT 0x0U
/* PWMB_FSTS0: FHALF=0, FFULL=0 */
#define PWMB_3_FSTS0_INIT 0x0U
/* PWMB_FFILT0: GSTR=0, FILT_CNT=0, FILT_PER=0 */
#define PWMB_3_FFILT0_INIT 0x0U
/* PWMB_FTST0: FTEST=0 */
#define PWMB_3_FTST0_INIT 0x0U
/* PWMB_FCTRL20: NOCOMB=0 */
#define PWMB_3_FCTRL20_INIT 0x0U
/* PWMB_FCTRL1: FLVL=0, FAUTO=0, FSAFE=0, FIE=0 */
#define PWMB_3_FCTRL1_INIT 0x0U
/* PWMB_FSTS1: FHALF=0, FFULL=0 */
#define PWMB_3_FSTS1_INIT 0x0U
/* PWMB_FFILT1: GSTR=0, FILT_CNT=0, FILT_PER=0 */
#define PWMB_3_FFILT1_INIT 0x0U
/* PWMB_FTST1: FTEST=0 */
#define PWMB_3_FTST1_INIT 0x0U
/* PWMB_FCTRL21: NOCOMB=0 */
#define PWMB_3_FCTRL21_INIT 0x0U
/* OUTEN register mask */
#define PWMB_3_OUTEN_INIT_MASK 0x222U
/* MASK register mask */
#define PWMB_3_MASK_INIT_MASK 0x2222U
/* SWCOUT register mask */
#define PWMB_3_SWCOUT_INIT_MASK 0xCU
/* DTSRCSEL register mask */
#define PWMB_3_DTSRCSEL_INIT_MASK 0xF0U
/* MCTRL register mask */
#define PWMB_3_MCTRL_INIT_MASK 0x2222U
/* Gives information whether SM0 fractional block is available */
#define PWMB_3_SM0_FRACTIONAL_BLOCK_AVAILABLE 
/* Gives information whether SM1 fractional block is available */
#define PWMB_3_SM1_FRACTIONAL_BLOCK_AVAILABLE 
/* Gives information whether SM2 fractional block is available */
#define PWMB_3_SM2_FRACTIONAL_BLOCK_AVAILABLE 
/* Gives information whether SM3 fractional block is available */
#define PWMB_3_SM3_FRACTIONAL_BLOCK_AVAILABLE 

/* FreeMASTER_2_Recorder_0's buffer size definition */
#define FREEMASTER_2_REC_0_SIZE 4096
/* Definition of peripheral ID */
#define FREEMASTER_2_SERIAL_PERIPHERAL QSCI1
/* Definition of the clock source frequency */
#define FREEMASTER_2_SERIAL_PERIPHERAL_CLK_FREQ 100000000UL

/***********************************************************************************************************************
 * Global variables
 **********************************************************************************************************************/
/* Recorder0 configuration */
extern FMSTR_U8 FreeMASTER_2_RecBuffer0[FREEMASTER_2_REC_0_SIZE];

/***********************************************************************************************************************
 * Initialization functions
 **********************************************************************************************************************/

void BCM_Config_Peripheral(void);

void BDM_Config_Peripheral(void);

void Common_Config_Peripheral(void);

/***********************************************************************************************************************
 * BOARD_InitBootPeripherals function
 **********************************************************************************************************************/
void BOARD_InitBootPeripherals(void);

#if defined(__cplusplus)
}
#endif

#endif /* _PERIPHERALS_H_ */
