demo_number_capture_4bit_0_0.v,verilog,xil_defaultlib,../../../bd/demo/ip/demo_number_capture_4bit_0_0/sim/demo_number_capture_4bit_0_0.v,incdir="../../../../HexadecimalEditor.srcs/sources_1/bd/demo/ipshared/8b3d"incdir="../../../../HexadecimalEditor.srcs/sources_1/bd/demo/ipshared/8b3d"
demo_AsciiCharsMem_0_0.v,verilog,xil_defaultlib,../../../bd/demo/ip/demo_AsciiCharsMem_0_0/sim/demo_AsciiCharsMem_0_0.v,incdir="../../../../HexadecimalEditor.srcs/sources_1/bd/demo/ipshared/8b3d"incdir="../../../../HexadecimalEditor.srcs/sources_1/bd/demo/ipshared/8b3d"
demo_VGA_timings_0_0.v,verilog,xil_defaultlib,../../../bd/demo/ip/demo_VGA_timings_0_0/sim/demo_VGA_timings_0_0.v,incdir="../../../../HexadecimalEditor.srcs/sources_1/bd/demo/ipshared/8b3d"incdir="../../../../HexadecimalEditor.srcs/sources_1/bd/demo/ipshared/8b3d"
demo_VGA_pattern_0_0.v,verilog,xil_defaultlib,../../../bd/demo/ip/demo_VGA_pattern_0_0/sim/demo_VGA_pattern_0_0.v,incdir="../../../../HexadecimalEditor.srcs/sources_1/bd/demo/ipshared/8b3d"incdir="../../../../HexadecimalEditor.srcs/sources_1/bd/demo/ipshared/8b3d"
demo_ScreenBufferMem_0_0.v,verilog,xil_defaultlib,../../../bd/demo/ip/demo_ScreenBufferMem_0_0/sim/demo_ScreenBufferMem_0_0.v,incdir="../../../../HexadecimalEditor.srcs/sources_1/bd/demo/ipshared/8b3d"incdir="../../../../HexadecimalEditor.srcs/sources_1/bd/demo/ipshared/8b3d"
demo_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/demo/ip/demo_clk_wiz_0_0/demo_clk_wiz_0_0_clk_wiz.v,incdir="../../../../HexadecimalEditor.srcs/sources_1/bd/demo/ipshared/8b3d"incdir="../../../../HexadecimalEditor.srcs/sources_1/bd/demo/ipshared/8b3d"
demo_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/demo/ip/demo_clk_wiz_0_0/demo_clk_wiz_0_0.v,incdir="../../../../HexadecimalEditor.srcs/sources_1/bd/demo/ipshared/8b3d"incdir="../../../../HexadecimalEditor.srcs/sources_1/bd/demo/ipshared/8b3d"
demo_Debounce_Switch_0_0.v,verilog,xil_defaultlib,../../../bd/demo/ip/demo_Debounce_Switch_0_0/sim/demo_Debounce_Switch_0_0.v,incdir="../../../../HexadecimalEditor.srcs/sources_1/bd/demo/ipshared/8b3d"incdir="../../../../HexadecimalEditor.srcs/sources_1/bd/demo/ipshared/8b3d"
demo_Debounce_Switch_1_0.v,verilog,xil_defaultlib,../../../bd/demo/ip/demo_Debounce_Switch_1_0/sim/demo_Debounce_Switch_1_0.v,incdir="../../../../HexadecimalEditor.srcs/sources_1/bd/demo/ipshared/8b3d"incdir="../../../../HexadecimalEditor.srcs/sources_1/bd/demo/ipshared/8b3d"
demo_Debounce_Switch_2_0.v,verilog,xil_defaultlib,../../../bd/demo/ip/demo_Debounce_Switch_2_0/sim/demo_Debounce_Switch_2_0.v,incdir="../../../../HexadecimalEditor.srcs/sources_1/bd/demo/ipshared/8b3d"incdir="../../../../HexadecimalEditor.srcs/sources_1/bd/demo/ipshared/8b3d"
demo.v,verilog,xil_defaultlib,../../../bd/demo/sim/demo.v,incdir="../../../../HexadecimalEditor.srcs/sources_1/bd/demo/ipshared/8b3d"incdir="../../../../HexadecimalEditor.srcs/sources_1/bd/demo/ipshared/8b3d"
glbl.v,Verilog,xil_defaultlib,glbl.v
