// Seed: 490081208
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input  wire id_0,
    output wire id_1,
    input  tri0 id_2
);
  supply0 id_4;
  always id_1 = 1;
  parameter id_5 = -1'd0;
  assign id_4 = id_2 || -1;
  tri1 \id_6 ;
  wand id_7 = -1;
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_5,
      \id_6 ,
      id_7,
      id_4
  );
  assign id_5  = 1;
  assign \id_6 = id_0 - 1;
  wire id_9, id_10 = 1;
endmodule
