//----------------------------------------------------------------------------//
// Generated by LegUp High-Level Synthesis Tool Version 4.0 (http://legup.org)
// Compiled: Sun Jul 26 12:56:54 2015
// University of Toronto
// For research and academic purposes only. Commercial use is prohibited.
// Please send bugs to: legup@eecg.toronto.edu
// Date: Sun Jun 23 14:53:11 2019
//----------------------------------------------------------------------------//

`define MEMORY_CONTROLLER_ADDR_SIZE 32
`define MEMORY_CONTROLLER_DATA_SIZE 64
// Number of RAM elements: 8
`define MEMORY_CONTROLLER_TAG_SIZE 9
// @inRdbfr = internal constant [2048 x i8] c"\00hx0H \A0\C0\C0@8\F8\F8X\88\E0\C8\D0\B0H`(\B8\A0  x\A8@ H\B8\D8\F0\00\D8\C0@p0\A0\98(\B0  \F8\C8h\18\D8\F0\80\B0H\E8\F0\B80x0\C0@\A8\A0\80\A0\A0\E8\D0hx\E8...
`define TAG_g_inRdbfr `MEMORY_CONTROLLER_TAG_SIZE'd2
`define TAG_g_inRdbfr_a {`TAG_g_inRdbfr, 23'd0}
// @ld_Bfr = internal unnamed_addr global i32 0, align 4
`define TAG_g_ld_Bfr `MEMORY_CONTROLLER_TAG_SIZE'd4
`define TAG_g_ld_Bfr_a {`TAG_g_ld_Bfr, 23'd4}
// @ld_Incnt = internal unnamed_addr global i32 0, align 4
`define TAG_g_ld_Incnt `MEMORY_CONTROLLER_TAG_SIZE'd4
`define TAG_g_ld_Incnt_a {`TAG_g_ld_Incnt, 23'd8}
// @ld_Rdbfr = internal global [2048 x i8] zeroinitializer, align 1
`define TAG_g_ld_Rdbfr `MEMORY_CONTROLLER_TAG_SIZE'd3
`define TAG_g_ld_Rdbfr_a {`TAG_g_ld_Rdbfr, 23'd0}
// @ld_Rdptr = internal unnamed_addr global i8* null, align 4
`define TAG_g_ld_Rdptr `MEMORY_CONTROLLER_TAG_SIZE'd4
`define TAG_g_ld_Rdptr_a {`TAG_g_ld_Rdptr, 23'd0}

// Turn off warning 'ignoring unsupported system task'
// altera message_off 10175

`timescale 1 ns / 1 ns
module top
	(
		clk,
		reset,
		start,
		finish,
		waitrequest,
		return_val
	);
input clk;
input reset;
input start;
output wire finish;
input waitrequest;
output wire [31:0] return_val;
wire memory_controller_waitrequest;
wire memory_controller_enable_a;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
wire memory_controller_write_enable_a;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_a;
wire [1:0] memory_controller_size_a;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_a;

wire memory_controller_enable_b;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
wire memory_controller_write_enable_b;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_b;
wire [1:0] memory_controller_size_b;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_b;

/* synthesis translate_off */
assign memory_controller_waitrequest = waitrequest;
/* synthesis translate_on */

memory_controller memory_controller_inst (
	.clk( clk ),
	.memory_controller_enable_a( memory_controller_enable_a ),
	.memory_controller_enable_b( memory_controller_enable_b ),
	.memory_controller_address_a( memory_controller_address_a ),
	.memory_controller_address_b( memory_controller_address_b ),
	.memory_controller_write_enable_a( memory_controller_write_enable_a ),
	.memory_controller_write_enable_b( memory_controller_write_enable_b ),
	.memory_controller_in_a( memory_controller_in_a ),
	.memory_controller_in_b( memory_controller_in_b ),
	.memory_controller_size_a( memory_controller_size_a ),
	.memory_controller_size_b( memory_controller_size_b ),
	.memory_controller_waitrequest( memory_controller_waitrequest ),
	.memory_controller_out_reg_a( memory_controller_out_a ),
	.memory_controller_out_reg_b( memory_controller_out_b )
);

main main_inst(
	.clk( clk ),
	.clk2x( clk2x ),
	.clk1x_follower( clk1x_follower ),
	.reset( reset ),
	.start( start ),
	.finish( finish ),
	.return_val( return_val ),
	.memory_controller_waitrequest(memory_controller_waitrequest),
	.memory_controller_enable_a(memory_controller_enable_a),
	.memory_controller_address_a(memory_controller_address_a),
	.memory_controller_write_enable_a(memory_controller_write_enable_a),
	.memory_controller_in_a(memory_controller_in_a),
	.memory_controller_size_a(memory_controller_size_a),
	.memory_controller_out_a(memory_controller_out_a),
	.memory_controller_enable_b(memory_controller_enable_b),
	.memory_controller_address_b(memory_controller_address_b),
	.memory_controller_write_enable_b(memory_controller_write_enable_b),
	.memory_controller_in_b(memory_controller_in_b),
	.memory_controller_size_b(memory_controller_size_b),
	.memory_controller_out_b(memory_controller_out_b)
);

endmodule

`timescale 1 ns / 1 ns
module memory_controller
(
	clk,
	memory_controller_address_a,
	memory_controller_address_b,
	memory_controller_enable_a,
	memory_controller_enable_b,
	memory_controller_write_enable_a,
	memory_controller_write_enable_b,
	memory_controller_in_a,
	memory_controller_in_b,
	memory_controller_size_a,
	memory_controller_size_b,
	memory_controller_waitrequest,
	memory_controller_out_reg_a,
	memory_controller_out_reg_b
);

parameter latency = 2;

parameter ram_latency = latency-1;

integer j;

input clk;
input memory_controller_waitrequest;
input [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
input memory_controller_enable_a;
input memory_controller_write_enable_a;
input [64-1:0] memory_controller_in_a;
input [1:0] memory_controller_size_a;
output reg [64-1:0] memory_controller_out_reg_a;
reg [64-1:0] memory_controller_out_prev_a;
reg [64-1:0] memory_controller_out_a;

reg memory_controller_enable_reg_a;
input [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
input memory_controller_enable_b;
input memory_controller_write_enable_b;
input [64-1:0] memory_controller_in_b;
input [1:0] memory_controller_size_b;
output reg [64-1:0] memory_controller_out_reg_b;
reg [64-1:0] memory_controller_out_prev_b;
reg [64-1:0] memory_controller_out_b;

reg memory_controller_enable_reg_b;

reg [10:0] rom_8_address_a;
reg [10:0] rom_8_address_b;
reg rom_8_write_enable_a;
reg rom_8_write_enable_b;
reg [7:0] rom_8_in_a;
reg [7:0] rom_8_in_b;
wire [7:0] rom_8_out_a;
wire [7:0] rom_8_out_b;

// @inRdbfr = internal constant [2048 x i8] c"\00hx0H \A0\C0\C0@8\F8\F8X\88\E0\C8\D0\B0H`(\B8\A0  x\A8@ H\B8\D8\F0\00\D8\C0@p0\A0\98(\B0  \F8\C8h\18\D8\F0\80\B0H\E8\F0\B80x0\C0@\A8\A0\80\A0\A0\E8\D0hx\E8...
rom_dual_port rom_8 (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( rom_8_address_a ),
	.address_b( rom_8_address_b ),
	.q_a( rom_8_out_a ),
	.q_b( rom_8_out_b)
);
defparam rom_8.width_a = 8;
defparam rom_8.width_b = 8;
defparam rom_8.widthad_a = 11;
defparam rom_8.widthad_b = 11;
defparam rom_8.numwords_a = 2048;
defparam rom_8.numwords_b = 2048;
defparam rom_8.latency = ram_latency;
defparam rom_8.init_file = "rom_8.mif";

reg [10:0] ram_8_address_a;
reg [10:0] ram_8_address_b;
reg ram_8_write_enable_a;
reg ram_8_write_enable_b;
reg [7:0] ram_8_in_a;
reg [7:0] ram_8_in_b;
wire [7:0] ram_8_out_a;
wire [7:0] ram_8_out_b;

// @ld_Rdbfr = internal global [2048 x i8] zeroinitializer, align 1
ram_dual_port ram_8 (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( ram_8_address_a ),
	.address_b( ram_8_address_b ),
	.wren_a( ram_8_write_enable_a ),
	.wren_b( ram_8_write_enable_b ),
	.data_a( ram_8_in_a ),
	.data_b( ram_8_in_b ),
	.byteena_a( 1'b1 ),
	.byteena_b( 1'b1 ),
	.q_a( ram_8_out_a ),
	.q_b( ram_8_out_b)
);
defparam ram_8.width_a = 8;
defparam ram_8.width_b = 8;
defparam ram_8.widthad_a = 11;
defparam ram_8.widthad_b = 11;
defparam ram_8.width_be_a = 1;
defparam ram_8.width_be_b = 1;
defparam ram_8.numwords_a = 2048;
defparam ram_8.numwords_b = 2048;
defparam ram_8.latency = ram_latency;
defparam ram_8.init_file = "ram_8.mif";

reg [1:0] ram_32_address_a;
reg [1:0] ram_32_address_b;
reg ram_32_write_enable_a;
reg ram_32_write_enable_b;
reg [31:0] ram_32_in_a;
reg [31:0] ram_32_in_b;
wire [31:0] ram_32_out_a;
wire [31:0] ram_32_out_b;

// @ld_Rdptr = internal unnamed_addr global i8* null, align 4
ram_dual_port ram_32 (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( ram_32_address_a ),
	.address_b( ram_32_address_b ),
	.wren_a( ram_32_write_enable_a ),
	.wren_b( ram_32_write_enable_b ),
	.data_a( ram_32_in_a ),
	.data_b( ram_32_in_b ),
	.byteena_a( 1'b1 ),
	.byteena_b( 1'b1 ),
	.q_a( ram_32_out_a ),
	.q_b( ram_32_out_b)
);
defparam ram_32.width_a = 32;
defparam ram_32.width_b = 32;
defparam ram_32.widthad_a = 2;
defparam ram_32.widthad_b = 2;
defparam ram_32.width_be_a = 1;
defparam ram_32.width_be_b = 1;
defparam ram_32.numwords_a = 3;
defparam ram_32.numwords_b = 3;
defparam ram_32.latency = ram_latency;
defparam ram_32.init_file = "ram_32.mif";
wire [`MEMORY_CONTROLLER_TAG_SIZE-1:0] tag_a;
assign tag_a = memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:`MEMORY_CONTROLLER_ADDR_SIZE-`MEMORY_CONTROLLER_TAG_SIZE];
always @(*)
if (memory_controller_enable_a & (tag_a == 0))
begin
   $display("Error: Null pointer exception! Are you trying to read from a local ram? Use: 'set_memory_global <ram_name>' To debug this error try: 'set_parameter PRINT_STATES 1'");
   $finish;
end
reg [2:0] prevAddr_a;
reg [1:0] prevSize_a;
reg [2:0] prevSize_a_and;

always @(posedge clk)
if (!memory_controller_waitrequest)
begin
	prevAddr_a <= memory_controller_address_a[2:0];
	prevSize_a <= memory_controller_size_a;
end
wire [`MEMORY_CONTROLLER_TAG_SIZE-1:0] tag_b;
assign tag_b = memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:`MEMORY_CONTROLLER_ADDR_SIZE-`MEMORY_CONTROLLER_TAG_SIZE];
always @(*)
if (memory_controller_enable_b & (tag_b == 0))
begin
   $display("Error: Null pointer exception! Are you trying to read from a local ram? Use: 'set_memory_global <ram_name>' To debug this error try: 'set_parameter PRINT_STATES 1'");
   $finish;
end
reg [2:0] prevAddr_b;
reg [1:0] prevSize_b;
reg [2:0] prevSize_b_and;

always @(posedge clk)
if (!memory_controller_waitrequest)
begin
	prevAddr_b <= memory_controller_address_b[2:0];
	prevSize_b <= memory_controller_size_b;
end

reg [2:0] select_not_struct_a;

wire select_rom_8_a;
assign select_rom_8_a = (tag_a == 2);
reg [ram_latency:0] select_rom_8_reg_a;
wire [7:0] memory_controller_rom_8_out_a;
assign memory_controller_rom_8_out_a = {8{ select_rom_8_reg_a[ram_latency]}} & rom_8_out_a;

wire select_ram_8_a;
assign select_ram_8_a = (tag_a == 3);
reg [ram_latency:0] select_ram_8_reg_a;
wire [7:0] memory_controller_ram_8_out_a;
assign memory_controller_ram_8_out_a = {8{ select_ram_8_reg_a[ram_latency]}} & ram_8_out_a;

wire select_ram_32_a;
assign select_ram_32_a = (tag_a == 4);
reg [ram_latency:0] select_ram_32_reg_a;
wire [31:0] memory_controller_ram_32_out_a;
assign memory_controller_ram_32_out_a = {32{ select_ram_32_reg_a[ram_latency]}} & ram_32_out_a;

always @(*)
begin
	rom_8_address_a = memory_controller_address_a [11-1+0:0] & {11{select_rom_8_a}};
	rom_8_write_enable_a = memory_controller_write_enable_a & select_rom_8_a;
	rom_8_in_a [8-1:0] = memory_controller_in_a[8-1:0];

	ram_8_address_a = memory_controller_address_a [11-1+0:0] & {11{select_ram_8_a}};
	ram_8_write_enable_a = memory_controller_write_enable_a & select_ram_8_a;
	ram_8_in_a [8-1:0] = memory_controller_in_a[8-1:0];

	ram_32_address_a = memory_controller_address_a [2-1+2:2] & {2{select_ram_32_a}};
	ram_32_write_enable_a = memory_controller_write_enable_a & select_ram_32_a;
	ram_32_in_a [32-1:0] = memory_controller_in_a[32-1:0];

end
always @(*)
begin
	select_not_struct_a [2:0] = 3'b0 | {2{select_ram_32_reg_a[ram_latency]}};
	if (prevAddr_a[2:0] & select_not_struct_a[2:0] != 0 && memory_controller_enable_a)
	begin
		$display("Error: memory address not aligned to ram word size!");
		$finish;
	end

	prevSize_a_and[0] = prevSize_a[1] | prevSize_a[0];
	prevSize_a_and[1] = prevSize_a[1];
	prevSize_a_and[2] = prevSize_a[1] & prevSize_a[0];
	if ((prevAddr_a & prevSize_a_and) != 0 && memory_controller_enable_a)
	begin
		$display("Error: memory address not aligned to ram word size!");
		$finish;
	end
	memory_controller_out_prev_a = memory_controller_out_reg_a & { 64{!memory_controller_enable_reg_a}};
	memory_controller_out_a = 1'b0 | memory_controller_out_prev_a | memory_controller_rom_8_out_a | memory_controller_ram_8_out_a | memory_controller_ram_32_out_a;
end

always @(posedge clk)
if (!memory_controller_waitrequest)
begin
memory_controller_out_reg_a <= memory_controller_out_a;
memory_controller_enable_reg_a <= memory_controller_enable_a;
end

always @(posedge clk)
if (!memory_controller_waitrequest)
for (j = 0; j < ram_latency; j=j+1)
begin
select_rom_8_reg_a[j+1] <= select_rom_8_reg_a[j];
select_ram_8_reg_a[j+1] <= select_ram_8_reg_a[j];
select_ram_32_reg_a[j+1] <= select_ram_32_reg_a[j];
select_ram_32_reg_a[j+1] <= select_ram_32_reg_a[j];
select_ram_32_reg_a[j+1] <= select_ram_32_reg_a[j];
end
always @(*)
begin
select_rom_8_reg_a[0] <= select_rom_8_a;
select_ram_8_reg_a[0] <= select_ram_8_a;
select_ram_32_reg_a[0] <= select_ram_32_a;
select_ram_32_reg_a[0] <= select_ram_32_a;
select_ram_32_reg_a[0] <= select_ram_32_a;
end

reg [2:0] select_not_struct_b;

wire select_rom_8_b;
assign select_rom_8_b = (tag_b == 2);
reg [ram_latency:0] select_rom_8_reg_b;
wire [7:0] memory_controller_rom_8_out_b;
assign memory_controller_rom_8_out_b = {8{ select_rom_8_reg_b[ram_latency]}} & rom_8_out_b;

wire select_ram_8_b;
assign select_ram_8_b = (tag_b == 3);
reg [ram_latency:0] select_ram_8_reg_b;
wire [7:0] memory_controller_ram_8_out_b;
assign memory_controller_ram_8_out_b = {8{ select_ram_8_reg_b[ram_latency]}} & ram_8_out_b;

wire select_ram_32_b;
assign select_ram_32_b = (tag_b == 4);
reg [ram_latency:0] select_ram_32_reg_b;
wire [31:0] memory_controller_ram_32_out_b;
assign memory_controller_ram_32_out_b = {32{ select_ram_32_reg_b[ram_latency]}} & ram_32_out_b;

always @(*)
begin
	rom_8_address_b = memory_controller_address_b [11-1+0:0] & {11{select_rom_8_b}};
	rom_8_write_enable_b = memory_controller_write_enable_b & select_rom_8_b;
	rom_8_in_b [8-1:0] = memory_controller_in_b[8-1:0];

	ram_8_address_b = memory_controller_address_b [11-1+0:0] & {11{select_ram_8_b}};
	ram_8_write_enable_b = memory_controller_write_enable_b & select_ram_8_b;
	ram_8_in_b [8-1:0] = memory_controller_in_b[8-1:0];

	ram_32_address_b = memory_controller_address_b [2-1+2:2] & {2{select_ram_32_b}};
	ram_32_write_enable_b = memory_controller_write_enable_b & select_ram_32_b;
	ram_32_in_b [32-1:0] = memory_controller_in_b[32-1:0];

end
always @(*)
begin
	select_not_struct_b [2:0] = 3'b0 | {2{select_ram_32_reg_b[ram_latency]}};
	if (prevAddr_b[2:0] & select_not_struct_b[2:0] != 0 && memory_controller_enable_b)
	begin
		$display("Error: memory address not aligned to ram word size!");
		$finish;
	end

	prevSize_b_and[0] = prevSize_b[1] | prevSize_b[0];
	prevSize_b_and[1] = prevSize_b[1];
	prevSize_b_and[2] = prevSize_b[1] & prevSize_b[0];
	if ((prevAddr_b & prevSize_b_and) != 0 && memory_controller_enable_b)
	begin
		$display("Error: memory address not aligned to ram word size!");
		$finish;
	end
	memory_controller_out_prev_b = memory_controller_out_reg_b & { 64{!memory_controller_enable_reg_b}};
	memory_controller_out_b = 1'b0 | memory_controller_out_prev_b | memory_controller_rom_8_out_b | memory_controller_ram_8_out_b | memory_controller_ram_32_out_b;
end

always @(posedge clk)
if (!memory_controller_waitrequest)
begin
memory_controller_out_reg_b <= memory_controller_out_b;
memory_controller_enable_reg_b <= memory_controller_enable_b;
end

always @(posedge clk)
if (!memory_controller_waitrequest)
for (j = 0; j < ram_latency; j=j+1)
begin
select_rom_8_reg_b[j+1] <= select_rom_8_reg_b[j];
select_ram_8_reg_b[j+1] <= select_ram_8_reg_b[j];
select_ram_32_reg_b[j+1] <= select_ram_32_reg_b[j];
select_ram_32_reg_b[j+1] <= select_ram_32_reg_b[j];
select_ram_32_reg_b[j+1] <= select_ram_32_reg_b[j];
end
always @(*)
begin
select_rom_8_reg_b[0] <= select_rom_8_b;
select_ram_8_reg_b[0] <= select_ram_8_b;
select_ram_32_reg_b[0] <= select_ram_32_b;
select_ram_32_reg_b[0] <= select_ram_32_b;
select_ram_32_reg_b[0] <= select_ram_32_b;
end

endmodule 

`timescale 1 ns / 1 ns
module main
(
	clk,
	clk2x,
	clk1x_follower,
	reset,
	start,
	finish,
	memory_controller_waitrequest,
	memory_controller_enable_a,
	memory_controller_address_a,
	memory_controller_write_enable_a,
	memory_controller_in_a,
	memory_controller_size_a,
	memory_controller_out_a,
	memory_controller_enable_b,
	memory_controller_address_b,
	memory_controller_write_enable_b,
	memory_controller_in_b,
	memory_controller_size_b,
	memory_controller_out_b,
	return_val
);

parameter [6:0] LEGUP_0 = 7'd0;
parameter [6:0] LEGUP_F_main_BB__0_1 = 7'd1;
parameter [6:0] LEGUP_F_main_BB__0_2 = 7'd2;
parameter [6:0] LEGUP_F_main_BB__0_3 = 7'd3;
parameter [6:0] LEGUP_F_main_BB_lrphiiii_4 = 7'd4;
parameter [6:0] LEGUP_F_main_BB_lrphiiii_5 = 7'd5;
parameter [6:0] LEGUP_F_main_BB_lrphiiii_6 = 7'd6;
parameter [6:0] LEGUP_F_main_BB_lrphiiii_7 = 7'd7;
parameter [6:0] LEGUP_F_main_BB_Get_Bitsexiti_8 = 7'd8;
parameter [6:0] LEGUP_F_main_BB_Get_Bitsexiti_9 = 7'd9;
parameter [6:0] LEGUP_F_main_BB_Get_Bitsexiti_10 = 7'd10;
parameter [6:0] LEGUP_F_main_BB_Get_Bitsexiti_11 = 7'd11;
parameter [6:0] LEGUP_F_main_BB_Get_Bitsexiti_12 = 7'd12;
parameter [6:0] LEGUP_F_main_BB_Get_Bitsexiti_14 = 7'd14;
parameter [6:0] LEGUP_F_main_BB__12_15 = 7'd15;
parameter [6:0] LEGUP_F_main_BB__12_16 = 7'd16;
parameter [6:0] LEGUP_F_main_BB__12_17 = 7'd17;
parameter [6:0] LEGUP_F_main_BB__12_18 = 7'd18;
parameter [6:0] LEGUP_F_main_BB__18_19 = 7'd19;
parameter [6:0] LEGUP_F_main_BB__18_20 = 7'd20;
parameter [6:0] LEGUP_F_main_BB__18_21 = 7'd21;
parameter [6:0] LEGUP_F_main_BB_preheader1iiiipreheader_22 = 7'd22;
parameter [6:0] LEGUP_F_main_BB_preheader1iiii_23 = 7'd23;
parameter [6:0] LEGUP_F_main_BB_lrphiiiiiipreheader_24 = 7'd24;
parameter [6:0] LEGUP_F_main_BB_lrphiiiiii_25 = 7'd25;
parameter [6:0] LEGUP_F_main_BB_lrphiiiiii_26 = 7'd26;
parameter [6:0] LEGUP_F_main_BB_lrphiiiiii_27 = 7'd27;
parameter [6:0] LEGUP_F_main_BB_lrphiiiiii_28 = 7'd28;
parameter [6:0] LEGUP_F_main_BB_Fill_Bufferexitiiiiloopexit_29 = 7'd29;
parameter [6:0] LEGUP_F_main_BB_Fill_Bufferexitiiii_30 = 7'd30;
parameter [6:0] LEGUP_F_main_BB_loopexitiiii_31 = 7'd31;
parameter [6:0] LEGUP_F_main_BB_loopexitiiii_32 = 7'd32;
parameter [6:0] LEGUP_F_main_BB_loopexitiiii_33 = 7'd33;
parameter [6:0] LEGUP_F_main_BB_loopexit2iloopexitiii_34 = 7'd34;
parameter [6:0] LEGUP_F_main_BB_loopexit2iloopexitiii_35 = 7'd35;
parameter [6:0] LEGUP_F_main_BB_loopexit2iiii_36 = 7'd36;
parameter [6:0] LEGUP_F_main_BB_loopexit2iiii_37 = 7'd37;
parameter [6:0] LEGUP_F_main_BB_Get_Bitsexitii_38 = 7'd38;
parameter [6:0] LEGUP_F_main_BB__40_39 = 7'd39;
parameter [6:0] LEGUP_F_main_BB__45_40 = 7'd40;
parameter [6:0] LEGUP_F_main_BB__47_41 = 7'd41;
parameter [6:0] LEGUP_F_main_BB__52_42 = 7'd42;
parameter [6:0] LEGUP_F_main_BB__54_43 = 7'd43;
parameter [6:0] LEGUP_F_main_BB_decode_motion_vectorexitii_44 = 7'd44;
parameter [6:0] LEGUP_F_main_BB_decode_motion_vectorexitii_46 = 7'd46;
parameter [6:0] LEGUP_F_main_BB__58_47 = 7'd47;
parameter [6:0] LEGUP_F_main_BB__58_48 = 7'd48;
parameter [6:0] LEGUP_F_main_BB__58_49 = 7'd49;
parameter [6:0] LEGUP_F_main_BB__58_50 = 7'd50;
parameter [6:0] LEGUP_F_main_BB__64_51 = 7'd51;
parameter [6:0] LEGUP_F_main_BB__64_52 = 7'd52;
parameter [6:0] LEGUP_F_main_BB__64_53 = 7'd53;
parameter [6:0] LEGUP_F_main_BB_preheader1ii13iipreheader_54 = 7'd54;
parameter [6:0] LEGUP_F_main_BB_preheader1ii13ii_55 = 7'd55;
parameter [6:0] LEGUP_F_main_BB_lrphiiii17iipreheader_56 = 7'd56;
parameter [6:0] LEGUP_F_main_BB_lrphiiii17ii_57 = 7'd57;
parameter [6:0] LEGUP_F_main_BB_lrphiiii17ii_58 = 7'd58;
parameter [6:0] LEGUP_F_main_BB_lrphiiii17ii_59 = 7'd59;
parameter [6:0] LEGUP_F_main_BB_lrphiiii17ii_60 = 7'd60;
parameter [6:0] LEGUP_F_main_BB_Fill_Bufferexitii19iiloopexit_61 = 7'd61;
parameter [6:0] LEGUP_F_main_BB_Fill_Bufferexitii19ii_62 = 7'd62;
parameter [6:0] LEGUP_F_main_BB_loopexitii20ii_63 = 7'd63;
parameter [6:0] LEGUP_F_main_BB_loopexitii20ii_64 = 7'd64;
parameter [6:0] LEGUP_F_main_BB_loopexitii20ii_65 = 7'd65;
parameter [6:0] LEGUP_F_main_BB_loopexit2iloopexiti21ii_66 = 7'd66;
parameter [6:0] LEGUP_F_main_BB_loopexit2iloopexiti21ii_67 = 7'd67;
parameter [6:0] LEGUP_F_main_BB_loopexit2ii23ii_68 = 7'd68;
parameter [6:0] LEGUP_F_main_BB_loopexit2ii23ii_69 = 7'd69;
parameter [6:0] LEGUP_F_main_BB_Get_Bitsexit24ii_70 = 7'd70;
parameter [6:0] LEGUP_F_main_BB__86_71 = 7'd71;
parameter [6:0] LEGUP_F_main_BB__91_72 = 7'd72;
parameter [6:0] LEGUP_F_main_BB__93_73 = 7'd73;
parameter [6:0] LEGUP_F_main_BB__98_74 = 7'd74;
parameter [6:0] LEGUP_F_main_BB__100_75 = 7'd75;
parameter [6:0] LEGUP_F_main_BB_motion_vectorsexit_76 = 7'd76;
parameter [6:0] LEGUP_F_main_BB_motion_vectorsexit_77 = 7'd77;
parameter [6:0] LEGUP_F_main_BB__116_78 = 7'd78;
parameter [6:0] LEGUP_F_main_BB__118_79 = 7'd79;
parameter [6:0] LEGUP_F_main_BB__120_80 = 7'd80;
parameter [8:0] tag_offset = 9'd0;
parameter [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] tag_addr_offset = {tag_offset, 23'd0};
parameter [6:0] LEGUP_function_call_13 = 7'd13;
parameter [6:0] LEGUP_function_call_45 = 7'd45;

input  clk;
input  clk2x;
input  clk1x_follower;
input  reset;
input  start;
output reg  finish;
input  memory_controller_waitrequest;
output reg  memory_controller_enable_a;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
output reg  memory_controller_write_enable_a;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_a;
output reg [1:0] memory_controller_size_a;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_a;
output reg  memory_controller_enable_b;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
output reg  memory_controller_write_enable_b;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_b;
output reg [1:0] memory_controller_size_b;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_b;
output reg [31:0] return_val;
reg [6:0] cur_state;
reg [6:0] next_state;
reg [31:0] main_lrphiiii_indvar14;
reg [31:0] main_lrphiiii_indvar14_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_lrphiiii_p202iiii;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_lrphiiii_p202iiii_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_lrphiiii_p101iiii;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_lrphiiii_p101iiii_reg;
reg [7:0] main_lrphiiii_1;
reg [7:0] main_lrphiiii_1_reg;
reg [31:0] main_lrphiiii_indvarnext15;
reg [31:0] main_lrphiiii_indvarnext15_reg;
reg  main_lrphiiii_exitcond16;
reg  main_lrphiiii_exitcond16_reg;
reg [7:0] main_Get_Bitsexiti_2;
reg [7:0] main_Get_Bitsexiti_2_reg;
reg [31:0] main_Get_Bitsexiti_3;
reg [31:0] main_Get_Bitsexiti_3_reg;
reg [31:0] main_Get_Bitsexiti_4;
reg [31:0] main_Get_Bitsexiti_4_reg;
reg [7:0] main_Get_Bitsexiti_prei;
reg [7:0] main_Get_Bitsexiti_prei_reg;
reg [31:0] main_Get_Bitsexiti_phitmpi;
reg [31:0] main_Get_Bitsexiti_phitmpi_reg;
reg [31:0] main_Get_Bitsexiti_phitmp3i;
reg [31:0] main_Get_Bitsexiti_phitmp3i_reg;
reg [31:0] main_Get_Bitsexiti_5;
reg [31:0] main_Get_Bitsexiti_5_reg;
reg [7:0] main_Get_Bitsexiti_pre1i;
reg [7:0] main_Get_Bitsexiti_pre1i_reg;
reg [31:0] main_Get_Bitsexiti_phitmp4i;
reg [31:0] main_Get_Bitsexiti_phitmp4i_reg;
reg [31:0] main_Get_Bitsexiti_phitmp5i;
reg [31:0] main_Get_Bitsexiti_phitmp5i_reg;
reg [31:0] main_Get_Bitsexiti_6;
reg [31:0] main_Get_Bitsexiti_6_reg;
reg [7:0] main_Get_Bitsexiti_pre2i;
reg [7:0] main_Get_Bitsexiti_pre2i_reg;
reg [31:0] main_Get_Bitsexiti_phitmp6i;
reg [31:0] main_Get_Bitsexiti_phitmp6i_reg;
reg [31:0] main_Get_Bitsexiti_7;
reg [31:0] main_Get_Bitsexiti_7_reg;
reg [31:0] main_Get_Bitsexiti_8;
reg [31:0] main_Get_Bitsexiti_8_reg;
reg [31:0] main_Get_Bitsexiti_9;
reg [31:0] main_Get_Bitsexiti_9_reg;
reg [31:0] main_Get_Bitsexiti_10;
reg [31:0] main_Get_Bitsexiti_10_reg;
reg  main_Get_Bitsexiti_11;
reg  main_Get_Bitsexiti_11_reg;
reg [31:0] main_12_13;
reg [31:0] main_12_13_reg;
reg [31:0] main_12_14;
reg [31:0] main_12_14_reg;
reg [31:0] main_12_15;
reg [31:0] main_12_15_reg;
reg [31:0] main_12_16;
reg [31:0] main_12_16_reg;
reg  main_12_17;
reg  main_12_17_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_18_19;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_18_19_reg;
reg  main_18_20;
reg  main_18_20_reg;
reg [31:0] main_18_21;
reg [31:0] main_18_21_reg;
reg [31:0] main_preheader1iiiipreheader_22;
reg [31:0] main_preheader1iiiipreheader_22_reg;
reg [31:0] main_preheader1iiii_indvar12;
reg [31:0] main_preheader1iiii_indvar12_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_preheader1iiii_23;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_preheader1iiii_23_reg;
reg [31:0] main_preheader1iiii_24;
reg [31:0] main_preheader1iiii_24_reg;
reg [31:0] main_preheader1iiii_25;
reg [31:0] main_preheader1iiii_25_reg;
reg  main_preheader1iiii_26;
reg  main_preheader1iiii_26_reg;
reg [31:0] main_lrphiiiiii_indvar6;
reg [31:0] main_lrphiiiiii_indvar6_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_lrphiiiiii_p202iiiiii;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_lrphiiiiii_p202iiiiii_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_lrphiiiiii_p101iiiiii;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_lrphiiiiii_p101iiiiii_reg;
reg [7:0] main_lrphiiiiii_27;
reg [7:0] main_lrphiiiiii_27_reg;
reg [31:0] main_lrphiiiiii_indvarnext7;
reg [31:0] main_lrphiiiiii_indvarnext7_reg;
reg  main_lrphiiiiii_exitcond8;
reg  main_lrphiiiiii_exitcond8_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_Fill_Bufferexitiiii_28;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_Fill_Bufferexitiiii_28_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_Fill_Bufferexitiiii_29;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_Fill_Bufferexitiiii_29_reg;
reg  main_Fill_Bufferexitiiii_30;
reg  main_Fill_Bufferexitiiii_30_reg;
reg [31:0] main_Fill_Bufferexitiiii_indvarnext13;
reg [31:0] main_Fill_Bufferexitiiii_indvarnext13_reg;
reg [31:0] main_loopexitiiii_31;
reg [31:0] main_loopexitiiii_31_reg;
reg [31:0] main_loopexitiiii_32;
reg [31:0] main_loopexitiiii_32_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_loopexitiiii_scevgep30;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_loopexitiiii_scevgep30_reg;
reg [31:0] main_loopexitiiii_33;
reg [31:0] main_loopexitiiii_33_reg;
reg [31:0] main_loopexitiiii_34;
reg [31:0] main_loopexitiiii_34_reg;
reg [31:0] main_loopexitiiii_35;
reg [31:0] main_loopexitiiii_35_reg;
reg [31:0] main_loopexit2iloopexitiii_36;
reg [31:0] main_loopexit2iloopexitiii_36_reg;
reg [31:0] main_loopexit2iloopexitiii_37;
reg [31:0] main_loopexit2iloopexitiii_37_reg;
reg [31:0] main_loopexit2iloopexitiii_38;
reg [31:0] main_loopexit2iloopexitiii_38_reg;
reg [31:0] main_loopexit2iiii_Incnt2iiii;
reg [31:0] main_loopexit2iiii_Incnt2iiii_reg;
reg  main_Get_Bitsexitii_39;
reg  main_Get_Bitsexitii_39_reg;
reg [31:0] main_40_41;
reg [31:0] main_40_41_reg;
reg [31:0] main_40_42;
reg [31:0] main_40_42_reg;
reg [31:0] main_40_43;
reg [31:0] main_40_43_reg;
reg  main_40_44;
reg  main_40_44_reg;
reg [31:0] main_40_iii;
reg [31:0] main_40_iii_reg;
reg  main_45_46;
reg  main_45_46_reg;
reg [31:0] main_47_48;
reg [31:0] main_47_48_reg;
reg [31:0] main_47_49;
reg [31:0] main_47_49_reg;
reg [31:0] main_47_neg1iii;
reg [31:0] main_47_neg1iii_reg;
reg [31:0] main_47_neg2iii;
reg [31:0] main_47_neg2iii_reg;
reg [31:0] main_47_50;
reg [31:0] main_47_50_reg;
reg  main_47_51;
reg  main_47_51_reg;
reg [31:0] main_52_53;
reg [31:0] main_52_53_reg;
reg [31:0] main_54_55;
reg [31:0] main_54_55_reg;
reg [31:0] main_decode_motion_vectorexitii_vec0iii;
reg [31:0] main_decode_motion_vectorexitii_vec0iii_reg;
reg [31:0] main_decode_motion_vectorexitii_56;
reg [31:0] main_decode_motion_vectorexitii_56_reg;
reg  main_decode_motion_vectorexitii_57;
reg  main_decode_motion_vectorexitii_57_reg;
reg [31:0] main_58_59;
reg [31:0] main_58_59_reg;
reg [31:0] main_58_60;
reg [31:0] main_58_60_reg;
reg [31:0] main_58_61;
reg [31:0] main_58_61_reg;
reg [31:0] main_58_62;
reg [31:0] main_58_62_reg;
reg  main_58_63;
reg  main_58_63_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_64_65;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_64_65_reg;
reg  main_64_66;
reg  main_64_66_reg;
reg [31:0] main_64_67;
reg [31:0] main_64_67_reg;
reg [31:0] main_preheader1ii13iipreheader_68;
reg [31:0] main_preheader1ii13iipreheader_68_reg;
reg [31:0] main_preheader1ii13ii_indvar4;
reg [31:0] main_preheader1ii13ii_indvar4_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_preheader1ii13ii_69;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_preheader1ii13ii_69_reg;
reg [31:0] main_preheader1ii13ii_70;
reg [31:0] main_preheader1ii13ii_70_reg;
reg [31:0] main_preheader1ii13ii_71;
reg [31:0] main_preheader1ii13ii_71_reg;
reg  main_preheader1ii13ii_72;
reg  main_preheader1ii13ii_72_reg;
reg [31:0] main_lrphiiii17ii_indvar;
reg [31:0] main_lrphiiii17ii_indvar_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_lrphiiii17ii_p202iiii14ii;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_lrphiiii17ii_p202iiii14ii_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_lrphiiii17ii_p101iiii15ii;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_lrphiiii17ii_p101iiii15ii_reg;
reg [7:0] main_lrphiiii17ii_73;
reg [7:0] main_lrphiiii17ii_73_reg;
reg [31:0] main_lrphiiii17ii_indvarnext;
reg [31:0] main_lrphiiii17ii_indvarnext_reg;
reg  main_lrphiiii17ii_exitcond;
reg  main_lrphiiii17ii_exitcond_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_Fill_Bufferexitii19ii_74;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_Fill_Bufferexitii19ii_74_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_Fill_Bufferexitii19ii_75;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_Fill_Bufferexitii19ii_75_reg;
reg  main_Fill_Bufferexitii19ii_76;
reg  main_Fill_Bufferexitii19ii_76_reg;
reg [31:0] main_Fill_Bufferexitii19ii_indvarnext5;
reg [31:0] main_Fill_Bufferexitii19ii_indvarnext5_reg;
reg [31:0] main_loopexitii20ii_77;
reg [31:0] main_loopexitii20ii_77_reg;
reg [31:0] main_loopexitii20ii_78;
reg [31:0] main_loopexitii20ii_78_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_loopexitii20ii_scevgep;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_loopexitii20ii_scevgep_reg;
reg [31:0] main_loopexitii20ii_79;
reg [31:0] main_loopexitii20ii_79_reg;
reg [31:0] main_loopexitii20ii_80;
reg [31:0] main_loopexitii20ii_80_reg;
reg [31:0] main_loopexitii20ii_81;
reg [31:0] main_loopexitii20ii_81_reg;
reg [31:0] main_loopexit2iloopexiti21ii_82;
reg [31:0] main_loopexit2iloopexiti21ii_82_reg;
reg [31:0] main_loopexit2iloopexiti21ii_83;
reg [31:0] main_loopexit2iloopexiti21ii_83_reg;
reg [31:0] main_loopexit2iloopexiti21ii_84;
reg [31:0] main_loopexit2iloopexiti21ii_84_reg;
reg [31:0] main_loopexit2ii23ii_Incnt2ii22ii;
reg [31:0] main_loopexit2ii23ii_Incnt2ii22ii_reg;
reg  main_Get_Bitsexit24ii_85;
reg  main_Get_Bitsexit24ii_85_reg;
reg [31:0] main_86_87;
reg [31:0] main_86_87_reg;
reg [31:0] main_86_88;
reg [31:0] main_86_88_reg;
reg [31:0] main_86_89;
reg [31:0] main_86_89_reg;
reg  main_86_90;
reg  main_86_90_reg;
reg [31:0] main_86_i4ii;
reg [31:0] main_86_i4ii_reg;
reg  main_91_92;
reg  main_91_92_reg;
reg [31:0] main_93_94;
reg [31:0] main_93_94_reg;
reg [31:0] main_93_95;
reg [31:0] main_93_95_reg;
reg [31:0] main_93_neg1i5ii;
reg [31:0] main_93_neg1i5ii_reg;
reg [31:0] main_93_neg2i6ii;
reg [31:0] main_93_neg2i6ii_reg;
reg [31:0] main_93_96;
reg [31:0] main_93_96_reg;
reg  main_93_97;
reg  main_93_97_reg;
reg [31:0] main_98_99;
reg [31:0] main_98_99_reg;
reg [31:0] main_100_101;
reg [31:0] main_100_101_reg;
reg [31:0] main_motion_vectorsexit_vec0i7ii;
reg [31:0] main_motion_vectorsexit_vec0i7ii_reg;
reg [31:0] main_motion_vectorsexit_masklobit;
reg [31:0] main_motion_vectorsexit_masklobit_reg;
reg [31:0] main_motion_vectorsexit_102;
reg [31:0] main_motion_vectorsexit_102_reg;
reg  main_motion_vectorsexit_103;
reg  main_motion_vectorsexit_103_reg;
reg [31:0] main_motion_vectorsexit_104;
reg [31:0] main_motion_vectorsexit_104_reg;
reg [31:0] main_motion_vectorsexit_105;
reg [31:0] main_motion_vectorsexit_105_reg;
reg [31:0] main_motion_vectorsexit_iimask;
reg [31:0] main_motion_vectorsexit_iimask_reg;
reg  main_motion_vectorsexit_106;
reg  main_motion_vectorsexit_106_reg;
reg [31:0] main_motion_vectorsexit_107;
reg [31:0] main_motion_vectorsexit_107_reg;
reg [31:0] main_motion_vectorsexit_108;
reg [31:0] main_motion_vectorsexit_108_reg;
reg [31:0] main_motion_vectorsexit_109;
reg [31:0] main_motion_vectorsexit_109_reg;
reg [31:0] main_motion_vectorsexit_110;
reg [31:0] main_motion_vectorsexit_110_reg;
reg [31:0] main_motion_vectorsexit_111;
reg [31:0] main_motion_vectorsexit_111_reg;
reg [31:0] main_motion_vectorsexit_112;
reg [31:0] main_motion_vectorsexit_112_reg;
reg [31:0] main_motion_vectorsexit_113;
reg [31:0] main_motion_vectorsexit_113_reg;
reg  main_motion_vectorsexit_115;
reg  main_motion_vectorsexit_115_reg;
wire [10:0] rom_8_address_a;
wire  rom_8_write_enable_a;
wire [7:0] rom_8_in_a;
wire [7:0] rom_8_out_a;
wire [10:0] rom_8_address_b;
wire  rom_8_write_enable_b;
wire [7:0] rom_8_in_b;
wire [7:0] rom_8_out_b;
wire [10:0] ram_8_address_a;
wire  ram_8_write_enable_a;
wire [7:0] ram_8_in_a;
wire [7:0] ram_8_out_a;
wire [10:0] ram_8_address_b;
wire  ram_8_write_enable_b;
wire [7:0] ram_8_in_b;
wire [7:0] ram_8_out_b;
wire  ram_32_address_a;
wire  ram_32_write_enable_a;
wire [31:0] ram_32_in_a;
wire [31:0] ram_32_out_a;
wire  ram_32_address_b;
wire  ram_32_write_enable_b;
wire [31:0] ram_32_in_b;
wire [31:0] ram_32_out_b;
wire [3:0] MVtab0_address_a;
wire  MVtab0_write_enable_a;
wire [7:0] MVtab0_in_a;
wire [7:0] MVtab0_out_a;
wire [3:0] MVtab0_address_b;
wire  MVtab0_write_enable_b;
wire [7:0] MVtab0_in_b;
wire [7:0] MVtab0_out_b;
wire [3:0] MVtab1_address_a;
wire  MVtab1_write_enable_a;
wire [7:0] MVtab1_in_a;
wire [7:0] MVtab1_out_a;
wire [3:0] MVtab1_address_b;
wire  MVtab1_write_enable_b;
wire [7:0] MVtab1_in_b;
wire [7:0] MVtab1_out_b;
wire [4:0] MVtab2_address_a;
wire  MVtab2_write_enable_a;
wire [7:0] MVtab2_in_a;
wire [7:0] MVtab2_out_a;
wire [4:0] MVtab2_address_b;
wire  MVtab2_write_enable_b;
wire [7:0] MVtab2_in_b;
wire [7:0] MVtab2_out_b;
reg  Get_motion_code_start;
reg  Get_motion_code_finish_final;
reg  Get_motion_code_finish_reg;
wire  Get_motion_code_finish;
wire [31:0] Get_motion_code_return_val;
reg [31:0] Get_motion_code_return_val_reg;
reg  legup_function_call;
wire [15:0] legup_pthreadpoll_threadID;
wire [15:0] legup_pthreadpoll_functionID;


Get_motion_code Get_motion_code (
	.clk (clk),
	.clk2x (clk2x),
	.clk1x_follower (clk1x_follower),
	.reset (reset),
	.start (Get_motion_code_start),
	.finish (Get_motion_code_finish),
	.return_val (Get_motion_code_return_val)
);

defparam
	Get_motion_code.tag_offset = tag_offset;

// Local Rams


/* Unsynthesizable Statements */
always @(posedge clk)
	if (!memory_controller_waitrequest) begin
	/* main: %motion_vectors.exit*/
	/*   %114 = tail call i32 (i8*, ...)* @printf(i8* getelementptr inbounds ([12 x i8]* @.str, i32 0, i32 0), i32 %113) #2*/
	if ((cur_state == LEGUP_F_main_BB_motion_vectorsexit_76)) begin
		$write("Result: %d\n", $signed(main_motion_vectorsexit_113));
		// to fix quartus warning
		if (reset == 1'b0 && ^(main_motion_vectorsexit_113) === 1'bX) finish <= 0;
	end
	/* main: %116*/
	/*   %117 = tail call i32 (i8*, ...)* @printf(i8* getelementptr inbounds ([14 x i8]* @.str1, i32 0, i32 0)) #2*/
	if ((cur_state == LEGUP_F_main_BB__116_78)) begin
		$write("RESULT: PASS\n");
	end
	/* main: %118*/
	/*   %119 = tail call i32 (i8*, ...)* @printf(i8* getelementptr inbounds ([14 x i8]* @.str2, i32 0, i32 0)) #2*/
	if ((cur_state == LEGUP_F_main_BB__118_79)) begin
		$write("RESULT: FAIL\n");
	end
end
always @(posedge clk) begin
if (reset == 1'b1)
	cur_state <= LEGUP_0;
else if (memory_controller_waitrequest == 1'd1)
	cur_state <= cur_state;
else
	cur_state <= next_state;
end

always @(*)
begin
next_state = cur_state;
case(cur_state)  // synthesis parallel_case  
LEGUP_0:
	if ((start == 1'd1))
		next_state = LEGUP_F_main_BB__0_1;
LEGUP_F_main_BB_Fill_Bufferexitii19ii_62:
	if ((main_Fill_Bufferexitii19ii_76 == 1'd1))
		next_state = LEGUP_F_main_BB_preheader1ii13ii_55;
	else if ((main_Fill_Bufferexitii19ii_76 == 1'd0))
		next_state = LEGUP_F_main_BB_loopexit2iloopexiti21ii_66;
LEGUP_F_main_BB_Fill_Bufferexitii19iiloopexit_61:
		next_state = LEGUP_F_main_BB_Fill_Bufferexitii19ii_62;
LEGUP_F_main_BB_Fill_Bufferexitiiii_30:
	if ((main_Fill_Bufferexitiiii_30 == 1'd1))
		next_state = LEGUP_F_main_BB_preheader1iiii_23;
	else if ((main_Fill_Bufferexitiiii_30 == 1'd0))
		next_state = LEGUP_F_main_BB_loopexit2iloopexitiii_34;
LEGUP_F_main_BB_Fill_Bufferexitiiiiloopexit_29:
		next_state = LEGUP_F_main_BB_Fill_Bufferexitiiii_30;
LEGUP_F_main_BB_Get_Bitsexit24ii_70:
	if ((main_Get_Bitsexit24ii_85 == 1'd1))
		next_state = LEGUP_F_main_BB__86_71;
	else if ((main_Get_Bitsexit24ii_85 == 1'd0))
		next_state = LEGUP_F_main_BB__91_72;
LEGUP_F_main_BB_Get_Bitsexiti_10:
		next_state = LEGUP_F_main_BB_Get_Bitsexiti_11;
LEGUP_F_main_BB_Get_Bitsexiti_11:
		next_state = LEGUP_F_main_BB_Get_Bitsexiti_12;
LEGUP_F_main_BB_Get_Bitsexiti_12:
		next_state = LEGUP_function_call_13;
LEGUP_F_main_BB_Get_Bitsexiti_14:
	if ((main_Get_Bitsexiti_11 == 1'd1))
		next_state = LEGUP_F_main_BB_decode_motion_vectorexitii_44;
	else if ((main_Get_Bitsexiti_11 == 1'd0))
		next_state = LEGUP_F_main_BB__12_15;
LEGUP_F_main_BB_Get_Bitsexiti_8:
		next_state = LEGUP_F_main_BB_Get_Bitsexiti_9;
LEGUP_F_main_BB_Get_Bitsexiti_9:
		next_state = LEGUP_F_main_BB_Get_Bitsexiti_10;
LEGUP_F_main_BB_Get_Bitsexitii_38:
	if ((main_Get_Bitsexitii_39 == 1'd1))
		next_state = LEGUP_F_main_BB__40_39;
	else if ((main_Get_Bitsexitii_39 == 1'd0))
		next_state = LEGUP_F_main_BB__45_40;
LEGUP_F_main_BB__0_1:
		next_state = LEGUP_F_main_BB__0_2;
LEGUP_F_main_BB__0_2:
		next_state = LEGUP_F_main_BB__0_3;
LEGUP_F_main_BB__0_3:
		next_state = LEGUP_F_main_BB_lrphiiii_4;
LEGUP_F_main_BB__100_75:
		next_state = LEGUP_F_main_BB_motion_vectorsexit_76;
LEGUP_F_main_BB__116_78:
		next_state = LEGUP_F_main_BB__120_80;
LEGUP_F_main_BB__118_79:
		next_state = LEGUP_F_main_BB__120_80;
LEGUP_F_main_BB__120_80:
		next_state = LEGUP_0;
LEGUP_F_main_BB__12_15:
		next_state = LEGUP_F_main_BB__12_16;
LEGUP_F_main_BB__12_16:
		next_state = LEGUP_F_main_BB__12_17;
LEGUP_F_main_BB__12_17:
		next_state = LEGUP_F_main_BB__12_18;
LEGUP_F_main_BB__12_18:
	if ((main_12_17_reg == 1'd1))
		next_state = LEGUP_F_main_BB__18_19;
	else if ((main_12_17_reg == 1'd0))
		next_state = LEGUP_F_main_BB_Get_Bitsexitii_38;
LEGUP_F_main_BB__18_19:
		next_state = LEGUP_F_main_BB__18_20;
LEGUP_F_main_BB__18_20:
		next_state = LEGUP_F_main_BB__18_21;
LEGUP_F_main_BB__18_21:
	if ((main_18_20 == 1'd1))
		next_state = LEGUP_F_main_BB_loopexitiiii_31;
	else if ((main_18_20 == 1'd0))
		next_state = LEGUP_F_main_BB_preheader1iiiipreheader_22;
LEGUP_F_main_BB__40_39:
		next_state = LEGUP_F_main_BB_decode_motion_vectorexitii_44;
LEGUP_F_main_BB__45_40:
	if ((main_45_46 == 1'd1))
		next_state = LEGUP_F_main_BB__47_41;
	else if ((main_45_46 == 1'd0))
		next_state = LEGUP_F_main_BB_decode_motion_vectorexitii_44;
LEGUP_F_main_BB__47_41:
	if ((main_47_51 == 1'd1))
		next_state = LEGUP_F_main_BB__52_42;
	else if ((main_47_51 == 1'd0))
		next_state = LEGUP_F_main_BB__54_43;
LEGUP_F_main_BB__52_42:
		next_state = LEGUP_F_main_BB_decode_motion_vectorexitii_44;
LEGUP_F_main_BB__54_43:
		next_state = LEGUP_F_main_BB_decode_motion_vectorexitii_44;
LEGUP_F_main_BB__58_47:
		next_state = LEGUP_F_main_BB__58_48;
LEGUP_F_main_BB__58_48:
		next_state = LEGUP_F_main_BB__58_49;
LEGUP_F_main_BB__58_49:
		next_state = LEGUP_F_main_BB__58_50;
LEGUP_F_main_BB__58_50:
	if ((main_58_63_reg == 1'd1))
		next_state = LEGUP_F_main_BB__64_51;
	else if ((main_58_63_reg == 1'd0))
		next_state = LEGUP_F_main_BB_Get_Bitsexit24ii_70;
LEGUP_F_main_BB__64_51:
		next_state = LEGUP_F_main_BB__64_52;
LEGUP_F_main_BB__64_52:
		next_state = LEGUP_F_main_BB__64_53;
LEGUP_F_main_BB__64_53:
	if ((main_64_66 == 1'd1))
		next_state = LEGUP_F_main_BB_loopexitii20ii_63;
	else if ((main_64_66 == 1'd0))
		next_state = LEGUP_F_main_BB_preheader1ii13iipreheader_54;
LEGUP_F_main_BB__86_71:
		next_state = LEGUP_F_main_BB_motion_vectorsexit_76;
LEGUP_F_main_BB__91_72:
	if ((main_91_92 == 1'd1))
		next_state = LEGUP_F_main_BB__93_73;
	else if ((main_91_92 == 1'd0))
		next_state = LEGUP_F_main_BB_motion_vectorsexit_76;
LEGUP_F_main_BB__93_73:
	if ((main_93_97 == 1'd1))
		next_state = LEGUP_F_main_BB__98_74;
	else if ((main_93_97 == 1'd0))
		next_state = LEGUP_F_main_BB__100_75;
LEGUP_F_main_BB__98_74:
		next_state = LEGUP_F_main_BB_motion_vectorsexit_76;
LEGUP_F_main_BB_decode_motion_vectorexitii_44:
		next_state = LEGUP_function_call_45;
LEGUP_F_main_BB_decode_motion_vectorexitii_46:
	if ((main_decode_motion_vectorexitii_57 == 1'd1))
		next_state = LEGUP_F_main_BB_motion_vectorsexit_76;
	else if ((main_decode_motion_vectorexitii_57 == 1'd0))
		next_state = LEGUP_F_main_BB__58_47;
LEGUP_F_main_BB_loopexit2ii23ii_68:
		next_state = LEGUP_F_main_BB_loopexit2ii23ii_69;
LEGUP_F_main_BB_loopexit2ii23ii_69:
		next_state = LEGUP_F_main_BB_Get_Bitsexit24ii_70;
LEGUP_F_main_BB_loopexit2iiii_36:
		next_state = LEGUP_F_main_BB_loopexit2iiii_37;
LEGUP_F_main_BB_loopexit2iiii_37:
		next_state = LEGUP_F_main_BB_Get_Bitsexitii_38;
LEGUP_F_main_BB_loopexit2iloopexiti21ii_66:
		next_state = LEGUP_F_main_BB_loopexit2iloopexiti21ii_67;
LEGUP_F_main_BB_loopexit2iloopexiti21ii_67:
		next_state = LEGUP_F_main_BB_loopexit2ii23ii_68;
LEGUP_F_main_BB_loopexit2iloopexitiii_34:
		next_state = LEGUP_F_main_BB_loopexit2iloopexitiii_35;
LEGUP_F_main_BB_loopexit2iloopexitiii_35:
		next_state = LEGUP_F_main_BB_loopexit2iiii_36;
LEGUP_F_main_BB_loopexitii20ii_63:
		next_state = LEGUP_F_main_BB_loopexitii20ii_64;
LEGUP_F_main_BB_loopexitii20ii_64:
		next_state = LEGUP_F_main_BB_loopexitii20ii_65;
LEGUP_F_main_BB_loopexitii20ii_65:
		next_state = LEGUP_F_main_BB_loopexit2ii23ii_68;
LEGUP_F_main_BB_loopexitiiii_31:
		next_state = LEGUP_F_main_BB_loopexitiiii_32;
LEGUP_F_main_BB_loopexitiiii_32:
		next_state = LEGUP_F_main_BB_loopexitiiii_33;
LEGUP_F_main_BB_loopexitiiii_33:
		next_state = LEGUP_F_main_BB_loopexit2iiii_36;
LEGUP_F_main_BB_lrphiiii17ii_57:
		next_state = LEGUP_F_main_BB_lrphiiii17ii_58;
LEGUP_F_main_BB_lrphiiii17ii_58:
		next_state = LEGUP_F_main_BB_lrphiiii17ii_59;
LEGUP_F_main_BB_lrphiiii17ii_59:
		next_state = LEGUP_F_main_BB_lrphiiii17ii_60;
LEGUP_F_main_BB_lrphiiii17ii_60:
	if ((main_lrphiiii17ii_exitcond_reg == 1'd1))
		next_state = LEGUP_F_main_BB_Fill_Bufferexitii19iiloopexit_61;
	else if ((main_lrphiiii17ii_exitcond_reg == 1'd0))
		next_state = LEGUP_F_main_BB_lrphiiii17ii_57;
LEGUP_F_main_BB_lrphiiii17iipreheader_56:
		next_state = LEGUP_F_main_BB_lrphiiii17ii_57;
LEGUP_F_main_BB_lrphiiii_4:
		next_state = LEGUP_F_main_BB_lrphiiii_5;
LEGUP_F_main_BB_lrphiiii_5:
		next_state = LEGUP_F_main_BB_lrphiiii_6;
LEGUP_F_main_BB_lrphiiii_6:
		next_state = LEGUP_F_main_BB_lrphiiii_7;
LEGUP_F_main_BB_lrphiiii_7:
	if ((main_lrphiiii_exitcond16_reg == 1'd1))
		next_state = LEGUP_F_main_BB_Get_Bitsexiti_8;
	else if ((main_lrphiiii_exitcond16_reg == 1'd0))
		next_state = LEGUP_F_main_BB_lrphiiii_4;
LEGUP_F_main_BB_lrphiiiiii_25:
		next_state = LEGUP_F_main_BB_lrphiiiiii_26;
LEGUP_F_main_BB_lrphiiiiii_26:
		next_state = LEGUP_F_main_BB_lrphiiiiii_27;
LEGUP_F_main_BB_lrphiiiiii_27:
		next_state = LEGUP_F_main_BB_lrphiiiiii_28;
LEGUP_F_main_BB_lrphiiiiii_28:
	if ((main_lrphiiiiii_exitcond8_reg == 1'd1))
		next_state = LEGUP_F_main_BB_Fill_Bufferexitiiiiloopexit_29;
	else if ((main_lrphiiiiii_exitcond8_reg == 1'd0))
		next_state = LEGUP_F_main_BB_lrphiiiiii_25;
LEGUP_F_main_BB_lrphiiiiiipreheader_24:
		next_state = LEGUP_F_main_BB_lrphiiiiii_25;
LEGUP_F_main_BB_motion_vectorsexit_76:
		next_state = LEGUP_F_main_BB_motion_vectorsexit_77;
LEGUP_F_main_BB_motion_vectorsexit_77:
	if ((main_motion_vectorsexit_115 == 1'd1))
		next_state = LEGUP_F_main_BB__116_78;
	else if ((main_motion_vectorsexit_115 == 1'd0))
		next_state = LEGUP_F_main_BB__118_79;
LEGUP_F_main_BB_preheader1ii13ii_55:
	if ((main_preheader1ii13ii_72 == 1'd1))
		next_state = LEGUP_F_main_BB_Fill_Bufferexitii19ii_62;
	else if ((main_preheader1ii13ii_72 == 1'd0))
		next_state = LEGUP_F_main_BB_lrphiiii17iipreheader_56;
LEGUP_F_main_BB_preheader1ii13iipreheader_54:
		next_state = LEGUP_F_main_BB_preheader1ii13ii_55;
LEGUP_F_main_BB_preheader1iiii_23:
	if ((main_preheader1iiii_26 == 1'd1))
		next_state = LEGUP_F_main_BB_Fill_Bufferexitiiii_30;
	else if ((main_preheader1iiii_26 == 1'd0))
		next_state = LEGUP_F_main_BB_lrphiiiiiipreheader_24;
LEGUP_F_main_BB_preheader1iiiipreheader_22:
		next_state = LEGUP_F_main_BB_preheader1iiii_23;
LEGUP_function_call_13:
	if ((Get_motion_code_finish_final == 1'd1))
		next_state = LEGUP_F_main_BB_Get_Bitsexiti_14;
LEGUP_function_call_45:
	if ((Get_motion_code_finish_final == 1'd1))
		next_state = LEGUP_F_main_BB_decode_motion_vectorexitii_46;
default:
	next_state = cur_state;
endcase

end
always @(*) begin
	/* main: %.lr.ph.i.i.i.i*/
	/*   %indvar14 = phi i32 [ %indvar.next15, %.lr.ph.i.i.i.i ], [ 0, %0 ]*/
	if (((cur_state == LEGUP_F_main_BB__0_3) & (memory_controller_waitrequest == 1'd0))) begin
		main_lrphiiii_indvar14 = 32'd0;
	end
	/* main: %.lr.ph.i.i.i.i*/
	/*   %indvar14 = phi i32 [ %indvar.next15, %.lr.ph.i.i.i.i ], [ 0, %0 ]*/
	else /* if ((((cur_state == LEGUP_F_main_BB_lrphiiii_7) & (memory_controller_waitrequest == 1'd0)) & (main_lrphiiii_exitcond16_reg == 1'd0))) */ begin
		main_lrphiiii_indvar14 = main_lrphiiii_indvarnext15_reg;
	end
end
always @(posedge clk) begin
	/* main: %.lr.ph.i.i.i.i*/
	/*   %indvar14 = phi i32 [ %indvar.next15, %.lr.ph.i.i.i.i ], [ 0, %0 ]*/
	if (((cur_state == LEGUP_F_main_BB__0_3) & (memory_controller_waitrequest == 1'd0))) begin
		main_lrphiiii_indvar14_reg <= main_lrphiiii_indvar14;
		if (start == 1'b0 && ^(main_lrphiiii_indvar14) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_lrphiiii_indvar14_reg"); $finish; end
	end
	/* main: %.lr.ph.i.i.i.i*/
	/*   %indvar14 = phi i32 [ %indvar.next15, %.lr.ph.i.i.i.i ], [ 0, %0 ]*/
	if ((((cur_state == LEGUP_F_main_BB_lrphiiii_7) & (memory_controller_waitrequest == 1'd0)) & (main_lrphiiii_exitcond16_reg == 1'd0))) begin
		main_lrphiiii_indvar14_reg <= main_lrphiiii_indvar14;
		if (start == 1'b0 && ^(main_lrphiiii_indvar14) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_lrphiiii_indvar14_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.lr.ph.i.i.i.i*/
	/*   %p2.02.i.i.i.i = getelementptr [2048 x i8]* @inRdbfr, i32 0, i32 %indvar14*/
		main_lrphiiii_p202iiii = (`TAG_g_inRdbfr_a | (1 * main_lrphiiii_indvar14_reg));
end
always @(posedge clk) begin
	/* main: %.lr.ph.i.i.i.i*/
	/*   %p2.02.i.i.i.i = getelementptr [2048 x i8]* @inRdbfr, i32 0, i32 %indvar14*/
	if ((cur_state == LEGUP_F_main_BB_lrphiiii_4)) begin
		main_lrphiiii_p202iiii_reg <= main_lrphiiii_p202iiii;
		if (start == 1'b0 && ^(main_lrphiiii_p202iiii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_lrphiiii_p202iiii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.lr.ph.i.i.i.i*/
	/*   %p1.01.i.i.i.i = getelementptr [2048 x i8]* @ld_Rdbfr, i32 0, i32 %indvar14*/
		main_lrphiiii_p101iiii = (`TAG_g_ld_Rdbfr_a | (1 * main_lrphiiii_indvar14_reg));
end
always @(posedge clk) begin
	/* main: %.lr.ph.i.i.i.i*/
	/*   %p1.01.i.i.i.i = getelementptr [2048 x i8]* @ld_Rdbfr, i32 0, i32 %indvar14*/
	if ((cur_state == LEGUP_F_main_BB_lrphiiii_4)) begin
		main_lrphiiii_p101iiii_reg <= main_lrphiiii_p101iiii;
		if (start == 1'b0 && ^(main_lrphiiii_p101iiii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_lrphiiii_p101iiii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.lr.ph.i.i.i.i*/
	/*   %1 = load i8* %p2.02.i.i.i.i, align 1, !tbaa !7*/
		main_lrphiiii_1 = memory_controller_out_a[7:0];
end
always @(posedge clk) begin
	/* main: %.lr.ph.i.i.i.i*/
	/*   %1 = load i8* %p2.02.i.i.i.i, align 1, !tbaa !7*/
	if ((cur_state == LEGUP_F_main_BB_lrphiiii_6)) begin
		main_lrphiiii_1_reg <= main_lrphiiii_1;
		if (start == 1'b0 && ^(main_lrphiiii_1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_lrphiiii_1_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.lr.ph.i.i.i.i*/
	/*   %indvar.next15 = add i32 %indvar14, 1*/
		main_lrphiiii_indvarnext15 = (main_lrphiiii_indvar14_reg + 32'd1);
end
always @(posedge clk) begin
	/* main: %.lr.ph.i.i.i.i*/
	/*   %indvar.next15 = add i32 %indvar14, 1*/
	if ((cur_state == LEGUP_F_main_BB_lrphiiii_4)) begin
		main_lrphiiii_indvarnext15_reg <= main_lrphiiii_indvarnext15;
		if (start == 1'b0 && ^(main_lrphiiii_indvarnext15) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_lrphiiii_indvarnext15_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.lr.ph.i.i.i.i*/
	/*   %exitcond16 = icmp eq i32 %indvar.next15, 2048*/
		main_lrphiiii_exitcond16 = (main_lrphiiii_indvarnext15 == 32'd2048);
end
always @(posedge clk) begin
	/* main: %.lr.ph.i.i.i.i*/
	/*   %exitcond16 = icmp eq i32 %indvar.next15, 2048*/
	if ((cur_state == LEGUP_F_main_BB_lrphiiii_4)) begin
		main_lrphiiii_exitcond16_reg <= main_lrphiiii_exitcond16;
		if (start == 1'b0 && ^(main_lrphiiii_exitcond16) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_lrphiiii_exitcond16_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %Get_Bits.exit.i*/
	/*   %2 = load i8* getelementptr inbounds ([2048 x i8]* @ld_Rdbfr, i32 0, i32 0), align 1, !tbaa !7*/
		main_Get_Bitsexiti_2 = memory_controller_out_a[7:0];
end
always @(posedge clk) begin
	/* main: %Get_Bits.exit.i*/
	/*   %2 = load i8* getelementptr inbounds ([2048 x i8]* @ld_Rdbfr, i32 0, i32 0), align 1, !tbaa !7*/
	if ((cur_state == LEGUP_F_main_BB_Get_Bitsexiti_10)) begin
		main_Get_Bitsexiti_2_reg <= main_Get_Bitsexiti_2;
		if (start == 1'b0 && ^(main_Get_Bitsexiti_2) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_Get_Bitsexiti_2_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %Get_Bits.exit.i*/
	/*   %3 = zext i8 %2 to i32*/
		main_Get_Bitsexiti_3 = main_Get_Bitsexiti_2;
end
always @(posedge clk) begin
	/* main: %Get_Bits.exit.i*/
	/*   %3 = zext i8 %2 to i32*/
	if ((cur_state == LEGUP_F_main_BB_Get_Bitsexiti_10)) begin
		main_Get_Bitsexiti_3_reg <= main_Get_Bitsexiti_3;
		if (start == 1'b0 && ^(main_Get_Bitsexiti_3) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_Get_Bitsexiti_3_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %Get_Bits.exit.i*/
	/*   %4 = shl nuw i32 %3, 24*/
		main_Get_Bitsexiti_4 = (main_Get_Bitsexiti_3 <<< (32'd24 % 32));
end
always @(posedge clk) begin
	/* main: %Get_Bits.exit.i*/
	/*   %4 = shl nuw i32 %3, 24*/
	if ((cur_state == LEGUP_F_main_BB_Get_Bitsexiti_10)) begin
		main_Get_Bitsexiti_4_reg <= main_Get_Bitsexiti_4;
		if (start == 1'b0 && ^(main_Get_Bitsexiti_4) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_Get_Bitsexiti_4_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %Get_Bits.exit.i*/
	/*   %.pre.i = load i8* getelementptr inbounds ([2048 x i8]* @ld_Rdbfr, i32 0, i32 1), align 1, !tbaa !7*/
		main_Get_Bitsexiti_prei = memory_controller_out_b[7:0];
end
always @(posedge clk) begin
	/* main: %Get_Bits.exit.i*/
	/*   %.pre.i = load i8* getelementptr inbounds ([2048 x i8]* @ld_Rdbfr, i32 0, i32 1), align 1, !tbaa !7*/
	if ((cur_state == LEGUP_F_main_BB_Get_Bitsexiti_10)) begin
		main_Get_Bitsexiti_prei_reg <= main_Get_Bitsexiti_prei;
		if (start == 1'b0 && ^(main_Get_Bitsexiti_prei) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_Get_Bitsexiti_prei_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %Get_Bits.exit.i*/
	/*   %phitmp.i = zext i8 %.pre.i to i32*/
		main_Get_Bitsexiti_phitmpi = main_Get_Bitsexiti_prei;
end
always @(posedge clk) begin
	/* main: %Get_Bits.exit.i*/
	/*   %phitmp.i = zext i8 %.pre.i to i32*/
	if ((cur_state == LEGUP_F_main_BB_Get_Bitsexiti_10)) begin
		main_Get_Bitsexiti_phitmpi_reg <= main_Get_Bitsexiti_phitmpi;
		if (start == 1'b0 && ^(main_Get_Bitsexiti_phitmpi) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_Get_Bitsexiti_phitmpi_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %Get_Bits.exit.i*/
	/*   %phitmp3.i = shl nuw nsw i32 %phitmp.i, 16*/
		main_Get_Bitsexiti_phitmp3i = (main_Get_Bitsexiti_phitmpi <<< (32'd16 % 32));
end
always @(posedge clk) begin
	/* main: %Get_Bits.exit.i*/
	/*   %phitmp3.i = shl nuw nsw i32 %phitmp.i, 16*/
	if ((cur_state == LEGUP_F_main_BB_Get_Bitsexiti_10)) begin
		main_Get_Bitsexiti_phitmp3i_reg <= main_Get_Bitsexiti_phitmp3i;
		if (start == 1'b0 && ^(main_Get_Bitsexiti_phitmp3i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_Get_Bitsexiti_phitmp3i_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %Get_Bits.exit.i*/
	/*   %5 = or i32 %4, %phitmp3.i*/
		main_Get_Bitsexiti_5 = (main_Get_Bitsexiti_4 | main_Get_Bitsexiti_phitmp3i);
end
always @(posedge clk) begin
	/* main: %Get_Bits.exit.i*/
	/*   %5 = or i32 %4, %phitmp3.i*/
	if ((cur_state == LEGUP_F_main_BB_Get_Bitsexiti_10)) begin
		main_Get_Bitsexiti_5_reg <= main_Get_Bitsexiti_5;
		if (start == 1'b0 && ^(main_Get_Bitsexiti_5) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_Get_Bitsexiti_5_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %Get_Bits.exit.i*/
	/*   %.pre1.i = load i8* getelementptr inbounds ([2048 x i8]* @ld_Rdbfr, i32 0, i32 2), align 1, !tbaa !7*/
		main_Get_Bitsexiti_pre1i = memory_controller_out_a[7:0];
end
always @(posedge clk) begin
	/* main: %Get_Bits.exit.i*/
	/*   %.pre1.i = load i8* getelementptr inbounds ([2048 x i8]* @ld_Rdbfr, i32 0, i32 2), align 1, !tbaa !7*/
	if ((cur_state == LEGUP_F_main_BB_Get_Bitsexiti_11)) begin
		main_Get_Bitsexiti_pre1i_reg <= main_Get_Bitsexiti_pre1i;
		if (start == 1'b0 && ^(main_Get_Bitsexiti_pre1i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_Get_Bitsexiti_pre1i_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %Get_Bits.exit.i*/
	/*   %phitmp4.i = zext i8 %.pre1.i to i32*/
		main_Get_Bitsexiti_phitmp4i = main_Get_Bitsexiti_pre1i;
end
always @(posedge clk) begin
	/* main: %Get_Bits.exit.i*/
	/*   %phitmp4.i = zext i8 %.pre1.i to i32*/
	if ((cur_state == LEGUP_F_main_BB_Get_Bitsexiti_11)) begin
		main_Get_Bitsexiti_phitmp4i_reg <= main_Get_Bitsexiti_phitmp4i;
		if (start == 1'b0 && ^(main_Get_Bitsexiti_phitmp4i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_Get_Bitsexiti_phitmp4i_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %Get_Bits.exit.i*/
	/*   %phitmp5.i = shl nuw nsw i32 %phitmp4.i, 8*/
		main_Get_Bitsexiti_phitmp5i = (main_Get_Bitsexiti_phitmp4i <<< (32'd8 % 32));
end
always @(posedge clk) begin
	/* main: %Get_Bits.exit.i*/
	/*   %phitmp5.i = shl nuw nsw i32 %phitmp4.i, 8*/
	if ((cur_state == LEGUP_F_main_BB_Get_Bitsexiti_11)) begin
		main_Get_Bitsexiti_phitmp5i_reg <= main_Get_Bitsexiti_phitmp5i;
		if (start == 1'b0 && ^(main_Get_Bitsexiti_phitmp5i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_Get_Bitsexiti_phitmp5i_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %Get_Bits.exit.i*/
	/*   %6 = or i32 %5, %phitmp5.i*/
		main_Get_Bitsexiti_6 = (main_Get_Bitsexiti_5_reg | main_Get_Bitsexiti_phitmp5i);
end
always @(posedge clk) begin
	/* main: %Get_Bits.exit.i*/
	/*   %6 = or i32 %5, %phitmp5.i*/
	if ((cur_state == LEGUP_F_main_BB_Get_Bitsexiti_11)) begin
		main_Get_Bitsexiti_6_reg <= main_Get_Bitsexiti_6;
		if (start == 1'b0 && ^(main_Get_Bitsexiti_6) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_Get_Bitsexiti_6_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %Get_Bits.exit.i*/
	/*   %.pre2.i = load i8* getelementptr inbounds ([2048 x i8]* @ld_Rdbfr, i32 0, i32 3), align 1, !tbaa !7*/
		main_Get_Bitsexiti_pre2i = memory_controller_out_b[7:0];
end
always @(posedge clk) begin
	/* main: %Get_Bits.exit.i*/
	/*   %.pre2.i = load i8* getelementptr inbounds ([2048 x i8]* @ld_Rdbfr, i32 0, i32 3), align 1, !tbaa !7*/
	if ((cur_state == LEGUP_F_main_BB_Get_Bitsexiti_11)) begin
		main_Get_Bitsexiti_pre2i_reg <= main_Get_Bitsexiti_pre2i;
		if (start == 1'b0 && ^(main_Get_Bitsexiti_pre2i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_Get_Bitsexiti_pre2i_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %Get_Bits.exit.i*/
	/*   %phitmp6.i = zext i8 %.pre2.i to i32*/
		main_Get_Bitsexiti_phitmp6i = main_Get_Bitsexiti_pre2i;
end
always @(posedge clk) begin
	/* main: %Get_Bits.exit.i*/
	/*   %phitmp6.i = zext i8 %.pre2.i to i32*/
	if ((cur_state == LEGUP_F_main_BB_Get_Bitsexiti_11)) begin
		main_Get_Bitsexiti_phitmp6i_reg <= main_Get_Bitsexiti_phitmp6i;
		if (start == 1'b0 && ^(main_Get_Bitsexiti_phitmp6i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_Get_Bitsexiti_phitmp6i_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %Get_Bits.exit.i*/
	/*   %7 = or i32 %6, %phitmp6.i*/
		main_Get_Bitsexiti_7 = (main_Get_Bitsexiti_6 | main_Get_Bitsexiti_phitmp6i);
end
always @(posedge clk) begin
	/* main: %Get_Bits.exit.i*/
	/*   %7 = or i32 %6, %phitmp6.i*/
	if ((cur_state == LEGUP_F_main_BB_Get_Bitsexiti_11)) begin
		main_Get_Bitsexiti_7_reg <= main_Get_Bitsexiti_7;
		if (start == 1'b0 && ^(main_Get_Bitsexiti_7) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_Get_Bitsexiti_7_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %Get_Bits.exit.i*/
	/*   %8 = shl i32 %7, 1*/
		main_Get_Bitsexiti_8 = (main_Get_Bitsexiti_7 <<< (32'd1 % 32));
end
always @(posedge clk) begin
	/* main: %Get_Bits.exit.i*/
	/*   %8 = shl i32 %7, 1*/
	if ((cur_state == LEGUP_F_main_BB_Get_Bitsexiti_11)) begin
		main_Get_Bitsexiti_8_reg <= main_Get_Bitsexiti_8;
		if (start == 1'b0 && ^(main_Get_Bitsexiti_8) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_Get_Bitsexiti_8_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %Get_Bits.exit.i*/
	/*   %9 = or i32 %8, 136314880*/
		main_Get_Bitsexiti_9 = (main_Get_Bitsexiti_8 | 32'd136314880);
end
always @(posedge clk) begin
	/* main: %Get_Bits.exit.i*/
	/*   %9 = or i32 %8, 136314880*/
	if ((cur_state == LEGUP_F_main_BB_Get_Bitsexiti_11)) begin
		main_Get_Bitsexiti_9_reg <= main_Get_Bitsexiti_9;
		if (start == 1'b0 && ^(main_Get_Bitsexiti_9) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_Get_Bitsexiti_9_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %Get_Bits.exit.i*/
	/*   %10 = call i32 @Get_motion_code() #2*/
		main_Get_Bitsexiti_10 = Get_motion_code_return_val_reg;
end
always @(posedge clk) begin
	/* main: %Get_Bits.exit.i*/
	/*   %10 = call i32 @Get_motion_code() #2*/
	if ((cur_state == LEGUP_function_call_13)) begin
		main_Get_Bitsexiti_10_reg <= main_Get_Bitsexiti_10;
		if (start == 1'b0 && ^(main_Get_Bitsexiti_10) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_Get_Bitsexiti_10_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %Get_Bits.exit.i*/
	/*   %11 = icmp eq i32 %10, 0*/
		main_Get_Bitsexiti_11 = (main_Get_Bitsexiti_10_reg == 32'd0);
end
always @(posedge clk) begin
	/* main: %Get_Bits.exit.i*/
	/*   %11 = icmp eq i32 %10, 0*/
	if ((cur_state == LEGUP_F_main_BB_Get_Bitsexiti_14)) begin
		main_Get_Bitsexiti_11_reg <= main_Get_Bitsexiti_11;
		if (start == 1'b0 && ^(main_Get_Bitsexiti_11) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_Get_Bitsexiti_11_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %12*/
	/*   %13 = load i32* @ld_Bfr, align 4, !tbaa !5*/
		main_12_13 = memory_controller_out_a[31:0];
end
always @(posedge clk) begin
	/* main: %12*/
	/*   %13 = load i32* @ld_Bfr, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__12_17)) begin
		main_12_13_reg <= main_12_13;
		if (start == 1'b0 && ^(main_12_13) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_12_13_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %12*/
	/*   %14 = lshr i32 %13, 24*/
		main_12_14 = (main_12_13 >>> (32'd24 % 32));
end
always @(posedge clk) begin
	/* main: %12*/
	/*   %14 = lshr i32 %13, 24*/
	if ((cur_state == LEGUP_F_main_BB__12_17)) begin
		main_12_14_reg <= main_12_14;
		if (start == 1'b0 && ^(main_12_14) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_12_14_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %12*/
	/*   %15 = load i32* @ld_Incnt, align 4, !tbaa !5*/
		main_12_15 = memory_controller_out_b[31:0];
end
always @(posedge clk) begin
	/* main: %12*/
	/*   %15 = load i32* @ld_Incnt, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__12_17)) begin
		main_12_15_reg <= main_12_15;
		if (start == 1'b0 && ^(main_12_15) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_12_15_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %12*/
	/*   %16 = add nsw i32 %15, -200*/
		main_12_16 = (main_12_15 + -32'd200);
end
always @(posedge clk) begin
	/* main: %12*/
	/*   %16 = add nsw i32 %15, -200*/
	if ((cur_state == LEGUP_F_main_BB__12_17)) begin
		main_12_16_reg <= main_12_16;
		if (start == 1'b0 && ^(main_12_16) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_12_16_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %12*/
	/*   %17 = icmp slt i32 %16, 25*/
		main_12_17 = ($signed(main_12_16) < $signed(32'd25));
end
always @(posedge clk) begin
	/* main: %12*/
	/*   %17 = icmp slt i32 %16, 25*/
	if ((cur_state == LEGUP_F_main_BB__12_17)) begin
		main_12_17_reg <= main_12_17;
		if (start == 1'b0 && ^(main_12_17) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_12_17_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %18*/
	/*   %19 = load i8** @ld_Rdptr, align 4, !tbaa !1*/
		main_18_19 = memory_controller_out_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0];
end
always @(posedge clk) begin
	/* main: %18*/
	/*   %19 = load i8** @ld_Rdptr, align 4, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__18_21)) begin
		main_18_19_reg <= main_18_19;
		if (start == 1'b0 && ^(main_18_19) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_18_19_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %18*/
	/*   %20 = icmp ult i8* %19, getelementptr inbounds ([2048 x i8]* @ld_Rdbfr, i32 0, i32 2044)*/
		main_18_20 = (main_18_19 < (`TAG_g_ld_Rdbfr_a | (1 * 32'd2044)));
end
always @(posedge clk) begin
	/* main: %18*/
	/*   %20 = icmp ult i8* %19, getelementptr inbounds ([2048 x i8]* @ld_Rdbfr, i32 0, i32 2044)*/
	if ((cur_state == LEGUP_F_main_BB__18_21)) begin
		main_18_20_reg <= main_18_20;
		if (start == 1'b0 && ^(main_18_20) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_18_20_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %18*/
	/*   %21 = sub i32 224, %15*/
		main_18_21 = (32'd224 - main_12_15_reg);
end
always @(posedge clk) begin
	/* main: %18*/
	/*   %21 = sub i32 224, %15*/
	if ((cur_state == LEGUP_F_main_BB__18_19)) begin
		main_18_21_reg <= main_18_21;
		if (start == 1'b0 && ^(main_18_21) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_18_21_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader1.i.i.i.i.preheader*/
	/*   %22 = add i32 %15, -192*/
		main_preheader1iiiipreheader_22 = (main_12_15_reg + -32'd192);
end
always @(posedge clk) begin
	/* main: %.preheader1.i.i.i.i.preheader*/
	/*   %22 = add i32 %15, -192*/
	if ((cur_state == LEGUP_F_main_BB_preheader1iiiipreheader_22)) begin
		main_preheader1iiiipreheader_22_reg <= main_preheader1iiiipreheader_22;
		if (start == 1'b0 && ^(main_preheader1iiiipreheader_22) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheader1iiiipreheader_22_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader1.i.i.i.i*/
	/*   %indvar12 = phi i32 [ 0, %.preheader1.i.i.i.i.preheader ], [ %indvar.next13, %Fill_Buffer.exit.i.i.i.i ]*/
	if (((cur_state == LEGUP_F_main_BB_preheader1iiiipreheader_22) & (memory_controller_waitrequest == 1'd0))) begin
		main_preheader1iiii_indvar12 = 32'd0;
	end
	/* main: %.preheader1.i.i.i.i*/
	/*   %indvar12 = phi i32 [ 0, %.preheader1.i.i.i.i.preheader ], [ %indvar.next13, %Fill_Buffer.exit.i.i.i.i ]*/
	else /* if ((((cur_state == LEGUP_F_main_BB_Fill_Bufferexitiiii_30) & (memory_controller_waitrequest == 1'd0)) & (main_Fill_Bufferexitiiii_30 == 1'd1))) */ begin
		main_preheader1iiii_indvar12 = main_Fill_Bufferexitiiii_indvarnext13;
	end
end
always @(posedge clk) begin
	/* main: %.preheader1.i.i.i.i*/
	/*   %indvar12 = phi i32 [ 0, %.preheader1.i.i.i.i.preheader ], [ %indvar.next13, %Fill_Buffer.exit.i.i.i.i ]*/
	if (((cur_state == LEGUP_F_main_BB_preheader1iiiipreheader_22) & (memory_controller_waitrequest == 1'd0))) begin
		main_preheader1iiii_indvar12_reg <= main_preheader1iiii_indvar12;
		if (start == 1'b0 && ^(main_preheader1iiii_indvar12) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheader1iiii_indvar12_reg"); $finish; end
	end
	/* main: %.preheader1.i.i.i.i*/
	/*   %indvar12 = phi i32 [ 0, %.preheader1.i.i.i.i.preheader ], [ %indvar.next13, %Fill_Buffer.exit.i.i.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_Fill_Bufferexitiiii_30) & (memory_controller_waitrequest == 1'd0)) & (main_Fill_Bufferexitiiii_30 == 1'd1))) begin
		main_preheader1iiii_indvar12_reg <= main_preheader1iiii_indvar12;
		if (start == 1'b0 && ^(main_preheader1iiii_indvar12) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheader1iiii_indvar12_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader1.i.i.i.i*/
	/*   %23 = phi i8* [ %19, %.preheader1.i.i.i.i.preheader ], [ %29, %Fill_Buffer.exit.i.i.i.i ]*/
	if (((cur_state == LEGUP_F_main_BB_preheader1iiiipreheader_22) & (memory_controller_waitrequest == 1'd0))) begin
		main_preheader1iiii_23 = main_18_19_reg;
	end
	/* main: %.preheader1.i.i.i.i*/
	/*   %23 = phi i8* [ %19, %.preheader1.i.i.i.i.preheader ], [ %29, %Fill_Buffer.exit.i.i.i.i ]*/
	else /* if ((((cur_state == LEGUP_F_main_BB_Fill_Bufferexitiiii_30) & (memory_controller_waitrequest == 1'd0)) & (main_Fill_Bufferexitiiii_30 == 1'd1))) */ begin
		main_preheader1iiii_23 = main_Fill_Bufferexitiiii_29;
	end
end
always @(posedge clk) begin
	/* main: %.preheader1.i.i.i.i*/
	/*   %23 = phi i8* [ %19, %.preheader1.i.i.i.i.preheader ], [ %29, %Fill_Buffer.exit.i.i.i.i ]*/
	if (((cur_state == LEGUP_F_main_BB_preheader1iiiipreheader_22) & (memory_controller_waitrequest == 1'd0))) begin
		main_preheader1iiii_23_reg <= main_preheader1iiii_23;
		if (start == 1'b0 && ^(main_preheader1iiii_23) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheader1iiii_23_reg"); $finish; end
	end
	/* main: %.preheader1.i.i.i.i*/
	/*   %23 = phi i8* [ %19, %.preheader1.i.i.i.i.preheader ], [ %29, %Fill_Buffer.exit.i.i.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_Fill_Bufferexitiiii_30) & (memory_controller_waitrequest == 1'd0)) & (main_Fill_Bufferexitiiii_30 == 1'd1))) begin
		main_preheader1iiii_23_reg <= main_preheader1iiii_23;
		if (start == 1'b0 && ^(main_preheader1iiii_23) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheader1iiii_23_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader1.i.i.i.i*/
	/*   %24 = shl i32 %indvar12, 3*/
		main_preheader1iiii_24 = (main_preheader1iiii_indvar12_reg <<< (32'd3 % 32));
end
always @(posedge clk) begin
	/* main: %.preheader1.i.i.i.i*/
	/*   %24 = shl i32 %indvar12, 3*/
	if ((cur_state == LEGUP_F_main_BB_preheader1iiii_23)) begin
		main_preheader1iiii_24_reg <= main_preheader1iiii_24;
		if (start == 1'b0 && ^(main_preheader1iiii_24) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheader1iiii_24_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader1.i.i.i.i*/
	/*   %25 = add i32 %22, %24*/
		main_preheader1iiii_25 = (main_preheader1iiiipreheader_22_reg + main_preheader1iiii_24);
end
always @(posedge clk) begin
	/* main: %.preheader1.i.i.i.i*/
	/*   %25 = add i32 %22, %24*/
	if ((cur_state == LEGUP_F_main_BB_preheader1iiii_23)) begin
		main_preheader1iiii_25_reg <= main_preheader1iiii_25;
		if (start == 1'b0 && ^(main_preheader1iiii_25) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheader1iiii_25_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader1.i.i.i.i*/
	/*   %26 = icmp ult i8* %23, getelementptr inbounds ([2048 x i8]* @ld_Rdbfr, i32 1, i32 0)*/
		main_preheader1iiii_26 = (main_preheader1iiii_23_reg < (`TAG_g_ld_Rdbfr_a | (2048 * 32'd1)));
end
always @(posedge clk) begin
	/* main: %.preheader1.i.i.i.i*/
	/*   %26 = icmp ult i8* %23, getelementptr inbounds ([2048 x i8]* @ld_Rdbfr, i32 1, i32 0)*/
	if ((cur_state == LEGUP_F_main_BB_preheader1iiii_23)) begin
		main_preheader1iiii_26_reg <= main_preheader1iiii_26;
		if (start == 1'b0 && ^(main_preheader1iiii_26) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheader1iiii_26_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.lr.ph.i.i.i.i.i.i*/
	/*   %indvar6 = phi i32 [ 0, %.lr.ph.i.i.i.i.i.i.preheader ], [ %indvar.next7, %.lr.ph.i.i.i.i.i.i ]*/
	if (((cur_state == LEGUP_F_main_BB_lrphiiiiiipreheader_24) & (memory_controller_waitrequest == 1'd0))) begin
		main_lrphiiiiii_indvar6 = 32'd0;
	end
	/* main: %.lr.ph.i.i.i.i.i.i*/
	/*   %indvar6 = phi i32 [ 0, %.lr.ph.i.i.i.i.i.i.preheader ], [ %indvar.next7, %.lr.ph.i.i.i.i.i.i ]*/
	else /* if ((((cur_state == LEGUP_F_main_BB_lrphiiiiii_28) & (memory_controller_waitrequest == 1'd0)) & (main_lrphiiiiii_exitcond8_reg == 1'd0))) */ begin
		main_lrphiiiiii_indvar6 = main_lrphiiiiii_indvarnext7_reg;
	end
end
always @(posedge clk) begin
	/* main: %.lr.ph.i.i.i.i.i.i*/
	/*   %indvar6 = phi i32 [ 0, %.lr.ph.i.i.i.i.i.i.preheader ], [ %indvar.next7, %.lr.ph.i.i.i.i.i.i ]*/
	if (((cur_state == LEGUP_F_main_BB_lrphiiiiiipreheader_24) & (memory_controller_waitrequest == 1'd0))) begin
		main_lrphiiiiii_indvar6_reg <= main_lrphiiiiii_indvar6;
		if (start == 1'b0 && ^(main_lrphiiiiii_indvar6) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_lrphiiiiii_indvar6_reg"); $finish; end
	end
	/* main: %.lr.ph.i.i.i.i.i.i*/
	/*   %indvar6 = phi i32 [ 0, %.lr.ph.i.i.i.i.i.i.preheader ], [ %indvar.next7, %.lr.ph.i.i.i.i.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_lrphiiiiii_28) & (memory_controller_waitrequest == 1'd0)) & (main_lrphiiiiii_exitcond8_reg == 1'd0))) begin
		main_lrphiiiiii_indvar6_reg <= main_lrphiiiiii_indvar6;
		if (start == 1'b0 && ^(main_lrphiiiiii_indvar6) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_lrphiiiiii_indvar6_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.lr.ph.i.i.i.i.i.i*/
	/*   %p2.02.i.i.i.i.i.i = getelementptr [2048 x i8]* @inRdbfr, i32 0, i32 %indvar6*/
		main_lrphiiiiii_p202iiiiii = (`TAG_g_inRdbfr_a | (1 * main_lrphiiiiii_indvar6_reg));
end
always @(posedge clk) begin
	/* main: %.lr.ph.i.i.i.i.i.i*/
	/*   %p2.02.i.i.i.i.i.i = getelementptr [2048 x i8]* @inRdbfr, i32 0, i32 %indvar6*/
	if ((cur_state == LEGUP_F_main_BB_lrphiiiiii_25)) begin
		main_lrphiiiiii_p202iiiiii_reg <= main_lrphiiiiii_p202iiiiii;
		if (start == 1'b0 && ^(main_lrphiiiiii_p202iiiiii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_lrphiiiiii_p202iiiiii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.lr.ph.i.i.i.i.i.i*/
	/*   %p1.01.i.i.i.i.i.i = getelementptr [2048 x i8]* @ld_Rdbfr, i32 0, i32 %indvar6*/
		main_lrphiiiiii_p101iiiiii = (`TAG_g_ld_Rdbfr_a | (1 * main_lrphiiiiii_indvar6_reg));
end
always @(posedge clk) begin
	/* main: %.lr.ph.i.i.i.i.i.i*/
	/*   %p1.01.i.i.i.i.i.i = getelementptr [2048 x i8]* @ld_Rdbfr, i32 0, i32 %indvar6*/
	if ((cur_state == LEGUP_F_main_BB_lrphiiiiii_25)) begin
		main_lrphiiiiii_p101iiiiii_reg <= main_lrphiiiiii_p101iiiiii;
		if (start == 1'b0 && ^(main_lrphiiiiii_p101iiiiii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_lrphiiiiii_p101iiiiii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.lr.ph.i.i.i.i.i.i*/
	/*   %27 = load i8* %p2.02.i.i.i.i.i.i, align 1, !tbaa !7*/
		main_lrphiiiiii_27 = memory_controller_out_b[7:0];
end
always @(posedge clk) begin
	/* main: %.lr.ph.i.i.i.i.i.i*/
	/*   %27 = load i8* %p2.02.i.i.i.i.i.i, align 1, !tbaa !7*/
	if ((cur_state == LEGUP_F_main_BB_lrphiiiiii_27)) begin
		main_lrphiiiiii_27_reg <= main_lrphiiiiii_27;
		if (start == 1'b0 && ^(main_lrphiiiiii_27) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_lrphiiiiii_27_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.lr.ph.i.i.i.i.i.i*/
	/*   %indvar.next7 = add i32 %indvar6, 1*/
		main_lrphiiiiii_indvarnext7 = (main_lrphiiiiii_indvar6_reg + 32'd1);
end
always @(posedge clk) begin
	/* main: %.lr.ph.i.i.i.i.i.i*/
	/*   %indvar.next7 = add i32 %indvar6, 1*/
	if ((cur_state == LEGUP_F_main_BB_lrphiiiiii_25)) begin
		main_lrphiiiiii_indvarnext7_reg <= main_lrphiiiiii_indvarnext7;
		if (start == 1'b0 && ^(main_lrphiiiiii_indvarnext7) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_lrphiiiiii_indvarnext7_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.lr.ph.i.i.i.i.i.i*/
	/*   %exitcond8 = icmp eq i32 %indvar.next7, 2048*/
		main_lrphiiiiii_exitcond8 = (main_lrphiiiiii_indvarnext7 == 32'd2048);
end
always @(posedge clk) begin
	/* main: %.lr.ph.i.i.i.i.i.i*/
	/*   %exitcond8 = icmp eq i32 %indvar.next7, 2048*/
	if ((cur_state == LEGUP_F_main_BB_lrphiiiiii_25)) begin
		main_lrphiiiiii_exitcond8_reg <= main_lrphiiiiii_exitcond8;
		if (start == 1'b0 && ^(main_lrphiiiiii_exitcond8) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_lrphiiiiii_exitcond8_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %Fill_Buffer.exit.i.i.i.i*/
	/*   %28 = phi i8* [ %23, %.preheader1.i.i.i.i ], [ getelementptr inbounds ([2048 x i8]* @ld_Rdbfr, i32 0, i32 0), %Fill_Buffer.exit.i.i.i.i.loopexit ]*/
	if ((((cur_state == LEGUP_F_main_BB_preheader1iiii_23) & (memory_controller_waitrequest == 1'd0)) & (main_preheader1iiii_26 == 1'd1))) begin
		main_Fill_Bufferexitiiii_28 = main_preheader1iiii_23_reg;
	end
	/* main: %Fill_Buffer.exit.i.i.i.i*/
	/*   %28 = phi i8* [ %23, %.preheader1.i.i.i.i ], [ getelementptr inbounds ([2048 x i8]* @ld_Rdbfr, i32 0, i32 0), %Fill_Buffer.exit.i.i.i.i.loopexit ]*/
	else /* if (((cur_state == LEGUP_F_main_BB_Fill_Bufferexitiiiiloopexit_29) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_Fill_Bufferexitiiii_28 = `TAG_g_ld_Rdbfr_a;
	end
end
always @(posedge clk) begin
	/* main: %Fill_Buffer.exit.i.i.i.i*/
	/*   %28 = phi i8* [ %23, %.preheader1.i.i.i.i ], [ getelementptr inbounds ([2048 x i8]* @ld_Rdbfr, i32 0, i32 0), %Fill_Buffer.exit.i.i.i.i.loopexit ]*/
	if ((((cur_state == LEGUP_F_main_BB_preheader1iiii_23) & (memory_controller_waitrequest == 1'd0)) & (main_preheader1iiii_26 == 1'd1))) begin
		main_Fill_Bufferexitiiii_28_reg <= main_Fill_Bufferexitiiii_28;
		if (start == 1'b0 && ^(main_Fill_Bufferexitiiii_28) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_Fill_Bufferexitiiii_28_reg"); $finish; end
	end
	/* main: %Fill_Buffer.exit.i.i.i.i*/
	/*   %28 = phi i8* [ %23, %.preheader1.i.i.i.i ], [ getelementptr inbounds ([2048 x i8]* @ld_Rdbfr, i32 0, i32 0), %Fill_Buffer.exit.i.i.i.i.loopexit ]*/
	if (((cur_state == LEGUP_F_main_BB_Fill_Bufferexitiiiiloopexit_29) & (memory_controller_waitrequest == 1'd0))) begin
		main_Fill_Bufferexitiiii_28_reg <= main_Fill_Bufferexitiiii_28;
		if (start == 1'b0 && ^(main_Fill_Bufferexitiiii_28) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_Fill_Bufferexitiiii_28_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %Fill_Buffer.exit.i.i.i.i*/
	/*   %29 = getelementptr inbounds i8* %28, i32 1*/
		main_Fill_Bufferexitiiii_29 = (main_Fill_Bufferexitiiii_28_reg + (1 * 32'd1));
end
always @(posedge clk) begin
	/* main: %Fill_Buffer.exit.i.i.i.i*/
	/*   %29 = getelementptr inbounds i8* %28, i32 1*/
	if ((cur_state == LEGUP_F_main_BB_Fill_Bufferexitiiii_30)) begin
		main_Fill_Bufferexitiiii_29_reg <= main_Fill_Bufferexitiiii_29;
		if (start == 1'b0 && ^(main_Fill_Bufferexitiiii_29) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_Fill_Bufferexitiiii_29_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %Fill_Buffer.exit.i.i.i.i*/
	/*   %30 = icmp slt i32 %25, 25*/
		main_Fill_Bufferexitiiii_30 = ($signed(main_preheader1iiii_25_reg) < $signed(32'd25));
end
always @(posedge clk) begin
	/* main: %Fill_Buffer.exit.i.i.i.i*/
	/*   %30 = icmp slt i32 %25, 25*/
	if ((cur_state == LEGUP_F_main_BB_Fill_Bufferexitiiii_30)) begin
		main_Fill_Bufferexitiiii_30_reg <= main_Fill_Bufferexitiiii_30;
		if (start == 1'b0 && ^(main_Fill_Bufferexitiiii_30) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_Fill_Bufferexitiiii_30_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %Fill_Buffer.exit.i.i.i.i*/
	/*   %indvar.next13 = add i32 %indvar12, 1*/
		main_Fill_Bufferexitiiii_indvarnext13 = (main_preheader1iiii_indvar12_reg + 32'd1);
end
always @(posedge clk) begin
	/* main: %Fill_Buffer.exit.i.i.i.i*/
	/*   %indvar.next13 = add i32 %indvar12, 1*/
	if ((cur_state == LEGUP_F_main_BB_Fill_Bufferexitiiii_30)) begin
		main_Fill_Bufferexitiiii_indvarnext13_reg <= main_Fill_Bufferexitiiii_indvarnext13;
		if (start == 1'b0 && ^(main_Fill_Bufferexitiiii_indvarnext13) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_Fill_Bufferexitiiii_indvarnext13_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.loopexit.i.i.i.i*/
	/*   %31 = lshr i32 %21, 3*/
		main_loopexitiiii_31 = (main_18_21_reg >>> (32'd3 % 32));
end
always @(posedge clk) begin
	/* main: %.loopexit.i.i.i.i*/
	/*   %31 = lshr i32 %21, 3*/
	if ((cur_state == LEGUP_F_main_BB_loopexitiiii_31)) begin
		main_loopexitiiii_31_reg <= main_loopexitiiii_31;
		if (start == 1'b0 && ^(main_loopexitiiii_31) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_loopexitiiii_31_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.loopexit.i.i.i.i*/
	/*   %32 = add nuw nsw i32 %31, 1*/
		main_loopexitiiii_32 = (main_loopexitiiii_31 + 32'd1);
end
always @(posedge clk) begin
	/* main: %.loopexit.i.i.i.i*/
	/*   %32 = add nuw nsw i32 %31, 1*/
	if ((cur_state == LEGUP_F_main_BB_loopexitiiii_31)) begin
		main_loopexitiiii_32_reg <= main_loopexitiiii_32;
		if (start == 1'b0 && ^(main_loopexitiiii_32) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_loopexitiiii_32_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.loopexit.i.i.i.i*/
	/*   %scevgep30 = getelementptr i8* %19, i32 %32*/
		main_loopexitiiii_scevgep30 = (main_18_19_reg + (1 * main_loopexitiiii_32_reg));
end
always @(posedge clk) begin
	/* main: %.loopexit.i.i.i.i*/
	/*   %scevgep30 = getelementptr i8* %19, i32 %32*/
	if ((cur_state == LEGUP_F_main_BB_loopexitiiii_32)) begin
		main_loopexitiiii_scevgep30_reg <= main_loopexitiiii_scevgep30;
		if (start == 1'b0 && ^(main_loopexitiiii_scevgep30) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_loopexitiiii_scevgep30_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.loopexit.i.i.i.i*/
	/*   %33 = and i32 %21, -8*/
		main_loopexitiiii_33 = (main_18_21_reg & -32'd8);
end
always @(posedge clk) begin
	/* main: %.loopexit.i.i.i.i*/
	/*   %33 = and i32 %21, -8*/
	if ((cur_state == LEGUP_F_main_BB_loopexitiiii_31)) begin
		main_loopexitiiii_33_reg <= main_loopexitiiii_33;
		if (start == 1'b0 && ^(main_loopexitiiii_33) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_loopexitiiii_33_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.loopexit.i.i.i.i*/
	/*   %34 = add i32 %15, -192*/
		main_loopexitiiii_34 = (main_12_15_reg + -32'd192);
end
always @(posedge clk) begin
	/* main: %.loopexit.i.i.i.i*/
	/*   %34 = add i32 %15, -192*/
	if ((cur_state == LEGUP_F_main_BB_loopexitiiii_31)) begin
		main_loopexitiiii_34_reg <= main_loopexitiiii_34;
		if (start == 1'b0 && ^(main_loopexitiiii_34) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_loopexitiiii_34_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.loopexit.i.i.i.i*/
	/*   %35 = add i32 %34, %33*/
		main_loopexitiiii_35 = (main_loopexitiiii_34 + main_loopexitiiii_33);
end
always @(posedge clk) begin
	/* main: %.loopexit.i.i.i.i*/
	/*   %35 = add i32 %34, %33*/
	if ((cur_state == LEGUP_F_main_BB_loopexitiiii_31)) begin
		main_loopexitiiii_35_reg <= main_loopexitiiii_35;
		if (start == 1'b0 && ^(main_loopexitiiii_35) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_loopexitiiii_35_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.loopexit2.i.loopexit.i.i.i*/
	/*   %36 = and i32 %21, -8*/
		main_loopexit2iloopexitiii_36 = (main_18_21_reg & -32'd8);
end
always @(posedge clk) begin
	/* main: %.loopexit2.i.loopexit.i.i.i*/
	/*   %36 = and i32 %21, -8*/
	if ((cur_state == LEGUP_F_main_BB_loopexit2iloopexitiii_34)) begin
		main_loopexit2iloopexitiii_36_reg <= main_loopexit2iloopexitiii_36;
		if (start == 1'b0 && ^(main_loopexit2iloopexitiii_36) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_loopexit2iloopexitiii_36_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.loopexit2.i.loopexit.i.i.i*/
	/*   %37 = add i32 %15, -192*/
		main_loopexit2iloopexitiii_37 = (main_12_15_reg + -32'd192);
end
always @(posedge clk) begin
	/* main: %.loopexit2.i.loopexit.i.i.i*/
	/*   %37 = add i32 %15, -192*/
	if ((cur_state == LEGUP_F_main_BB_loopexit2iloopexitiii_34)) begin
		main_loopexit2iloopexitiii_37_reg <= main_loopexit2iloopexitiii_37;
		if (start == 1'b0 && ^(main_loopexit2iloopexitiii_37) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_loopexit2iloopexitiii_37_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.loopexit2.i.loopexit.i.i.i*/
	/*   %38 = add i32 %37, %36*/
		main_loopexit2iloopexitiii_38 = (main_loopexit2iloopexitiii_37 + main_loopexit2iloopexitiii_36);
end
always @(posedge clk) begin
	/* main: %.loopexit2.i.loopexit.i.i.i*/
	/*   %38 = add i32 %37, %36*/
	if ((cur_state == LEGUP_F_main_BB_loopexit2iloopexitiii_34)) begin
		main_loopexit2iloopexitiii_38_reg <= main_loopexit2iloopexitiii_38;
		if (start == 1'b0 && ^(main_loopexit2iloopexitiii_38) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_loopexit2iloopexitiii_38_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.loopexit2.i.i.i.i*/
	/*   %Incnt.2.i.i.i.i = phi i32 [ %35, %.loopexit.i.i.i.i ], [ %38, %.loopexit2.i.loopexit.i.i.i ]*/
	if (((cur_state == LEGUP_F_main_BB_loopexitiiii_33) & (memory_controller_waitrequest == 1'd0))) begin
		main_loopexit2iiii_Incnt2iiii = main_loopexitiiii_35_reg;
	end
	/* main: %.loopexit2.i.i.i.i*/
	/*   %Incnt.2.i.i.i.i = phi i32 [ %35, %.loopexit.i.i.i.i ], [ %38, %.loopexit2.i.loopexit.i.i.i ]*/
	else /* if (((cur_state == LEGUP_F_main_BB_loopexit2iloopexitiii_35) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_loopexit2iiii_Incnt2iiii = main_loopexit2iloopexitiii_38_reg;
	end
end
always @(posedge clk) begin
	/* main: %.loopexit2.i.i.i.i*/
	/*   %Incnt.2.i.i.i.i = phi i32 [ %35, %.loopexit.i.i.i.i ], [ %38, %.loopexit2.i.loopexit.i.i.i ]*/
	if (((cur_state == LEGUP_F_main_BB_loopexitiiii_33) & (memory_controller_waitrequest == 1'd0))) begin
		main_loopexit2iiii_Incnt2iiii_reg <= main_loopexit2iiii_Incnt2iiii;
		if (start == 1'b0 && ^(main_loopexit2iiii_Incnt2iiii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_loopexit2iiii_Incnt2iiii_reg"); $finish; end
	end
	/* main: %.loopexit2.i.i.i.i*/
	/*   %Incnt.2.i.i.i.i = phi i32 [ %35, %.loopexit.i.i.i.i ], [ %38, %.loopexit2.i.loopexit.i.i.i ]*/
	if (((cur_state == LEGUP_F_main_BB_loopexit2iloopexitiii_35) & (memory_controller_waitrequest == 1'd0))) begin
		main_loopexit2iiii_Incnt2iiii_reg <= main_loopexit2iiii_Incnt2iiii;
		if (start == 1'b0 && ^(main_loopexit2iiii_Incnt2iiii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_loopexit2iiii_Incnt2iiii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %Get_Bits.exit.i.i*/
	/*   %39 = icmp sgt i32 %10, 0*/
		main_Get_Bitsexitii_39 = ($signed(main_Get_Bitsexiti_10_reg) > $signed(32'd0));
end
always @(posedge clk) begin
	/* main: %Get_Bits.exit.i.i*/
	/*   %39 = icmp sgt i32 %10, 0*/
	if ((cur_state == LEGUP_F_main_BB_Get_Bitsexitii_38)) begin
		main_Get_Bitsexitii_39_reg <= main_Get_Bitsexitii_39;
		if (start == 1'b0 && ^(main_Get_Bitsexitii_39) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_Get_Bitsexitii_39_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %40*/
	/*   %41 = shl i32 %10, 8*/
		main_40_41 = (main_Get_Bitsexiti_10_reg <<< (32'd8 % 32));
end
always @(posedge clk) begin
	/* main: %40*/
	/*   %41 = shl i32 %10, 8*/
	if ((cur_state == LEGUP_F_main_BB__40_39)) begin
		main_40_41_reg <= main_40_41;
		if (start == 1'b0 && ^(main_40_41) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_40_41_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %40*/
	/*   %42 = or i32 %14, %41*/
		main_40_42 = (main_12_14_reg | main_40_41);
end
always @(posedge clk) begin
	/* main: %40*/
	/*   %42 = or i32 %14, %41*/
	if ((cur_state == LEGUP_F_main_BB__40_39)) begin
		main_40_42_reg <= main_40_42;
		if (start == 1'b0 && ^(main_40_42) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_40_42_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %40*/
	/*   %43 = add i32 %42, -210*/
		main_40_43 = (main_40_42 + -32'd210);
end
always @(posedge clk) begin
	/* main: %40*/
	/*   %43 = add i32 %42, -210*/
	if ((cur_state == LEGUP_F_main_BB__40_39)) begin
		main_40_43_reg <= main_40_43;
		if (start == 1'b0 && ^(main_40_43) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_40_43_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %40*/
	/*   %44 = icmp sgt i32 %43, 4095*/
		main_40_44 = ($signed(main_40_43) > $signed(32'd4095));
end
always @(posedge clk) begin
	/* main: %40*/
	/*   %44 = icmp sgt i32 %43, 4095*/
	if ((cur_state == LEGUP_F_main_BB__40_39)) begin
		main_40_44_reg <= main_40_44;
		if (start == 1'b0 && ^(main_40_44) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_40_44_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %40*/
	/*   %..i.i.i = select i1 %44, i32 0, i32 %43*/
		main_40_iii = (main_40_44 ? 32'd0 : main_40_43);
end
always @(posedge clk) begin
	/* main: %40*/
	/*   %..i.i.i = select i1 %44, i32 0, i32 %43*/
	if ((cur_state == LEGUP_F_main_BB__40_39)) begin
		main_40_iii_reg <= main_40_iii;
		if (start == 1'b0 && ^(main_40_iii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_40_iii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %45*/
	/*   %46 = icmp slt i32 %10, 0*/
		main_45_46 = ($signed(main_Get_Bitsexiti_10_reg) < $signed(32'd0));
end
always @(posedge clk) begin
	/* main: %45*/
	/*   %46 = icmp slt i32 %10, 0*/
	if ((cur_state == LEGUP_F_main_BB__45_40)) begin
		main_45_46_reg <= main_45_46;
		if (start == 1'b0 && ^(main_45_46) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_45_46_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %47*/
	/*   %48 = shl i32 %10, 8*/
		main_47_48 = (main_Get_Bitsexiti_10_reg <<< (32'd8 % 32));
end
always @(posedge clk) begin
	/* main: %47*/
	/*   %48 = shl i32 %10, 8*/
	if ((cur_state == LEGUP_F_main_BB__47_41)) begin
		main_47_48_reg <= main_47_48;
		if (start == 1'b0 && ^(main_47_48) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_47_48_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %47*/
	/*   %49 = xor i32 %48, -256*/
		main_47_49 = (main_47_48 ^ -32'd256);
end
always @(posedge clk) begin
	/* main: %47*/
	/*   %49 = xor i32 %48, -256*/
	if ((cur_state == LEGUP_F_main_BB__47_41)) begin
		main_47_49_reg <= main_47_49;
		if (start == 1'b0 && ^(main_47_49) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_47_49_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %47*/
	/*   %.neg1.i.i.i = xor i32 %14, -1*/
		main_47_neg1iii = (main_12_14_reg ^ -32'd1);
end
always @(posedge clk) begin
	/* main: %47*/
	/*   %.neg1.i.i.i = xor i32 %14, -1*/
	if ((cur_state == LEGUP_F_main_BB__47_41)) begin
		main_47_neg1iii_reg <= main_47_neg1iii;
		if (start == 1'b0 && ^(main_47_neg1iii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_47_neg1iii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %47*/
	/*   %.neg2.i.i.i = sub i32 %.neg1.i.i.i, %49*/
		main_47_neg2iii = (main_47_neg1iii - main_47_49);
end
always @(posedge clk) begin
	/* main: %47*/
	/*   %.neg2.i.i.i = sub i32 %.neg1.i.i.i, %49*/
	if ((cur_state == LEGUP_F_main_BB__47_41)) begin
		main_47_neg2iii_reg <= main_47_neg2iii;
		if (start == 1'b0 && ^(main_47_neg2iii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_47_neg2iii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %47*/
	/*   %50 = add i32 %.neg2.i.i.i, 45*/
		main_47_50 = (main_47_neg2iii + 32'd45);
end
always @(posedge clk) begin
	/* main: %47*/
	/*   %50 = add i32 %.neg2.i.i.i, 45*/
	if ((cur_state == LEGUP_F_main_BB__47_41)) begin
		main_47_50_reg <= main_47_50;
		if (start == 1'b0 && ^(main_47_50) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_47_50_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %47*/
	/*   %51 = icmp slt i32 %50, -4096*/
		main_47_51 = ($signed(main_47_50) < $signed(-32'd4096));
end
always @(posedge clk) begin
	/* main: %47*/
	/*   %51 = icmp slt i32 %50, -4096*/
	if ((cur_state == LEGUP_F_main_BB__47_41)) begin
		main_47_51_reg <= main_47_51;
		if (start == 1'b0 && ^(main_47_51) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_47_51_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %52*/
	/*   %53 = add i32 %.neg2.i.i.i, 8237*/
		main_52_53 = (main_47_neg2iii_reg + 32'd8237);
end
always @(posedge clk) begin
	/* main: %52*/
	/*   %53 = add i32 %.neg2.i.i.i, 8237*/
	if ((cur_state == LEGUP_F_main_BB__52_42)) begin
		main_52_53_reg <= main_52_53;
		if (start == 1'b0 && ^(main_52_53) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_52_53_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %54*/
	/*   %55 = add i32 %.neg2.i.i.i, -8147*/
		main_54_55 = (main_47_neg2iii_reg + -32'd8147);
end
always @(posedge clk) begin
	/* main: %54*/
	/*   %55 = add i32 %.neg2.i.i.i, -8147*/
	if ((cur_state == LEGUP_F_main_BB__54_43)) begin
		main_54_55_reg <= main_54_55;
		if (start == 1'b0 && ^(main_54_55) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_54_55_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %decode_motion_vector.exit.i.i*/
	/*   %vec.0.i.i.i = phi i32 [ %..i.i.i, %40 ], [ %53, %52 ], [ %55, %54 ], [ 45, %45 ], [ 45, %Get_Bits.exit.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_Get_Bitsexiti_14) & (memory_controller_waitrequest == 1'd0)) & (main_Get_Bitsexiti_11 == 1'd1))) begin
		main_decode_motion_vectorexitii_vec0iii = 32'd45;
	end
	/* main: %decode_motion_vector.exit.i.i*/
	/*   %vec.0.i.i.i = phi i32 [ %..i.i.i, %40 ], [ %53, %52 ], [ %55, %54 ], [ 45, %45 ], [ 45, %Get_Bits.exit.i ]*/
	else if (((cur_state == LEGUP_F_main_BB__40_39) & (memory_controller_waitrequest == 1'd0))) begin
		main_decode_motion_vectorexitii_vec0iii = main_40_iii;
	end
	/* main: %decode_motion_vector.exit.i.i*/
	/*   %vec.0.i.i.i = phi i32 [ %..i.i.i, %40 ], [ %53, %52 ], [ %55, %54 ], [ 45, %45 ], [ 45, %Get_Bits.exit.i ]*/
	else if ((((cur_state == LEGUP_F_main_BB__45_40) & (memory_controller_waitrequest == 1'd0)) & (main_45_46 == 1'd0))) begin
		main_decode_motion_vectorexitii_vec0iii = 32'd45;
	end
	/* main: %decode_motion_vector.exit.i.i*/
	/*   %vec.0.i.i.i = phi i32 [ %..i.i.i, %40 ], [ %53, %52 ], [ %55, %54 ], [ 45, %45 ], [ 45, %Get_Bits.exit.i ]*/
	else if (((cur_state == LEGUP_F_main_BB__52_42) & (memory_controller_waitrequest == 1'd0))) begin
		main_decode_motion_vectorexitii_vec0iii = main_52_53;
	end
	/* main: %decode_motion_vector.exit.i.i*/
	/*   %vec.0.i.i.i = phi i32 [ %..i.i.i, %40 ], [ %53, %52 ], [ %55, %54 ], [ 45, %45 ], [ 45, %Get_Bits.exit.i ]*/
	else /* if (((cur_state == LEGUP_F_main_BB__54_43) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_decode_motion_vectorexitii_vec0iii = main_54_55;
	end
end
always @(posedge clk) begin
	/* main: %decode_motion_vector.exit.i.i*/
	/*   %vec.0.i.i.i = phi i32 [ %..i.i.i, %40 ], [ %53, %52 ], [ %55, %54 ], [ 45, %45 ], [ 45, %Get_Bits.exit.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_Get_Bitsexiti_14) & (memory_controller_waitrequest == 1'd0)) & (main_Get_Bitsexiti_11 == 1'd1))) begin
		main_decode_motion_vectorexitii_vec0iii_reg <= main_decode_motion_vectorexitii_vec0iii;
		if (start == 1'b0 && ^(main_decode_motion_vectorexitii_vec0iii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_decode_motion_vectorexitii_vec0iii_reg"); $finish; end
	end
	/* main: %decode_motion_vector.exit.i.i*/
	/*   %vec.0.i.i.i = phi i32 [ %..i.i.i, %40 ], [ %53, %52 ], [ %55, %54 ], [ 45, %45 ], [ 45, %Get_Bits.exit.i ]*/
	if (((cur_state == LEGUP_F_main_BB__40_39) & (memory_controller_waitrequest == 1'd0))) begin
		main_decode_motion_vectorexitii_vec0iii_reg <= main_decode_motion_vectorexitii_vec0iii;
		if (start == 1'b0 && ^(main_decode_motion_vectorexitii_vec0iii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_decode_motion_vectorexitii_vec0iii_reg"); $finish; end
	end
	/* main: %decode_motion_vector.exit.i.i*/
	/*   %vec.0.i.i.i = phi i32 [ %..i.i.i, %40 ], [ %53, %52 ], [ %55, %54 ], [ 45, %45 ], [ 45, %Get_Bits.exit.i ]*/
	if ((((cur_state == LEGUP_F_main_BB__45_40) & (memory_controller_waitrequest == 1'd0)) & (main_45_46 == 1'd0))) begin
		main_decode_motion_vectorexitii_vec0iii_reg <= main_decode_motion_vectorexitii_vec0iii;
		if (start == 1'b0 && ^(main_decode_motion_vectorexitii_vec0iii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_decode_motion_vectorexitii_vec0iii_reg"); $finish; end
	end
	/* main: %decode_motion_vector.exit.i.i*/
	/*   %vec.0.i.i.i = phi i32 [ %..i.i.i, %40 ], [ %53, %52 ], [ %55, %54 ], [ 45, %45 ], [ 45, %Get_Bits.exit.i ]*/
	if (((cur_state == LEGUP_F_main_BB__52_42) & (memory_controller_waitrequest == 1'd0))) begin
		main_decode_motion_vectorexitii_vec0iii_reg <= main_decode_motion_vectorexitii_vec0iii;
		if (start == 1'b0 && ^(main_decode_motion_vectorexitii_vec0iii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_decode_motion_vectorexitii_vec0iii_reg"); $finish; end
	end
	/* main: %decode_motion_vector.exit.i.i*/
	/*   %vec.0.i.i.i = phi i32 [ %..i.i.i, %40 ], [ %53, %52 ], [ %55, %54 ], [ 45, %45 ], [ 45, %Get_Bits.exit.i ]*/
	if (((cur_state == LEGUP_F_main_BB__54_43) & (memory_controller_waitrequest == 1'd0))) begin
		main_decode_motion_vectorexitii_vec0iii_reg <= main_decode_motion_vectorexitii_vec0iii;
		if (start == 1'b0 && ^(main_decode_motion_vectorexitii_vec0iii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_decode_motion_vectorexitii_vec0iii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %decode_motion_vector.exit.i.i*/
	/*   %56 = call i32 @Get_motion_code() #2*/
		main_decode_motion_vectorexitii_56 = Get_motion_code_return_val_reg;
end
always @(posedge clk) begin
	/* main: %decode_motion_vector.exit.i.i*/
	/*   %56 = call i32 @Get_motion_code() #2*/
	if ((cur_state == LEGUP_function_call_45)) begin
		main_decode_motion_vectorexitii_56_reg <= main_decode_motion_vectorexitii_56;
		if (start == 1'b0 && ^(main_decode_motion_vectorexitii_56) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_decode_motion_vectorexitii_56_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %decode_motion_vector.exit.i.i*/
	/*   %57 = icmp eq i32 %56, 0*/
		main_decode_motion_vectorexitii_57 = (main_decode_motion_vectorexitii_56_reg == 32'd0);
end
always @(posedge clk) begin
	/* main: %decode_motion_vector.exit.i.i*/
	/*   %57 = icmp eq i32 %56, 0*/
	if ((cur_state == LEGUP_F_main_BB_decode_motion_vectorexitii_46)) begin
		main_decode_motion_vectorexitii_57_reg <= main_decode_motion_vectorexitii_57;
		if (start == 1'b0 && ^(main_decode_motion_vectorexitii_57) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_decode_motion_vectorexitii_57_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %58*/
	/*   %59 = load i32* @ld_Bfr, align 4, !tbaa !5*/
		main_58_59 = memory_controller_out_a[31:0];
end
always @(posedge clk) begin
	/* main: %58*/
	/*   %59 = load i32* @ld_Bfr, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__58_49)) begin
		main_58_59_reg <= main_58_59;
		if (start == 1'b0 && ^(main_58_59) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_58_59_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %58*/
	/*   %60 = lshr i32 %59, 24*/
		main_58_60 = (main_58_59 >>> (32'd24 % 32));
end
always @(posedge clk) begin
	/* main: %58*/
	/*   %60 = lshr i32 %59, 24*/
	if ((cur_state == LEGUP_F_main_BB__58_49)) begin
		main_58_60_reg <= main_58_60;
		if (start == 1'b0 && ^(main_58_60) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_58_60_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %58*/
	/*   %61 = load i32* @ld_Incnt, align 4, !tbaa !5*/
		main_58_61 = memory_controller_out_b[31:0];
end
always @(posedge clk) begin
	/* main: %58*/
	/*   %61 = load i32* @ld_Incnt, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__58_49)) begin
		main_58_61_reg <= main_58_61;
		if (start == 1'b0 && ^(main_58_61) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_58_61_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %58*/
	/*   %62 = add nsw i32 %61, -200*/
		main_58_62 = (main_58_61 + -32'd200);
end
always @(posedge clk) begin
	/* main: %58*/
	/*   %62 = add nsw i32 %61, -200*/
	if ((cur_state == LEGUP_F_main_BB__58_49)) begin
		main_58_62_reg <= main_58_62;
		if (start == 1'b0 && ^(main_58_62) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_58_62_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %58*/
	/*   %63 = icmp slt i32 %62, 25*/
		main_58_63 = ($signed(main_58_62) < $signed(32'd25));
end
always @(posedge clk) begin
	/* main: %58*/
	/*   %63 = icmp slt i32 %62, 25*/
	if ((cur_state == LEGUP_F_main_BB__58_49)) begin
		main_58_63_reg <= main_58_63;
		if (start == 1'b0 && ^(main_58_63) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_58_63_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %64*/
	/*   %65 = load i8** @ld_Rdptr, align 4, !tbaa !1*/
		main_64_65 = memory_controller_out_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0];
end
always @(posedge clk) begin
	/* main: %64*/
	/*   %65 = load i8** @ld_Rdptr, align 4, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__64_53)) begin
		main_64_65_reg <= main_64_65;
		if (start == 1'b0 && ^(main_64_65) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_64_65_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %64*/
	/*   %66 = icmp ult i8* %65, getelementptr inbounds ([2048 x i8]* @ld_Rdbfr, i32 0, i32 2044)*/
		main_64_66 = (main_64_65 < (`TAG_g_ld_Rdbfr_a | (1 * 32'd2044)));
end
always @(posedge clk) begin
	/* main: %64*/
	/*   %66 = icmp ult i8* %65, getelementptr inbounds ([2048 x i8]* @ld_Rdbfr, i32 0, i32 2044)*/
	if ((cur_state == LEGUP_F_main_BB__64_53)) begin
		main_64_66_reg <= main_64_66;
		if (start == 1'b0 && ^(main_64_66) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_64_66_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %64*/
	/*   %67 = sub i32 224, %61*/
		main_64_67 = (32'd224 - main_58_61_reg);
end
always @(posedge clk) begin
	/* main: %64*/
	/*   %67 = sub i32 224, %61*/
	if ((cur_state == LEGUP_F_main_BB__64_51)) begin
		main_64_67_reg <= main_64_67;
		if (start == 1'b0 && ^(main_64_67) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_64_67_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader1.i.i13.i.i.preheader*/
	/*   %68 = add i32 %61, -192*/
		main_preheader1ii13iipreheader_68 = (main_58_61_reg + -32'd192);
end
always @(posedge clk) begin
	/* main: %.preheader1.i.i13.i.i.preheader*/
	/*   %68 = add i32 %61, -192*/
	if ((cur_state == LEGUP_F_main_BB_preheader1ii13iipreheader_54)) begin
		main_preheader1ii13iipreheader_68_reg <= main_preheader1ii13iipreheader_68;
		if (start == 1'b0 && ^(main_preheader1ii13iipreheader_68) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheader1ii13iipreheader_68_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader1.i.i13.i.i*/
	/*   %indvar4 = phi i32 [ 0, %.preheader1.i.i13.i.i.preheader ], [ %indvar.next5, %Fill_Buffer.exit.i.i19.i.i ]*/
	if (((cur_state == LEGUP_F_main_BB_preheader1ii13iipreheader_54) & (memory_controller_waitrequest == 1'd0))) begin
		main_preheader1ii13ii_indvar4 = 32'd0;
	end
	/* main: %.preheader1.i.i13.i.i*/
	/*   %indvar4 = phi i32 [ 0, %.preheader1.i.i13.i.i.preheader ], [ %indvar.next5, %Fill_Buffer.exit.i.i19.i.i ]*/
	else /* if ((((cur_state == LEGUP_F_main_BB_Fill_Bufferexitii19ii_62) & (memory_controller_waitrequest == 1'd0)) & (main_Fill_Bufferexitii19ii_76 == 1'd1))) */ begin
		main_preheader1ii13ii_indvar4 = main_Fill_Bufferexitii19ii_indvarnext5;
	end
end
always @(posedge clk) begin
	/* main: %.preheader1.i.i13.i.i*/
	/*   %indvar4 = phi i32 [ 0, %.preheader1.i.i13.i.i.preheader ], [ %indvar.next5, %Fill_Buffer.exit.i.i19.i.i ]*/
	if (((cur_state == LEGUP_F_main_BB_preheader1ii13iipreheader_54) & (memory_controller_waitrequest == 1'd0))) begin
		main_preheader1ii13ii_indvar4_reg <= main_preheader1ii13ii_indvar4;
		if (start == 1'b0 && ^(main_preheader1ii13ii_indvar4) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheader1ii13ii_indvar4_reg"); $finish; end
	end
	/* main: %.preheader1.i.i13.i.i*/
	/*   %indvar4 = phi i32 [ 0, %.preheader1.i.i13.i.i.preheader ], [ %indvar.next5, %Fill_Buffer.exit.i.i19.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_Fill_Bufferexitii19ii_62) & (memory_controller_waitrequest == 1'd0)) & (main_Fill_Bufferexitii19ii_76 == 1'd1))) begin
		main_preheader1ii13ii_indvar4_reg <= main_preheader1ii13ii_indvar4;
		if (start == 1'b0 && ^(main_preheader1ii13ii_indvar4) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheader1ii13ii_indvar4_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader1.i.i13.i.i*/
	/*   %69 = phi i8* [ %65, %.preheader1.i.i13.i.i.preheader ], [ %75, %Fill_Buffer.exit.i.i19.i.i ]*/
	if (((cur_state == LEGUP_F_main_BB_preheader1ii13iipreheader_54) & (memory_controller_waitrequest == 1'd0))) begin
		main_preheader1ii13ii_69 = main_64_65_reg;
	end
	/* main: %.preheader1.i.i13.i.i*/
	/*   %69 = phi i8* [ %65, %.preheader1.i.i13.i.i.preheader ], [ %75, %Fill_Buffer.exit.i.i19.i.i ]*/
	else /* if ((((cur_state == LEGUP_F_main_BB_Fill_Bufferexitii19ii_62) & (memory_controller_waitrequest == 1'd0)) & (main_Fill_Bufferexitii19ii_76 == 1'd1))) */ begin
		main_preheader1ii13ii_69 = main_Fill_Bufferexitii19ii_75;
	end
end
always @(posedge clk) begin
	/* main: %.preheader1.i.i13.i.i*/
	/*   %69 = phi i8* [ %65, %.preheader1.i.i13.i.i.preheader ], [ %75, %Fill_Buffer.exit.i.i19.i.i ]*/
	if (((cur_state == LEGUP_F_main_BB_preheader1ii13iipreheader_54) & (memory_controller_waitrequest == 1'd0))) begin
		main_preheader1ii13ii_69_reg <= main_preheader1ii13ii_69;
		if (start == 1'b0 && ^(main_preheader1ii13ii_69) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheader1ii13ii_69_reg"); $finish; end
	end
	/* main: %.preheader1.i.i13.i.i*/
	/*   %69 = phi i8* [ %65, %.preheader1.i.i13.i.i.preheader ], [ %75, %Fill_Buffer.exit.i.i19.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_Fill_Bufferexitii19ii_62) & (memory_controller_waitrequest == 1'd0)) & (main_Fill_Bufferexitii19ii_76 == 1'd1))) begin
		main_preheader1ii13ii_69_reg <= main_preheader1ii13ii_69;
		if (start == 1'b0 && ^(main_preheader1ii13ii_69) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheader1ii13ii_69_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader1.i.i13.i.i*/
	/*   %70 = shl i32 %indvar4, 3*/
		main_preheader1ii13ii_70 = (main_preheader1ii13ii_indvar4_reg <<< (32'd3 % 32));
end
always @(posedge clk) begin
	/* main: %.preheader1.i.i13.i.i*/
	/*   %70 = shl i32 %indvar4, 3*/
	if ((cur_state == LEGUP_F_main_BB_preheader1ii13ii_55)) begin
		main_preheader1ii13ii_70_reg <= main_preheader1ii13ii_70;
		if (start == 1'b0 && ^(main_preheader1ii13ii_70) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheader1ii13ii_70_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader1.i.i13.i.i*/
	/*   %71 = add i32 %68, %70*/
		main_preheader1ii13ii_71 = (main_preheader1ii13iipreheader_68_reg + main_preheader1ii13ii_70);
end
always @(posedge clk) begin
	/* main: %.preheader1.i.i13.i.i*/
	/*   %71 = add i32 %68, %70*/
	if ((cur_state == LEGUP_F_main_BB_preheader1ii13ii_55)) begin
		main_preheader1ii13ii_71_reg <= main_preheader1ii13ii_71;
		if (start == 1'b0 && ^(main_preheader1ii13ii_71) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheader1ii13ii_71_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader1.i.i13.i.i*/
	/*   %72 = icmp ult i8* %69, getelementptr inbounds ([2048 x i8]* @ld_Rdbfr, i32 1, i32 0)*/
		main_preheader1ii13ii_72 = (main_preheader1ii13ii_69_reg < (`TAG_g_ld_Rdbfr_a | (2048 * 32'd1)));
end
always @(posedge clk) begin
	/* main: %.preheader1.i.i13.i.i*/
	/*   %72 = icmp ult i8* %69, getelementptr inbounds ([2048 x i8]* @ld_Rdbfr, i32 1, i32 0)*/
	if ((cur_state == LEGUP_F_main_BB_preheader1ii13ii_55)) begin
		main_preheader1ii13ii_72_reg <= main_preheader1ii13ii_72;
		if (start == 1'b0 && ^(main_preheader1ii13ii_72) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheader1ii13ii_72_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.lr.ph.i.i.i.i17.i.i*/
	/*   %indvar = phi i32 [ 0, %.lr.ph.i.i.i.i17.i.i.preheader ], [ %indvar.next, %.lr.ph.i.i.i.i17.i.i ]*/
	if (((cur_state == LEGUP_F_main_BB_lrphiiii17iipreheader_56) & (memory_controller_waitrequest == 1'd0))) begin
		main_lrphiiii17ii_indvar = 32'd0;
	end
	/* main: %.lr.ph.i.i.i.i17.i.i*/
	/*   %indvar = phi i32 [ 0, %.lr.ph.i.i.i.i17.i.i.preheader ], [ %indvar.next, %.lr.ph.i.i.i.i17.i.i ]*/
	else /* if ((((cur_state == LEGUP_F_main_BB_lrphiiii17ii_60) & (memory_controller_waitrequest == 1'd0)) & (main_lrphiiii17ii_exitcond_reg == 1'd0))) */ begin
		main_lrphiiii17ii_indvar = main_lrphiiii17ii_indvarnext_reg;
	end
end
always @(posedge clk) begin
	/* main: %.lr.ph.i.i.i.i17.i.i*/
	/*   %indvar = phi i32 [ 0, %.lr.ph.i.i.i.i17.i.i.preheader ], [ %indvar.next, %.lr.ph.i.i.i.i17.i.i ]*/
	if (((cur_state == LEGUP_F_main_BB_lrphiiii17iipreheader_56) & (memory_controller_waitrequest == 1'd0))) begin
		main_lrphiiii17ii_indvar_reg <= main_lrphiiii17ii_indvar;
		if (start == 1'b0 && ^(main_lrphiiii17ii_indvar) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_lrphiiii17ii_indvar_reg"); $finish; end
	end
	/* main: %.lr.ph.i.i.i.i17.i.i*/
	/*   %indvar = phi i32 [ 0, %.lr.ph.i.i.i.i17.i.i.preheader ], [ %indvar.next, %.lr.ph.i.i.i.i17.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_lrphiiii17ii_60) & (memory_controller_waitrequest == 1'd0)) & (main_lrphiiii17ii_exitcond_reg == 1'd0))) begin
		main_lrphiiii17ii_indvar_reg <= main_lrphiiii17ii_indvar;
		if (start == 1'b0 && ^(main_lrphiiii17ii_indvar) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_lrphiiii17ii_indvar_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.lr.ph.i.i.i.i17.i.i*/
	/*   %p2.02.i.i.i.i14.i.i = getelementptr [2048 x i8]* @inRdbfr, i32 0, i32 %indvar*/
		main_lrphiiii17ii_p202iiii14ii = (`TAG_g_inRdbfr_a | (1 * main_lrphiiii17ii_indvar_reg));
end
always @(posedge clk) begin
	/* main: %.lr.ph.i.i.i.i17.i.i*/
	/*   %p2.02.i.i.i.i14.i.i = getelementptr [2048 x i8]* @inRdbfr, i32 0, i32 %indvar*/
	if ((cur_state == LEGUP_F_main_BB_lrphiiii17ii_57)) begin
		main_lrphiiii17ii_p202iiii14ii_reg <= main_lrphiiii17ii_p202iiii14ii;
		if (start == 1'b0 && ^(main_lrphiiii17ii_p202iiii14ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_lrphiiii17ii_p202iiii14ii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.lr.ph.i.i.i.i17.i.i*/
	/*   %p1.01.i.i.i.i15.i.i = getelementptr [2048 x i8]* @ld_Rdbfr, i32 0, i32 %indvar*/
		main_lrphiiii17ii_p101iiii15ii = (`TAG_g_ld_Rdbfr_a | (1 * main_lrphiiii17ii_indvar_reg));
end
always @(posedge clk) begin
	/* main: %.lr.ph.i.i.i.i17.i.i*/
	/*   %p1.01.i.i.i.i15.i.i = getelementptr [2048 x i8]* @ld_Rdbfr, i32 0, i32 %indvar*/
	if ((cur_state == LEGUP_F_main_BB_lrphiiii17ii_57)) begin
		main_lrphiiii17ii_p101iiii15ii_reg <= main_lrphiiii17ii_p101iiii15ii;
		if (start == 1'b0 && ^(main_lrphiiii17ii_p101iiii15ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_lrphiiii17ii_p101iiii15ii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.lr.ph.i.i.i.i17.i.i*/
	/*   %73 = load i8* %p2.02.i.i.i.i14.i.i, align 1, !tbaa !7*/
		main_lrphiiii17ii_73 = memory_controller_out_a[7:0];
end
always @(posedge clk) begin
	/* main: %.lr.ph.i.i.i.i17.i.i*/
	/*   %73 = load i8* %p2.02.i.i.i.i14.i.i, align 1, !tbaa !7*/
	if ((cur_state == LEGUP_F_main_BB_lrphiiii17ii_59)) begin
		main_lrphiiii17ii_73_reg <= main_lrphiiii17ii_73;
		if (start == 1'b0 && ^(main_lrphiiii17ii_73) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_lrphiiii17ii_73_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.lr.ph.i.i.i.i17.i.i*/
	/*   %indvar.next = add i32 %indvar, 1*/
		main_lrphiiii17ii_indvarnext = (main_lrphiiii17ii_indvar_reg + 32'd1);
end
always @(posedge clk) begin
	/* main: %.lr.ph.i.i.i.i17.i.i*/
	/*   %indvar.next = add i32 %indvar, 1*/
	if ((cur_state == LEGUP_F_main_BB_lrphiiii17ii_57)) begin
		main_lrphiiii17ii_indvarnext_reg <= main_lrphiiii17ii_indvarnext;
		if (start == 1'b0 && ^(main_lrphiiii17ii_indvarnext) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_lrphiiii17ii_indvarnext_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.lr.ph.i.i.i.i17.i.i*/
	/*   %exitcond = icmp eq i32 %indvar.next, 2048*/
		main_lrphiiii17ii_exitcond = (main_lrphiiii17ii_indvarnext == 32'd2048);
end
always @(posedge clk) begin
	/* main: %.lr.ph.i.i.i.i17.i.i*/
	/*   %exitcond = icmp eq i32 %indvar.next, 2048*/
	if ((cur_state == LEGUP_F_main_BB_lrphiiii17ii_57)) begin
		main_lrphiiii17ii_exitcond_reg <= main_lrphiiii17ii_exitcond;
		if (start == 1'b0 && ^(main_lrphiiii17ii_exitcond) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_lrphiiii17ii_exitcond_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %Fill_Buffer.exit.i.i19.i.i*/
	/*   %74 = phi i8* [ %69, %.preheader1.i.i13.i.i ], [ getelementptr inbounds ([2048 x i8]* @ld_Rdbfr, i32 0, i32 0), %Fill_Buffer.exit.i.i19.i.i.loopexit ]*/
	if ((((cur_state == LEGUP_F_main_BB_preheader1ii13ii_55) & (memory_controller_waitrequest == 1'd0)) & (main_preheader1ii13ii_72 == 1'd1))) begin
		main_Fill_Bufferexitii19ii_74 = main_preheader1ii13ii_69_reg;
	end
	/* main: %Fill_Buffer.exit.i.i19.i.i*/
	/*   %74 = phi i8* [ %69, %.preheader1.i.i13.i.i ], [ getelementptr inbounds ([2048 x i8]* @ld_Rdbfr, i32 0, i32 0), %Fill_Buffer.exit.i.i19.i.i.loopexit ]*/
	else /* if (((cur_state == LEGUP_F_main_BB_Fill_Bufferexitii19iiloopexit_61) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_Fill_Bufferexitii19ii_74 = `TAG_g_ld_Rdbfr_a;
	end
end
always @(posedge clk) begin
	/* main: %Fill_Buffer.exit.i.i19.i.i*/
	/*   %74 = phi i8* [ %69, %.preheader1.i.i13.i.i ], [ getelementptr inbounds ([2048 x i8]* @ld_Rdbfr, i32 0, i32 0), %Fill_Buffer.exit.i.i19.i.i.loopexit ]*/
	if ((((cur_state == LEGUP_F_main_BB_preheader1ii13ii_55) & (memory_controller_waitrequest == 1'd0)) & (main_preheader1ii13ii_72 == 1'd1))) begin
		main_Fill_Bufferexitii19ii_74_reg <= main_Fill_Bufferexitii19ii_74;
		if (start == 1'b0 && ^(main_Fill_Bufferexitii19ii_74) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_Fill_Bufferexitii19ii_74_reg"); $finish; end
	end
	/* main: %Fill_Buffer.exit.i.i19.i.i*/
	/*   %74 = phi i8* [ %69, %.preheader1.i.i13.i.i ], [ getelementptr inbounds ([2048 x i8]* @ld_Rdbfr, i32 0, i32 0), %Fill_Buffer.exit.i.i19.i.i.loopexit ]*/
	if (((cur_state == LEGUP_F_main_BB_Fill_Bufferexitii19iiloopexit_61) & (memory_controller_waitrequest == 1'd0))) begin
		main_Fill_Bufferexitii19ii_74_reg <= main_Fill_Bufferexitii19ii_74;
		if (start == 1'b0 && ^(main_Fill_Bufferexitii19ii_74) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_Fill_Bufferexitii19ii_74_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %Fill_Buffer.exit.i.i19.i.i*/
	/*   %75 = getelementptr inbounds i8* %74, i32 1*/
		main_Fill_Bufferexitii19ii_75 = (main_Fill_Bufferexitii19ii_74_reg + (1 * 32'd1));
end
always @(posedge clk) begin
	/* main: %Fill_Buffer.exit.i.i19.i.i*/
	/*   %75 = getelementptr inbounds i8* %74, i32 1*/
	if ((cur_state == LEGUP_F_main_BB_Fill_Bufferexitii19ii_62)) begin
		main_Fill_Bufferexitii19ii_75_reg <= main_Fill_Bufferexitii19ii_75;
		if (start == 1'b0 && ^(main_Fill_Bufferexitii19ii_75) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_Fill_Bufferexitii19ii_75_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %Fill_Buffer.exit.i.i19.i.i*/
	/*   %76 = icmp slt i32 %71, 25*/
		main_Fill_Bufferexitii19ii_76 = ($signed(main_preheader1ii13ii_71_reg) < $signed(32'd25));
end
always @(posedge clk) begin
	/* main: %Fill_Buffer.exit.i.i19.i.i*/
	/*   %76 = icmp slt i32 %71, 25*/
	if ((cur_state == LEGUP_F_main_BB_Fill_Bufferexitii19ii_62)) begin
		main_Fill_Bufferexitii19ii_76_reg <= main_Fill_Bufferexitii19ii_76;
		if (start == 1'b0 && ^(main_Fill_Bufferexitii19ii_76) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_Fill_Bufferexitii19ii_76_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %Fill_Buffer.exit.i.i19.i.i*/
	/*   %indvar.next5 = add i32 %indvar4, 1*/
		main_Fill_Bufferexitii19ii_indvarnext5 = (main_preheader1ii13ii_indvar4_reg + 32'd1);
end
always @(posedge clk) begin
	/* main: %Fill_Buffer.exit.i.i19.i.i*/
	/*   %indvar.next5 = add i32 %indvar4, 1*/
	if ((cur_state == LEGUP_F_main_BB_Fill_Bufferexitii19ii_62)) begin
		main_Fill_Bufferexitii19ii_indvarnext5_reg <= main_Fill_Bufferexitii19ii_indvarnext5;
		if (start == 1'b0 && ^(main_Fill_Bufferexitii19ii_indvarnext5) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_Fill_Bufferexitii19ii_indvarnext5_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.loopexit.i.i20.i.i*/
	/*   %77 = lshr i32 %67, 3*/
		main_loopexitii20ii_77 = (main_64_67_reg >>> (32'd3 % 32));
end
always @(posedge clk) begin
	/* main: %.loopexit.i.i20.i.i*/
	/*   %77 = lshr i32 %67, 3*/
	if ((cur_state == LEGUP_F_main_BB_loopexitii20ii_63)) begin
		main_loopexitii20ii_77_reg <= main_loopexitii20ii_77;
		if (start == 1'b0 && ^(main_loopexitii20ii_77) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_loopexitii20ii_77_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.loopexit.i.i20.i.i*/
	/*   %78 = add nuw nsw i32 %77, 1*/
		main_loopexitii20ii_78 = (main_loopexitii20ii_77 + 32'd1);
end
always @(posedge clk) begin
	/* main: %.loopexit.i.i20.i.i*/
	/*   %78 = add nuw nsw i32 %77, 1*/
	if ((cur_state == LEGUP_F_main_BB_loopexitii20ii_63)) begin
		main_loopexitii20ii_78_reg <= main_loopexitii20ii_78;
		if (start == 1'b0 && ^(main_loopexitii20ii_78) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_loopexitii20ii_78_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.loopexit.i.i20.i.i*/
	/*   %scevgep = getelementptr i8* %65, i32 %78*/
		main_loopexitii20ii_scevgep = (main_64_65_reg + (1 * main_loopexitii20ii_78_reg));
end
always @(posedge clk) begin
	/* main: %.loopexit.i.i20.i.i*/
	/*   %scevgep = getelementptr i8* %65, i32 %78*/
	if ((cur_state == LEGUP_F_main_BB_loopexitii20ii_64)) begin
		main_loopexitii20ii_scevgep_reg <= main_loopexitii20ii_scevgep;
		if (start == 1'b0 && ^(main_loopexitii20ii_scevgep) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_loopexitii20ii_scevgep_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.loopexit.i.i20.i.i*/
	/*   %79 = and i32 %67, -8*/
		main_loopexitii20ii_79 = (main_64_67_reg & -32'd8);
end
always @(posedge clk) begin
	/* main: %.loopexit.i.i20.i.i*/
	/*   %79 = and i32 %67, -8*/
	if ((cur_state == LEGUP_F_main_BB_loopexitii20ii_63)) begin
		main_loopexitii20ii_79_reg <= main_loopexitii20ii_79;
		if (start == 1'b0 && ^(main_loopexitii20ii_79) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_loopexitii20ii_79_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.loopexit.i.i20.i.i*/
	/*   %80 = add i32 %61, -192*/
		main_loopexitii20ii_80 = (main_58_61_reg + -32'd192);
end
always @(posedge clk) begin
	/* main: %.loopexit.i.i20.i.i*/
	/*   %80 = add i32 %61, -192*/
	if ((cur_state == LEGUP_F_main_BB_loopexitii20ii_63)) begin
		main_loopexitii20ii_80_reg <= main_loopexitii20ii_80;
		if (start == 1'b0 && ^(main_loopexitii20ii_80) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_loopexitii20ii_80_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.loopexit.i.i20.i.i*/
	/*   %81 = add i32 %80, %79*/
		main_loopexitii20ii_81 = (main_loopexitii20ii_80 + main_loopexitii20ii_79);
end
always @(posedge clk) begin
	/* main: %.loopexit.i.i20.i.i*/
	/*   %81 = add i32 %80, %79*/
	if ((cur_state == LEGUP_F_main_BB_loopexitii20ii_63)) begin
		main_loopexitii20ii_81_reg <= main_loopexitii20ii_81;
		if (start == 1'b0 && ^(main_loopexitii20ii_81) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_loopexitii20ii_81_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.loopexit2.i.loopexit.i21.i.i*/
	/*   %82 = and i32 %67, -8*/
		main_loopexit2iloopexiti21ii_82 = (main_64_67_reg & -32'd8);
end
always @(posedge clk) begin
	/* main: %.loopexit2.i.loopexit.i21.i.i*/
	/*   %82 = and i32 %67, -8*/
	if ((cur_state == LEGUP_F_main_BB_loopexit2iloopexiti21ii_66)) begin
		main_loopexit2iloopexiti21ii_82_reg <= main_loopexit2iloopexiti21ii_82;
		if (start == 1'b0 && ^(main_loopexit2iloopexiti21ii_82) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_loopexit2iloopexiti21ii_82_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.loopexit2.i.loopexit.i21.i.i*/
	/*   %83 = add i32 %61, -192*/
		main_loopexit2iloopexiti21ii_83 = (main_58_61_reg + -32'd192);
end
always @(posedge clk) begin
	/* main: %.loopexit2.i.loopexit.i21.i.i*/
	/*   %83 = add i32 %61, -192*/
	if ((cur_state == LEGUP_F_main_BB_loopexit2iloopexiti21ii_66)) begin
		main_loopexit2iloopexiti21ii_83_reg <= main_loopexit2iloopexiti21ii_83;
		if (start == 1'b0 && ^(main_loopexit2iloopexiti21ii_83) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_loopexit2iloopexiti21ii_83_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.loopexit2.i.loopexit.i21.i.i*/
	/*   %84 = add i32 %83, %82*/
		main_loopexit2iloopexiti21ii_84 = (main_loopexit2iloopexiti21ii_83 + main_loopexit2iloopexiti21ii_82);
end
always @(posedge clk) begin
	/* main: %.loopexit2.i.loopexit.i21.i.i*/
	/*   %84 = add i32 %83, %82*/
	if ((cur_state == LEGUP_F_main_BB_loopexit2iloopexiti21ii_66)) begin
		main_loopexit2iloopexiti21ii_84_reg <= main_loopexit2iloopexiti21ii_84;
		if (start == 1'b0 && ^(main_loopexit2iloopexiti21ii_84) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_loopexit2iloopexiti21ii_84_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.loopexit2.i.i23.i.i*/
	/*   %Incnt.2.i.i22.i.i = phi i32 [ %81, %.loopexit.i.i20.i.i ], [ %84, %.loopexit2.i.loopexit.i21.i.i ]*/
	if (((cur_state == LEGUP_F_main_BB_loopexitii20ii_65) & (memory_controller_waitrequest == 1'd0))) begin
		main_loopexit2ii23ii_Incnt2ii22ii = main_loopexitii20ii_81_reg;
	end
	/* main: %.loopexit2.i.i23.i.i*/
	/*   %Incnt.2.i.i22.i.i = phi i32 [ %81, %.loopexit.i.i20.i.i ], [ %84, %.loopexit2.i.loopexit.i21.i.i ]*/
	else /* if (((cur_state == LEGUP_F_main_BB_loopexit2iloopexiti21ii_67) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_loopexit2ii23ii_Incnt2ii22ii = main_loopexit2iloopexiti21ii_84_reg;
	end
end
always @(posedge clk) begin
	/* main: %.loopexit2.i.i23.i.i*/
	/*   %Incnt.2.i.i22.i.i = phi i32 [ %81, %.loopexit.i.i20.i.i ], [ %84, %.loopexit2.i.loopexit.i21.i.i ]*/
	if (((cur_state == LEGUP_F_main_BB_loopexitii20ii_65) & (memory_controller_waitrequest == 1'd0))) begin
		main_loopexit2ii23ii_Incnt2ii22ii_reg <= main_loopexit2ii23ii_Incnt2ii22ii;
		if (start == 1'b0 && ^(main_loopexit2ii23ii_Incnt2ii22ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_loopexit2ii23ii_Incnt2ii22ii_reg"); $finish; end
	end
	/* main: %.loopexit2.i.i23.i.i*/
	/*   %Incnt.2.i.i22.i.i = phi i32 [ %81, %.loopexit.i.i20.i.i ], [ %84, %.loopexit2.i.loopexit.i21.i.i ]*/
	if (((cur_state == LEGUP_F_main_BB_loopexit2iloopexiti21ii_67) & (memory_controller_waitrequest == 1'd0))) begin
		main_loopexit2ii23ii_Incnt2ii22ii_reg <= main_loopexit2ii23ii_Incnt2ii22ii;
		if (start == 1'b0 && ^(main_loopexit2ii23ii_Incnt2ii22ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_loopexit2ii23ii_Incnt2ii22ii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %Get_Bits.exit24.i.i*/
	/*   %85 = icmp sgt i32 %56, 0*/
		main_Get_Bitsexit24ii_85 = ($signed(main_decode_motion_vectorexitii_56_reg) > $signed(32'd0));
end
always @(posedge clk) begin
	/* main: %Get_Bits.exit24.i.i*/
	/*   %85 = icmp sgt i32 %56, 0*/
	if ((cur_state == LEGUP_F_main_BB_Get_Bitsexit24ii_70)) begin
		main_Get_Bitsexit24ii_85_reg <= main_Get_Bitsexit24ii_85;
		if (start == 1'b0 && ^(main_Get_Bitsexit24ii_85) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_Get_Bitsexit24ii_85_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %86*/
	/*   %87 = shl i32 %56, 8*/
		main_86_87 = (main_decode_motion_vectorexitii_56_reg <<< (32'd8 % 32));
end
always @(posedge clk) begin
	/* main: %86*/
	/*   %87 = shl i32 %56, 8*/
	if ((cur_state == LEGUP_F_main_BB__86_71)) begin
		main_86_87_reg <= main_86_87;
		if (start == 1'b0 && ^(main_86_87) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_86_87_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %86*/
	/*   %88 = or i32 %60, %87*/
		main_86_88 = (main_58_60_reg | main_86_87);
end
always @(posedge clk) begin
	/* main: %86*/
	/*   %88 = or i32 %60, %87*/
	if ((cur_state == LEGUP_F_main_BB__86_71)) begin
		main_86_88_reg <= main_86_88;
		if (start == 1'b0 && ^(main_86_88) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_86_88_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %86*/
	/*   %89 = add i32 %88, -152*/
		main_86_89 = (main_86_88 + -32'd152);
end
always @(posedge clk) begin
	/* main: %86*/
	/*   %89 = add i32 %88, -152*/
	if ((cur_state == LEGUP_F_main_BB__86_71)) begin
		main_86_89_reg <= main_86_89;
		if (start == 1'b0 && ^(main_86_89) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_86_89_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %86*/
	/*   %90 = icmp sgt i32 %89, 4095*/
		main_86_90 = ($signed(main_86_89) > $signed(32'd4095));
end
always @(posedge clk) begin
	/* main: %86*/
	/*   %90 = icmp sgt i32 %89, 4095*/
	if ((cur_state == LEGUP_F_main_BB__86_71)) begin
		main_86_90_reg <= main_86_90;
		if (start == 1'b0 && ^(main_86_90) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_86_90_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %86*/
	/*   %..i4.i.i = select i1 %90, i32 0, i32 %89*/
		main_86_i4ii = (main_86_90 ? 32'd0 : main_86_89);
end
always @(posedge clk) begin
	/* main: %86*/
	/*   %..i4.i.i = select i1 %90, i32 0, i32 %89*/
	if ((cur_state == LEGUP_F_main_BB__86_71)) begin
		main_86_i4ii_reg <= main_86_i4ii;
		if (start == 1'b0 && ^(main_86_i4ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_86_i4ii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %91*/
	/*   %92 = icmp slt i32 %56, 0*/
		main_91_92 = ($signed(main_decode_motion_vectorexitii_56_reg) < $signed(32'd0));
end
always @(posedge clk) begin
	/* main: %91*/
	/*   %92 = icmp slt i32 %56, 0*/
	if ((cur_state == LEGUP_F_main_BB__91_72)) begin
		main_91_92_reg <= main_91_92;
		if (start == 1'b0 && ^(main_91_92) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_91_92_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %93*/
	/*   %94 = shl i32 %56, 8*/
		main_93_94 = (main_decode_motion_vectorexitii_56_reg <<< (32'd8 % 32));
end
always @(posedge clk) begin
	/* main: %93*/
	/*   %94 = shl i32 %56, 8*/
	if ((cur_state == LEGUP_F_main_BB__93_73)) begin
		main_93_94_reg <= main_93_94;
		if (start == 1'b0 && ^(main_93_94) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_93_94_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %93*/
	/*   %95 = xor i32 %94, -256*/
		main_93_95 = (main_93_94 ^ -32'd256);
end
always @(posedge clk) begin
	/* main: %93*/
	/*   %95 = xor i32 %94, -256*/
	if ((cur_state == LEGUP_F_main_BB__93_73)) begin
		main_93_95_reg <= main_93_95;
		if (start == 1'b0 && ^(main_93_95) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_93_95_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %93*/
	/*   %.neg1.i5.i.i = xor i32 %60, -1*/
		main_93_neg1i5ii = (main_58_60_reg ^ -32'd1);
end
always @(posedge clk) begin
	/* main: %93*/
	/*   %.neg1.i5.i.i = xor i32 %60, -1*/
	if ((cur_state == LEGUP_F_main_BB__93_73)) begin
		main_93_neg1i5ii_reg <= main_93_neg1i5ii;
		if (start == 1'b0 && ^(main_93_neg1i5ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_93_neg1i5ii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %93*/
	/*   %.neg2.i6.i.i = sub i32 %.neg1.i5.i.i, %95*/
		main_93_neg2i6ii = (main_93_neg1i5ii - main_93_95);
end
always @(posedge clk) begin
	/* main: %93*/
	/*   %.neg2.i6.i.i = sub i32 %.neg1.i5.i.i, %95*/
	if ((cur_state == LEGUP_F_main_BB__93_73)) begin
		main_93_neg2i6ii_reg <= main_93_neg2i6ii;
		if (start == 1'b0 && ^(main_93_neg2i6ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_93_neg2i6ii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %93*/
	/*   %96 = add i32 %.neg2.i6.i.i, 103*/
		main_93_96 = (main_93_neg2i6ii + 32'd103);
end
always @(posedge clk) begin
	/* main: %93*/
	/*   %96 = add i32 %.neg2.i6.i.i, 103*/
	if ((cur_state == LEGUP_F_main_BB__93_73)) begin
		main_93_96_reg <= main_93_96;
		if (start == 1'b0 && ^(main_93_96) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_93_96_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %93*/
	/*   %97 = icmp slt i32 %96, -4096*/
		main_93_97 = ($signed(main_93_96) < $signed(-32'd4096));
end
always @(posedge clk) begin
	/* main: %93*/
	/*   %97 = icmp slt i32 %96, -4096*/
	if ((cur_state == LEGUP_F_main_BB__93_73)) begin
		main_93_97_reg <= main_93_97;
		if (start == 1'b0 && ^(main_93_97) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_93_97_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %98*/
	/*   %99 = add i32 %.neg2.i6.i.i, 8295*/
		main_98_99 = (main_93_neg2i6ii_reg + 32'd8295);
end
always @(posedge clk) begin
	/* main: %98*/
	/*   %99 = add i32 %.neg2.i6.i.i, 8295*/
	if ((cur_state == LEGUP_F_main_BB__98_74)) begin
		main_98_99_reg <= main_98_99;
		if (start == 1'b0 && ^(main_98_99) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_98_99_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %100*/
	/*   %101 = add i32 %.neg2.i6.i.i, -8089*/
		main_100_101 = (main_93_neg2i6ii_reg + -32'd8089);
end
always @(posedge clk) begin
	/* main: %100*/
	/*   %101 = add i32 %.neg2.i6.i.i, -8089*/
	if ((cur_state == LEGUP_F_main_BB__100_75)) begin
		main_100_101_reg <= main_100_101;
		if (start == 1'b0 && ^(main_100_101) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_100_101_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %motion_vectors.exit*/
	/*   %vec.0.i7.i.i = phi i32 [ %..i4.i.i, %86 ], [ %99, %98 ], [ %101, %100 ], [ 103, %91 ], [ 103, %decode_motion_vector.exit.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_decode_motion_vectorexitii_46) & (memory_controller_waitrequest == 1'd0)) & (main_decode_motion_vectorexitii_57 == 1'd1))) begin
		main_motion_vectorsexit_vec0i7ii = 32'd103;
	end
	/* main: %motion_vectors.exit*/
	/*   %vec.0.i7.i.i = phi i32 [ %..i4.i.i, %86 ], [ %99, %98 ], [ %101, %100 ], [ 103, %91 ], [ 103, %decode_motion_vector.exit.i.i ]*/
	else if (((cur_state == LEGUP_F_main_BB__86_71) & (memory_controller_waitrequest == 1'd0))) begin
		main_motion_vectorsexit_vec0i7ii = main_86_i4ii;
	end
	/* main: %motion_vectors.exit*/
	/*   %vec.0.i7.i.i = phi i32 [ %..i4.i.i, %86 ], [ %99, %98 ], [ %101, %100 ], [ 103, %91 ], [ 103, %decode_motion_vector.exit.i.i ]*/
	else if ((((cur_state == LEGUP_F_main_BB__91_72) & (memory_controller_waitrequest == 1'd0)) & (main_91_92 == 1'd0))) begin
		main_motion_vectorsexit_vec0i7ii = 32'd103;
	end
	/* main: %motion_vectors.exit*/
	/*   %vec.0.i7.i.i = phi i32 [ %..i4.i.i, %86 ], [ %99, %98 ], [ %101, %100 ], [ 103, %91 ], [ 103, %decode_motion_vector.exit.i.i ]*/
	else if (((cur_state == LEGUP_F_main_BB__98_74) & (memory_controller_waitrequest == 1'd0))) begin
		main_motion_vectorsexit_vec0i7ii = main_98_99;
	end
	/* main: %motion_vectors.exit*/
	/*   %vec.0.i7.i.i = phi i32 [ %..i4.i.i, %86 ], [ %99, %98 ], [ %101, %100 ], [ 103, %91 ], [ 103, %decode_motion_vector.exit.i.i ]*/
	else /* if (((cur_state == LEGUP_F_main_BB__100_75) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_motion_vectorsexit_vec0i7ii = main_100_101;
	end
end
always @(posedge clk) begin
	/* main: %motion_vectors.exit*/
	/*   %vec.0.i7.i.i = phi i32 [ %..i4.i.i, %86 ], [ %99, %98 ], [ %101, %100 ], [ 103, %91 ], [ 103, %decode_motion_vector.exit.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_decode_motion_vectorexitii_46) & (memory_controller_waitrequest == 1'd0)) & (main_decode_motion_vectorexitii_57 == 1'd1))) begin
		main_motion_vectorsexit_vec0i7ii_reg <= main_motion_vectorsexit_vec0i7ii;
		if (start == 1'b0 && ^(main_motion_vectorsexit_vec0i7ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_motion_vectorsexit_vec0i7ii_reg"); $finish; end
	end
	/* main: %motion_vectors.exit*/
	/*   %vec.0.i7.i.i = phi i32 [ %..i4.i.i, %86 ], [ %99, %98 ], [ %101, %100 ], [ 103, %91 ], [ 103, %decode_motion_vector.exit.i.i ]*/
	if (((cur_state == LEGUP_F_main_BB__86_71) & (memory_controller_waitrequest == 1'd0))) begin
		main_motion_vectorsexit_vec0i7ii_reg <= main_motion_vectorsexit_vec0i7ii;
		if (start == 1'b0 && ^(main_motion_vectorsexit_vec0i7ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_motion_vectorsexit_vec0i7ii_reg"); $finish; end
	end
	/* main: %motion_vectors.exit*/
	/*   %vec.0.i7.i.i = phi i32 [ %..i4.i.i, %86 ], [ %99, %98 ], [ %101, %100 ], [ 103, %91 ], [ 103, %decode_motion_vector.exit.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB__91_72) & (memory_controller_waitrequest == 1'd0)) & (main_91_92 == 1'd0))) begin
		main_motion_vectorsexit_vec0i7ii_reg <= main_motion_vectorsexit_vec0i7ii;
		if (start == 1'b0 && ^(main_motion_vectorsexit_vec0i7ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_motion_vectorsexit_vec0i7ii_reg"); $finish; end
	end
	/* main: %motion_vectors.exit*/
	/*   %vec.0.i7.i.i = phi i32 [ %..i4.i.i, %86 ], [ %99, %98 ], [ %101, %100 ], [ 103, %91 ], [ 103, %decode_motion_vector.exit.i.i ]*/
	if (((cur_state == LEGUP_F_main_BB__98_74) & (memory_controller_waitrequest == 1'd0))) begin
		main_motion_vectorsexit_vec0i7ii_reg <= main_motion_vectorsexit_vec0i7ii;
		if (start == 1'b0 && ^(main_motion_vectorsexit_vec0i7ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_motion_vectorsexit_vec0i7ii_reg"); $finish; end
	end
	/* main: %motion_vectors.exit*/
	/*   %vec.0.i7.i.i = phi i32 [ %..i4.i.i, %86 ], [ %99, %98 ], [ %101, %100 ], [ 103, %91 ], [ 103, %decode_motion_vector.exit.i.i ]*/
	if (((cur_state == LEGUP_F_main_BB__100_75) & (memory_controller_waitrequest == 1'd0))) begin
		main_motion_vectorsexit_vec0i7ii_reg <= main_motion_vectorsexit_vec0i7ii;
		if (start == 1'b0 && ^(main_motion_vectorsexit_vec0i7ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_motion_vectorsexit_vec0i7ii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %motion_vectors.exit*/
	/*   %.mask.lobit = lshr i32 %3, 7*/
		main_motion_vectorsexit_masklobit = (main_Get_Bitsexiti_3_reg >>> (32'd7 % 32));
end
always @(posedge clk) begin
	/* main: %motion_vectors.exit*/
	/*   %.mask.lobit = lshr i32 %3, 7*/
	if ((cur_state == LEGUP_F_main_BB_motion_vectorsexit_76)) begin
		main_motion_vectorsexit_masklobit_reg <= main_motion_vectorsexit_masklobit;
		if (start == 1'b0 && ^(main_motion_vectorsexit_masklobit) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_motion_vectorsexit_masklobit_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %motion_vectors.exit*/
	/*   %102 = xor i32 %.mask.lobit, 1*/
		main_motion_vectorsexit_102 = (main_motion_vectorsexit_masklobit ^ 32'd1);
end
always @(posedge clk) begin
	/* main: %motion_vectors.exit*/
	/*   %102 = xor i32 %.mask.lobit, 1*/
	if ((cur_state == LEGUP_F_main_BB_motion_vectorsexit_76)) begin
		main_motion_vectorsexit_102_reg <= main_motion_vectorsexit_102;
		if (start == 1'b0 && ^(main_motion_vectorsexit_102) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_motion_vectorsexit_102_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %motion_vectors.exit*/
	/*   %103 = icmp eq i32 %vec.0.i.i.i, 1566*/
		main_motion_vectorsexit_103 = (main_decode_motion_vectorexitii_vec0iii_reg == 32'd1566);
end
always @(posedge clk) begin
	/* main: %motion_vectors.exit*/
	/*   %103 = icmp eq i32 %vec.0.i.i.i, 1566*/
	if ((cur_state == LEGUP_F_main_BB_motion_vectorsexit_76)) begin
		main_motion_vectorsexit_103_reg <= main_motion_vectorsexit_103;
		if (start == 1'b0 && ^(main_motion_vectorsexit_103) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_motion_vectorsexit_103_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %motion_vectors.exit*/
	/*   %104 = zext i1 %103 to i32*/
		main_motion_vectorsexit_104 = main_motion_vectorsexit_103;
end
always @(posedge clk) begin
	/* main: %motion_vectors.exit*/
	/*   %104 = zext i1 %103 to i32*/
	if ((cur_state == LEGUP_F_main_BB_motion_vectorsexit_76)) begin
		main_motion_vectorsexit_104_reg <= main_motion_vectorsexit_104;
		if (start == 1'b0 && ^(main_motion_vectorsexit_104) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_motion_vectorsexit_104_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %motion_vectors.exit*/
	/*   %105 = add nuw nsw i32 %104, %102*/
		main_motion_vectorsexit_105 = (main_motion_vectorsexit_104 + main_motion_vectorsexit_102);
end
always @(posedge clk) begin
	/* main: %motion_vectors.exit*/
	/*   %105 = add nuw nsw i32 %104, %102*/
	if ((cur_state == LEGUP_F_main_BB_motion_vectorsexit_76)) begin
		main_motion_vectorsexit_105_reg <= main_motion_vectorsexit_105;
		if (start == 1'b0 && ^(main_motion_vectorsexit_105) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_motion_vectorsexit_105_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %motion_vectors.exit*/
	/*   %..i.i.mask = and i32 %vec.0.i7.i.i, 2147483647*/
		main_motion_vectorsexit_iimask = (main_motion_vectorsexit_vec0i7ii_reg & 32'd2147483647);
end
always @(posedge clk) begin
	/* main: %motion_vectors.exit*/
	/*   %..i.i.mask = and i32 %vec.0.i7.i.i, 2147483647*/
	if ((cur_state == LEGUP_F_main_BB_motion_vectorsexit_76)) begin
		main_motion_vectorsexit_iimask_reg <= main_motion_vectorsexit_iimask;
		if (start == 1'b0 && ^(main_motion_vectorsexit_iimask) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_motion_vectorsexit_iimask_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %motion_vectors.exit*/
	/*   %106 = icmp eq i32 %..i.i.mask, 103*/
		main_motion_vectorsexit_106 = (main_motion_vectorsexit_iimask == 32'd103);
end
always @(posedge clk) begin
	/* main: %motion_vectors.exit*/
	/*   %106 = icmp eq i32 %..i.i.mask, 103*/
	if ((cur_state == LEGUP_F_main_BB_motion_vectorsexit_76)) begin
		main_motion_vectorsexit_106_reg <= main_motion_vectorsexit_106;
		if (start == 1'b0 && ^(main_motion_vectorsexit_106) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_motion_vectorsexit_106_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %motion_vectors.exit*/
	/*   %107 = zext i1 %106 to i32*/
		main_motion_vectorsexit_107 = main_motion_vectorsexit_106;
end
always @(posedge clk) begin
	/* main: %motion_vectors.exit*/
	/*   %107 = zext i1 %106 to i32*/
	if ((cur_state == LEGUP_F_main_BB_motion_vectorsexit_76)) begin
		main_motion_vectorsexit_107_reg <= main_motion_vectorsexit_107;
		if (start == 1'b0 && ^(main_motion_vectorsexit_107) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_motion_vectorsexit_107_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %motion_vectors.exit*/
	/*   %108 = add nuw nsw i32 %107, %105*/
		main_motion_vectorsexit_108 = (main_motion_vectorsexit_107 + main_motion_vectorsexit_105);
end
always @(posedge clk) begin
	/* main: %motion_vectors.exit*/
	/*   %108 = add nuw nsw i32 %107, %105*/
	if ((cur_state == LEGUP_F_main_BB_motion_vectorsexit_76)) begin
		main_motion_vectorsexit_108_reg <= main_motion_vectorsexit_108;
		if (start == 1'b0 && ^(main_motion_vectorsexit_108) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_motion_vectorsexit_108_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %motion_vectors.exit*/
	/*   %109 = add nuw nsw i32 %108, 3*/
		main_motion_vectorsexit_109 = (main_motion_vectorsexit_108 + 32'd3);
end
always @(posedge clk) begin
	/* main: %motion_vectors.exit*/
	/*   %109 = add nuw nsw i32 %108, 3*/
	if ((cur_state == LEGUP_F_main_BB_motion_vectorsexit_76)) begin
		main_motion_vectorsexit_109_reg <= main_motion_vectorsexit_109;
		if (start == 1'b0 && ^(main_motion_vectorsexit_109) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_motion_vectorsexit_109_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %motion_vectors.exit*/
	/*   %110 = add nuw nsw i32 %102, %109*/
		main_motion_vectorsexit_110 = (main_motion_vectorsexit_102 + main_motion_vectorsexit_109);
end
always @(posedge clk) begin
	/* main: %motion_vectors.exit*/
	/*   %110 = add nuw nsw i32 %102, %109*/
	if ((cur_state == LEGUP_F_main_BB_motion_vectorsexit_76)) begin
		main_motion_vectorsexit_110_reg <= main_motion_vectorsexit_110;
		if (start == 1'b0 && ^(main_motion_vectorsexit_110) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_motion_vectorsexit_110_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %motion_vectors.exit*/
	/*   %111 = add nuw nsw i32 %104, %110*/
		main_motion_vectorsexit_111 = (main_motion_vectorsexit_104 + main_motion_vectorsexit_110);
end
always @(posedge clk) begin
	/* main: %motion_vectors.exit*/
	/*   %111 = add nuw nsw i32 %104, %110*/
	if ((cur_state == LEGUP_F_main_BB_motion_vectorsexit_76)) begin
		main_motion_vectorsexit_111_reg <= main_motion_vectorsexit_111;
		if (start == 1'b0 && ^(main_motion_vectorsexit_111) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_motion_vectorsexit_111_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %motion_vectors.exit*/
	/*   %112 = add nsw i32 %107, %111*/
		main_motion_vectorsexit_112 = (main_motion_vectorsexit_107 + main_motion_vectorsexit_111);
end
always @(posedge clk) begin
	/* main: %motion_vectors.exit*/
	/*   %112 = add nsw i32 %107, %111*/
	if ((cur_state == LEGUP_F_main_BB_motion_vectorsexit_76)) begin
		main_motion_vectorsexit_112_reg <= main_motion_vectorsexit_112;
		if (start == 1'b0 && ^(main_motion_vectorsexit_112) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_motion_vectorsexit_112_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %motion_vectors.exit*/
	/*   %113 = add nsw i32 %112, 3*/
		main_motion_vectorsexit_113 = (main_motion_vectorsexit_112 + 32'd3);
end
always @(posedge clk) begin
	/* main: %motion_vectors.exit*/
	/*   %113 = add nsw i32 %112, 3*/
	if ((cur_state == LEGUP_F_main_BB_motion_vectorsexit_76)) begin
		main_motion_vectorsexit_113_reg <= main_motion_vectorsexit_113;
		if (start == 1'b0 && ^(main_motion_vectorsexit_113) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_motion_vectorsexit_113_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %motion_vectors.exit*/
	/*   %115 = icmp eq i32 %113, 12*/
		main_motion_vectorsexit_115 = (main_motion_vectorsexit_113_reg == 32'd12);
end
always @(posedge clk) begin
	/* main: %motion_vectors.exit*/
	/*   %115 = icmp eq i32 %113, 12*/
	if ((cur_state == LEGUP_F_main_BB_motion_vectorsexit_77)) begin
		main_motion_vectorsexit_115_reg <= main_motion_vectorsexit_115;
		if (start == 1'b0 && ^(main_motion_vectorsexit_115) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_motion_vectorsexit_115_reg"); $finish; end
	end
end
always @(posedge clk) begin
	/* main: %Get_Bits.exit.i*/
	/*   %10 = call i32 @Get_motion_code() #2*/
	if ((cur_state == LEGUP_F_main_BB_Get_Bitsexiti_12)) begin
		Get_motion_code_start <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to Get_motion_code_start"); $finish; end
	end
	if ((cur_state == LEGUP_function_call_13)) begin
		Get_motion_code_start <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to Get_motion_code_start"); $finish; end
	end
	/* main: %decode_motion_vector.exit.i.i*/
	/*   %56 = call i32 @Get_motion_code() #2*/
	if ((cur_state == LEGUP_F_main_BB_decode_motion_vectorexitii_44)) begin
		Get_motion_code_start <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to Get_motion_code_start"); $finish; end
	end
	if ((cur_state == LEGUP_function_call_45)) begin
		Get_motion_code_start <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to Get_motion_code_start"); $finish; end
	end
end
always @(*) begin
	Get_motion_code_finish_final = Get_motion_code_finish_reg;
end
always @(posedge clk) begin
	if ((reset | (cur_state == LEGUP_F_main_BB_Get_Bitsexiti_12))) begin
		Get_motion_code_finish_reg <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to Get_motion_code_finish_reg"); $finish; end
	end
	if (Get_motion_code_finish) begin
		Get_motion_code_finish_reg <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to Get_motion_code_finish_reg"); $finish; end
	end
	if ((reset | (cur_state == LEGUP_F_main_BB_decode_motion_vectorexitii_44))) begin
		Get_motion_code_finish_reg <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to Get_motion_code_finish_reg"); $finish; end
	end
	if (Get_motion_code_finish) begin
		Get_motion_code_finish_reg <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to Get_motion_code_finish_reg"); $finish; end
	end
end
always @(posedge clk) begin
	if ((reset | (cur_state == LEGUP_F_main_BB_Get_Bitsexiti_12))) begin
		Get_motion_code_return_val_reg <= 0;
		if (start == 1'b0 && ^(0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to Get_motion_code_return_val_reg"); $finish; end
	end
	if (Get_motion_code_finish) begin
		Get_motion_code_return_val_reg <= Get_motion_code_return_val;
		if (start == 1'b0 && ^(Get_motion_code_return_val) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to Get_motion_code_return_val_reg"); $finish; end
	end
	if ((reset | (cur_state == LEGUP_F_main_BB_decode_motion_vectorexitii_44))) begin
		Get_motion_code_return_val_reg <= 0;
		if (start == 1'b0 && ^(0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to Get_motion_code_return_val_reg"); $finish; end
	end
	if (Get_motion_code_finish) begin
		Get_motion_code_return_val_reg <= Get_motion_code_return_val;
		if (start == 1'b0 && ^(Get_motion_code_return_val) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to Get_motion_code_return_val_reg"); $finish; end
	end
end
always @(*) begin
	legup_function_call = 1'd0;
	/* main: %Get_Bits.exit.i*/
	/*   %10 = call i32 @Get_motion_code() #2*/
	if ((cur_state == LEGUP_function_call_13)) begin
		legup_function_call = 1'd1;
	end
	/* main: %decode_motion_vector.exit.i.i*/
	/*   %56 = call i32 @Get_motion_code() #2*/
	if ((cur_state == LEGUP_function_call_45)) begin
		legup_function_call = 1'd1;
	end
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		finish <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
	/* main: %120*/
	/*   ret i32 %113*/
	if ((cur_state == LEGUP_F_main_BB__120_80)) begin
		finish <= (memory_controller_waitrequest == 1'd0);
		if (start == 1'b0 && ^((memory_controller_waitrequest == 1'd0)) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
end
always @(*) begin
	memory_controller_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_a = 1'd0;
	end
	/* main: %0*/
	/*   store i8* getelementptr inbounds ([2048 x i8]* @ld_Rdbfr, i32 1, i32 0), i8** @ld_Rdptr, align 4, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__0_1)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* main: %0*/
	/*   store i32 0, i32* @ld_Incnt, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__0_2)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* main: %.lr.ph.i.i.i.i*/
	/*   %1 = load i8* %p2.02.i.i.i.i, align 1, !tbaa !7*/
	if ((cur_state == LEGUP_F_main_BB_lrphiiii_4)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* main: %Get_Bits.exit.i*/
	/*   %2 = load i8* getelementptr inbounds ([2048 x i8]* @ld_Rdbfr, i32 0, i32 0), align 1, !tbaa !7*/
	if ((cur_state == LEGUP_F_main_BB_Get_Bitsexiti_8)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* main: %Get_Bits.exit.i*/
	/*   %.pre1.i = load i8* getelementptr inbounds ([2048 x i8]* @ld_Rdbfr, i32 0, i32 2), align 1, !tbaa !7*/
	if ((cur_state == LEGUP_F_main_BB_Get_Bitsexiti_9)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* main: %Get_Bits.exit.i*/
	/*   store i8* getelementptr inbounds ([2048 x i8]* @ld_Rdbfr, i32 0, i32 4), i8** @ld_Rdptr, align 4, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_Get_Bitsexiti_10)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* main: %Get_Bits.exit.i*/
	/*   store i32 %9, i32* @ld_Bfr, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB_Get_Bitsexiti_11)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* main: %12*/
	/*   %13 = load i32* @ld_Bfr, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__12_15)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* main: %12*/
	/*   store i32 %16, i32* @ld_Incnt, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__12_17)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* main: %.lr.ph.i.i.i.i.i.i*/
	/*   store i8 %27, i8* %p1.01.i.i.i.i.i.i, align 1, !tbaa !7*/
	if ((cur_state == LEGUP_F_main_BB_lrphiiiiii_27)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* main: %.loopexit2.i.loopexit.i.i.i*/
	/*   store i8* %29, i8** @ld_Rdptr, align 4, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_loopexit2iloopexitiii_34)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* main: %58*/
	/*   %59 = load i32* @ld_Bfr, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__58_47)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* main: %64*/
	/*   %65 = load i8** @ld_Rdptr, align 4, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__64_51)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* main: %.lr.ph.i.i.i.i17.i.i*/
	/*   %73 = load i8* %p2.02.i.i.i.i14.i.i, align 1, !tbaa !7*/
	if ((cur_state == LEGUP_F_main_BB_lrphiiii17ii_57)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* main: %.loopexit.i.i20.i.i*/
	/*   store i32 -1, i32* @ld_Bfr, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB_loopexitii20ii_63)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* main: %.loopexit.i.i20.i.i*/
	/*   store i8* %scevgep, i8** @ld_Rdptr, align 4, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_loopexitii20ii_64)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* main: %.loopexit2.i.loopexit.i21.i.i*/
	/*   store i8* %75, i8** @ld_Rdptr, align 4, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_loopexit2iloopexiti21ii_66)) begin
		memory_controller_enable_a = 1'd1;
	end
end
always @(*) begin
	memory_controller_address_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_a = 1'd0;
	end
	/* main: %0*/
	/*   store i8* getelementptr inbounds ([2048 x i8]* @ld_Rdbfr, i32 1, i32 0), i8** @ld_Rdptr, align 4, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__0_1)) begin
		memory_controller_address_a = `TAG_g_ld_Rdptr_a;
	end
	/* main: %0*/
	/*   store i32 0, i32* @ld_Incnt, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__0_2)) begin
		memory_controller_address_a = `TAG_g_ld_Incnt_a;
	end
	/* main: %.lr.ph.i.i.i.i*/
	/*   %1 = load i8* %p2.02.i.i.i.i, align 1, !tbaa !7*/
	if ((cur_state == LEGUP_F_main_BB_lrphiiii_4)) begin
		memory_controller_address_a = main_lrphiiii_p202iiii;
	end
	/* main: %Get_Bits.exit.i*/
	/*   %2 = load i8* getelementptr inbounds ([2048 x i8]* @ld_Rdbfr, i32 0, i32 0), align 1, !tbaa !7*/
	if ((cur_state == LEGUP_F_main_BB_Get_Bitsexiti_8)) begin
		memory_controller_address_a = `TAG_g_ld_Rdbfr_a;
	end
	/* main: %Get_Bits.exit.i*/
	/*   %.pre1.i = load i8* getelementptr inbounds ([2048 x i8]* @ld_Rdbfr, i32 0, i32 2), align 1, !tbaa !7*/
	if ((cur_state == LEGUP_F_main_BB_Get_Bitsexiti_9)) begin
		memory_controller_address_a = (`TAG_g_ld_Rdbfr_a | (1 * 32'd2));
	end
	/* main: %Get_Bits.exit.i*/
	/*   store i8* getelementptr inbounds ([2048 x i8]* @ld_Rdbfr, i32 0, i32 4), i8** @ld_Rdptr, align 4, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_Get_Bitsexiti_10)) begin
		memory_controller_address_a = `TAG_g_ld_Rdptr_a;
	end
	/* main: %Get_Bits.exit.i*/
	/*   store i32 %9, i32* @ld_Bfr, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB_Get_Bitsexiti_11)) begin
		memory_controller_address_a = `TAG_g_ld_Bfr_a;
	end
	/* main: %12*/
	/*   %13 = load i32* @ld_Bfr, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__12_15)) begin
		memory_controller_address_a = `TAG_g_ld_Bfr_a;
	end
	/* main: %12*/
	/*   store i32 %16, i32* @ld_Incnt, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__12_17)) begin
		memory_controller_address_a = `TAG_g_ld_Incnt_a;
	end
	/* main: %.lr.ph.i.i.i.i.i.i*/
	/*   store i8 %27, i8* %p1.01.i.i.i.i.i.i, align 1, !tbaa !7*/
	if ((cur_state == LEGUP_F_main_BB_lrphiiiiii_27)) begin
		memory_controller_address_a = main_lrphiiiiii_p101iiiiii_reg;
	end
	/* main: %.loopexit2.i.loopexit.i.i.i*/
	/*   store i8* %29, i8** @ld_Rdptr, align 4, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_loopexit2iloopexitiii_34)) begin
		memory_controller_address_a = `TAG_g_ld_Rdptr_a;
	end
	/* main: %58*/
	/*   %59 = load i32* @ld_Bfr, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__58_47)) begin
		memory_controller_address_a = `TAG_g_ld_Bfr_a;
	end
	/* main: %64*/
	/*   %65 = load i8** @ld_Rdptr, align 4, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__64_51)) begin
		memory_controller_address_a = `TAG_g_ld_Rdptr_a;
	end
	/* main: %.lr.ph.i.i.i.i17.i.i*/
	/*   %73 = load i8* %p2.02.i.i.i.i14.i.i, align 1, !tbaa !7*/
	if ((cur_state == LEGUP_F_main_BB_lrphiiii17ii_57)) begin
		memory_controller_address_a = main_lrphiiii17ii_p202iiii14ii;
	end
	/* main: %.loopexit.i.i20.i.i*/
	/*   store i32 -1, i32* @ld_Bfr, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB_loopexitii20ii_63)) begin
		memory_controller_address_a = `TAG_g_ld_Bfr_a;
	end
	/* main: %.loopexit.i.i20.i.i*/
	/*   store i8* %scevgep, i8** @ld_Rdptr, align 4, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_loopexitii20ii_64)) begin
		memory_controller_address_a = `TAG_g_ld_Rdptr_a;
	end
	/* main: %.loopexit2.i.loopexit.i21.i.i*/
	/*   store i8* %75, i8** @ld_Rdptr, align 4, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_loopexit2iloopexiti21ii_66)) begin
		memory_controller_address_a = `TAG_g_ld_Rdptr_a;
	end
end
always @(*) begin
	memory_controller_write_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_a = 1'd0;
	end
	/* main: %0*/
	/*   store i8* getelementptr inbounds ([2048 x i8]* @ld_Rdbfr, i32 1, i32 0), i8** @ld_Rdptr, align 4, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__0_1)) begin
		memory_controller_write_enable_a = 1'd1;
	end
	/* main: %0*/
	/*   store i32 0, i32* @ld_Incnt, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__0_2)) begin
		memory_controller_write_enable_a = 1'd1;
	end
	/* main: %.lr.ph.i.i.i.i*/
	/*   %1 = load i8* %p2.02.i.i.i.i, align 1, !tbaa !7*/
	if ((cur_state == LEGUP_F_main_BB_lrphiiii_4)) begin
		memory_controller_write_enable_a = 1'd0;
	end
	/* main: %Get_Bits.exit.i*/
	/*   %2 = load i8* getelementptr inbounds ([2048 x i8]* @ld_Rdbfr, i32 0, i32 0), align 1, !tbaa !7*/
	if ((cur_state == LEGUP_F_main_BB_Get_Bitsexiti_8)) begin
		memory_controller_write_enable_a = 1'd0;
	end
	/* main: %Get_Bits.exit.i*/
	/*   %.pre1.i = load i8* getelementptr inbounds ([2048 x i8]* @ld_Rdbfr, i32 0, i32 2), align 1, !tbaa !7*/
	if ((cur_state == LEGUP_F_main_BB_Get_Bitsexiti_9)) begin
		memory_controller_write_enable_a = 1'd0;
	end
	/* main: %Get_Bits.exit.i*/
	/*   store i8* getelementptr inbounds ([2048 x i8]* @ld_Rdbfr, i32 0, i32 4), i8** @ld_Rdptr, align 4, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_Get_Bitsexiti_10)) begin
		memory_controller_write_enable_a = 1'd1;
	end
	/* main: %Get_Bits.exit.i*/
	/*   store i32 %9, i32* @ld_Bfr, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB_Get_Bitsexiti_11)) begin
		memory_controller_write_enable_a = 1'd1;
	end
	/* main: %12*/
	/*   %13 = load i32* @ld_Bfr, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__12_15)) begin
		memory_controller_write_enable_a = 1'd0;
	end
	/* main: %12*/
	/*   store i32 %16, i32* @ld_Incnt, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__12_17)) begin
		memory_controller_write_enable_a = 1'd1;
	end
	/* main: %.lr.ph.i.i.i.i.i.i*/
	/*   store i8 %27, i8* %p1.01.i.i.i.i.i.i, align 1, !tbaa !7*/
	if ((cur_state == LEGUP_F_main_BB_lrphiiiiii_27)) begin
		memory_controller_write_enable_a = 1'd1;
	end
	/* main: %.loopexit2.i.loopexit.i.i.i*/
	/*   store i8* %29, i8** @ld_Rdptr, align 4, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_loopexit2iloopexitiii_34)) begin
		memory_controller_write_enable_a = 1'd1;
	end
	/* main: %58*/
	/*   %59 = load i32* @ld_Bfr, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__58_47)) begin
		memory_controller_write_enable_a = 1'd0;
	end
	/* main: %64*/
	/*   %65 = load i8** @ld_Rdptr, align 4, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__64_51)) begin
		memory_controller_write_enable_a = 1'd0;
	end
	/* main: %.lr.ph.i.i.i.i17.i.i*/
	/*   %73 = load i8* %p2.02.i.i.i.i14.i.i, align 1, !tbaa !7*/
	if ((cur_state == LEGUP_F_main_BB_lrphiiii17ii_57)) begin
		memory_controller_write_enable_a = 1'd0;
	end
	/* main: %.loopexit.i.i20.i.i*/
	/*   store i32 -1, i32* @ld_Bfr, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB_loopexitii20ii_63)) begin
		memory_controller_write_enable_a = 1'd1;
	end
	/* main: %.loopexit.i.i20.i.i*/
	/*   store i8* %scevgep, i8** @ld_Rdptr, align 4, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_loopexitii20ii_64)) begin
		memory_controller_write_enable_a = 1'd1;
	end
	/* main: %.loopexit2.i.loopexit.i21.i.i*/
	/*   store i8* %75, i8** @ld_Rdptr, align 4, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_loopexit2iloopexiti21ii_66)) begin
		memory_controller_write_enable_a = 1'd1;
	end
end
always @(*) begin
	memory_controller_in_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_a = 1'd0;
	end
	/* main: %0*/
	/*   store i8* getelementptr inbounds ([2048 x i8]* @ld_Rdbfr, i32 1, i32 0), i8** @ld_Rdptr, align 4, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__0_1)) begin
		memory_controller_in_a = (`TAG_g_ld_Rdbfr_a | (2048 * 32'd1));
	end
	/* main: %0*/
	/*   store i32 0, i32* @ld_Incnt, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__0_2)) begin
		memory_controller_in_a = 32'd0;
	end
	/* main: %Get_Bits.exit.i*/
	/*   store i8* getelementptr inbounds ([2048 x i8]* @ld_Rdbfr, i32 0, i32 4), i8** @ld_Rdptr, align 4, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_Get_Bitsexiti_10)) begin
		memory_controller_in_a = (`TAG_g_ld_Rdbfr_a | (1 * 32'd4));
	end
	/* main: %Get_Bits.exit.i*/
	/*   store i32 %9, i32* @ld_Bfr, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB_Get_Bitsexiti_11)) begin
		memory_controller_in_a = main_Get_Bitsexiti_9;
	end
	/* main: %12*/
	/*   store i32 %16, i32* @ld_Incnt, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__12_17)) begin
		memory_controller_in_a = main_12_16;
	end
	/* main: %.lr.ph.i.i.i.i.i.i*/
	/*   store i8 %27, i8* %p1.01.i.i.i.i.i.i, align 1, !tbaa !7*/
	if ((cur_state == LEGUP_F_main_BB_lrphiiiiii_27)) begin
		memory_controller_in_a = main_lrphiiiiii_27;
	end
	/* main: %.loopexit2.i.loopexit.i.i.i*/
	/*   store i8* %29, i8** @ld_Rdptr, align 4, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_loopexit2iloopexitiii_34)) begin
		memory_controller_in_a = main_Fill_Bufferexitiiii_29_reg;
	end
	/* main: %.loopexit.i.i20.i.i*/
	/*   store i32 -1, i32* @ld_Bfr, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB_loopexitii20ii_63)) begin
		memory_controller_in_a = -32'd1;
	end
	/* main: %.loopexit.i.i20.i.i*/
	/*   store i8* %scevgep, i8** @ld_Rdptr, align 4, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_loopexitii20ii_64)) begin
		memory_controller_in_a = main_loopexitii20ii_scevgep;
	end
	/* main: %.loopexit2.i.loopexit.i21.i.i*/
	/*   store i8* %75, i8** @ld_Rdptr, align 4, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_loopexit2iloopexiti21ii_66)) begin
		memory_controller_in_a = main_Fill_Bufferexitii19ii_75_reg;
	end
end
always @(*) begin
	memory_controller_size_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_a = 1'd0;
	end
	/* main: %0*/
	/*   store i8* getelementptr inbounds ([2048 x i8]* @ld_Rdbfr, i32 1, i32 0), i8** @ld_Rdptr, align 4, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__0_1)) begin
		memory_controller_size_a = 2'd2;
	end
	/* main: %0*/
	/*   store i32 0, i32* @ld_Incnt, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__0_2)) begin
		memory_controller_size_a = 2'd2;
	end
	/* main: %.lr.ph.i.i.i.i*/
	/*   %1 = load i8* %p2.02.i.i.i.i, align 1, !tbaa !7*/
	if ((cur_state == LEGUP_F_main_BB_lrphiiii_4)) begin
		memory_controller_size_a = 2'd0;
	end
	/* main: %Get_Bits.exit.i*/
	/*   %2 = load i8* getelementptr inbounds ([2048 x i8]* @ld_Rdbfr, i32 0, i32 0), align 1, !tbaa !7*/
	if ((cur_state == LEGUP_F_main_BB_Get_Bitsexiti_8)) begin
		memory_controller_size_a = 2'd0;
	end
	/* main: %Get_Bits.exit.i*/
	/*   %.pre1.i = load i8* getelementptr inbounds ([2048 x i8]* @ld_Rdbfr, i32 0, i32 2), align 1, !tbaa !7*/
	if ((cur_state == LEGUP_F_main_BB_Get_Bitsexiti_9)) begin
		memory_controller_size_a = 2'd0;
	end
	/* main: %Get_Bits.exit.i*/
	/*   store i8* getelementptr inbounds ([2048 x i8]* @ld_Rdbfr, i32 0, i32 4), i8** @ld_Rdptr, align 4, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_Get_Bitsexiti_10)) begin
		memory_controller_size_a = 2'd2;
	end
	/* main: %Get_Bits.exit.i*/
	/*   store i32 %9, i32* @ld_Bfr, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB_Get_Bitsexiti_11)) begin
		memory_controller_size_a = 2'd2;
	end
	/* main: %12*/
	/*   %13 = load i32* @ld_Bfr, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__12_15)) begin
		memory_controller_size_a = 2'd2;
	end
	/* main: %12*/
	/*   store i32 %16, i32* @ld_Incnt, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__12_17)) begin
		memory_controller_size_a = 2'd2;
	end
	/* main: %.lr.ph.i.i.i.i.i.i*/
	/*   store i8 %27, i8* %p1.01.i.i.i.i.i.i, align 1, !tbaa !7*/
	if ((cur_state == LEGUP_F_main_BB_lrphiiiiii_27)) begin
		memory_controller_size_a = 2'd0;
	end
	/* main: %.loopexit2.i.loopexit.i.i.i*/
	/*   store i8* %29, i8** @ld_Rdptr, align 4, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_loopexit2iloopexitiii_34)) begin
		memory_controller_size_a = 2'd2;
	end
	/* main: %58*/
	/*   %59 = load i32* @ld_Bfr, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__58_47)) begin
		memory_controller_size_a = 2'd2;
	end
	/* main: %64*/
	/*   %65 = load i8** @ld_Rdptr, align 4, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__64_51)) begin
		memory_controller_size_a = 2'd2;
	end
	/* main: %.lr.ph.i.i.i.i17.i.i*/
	/*   %73 = load i8* %p2.02.i.i.i.i14.i.i, align 1, !tbaa !7*/
	if ((cur_state == LEGUP_F_main_BB_lrphiiii17ii_57)) begin
		memory_controller_size_a = 2'd0;
	end
	/* main: %.loopexit.i.i20.i.i*/
	/*   store i32 -1, i32* @ld_Bfr, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB_loopexitii20ii_63)) begin
		memory_controller_size_a = 2'd2;
	end
	/* main: %.loopexit.i.i20.i.i*/
	/*   store i8* %scevgep, i8** @ld_Rdptr, align 4, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_loopexitii20ii_64)) begin
		memory_controller_size_a = 2'd2;
	end
	/* main: %.loopexit2.i.loopexit.i21.i.i*/
	/*   store i8* %75, i8** @ld_Rdptr, align 4, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_loopexit2iloopexiti21ii_66)) begin
		memory_controller_size_a = 2'd2;
	end
end
always @(*) begin
	memory_controller_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_b = 1'd0;
	end
	/* main: %0*/
	/*   store i32 68157440, i32* @ld_Bfr, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__0_1)) begin
		memory_controller_enable_b = 1'd1;
	end
	/* main: %.lr.ph.i.i.i.i*/
	/*   store i8 %1, i8* %p1.01.i.i.i.i, align 1, !tbaa !7*/
	if ((cur_state == LEGUP_F_main_BB_lrphiiii_6)) begin
		memory_controller_enable_b = 1'd1;
	end
	/* main: %Get_Bits.exit.i*/
	/*   %.pre.i = load i8* getelementptr inbounds ([2048 x i8]* @ld_Rdbfr, i32 0, i32 1), align 1, !tbaa !7*/
	if ((cur_state == LEGUP_F_main_BB_Get_Bitsexiti_8)) begin
		memory_controller_enable_b = 1'd1;
	end
	/* main: %Get_Bits.exit.i*/
	/*   %.pre2.i = load i8* getelementptr inbounds ([2048 x i8]* @ld_Rdbfr, i32 0, i32 3), align 1, !tbaa !7*/
	if ((cur_state == LEGUP_F_main_BB_Get_Bitsexiti_9)) begin
		memory_controller_enable_b = 1'd1;
	end
	/* main: %Get_Bits.exit.i*/
	/*   store i32 31, i32* @ld_Incnt, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB_Get_Bitsexiti_10)) begin
		memory_controller_enable_b = 1'd1;
	end
	/* main: %12*/
	/*   %15 = load i32* @ld_Incnt, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__12_15)) begin
		memory_controller_enable_b = 1'd1;
	end
	/* main: %18*/
	/*   %19 = load i8** @ld_Rdptr, align 4, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__18_19)) begin
		memory_controller_enable_b = 1'd1;
	end
	/* main: %.lr.ph.i.i.i.i.i.i*/
	/*   %27 = load i8* %p2.02.i.i.i.i.i.i, align 1, !tbaa !7*/
	if ((cur_state == LEGUP_F_main_BB_lrphiiiiii_25)) begin
		memory_controller_enable_b = 1'd1;
	end
	/* main: %.loopexit.i.i.i.i*/
	/*   store i32 -1, i32* @ld_Bfr, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB_loopexitiiii_31)) begin
		memory_controller_enable_b = 1'd1;
	end
	/* main: %.loopexit.i.i.i.i*/
	/*   store i8* %scevgep30, i8** @ld_Rdptr, align 4, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_loopexitiiii_32)) begin
		memory_controller_enable_b = 1'd1;
	end
	/* main: %.loopexit2.i.loopexit.i.i.i*/
	/*   store i32 -1, i32* @ld_Bfr, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB_loopexit2iloopexitiii_34)) begin
		memory_controller_enable_b = 1'd1;
	end
	/* main: %.loopexit2.i.i.i.i*/
	/*   store i32 %Incnt.2.i.i.i.i, i32* @ld_Incnt, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB_loopexit2iiii_36)) begin
		memory_controller_enable_b = 1'd1;
	end
	/* main: %58*/
	/*   %61 = load i32* @ld_Incnt, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__58_47)) begin
		memory_controller_enable_b = 1'd1;
	end
	/* main: %58*/
	/*   store i32 %62, i32* @ld_Incnt, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__58_49)) begin
		memory_controller_enable_b = 1'd1;
	end
	/* main: %.lr.ph.i.i.i.i17.i.i*/
	/*   store i8 %73, i8* %p1.01.i.i.i.i15.i.i, align 1, !tbaa !7*/
	if ((cur_state == LEGUP_F_main_BB_lrphiiii17ii_59)) begin
		memory_controller_enable_b = 1'd1;
	end
	/* main: %.loopexit2.i.loopexit.i21.i.i*/
	/*   store i32 -1, i32* @ld_Bfr, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB_loopexit2iloopexiti21ii_66)) begin
		memory_controller_enable_b = 1'd1;
	end
	/* main: %.loopexit2.i.i23.i.i*/
	/*   store i32 %Incnt.2.i.i22.i.i, i32* @ld_Incnt, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB_loopexit2ii23ii_68)) begin
		memory_controller_enable_b = 1'd1;
	end
end
always @(*) begin
	memory_controller_address_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_b = 1'd0;
	end
	/* main: %0*/
	/*   store i32 68157440, i32* @ld_Bfr, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__0_1)) begin
		memory_controller_address_b = `TAG_g_ld_Bfr_a;
	end
	/* main: %.lr.ph.i.i.i.i*/
	/*   store i8 %1, i8* %p1.01.i.i.i.i, align 1, !tbaa !7*/
	if ((cur_state == LEGUP_F_main_BB_lrphiiii_6)) begin
		memory_controller_address_b = main_lrphiiii_p101iiii_reg;
	end
	/* main: %Get_Bits.exit.i*/
	/*   %.pre.i = load i8* getelementptr inbounds ([2048 x i8]* @ld_Rdbfr, i32 0, i32 1), align 1, !tbaa !7*/
	if ((cur_state == LEGUP_F_main_BB_Get_Bitsexiti_8)) begin
		memory_controller_address_b = (`TAG_g_ld_Rdbfr_a | (1 * 32'd1));
	end
	/* main: %Get_Bits.exit.i*/
	/*   %.pre2.i = load i8* getelementptr inbounds ([2048 x i8]* @ld_Rdbfr, i32 0, i32 3), align 1, !tbaa !7*/
	if ((cur_state == LEGUP_F_main_BB_Get_Bitsexiti_9)) begin
		memory_controller_address_b = (`TAG_g_ld_Rdbfr_a | (1 * 32'd3));
	end
	/* main: %Get_Bits.exit.i*/
	/*   store i32 31, i32* @ld_Incnt, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB_Get_Bitsexiti_10)) begin
		memory_controller_address_b = `TAG_g_ld_Incnt_a;
	end
	/* main: %12*/
	/*   %15 = load i32* @ld_Incnt, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__12_15)) begin
		memory_controller_address_b = `TAG_g_ld_Incnt_a;
	end
	/* main: %18*/
	/*   %19 = load i8** @ld_Rdptr, align 4, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__18_19)) begin
		memory_controller_address_b = `TAG_g_ld_Rdptr_a;
	end
	/* main: %.lr.ph.i.i.i.i.i.i*/
	/*   %27 = load i8* %p2.02.i.i.i.i.i.i, align 1, !tbaa !7*/
	if ((cur_state == LEGUP_F_main_BB_lrphiiiiii_25)) begin
		memory_controller_address_b = main_lrphiiiiii_p202iiiiii;
	end
	/* main: %.loopexit.i.i.i.i*/
	/*   store i32 -1, i32* @ld_Bfr, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB_loopexitiiii_31)) begin
		memory_controller_address_b = `TAG_g_ld_Bfr_a;
	end
	/* main: %.loopexit.i.i.i.i*/
	/*   store i8* %scevgep30, i8** @ld_Rdptr, align 4, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_loopexitiiii_32)) begin
		memory_controller_address_b = `TAG_g_ld_Rdptr_a;
	end
	/* main: %.loopexit2.i.loopexit.i.i.i*/
	/*   store i32 -1, i32* @ld_Bfr, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB_loopexit2iloopexitiii_34)) begin
		memory_controller_address_b = `TAG_g_ld_Bfr_a;
	end
	/* main: %.loopexit2.i.i.i.i*/
	/*   store i32 %Incnt.2.i.i.i.i, i32* @ld_Incnt, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB_loopexit2iiii_36)) begin
		memory_controller_address_b = `TAG_g_ld_Incnt_a;
	end
	/* main: %58*/
	/*   %61 = load i32* @ld_Incnt, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__58_47)) begin
		memory_controller_address_b = `TAG_g_ld_Incnt_a;
	end
	/* main: %58*/
	/*   store i32 %62, i32* @ld_Incnt, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__58_49)) begin
		memory_controller_address_b = `TAG_g_ld_Incnt_a;
	end
	/* main: %.lr.ph.i.i.i.i17.i.i*/
	/*   store i8 %73, i8* %p1.01.i.i.i.i15.i.i, align 1, !tbaa !7*/
	if ((cur_state == LEGUP_F_main_BB_lrphiiii17ii_59)) begin
		memory_controller_address_b = main_lrphiiii17ii_p101iiii15ii_reg;
	end
	/* main: %.loopexit2.i.loopexit.i21.i.i*/
	/*   store i32 -1, i32* @ld_Bfr, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB_loopexit2iloopexiti21ii_66)) begin
		memory_controller_address_b = `TAG_g_ld_Bfr_a;
	end
	/* main: %.loopexit2.i.i23.i.i*/
	/*   store i32 %Incnt.2.i.i22.i.i, i32* @ld_Incnt, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB_loopexit2ii23ii_68)) begin
		memory_controller_address_b = `TAG_g_ld_Incnt_a;
	end
end
always @(*) begin
	memory_controller_write_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_b = 1'd0;
	end
	/* main: %0*/
	/*   store i32 68157440, i32* @ld_Bfr, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__0_1)) begin
		memory_controller_write_enable_b = 1'd1;
	end
	/* main: %.lr.ph.i.i.i.i*/
	/*   store i8 %1, i8* %p1.01.i.i.i.i, align 1, !tbaa !7*/
	if ((cur_state == LEGUP_F_main_BB_lrphiiii_6)) begin
		memory_controller_write_enable_b = 1'd1;
	end
	/* main: %Get_Bits.exit.i*/
	/*   %.pre.i = load i8* getelementptr inbounds ([2048 x i8]* @ld_Rdbfr, i32 0, i32 1), align 1, !tbaa !7*/
	if ((cur_state == LEGUP_F_main_BB_Get_Bitsexiti_8)) begin
		memory_controller_write_enable_b = 1'd0;
	end
	/* main: %Get_Bits.exit.i*/
	/*   %.pre2.i = load i8* getelementptr inbounds ([2048 x i8]* @ld_Rdbfr, i32 0, i32 3), align 1, !tbaa !7*/
	if ((cur_state == LEGUP_F_main_BB_Get_Bitsexiti_9)) begin
		memory_controller_write_enable_b = 1'd0;
	end
	/* main: %Get_Bits.exit.i*/
	/*   store i32 31, i32* @ld_Incnt, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB_Get_Bitsexiti_10)) begin
		memory_controller_write_enable_b = 1'd1;
	end
	/* main: %12*/
	/*   %15 = load i32* @ld_Incnt, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__12_15)) begin
		memory_controller_write_enable_b = 1'd0;
	end
	/* main: %18*/
	/*   %19 = load i8** @ld_Rdptr, align 4, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__18_19)) begin
		memory_controller_write_enable_b = 1'd0;
	end
	/* main: %.lr.ph.i.i.i.i.i.i*/
	/*   %27 = load i8* %p2.02.i.i.i.i.i.i, align 1, !tbaa !7*/
	if ((cur_state == LEGUP_F_main_BB_lrphiiiiii_25)) begin
		memory_controller_write_enable_b = 1'd0;
	end
	/* main: %.loopexit.i.i.i.i*/
	/*   store i32 -1, i32* @ld_Bfr, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB_loopexitiiii_31)) begin
		memory_controller_write_enable_b = 1'd1;
	end
	/* main: %.loopexit.i.i.i.i*/
	/*   store i8* %scevgep30, i8** @ld_Rdptr, align 4, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_loopexitiiii_32)) begin
		memory_controller_write_enable_b = 1'd1;
	end
	/* main: %.loopexit2.i.loopexit.i.i.i*/
	/*   store i32 -1, i32* @ld_Bfr, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB_loopexit2iloopexitiii_34)) begin
		memory_controller_write_enable_b = 1'd1;
	end
	/* main: %.loopexit2.i.i.i.i*/
	/*   store i32 %Incnt.2.i.i.i.i, i32* @ld_Incnt, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB_loopexit2iiii_36)) begin
		memory_controller_write_enable_b = 1'd1;
	end
	/* main: %58*/
	/*   %61 = load i32* @ld_Incnt, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__58_47)) begin
		memory_controller_write_enable_b = 1'd0;
	end
	/* main: %58*/
	/*   store i32 %62, i32* @ld_Incnt, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__58_49)) begin
		memory_controller_write_enable_b = 1'd1;
	end
	/* main: %.lr.ph.i.i.i.i17.i.i*/
	/*   store i8 %73, i8* %p1.01.i.i.i.i15.i.i, align 1, !tbaa !7*/
	if ((cur_state == LEGUP_F_main_BB_lrphiiii17ii_59)) begin
		memory_controller_write_enable_b = 1'd1;
	end
	/* main: %.loopexit2.i.loopexit.i21.i.i*/
	/*   store i32 -1, i32* @ld_Bfr, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB_loopexit2iloopexiti21ii_66)) begin
		memory_controller_write_enable_b = 1'd1;
	end
	/* main: %.loopexit2.i.i23.i.i*/
	/*   store i32 %Incnt.2.i.i22.i.i, i32* @ld_Incnt, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB_loopexit2ii23ii_68)) begin
		memory_controller_write_enable_b = 1'd1;
	end
end
always @(*) begin
	memory_controller_in_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_b = 1'd0;
	end
	/* main: %0*/
	/*   store i32 68157440, i32* @ld_Bfr, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__0_1)) begin
		memory_controller_in_b = 32'd68157440;
	end
	/* main: %.lr.ph.i.i.i.i*/
	/*   store i8 %1, i8* %p1.01.i.i.i.i, align 1, !tbaa !7*/
	if ((cur_state == LEGUP_F_main_BB_lrphiiii_6)) begin
		memory_controller_in_b = main_lrphiiii_1;
	end
	/* main: %Get_Bits.exit.i*/
	/*   store i32 31, i32* @ld_Incnt, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB_Get_Bitsexiti_10)) begin
		memory_controller_in_b = 32'd31;
	end
	/* main: %.loopexit.i.i.i.i*/
	/*   store i32 -1, i32* @ld_Bfr, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB_loopexitiiii_31)) begin
		memory_controller_in_b = -32'd1;
	end
	/* main: %.loopexit.i.i.i.i*/
	/*   store i8* %scevgep30, i8** @ld_Rdptr, align 4, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_loopexitiiii_32)) begin
		memory_controller_in_b = main_loopexitiiii_scevgep30;
	end
	/* main: %.loopexit2.i.loopexit.i.i.i*/
	/*   store i32 -1, i32* @ld_Bfr, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB_loopexit2iloopexitiii_34)) begin
		memory_controller_in_b = -32'd1;
	end
	/* main: %.loopexit2.i.i.i.i*/
	/*   store i32 %Incnt.2.i.i.i.i, i32* @ld_Incnt, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB_loopexit2iiii_36)) begin
		memory_controller_in_b = main_loopexit2iiii_Incnt2iiii_reg;
	end
	/* main: %58*/
	/*   store i32 %62, i32* @ld_Incnt, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__58_49)) begin
		memory_controller_in_b = main_58_62;
	end
	/* main: %.lr.ph.i.i.i.i17.i.i*/
	/*   store i8 %73, i8* %p1.01.i.i.i.i15.i.i, align 1, !tbaa !7*/
	if ((cur_state == LEGUP_F_main_BB_lrphiiii17ii_59)) begin
		memory_controller_in_b = main_lrphiiii17ii_73;
	end
	/* main: %.loopexit2.i.loopexit.i21.i.i*/
	/*   store i32 -1, i32* @ld_Bfr, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB_loopexit2iloopexiti21ii_66)) begin
		memory_controller_in_b = -32'd1;
	end
	/* main: %.loopexit2.i.i23.i.i*/
	/*   store i32 %Incnt.2.i.i22.i.i, i32* @ld_Incnt, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB_loopexit2ii23ii_68)) begin
		memory_controller_in_b = main_loopexit2ii23ii_Incnt2ii22ii_reg;
	end
end
always @(*) begin
	memory_controller_size_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_b = 1'd0;
	end
	/* main: %0*/
	/*   store i32 68157440, i32* @ld_Bfr, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__0_1)) begin
		memory_controller_size_b = 2'd2;
	end
	/* main: %.lr.ph.i.i.i.i*/
	/*   store i8 %1, i8* %p1.01.i.i.i.i, align 1, !tbaa !7*/
	if ((cur_state == LEGUP_F_main_BB_lrphiiii_6)) begin
		memory_controller_size_b = 2'd0;
	end
	/* main: %Get_Bits.exit.i*/
	/*   %.pre.i = load i8* getelementptr inbounds ([2048 x i8]* @ld_Rdbfr, i32 0, i32 1), align 1, !tbaa !7*/
	if ((cur_state == LEGUP_F_main_BB_Get_Bitsexiti_8)) begin
		memory_controller_size_b = 2'd0;
	end
	/* main: %Get_Bits.exit.i*/
	/*   %.pre2.i = load i8* getelementptr inbounds ([2048 x i8]* @ld_Rdbfr, i32 0, i32 3), align 1, !tbaa !7*/
	if ((cur_state == LEGUP_F_main_BB_Get_Bitsexiti_9)) begin
		memory_controller_size_b = 2'd0;
	end
	/* main: %Get_Bits.exit.i*/
	/*   store i32 31, i32* @ld_Incnt, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB_Get_Bitsexiti_10)) begin
		memory_controller_size_b = 2'd2;
	end
	/* main: %12*/
	/*   %15 = load i32* @ld_Incnt, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__12_15)) begin
		memory_controller_size_b = 2'd2;
	end
	/* main: %18*/
	/*   %19 = load i8** @ld_Rdptr, align 4, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__18_19)) begin
		memory_controller_size_b = 2'd2;
	end
	/* main: %.lr.ph.i.i.i.i.i.i*/
	/*   %27 = load i8* %p2.02.i.i.i.i.i.i, align 1, !tbaa !7*/
	if ((cur_state == LEGUP_F_main_BB_lrphiiiiii_25)) begin
		memory_controller_size_b = 2'd0;
	end
	/* main: %.loopexit.i.i.i.i*/
	/*   store i32 -1, i32* @ld_Bfr, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB_loopexitiiii_31)) begin
		memory_controller_size_b = 2'd2;
	end
	/* main: %.loopexit.i.i.i.i*/
	/*   store i8* %scevgep30, i8** @ld_Rdptr, align 4, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_loopexitiiii_32)) begin
		memory_controller_size_b = 2'd2;
	end
	/* main: %.loopexit2.i.loopexit.i.i.i*/
	/*   store i32 -1, i32* @ld_Bfr, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB_loopexit2iloopexitiii_34)) begin
		memory_controller_size_b = 2'd2;
	end
	/* main: %.loopexit2.i.i.i.i*/
	/*   store i32 %Incnt.2.i.i.i.i, i32* @ld_Incnt, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB_loopexit2iiii_36)) begin
		memory_controller_size_b = 2'd2;
	end
	/* main: %58*/
	/*   %61 = load i32* @ld_Incnt, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__58_47)) begin
		memory_controller_size_b = 2'd2;
	end
	/* main: %58*/
	/*   store i32 %62, i32* @ld_Incnt, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__58_49)) begin
		memory_controller_size_b = 2'd2;
	end
	/* main: %.lr.ph.i.i.i.i17.i.i*/
	/*   store i8 %73, i8* %p1.01.i.i.i.i15.i.i, align 1, !tbaa !7*/
	if ((cur_state == LEGUP_F_main_BB_lrphiiii17ii_59)) begin
		memory_controller_size_b = 2'd0;
	end
	/* main: %.loopexit2.i.loopexit.i21.i.i*/
	/*   store i32 -1, i32* @ld_Bfr, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB_loopexit2iloopexiti21ii_66)) begin
		memory_controller_size_b = 2'd2;
	end
	/* main: %.loopexit2.i.i23.i.i*/
	/*   store i32 %Incnt.2.i.i22.i.i, i32* @ld_Incnt, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB_loopexit2ii23ii_68)) begin
		memory_controller_size_b = 2'd2;
	end
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		return_val <= 0;
		if (start == 1'b0 && ^(0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
	/* main: %120*/
	/*   ret i32 %113*/
	if ((cur_state == LEGUP_F_main_BB__120_80)) begin
		return_val <= main_motion_vectorsexit_113_reg;
		if (start == 1'b0 && ^(main_motion_vectorsexit_113_reg) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
end

endmodule 
module ram_dual_port
(
	clk,
	clken,
	address_a,
	address_b,
	wren_a,
	wren_b,
	data_a,
	data_b,
	byteena_a,
	byteena_b,
	q_a,
	q_b
);

parameter  width_a = 1'd0;
parameter  width_b = 1'd0;
parameter  widthad_a = 1'd0;
parameter  widthad_b = 1'd0;
parameter  numwords_a = 1'd0;
parameter  numwords_b = 1'd0;
parameter  init_file = "UNUSED.mif";
parameter  width_be_a = 1'd0;
parameter  width_be_b = 1'd0;
parameter  latency = 1;

input  clk;
input  clken;
input [(widthad_a-1):0] address_a;
input [(widthad_b-1):0] address_b;
output wire [(width_a-1):0] q_a;
output wire [(width_b-1):0] q_b;
reg [(width_a-1):0] q_a_wire;
reg [(width_b-1):0] q_b_wire;
input  wren_a;
input  wren_b;
input [(width_a-1):0] data_a;
input [(width_b-1):0] data_b;
// byte enable is unsupported by inferred RAMs
input [width_be_a-1:0] byteena_a;
input [width_be_b-1:0] byteena_b;

(* ramstyle = "no_rw_check", ram_init_file = init_file *) reg [width_a-1:0] ram[numwords_a-1:0];

/* synthesis translate_off */
integer i;
ALTERA_MF_MEMORY_INITIALIZATION mem ();
reg [8*256:1] ram_ver_file;
initial begin
	if (init_file == "UNUSED.mif")
    begin
		for (i = 0; i < numwords_a; i = i + 1)
			ram[i] = 0;
    end
	else
    begin
        // modelsim can't read .mif files directly. So use Altera function to
        // convert them to .ver files
        mem.convert_to_ver_file(init_file, width_a, ram_ver_file);
        $readmemh(ram_ver_file, ram);
    end
end
/* synthesis translate_on */

always @ (posedge clk)
if (clken)
begin // Port A
if (wren_a)
begin
    ram[address_a] <= data_a;
    q_a_wire <= {width_a{1'bX}};
end
else
    q_a_wire <= ram[address_a];
end
always @ (posedge clk)
if (clken)
begin // Port b
if (wren_b)
begin
    ram[address_b] <= data_b;
    q_b_wire <= {width_b{1'bX}};
end
else
    q_b_wire <= ram[address_b];
end



integer j;
reg [(width_a-1):0] q_a_reg[latency:1], q_b_reg[latency:1];

always @(*)
begin
   q_a_reg[1] <= q_a_wire;
   q_b_reg[1] <= q_b_wire;
end

always @(posedge clk)
if (clken)
begin
   for (j = 1; j < latency; j=j+1)
   begin
       q_a_reg[j+1] <= q_a_reg[j];
       q_b_reg[j+1] <= q_b_reg[j];
   end
end

assign q_a = (clken) ? q_a_reg[latency] : 0;
assign q_b = (clken) ? q_b_reg[latency] : 0;


endmodule
module rom_dual_port
(
	clk,
	clken,
	address_a,
	address_b,
	q_a,
	q_b
);

parameter  width_a = 1'd0;
parameter  width_b = 1'd0;
parameter  widthad_a = 1'd0;
parameter  widthad_b = 1'd0;
parameter  numwords_a = 1'd0;
parameter  numwords_b = 1'd0;
parameter  init_file = "UNUSED.mif";
parameter  latency = 1;

input  clk;
input  clken;
input [(widthad_a-1):0] address_a;
input [(widthad_b-1):0] address_b;
output wire [(width_a-1):0] q_a;
output wire [(width_b-1):0] q_b;
reg [(width_a-1):0] q_a_wire;
reg [(width_b-1):0] q_b_wire;

(* ramstyle = "no_rw_check", ram_init_file = init_file *) reg [width_a-1:0] ram[numwords_a-1:0];

/* synthesis translate_off */
integer i;
ALTERA_MF_MEMORY_INITIALIZATION mem ();
reg [8*256:1] ram_ver_file;
initial begin
	if (init_file == "UNUSED.mif")
    begin
		for (i = 0; i < numwords_a; i = i + 1)
			ram[i] = 0;
    end
	else
    begin
        // modelsim can't read .mif files directly. So use Altera function to
        // convert them to .ver files
        mem.convert_to_ver_file(init_file, width_a, ram_ver_file);
        $readmemh(ram_ver_file, ram);
    end
end
/* synthesis translate_on */

always @ (posedge clk)
if (clken)
begin
    q_a_wire <= ram[address_a];
    q_b_wire <= ram[address_b];
end



integer j;
reg [(width_a-1):0] q_a_reg[latency:1], q_b_reg[latency:1];

always @(*)
begin
   q_a_reg[1] <= q_a_wire;
   q_b_reg[1] <= q_b_wire;
end

always @(posedge clk)
if (clken)
begin
   for (j = 1; j < latency; j=j+1)
   begin
       q_a_reg[j+1] <= q_a_reg[j];
       q_b_reg[j+1] <= q_b_reg[j];
   end
end

assign q_a = (clken) ? q_a_reg[latency] : 0;
assign q_b = (clken) ? q_b_reg[latency] : 0;


endmodule
// Adding code from verilog file: ../../../boards/Virtex6/ML605/top.v


module ML605 (
       USER_CLOCK,
	    KEY,
	    SW,	    
       LED,
       LEDG,
		UART_RXD,
		UART_TXD

	    );

   input USER_CLOCK;
   input [4:0] KEY;
   input [7:0] SW;
   output [7:0] LED;
   output [7:0] LEDG;
   wire CLOCK_50;

    input UART_RXD;
    output UART_TXD;    
	wire clk = CLOCK_50;
	wire go = ~KEY[1];



   wire 	reset = ~KEY[0];
   wire 	start;
   wire [31:0] 	return_val;
   reg  [31:0] 	return_val_reg;
   wire 	finish;
   wire [3:0]	state;
   
   reg [6:0]   hex0, hex1, hex2, hex3, hex4, hex5, hex6, hex7;

   assign CLOCK_50 = USER_CLOCK;
   assign LED = 0;
   
	always @ (*) begin
		hex7 <= return_val_reg[31:28];
		hex6 <= return_val_reg[27:24];
		hex5 <= return_val_reg[23:20];
		hex4 <= return_val_reg[19:16];
		hex3 <= return_val_reg[15:12];
		hex2 <= return_val_reg[11:8];
		hex1 <= return_val_reg[7:4];
		hex0 <= return_val_reg[3:0];
	end
assign UART_TXD = 1'b0;

    parameter s_WAIT = 3'b001, s_START = 3'b010, s_EXE = 3'b011,
                s_DONE = 3'b100;

    // state registers
    reg [3:0] y_Q, Y_D;

    assign LEDG[3:0] = y_Q;

    // next state
    always @(*)
    begin
        case (y_Q)
            s_WAIT: if (go) Y_D = s_START; else Y_D = y_Q;

            s_START: Y_D = s_EXE;

            s_EXE: if (!finish) Y_D = s_EXE; else Y_D = s_DONE;

            s_DONE: Y_D = s_DONE;

            default: Y_D = 3'bxxx;
        endcase
    end

    // current state
    always @(posedge clk)
    begin
        if (reset) // synchronous clear
            y_Q <= s_WAIT;
        else
            y_Q <= Y_D;
    end

    always @(posedge clk)
        if (y_Q == s_EXE && finish)
            return_val_reg <= return_val;
        else if (y_Q == s_DONE)
            return_val_reg <= return_val_reg;
        else
            return_val_reg <= 0;


    assign start = (y_Q == s_START);

   
   top top_inst (
      .clk (clk),
      .reset (reset),
      .finish (finish),
      .return_val (return_val),
        .start (start)

    );

   

endmodule

// Adding code from verilog file: ../../../boards/StratixIV/DE4/top.v


module de4 ( 
    	     OSC_50_BANK2, 
             BUTTON, 
             LED, 
    	     SEG0_D, 
    	     SEG1_D 
	     ); 
   input OSC_50_BANK2; 
   input [1:0] BUTTON; 
   output [6:0] SEG0_D; 
   output [6:0] SEG1_D; 
   output [7:0] LED; 
   
   de2 de2_inst ( 
		  .CLOCK_50 (OSC_50_BANK2), 
		  .LEDG (LED), 
		  .KEY (BUTTON), 
		  .SW (), 
		  .HEX0 (SEG0_D), 
		  .HEX1 (SEG1_D), 
		  .HEX2 (), 
		  .HEX3 (), 
		  .HEX4 (), 
		  .HEX5 (), 
		  .HEX6 (), 
		  .HEX7 () 
		  ); 
   
endmodule
// Adding code from verilog file: ../../../boards/CycloneII/DE2/top.v


module de2 (
	    CLOCK_50,
	    KEY,
	    SW,
	    HEX0,
	    HEX1,
	    HEX2,
	    HEX3,
	    HEX4,
	    HEX5,
	    HEX6,
	    HEX7,
	    LEDG,
		UART_RXD,
		UART_TXD

	    );

   input CLOCK_50;
   input [3:0] KEY;
   input [17:0] SW;
   output [6:0] HEX0, HEX1,  HEX2,  HEX3,  HEX4,  HEX5,  HEX6,  HEX7;
   reg [6:0] 	hex0, hex1, hex2, hex3, hex4, hex5, hex6, hex7;
   

   output [7:0] LEDG;
    input UART_RXD;
    output UART_TXD;    
	wire clk = CLOCK_50;
	wire go = ~KEY[1];



   wire 	reset = ~KEY[0];
   wire 	start;
   wire [31:0] 	return_val;
   reg  [31:0] 	return_val_reg;
   wire 	finish;
   wire [3:0]	state;

   hex_digits h7( .x(hex7), .hex_LEDs(HEX7));
   hex_digits h6( .x(hex6), .hex_LEDs(HEX6));
   hex_digits h5( .x(hex5), .hex_LEDs(HEX5));
   hex_digits h4( .x(hex4), .hex_LEDs(HEX4));
   hex_digits h3( .x(hex3), .hex_LEDs(HEX3));
   hex_digits h2( .x(hex2), .hex_LEDs(HEX2));
   hex_digits h1( .x(hex1), .hex_LEDs(HEX1));
   hex_digits h0( .x(hex0), .hex_LEDs(HEX0));
   
	always @ (*) begin
		hex7 <= return_val_reg[31:28];
		hex6 <= return_val_reg[27:24];
		hex5 <= return_val_reg[23:20];
		hex4 <= return_val_reg[19:16];
		hex3 <= return_val_reg[15:12];
		hex2 <= return_val_reg[11:8];
		hex1 <= return_val_reg[7:4];
		hex0 <= return_val_reg[3:0];
	end
assign UART_TXD = 1'b0;

    parameter s_WAIT = 3'b001, s_START = 3'b010, s_EXE = 3'b011,
                s_DONE = 3'b100;

    // state registers
    reg [3:0] y_Q, Y_D;

    assign LEDG[3:0] = y_Q;

    // next state
    always @(*)
    begin
        case (y_Q)
            s_WAIT: if (go) Y_D = s_START; else Y_D = y_Q;

            s_START: Y_D = s_EXE;

            s_EXE: if (!finish) Y_D = s_EXE; else Y_D = s_DONE;

            s_DONE: Y_D = s_DONE;

            default: Y_D = 3'bxxx;
        endcase
    end

    // current state
    always @(posedge clk)
    begin
        if (reset) // synchronous clear
            y_Q <= s_WAIT;
        else
            y_Q <= Y_D;
    end

    always @(posedge clk)
        if (y_Q == s_EXE && finish)
            return_val_reg <= return_val;
        else if (y_Q == s_DONE)
            return_val_reg <= return_val_reg;
        else
            return_val_reg <= 0;


    assign start = (y_Q == s_START);

   
   top top_inst (
      .clk (clk),
      .reset (reset),
      .finish (finish),
      .return_val (return_val),
        .start (start)

    );

endmodule

module circuit_start_control (
    go,
    control_key
);
    input control_key;
    output go;
    assign go = control_key;
endmodule
module hex_digits(x, hex_LEDs);
    input [3:0] x;
    output [6:0] hex_LEDs;
    
    assign hex_LEDs[0] = (~x[3] & ~x[2] & ~x[1] & x[0]) |
                            (~x[3] & x[2] & ~x[1] & ~x[0]) |
                            (x[3] & x[2] & ~x[1] & x[0]) |
                            (x[3] & ~x[2] & x[1] & x[0]);
    assign hex_LEDs[1] = (~x[3] & x[2] & ~x[1] & x[0]) |
                            (x[3] & x[1] & x[0]) |
                            (x[3] & x[2] & ~x[0]) |
                            (x[2] & x[1] & ~x[0]);
    assign hex_LEDs[2] = (x[3] & x[2] & ~x[0]) |
                            (x[3] & x[2] & x[1]) |
                            (~x[3] & ~x[2] & x[1] & ~x[0]);
    assign hex_LEDs[3] = (~x[3] & ~x[2] & ~x[1] & x[0]) | 
                            (~x[3] & x[2] & ~x[1] & ~x[0]) | 
                            (x[2] & x[1] & x[0]) | 
                            (x[3] & ~x[2] & x[1] & ~x[0]);
    assign hex_LEDs[4] = (~x[3] & x[0]) |
                            (~x[3] & x[2] & ~x[1]) |
                            (~x[2] & ~x[1] & x[0]);
    assign hex_LEDs[5] = (~x[3] & ~x[2] & x[0]) | 
                            (~x[3] & ~x[2] & x[1]) | 
                            (~x[3] & x[1] & x[0]) | 
                            (x[3] & x[2] & ~x[1] & x[0]);
    assign hex_LEDs[6] = (~x[3] & ~x[2] & ~x[1]) | 
                            (x[3] & x[2] & ~x[1] & ~x[0]) | 
                            (~x[3] & x[2] & x[1] & x[0]);
    
endmodule
`timescale 1 ns / 1 ns
module main_tb
(
);

reg  clk;
reg  reset;
reg  start;
reg  waitrequest;
wire [31:0] return_val;
wire  finish;


top top_inst (
	.clk (clk),
	.reset (reset),
	.start (start),
	.waitrequest (waitrequest),
	.finish (finish),
	.return_val (return_val)
);


// Local Rams



initial 
    clk = 0;
always @(clk)
    clk <= #10 ~clk;

initial begin
//$monitor("At t=%t clk=%b %b %b %b %d", $time, clk, reset, start, finish, return_val);
@(negedge clk);
reset <= 1;
@(negedge clk);
reset <= 0;
start <= 1;
@(negedge clk);
start <= 0;
end

always@(finish) begin
    if (finish == 1) begin
        $display("At t=%t clk=%b finish=%b return_val=%d", $time, clk, finish, return_val);
        $display("Cycles: %d", ($time-50)/20);
        $finish;
    end
end

initial begin
waitrequest <= 1;
@(negedge clk);
@(negedge clk);
waitrequest <= 0;
end


endmodule 
