#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Tue Oct 31 12:58:36 2017
# Process ID: 16132
# Current directory: /home/A01577421/Desktop/ECE2700
# Command line: vivado
# Log file: /home/A01577421/Desktop/ECE2700/vivado.log
# Journal file: /home/A01577421/Desktop/ECE2700/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/A01577421/Desktop/ECE2700/Lab4/counter/counter.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/software/xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 5909.703 ; gain = 125.164 ; free physical = 13061 ; free virtual = 27789
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Tue Oct 31 13:00:08 2017] Launched impl_1...
Run output will be captured here: /home/A01577421/Desktop/ECE2700/Lab4/counter/counter.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.4
  **** Build date : Nov 18 2015-09:53:32
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A4E0A0A
set_property PROGRAM.FILE {/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.runs/impl_1/counter.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.runs/impl_1/counter.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Oct 31 13:07:30 2017] Launched synth_1...
Run output will be captured here: /home/A01577421/Desktop/ECE2700/Lab4/counter/counter.runs/synth_1/runme.log
[Tue Oct 31 13:07:30 2017] Launched impl_1...
Run output will be captured here: /home/A01577421/Desktop/ECE2700/Lab4/counter/counter.runs/impl_1/runme.log
reset_run impl_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testcount' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.sim/sim_1/behav'
xvlog -m64 --relax -prj testcount_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sources_1/imports/Lab4/rotateLED/rotateLED.srcs/sources_1/imports/ECE2700/Lab4/project_1/project_1.srcs/sources_1/new/dlatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dlatch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sources_1/imports/Lab4/rotateLED/rotateLED.srcs/sources_1/imports/ECE2700/Lab4/project_1/project_1.srcs/sources_1/new/DFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sources_1/imports/Lab4/rotateLED/rotateLED.srcs/sources_1/imports/ECE2700/Lab1/ClockDivider/ClockDivider.srcs/sources_1/new/ClockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sources_1/imports/Lab4/project_1/project_1.srcs/sources_1/new/JKFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JKFF
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sim_1/new/testcount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testcount
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/software/xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto aee18d4de3d94b6092e002e78e4b77a6 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testcount_behav xil_defaultlib.testcount xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClockDivider
Compiling module xil_defaultlib.dlatch
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.JKFF
Compiling module xil_defaultlib.counter_default
Compiling module xil_defaultlib.testcount
Compiling module xil_defaultlib.glbl
Built simulation snapshot testcount_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/A01577421/Desktop/ECE2700/Lab4/counter/counter.sim/sim_1/behav/xsim.dir/testcount_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 31 13:08:56 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testcount_behav -key {Behavioral:sim_1:Functional:testcount} -tclbatch {testcount.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source testcount.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testcount_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testcount' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.sim/sim_1/behav'
xvlog -m64 --relax -prj testcount_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sources_1/imports/Lab4/rotateLED/rotateLED.srcs/sources_1/imports/ECE2700/Lab4/project_1/project_1.srcs/sources_1/new/dlatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dlatch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sources_1/imports/Lab4/rotateLED/rotateLED.srcs/sources_1/imports/ECE2700/Lab4/project_1/project_1.srcs/sources_1/new/DFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sources_1/imports/Lab4/rotateLED/rotateLED.srcs/sources_1/imports/ECE2700/Lab1/ClockDivider/ClockDivider.srcs/sources_1/new/ClockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sources_1/imports/Lab4/project_1/project_1.srcs/sources_1/new/JKFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JKFF
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sim_1/new/testcount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testcount
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/software/xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto aee18d4de3d94b6092e002e78e4b77a6 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testcount_behav xil_defaultlib.testcount xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClockDivider
Compiling module xil_defaultlib.dlatch
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.JKFF
Compiling module xil_defaultlib.counter_default
Compiling module xil_defaultlib.testcount
Compiling module xil_defaultlib.glbl
Built simulation snapshot testcount_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/A01577421/Desktop/ECE2700/Lab4/counter/counter.sim/sim_1/behav/xsim.dir/testcount_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 31 13:10:21 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testcount_behav -key {Behavioral:sim_1:Functional:testcount} -tclbatch {testcount.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source testcount.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testcount_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Oct 31 13:11:34 2017] Launched synth_1...
Run output will be captured here: /home/A01577421/Desktop/ECE2700/Lab4/counter/counter.runs/synth_1/runme.log
[Tue Oct 31 13:11:34 2017] Launched impl_1...
Run output will be captured here: /home/A01577421/Desktop/ECE2700/Lab4/counter/counter.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.runs/impl_1/counter.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 31 13:14:47 2017...
