{"vcs1":{"timestamp_begin":1729246472.707831971, "rt":1.61, "ut":0.26, "st":0.21}}
{"vcselab":{"timestamp_begin":1729246474.387517383, "rt":0.67, "ut":0.19, "st":0.04}}
{"link":{"timestamp_begin":1729246475.127378414, "rt":0.29, "ut":0.16, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1729246472.157809741}
{"VCS_COMP_START_TIME": 1729246472.157809741}
{"VCS_COMP_END_TIME": 1729246476.859666730}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329872}}
{"stitch_vcselab": {"peak_mem": 215136}}
