<?xml version="1.0" encoding="UTF-8"?>
<register_list name="System" xmlns="http://www.arm.com/core_reg" xmlns:tcf="http://com.arm.targetconfigurationeditor" xmlns:xi="http://www.w3.org/2001/XInclude" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.arm.com/core_reg ../../../Schemas/core_register_definition.xsd">
  <!--PLEASE DO NOT EDIT THIS FILE - Generated from SysReg_xml-00bet19-->
  <register_group name="Cache">
    <gui_name language="en">Cache</gui_name>
    <description language="en">Cache</description>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-dc-cisw.html" name="DC_CISW" size="8">
      <gui_name language="en">Data or unified Cache line Clean and Invalidate by Set/Way</gui_name>
      <device_name type="rvi">DC_CISW</device_name>
      <device_name type="cadi">DC CISW</device_name>
      <description language="en">Clean and Invalidate data cache by set/way.</description>
      <bitField name="SetWay">
        <gui_name language="en">SetWay</gui_name>
        <description language="en">Contains two fields:</description>
        <definition>[31:4]</definition>
      </bitField>
      <bitField name="Level">
        <gui_name language="en">Level</gui_name>
        <description language="en">Cache level to operate on, minus 1. For example, this field is 0 for operations on L1 cache, or 1 for operations on L2 cache.</description>
        <definition>[3:1]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-dc-civac.html" name="DC_CIVAC" size="8">
      <gui_name language="en">Data or unified Cache line Clean and Invalidate by VA to PoC</gui_name>
      <device_name type="rvi">DC_CIVAC</device_name>
      <device_name type="cadi">DC CIVAC</device_name>
      <description language="en">Clean and Invalidate data cache by address to Point of Coherency.</description>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-dc-csw.html" name="DC_CSW" size="8">
      <gui_name language="en">Data or unified Cache line Clean by Set/Way</gui_name>
      <device_name type="rvi">DC_CSW</device_name>
      <device_name type="cadi">DC CSW</device_name>
      <description language="en">Clean data cache by set/way.</description>
      <bitField name="SetWay">
        <gui_name language="en">SetWay</gui_name>
        <description language="en">Contains two fields:</description>
        <definition>[31:4]</definition>
      </bitField>
      <bitField name="Level">
        <gui_name language="en">Level</gui_name>
        <description language="en">Cache level to operate on, minus 1. For example, this field is 0 for operations on L1 cache, or 1 for operations on L2 cache.</description>
        <definition>[3:1]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-dc-cvac.html" name="DC_CVAC" size="8">
      <gui_name language="en">Data or unified Cache line Clean by VA to PoC</gui_name>
      <device_name type="rvi">DC_CVAC</device_name>
      <device_name type="cadi">DC CVAC</device_name>
      <description language="en">Clean data cache by address to Point of Coherency.</description>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-dc-cvau.html" name="DC_CVAU" size="8">
      <gui_name language="en">Data or unified Cache line Clean by VA to PoU</gui_name>
      <device_name type="rvi">DC_CVAU</device_name>
      <device_name type="cadi">DC CVAU</device_name>
      <description language="en">Clean data cache by address to Point of Unification.</description>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-ic-iallu.html" name="IC_IALLU" size="8">
      <gui_name language="en">Instruction Cache Invalidate All to PoU</gui_name>
      <device_name type="rvi">IC_IALLU</device_name>
      <device_name type="cadi">IC IALLU</device_name>
      <description language="en">Invalidate all instruction caches to Point of Unification.</description>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-ic-ialluis.html" name="IC_IALLUIS" size="8">
      <gui_name language="en">Instruction Cache Invalidate All to PoU, Inner Shareable</gui_name>
      <device_name type="rvi">IC_IALLUIS</device_name>
      <device_name type="cadi">IC IALLUIS</device_name>
      <description language="en">Invalidate all instruction caches in Inner Shareable domain to Point of Unification.</description>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-dc-isw.html" name="DC_ISW" size="8">
      <gui_name language="en">Data or unified Cache line Invalidate by Set/Way</gui_name>
      <device_name type="rvi">DC_ISW</device_name>
      <device_name type="cadi">DC ISW</device_name>
      <description language="en">Invalidate data cache by set/way.</description>
      <bitField name="SetWay">
        <gui_name language="en">SetWay</gui_name>
        <description language="en">Contains two fields:</description>
        <definition>[31:4]</definition>
      </bitField>
      <bitField name="Level">
        <gui_name language="en">Level</gui_name>
        <description language="en">Cache level to operate on, minus 1. For example, this field is 0 for operations on L1 cache, or 1 for operations on L2 cache.</description>
        <definition>[3:1]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-dc-ivac.html" name="DC_IVAC" size="8">
      <gui_name language="en">Data or unified Cache line Invalidate by VA to PoC</gui_name>
      <device_name type="rvi">DC_IVAC</device_name>
      <device_name type="cadi">DC IVAC</device_name>
      <description language="en">Invalidate data cache by address to Point of Coherency.</description>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-ic-ivau.html" name="IC_IVAU" size="8">
      <gui_name language="en">Instruction Cache line Invalidate by VA to PoU</gui_name>
      <device_name type="rvi">IC_IVAU</device_name>
      <device_name type="cadi">IC IVAU</device_name>
      <description language="en">Invalidate instruction cache by address to Point of Unification.</description>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-dc-zva.html" name="DC_ZVA" size="8">
      <gui_name language="en">Data Cache Zero by VA</gui_name>
      <device_name type="rvi">DC_ZVA</device_name>
      <device_name type="cadi">DC ZVA</device_name>
      <description language="en">Zero data cache by address. Zeroes a naturally aligned block of N bytes, where the size of N is identified in DCZID_EL0.</description>
    </register>
  </register_group>
</register_list>
