
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000047                       # Number of seconds simulated
sim_ticks                                    47292500                       # Number of ticks simulated
final_tick                                   47292500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 128569                       # Simulator instruction rate (inst/s)
host_op_rate                                   134691                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               25299845                       # Simulator tick rate (ticks/s)
host_mem_usage                                 686116                       # Number of bytes of host memory used
host_seconds                                     1.87                       # Real time elapsed on the host
sim_insts                                      240327                       # Number of instructions simulated
sim_ops                                        251773                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          31936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          23168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst            832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst            704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              59136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        31936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst          832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst          704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33984                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst             499                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             362                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              13                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst              11                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 924                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         675286779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         489887403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          17592642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           5413120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          14886081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data           6766401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst           4059840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data           5413120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data           6766401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst           1353280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data           5413120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst           2706560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data           5413120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst           2706560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data           6766401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1250430829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    675286779                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     17592642                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     14886081                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst      4059840                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst      1353280                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst      2706560                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst      2706560                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        718591743                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        675286779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        489887403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         17592642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          5413120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         14886081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data          6766401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst          4059840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data          5413120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data          6766401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst          1353280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data          5413120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst          2706560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data          5413120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst          2706560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data          6766401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1250430829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         924                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       924                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  59136                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   59136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           16                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                52                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      47252500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   924                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     495                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          220                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    266.763636                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   155.094444                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   305.766435                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          101     45.91%     45.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           44     20.00%     65.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           24     10.91%     76.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            9      4.09%     80.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            6      2.73%     83.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           10      4.55%     88.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      1.82%     90.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      1.36%     91.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           19      8.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          220                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     12554250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                29879250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    4620000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13586.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32336.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1250.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1250.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.79                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      701                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      51139.07                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1436400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   783750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 5904600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              3051360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             31662360                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               412500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               43250970                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            920.674153                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE       492500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1560000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      44938750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   226800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   123750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1248000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              3051360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             25819290                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              5538000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               36007200                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            766.477569                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE      9063250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1560000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      36368000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                   9599                       # Number of BP lookups
system.cpu0.branchPred.condPredicted             7376                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             1012                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups                7285                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                   4096                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            56.225120                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    870                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                13                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                 205                       # Number of system calls
system.cpu0.numCycles                           94586                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             20122                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                         57178                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                       9599                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches              4966                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        31470                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   2161                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     7044                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  633                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples             52674                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.257603                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.662520                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   41318     78.44%     78.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                     841      1.60%     80.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    1139      2.16%     82.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                     684      1.30%     83.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                     912      1.73%     85.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                     521      0.99%     86.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                     878      1.67%     87.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    1497      2.84%     90.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4884      9.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total               52674                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.101484                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.604508                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   16180                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                26122                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                     8486                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                 1110                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   776                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 935                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  315                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                 58796                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1141                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   776                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   16987                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   2662                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles         10450                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                     8746                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                13053                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                 56781                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents                   389                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                    92                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 12214                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands              64457                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               270726                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups           75536                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps                45075                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   19382                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               140                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           139                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     4635                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads                8431                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores               8124                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              594                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             569                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                     53230                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                276                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                    46148                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              487                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          14010                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        40717                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            77                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples        52674                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.876106                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.489631                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              36681     69.64%     69.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               3628      6.89%     76.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2               2212      4.20%     80.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3               2516      4.78%     85.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4               7637     14.50%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total          52674                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     3    100.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                29073     63.00%     63.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                2132      4.62%     67.62% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     67.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     67.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     67.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     67.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     67.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     67.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     67.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     67.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     67.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     67.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     67.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     67.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     67.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     67.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     67.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     67.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     67.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.01%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead                7732     16.75%     84.38% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite               7208     15.62%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                 46148                       # Type of FU issued
system.cpu0.iq.rate                          0.487895                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          3                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.000065                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            145404                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes            67548                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses        44282                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 56                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                 46123                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     28                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads             107                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         2802                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           61                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         1442                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads          114                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           59                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   776                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   2117                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  531                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts              53513                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              209                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                 8431                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts                8124                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               130                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    10                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  514                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            61                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           189                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          573                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 762                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts                45217                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                 7304                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              931                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            7                       # number of nop insts executed
system.cpu0.iew.exec_refs                       14354                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                    5937                       # Number of branches executed
system.cpu0.iew.exec_stores                      7050                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.478052                       # Inst execution rate
system.cpu0.iew.wb_sent                         44566                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                        44310                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                    26319                       # num instructions producing a value
system.cpu0.iew.wb_consumers                    56816                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.468463                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.463232                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          14016                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            199                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              708                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples        50510                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.781944                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.772530                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        37944     75.12%     75.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1         4476      8.86%     83.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         2129      4.22%     88.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3          969      1.92%     90.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         1840      3.64%     93.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5         1038      2.06%     95.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6          641      1.27%     97.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          325      0.64%     97.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8         1148      2.27%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total        50510                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts               33881                       # Number of instructions committed
system.cpu0.commit.committedOps                 39496                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                         12311                       # Number of memory references committed
system.cpu0.commit.loads                         5629                       # Number of loads committed
system.cpu0.commit.membars                        114                       # Number of memory barriers committed
system.cpu0.commit.branches                      5037                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                    35011                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 315                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           25104     63.56%     63.56% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           2078      5.26%     68.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     68.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     68.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     68.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     68.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     68.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.01%     68.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.83% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead           5629     14.25%     83.08% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite          6682     16.92%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total            39496                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                 1148                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                      102496                       # The number of ROB reads
system.cpu0.rob.rob_writes                     109196                       # The number of ROB writes
system.cpu0.timesIdled                            405                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          41912                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                      33881                       # Number of Instructions Simulated
system.cpu0.committedOps                        39496                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.791712                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.791712                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.358203                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.358203                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                   58266                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  28102                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     1142                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                   155652                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   22436                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  15483                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               32                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          195.066393                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              10195                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              378                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            26.970899                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   195.066393                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.190495                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.190495                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          346                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          293                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.337891                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            27492                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           27492                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data         6612                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total           6612                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         3449                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          3449                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            5                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           50                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           51                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data        10061                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           10061                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data        10066                       # number of overall hits
system.cpu0.dcache.overall_hits::total          10066                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          280                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          280                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         3081                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         3081                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            4                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            3                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         3361                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          3361                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         3361                       # number of overall misses
system.cpu0.dcache.overall_misses::total         3361                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     17251229                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     17251229                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    223163531                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    223163531                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       180000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       180000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        42501                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        42501                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    240414760                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    240414760                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    240414760                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    240414760                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data         6892                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total         6892                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data         6530                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         6530                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        13422                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        13422                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        13427                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        13427                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.040627                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.040627                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.471822                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.471822                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.055556                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.055556                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.250410                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.250410                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.250317                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.250317                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 61611.532143                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 61611.532143                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 72432.174943                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 72432.174943                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        45000                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        45000                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data        14167                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total        14167                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 71530.722999                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 71530.722999                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 71530.722999                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 71530.722999                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          698                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.857143                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           16                       # number of writebacks
system.cpu0.dcache.writebacks::total               16                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data          114                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          114                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         2811                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2811                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         2925                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         2925                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         2925                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         2925                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          166                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          166                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          270                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          270                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            3                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          436                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          436                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          436                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          436                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     11291767                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     11291767                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     20707230                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     20707230                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       173000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       173000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        37999                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        37999                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     31998997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     31998997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     31998997                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     31998997                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.024086                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.024086                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.041348                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.041348                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.032484                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.032484                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.032472                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.032472                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 68022.692771                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 68022.692771                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 76693.444444                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 76693.444444                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        43250                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        43250                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 12666.333333                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 12666.333333                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 73392.194954                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 73392.194954                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 73392.194954                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 73392.194954                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              219                       # number of replacements
system.cpu0.icache.tags.tagsinuse          242.274089                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               6253                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              598                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            10.456522                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   242.274089                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.473192                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.473192                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          379                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          260                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            14686                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           14686                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         6253                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           6253                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         6253                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            6253                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         6253                       # number of overall hits
system.cpu0.icache.overall_hits::total           6253                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          791                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          791                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          791                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           791                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          791                       # number of overall misses
system.cpu0.icache.overall_misses::total          791                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     53828226                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     53828226                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     53828226                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     53828226                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     53828226                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     53828226                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         7044                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         7044                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         7044                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         7044                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         7044                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         7044                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.112294                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.112294                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.112294                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.112294                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.112294                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.112294                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 68050.854614                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 68050.854614                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 68050.854614                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 68050.854614                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 68050.854614                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 68050.854614                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          536                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          268                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          191                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          191                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          191                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          191                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          191                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          191                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          600                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          600                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          600                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          600                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          600                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          600                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     41900274                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     41900274                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     41900274                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     41900274                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     41900274                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     41900274                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.085179                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.085179                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.085179                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.085179                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.085179                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.085179                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 69833.790000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 69833.790000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 69833.790000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 69833.790000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 69833.790000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 69833.790000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                   7398                       # Number of BP lookups
system.cpu1.branchPred.condPredicted             6925                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              158                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                4549                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                   3945                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            86.722357                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    181                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           15262                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              3312                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         37394                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                       7398                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              4126                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                         8911                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                    387                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                     2039                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   85                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples             12424                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             3.160657                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.753721                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                    6970     56.10%     56.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                     182      1.46%     57.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                      47      0.38%     57.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                     180      1.45%     59.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                     142      1.14%     60.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     160      1.29%     61.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     122      0.98%     62.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     616      4.96%     67.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    4005     32.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               12424                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.484733                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       2.450138                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    3827                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 3477                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                     2536                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                 2418                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   165                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 226                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                 36834                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  109                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   165                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    4062                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                    596                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1387                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                     4691                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                 1522                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                 36130                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                    2                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                  1366                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.RenamedOperands              58532                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               175783                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups           51136                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps                52107                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    6421                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                51                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            50                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                     3923                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads                6146                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               1020                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              364                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             350                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                     35286                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 78                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                    32986                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              367                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           3891                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        13179                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved            10                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples        12424                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        2.655023                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.784751                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               3414     27.48%     27.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1                582      4.68%     32.16% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2                438      3.53%     35.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3                432      3.48%     39.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4               7558     60.83%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          12424                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     9    100.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                24815     75.23%     75.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                1540      4.67%     79.90% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     79.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     79.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     79.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     79.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     79.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     79.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     79.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     79.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     79.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     79.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     79.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     79.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     79.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     79.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     79.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     79.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     79.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     79.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     79.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     79.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     79.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     79.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     79.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     79.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     79.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     79.90% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                5880     17.83%     97.72% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                751      2.28%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 32986                       # Type of FU issued
system.cpu1.iq.rate                          2.161316                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          9                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.000273                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads             78772                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes            39269                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        32578                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                 32995                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads               6                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads          720                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          371                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           37                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked           23                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   165                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                    386                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts              35367                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts               48                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                 6146                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                1020                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                37                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            14                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect            64                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           70                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 134                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                32836                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                 5830                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              150                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                        6549                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                    6251                       # Number of branches executed
system.cpu1.iew.exec_stores                       719                       # Number of stores executed
system.cpu1.iew.exec_rate                    2.151487                       # Inst execution rate
system.cpu1.iew.wb_sent                         32649                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                        32578                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    24369                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    46402                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      2.134583                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.525171                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           3832                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             68                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              130                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples        11872                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     2.651028                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.627031                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0         3753     31.61%     31.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         1985     16.72%     48.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2          332      2.80%     51.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         1961     16.52%     67.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4          105      0.88%     68.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         2308     19.44%     87.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          136      1.15%     89.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7          171      1.44%     90.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8         1121      9.44%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        11872                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               30603                       # Number of instructions committed
system.cpu1.commit.committedOps                 31473                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                          6075                       # Number of memory references committed
system.cpu1.commit.loads                         5426                       # Number of loads committed
system.cpu1.commit.membars                         35                       # Number of memory barriers committed
system.cpu1.commit.branches                      6076                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                    25544                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  91                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           23859     75.81%     75.81% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           1539      4.89%     80.70% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     80.70% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     80.70% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     80.70% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     80.70% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     80.70% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     80.70% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     80.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     80.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     80.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     80.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     80.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     80.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     80.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     80.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     80.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     80.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     80.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     80.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     80.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     80.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     80.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     80.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     80.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     80.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     80.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.70% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead           5426     17.24%     97.94% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite           649      2.06%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            31473                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                 1121                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                       45718                       # The number of ROB reads
system.cpu1.rob.rob_writes                      71233                       # The number of ROB writes
system.cpu1.timesIdled                             30                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           2838                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       79323                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                      30603                       # Number of Instructions Simulated
system.cpu1.committedOps                        31473                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.498709                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.498709                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              2.005176                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        2.005176                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                   46271                       # number of integer regfile reads
system.cpu1.int_regfile_writes                  17974                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                   115449                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   35820                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                   7083                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    31                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse            7.978517                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               6211                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               69                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            90.014493                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     7.978517                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.007792                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.007792                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           69                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.067383                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            12910                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           12910                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data         5599                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           5599                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data          610                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           610                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.demand_hits::cpu1.data         6209                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            6209                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data         6211                       # number of overall hits
system.cpu1.dcache.overall_hits::total           6211                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          153                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          153                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           29                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            3                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            7                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            3                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          182                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           182                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          185                       # number of overall misses
system.cpu1.dcache.overall_misses::total          185                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      4028447                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      4028447                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      1912750                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1912750                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        29500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        29500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        12000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data      5941197                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      5941197                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data      5941197                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      5941197                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data         5752                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         5752                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data          639                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          639                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data         6391                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         6391                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data         6396                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         6396                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.026599                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.026599                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.045383                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.045383                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.028478                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.028478                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.028924                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.028924                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 26329.718954                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 26329.718954                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 65956.896552                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 65956.896552                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data  4214.285714                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  4214.285714                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 32643.939560                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 32643.939560                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 32114.578378                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 32114.578378                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            2                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          293                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs            1                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          293                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data           75                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           75                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           17                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data           92                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total           92                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data           92                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total           92                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data           78                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           78                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           12                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            7                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data           90                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total           90                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data           92                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total           92                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data       649532                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total       649532                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       540500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       540500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        19000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        19000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      1190032                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      1190032                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      1195032                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      1195032                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.013561                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.013561                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.018779                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.018779                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.014082                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.014082                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.014384                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.014384                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data  8327.333333                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  8327.333333                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 45041.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 45041.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         2500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data  2714.285714                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2714.285714                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         2500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 13222.577778                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 13222.577778                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 12989.478261                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 12989.478261                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse            6.700317                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs               1964                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            37.056604                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     6.700317                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.013087                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.013087                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             4131                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            4131                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst         1964                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           1964                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst         1964                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            1964                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst         1964                       # number of overall hits
system.cpu1.icache.overall_hits::total           1964                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           75                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           75                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            75                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           75                       # number of overall misses
system.cpu1.icache.overall_misses::total           75                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      4684923                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4684923                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      4684923                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4684923                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      4684923                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4684923                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst         2039                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         2039                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst         2039                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         2039                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst         2039                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         2039                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.036783                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.036783                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.036783                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.036783                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.036783                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.036783                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 62465.640000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 62465.640000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 62465.640000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 62465.640000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 62465.640000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 62465.640000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           22                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           22                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           22                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           53                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           53                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      2985792                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2985792                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      2985792                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2985792                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      2985792                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2985792                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.025993                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.025993                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.025993                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.025993                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.025993                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.025993                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 56335.698113                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 56335.698113                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 56335.698113                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 56335.698113                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 56335.698113                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 56335.698113                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                   7524                       # Number of BP lookups
system.cpu2.branchPred.condPredicted             7034                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect              160                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups                4699                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                   4020                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            85.550117                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    190                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                           14712                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles              3319                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                         37941                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                       7524                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches              4210                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                         8927                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                    393                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu2.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                     2077                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                   95                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples             12450                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             3.201285                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.757078                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                    6894     55.37%     55.37% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                     195      1.57%     56.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                      58      0.47%     57.41% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                     182      1.46%     58.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                     150      1.20%     60.07% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                     165      1.33%     61.40% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                     126      1.01%     62.41% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     622      5.00%     67.41% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    4058     32.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total               12450                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.511419                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       2.578915                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                    3817                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles                 3453                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                     2564                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                 2446                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                   169                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 235                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                 37265                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                  101                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                   169                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                    4056                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                    419                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          1491                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                     4742                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                 1572                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                 36626                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                    2                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                  1393                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                     6                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.RenamedOperands              59292                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups               178221                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups           51800                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps                52670                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                    6618                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                54                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            53                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                     4030                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads                6254                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores               1039                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              397                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores             371                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                     35757                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 87                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                    33350                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued              406                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined           4028                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined        13676                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved            15                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples        12450                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        2.678715                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.777459                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0               3337     26.80%     26.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                608      4.88%     31.69% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                462      3.71%     35.40% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                354      2.84%     38.24% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4               7689     61.76%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total          12450                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                    15    100.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                25089     75.23%     75.23% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                1540      4.62%     79.85% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     79.85% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     79.85% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     79.85% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     79.85% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     79.85% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     79.85% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     79.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     79.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     79.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     79.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     79.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     79.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     79.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     79.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     79.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     79.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     79.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     79.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     79.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     79.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     79.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     79.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     79.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     79.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     79.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     79.85% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                5936     17.80%     97.65% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                785      2.35%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                 33350                       # Type of FU issued
system.cpu2.iq.rate                          2.266857                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                         15                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.000450                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads             79571                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes            39887                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses        32944                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                 33365                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads               5                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads          773                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          370                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           38                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked           23                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                   169                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                    399                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts              35847                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts               56                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                 6254                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                1039                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                40                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents            15                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect            68                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect           70                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                 138                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts                33214                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                 5906                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              136                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            3                       # number of nop insts executed
system.cpu2.iew.exec_refs                        6659                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                    6329                       # Number of branches executed
system.cpu2.iew.exec_stores                       753                       # Number of stores executed
system.cpu2.iew.exec_rate                    2.257613                       # Inst execution rate
system.cpu2.iew.wb_sent                         33012                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                        32944                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                    24655                       # num instructions producing a value
system.cpu2.iew.wb_consumers                    47033                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      2.239260                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.524206                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts           3963                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             72                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts              133                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples        11881                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     2.677889                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.631176                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0         3723     31.34%     31.34% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1         1941     16.34%     47.67% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2          337      2.84%     50.51% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3         1999     16.83%     67.33% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4          104      0.88%     68.21% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5         2309     19.43%     87.64% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6          170      1.43%     89.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7          161      1.36%     90.43% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8         1137      9.57%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total        11881                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts               30917                       # Number of instructions committed
system.cpu2.commit.committedOps                 31816                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                          6150                       # Number of memory references committed
system.cpu2.commit.loads                         5481                       # Number of loads committed
system.cpu2.commit.membars                         36                       # Number of memory barriers committed
system.cpu2.commit.branches                      6151                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                    25817                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                  94                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu           24127     75.83%     75.83% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult           1539      4.84%     80.67% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     80.67% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     80.67% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     80.67% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     80.67% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     80.67% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     80.67% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     80.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     80.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     80.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     80.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     80.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     80.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     80.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     80.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     80.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     80.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     80.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     80.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     80.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     80.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     80.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     80.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     80.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     80.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     80.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.67% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead           5481     17.23%     97.90% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite           669      2.10%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total            31816                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                 1137                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                       46172                       # The number of ROB reads
system.cpu2.rob.rob_writes                      72197                       # The number of ROB writes
system.cpu2.timesIdled                             30                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           2262                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       79873                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                      30917                       # Number of Instructions Simulated
system.cpu2.committedOps                        31816                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.475855                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.475855                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              2.101482                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        2.101482                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                   46751                       # number of integer regfile reads
system.cpu2.int_regfile_writes                  18134                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                   116763                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                   36228                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                   7196                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    38                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse            8.241603                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs               6278                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs               72                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            87.194444                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     8.241603                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.008048                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.008048                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           72                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.070312                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses            13101                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses           13101                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data         5649                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total           5649                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data          625                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           625                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            2                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data            1                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu2.dcache.demand_hits::cpu2.data         6274                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            6274                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data         6276                       # number of overall hits
system.cpu2.dcache.overall_hits::total           6276                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data          174                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          174                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data           32                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           32                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            3                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            9                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            4                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data          206                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           206                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data          209                       # number of overall misses
system.cpu2.dcache.overall_misses::total          209                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data      3151940                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      3151940                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data      1963500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1963500                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        37500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        37500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        12000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data      5115440                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      5115440                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data      5115440                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      5115440                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data         5823                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         5823                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data          657                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          657                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data         6480                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         6480                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data         6485                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         6485                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.029882                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.029882                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.048706                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.048706                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.900000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.900000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.031790                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.031790                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.032228                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.032228                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 18114.597701                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 18114.597701                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 61359.375000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 61359.375000                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data  4166.666667                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  4166.666667                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data         3000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 24832.233010                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 24832.233010                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 24475.789474                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 24475.789474                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          104                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          104                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data           94                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           94                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data           20                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data          114                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          114                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data          114                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          114                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data           80                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           80                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data           12                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            2                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            9                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            4                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data           92                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           92                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data           94                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           94                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data       669286                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total       669286                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data       587250                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       587250                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data      1256536                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      1256536                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data      1261536                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      1261536                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.013739                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.013739                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.018265                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.018265                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.900000                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.900000                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.014198                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.014198                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.014495                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.014495                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data  8366.075000                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  8366.075000                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 48937.500000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 48937.500000                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data         2500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data  2666.666667                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2666.666667                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data         1875                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data        13658                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total        13658                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 13420.595745                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 13420.595745                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse            6.691843                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs               2002                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            37.773585                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     6.691843                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.013070                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.013070                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             4207                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            4207                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst         2002                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total           2002                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst         2002                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total            2002                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst         2002                       # number of overall hits
system.cpu2.icache.overall_hits::total           2002                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           75                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           75                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            75                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           75                       # number of overall misses
system.cpu2.icache.overall_misses::total           75                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      4154934                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4154934                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      4154934                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4154934                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      4154934                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4154934                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst         2077                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         2077                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst         2077                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         2077                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst         2077                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         2077                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.036110                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.036110                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.036110                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.036110                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.036110                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.036110                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 55399.120000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 55399.120000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 55399.120000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 55399.120000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 55399.120000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 55399.120000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           22                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           22                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           22                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           53                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           53                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           53                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      2638548                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2638548                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      2638548                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2638548                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      2638548                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2638548                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.025518                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.025518                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.025518                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.025518                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.025518                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.025518                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 49783.924528                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 49783.924528                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 49783.924528                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 49783.924528                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 49783.924528                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 49783.924528                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                   7537                       # Number of BP lookups
system.cpu3.branchPred.condPredicted             7030                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect              162                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups                4821                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                   3996                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            82.887368                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    203                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                           14080                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles              3120                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                         37803                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                       7537                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches              4199                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                         9148                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                    397                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu3.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                     2079                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                   82                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples             12474                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             3.188392                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.746682                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                    6873     55.10%     55.10% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                     255      2.04%     57.14% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                      56      0.45%     57.59% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                     183      1.47%     59.06% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                     140      1.12%     60.18% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                     162      1.30%     61.48% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     137      1.10%     62.58% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     680      5.45%     68.03% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    3988     31.97%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total               12474                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.535298                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       2.684872                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                    3710                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles                 3571                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                     2694                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                 2329                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                   169                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 234                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts                 37247                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                  109                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                   169                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                    3976                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                    533                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          1493                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                     4728                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                 1574                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                 36526                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                    2                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                  1392                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.RenamedOperands              59099                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups               177665                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups           51581                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps                52284                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                    6813                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                49                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            48                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                     4199                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads                6232                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores               1053                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              390                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores             350                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                     35626                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 77                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                    33206                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued              358                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined           4116                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined        13797                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved            10                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples        12474                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        2.662017                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.779361                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0               3394     27.21%     27.21% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                583      4.67%     31.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                453      3.63%     35.51% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                459      3.68%     39.19% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4               7585     60.81%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total          12474                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                    11    100.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                24944     75.12%     75.12% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                1540      4.64%     79.76% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     79.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     79.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     79.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     79.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     79.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     79.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     79.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     79.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     79.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     79.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     79.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     79.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     79.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     79.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     79.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     79.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     79.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     79.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     79.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     79.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     79.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     79.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     79.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     79.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     79.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     79.76% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                5935     17.87%     97.63% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                787      2.37%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                 33206                       # Type of FU issued
system.cpu3.iq.rate                          2.358381                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                         11                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.000331                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads             79255                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes            39833                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses        32791                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                 33217                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads               5                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads          792                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          393                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           38                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked           23                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                   169                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                    418                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts              35706                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts               32                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                 6232                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                1053                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                36                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents            14                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect            69                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect           67                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                 136                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts                33062                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                 5880                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              144                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                        6636                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                    6284                       # Number of branches executed
system.cpu3.iew.exec_stores                       756                       # Number of stores executed
system.cpu3.iew.exec_rate                    2.348153                       # Inst execution rate
system.cpu3.iew.wb_sent                         32869                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                        32791                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                    24459                       # num instructions producing a value
system.cpu3.iew.wb_consumers                    46496                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      2.328906                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.526045                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts           4113                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             67                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts              133                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples        11886                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     2.657496                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.657107                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0         3727     31.36%     31.36% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1         2116     17.80%     49.16% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2          346      2.91%     52.07% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3         1844     15.51%     67.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4          103      0.87%     68.45% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5         2202     18.53%     86.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6          186      1.56%     88.54% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7          187      1.57%     90.11% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8         1175      9.89%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total        11886                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts               30700                       # Number of instructions committed
system.cpu3.commit.committedOps                 31587                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                          6100                       # Number of memory references committed
system.cpu3.commit.loads                         5440                       # Number of loads committed
system.cpu3.commit.membars                         35                       # Number of memory barriers committed
system.cpu3.commit.branches                      6099                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                    25638                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                  93                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu           23948     75.82%     75.82% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult           1539      4.87%     80.69% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     80.69% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     80.69% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     80.69% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     80.69% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     80.69% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     80.69% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     80.69% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     80.69% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     80.69% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     80.69% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     80.69% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     80.69% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     80.69% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     80.69% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     80.69% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     80.69% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     80.69% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     80.69% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     80.69% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     80.69% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     80.69% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     80.69% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     80.69% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     80.69% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     80.69% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.69% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.69% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead           5440     17.22%     97.91% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite           660      2.09%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total            31587                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                 1175                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                       46060                       # The number of ROB reads
system.cpu3.rob.rob_writes                      71996                       # The number of ROB writes
system.cpu3.timesIdled                             25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           1606                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                       80505                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                      30700                       # Number of Instructions Simulated
system.cpu3.committedOps                        31587                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.458632                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.458632                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              2.180398                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        2.180398                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                   46545                       # number of integer regfile reads
system.cpu3.int_regfile_writes                  18129                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                   116253                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                   35950                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                   7198                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    23                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse            8.104637                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               6265                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs               71                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            88.239437                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data     8.104637                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.007915                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.007915                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           71                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.069336                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            13036                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           13036                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data         5644                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           5644                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data          620                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total           620                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            2                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data            1                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu3.dcache.demand_hits::cpu3.data         6264                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            6264                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data         6266                       # number of overall hits
system.cpu3.dcache.overall_hits::total           6266                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data          159                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          159                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data           32                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           32                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            3                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            5                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            3                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data          191                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           191                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data          194                       # number of overall misses
system.cpu3.dcache.overall_misses::total          194                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data      3622945                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total      3622945                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data      2031250                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      2031250                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        23000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        23000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        12000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data      5654195                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total      5654195                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data      5654195                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total      5654195                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data         5803                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         5803                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data          652                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total          652                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data         6455                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         6455                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data         6460                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         6460                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.027400                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.027400                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.049080                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.049080                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.029589                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.029589                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.030031                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.030031                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 22785.817610                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 22785.817610                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 63476.562500                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 63476.562500                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data         4600                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total         4600                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data         4000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 29603.115183                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 29603.115183                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 29145.335052                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 29145.335052                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            1                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          199                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs            1                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          199                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data           79                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total           79                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data           20                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data           99                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total           99                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data           99                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total           99                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data           80                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total           80                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data           12                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            2                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            5                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data           92                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total           92                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data           94                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total           94                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data       696279                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total       696279                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data       521750                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       521750                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        15500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        15500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data      1218029                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total      1218029                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data      1223029                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total      1223029                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.013786                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.013786                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.018405                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.018405                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.014253                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.014253                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.014551                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.014551                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data  8703.487500                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  8703.487500                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 43479.166667                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 43479.166667                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data         2500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data         3100                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3100                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data         2500                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 13239.445652                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 13239.445652                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 13010.946809                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 13010.946809                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse            6.769033                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs               2004                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            36.436364                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     6.769033                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.013221                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.013221                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses             4213                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses            4213                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst         2004                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total           2004                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst         2004                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total            2004                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst         2004                       # number of overall hits
system.cpu3.icache.overall_hits::total           2004                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           75                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           75                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            75                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           75                       # number of overall misses
system.cpu3.icache.overall_misses::total           75                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      3536186                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3536186                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      3536186                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3536186                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      3536186                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3536186                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst         2079                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total         2079                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst         2079                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total         2079                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst         2079                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total         2079                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.036075                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.036075                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.036075                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.036075                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.036075                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.036075                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 47149.146667                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 47149.146667                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 47149.146667                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 47149.146667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 47149.146667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 47149.146667                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           20                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           20                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           20                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           55                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           55                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           55                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      2125051                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2125051                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      2125051                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2125051                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      2125051                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2125051                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.026455                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.026455                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.026455                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.026455                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.026455                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.026455                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 38637.290909                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 38637.290909                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 38637.290909                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 38637.290909                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 38637.290909                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 38637.290909                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.branchPred.lookups                   7347                       # Number of BP lookups
system.cpu4.branchPred.condPredicted             6871                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect              157                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups                4448                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits                   3898                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            87.634892                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                    178                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                           13518                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles              2995                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                         37190                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                       7347                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches              4076                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                         9007                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                    383                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu4.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu4.fetch.CacheLines                     2029                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes                   86                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples             12201                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             3.204082                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            3.759009                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                    6746     55.29%     55.29% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                     215      1.76%     57.05% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                      50      0.41%     57.46% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                     169      1.39%     58.85% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::4                     139      1.14%     59.99% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::5                     151      1.24%     61.22% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::6                     123      1.01%     62.23% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::7                     642      5.26%     67.49% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::8                    3966     32.51%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total               12201                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.543498                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       2.751147                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                    3620                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles                 3506                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                     2577                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles                 2335                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                   162                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved                 220                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts                 36545                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                  117                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                   162                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                    3874                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                    511                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles          1491                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                     4631                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles                 1531                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts                 35855                       # Number of instructions processed by rename
system.cpu4.rename.IQFullEvents                  1360                       # Number of times rename has blocked due to IQ full
system.cpu4.rename.RenamedOperands              58017                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups               174492                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups           50796                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps                51692                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                    6314                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts                48                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts            48                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                     4101                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads                6132                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores               1020                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads              360                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores             349                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                     35042                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded                 72                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                    32747                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued              387                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined           3904                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined        13154                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved             9                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples        12201                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        2.683960                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       1.776240                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0               3285     26.92%     26.92% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1                548      4.49%     31.42% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2                429      3.52%     34.93% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::3                415      3.40%     38.33% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::4               7524     61.67%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total          12201                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                     8    100.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu                24612     75.16%     75.16% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult                1540      4.70%     79.86% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     79.86% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     79.86% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     79.86% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     79.86% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     79.86% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     79.86% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     79.86% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     79.86% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     79.86% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     79.86% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     79.86% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     79.86% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     79.86% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     79.86% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     79.86% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     79.86% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     79.86% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     79.86% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     79.86% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     79.86% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     79.86% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     79.86% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     79.86% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc             0      0.00%     79.86% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     79.86% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.86% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     79.86% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead                5849     17.86%     97.72% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite                746      2.28%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total                 32747                       # Type of FU issued
system.cpu4.iq.rate                          2.422474                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                          8                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                  0.000244                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads             78090                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes            39033                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses        32337                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses                 32755                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads               6                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads          752                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores          392                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads           34                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked           34                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                   162                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                    393                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts              35117                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts               32                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts                 6132                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts                1020                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts                34                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents            15                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect            64                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect           68                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts                 132                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts                32608                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts                 5807                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts              139                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                            3                       # number of nop insts executed
system.cpu4.iew.exec_refs                        6520                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                    6186                       # Number of branches executed
system.cpu4.iew.exec_stores                       713                       # Number of stores executed
system.cpu4.iew.exec_rate                    2.412191                       # Inst execution rate
system.cpu4.iew.wb_sent                         32414                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                        32337                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                    24237                       # num instructions producing a value
system.cpu4.iew.wb_consumers                    46174                       # num instructions consuming a value
system.cpu4.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu4.iew.wb_rate                      2.392144                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.524906                       # average fanout of values written-back
system.cpu4.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu4.commit.commitSquashedInsts           3842                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls             63                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts              128                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples        11645                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     2.680120                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     2.653392                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0         3624     31.12%     31.12% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1         2021     17.36%     48.48% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2          312      2.68%     51.16% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3         1872     16.08%     67.23% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4           96      0.82%     68.05% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5         2257     19.38%     87.44% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6          138      1.19%     88.62% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7          148      1.27%     89.89% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8         1177     10.11%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total        11645                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts               30369                       # Number of instructions committed
system.cpu4.commit.committedOps                 31210                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                          6008                       # Number of memory references committed
system.cpu4.commit.loads                         5380                       # Number of loads committed
system.cpu4.commit.membars                         34                       # Number of memory barriers committed
system.cpu4.commit.branches                      6021                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                    25331                       # Number of committed integer instructions.
system.cpu4.commit.function_calls                  88                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu           23663     75.82%     75.82% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult           1539      4.93%     80.75% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     80.75% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     80.75% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     80.75% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     80.75% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     80.75% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     80.75% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     80.75% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     80.75% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     80.75% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     80.75% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     80.75% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     80.75% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     80.75% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     80.75% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     80.75% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     80.75% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     80.75% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     80.75% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     80.75% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     80.75% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     80.75% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     80.75% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     80.75% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc            0      0.00%     80.75% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     80.75% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.75% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.75% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead           5380     17.24%     97.99% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite           628      2.01%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total            31210                       # Class of committed instruction
system.cpu4.commit.bw_lim_events                 1177                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                       45195                       # The number of ROB reads
system.cpu4.rob.rob_writes                      70733                       # The number of ROB writes
system.cpu4.timesIdled                             26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                           1317                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                       81067                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                      30369                       # Number of Instructions Simulated
system.cpu4.committedOps                        31210                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              0.445125                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        0.445125                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              2.246560                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        2.246560                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads                   45992                       # number of integer regfile reads
system.cpu4.int_regfile_writes                  17871                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                   114654                       # number of cc regfile reads
system.cpu4.cc_regfile_writes                   35520                       # number of cc regfile writes
system.cpu4.misc_regfile_reads                   7050                       # number of misc regfile reads
system.cpu4.misc_regfile_writes                    18                       # number of misc regfile writes
system.cpu4.dcache.tags.replacements                0                       # number of replacements
system.cpu4.dcache.tags.tagsinuse            7.976371                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs               6148                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs               71                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            86.591549                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data     7.976371                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.007789                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.007789                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024           71                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.069336                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses            12803                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses           12803                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data         5558                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total           5558                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data          589                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total           589                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::cpu4.data            2                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data            1                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu4.dcache.demand_hits::cpu4.data         6147                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total            6147                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data         6149                       # number of overall hits
system.cpu4.dcache.overall_hits::total           6149                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data          161                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total          161                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data           32                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           32                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::cpu4.data            3                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data            4                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data            3                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data          193                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total           193                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data          196                       # number of overall misses
system.cpu4.dcache.overall_misses::total          196                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data      3590695                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total      3590695                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data      2546248                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      2546248                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data        16500                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total        16500                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data        12000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data      6136943                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total      6136943                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data      6136943                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total      6136943                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data         5719                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total         5719                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data          621                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total          621                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::cpu4.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data         6340                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total         6340                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data         6345                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total         6345                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.028152                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.028152                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.051530                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.051530                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::cpu4.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.030442                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.030442                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.030890                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.030890                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 22302.453416                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 22302.453416                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 79570.250000                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 79570.250000                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data         4125                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total         4125                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data         4000                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 31797.632124                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 31797.632124                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 31310.933673                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 31310.933673                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs           13                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets          203                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs     2.600000                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          203                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data           81                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total           81                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data           20                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data          101                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total          101                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data          101                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total          101                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data           80                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total           80                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data           12                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::cpu4.data            2                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data            4                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data            3                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data           92                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total           92                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data           94                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total           94                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data       559286                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total       559286                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data       769251                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       769251                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::cpu4.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data        10500                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total        10500                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data      1328537                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total      1328537                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data      1333537                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total      1333537                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.013988                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.013988                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.019324                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.019324                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::cpu4.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.014511                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.014511                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.014815                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.014815                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data  6991.075000                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total  6991.075000                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 64104.250000                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 64104.250000                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::cpu4.data         2500                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data         2625                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2625                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data         2500                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 14440.619565                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 14440.619565                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 14186.563830                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 14186.563830                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements                0                       # number of replacements
system.cpu4.icache.tags.tagsinuse            6.747793                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs               1958                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs               56                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs            34.964286                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst     6.747793                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.013179                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.013179                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses             4114                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses            4114                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst         1958                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total           1958                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst         1958                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total            1958                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst         1958                       # number of overall hits
system.cpu4.icache.overall_hits::total           1958                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst           71                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           71                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst           71                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            71                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst           71                       # number of overall misses
system.cpu4.icache.overall_misses::total           71                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst      1904439                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      1904439                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst      1904439                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      1904439                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst      1904439                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      1904439                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst         2029                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total         2029                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst         2029                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total         2029                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst         2029                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total         2029                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.034993                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.034993                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.034993                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.034993                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.034993                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.034993                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 26823.084507                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 26823.084507                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 26823.084507                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 26823.084507                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 26823.084507                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 26823.084507                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst           15                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst           15                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst           15                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst           56                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst           56                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst           56                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst      1572549                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      1572549                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst      1572549                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      1572549                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst      1572549                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      1572549                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.027600                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.027600                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.027600                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.027600                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.027600                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.027600                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 28081.232143                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 28081.232143                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 28081.232143                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 28081.232143                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 28081.232143                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 28081.232143                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.branchPred.lookups                   7036                       # Number of BP lookups
system.cpu5.branchPred.condPredicted             6582                       # Number of conditional branches predicted
system.cpu5.branchPred.condIncorrect              166                       # Number of conditional branches incorrect
system.cpu5.branchPred.BTBLookups                4150                       # Number of BTB lookups
system.cpu5.branchPred.BTBHits                   3736                       # Number of BTB hits
system.cpu5.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu5.branchPred.BTBHitPct            90.024096                       # BTB Hit Percentage
system.cpu5.branchPred.usedRAS                    177                       # Number of times the RAS was used to get a target.
system.cpu5.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                           12974                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.fetch.icacheStallCycles              2978                       # Number of cycles fetch is stalled on an Icache miss
system.cpu5.fetch.Insts                         36230                       # Number of instructions fetch has processed
system.cpu5.fetch.Branches                       7036                       # Number of branches that fetch encountered
system.cpu5.fetch.predictedBranches              3913                       # Number of branches that fetch has predicted taken
system.cpu5.fetch.Cycles                         8548                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu5.fetch.SquashCycles                    395                       # Number of cycles fetch has spent squashing
system.cpu5.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu5.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu5.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu5.fetch.CacheLines                     2030                       # Number of cache lines fetched
system.cpu5.fetch.IcacheSquashes                   93                       # Number of outstanding Icache misses that were squashed
system.cpu5.fetch.rateDist::samples             11731                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::mean             3.242349                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::stdev            3.758503                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::0                    6388     54.45%     54.45% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::1                     242      2.06%     56.52% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::2                      49      0.42%     56.93% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::3                     161      1.37%     58.31% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::4                     145      1.24%     59.54% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::5                     143      1.22%     60.76% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::6                     122      1.04%     61.80% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::7                     662      5.64%     67.45% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::8                    3819     32.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::total               11731                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.branchRate                 0.542315                       # Number of branch fetches per cycle
system.cpu5.fetch.rate                       2.792508                       # Number of inst fetches per cycle
system.cpu5.decode.IdleCycles                    3582                       # Number of cycles decode is idle
system.cpu5.decode.BlockedCycles                 3205                       # Number of cycles decode is blocked
system.cpu5.decode.RunCycles                     2522                       # Number of cycles decode is running
system.cpu5.decode.UnblockCycles                 2254                       # Number of cycles decode is unblocking
system.cpu5.decode.SquashCycles                   167                       # Number of cycles decode is squashing
system.cpu5.decode.BranchResolved                 200                       # Number of times decode resolved a branch
system.cpu5.decode.BranchMispred                   30                       # Number of times decode detected a branch misprediction
system.cpu5.decode.DecodedInsts                 35551                       # Number of instructions handled by decode
system.cpu5.decode.SquashedInsts                  132                       # Number of squashed instructions handled by decode
system.cpu5.rename.SquashCycles                   167                       # Number of cycles rename is squashing
system.cpu5.rename.IdleCycles                    3807                       # Number of cycles rename is idle
system.cpu5.rename.BlockCycles                    422                       # Number of cycles rename is blocking
system.cpu5.rename.serializeStallCycles          1377                       # count of cycles rename stalled for serializing inst
system.cpu5.rename.RunCycles                     4514                       # Number of cycles rename is running
system.cpu5.rename.UnblockCycles                 1443                       # Number of cycles rename is unblocking
system.cpu5.rename.RenamedInsts                 34859                       # Number of instructions processed by rename
system.cpu5.rename.IQFullEvents                  1289                       # Number of times rename has blocked due to IQ full
system.cpu5.rename.RenamedOperands              56129                       # Number of destination operands rename has renamed
system.cpu5.rename.RenameLookups               169711                       # Number of register rename lookups that rename has made
system.cpu5.rename.int_rename_lookups           49553                       # Number of integer rename lookups
system.cpu5.rename.CommittedMaps                49482                       # Number of HB maps that are committed
system.cpu5.rename.UndoneMaps                    6636                       # Number of HB maps that are undone due to squashing
system.cpu5.rename.serializingInsts                40                       # count of serializing insts renamed
system.cpu5.rename.tempSerializingInsts            39                       # count of temporary serializing insts renamed
system.cpu5.rename.skidInsts                     3853                       # count of insts added to the skid buffer
system.cpu5.memDep0.insertedLoads                6027                       # Number of loads inserted to the mem dependence unit.
system.cpu5.memDep0.insertedStores                954                       # Number of stores inserted to the mem dependence unit.
system.cpu5.memDep0.conflictingLoads              326                       # Number of conflicting loads.
system.cpu5.memDep0.conflictingStores             135                       # Number of conflicting stores.
system.cpu5.iq.iqInstsAdded                     33832                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu5.iq.iqNonSpecInstsAdded                 72                       # Number of non-speculative instructions added to the IQ
system.cpu5.iq.iqInstsIssued                    31499                       # Number of instructions issued
system.cpu5.iq.iqSquashedInstsIssued              390                       # Number of squashed instructions issued
system.cpu5.iq.iqSquashedInstsExamined           3910                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu5.iq.iqSquashedOperandsExamined        13366                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu5.iq.iqSquashedNonSpecRemoved            10                       # Number of squashed non-spec instructions that were removed
system.cpu5.iq.issued_per_cycle::samples        11731                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::mean        2.685108                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::stdev       1.769563                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::0               3097     26.40%     26.40% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::1                595      5.07%     31.47% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::2                427      3.64%     35.11% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::3                398      3.39%     38.50% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::4               7214     61.50%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::total          11731                       # Number of insts issued each cycle
system.cpu5.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntMult                     8    100.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IntAlu                23543     74.74%     74.74% # Type of FU issued
system.cpu5.iq.FU_type_0::IntMult                1540      4.89%     79.63% # Type of FU issued
system.cpu5.iq.FU_type_0::IntDiv                    0      0.00%     79.63% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatAdd                  0      0.00%     79.63% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCmp                  0      0.00%     79.63% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCvt                  0      0.00%     79.63% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMult                 0      0.00%     79.63% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatDiv                  0      0.00%     79.63% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatSqrt                 0      0.00%     79.63% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAdd                   0      0.00%     79.63% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAddAcc                0      0.00%     79.63% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAlu                   0      0.00%     79.63% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCmp                   0      0.00%     79.63% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCvt                   0      0.00%     79.63% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMisc                  0      0.00%     79.63% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMult                  0      0.00%     79.63% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMultAcc               0      0.00%     79.63% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShift                 0      0.00%     79.63% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShiftAcc              0      0.00%     79.63% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdSqrt                  0      0.00%     79.63% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAdd              0      0.00%     79.63% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAlu              0      0.00%     79.63% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCmp              0      0.00%     79.63% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCvt              0      0.00%     79.63% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatDiv              0      0.00%     79.63% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMisc             0      0.00%     79.63% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMult             0      0.00%     79.63% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.63% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatSqrt             0      0.00%     79.63% # Type of FU issued
system.cpu5.iq.FU_type_0::MemRead                5691     18.07%     97.70% # Type of FU issued
system.cpu5.iq.FU_type_0::MemWrite                725      2.30%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::total                 31499                       # Type of FU issued
system.cpu5.iq.rate                          2.427856                       # Inst issue rate
system.cpu5.iq.fu_busy_cnt                          8                       # FU busy when requested
system.cpu5.iq.fu_busy_rate                  0.000254                       # FU busy rate (busy events/executed inst)
system.cpu5.iq.int_inst_queue_reads             75127                       # Number of integer instruction queue reads
system.cpu5.iq.int_inst_queue_writes            37821                       # Number of integer instruction queue writes
system.cpu5.iq.int_inst_queue_wakeup_accesses        31065                       # Number of integer instruction queue wakeup accesses
system.cpu5.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu5.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu5.iq.int_alu_accesses                 31507                       # Number of integer alu accesses
system.cpu5.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu5.iew.lsq.thread0.forwLoads               4                       # Number of loads that had data forwarded from stores
system.cpu5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu5.iew.lsq.thread0.squashedLoads          810                       # Number of loads squashed
system.cpu5.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu5.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu5.iew.lsq.thread0.squashedStores          343                       # Number of stores squashed
system.cpu5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu5.iew.lsq.thread0.rescheduledLoads           31                       # Number of loads that were rescheduled
system.cpu5.iew.lsq.thread0.cacheBlocked           29                       # Number of times an access to memory failed due to the cache being blocked
system.cpu5.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu5.iew.iewSquashCycles                   167                       # Number of cycles IEW is squashing
system.cpu5.iew.iewBlockCycles                    391                       # Number of cycles IEW is blocking
system.cpu5.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu5.iew.iewDispatchedInsts              33907                       # Number of instructions dispatched to IQ
system.cpu5.iew.iewDispSquashedInsts               40                       # Number of squashed instructions skipped by dispatch
system.cpu5.iew.iewDispLoadInsts                 6027                       # Number of dispatched load instructions
system.cpu5.iew.iewDispStoreInsts                 954                       # Number of dispatched store instructions
system.cpu5.iew.iewDispNonSpecInsts                32                       # Number of dispatched non-speculative instructions
system.cpu5.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu5.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu5.iew.memOrderViolationEvents             7                       # Number of memory order violations
system.cpu5.iew.predictedTakenIncorrect            64                       # Number of branches that were predicted taken incorrectly
system.cpu5.iew.predictedNotTakenIncorrect           77                       # Number of branches that were predicted not taken incorrectly
system.cpu5.iew.branchMispredicts                 141                       # Number of branch mispredicts detected at execute
system.cpu5.iew.iewExecutedInsts                31351                       # Number of executed instructions
system.cpu5.iew.iewExecLoadInsts                 5660                       # Number of load instructions executed
system.cpu5.iew.iewExecSquashedInsts              148                       # Number of squashed instructions skipped in execute
system.cpu5.iew.exec_swp                            0                       # number of swp insts executed
system.cpu5.iew.exec_nop                            3                       # number of nop insts executed
system.cpu5.iew.exec_refs                        6351                       # number of memory reference insts executed
system.cpu5.iew.exec_branches                    5885                       # Number of branches executed
system.cpu5.iew.exec_stores                       691                       # Number of stores executed
system.cpu5.iew.exec_rate                    2.416448                       # Inst execution rate
system.cpu5.iew.wb_sent                         31136                       # cumulative count of insts sent to commit
system.cpu5.iew.wb_count                        31065                       # cumulative count of insts written-back
system.cpu5.iew.wb_producers                    23323                       # num instructions producing a value
system.cpu5.iew.wb_consumers                    44274                       # num instructions consuming a value
system.cpu5.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu5.iew.wb_rate                      2.394404                       # insts written-back per cycle
system.cpu5.iew.wb_fanout                    0.526788                       # average fanout of values written-back
system.cpu5.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu5.commit.commitSquashedInsts           3848                       # The number of squashed insts skipped by commit
system.cpu5.commit.commitNonSpecStalls             62                       # The number of times commit has been forced to stall to communicate backwards
system.cpu5.commit.branchMispredicts              136                       # The number of times a branch was mispredicted
system.cpu5.commit.committed_per_cycle::samples        11172                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::mean     2.684748                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::stdev     2.656399                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::0         3490     31.24%     31.24% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::1         1894     16.95%     48.19% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::2          343      3.07%     51.26% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::3         1773     15.87%     67.13% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::4           99      0.89%     68.02% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::5         2139     19.15%     87.16% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::6          158      1.41%     88.58% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::7          152      1.36%     89.94% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::8         1124     10.06%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::total        11172                       # Number of insts commited each cycle
system.cpu5.commit.committedInsts               29182                       # Number of instructions committed
system.cpu5.commit.committedOps                 29994                       # Number of ops (including micro ops) committed
system.cpu5.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu5.commit.refs                          5828                       # Number of memory references committed
system.cpu5.commit.loads                         5217                       # Number of loads committed
system.cpu5.commit.membars                         33                       # Number of memory barriers committed
system.cpu5.commit.branches                      5727                       # Number of branches committed
system.cpu5.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu5.commit.int_insts                    24404                       # Number of committed integer instructions.
system.cpu5.commit.function_calls                  85                       # Number of function calls committed.
system.cpu5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IntAlu           22627     75.44%     75.44% # Class of committed instruction
system.cpu5.commit.op_class_0::IntMult           1539      5.13%     80.57% # Class of committed instruction
system.cpu5.commit.op_class_0::IntDiv               0      0.00%     80.57% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatAdd             0      0.00%     80.57% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCmp             0      0.00%     80.57% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCvt             0      0.00%     80.57% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMult            0      0.00%     80.57% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatDiv             0      0.00%     80.57% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatSqrt            0      0.00%     80.57% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAdd              0      0.00%     80.57% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAddAcc            0      0.00%     80.57% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAlu              0      0.00%     80.57% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCmp              0      0.00%     80.57% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCvt              0      0.00%     80.57% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMisc             0      0.00%     80.57% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMult             0      0.00%     80.57% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMultAcc            0      0.00%     80.57% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShift            0      0.00%     80.57% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShiftAcc            0      0.00%     80.57% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdSqrt             0      0.00%     80.57% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAdd            0      0.00%     80.57% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAlu            0      0.00%     80.57% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCmp            0      0.00%     80.57% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCvt            0      0.00%     80.57% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatDiv            0      0.00%     80.57% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMisc            0      0.00%     80.57% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMult            0      0.00%     80.57% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.57% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.57% # Class of committed instruction
system.cpu5.commit.op_class_0::MemRead           5217     17.39%     97.96% # Class of committed instruction
system.cpu5.commit.op_class_0::MemWrite           611      2.04%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::total            29994                       # Class of committed instruction
system.cpu5.commit.bw_lim_events                 1124                       # number cycles where commit BW limit reached
system.cpu5.rob.rob_reads                       43578                       # The number of ROB reads
system.cpu5.rob.rob_writes                      68317                       # The number of ROB writes
system.cpu5.timesIdled                             24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu5.idleCycles                           1243                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu5.quiesceCycles                       81611                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu5.committedInsts                      29182                       # Number of Instructions Simulated
system.cpu5.committedOps                        29994                       # Number of Ops (including micro ops) Simulated
system.cpu5.cpi                              0.444589                       # CPI: Cycles Per Instruction
system.cpu5.cpi_total                        0.444589                       # CPI: Total CPI of All Threads
system.cpu5.ipc                              2.249268                       # IPC: Instructions Per Cycle
system.cpu5.ipc_total                        2.249268                       # IPC: Total IPC of All Threads
system.cpu5.int_regfile_reads                   44326                       # number of integer regfile reads
system.cpu5.int_regfile_writes                  17327                       # number of integer regfile writes
system.cpu5.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu5.cc_regfile_reads                   110394                       # number of cc regfile reads
system.cpu5.cc_regfile_writes                   33813                       # number of cc regfile writes
system.cpu5.misc_regfile_reads                   6862                       # number of misc regfile reads
system.cpu5.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu5.dcache.tags.replacements                0                       # number of replacements
system.cpu5.dcache.tags.tagsinuse            7.642798                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs               5999                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs               69                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            86.942029                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data     7.642798                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.007464                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.007464                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024           69                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.067383                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses            12499                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses           12499                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data         5427                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total           5427                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data          571                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total           571                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::cpu5.data            2                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu5.dcache.demand_hits::cpu5.data         5998                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total            5998                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data         6000                       # number of overall hits
system.cpu5.dcache.overall_hits::total           6000                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data          159                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total          159                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data           32                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           32                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::cpu5.data            3                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data            5                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data            3                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data          191                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total           191                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data          194                       # number of overall misses
system.cpu5.dcache.overall_misses::total          194                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data      2687948                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total      2687948                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data      2002000                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      2002000                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data        21000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total        21000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data        12000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data      4689948                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total      4689948                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data      4689948                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total      4689948                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data         5586                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total         5586                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data          603                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total          603                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::cpu5.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data         6189                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total         6189                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data         6194                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total         6194                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.028464                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.028464                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.053068                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.053068                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::cpu5.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data            1                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.030861                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.030861                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.031321                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.031321                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data 16905.333333                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 16905.333333                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data 62562.500000                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 62562.500000                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data         4200                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total         4200                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data         4000                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data 24554.701571                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 24554.701571                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data 24174.989691                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 24174.989691                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets          115                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs     2.200000                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          115                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.ReadReq_mshr_hits::cpu5.data           82                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total           82                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::cpu5.data           20                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::cpu5.data          102                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total          102                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::cpu5.data          102                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total          102                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data           77                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total           77                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data           12                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::cpu5.data            2                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data            5                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data            3                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data           89                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total           89                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data           91                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total           91                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data       533281                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total       533281                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data       538250                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       538250                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::cpu5.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data        13500                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total        13500                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data      1071531                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total      1071531                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data      1076531                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total      1076531                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.013784                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.013784                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.019900                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.019900                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::cpu5.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.014380                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.014380                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.014692                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.014692                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data  6925.727273                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total  6925.727273                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data 44854.166667                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 44854.166667                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::cpu5.data         2500                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data         2700                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2700                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data         2500                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data 12039.674157                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 12039.674157                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data 11830.010989                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 11830.010989                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements                0                       # number of replacements
system.cpu5.icache.tags.tagsinuse            6.553307                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs               1960                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs               57                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            34.385965                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst     6.553307                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.012799                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.012799                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses             4117                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses            4117                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst         1960                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total           1960                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst         1960                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total            1960                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst         1960                       # number of overall hits
system.cpu5.icache.overall_hits::total           1960                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst           70                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst           70                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            70                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst           70                       # number of overall misses
system.cpu5.icache.overall_misses::total           70                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst      1880689                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      1880689                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst      1880689                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      1880689                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst      1880689                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      1880689                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst         2030                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total         2030                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst         2030                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total         2030                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst         2030                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total         2030                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.034483                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.034483                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.034483                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.034483                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.034483                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.034483                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 26866.985714                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 26866.985714                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 26866.985714                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 26866.985714                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 26866.985714                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 26866.985714                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::cpu5.inst           13                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::cpu5.inst           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::cpu5.inst           13                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst           57                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst           57                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst           57                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst      1523295                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      1523295                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst      1523295                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      1523295                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst      1523295                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      1523295                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.028079                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.028079                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.028079                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.028079                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.028079                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.028079                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 26724.473684                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 26724.473684                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 26724.473684                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 26724.473684                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 26724.473684                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 26724.473684                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.branchPred.lookups                   6621                       # Number of BP lookups
system.cpu6.branchPred.condPredicted             6206                       # Number of conditional branches predicted
system.cpu6.branchPred.condIncorrect              170                       # Number of conditional branches incorrect
system.cpu6.branchPred.BTBLookups                3822                       # Number of BTB lookups
system.cpu6.branchPred.BTBHits                   3523                       # Number of BTB hits
system.cpu6.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu6.branchPred.BTBHitPct            92.176871                       # BTB Hit Percentage
system.cpu6.branchPred.usedRAS                    155                       # Number of times the RAS was used to get a target.
system.cpu6.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                           12384                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.fetch.icacheStallCycles              2819                       # Number of cycles fetch is stalled on an Icache miss
system.cpu6.fetch.Insts                         34800                       # Number of instructions fetch has processed
system.cpu6.fetch.Branches                       6621                       # Number of branches that fetch encountered
system.cpu6.fetch.predictedBranches              3678                       # Number of branches that fetch has predicted taken
system.cpu6.fetch.Cycles                         8065                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu6.fetch.SquashCycles                    397                       # Number of cycles fetch has spent squashing
system.cpu6.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu6.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu6.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu6.fetch.CacheLines                     1984                       # Number of cache lines fetched
system.cpu6.fetch.IcacheSquashes                   92                       # Number of outstanding Icache misses that were squashed
system.cpu6.fetch.rateDist::samples             11090                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::mean             3.286204                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::stdev            3.775769                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::0                    6036     54.43%     54.43% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::1                     171      1.54%     55.97% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::2                      48      0.43%     56.40% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::3                     141      1.27%     57.67% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::4                     147      1.33%     59.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::5                     130      1.17%     60.17% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::6                     115      1.04%     61.21% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::7                     590      5.32%     66.53% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::8                    3712     33.47%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::total               11090                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.branchRate                 0.534641                       # Number of branch fetches per cycle
system.cpu6.fetch.rate                       2.810078                       # Number of inst fetches per cycle
system.cpu6.decode.IdleCycles                    3467                       # Number of cycles decode is idle
system.cpu6.decode.BlockedCycles                 2872                       # Number of cycles decode is blocked
system.cpu6.decode.RunCycles                     2349                       # Number of cycles decode is running
system.cpu6.decode.UnblockCycles                 2233                       # Number of cycles decode is unblocking
system.cpu6.decode.SquashCycles                   168                       # Number of cycles decode is squashing
system.cpu6.decode.BranchResolved                 185                       # Number of times decode resolved a branch
system.cpu6.decode.BranchMispred                   32                       # Number of times decode detected a branch misprediction
system.cpu6.decode.DecodedInsts                 34088                       # Number of instructions handled by decode
system.cpu6.decode.SquashedInsts                  115                       # Number of squashed instructions handled by decode
system.cpu6.rename.SquashCycles                   168                       # Number of cycles rename is squashing
system.cpu6.rename.IdleCycles                    3642                       # Number of cycles rename is idle
system.cpu6.rename.BlockCycles                    434                       # Number of cycles rename is blocking
system.cpu6.rename.serializeStallCycles          1188                       # count of cycles rename stalled for serializing inst
system.cpu6.rename.RunCycles                     4366                       # Number of cycles rename is running
system.cpu6.rename.UnblockCycles                 1291                       # Number of cycles rename is unblocking
system.cpu6.rename.RenamedInsts                 33406                       # Number of instructions processed by rename
system.cpu6.rename.IQFullEvents                  1180                       # Number of times rename has blocked due to IQ full
system.cpu6.rename.RenamedOperands              53475                       # Number of destination operands rename has renamed
system.cpu6.rename.RenameLookups               162764                       # Number of register rename lookups that rename has made
system.cpu6.rename.int_rename_lookups           47714                       # Number of integer rename lookups
system.cpu6.rename.CommittedMaps                46849                       # Number of HB maps that are committed
system.cpu6.rename.UndoneMaps                    6624                       # Number of HB maps that are undone due to squashing
system.cpu6.rename.serializingInsts                31                       # count of serializing insts renamed
system.cpu6.rename.tempSerializingInsts            29                       # count of temporary serializing insts renamed
system.cpu6.rename.skidInsts                     3221                       # count of insts added to the skid buffer
system.cpu6.memDep0.insertedLoads                5888                       # Number of loads inserted to the mem dependence unit.
system.cpu6.memDep0.insertedStores                893                       # Number of stores inserted to the mem dependence unit.
system.cpu6.memDep0.conflictingLoads              346                       # Number of conflicting loads.
system.cpu6.memDep0.conflictingStores             108                       # Number of conflicting stores.
system.cpu6.iq.iqInstsAdded                     32366                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu6.iq.iqNonSpecInstsAdded                 65                       # Number of non-speculative instructions added to the IQ
system.cpu6.iq.iqInstsIssued                    29962                       # Number of instructions issued
system.cpu6.iq.iqSquashedInstsIssued              365                       # Number of squashed instructions issued
system.cpu6.iq.iqSquashedInstsExamined           3925                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu6.iq.iqSquashedOperandsExamined        13711                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu6.iq.iqSquashedNonSpecRemoved             8                       # Number of squashed non-spec instructions that were removed
system.cpu6.iq.issued_per_cycle::samples        11090                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::mean        2.701713                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::stdev       1.758154                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::0               2840     25.61%     25.61% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::1                613      5.53%     31.14% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::2                407      3.67%     34.81% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::3                385      3.47%     38.28% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::4               6845     61.72%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::total          11090                       # Number of insts issued each cycle
system.cpu6.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntMult                     6    100.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IntAlu                22287     74.38%     74.38% # Type of FU issued
system.cpu6.iq.FU_type_0::IntMult                1540      5.14%     79.52% # Type of FU issued
system.cpu6.iq.FU_type_0::IntDiv                    0      0.00%     79.52% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatAdd                  0      0.00%     79.52% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCmp                  0      0.00%     79.52% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCvt                  0      0.00%     79.52% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMult                 0      0.00%     79.52% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatDiv                  0      0.00%     79.52% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatSqrt                 0      0.00%     79.52% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAdd                   0      0.00%     79.52% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAddAcc                0      0.00%     79.52% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAlu                   0      0.00%     79.52% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCmp                   0      0.00%     79.52% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCvt                   0      0.00%     79.52% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMisc                  0      0.00%     79.52% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMult                  0      0.00%     79.52% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMultAcc               0      0.00%     79.52% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShift                 0      0.00%     79.52% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShiftAcc              0      0.00%     79.52% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdSqrt                  0      0.00%     79.52% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAdd              0      0.00%     79.52% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAlu              0      0.00%     79.52% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCmp              0      0.00%     79.52% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCvt              0      0.00%     79.52% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatDiv              0      0.00%     79.52% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMisc             0      0.00%     79.52% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMult             0      0.00%     79.52% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.52% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatSqrt             0      0.00%     79.52% # Type of FU issued
system.cpu6.iq.FU_type_0::MemRead                5470     18.26%     97.78% # Type of FU issued
system.cpu6.iq.FU_type_0::MemWrite                665      2.22%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::total                 29962                       # Type of FU issued
system.cpu6.iq.rate                          2.419412                       # Inst issue rate
system.cpu6.iq.fu_busy_cnt                          6                       # FU busy when requested
system.cpu6.iq.fu_busy_rate                  0.000200                       # FU busy rate (busy events/executed inst)
system.cpu6.iq.int_inst_queue_reads             71385                       # Number of integer instruction queue reads
system.cpu6.iq.int_inst_queue_writes            36364                       # Number of integer instruction queue writes
system.cpu6.iq.int_inst_queue_wakeup_accesses        29527                       # Number of integer instruction queue wakeup accesses
system.cpu6.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu6.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu6.iq.int_alu_accesses                 29968                       # Number of integer alu accesses
system.cpu6.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu6.iew.lsq.thread0.forwLoads               8                       # Number of loads that had data forwarded from stores
system.cpu6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu6.iew.lsq.thread0.squashedLoads          882                       # Number of loads squashed
system.cpu6.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu6.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu6.iew.lsq.thread0.squashedStores          319                       # Number of stores squashed
system.cpu6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu6.iew.lsq.thread0.rescheduledLoads           27                       # Number of loads that were rescheduled
system.cpu6.iew.lsq.thread0.cacheBlocked           21                       # Number of times an access to memory failed due to the cache being blocked
system.cpu6.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu6.iew.iewSquashCycles                   168                       # Number of cycles IEW is squashing
system.cpu6.iew.iewBlockCycles                    403                       # Number of cycles IEW is blocking
system.cpu6.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu6.iew.iewDispatchedInsts              32434                       # Number of instructions dispatched to IQ
system.cpu6.iew.iewDispSquashedInsts               40                       # Number of squashed instructions skipped by dispatch
system.cpu6.iew.iewDispLoadInsts                 5888                       # Number of dispatched load instructions
system.cpu6.iew.iewDispStoreInsts                 893                       # Number of dispatched store instructions
system.cpu6.iew.iewDispNonSpecInsts                28                       # Number of dispatched non-speculative instructions
system.cpu6.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu6.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu6.iew.memOrderViolationEvents             8                       # Number of memory order violations
system.cpu6.iew.predictedTakenIncorrect            64                       # Number of branches that were predicted taken incorrectly
system.cpu6.iew.predictedNotTakenIncorrect           82                       # Number of branches that were predicted not taken incorrectly
system.cpu6.iew.branchMispredicts                 146                       # Number of branch mispredicts detected at execute
system.cpu6.iew.iewExecutedInsts                29803                       # Number of executed instructions
system.cpu6.iew.iewExecLoadInsts                 5437                       # Number of load instructions executed
system.cpu6.iew.iewExecSquashedInsts              159                       # Number of squashed instructions skipped in execute
system.cpu6.iew.exec_swp                            0                       # number of swp insts executed
system.cpu6.iew.exec_nop                            3                       # number of nop insts executed
system.cpu6.iew.exec_refs                        6071                       # number of memory reference insts executed
system.cpu6.iew.exec_branches                    5516                       # Number of branches executed
system.cpu6.iew.exec_stores                       634                       # Number of stores executed
system.cpu6.iew.exec_rate                    2.406573                       # Inst execution rate
system.cpu6.iew.wb_sent                         29607                       # cumulative count of insts sent to commit
system.cpu6.iew.wb_count                        29527                       # cumulative count of insts written-back
system.cpu6.iew.wb_producers                    22261                       # num instructions producing a value
system.cpu6.iew.wb_consumers                    42043                       # num instructions consuming a value
system.cpu6.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu6.iew.wb_rate                      2.384286                       # insts written-back per cycle
system.cpu6.iew.wb_fanout                    0.529482                       # average fanout of values written-back
system.cpu6.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu6.commit.commitSquashedInsts           3923                       # The number of squashed insts skipped by commit
system.cpu6.commit.commitNonSpecStalls             57                       # The number of times commit has been forced to stall to communicate backwards
system.cpu6.commit.branchMispredicts              140                       # The number of times a branch was mispredicted
system.cpu6.commit.committed_per_cycle::samples        10518                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::mean     2.710211                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::stdev     2.614584                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::0         3195     30.38%     30.38% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::1         1653     15.72%     46.09% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::2          393      3.74%     49.83% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::3         1791     17.03%     66.86% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::4          155      1.47%     68.33% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::5         2090     19.87%     88.20% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::6          107      1.02%     89.22% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::7           90      0.86%     90.07% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::8         1044      9.93%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::total        10518                       # Number of insts commited each cycle
system.cpu6.commit.committedInsts               27755                       # Number of instructions committed
system.cpu6.commit.committedOps                 28506                       # Number of ops (including micro ops) committed
system.cpu6.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu6.commit.refs                          5580                       # Number of memory references committed
system.cpu6.commit.loads                         5006                       # Number of loads committed
system.cpu6.commit.membars                         31                       # Number of memory barriers committed
system.cpu6.commit.branches                      5377                       # Number of branches committed
system.cpu6.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu6.commit.int_insts                    23255                       # Number of committed integer instructions.
system.cpu6.commit.function_calls                  79                       # Number of function calls committed.
system.cpu6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IntAlu           21387     75.03%     75.03% # Class of committed instruction
system.cpu6.commit.op_class_0::IntMult           1539      5.40%     80.43% # Class of committed instruction
system.cpu6.commit.op_class_0::IntDiv               0      0.00%     80.43% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatAdd             0      0.00%     80.43% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCmp             0      0.00%     80.43% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCvt             0      0.00%     80.43% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMult            0      0.00%     80.43% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatDiv             0      0.00%     80.43% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatSqrt            0      0.00%     80.43% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAdd              0      0.00%     80.43% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAddAcc            0      0.00%     80.43% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAlu              0      0.00%     80.43% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCmp              0      0.00%     80.43% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCvt              0      0.00%     80.43% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMisc             0      0.00%     80.43% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMult             0      0.00%     80.43% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMultAcc            0      0.00%     80.43% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShift            0      0.00%     80.43% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShiftAcc            0      0.00%     80.43% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdSqrt             0      0.00%     80.43% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAdd            0      0.00%     80.43% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAlu            0      0.00%     80.43% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCmp            0      0.00%     80.43% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCvt            0      0.00%     80.43% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatDiv            0      0.00%     80.43% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMisc            0      0.00%     80.43% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMult            0      0.00%     80.43% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.43% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.43% # Class of committed instruction
system.cpu6.commit.op_class_0::MemRead           5006     17.56%     97.99% # Class of committed instruction
system.cpu6.commit.op_class_0::MemWrite           574      2.01%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::total            28506                       # Class of committed instruction
system.cpu6.commit.bw_lim_events                 1044                       # number cycles where commit BW limit reached
system.cpu6.rob.rob_reads                       41617                       # The number of ROB reads
system.cpu6.rob.rob_writes                      65439                       # The number of ROB writes
system.cpu6.timesIdled                             25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu6.idleCycles                           1294                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu6.quiesceCycles                       82201                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu6.committedInsts                      27755                       # Number of Instructions Simulated
system.cpu6.committedOps                        28506                       # Number of Ops (including micro ops) Simulated
system.cpu6.cpi                              0.446190                       # CPI: Cycles Per Instruction
system.cpu6.cpi_total                        0.446190                       # CPI: Total CPI of All Threads
system.cpu6.ipc                              2.241198                       # IPC: Instructions Per Cycle
system.cpu6.ipc_total                        2.241198                       # IPC: Total IPC of All Threads
system.cpu6.int_regfile_reads                   42284                       # number of integer regfile reads
system.cpu6.int_regfile_writes                  16668                       # number of integer regfile writes
system.cpu6.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu6.cc_regfile_reads                   105123                       # number of cc regfile reads
system.cpu6.cc_regfile_writes                   31779                       # number of cc regfile writes
system.cpu6.misc_regfile_reads                   6568                       # number of misc regfile reads
system.cpu6.misc_regfile_writes                    18                       # number of misc regfile writes
system.cpu6.dcache.tags.replacements                0                       # number of replacements
system.cpu6.dcache.tags.tagsinuse            7.439309                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs               5751                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs               70                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            82.157143                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data     7.439309                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.007265                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.007265                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024           70                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.068359                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses            11984                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses           11984                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data         5215                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total           5215                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data          535                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total           535                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::cpu6.data            2                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu6.dcache.demand_hits::cpu6.data         5750                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total            5750                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data         5752                       # number of overall hits
system.cpu6.dcache.overall_hits::total           5752                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data          153                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total          153                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data           32                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           32                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::cpu6.data            3                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data            4                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data            3                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data          185                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total           185                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data          188                       # number of overall misses
system.cpu6.dcache.overall_misses::total          188                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data      2893690                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total      2893690                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data      2260250                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      2260250                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data        16000                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total        16000                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data        12000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data      5153940                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total      5153940                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data      5153940                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total      5153940                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data         5368                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total         5368                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data          567                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total          567                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::cpu6.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data         5935                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total         5935                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data         5940                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total         5940                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.028502                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.028502                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.056437                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.056437                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::cpu6.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data            1                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.031171                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.031171                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.031650                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.031650                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data 18913.006536                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 18913.006536                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data 70632.812500                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 70632.812500                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data         4000                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total         4000                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data         4000                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data 27859.135135                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 27859.135135                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data 27414.574468                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 27414.574468                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets          117                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          117                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.ReadReq_mshr_hits::cpu6.data           80                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total           80                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::cpu6.data           20                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::cpu6.data          100                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total          100                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::cpu6.data          100                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total          100                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data           73                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total           73                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data           12                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::cpu6.data            2                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data            4                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data            3                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data           85                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total           85                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data           87                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total           87                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data       511793                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total       511793                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data       636750                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       636750                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::cpu6.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data        10000                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total        10000                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data      1148543                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total      1148543                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data      1153543                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total      1153543                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.013599                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.013599                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.021164                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.021164                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::cpu6.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.014322                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.014322                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.014646                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.014646                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data  7010.863014                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total  7010.863014                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data 53062.500000                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 53062.500000                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::cpu6.data         2500                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data         2500                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2500                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data         2500                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data 13512.270588                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 13512.270588                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data 13259.114943                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 13259.114943                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse            6.137184                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs               1914                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs               56                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            34.178571                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst     6.137184                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.011987                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.011987                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses             4024                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses            4024                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst         1914                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total           1914                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst         1914                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total            1914                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst         1914                       # number of overall hits
system.cpu6.icache.overall_hits::total           1914                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst           70                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst           70                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            70                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst           70                       # number of overall misses
system.cpu6.icache.overall_misses::total           70                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst      1800693                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      1800693                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst      1800693                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      1800693                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst      1800693                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      1800693                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst         1984                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total         1984                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst         1984                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total         1984                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst         1984                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total         1984                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.035282                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.035282                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.035282                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.035282                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.035282                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.035282                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 25724.185714                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 25724.185714                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 25724.185714                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 25724.185714                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 25724.185714                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 25724.185714                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            6                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::cpu6.inst           14                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::cpu6.inst           14                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::cpu6.inst           14                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst           56                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst           56                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst           56                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst      1423799                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      1423799                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst      1423799                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      1423799                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst      1423799                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      1423799                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.028226                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.028226                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.028226                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.028226                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.028226                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.028226                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 25424.982143                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 25424.982143                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 25424.982143                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 25424.982143                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 25424.982143                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 25424.982143                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.branchPred.lookups                   6304                       # Number of BP lookups
system.cpu7.branchPred.condPredicted             5914                       # Number of conditional branches predicted
system.cpu7.branchPred.condIncorrect              153                       # Number of conditional branches incorrect
system.cpu7.branchPred.BTBLookups                6030                       # Number of BTB lookups
system.cpu7.branchPred.BTBHits                   3351                       # Number of BTB hits
system.cpu7.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu7.branchPred.BTBHitPct            55.572139                       # BTB Hit Percentage
system.cpu7.branchPred.usedRAS                    184                       # Number of times the RAS was used to get a target.
system.cpu7.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                           12038                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.fetch.icacheStallCycles              2852                       # Number of cycles fetch is stalled on an Icache miss
system.cpu7.fetch.Insts                         33020                       # Number of instructions fetch has processed
system.cpu7.fetch.Branches                       6304                       # Number of branches that fetch encountered
system.cpu7.fetch.predictedBranches              3535                       # Number of branches that fetch has predicted taken
system.cpu7.fetch.Cycles                         8009                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu7.fetch.SquashCycles                    371                       # Number of cycles fetch has spent squashing
system.cpu7.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu7.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu7.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu7.fetch.CacheLines                     1941                       # Number of cache lines fetched
system.cpu7.fetch.IcacheSquashes                   71                       # Number of outstanding Icache misses that were squashed
system.cpu7.fetch.rateDist::samples             11054                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::mean             3.126289                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::stdev            3.744482                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::0                    6210     56.18%     56.18% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::1                     197      1.78%     57.96% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::2                      97      0.88%     58.84% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::3                     116      1.05%     59.89% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::4                     126      1.14%     61.03% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::5                     108      0.98%     62.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::6                     122      1.10%     63.11% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::7                     581      5.26%     68.36% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::8                    3497     31.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::total               11054                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.branchRate                 0.523675                       # Number of branch fetches per cycle
system.cpu7.fetch.rate                       2.742981                       # Number of inst fetches per cycle
system.cpu7.decode.IdleCycles                    3485                       # Number of cycles decode is idle
system.cpu7.decode.BlockedCycles                 3000                       # Number of cycles decode is blocked
system.cpu7.decode.RunCycles                     2295                       # Number of cycles decode is running
system.cpu7.decode.UnblockCycles                 2117                       # Number of cycles decode is unblocking
system.cpu7.decode.SquashCycles                   156                       # Number of cycles decode is squashing
system.cpu7.decode.BranchResolved                 174                       # Number of times decode resolved a branch
system.cpu7.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu7.decode.DecodedInsts                 32378                       # Number of instructions handled by decode
system.cpu7.decode.SquashedInsts                  108                       # Number of squashed instructions handled by decode
system.cpu7.rename.SquashCycles                   156                       # Number of cycles rename is squashing
system.cpu7.rename.IdleCycles                    3681                       # Number of cycles rename is idle
system.cpu7.rename.BlockCycles                    337                       # Number of cycles rename is blocking
system.cpu7.rename.serializeStallCycles          1428                       # count of cycles rename stalled for serializing inst
system.cpu7.rename.RunCycles                     4195                       # Number of cycles rename is running
system.cpu7.rename.UnblockCycles                 1256                       # Number of cycles rename is unblocking
system.cpu7.rename.RenamedInsts                 31818                       # Number of instructions processed by rename
system.cpu7.rename.IQFullEvents                  1155                       # Number of times rename has blocked due to IQ full
system.cpu7.rename.RenamedOperands              51144                       # Number of destination operands rename has renamed
system.cpu7.rename.RenameLookups               155095                       # Number of register rename lookups that rename has made
system.cpu7.rename.int_rename_lookups           45509                       # Number of integer rename lookups
system.cpu7.rename.CommittedMaps                45267                       # Number of HB maps that are committed
system.cpu7.rename.UndoneMaps                    5866                       # Number of HB maps that are undone due to squashing
system.cpu7.rename.serializingInsts                30                       # count of serializing insts renamed
system.cpu7.rename.tempSerializingInsts            30                       # count of temporary serializing insts renamed
system.cpu7.rename.skidInsts                     3049                       # count of insts added to the skid buffer
system.cpu7.memDep0.insertedLoads                5683                       # Number of loads inserted to the mem dependence unit.
system.cpu7.memDep0.insertedStores                823                       # Number of stores inserted to the mem dependence unit.
system.cpu7.memDep0.conflictingLoads              289                       # Number of conflicting loads.
system.cpu7.memDep0.conflictingStores             123                       # Number of conflicting stores.
system.cpu7.iq.iqInstsAdded                     31029                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu7.iq.iqNonSpecInstsAdded                 63                       # Number of non-speculative instructions added to the IQ
system.cpu7.iq.iqInstsIssued                    28944                       # Number of instructions issued
system.cpu7.iq.iqSquashedInstsIssued              247                       # Number of squashed instructions issued
system.cpu7.iq.iqSquashedInstsExamined           3401                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu7.iq.iqSquashedOperandsExamined        12273                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu7.iq.iqSquashedNonSpecRemoved             4                       # Number of squashed non-spec instructions that were removed
system.cpu7.iq.issued_per_cycle::samples        11054                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::mean        2.618419                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::stdev       1.782899                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::0               3046     27.56%     27.56% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::1                590      5.34%     32.89% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::2                435      3.94%     36.83% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::3                448      4.05%     40.88% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::4               6535     59.12%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::total          11054                       # Number of insts issued each cycle
system.cpu7.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntMult                    12    100.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IntAlu                21368     73.83%     73.83% # Type of FU issued
system.cpu7.iq.FU_type_0::IntMult                1540      5.32%     79.15% # Type of FU issued
system.cpu7.iq.FU_type_0::IntDiv                    0      0.00%     79.15% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatAdd                  0      0.00%     79.15% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCmp                  0      0.00%     79.15% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCvt                  0      0.00%     79.15% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMult                 0      0.00%     79.15% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatDiv                  0      0.00%     79.15% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatSqrt                 0      0.00%     79.15% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAdd                   0      0.00%     79.15% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAddAcc                0      0.00%     79.15% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAlu                   0      0.00%     79.15% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCmp                   0      0.00%     79.15% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCvt                   0      0.00%     79.15% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMisc                  0      0.00%     79.15% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMult                  0      0.00%     79.15% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMultAcc               0      0.00%     79.15% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShift                 0      0.00%     79.15% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShiftAcc              0      0.00%     79.15% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdSqrt                  0      0.00%     79.15% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAdd              0      0.00%     79.15% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAlu              0      0.00%     79.15% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCmp              0      0.00%     79.15% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCvt              0      0.00%     79.15% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatDiv              0      0.00%     79.15% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMisc             0      0.00%     79.15% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMult             0      0.00%     79.15% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.15% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatSqrt             0      0.00%     79.15% # Type of FU issued
system.cpu7.iq.FU_type_0::MemRead                5412     18.70%     97.84% # Type of FU issued
system.cpu7.iq.FU_type_0::MemWrite                624      2.16%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::total                 28944                       # Type of FU issued
system.cpu7.iq.rate                          2.404386                       # Inst issue rate
system.cpu7.iq.fu_busy_cnt                         12                       # FU busy when requested
system.cpu7.iq.fu_busy_rate                  0.000415                       # FU busy rate (busy events/executed inst)
system.cpu7.iq.int_inst_queue_reads             69201                       # Number of integer instruction queue reads
system.cpu7.iq.int_inst_queue_writes            34504                       # Number of integer instruction queue writes
system.cpu7.iq.int_inst_queue_wakeup_accesses        28472                       # Number of integer instruction queue wakeup accesses
system.cpu7.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu7.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu7.iq.int_alu_accesses                 28956                       # Number of integer alu accesses
system.cpu7.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu7.iew.lsq.thread0.forwLoads               5                       # Number of loads that had data forwarded from stores
system.cpu7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu7.iew.lsq.thread0.squashedLoads          773                       # Number of loads squashed
system.cpu7.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu7.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu7.iew.lsq.thread0.squashedStores          235                       # Number of stores squashed
system.cpu7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu7.iew.lsq.thread0.rescheduledLoads           25                       # Number of loads that were rescheduled
system.cpu7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu7.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu7.iew.iewSquashCycles                   156                       # Number of cycles IEW is squashing
system.cpu7.iew.iewBlockCycles                    338                       # Number of cycles IEW is blocking
system.cpu7.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu7.iew.iewDispatchedInsts              31095                       # Number of instructions dispatched to IQ
system.cpu7.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu7.iew.iewDispLoadInsts                 5683                       # Number of dispatched load instructions
system.cpu7.iew.iewDispStoreInsts                 823                       # Number of dispatched store instructions
system.cpu7.iew.iewDispNonSpecInsts                28                       # Number of dispatched non-speculative instructions
system.cpu7.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu7.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu7.iew.memOrderViolationEvents            13                       # Number of memory order violations
system.cpu7.iew.predictedTakenIncorrect            57                       # Number of branches that were predicted taken incorrectly
system.cpu7.iew.predictedNotTakenIncorrect           73                       # Number of branches that were predicted not taken incorrectly
system.cpu7.iew.branchMispredicts                 130                       # Number of branch mispredicts detected at execute
system.cpu7.iew.iewExecutedInsts                28752                       # Number of executed instructions
system.cpu7.iew.iewExecLoadInsts                 5325                       # Number of load instructions executed
system.cpu7.iew.iewExecSquashedInsts              192                       # Number of squashed instructions skipped in execute
system.cpu7.iew.exec_swp                            0                       # number of swp insts executed
system.cpu7.iew.exec_nop                            3                       # number of nop insts executed
system.cpu7.iew.exec_refs                        5943                       # number of memory reference insts executed
system.cpu7.iew.exec_branches                    5242                       # Number of branches executed
system.cpu7.iew.exec_stores                       618                       # Number of stores executed
system.cpu7.iew.exec_rate                    2.388437                       # Inst execution rate
system.cpu7.iew.wb_sent                         28575                       # cumulative count of insts sent to commit
system.cpu7.iew.wb_count                        28472                       # cumulative count of insts written-back
system.cpu7.iew.wb_producers                    21377                       # num instructions producing a value
system.cpu7.iew.wb_consumers                    40153                       # num instructions consuming a value
system.cpu7.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu7.iew.wb_rate                      2.365177                       # insts written-back per cycle
system.cpu7.iew.wb_fanout                    0.532389                       # average fanout of values written-back
system.cpu7.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu7.commit.commitSquashedInsts           3339                       # The number of squashed insts skipped by commit
system.cpu7.commit.commitNonSpecStalls             59                       # The number of times commit has been forced to stall to communicate backwards
system.cpu7.commit.branchMispredicts              124                       # The number of times a branch was mispredicted
system.cpu7.commit.committed_per_cycle::samples        10559                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::mean     2.622502                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::stdev     2.549850                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::0         3409     32.29%     32.29% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::1         1507     14.27%     46.56% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::2          317      3.00%     49.56% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::3         1957     18.53%     68.09% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::4           63      0.60%     68.69% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::5         2226     21.08%     89.77% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::6          122      1.16%     90.93% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::7           99      0.94%     91.86% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::8          859      8.14%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::total        10559                       # Number of insts commited each cycle
system.cpu7.commit.committedInsts               26920                       # Number of instructions committed
system.cpu7.commit.committedOps                 27691                       # Number of ops (including micro ops) committed
system.cpu7.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu7.commit.refs                          5498                       # Number of memory references committed
system.cpu7.commit.loads                         4910                       # Number of loads committed
system.cpu7.commit.membars                         32                       # Number of memory barriers committed
system.cpu7.commit.branches                      5160                       # Number of branches committed
system.cpu7.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu7.commit.int_insts                    22659                       # Number of committed integer instructions.
system.cpu7.commit.function_calls                  80                       # Number of function calls committed.
system.cpu7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IntAlu           20654     74.59%     74.59% # Class of committed instruction
system.cpu7.commit.op_class_0::IntMult           1539      5.56%     80.15% # Class of committed instruction
system.cpu7.commit.op_class_0::IntDiv               0      0.00%     80.15% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatAdd             0      0.00%     80.15% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCmp             0      0.00%     80.15% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCvt             0      0.00%     80.15% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMult            0      0.00%     80.15% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatDiv             0      0.00%     80.15% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatSqrt            0      0.00%     80.15% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAdd              0      0.00%     80.15% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAddAcc            0      0.00%     80.15% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAlu              0      0.00%     80.15% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCmp              0      0.00%     80.15% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCvt              0      0.00%     80.15% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMisc             0      0.00%     80.15% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMult             0      0.00%     80.15% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMultAcc            0      0.00%     80.15% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShift            0      0.00%     80.15% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShiftAcc            0      0.00%     80.15% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdSqrt             0      0.00%     80.15% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAdd            0      0.00%     80.15% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAlu            0      0.00%     80.15% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCmp            0      0.00%     80.15% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCvt            0      0.00%     80.15% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatDiv            0      0.00%     80.15% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMisc            0      0.00%     80.15% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMult            0      0.00%     80.15% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.15% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.15% # Class of committed instruction
system.cpu7.commit.op_class_0::MemRead           4910     17.73%     97.88% # Class of committed instruction
system.cpu7.commit.op_class_0::MemWrite           588      2.12%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::total            27691                       # Class of committed instruction
system.cpu7.commit.bw_lim_events                  859                       # number cycles where commit BW limit reached
system.cpu7.rob.rob_reads                       40418                       # The number of ROB reads
system.cpu7.rob.rob_writes                      62626                       # The number of ROB writes
system.cpu7.timesIdled                             27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu7.idleCycles                            984                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu7.quiesceCycles                       82547                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu7.committedInsts                      26920                       # Number of Instructions Simulated
system.cpu7.committedOps                        27691                       # Number of Ops (including micro ops) Simulated
system.cpu7.cpi                              0.447177                       # CPI: Cycles Per Instruction
system.cpu7.cpi_total                        0.447177                       # CPI: Total CPI of All Threads
system.cpu7.ipc                              2.236252                       # IPC: Instructions Per Cycle
system.cpu7.ipc_total                        2.236252                       # IPC: Total IPC of All Threads
system.cpu7.int_regfile_reads                   40924                       # number of integer regfile reads
system.cpu7.int_regfile_writes                  16291                       # number of integer regfile writes
system.cpu7.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu7.cc_regfile_reads                   101697                       # number of cc regfile reads
system.cpu7.cc_regfile_writes                   30284                       # number of cc regfile writes
system.cpu7.misc_regfile_reads                   6504                       # number of misc regfile reads
system.cpu7.misc_regfile_writes                    10                       # number of misc regfile writes
system.cpu7.dcache.tags.replacements                0                       # number of replacements
system.cpu7.dcache.tags.tagsinuse            7.774152                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs               5714                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs               74                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            77.216216                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data     7.774152                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.007592                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.007592                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024           74                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.072266                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses            11847                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses           11847                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data         5161                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           5161                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data          549                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total           549                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::cpu7.data            2                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu7.dcache.demand_hits::cpu7.data         5710                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total            5710                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data         5712                       # number of overall hits
system.cpu7.dcache.overall_hits::total           5712                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data          127                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          127                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data           33                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           33                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::cpu7.data            3                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data            3                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data            3                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data          160                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           160                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data          163                       # number of overall misses
system.cpu7.dcache.overall_misses::total          163                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data      1132490                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total      1132490                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data      1385750                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1385750                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data        12000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total        12000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data        12000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data      2518240                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total      2518240                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data      2518240                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total      2518240                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data         5288                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total         5288                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data          582                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total          582                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::cpu7.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data         5870                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total         5870                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data         5875                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total         5875                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.024017                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.024017                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.056701                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.056701                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::cpu7.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data            1                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data            1                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.027257                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.027257                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.027745                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.027745                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data  8917.244094                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total  8917.244094                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 41992.424242                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 41992.424242                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data         4000                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total         4000                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data         4000                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data        15739                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total        15739                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data 15449.325153                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 15449.325153                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.ReadReq_mshr_hits::cpu7.data           58                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total           58                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::cpu7.data           19                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           19                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::cpu7.data           77                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total           77                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::cpu7.data           77                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total           77                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data           69                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total           69                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data           14                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::cpu7.data            2                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data            3                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data            3                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data           83                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total           83                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data           85                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total           85                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data       431256                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total       431256                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data       381750                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       381750                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::cpu7.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data         7500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total         7500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data       813006                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total       813006                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data       818006                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total       818006                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.013048                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.013048                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.024055                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.024055                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::cpu7.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.014140                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.014140                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.014468                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.014468                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data  6250.086957                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total  6250.086957                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data 27267.857143                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 27267.857143                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::cpu7.data         2500                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data         2500                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2500                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data         2500                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data  9795.253012                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total  9795.253012                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data  9623.600000                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total  9623.600000                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse            5.570085                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs               1879                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs               51                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            36.843137                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst     5.570085                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.010879                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.010879                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses             3933                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses            3933                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst         1879                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total           1879                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst         1879                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total            1879                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst         1879                       # number of overall hits
system.cpu7.icache.overall_hits::total           1879                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst           62                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst           62                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            62                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst           62                       # number of overall misses
system.cpu7.icache.overall_misses::total           62                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst      1544709                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      1544709                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst      1544709                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      1544709                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst      1544709                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      1544709                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst         1941                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total         1941                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst         1941                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total         1941                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst         1941                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total         1941                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.031942                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.031942                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.031942                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.031942                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.031942                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.031942                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 24914.661290                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 24914.661290                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 24914.661290                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 24914.661290                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 24914.661290                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 24914.661290                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::cpu7.inst           11                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::cpu7.inst           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::cpu7.inst           11                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst           51                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst           51                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst           51                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst      1128278                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      1128278                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst      1128278                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      1128278                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst      1128278                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      1128278                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.026275                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.026275                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.026275                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.026275                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.026275                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.026275                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst 22123.098039                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 22123.098039                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst 22123.098039                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 22123.098039                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst 22123.098039                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 22123.098039                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   384.148835                       # Cycle average of tags in use
system.l2.tags.total_refs                         442                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       657                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.672755                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        2.743744                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       299.609361                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        77.433114                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         1.874135                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         1.512270                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         0.136861                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         0.281313                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.inst         0.053270                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.inst         0.211270                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.inst         0.227277                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.data         0.066221                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000084                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.009143                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.002363                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000057                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000046                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.inst        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.inst        0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.inst        0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.data        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.011723                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           657                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          134                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          523                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.020050                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     13299                       # Number of tag accesses
system.l2.tags.data_accesses                    13299                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  94                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                  38                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                  21                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data                   8                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                  24                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data                  10                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst                  30                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data                  10                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.inst                  41                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.data                  10                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.inst                  44                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.data                   9                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.inst                  45                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.data                  10                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.inst                  43                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.data                  12                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     449                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks               16                       # number of Writeback hits
system.l2.Writeback_hits::total                    16                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data                 2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     2                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   94                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                   40                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                   21                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                    8                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                   24                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                   10                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                   30                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                   10                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.inst                   41                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.data                   10                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.inst                   44                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.data                    9                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.inst                   45                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.data                   10                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.inst                   43                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.data                   12                       # number of demand (read+write) hits
system.l2.demand_hits::total                      451                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  94                       # number of overall hits
system.l2.overall_hits::cpu0.data                  40                       # number of overall hits
system.l2.overall_hits::cpu1.inst                  21                       # number of overall hits
system.l2.overall_hits::cpu1.data                   8                       # number of overall hits
system.l2.overall_hits::cpu2.inst                  24                       # number of overall hits
system.l2.overall_hits::cpu2.data                  10                       # number of overall hits
system.l2.overall_hits::cpu3.inst                  30                       # number of overall hits
system.l2.overall_hits::cpu3.data                  10                       # number of overall hits
system.l2.overall_hits::cpu4.inst                  41                       # number of overall hits
system.l2.overall_hits::cpu4.data                  10                       # number of overall hits
system.l2.overall_hits::cpu5.inst                  44                       # number of overall hits
system.l2.overall_hits::cpu5.data                   9                       # number of overall hits
system.l2.overall_hits::cpu6.inst                  45                       # number of overall hits
system.l2.overall_hits::cpu6.data                  10                       # number of overall hits
system.l2.overall_hits::cpu7.inst                  43                       # number of overall hits
system.l2.overall_hits::cpu7.data                  12                       # number of overall hits
system.l2.overall_hits::total                     451                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               506                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               128                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                32                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                 3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst                29                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data                 3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst                25                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.inst                15                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.inst                13                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.inst                11                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.inst                 8                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.data                 1                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   782                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data             15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 15                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data             248                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu4.data               5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu5.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu6.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu7.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 277                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                506                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                376                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 32                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                  7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                 29                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                  7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                 25                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.inst                 15                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.data                  7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.inst                 13                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.inst                 11                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.inst                  8                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1059                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               506                       # number of overall misses
system.l2.overall_misses::cpu0.data               376                       # number of overall misses
system.l2.overall_misses::cpu1.inst                32                       # number of overall misses
system.l2.overall_misses::cpu1.data                 7                       # number of overall misses
system.l2.overall_misses::cpu2.inst                29                       # number of overall misses
system.l2.overall_misses::cpu2.data                 7                       # number of overall misses
system.l2.overall_misses::cpu3.inst                25                       # number of overall misses
system.l2.overall_misses::cpu3.data                 6                       # number of overall misses
system.l2.overall_misses::cpu4.inst                15                       # number of overall misses
system.l2.overall_misses::cpu4.data                 7                       # number of overall misses
system.l2.overall_misses::cpu5.inst                13                       # number of overall misses
system.l2.overall_misses::cpu5.data                 6                       # number of overall misses
system.l2.overall_misses::cpu6.inst                11                       # number of overall misses
system.l2.overall_misses::cpu6.data                 6                       # number of overall misses
system.l2.overall_misses::cpu7.inst                 8                       # number of overall misses
system.l2.overall_misses::cpu7.data                 5                       # number of overall misses
system.l2.overall_misses::total                  1059                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     40303250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data     10802750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      2691250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data       233000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      2311500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data       190750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.inst      1736500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.data       139750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.inst      1059000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.data       122250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu5.inst       975750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu5.data       114750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu6.inst       869250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu6.data        96250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu7.inst       612750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu7.data        68750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        62327500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data     19906000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data       509500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data       554750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data       490750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu4.data       740750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu5.data       511250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu6.data       607250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu7.data       351250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      23671500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     40303250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     30708750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      2691250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data       742500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      2311500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data       745500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst      1736500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data       630500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.inst      1059000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.data       863000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.inst       975750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.data       626000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.inst       869250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.data       703500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.inst       612750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.data       420000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         85999000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     40303250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     30708750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      2691250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data       742500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      2311500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data       745500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst      1736500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data       630500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.inst      1059000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.data       863000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.inst       975750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.data       626000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.inst       869250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.data       703500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.inst       612750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.data       420000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        85999000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             600                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             166                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst              53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data              11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst              53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data              13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst              55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data              12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.inst              56                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.data              12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.inst              57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.data              11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.inst              56                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.data              12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.inst              51                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.data              13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                1231                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks           16                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total                16                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data           18                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               18                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           250                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data             4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data             4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data             4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu4.data             5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu5.data             4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu6.data             4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu7.data             4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               279                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              600                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data              416                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst               53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data               15                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst               53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data               17                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst               55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data               16                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.inst               56                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.data               17                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.inst               57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.data               15                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.inst               56                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.data               16                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.inst               51                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.data               17                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1510                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             600                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data             416                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst              53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data              15                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst              53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data              17                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst              55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data              16                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.inst              56                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.data              17                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.inst              57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.data              15                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.inst              56                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.data              16                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.inst              51                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.data              17                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1510                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.843333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.771084                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.603774                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.272727                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.547170                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.230769                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.454545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.166667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.inst       0.267857                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.data       0.166667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.inst       0.228070                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.data       0.181818                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.inst       0.196429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.data       0.166667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.inst       0.156863                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.data       0.076923                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.635256                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.833333                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.992000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu4.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu5.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu6.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu7.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.992832                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.843333                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.903846                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.603774                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.466667                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.547170                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.411765                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.454545                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.375000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.inst        0.267857                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.data        0.411765                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.inst        0.228070                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.data        0.400000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.inst        0.196429                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.data        0.375000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.inst        0.156863                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.data        0.294118                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.701325                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.843333                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.903846                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.603774                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.466667                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.547170                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.411765                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.454545                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.375000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst       0.267857                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data       0.411765                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.inst       0.228070                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.data       0.400000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.inst       0.196429                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.data       0.375000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.inst       0.156863                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.data       0.294118                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.701325                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 79650.691700                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 84396.484375                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 84101.562500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data 77666.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst 79706.896552                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data 63583.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.inst        69460                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.data        69875                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.inst        70600                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.data        61125                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu5.inst 75057.692308                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu5.data        57375                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu6.inst 79022.727273                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu6.data        48125                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu7.inst 76593.750000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu7.data        68750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 79702.685422                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 80266.129032                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data       127375                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 138687.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 122687.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu4.data       148150                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu5.data 127812.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu6.data 151812.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu7.data 87812.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85456.678700                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 79650.691700                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 81672.207447                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 84101.562500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 106071.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 79706.896552                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data       106500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst        69460                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 105083.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.inst        70600                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.data 123285.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.inst 75057.692308                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.data 104333.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.inst 79022.727273                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.data       117250                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.inst 76593.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.data        84000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81207.743154                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 79650.691700                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 81672.207447                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 84101.562500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 106071.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 79706.896552                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data       106500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst        69460                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 105083.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.inst        70600                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.data 123285.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.inst 75057.692308                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.data 104333.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.inst 79022.727273                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.data       117250                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.inst 76593.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.data        84000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81207.743154                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets              121                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       1                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          121                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data             14                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst             19                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             18                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.inst             22                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.inst             15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu5.inst             12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu5.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu6.inst              9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu6.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu7.inst              6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                134                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst              22                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.inst              15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu5.inst              12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu5.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu6.inst               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu6.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu7.inst               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 134                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst             22                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.inst             15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu5.inst             12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu5.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu6.inst              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu6.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu7.inst              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                134                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          500                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data          114                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.inst            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu5.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu6.inst            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu7.inst            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu7.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              648                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            15                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data          248                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu4.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu5.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu6.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu7.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            277                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           500                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data           362                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst            11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst             3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.data             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu5.inst             1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu5.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu6.inst             2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu6.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.inst             2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.data             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               925                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          500                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data          362                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu5.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu5.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu6.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu6.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              925                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     33728000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      8431000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst       951000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst       876000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.data        60000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.inst       172500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu5.inst        89750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu6.inst       112500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu7.inst       112500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu7.data        56250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     44589500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data       266015                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       266015                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu0.data        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data     16814500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data       459500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data       504750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data       440250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu4.data       677750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu5.data       460250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu6.data       556750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu7.data       300750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     20214500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     33728000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     25245500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst       951000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data       459500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst       876000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data       564750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst       172500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data       440250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.data       677750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu5.inst        89750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu5.data       460250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu6.inst       112500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu6.data       556750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.inst       112500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.data       357000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     64804000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     33728000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     25245500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst       951000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data       459500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst       876000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data       564750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst       172500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data       440250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.data       677750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu5.inst        89750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu5.data       460250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu6.inst       112500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu6.data       556750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.inst       112500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.data       357000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     64804000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.833333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.686747                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.245283                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.207547                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.data     0.076923                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.inst     0.054545                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu5.inst     0.017544                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu6.inst     0.035714                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu7.inst     0.039216                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu7.data     0.076923                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.526401                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.992000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.992832                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.833333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.870192                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.245283                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.266667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.207547                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.294118                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.054545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.250000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.data     0.294118                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu5.inst     0.017544                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu5.data     0.266667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu6.inst     0.035714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu6.data     0.250000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.inst     0.039216                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.data     0.294118                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.612583                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.833333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.870192                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.245283                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.266667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.207547                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.294118                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.054545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.250000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.data     0.294118                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu5.inst     0.017544                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu5.data     0.266667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu6.inst     0.035714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu6.data     0.250000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.inst     0.039216                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.data     0.294118                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.612583                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst        67456                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 73956.140351                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 73153.846154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst 79636.363636                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.data        60000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.inst        57500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu5.inst        89750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu6.inst        56250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu7.inst        56250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu7.data        56250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 68810.956790                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data 17734.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17734.333333                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        18001                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 67800.403226                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data       114875                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 126187.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 110062.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu4.data       135550                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu5.data 115062.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu6.data 139187.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu7.data 75187.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72976.534296                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst        67456                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 69738.950276                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 73153.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data       114875                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 79636.363636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data       112950                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst        57500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data 110062.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.data       135550                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu5.inst        89750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu5.data 115062.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu6.inst        56250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu6.data 139187.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.inst        56250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.data        71400                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70058.378378                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst        67456                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 69738.950276                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 73153.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data       114875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 79636.363636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data       112950                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst        57500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data 110062.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.data       135550                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu5.inst        89750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu5.data 115062.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu6.inst        56250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu6.data 139187.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.inst        56250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.data        71400                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70058.378378                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 647                       # Transaction distribution
system.membus.trans_dist::ReadResp                646                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               24                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             24                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              16                       # Transaction distribution
system.membus.trans_dist::ReadExReq               277                       # Transaction distribution
system.membus.trans_dist::ReadExResp              277                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1911                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1911                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        59072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   59072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               32                       # Total snoops (count)
system.membus.snoop_fanout::samples               972                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     972    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 972                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1142500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4920484                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq               1739                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp              1737                       # Transaction distribution
system.tol2bus.trans_dist::Writeback               16                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              27                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            24                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             51                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              329                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             329                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1198                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side          894                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          117                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side          118                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side          118                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  3663                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        38272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        27648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side          960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side         1088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side         1088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side          960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side         3264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side         1088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  97536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             591                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples             2137                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  15                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                  2137    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             15                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             15                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2137                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1084999                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            994726                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            714749                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             88208                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            157468                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             86452                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy            166964                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            91449                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy           159471                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy            89451                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy           155963                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy            90205                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy           149969                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy            88701                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy           143457                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy            80222                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy           132994                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
