`include "B_GTYE4_CHANNEL_defines.vh"

reg [`GTYE4_CHANNEL_DATA_SZ-1:0] ATTR [0:`GTYE4_CHANNEL_ADDR_N-1];
reg ACJTAG_DEBUG_MODE_REG = ACJTAG_DEBUG_MODE;
reg ACJTAG_MODE_REG = ACJTAG_MODE;
reg ACJTAG_RESET_REG = ACJTAG_RESET;
reg [`GTYE4_CHANNEL__ADAPT_CFG0_SZ-1:0] ADAPT_CFG0_REG = ADAPT_CFG0;
reg [`GTYE4_CHANNEL__ADAPT_CFG1_SZ-1:0] ADAPT_CFG1_REG = ADAPT_CFG1;
reg [`GTYE4_CHANNEL__ADAPT_CFG2_SZ-1:0] ADAPT_CFG2_REG = ADAPT_CFG2;
reg [`GTYE4_CHANNEL__ALIGN_COMMA_DOUBLE_SZ:1] ALIGN_COMMA_DOUBLE_REG = ALIGN_COMMA_DOUBLE;
reg [`GTYE4_CHANNEL__ALIGN_COMMA_ENABLE_SZ-1:0] ALIGN_COMMA_ENABLE_REG = ALIGN_COMMA_ENABLE;
reg [`GTYE4_CHANNEL__ALIGN_COMMA_WORD_SZ-1:0] ALIGN_COMMA_WORD_REG = ALIGN_COMMA_WORD;
reg [`GTYE4_CHANNEL__ALIGN_MCOMMA_DET_SZ:1] ALIGN_MCOMMA_DET_REG = ALIGN_MCOMMA_DET;
reg [`GTYE4_CHANNEL__ALIGN_MCOMMA_VALUE_SZ-1:0] ALIGN_MCOMMA_VALUE_REG = ALIGN_MCOMMA_VALUE;
reg [`GTYE4_CHANNEL__ALIGN_PCOMMA_DET_SZ:1] ALIGN_PCOMMA_DET_REG = ALIGN_PCOMMA_DET;
reg [`GTYE4_CHANNEL__ALIGN_PCOMMA_VALUE_SZ-1:0] ALIGN_PCOMMA_VALUE_REG = ALIGN_PCOMMA_VALUE;
reg A_RXOSCALRESET_REG = A_RXOSCALRESET;
reg A_RXPROGDIVRESET_REG = A_RXPROGDIVRESET;
reg A_RXTERMINATION_REG = A_RXTERMINATION;
reg [`GTYE4_CHANNEL__A_TXDIFFCTRL_SZ-1:0] A_TXDIFFCTRL_REG = A_TXDIFFCTRL;
reg A_TXPROGDIVRESET_REG = A_TXPROGDIVRESET;
reg [`GTYE4_CHANNEL__CBCC_DATA_SOURCE_SEL_SZ:1] CBCC_DATA_SOURCE_SEL_REG = CBCC_DATA_SOURCE_SEL;
reg CDR_SWAP_MODE_EN_REG = CDR_SWAP_MODE_EN;
reg CFOK_PWRSVE_EN_REG = CFOK_PWRSVE_EN;
reg [`GTYE4_CHANNEL__CHAN_BOND_KEEP_ALIGN_SZ:1] CHAN_BOND_KEEP_ALIGN_REG = CHAN_BOND_KEEP_ALIGN;
reg [`GTYE4_CHANNEL__CHAN_BOND_MAX_SKEW_SZ-1:0] CHAN_BOND_MAX_SKEW_REG = CHAN_BOND_MAX_SKEW;
reg [`GTYE4_CHANNEL__CHAN_BOND_SEQ_1_1_SZ-1:0] CHAN_BOND_SEQ_1_1_REG = CHAN_BOND_SEQ_1_1;
reg [`GTYE4_CHANNEL__CHAN_BOND_SEQ_1_2_SZ-1:0] CHAN_BOND_SEQ_1_2_REG = CHAN_BOND_SEQ_1_2;
reg [`GTYE4_CHANNEL__CHAN_BOND_SEQ_1_3_SZ-1:0] CHAN_BOND_SEQ_1_3_REG = CHAN_BOND_SEQ_1_3;
reg [`GTYE4_CHANNEL__CHAN_BOND_SEQ_1_4_SZ-1:0] CHAN_BOND_SEQ_1_4_REG = CHAN_BOND_SEQ_1_4;
reg [`GTYE4_CHANNEL__CHAN_BOND_SEQ_1_ENABLE_SZ-1:0] CHAN_BOND_SEQ_1_ENABLE_REG = CHAN_BOND_SEQ_1_ENABLE;
reg [`GTYE4_CHANNEL__CHAN_BOND_SEQ_2_1_SZ-1:0] CHAN_BOND_SEQ_2_1_REG = CHAN_BOND_SEQ_2_1;
reg [`GTYE4_CHANNEL__CHAN_BOND_SEQ_2_2_SZ-1:0] CHAN_BOND_SEQ_2_2_REG = CHAN_BOND_SEQ_2_2;
reg [`GTYE4_CHANNEL__CHAN_BOND_SEQ_2_3_SZ-1:0] CHAN_BOND_SEQ_2_3_REG = CHAN_BOND_SEQ_2_3;
reg [`GTYE4_CHANNEL__CHAN_BOND_SEQ_2_4_SZ-1:0] CHAN_BOND_SEQ_2_4_REG = CHAN_BOND_SEQ_2_4;
reg [`GTYE4_CHANNEL__CHAN_BOND_SEQ_2_ENABLE_SZ-1:0] CHAN_BOND_SEQ_2_ENABLE_REG = CHAN_BOND_SEQ_2_ENABLE;
reg [`GTYE4_CHANNEL__CHAN_BOND_SEQ_2_USE_SZ:1] CHAN_BOND_SEQ_2_USE_REG = CHAN_BOND_SEQ_2_USE;
reg [`GTYE4_CHANNEL__CHAN_BOND_SEQ_LEN_SZ-1:0] CHAN_BOND_SEQ_LEN_REG = CHAN_BOND_SEQ_LEN;
reg [`GTYE4_CHANNEL__CH_HSPMUX_SZ-1:0] CH_HSPMUX_REG = CH_HSPMUX;
reg [`GTYE4_CHANNEL__CKCAL1_CFG_0_SZ-1:0] CKCAL1_CFG_0_REG = CKCAL1_CFG_0;
reg [`GTYE4_CHANNEL__CKCAL1_CFG_1_SZ-1:0] CKCAL1_CFG_1_REG = CKCAL1_CFG_1;
reg [`GTYE4_CHANNEL__CKCAL1_CFG_2_SZ-1:0] CKCAL1_CFG_2_REG = CKCAL1_CFG_2;
reg [`GTYE4_CHANNEL__CKCAL1_CFG_3_SZ-1:0] CKCAL1_CFG_3_REG = CKCAL1_CFG_3;
reg [`GTYE4_CHANNEL__CKCAL2_CFG_0_SZ-1:0] CKCAL2_CFG_0_REG = CKCAL2_CFG_0;
reg [`GTYE4_CHANNEL__CKCAL2_CFG_1_SZ-1:0] CKCAL2_CFG_1_REG = CKCAL2_CFG_1;
reg [`GTYE4_CHANNEL__CKCAL2_CFG_2_SZ-1:0] CKCAL2_CFG_2_REG = CKCAL2_CFG_2;
reg [`GTYE4_CHANNEL__CKCAL2_CFG_3_SZ-1:0] CKCAL2_CFG_3_REG = CKCAL2_CFG_3;
reg [`GTYE4_CHANNEL__CKCAL2_CFG_4_SZ-1:0] CKCAL2_CFG_4_REG = CKCAL2_CFG_4;
reg [`GTYE4_CHANNEL__CLK_CORRECT_USE_SZ:1] CLK_CORRECT_USE_REG = CLK_CORRECT_USE;
reg [`GTYE4_CHANNEL__CLK_COR_KEEP_IDLE_SZ:1] CLK_COR_KEEP_IDLE_REG = CLK_COR_KEEP_IDLE;
reg [`GTYE4_CHANNEL__CLK_COR_MAX_LAT_SZ-1:0] CLK_COR_MAX_LAT_REG = CLK_COR_MAX_LAT;
reg [`GTYE4_CHANNEL__CLK_COR_MIN_LAT_SZ-1:0] CLK_COR_MIN_LAT_REG = CLK_COR_MIN_LAT;
reg [`GTYE4_CHANNEL__CLK_COR_PRECEDENCE_SZ:1] CLK_COR_PRECEDENCE_REG = CLK_COR_PRECEDENCE;
reg [`GTYE4_CHANNEL__CLK_COR_REPEAT_WAIT_SZ-1:0] CLK_COR_REPEAT_WAIT_REG = CLK_COR_REPEAT_WAIT;
reg [`GTYE4_CHANNEL__CLK_COR_SEQ_1_1_SZ-1:0] CLK_COR_SEQ_1_1_REG = CLK_COR_SEQ_1_1;
reg [`GTYE4_CHANNEL__CLK_COR_SEQ_1_2_SZ-1:0] CLK_COR_SEQ_1_2_REG = CLK_COR_SEQ_1_2;
reg [`GTYE4_CHANNEL__CLK_COR_SEQ_1_3_SZ-1:0] CLK_COR_SEQ_1_3_REG = CLK_COR_SEQ_1_3;
reg [`GTYE4_CHANNEL__CLK_COR_SEQ_1_4_SZ-1:0] CLK_COR_SEQ_1_4_REG = CLK_COR_SEQ_1_4;
reg [`GTYE4_CHANNEL__CLK_COR_SEQ_1_ENABLE_SZ-1:0] CLK_COR_SEQ_1_ENABLE_REG = CLK_COR_SEQ_1_ENABLE;
reg [`GTYE4_CHANNEL__CLK_COR_SEQ_2_1_SZ-1:0] CLK_COR_SEQ_2_1_REG = CLK_COR_SEQ_2_1;
reg [`GTYE4_CHANNEL__CLK_COR_SEQ_2_2_SZ-1:0] CLK_COR_SEQ_2_2_REG = CLK_COR_SEQ_2_2;
reg [`GTYE4_CHANNEL__CLK_COR_SEQ_2_3_SZ-1:0] CLK_COR_SEQ_2_3_REG = CLK_COR_SEQ_2_3;
reg [`GTYE4_CHANNEL__CLK_COR_SEQ_2_4_SZ-1:0] CLK_COR_SEQ_2_4_REG = CLK_COR_SEQ_2_4;
reg [`GTYE4_CHANNEL__CLK_COR_SEQ_2_ENABLE_SZ-1:0] CLK_COR_SEQ_2_ENABLE_REG = CLK_COR_SEQ_2_ENABLE;
reg [`GTYE4_CHANNEL__CLK_COR_SEQ_2_USE_SZ:1] CLK_COR_SEQ_2_USE_REG = CLK_COR_SEQ_2_USE;
reg [`GTYE4_CHANNEL__CLK_COR_SEQ_LEN_SZ-1:0] CLK_COR_SEQ_LEN_REG = CLK_COR_SEQ_LEN;
reg [`GTYE4_CHANNEL__CPLL_CFG0_SZ-1:0] CPLL_CFG0_REG = CPLL_CFG0;
reg [`GTYE4_CHANNEL__CPLL_CFG1_SZ-1:0] CPLL_CFG1_REG = CPLL_CFG1;
reg [`GTYE4_CHANNEL__CPLL_CFG2_SZ-1:0] CPLL_CFG2_REG = CPLL_CFG2;
reg [`GTYE4_CHANNEL__CPLL_CFG3_SZ-1:0] CPLL_CFG3_REG = CPLL_CFG3;
reg [`GTYE4_CHANNEL__CPLL_FBDIV_SZ-1:0] CPLL_FBDIV_REG = CPLL_FBDIV;
reg [`GTYE4_CHANNEL__CPLL_FBDIV_45_SZ-1:0] CPLL_FBDIV_45_REG = CPLL_FBDIV_45;
reg [`GTYE4_CHANNEL__CPLL_INIT_CFG0_SZ-1:0] CPLL_INIT_CFG0_REG = CPLL_INIT_CFG0;
reg [`GTYE4_CHANNEL__CPLL_LOCK_CFG_SZ-1:0] CPLL_LOCK_CFG_REG = CPLL_LOCK_CFG;
reg [`GTYE4_CHANNEL__CPLL_REFCLK_DIV_SZ-1:0] CPLL_REFCLK_DIV_REG = CPLL_REFCLK_DIV;
reg [`GTYE4_CHANNEL__CTLE3_OCAP_EXT_CTRL_SZ-1:0] CTLE3_OCAP_EXT_CTRL_REG = CTLE3_OCAP_EXT_CTRL;
reg CTLE3_OCAP_EXT_EN_REG = CTLE3_OCAP_EXT_EN;
reg [`GTYE4_CHANNEL__DDI_CTRL_SZ-1:0] DDI_CTRL_REG = DDI_CTRL;
reg [`GTYE4_CHANNEL__DDI_REALIGN_WAIT_SZ-1:0] DDI_REALIGN_WAIT_REG = DDI_REALIGN_WAIT;
reg [`GTYE4_CHANNEL__DEC_MCOMMA_DETECT_SZ:1] DEC_MCOMMA_DETECT_REG = DEC_MCOMMA_DETECT;
reg [`GTYE4_CHANNEL__DEC_PCOMMA_DETECT_SZ:1] DEC_PCOMMA_DETECT_REG = DEC_PCOMMA_DETECT;
reg [`GTYE4_CHANNEL__DEC_VALID_COMMA_ONLY_SZ:1] DEC_VALID_COMMA_ONLY_REG = DEC_VALID_COMMA_ONLY;
reg DELAY_ELEC_REG = DELAY_ELEC;
reg [`GTYE4_CHANNEL__DMONITOR_CFG0_SZ-1:0] DMONITOR_CFG0_REG = DMONITOR_CFG0;
reg [`GTYE4_CHANNEL__DMONITOR_CFG1_SZ-1:0] DMONITOR_CFG1_REG = DMONITOR_CFG1;
reg ES_CLK_PHASE_SEL_REG = ES_CLK_PHASE_SEL;
reg [`GTYE4_CHANNEL__ES_CONTROL_SZ-1:0] ES_CONTROL_REG = ES_CONTROL;
reg [`GTYE4_CHANNEL__ES_ERRDET_EN_SZ:1] ES_ERRDET_EN_REG = ES_ERRDET_EN;
reg [`GTYE4_CHANNEL__ES_EYE_SCAN_EN_SZ:1] ES_EYE_SCAN_EN_REG = ES_EYE_SCAN_EN;
reg [`GTYE4_CHANNEL__ES_HORZ_OFFSET_SZ-1:0] ES_HORZ_OFFSET_REG = ES_HORZ_OFFSET;
reg [`GTYE4_CHANNEL__ES_PRESCALE_SZ-1:0] ES_PRESCALE_REG = ES_PRESCALE;
reg [`GTYE4_CHANNEL__ES_QUALIFIER0_SZ-1:0] ES_QUALIFIER0_REG = ES_QUALIFIER0;
reg [`GTYE4_CHANNEL__ES_QUALIFIER1_SZ-1:0] ES_QUALIFIER1_REG = ES_QUALIFIER1;
reg [`GTYE4_CHANNEL__ES_QUALIFIER2_SZ-1:0] ES_QUALIFIER2_REG = ES_QUALIFIER2;
reg [`GTYE4_CHANNEL__ES_QUALIFIER3_SZ-1:0] ES_QUALIFIER3_REG = ES_QUALIFIER3;
reg [`GTYE4_CHANNEL__ES_QUALIFIER4_SZ-1:0] ES_QUALIFIER4_REG = ES_QUALIFIER4;
reg [`GTYE4_CHANNEL__ES_QUALIFIER5_SZ-1:0] ES_QUALIFIER5_REG = ES_QUALIFIER5;
reg [`GTYE4_CHANNEL__ES_QUALIFIER6_SZ-1:0] ES_QUALIFIER6_REG = ES_QUALIFIER6;
reg [`GTYE4_CHANNEL__ES_QUALIFIER7_SZ-1:0] ES_QUALIFIER7_REG = ES_QUALIFIER7;
reg [`GTYE4_CHANNEL__ES_QUALIFIER8_SZ-1:0] ES_QUALIFIER8_REG = ES_QUALIFIER8;
reg [`GTYE4_CHANNEL__ES_QUALIFIER9_SZ-1:0] ES_QUALIFIER9_REG = ES_QUALIFIER9;
reg [`GTYE4_CHANNEL__ES_QUAL_MASK0_SZ-1:0] ES_QUAL_MASK0_REG = ES_QUAL_MASK0;
reg [`GTYE4_CHANNEL__ES_QUAL_MASK1_SZ-1:0] ES_QUAL_MASK1_REG = ES_QUAL_MASK1;
reg [`GTYE4_CHANNEL__ES_QUAL_MASK2_SZ-1:0] ES_QUAL_MASK2_REG = ES_QUAL_MASK2;
reg [`GTYE4_CHANNEL__ES_QUAL_MASK3_SZ-1:0] ES_QUAL_MASK3_REG = ES_QUAL_MASK3;
reg [`GTYE4_CHANNEL__ES_QUAL_MASK4_SZ-1:0] ES_QUAL_MASK4_REG = ES_QUAL_MASK4;
reg [`GTYE4_CHANNEL__ES_QUAL_MASK5_SZ-1:0] ES_QUAL_MASK5_REG = ES_QUAL_MASK5;
reg [`GTYE4_CHANNEL__ES_QUAL_MASK6_SZ-1:0] ES_QUAL_MASK6_REG = ES_QUAL_MASK6;
reg [`GTYE4_CHANNEL__ES_QUAL_MASK7_SZ-1:0] ES_QUAL_MASK7_REG = ES_QUAL_MASK7;
reg [`GTYE4_CHANNEL__ES_QUAL_MASK8_SZ-1:0] ES_QUAL_MASK8_REG = ES_QUAL_MASK8;
reg [`GTYE4_CHANNEL__ES_QUAL_MASK9_SZ-1:0] ES_QUAL_MASK9_REG = ES_QUAL_MASK9;
reg [`GTYE4_CHANNEL__ES_SDATA_MASK0_SZ-1:0] ES_SDATA_MASK0_REG = ES_SDATA_MASK0;
reg [`GTYE4_CHANNEL__ES_SDATA_MASK1_SZ-1:0] ES_SDATA_MASK1_REG = ES_SDATA_MASK1;
reg [`GTYE4_CHANNEL__ES_SDATA_MASK2_SZ-1:0] ES_SDATA_MASK2_REG = ES_SDATA_MASK2;
reg [`GTYE4_CHANNEL__ES_SDATA_MASK3_SZ-1:0] ES_SDATA_MASK3_REG = ES_SDATA_MASK3;
reg [`GTYE4_CHANNEL__ES_SDATA_MASK4_SZ-1:0] ES_SDATA_MASK4_REG = ES_SDATA_MASK4;
reg [`GTYE4_CHANNEL__ES_SDATA_MASK5_SZ-1:0] ES_SDATA_MASK5_REG = ES_SDATA_MASK5;
reg [`GTYE4_CHANNEL__ES_SDATA_MASK6_SZ-1:0] ES_SDATA_MASK6_REG = ES_SDATA_MASK6;
reg [`GTYE4_CHANNEL__ES_SDATA_MASK7_SZ-1:0] ES_SDATA_MASK7_REG = ES_SDATA_MASK7;
reg [`GTYE4_CHANNEL__ES_SDATA_MASK8_SZ-1:0] ES_SDATA_MASK8_REG = ES_SDATA_MASK8;
reg [`GTYE4_CHANNEL__ES_SDATA_MASK9_SZ-1:0] ES_SDATA_MASK9_REG = ES_SDATA_MASK9;
reg [`GTYE4_CHANNEL__EYESCAN_VP_RANGE_SZ-1:0] EYESCAN_VP_RANGE_REG = EYESCAN_VP_RANGE;
reg EYE_SCAN_SWAP_EN_REG = EYE_SCAN_SWAP_EN;
reg [`GTYE4_CHANNEL__FTS_DESKEW_SEQ_ENABLE_SZ-1:0] FTS_DESKEW_SEQ_ENABLE_REG = FTS_DESKEW_SEQ_ENABLE;
reg [`GTYE4_CHANNEL__FTS_LANE_DESKEW_CFG_SZ-1:0] FTS_LANE_DESKEW_CFG_REG = FTS_LANE_DESKEW_CFG;
reg [`GTYE4_CHANNEL__FTS_LANE_DESKEW_EN_SZ:1] FTS_LANE_DESKEW_EN_REG = FTS_LANE_DESKEW_EN;
reg [`GTYE4_CHANNEL__GEARBOX_MODE_SZ-1:0] GEARBOX_MODE_REG = GEARBOX_MODE;
reg ISCAN_CK_PH_SEL2_REG = ISCAN_CK_PH_SEL2;
reg LOCAL_MASTER_REG = LOCAL_MASTER;
reg [`GTYE4_CHANNEL__LPBK_BIAS_CTRL_SZ-1:0] LPBK_BIAS_CTRL_REG = LPBK_BIAS_CTRL;
reg LPBK_EN_RCAL_B_REG = LPBK_EN_RCAL_B;
reg [`GTYE4_CHANNEL__LPBK_EXT_RCAL_SZ-1:0] LPBK_EXT_RCAL_REG = LPBK_EXT_RCAL;
reg [`GTYE4_CHANNEL__LPBK_IND_CTRL0_SZ-1:0] LPBK_IND_CTRL0_REG = LPBK_IND_CTRL0;
reg [`GTYE4_CHANNEL__LPBK_IND_CTRL1_SZ-1:0] LPBK_IND_CTRL1_REG = LPBK_IND_CTRL1;
reg [`GTYE4_CHANNEL__LPBK_IND_CTRL2_SZ-1:0] LPBK_IND_CTRL2_REG = LPBK_IND_CTRL2;
reg [`GTYE4_CHANNEL__LPBK_RG_CTRL_SZ-1:0] LPBK_RG_CTRL_REG = LPBK_RG_CTRL;
reg [`GTYE4_CHANNEL__OOBDIVCTL_SZ-1:0] OOBDIVCTL_REG = OOBDIVCTL;
reg OOB_PWRUP_REG = OOB_PWRUP;
reg [`GTYE4_CHANNEL__PCI3_AUTO_REALIGN_SZ:1] PCI3_AUTO_REALIGN_REG = PCI3_AUTO_REALIGN;
reg PCI3_PIPE_RX_ELECIDLE_REG = PCI3_PIPE_RX_ELECIDLE;
reg [`GTYE4_CHANNEL__PCI3_RX_ASYNC_EBUF_BYPASS_SZ-1:0] PCI3_RX_ASYNC_EBUF_BYPASS_REG = PCI3_RX_ASYNC_EBUF_BYPASS;
reg PCI3_RX_ELECIDLE_EI2_ENABLE_REG = PCI3_RX_ELECIDLE_EI2_ENABLE;
reg [`GTYE4_CHANNEL__PCI3_RX_ELECIDLE_H2L_COUNT_SZ-1:0] PCI3_RX_ELECIDLE_H2L_COUNT_REG = PCI3_RX_ELECIDLE_H2L_COUNT;
reg [`GTYE4_CHANNEL__PCI3_RX_ELECIDLE_H2L_DISABLE_SZ-1:0] PCI3_RX_ELECIDLE_H2L_DISABLE_REG = PCI3_RX_ELECIDLE_H2L_DISABLE;
reg [`GTYE4_CHANNEL__PCI3_RX_ELECIDLE_HI_COUNT_SZ-1:0] PCI3_RX_ELECIDLE_HI_COUNT_REG = PCI3_RX_ELECIDLE_HI_COUNT;
reg PCI3_RX_ELECIDLE_LP4_DISABLE_REG = PCI3_RX_ELECIDLE_LP4_DISABLE;
reg PCI3_RX_FIFO_DISABLE_REG = PCI3_RX_FIFO_DISABLE;
reg [`GTYE4_CHANNEL__PCIE3_CLK_COR_EMPTY_THRSH_SZ-1:0] PCIE3_CLK_COR_EMPTY_THRSH_REG = PCIE3_CLK_COR_EMPTY_THRSH;
reg [`GTYE4_CHANNEL__PCIE3_CLK_COR_FULL_THRSH_SZ-1:0] PCIE3_CLK_COR_FULL_THRSH_REG = PCIE3_CLK_COR_FULL_THRSH;
reg [`GTYE4_CHANNEL__PCIE3_CLK_COR_MAX_LAT_SZ-1:0] PCIE3_CLK_COR_MAX_LAT_REG = PCIE3_CLK_COR_MAX_LAT;
reg [`GTYE4_CHANNEL__PCIE3_CLK_COR_MIN_LAT_SZ-1:0] PCIE3_CLK_COR_MIN_LAT_REG = PCIE3_CLK_COR_MIN_LAT;
reg [`GTYE4_CHANNEL__PCIE3_CLK_COR_THRSH_TIMER_SZ-1:0] PCIE3_CLK_COR_THRSH_TIMER_REG = PCIE3_CLK_COR_THRSH_TIMER;
reg [`GTYE4_CHANNEL__PCIE_64B_DYN_CLKSW_DIS_SZ:1] PCIE_64B_DYN_CLKSW_DIS_REG = PCIE_64B_DYN_CLKSW_DIS;
reg [`GTYE4_CHANNEL__PCIE_BUFG_DIV_CTRL_SZ-1:0] PCIE_BUFG_DIV_CTRL_REG = PCIE_BUFG_DIV_CTRL;
reg [`GTYE4_CHANNEL__PCIE_GEN4_64BIT_INT_EN_SZ:1] PCIE_GEN4_64BIT_INT_EN_REG = PCIE_GEN4_64BIT_INT_EN;
reg [`GTYE4_CHANNEL__PCIE_PLL_SEL_MODE_GEN12_SZ-1:0] PCIE_PLL_SEL_MODE_GEN12_REG = PCIE_PLL_SEL_MODE_GEN12;
reg [`GTYE4_CHANNEL__PCIE_PLL_SEL_MODE_GEN3_SZ-1:0] PCIE_PLL_SEL_MODE_GEN3_REG = PCIE_PLL_SEL_MODE_GEN3;
reg [`GTYE4_CHANNEL__PCIE_PLL_SEL_MODE_GEN4_SZ-1:0] PCIE_PLL_SEL_MODE_GEN4_REG = PCIE_PLL_SEL_MODE_GEN4;
reg [`GTYE4_CHANNEL__PCIE_RXPCS_CFG_GEN3_SZ-1:0] PCIE_RXPCS_CFG_GEN3_REG = PCIE_RXPCS_CFG_GEN3;
reg [`GTYE4_CHANNEL__PCIE_RXPMA_CFG_SZ-1:0] PCIE_RXPMA_CFG_REG = PCIE_RXPMA_CFG;
reg [`GTYE4_CHANNEL__PCIE_TXPCS_CFG_GEN3_SZ-1:0] PCIE_TXPCS_CFG_GEN3_REG = PCIE_TXPCS_CFG_GEN3;
reg [`GTYE4_CHANNEL__PCIE_TXPMA_CFG_SZ-1:0] PCIE_TXPMA_CFG_REG = PCIE_TXPMA_CFG;
reg [`GTYE4_CHANNEL__PCS_PCIE_EN_SZ:1] PCS_PCIE_EN_REG = PCS_PCIE_EN;
reg [`GTYE4_CHANNEL__PCS_RSVD0_SZ-1:0] PCS_RSVD0_REG = PCS_RSVD0;
reg [`GTYE4_CHANNEL__PD_TRANS_TIME_FROM_P2_SZ-1:0] PD_TRANS_TIME_FROM_P2_REG = PD_TRANS_TIME_FROM_P2;
reg [`GTYE4_CHANNEL__PD_TRANS_TIME_NONE_P2_SZ-1:0] PD_TRANS_TIME_NONE_P2_REG = PD_TRANS_TIME_NONE_P2;
reg [`GTYE4_CHANNEL__PD_TRANS_TIME_TO_P2_SZ-1:0] PD_TRANS_TIME_TO_P2_REG = PD_TRANS_TIME_TO_P2;
reg [`GTYE4_CHANNEL__PREIQ_FREQ_BST_SZ-1:0] PREIQ_FREQ_BST_REG = PREIQ_FREQ_BST;
reg RATE_SW_USE_DRP_REG = RATE_SW_USE_DRP;
reg RCLK_SIPO_DLY_ENB_REG = RCLK_SIPO_DLY_ENB;
reg RCLK_SIPO_INV_EN_REG = RCLK_SIPO_INV_EN;
reg [`GTYE4_CHANNEL__RTX_BUF_CML_CTRL_SZ-1:0] RTX_BUF_CML_CTRL_REG = RTX_BUF_CML_CTRL;
reg [`GTYE4_CHANNEL__RTX_BUF_TERM_CTRL_SZ-1:0] RTX_BUF_TERM_CTRL_REG = RTX_BUF_TERM_CTRL;
reg [`GTYE4_CHANNEL__RXBUFRESET_TIME_SZ-1:0] RXBUFRESET_TIME_REG = RXBUFRESET_TIME;
reg [`GTYE4_CHANNEL__RXBUF_ADDR_MODE_SZ:1] RXBUF_ADDR_MODE_REG = RXBUF_ADDR_MODE;
reg [`GTYE4_CHANNEL__RXBUF_EIDLE_HI_CNT_SZ-1:0] RXBUF_EIDLE_HI_CNT_REG = RXBUF_EIDLE_HI_CNT;
reg [`GTYE4_CHANNEL__RXBUF_EIDLE_LO_CNT_SZ-1:0] RXBUF_EIDLE_LO_CNT_REG = RXBUF_EIDLE_LO_CNT;
reg [`GTYE4_CHANNEL__RXBUF_EN_SZ:1] RXBUF_EN_REG = RXBUF_EN;
reg [`GTYE4_CHANNEL__RXBUF_RESET_ON_CB_CHANGE_SZ:1] RXBUF_RESET_ON_CB_CHANGE_REG = RXBUF_RESET_ON_CB_CHANGE;
reg [`GTYE4_CHANNEL__RXBUF_RESET_ON_COMMAALIGN_SZ:1] RXBUF_RESET_ON_COMMAALIGN_REG = RXBUF_RESET_ON_COMMAALIGN;
reg [`GTYE4_CHANNEL__RXBUF_RESET_ON_EIDLE_SZ:1] RXBUF_RESET_ON_EIDLE_REG = RXBUF_RESET_ON_EIDLE;
reg [`GTYE4_CHANNEL__RXBUF_RESET_ON_RATE_CHANGE_SZ:1] RXBUF_RESET_ON_RATE_CHANGE_REG = RXBUF_RESET_ON_RATE_CHANGE;
reg [`GTYE4_CHANNEL__RXBUF_THRESH_OVFLW_SZ-1:0] RXBUF_THRESH_OVFLW_REG = RXBUF_THRESH_OVFLW;
reg [`GTYE4_CHANNEL__RXBUF_THRESH_OVRD_SZ:1] RXBUF_THRESH_OVRD_REG = RXBUF_THRESH_OVRD;
reg [`GTYE4_CHANNEL__RXBUF_THRESH_UNDFLW_SZ-1:0] RXBUF_THRESH_UNDFLW_REG = RXBUF_THRESH_UNDFLW;
reg [`GTYE4_CHANNEL__RXCDRFREQRESET_TIME_SZ-1:0] RXCDRFREQRESET_TIME_REG = RXCDRFREQRESET_TIME;
reg [`GTYE4_CHANNEL__RXCDRPHRESET_TIME_SZ-1:0] RXCDRPHRESET_TIME_REG = RXCDRPHRESET_TIME;
reg [`GTYE4_CHANNEL__RXCDR_CFG0_SZ-1:0] RXCDR_CFG0_REG = RXCDR_CFG0;
reg [`GTYE4_CHANNEL__RXCDR_CFG0_GEN3_SZ-1:0] RXCDR_CFG0_GEN3_REG = RXCDR_CFG0_GEN3;
reg [`GTYE4_CHANNEL__RXCDR_CFG1_SZ-1:0] RXCDR_CFG1_REG = RXCDR_CFG1;
reg [`GTYE4_CHANNEL__RXCDR_CFG1_GEN3_SZ-1:0] RXCDR_CFG1_GEN3_REG = RXCDR_CFG1_GEN3;
reg [`GTYE4_CHANNEL__RXCDR_CFG2_SZ-1:0] RXCDR_CFG2_REG = RXCDR_CFG2;
reg [`GTYE4_CHANNEL__RXCDR_CFG2_GEN2_SZ-1:0] RXCDR_CFG2_GEN2_REG = RXCDR_CFG2_GEN2;
reg [`GTYE4_CHANNEL__RXCDR_CFG2_GEN3_SZ-1:0] RXCDR_CFG2_GEN3_REG = RXCDR_CFG2_GEN3;
reg [`GTYE4_CHANNEL__RXCDR_CFG2_GEN4_SZ-1:0] RXCDR_CFG2_GEN4_REG = RXCDR_CFG2_GEN4;
reg [`GTYE4_CHANNEL__RXCDR_CFG3_SZ-1:0] RXCDR_CFG3_REG = RXCDR_CFG3;
reg [`GTYE4_CHANNEL__RXCDR_CFG3_GEN2_SZ-1:0] RXCDR_CFG3_GEN2_REG = RXCDR_CFG3_GEN2;
reg [`GTYE4_CHANNEL__RXCDR_CFG3_GEN3_SZ-1:0] RXCDR_CFG3_GEN3_REG = RXCDR_CFG3_GEN3;
reg [`GTYE4_CHANNEL__RXCDR_CFG3_GEN4_SZ-1:0] RXCDR_CFG3_GEN4_REG = RXCDR_CFG3_GEN4;
reg [`GTYE4_CHANNEL__RXCDR_CFG4_SZ-1:0] RXCDR_CFG4_REG = RXCDR_CFG4;
reg [`GTYE4_CHANNEL__RXCDR_CFG4_GEN3_SZ-1:0] RXCDR_CFG4_GEN3_REG = RXCDR_CFG4_GEN3;
reg [`GTYE4_CHANNEL__RXCDR_CFG5_SZ-1:0] RXCDR_CFG5_REG = RXCDR_CFG5;
reg [`GTYE4_CHANNEL__RXCDR_CFG5_GEN3_SZ-1:0] RXCDR_CFG5_GEN3_REG = RXCDR_CFG5_GEN3;
reg RXCDR_FR_RESET_ON_EIDLE_REG = RXCDR_FR_RESET_ON_EIDLE;
reg RXCDR_HOLD_DURING_EIDLE_REG = RXCDR_HOLD_DURING_EIDLE;
reg [`GTYE4_CHANNEL__RXCDR_LOCK_CFG0_SZ-1:0] RXCDR_LOCK_CFG0_REG = RXCDR_LOCK_CFG0;
reg [`GTYE4_CHANNEL__RXCDR_LOCK_CFG1_SZ-1:0] RXCDR_LOCK_CFG1_REG = RXCDR_LOCK_CFG1;
reg [`GTYE4_CHANNEL__RXCDR_LOCK_CFG2_SZ-1:0] RXCDR_LOCK_CFG2_REG = RXCDR_LOCK_CFG2;
reg [`GTYE4_CHANNEL__RXCDR_LOCK_CFG3_SZ-1:0] RXCDR_LOCK_CFG3_REG = RXCDR_LOCK_CFG3;
reg [`GTYE4_CHANNEL__RXCDR_LOCK_CFG4_SZ-1:0] RXCDR_LOCK_CFG4_REG = RXCDR_LOCK_CFG4;
reg RXCDR_PH_RESET_ON_EIDLE_REG = RXCDR_PH_RESET_ON_EIDLE;
reg [`GTYE4_CHANNEL__RXCFOK_CFG0_SZ-1:0] RXCFOK_CFG0_REG = RXCFOK_CFG0;
reg [`GTYE4_CHANNEL__RXCFOK_CFG1_SZ-1:0] RXCFOK_CFG1_REG = RXCFOK_CFG1;
reg [`GTYE4_CHANNEL__RXCFOK_CFG2_SZ-1:0] RXCFOK_CFG2_REG = RXCFOK_CFG2;
reg [`GTYE4_CHANNEL__RXCKCAL1_IQ_LOOP_RST_CFG_SZ-1:0] RXCKCAL1_IQ_LOOP_RST_CFG_REG = RXCKCAL1_IQ_LOOP_RST_CFG;
reg [`GTYE4_CHANNEL__RXCKCAL1_I_LOOP_RST_CFG_SZ-1:0] RXCKCAL1_I_LOOP_RST_CFG_REG = RXCKCAL1_I_LOOP_RST_CFG;
reg [`GTYE4_CHANNEL__RXCKCAL1_Q_LOOP_RST_CFG_SZ-1:0] RXCKCAL1_Q_LOOP_RST_CFG_REG = RXCKCAL1_Q_LOOP_RST_CFG;
reg [`GTYE4_CHANNEL__RXCKCAL2_DX_LOOP_RST_CFG_SZ-1:0] RXCKCAL2_DX_LOOP_RST_CFG_REG = RXCKCAL2_DX_LOOP_RST_CFG;
reg [`GTYE4_CHANNEL__RXCKCAL2_D_LOOP_RST_CFG_SZ-1:0] RXCKCAL2_D_LOOP_RST_CFG_REG = RXCKCAL2_D_LOOP_RST_CFG;
reg [`GTYE4_CHANNEL__RXCKCAL2_S_LOOP_RST_CFG_SZ-1:0] RXCKCAL2_S_LOOP_RST_CFG_REG = RXCKCAL2_S_LOOP_RST_CFG;
reg [`GTYE4_CHANNEL__RXCKCAL2_X_LOOP_RST_CFG_SZ-1:0] RXCKCAL2_X_LOOP_RST_CFG_REG = RXCKCAL2_X_LOOP_RST_CFG;
reg [`GTYE4_CHANNEL__RXDFELPMRESET_TIME_SZ-1:0] RXDFELPMRESET_TIME_REG = RXDFELPMRESET_TIME;
reg [`GTYE4_CHANNEL__RXDFELPM_KL_CFG0_SZ-1:0] RXDFELPM_KL_CFG0_REG = RXDFELPM_KL_CFG0;
reg [`GTYE4_CHANNEL__RXDFELPM_KL_CFG1_SZ-1:0] RXDFELPM_KL_CFG1_REG = RXDFELPM_KL_CFG1;
reg [`GTYE4_CHANNEL__RXDFELPM_KL_CFG2_SZ-1:0] RXDFELPM_KL_CFG2_REG = RXDFELPM_KL_CFG2;
reg [`GTYE4_CHANNEL__RXDFE_CFG0_SZ-1:0] RXDFE_CFG0_REG = RXDFE_CFG0;
reg [`GTYE4_CHANNEL__RXDFE_CFG1_SZ-1:0] RXDFE_CFG1_REG = RXDFE_CFG1;
reg [`GTYE4_CHANNEL__RXDFE_GC_CFG0_SZ-1:0] RXDFE_GC_CFG0_REG = RXDFE_GC_CFG0;
reg [`GTYE4_CHANNEL__RXDFE_GC_CFG1_SZ-1:0] RXDFE_GC_CFG1_REG = RXDFE_GC_CFG1;
reg [`GTYE4_CHANNEL__RXDFE_GC_CFG2_SZ-1:0] RXDFE_GC_CFG2_REG = RXDFE_GC_CFG2;
reg [`GTYE4_CHANNEL__RXDFE_H2_CFG0_SZ-1:0] RXDFE_H2_CFG0_REG = RXDFE_H2_CFG0;
reg [`GTYE4_CHANNEL__RXDFE_H2_CFG1_SZ-1:0] RXDFE_H2_CFG1_REG = RXDFE_H2_CFG1;
reg [`GTYE4_CHANNEL__RXDFE_H3_CFG0_SZ-1:0] RXDFE_H3_CFG0_REG = RXDFE_H3_CFG0;
reg [`GTYE4_CHANNEL__RXDFE_H3_CFG1_SZ-1:0] RXDFE_H3_CFG1_REG = RXDFE_H3_CFG1;
reg [`GTYE4_CHANNEL__RXDFE_H4_CFG0_SZ-1:0] RXDFE_H4_CFG0_REG = RXDFE_H4_CFG0;
reg [`GTYE4_CHANNEL__RXDFE_H4_CFG1_SZ-1:0] RXDFE_H4_CFG1_REG = RXDFE_H4_CFG1;
reg [`GTYE4_CHANNEL__RXDFE_H5_CFG0_SZ-1:0] RXDFE_H5_CFG0_REG = RXDFE_H5_CFG0;
reg [`GTYE4_CHANNEL__RXDFE_H5_CFG1_SZ-1:0] RXDFE_H5_CFG1_REG = RXDFE_H5_CFG1;
reg [`GTYE4_CHANNEL__RXDFE_H6_CFG0_SZ-1:0] RXDFE_H6_CFG0_REG = RXDFE_H6_CFG0;
reg [`GTYE4_CHANNEL__RXDFE_H6_CFG1_SZ-1:0] RXDFE_H6_CFG1_REG = RXDFE_H6_CFG1;
reg [`GTYE4_CHANNEL__RXDFE_H7_CFG0_SZ-1:0] RXDFE_H7_CFG0_REG = RXDFE_H7_CFG0;
reg [`GTYE4_CHANNEL__RXDFE_H7_CFG1_SZ-1:0] RXDFE_H7_CFG1_REG = RXDFE_H7_CFG1;
reg [`GTYE4_CHANNEL__RXDFE_H8_CFG0_SZ-1:0] RXDFE_H8_CFG0_REG = RXDFE_H8_CFG0;
reg [`GTYE4_CHANNEL__RXDFE_H8_CFG1_SZ-1:0] RXDFE_H8_CFG1_REG = RXDFE_H8_CFG1;
reg [`GTYE4_CHANNEL__RXDFE_H9_CFG0_SZ-1:0] RXDFE_H9_CFG0_REG = RXDFE_H9_CFG0;
reg [`GTYE4_CHANNEL__RXDFE_H9_CFG1_SZ-1:0] RXDFE_H9_CFG1_REG = RXDFE_H9_CFG1;
reg [`GTYE4_CHANNEL__RXDFE_HA_CFG0_SZ-1:0] RXDFE_HA_CFG0_REG = RXDFE_HA_CFG0;
reg [`GTYE4_CHANNEL__RXDFE_HA_CFG1_SZ-1:0] RXDFE_HA_CFG1_REG = RXDFE_HA_CFG1;
reg [`GTYE4_CHANNEL__RXDFE_HB_CFG0_SZ-1:0] RXDFE_HB_CFG0_REG = RXDFE_HB_CFG0;
reg [`GTYE4_CHANNEL__RXDFE_HB_CFG1_SZ-1:0] RXDFE_HB_CFG1_REG = RXDFE_HB_CFG1;
reg [`GTYE4_CHANNEL__RXDFE_HC_CFG0_SZ-1:0] RXDFE_HC_CFG0_REG = RXDFE_HC_CFG0;
reg [`GTYE4_CHANNEL__RXDFE_HC_CFG1_SZ-1:0] RXDFE_HC_CFG1_REG = RXDFE_HC_CFG1;
reg [`GTYE4_CHANNEL__RXDFE_HD_CFG0_SZ-1:0] RXDFE_HD_CFG0_REG = RXDFE_HD_CFG0;
reg [`GTYE4_CHANNEL__RXDFE_HD_CFG1_SZ-1:0] RXDFE_HD_CFG1_REG = RXDFE_HD_CFG1;
reg [`GTYE4_CHANNEL__RXDFE_HE_CFG0_SZ-1:0] RXDFE_HE_CFG0_REG = RXDFE_HE_CFG0;
reg [`GTYE4_CHANNEL__RXDFE_HE_CFG1_SZ-1:0] RXDFE_HE_CFG1_REG = RXDFE_HE_CFG1;
reg [`GTYE4_CHANNEL__RXDFE_HF_CFG0_SZ-1:0] RXDFE_HF_CFG0_REG = RXDFE_HF_CFG0;
reg [`GTYE4_CHANNEL__RXDFE_HF_CFG1_SZ-1:0] RXDFE_HF_CFG1_REG = RXDFE_HF_CFG1;
reg [`GTYE4_CHANNEL__RXDFE_KH_CFG0_SZ-1:0] RXDFE_KH_CFG0_REG = RXDFE_KH_CFG0;
reg [`GTYE4_CHANNEL__RXDFE_KH_CFG1_SZ-1:0] RXDFE_KH_CFG1_REG = RXDFE_KH_CFG1;
reg [`GTYE4_CHANNEL__RXDFE_KH_CFG2_SZ-1:0] RXDFE_KH_CFG2_REG = RXDFE_KH_CFG2;
reg [`GTYE4_CHANNEL__RXDFE_KH_CFG3_SZ-1:0] RXDFE_KH_CFG3_REG = RXDFE_KH_CFG3;
reg [`GTYE4_CHANNEL__RXDFE_OS_CFG0_SZ-1:0] RXDFE_OS_CFG0_REG = RXDFE_OS_CFG0;
reg [`GTYE4_CHANNEL__RXDFE_OS_CFG1_SZ-1:0] RXDFE_OS_CFG1_REG = RXDFE_OS_CFG1;
reg [`GTYE4_CHANNEL__RXDFE_UT_CFG0_SZ-1:0] RXDFE_UT_CFG0_REG = RXDFE_UT_CFG0;
reg [`GTYE4_CHANNEL__RXDFE_UT_CFG1_SZ-1:0] RXDFE_UT_CFG1_REG = RXDFE_UT_CFG1;
reg [`GTYE4_CHANNEL__RXDFE_UT_CFG2_SZ-1:0] RXDFE_UT_CFG2_REG = RXDFE_UT_CFG2;
reg [`GTYE4_CHANNEL__RXDFE_VP_CFG0_SZ-1:0] RXDFE_VP_CFG0_REG = RXDFE_VP_CFG0;
reg [`GTYE4_CHANNEL__RXDFE_VP_CFG1_SZ-1:0] RXDFE_VP_CFG1_REG = RXDFE_VP_CFG1;
reg [`GTYE4_CHANNEL__RXDLY_CFG_SZ-1:0] RXDLY_CFG_REG = RXDLY_CFG;
reg [`GTYE4_CHANNEL__RXDLY_LCFG_SZ-1:0] RXDLY_LCFG_REG = RXDLY_LCFG;
reg [`GTYE4_CHANNEL__RXELECIDLE_CFG_SZ:1] RXELECIDLE_CFG_REG = RXELECIDLE_CFG;
reg [`GTYE4_CHANNEL__RXGBOX_FIFO_INIT_RD_ADDR_SZ-1:0] RXGBOX_FIFO_INIT_RD_ADDR_REG = RXGBOX_FIFO_INIT_RD_ADDR;
reg [`GTYE4_CHANNEL__RXGEARBOX_EN_SZ:1] RXGEARBOX_EN_REG = RXGEARBOX_EN;
reg [`GTYE4_CHANNEL__RXISCANRESET_TIME_SZ-1:0] RXISCANRESET_TIME_REG = RXISCANRESET_TIME;
reg [`GTYE4_CHANNEL__RXLPM_CFG_SZ-1:0] RXLPM_CFG_REG = RXLPM_CFG;
reg [`GTYE4_CHANNEL__RXLPM_GC_CFG_SZ-1:0] RXLPM_GC_CFG_REG = RXLPM_GC_CFG;
reg [`GTYE4_CHANNEL__RXLPM_KH_CFG0_SZ-1:0] RXLPM_KH_CFG0_REG = RXLPM_KH_CFG0;
reg [`GTYE4_CHANNEL__RXLPM_KH_CFG1_SZ-1:0] RXLPM_KH_CFG1_REG = RXLPM_KH_CFG1;
reg [`GTYE4_CHANNEL__RXLPM_OS_CFG0_SZ-1:0] RXLPM_OS_CFG0_REG = RXLPM_OS_CFG0;
reg [`GTYE4_CHANNEL__RXLPM_OS_CFG1_SZ-1:0] RXLPM_OS_CFG1_REG = RXLPM_OS_CFG1;
reg [`GTYE4_CHANNEL__RXOOB_CFG_SZ-1:0] RXOOB_CFG_REG = RXOOB_CFG;
reg [`GTYE4_CHANNEL__RXOOB_CLK_CFG_SZ:1] RXOOB_CLK_CFG_REG = RXOOB_CLK_CFG;
reg [`GTYE4_CHANNEL__RXOSCALRESET_TIME_SZ-1:0] RXOSCALRESET_TIME_REG = RXOSCALRESET_TIME;
reg [`GTYE4_CHANNEL__RXOUT_DIV_SZ-1:0] RXOUT_DIV_REG = RXOUT_DIV;
reg [`GTYE4_CHANNEL__RXPCSRESET_TIME_SZ-1:0] RXPCSRESET_TIME_REG = RXPCSRESET_TIME;
reg [`GTYE4_CHANNEL__RXPHBEACON_CFG_SZ-1:0] RXPHBEACON_CFG_REG = RXPHBEACON_CFG;
reg [`GTYE4_CHANNEL__RXPHDLY_CFG_SZ-1:0] RXPHDLY_CFG_REG = RXPHDLY_CFG;
reg [`GTYE4_CHANNEL__RXPHSAMP_CFG_SZ-1:0] RXPHSAMP_CFG_REG = RXPHSAMP_CFG;
reg [`GTYE4_CHANNEL__RXPHSLIP_CFG_SZ-1:0] RXPHSLIP_CFG_REG = RXPHSLIP_CFG;
reg [`GTYE4_CHANNEL__RXPH_MONITOR_SEL_SZ-1:0] RXPH_MONITOR_SEL_REG = RXPH_MONITOR_SEL;
reg [`GTYE4_CHANNEL__RXPI_CFG0_SZ-1:0] RXPI_CFG0_REG = RXPI_CFG0;
reg [`GTYE4_CHANNEL__RXPI_CFG1_SZ-1:0] RXPI_CFG1_REG = RXPI_CFG1;
reg [`GTYE4_CHANNEL__RXPMACLK_SEL_SZ:1] RXPMACLK_SEL_REG = RXPMACLK_SEL;
reg [`GTYE4_CHANNEL__RXPMARESET_TIME_SZ-1:0] RXPMARESET_TIME_REG = RXPMARESET_TIME;
reg RXPRBS_ERR_LOOPBACK_REG = RXPRBS_ERR_LOOPBACK;
reg [`GTYE4_CHANNEL__RXPRBS_LINKACQ_CNT_SZ-1:0] RXPRBS_LINKACQ_CNT_REG = RXPRBS_LINKACQ_CNT;
reg RXREFCLKDIV2_SEL_REG = RXREFCLKDIV2_SEL;
reg [`GTYE4_CHANNEL__RXSLIDE_AUTO_WAIT_SZ-1:0] RXSLIDE_AUTO_WAIT_REG = RXSLIDE_AUTO_WAIT;
reg [`GTYE4_CHANNEL__RXSLIDE_MODE_SZ:1] RXSLIDE_MODE_REG = RXSLIDE_MODE;
reg RXSYNC_MULTILANE_REG = RXSYNC_MULTILANE;
reg RXSYNC_OVRD_REG = RXSYNC_OVRD;
reg RXSYNC_SKIP_DA_REG = RXSYNC_SKIP_DA;
reg RX_AFE_CM_EN_REG = RX_AFE_CM_EN;
reg [`GTYE4_CHANNEL__RX_BIAS_CFG0_SZ-1:0] RX_BIAS_CFG0_REG = RX_BIAS_CFG0;
reg [`GTYE4_CHANNEL__RX_BUFFER_CFG_SZ-1:0] RX_BUFFER_CFG_REG = RX_BUFFER_CFG;
reg RX_CAPFF_SARC_ENB_REG = RX_CAPFF_SARC_ENB;
reg [`GTYE4_CHANNEL__RX_CLK25_DIV_SZ-1:0] RX_CLK25_DIV_REG = RX_CLK25_DIV;
reg RX_CLKMUX_EN_REG = RX_CLKMUX_EN;
reg [`GTYE4_CHANNEL__RX_CLK_SLIP_OVRD_SZ-1:0] RX_CLK_SLIP_OVRD_REG = RX_CLK_SLIP_OVRD;
reg [`GTYE4_CHANNEL__RX_CM_BUF_CFG_SZ-1:0] RX_CM_BUF_CFG_REG = RX_CM_BUF_CFG;
reg RX_CM_BUF_PD_REG = RX_CM_BUF_PD;
reg [`GTYE4_CHANNEL__RX_CM_SEL_SZ-1:0] RX_CM_SEL_REG = RX_CM_SEL;
reg [`GTYE4_CHANNEL__RX_CM_TRIM_SZ-1:0] RX_CM_TRIM_REG = RX_CM_TRIM;
reg RX_CTLE_PWR_SAVING_REG = RX_CTLE_PWR_SAVING;
reg [`GTYE4_CHANNEL__RX_CTLE_RES_CTRL_SZ-1:0] RX_CTLE_RES_CTRL_REG = RX_CTLE_RES_CTRL;
reg [`GTYE4_CHANNEL__RX_DATA_WIDTH_SZ-1:0] RX_DATA_WIDTH_REG = RX_DATA_WIDTH;
reg [`GTYE4_CHANNEL__RX_DDI_SEL_SZ-1:0] RX_DDI_SEL_REG = RX_DDI_SEL;
reg [`GTYE4_CHANNEL__RX_DEFER_RESET_BUF_EN_SZ:1] RX_DEFER_RESET_BUF_EN_REG = RX_DEFER_RESET_BUF_EN;
reg [`GTYE4_CHANNEL__RX_DEGEN_CTRL_SZ-1:0] RX_DEGEN_CTRL_REG = RX_DEGEN_CTRL;
reg [`GTYE4_CHANNEL__RX_DFELPM_CFG0_SZ-1:0] RX_DFELPM_CFG0_REG = RX_DFELPM_CFG0;
reg RX_DFELPM_CFG1_REG = RX_DFELPM_CFG1;
reg RX_DFELPM_KLKH_AGC_STUP_EN_REG = RX_DFELPM_KLKH_AGC_STUP_EN;
reg [`GTYE4_CHANNEL__RX_DFE_AGC_CFG1_SZ-1:0] RX_DFE_AGC_CFG1_REG = RX_DFE_AGC_CFG1;
reg [`GTYE4_CHANNEL__RX_DFE_KL_LPM_KH_CFG0_SZ-1:0] RX_DFE_KL_LPM_KH_CFG0_REG = RX_DFE_KL_LPM_KH_CFG0;
reg [`GTYE4_CHANNEL__RX_DFE_KL_LPM_KH_CFG1_SZ-1:0] RX_DFE_KL_LPM_KH_CFG1_REG = RX_DFE_KL_LPM_KH_CFG1;
reg [`GTYE4_CHANNEL__RX_DFE_KL_LPM_KL_CFG0_SZ-1:0] RX_DFE_KL_LPM_KL_CFG0_REG = RX_DFE_KL_LPM_KL_CFG0;
reg [`GTYE4_CHANNEL__RX_DFE_KL_LPM_KL_CFG1_SZ-1:0] RX_DFE_KL_LPM_KL_CFG1_REG = RX_DFE_KL_LPM_KL_CFG1;
reg RX_DFE_LPM_HOLD_DURING_EIDLE_REG = RX_DFE_LPM_HOLD_DURING_EIDLE;
reg [`GTYE4_CHANNEL__RX_DISPERR_SEQ_MATCH_SZ:1] RX_DISPERR_SEQ_MATCH_REG = RX_DISPERR_SEQ_MATCH;
reg [`GTYE4_CHANNEL__RX_DIVRESET_TIME_SZ-1:0] RX_DIVRESET_TIME_REG = RX_DIVRESET_TIME;
reg RX_EN_CTLE_RCAL_B_REG = RX_EN_CTLE_RCAL_B;
reg RX_EN_SUM_RCAL_B_REG = RX_EN_SUM_RCAL_B;
reg [`GTYE4_CHANNEL__RX_EYESCAN_VS_CODE_SZ-1:0] RX_EYESCAN_VS_CODE_REG = RX_EYESCAN_VS_CODE;
reg RX_EYESCAN_VS_NEG_DIR_REG = RX_EYESCAN_VS_NEG_DIR;
reg [`GTYE4_CHANNEL__RX_EYESCAN_VS_RANGE_SZ-1:0] RX_EYESCAN_VS_RANGE_REG = RX_EYESCAN_VS_RANGE;
reg RX_EYESCAN_VS_UT_SIGN_REG = RX_EYESCAN_VS_UT_SIGN;
reg RX_FABINT_USRCLK_FLOP_REG = RX_FABINT_USRCLK_FLOP;
reg RX_I2V_FILTER_EN_REG = RX_I2V_FILTER_EN;
reg [`GTYE4_CHANNEL__RX_INT_DATAWIDTH_SZ-1:0] RX_INT_DATAWIDTH_REG = RX_INT_DATAWIDTH;
reg RX_PMA_POWER_SAVE_REG = RX_PMA_POWER_SAVE;
reg [`GTYE4_CHANNEL__RX_PMA_RSV0_SZ-1:0] RX_PMA_RSV0_REG = RX_PMA_RSV0;
real RX_PROGDIV_CFG_REG = RX_PROGDIV_CFG;
reg [`GTYE4_CHANNEL__RX_PROGDIV_RATE_SZ-1:0] RX_PROGDIV_RATE_REG = RX_PROGDIV_RATE;
reg [`GTYE4_CHANNEL__RX_RESLOAD_CTRL_SZ-1:0] RX_RESLOAD_CTRL_REG = RX_RESLOAD_CTRL;
reg RX_RESLOAD_OVRD_REG = RX_RESLOAD_OVRD;
reg [`GTYE4_CHANNEL__RX_SAMPLE_PERIOD_SZ-1:0] RX_SAMPLE_PERIOD_REG = RX_SAMPLE_PERIOD;
reg [`GTYE4_CHANNEL__RX_SIG_VALID_DLY_SZ-1:0] RX_SIG_VALID_DLY_REG = RX_SIG_VALID_DLY;
reg RX_SUM_DEGEN_AVTT_OVERITE_REG = RX_SUM_DEGEN_AVTT_OVERITE;
reg RX_SUM_DFETAPREP_EN_REG = RX_SUM_DFETAPREP_EN;
reg [`GTYE4_CHANNEL__RX_SUM_IREF_TUNE_SZ-1:0] RX_SUM_IREF_TUNE_REG = RX_SUM_IREF_TUNE;
reg RX_SUM_PWR_SAVING_REG = RX_SUM_PWR_SAVING;
reg [`GTYE4_CHANNEL__RX_SUM_RES_CTRL_SZ-1:0] RX_SUM_RES_CTRL_REG = RX_SUM_RES_CTRL;
reg [`GTYE4_CHANNEL__RX_SUM_VCMTUNE_SZ-1:0] RX_SUM_VCMTUNE_REG = RX_SUM_VCMTUNE;
reg RX_SUM_VCM_BIAS_TUNE_EN_REG = RX_SUM_VCM_BIAS_TUNE_EN;
reg RX_SUM_VCM_OVWR_REG = RX_SUM_VCM_OVWR;
reg [`GTYE4_CHANNEL__RX_SUM_VREF_TUNE_SZ-1:0] RX_SUM_VREF_TUNE_REG = RX_SUM_VREF_TUNE;
reg [`GTYE4_CHANNEL__RX_TUNE_AFE_OS_SZ-1:0] RX_TUNE_AFE_OS_REG = RX_TUNE_AFE_OS;
reg [`GTYE4_CHANNEL__RX_VREG_CTRL_SZ-1:0] RX_VREG_CTRL_REG = RX_VREG_CTRL;
reg RX_VREG_PDB_REG = RX_VREG_PDB;
reg [`GTYE4_CHANNEL__RX_WIDEMODE_CDR_SZ-1:0] RX_WIDEMODE_CDR_REG = RX_WIDEMODE_CDR;
reg [`GTYE4_CHANNEL__RX_WIDEMODE_CDR_GEN3_SZ-1:0] RX_WIDEMODE_CDR_GEN3_REG = RX_WIDEMODE_CDR_GEN3;
reg [`GTYE4_CHANNEL__RX_WIDEMODE_CDR_GEN4_SZ-1:0] RX_WIDEMODE_CDR_GEN4_REG = RX_WIDEMODE_CDR_GEN4;
reg [`GTYE4_CHANNEL__RX_XCLK_SEL_SZ:1] RX_XCLK_SEL_REG = RX_XCLK_SEL;
reg RX_XMODE_SEL_REG = RX_XMODE_SEL;
reg SAMPLE_CLK_PHASE_REG = SAMPLE_CLK_PHASE;
reg SAS_12G_MODE_REG = SAS_12G_MODE;
reg [`GTYE4_CHANNEL__SATA_BURST_SEQ_LEN_SZ-1:0] SATA_BURST_SEQ_LEN_REG = SATA_BURST_SEQ_LEN;
reg [`GTYE4_CHANNEL__SATA_BURST_VAL_SZ-1:0] SATA_BURST_VAL_REG = SATA_BURST_VAL;
reg [`GTYE4_CHANNEL__SATA_CPLL_CFG_SZ:1] SATA_CPLL_CFG_REG = SATA_CPLL_CFG;
reg [`GTYE4_CHANNEL__SATA_EIDLE_VAL_SZ-1:0] SATA_EIDLE_VAL_REG = SATA_EIDLE_VAL;
reg [`GTYE4_CHANNEL__SHOW_REALIGN_COMMA_SZ:1] SHOW_REALIGN_COMMA_REG = SHOW_REALIGN_COMMA;
reg [`GTYE4_CHANNEL__SIM_DEVICE_SZ:1] SIM_DEVICE_REG = SIM_DEVICE;
reg [`GTYE4_CHANNEL__SIM_MODE_SZ:1] SIM_MODE_REG = SIM_MODE;
reg [`GTYE4_CHANNEL__SIM_RECEIVER_DETECT_PASS_SZ:1] SIM_RECEIVER_DETECT_PASS_REG = SIM_RECEIVER_DETECT_PASS;
reg [`GTYE4_CHANNEL__SIM_RESET_SPEEDUP_SZ:1] SIM_RESET_SPEEDUP_REG = SIM_RESET_SPEEDUP;
reg [`GTYE4_CHANNEL__SIM_TX_EIDLE_DRIVE_LEVEL_SZ:1] SIM_TX_EIDLE_DRIVE_LEVEL_REG = SIM_TX_EIDLE_DRIVE_LEVEL;
reg SRSTMODE_REG = SRSTMODE;
reg [`GTYE4_CHANNEL__TAPDLY_SET_TX_SZ-1:0] TAPDLY_SET_TX_REG = TAPDLY_SET_TX;
reg [`GTYE4_CHANNEL__TERM_RCAL_CFG_SZ-1:0] TERM_RCAL_CFG_REG = TERM_RCAL_CFG;
reg [`GTYE4_CHANNEL__TERM_RCAL_OVRD_SZ-1:0] TERM_RCAL_OVRD_REG = TERM_RCAL_OVRD;
reg [`GTYE4_CHANNEL__TRANS_TIME_RATE_SZ-1:0] TRANS_TIME_RATE_REG = TRANS_TIME_RATE;
reg [`GTYE4_CHANNEL__TST_RSV0_SZ-1:0] TST_RSV0_REG = TST_RSV0;
reg [`GTYE4_CHANNEL__TST_RSV1_SZ-1:0] TST_RSV1_REG = TST_RSV1;
reg [`GTYE4_CHANNEL__TXBUF_EN_SZ:1] TXBUF_EN_REG = TXBUF_EN;
reg [`GTYE4_CHANNEL__TXBUF_RESET_ON_RATE_CHANGE_SZ:1] TXBUF_RESET_ON_RATE_CHANGE_REG = TXBUF_RESET_ON_RATE_CHANGE;
reg [`GTYE4_CHANNEL__TXDLY_CFG_SZ-1:0] TXDLY_CFG_REG = TXDLY_CFG;
reg [`GTYE4_CHANNEL__TXDLY_LCFG_SZ-1:0] TXDLY_LCFG_REG = TXDLY_LCFG;
reg [`GTYE4_CHANNEL__TXDRV_FREQBAND_SZ-1:0] TXDRV_FREQBAND_REG = TXDRV_FREQBAND;
reg [`GTYE4_CHANNEL__TXFE_CFG0_SZ-1:0] TXFE_CFG0_REG = TXFE_CFG0;
reg [`GTYE4_CHANNEL__TXFE_CFG1_SZ-1:0] TXFE_CFG1_REG = TXFE_CFG1;
reg [`GTYE4_CHANNEL__TXFE_CFG2_SZ-1:0] TXFE_CFG2_REG = TXFE_CFG2;
reg [`GTYE4_CHANNEL__TXFE_CFG3_SZ-1:0] TXFE_CFG3_REG = TXFE_CFG3;
reg [`GTYE4_CHANNEL__TXFIFO_ADDR_CFG_SZ:1] TXFIFO_ADDR_CFG_REG = TXFIFO_ADDR_CFG;
reg [`GTYE4_CHANNEL__TXGBOX_FIFO_INIT_RD_ADDR_SZ-1:0] TXGBOX_FIFO_INIT_RD_ADDR_REG = TXGBOX_FIFO_INIT_RD_ADDR;
reg [`GTYE4_CHANNEL__TXGEARBOX_EN_SZ:1] TXGEARBOX_EN_REG = TXGEARBOX_EN;
reg [`GTYE4_CHANNEL__TXOUT_DIV_SZ-1:0] TXOUT_DIV_REG = TXOUT_DIV;
reg [`GTYE4_CHANNEL__TXPCSRESET_TIME_SZ-1:0] TXPCSRESET_TIME_REG = TXPCSRESET_TIME;
reg [`GTYE4_CHANNEL__TXPHDLY_CFG0_SZ-1:0] TXPHDLY_CFG0_REG = TXPHDLY_CFG0;
reg [`GTYE4_CHANNEL__TXPHDLY_CFG1_SZ-1:0] TXPHDLY_CFG1_REG = TXPHDLY_CFG1;
reg [`GTYE4_CHANNEL__TXPH_CFG_SZ-1:0] TXPH_CFG_REG = TXPH_CFG;
reg [`GTYE4_CHANNEL__TXPH_CFG2_SZ-1:0] TXPH_CFG2_REG = TXPH_CFG2;
reg [`GTYE4_CHANNEL__TXPH_MONITOR_SEL_SZ-1:0] TXPH_MONITOR_SEL_REG = TXPH_MONITOR_SEL;
reg [`GTYE4_CHANNEL__TXPI_CFG0_SZ-1:0] TXPI_CFG0_REG = TXPI_CFG0;
reg [`GTYE4_CHANNEL__TXPI_CFG1_SZ-1:0] TXPI_CFG1_REG = TXPI_CFG1;
reg TXPI_GRAY_SEL_REG = TXPI_GRAY_SEL;
reg TXPI_INVSTROBE_SEL_REG = TXPI_INVSTROBE_SEL;
reg TXPI_PPM_REG = TXPI_PPM;
reg [`GTYE4_CHANNEL__TXPI_PPM_CFG_SZ-1:0] TXPI_PPM_CFG_REG = TXPI_PPM_CFG;
reg [`GTYE4_CHANNEL__TXPI_SYNFREQ_PPM_SZ-1:0] TXPI_SYNFREQ_PPM_REG = TXPI_SYNFREQ_PPM;
reg [`GTYE4_CHANNEL__TXPMARESET_TIME_SZ-1:0] TXPMARESET_TIME_REG = TXPMARESET_TIME;
reg TXREFCLKDIV2_SEL_REG = TXREFCLKDIV2_SEL;
reg [`GTYE4_CHANNEL__TXSWBST_BST_SZ-1:0] TXSWBST_BST_REG = TXSWBST_BST;
reg TXSWBST_EN_REG = TXSWBST_EN;
reg [`GTYE4_CHANNEL__TXSWBST_MAG_SZ-1:0] TXSWBST_MAG_REG = TXSWBST_MAG;
reg TXSYNC_MULTILANE_REG = TXSYNC_MULTILANE;
reg TXSYNC_OVRD_REG = TXSYNC_OVRD;
reg TXSYNC_SKIP_DA_REG = TXSYNC_SKIP_DA;
reg [`GTYE4_CHANNEL__TX_CLK25_DIV_SZ-1:0] TX_CLK25_DIV_REG = TX_CLK25_DIV;
reg TX_CLKMUX_EN_REG = TX_CLKMUX_EN;
reg [`GTYE4_CHANNEL__TX_DATA_WIDTH_SZ-1:0] TX_DATA_WIDTH_REG = TX_DATA_WIDTH;
reg [`GTYE4_CHANNEL__TX_DCC_LOOP_RST_CFG_SZ-1:0] TX_DCC_LOOP_RST_CFG_REG = TX_DCC_LOOP_RST_CFG;
reg [`GTYE4_CHANNEL__TX_DEEMPH0_SZ-1:0] TX_DEEMPH0_REG = TX_DEEMPH0;
reg [`GTYE4_CHANNEL__TX_DEEMPH1_SZ-1:0] TX_DEEMPH1_REG = TX_DEEMPH1;
reg [`GTYE4_CHANNEL__TX_DEEMPH2_SZ-1:0] TX_DEEMPH2_REG = TX_DEEMPH2;
reg [`GTYE4_CHANNEL__TX_DEEMPH3_SZ-1:0] TX_DEEMPH3_REG = TX_DEEMPH3;
reg [`GTYE4_CHANNEL__TX_DIVRESET_TIME_SZ-1:0] TX_DIVRESET_TIME_REG = TX_DIVRESET_TIME;
reg [`GTYE4_CHANNEL__TX_DRIVE_MODE_SZ:1] TX_DRIVE_MODE_REG = TX_DRIVE_MODE;
reg [`GTYE4_CHANNEL__TX_EIDLE_ASSERT_DELAY_SZ-1:0] TX_EIDLE_ASSERT_DELAY_REG = TX_EIDLE_ASSERT_DELAY;
reg [`GTYE4_CHANNEL__TX_EIDLE_DEASSERT_DELAY_SZ-1:0] TX_EIDLE_DEASSERT_DELAY_REG = TX_EIDLE_DEASSERT_DELAY;
reg TX_FABINT_USRCLK_FLOP_REG = TX_FABINT_USRCLK_FLOP;
reg TX_FIFO_BYP_EN_REG = TX_FIFO_BYP_EN;
reg TX_IDLE_DATA_ZERO_REG = TX_IDLE_DATA_ZERO;
reg [`GTYE4_CHANNEL__TX_INT_DATAWIDTH_SZ-1:0] TX_INT_DATAWIDTH_REG = TX_INT_DATAWIDTH;
reg [`GTYE4_CHANNEL__TX_LOOPBACK_DRIVE_HIZ_SZ:1] TX_LOOPBACK_DRIVE_HIZ_REG = TX_LOOPBACK_DRIVE_HIZ;
reg TX_MAINCURSOR_SEL_REG = TX_MAINCURSOR_SEL;
reg [`GTYE4_CHANNEL__TX_MARGIN_FULL_0_SZ-1:0] TX_MARGIN_FULL_0_REG = TX_MARGIN_FULL_0;
reg [`GTYE4_CHANNEL__TX_MARGIN_FULL_1_SZ-1:0] TX_MARGIN_FULL_1_REG = TX_MARGIN_FULL_1;
reg [`GTYE4_CHANNEL__TX_MARGIN_FULL_2_SZ-1:0] TX_MARGIN_FULL_2_REG = TX_MARGIN_FULL_2;
reg [`GTYE4_CHANNEL__TX_MARGIN_FULL_3_SZ-1:0] TX_MARGIN_FULL_3_REG = TX_MARGIN_FULL_3;
reg [`GTYE4_CHANNEL__TX_MARGIN_FULL_4_SZ-1:0] TX_MARGIN_FULL_4_REG = TX_MARGIN_FULL_4;
reg [`GTYE4_CHANNEL__TX_MARGIN_LOW_0_SZ-1:0] TX_MARGIN_LOW_0_REG = TX_MARGIN_LOW_0;
reg [`GTYE4_CHANNEL__TX_MARGIN_LOW_1_SZ-1:0] TX_MARGIN_LOW_1_REG = TX_MARGIN_LOW_1;
reg [`GTYE4_CHANNEL__TX_MARGIN_LOW_2_SZ-1:0] TX_MARGIN_LOW_2_REG = TX_MARGIN_LOW_2;
reg [`GTYE4_CHANNEL__TX_MARGIN_LOW_3_SZ-1:0] TX_MARGIN_LOW_3_REG = TX_MARGIN_LOW_3;
reg [`GTYE4_CHANNEL__TX_MARGIN_LOW_4_SZ-1:0] TX_MARGIN_LOW_4_REG = TX_MARGIN_LOW_4;
reg [`GTYE4_CHANNEL__TX_PHICAL_CFG0_SZ-1:0] TX_PHICAL_CFG0_REG = TX_PHICAL_CFG0;
reg [`GTYE4_CHANNEL__TX_PHICAL_CFG1_SZ-1:0] TX_PHICAL_CFG1_REG = TX_PHICAL_CFG1;
reg [`GTYE4_CHANNEL__TX_PI_BIASSET_SZ-1:0] TX_PI_BIASSET_REG = TX_PI_BIASSET;
reg TX_PMADATA_OPT_REG = TX_PMADATA_OPT;
reg TX_PMA_POWER_SAVE_REG = TX_PMA_POWER_SAVE;
reg [`GTYE4_CHANNEL__TX_PMA_RSV0_SZ-1:0] TX_PMA_RSV0_REG = TX_PMA_RSV0;
reg [`GTYE4_CHANNEL__TX_PMA_RSV1_SZ-1:0] TX_PMA_RSV1_REG = TX_PMA_RSV1;
reg [`GTYE4_CHANNEL__TX_PROGCLK_SEL_SZ:1] TX_PROGCLK_SEL_REG = TX_PROGCLK_SEL;
real TX_PROGDIV_CFG_REG = TX_PROGDIV_CFG;
reg [`GTYE4_CHANNEL__TX_PROGDIV_RATE_SZ-1:0] TX_PROGDIV_RATE_REG = TX_PROGDIV_RATE;
reg [`GTYE4_CHANNEL__TX_RXDETECT_CFG_SZ-1:0] TX_RXDETECT_CFG_REG = TX_RXDETECT_CFG;
reg [`GTYE4_CHANNEL__TX_RXDETECT_REF_SZ-1:0] TX_RXDETECT_REF_REG = TX_RXDETECT_REF;
reg [`GTYE4_CHANNEL__TX_SAMPLE_PERIOD_SZ-1:0] TX_SAMPLE_PERIOD_REG = TX_SAMPLE_PERIOD;
reg [`GTYE4_CHANNEL__TX_SW_MEAS_SZ-1:0] TX_SW_MEAS_REG = TX_SW_MEAS;
reg [`GTYE4_CHANNEL__TX_VREG_CTRL_SZ-1:0] TX_VREG_CTRL_REG = TX_VREG_CTRL;
reg TX_VREG_PDB_REG = TX_VREG_PDB;
reg [`GTYE4_CHANNEL__TX_VREG_VREFSEL_SZ-1:0] TX_VREG_VREFSEL_REG = TX_VREG_VREFSEL;
reg [`GTYE4_CHANNEL__TX_XCLK_SEL_SZ:1] TX_XCLK_SEL_REG = TX_XCLK_SEL;
reg USB_BOTH_BURST_IDLE_REG = USB_BOTH_BURST_IDLE;
reg [`GTYE4_CHANNEL__USB_BURSTMAX_U3WAKE_SZ-1:0] USB_BURSTMAX_U3WAKE_REG = USB_BURSTMAX_U3WAKE;
reg [`GTYE4_CHANNEL__USB_BURSTMIN_U3WAKE_SZ-1:0] USB_BURSTMIN_U3WAKE_REG = USB_BURSTMIN_U3WAKE;
reg USB_CLK_COR_EQ_EN_REG = USB_CLK_COR_EQ_EN;
reg USB_EXT_CNTL_REG = USB_EXT_CNTL;
reg [`GTYE4_CHANNEL__USB_IDLEMAX_POLLING_SZ-1:0] USB_IDLEMAX_POLLING_REG = USB_IDLEMAX_POLLING;
reg [`GTYE4_CHANNEL__USB_IDLEMIN_POLLING_SZ-1:0] USB_IDLEMIN_POLLING_REG = USB_IDLEMIN_POLLING;
reg [`GTYE4_CHANNEL__USB_LFPSPING_BURST_SZ-1:0] USB_LFPSPING_BURST_REG = USB_LFPSPING_BURST;
reg [`GTYE4_CHANNEL__USB_LFPSPOLLING_BURST_SZ-1:0] USB_LFPSPOLLING_BURST_REG = USB_LFPSPOLLING_BURST;
reg [`GTYE4_CHANNEL__USB_LFPSPOLLING_IDLE_MS_SZ-1:0] USB_LFPSPOLLING_IDLE_MS_REG = USB_LFPSPOLLING_IDLE_MS;
reg [`GTYE4_CHANNEL__USB_LFPSU1EXIT_BURST_SZ-1:0] USB_LFPSU1EXIT_BURST_REG = USB_LFPSU1EXIT_BURST;
reg [`GTYE4_CHANNEL__USB_LFPSU2LPEXIT_BURST_MS_SZ-1:0] USB_LFPSU2LPEXIT_BURST_MS_REG = USB_LFPSU2LPEXIT_BURST_MS;
reg [`GTYE4_CHANNEL__USB_LFPSU3WAKE_BURST_MS_SZ-1:0] USB_LFPSU3WAKE_BURST_MS_REG = USB_LFPSU3WAKE_BURST_MS;
reg [`GTYE4_CHANNEL__USB_LFPS_TPERIOD_SZ-1:0] USB_LFPS_TPERIOD_REG = USB_LFPS_TPERIOD;
reg USB_LFPS_TPERIOD_ACCURATE_REG = USB_LFPS_TPERIOD_ACCURATE;
reg USB_MODE_REG = USB_MODE;
reg USB_PCIE_ERR_REP_DIS_REG = USB_PCIE_ERR_REP_DIS;
reg [`GTYE4_CHANNEL__USB_PING_SATA_MAX_INIT_SZ-1:0] USB_PING_SATA_MAX_INIT_REG = USB_PING_SATA_MAX_INIT;
reg [`GTYE4_CHANNEL__USB_PING_SATA_MIN_INIT_SZ-1:0] USB_PING_SATA_MIN_INIT_REG = USB_PING_SATA_MIN_INIT;
reg [`GTYE4_CHANNEL__USB_POLL_SATA_MAX_BURST_SZ-1:0] USB_POLL_SATA_MAX_BURST_REG = USB_POLL_SATA_MAX_BURST;
reg [`GTYE4_CHANNEL__USB_POLL_SATA_MIN_BURST_SZ-1:0] USB_POLL_SATA_MIN_BURST_REG = USB_POLL_SATA_MIN_BURST;
reg USB_RAW_ELEC_REG = USB_RAW_ELEC;
reg USB_RXIDLE_P0_CTRL_REG = USB_RXIDLE_P0_CTRL;
reg USB_TXIDLE_TUNE_ENABLE_REG = USB_TXIDLE_TUNE_ENABLE;
reg [`GTYE4_CHANNEL__USB_U1_SATA_MAX_WAKE_SZ-1:0] USB_U1_SATA_MAX_WAKE_REG = USB_U1_SATA_MAX_WAKE;
reg [`GTYE4_CHANNEL__USB_U1_SATA_MIN_WAKE_SZ-1:0] USB_U1_SATA_MIN_WAKE_REG = USB_U1_SATA_MIN_WAKE;
reg [`GTYE4_CHANNEL__USB_U2_SAS_MAX_COM_SZ-1:0] USB_U2_SAS_MAX_COM_REG = USB_U2_SAS_MAX_COM;
reg [`GTYE4_CHANNEL__USB_U2_SAS_MIN_COM_SZ-1:0] USB_U2_SAS_MIN_COM_REG = USB_U2_SAS_MIN_COM;
reg USE_PCS_CLK_PHASE_SEL_REG = USE_PCS_CLK_PHASE_SEL;
reg Y_ALL_MODE_REG = Y_ALL_MODE;

initial begin
  ATTR[`GTYE4_CHANNEL__ACJTAG_DEBUG_MODE] = ACJTAG_DEBUG_MODE;
  ATTR[`GTYE4_CHANNEL__ACJTAG_MODE] = ACJTAG_MODE;
  ATTR[`GTYE4_CHANNEL__ACJTAG_RESET] = ACJTAG_RESET;
  ATTR[`GTYE4_CHANNEL__ADAPT_CFG0] = ADAPT_CFG0;
  ATTR[`GTYE4_CHANNEL__ADAPT_CFG1] = ADAPT_CFG1;
  ATTR[`GTYE4_CHANNEL__ADAPT_CFG2] = ADAPT_CFG2;
  ATTR[`GTYE4_CHANNEL__ALIGN_COMMA_DOUBLE] = ALIGN_COMMA_DOUBLE;
  ATTR[`GTYE4_CHANNEL__ALIGN_COMMA_ENABLE] = ALIGN_COMMA_ENABLE;
  ATTR[`GTYE4_CHANNEL__ALIGN_COMMA_WORD] = ALIGN_COMMA_WORD;
  ATTR[`GTYE4_CHANNEL__ALIGN_MCOMMA_DET] = ALIGN_MCOMMA_DET;
  ATTR[`GTYE4_CHANNEL__ALIGN_MCOMMA_VALUE] = ALIGN_MCOMMA_VALUE;
  ATTR[`GTYE4_CHANNEL__ALIGN_PCOMMA_DET] = ALIGN_PCOMMA_DET;
  ATTR[`GTYE4_CHANNEL__ALIGN_PCOMMA_VALUE] = ALIGN_PCOMMA_VALUE;
  ATTR[`GTYE4_CHANNEL__A_RXOSCALRESET] = A_RXOSCALRESET;
  ATTR[`GTYE4_CHANNEL__A_RXPROGDIVRESET] = A_RXPROGDIVRESET;
  ATTR[`GTYE4_CHANNEL__A_RXTERMINATION] = A_RXTERMINATION;
  ATTR[`GTYE4_CHANNEL__A_TXDIFFCTRL] = A_TXDIFFCTRL;
  ATTR[`GTYE4_CHANNEL__A_TXPROGDIVRESET] = A_TXPROGDIVRESET;
  ATTR[`GTYE4_CHANNEL__CBCC_DATA_SOURCE_SEL] = CBCC_DATA_SOURCE_SEL;
  ATTR[`GTYE4_CHANNEL__CDR_SWAP_MODE_EN] = CDR_SWAP_MODE_EN;
  ATTR[`GTYE4_CHANNEL__CFOK_PWRSVE_EN] = CFOK_PWRSVE_EN;
  ATTR[`GTYE4_CHANNEL__CHAN_BOND_KEEP_ALIGN] = CHAN_BOND_KEEP_ALIGN;
  ATTR[`GTYE4_CHANNEL__CHAN_BOND_MAX_SKEW] = CHAN_BOND_MAX_SKEW;
  ATTR[`GTYE4_CHANNEL__CHAN_BOND_SEQ_1_1] = CHAN_BOND_SEQ_1_1;
  ATTR[`GTYE4_CHANNEL__CHAN_BOND_SEQ_1_2] = CHAN_BOND_SEQ_1_2;
  ATTR[`GTYE4_CHANNEL__CHAN_BOND_SEQ_1_3] = CHAN_BOND_SEQ_1_3;
  ATTR[`GTYE4_CHANNEL__CHAN_BOND_SEQ_1_4] = CHAN_BOND_SEQ_1_4;
  ATTR[`GTYE4_CHANNEL__CHAN_BOND_SEQ_1_ENABLE] = CHAN_BOND_SEQ_1_ENABLE;
  ATTR[`GTYE4_CHANNEL__CHAN_BOND_SEQ_2_1] = CHAN_BOND_SEQ_2_1;
  ATTR[`GTYE4_CHANNEL__CHAN_BOND_SEQ_2_2] = CHAN_BOND_SEQ_2_2;
  ATTR[`GTYE4_CHANNEL__CHAN_BOND_SEQ_2_3] = CHAN_BOND_SEQ_2_3;
  ATTR[`GTYE4_CHANNEL__CHAN_BOND_SEQ_2_4] = CHAN_BOND_SEQ_2_4;
  ATTR[`GTYE4_CHANNEL__CHAN_BOND_SEQ_2_ENABLE] = CHAN_BOND_SEQ_2_ENABLE;
  ATTR[`GTYE4_CHANNEL__CHAN_BOND_SEQ_2_USE] = CHAN_BOND_SEQ_2_USE;
  ATTR[`GTYE4_CHANNEL__CHAN_BOND_SEQ_LEN] = CHAN_BOND_SEQ_LEN;
  ATTR[`GTYE4_CHANNEL__CH_HSPMUX] = CH_HSPMUX;
  ATTR[`GTYE4_CHANNEL__CKCAL1_CFG_0] = CKCAL1_CFG_0;
  ATTR[`GTYE4_CHANNEL__CKCAL1_CFG_1] = CKCAL1_CFG_1;
  ATTR[`GTYE4_CHANNEL__CKCAL1_CFG_2] = CKCAL1_CFG_2;
  ATTR[`GTYE4_CHANNEL__CKCAL1_CFG_3] = CKCAL1_CFG_3;
  ATTR[`GTYE4_CHANNEL__CKCAL2_CFG_0] = CKCAL2_CFG_0;
  ATTR[`GTYE4_CHANNEL__CKCAL2_CFG_1] = CKCAL2_CFG_1;
  ATTR[`GTYE4_CHANNEL__CKCAL2_CFG_2] = CKCAL2_CFG_2;
  ATTR[`GTYE4_CHANNEL__CKCAL2_CFG_3] = CKCAL2_CFG_3;
  ATTR[`GTYE4_CHANNEL__CKCAL2_CFG_4] = CKCAL2_CFG_4;
  ATTR[`GTYE4_CHANNEL__CLK_CORRECT_USE] = CLK_CORRECT_USE;
  ATTR[`GTYE4_CHANNEL__CLK_COR_KEEP_IDLE] = CLK_COR_KEEP_IDLE;
  ATTR[`GTYE4_CHANNEL__CLK_COR_MAX_LAT] = CLK_COR_MAX_LAT;
  ATTR[`GTYE4_CHANNEL__CLK_COR_MIN_LAT] = CLK_COR_MIN_LAT;
  ATTR[`GTYE4_CHANNEL__CLK_COR_PRECEDENCE] = CLK_COR_PRECEDENCE;
  ATTR[`GTYE4_CHANNEL__CLK_COR_REPEAT_WAIT] = CLK_COR_REPEAT_WAIT;
  ATTR[`GTYE4_CHANNEL__CLK_COR_SEQ_1_1] = CLK_COR_SEQ_1_1;
  ATTR[`GTYE4_CHANNEL__CLK_COR_SEQ_1_2] = CLK_COR_SEQ_1_2;
  ATTR[`GTYE4_CHANNEL__CLK_COR_SEQ_1_3] = CLK_COR_SEQ_1_3;
  ATTR[`GTYE4_CHANNEL__CLK_COR_SEQ_1_4] = CLK_COR_SEQ_1_4;
  ATTR[`GTYE4_CHANNEL__CLK_COR_SEQ_1_ENABLE] = CLK_COR_SEQ_1_ENABLE;
  ATTR[`GTYE4_CHANNEL__CLK_COR_SEQ_2_1] = CLK_COR_SEQ_2_1;
  ATTR[`GTYE4_CHANNEL__CLK_COR_SEQ_2_2] = CLK_COR_SEQ_2_2;
  ATTR[`GTYE4_CHANNEL__CLK_COR_SEQ_2_3] = CLK_COR_SEQ_2_3;
  ATTR[`GTYE4_CHANNEL__CLK_COR_SEQ_2_4] = CLK_COR_SEQ_2_4;
  ATTR[`GTYE4_CHANNEL__CLK_COR_SEQ_2_ENABLE] = CLK_COR_SEQ_2_ENABLE;
  ATTR[`GTYE4_CHANNEL__CLK_COR_SEQ_2_USE] = CLK_COR_SEQ_2_USE;
  ATTR[`GTYE4_CHANNEL__CLK_COR_SEQ_LEN] = CLK_COR_SEQ_LEN;
  ATTR[`GTYE4_CHANNEL__CPLL_CFG0] = CPLL_CFG0;
  ATTR[`GTYE4_CHANNEL__CPLL_CFG1] = CPLL_CFG1;
  ATTR[`GTYE4_CHANNEL__CPLL_CFG2] = CPLL_CFG2;
  ATTR[`GTYE4_CHANNEL__CPLL_CFG3] = CPLL_CFG3;
  ATTR[`GTYE4_CHANNEL__CPLL_FBDIV] = CPLL_FBDIV;
  ATTR[`GTYE4_CHANNEL__CPLL_FBDIV_45] = CPLL_FBDIV_45;
  ATTR[`GTYE4_CHANNEL__CPLL_INIT_CFG0] = CPLL_INIT_CFG0;
  ATTR[`GTYE4_CHANNEL__CPLL_LOCK_CFG] = CPLL_LOCK_CFG;
  ATTR[`GTYE4_CHANNEL__CPLL_REFCLK_DIV] = CPLL_REFCLK_DIV;
  ATTR[`GTYE4_CHANNEL__CTLE3_OCAP_EXT_CTRL] = CTLE3_OCAP_EXT_CTRL;
  ATTR[`GTYE4_CHANNEL__CTLE3_OCAP_EXT_EN] = CTLE3_OCAP_EXT_EN;
  ATTR[`GTYE4_CHANNEL__DDI_CTRL] = DDI_CTRL;
  ATTR[`GTYE4_CHANNEL__DDI_REALIGN_WAIT] = DDI_REALIGN_WAIT;
  ATTR[`GTYE4_CHANNEL__DEC_MCOMMA_DETECT] = DEC_MCOMMA_DETECT;
  ATTR[`GTYE4_CHANNEL__DEC_PCOMMA_DETECT] = DEC_PCOMMA_DETECT;
  ATTR[`GTYE4_CHANNEL__DEC_VALID_COMMA_ONLY] = DEC_VALID_COMMA_ONLY;
  ATTR[`GTYE4_CHANNEL__DELAY_ELEC] = DELAY_ELEC;
  ATTR[`GTYE4_CHANNEL__DMONITOR_CFG0] = DMONITOR_CFG0;
  ATTR[`GTYE4_CHANNEL__DMONITOR_CFG1] = DMONITOR_CFG1;
  ATTR[`GTYE4_CHANNEL__ES_CLK_PHASE_SEL] = ES_CLK_PHASE_SEL;
  ATTR[`GTYE4_CHANNEL__ES_CONTROL] = ES_CONTROL;
  ATTR[`GTYE4_CHANNEL__ES_ERRDET_EN] = ES_ERRDET_EN;
  ATTR[`GTYE4_CHANNEL__ES_EYE_SCAN_EN] = ES_EYE_SCAN_EN;
  ATTR[`GTYE4_CHANNEL__ES_HORZ_OFFSET] = ES_HORZ_OFFSET;
  ATTR[`GTYE4_CHANNEL__ES_PRESCALE] = ES_PRESCALE;
  ATTR[`GTYE4_CHANNEL__ES_QUALIFIER0] = ES_QUALIFIER0;
  ATTR[`GTYE4_CHANNEL__ES_QUALIFIER1] = ES_QUALIFIER1;
  ATTR[`GTYE4_CHANNEL__ES_QUALIFIER2] = ES_QUALIFIER2;
  ATTR[`GTYE4_CHANNEL__ES_QUALIFIER3] = ES_QUALIFIER3;
  ATTR[`GTYE4_CHANNEL__ES_QUALIFIER4] = ES_QUALIFIER4;
  ATTR[`GTYE4_CHANNEL__ES_QUALIFIER5] = ES_QUALIFIER5;
  ATTR[`GTYE4_CHANNEL__ES_QUALIFIER6] = ES_QUALIFIER6;
  ATTR[`GTYE4_CHANNEL__ES_QUALIFIER7] = ES_QUALIFIER7;
  ATTR[`GTYE4_CHANNEL__ES_QUALIFIER8] = ES_QUALIFIER8;
  ATTR[`GTYE4_CHANNEL__ES_QUALIFIER9] = ES_QUALIFIER9;
  ATTR[`GTYE4_CHANNEL__ES_QUAL_MASK0] = ES_QUAL_MASK0;
  ATTR[`GTYE4_CHANNEL__ES_QUAL_MASK1] = ES_QUAL_MASK1;
  ATTR[`GTYE4_CHANNEL__ES_QUAL_MASK2] = ES_QUAL_MASK2;
  ATTR[`GTYE4_CHANNEL__ES_QUAL_MASK3] = ES_QUAL_MASK3;
  ATTR[`GTYE4_CHANNEL__ES_QUAL_MASK4] = ES_QUAL_MASK4;
  ATTR[`GTYE4_CHANNEL__ES_QUAL_MASK5] = ES_QUAL_MASK5;
  ATTR[`GTYE4_CHANNEL__ES_QUAL_MASK6] = ES_QUAL_MASK6;
  ATTR[`GTYE4_CHANNEL__ES_QUAL_MASK7] = ES_QUAL_MASK7;
  ATTR[`GTYE4_CHANNEL__ES_QUAL_MASK8] = ES_QUAL_MASK8;
  ATTR[`GTYE4_CHANNEL__ES_QUAL_MASK9] = ES_QUAL_MASK9;
  ATTR[`GTYE4_CHANNEL__ES_SDATA_MASK0] = ES_SDATA_MASK0;
  ATTR[`GTYE4_CHANNEL__ES_SDATA_MASK1] = ES_SDATA_MASK1;
  ATTR[`GTYE4_CHANNEL__ES_SDATA_MASK2] = ES_SDATA_MASK2;
  ATTR[`GTYE4_CHANNEL__ES_SDATA_MASK3] = ES_SDATA_MASK3;
  ATTR[`GTYE4_CHANNEL__ES_SDATA_MASK4] = ES_SDATA_MASK4;
  ATTR[`GTYE4_CHANNEL__ES_SDATA_MASK5] = ES_SDATA_MASK5;
  ATTR[`GTYE4_CHANNEL__ES_SDATA_MASK6] = ES_SDATA_MASK6;
  ATTR[`GTYE4_CHANNEL__ES_SDATA_MASK7] = ES_SDATA_MASK7;
  ATTR[`GTYE4_CHANNEL__ES_SDATA_MASK8] = ES_SDATA_MASK8;
  ATTR[`GTYE4_CHANNEL__ES_SDATA_MASK9] = ES_SDATA_MASK9;
  ATTR[`GTYE4_CHANNEL__EYESCAN_VP_RANGE] = EYESCAN_VP_RANGE;
  ATTR[`GTYE4_CHANNEL__EYE_SCAN_SWAP_EN] = EYE_SCAN_SWAP_EN;
  ATTR[`GTYE4_CHANNEL__FTS_DESKEW_SEQ_ENABLE] = FTS_DESKEW_SEQ_ENABLE;
  ATTR[`GTYE4_CHANNEL__FTS_LANE_DESKEW_CFG] = FTS_LANE_DESKEW_CFG;
  ATTR[`GTYE4_CHANNEL__FTS_LANE_DESKEW_EN] = FTS_LANE_DESKEW_EN;
  ATTR[`GTYE4_CHANNEL__GEARBOX_MODE] = GEARBOX_MODE;
  ATTR[`GTYE4_CHANNEL__ISCAN_CK_PH_SEL2] = ISCAN_CK_PH_SEL2;
  ATTR[`GTYE4_CHANNEL__LOCAL_MASTER] = LOCAL_MASTER;
  ATTR[`GTYE4_CHANNEL__LPBK_BIAS_CTRL] = LPBK_BIAS_CTRL;
  ATTR[`GTYE4_CHANNEL__LPBK_EN_RCAL_B] = LPBK_EN_RCAL_B;
  ATTR[`GTYE4_CHANNEL__LPBK_EXT_RCAL] = LPBK_EXT_RCAL;
  ATTR[`GTYE4_CHANNEL__LPBK_IND_CTRL0] = LPBK_IND_CTRL0;
  ATTR[`GTYE4_CHANNEL__LPBK_IND_CTRL1] = LPBK_IND_CTRL1;
  ATTR[`GTYE4_CHANNEL__LPBK_IND_CTRL2] = LPBK_IND_CTRL2;
  ATTR[`GTYE4_CHANNEL__LPBK_RG_CTRL] = LPBK_RG_CTRL;
  ATTR[`GTYE4_CHANNEL__OOBDIVCTL] = OOBDIVCTL;
  ATTR[`GTYE4_CHANNEL__OOB_PWRUP] = OOB_PWRUP;
  ATTR[`GTYE4_CHANNEL__PCI3_AUTO_REALIGN] = PCI3_AUTO_REALIGN;
  ATTR[`GTYE4_CHANNEL__PCI3_PIPE_RX_ELECIDLE] = PCI3_PIPE_RX_ELECIDLE;
  ATTR[`GTYE4_CHANNEL__PCI3_RX_ASYNC_EBUF_BYPASS] = PCI3_RX_ASYNC_EBUF_BYPASS;
  ATTR[`GTYE4_CHANNEL__PCI3_RX_ELECIDLE_EI2_ENABLE] = PCI3_RX_ELECIDLE_EI2_ENABLE;
  ATTR[`GTYE4_CHANNEL__PCI3_RX_ELECIDLE_H2L_COUNT] = PCI3_RX_ELECIDLE_H2L_COUNT;
  ATTR[`GTYE4_CHANNEL__PCI3_RX_ELECIDLE_H2L_DISABLE] = PCI3_RX_ELECIDLE_H2L_DISABLE;
  ATTR[`GTYE4_CHANNEL__PCI3_RX_ELECIDLE_HI_COUNT] = PCI3_RX_ELECIDLE_HI_COUNT;
  ATTR[`GTYE4_CHANNEL__PCI3_RX_ELECIDLE_LP4_DISABLE] = PCI3_RX_ELECIDLE_LP4_DISABLE;
  ATTR[`GTYE4_CHANNEL__PCI3_RX_FIFO_DISABLE] = PCI3_RX_FIFO_DISABLE;
  ATTR[`GTYE4_CHANNEL__PCIE3_CLK_COR_EMPTY_THRSH] = PCIE3_CLK_COR_EMPTY_THRSH;
  ATTR[`GTYE4_CHANNEL__PCIE3_CLK_COR_FULL_THRSH] = PCIE3_CLK_COR_FULL_THRSH;
  ATTR[`GTYE4_CHANNEL__PCIE3_CLK_COR_MAX_LAT] = PCIE3_CLK_COR_MAX_LAT;
  ATTR[`GTYE4_CHANNEL__PCIE3_CLK_COR_MIN_LAT] = PCIE3_CLK_COR_MIN_LAT;
  ATTR[`GTYE4_CHANNEL__PCIE3_CLK_COR_THRSH_TIMER] = PCIE3_CLK_COR_THRSH_TIMER;
  ATTR[`GTYE4_CHANNEL__PCIE_64B_DYN_CLKSW_DIS] = PCIE_64B_DYN_CLKSW_DIS;
  ATTR[`GTYE4_CHANNEL__PCIE_BUFG_DIV_CTRL] = PCIE_BUFG_DIV_CTRL;
  ATTR[`GTYE4_CHANNEL__PCIE_GEN4_64BIT_INT_EN] = PCIE_GEN4_64BIT_INT_EN;
  ATTR[`GTYE4_CHANNEL__PCIE_PLL_SEL_MODE_GEN12] = PCIE_PLL_SEL_MODE_GEN12;
  ATTR[`GTYE4_CHANNEL__PCIE_PLL_SEL_MODE_GEN3] = PCIE_PLL_SEL_MODE_GEN3;
  ATTR[`GTYE4_CHANNEL__PCIE_PLL_SEL_MODE_GEN4] = PCIE_PLL_SEL_MODE_GEN4;
  ATTR[`GTYE4_CHANNEL__PCIE_RXPCS_CFG_GEN3] = PCIE_RXPCS_CFG_GEN3;
  ATTR[`GTYE4_CHANNEL__PCIE_RXPMA_CFG] = PCIE_RXPMA_CFG;
  ATTR[`GTYE4_CHANNEL__PCIE_TXPCS_CFG_GEN3] = PCIE_TXPCS_CFG_GEN3;
  ATTR[`GTYE4_CHANNEL__PCIE_TXPMA_CFG] = PCIE_TXPMA_CFG;
  ATTR[`GTYE4_CHANNEL__PCS_PCIE_EN] = PCS_PCIE_EN;
  ATTR[`GTYE4_CHANNEL__PCS_RSVD0] = PCS_RSVD0;
  ATTR[`GTYE4_CHANNEL__PD_TRANS_TIME_FROM_P2] = PD_TRANS_TIME_FROM_P2;
  ATTR[`GTYE4_CHANNEL__PD_TRANS_TIME_NONE_P2] = PD_TRANS_TIME_NONE_P2;
  ATTR[`GTYE4_CHANNEL__PD_TRANS_TIME_TO_P2] = PD_TRANS_TIME_TO_P2;
  ATTR[`GTYE4_CHANNEL__PREIQ_FREQ_BST] = PREIQ_FREQ_BST;
  ATTR[`GTYE4_CHANNEL__RATE_SW_USE_DRP] = RATE_SW_USE_DRP;
  ATTR[`GTYE4_CHANNEL__RCLK_SIPO_DLY_ENB] = RCLK_SIPO_DLY_ENB;
  ATTR[`GTYE4_CHANNEL__RCLK_SIPO_INV_EN] = RCLK_SIPO_INV_EN;
  ATTR[`GTYE4_CHANNEL__RTX_BUF_CML_CTRL] = RTX_BUF_CML_CTRL;
  ATTR[`GTYE4_CHANNEL__RTX_BUF_TERM_CTRL] = RTX_BUF_TERM_CTRL;
  ATTR[`GTYE4_CHANNEL__RXBUFRESET_TIME] = RXBUFRESET_TIME;
  ATTR[`GTYE4_CHANNEL__RXBUF_ADDR_MODE] = RXBUF_ADDR_MODE;
  ATTR[`GTYE4_CHANNEL__RXBUF_EIDLE_HI_CNT] = RXBUF_EIDLE_HI_CNT;
  ATTR[`GTYE4_CHANNEL__RXBUF_EIDLE_LO_CNT] = RXBUF_EIDLE_LO_CNT;
  ATTR[`GTYE4_CHANNEL__RXBUF_EN] = RXBUF_EN;
  ATTR[`GTYE4_CHANNEL__RXBUF_RESET_ON_CB_CHANGE] = RXBUF_RESET_ON_CB_CHANGE;
  ATTR[`GTYE4_CHANNEL__RXBUF_RESET_ON_COMMAALIGN] = RXBUF_RESET_ON_COMMAALIGN;
  ATTR[`GTYE4_CHANNEL__RXBUF_RESET_ON_EIDLE] = RXBUF_RESET_ON_EIDLE;
  ATTR[`GTYE4_CHANNEL__RXBUF_RESET_ON_RATE_CHANGE] = RXBUF_RESET_ON_RATE_CHANGE;
  ATTR[`GTYE4_CHANNEL__RXBUF_THRESH_OVFLW] = RXBUF_THRESH_OVFLW;
  ATTR[`GTYE4_CHANNEL__RXBUF_THRESH_OVRD] = RXBUF_THRESH_OVRD;
  ATTR[`GTYE4_CHANNEL__RXBUF_THRESH_UNDFLW] = RXBUF_THRESH_UNDFLW;
  ATTR[`GTYE4_CHANNEL__RXCDRFREQRESET_TIME] = RXCDRFREQRESET_TIME;
  ATTR[`GTYE4_CHANNEL__RXCDRPHRESET_TIME] = RXCDRPHRESET_TIME;
  ATTR[`GTYE4_CHANNEL__RXCDR_CFG0] = RXCDR_CFG0;
  ATTR[`GTYE4_CHANNEL__RXCDR_CFG0_GEN3] = RXCDR_CFG0_GEN3;
  ATTR[`GTYE4_CHANNEL__RXCDR_CFG1] = RXCDR_CFG1;
  ATTR[`GTYE4_CHANNEL__RXCDR_CFG1_GEN3] = RXCDR_CFG1_GEN3;
  ATTR[`GTYE4_CHANNEL__RXCDR_CFG2] = RXCDR_CFG2;
  ATTR[`GTYE4_CHANNEL__RXCDR_CFG2_GEN2] = RXCDR_CFG2_GEN2;
  ATTR[`GTYE4_CHANNEL__RXCDR_CFG2_GEN3] = RXCDR_CFG2_GEN3;
  ATTR[`GTYE4_CHANNEL__RXCDR_CFG2_GEN4] = RXCDR_CFG2_GEN4;
  ATTR[`GTYE4_CHANNEL__RXCDR_CFG3] = RXCDR_CFG3;
  ATTR[`GTYE4_CHANNEL__RXCDR_CFG3_GEN2] = RXCDR_CFG3_GEN2;
  ATTR[`GTYE4_CHANNEL__RXCDR_CFG3_GEN3] = RXCDR_CFG3_GEN3;
  ATTR[`GTYE4_CHANNEL__RXCDR_CFG3_GEN4] = RXCDR_CFG3_GEN4;
  ATTR[`GTYE4_CHANNEL__RXCDR_CFG4] = RXCDR_CFG4;
  ATTR[`GTYE4_CHANNEL__RXCDR_CFG4_GEN3] = RXCDR_CFG4_GEN3;
  ATTR[`GTYE4_CHANNEL__RXCDR_CFG5] = RXCDR_CFG5;
  ATTR[`GTYE4_CHANNEL__RXCDR_CFG5_GEN3] = RXCDR_CFG5_GEN3;
  ATTR[`GTYE4_CHANNEL__RXCDR_FR_RESET_ON_EIDLE] = RXCDR_FR_RESET_ON_EIDLE;
  ATTR[`GTYE4_CHANNEL__RXCDR_HOLD_DURING_EIDLE] = RXCDR_HOLD_DURING_EIDLE;
  ATTR[`GTYE4_CHANNEL__RXCDR_LOCK_CFG0] = RXCDR_LOCK_CFG0;
  ATTR[`GTYE4_CHANNEL__RXCDR_LOCK_CFG1] = RXCDR_LOCK_CFG1;
  ATTR[`GTYE4_CHANNEL__RXCDR_LOCK_CFG2] = RXCDR_LOCK_CFG2;
  ATTR[`GTYE4_CHANNEL__RXCDR_LOCK_CFG3] = RXCDR_LOCK_CFG3;
  ATTR[`GTYE4_CHANNEL__RXCDR_LOCK_CFG4] = RXCDR_LOCK_CFG4;
  ATTR[`GTYE4_CHANNEL__RXCDR_PH_RESET_ON_EIDLE] = RXCDR_PH_RESET_ON_EIDLE;
  ATTR[`GTYE4_CHANNEL__RXCFOK_CFG0] = RXCFOK_CFG0;
  ATTR[`GTYE4_CHANNEL__RXCFOK_CFG1] = RXCFOK_CFG1;
  ATTR[`GTYE4_CHANNEL__RXCFOK_CFG2] = RXCFOK_CFG2;
  ATTR[`GTYE4_CHANNEL__RXCKCAL1_IQ_LOOP_RST_CFG] = RXCKCAL1_IQ_LOOP_RST_CFG;
  ATTR[`GTYE4_CHANNEL__RXCKCAL1_I_LOOP_RST_CFG] = RXCKCAL1_I_LOOP_RST_CFG;
  ATTR[`GTYE4_CHANNEL__RXCKCAL1_Q_LOOP_RST_CFG] = RXCKCAL1_Q_LOOP_RST_CFG;
  ATTR[`GTYE4_CHANNEL__RXCKCAL2_DX_LOOP_RST_CFG] = RXCKCAL2_DX_LOOP_RST_CFG;
  ATTR[`GTYE4_CHANNEL__RXCKCAL2_D_LOOP_RST_CFG] = RXCKCAL2_D_LOOP_RST_CFG;
  ATTR[`GTYE4_CHANNEL__RXCKCAL2_S_LOOP_RST_CFG] = RXCKCAL2_S_LOOP_RST_CFG;
  ATTR[`GTYE4_CHANNEL__RXCKCAL2_X_LOOP_RST_CFG] = RXCKCAL2_X_LOOP_RST_CFG;
  ATTR[`GTYE4_CHANNEL__RXDFELPMRESET_TIME] = RXDFELPMRESET_TIME;
  ATTR[`GTYE4_CHANNEL__RXDFELPM_KL_CFG0] = RXDFELPM_KL_CFG0;
  ATTR[`GTYE4_CHANNEL__RXDFELPM_KL_CFG1] = RXDFELPM_KL_CFG1;
  ATTR[`GTYE4_CHANNEL__RXDFELPM_KL_CFG2] = RXDFELPM_KL_CFG2;
  ATTR[`GTYE4_CHANNEL__RXDFE_CFG0] = RXDFE_CFG0;
  ATTR[`GTYE4_CHANNEL__RXDFE_CFG1] = RXDFE_CFG1;
  ATTR[`GTYE4_CHANNEL__RXDFE_GC_CFG0] = RXDFE_GC_CFG0;
  ATTR[`GTYE4_CHANNEL__RXDFE_GC_CFG1] = RXDFE_GC_CFG1;
  ATTR[`GTYE4_CHANNEL__RXDFE_GC_CFG2] = RXDFE_GC_CFG2;
  ATTR[`GTYE4_CHANNEL__RXDFE_H2_CFG0] = RXDFE_H2_CFG0;
  ATTR[`GTYE4_CHANNEL__RXDFE_H2_CFG1] = RXDFE_H2_CFG1;
  ATTR[`GTYE4_CHANNEL__RXDFE_H3_CFG0] = RXDFE_H3_CFG0;
  ATTR[`GTYE4_CHANNEL__RXDFE_H3_CFG1] = RXDFE_H3_CFG1;
  ATTR[`GTYE4_CHANNEL__RXDFE_H4_CFG0] = RXDFE_H4_CFG0;
  ATTR[`GTYE4_CHANNEL__RXDFE_H4_CFG1] = RXDFE_H4_CFG1;
  ATTR[`GTYE4_CHANNEL__RXDFE_H5_CFG0] = RXDFE_H5_CFG0;
  ATTR[`GTYE4_CHANNEL__RXDFE_H5_CFG1] = RXDFE_H5_CFG1;
  ATTR[`GTYE4_CHANNEL__RXDFE_H6_CFG0] = RXDFE_H6_CFG0;
  ATTR[`GTYE4_CHANNEL__RXDFE_H6_CFG1] = RXDFE_H6_CFG1;
  ATTR[`GTYE4_CHANNEL__RXDFE_H7_CFG0] = RXDFE_H7_CFG0;
  ATTR[`GTYE4_CHANNEL__RXDFE_H7_CFG1] = RXDFE_H7_CFG1;
  ATTR[`GTYE4_CHANNEL__RXDFE_H8_CFG0] = RXDFE_H8_CFG0;
  ATTR[`GTYE4_CHANNEL__RXDFE_H8_CFG1] = RXDFE_H8_CFG1;
  ATTR[`GTYE4_CHANNEL__RXDFE_H9_CFG0] = RXDFE_H9_CFG0;
  ATTR[`GTYE4_CHANNEL__RXDFE_H9_CFG1] = RXDFE_H9_CFG1;
  ATTR[`GTYE4_CHANNEL__RXDFE_HA_CFG0] = RXDFE_HA_CFG0;
  ATTR[`GTYE4_CHANNEL__RXDFE_HA_CFG1] = RXDFE_HA_CFG1;
  ATTR[`GTYE4_CHANNEL__RXDFE_HB_CFG0] = RXDFE_HB_CFG0;
  ATTR[`GTYE4_CHANNEL__RXDFE_HB_CFG1] = RXDFE_HB_CFG1;
  ATTR[`GTYE4_CHANNEL__RXDFE_HC_CFG0] = RXDFE_HC_CFG0;
  ATTR[`GTYE4_CHANNEL__RXDFE_HC_CFG1] = RXDFE_HC_CFG1;
  ATTR[`GTYE4_CHANNEL__RXDFE_HD_CFG0] = RXDFE_HD_CFG0;
  ATTR[`GTYE4_CHANNEL__RXDFE_HD_CFG1] = RXDFE_HD_CFG1;
  ATTR[`GTYE4_CHANNEL__RXDFE_HE_CFG0] = RXDFE_HE_CFG0;
  ATTR[`GTYE4_CHANNEL__RXDFE_HE_CFG1] = RXDFE_HE_CFG1;
  ATTR[`GTYE4_CHANNEL__RXDFE_HF_CFG0] = RXDFE_HF_CFG0;
  ATTR[`GTYE4_CHANNEL__RXDFE_HF_CFG1] = RXDFE_HF_CFG1;
  ATTR[`GTYE4_CHANNEL__RXDFE_KH_CFG0] = RXDFE_KH_CFG0;
  ATTR[`GTYE4_CHANNEL__RXDFE_KH_CFG1] = RXDFE_KH_CFG1;
  ATTR[`GTYE4_CHANNEL__RXDFE_KH_CFG2] = RXDFE_KH_CFG2;
  ATTR[`GTYE4_CHANNEL__RXDFE_KH_CFG3] = RXDFE_KH_CFG3;
  ATTR[`GTYE4_CHANNEL__RXDFE_OS_CFG0] = RXDFE_OS_CFG0;
  ATTR[`GTYE4_CHANNEL__RXDFE_OS_CFG1] = RXDFE_OS_CFG1;
  ATTR[`GTYE4_CHANNEL__RXDFE_UT_CFG0] = RXDFE_UT_CFG0;
  ATTR[`GTYE4_CHANNEL__RXDFE_UT_CFG1] = RXDFE_UT_CFG1;
  ATTR[`GTYE4_CHANNEL__RXDFE_UT_CFG2] = RXDFE_UT_CFG2;
  ATTR[`GTYE4_CHANNEL__RXDFE_VP_CFG0] = RXDFE_VP_CFG0;
  ATTR[`GTYE4_CHANNEL__RXDFE_VP_CFG1] = RXDFE_VP_CFG1;
  ATTR[`GTYE4_CHANNEL__RXDLY_CFG] = RXDLY_CFG;
  ATTR[`GTYE4_CHANNEL__RXDLY_LCFG] = RXDLY_LCFG;
  ATTR[`GTYE4_CHANNEL__RXELECIDLE_CFG] = RXELECIDLE_CFG;
  ATTR[`GTYE4_CHANNEL__RXGBOX_FIFO_INIT_RD_ADDR] = RXGBOX_FIFO_INIT_RD_ADDR;
  ATTR[`GTYE4_CHANNEL__RXGEARBOX_EN] = RXGEARBOX_EN;
  ATTR[`GTYE4_CHANNEL__RXISCANRESET_TIME] = RXISCANRESET_TIME;
  ATTR[`GTYE4_CHANNEL__RXLPM_CFG] = RXLPM_CFG;
  ATTR[`GTYE4_CHANNEL__RXLPM_GC_CFG] = RXLPM_GC_CFG;
  ATTR[`GTYE4_CHANNEL__RXLPM_KH_CFG0] = RXLPM_KH_CFG0;
  ATTR[`GTYE4_CHANNEL__RXLPM_KH_CFG1] = RXLPM_KH_CFG1;
  ATTR[`GTYE4_CHANNEL__RXLPM_OS_CFG0] = RXLPM_OS_CFG0;
  ATTR[`GTYE4_CHANNEL__RXLPM_OS_CFG1] = RXLPM_OS_CFG1;
  ATTR[`GTYE4_CHANNEL__RXOOB_CFG] = RXOOB_CFG;
  ATTR[`GTYE4_CHANNEL__RXOOB_CLK_CFG] = RXOOB_CLK_CFG;
  ATTR[`GTYE4_CHANNEL__RXOSCALRESET_TIME] = RXOSCALRESET_TIME;
  ATTR[`GTYE4_CHANNEL__RXOUT_DIV] = RXOUT_DIV;
  ATTR[`GTYE4_CHANNEL__RXPCSRESET_TIME] = RXPCSRESET_TIME;
  ATTR[`GTYE4_CHANNEL__RXPHBEACON_CFG] = RXPHBEACON_CFG;
  ATTR[`GTYE4_CHANNEL__RXPHDLY_CFG] = RXPHDLY_CFG;
  ATTR[`GTYE4_CHANNEL__RXPHSAMP_CFG] = RXPHSAMP_CFG;
  ATTR[`GTYE4_CHANNEL__RXPHSLIP_CFG] = RXPHSLIP_CFG;
  ATTR[`GTYE4_CHANNEL__RXPH_MONITOR_SEL] = RXPH_MONITOR_SEL;
  ATTR[`GTYE4_CHANNEL__RXPI_CFG0] = RXPI_CFG0;
  ATTR[`GTYE4_CHANNEL__RXPI_CFG1] = RXPI_CFG1;
  ATTR[`GTYE4_CHANNEL__RXPMACLK_SEL] = RXPMACLK_SEL;
  ATTR[`GTYE4_CHANNEL__RXPMARESET_TIME] = RXPMARESET_TIME;
  ATTR[`GTYE4_CHANNEL__RXPRBS_ERR_LOOPBACK] = RXPRBS_ERR_LOOPBACK;
  ATTR[`GTYE4_CHANNEL__RXPRBS_LINKACQ_CNT] = RXPRBS_LINKACQ_CNT;
  ATTR[`GTYE4_CHANNEL__RXREFCLKDIV2_SEL] = RXREFCLKDIV2_SEL;
  ATTR[`GTYE4_CHANNEL__RXSLIDE_AUTO_WAIT] = RXSLIDE_AUTO_WAIT;
  ATTR[`GTYE4_CHANNEL__RXSLIDE_MODE] = RXSLIDE_MODE;
  ATTR[`GTYE4_CHANNEL__RXSYNC_MULTILANE] = RXSYNC_MULTILANE;
  ATTR[`GTYE4_CHANNEL__RXSYNC_OVRD] = RXSYNC_OVRD;
  ATTR[`GTYE4_CHANNEL__RXSYNC_SKIP_DA] = RXSYNC_SKIP_DA;
  ATTR[`GTYE4_CHANNEL__RX_AFE_CM_EN] = RX_AFE_CM_EN;
  ATTR[`GTYE4_CHANNEL__RX_BIAS_CFG0] = RX_BIAS_CFG0;
  ATTR[`GTYE4_CHANNEL__RX_BUFFER_CFG] = RX_BUFFER_CFG;
  ATTR[`GTYE4_CHANNEL__RX_CAPFF_SARC_ENB] = RX_CAPFF_SARC_ENB;
  ATTR[`GTYE4_CHANNEL__RX_CLK25_DIV] = RX_CLK25_DIV;
  ATTR[`GTYE4_CHANNEL__RX_CLKMUX_EN] = RX_CLKMUX_EN;
  ATTR[`GTYE4_CHANNEL__RX_CLK_SLIP_OVRD] = RX_CLK_SLIP_OVRD;
  ATTR[`GTYE4_CHANNEL__RX_CM_BUF_CFG] = RX_CM_BUF_CFG;
  ATTR[`GTYE4_CHANNEL__RX_CM_BUF_PD] = RX_CM_BUF_PD;
  ATTR[`GTYE4_CHANNEL__RX_CM_SEL] = RX_CM_SEL;
  ATTR[`GTYE4_CHANNEL__RX_CM_TRIM] = RX_CM_TRIM;
  ATTR[`GTYE4_CHANNEL__RX_CTLE_PWR_SAVING] = RX_CTLE_PWR_SAVING;
  ATTR[`GTYE4_CHANNEL__RX_CTLE_RES_CTRL] = RX_CTLE_RES_CTRL;
  ATTR[`GTYE4_CHANNEL__RX_DATA_WIDTH] = RX_DATA_WIDTH;
  ATTR[`GTYE4_CHANNEL__RX_DDI_SEL] = RX_DDI_SEL;
  ATTR[`GTYE4_CHANNEL__RX_DEFER_RESET_BUF_EN] = RX_DEFER_RESET_BUF_EN;
  ATTR[`GTYE4_CHANNEL__RX_DEGEN_CTRL] = RX_DEGEN_CTRL;
  ATTR[`GTYE4_CHANNEL__RX_DFELPM_CFG0] = RX_DFELPM_CFG0;
  ATTR[`GTYE4_CHANNEL__RX_DFELPM_CFG1] = RX_DFELPM_CFG1;
  ATTR[`GTYE4_CHANNEL__RX_DFELPM_KLKH_AGC_STUP_EN] = RX_DFELPM_KLKH_AGC_STUP_EN;
  ATTR[`GTYE4_CHANNEL__RX_DFE_AGC_CFG1] = RX_DFE_AGC_CFG1;
  ATTR[`GTYE4_CHANNEL__RX_DFE_KL_LPM_KH_CFG0] = RX_DFE_KL_LPM_KH_CFG0;
  ATTR[`GTYE4_CHANNEL__RX_DFE_KL_LPM_KH_CFG1] = RX_DFE_KL_LPM_KH_CFG1;
  ATTR[`GTYE4_CHANNEL__RX_DFE_KL_LPM_KL_CFG0] = RX_DFE_KL_LPM_KL_CFG0;
  ATTR[`GTYE4_CHANNEL__RX_DFE_KL_LPM_KL_CFG1] = RX_DFE_KL_LPM_KL_CFG1;
  ATTR[`GTYE4_CHANNEL__RX_DFE_LPM_HOLD_DURING_EIDLE] = RX_DFE_LPM_HOLD_DURING_EIDLE;
  ATTR[`GTYE4_CHANNEL__RX_DISPERR_SEQ_MATCH] = RX_DISPERR_SEQ_MATCH;
  ATTR[`GTYE4_CHANNEL__RX_DIVRESET_TIME] = RX_DIVRESET_TIME;
  ATTR[`GTYE4_CHANNEL__RX_EN_CTLE_RCAL_B] = RX_EN_CTLE_RCAL_B;
  ATTR[`GTYE4_CHANNEL__RX_EN_SUM_RCAL_B] = RX_EN_SUM_RCAL_B;
  ATTR[`GTYE4_CHANNEL__RX_EYESCAN_VS_CODE] = RX_EYESCAN_VS_CODE;
  ATTR[`GTYE4_CHANNEL__RX_EYESCAN_VS_NEG_DIR] = RX_EYESCAN_VS_NEG_DIR;
  ATTR[`GTYE4_CHANNEL__RX_EYESCAN_VS_RANGE] = RX_EYESCAN_VS_RANGE;
  ATTR[`GTYE4_CHANNEL__RX_EYESCAN_VS_UT_SIGN] = RX_EYESCAN_VS_UT_SIGN;
  ATTR[`GTYE4_CHANNEL__RX_FABINT_USRCLK_FLOP] = RX_FABINT_USRCLK_FLOP;
  ATTR[`GTYE4_CHANNEL__RX_I2V_FILTER_EN] = RX_I2V_FILTER_EN;
  ATTR[`GTYE4_CHANNEL__RX_INT_DATAWIDTH] = RX_INT_DATAWIDTH;
  ATTR[`GTYE4_CHANNEL__RX_PMA_POWER_SAVE] = RX_PMA_POWER_SAVE;
  ATTR[`GTYE4_CHANNEL__RX_PMA_RSV0] = RX_PMA_RSV0;
  ATTR[`GTYE4_CHANNEL__RX_PROGDIV_CFG] = $realtobits(RX_PROGDIV_CFG);
  ATTR[`GTYE4_CHANNEL__RX_PROGDIV_RATE] = RX_PROGDIV_RATE;
  ATTR[`GTYE4_CHANNEL__RX_RESLOAD_CTRL] = RX_RESLOAD_CTRL;
  ATTR[`GTYE4_CHANNEL__RX_RESLOAD_OVRD] = RX_RESLOAD_OVRD;
  ATTR[`GTYE4_CHANNEL__RX_SAMPLE_PERIOD] = RX_SAMPLE_PERIOD;
  ATTR[`GTYE4_CHANNEL__RX_SIG_VALID_DLY] = RX_SIG_VALID_DLY;
  ATTR[`GTYE4_CHANNEL__RX_SUM_DEGEN_AVTT_OVERITE] = RX_SUM_DEGEN_AVTT_OVERITE;
  ATTR[`GTYE4_CHANNEL__RX_SUM_DFETAPREP_EN] = RX_SUM_DFETAPREP_EN;
  ATTR[`GTYE4_CHANNEL__RX_SUM_IREF_TUNE] = RX_SUM_IREF_TUNE;
  ATTR[`GTYE4_CHANNEL__RX_SUM_PWR_SAVING] = RX_SUM_PWR_SAVING;
  ATTR[`GTYE4_CHANNEL__RX_SUM_RES_CTRL] = RX_SUM_RES_CTRL;
  ATTR[`GTYE4_CHANNEL__RX_SUM_VCMTUNE] = RX_SUM_VCMTUNE;
  ATTR[`GTYE4_CHANNEL__RX_SUM_VCM_BIAS_TUNE_EN] = RX_SUM_VCM_BIAS_TUNE_EN;
  ATTR[`GTYE4_CHANNEL__RX_SUM_VCM_OVWR] = RX_SUM_VCM_OVWR;
  ATTR[`GTYE4_CHANNEL__RX_SUM_VREF_TUNE] = RX_SUM_VREF_TUNE;
  ATTR[`GTYE4_CHANNEL__RX_TUNE_AFE_OS] = RX_TUNE_AFE_OS;
  ATTR[`GTYE4_CHANNEL__RX_VREG_CTRL] = RX_VREG_CTRL;
  ATTR[`GTYE4_CHANNEL__RX_VREG_PDB] = RX_VREG_PDB;
  ATTR[`GTYE4_CHANNEL__RX_WIDEMODE_CDR] = RX_WIDEMODE_CDR;
  ATTR[`GTYE4_CHANNEL__RX_WIDEMODE_CDR_GEN3] = RX_WIDEMODE_CDR_GEN3;
  ATTR[`GTYE4_CHANNEL__RX_WIDEMODE_CDR_GEN4] = RX_WIDEMODE_CDR_GEN4;
  ATTR[`GTYE4_CHANNEL__RX_XCLK_SEL] = RX_XCLK_SEL;
  ATTR[`GTYE4_CHANNEL__RX_XMODE_SEL] = RX_XMODE_SEL;
  ATTR[`GTYE4_CHANNEL__SAMPLE_CLK_PHASE] = SAMPLE_CLK_PHASE;
  ATTR[`GTYE4_CHANNEL__SAS_12G_MODE] = SAS_12G_MODE;
  ATTR[`GTYE4_CHANNEL__SATA_BURST_SEQ_LEN] = SATA_BURST_SEQ_LEN;
  ATTR[`GTYE4_CHANNEL__SATA_BURST_VAL] = SATA_BURST_VAL;
  ATTR[`GTYE4_CHANNEL__SATA_CPLL_CFG] = SATA_CPLL_CFG;
  ATTR[`GTYE4_CHANNEL__SATA_EIDLE_VAL] = SATA_EIDLE_VAL;
  ATTR[`GTYE4_CHANNEL__SHOW_REALIGN_COMMA] = SHOW_REALIGN_COMMA;
  ATTR[`GTYE4_CHANNEL__SIM_DEVICE] = SIM_DEVICE;
  ATTR[`GTYE4_CHANNEL__SIM_MODE] = SIM_MODE;
  ATTR[`GTYE4_CHANNEL__SIM_RECEIVER_DETECT_PASS] = SIM_RECEIVER_DETECT_PASS;
  ATTR[`GTYE4_CHANNEL__SIM_RESET_SPEEDUP] = SIM_RESET_SPEEDUP;
  ATTR[`GTYE4_CHANNEL__SIM_TX_EIDLE_DRIVE_LEVEL] = SIM_TX_EIDLE_DRIVE_LEVEL;
  ATTR[`GTYE4_CHANNEL__SRSTMODE] = SRSTMODE;
  ATTR[`GTYE4_CHANNEL__TAPDLY_SET_TX] = TAPDLY_SET_TX;
  ATTR[`GTYE4_CHANNEL__TERM_RCAL_CFG] = TERM_RCAL_CFG;
  ATTR[`GTYE4_CHANNEL__TERM_RCAL_OVRD] = TERM_RCAL_OVRD;
  ATTR[`GTYE4_CHANNEL__TRANS_TIME_RATE] = TRANS_TIME_RATE;
  ATTR[`GTYE4_CHANNEL__TST_RSV0] = TST_RSV0;
  ATTR[`GTYE4_CHANNEL__TST_RSV1] = TST_RSV1;
  ATTR[`GTYE4_CHANNEL__TXBUF_EN] = TXBUF_EN;
  ATTR[`GTYE4_CHANNEL__TXBUF_RESET_ON_RATE_CHANGE] = TXBUF_RESET_ON_RATE_CHANGE;
  ATTR[`GTYE4_CHANNEL__TXDLY_CFG] = TXDLY_CFG;
  ATTR[`GTYE4_CHANNEL__TXDLY_LCFG] = TXDLY_LCFG;
  ATTR[`GTYE4_CHANNEL__TXDRV_FREQBAND] = TXDRV_FREQBAND;
  ATTR[`GTYE4_CHANNEL__TXFE_CFG0] = TXFE_CFG0;
  ATTR[`GTYE4_CHANNEL__TXFE_CFG1] = TXFE_CFG1;
  ATTR[`GTYE4_CHANNEL__TXFE_CFG2] = TXFE_CFG2;
  ATTR[`GTYE4_CHANNEL__TXFE_CFG3] = TXFE_CFG3;
  ATTR[`GTYE4_CHANNEL__TXFIFO_ADDR_CFG] = TXFIFO_ADDR_CFG;
  ATTR[`GTYE4_CHANNEL__TXGBOX_FIFO_INIT_RD_ADDR] = TXGBOX_FIFO_INIT_RD_ADDR;
  ATTR[`GTYE4_CHANNEL__TXGEARBOX_EN] = TXGEARBOX_EN;
  ATTR[`GTYE4_CHANNEL__TXOUT_DIV] = TXOUT_DIV;
  ATTR[`GTYE4_CHANNEL__TXPCSRESET_TIME] = TXPCSRESET_TIME;
  ATTR[`GTYE4_CHANNEL__TXPHDLY_CFG0] = TXPHDLY_CFG0;
  ATTR[`GTYE4_CHANNEL__TXPHDLY_CFG1] = TXPHDLY_CFG1;
  ATTR[`GTYE4_CHANNEL__TXPH_CFG2] = TXPH_CFG2;
  ATTR[`GTYE4_CHANNEL__TXPH_CFG] = TXPH_CFG;
  ATTR[`GTYE4_CHANNEL__TXPH_MONITOR_SEL] = TXPH_MONITOR_SEL;
  ATTR[`GTYE4_CHANNEL__TXPI_CFG0] = TXPI_CFG0;
  ATTR[`GTYE4_CHANNEL__TXPI_CFG1] = TXPI_CFG1;
  ATTR[`GTYE4_CHANNEL__TXPI_GRAY_SEL] = TXPI_GRAY_SEL;
  ATTR[`GTYE4_CHANNEL__TXPI_INVSTROBE_SEL] = TXPI_INVSTROBE_SEL;
  ATTR[`GTYE4_CHANNEL__TXPI_PPM] = TXPI_PPM;
  ATTR[`GTYE4_CHANNEL__TXPI_PPM_CFG] = TXPI_PPM_CFG;
  ATTR[`GTYE4_CHANNEL__TXPI_SYNFREQ_PPM] = TXPI_SYNFREQ_PPM;
  ATTR[`GTYE4_CHANNEL__TXPMARESET_TIME] = TXPMARESET_TIME;
  ATTR[`GTYE4_CHANNEL__TXREFCLKDIV2_SEL] = TXREFCLKDIV2_SEL;
  ATTR[`GTYE4_CHANNEL__TXSWBST_BST] = TXSWBST_BST;
  ATTR[`GTYE4_CHANNEL__TXSWBST_EN] = TXSWBST_EN;
  ATTR[`GTYE4_CHANNEL__TXSWBST_MAG] = TXSWBST_MAG;
  ATTR[`GTYE4_CHANNEL__TXSYNC_MULTILANE] = TXSYNC_MULTILANE;
  ATTR[`GTYE4_CHANNEL__TXSYNC_OVRD] = TXSYNC_OVRD;
  ATTR[`GTYE4_CHANNEL__TXSYNC_SKIP_DA] = TXSYNC_SKIP_DA;
  ATTR[`GTYE4_CHANNEL__TX_CLK25_DIV] = TX_CLK25_DIV;
  ATTR[`GTYE4_CHANNEL__TX_CLKMUX_EN] = TX_CLKMUX_EN;
  ATTR[`GTYE4_CHANNEL__TX_DATA_WIDTH] = TX_DATA_WIDTH;
  ATTR[`GTYE4_CHANNEL__TX_DCC_LOOP_RST_CFG] = TX_DCC_LOOP_RST_CFG;
  ATTR[`GTYE4_CHANNEL__TX_DEEMPH0] = TX_DEEMPH0;
  ATTR[`GTYE4_CHANNEL__TX_DEEMPH1] = TX_DEEMPH1;
  ATTR[`GTYE4_CHANNEL__TX_DEEMPH2] = TX_DEEMPH2;
  ATTR[`GTYE4_CHANNEL__TX_DEEMPH3] = TX_DEEMPH3;
  ATTR[`GTYE4_CHANNEL__TX_DIVRESET_TIME] = TX_DIVRESET_TIME;
  ATTR[`GTYE4_CHANNEL__TX_DRIVE_MODE] = TX_DRIVE_MODE;
  ATTR[`GTYE4_CHANNEL__TX_EIDLE_ASSERT_DELAY] = TX_EIDLE_ASSERT_DELAY;
  ATTR[`GTYE4_CHANNEL__TX_EIDLE_DEASSERT_DELAY] = TX_EIDLE_DEASSERT_DELAY;
  ATTR[`GTYE4_CHANNEL__TX_FABINT_USRCLK_FLOP] = TX_FABINT_USRCLK_FLOP;
  ATTR[`GTYE4_CHANNEL__TX_FIFO_BYP_EN] = TX_FIFO_BYP_EN;
  ATTR[`GTYE4_CHANNEL__TX_IDLE_DATA_ZERO] = TX_IDLE_DATA_ZERO;
  ATTR[`GTYE4_CHANNEL__TX_INT_DATAWIDTH] = TX_INT_DATAWIDTH;
  ATTR[`GTYE4_CHANNEL__TX_LOOPBACK_DRIVE_HIZ] = TX_LOOPBACK_DRIVE_HIZ;
  ATTR[`GTYE4_CHANNEL__TX_MAINCURSOR_SEL] = TX_MAINCURSOR_SEL;
  ATTR[`GTYE4_CHANNEL__TX_MARGIN_FULL_0] = TX_MARGIN_FULL_0;
  ATTR[`GTYE4_CHANNEL__TX_MARGIN_FULL_1] = TX_MARGIN_FULL_1;
  ATTR[`GTYE4_CHANNEL__TX_MARGIN_FULL_2] = TX_MARGIN_FULL_2;
  ATTR[`GTYE4_CHANNEL__TX_MARGIN_FULL_3] = TX_MARGIN_FULL_3;
  ATTR[`GTYE4_CHANNEL__TX_MARGIN_FULL_4] = TX_MARGIN_FULL_4;
  ATTR[`GTYE4_CHANNEL__TX_MARGIN_LOW_0] = TX_MARGIN_LOW_0;
  ATTR[`GTYE4_CHANNEL__TX_MARGIN_LOW_1] = TX_MARGIN_LOW_1;
  ATTR[`GTYE4_CHANNEL__TX_MARGIN_LOW_2] = TX_MARGIN_LOW_2;
  ATTR[`GTYE4_CHANNEL__TX_MARGIN_LOW_3] = TX_MARGIN_LOW_3;
  ATTR[`GTYE4_CHANNEL__TX_MARGIN_LOW_4] = TX_MARGIN_LOW_4;
  ATTR[`GTYE4_CHANNEL__TX_PHICAL_CFG0] = TX_PHICAL_CFG0;
  ATTR[`GTYE4_CHANNEL__TX_PHICAL_CFG1] = TX_PHICAL_CFG1;
  ATTR[`GTYE4_CHANNEL__TX_PI_BIASSET] = TX_PI_BIASSET;
  ATTR[`GTYE4_CHANNEL__TX_PMADATA_OPT] = TX_PMADATA_OPT;
  ATTR[`GTYE4_CHANNEL__TX_PMA_POWER_SAVE] = TX_PMA_POWER_SAVE;
  ATTR[`GTYE4_CHANNEL__TX_PMA_RSV0] = TX_PMA_RSV0;
  ATTR[`GTYE4_CHANNEL__TX_PMA_RSV1] = TX_PMA_RSV1;
  ATTR[`GTYE4_CHANNEL__TX_PROGCLK_SEL] = TX_PROGCLK_SEL;
  ATTR[`GTYE4_CHANNEL__TX_PROGDIV_CFG] = $realtobits(TX_PROGDIV_CFG);
  ATTR[`GTYE4_CHANNEL__TX_PROGDIV_RATE] = TX_PROGDIV_RATE;
  ATTR[`GTYE4_CHANNEL__TX_RXDETECT_CFG] = TX_RXDETECT_CFG;
  ATTR[`GTYE4_CHANNEL__TX_RXDETECT_REF] = TX_RXDETECT_REF;
  ATTR[`GTYE4_CHANNEL__TX_SAMPLE_PERIOD] = TX_SAMPLE_PERIOD;
  ATTR[`GTYE4_CHANNEL__TX_SW_MEAS] = TX_SW_MEAS;
  ATTR[`GTYE4_CHANNEL__TX_VREG_CTRL] = TX_VREG_CTRL;
  ATTR[`GTYE4_CHANNEL__TX_VREG_PDB] = TX_VREG_PDB;
  ATTR[`GTYE4_CHANNEL__TX_VREG_VREFSEL] = TX_VREG_VREFSEL;
  ATTR[`GTYE4_CHANNEL__TX_XCLK_SEL] = TX_XCLK_SEL;
  ATTR[`GTYE4_CHANNEL__USB_BOTH_BURST_IDLE] = USB_BOTH_BURST_IDLE;
  ATTR[`GTYE4_CHANNEL__USB_BURSTMAX_U3WAKE] = USB_BURSTMAX_U3WAKE;
  ATTR[`GTYE4_CHANNEL__USB_BURSTMIN_U3WAKE] = USB_BURSTMIN_U3WAKE;
  ATTR[`GTYE4_CHANNEL__USB_CLK_COR_EQ_EN] = USB_CLK_COR_EQ_EN;
  ATTR[`GTYE4_CHANNEL__USB_EXT_CNTL] = USB_EXT_CNTL;
  ATTR[`GTYE4_CHANNEL__USB_IDLEMAX_POLLING] = USB_IDLEMAX_POLLING;
  ATTR[`GTYE4_CHANNEL__USB_IDLEMIN_POLLING] = USB_IDLEMIN_POLLING;
  ATTR[`GTYE4_CHANNEL__USB_LFPSPING_BURST] = USB_LFPSPING_BURST;
  ATTR[`GTYE4_CHANNEL__USB_LFPSPOLLING_BURST] = USB_LFPSPOLLING_BURST;
  ATTR[`GTYE4_CHANNEL__USB_LFPSPOLLING_IDLE_MS] = USB_LFPSPOLLING_IDLE_MS;
  ATTR[`GTYE4_CHANNEL__USB_LFPSU1EXIT_BURST] = USB_LFPSU1EXIT_BURST;
  ATTR[`GTYE4_CHANNEL__USB_LFPSU2LPEXIT_BURST_MS] = USB_LFPSU2LPEXIT_BURST_MS;
  ATTR[`GTYE4_CHANNEL__USB_LFPSU3WAKE_BURST_MS] = USB_LFPSU3WAKE_BURST_MS;
  ATTR[`GTYE4_CHANNEL__USB_LFPS_TPERIOD] = USB_LFPS_TPERIOD;
  ATTR[`GTYE4_CHANNEL__USB_LFPS_TPERIOD_ACCURATE] = USB_LFPS_TPERIOD_ACCURATE;
  ATTR[`GTYE4_CHANNEL__USB_MODE] = USB_MODE;
  ATTR[`GTYE4_CHANNEL__USB_PCIE_ERR_REP_DIS] = USB_PCIE_ERR_REP_DIS;
  ATTR[`GTYE4_CHANNEL__USB_PING_SATA_MAX_INIT] = USB_PING_SATA_MAX_INIT;
  ATTR[`GTYE4_CHANNEL__USB_PING_SATA_MIN_INIT] = USB_PING_SATA_MIN_INIT;
  ATTR[`GTYE4_CHANNEL__USB_POLL_SATA_MAX_BURST] = USB_POLL_SATA_MAX_BURST;
  ATTR[`GTYE4_CHANNEL__USB_POLL_SATA_MIN_BURST] = USB_POLL_SATA_MIN_BURST;
  ATTR[`GTYE4_CHANNEL__USB_RAW_ELEC] = USB_RAW_ELEC;
  ATTR[`GTYE4_CHANNEL__USB_RXIDLE_P0_CTRL] = USB_RXIDLE_P0_CTRL;
  ATTR[`GTYE4_CHANNEL__USB_TXIDLE_TUNE_ENABLE] = USB_TXIDLE_TUNE_ENABLE;
  ATTR[`GTYE4_CHANNEL__USB_U1_SATA_MAX_WAKE] = USB_U1_SATA_MAX_WAKE;
  ATTR[`GTYE4_CHANNEL__USB_U1_SATA_MIN_WAKE] = USB_U1_SATA_MIN_WAKE;
  ATTR[`GTYE4_CHANNEL__USB_U2_SAS_MAX_COM] = USB_U2_SAS_MAX_COM;
  ATTR[`GTYE4_CHANNEL__USB_U2_SAS_MIN_COM] = USB_U2_SAS_MIN_COM;
  ATTR[`GTYE4_CHANNEL__USE_PCS_CLK_PHASE_SEL] = USE_PCS_CLK_PHASE_SEL;
  ATTR[`GTYE4_CHANNEL__Y_ALL_MODE] = Y_ALL_MODE;
end

always @(trig_attr) begin
  ACJTAG_DEBUG_MODE_REG = ATTR[`GTYE4_CHANNEL__ACJTAG_DEBUG_MODE];
  ACJTAG_MODE_REG = ATTR[`GTYE4_CHANNEL__ACJTAG_MODE];
  ACJTAG_RESET_REG = ATTR[`GTYE4_CHANNEL__ACJTAG_RESET];
  ADAPT_CFG0_REG = ATTR[`GTYE4_CHANNEL__ADAPT_CFG0];
  ADAPT_CFG1_REG = ATTR[`GTYE4_CHANNEL__ADAPT_CFG1];
  ADAPT_CFG2_REG = ATTR[`GTYE4_CHANNEL__ADAPT_CFG2];
  ALIGN_COMMA_DOUBLE_REG = ATTR[`GTYE4_CHANNEL__ALIGN_COMMA_DOUBLE];
  ALIGN_COMMA_ENABLE_REG = ATTR[`GTYE4_CHANNEL__ALIGN_COMMA_ENABLE];
  ALIGN_COMMA_WORD_REG = ATTR[`GTYE4_CHANNEL__ALIGN_COMMA_WORD];
  ALIGN_MCOMMA_DET_REG = ATTR[`GTYE4_CHANNEL__ALIGN_MCOMMA_DET];
  ALIGN_MCOMMA_VALUE_REG = ATTR[`GTYE4_CHANNEL__ALIGN_MCOMMA_VALUE];
  ALIGN_PCOMMA_DET_REG = ATTR[`GTYE4_CHANNEL__ALIGN_PCOMMA_DET];
  ALIGN_PCOMMA_VALUE_REG = ATTR[`GTYE4_CHANNEL__ALIGN_PCOMMA_VALUE];
  A_RXOSCALRESET_REG = ATTR[`GTYE4_CHANNEL__A_RXOSCALRESET];
  A_RXPROGDIVRESET_REG = ATTR[`GTYE4_CHANNEL__A_RXPROGDIVRESET];
  A_RXTERMINATION_REG = ATTR[`GTYE4_CHANNEL__A_RXTERMINATION];
  A_TXDIFFCTRL_REG = ATTR[`GTYE4_CHANNEL__A_TXDIFFCTRL];
  A_TXPROGDIVRESET_REG = ATTR[`GTYE4_CHANNEL__A_TXPROGDIVRESET];
  CBCC_DATA_SOURCE_SEL_REG = ATTR[`GTYE4_CHANNEL__CBCC_DATA_SOURCE_SEL];
  CDR_SWAP_MODE_EN_REG = ATTR[`GTYE4_CHANNEL__CDR_SWAP_MODE_EN];
  CFOK_PWRSVE_EN_REG = ATTR[`GTYE4_CHANNEL__CFOK_PWRSVE_EN];
  CHAN_BOND_KEEP_ALIGN_REG = ATTR[`GTYE4_CHANNEL__CHAN_BOND_KEEP_ALIGN];
  CHAN_BOND_MAX_SKEW_REG = ATTR[`GTYE4_CHANNEL__CHAN_BOND_MAX_SKEW];
  CHAN_BOND_SEQ_1_1_REG = ATTR[`GTYE4_CHANNEL__CHAN_BOND_SEQ_1_1];
  CHAN_BOND_SEQ_1_2_REG = ATTR[`GTYE4_CHANNEL__CHAN_BOND_SEQ_1_2];
  CHAN_BOND_SEQ_1_3_REG = ATTR[`GTYE4_CHANNEL__CHAN_BOND_SEQ_1_3];
  CHAN_BOND_SEQ_1_4_REG = ATTR[`GTYE4_CHANNEL__CHAN_BOND_SEQ_1_4];
  CHAN_BOND_SEQ_1_ENABLE_REG = ATTR[`GTYE4_CHANNEL__CHAN_BOND_SEQ_1_ENABLE];
  CHAN_BOND_SEQ_2_1_REG = ATTR[`GTYE4_CHANNEL__CHAN_BOND_SEQ_2_1];
  CHAN_BOND_SEQ_2_2_REG = ATTR[`GTYE4_CHANNEL__CHAN_BOND_SEQ_2_2];
  CHAN_BOND_SEQ_2_3_REG = ATTR[`GTYE4_CHANNEL__CHAN_BOND_SEQ_2_3];
  CHAN_BOND_SEQ_2_4_REG = ATTR[`GTYE4_CHANNEL__CHAN_BOND_SEQ_2_4];
  CHAN_BOND_SEQ_2_ENABLE_REG = ATTR[`GTYE4_CHANNEL__CHAN_BOND_SEQ_2_ENABLE];
  CHAN_BOND_SEQ_2_USE_REG = ATTR[`GTYE4_CHANNEL__CHAN_BOND_SEQ_2_USE];
  CHAN_BOND_SEQ_LEN_REG = ATTR[`GTYE4_CHANNEL__CHAN_BOND_SEQ_LEN];
  CH_HSPMUX_REG = ATTR[`GTYE4_CHANNEL__CH_HSPMUX];
  CKCAL1_CFG_0_REG = ATTR[`GTYE4_CHANNEL__CKCAL1_CFG_0];
  CKCAL1_CFG_1_REG = ATTR[`GTYE4_CHANNEL__CKCAL1_CFG_1];
  CKCAL1_CFG_2_REG = ATTR[`GTYE4_CHANNEL__CKCAL1_CFG_2];
  CKCAL1_CFG_3_REG = ATTR[`GTYE4_CHANNEL__CKCAL1_CFG_3];
  CKCAL2_CFG_0_REG = ATTR[`GTYE4_CHANNEL__CKCAL2_CFG_0];
  CKCAL2_CFG_1_REG = ATTR[`GTYE4_CHANNEL__CKCAL2_CFG_1];
  CKCAL2_CFG_2_REG = ATTR[`GTYE4_CHANNEL__CKCAL2_CFG_2];
  CKCAL2_CFG_3_REG = ATTR[`GTYE4_CHANNEL__CKCAL2_CFG_3];
  CKCAL2_CFG_4_REG = ATTR[`GTYE4_CHANNEL__CKCAL2_CFG_4];
  CLK_CORRECT_USE_REG = ATTR[`GTYE4_CHANNEL__CLK_CORRECT_USE];
  CLK_COR_KEEP_IDLE_REG = ATTR[`GTYE4_CHANNEL__CLK_COR_KEEP_IDLE];
  CLK_COR_MAX_LAT_REG = ATTR[`GTYE4_CHANNEL__CLK_COR_MAX_LAT];
  CLK_COR_MIN_LAT_REG = ATTR[`GTYE4_CHANNEL__CLK_COR_MIN_LAT];
  CLK_COR_PRECEDENCE_REG = ATTR[`GTYE4_CHANNEL__CLK_COR_PRECEDENCE];
  CLK_COR_REPEAT_WAIT_REG = ATTR[`GTYE4_CHANNEL__CLK_COR_REPEAT_WAIT];
  CLK_COR_SEQ_1_1_REG = ATTR[`GTYE4_CHANNEL__CLK_COR_SEQ_1_1];
  CLK_COR_SEQ_1_2_REG = ATTR[`GTYE4_CHANNEL__CLK_COR_SEQ_1_2];
  CLK_COR_SEQ_1_3_REG = ATTR[`GTYE4_CHANNEL__CLK_COR_SEQ_1_3];
  CLK_COR_SEQ_1_4_REG = ATTR[`GTYE4_CHANNEL__CLK_COR_SEQ_1_4];
  CLK_COR_SEQ_1_ENABLE_REG = ATTR[`GTYE4_CHANNEL__CLK_COR_SEQ_1_ENABLE];
  CLK_COR_SEQ_2_1_REG = ATTR[`GTYE4_CHANNEL__CLK_COR_SEQ_2_1];
  CLK_COR_SEQ_2_2_REG = ATTR[`GTYE4_CHANNEL__CLK_COR_SEQ_2_2];
  CLK_COR_SEQ_2_3_REG = ATTR[`GTYE4_CHANNEL__CLK_COR_SEQ_2_3];
  CLK_COR_SEQ_2_4_REG = ATTR[`GTYE4_CHANNEL__CLK_COR_SEQ_2_4];
  CLK_COR_SEQ_2_ENABLE_REG = ATTR[`GTYE4_CHANNEL__CLK_COR_SEQ_2_ENABLE];
  CLK_COR_SEQ_2_USE_REG = ATTR[`GTYE4_CHANNEL__CLK_COR_SEQ_2_USE];
  CLK_COR_SEQ_LEN_REG = ATTR[`GTYE4_CHANNEL__CLK_COR_SEQ_LEN];
  CPLL_CFG0_REG = ATTR[`GTYE4_CHANNEL__CPLL_CFG0];
  CPLL_CFG1_REG = ATTR[`GTYE4_CHANNEL__CPLL_CFG1];
  CPLL_CFG2_REG = ATTR[`GTYE4_CHANNEL__CPLL_CFG2];
  CPLL_CFG3_REG = ATTR[`GTYE4_CHANNEL__CPLL_CFG3];
  CPLL_FBDIV_45_REG = ATTR[`GTYE4_CHANNEL__CPLL_FBDIV_45];
  CPLL_FBDIV_REG = ATTR[`GTYE4_CHANNEL__CPLL_FBDIV];
  CPLL_INIT_CFG0_REG = ATTR[`GTYE4_CHANNEL__CPLL_INIT_CFG0];
  CPLL_LOCK_CFG_REG = ATTR[`GTYE4_CHANNEL__CPLL_LOCK_CFG];
  CPLL_REFCLK_DIV_REG = ATTR[`GTYE4_CHANNEL__CPLL_REFCLK_DIV];
  CTLE3_OCAP_EXT_CTRL_REG = ATTR[`GTYE4_CHANNEL__CTLE3_OCAP_EXT_CTRL];
  CTLE3_OCAP_EXT_EN_REG = ATTR[`GTYE4_CHANNEL__CTLE3_OCAP_EXT_EN];
  DDI_CTRL_REG = ATTR[`GTYE4_CHANNEL__DDI_CTRL];
  DDI_REALIGN_WAIT_REG = ATTR[`GTYE4_CHANNEL__DDI_REALIGN_WAIT];
  DEC_MCOMMA_DETECT_REG = ATTR[`GTYE4_CHANNEL__DEC_MCOMMA_DETECT];
  DEC_PCOMMA_DETECT_REG = ATTR[`GTYE4_CHANNEL__DEC_PCOMMA_DETECT];
  DEC_VALID_COMMA_ONLY_REG = ATTR[`GTYE4_CHANNEL__DEC_VALID_COMMA_ONLY];
  DELAY_ELEC_REG = ATTR[`GTYE4_CHANNEL__DELAY_ELEC];
  DMONITOR_CFG0_REG = ATTR[`GTYE4_CHANNEL__DMONITOR_CFG0];
  DMONITOR_CFG1_REG = ATTR[`GTYE4_CHANNEL__DMONITOR_CFG1];
  ES_CLK_PHASE_SEL_REG = ATTR[`GTYE4_CHANNEL__ES_CLK_PHASE_SEL];
  ES_CONTROL_REG = ATTR[`GTYE4_CHANNEL__ES_CONTROL];
  ES_ERRDET_EN_REG = ATTR[`GTYE4_CHANNEL__ES_ERRDET_EN];
  ES_EYE_SCAN_EN_REG = ATTR[`GTYE4_CHANNEL__ES_EYE_SCAN_EN];
  ES_HORZ_OFFSET_REG = ATTR[`GTYE4_CHANNEL__ES_HORZ_OFFSET];
  ES_PRESCALE_REG = ATTR[`GTYE4_CHANNEL__ES_PRESCALE];
  ES_QUALIFIER0_REG = ATTR[`GTYE4_CHANNEL__ES_QUALIFIER0];
  ES_QUALIFIER1_REG = ATTR[`GTYE4_CHANNEL__ES_QUALIFIER1];
  ES_QUALIFIER2_REG = ATTR[`GTYE4_CHANNEL__ES_QUALIFIER2];
  ES_QUALIFIER3_REG = ATTR[`GTYE4_CHANNEL__ES_QUALIFIER3];
  ES_QUALIFIER4_REG = ATTR[`GTYE4_CHANNEL__ES_QUALIFIER4];
  ES_QUALIFIER5_REG = ATTR[`GTYE4_CHANNEL__ES_QUALIFIER5];
  ES_QUALIFIER6_REG = ATTR[`GTYE4_CHANNEL__ES_QUALIFIER6];
  ES_QUALIFIER7_REG = ATTR[`GTYE4_CHANNEL__ES_QUALIFIER7];
  ES_QUALIFIER8_REG = ATTR[`GTYE4_CHANNEL__ES_QUALIFIER8];
  ES_QUALIFIER9_REG = ATTR[`GTYE4_CHANNEL__ES_QUALIFIER9];
  ES_QUAL_MASK0_REG = ATTR[`GTYE4_CHANNEL__ES_QUAL_MASK0];
  ES_QUAL_MASK1_REG = ATTR[`GTYE4_CHANNEL__ES_QUAL_MASK1];
  ES_QUAL_MASK2_REG = ATTR[`GTYE4_CHANNEL__ES_QUAL_MASK2];
  ES_QUAL_MASK3_REG = ATTR[`GTYE4_CHANNEL__ES_QUAL_MASK3];
  ES_QUAL_MASK4_REG = ATTR[`GTYE4_CHANNEL__ES_QUAL_MASK4];
  ES_QUAL_MASK5_REG = ATTR[`GTYE4_CHANNEL__ES_QUAL_MASK5];
  ES_QUAL_MASK6_REG = ATTR[`GTYE4_CHANNEL__ES_QUAL_MASK6];
  ES_QUAL_MASK7_REG = ATTR[`GTYE4_CHANNEL__ES_QUAL_MASK7];
  ES_QUAL_MASK8_REG = ATTR[`GTYE4_CHANNEL__ES_QUAL_MASK8];
  ES_QUAL_MASK9_REG = ATTR[`GTYE4_CHANNEL__ES_QUAL_MASK9];
  ES_SDATA_MASK0_REG = ATTR[`GTYE4_CHANNEL__ES_SDATA_MASK0];
  ES_SDATA_MASK1_REG = ATTR[`GTYE4_CHANNEL__ES_SDATA_MASK1];
  ES_SDATA_MASK2_REG = ATTR[`GTYE4_CHANNEL__ES_SDATA_MASK2];
  ES_SDATA_MASK3_REG = ATTR[`GTYE4_CHANNEL__ES_SDATA_MASK3];
  ES_SDATA_MASK4_REG = ATTR[`GTYE4_CHANNEL__ES_SDATA_MASK4];
  ES_SDATA_MASK5_REG = ATTR[`GTYE4_CHANNEL__ES_SDATA_MASK5];
  ES_SDATA_MASK6_REG = ATTR[`GTYE4_CHANNEL__ES_SDATA_MASK6];
  ES_SDATA_MASK7_REG = ATTR[`GTYE4_CHANNEL__ES_SDATA_MASK7];
  ES_SDATA_MASK8_REG = ATTR[`GTYE4_CHANNEL__ES_SDATA_MASK8];
  ES_SDATA_MASK9_REG = ATTR[`GTYE4_CHANNEL__ES_SDATA_MASK9];
  EYESCAN_VP_RANGE_REG = ATTR[`GTYE4_CHANNEL__EYESCAN_VP_RANGE];
  EYE_SCAN_SWAP_EN_REG = ATTR[`GTYE4_CHANNEL__EYE_SCAN_SWAP_EN];
  FTS_DESKEW_SEQ_ENABLE_REG = ATTR[`GTYE4_CHANNEL__FTS_DESKEW_SEQ_ENABLE];
  FTS_LANE_DESKEW_CFG_REG = ATTR[`GTYE4_CHANNEL__FTS_LANE_DESKEW_CFG];
  FTS_LANE_DESKEW_EN_REG = ATTR[`GTYE4_CHANNEL__FTS_LANE_DESKEW_EN];
  GEARBOX_MODE_REG = ATTR[`GTYE4_CHANNEL__GEARBOX_MODE];
  ISCAN_CK_PH_SEL2_REG = ATTR[`GTYE4_CHANNEL__ISCAN_CK_PH_SEL2];
  LOCAL_MASTER_REG = ATTR[`GTYE4_CHANNEL__LOCAL_MASTER];
  LPBK_BIAS_CTRL_REG = ATTR[`GTYE4_CHANNEL__LPBK_BIAS_CTRL];
  LPBK_EN_RCAL_B_REG = ATTR[`GTYE4_CHANNEL__LPBK_EN_RCAL_B];
  LPBK_EXT_RCAL_REG = ATTR[`GTYE4_CHANNEL__LPBK_EXT_RCAL];
  LPBK_IND_CTRL0_REG = ATTR[`GTYE4_CHANNEL__LPBK_IND_CTRL0];
  LPBK_IND_CTRL1_REG = ATTR[`GTYE4_CHANNEL__LPBK_IND_CTRL1];
  LPBK_IND_CTRL2_REG = ATTR[`GTYE4_CHANNEL__LPBK_IND_CTRL2];
  LPBK_RG_CTRL_REG = ATTR[`GTYE4_CHANNEL__LPBK_RG_CTRL];
  OOBDIVCTL_REG = ATTR[`GTYE4_CHANNEL__OOBDIVCTL];
  OOB_PWRUP_REG = ATTR[`GTYE4_CHANNEL__OOB_PWRUP];
  PCI3_AUTO_REALIGN_REG = ATTR[`GTYE4_CHANNEL__PCI3_AUTO_REALIGN];
  PCI3_PIPE_RX_ELECIDLE_REG = ATTR[`GTYE4_CHANNEL__PCI3_PIPE_RX_ELECIDLE];
  PCI3_RX_ASYNC_EBUF_BYPASS_REG = ATTR[`GTYE4_CHANNEL__PCI3_RX_ASYNC_EBUF_BYPASS];
  PCI3_RX_ELECIDLE_EI2_ENABLE_REG = ATTR[`GTYE4_CHANNEL__PCI3_RX_ELECIDLE_EI2_ENABLE];
  PCI3_RX_ELECIDLE_H2L_COUNT_REG = ATTR[`GTYE4_CHANNEL__PCI3_RX_ELECIDLE_H2L_COUNT];
  PCI3_RX_ELECIDLE_H2L_DISABLE_REG = ATTR[`GTYE4_CHANNEL__PCI3_RX_ELECIDLE_H2L_DISABLE];
  PCI3_RX_ELECIDLE_HI_COUNT_REG = ATTR[`GTYE4_CHANNEL__PCI3_RX_ELECIDLE_HI_COUNT];
  PCI3_RX_ELECIDLE_LP4_DISABLE_REG = ATTR[`GTYE4_CHANNEL__PCI3_RX_ELECIDLE_LP4_DISABLE];
  PCI3_RX_FIFO_DISABLE_REG = ATTR[`GTYE4_CHANNEL__PCI3_RX_FIFO_DISABLE];
  PCIE3_CLK_COR_EMPTY_THRSH_REG = ATTR[`GTYE4_CHANNEL__PCIE3_CLK_COR_EMPTY_THRSH];
  PCIE3_CLK_COR_FULL_THRSH_REG = ATTR[`GTYE4_CHANNEL__PCIE3_CLK_COR_FULL_THRSH];
  PCIE3_CLK_COR_MAX_LAT_REG = ATTR[`GTYE4_CHANNEL__PCIE3_CLK_COR_MAX_LAT];
  PCIE3_CLK_COR_MIN_LAT_REG = ATTR[`GTYE4_CHANNEL__PCIE3_CLK_COR_MIN_LAT];
  PCIE3_CLK_COR_THRSH_TIMER_REG = ATTR[`GTYE4_CHANNEL__PCIE3_CLK_COR_THRSH_TIMER];
  PCIE_64B_DYN_CLKSW_DIS_REG = ATTR[`GTYE4_CHANNEL__PCIE_64B_DYN_CLKSW_DIS];
  PCIE_BUFG_DIV_CTRL_REG = ATTR[`GTYE4_CHANNEL__PCIE_BUFG_DIV_CTRL];
  PCIE_GEN4_64BIT_INT_EN_REG = ATTR[`GTYE4_CHANNEL__PCIE_GEN4_64BIT_INT_EN];
  PCIE_PLL_SEL_MODE_GEN12_REG = ATTR[`GTYE4_CHANNEL__PCIE_PLL_SEL_MODE_GEN12];
  PCIE_PLL_SEL_MODE_GEN3_REG = ATTR[`GTYE4_CHANNEL__PCIE_PLL_SEL_MODE_GEN3];
  PCIE_PLL_SEL_MODE_GEN4_REG = ATTR[`GTYE4_CHANNEL__PCIE_PLL_SEL_MODE_GEN4];
  PCIE_RXPCS_CFG_GEN3_REG = ATTR[`GTYE4_CHANNEL__PCIE_RXPCS_CFG_GEN3];
  PCIE_RXPMA_CFG_REG = ATTR[`GTYE4_CHANNEL__PCIE_RXPMA_CFG];
  PCIE_TXPCS_CFG_GEN3_REG = ATTR[`GTYE4_CHANNEL__PCIE_TXPCS_CFG_GEN3];
  PCIE_TXPMA_CFG_REG = ATTR[`GTYE4_CHANNEL__PCIE_TXPMA_CFG];
  PCS_PCIE_EN_REG = ATTR[`GTYE4_CHANNEL__PCS_PCIE_EN];
  PCS_RSVD0_REG = ATTR[`GTYE4_CHANNEL__PCS_RSVD0];
  PD_TRANS_TIME_FROM_P2_REG = ATTR[`GTYE4_CHANNEL__PD_TRANS_TIME_FROM_P2];
  PD_TRANS_TIME_NONE_P2_REG = ATTR[`GTYE4_CHANNEL__PD_TRANS_TIME_NONE_P2];
  PD_TRANS_TIME_TO_P2_REG = ATTR[`GTYE4_CHANNEL__PD_TRANS_TIME_TO_P2];
  PREIQ_FREQ_BST_REG = ATTR[`GTYE4_CHANNEL__PREIQ_FREQ_BST];
  RATE_SW_USE_DRP_REG = ATTR[`GTYE4_CHANNEL__RATE_SW_USE_DRP];
  RCLK_SIPO_DLY_ENB_REG = ATTR[`GTYE4_CHANNEL__RCLK_SIPO_DLY_ENB];
  RCLK_SIPO_INV_EN_REG = ATTR[`GTYE4_CHANNEL__RCLK_SIPO_INV_EN];
  RTX_BUF_CML_CTRL_REG = ATTR[`GTYE4_CHANNEL__RTX_BUF_CML_CTRL];
  RTX_BUF_TERM_CTRL_REG = ATTR[`GTYE4_CHANNEL__RTX_BUF_TERM_CTRL];
  RXBUFRESET_TIME_REG = ATTR[`GTYE4_CHANNEL__RXBUFRESET_TIME];
  RXBUF_ADDR_MODE_REG = ATTR[`GTYE4_CHANNEL__RXBUF_ADDR_MODE];
  RXBUF_EIDLE_HI_CNT_REG = ATTR[`GTYE4_CHANNEL__RXBUF_EIDLE_HI_CNT];
  RXBUF_EIDLE_LO_CNT_REG = ATTR[`GTYE4_CHANNEL__RXBUF_EIDLE_LO_CNT];
  RXBUF_EN_REG = ATTR[`GTYE4_CHANNEL__RXBUF_EN];
  RXBUF_RESET_ON_CB_CHANGE_REG = ATTR[`GTYE4_CHANNEL__RXBUF_RESET_ON_CB_CHANGE];
  RXBUF_RESET_ON_COMMAALIGN_REG = ATTR[`GTYE4_CHANNEL__RXBUF_RESET_ON_COMMAALIGN];
  RXBUF_RESET_ON_EIDLE_REG = ATTR[`GTYE4_CHANNEL__RXBUF_RESET_ON_EIDLE];
  RXBUF_RESET_ON_RATE_CHANGE_REG = ATTR[`GTYE4_CHANNEL__RXBUF_RESET_ON_RATE_CHANGE];
  RXBUF_THRESH_OVFLW_REG = ATTR[`GTYE4_CHANNEL__RXBUF_THRESH_OVFLW];
  RXBUF_THRESH_OVRD_REG = ATTR[`GTYE4_CHANNEL__RXBUF_THRESH_OVRD];
  RXBUF_THRESH_UNDFLW_REG = ATTR[`GTYE4_CHANNEL__RXBUF_THRESH_UNDFLW];
  RXCDRFREQRESET_TIME_REG = ATTR[`GTYE4_CHANNEL__RXCDRFREQRESET_TIME];
  RXCDRPHRESET_TIME_REG = ATTR[`GTYE4_CHANNEL__RXCDRPHRESET_TIME];
  RXCDR_CFG0_GEN3_REG = ATTR[`GTYE4_CHANNEL__RXCDR_CFG0_GEN3];
  RXCDR_CFG0_REG = ATTR[`GTYE4_CHANNEL__RXCDR_CFG0];
  RXCDR_CFG1_GEN3_REG = ATTR[`GTYE4_CHANNEL__RXCDR_CFG1_GEN3];
  RXCDR_CFG1_REG = ATTR[`GTYE4_CHANNEL__RXCDR_CFG1];
  RXCDR_CFG2_GEN2_REG = ATTR[`GTYE4_CHANNEL__RXCDR_CFG2_GEN2];
  RXCDR_CFG2_GEN3_REG = ATTR[`GTYE4_CHANNEL__RXCDR_CFG2_GEN3];
  RXCDR_CFG2_GEN4_REG = ATTR[`GTYE4_CHANNEL__RXCDR_CFG2_GEN4];
  RXCDR_CFG2_REG = ATTR[`GTYE4_CHANNEL__RXCDR_CFG2];
  RXCDR_CFG3_GEN2_REG = ATTR[`GTYE4_CHANNEL__RXCDR_CFG3_GEN2];
  RXCDR_CFG3_GEN3_REG = ATTR[`GTYE4_CHANNEL__RXCDR_CFG3_GEN3];
  RXCDR_CFG3_GEN4_REG = ATTR[`GTYE4_CHANNEL__RXCDR_CFG3_GEN4];
  RXCDR_CFG3_REG = ATTR[`GTYE4_CHANNEL__RXCDR_CFG3];
  RXCDR_CFG4_GEN3_REG = ATTR[`GTYE4_CHANNEL__RXCDR_CFG4_GEN3];
  RXCDR_CFG4_REG = ATTR[`GTYE4_CHANNEL__RXCDR_CFG4];
  RXCDR_CFG5_GEN3_REG = ATTR[`GTYE4_CHANNEL__RXCDR_CFG5_GEN3];
  RXCDR_CFG5_REG = ATTR[`GTYE4_CHANNEL__RXCDR_CFG5];
  RXCDR_FR_RESET_ON_EIDLE_REG = ATTR[`GTYE4_CHANNEL__RXCDR_FR_RESET_ON_EIDLE];
  RXCDR_HOLD_DURING_EIDLE_REG = ATTR[`GTYE4_CHANNEL__RXCDR_HOLD_DURING_EIDLE];
  RXCDR_LOCK_CFG0_REG = ATTR[`GTYE4_CHANNEL__RXCDR_LOCK_CFG0];
  RXCDR_LOCK_CFG1_REG = ATTR[`GTYE4_CHANNEL__RXCDR_LOCK_CFG1];
  RXCDR_LOCK_CFG2_REG = ATTR[`GTYE4_CHANNEL__RXCDR_LOCK_CFG2];
  RXCDR_LOCK_CFG3_REG = ATTR[`GTYE4_CHANNEL__RXCDR_LOCK_CFG3];
  RXCDR_LOCK_CFG4_REG = ATTR[`GTYE4_CHANNEL__RXCDR_LOCK_CFG4];
  RXCDR_PH_RESET_ON_EIDLE_REG = ATTR[`GTYE4_CHANNEL__RXCDR_PH_RESET_ON_EIDLE];
  RXCFOK_CFG0_REG = ATTR[`GTYE4_CHANNEL__RXCFOK_CFG0];
  RXCFOK_CFG1_REG = ATTR[`GTYE4_CHANNEL__RXCFOK_CFG1];
  RXCFOK_CFG2_REG = ATTR[`GTYE4_CHANNEL__RXCFOK_CFG2];
  RXCKCAL1_IQ_LOOP_RST_CFG_REG = ATTR[`GTYE4_CHANNEL__RXCKCAL1_IQ_LOOP_RST_CFG];
  RXCKCAL1_I_LOOP_RST_CFG_REG = ATTR[`GTYE4_CHANNEL__RXCKCAL1_I_LOOP_RST_CFG];
  RXCKCAL1_Q_LOOP_RST_CFG_REG = ATTR[`GTYE4_CHANNEL__RXCKCAL1_Q_LOOP_RST_CFG];
  RXCKCAL2_DX_LOOP_RST_CFG_REG = ATTR[`GTYE4_CHANNEL__RXCKCAL2_DX_LOOP_RST_CFG];
  RXCKCAL2_D_LOOP_RST_CFG_REG = ATTR[`GTYE4_CHANNEL__RXCKCAL2_D_LOOP_RST_CFG];
  RXCKCAL2_S_LOOP_RST_CFG_REG = ATTR[`GTYE4_CHANNEL__RXCKCAL2_S_LOOP_RST_CFG];
  RXCKCAL2_X_LOOP_RST_CFG_REG = ATTR[`GTYE4_CHANNEL__RXCKCAL2_X_LOOP_RST_CFG];
  RXDFELPMRESET_TIME_REG = ATTR[`GTYE4_CHANNEL__RXDFELPMRESET_TIME];
  RXDFELPM_KL_CFG0_REG = ATTR[`GTYE4_CHANNEL__RXDFELPM_KL_CFG0];
  RXDFELPM_KL_CFG1_REG = ATTR[`GTYE4_CHANNEL__RXDFELPM_KL_CFG1];
  RXDFELPM_KL_CFG2_REG = ATTR[`GTYE4_CHANNEL__RXDFELPM_KL_CFG2];
  RXDFE_CFG0_REG = ATTR[`GTYE4_CHANNEL__RXDFE_CFG0];
  RXDFE_CFG1_REG = ATTR[`GTYE4_CHANNEL__RXDFE_CFG1];
  RXDFE_GC_CFG0_REG = ATTR[`GTYE4_CHANNEL__RXDFE_GC_CFG0];
  RXDFE_GC_CFG1_REG = ATTR[`GTYE4_CHANNEL__RXDFE_GC_CFG1];
  RXDFE_GC_CFG2_REG = ATTR[`GTYE4_CHANNEL__RXDFE_GC_CFG2];
  RXDFE_H2_CFG0_REG = ATTR[`GTYE4_CHANNEL__RXDFE_H2_CFG0];
  RXDFE_H2_CFG1_REG = ATTR[`GTYE4_CHANNEL__RXDFE_H2_CFG1];
  RXDFE_H3_CFG0_REG = ATTR[`GTYE4_CHANNEL__RXDFE_H3_CFG0];
  RXDFE_H3_CFG1_REG = ATTR[`GTYE4_CHANNEL__RXDFE_H3_CFG1];
  RXDFE_H4_CFG0_REG = ATTR[`GTYE4_CHANNEL__RXDFE_H4_CFG0];
  RXDFE_H4_CFG1_REG = ATTR[`GTYE4_CHANNEL__RXDFE_H4_CFG1];
  RXDFE_H5_CFG0_REG = ATTR[`GTYE4_CHANNEL__RXDFE_H5_CFG0];
  RXDFE_H5_CFG1_REG = ATTR[`GTYE4_CHANNEL__RXDFE_H5_CFG1];
  RXDFE_H6_CFG0_REG = ATTR[`GTYE4_CHANNEL__RXDFE_H6_CFG0];
  RXDFE_H6_CFG1_REG = ATTR[`GTYE4_CHANNEL__RXDFE_H6_CFG1];
  RXDFE_H7_CFG0_REG = ATTR[`GTYE4_CHANNEL__RXDFE_H7_CFG0];
  RXDFE_H7_CFG1_REG = ATTR[`GTYE4_CHANNEL__RXDFE_H7_CFG1];
  RXDFE_H8_CFG0_REG = ATTR[`GTYE4_CHANNEL__RXDFE_H8_CFG0];
  RXDFE_H8_CFG1_REG = ATTR[`GTYE4_CHANNEL__RXDFE_H8_CFG1];
  RXDFE_H9_CFG0_REG = ATTR[`GTYE4_CHANNEL__RXDFE_H9_CFG0];
  RXDFE_H9_CFG1_REG = ATTR[`GTYE4_CHANNEL__RXDFE_H9_CFG1];
  RXDFE_HA_CFG0_REG = ATTR[`GTYE4_CHANNEL__RXDFE_HA_CFG0];
  RXDFE_HA_CFG1_REG = ATTR[`GTYE4_CHANNEL__RXDFE_HA_CFG1];
  RXDFE_HB_CFG0_REG = ATTR[`GTYE4_CHANNEL__RXDFE_HB_CFG0];
  RXDFE_HB_CFG1_REG = ATTR[`GTYE4_CHANNEL__RXDFE_HB_CFG1];
  RXDFE_HC_CFG0_REG = ATTR[`GTYE4_CHANNEL__RXDFE_HC_CFG0];
  RXDFE_HC_CFG1_REG = ATTR[`GTYE4_CHANNEL__RXDFE_HC_CFG1];
  RXDFE_HD_CFG0_REG = ATTR[`GTYE4_CHANNEL__RXDFE_HD_CFG0];
  RXDFE_HD_CFG1_REG = ATTR[`GTYE4_CHANNEL__RXDFE_HD_CFG1];
  RXDFE_HE_CFG0_REG = ATTR[`GTYE4_CHANNEL__RXDFE_HE_CFG0];
  RXDFE_HE_CFG1_REG = ATTR[`GTYE4_CHANNEL__RXDFE_HE_CFG1];
  RXDFE_HF_CFG0_REG = ATTR[`GTYE4_CHANNEL__RXDFE_HF_CFG0];
  RXDFE_HF_CFG1_REG = ATTR[`GTYE4_CHANNEL__RXDFE_HF_CFG1];
  RXDFE_KH_CFG0_REG = ATTR[`GTYE4_CHANNEL__RXDFE_KH_CFG0];
  RXDFE_KH_CFG1_REG = ATTR[`GTYE4_CHANNEL__RXDFE_KH_CFG1];
  RXDFE_KH_CFG2_REG = ATTR[`GTYE4_CHANNEL__RXDFE_KH_CFG2];
  RXDFE_KH_CFG3_REG = ATTR[`GTYE4_CHANNEL__RXDFE_KH_CFG3];
  RXDFE_OS_CFG0_REG = ATTR[`GTYE4_CHANNEL__RXDFE_OS_CFG0];
  RXDFE_OS_CFG1_REG = ATTR[`GTYE4_CHANNEL__RXDFE_OS_CFG1];
  RXDFE_UT_CFG0_REG = ATTR[`GTYE4_CHANNEL__RXDFE_UT_CFG0];
  RXDFE_UT_CFG1_REG = ATTR[`GTYE4_CHANNEL__RXDFE_UT_CFG1];
  RXDFE_UT_CFG2_REG = ATTR[`GTYE4_CHANNEL__RXDFE_UT_CFG2];
  RXDFE_VP_CFG0_REG = ATTR[`GTYE4_CHANNEL__RXDFE_VP_CFG0];
  RXDFE_VP_CFG1_REG = ATTR[`GTYE4_CHANNEL__RXDFE_VP_CFG1];
  RXDLY_CFG_REG = ATTR[`GTYE4_CHANNEL__RXDLY_CFG];
  RXDLY_LCFG_REG = ATTR[`GTYE4_CHANNEL__RXDLY_LCFG];
  RXELECIDLE_CFG_REG = ATTR[`GTYE4_CHANNEL__RXELECIDLE_CFG];
  RXGBOX_FIFO_INIT_RD_ADDR_REG = ATTR[`GTYE4_CHANNEL__RXGBOX_FIFO_INIT_RD_ADDR];
  RXGEARBOX_EN_REG = ATTR[`GTYE4_CHANNEL__RXGEARBOX_EN];
  RXISCANRESET_TIME_REG = ATTR[`GTYE4_CHANNEL__RXISCANRESET_TIME];
  RXLPM_CFG_REG = ATTR[`GTYE4_CHANNEL__RXLPM_CFG];
  RXLPM_GC_CFG_REG = ATTR[`GTYE4_CHANNEL__RXLPM_GC_CFG];
  RXLPM_KH_CFG0_REG = ATTR[`GTYE4_CHANNEL__RXLPM_KH_CFG0];
  RXLPM_KH_CFG1_REG = ATTR[`GTYE4_CHANNEL__RXLPM_KH_CFG1];
  RXLPM_OS_CFG0_REG = ATTR[`GTYE4_CHANNEL__RXLPM_OS_CFG0];
  RXLPM_OS_CFG1_REG = ATTR[`GTYE4_CHANNEL__RXLPM_OS_CFG1];
  RXOOB_CFG_REG = ATTR[`GTYE4_CHANNEL__RXOOB_CFG];
  RXOOB_CLK_CFG_REG = ATTR[`GTYE4_CHANNEL__RXOOB_CLK_CFG];
  RXOSCALRESET_TIME_REG = ATTR[`GTYE4_CHANNEL__RXOSCALRESET_TIME];
  RXOUT_DIV_REG = ATTR[`GTYE4_CHANNEL__RXOUT_DIV];
  RXPCSRESET_TIME_REG = ATTR[`GTYE4_CHANNEL__RXPCSRESET_TIME];
  RXPHBEACON_CFG_REG = ATTR[`GTYE4_CHANNEL__RXPHBEACON_CFG];
  RXPHDLY_CFG_REG = ATTR[`GTYE4_CHANNEL__RXPHDLY_CFG];
  RXPHSAMP_CFG_REG = ATTR[`GTYE4_CHANNEL__RXPHSAMP_CFG];
  RXPHSLIP_CFG_REG = ATTR[`GTYE4_CHANNEL__RXPHSLIP_CFG];
  RXPH_MONITOR_SEL_REG = ATTR[`GTYE4_CHANNEL__RXPH_MONITOR_SEL];
  RXPI_CFG0_REG = ATTR[`GTYE4_CHANNEL__RXPI_CFG0];
  RXPI_CFG1_REG = ATTR[`GTYE4_CHANNEL__RXPI_CFG1];
  RXPMACLK_SEL_REG = ATTR[`GTYE4_CHANNEL__RXPMACLK_SEL];
  RXPMARESET_TIME_REG = ATTR[`GTYE4_CHANNEL__RXPMARESET_TIME];
  RXPRBS_ERR_LOOPBACK_REG = ATTR[`GTYE4_CHANNEL__RXPRBS_ERR_LOOPBACK];
  RXPRBS_LINKACQ_CNT_REG = ATTR[`GTYE4_CHANNEL__RXPRBS_LINKACQ_CNT];
  RXREFCLKDIV2_SEL_REG = ATTR[`GTYE4_CHANNEL__RXREFCLKDIV2_SEL];
  RXSLIDE_AUTO_WAIT_REG = ATTR[`GTYE4_CHANNEL__RXSLIDE_AUTO_WAIT];
  RXSLIDE_MODE_REG = ATTR[`GTYE4_CHANNEL__RXSLIDE_MODE];
  RXSYNC_MULTILANE_REG = ATTR[`GTYE4_CHANNEL__RXSYNC_MULTILANE];
  RXSYNC_OVRD_REG = ATTR[`GTYE4_CHANNEL__RXSYNC_OVRD];
  RXSYNC_SKIP_DA_REG = ATTR[`GTYE4_CHANNEL__RXSYNC_SKIP_DA];
  RX_AFE_CM_EN_REG = ATTR[`GTYE4_CHANNEL__RX_AFE_CM_EN];
  RX_BIAS_CFG0_REG = ATTR[`GTYE4_CHANNEL__RX_BIAS_CFG0];
  RX_BUFFER_CFG_REG = ATTR[`GTYE4_CHANNEL__RX_BUFFER_CFG];
  RX_CAPFF_SARC_ENB_REG = ATTR[`GTYE4_CHANNEL__RX_CAPFF_SARC_ENB];
  RX_CLK25_DIV_REG = ATTR[`GTYE4_CHANNEL__RX_CLK25_DIV];
  RX_CLKMUX_EN_REG = ATTR[`GTYE4_CHANNEL__RX_CLKMUX_EN];
  RX_CLK_SLIP_OVRD_REG = ATTR[`GTYE4_CHANNEL__RX_CLK_SLIP_OVRD];
  RX_CM_BUF_CFG_REG = ATTR[`GTYE4_CHANNEL__RX_CM_BUF_CFG];
  RX_CM_BUF_PD_REG = ATTR[`GTYE4_CHANNEL__RX_CM_BUF_PD];
  RX_CM_SEL_REG = ATTR[`GTYE4_CHANNEL__RX_CM_SEL];
  RX_CM_TRIM_REG = ATTR[`GTYE4_CHANNEL__RX_CM_TRIM];
  RX_CTLE_PWR_SAVING_REG = ATTR[`GTYE4_CHANNEL__RX_CTLE_PWR_SAVING];
  RX_CTLE_RES_CTRL_REG = ATTR[`GTYE4_CHANNEL__RX_CTLE_RES_CTRL];
  RX_DATA_WIDTH_REG = ATTR[`GTYE4_CHANNEL__RX_DATA_WIDTH];
  RX_DDI_SEL_REG = ATTR[`GTYE4_CHANNEL__RX_DDI_SEL];
  RX_DEFER_RESET_BUF_EN_REG = ATTR[`GTYE4_CHANNEL__RX_DEFER_RESET_BUF_EN];
  RX_DEGEN_CTRL_REG = ATTR[`GTYE4_CHANNEL__RX_DEGEN_CTRL];
  RX_DFELPM_CFG0_REG = ATTR[`GTYE4_CHANNEL__RX_DFELPM_CFG0];
  RX_DFELPM_CFG1_REG = ATTR[`GTYE4_CHANNEL__RX_DFELPM_CFG1];
  RX_DFELPM_KLKH_AGC_STUP_EN_REG = ATTR[`GTYE4_CHANNEL__RX_DFELPM_KLKH_AGC_STUP_EN];
  RX_DFE_AGC_CFG1_REG = ATTR[`GTYE4_CHANNEL__RX_DFE_AGC_CFG1];
  RX_DFE_KL_LPM_KH_CFG0_REG = ATTR[`GTYE4_CHANNEL__RX_DFE_KL_LPM_KH_CFG0];
  RX_DFE_KL_LPM_KH_CFG1_REG = ATTR[`GTYE4_CHANNEL__RX_DFE_KL_LPM_KH_CFG1];
  RX_DFE_KL_LPM_KL_CFG0_REG = ATTR[`GTYE4_CHANNEL__RX_DFE_KL_LPM_KL_CFG0];
  RX_DFE_KL_LPM_KL_CFG1_REG = ATTR[`GTYE4_CHANNEL__RX_DFE_KL_LPM_KL_CFG1];
  RX_DFE_LPM_HOLD_DURING_EIDLE_REG = ATTR[`GTYE4_CHANNEL__RX_DFE_LPM_HOLD_DURING_EIDLE];
  RX_DISPERR_SEQ_MATCH_REG = ATTR[`GTYE4_CHANNEL__RX_DISPERR_SEQ_MATCH];
  RX_DIVRESET_TIME_REG = ATTR[`GTYE4_CHANNEL__RX_DIVRESET_TIME];
  RX_EN_CTLE_RCAL_B_REG = ATTR[`GTYE4_CHANNEL__RX_EN_CTLE_RCAL_B];
  RX_EN_SUM_RCAL_B_REG = ATTR[`GTYE4_CHANNEL__RX_EN_SUM_RCAL_B];
  RX_EYESCAN_VS_CODE_REG = ATTR[`GTYE4_CHANNEL__RX_EYESCAN_VS_CODE];
  RX_EYESCAN_VS_NEG_DIR_REG = ATTR[`GTYE4_CHANNEL__RX_EYESCAN_VS_NEG_DIR];
  RX_EYESCAN_VS_RANGE_REG = ATTR[`GTYE4_CHANNEL__RX_EYESCAN_VS_RANGE];
  RX_EYESCAN_VS_UT_SIGN_REG = ATTR[`GTYE4_CHANNEL__RX_EYESCAN_VS_UT_SIGN];
  RX_FABINT_USRCLK_FLOP_REG = ATTR[`GTYE4_CHANNEL__RX_FABINT_USRCLK_FLOP];
  RX_I2V_FILTER_EN_REG = ATTR[`GTYE4_CHANNEL__RX_I2V_FILTER_EN];
  RX_INT_DATAWIDTH_REG = ATTR[`GTYE4_CHANNEL__RX_INT_DATAWIDTH];
  RX_PMA_POWER_SAVE_REG = ATTR[`GTYE4_CHANNEL__RX_PMA_POWER_SAVE];
  RX_PMA_RSV0_REG = ATTR[`GTYE4_CHANNEL__RX_PMA_RSV0];
  RX_PROGDIV_CFG_REG = $bitstoreal(ATTR[`GTYE4_CHANNEL__RX_PROGDIV_CFG]);
  RX_PROGDIV_RATE_REG = ATTR[`GTYE4_CHANNEL__RX_PROGDIV_RATE];
  RX_RESLOAD_CTRL_REG = ATTR[`GTYE4_CHANNEL__RX_RESLOAD_CTRL];
  RX_RESLOAD_OVRD_REG = ATTR[`GTYE4_CHANNEL__RX_RESLOAD_OVRD];
  RX_SAMPLE_PERIOD_REG = ATTR[`GTYE4_CHANNEL__RX_SAMPLE_PERIOD];
  RX_SIG_VALID_DLY_REG = ATTR[`GTYE4_CHANNEL__RX_SIG_VALID_DLY];
  RX_SUM_DEGEN_AVTT_OVERITE_REG = ATTR[`GTYE4_CHANNEL__RX_SUM_DEGEN_AVTT_OVERITE];
  RX_SUM_DFETAPREP_EN_REG = ATTR[`GTYE4_CHANNEL__RX_SUM_DFETAPREP_EN];
  RX_SUM_IREF_TUNE_REG = ATTR[`GTYE4_CHANNEL__RX_SUM_IREF_TUNE];
  RX_SUM_PWR_SAVING_REG = ATTR[`GTYE4_CHANNEL__RX_SUM_PWR_SAVING];
  RX_SUM_RES_CTRL_REG = ATTR[`GTYE4_CHANNEL__RX_SUM_RES_CTRL];
  RX_SUM_VCMTUNE_REG = ATTR[`GTYE4_CHANNEL__RX_SUM_VCMTUNE];
  RX_SUM_VCM_BIAS_TUNE_EN_REG = ATTR[`GTYE4_CHANNEL__RX_SUM_VCM_BIAS_TUNE_EN];
  RX_SUM_VCM_OVWR_REG = ATTR[`GTYE4_CHANNEL__RX_SUM_VCM_OVWR];
  RX_SUM_VREF_TUNE_REG = ATTR[`GTYE4_CHANNEL__RX_SUM_VREF_TUNE];
  RX_TUNE_AFE_OS_REG = ATTR[`GTYE4_CHANNEL__RX_TUNE_AFE_OS];
  RX_VREG_CTRL_REG = ATTR[`GTYE4_CHANNEL__RX_VREG_CTRL];
  RX_VREG_PDB_REG = ATTR[`GTYE4_CHANNEL__RX_VREG_PDB];
  RX_WIDEMODE_CDR_GEN3_REG = ATTR[`GTYE4_CHANNEL__RX_WIDEMODE_CDR_GEN3];
  RX_WIDEMODE_CDR_GEN4_REG = ATTR[`GTYE4_CHANNEL__RX_WIDEMODE_CDR_GEN4];
  RX_WIDEMODE_CDR_REG = ATTR[`GTYE4_CHANNEL__RX_WIDEMODE_CDR];
  RX_XCLK_SEL_REG = ATTR[`GTYE4_CHANNEL__RX_XCLK_SEL];
  RX_XMODE_SEL_REG = ATTR[`GTYE4_CHANNEL__RX_XMODE_SEL];
  SAMPLE_CLK_PHASE_REG = ATTR[`GTYE4_CHANNEL__SAMPLE_CLK_PHASE];
  SAS_12G_MODE_REG = ATTR[`GTYE4_CHANNEL__SAS_12G_MODE];
  SATA_BURST_SEQ_LEN_REG = ATTR[`GTYE4_CHANNEL__SATA_BURST_SEQ_LEN];
  SATA_BURST_VAL_REG = ATTR[`GTYE4_CHANNEL__SATA_BURST_VAL];
  SATA_CPLL_CFG_REG = ATTR[`GTYE4_CHANNEL__SATA_CPLL_CFG];
  SATA_EIDLE_VAL_REG = ATTR[`GTYE4_CHANNEL__SATA_EIDLE_VAL];
  SHOW_REALIGN_COMMA_REG = ATTR[`GTYE4_CHANNEL__SHOW_REALIGN_COMMA];
  SIM_DEVICE_REG = ATTR[`GTYE4_CHANNEL__SIM_DEVICE];
  SIM_MODE_REG = ATTR[`GTYE4_CHANNEL__SIM_MODE];
  SIM_RECEIVER_DETECT_PASS_REG = ATTR[`GTYE4_CHANNEL__SIM_RECEIVER_DETECT_PASS];
  SIM_RESET_SPEEDUP_REG = ATTR[`GTYE4_CHANNEL__SIM_RESET_SPEEDUP];
  SIM_TX_EIDLE_DRIVE_LEVEL_REG = ATTR[`GTYE4_CHANNEL__SIM_TX_EIDLE_DRIVE_LEVEL];
  SRSTMODE_REG = ATTR[`GTYE4_CHANNEL__SRSTMODE];
  TAPDLY_SET_TX_REG = ATTR[`GTYE4_CHANNEL__TAPDLY_SET_TX];
  TERM_RCAL_CFG_REG = ATTR[`GTYE4_CHANNEL__TERM_RCAL_CFG];
  TERM_RCAL_OVRD_REG = ATTR[`GTYE4_CHANNEL__TERM_RCAL_OVRD];
  TRANS_TIME_RATE_REG = ATTR[`GTYE4_CHANNEL__TRANS_TIME_RATE];
  TST_RSV0_REG = ATTR[`GTYE4_CHANNEL__TST_RSV0];
  TST_RSV1_REG = ATTR[`GTYE4_CHANNEL__TST_RSV1];
  TXBUF_EN_REG = ATTR[`GTYE4_CHANNEL__TXBUF_EN];
  TXBUF_RESET_ON_RATE_CHANGE_REG = ATTR[`GTYE4_CHANNEL__TXBUF_RESET_ON_RATE_CHANGE];
  TXDLY_CFG_REG = ATTR[`GTYE4_CHANNEL__TXDLY_CFG];
  TXDLY_LCFG_REG = ATTR[`GTYE4_CHANNEL__TXDLY_LCFG];
  TXDRV_FREQBAND_REG = ATTR[`GTYE4_CHANNEL__TXDRV_FREQBAND];
  TXFE_CFG0_REG = ATTR[`GTYE4_CHANNEL__TXFE_CFG0];
  TXFE_CFG1_REG = ATTR[`GTYE4_CHANNEL__TXFE_CFG1];
  TXFE_CFG2_REG = ATTR[`GTYE4_CHANNEL__TXFE_CFG2];
  TXFE_CFG3_REG = ATTR[`GTYE4_CHANNEL__TXFE_CFG3];
  TXFIFO_ADDR_CFG_REG = ATTR[`GTYE4_CHANNEL__TXFIFO_ADDR_CFG];
  TXGBOX_FIFO_INIT_RD_ADDR_REG = ATTR[`GTYE4_CHANNEL__TXGBOX_FIFO_INIT_RD_ADDR];
  TXGEARBOX_EN_REG = ATTR[`GTYE4_CHANNEL__TXGEARBOX_EN];
  TXOUT_DIV_REG = ATTR[`GTYE4_CHANNEL__TXOUT_DIV];
  TXPCSRESET_TIME_REG = ATTR[`GTYE4_CHANNEL__TXPCSRESET_TIME];
  TXPHDLY_CFG0_REG = ATTR[`GTYE4_CHANNEL__TXPHDLY_CFG0];
  TXPHDLY_CFG1_REG = ATTR[`GTYE4_CHANNEL__TXPHDLY_CFG1];
  TXPH_CFG2_REG = ATTR[`GTYE4_CHANNEL__TXPH_CFG2];
  TXPH_CFG_REG = ATTR[`GTYE4_CHANNEL__TXPH_CFG];
  TXPH_MONITOR_SEL_REG = ATTR[`GTYE4_CHANNEL__TXPH_MONITOR_SEL];
  TXPI_CFG0_REG = ATTR[`GTYE4_CHANNEL__TXPI_CFG0];
  TXPI_CFG1_REG = ATTR[`GTYE4_CHANNEL__TXPI_CFG1];
  TXPI_GRAY_SEL_REG = ATTR[`GTYE4_CHANNEL__TXPI_GRAY_SEL];
  TXPI_INVSTROBE_SEL_REG = ATTR[`GTYE4_CHANNEL__TXPI_INVSTROBE_SEL];
  TXPI_PPM_CFG_REG = ATTR[`GTYE4_CHANNEL__TXPI_PPM_CFG];
  TXPI_PPM_REG = ATTR[`GTYE4_CHANNEL__TXPI_PPM];
  TXPI_SYNFREQ_PPM_REG = ATTR[`GTYE4_CHANNEL__TXPI_SYNFREQ_PPM];
  TXPMARESET_TIME_REG = ATTR[`GTYE4_CHANNEL__TXPMARESET_TIME];
  TXREFCLKDIV2_SEL_REG = ATTR[`GTYE4_CHANNEL__TXREFCLKDIV2_SEL];
  TXSWBST_BST_REG = ATTR[`GTYE4_CHANNEL__TXSWBST_BST];
  TXSWBST_EN_REG = ATTR[`GTYE4_CHANNEL__TXSWBST_EN];
  TXSWBST_MAG_REG = ATTR[`GTYE4_CHANNEL__TXSWBST_MAG];
  TXSYNC_MULTILANE_REG = ATTR[`GTYE4_CHANNEL__TXSYNC_MULTILANE];
  TXSYNC_OVRD_REG = ATTR[`GTYE4_CHANNEL__TXSYNC_OVRD];
  TXSYNC_SKIP_DA_REG = ATTR[`GTYE4_CHANNEL__TXSYNC_SKIP_DA];
  TX_CLK25_DIV_REG = ATTR[`GTYE4_CHANNEL__TX_CLK25_DIV];
  TX_CLKMUX_EN_REG = ATTR[`GTYE4_CHANNEL__TX_CLKMUX_EN];
  TX_DATA_WIDTH_REG = ATTR[`GTYE4_CHANNEL__TX_DATA_WIDTH];
  TX_DCC_LOOP_RST_CFG_REG = ATTR[`GTYE4_CHANNEL__TX_DCC_LOOP_RST_CFG];
  TX_DEEMPH0_REG = ATTR[`GTYE4_CHANNEL__TX_DEEMPH0];
  TX_DEEMPH1_REG = ATTR[`GTYE4_CHANNEL__TX_DEEMPH1];
  TX_DEEMPH2_REG = ATTR[`GTYE4_CHANNEL__TX_DEEMPH2];
  TX_DEEMPH3_REG = ATTR[`GTYE4_CHANNEL__TX_DEEMPH3];
  TX_DIVRESET_TIME_REG = ATTR[`GTYE4_CHANNEL__TX_DIVRESET_TIME];
  TX_DRIVE_MODE_REG = ATTR[`GTYE4_CHANNEL__TX_DRIVE_MODE];
  TX_EIDLE_ASSERT_DELAY_REG = ATTR[`GTYE4_CHANNEL__TX_EIDLE_ASSERT_DELAY];
  TX_EIDLE_DEASSERT_DELAY_REG = ATTR[`GTYE4_CHANNEL__TX_EIDLE_DEASSERT_DELAY];
  TX_FABINT_USRCLK_FLOP_REG = ATTR[`GTYE4_CHANNEL__TX_FABINT_USRCLK_FLOP];
  TX_FIFO_BYP_EN_REG = ATTR[`GTYE4_CHANNEL__TX_FIFO_BYP_EN];
  TX_IDLE_DATA_ZERO_REG = ATTR[`GTYE4_CHANNEL__TX_IDLE_DATA_ZERO];
  TX_INT_DATAWIDTH_REG = ATTR[`GTYE4_CHANNEL__TX_INT_DATAWIDTH];
  TX_LOOPBACK_DRIVE_HIZ_REG = ATTR[`GTYE4_CHANNEL__TX_LOOPBACK_DRIVE_HIZ];
  TX_MAINCURSOR_SEL_REG = ATTR[`GTYE4_CHANNEL__TX_MAINCURSOR_SEL];
  TX_MARGIN_FULL_0_REG = ATTR[`GTYE4_CHANNEL__TX_MARGIN_FULL_0];
  TX_MARGIN_FULL_1_REG = ATTR[`GTYE4_CHANNEL__TX_MARGIN_FULL_1];
  TX_MARGIN_FULL_2_REG = ATTR[`GTYE4_CHANNEL__TX_MARGIN_FULL_2];
  TX_MARGIN_FULL_3_REG = ATTR[`GTYE4_CHANNEL__TX_MARGIN_FULL_3];
  TX_MARGIN_FULL_4_REG = ATTR[`GTYE4_CHANNEL__TX_MARGIN_FULL_4];
  TX_MARGIN_LOW_0_REG = ATTR[`GTYE4_CHANNEL__TX_MARGIN_LOW_0];
  TX_MARGIN_LOW_1_REG = ATTR[`GTYE4_CHANNEL__TX_MARGIN_LOW_1];
  TX_MARGIN_LOW_2_REG = ATTR[`GTYE4_CHANNEL__TX_MARGIN_LOW_2];
  TX_MARGIN_LOW_3_REG = ATTR[`GTYE4_CHANNEL__TX_MARGIN_LOW_3];
  TX_MARGIN_LOW_4_REG = ATTR[`GTYE4_CHANNEL__TX_MARGIN_LOW_4];
  TX_PHICAL_CFG0_REG = ATTR[`GTYE4_CHANNEL__TX_PHICAL_CFG0];
  TX_PHICAL_CFG1_REG = ATTR[`GTYE4_CHANNEL__TX_PHICAL_CFG1];
  TX_PI_BIASSET_REG = ATTR[`GTYE4_CHANNEL__TX_PI_BIASSET];
  TX_PMADATA_OPT_REG = ATTR[`GTYE4_CHANNEL__TX_PMADATA_OPT];
  TX_PMA_POWER_SAVE_REG = ATTR[`GTYE4_CHANNEL__TX_PMA_POWER_SAVE];
  TX_PMA_RSV0_REG = ATTR[`GTYE4_CHANNEL__TX_PMA_RSV0];
  TX_PMA_RSV1_REG = ATTR[`GTYE4_CHANNEL__TX_PMA_RSV1];
  TX_PROGCLK_SEL_REG = ATTR[`GTYE4_CHANNEL__TX_PROGCLK_SEL];
  TX_PROGDIV_CFG_REG = $bitstoreal(ATTR[`GTYE4_CHANNEL__TX_PROGDIV_CFG]);
  TX_PROGDIV_RATE_REG = ATTR[`GTYE4_CHANNEL__TX_PROGDIV_RATE];
  TX_RXDETECT_CFG_REG = ATTR[`GTYE4_CHANNEL__TX_RXDETECT_CFG];
  TX_RXDETECT_REF_REG = ATTR[`GTYE4_CHANNEL__TX_RXDETECT_REF];
  TX_SAMPLE_PERIOD_REG = ATTR[`GTYE4_CHANNEL__TX_SAMPLE_PERIOD];
  TX_SW_MEAS_REG = ATTR[`GTYE4_CHANNEL__TX_SW_MEAS];
  TX_VREG_CTRL_REG = ATTR[`GTYE4_CHANNEL__TX_VREG_CTRL];
  TX_VREG_PDB_REG = ATTR[`GTYE4_CHANNEL__TX_VREG_PDB];
  TX_VREG_VREFSEL_REG = ATTR[`GTYE4_CHANNEL__TX_VREG_VREFSEL];
  TX_XCLK_SEL_REG = ATTR[`GTYE4_CHANNEL__TX_XCLK_SEL];
  USB_BOTH_BURST_IDLE_REG = ATTR[`GTYE4_CHANNEL__USB_BOTH_BURST_IDLE];
  USB_BURSTMAX_U3WAKE_REG = ATTR[`GTYE4_CHANNEL__USB_BURSTMAX_U3WAKE];
  USB_BURSTMIN_U3WAKE_REG = ATTR[`GTYE4_CHANNEL__USB_BURSTMIN_U3WAKE];
  USB_CLK_COR_EQ_EN_REG = ATTR[`GTYE4_CHANNEL__USB_CLK_COR_EQ_EN];
  USB_EXT_CNTL_REG = ATTR[`GTYE4_CHANNEL__USB_EXT_CNTL];
  USB_IDLEMAX_POLLING_REG = ATTR[`GTYE4_CHANNEL__USB_IDLEMAX_POLLING];
  USB_IDLEMIN_POLLING_REG = ATTR[`GTYE4_CHANNEL__USB_IDLEMIN_POLLING];
  USB_LFPSPING_BURST_REG = ATTR[`GTYE4_CHANNEL__USB_LFPSPING_BURST];
  USB_LFPSPOLLING_BURST_REG = ATTR[`GTYE4_CHANNEL__USB_LFPSPOLLING_BURST];
  USB_LFPSPOLLING_IDLE_MS_REG = ATTR[`GTYE4_CHANNEL__USB_LFPSPOLLING_IDLE_MS];
  USB_LFPSU1EXIT_BURST_REG = ATTR[`GTYE4_CHANNEL__USB_LFPSU1EXIT_BURST];
  USB_LFPSU2LPEXIT_BURST_MS_REG = ATTR[`GTYE4_CHANNEL__USB_LFPSU2LPEXIT_BURST_MS];
  USB_LFPSU3WAKE_BURST_MS_REG = ATTR[`GTYE4_CHANNEL__USB_LFPSU3WAKE_BURST_MS];
  USB_LFPS_TPERIOD_ACCURATE_REG = ATTR[`GTYE4_CHANNEL__USB_LFPS_TPERIOD_ACCURATE];
  USB_LFPS_TPERIOD_REG = ATTR[`GTYE4_CHANNEL__USB_LFPS_TPERIOD];
  USB_MODE_REG = ATTR[`GTYE4_CHANNEL__USB_MODE];
  USB_PCIE_ERR_REP_DIS_REG = ATTR[`GTYE4_CHANNEL__USB_PCIE_ERR_REP_DIS];
  USB_PING_SATA_MAX_INIT_REG = ATTR[`GTYE4_CHANNEL__USB_PING_SATA_MAX_INIT];
  USB_PING_SATA_MIN_INIT_REG = ATTR[`GTYE4_CHANNEL__USB_PING_SATA_MIN_INIT];
  USB_POLL_SATA_MAX_BURST_REG = ATTR[`GTYE4_CHANNEL__USB_POLL_SATA_MAX_BURST];
  USB_POLL_SATA_MIN_BURST_REG = ATTR[`GTYE4_CHANNEL__USB_POLL_SATA_MIN_BURST];
  USB_RAW_ELEC_REG = ATTR[`GTYE4_CHANNEL__USB_RAW_ELEC];
  USB_RXIDLE_P0_CTRL_REG = ATTR[`GTYE4_CHANNEL__USB_RXIDLE_P0_CTRL];
  USB_TXIDLE_TUNE_ENABLE_REG = ATTR[`GTYE4_CHANNEL__USB_TXIDLE_TUNE_ENABLE];
  USB_U1_SATA_MAX_WAKE_REG = ATTR[`GTYE4_CHANNEL__USB_U1_SATA_MAX_WAKE];
  USB_U1_SATA_MIN_WAKE_REG = ATTR[`GTYE4_CHANNEL__USB_U1_SATA_MIN_WAKE];
  USB_U2_SAS_MAX_COM_REG = ATTR[`GTYE4_CHANNEL__USB_U2_SAS_MAX_COM];
  USB_U2_SAS_MIN_COM_REG = ATTR[`GTYE4_CHANNEL__USB_U2_SAS_MIN_COM];
  USE_PCS_CLK_PHASE_SEL_REG = ATTR[`GTYE4_CHANNEL__USE_PCS_CLK_PHASE_SEL];
  Y_ALL_MODE_REG = ATTR[`GTYE4_CHANNEL__Y_ALL_MODE];
end

// procedures to override, read attribute values

task write_attr;
  input  [`GTYE4_CHANNEL_ADDR_SZ-1:0] addr;
  input  [`GTYE4_CHANNEL_DATA_SZ-1:0] data;
  begin
    ATTR[addr] = data;
    trig_attr = ~trig_attr; // to be removed
  end
endtask

function [`GTYE4_CHANNEL_DATA_SZ-1:0] read_attr;
  input  [`GTYE4_CHANNEL_ADDR_SZ-1:0] addr;
  begin
    read_attr = ATTR[addr];
  end
endfunction

task commit_attr;
  begin
trig_attr = ~trig_attr;
  end
endtask
