==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [HLS-10] Setting target device to ' xc7z010clg400-2 '
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Analyzing design file '/home/sdsocuser/workspace/test/src/calcDist.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 330.512 ; gain = 12.586 ; free physical = 3161 ; free virtual = 7150
@I [HLS-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 330.512 ; gain = 12.586 ; free physical = 3161 ; free virtual = 7149
@I [HLS-10] Starting code transformations ...
@I [HLS-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 330.512 ; gain = 12.586 ; free physical = 3139 ; free virtual = 7132
@I [HLS-10] Checking synthesizability ...
@I [HLS-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 458.508 ; gain = 140.582 ; free physical = 3127 ; free virtual = 7121
@I [HLS-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 458.508 ; gain = 140.582 ; free physical = 3110 ; free virtual = 7104
@I [HLS-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 458.508 ; gain = 140.582 ; free physical = 3109 ; free virtual = 7104
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'calcDistancesHW' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'calcDistancesHW' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@W [SCHED-71] Latency directive discarded for region calcDistancesHW since it contains subloops.
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 3.01 seconds; current allocated memory: 75.772 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.02 seconds; current allocated memory: 76.238 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'calcDistancesHW' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'calcDistancesHW/data_hw' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'calcDistancesHW/dists_hw' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on function 'calcDistancesHW' to 'ap_ctrl_hs'.
@I [SYN-210] Renamed object name 'calcDistancesHW_data_hw_tmp' to 'calcDistancesHW_dbkb' due to the length limit 20
@I [SYN-210] Renamed object name 'calcDistancesHW_movie_tmp' to 'calcDistancesHW_mcud' due to the length limit 20
@I [SYN-210] Renamed object name 'calcDistancesHW_dists_hw_tmp' to 'calcDistancesHW_ddEe' due to the length limit 20
@I [SYN-210] Renamed object name 'calcDistancesHW_faddfsub_32ns_32ns_32_4_full_dsp' to 'calcDistancesHW_feOg' due to the length limit 20
@I [SYN-210] Renamed object name 'calcDistancesHW_fmul_32ns_32ns_32_3_max_dsp' to 'calcDistancesHW_ffYi' due to the length limit 20
@I [SYN-210] Renamed object name 'calcDistancesHW_fsqrt_32ns_32ns_32_10' to 'calcDistancesHW_fg8j' due to the length limit 20
@I [RTGEN-100] Generating core module 'calcDistancesHW_feOg': 1 instance(s).
@I [RTGEN-100] Generating core module 'calcDistancesHW_ffYi': 1 instance(s).
@I [RTGEN-100] Generating core module 'calcDistancesHW_fg8j': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'calcDistancesHW'.
@I [HLS-111]  Elapsed time: 0.03 seconds; current allocated memory: 76.862 MB.
@I [RTMG-278] Implementing memory 'calcDistancesHW_dbkb_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'calcDistancesHW_mcud_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'calcDistancesHW_ddEe_ram' using block RAMs.
@I [HLS-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 458.508 ; gain = 140.582 ; free physical = 3103 ; free virtual = 7104
@I [SYSC-301] Generating SystemC RTL for calcDistancesHW.
@I [VHDL-304] Generating VHDL RTL for calcDistancesHW.
@I [VLOG-307] Generating Verilog RTL for calcDistancesHW.
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.
@I [HLS-112] Total elapsed time: 28.7 seconds; peak allocated memory: 76.862 MB.
