Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jul 26 17:45:56 2024
| Host         : Brandons-XPS-15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 23 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[0]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[10]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[11]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[12]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[13]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[14]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[15]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[16]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[1]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[2]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[3]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[4]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[5]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[6]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[7]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[8]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 63 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 150 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.794        0.000                      0                  356        0.053        0.000                      0                  356        3.000        0.000                       0                   156  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0    {0.000 20.000}     40.000          25.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         33.794        0.000                      0                  356        0.217        0.000                      0                  356       19.363        0.000                       0                   152  
  clkfbout_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       33.810        0.000                      0                  356        0.217        0.000                      0                  356       19.363        0.000                       0                   152  
  clkfbout_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         33.794        0.000                      0                  356        0.053        0.000                      0                  356  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       33.794        0.000                      0                  356        0.053        0.000                      0                  356  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.794ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.794ns  (required time - arrival time)
  Source:                 Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/video/vga/Row_Counter/processQ_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.221ns  (logic 1.126ns (21.566%)  route 4.095ns (78.434%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.641ns = ( 38.084 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.767    -1.052    Pong/datapath/video/vga/Column_Counter/clk_out1
    SLICE_X10Y113        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.534 f  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/Q
                         net (fo=19, routed)          1.018     0.484    Pong/datapath/video/vga/Column_Counter/Q[7]
    SLICE_X10Y115        LUT3 (Prop_lut3_I2_O)        0.153     0.637 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           0.820     1.458    Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0_n_0
    SLICE_X10Y114        LUT5 (Prop_lut5_I2_O)        0.331     1.789 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_1__0/O
                         net (fo=11, routed)          1.335     3.124    Pong/datapath/video/vga/Row_Counter/SR[0]
    SLICE_X11Y109        LUT6 (Prop_lut6_I0_O)        0.124     3.248 r  Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.922     4.169    Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X10Y109        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.651    38.084    Pong/datapath/video/vga/Row_Counter/clk_out1
    SLICE_X10Y109        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[3]/C
                         clock pessimism              0.568    38.651    
                         clock uncertainty           -0.164    38.488    
    SLICE_X10Y109        FDRE (Setup_fdre_C_R)       -0.524    37.964    Pong/datapath/video/vga/Row_Counter/processQ_reg[3]
  -------------------------------------------------------------------
                         required time                         37.964    
                         arrival time                          -4.169    
  -------------------------------------------------------------------
                         slack                                 33.794    

Slack (MET) :             33.794ns  (required time - arrival time)
  Source:                 Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/video/vga/Row_Counter/processQ_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.221ns  (logic 1.126ns (21.566%)  route 4.095ns (78.434%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.641ns = ( 38.084 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.767    -1.052    Pong/datapath/video/vga/Column_Counter/clk_out1
    SLICE_X10Y113        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.534 f  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/Q
                         net (fo=19, routed)          1.018     0.484    Pong/datapath/video/vga/Column_Counter/Q[7]
    SLICE_X10Y115        LUT3 (Prop_lut3_I2_O)        0.153     0.637 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           0.820     1.458    Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0_n_0
    SLICE_X10Y114        LUT5 (Prop_lut5_I2_O)        0.331     1.789 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_1__0/O
                         net (fo=11, routed)          1.335     3.124    Pong/datapath/video/vga/Row_Counter/SR[0]
    SLICE_X11Y109        LUT6 (Prop_lut6_I0_O)        0.124     3.248 r  Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.922     4.169    Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X10Y109        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.651    38.084    Pong/datapath/video/vga/Row_Counter/clk_out1
    SLICE_X10Y109        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[4]/C
                         clock pessimism              0.568    38.651    
                         clock uncertainty           -0.164    38.488    
    SLICE_X10Y109        FDRE (Setup_fdre_C_R)       -0.524    37.964    Pong/datapath/video/vga/Row_Counter/processQ_reg[4]
  -------------------------------------------------------------------
                         required time                         37.964    
                         arrival time                          -4.169    
  -------------------------------------------------------------------
                         slack                                 33.794    

Slack (MET) :             33.889ns  (required time - arrival time)
  Source:                 Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/video/vga/Row_Counter/processQ_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.221ns  (logic 1.126ns (21.566%)  route 4.095ns (78.434%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.641ns = ( 38.084 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.767    -1.052    Pong/datapath/video/vga/Column_Counter/clk_out1
    SLICE_X10Y113        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.534 f  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/Q
                         net (fo=19, routed)          1.018     0.484    Pong/datapath/video/vga/Column_Counter/Q[7]
    SLICE_X10Y115        LUT3 (Prop_lut3_I2_O)        0.153     0.637 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           0.820     1.458    Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0_n_0
    SLICE_X10Y114        LUT5 (Prop_lut5_I2_O)        0.331     1.789 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_1__0/O
                         net (fo=11, routed)          1.335     3.124    Pong/datapath/video/vga/Row_Counter/SR[0]
    SLICE_X11Y109        LUT6 (Prop_lut6_I0_O)        0.124     3.248 r  Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.922     4.169    Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X11Y109        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.651    38.084    Pong/datapath/video/vga/Row_Counter/clk_out1
    SLICE_X11Y109        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[1]/C
                         clock pessimism              0.568    38.651    
                         clock uncertainty           -0.164    38.488    
    SLICE_X11Y109        FDRE (Setup_fdre_C_R)       -0.429    38.059    Pong/datapath/video/vga/Row_Counter/processQ_reg[1]
  -------------------------------------------------------------------
                         required time                         38.059    
                         arrival time                          -4.169    
  -------------------------------------------------------------------
                         slack                                 33.889    

Slack (MET) :             33.889ns  (required time - arrival time)
  Source:                 Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/video/vga/Row_Counter/processQ_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.221ns  (logic 1.126ns (21.566%)  route 4.095ns (78.434%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.641ns = ( 38.084 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.767    -1.052    Pong/datapath/video/vga/Column_Counter/clk_out1
    SLICE_X10Y113        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.534 f  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/Q
                         net (fo=19, routed)          1.018     0.484    Pong/datapath/video/vga/Column_Counter/Q[7]
    SLICE_X10Y115        LUT3 (Prop_lut3_I2_O)        0.153     0.637 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           0.820     1.458    Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0_n_0
    SLICE_X10Y114        LUT5 (Prop_lut5_I2_O)        0.331     1.789 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_1__0/O
                         net (fo=11, routed)          1.335     3.124    Pong/datapath/video/vga/Row_Counter/SR[0]
    SLICE_X11Y109        LUT6 (Prop_lut6_I0_O)        0.124     3.248 r  Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.922     4.169    Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X11Y109        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.651    38.084    Pong/datapath/video/vga/Row_Counter/clk_out1
    SLICE_X11Y109        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[5]/C
                         clock pessimism              0.568    38.651    
                         clock uncertainty           -0.164    38.488    
    SLICE_X11Y109        FDRE (Setup_fdre_C_R)       -0.429    38.059    Pong/datapath/video/vga/Row_Counter/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                         38.059    
                         arrival time                          -4.169    
  -------------------------------------------------------------------
                         slack                                 33.889    

Slack (MET) :             33.908ns  (required time - arrival time)
  Source:                 Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/video/vga/Row_Counter/processQ_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 1.126ns (22.101%)  route 3.969ns (77.899%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.640ns = ( 38.085 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.767    -1.052    Pong/datapath/video/vga/Column_Counter/clk_out1
    SLICE_X10Y113        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.534 f  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/Q
                         net (fo=19, routed)          1.018     0.484    Pong/datapath/video/vga/Column_Counter/Q[7]
    SLICE_X10Y115        LUT3 (Prop_lut3_I2_O)        0.153     0.637 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           0.820     1.458    Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0_n_0
    SLICE_X10Y114        LUT5 (Prop_lut5_I2_O)        0.331     1.789 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_1__0/O
                         net (fo=11, routed)          1.335     3.124    Pong/datapath/video/vga/Row_Counter/SR[0]
    SLICE_X11Y109        LUT6 (Prop_lut6_I0_O)        0.124     3.248 r  Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.795     4.043    Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X12Y108        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.652    38.085    Pong/datapath/video/vga/Row_Counter/clk_out1
    SLICE_X12Y108        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[0]/C
                         clock pessimism              0.554    38.638    
                         clock uncertainty           -0.164    38.475    
    SLICE_X12Y108        FDRE (Setup_fdre_C_R)       -0.524    37.951    Pong/datapath/video/vga/Row_Counter/processQ_reg[0]
  -------------------------------------------------------------------
                         required time                         37.951    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                 33.908    

Slack (MET) :             34.214ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.139ns  (logic 1.138ns (22.144%)  route 4.001ns (77.856%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.164 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.850    -0.969    Pong/datapath/clk_out1
    SLICE_X6Y105         FDRE                                         r  Pong/datapath/leftPaddle_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.518    -0.451 f  Pong/datapath/leftPaddle_reg[5]/Q
                         net (fo=24, routed)          1.079     0.628    Pong/datapath/leftPaddle[5]
    SLICE_X2Y105         LUT6 (Prop_lut6_I5_O)        0.124     0.752 r  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=4, routed)           0.543     1.295    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X1Y106         LUT3 (Prop_lut3_I0_O)        0.124     1.419 f  Pong/datapath/leftPaddle[8]_i_3/O
                         net (fo=2, routed)           0.412     1.831    Pong/datapath/leftPaddle[8]_i_3_n_0
    SLICE_X1Y106         LUT5 (Prop_lut5_I1_O)        0.124     1.955 f  Pong/datapath/leftPaddle[9]_i_7/O
                         net (fo=1, routed)           0.263     2.218    Pong/datapath/leftPaddle[9]_i_7_n_0
    SLICE_X1Y106         LUT6 (Prop_lut6_I0_O)        0.124     2.342 f  Pong/datapath/leftPaddle[9]_i_4/O
                         net (fo=9, routed)           0.809     3.151    Pong/datapath/leftPaddle[9]_i_4_n_0
    SLICE_X6Y105         LUT4 (Prop_lut4_I2_O)        0.124     3.275 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.895     4.170    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X2Y108         FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.731    38.164    Pong/datapath/clk_out1
    SLICE_X2Y108         FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
                         clock pessimism              0.554    38.717    
                         clock uncertainty           -0.164    38.554    
    SLICE_X2Y108         FDSE (Setup_fdse_C_CE)      -0.169    38.385    Pong/datapath/leftPaddle_reg[3]
  -------------------------------------------------------------------
                         required time                         38.385    
                         arrival time                          -4.170    
  -------------------------------------------------------------------
                         slack                                 34.214    

Slack (MET) :             34.219ns  (required time - arrival time)
  Source:                 Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/video/vga/Row_Counter/processQ_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 1.126ns (23.470%)  route 3.672ns (76.530%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.640ns = ( 38.085 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.767    -1.052    Pong/datapath/video/vga/Column_Counter/clk_out1
    SLICE_X10Y113        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.534 f  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/Q
                         net (fo=19, routed)          1.018     0.484    Pong/datapath/video/vga/Column_Counter/Q[7]
    SLICE_X10Y115        LUT3 (Prop_lut3_I2_O)        0.153     0.637 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           0.820     1.458    Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0_n_0
    SLICE_X10Y114        LUT5 (Prop_lut5_I2_O)        0.331     1.789 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_1__0/O
                         net (fo=11, routed)          1.335     3.124    Pong/datapath/video/vga/Row_Counter/SR[0]
    SLICE_X11Y109        LUT6 (Prop_lut6_I0_O)        0.124     3.248 r  Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.498     3.746    Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X10Y108        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.652    38.085    Pong/datapath/video/vga/Row_Counter/clk_out1
    SLICE_X10Y108        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[6]/C
                         clock pessimism              0.568    38.652    
                         clock uncertainty           -0.164    38.489    
    SLICE_X10Y108        FDRE (Setup_fdre_C_R)       -0.524    37.965    Pong/datapath/video/vga/Row_Counter/processQ_reg[6]
  -------------------------------------------------------------------
                         required time                         37.965    
                         arrival time                          -3.746    
  -------------------------------------------------------------------
                         slack                                 34.219    

Slack (MET) :             34.219ns  (required time - arrival time)
  Source:                 Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/video/vga/Row_Counter/processQ_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 1.126ns (23.470%)  route 3.672ns (76.530%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.640ns = ( 38.085 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.767    -1.052    Pong/datapath/video/vga/Column_Counter/clk_out1
    SLICE_X10Y113        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.534 f  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/Q
                         net (fo=19, routed)          1.018     0.484    Pong/datapath/video/vga/Column_Counter/Q[7]
    SLICE_X10Y115        LUT3 (Prop_lut3_I2_O)        0.153     0.637 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           0.820     1.458    Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0_n_0
    SLICE_X10Y114        LUT5 (Prop_lut5_I2_O)        0.331     1.789 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_1__0/O
                         net (fo=11, routed)          1.335     3.124    Pong/datapath/video/vga/Row_Counter/SR[0]
    SLICE_X11Y109        LUT6 (Prop_lut6_I0_O)        0.124     3.248 r  Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.498     3.746    Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X10Y108        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.652    38.085    Pong/datapath/video/vga/Row_Counter/clk_out1
    SLICE_X10Y108        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[7]/C
                         clock pessimism              0.568    38.652    
                         clock uncertainty           -0.164    38.489    
    SLICE_X10Y108        FDRE (Setup_fdre_C_R)       -0.524    37.965    Pong/datapath/video/vga/Row_Counter/processQ_reg[7]
  -------------------------------------------------------------------
                         required time                         37.965    
                         arrival time                          -3.746    
  -------------------------------------------------------------------
                         slack                                 34.219    

Slack (MET) :             34.219ns  (required time - arrival time)
  Source:                 Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/video/vga/Row_Counter/processQ_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 1.126ns (23.470%)  route 3.672ns (76.530%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.640ns = ( 38.085 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.767    -1.052    Pong/datapath/video/vga/Column_Counter/clk_out1
    SLICE_X10Y113        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.534 f  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/Q
                         net (fo=19, routed)          1.018     0.484    Pong/datapath/video/vga/Column_Counter/Q[7]
    SLICE_X10Y115        LUT3 (Prop_lut3_I2_O)        0.153     0.637 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           0.820     1.458    Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0_n_0
    SLICE_X10Y114        LUT5 (Prop_lut5_I2_O)        0.331     1.789 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_1__0/O
                         net (fo=11, routed)          1.335     3.124    Pong/datapath/video/vga/Row_Counter/SR[0]
    SLICE_X11Y109        LUT6 (Prop_lut6_I0_O)        0.124     3.248 r  Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.498     3.746    Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X10Y108        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.652    38.085    Pong/datapath/video/vga/Row_Counter/clk_out1
    SLICE_X10Y108        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[8]/C
                         clock pessimism              0.568    38.652    
                         clock uncertainty           -0.164    38.489    
    SLICE_X10Y108        FDRE (Setup_fdre_C_R)       -0.524    37.965    Pong/datapath/video/vga/Row_Counter/processQ_reg[8]
  -------------------------------------------------------------------
                         required time                         37.965    
                         arrival time                          -3.746    
  -------------------------------------------------------------------
                         slack                                 34.219    

Slack (MET) :             34.219ns  (required time - arrival time)
  Source:                 Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/video/vga/Row_Counter/processQ_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 1.126ns (23.470%)  route 3.672ns (76.530%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.640ns = ( 38.085 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.767    -1.052    Pong/datapath/video/vga/Column_Counter/clk_out1
    SLICE_X10Y113        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.534 f  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/Q
                         net (fo=19, routed)          1.018     0.484    Pong/datapath/video/vga/Column_Counter/Q[7]
    SLICE_X10Y115        LUT3 (Prop_lut3_I2_O)        0.153     0.637 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           0.820     1.458    Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0_n_0
    SLICE_X10Y114        LUT5 (Prop_lut5_I2_O)        0.331     1.789 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_1__0/O
                         net (fo=11, routed)          1.335     3.124    Pong/datapath/video/vga/Row_Counter/SR[0]
    SLICE_X11Y109        LUT6 (Prop_lut6_I0_O)        0.124     3.248 r  Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.498     3.746    Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X10Y108        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.652    38.085    Pong/datapath/video/vga/Row_Counter/clk_out1
    SLICE_X10Y108        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[9]/C
                         clock pessimism              0.568    38.652    
                         clock uncertainty           -0.164    38.489    
    SLICE_X10Y108        FDRE (Setup_fdre_C_R)       -0.524    37.965    Pong/datapath/video/vga/Row_Counter/processQ_reg[9]
  -------------------------------------------------------------------
                         required time                         37.965    
                         arrival time                          -3.746    
  -------------------------------------------------------------------
                         slack                                 34.219    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Right_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/old_NES_Right_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.213ns (58.594%)  route 0.151ns (41.406%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.645    -0.655    Pong/datapath/clk_out1
    SLICE_X2Y121         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_fdre_C_Q)         0.164    -0.491 f  Pong/datapath/NES_wire_Right_reg[3]/Q
                         net (fo=3, routed)           0.151    -0.340    Pong/datapath/NES_wire_Right[3]
    SLICE_X2Y119         LUT1 (Prop_lut1_I0_O)        0.049    -0.291 r  Pong/datapath/old_NES_Right[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    Pong/datapath/NES_activity_Right2[3]
    SLICE_X2Y119         FDRE                                         r  Pong/datapath/old_NES_Right_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.919    -0.895    Pong/datapath/clk_out1
    SLICE_X2Y119         FDRE                                         r  Pong/datapath/old_NES_Right_reg[3]/C
                         clock pessimism              0.256    -0.639    
    SLICE_X2Y119         FDRE (Hold_fdre_C_D)         0.131    -0.508    Pong/datapath/old_NES_Right_reg[3]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Right_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_activity_Right_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.133%)  route 0.151ns (41.867%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.645    -0.655    Pong/datapath/clk_out1
    SLICE_X2Y121         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_fdre_C_Q)         0.164    -0.491 f  Pong/datapath/NES_wire_Right_reg[3]/Q
                         net (fo=3, routed)           0.151    -0.340    Pong/datapath/NES_wire_Right[3]
    SLICE_X2Y119         LUT3 (Prop_lut3_I0_O)        0.045    -0.295 r  Pong/datapath/NES_activity_Right[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    Pong/datapath/NES_activity_Right[3]_i_1_n_0
    SLICE_X2Y119         FDRE                                         r  Pong/datapath/NES_activity_Right_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.919    -0.895    Pong/datapath/clk_out1
    SLICE_X2Y119         FDRE                                         r  Pong/datapath/NES_activity_Right_reg[3]/C
                         clock pessimism              0.256    -0.639    
    SLICE_X2Y119         FDRE (Hold_fdre_C_D)         0.121    -0.518    Pong/datapath/NES_activity_Right_reg[3]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.023%)  route 0.172ns (54.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.647    -0.653    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X0Y119         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[2]/Q
                         net (fo=3, routed)           0.172    -0.340    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg_n_0_[2]
    SLICE_X0Y118         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.920    -0.894    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X0Y118         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[3]/C
                         clock pessimism              0.256    -0.638    
    SLICE_X0Y118         FDRE (Hold_fdre_C_D)         0.070    -0.568    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[3]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.065%)  route 0.165ns (53.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.643    -0.657    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X3Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.141    -0.516 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[9]/Q
                         net (fo=4, routed)           0.165    -0.351    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[9]
    SLICE_X3Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.914    -0.900    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X3Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[10]/C
                         clock pessimism              0.243    -0.657    
    SLICE_X3Y123         FDRE (Hold_fdre_C_D)         0.070    -0.587    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[10]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Right_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_wire_Right_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.645    -0.655    Pong/datapath/clk_out1
    SLICE_X2Y121         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_fdre_C_Q)         0.164    -0.491 r  Pong/datapath/NES_wire_Right_reg[3]/Q
                         net (fo=3, routed)           0.149    -0.341    Pong/datapath/NES_wire_Right[3]
    SLICE_X2Y121         LUT4 (Prop_lut4_I3_O)        0.045    -0.296 r  Pong/datapath/NES_wire_Right[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    Pong/datapath/NES_wire_Right[3]_i_1_n_0
    SLICE_X2Y121         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.917    -0.897    Pong/datapath/clk_out1
    SLICE_X2Y121         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[3]/C
                         clock pessimism              0.242    -0.655    
    SLICE_X2Y121         FDRE (Hold_fdre_C_D)         0.121    -0.534    Pong/datapath/NES_wire_Right_reg[3]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Pong/datapath/video/vga/Column_Counter/processQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/video/vga/Column_Counter/processQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.080%)  route 0.151ns (41.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.622    -0.678    Pong/datapath/video/vga/Column_Counter/clk_out1
    SLICE_X10Y116        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.514 r  Pong/datapath/video/vga/Column_Counter/processQ_reg[5]/Q
                         net (fo=15, routed)          0.151    -0.363    Pong/datapath/video/vga/Column_Counter/Q[5]
    SLICE_X10Y116        LUT6 (Prop_lut6_I0_O)        0.045    -0.318 r  Pong/datapath/video/vga/Column_Counter/processQ[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.318    Pong/datapath/video/vga/Column_Counter/p_0_in__0[5]
    SLICE_X10Y116        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.892    -0.922    Pong/datapath/video/vga/Column_Counter/clk_out1
    SLICE_X10Y116        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[5]/C
                         clock pessimism              0.244    -0.678    
    SLICE_X10Y116        FDRE (Hold_fdre_C_D)         0.121    -0.557    Pong/datapath/video/vga/Column_Counter/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.164ns (52.721%)  route 0.147ns (47.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.649    -0.651    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X2Y117         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/Q
                         net (fo=5, routed)           0.147    -0.340    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg_n_0_[11]
    SLICE_X3Y118         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.920    -0.894    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X3Y118         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[12]/C
                         clock pessimism              0.256    -0.638    
    SLICE_X3Y118         FDRE (Hold_fdre_C_D)         0.057    -0.581    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[12]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 Pong/datapath/rightPaddle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.227ns (68.081%)  route 0.106ns (31.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.651    -0.649    Pong/datapath/clk_out1
    SLICE_X0Y115         FDRE                                         r  Pong/datapath/rightPaddle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.128    -0.521 r  Pong/datapath/rightPaddle_reg[1]/Q
                         net (fo=35, routed)          0.106    -0.414    Pong/datapath/rightPaddle[1]
    SLICE_X0Y115         LUT6 (Prop_lut6_I3_O)        0.099    -0.315 r  Pong/datapath/rightPaddle[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    Pong/datapath/rightPaddle[2]_i_1_n_0
    SLICE_X0Y115         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.923    -0.891    Pong/datapath/clk_out1
    SLICE_X0Y115         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/C
                         clock pessimism              0.242    -0.649    
    SLICE_X0Y115         FDSE (Hold_fdse_C_D)         0.092    -0.557    Pong/datapath/rightPaddle_reg[2]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.164ns (52.350%)  route 0.149ns (47.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.645    -0.655    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X2Y122         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.164    -0.491 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[18]/Q
                         net (fo=3, routed)           0.149    -0.342    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[18]
    SLICE_X3Y122         FDSE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.916    -0.898    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X3Y122         FDSE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]/C
                         clock pessimism              0.256    -0.642    
    SLICE_X3Y122         FDSE (Hold_fdse_C_D)         0.057    -0.585    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_left/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_left/processQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.557%)  route 0.155ns (45.443%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.642    -0.658    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X1Y125         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  Pong/datapath/NES_counter_left/processQ_reg[0]/Q
                         net (fo=8, routed)           0.155    -0.362    Pong/datapath/NES_counter_left/processQ_reg_n_0_[0]
    SLICE_X1Y125         LUT6 (Prop_lut6_I5_O)        0.045    -0.317 r  Pong/datapath/NES_counter_left/processQ[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.317    Pong/datapath/NES_counter_left/p_0_in__2[5]
    SLICE_X1Y125         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.913    -0.901    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X1Y125         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[5]/C
                         clock pessimism              0.243    -0.658    
    SLICE_X1Y125         FDRE (Hold_fdre_C_D)         0.092    -0.566    Pong/datapath/NES_counter_left/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y0    clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X4Y117     Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X4Y117     Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X4Y117     Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         39.725      38.725     SLICE_X2Y117     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X2Y117     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X2Y117     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X3Y118     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X3Y118     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDSE/C              n/a            0.500         19.863      19.363     SLICE_X2Y117     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y117     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y117     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y117     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y113     Pong/datapath/NES_activity_Left_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y113     Pong/datapath/NES_activity_Left_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y119     Pong/datapath/NES_activity_Right_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y119     Pong/datapath/NES_activity_Right_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y119     Pong/datapath/NES_activity_Right_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y119     Pong/datapath/NES_activity_Right_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y117     Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y117     Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y117     Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y118     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y118     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y118     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y118     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y119     Pong/datapath/NES_activity_Right_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y119     Pong/datapath/NES_activity_Right_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y119     Pong/datapath/NES_activity_Right_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.810ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.810ns  (required time - arrival time)
  Source:                 Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/video/vga/Row_Counter/processQ_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.221ns  (logic 1.126ns (21.566%)  route 4.095ns (78.434%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.641ns = ( 38.084 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.767    -1.052    Pong/datapath/video/vga/Column_Counter/clk_out1
    SLICE_X10Y113        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.534 f  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/Q
                         net (fo=19, routed)          1.018     0.484    Pong/datapath/video/vga/Column_Counter/Q[7]
    SLICE_X10Y115        LUT3 (Prop_lut3_I2_O)        0.153     0.637 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           0.820     1.458    Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0_n_0
    SLICE_X10Y114        LUT5 (Prop_lut5_I2_O)        0.331     1.789 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_1__0/O
                         net (fo=11, routed)          1.335     3.124    Pong/datapath/video/vga/Row_Counter/SR[0]
    SLICE_X11Y109        LUT6 (Prop_lut6_I0_O)        0.124     3.248 r  Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.922     4.169    Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X10Y109        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.651    38.084    Pong/datapath/video/vga/Row_Counter/clk_out1
    SLICE_X10Y109        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[3]/C
                         clock pessimism              0.568    38.651    
                         clock uncertainty           -0.148    38.503    
    SLICE_X10Y109        FDRE (Setup_fdre_C_R)       -0.524    37.979    Pong/datapath/video/vga/Row_Counter/processQ_reg[3]
  -------------------------------------------------------------------
                         required time                         37.979    
                         arrival time                          -4.169    
  -------------------------------------------------------------------
                         slack                                 33.810    

Slack (MET) :             33.810ns  (required time - arrival time)
  Source:                 Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/video/vga/Row_Counter/processQ_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.221ns  (logic 1.126ns (21.566%)  route 4.095ns (78.434%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.641ns = ( 38.084 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.767    -1.052    Pong/datapath/video/vga/Column_Counter/clk_out1
    SLICE_X10Y113        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.534 f  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/Q
                         net (fo=19, routed)          1.018     0.484    Pong/datapath/video/vga/Column_Counter/Q[7]
    SLICE_X10Y115        LUT3 (Prop_lut3_I2_O)        0.153     0.637 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           0.820     1.458    Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0_n_0
    SLICE_X10Y114        LUT5 (Prop_lut5_I2_O)        0.331     1.789 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_1__0/O
                         net (fo=11, routed)          1.335     3.124    Pong/datapath/video/vga/Row_Counter/SR[0]
    SLICE_X11Y109        LUT6 (Prop_lut6_I0_O)        0.124     3.248 r  Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.922     4.169    Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X10Y109        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.651    38.084    Pong/datapath/video/vga/Row_Counter/clk_out1
    SLICE_X10Y109        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[4]/C
                         clock pessimism              0.568    38.651    
                         clock uncertainty           -0.148    38.503    
    SLICE_X10Y109        FDRE (Setup_fdre_C_R)       -0.524    37.979    Pong/datapath/video/vga/Row_Counter/processQ_reg[4]
  -------------------------------------------------------------------
                         required time                         37.979    
                         arrival time                          -4.169    
  -------------------------------------------------------------------
                         slack                                 33.810    

Slack (MET) :             33.905ns  (required time - arrival time)
  Source:                 Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/video/vga/Row_Counter/processQ_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.221ns  (logic 1.126ns (21.566%)  route 4.095ns (78.434%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.641ns = ( 38.084 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.767    -1.052    Pong/datapath/video/vga/Column_Counter/clk_out1
    SLICE_X10Y113        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.534 f  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/Q
                         net (fo=19, routed)          1.018     0.484    Pong/datapath/video/vga/Column_Counter/Q[7]
    SLICE_X10Y115        LUT3 (Prop_lut3_I2_O)        0.153     0.637 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           0.820     1.458    Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0_n_0
    SLICE_X10Y114        LUT5 (Prop_lut5_I2_O)        0.331     1.789 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_1__0/O
                         net (fo=11, routed)          1.335     3.124    Pong/datapath/video/vga/Row_Counter/SR[0]
    SLICE_X11Y109        LUT6 (Prop_lut6_I0_O)        0.124     3.248 r  Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.922     4.169    Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X11Y109        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.651    38.084    Pong/datapath/video/vga/Row_Counter/clk_out1
    SLICE_X11Y109        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[1]/C
                         clock pessimism              0.568    38.651    
                         clock uncertainty           -0.148    38.503    
    SLICE_X11Y109        FDRE (Setup_fdre_C_R)       -0.429    38.074    Pong/datapath/video/vga/Row_Counter/processQ_reg[1]
  -------------------------------------------------------------------
                         required time                         38.074    
                         arrival time                          -4.169    
  -------------------------------------------------------------------
                         slack                                 33.905    

Slack (MET) :             33.905ns  (required time - arrival time)
  Source:                 Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/video/vga/Row_Counter/processQ_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.221ns  (logic 1.126ns (21.566%)  route 4.095ns (78.434%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.641ns = ( 38.084 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.767    -1.052    Pong/datapath/video/vga/Column_Counter/clk_out1
    SLICE_X10Y113        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.534 f  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/Q
                         net (fo=19, routed)          1.018     0.484    Pong/datapath/video/vga/Column_Counter/Q[7]
    SLICE_X10Y115        LUT3 (Prop_lut3_I2_O)        0.153     0.637 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           0.820     1.458    Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0_n_0
    SLICE_X10Y114        LUT5 (Prop_lut5_I2_O)        0.331     1.789 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_1__0/O
                         net (fo=11, routed)          1.335     3.124    Pong/datapath/video/vga/Row_Counter/SR[0]
    SLICE_X11Y109        LUT6 (Prop_lut6_I0_O)        0.124     3.248 r  Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.922     4.169    Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X11Y109        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.651    38.084    Pong/datapath/video/vga/Row_Counter/clk_out1
    SLICE_X11Y109        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[5]/C
                         clock pessimism              0.568    38.651    
                         clock uncertainty           -0.148    38.503    
    SLICE_X11Y109        FDRE (Setup_fdre_C_R)       -0.429    38.074    Pong/datapath/video/vga/Row_Counter/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                         38.074    
                         arrival time                          -4.169    
  -------------------------------------------------------------------
                         slack                                 33.905    

Slack (MET) :             33.923ns  (required time - arrival time)
  Source:                 Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/video/vga/Row_Counter/processQ_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 1.126ns (22.101%)  route 3.969ns (77.899%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.640ns = ( 38.085 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.767    -1.052    Pong/datapath/video/vga/Column_Counter/clk_out1
    SLICE_X10Y113        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.534 f  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/Q
                         net (fo=19, routed)          1.018     0.484    Pong/datapath/video/vga/Column_Counter/Q[7]
    SLICE_X10Y115        LUT3 (Prop_lut3_I2_O)        0.153     0.637 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           0.820     1.458    Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0_n_0
    SLICE_X10Y114        LUT5 (Prop_lut5_I2_O)        0.331     1.789 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_1__0/O
                         net (fo=11, routed)          1.335     3.124    Pong/datapath/video/vga/Row_Counter/SR[0]
    SLICE_X11Y109        LUT6 (Prop_lut6_I0_O)        0.124     3.248 r  Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.795     4.043    Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X12Y108        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.652    38.085    Pong/datapath/video/vga/Row_Counter/clk_out1
    SLICE_X12Y108        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[0]/C
                         clock pessimism              0.554    38.638    
                         clock uncertainty           -0.148    38.490    
    SLICE_X12Y108        FDRE (Setup_fdre_C_R)       -0.524    37.966    Pong/datapath/video/vga/Row_Counter/processQ_reg[0]
  -------------------------------------------------------------------
                         required time                         37.966    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                 33.923    

Slack (MET) :             34.230ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.139ns  (logic 1.138ns (22.144%)  route 4.001ns (77.856%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.164 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.850    -0.969    Pong/datapath/clk_out1
    SLICE_X6Y105         FDRE                                         r  Pong/datapath/leftPaddle_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.518    -0.451 f  Pong/datapath/leftPaddle_reg[5]/Q
                         net (fo=24, routed)          1.079     0.628    Pong/datapath/leftPaddle[5]
    SLICE_X2Y105         LUT6 (Prop_lut6_I5_O)        0.124     0.752 r  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=4, routed)           0.543     1.295    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X1Y106         LUT3 (Prop_lut3_I0_O)        0.124     1.419 f  Pong/datapath/leftPaddle[8]_i_3/O
                         net (fo=2, routed)           0.412     1.831    Pong/datapath/leftPaddle[8]_i_3_n_0
    SLICE_X1Y106         LUT5 (Prop_lut5_I1_O)        0.124     1.955 f  Pong/datapath/leftPaddle[9]_i_7/O
                         net (fo=1, routed)           0.263     2.218    Pong/datapath/leftPaddle[9]_i_7_n_0
    SLICE_X1Y106         LUT6 (Prop_lut6_I0_O)        0.124     2.342 f  Pong/datapath/leftPaddle[9]_i_4/O
                         net (fo=9, routed)           0.809     3.151    Pong/datapath/leftPaddle[9]_i_4_n_0
    SLICE_X6Y105         LUT4 (Prop_lut4_I2_O)        0.124     3.275 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.895     4.170    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X2Y108         FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.731    38.164    Pong/datapath/clk_out1
    SLICE_X2Y108         FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
                         clock pessimism              0.554    38.717    
                         clock uncertainty           -0.148    38.569    
    SLICE_X2Y108         FDSE (Setup_fdse_C_CE)      -0.169    38.400    Pong/datapath/leftPaddle_reg[3]
  -------------------------------------------------------------------
                         required time                         38.400    
                         arrival time                          -4.170    
  -------------------------------------------------------------------
                         slack                                 34.230    

Slack (MET) :             34.235ns  (required time - arrival time)
  Source:                 Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/video/vga/Row_Counter/processQ_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 1.126ns (23.470%)  route 3.672ns (76.530%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.640ns = ( 38.085 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.767    -1.052    Pong/datapath/video/vga/Column_Counter/clk_out1
    SLICE_X10Y113        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.534 f  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/Q
                         net (fo=19, routed)          1.018     0.484    Pong/datapath/video/vga/Column_Counter/Q[7]
    SLICE_X10Y115        LUT3 (Prop_lut3_I2_O)        0.153     0.637 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           0.820     1.458    Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0_n_0
    SLICE_X10Y114        LUT5 (Prop_lut5_I2_O)        0.331     1.789 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_1__0/O
                         net (fo=11, routed)          1.335     3.124    Pong/datapath/video/vga/Row_Counter/SR[0]
    SLICE_X11Y109        LUT6 (Prop_lut6_I0_O)        0.124     3.248 r  Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.498     3.746    Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X10Y108        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.652    38.085    Pong/datapath/video/vga/Row_Counter/clk_out1
    SLICE_X10Y108        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[6]/C
                         clock pessimism              0.568    38.652    
                         clock uncertainty           -0.148    38.504    
    SLICE_X10Y108        FDRE (Setup_fdre_C_R)       -0.524    37.980    Pong/datapath/video/vga/Row_Counter/processQ_reg[6]
  -------------------------------------------------------------------
                         required time                         37.980    
                         arrival time                          -3.746    
  -------------------------------------------------------------------
                         slack                                 34.235    

Slack (MET) :             34.235ns  (required time - arrival time)
  Source:                 Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/video/vga/Row_Counter/processQ_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 1.126ns (23.470%)  route 3.672ns (76.530%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.640ns = ( 38.085 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.767    -1.052    Pong/datapath/video/vga/Column_Counter/clk_out1
    SLICE_X10Y113        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.534 f  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/Q
                         net (fo=19, routed)          1.018     0.484    Pong/datapath/video/vga/Column_Counter/Q[7]
    SLICE_X10Y115        LUT3 (Prop_lut3_I2_O)        0.153     0.637 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           0.820     1.458    Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0_n_0
    SLICE_X10Y114        LUT5 (Prop_lut5_I2_O)        0.331     1.789 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_1__0/O
                         net (fo=11, routed)          1.335     3.124    Pong/datapath/video/vga/Row_Counter/SR[0]
    SLICE_X11Y109        LUT6 (Prop_lut6_I0_O)        0.124     3.248 r  Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.498     3.746    Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X10Y108        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.652    38.085    Pong/datapath/video/vga/Row_Counter/clk_out1
    SLICE_X10Y108        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[7]/C
                         clock pessimism              0.568    38.652    
                         clock uncertainty           -0.148    38.504    
    SLICE_X10Y108        FDRE (Setup_fdre_C_R)       -0.524    37.980    Pong/datapath/video/vga/Row_Counter/processQ_reg[7]
  -------------------------------------------------------------------
                         required time                         37.980    
                         arrival time                          -3.746    
  -------------------------------------------------------------------
                         slack                                 34.235    

Slack (MET) :             34.235ns  (required time - arrival time)
  Source:                 Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/video/vga/Row_Counter/processQ_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 1.126ns (23.470%)  route 3.672ns (76.530%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.640ns = ( 38.085 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.767    -1.052    Pong/datapath/video/vga/Column_Counter/clk_out1
    SLICE_X10Y113        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.534 f  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/Q
                         net (fo=19, routed)          1.018     0.484    Pong/datapath/video/vga/Column_Counter/Q[7]
    SLICE_X10Y115        LUT3 (Prop_lut3_I2_O)        0.153     0.637 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           0.820     1.458    Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0_n_0
    SLICE_X10Y114        LUT5 (Prop_lut5_I2_O)        0.331     1.789 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_1__0/O
                         net (fo=11, routed)          1.335     3.124    Pong/datapath/video/vga/Row_Counter/SR[0]
    SLICE_X11Y109        LUT6 (Prop_lut6_I0_O)        0.124     3.248 r  Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.498     3.746    Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X10Y108        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.652    38.085    Pong/datapath/video/vga/Row_Counter/clk_out1
    SLICE_X10Y108        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[8]/C
                         clock pessimism              0.568    38.652    
                         clock uncertainty           -0.148    38.504    
    SLICE_X10Y108        FDRE (Setup_fdre_C_R)       -0.524    37.980    Pong/datapath/video/vga/Row_Counter/processQ_reg[8]
  -------------------------------------------------------------------
                         required time                         37.980    
                         arrival time                          -3.746    
  -------------------------------------------------------------------
                         slack                                 34.235    

Slack (MET) :             34.235ns  (required time - arrival time)
  Source:                 Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/video/vga/Row_Counter/processQ_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 1.126ns (23.470%)  route 3.672ns (76.530%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.640ns = ( 38.085 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.767    -1.052    Pong/datapath/video/vga/Column_Counter/clk_out1
    SLICE_X10Y113        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.534 f  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/Q
                         net (fo=19, routed)          1.018     0.484    Pong/datapath/video/vga/Column_Counter/Q[7]
    SLICE_X10Y115        LUT3 (Prop_lut3_I2_O)        0.153     0.637 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           0.820     1.458    Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0_n_0
    SLICE_X10Y114        LUT5 (Prop_lut5_I2_O)        0.331     1.789 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_1__0/O
                         net (fo=11, routed)          1.335     3.124    Pong/datapath/video/vga/Row_Counter/SR[0]
    SLICE_X11Y109        LUT6 (Prop_lut6_I0_O)        0.124     3.248 r  Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.498     3.746    Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X10Y108        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.652    38.085    Pong/datapath/video/vga/Row_Counter/clk_out1
    SLICE_X10Y108        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[9]/C
                         clock pessimism              0.568    38.652    
                         clock uncertainty           -0.148    38.504    
    SLICE_X10Y108        FDRE (Setup_fdre_C_R)       -0.524    37.980    Pong/datapath/video/vga/Row_Counter/processQ_reg[9]
  -------------------------------------------------------------------
                         required time                         37.980    
                         arrival time                          -3.746    
  -------------------------------------------------------------------
                         slack                                 34.235    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Right_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/old_NES_Right_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.213ns (58.594%)  route 0.151ns (41.406%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.645    -0.655    Pong/datapath/clk_out1
    SLICE_X2Y121         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_fdre_C_Q)         0.164    -0.491 f  Pong/datapath/NES_wire_Right_reg[3]/Q
                         net (fo=3, routed)           0.151    -0.340    Pong/datapath/NES_wire_Right[3]
    SLICE_X2Y119         LUT1 (Prop_lut1_I0_O)        0.049    -0.291 r  Pong/datapath/old_NES_Right[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    Pong/datapath/NES_activity_Right2[3]
    SLICE_X2Y119         FDRE                                         r  Pong/datapath/old_NES_Right_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.919    -0.895    Pong/datapath/clk_out1
    SLICE_X2Y119         FDRE                                         r  Pong/datapath/old_NES_Right_reg[3]/C
                         clock pessimism              0.256    -0.639    
    SLICE_X2Y119         FDRE (Hold_fdre_C_D)         0.131    -0.508    Pong/datapath/old_NES_Right_reg[3]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Right_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_activity_Right_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.133%)  route 0.151ns (41.867%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.645    -0.655    Pong/datapath/clk_out1
    SLICE_X2Y121         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_fdre_C_Q)         0.164    -0.491 f  Pong/datapath/NES_wire_Right_reg[3]/Q
                         net (fo=3, routed)           0.151    -0.340    Pong/datapath/NES_wire_Right[3]
    SLICE_X2Y119         LUT3 (Prop_lut3_I0_O)        0.045    -0.295 r  Pong/datapath/NES_activity_Right[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    Pong/datapath/NES_activity_Right[3]_i_1_n_0
    SLICE_X2Y119         FDRE                                         r  Pong/datapath/NES_activity_Right_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.919    -0.895    Pong/datapath/clk_out1
    SLICE_X2Y119         FDRE                                         r  Pong/datapath/NES_activity_Right_reg[3]/C
                         clock pessimism              0.256    -0.639    
    SLICE_X2Y119         FDRE (Hold_fdre_C_D)         0.121    -0.518    Pong/datapath/NES_activity_Right_reg[3]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.023%)  route 0.172ns (54.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.647    -0.653    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X0Y119         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[2]/Q
                         net (fo=3, routed)           0.172    -0.340    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg_n_0_[2]
    SLICE_X0Y118         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.920    -0.894    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X0Y118         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[3]/C
                         clock pessimism              0.256    -0.638    
    SLICE_X0Y118         FDRE (Hold_fdre_C_D)         0.070    -0.568    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[3]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.065%)  route 0.165ns (53.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.643    -0.657    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X3Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.141    -0.516 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[9]/Q
                         net (fo=4, routed)           0.165    -0.351    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[9]
    SLICE_X3Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.914    -0.900    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X3Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[10]/C
                         clock pessimism              0.243    -0.657    
    SLICE_X3Y123         FDRE (Hold_fdre_C_D)         0.070    -0.587    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[10]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Right_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_wire_Right_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.645    -0.655    Pong/datapath/clk_out1
    SLICE_X2Y121         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_fdre_C_Q)         0.164    -0.491 r  Pong/datapath/NES_wire_Right_reg[3]/Q
                         net (fo=3, routed)           0.149    -0.341    Pong/datapath/NES_wire_Right[3]
    SLICE_X2Y121         LUT4 (Prop_lut4_I3_O)        0.045    -0.296 r  Pong/datapath/NES_wire_Right[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    Pong/datapath/NES_wire_Right[3]_i_1_n_0
    SLICE_X2Y121         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.917    -0.897    Pong/datapath/clk_out1
    SLICE_X2Y121         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[3]/C
                         clock pessimism              0.242    -0.655    
    SLICE_X2Y121         FDRE (Hold_fdre_C_D)         0.121    -0.534    Pong/datapath/NES_wire_Right_reg[3]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Pong/datapath/video/vga/Column_Counter/processQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/video/vga/Column_Counter/processQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.080%)  route 0.151ns (41.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.622    -0.678    Pong/datapath/video/vga/Column_Counter/clk_out1
    SLICE_X10Y116        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.514 r  Pong/datapath/video/vga/Column_Counter/processQ_reg[5]/Q
                         net (fo=15, routed)          0.151    -0.363    Pong/datapath/video/vga/Column_Counter/Q[5]
    SLICE_X10Y116        LUT6 (Prop_lut6_I0_O)        0.045    -0.318 r  Pong/datapath/video/vga/Column_Counter/processQ[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.318    Pong/datapath/video/vga/Column_Counter/p_0_in__0[5]
    SLICE_X10Y116        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.892    -0.922    Pong/datapath/video/vga/Column_Counter/clk_out1
    SLICE_X10Y116        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[5]/C
                         clock pessimism              0.244    -0.678    
    SLICE_X10Y116        FDRE (Hold_fdre_C_D)         0.121    -0.557    Pong/datapath/video/vga/Column_Counter/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.164ns (52.721%)  route 0.147ns (47.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.649    -0.651    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X2Y117         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/Q
                         net (fo=5, routed)           0.147    -0.340    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg_n_0_[11]
    SLICE_X3Y118         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.920    -0.894    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X3Y118         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[12]/C
                         clock pessimism              0.256    -0.638    
    SLICE_X3Y118         FDRE (Hold_fdre_C_D)         0.057    -0.581    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[12]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 Pong/datapath/rightPaddle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.227ns (68.081%)  route 0.106ns (31.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.651    -0.649    Pong/datapath/clk_out1
    SLICE_X0Y115         FDRE                                         r  Pong/datapath/rightPaddle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.128    -0.521 r  Pong/datapath/rightPaddle_reg[1]/Q
                         net (fo=35, routed)          0.106    -0.414    Pong/datapath/rightPaddle[1]
    SLICE_X0Y115         LUT6 (Prop_lut6_I3_O)        0.099    -0.315 r  Pong/datapath/rightPaddle[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    Pong/datapath/rightPaddle[2]_i_1_n_0
    SLICE_X0Y115         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.923    -0.891    Pong/datapath/clk_out1
    SLICE_X0Y115         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/C
                         clock pessimism              0.242    -0.649    
    SLICE_X0Y115         FDSE (Hold_fdse_C_D)         0.092    -0.557    Pong/datapath/rightPaddle_reg[2]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.164ns (52.350%)  route 0.149ns (47.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.645    -0.655    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X2Y122         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.164    -0.491 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[18]/Q
                         net (fo=3, routed)           0.149    -0.342    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[18]
    SLICE_X3Y122         FDSE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.916    -0.898    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X3Y122         FDSE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]/C
                         clock pessimism              0.256    -0.642    
    SLICE_X3Y122         FDSE (Hold_fdse_C_D)         0.057    -0.585    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_left/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_left/processQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.557%)  route 0.155ns (45.443%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.642    -0.658    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X1Y125         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  Pong/datapath/NES_counter_left/processQ_reg[0]/Q
                         net (fo=8, routed)           0.155    -0.362    Pong/datapath/NES_counter_left/processQ_reg_n_0_[0]
    SLICE_X1Y125         LUT6 (Prop_lut6_I5_O)        0.045    -0.317 r  Pong/datapath/NES_counter_left/processQ[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.317    Pong/datapath/NES_counter_left/p_0_in__2[5]
    SLICE_X1Y125         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.913    -0.901    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X1Y125         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[5]/C
                         clock pessimism              0.243    -0.658    
    SLICE_X1Y125         FDRE (Hold_fdre_C_D)         0.092    -0.566    Pong/datapath/NES_counter_left/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y0    clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X4Y117     Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X4Y117     Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X4Y117     Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         39.725      38.725     SLICE_X2Y117     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X2Y117     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X2Y117     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X3Y118     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X3Y118     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDSE/C              n/a            0.500         19.863      19.363     SLICE_X2Y117     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y117     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y117     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y117     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y113     Pong/datapath/NES_activity_Left_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y113     Pong/datapath/NES_activity_Left_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y119     Pong/datapath/NES_activity_Right_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y119     Pong/datapath/NES_activity_Right_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y119     Pong/datapath/NES_activity_Right_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y119     Pong/datapath/NES_activity_Right_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y117     Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y117     Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y117     Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y118     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y118     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y118     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y118     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y119     Pong/datapath/NES_activity_Right_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y119     Pong/datapath/NES_activity_Right_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y119     Pong/datapath/NES_activity_Right_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.794ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.794ns  (required time - arrival time)
  Source:                 Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/video/vga/Row_Counter/processQ_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.221ns  (logic 1.126ns (21.566%)  route 4.095ns (78.434%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.641ns = ( 38.084 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.767    -1.052    Pong/datapath/video/vga/Column_Counter/clk_out1
    SLICE_X10Y113        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.534 f  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/Q
                         net (fo=19, routed)          1.018     0.484    Pong/datapath/video/vga/Column_Counter/Q[7]
    SLICE_X10Y115        LUT3 (Prop_lut3_I2_O)        0.153     0.637 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           0.820     1.458    Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0_n_0
    SLICE_X10Y114        LUT5 (Prop_lut5_I2_O)        0.331     1.789 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_1__0/O
                         net (fo=11, routed)          1.335     3.124    Pong/datapath/video/vga/Row_Counter/SR[0]
    SLICE_X11Y109        LUT6 (Prop_lut6_I0_O)        0.124     3.248 r  Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.922     4.169    Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X10Y109        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.651    38.084    Pong/datapath/video/vga/Row_Counter/clk_out1
    SLICE_X10Y109        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[3]/C
                         clock pessimism              0.568    38.651    
                         clock uncertainty           -0.164    38.488    
    SLICE_X10Y109        FDRE (Setup_fdre_C_R)       -0.524    37.964    Pong/datapath/video/vga/Row_Counter/processQ_reg[3]
  -------------------------------------------------------------------
                         required time                         37.964    
                         arrival time                          -4.169    
  -------------------------------------------------------------------
                         slack                                 33.794    

Slack (MET) :             33.794ns  (required time - arrival time)
  Source:                 Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/video/vga/Row_Counter/processQ_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.221ns  (logic 1.126ns (21.566%)  route 4.095ns (78.434%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.641ns = ( 38.084 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.767    -1.052    Pong/datapath/video/vga/Column_Counter/clk_out1
    SLICE_X10Y113        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.534 f  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/Q
                         net (fo=19, routed)          1.018     0.484    Pong/datapath/video/vga/Column_Counter/Q[7]
    SLICE_X10Y115        LUT3 (Prop_lut3_I2_O)        0.153     0.637 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           0.820     1.458    Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0_n_0
    SLICE_X10Y114        LUT5 (Prop_lut5_I2_O)        0.331     1.789 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_1__0/O
                         net (fo=11, routed)          1.335     3.124    Pong/datapath/video/vga/Row_Counter/SR[0]
    SLICE_X11Y109        LUT6 (Prop_lut6_I0_O)        0.124     3.248 r  Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.922     4.169    Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X10Y109        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.651    38.084    Pong/datapath/video/vga/Row_Counter/clk_out1
    SLICE_X10Y109        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[4]/C
                         clock pessimism              0.568    38.651    
                         clock uncertainty           -0.164    38.488    
    SLICE_X10Y109        FDRE (Setup_fdre_C_R)       -0.524    37.964    Pong/datapath/video/vga/Row_Counter/processQ_reg[4]
  -------------------------------------------------------------------
                         required time                         37.964    
                         arrival time                          -4.169    
  -------------------------------------------------------------------
                         slack                                 33.794    

Slack (MET) :             33.889ns  (required time - arrival time)
  Source:                 Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/video/vga/Row_Counter/processQ_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.221ns  (logic 1.126ns (21.566%)  route 4.095ns (78.434%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.641ns = ( 38.084 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.767    -1.052    Pong/datapath/video/vga/Column_Counter/clk_out1
    SLICE_X10Y113        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.534 f  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/Q
                         net (fo=19, routed)          1.018     0.484    Pong/datapath/video/vga/Column_Counter/Q[7]
    SLICE_X10Y115        LUT3 (Prop_lut3_I2_O)        0.153     0.637 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           0.820     1.458    Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0_n_0
    SLICE_X10Y114        LUT5 (Prop_lut5_I2_O)        0.331     1.789 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_1__0/O
                         net (fo=11, routed)          1.335     3.124    Pong/datapath/video/vga/Row_Counter/SR[0]
    SLICE_X11Y109        LUT6 (Prop_lut6_I0_O)        0.124     3.248 r  Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.922     4.169    Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X11Y109        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.651    38.084    Pong/datapath/video/vga/Row_Counter/clk_out1
    SLICE_X11Y109        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[1]/C
                         clock pessimism              0.568    38.651    
                         clock uncertainty           -0.164    38.488    
    SLICE_X11Y109        FDRE (Setup_fdre_C_R)       -0.429    38.059    Pong/datapath/video/vga/Row_Counter/processQ_reg[1]
  -------------------------------------------------------------------
                         required time                         38.059    
                         arrival time                          -4.169    
  -------------------------------------------------------------------
                         slack                                 33.889    

Slack (MET) :             33.889ns  (required time - arrival time)
  Source:                 Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/video/vga/Row_Counter/processQ_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.221ns  (logic 1.126ns (21.566%)  route 4.095ns (78.434%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.641ns = ( 38.084 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.767    -1.052    Pong/datapath/video/vga/Column_Counter/clk_out1
    SLICE_X10Y113        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.534 f  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/Q
                         net (fo=19, routed)          1.018     0.484    Pong/datapath/video/vga/Column_Counter/Q[7]
    SLICE_X10Y115        LUT3 (Prop_lut3_I2_O)        0.153     0.637 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           0.820     1.458    Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0_n_0
    SLICE_X10Y114        LUT5 (Prop_lut5_I2_O)        0.331     1.789 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_1__0/O
                         net (fo=11, routed)          1.335     3.124    Pong/datapath/video/vga/Row_Counter/SR[0]
    SLICE_X11Y109        LUT6 (Prop_lut6_I0_O)        0.124     3.248 r  Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.922     4.169    Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X11Y109        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.651    38.084    Pong/datapath/video/vga/Row_Counter/clk_out1
    SLICE_X11Y109        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[5]/C
                         clock pessimism              0.568    38.651    
                         clock uncertainty           -0.164    38.488    
    SLICE_X11Y109        FDRE (Setup_fdre_C_R)       -0.429    38.059    Pong/datapath/video/vga/Row_Counter/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                         38.059    
                         arrival time                          -4.169    
  -------------------------------------------------------------------
                         slack                                 33.889    

Slack (MET) :             33.908ns  (required time - arrival time)
  Source:                 Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/video/vga/Row_Counter/processQ_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 1.126ns (22.101%)  route 3.969ns (77.899%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.640ns = ( 38.085 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.767    -1.052    Pong/datapath/video/vga/Column_Counter/clk_out1
    SLICE_X10Y113        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.534 f  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/Q
                         net (fo=19, routed)          1.018     0.484    Pong/datapath/video/vga/Column_Counter/Q[7]
    SLICE_X10Y115        LUT3 (Prop_lut3_I2_O)        0.153     0.637 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           0.820     1.458    Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0_n_0
    SLICE_X10Y114        LUT5 (Prop_lut5_I2_O)        0.331     1.789 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_1__0/O
                         net (fo=11, routed)          1.335     3.124    Pong/datapath/video/vga/Row_Counter/SR[0]
    SLICE_X11Y109        LUT6 (Prop_lut6_I0_O)        0.124     3.248 r  Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.795     4.043    Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X12Y108        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.652    38.085    Pong/datapath/video/vga/Row_Counter/clk_out1
    SLICE_X12Y108        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[0]/C
                         clock pessimism              0.554    38.638    
                         clock uncertainty           -0.164    38.475    
    SLICE_X12Y108        FDRE (Setup_fdre_C_R)       -0.524    37.951    Pong/datapath/video/vga/Row_Counter/processQ_reg[0]
  -------------------------------------------------------------------
                         required time                         37.951    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                 33.908    

Slack (MET) :             34.214ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.139ns  (logic 1.138ns (22.144%)  route 4.001ns (77.856%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.164 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.850    -0.969    Pong/datapath/clk_out1
    SLICE_X6Y105         FDRE                                         r  Pong/datapath/leftPaddle_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.518    -0.451 f  Pong/datapath/leftPaddle_reg[5]/Q
                         net (fo=24, routed)          1.079     0.628    Pong/datapath/leftPaddle[5]
    SLICE_X2Y105         LUT6 (Prop_lut6_I5_O)        0.124     0.752 r  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=4, routed)           0.543     1.295    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X1Y106         LUT3 (Prop_lut3_I0_O)        0.124     1.419 f  Pong/datapath/leftPaddle[8]_i_3/O
                         net (fo=2, routed)           0.412     1.831    Pong/datapath/leftPaddle[8]_i_3_n_0
    SLICE_X1Y106         LUT5 (Prop_lut5_I1_O)        0.124     1.955 f  Pong/datapath/leftPaddle[9]_i_7/O
                         net (fo=1, routed)           0.263     2.218    Pong/datapath/leftPaddle[9]_i_7_n_0
    SLICE_X1Y106         LUT6 (Prop_lut6_I0_O)        0.124     2.342 f  Pong/datapath/leftPaddle[9]_i_4/O
                         net (fo=9, routed)           0.809     3.151    Pong/datapath/leftPaddle[9]_i_4_n_0
    SLICE_X6Y105         LUT4 (Prop_lut4_I2_O)        0.124     3.275 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.895     4.170    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X2Y108         FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.731    38.164    Pong/datapath/clk_out1
    SLICE_X2Y108         FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
                         clock pessimism              0.554    38.717    
                         clock uncertainty           -0.164    38.554    
    SLICE_X2Y108         FDSE (Setup_fdse_C_CE)      -0.169    38.385    Pong/datapath/leftPaddle_reg[3]
  -------------------------------------------------------------------
                         required time                         38.385    
                         arrival time                          -4.170    
  -------------------------------------------------------------------
                         slack                                 34.214    

Slack (MET) :             34.219ns  (required time - arrival time)
  Source:                 Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/video/vga/Row_Counter/processQ_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 1.126ns (23.470%)  route 3.672ns (76.530%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.640ns = ( 38.085 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.767    -1.052    Pong/datapath/video/vga/Column_Counter/clk_out1
    SLICE_X10Y113        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.534 f  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/Q
                         net (fo=19, routed)          1.018     0.484    Pong/datapath/video/vga/Column_Counter/Q[7]
    SLICE_X10Y115        LUT3 (Prop_lut3_I2_O)        0.153     0.637 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           0.820     1.458    Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0_n_0
    SLICE_X10Y114        LUT5 (Prop_lut5_I2_O)        0.331     1.789 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_1__0/O
                         net (fo=11, routed)          1.335     3.124    Pong/datapath/video/vga/Row_Counter/SR[0]
    SLICE_X11Y109        LUT6 (Prop_lut6_I0_O)        0.124     3.248 r  Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.498     3.746    Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X10Y108        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.652    38.085    Pong/datapath/video/vga/Row_Counter/clk_out1
    SLICE_X10Y108        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[6]/C
                         clock pessimism              0.568    38.652    
                         clock uncertainty           -0.164    38.489    
    SLICE_X10Y108        FDRE (Setup_fdre_C_R)       -0.524    37.965    Pong/datapath/video/vga/Row_Counter/processQ_reg[6]
  -------------------------------------------------------------------
                         required time                         37.965    
                         arrival time                          -3.746    
  -------------------------------------------------------------------
                         slack                                 34.219    

Slack (MET) :             34.219ns  (required time - arrival time)
  Source:                 Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/video/vga/Row_Counter/processQ_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 1.126ns (23.470%)  route 3.672ns (76.530%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.640ns = ( 38.085 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.767    -1.052    Pong/datapath/video/vga/Column_Counter/clk_out1
    SLICE_X10Y113        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.534 f  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/Q
                         net (fo=19, routed)          1.018     0.484    Pong/datapath/video/vga/Column_Counter/Q[7]
    SLICE_X10Y115        LUT3 (Prop_lut3_I2_O)        0.153     0.637 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           0.820     1.458    Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0_n_0
    SLICE_X10Y114        LUT5 (Prop_lut5_I2_O)        0.331     1.789 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_1__0/O
                         net (fo=11, routed)          1.335     3.124    Pong/datapath/video/vga/Row_Counter/SR[0]
    SLICE_X11Y109        LUT6 (Prop_lut6_I0_O)        0.124     3.248 r  Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.498     3.746    Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X10Y108        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.652    38.085    Pong/datapath/video/vga/Row_Counter/clk_out1
    SLICE_X10Y108        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[7]/C
                         clock pessimism              0.568    38.652    
                         clock uncertainty           -0.164    38.489    
    SLICE_X10Y108        FDRE (Setup_fdre_C_R)       -0.524    37.965    Pong/datapath/video/vga/Row_Counter/processQ_reg[7]
  -------------------------------------------------------------------
                         required time                         37.965    
                         arrival time                          -3.746    
  -------------------------------------------------------------------
                         slack                                 34.219    

Slack (MET) :             34.219ns  (required time - arrival time)
  Source:                 Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/video/vga/Row_Counter/processQ_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 1.126ns (23.470%)  route 3.672ns (76.530%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.640ns = ( 38.085 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.767    -1.052    Pong/datapath/video/vga/Column_Counter/clk_out1
    SLICE_X10Y113        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.534 f  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/Q
                         net (fo=19, routed)          1.018     0.484    Pong/datapath/video/vga/Column_Counter/Q[7]
    SLICE_X10Y115        LUT3 (Prop_lut3_I2_O)        0.153     0.637 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           0.820     1.458    Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0_n_0
    SLICE_X10Y114        LUT5 (Prop_lut5_I2_O)        0.331     1.789 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_1__0/O
                         net (fo=11, routed)          1.335     3.124    Pong/datapath/video/vga/Row_Counter/SR[0]
    SLICE_X11Y109        LUT6 (Prop_lut6_I0_O)        0.124     3.248 r  Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.498     3.746    Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X10Y108        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.652    38.085    Pong/datapath/video/vga/Row_Counter/clk_out1
    SLICE_X10Y108        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[8]/C
                         clock pessimism              0.568    38.652    
                         clock uncertainty           -0.164    38.489    
    SLICE_X10Y108        FDRE (Setup_fdre_C_R)       -0.524    37.965    Pong/datapath/video/vga/Row_Counter/processQ_reg[8]
  -------------------------------------------------------------------
                         required time                         37.965    
                         arrival time                          -3.746    
  -------------------------------------------------------------------
                         slack                                 34.219    

Slack (MET) :             34.219ns  (required time - arrival time)
  Source:                 Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/video/vga/Row_Counter/processQ_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 1.126ns (23.470%)  route 3.672ns (76.530%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.640ns = ( 38.085 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.767    -1.052    Pong/datapath/video/vga/Column_Counter/clk_out1
    SLICE_X10Y113        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.534 f  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/Q
                         net (fo=19, routed)          1.018     0.484    Pong/datapath/video/vga/Column_Counter/Q[7]
    SLICE_X10Y115        LUT3 (Prop_lut3_I2_O)        0.153     0.637 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           0.820     1.458    Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0_n_0
    SLICE_X10Y114        LUT5 (Prop_lut5_I2_O)        0.331     1.789 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_1__0/O
                         net (fo=11, routed)          1.335     3.124    Pong/datapath/video/vga/Row_Counter/SR[0]
    SLICE_X11Y109        LUT6 (Prop_lut6_I0_O)        0.124     3.248 r  Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.498     3.746    Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X10Y108        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.652    38.085    Pong/datapath/video/vga/Row_Counter/clk_out1
    SLICE_X10Y108        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[9]/C
                         clock pessimism              0.568    38.652    
                         clock uncertainty           -0.164    38.489    
    SLICE_X10Y108        FDRE (Setup_fdre_C_R)       -0.524    37.965    Pong/datapath/video/vga/Row_Counter/processQ_reg[9]
  -------------------------------------------------------------------
                         required time                         37.965    
                         arrival time                          -3.746    
  -------------------------------------------------------------------
                         slack                                 34.219    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Right_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/old_NES_Right_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.213ns (58.594%)  route 0.151ns (41.406%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.645    -0.655    Pong/datapath/clk_out1
    SLICE_X2Y121         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_fdre_C_Q)         0.164    -0.491 f  Pong/datapath/NES_wire_Right_reg[3]/Q
                         net (fo=3, routed)           0.151    -0.340    Pong/datapath/NES_wire_Right[3]
    SLICE_X2Y119         LUT1 (Prop_lut1_I0_O)        0.049    -0.291 r  Pong/datapath/old_NES_Right[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    Pong/datapath/NES_activity_Right2[3]
    SLICE_X2Y119         FDRE                                         r  Pong/datapath/old_NES_Right_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.919    -0.895    Pong/datapath/clk_out1
    SLICE_X2Y119         FDRE                                         r  Pong/datapath/old_NES_Right_reg[3]/C
                         clock pessimism              0.256    -0.639    
                         clock uncertainty            0.164    -0.475    
    SLICE_X2Y119         FDRE (Hold_fdre_C_D)         0.131    -0.344    Pong/datapath/old_NES_Right_reg[3]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Right_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_activity_Right_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.133%)  route 0.151ns (41.867%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.645    -0.655    Pong/datapath/clk_out1
    SLICE_X2Y121         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_fdre_C_Q)         0.164    -0.491 f  Pong/datapath/NES_wire_Right_reg[3]/Q
                         net (fo=3, routed)           0.151    -0.340    Pong/datapath/NES_wire_Right[3]
    SLICE_X2Y119         LUT3 (Prop_lut3_I0_O)        0.045    -0.295 r  Pong/datapath/NES_activity_Right[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    Pong/datapath/NES_activity_Right[3]_i_1_n_0
    SLICE_X2Y119         FDRE                                         r  Pong/datapath/NES_activity_Right_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.919    -0.895    Pong/datapath/clk_out1
    SLICE_X2Y119         FDRE                                         r  Pong/datapath/NES_activity_Right_reg[3]/C
                         clock pessimism              0.256    -0.639    
                         clock uncertainty            0.164    -0.475    
    SLICE_X2Y119         FDRE (Hold_fdre_C_D)         0.121    -0.354    Pong/datapath/NES_activity_Right_reg[3]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.023%)  route 0.172ns (54.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.647    -0.653    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X0Y119         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[2]/Q
                         net (fo=3, routed)           0.172    -0.340    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg_n_0_[2]
    SLICE_X0Y118         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.920    -0.894    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X0Y118         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[3]/C
                         clock pessimism              0.256    -0.638    
                         clock uncertainty            0.164    -0.474    
    SLICE_X0Y118         FDRE (Hold_fdre_C_D)         0.070    -0.404    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[3]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.065%)  route 0.165ns (53.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.643    -0.657    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X3Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.141    -0.516 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[9]/Q
                         net (fo=4, routed)           0.165    -0.351    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[9]
    SLICE_X3Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.914    -0.900    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X3Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[10]/C
                         clock pessimism              0.243    -0.657    
                         clock uncertainty            0.164    -0.493    
    SLICE_X3Y123         FDRE (Hold_fdre_C_D)         0.070    -0.423    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[10]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Right_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_wire_Right_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.645    -0.655    Pong/datapath/clk_out1
    SLICE_X2Y121         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_fdre_C_Q)         0.164    -0.491 r  Pong/datapath/NES_wire_Right_reg[3]/Q
                         net (fo=3, routed)           0.149    -0.341    Pong/datapath/NES_wire_Right[3]
    SLICE_X2Y121         LUT4 (Prop_lut4_I3_O)        0.045    -0.296 r  Pong/datapath/NES_wire_Right[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    Pong/datapath/NES_wire_Right[3]_i_1_n_0
    SLICE_X2Y121         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.917    -0.897    Pong/datapath/clk_out1
    SLICE_X2Y121         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[3]/C
                         clock pessimism              0.242    -0.655    
                         clock uncertainty            0.164    -0.491    
    SLICE_X2Y121         FDRE (Hold_fdre_C_D)         0.121    -0.370    Pong/datapath/NES_wire_Right_reg[3]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Pong/datapath/video/vga/Column_Counter/processQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/video/vga/Column_Counter/processQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.080%)  route 0.151ns (41.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.622    -0.678    Pong/datapath/video/vga/Column_Counter/clk_out1
    SLICE_X10Y116        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.514 r  Pong/datapath/video/vga/Column_Counter/processQ_reg[5]/Q
                         net (fo=15, routed)          0.151    -0.363    Pong/datapath/video/vga/Column_Counter/Q[5]
    SLICE_X10Y116        LUT6 (Prop_lut6_I0_O)        0.045    -0.318 r  Pong/datapath/video/vga/Column_Counter/processQ[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.318    Pong/datapath/video/vga/Column_Counter/p_0_in__0[5]
    SLICE_X10Y116        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.892    -0.922    Pong/datapath/video/vga/Column_Counter/clk_out1
    SLICE_X10Y116        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[5]/C
                         clock pessimism              0.244    -0.678    
                         clock uncertainty            0.164    -0.514    
    SLICE_X10Y116        FDRE (Hold_fdre_C_D)         0.121    -0.393    Pong/datapath/video/vga/Column_Counter/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.164ns (52.721%)  route 0.147ns (47.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.649    -0.651    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X2Y117         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/Q
                         net (fo=5, routed)           0.147    -0.340    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg_n_0_[11]
    SLICE_X3Y118         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.920    -0.894    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X3Y118         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[12]/C
                         clock pessimism              0.256    -0.638    
                         clock uncertainty            0.164    -0.474    
    SLICE_X3Y118         FDRE (Hold_fdre_C_D)         0.057    -0.417    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[12]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 Pong/datapath/rightPaddle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.227ns (68.081%)  route 0.106ns (31.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.651    -0.649    Pong/datapath/clk_out1
    SLICE_X0Y115         FDRE                                         r  Pong/datapath/rightPaddle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.128    -0.521 r  Pong/datapath/rightPaddle_reg[1]/Q
                         net (fo=35, routed)          0.106    -0.414    Pong/datapath/rightPaddle[1]
    SLICE_X0Y115         LUT6 (Prop_lut6_I3_O)        0.099    -0.315 r  Pong/datapath/rightPaddle[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    Pong/datapath/rightPaddle[2]_i_1_n_0
    SLICE_X0Y115         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.923    -0.891    Pong/datapath/clk_out1
    SLICE_X0Y115         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/C
                         clock pessimism              0.242    -0.649    
                         clock uncertainty            0.164    -0.485    
    SLICE_X0Y115         FDSE (Hold_fdse_C_D)         0.092    -0.393    Pong/datapath/rightPaddle_reg[2]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.164ns (52.350%)  route 0.149ns (47.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.645    -0.655    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X2Y122         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.164    -0.491 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[18]/Q
                         net (fo=3, routed)           0.149    -0.342    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[18]
    SLICE_X3Y122         FDSE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.916    -0.898    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X3Y122         FDSE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]/C
                         clock pessimism              0.256    -0.642    
                         clock uncertainty            0.164    -0.478    
    SLICE_X3Y122         FDSE (Hold_fdse_C_D)         0.057    -0.421    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_left/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_left/processQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.557%)  route 0.155ns (45.443%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.642    -0.658    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X1Y125         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  Pong/datapath/NES_counter_left/processQ_reg[0]/Q
                         net (fo=8, routed)           0.155    -0.362    Pong/datapath/NES_counter_left/processQ_reg_n_0_[0]
    SLICE_X1Y125         LUT6 (Prop_lut6_I5_O)        0.045    -0.317 r  Pong/datapath/NES_counter_left/processQ[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.317    Pong/datapath/NES_counter_left/p_0_in__2[5]
    SLICE_X1Y125         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.913    -0.901    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X1Y125         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[5]/C
                         clock pessimism              0.243    -0.658    
                         clock uncertainty            0.164    -0.494    
    SLICE_X1Y125         FDRE (Hold_fdre_C_D)         0.092    -0.402    Pong/datapath/NES_counter_left/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.085    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.794ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.794ns  (required time - arrival time)
  Source:                 Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/video/vga/Row_Counter/processQ_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.221ns  (logic 1.126ns (21.566%)  route 4.095ns (78.434%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.641ns = ( 38.084 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.767    -1.052    Pong/datapath/video/vga/Column_Counter/clk_out1
    SLICE_X10Y113        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.534 f  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/Q
                         net (fo=19, routed)          1.018     0.484    Pong/datapath/video/vga/Column_Counter/Q[7]
    SLICE_X10Y115        LUT3 (Prop_lut3_I2_O)        0.153     0.637 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           0.820     1.458    Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0_n_0
    SLICE_X10Y114        LUT5 (Prop_lut5_I2_O)        0.331     1.789 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_1__0/O
                         net (fo=11, routed)          1.335     3.124    Pong/datapath/video/vga/Row_Counter/SR[0]
    SLICE_X11Y109        LUT6 (Prop_lut6_I0_O)        0.124     3.248 r  Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.922     4.169    Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X10Y109        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.651    38.084    Pong/datapath/video/vga/Row_Counter/clk_out1
    SLICE_X10Y109        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[3]/C
                         clock pessimism              0.568    38.651    
                         clock uncertainty           -0.164    38.488    
    SLICE_X10Y109        FDRE (Setup_fdre_C_R)       -0.524    37.964    Pong/datapath/video/vga/Row_Counter/processQ_reg[3]
  -------------------------------------------------------------------
                         required time                         37.964    
                         arrival time                          -4.169    
  -------------------------------------------------------------------
                         slack                                 33.794    

Slack (MET) :             33.794ns  (required time - arrival time)
  Source:                 Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/video/vga/Row_Counter/processQ_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.221ns  (logic 1.126ns (21.566%)  route 4.095ns (78.434%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.641ns = ( 38.084 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.767    -1.052    Pong/datapath/video/vga/Column_Counter/clk_out1
    SLICE_X10Y113        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.534 f  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/Q
                         net (fo=19, routed)          1.018     0.484    Pong/datapath/video/vga/Column_Counter/Q[7]
    SLICE_X10Y115        LUT3 (Prop_lut3_I2_O)        0.153     0.637 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           0.820     1.458    Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0_n_0
    SLICE_X10Y114        LUT5 (Prop_lut5_I2_O)        0.331     1.789 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_1__0/O
                         net (fo=11, routed)          1.335     3.124    Pong/datapath/video/vga/Row_Counter/SR[0]
    SLICE_X11Y109        LUT6 (Prop_lut6_I0_O)        0.124     3.248 r  Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.922     4.169    Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X10Y109        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.651    38.084    Pong/datapath/video/vga/Row_Counter/clk_out1
    SLICE_X10Y109        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[4]/C
                         clock pessimism              0.568    38.651    
                         clock uncertainty           -0.164    38.488    
    SLICE_X10Y109        FDRE (Setup_fdre_C_R)       -0.524    37.964    Pong/datapath/video/vga/Row_Counter/processQ_reg[4]
  -------------------------------------------------------------------
                         required time                         37.964    
                         arrival time                          -4.169    
  -------------------------------------------------------------------
                         slack                                 33.794    

Slack (MET) :             33.889ns  (required time - arrival time)
  Source:                 Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/video/vga/Row_Counter/processQ_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.221ns  (logic 1.126ns (21.566%)  route 4.095ns (78.434%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.641ns = ( 38.084 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.767    -1.052    Pong/datapath/video/vga/Column_Counter/clk_out1
    SLICE_X10Y113        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.534 f  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/Q
                         net (fo=19, routed)          1.018     0.484    Pong/datapath/video/vga/Column_Counter/Q[7]
    SLICE_X10Y115        LUT3 (Prop_lut3_I2_O)        0.153     0.637 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           0.820     1.458    Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0_n_0
    SLICE_X10Y114        LUT5 (Prop_lut5_I2_O)        0.331     1.789 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_1__0/O
                         net (fo=11, routed)          1.335     3.124    Pong/datapath/video/vga/Row_Counter/SR[0]
    SLICE_X11Y109        LUT6 (Prop_lut6_I0_O)        0.124     3.248 r  Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.922     4.169    Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X11Y109        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.651    38.084    Pong/datapath/video/vga/Row_Counter/clk_out1
    SLICE_X11Y109        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[1]/C
                         clock pessimism              0.568    38.651    
                         clock uncertainty           -0.164    38.488    
    SLICE_X11Y109        FDRE (Setup_fdre_C_R)       -0.429    38.059    Pong/datapath/video/vga/Row_Counter/processQ_reg[1]
  -------------------------------------------------------------------
                         required time                         38.059    
                         arrival time                          -4.169    
  -------------------------------------------------------------------
                         slack                                 33.889    

Slack (MET) :             33.889ns  (required time - arrival time)
  Source:                 Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/video/vga/Row_Counter/processQ_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.221ns  (logic 1.126ns (21.566%)  route 4.095ns (78.434%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.641ns = ( 38.084 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.767    -1.052    Pong/datapath/video/vga/Column_Counter/clk_out1
    SLICE_X10Y113        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.534 f  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/Q
                         net (fo=19, routed)          1.018     0.484    Pong/datapath/video/vga/Column_Counter/Q[7]
    SLICE_X10Y115        LUT3 (Prop_lut3_I2_O)        0.153     0.637 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           0.820     1.458    Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0_n_0
    SLICE_X10Y114        LUT5 (Prop_lut5_I2_O)        0.331     1.789 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_1__0/O
                         net (fo=11, routed)          1.335     3.124    Pong/datapath/video/vga/Row_Counter/SR[0]
    SLICE_X11Y109        LUT6 (Prop_lut6_I0_O)        0.124     3.248 r  Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.922     4.169    Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X11Y109        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.651    38.084    Pong/datapath/video/vga/Row_Counter/clk_out1
    SLICE_X11Y109        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[5]/C
                         clock pessimism              0.568    38.651    
                         clock uncertainty           -0.164    38.488    
    SLICE_X11Y109        FDRE (Setup_fdre_C_R)       -0.429    38.059    Pong/datapath/video/vga/Row_Counter/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                         38.059    
                         arrival time                          -4.169    
  -------------------------------------------------------------------
                         slack                                 33.889    

Slack (MET) :             33.908ns  (required time - arrival time)
  Source:                 Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/video/vga/Row_Counter/processQ_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 1.126ns (22.101%)  route 3.969ns (77.899%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.640ns = ( 38.085 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.767    -1.052    Pong/datapath/video/vga/Column_Counter/clk_out1
    SLICE_X10Y113        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.534 f  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/Q
                         net (fo=19, routed)          1.018     0.484    Pong/datapath/video/vga/Column_Counter/Q[7]
    SLICE_X10Y115        LUT3 (Prop_lut3_I2_O)        0.153     0.637 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           0.820     1.458    Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0_n_0
    SLICE_X10Y114        LUT5 (Prop_lut5_I2_O)        0.331     1.789 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_1__0/O
                         net (fo=11, routed)          1.335     3.124    Pong/datapath/video/vga/Row_Counter/SR[0]
    SLICE_X11Y109        LUT6 (Prop_lut6_I0_O)        0.124     3.248 r  Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.795     4.043    Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X12Y108        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.652    38.085    Pong/datapath/video/vga/Row_Counter/clk_out1
    SLICE_X12Y108        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[0]/C
                         clock pessimism              0.554    38.638    
                         clock uncertainty           -0.164    38.475    
    SLICE_X12Y108        FDRE (Setup_fdre_C_R)       -0.524    37.951    Pong/datapath/video/vga/Row_Counter/processQ_reg[0]
  -------------------------------------------------------------------
                         required time                         37.951    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                 33.908    

Slack (MET) :             34.214ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.139ns  (logic 1.138ns (22.144%)  route 4.001ns (77.856%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.164 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.850    -0.969    Pong/datapath/clk_out1
    SLICE_X6Y105         FDRE                                         r  Pong/datapath/leftPaddle_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.518    -0.451 f  Pong/datapath/leftPaddle_reg[5]/Q
                         net (fo=24, routed)          1.079     0.628    Pong/datapath/leftPaddle[5]
    SLICE_X2Y105         LUT6 (Prop_lut6_I5_O)        0.124     0.752 r  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=4, routed)           0.543     1.295    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X1Y106         LUT3 (Prop_lut3_I0_O)        0.124     1.419 f  Pong/datapath/leftPaddle[8]_i_3/O
                         net (fo=2, routed)           0.412     1.831    Pong/datapath/leftPaddle[8]_i_3_n_0
    SLICE_X1Y106         LUT5 (Prop_lut5_I1_O)        0.124     1.955 f  Pong/datapath/leftPaddle[9]_i_7/O
                         net (fo=1, routed)           0.263     2.218    Pong/datapath/leftPaddle[9]_i_7_n_0
    SLICE_X1Y106         LUT6 (Prop_lut6_I0_O)        0.124     2.342 f  Pong/datapath/leftPaddle[9]_i_4/O
                         net (fo=9, routed)           0.809     3.151    Pong/datapath/leftPaddle[9]_i_4_n_0
    SLICE_X6Y105         LUT4 (Prop_lut4_I2_O)        0.124     3.275 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.895     4.170    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X2Y108         FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.731    38.164    Pong/datapath/clk_out1
    SLICE_X2Y108         FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
                         clock pessimism              0.554    38.717    
                         clock uncertainty           -0.164    38.554    
    SLICE_X2Y108         FDSE (Setup_fdse_C_CE)      -0.169    38.385    Pong/datapath/leftPaddle_reg[3]
  -------------------------------------------------------------------
                         required time                         38.385    
                         arrival time                          -4.170    
  -------------------------------------------------------------------
                         slack                                 34.214    

Slack (MET) :             34.219ns  (required time - arrival time)
  Source:                 Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/video/vga/Row_Counter/processQ_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 1.126ns (23.470%)  route 3.672ns (76.530%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.640ns = ( 38.085 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.767    -1.052    Pong/datapath/video/vga/Column_Counter/clk_out1
    SLICE_X10Y113        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.534 f  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/Q
                         net (fo=19, routed)          1.018     0.484    Pong/datapath/video/vga/Column_Counter/Q[7]
    SLICE_X10Y115        LUT3 (Prop_lut3_I2_O)        0.153     0.637 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           0.820     1.458    Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0_n_0
    SLICE_X10Y114        LUT5 (Prop_lut5_I2_O)        0.331     1.789 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_1__0/O
                         net (fo=11, routed)          1.335     3.124    Pong/datapath/video/vga/Row_Counter/SR[0]
    SLICE_X11Y109        LUT6 (Prop_lut6_I0_O)        0.124     3.248 r  Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.498     3.746    Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X10Y108        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.652    38.085    Pong/datapath/video/vga/Row_Counter/clk_out1
    SLICE_X10Y108        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[6]/C
                         clock pessimism              0.568    38.652    
                         clock uncertainty           -0.164    38.489    
    SLICE_X10Y108        FDRE (Setup_fdre_C_R)       -0.524    37.965    Pong/datapath/video/vga/Row_Counter/processQ_reg[6]
  -------------------------------------------------------------------
                         required time                         37.965    
                         arrival time                          -3.746    
  -------------------------------------------------------------------
                         slack                                 34.219    

Slack (MET) :             34.219ns  (required time - arrival time)
  Source:                 Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/video/vga/Row_Counter/processQ_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 1.126ns (23.470%)  route 3.672ns (76.530%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.640ns = ( 38.085 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.767    -1.052    Pong/datapath/video/vga/Column_Counter/clk_out1
    SLICE_X10Y113        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.534 f  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/Q
                         net (fo=19, routed)          1.018     0.484    Pong/datapath/video/vga/Column_Counter/Q[7]
    SLICE_X10Y115        LUT3 (Prop_lut3_I2_O)        0.153     0.637 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           0.820     1.458    Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0_n_0
    SLICE_X10Y114        LUT5 (Prop_lut5_I2_O)        0.331     1.789 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_1__0/O
                         net (fo=11, routed)          1.335     3.124    Pong/datapath/video/vga/Row_Counter/SR[0]
    SLICE_X11Y109        LUT6 (Prop_lut6_I0_O)        0.124     3.248 r  Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.498     3.746    Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X10Y108        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.652    38.085    Pong/datapath/video/vga/Row_Counter/clk_out1
    SLICE_X10Y108        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[7]/C
                         clock pessimism              0.568    38.652    
                         clock uncertainty           -0.164    38.489    
    SLICE_X10Y108        FDRE (Setup_fdre_C_R)       -0.524    37.965    Pong/datapath/video/vga/Row_Counter/processQ_reg[7]
  -------------------------------------------------------------------
                         required time                         37.965    
                         arrival time                          -3.746    
  -------------------------------------------------------------------
                         slack                                 34.219    

Slack (MET) :             34.219ns  (required time - arrival time)
  Source:                 Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/video/vga/Row_Counter/processQ_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 1.126ns (23.470%)  route 3.672ns (76.530%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.640ns = ( 38.085 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.767    -1.052    Pong/datapath/video/vga/Column_Counter/clk_out1
    SLICE_X10Y113        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.534 f  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/Q
                         net (fo=19, routed)          1.018     0.484    Pong/datapath/video/vga/Column_Counter/Q[7]
    SLICE_X10Y115        LUT3 (Prop_lut3_I2_O)        0.153     0.637 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           0.820     1.458    Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0_n_0
    SLICE_X10Y114        LUT5 (Prop_lut5_I2_O)        0.331     1.789 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_1__0/O
                         net (fo=11, routed)          1.335     3.124    Pong/datapath/video/vga/Row_Counter/SR[0]
    SLICE_X11Y109        LUT6 (Prop_lut6_I0_O)        0.124     3.248 r  Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.498     3.746    Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X10Y108        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.652    38.085    Pong/datapath/video/vga/Row_Counter/clk_out1
    SLICE_X10Y108        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[8]/C
                         clock pessimism              0.568    38.652    
                         clock uncertainty           -0.164    38.489    
    SLICE_X10Y108        FDRE (Setup_fdre_C_R)       -0.524    37.965    Pong/datapath/video/vga/Row_Counter/processQ_reg[8]
  -------------------------------------------------------------------
                         required time                         37.965    
                         arrival time                          -3.746    
  -------------------------------------------------------------------
                         slack                                 34.219    

Slack (MET) :             34.219ns  (required time - arrival time)
  Source:                 Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/video/vga/Row_Counter/processQ_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 1.126ns (23.470%)  route 3.672ns (76.530%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.640ns = ( 38.085 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.767    -1.052    Pong/datapath/video/vga/Column_Counter/clk_out1
    SLICE_X10Y113        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.534 f  Pong/datapath/video/vga/Column_Counter/processQ_reg[7]/Q
                         net (fo=19, routed)          1.018     0.484    Pong/datapath/video/vga/Column_Counter/Q[7]
    SLICE_X10Y115        LUT3 (Prop_lut3_I2_O)        0.153     0.637 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           0.820     1.458    Pong/datapath/video/vga/Column_Counter/processQ[9]_i_4__0_n_0
    SLICE_X10Y114        LUT5 (Prop_lut5_I2_O)        0.331     1.789 r  Pong/datapath/video/vga/Column_Counter/processQ[9]_i_1__0/O
                         net (fo=11, routed)          1.335     3.124    Pong/datapath/video/vga/Row_Counter/SR[0]
    SLICE_X11Y109        LUT6 (Prop_lut6_I0_O)        0.124     3.248 r  Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.498     3.746    Pong/datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X10Y108        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.652    38.085    Pong/datapath/video/vga/Row_Counter/clk_out1
    SLICE_X10Y108        FDRE                                         r  Pong/datapath/video/vga/Row_Counter/processQ_reg[9]/C
                         clock pessimism              0.568    38.652    
                         clock uncertainty           -0.164    38.489    
    SLICE_X10Y108        FDRE (Setup_fdre_C_R)       -0.524    37.965    Pong/datapath/video/vga/Row_Counter/processQ_reg[9]
  -------------------------------------------------------------------
                         required time                         37.965    
                         arrival time                          -3.746    
  -------------------------------------------------------------------
                         slack                                 34.219    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Right_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/old_NES_Right_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.213ns (58.594%)  route 0.151ns (41.406%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.645    -0.655    Pong/datapath/clk_out1
    SLICE_X2Y121         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_fdre_C_Q)         0.164    -0.491 f  Pong/datapath/NES_wire_Right_reg[3]/Q
                         net (fo=3, routed)           0.151    -0.340    Pong/datapath/NES_wire_Right[3]
    SLICE_X2Y119         LUT1 (Prop_lut1_I0_O)        0.049    -0.291 r  Pong/datapath/old_NES_Right[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    Pong/datapath/NES_activity_Right2[3]
    SLICE_X2Y119         FDRE                                         r  Pong/datapath/old_NES_Right_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.919    -0.895    Pong/datapath/clk_out1
    SLICE_X2Y119         FDRE                                         r  Pong/datapath/old_NES_Right_reg[3]/C
                         clock pessimism              0.256    -0.639    
                         clock uncertainty            0.164    -0.475    
    SLICE_X2Y119         FDRE (Hold_fdre_C_D)         0.131    -0.344    Pong/datapath/old_NES_Right_reg[3]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Right_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_activity_Right_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.133%)  route 0.151ns (41.867%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.645    -0.655    Pong/datapath/clk_out1
    SLICE_X2Y121         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_fdre_C_Q)         0.164    -0.491 f  Pong/datapath/NES_wire_Right_reg[3]/Q
                         net (fo=3, routed)           0.151    -0.340    Pong/datapath/NES_wire_Right[3]
    SLICE_X2Y119         LUT3 (Prop_lut3_I0_O)        0.045    -0.295 r  Pong/datapath/NES_activity_Right[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    Pong/datapath/NES_activity_Right[3]_i_1_n_0
    SLICE_X2Y119         FDRE                                         r  Pong/datapath/NES_activity_Right_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.919    -0.895    Pong/datapath/clk_out1
    SLICE_X2Y119         FDRE                                         r  Pong/datapath/NES_activity_Right_reg[3]/C
                         clock pessimism              0.256    -0.639    
                         clock uncertainty            0.164    -0.475    
    SLICE_X2Y119         FDRE (Hold_fdre_C_D)         0.121    -0.354    Pong/datapath/NES_activity_Right_reg[3]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.023%)  route 0.172ns (54.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.647    -0.653    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X0Y119         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[2]/Q
                         net (fo=3, routed)           0.172    -0.340    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg_n_0_[2]
    SLICE_X0Y118         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.920    -0.894    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X0Y118         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[3]/C
                         clock pessimism              0.256    -0.638    
                         clock uncertainty            0.164    -0.474    
    SLICE_X0Y118         FDRE (Hold_fdre_C_D)         0.070    -0.404    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[3]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.065%)  route 0.165ns (53.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.643    -0.657    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X3Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.141    -0.516 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[9]/Q
                         net (fo=4, routed)           0.165    -0.351    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[9]
    SLICE_X3Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.914    -0.900    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X3Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[10]/C
                         clock pessimism              0.243    -0.657    
                         clock uncertainty            0.164    -0.493    
    SLICE_X3Y123         FDRE (Hold_fdre_C_D)         0.070    -0.423    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[10]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Right_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_wire_Right_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.645    -0.655    Pong/datapath/clk_out1
    SLICE_X2Y121         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_fdre_C_Q)         0.164    -0.491 r  Pong/datapath/NES_wire_Right_reg[3]/Q
                         net (fo=3, routed)           0.149    -0.341    Pong/datapath/NES_wire_Right[3]
    SLICE_X2Y121         LUT4 (Prop_lut4_I3_O)        0.045    -0.296 r  Pong/datapath/NES_wire_Right[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    Pong/datapath/NES_wire_Right[3]_i_1_n_0
    SLICE_X2Y121         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.917    -0.897    Pong/datapath/clk_out1
    SLICE_X2Y121         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[3]/C
                         clock pessimism              0.242    -0.655    
                         clock uncertainty            0.164    -0.491    
    SLICE_X2Y121         FDRE (Hold_fdre_C_D)         0.121    -0.370    Pong/datapath/NES_wire_Right_reg[3]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Pong/datapath/video/vga/Column_Counter/processQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/video/vga/Column_Counter/processQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.080%)  route 0.151ns (41.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.622    -0.678    Pong/datapath/video/vga/Column_Counter/clk_out1
    SLICE_X10Y116        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.514 r  Pong/datapath/video/vga/Column_Counter/processQ_reg[5]/Q
                         net (fo=15, routed)          0.151    -0.363    Pong/datapath/video/vga/Column_Counter/Q[5]
    SLICE_X10Y116        LUT6 (Prop_lut6_I0_O)        0.045    -0.318 r  Pong/datapath/video/vga/Column_Counter/processQ[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.318    Pong/datapath/video/vga/Column_Counter/p_0_in__0[5]
    SLICE_X10Y116        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.892    -0.922    Pong/datapath/video/vga/Column_Counter/clk_out1
    SLICE_X10Y116        FDRE                                         r  Pong/datapath/video/vga/Column_Counter/processQ_reg[5]/C
                         clock pessimism              0.244    -0.678    
                         clock uncertainty            0.164    -0.514    
    SLICE_X10Y116        FDRE (Hold_fdre_C_D)         0.121    -0.393    Pong/datapath/video/vga/Column_Counter/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.164ns (52.721%)  route 0.147ns (47.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.649    -0.651    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X2Y117         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/Q
                         net (fo=5, routed)           0.147    -0.340    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg_n_0_[11]
    SLICE_X3Y118         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.920    -0.894    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X3Y118         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[12]/C
                         clock pessimism              0.256    -0.638    
                         clock uncertainty            0.164    -0.474    
    SLICE_X3Y118         FDRE (Hold_fdre_C_D)         0.057    -0.417    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[12]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 Pong/datapath/rightPaddle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.227ns (68.081%)  route 0.106ns (31.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.651    -0.649    Pong/datapath/clk_out1
    SLICE_X0Y115         FDRE                                         r  Pong/datapath/rightPaddle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.128    -0.521 r  Pong/datapath/rightPaddle_reg[1]/Q
                         net (fo=35, routed)          0.106    -0.414    Pong/datapath/rightPaddle[1]
    SLICE_X0Y115         LUT6 (Prop_lut6_I3_O)        0.099    -0.315 r  Pong/datapath/rightPaddle[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    Pong/datapath/rightPaddle[2]_i_1_n_0
    SLICE_X0Y115         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.923    -0.891    Pong/datapath/clk_out1
    SLICE_X0Y115         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/C
                         clock pessimism              0.242    -0.649    
                         clock uncertainty            0.164    -0.485    
    SLICE_X0Y115         FDSE (Hold_fdse_C_D)         0.092    -0.393    Pong/datapath/rightPaddle_reg[2]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.164ns (52.350%)  route 0.149ns (47.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.645    -0.655    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X2Y122         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.164    -0.491 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[18]/Q
                         net (fo=3, routed)           0.149    -0.342    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[18]
    SLICE_X3Y122         FDSE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.916    -0.898    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X3Y122         FDSE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]/C
                         clock pessimism              0.256    -0.642    
                         clock uncertainty            0.164    -0.478    
    SLICE_X3Y122         FDSE (Hold_fdse_C_D)         0.057    -0.421    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_left/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_left/processQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.557%)  route 0.155ns (45.443%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.642    -0.658    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X1Y125         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  Pong/datapath/NES_counter_left/processQ_reg[0]/Q
                         net (fo=8, routed)           0.155    -0.362    Pong/datapath/NES_counter_left/processQ_reg_n_0_[0]
    SLICE_X1Y125         LUT6 (Prop_lut6_I5_O)        0.045    -0.317 r  Pong/datapath/NES_counter_left/processQ[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.317    Pong/datapath/NES_counter_left/p_0_in__2[5]
    SLICE_X1Y125         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.913    -0.901    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X1Y125         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[5]/C
                         clock pessimism              0.243    -0.658    
                         clock uncertainty            0.164    -0.494    
    SLICE_X1Y125         FDRE (Hold_fdre_C_D)         0.092    -0.402    Pong/datapath/NES_counter_left/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.085    





