module TB_TOP();
	logic clk;
	logic rst;
	logic start;
	
	TEXT_PROCESSOR_TOP top(.clk(clk), .reset(rst), .start(start));
	

	initial begin
		rst <= 1; # 22; rst <= 0;
		start <= 0; # 3; start <= 1;
	end
	
	// generate clock to sequence tests
	always
	begin
		clk <= 1; # 5; clk <= 0; # 5;
	end
	
	// check that 7 gets written to address 0x64	
	// at end of program
	always @(negedge clk)
	begin
		if(MemWrite) begin

		end
	end
		
endmodule