I 000049 55 1280          1525448107702 ALU_MIPS
(_unit VHDL (alu 0 4(alu_mips 0 12))
	(_version vc1)
	(_time 1525448107703 2018.05.04 18:35:07)
	(_source (\./../src/ALU_16.vhd\))
	(_code 1a48131d184c4b0c1b4a59414e1c1b1c491d1f1c1b)
	(_entity
		(_time 1525448070938)
	)
	(_object
		(_generic (_int n ~extstd.standard.POSITIVE 0 5 \16\ (_entity((i 16)))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 0 i 0)))))
		(_port (_int A ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7(_entity(_in))))
		(_port (_int B ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_port (_int Operation ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 1 i 0)))))
		(_port (_int C ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9(_entity(_out))))
		(_type (_int ALU_OP 0 13(_enum1 add_op and_op (_to i 0 i 1))))
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . ALU_MIPS 2 -1)
)
I 000049 55 1280          1525448144963 ALU_MIPS
(_unit VHDL (alu 0 4(alu_mips 0 12))
	(_version vc1)
	(_time 1525448144964 2018.05.04 18:35:44)
	(_source (\./../src/ALU_16.vhd\))
	(_code afafa7f8aaf9feb9aeffecf4fba9aea9fca8aaa9ae)
	(_entity
		(_time 1525448070938)
	)
	(_object
		(_generic (_int n ~extstd.standard.POSITIVE 0 5 \16\ (_entity((i 16)))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 0 i 0)))))
		(_port (_int A ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7(_entity(_in))))
		(_port (_int B ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_port (_int Operation ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 1 i 0)))))
		(_port (_int C ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9(_entity(_out))))
		(_type (_int ALU_OP 0 13(_enum1 add_op and_op (_to i 0 i 1))))
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . ALU_MIPS 2 -1)
)
I 000041 55 328 1525448499320 mips_types
(_unit VHDL (mips_types 0 1)
	(_version vc1)
	(_time 1525448499321 2018.05.04 18:41:39)
	(_source (\./../src/MIPS_Types.vhd\))
	(_code e3b1b6b0e9b5b7f4e0e5a5b8b6e4eae4e3e5e6e4e0)
	(_object
		(_type (_int ALU_Op 0 2(_enum1 and_op add_op addu_op sub_op cas_op shl_op shr_op (_to i 0 i 6))))
	)
	(_use (std(standard)))
)
I 000049 55 1173          1525448543871 ALU_MIPS
(_unit VHDL (alu 0 5(alu_mips 0 13))
	(_version vc1)
	(_time 1525448543872 2018.05.04 18:42:23)
	(_source (\./../src/ALU_16.vhd\))
	(_code dedf898cd8888fc8ded89d858ad8dfd88dd9dbd8df)
	(_entity
		(_time 1525448543869)
	)
	(_object
		(_generic (_int n ~extstd.standard.POSITIVE 0 6 \16\ (_entity((i 16)))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 0 i 0)))))
		(_port (_int A ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8(_entity(_in))))
		(_port (_int B ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8(_entity(_in))))
		(_port (_int Operation ~extmips_16.MIPS_Types.ALU_Op 0 9(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 1 i 0)))))
		(_port (_int C ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_entity(_out))))
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_Op (2 ALU_Op)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types)))
	(_model . ALU_MIPS 2 -1)
)
I 000049 55 1173          1525448612302 ALU_MIPS
(_unit VHDL (alu 0 5(alu_mips 0 13))
	(_version vc1)
	(_time 1525448612303 2018.05.04 18:43:32)
	(_source (\./../src/ALU_16.vhd\))
	(_code 333d60366365622532637068673532356034363532)
	(_entity
		(_time 1525448543868)
	)
	(_object
		(_generic (_int n ~extstd.standard.POSITIVE 0 6 \16\ (_entity((i 16)))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 0 i 0)))))
		(_port (_int A ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8(_entity(_in))))
		(_port (_int B ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8(_entity(_in))))
		(_port (_int Operation ~extmips_16.MIPS_Types.ALU_Op 0 9(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 1 i 0)))))
		(_port (_int C ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 10(_entity(_out))))
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_Op (2 ALU_Op)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types)))
	(_model . ALU_MIPS 2 -1)
)
I 000049 55 1304          1525449594207 ALU_MIPS
(_unit VHDL (alu 0 6(alu_mips 0 14))
	(_version vc1)
	(_time 1525449594208 2018.05.04 18:59:54)
	(_source (\./../src/ALU_16.vhd\))
	(_code c1cfc694939790d7c1c7829a95c7c0c792c6c4c7c0)
	(_entity
		(_time 1525449451615)
	)
	(_object
		(_generic (_int n ~extstd.standard.POSITIVE 0 7 \16\ (_entity((i 16)))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 9(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 1 i 0)))))
		(_port (_int A ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 9(_entity(_in))))
		(_port (_int B ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 9(_entity(_in))))
		(_port (_int Operation ~extmips_16.MIPS_Types.ALU_Op 0 10(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 2 i 0)))))
		(_port (_int C ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_entity(_out))))
		(_process
			(line__16(_architecture 0 0 16(_assignment (_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_Op (2 ALU_Op)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_MIPS 3 -1)
)
I 000041 55 671 1525450404870 mips_types
(_unit VHDL (mips_types 0 4(mips_types 0 9))
	(_version vc1)
	(_time 1525450404873 2018.05.04 19:13:24)
	(_source (\./../src/MIPS_Types.vhd\))
	(_code 73202272792527647177352826747a747375767470)
	(_entity
		(_time 1525450404870)
	)
	(_object
		(_type (_int ALU_Op 0 5(_enum1 and_op add_op addu_op sub_op cas_op shl_op shr_op (_to i 0 i 6))))
		(_subprogram
			(_int MAX 0 0 10(_entity(_function)))
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . MIPS_Types 1 -1)
)
I 000049 55 1606          1525450477369 ALU_MIPS
(_unit VHDL (alu 0 7(alu_mips 0 15))
	(_version vc1)
	(_time 1525450477370 2018.05.04 19:14:37)
	(_source (\./../src/ALU_16.vhd\))
	(_code a1a7a0f6f3f7f0b7a1afe2faf5a7a0a7f2a6a4a7a0)
	(_entity
		(_time 1525450409439)
	)
	(_object
		(_generic (_int n ~extstd.standard.POSITIVE 0 8 \16\ (_entity((i 16)))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 1 i 0)))))
		(_port (_int A ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_entity(_in))))
		(_port (_int B ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_entity(_in))))
		(_port (_int Operation ~extmips_16.MIPS_Types.ALU_Op 0 11(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 2 i 0)))))
		(_port (_int C ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_entity(_out))))
		(_process
			(line__17(_architecture 0 0 17(_assignment (_target(3))(_sensitivity(0)(1)(2))(_monitor))))
		)
		(_subprogram
			(_ext resolved (1 15))
			(_ext MAX (2 0))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_Op (2 ALU_Op)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (0 BIT_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_MIPS 3 -1)
)
I 000049 55 1606          1525450524350 ALU_MIPS
(_unit VHDL (alu 0 7(alu_mips 0 14))
	(_version vc1)
	(_time 1525450524351 2018.05.04 19:15:24)
	(_source (\./../src/ALU_16.vhd\))
	(_code 1d49141a1a4b4c0b1d135e46491b1c1b4e1a181b1c)
	(_entity
		(_time 1525450409439)
	)
	(_object
		(_generic (_int n ~extstd.standard.POSITIVE 0 8 \16\ (_entity((i 16)))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 1 i 0)))))
		(_port (_int A ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_entity(_in))))
		(_port (_int B ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_entity(_in))))
		(_port (_int Operation ~extmips_16.MIPS_Types.ALU_Op 0 11(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 2 i 0)))))
		(_port (_int C ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_entity(_out))))
		(_process
			(line__16(_architecture 0 0 16(_assignment (_target(3))(_sensitivity(0)(1)(2))(_monitor))))
		)
		(_subprogram
			(_ext resolved (1 15))
			(_ext MAX (2 0))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_Op (2 ALU_Op)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (0 BIT_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_MIPS 3 -1)
)
I 000049 55 1606          1525450535843 ALU_MIPS
(_unit VHDL (alu 0 7(alu_mips 0 14))
	(_version vc1)
	(_time 1525450535844 2018.05.04 19:15:35)
	(_source (\./../src/ALU_16.vhd\))
	(_code 06550200535057100608455d520007005501030007)
	(_entity
		(_time 1525450409439)
	)
	(_object
		(_generic (_int n ~extstd.standard.POSITIVE 0 8 \16\ (_entity((i 16)))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 1 i 0)))))
		(_port (_int A ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_entity(_in))))
		(_port (_int B ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_entity(_in))))
		(_port (_int Operation ~extmips_16.MIPS_Types.ALU_Op 0 11(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 2 i 0)))))
		(_port (_int C ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 12(_entity(_out))))
		(_process
			(line__16(_architecture 0 0 16(_assignment (_target(3))(_sensitivity(0)(1)(2))(_monitor))))
		)
		(_subprogram
			(_ext resolved (1 15))
			(_ext MAX (2 0))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_Op (2 ALU_Op)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (0 BIT_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_MIPS 3 -1)
)
I 000041 55 845 1525455051321 mips_types
(_unit VHDL (mips_types 0 4(mips_types 0 11))
	(_version vc1)
	(_time 1525455051324 2018.05.04 20:30:51)
	(_source (\./../src/MIPS_Types.vhd\))
	(_code 9ecb9891c2c8ca899c98d8c5cb9997999e989b999d)
	(_entity
		(_time 1525455051321)
	)
	(_object
		(_type (_int ALU_Op 0 5(_enum1 and_op add_op addu_op sub_op cas_op shl_op shr_op (_to i 0 i 6))))
		(_type (_int BYTE 0 6(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_type (_int WORD 0 7(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_subprogram
			(_int MAX 0 0 12(_entity(_function)))
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . MIPS_Types 1 -1)
)
I 000049 55 775           1525455288835 Inst_Mem
(_unit VHDL (instruction_memory 0 5(inst_mem 0 10))
	(_version vc1)
	(_time 1525455288836 2018.05.04 20:34:48)
	(_source (\./../src/Instruction_Memory.vhd\))
	(_code 66663d66353031716235743d3260656162606f6030)
	(_entity
		(_time 1525455288833)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_port (_int Address ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_entity(_in))))
		(_port (_int Instruction ~extmips_16.MIPS_Types.WORD 0 7(_entity(_out))))
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (1 WORD)))
	)
	(_use (ieee(std_logic_1164))(.(MIPS_Types))(std(standard)))
)
I 000049 55 801           1525455307475 Inst_Mem
(_unit VHDL (instruction_memory 0 6(inst_mem 0 11))
	(_version vc1)
	(_time 1525455307476 2018.05.04 20:35:07)
	(_source (\./../src/Instruction_Memory.vhd\))
	(_code 386c353d656e6f2f3c6a2a636c3e3b3f3c3e313e6e)
	(_entity
		(_time 1525455307473)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_port (_int Address ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_entity(_in))))
		(_port (_int Instruction ~extmips_16.MIPS_Types.WORD 0 8(_entity(_out))))
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (1 WORD)))
	)
	(_use (ieee(std_logic_1164))(.(MIPS_Types))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000041 55 973 1525455709694 mips_types
(_unit VHDL (mips_types 0 4(mips_types 0 13))
	(_version vc1)
	(_time 1525459989541 2018.05.04 21:53:09)
	(_source (\./../src/MIPS_Types.vhd\))
	(_code 8286d38c89d4d6958082c4d9d7858b858284878581)
	(_entity
		(_time 1525455709694)
	)
	(_object
		(_type (_int BYTE 0 5(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_type (_int WORD 0 6(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_type (_int ALU_Op 0 7(_enum1 and_op add_op addu_op sub_op cas_op shl_op shr_op (_to i 0 i 6))))
		(_type (_int MEM_INST 0 8(_array WORD ((_to i 0 i 65535)))))
		(_type (_int MEM_DATA 0 9(_array BYTE ((_to i 0 i 65535)))))
		(_subprogram
			(_int MAX 0 0 14(_entity(_function)))
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . MIPS_Types 1 -1)
)
I 000049 55 955           1525460169748 Inst_Mem
(_unit VHDL (instruction_memory 0 6(inst_mem 0 11))
	(_version vc1)
	(_time 1525460169749 2018.05.04 21:56:09)
	(_source (\./../src/Instruction_Memory.vhd\))
	(_code 76257a77252021617224642d2270757172707f7020)
	(_entity
		(_time 1525460169746)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_port (_int Address ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_entity(_in))))
		(_port (_int Instruction ~extmips_16.MIPS_Types.WORD 0 8(_entity(_out))))
		(_signal (_int Instructions ~extmips_16.MIPS_Types.MEM_INST 0 12(_architecture(_uni))))
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (1 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.MEM_INST (1 MEM_INST)))
	)
	(_use (ieee(std_logic_1164))(.(MIPS_Types))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000049 55 1173          1525460195678 Inst_Mem
(_unit VHDL (instruction_memory 0 6(inst_mem 0 11))
	(_version vc1)
	(_time 1525460195679 2018.05.04 21:56:35)
	(_source (\./../src/Instruction_Memory.vhd\))
	(_code bebce6eabee8e9a9baecace5eab8bdb9bab8b7b8e8)
	(_entity
		(_time 1525460169746)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_port (_int Address ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_entity(_in))))
		(_port (_int Instruction ~extmips_16.MIPS_Types.WORD 0 8(_entity(_out))))
		(_signal (_int Instructions ~extmips_16.MIPS_Types.MEM_INST 0 12(_architecture(_uni))))
		(_process
			(line__14(_architecture 0 0 14(_assignment (_target(1))(_sensitivity(2)(0))(_monitor))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (1 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.MEM_INST (1 MEM_INST)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(.(MIPS_Types))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Inst_Mem 1 -1)
)
I 000049 55 1157          1525460430254 Data_Mem
(_unit VHDL (data_memory 0 6(data_mem 0 12))
	(_version vc1)
	(_time 1525460430255 2018.05.04 22:00:30)
	(_source (\./../src/Data_Memory.vhd\))
	(_code 10424217114640061143564a151615164416461712)
	(_entity
		(_time 1525460430252)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_port (_int Address ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_entity(_in))))
		(_port (_int DataIn ~extmips_16.MIPS_Types.BYTE 0 8(_entity(_in))))
		(_port (_int MemRead ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in))))
		(_port (_int MemWrite ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in))))
		(_port (_int DataOut ~extmips_16.MIPS_Types.BYTE 0 9(_entity(_out))))
		(_signal (_int Data ~extmips_16.MIPS_Types.MEM_DATA 0 13(_architecture(_uni))))
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.BYTE (1 BYTE)))
		(_type (_ext ~extmips_16.MIPS_Types.MEM_DATA (1 MEM_DATA)))
	)
	(_use (ieee(std_logic_1164))(.(MIPS_Types))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000049 55 1400          1525460596288 Data_Mem
(_unit VHDL (data_memory 0 6(data_mem 0 12))
	(_version vc1)
	(_time 1525460596289 2018.05.04 22:03:16)
	(_source (\./../src/Data_Memory.vhd\))
	(_code a0a0a3f7a1f6f0b6a0a3e6faa5a6a5a6f4a6f6a7a2)
	(_entity
		(_time 1525460430251)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_port (_int Address ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_entity(_in))))
		(_port (_int DataIn ~extmips_16.MIPS_Types.BYTE 0 8(_entity(_in))))
		(_port (_int MemRead ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in))))
		(_port (_int MemWrite ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in))))
		(_port (_int DataOut ~extmips_16.MIPS_Types.BYTE 0 9(_entity(_out))))
		(_signal (_int Data ~extmips_16.MIPS_Types.MEM_DATA 0 13(_architecture(_uni))))
		(_process
			(line__15(_architecture 0 0 15(_process (_simple)(_target(5)(4))(_sensitivity(0)(2)(3))(_monitor)(_read(5)(1)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.BYTE (1 BYTE)))
		(_type (_ext ~extmips_16.MIPS_Types.MEM_DATA (1 MEM_DATA)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(.(MIPS_Types))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Data_Mem 1 -1)
)
I 000049 55 1173          1525460671317 Inst_Mem
(_unit VHDL (instruction_memory 0 6(inst_mem 0 11))
	(_version vc1)
	(_time 1525460671318 2018.05.04 22:04:31)
	(_source (\./../src/Instruction_Memory.vhd\))
	(_code bdb3e7e9bcebeaaab9efafe6e9bbbebab9bbb4bbeb)
	(_entity
		(_time 1525460169746)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_port (_int Address ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_entity(_in))))
		(_port (_int Instruction ~extmips_16.MIPS_Types.WORD 0 8(_entity(_out))))
		(_signal (_int Instructions ~extmips_16.MIPS_Types.MEM_INST 0 12(_architecture(_uni))))
		(_process
			(line__14(_architecture 0 0 14(_assignment (_target(1))(_sensitivity(2)(0))(_monitor))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (1 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.MEM_INST (1 MEM_INST)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(.(MIPS_Types))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Inst_Mem 1 -1)
)
I 000042 55 1128 1525460894794 mips_types
(_unit VHDL (mips_types 0 4(mips_types 0 15))
	(_version vc1)
	(_time 1525460894797 2018.05.04 22:08:14)
	(_source (\./../src/MIPS_Types.vhd\))
	(_code acfcfdfbf6faf8bbaeaeeaf7f9aba5abacaaa9abaf)
	(_entity
		(_time 1525460894794)
	)
	(_object
		(_type (_int BYTE 0 5(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_type (_int WORD 0 6(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_type (_int REG_ADDRESS 0 7(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_type (_int ALU_Op 0 8(_enum1 and_op add_op addu_op sub_op cas_op shl_op shr_op (_to i 0 i 6))))
		(_type (_int MEM_INST 0 9(_array WORD ((_to i 0 i 65535)))))
		(_type (_int MEM_DATA 0 10(_array BYTE ((_to i 0 i 65535)))))
		(_type (_int REG_FILE 0 11(_array WORD ((_to i 0 i 7)))))
		(_subprogram
			(_int MAX 0 0 16(_entity(_function)))
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . MIPS_Types 1 -1)
)
I 000055 55 914           1525460905787 MIPS_Registers
(_unit VHDL (register_file 0 6(mips_registers 0 10))
	(_version vc1)
	(_time 1525460905788 2018.05.04 22:08:25)
	(_source (\./../src/Register_File.vhd\))
	(_code a2a7a0f5a5f5f1b4abf1b1f9f7a4a7a5a0a7f4a4a4)
	(_entity
		(_time 1525460905785)
	)
	(_object
		(_port (_int ReadAddress1 ~extmips_16.MIPS_Types.REG_ADDRESS 0 7(_entity(_in))))
		(_port (_int ReadAddress2 ~extmips_16.MIPS_Types.REG_ADDRESS 0 7(_entity(_in))))
		(_signal (_int Registers ~extmips_16.MIPS_Types.REG_FILE 0 11(_architecture(_uni))))
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_ADDRESS (1 REG_ADDRESS)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (1 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (1 REG_FILE)))
	)
	(_use (ieee(std_logic_1164))(.(MIPS_Types))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000055 55 1403          1525461565200 MIPS_Registers
(_unit VHDL (register_file 0 6(mips_registers 0 12))
	(_version vc1)
	(_time 1525461565201 2018.05.04 22:19:25)
	(_source (\./../src/Register_File.vhd\))
	(_code 7b7f797a2c2c286d722a68202e7d7e7c797e2d7d7d)
	(_entity
		(_time 1525461565198)
	)
	(_object
		(_port (_int ReadAddress_1 ~extmips_16.MIPS_Types.REG_ADDRESS 0 7(_entity(_in))))
		(_port (_int ReadAddress_2 ~extmips_16.MIPS_Types.REG_ADDRESS 0 7(_entity(_in))))
		(_port (_int WriteAddress ~extmips_16.MIPS_Types.REG_ADDRESS 0 7(_entity(_in))))
		(_port (_int WriteData ~extmips_16.MIPS_Types.WORD 0 8(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 8(_array ~extieee.std_logic_1164.STD_LOGIC ((_uto i 0 i 2147483647)))))
		(_port (_int RegWrite ~STD_LOGIC_VECTOR~12 0 8(_entity(_in))))
		(_port (_int ReadData_1 ~extmips_16.MIPS_Types.WORD 0 9(_entity(_out))))
		(_port (_int ReadData_2 ~extmips_16.MIPS_Types.WORD 0 9(_entity(_out))))
		(_signal (_int Registers ~extmips_16.MIPS_Types.REG_FILE 0 13(_architecture(_uni))))
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_ADDRESS (1 REG_ADDRESS)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (1 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (1 REG_FILE)))
	)
	(_use (ieee(std_logic_1164))(.(MIPS_Types))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000055 55 1576          1525461756966 MIPS_Registers
(_unit VHDL (register_file 0 6(mips_registers 0 12))
	(_version vc1)
	(_time 1525461756967 2018.05.04 22:22:36)
	(_source (\./../src/Register_File.vhd\))
	(_code 8781d18985d0d4918ed694dcd28182808582d18181)
	(_entity
		(_time 1525461565197)
	)
	(_object
		(_port (_int ReadAddress_1 ~extmips_16.MIPS_Types.REG_ADDRESS 0 7(_entity(_in))))
		(_port (_int ReadAddress_2 ~extmips_16.MIPS_Types.REG_ADDRESS 0 7(_entity(_in))))
		(_port (_int WriteAddress ~extmips_16.MIPS_Types.REG_ADDRESS 0 7(_entity(_in))))
		(_port (_int WriteData ~extmips_16.MIPS_Types.WORD 0 8(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 8(_array ~extieee.std_logic_1164.STD_LOGIC ((_uto i 0 i 2147483647)))))
		(_port (_int RegWrite ~STD_LOGIC_VECTOR~12 0 8(_entity(_in))))
		(_port (_int ReadData_1 ~extmips_16.MIPS_Types.WORD 0 9(_entity(_out))))
		(_port (_int ReadData_2 ~extmips_16.MIPS_Types.WORD 0 9(_entity(_out))))
		(_signal (_int Registers ~extmips_16.MIPS_Types.REG_FILE 0 13(_architecture(_uni))))
		(_process
			(line__15(_architecture 0 0 15(_assignment (_target(7(0))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_ADDRESS (1 REG_ADDRESS)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (1 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (1 REG_FILE)))
	)
	(_use (ieee(std_logic_1164))(.(MIPS_Types))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . MIPS_Registers 1 -1)
)
I 000055 55 1870          1525462447668 MIPS_Registers
(_unit VHDL (register_file 0 6(mips_registers 0 12))
	(_version vc1)
	(_time 1525462447669 2018.05.04 22:34:07)
	(_source (\./../src/Register_File.vhd\))
	(_code 9dcb9892cccace8b95988ec6c89b989a9f98cb9b9b)
	(_entity
		(_time 1525462447665)
	)
	(_object
		(_port (_int ReadAddress_1 ~extmips_16.MIPS_Types.REG_ADDRESS 0 7(_entity(_in))))
		(_port (_int ReadAddress_2 ~extmips_16.MIPS_Types.REG_ADDRESS 0 7(_entity(_in))))
		(_port (_int WriteAddress ~extmips_16.MIPS_Types.REG_ADDRESS 0 7(_entity(_in))))
		(_port (_int WriteData ~extmips_16.MIPS_Types.WORD 0 8(_entity(_in))))
		(_port (_int RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in))))
		(_port (_int ReadData_1 ~extmips_16.MIPS_Types.WORD 0 9(_entity(_out))))
		(_port (_int ReadData_2 ~extmips_16.MIPS_Types.WORD 0 9(_entity(_out))))
		(_signal (_int Registers ~extmips_16.MIPS_Types.REG_FILE 0 13(_architecture(_uni))))
		(_process
			(line__15(_architecture 0 0 15(_assignment (_target(7(0))))))
			(line__16(_architecture 1 0 16(_assignment (_target(5))(_sensitivity(7)(0))(_monitor))))
			(line__17(_architecture 2 0 17(_assignment (_target(6))(_sensitivity(7)(1))(_monitor))))
			(line__18(_architecture 3 0 18(_assignment (_target(7))(_sensitivity(2)(3)(4))(_monitor))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_ADDRESS (1 REG_ADDRESS)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (1 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (1 REG_FILE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(.(MIPS_Types))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
		(131586)
	)
	(_model . MIPS_Registers 4 -1)
)
I 000049 55 1484          1525462580188 Data_Mem
(_unit VHDL (data_memory 0 6(data_mem 0 12))
	(_version vc1)
	(_time 1525462580189 2018.05.04 22:36:20)
	(_source (\./../src/Data_Memory.vhd\))
	(_code 481f184a411e185e484d0e124d4e4d4e1c4e1e4f4a)
	(_entity
		(_time 1525462580186)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_port (_int Address ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_entity(_in))))
		(_port (_int DataIn ~extmips_16.MIPS_Types.BYTE 0 8(_entity(_in))))
		(_port (_int MemRead ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in))))
		(_port (_int MemWrite ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in))))
		(_port (_int DataOut ~extmips_16.MIPS_Types.BYTE 0 9(_entity(_out))))
		(_signal (_int Data ~extmips_16.MIPS_Types.MEM_DATA 0 13(_architecture(_uni))))
		(_process
			(line__15(_architecture 0 0 15(_assignment (_target(4))(_sensitivity(5)(0)(2))(_monitor))))
			(line__16(_architecture 1 0 16(_assignment (_target(5))(_sensitivity(0)(1)(3))(_monitor)(_read(5)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.BYTE (1 BYTE)))
		(_type (_ext ~extmips_16.MIPS_Types.MEM_DATA (1 MEM_DATA)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(.(MIPS_Types))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Data_Mem 2 -1)
)
I 000042 55 1975 1525466255486 mips_types
(_unit VHDL (mips_types 0 4(mips_types 0 38))
	(_version vc1)
	(_time 1525466255489 2018.05.04 23:37:35)
	(_source (\./../src/MIPS_Types.vhd\))
	(_code e2b7b7b1e9b4b6f5e3b2a4b9b7e5ebe5e2e4e7e5e1)
	(_entity
		(_time 1525466255486)
	)
	(_object
		(_type (_int BYTE 0 5(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_type (_int WORD 0 6(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_type (_int INST_OP 0 7(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 3 i 0)))))
		(_type (_int REG_ADDRESS 0 8(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_type (_int ALU_Op 0 10(_enum1 and_op add_op addu_op sub_op cas_op shl_op shr_op (_to i 0 i 6))))
		(_type (_int MEM_INST 0 11(_array WORD ((_to i 0 i 65535)))))
		(_type (_int MEM_DATA 0 12(_array BYTE ((_to i 0 i 65535)))))
		(_type (_int REG_FILE 0 13(_array WORD ((_to i 0 i 7)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~15 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_type (_int RTYPE_INSTRUCTION 0 15(_record (OPCODE INST_OP)(Rs REG_ADDRESS)(Rt REG_ADDRESS)(Rd REG_ADDRESS)(FUNC ~STD_LOGIC_VECTOR{2~downto~0}~15))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~15 0 27(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 5 i 0)))))
		(_type (_int ITYPE_INSTRUCTION 0 23(_record (OPCODE INST_OP)(Rs REG_ADDRESS)(Rt REG_ADDRESS)(Immediate ~STD_LOGIC_VECTOR{5~downto~0}~15))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~15 0 32(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 11 i 0)))))
		(_type (_int JTYPE_INSTRUCTION 0 30(_record (OPCODE INST_OP)(Immediate ~STD_LOGIC_VECTOR{11~downto~0}~15))))
		(_subprogram
			(_int MAX 0 0 39(_entity(_function)))
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . MIPS_Types 1 -1)
)
I 000053 55 602           1525466286596 MIPS_Control
(_unit VHDL (control_unit 0 6(mips_control 0 10))
	(_version vc1)
	(_time 1525466286597 2018.05.04 23:38:06)
	(_source (\./../src/Control_Unit.vhd\))
	(_code 64613564363365736030763e636237613263616231)
	(_entity
		(_time 1525466286594)
	)
	(_object
		(_port (_int Opcode ~extmips_16.MIPS_Types.INST_OP 0 7(_entity(_in))))
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.INST_OP (1 INST_OP)))
	)
	(_use (ieee(std_logic_1164))(.(MIPS_Types))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 602           1525466360607 MIPS_Control
(_unit VHDL (control_unit 0 6(mips_control 0 10))
	(_version vc1)
	(_time 1525466360608 2018.05.04 23:39:20)
	(_source (\./../src/Control_Unit.vhd\))
	(_code 8b88db858fdc8a9c8fdf99d18c8dd88edd8c8e8dde)
	(_entity
		(_time 1525466286593)
	)
	(_object
		(_port (_int Opcode ~extmips_16.MIPS_Types.INST_OP 0 7(_entity(_in))))
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.INST_OP (1 INST_OP)))
	)
	(_use (ieee(std_logic_1164))(.(MIPS_Types))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 732           1525466365143 MIPS_Control
(_unit VHDL (control_unit 0 6(mips_control 0 10))
	(_version vc1)
	(_time 1525466365144 2018.05.04 23:39:25)
	(_source (\./../src/Control_Unit.vhd\))
	(_code 37376132666036203363256d303164326130323162)
	(_entity
		(_time 1525466365141)
	)
	(_object
		(_port (_int Opcode ~extmips_16.MIPS_Types.INST_OP 0 7(_entity(_in))))
		(_port (_int FUNC ~extmips_16.MIPS_Types.ALU_Op 0 7(_entity(_in))))
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.INST_OP (1 INST_OP)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_Op (1 ALU_Op)))
	)
	(_use (ieee(std_logic_1164))(.(MIPS_Types))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000049 55 1603          1525466378879 ALU_MIPS
(_unit VHDL (alu 0 7(alu_mips 0 14))
	(_version vc1)
	(_time 1525466378880 2018.05.04 23:39:38)
	(_source (\./../src/ALU_16.vhd\))
	(_code e7b0e5b4b3b1b6f1e7e6a4bcb3e1e6e1b4e0e2e1e6)
	(_entity
		(_time 1525466378875)
	)
	(_object
		(_generic (_int n ~extstd.standard.POSITIVE 0 8 \16\ (_entity((i 16)))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 9(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 1 i 0)))))
		(_port (_int A ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 9(_entity(_in))))
		(_port (_int B ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 9(_entity(_in))))
		(_port (_int Operation ~extmips_16.MIPS_Types.ALU_Op 0 10(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 2 i 0)))))
		(_port (_int C ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11(_entity(_out))))
		(_process
			(line__16(_architecture 0 0 16(_assignment (_target(3))(_sensitivity(0)(1)(2))(_monitor))))
		)
		(_subprogram
			(_ext resolved (1 15))
			(_ext MAX (2 0))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_Op (2 ALU_Op)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (0 BIT_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_MIPS 3 -1)
)
I 000042 55 1975 1525466255485 mips_types
(_unit VHDL (mips_types 0 4(mips_types 0 38))
	(_version vc1)
	(_time 1525466380480 2018.05.04 23:39:40)
	(_source (\./../src/MIPS_Types.vhd\))
	(_code 1e491b1942484a091f4e58454b1917191e181b191d)
	(_entity
		(_time 1525466255485)
	)
	(_object
		(_type (_int BYTE 0 5(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_type (_int WORD 0 6(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_type (_int INST_OP 0 7(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 3 i 0)))))
		(_type (_int REG_ADDRESS 0 8(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_type (_int ALU_Op 0 10(_enum1 and_op add_op addu_op sub_op cas_op shl_op shr_op (_to i 0 i 6))))
		(_type (_int MEM_INST 0 11(_array WORD ((_to i 0 i 65535)))))
		(_type (_int MEM_DATA 0 12(_array BYTE ((_to i 0 i 65535)))))
		(_type (_int REG_FILE 0 13(_array WORD ((_to i 0 i 7)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~15 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_type (_int RTYPE_INSTRUCTION 0 15(_record (OPCODE INST_OP)(Rs REG_ADDRESS)(Rt REG_ADDRESS)(Rd REG_ADDRESS)(FUNC ~STD_LOGIC_VECTOR{2~downto~0}~15))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~15 0 27(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 5 i 0)))))
		(_type (_int ITYPE_INSTRUCTION 0 23(_record (OPCODE INST_OP)(Rs REG_ADDRESS)(Rt REG_ADDRESS)(Immediate ~STD_LOGIC_VECTOR{5~downto~0}~15))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~15 0 32(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 11 i 0)))))
		(_type (_int JTYPE_INSTRUCTION 0 30(_record (OPCODE INST_OP)(Immediate ~STD_LOGIC_VECTOR{11~downto~0}~15))))
		(_subprogram
			(_int MAX 0 0 39(_entity(_function)))
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . MIPS_Types 1 -1)
)
I 000053 55 732           1525466385512 MIPS_Control
(_unit VHDL (control_unit 0 6(mips_control 0 10))
	(_version vc1)
	(_time 1525466385513 2018.05.04 23:39:45)
	(_source (\./../src/Control_Unit.vhd\))
	(_code cd999a98cf9accdac999df97cacb9ec89bcac8cb98)
	(_entity
		(_time 1525466365140)
	)
	(_object
		(_port (_int Opcode ~extmips_16.MIPS_Types.INST_OP 0 7(_entity(_in))))
		(_port (_int FUNC ~extmips_16.MIPS_Types.ALU_Op 0 7(_entity(_in))))
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.INST_OP (1 INST_OP)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_Op (1 ALU_Op)))
	)
	(_use (ieee(std_logic_1164))(.(MIPS_Types))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 732           1525466387792 MIPS_Control
(_unit VHDL (control_unit 0 6(mips_control 0 10))
	(_version vc1)
	(_time 1525466387793 2018.05.04 23:39:47)
	(_source (\./../src/Control_Unit.vhd\))
	(_code b2e7b7e6e6e5b3a5b6e6a0e8b5b4e1b7e4b5b7b4e7)
	(_entity
		(_time 1525466365140)
	)
	(_object
		(_port (_int Opcode ~extmips_16.MIPS_Types.INST_OP 0 7(_entity(_in))))
		(_port (_int FUNC ~extmips_16.MIPS_Types.ALU_Op 0 7(_entity(_in))))
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.INST_OP (1 INST_OP)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_Op (1 ALU_Op)))
	)
	(_use (ieee(std_logic_1164))(.(MIPS_Types))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1474          1525466600326 MIPS_Control
(_unit VHDL (control_unit 0 6(mips_control 0 12))
	(_version vc1)
	(_time 1525466600327 2018.05.04 23:43:20)
	(_source (\./../src/Control_Unit.vhd\))
	(_code eaecedb9edbdebfdeeb8f8b0edecb9efbcedefecbf)
	(_entity
		(_time 1525466600324)
	)
	(_object
		(_port (_int Opcode ~extmips_16.MIPS_Types.INST_OP 0 7(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_port (_int FUNC ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_entity(_in))))
		(_port (_int RegDst ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_out))))
		(_port (_int RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_out))))
		(_port (_int ALUSrc ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_out))))
		(_port (_int PCSrc ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_out))))
		(_port (_int MemWrite ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_out))))
		(_port (_int MemRead ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_out))))
		(_port (_int MemToReg ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_out))))
		(_port (_int ALUOP ~extmips_16.MIPS_Types.ALU_Op 0 9(_entity(_out))))
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.INST_OP (1 INST_OP)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_Op (1 ALU_Op)))
	)
	(_use (ieee(std_logic_1164))(.(MIPS_Types))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000042 55 2000 1525467271693 mips_types
(_unit VHDL (mips_types 0 4(mips_types 0 39))
	(_version vc1)
	(_time 1525467271696 2018.05.04 23:54:31)
	(_source (\./../src/MIPS_Types.vhd\))
	(_code 70722771792624677123362b257779777076757773)
	(_entity
		(_time 1525467271693)
	)
	(_object
		(_type (_int BYTE 0 5(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_type (_int WORD 0 6(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_type (_int REG_ADDRESS 0 7(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_type (_int ALU_OP 0 9(_enum1 and_op add_op addu_op sub_op cas_op shl_op shr_op (_to i 0 i 6))))
		(_type (_int INST_OP 0 10(_enum1 zero andi addi slti lw llb sw slb lws beq bne j jal jalr lui (_to i 0 i 14))))
		(_type (_int MEM_INST 0 12(_array WORD ((_to i 0 i 65535)))))
		(_type (_int MEM_DATA 0 13(_array BYTE ((_to i 0 i 65535)))))
		(_type (_int REG_FILE 0 14(_array WORD ((_to i 0 i 7)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~15 0 21(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_type (_int RTYPE_INSTRUCTION 0 16(_record (OPCODE INST_OP)(Rs REG_ADDRESS)(Rt REG_ADDRESS)(Rd REG_ADDRESS)(FUNC ~STD_LOGIC_VECTOR{2~downto~0}~15))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~15 0 28(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 5 i 0)))))
		(_type (_int ITYPE_INSTRUCTION 0 24(_record (OPCODE INST_OP)(Rs REG_ADDRESS)(Rt REG_ADDRESS)(Immediate ~STD_LOGIC_VECTOR{5~downto~0}~15))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~15 0 33(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 11 i 0)))))
		(_type (_int JTYPE_INSTRUCTION 0 31(_record (OPCODE INST_OP)(Immediate ~STD_LOGIC_VECTOR{11~downto~0}~15))))
		(_subprogram
			(_int MAX 0 0 40(_entity(_function)))
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . MIPS_Types 1 -1)
)
I 000053 55 1585          1525467530605 MIPS_Control
(_unit VHDL (control_unit 0 6(mips_control 0 12))
	(_version vc1)
	(_time 1525467530606 2018.05.04 23:58:50)
	(_source (\./../src/Control_Unit.vhd\))
	(_code d3d6d6818684d2c4d6d5c189d4d580d685d4d6d586)
	(_entity
		(_time 1525467523915)
	)
	(_object
		(_port (_int Opcode ~extmips_16.MIPS_Types.INST_OP 0 7(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_port (_int FuncField ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_entity(_in))))
		(_port (_int RegDst ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_out))))
		(_port (_int RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_out))))
		(_port (_int ALUSrc ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_out))))
		(_port (_int PCSrc ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_out))))
		(_port (_int MemWrite ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_out))))
		(_port (_int MemRead ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_out))))
		(_port (_int MemToReg ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_out))))
		(_port (_int ALUOP ~extmips_16.MIPS_Types.ALU_OP 0 9(_entity(_out))))
		(_process
			(line__14(_architecture 0 0 14(_process (_simple))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extmips_16.MIPS_Types.INST_OP (0 INST_OP)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (0 ALU_OP)))
	)
	(_use (.(MIPS_Types))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . MIPS_Control 1 -1)
)
I 000042 55 2010 1525470346792 mips_types
(_unit VHDL (mips_types 0 4(mips_types 0 39))
	(_version vc1)
	(_time 1525470916331 2018.05.05 00:55:16)
	(_source (\./../src/MIPS_Types.vhd\))
	(_code 4c1f184e161a185b4d1f0a17194b454b4c4a494b4f)
	(_entity
		(_time 1525470346792)
	)
	(_object
		(_type (_int BYTE 0 5(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_type (_int WORD 0 6(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_type (_int REG_ADDRESS 0 7(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_type (_int ALU_OP 0 9(_enum1 and_op add_op addu_op sub_op cas_op shl_op shr_op undefined (_to i 0 i 7))))
		(_type (_int INST_OP 0 10(_enum1 zero andi addi slti lw llb sw slb lws beq bne j jal jalr lui (_to i 0 i 14))))
		(_type (_int MEM_INST 0 12(_array WORD ((_to i 0 i 65535)))))
		(_type (_int MEM_DATA 0 13(_array BYTE ((_to i 0 i 65535)))))
		(_type (_int REG_FILE 0 14(_array WORD ((_to i 0 i 7)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~15 0 21(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_type (_int RTYPE_INSTRUCTION 0 16(_record (OPCODE INST_OP)(Rs REG_ADDRESS)(Rt REG_ADDRESS)(Rd REG_ADDRESS)(FUNC ~STD_LOGIC_VECTOR{2~downto~0}~15))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~15 0 28(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 5 i 0)))))
		(_type (_int ITYPE_INSTRUCTION 0 24(_record (OPCODE INST_OP)(Rs REG_ADDRESS)(Rt REG_ADDRESS)(Immediate ~STD_LOGIC_VECTOR{5~downto~0}~15))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~15 0 33(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 11 i 0)))))
		(_type (_int JTYPE_INSTRUCTION 0 31(_record (OPCODE INST_OP)(Immediate ~STD_LOGIC_VECTOR{11~downto~0}~15))))
		(_subprogram
			(_int MAX 0 0 40(_entity(_function)))
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . MIPS_Types 1 -1)
)
I 000053 55 1479          1525471391449 MIPS_Control
(_unit VHDL (control_unit 0 6(mips_control 0 24))
	(_version vc1)
	(_time 1525471391450 2018.05.05 01:03:11)
	(_source (\./../src/Control_Unit.vhd\))
	(_code 383c3b3d666f392f3c6a2a623f3e6b3d6e3f3d3e6d)
	(_entity
		(_time 1525470369309)
	)
	(_object
		(_port (_int Opcode ~extmips_16.MIPS_Types.INST_OP 0 7(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_port (_int FuncField ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_entity(_in))))
		(_port (_int RegDst ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_out))))
		(_port (_int RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_out))))
		(_port (_int ALUSrc ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_out))))
		(_port (_int PCSrc ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_out))))
		(_port (_int MemWrite ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_out))))
		(_port (_int MemRead ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_out))))
		(_port (_int MemToReg ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_out))))
		(_port (_int ALUOP ~extmips_16.MIPS_Types.ALU_OP 0 9(_entity(_out))))
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extmips_16.MIPS_Types.INST_OP (0 INST_OP)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (0 ALU_OP)))
	)
	(_use (.(MIPS_Types))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 833           1525471601099 MIPS
(_unit VHDL (mips_processor 0 6(mips 0 11))
	(_version vc1)
	(_time 1525471601100 2018.05.05 01:06:41)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_code 2a297d2e727c7e3d282f6c717b2d282c7c2c292c2f)
	(_entity
		(_time 1525471601097)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_port (_int Instruction ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_entity(_in))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in))))
		(_process
			(line__13(_architecture 0 0 13(_process (_simple))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(.(MIPS_Types))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . MIPS 1 -1)
)
I 000045 55 965           1525471701222 MIPS
(_unit VHDL (mips_processor 0 6(mips 0 11))
	(_version vc1)
	(_time 1525471701223 2018.05.05 01:08:21)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_code 44164146491210534640021f154346421242474241)
	(_entity
		(_time 1525471601096)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_port (_int Instruction ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_entity(_in))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in))))
		(_signal (_int PC ~extmips_16.MIPS_Types.WORD 0 12(_architecture(_uni))))
		(_process
			(line__14(_architecture 0 0 14(_process (_simple))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (1 WORD)))
	)
	(_use (ieee(std_logic_1164))(.(MIPS_Types))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . MIPS 1 -1)
)
I 000045 55 981           1525471735131 MIPS
(_unit VHDL (mips_processor 0 6(mips 0 11))
	(_version vc1)
	(_time 1525471735132 2018.05.05 01:08:55)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_code bebdbfeae2e8eaa9bcbaf8e5efb9bcb8e8b8bdb8bb)
	(_entity
		(_time 1525471601096)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_port (_int Instruction ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_entity(_in))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in))))
		(_signal (_int PC ~extmips_16.MIPS_Types.WORD 0 12(_architecture(_uni((_others(i 2)))))))
		(_process
			(line__14(_architecture 0 0 14(_process (_simple))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (1 WORD)))
	)
	(_use (ieee(std_logic_1164))(.(MIPS_Types))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . MIPS 1 -1)
)
I 000042 55 2020 1525471971593 mips_types
(_unit VHDL (mips_types 0 4(mips_types 0 39))
	(_version vc1)
	(_time 1525471971596 2018.05.05 01:12:51)
	(_source (\./../src/MIPS_Types.vhd\))
	(_code 70207571792624677123362b257779777076757773)
	(_entity
		(_time 1525471971593)
	)
	(_object
		(_type (_int BYTE 0 5(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_type (_int WORD 0 6(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_type (_int REG_ADDRESS 0 7(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_type (_int ALU_OP 0 9(_enum1 and_op add_op addu_op sub_op cas_op shl_op shr_op undefined (_to i 0 i 7))))
		(_type (_int INST_OP 0 10(_enum1 zero andi addi slti lw llb sw slb lws beq bne j jal jalr lui terminate (_to i 0 i 15))))
		(_type (_int MEM_INST 0 12(_array WORD ((_to i 0 i 65535)))))
		(_type (_int MEM_DATA 0 13(_array BYTE ((_to i 0 i 65535)))))
		(_type (_int REG_FILE 0 14(_array WORD ((_to i 0 i 7)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~15 0 21(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_type (_int RTYPE_INSTRUCTION 0 16(_record (OPCODE INST_OP)(Rs REG_ADDRESS)(Rt REG_ADDRESS)(Rd REG_ADDRESS)(FUNC ~STD_LOGIC_VECTOR{2~downto~0}~15))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~15 0 28(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 5 i 0)))))
		(_type (_int ITYPE_INSTRUCTION 0 24(_record (OPCODE INST_OP)(Rs REG_ADDRESS)(Rt REG_ADDRESS)(Immediate ~STD_LOGIC_VECTOR{5~downto~0}~15))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~15 0 33(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 11 i 0)))))
		(_type (_int JTYPE_INSTRUCTION 0 31(_record (OPCODE INST_OP)(Immediate ~STD_LOGIC_VECTOR{11~downto~0}~15))))
		(_subprogram
			(_int MAX 0 0 40(_entity(_function)))
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . MIPS_Types 1 -1)
)
I 000045 55 981           1525472644083 MIPS
(_unit VHDL (mips_processor 0 6(mips 0 11))
	(_version vc1)
	(_time 1525472644084 2018.05.05 01:24:04)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_code 5a5f5a59020c0e4d585e1c010b5d585c0c5c595c5f)
	(_entity
		(_time 1525472644081)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_port (_int Instruction ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_entity(_in))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in))))
		(_signal (_int PC ~extmips_16.MIPS_Types.WORD 0 12(_architecture(_uni((_others(i 2)))))))
		(_process
			(line__14(_architecture 0 0 14(_process (_simple))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (1 WORD)))
	)
	(_use (ieee(std_logic_1164))(.(MIPS_Types))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . MIPS 1 -1)
)
I 000042 55 1648 1495523659739 mips_types
(_unit VHDL (mips_types 0 4(mips_types 0 39))
	(_version vd0)
	(_time 1495523659742 2017.05.23 10:14:19)
	(_source (\./../src/MIPS_Types.vhd\))
	(_parameters tan)
	(_code 68696868693e3c7f693b2e333d6f616f686e6d6f6b)
	(_ent
		(_time 1495523659739)
	)
	(_object
		(_type (_int BYTE 0 5(_array -1 ((_dto i 7 i 0)))))
		(_type (_int WORD 0 6(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REG_ADDRESS 0 7(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ALU_OP 0 9(_enum1 and_op add_op addu_op sub_op cas_op shl_op shr_op undefined (_to i 0 i 7))))
		(_type (_int INST_OP 0 10(_enum1 zero andi addi slti lw llb sw slb lws beq bne j jal jalr lui terminate (_to i 0 i 15))))
		(_type (_int MEM_INST 0 12(_array 1 ((_to i 0 i 65535)))))
		(_type (_int MEM_DATA 0 13(_array 0 ((_to i 0 i 65535)))))
		(_type (_int REG_FILE 0 14(_array 1 ((_to i 0 i 7)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~15 0 21(_array -1 ((_dto i 2 i 0)))))
		(_type (_int RTYPE_INSTRUCTION 0 16(_record (OPCODE 4)(Rs 2)(Rt 2)(Rd 2)(FUNC 8))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~15 0 28(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ITYPE_INSTRUCTION 0 24(_record (OPCODE 4)(Rs 2)(Rt 2)(Immediate 10))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~15 0 33(_array -1 ((_dto i 11 i 0)))))
		(_type (_int JTYPE_INSTRUCTION 0 31(_record (OPCODE 4)(Immediate 12))))
		(_subprogram
			(_int MAX 0 0 40(_ent(_func)))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . MIPS_Types 1 -1)
)
I 000045 55 668           1495523661608 MIPS
(_unit VHDL (mips_processor 0 6(mips 0 10))
	(_version vd0)
	(_time 1495523661609 2017.05.23 10:14:21)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code aba5fbfcf0fdffbca9aeedf0faaca9adfdada8adae)
	(_ent
		(_time 1495523661606)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in))))
		(_sig (_int PC -2 0 11(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs (_simple))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (1 WORD)))
	)
	(_use (ieee(std_logic_1164))(.(MIPS_Types))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . MIPS 1 -1)
)
I 000053 55 1179          1495523743269 MIPS_Control
(_unit VHDL (control_unit 0 17(mips_control 0 25))
	(_version vd0)
	(_time 1495523743270 2017.05.23 10:15:43)
	(_source (\./../src/Control_Unit.vhd\))
	(_parameters tan)
	(_code a3f6a3f4f6f4a2b4a6f6b1f9a4a5f0a6f5a4a6a5f6)
	(_ent
		(_time 1495523743267)
	)
	(_object
		(_port (_int Opcode -1 0 19(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -2 ((_dto i 2 i 0)))))
		(_port (_int FuncField 0 0 19(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -2 ((_dto i 1 i 0)))))
		(_port (_int RegDst 1 0 20(_ent(_out))))
		(_port (_int RegWrite -2 0 21(_ent(_out))))
		(_port (_int ALUSrc -2 0 21(_ent(_out))))
		(_port (_int PCSrc -2 0 21(_ent(_out))))
		(_port (_int MemWrite -2 0 21(_ent(_out))))
		(_port (_int MemRead -2 0 21(_ent(_out))))
		(_port (_int MemToReg -2 0 21(_ent(_out))))
		(_port (_int ALUOP -3 0 22(_ent(_out))))
		(_type (_ext ~extmips_16.MIPS_Types.INST_OP (0 INST_OP)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (0 ALU_OP)))
	)
	(_use (.(MIPS_Types))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 668           1495523745838 MIPS
(_unit VHDL (mips_processor 0 6(mips 0 10))
	(_version vd0)
	(_time 1495523745839 2017.05.23 10:15:45)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code b6e3b6e2b9e0e2a1b4b3f0ede7b1b4b0e0b0b5b0b3)
	(_ent
		(_time 1495523661605)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in))))
		(_sig (_int PC -2 0 11(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs (_simple))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (1 WORD)))
	)
	(_use (ieee(std_logic_1164))(.(MIPS_Types))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . MIPS 1 -1)
)
I 000045 55 718           1495523777184 MIPS
(_unit VHDL (mips_processor 0 6(mips 0 10))
	(_version vd0)
	(_time 1495523777185 2017.05.23 10:16:17)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code 25277921297371322723637e742227237323262320)
	(_ent
		(_time 1495523661605)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in))))
		(_sig (_int PC -2 0 11(_arch(_uni((_others(i 2)))))))
		(_sig (_int Instruction -2 0 13(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs (_simple))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (1 WORD)))
	)
	(_use (ieee(std_logic_1164))(.(MIPS_Types))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . MIPS 1 -1)
)
I 000045 55 1093          1495523834998 MIPS
(_unit VHDL (mips_processor 0 6(mips 0 10))
	(_version vd0)
	(_time 1495523834999 2017.05.23 10:17:14)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code fafea7aaa2acaeedf8fabca1abfdf8fcacfcf9fcff)
	(_ent
		(_time 1495523661605)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in))))
		(_sig (_int PC -2 0 11(_arch(_uni((_others(i 2)))))))
		(_sig (_int Instruction -2 0 13(_arch(_uni))))
		(_sig (_int RInst -3 0 14(_arch(_uni))))
		(_sig (_int IInst -4 0 15(_arch(_uni))))
		(_sig (_int JInst -5 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (1 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (1 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (1 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (1 JTYPE_INSTRUCTION)))
	)
	(_use (ieee(std_logic_1164))(.(MIPS_Types))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . MIPS 1 -1)
)
I 000049 55 1483          1495523968667 ALU_MIPS
(_unit VHDL (alu 0 7(alu_mips 0 14))
	(_version vd0)
	(_time 1495523968668 2017.05.23 10:19:28)
	(_source (\./../src/ALU_16.vhd\))
	(_parameters tan)
	(_code 2227272673747334222c6179762423247125272423)
	(_ent
		(_time 1495523876176)
	)
	(_object
		(_gen (_int n -1 0 8 \16\ (_ent gms((i 16)))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 9(_array -2 ((_dto c 1 i 0)))))
		(_port (_int A 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9(_array -2 ((_dto c 2 i 0)))))
		(_port (_int B 1 0 9(_ent(_in))))
		(_port (_int Operation -3 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 11(_array -2 ((_dto c 3 i 0)))))
		(_port (_int C 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(3))(_sens(0)(1)(2))(_mon))))
		)
		(_subprogram
			(_ext MAX (2 0))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (0 BIT_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_MIPS 4 -1)
)
I 000045 55 1093          1495523971788 MIPS
(_unit VHDL (mips_processor 0 6(mips 0 10))
	(_version vd0)
	(_time 1495523971789 2017.05.23 10:19:31)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code 57550354590103405557110c065055510151545152)
	(_ent
		(_time 1495523661605)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in))))
		(_sig (_int PC -2 0 11(_arch(_uni((_others(i 2)))))))
		(_sig (_int Instruction -2 0 13(_arch(_uni))))
		(_sig (_int RInst -3 0 14(_arch(_uni))))
		(_sig (_int IInst -4 0 15(_arch(_uni))))
		(_sig (_int JInst -5 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (1 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (1 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (1 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (1 JTYPE_INSTRUCTION)))
	)
	(_use (ieee(std_logic_1164))(.(MIPS_Types))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . MIPS 1 -1)
)
I 000042 55 1797 1495524093508 mips_types
(_unit VHDL (mips_types 0 5(mips_types 0 40))
	(_version vd0)
	(_time 1495524444443 2017.05.23 10:27:24)
	(_source (\./../src/MIPS_Types.vhd\))
	(_parameters tan)
	(_code a7a6f5f0a9f1f3b0a0f6e1fcf2a0aea0a7a1a2a0a4)
	(_ent
		(_time 1495524093508)
	)
	(_object
		(_type (_int BYTE 0 6(_array -1 ((_dto i 7 i 0)))))
		(_type (_int WORD 0 7(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REG_ADDRESS 0 8(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ALU_OP 0 10(_enum1 and_op add_op addu_op sub_op cas_op shl_op shr_op undefined (_to i 0 i 7))))
		(_type (_int INST_OP 0 11(_enum1 zero andi addi slti lw llb sw slb lws beq bne j jal jalr lui terminate (_to i 0 i 15))))
		(_type (_int MEM_INST 0 13(_array 1 ((_to i 0 i 65535)))))
		(_type (_int MEM_DATA 0 14(_array 0 ((_to i 0 i 65535)))))
		(_type (_int REG_FILE 0 15(_array 1 ((_to i 0 i 7)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~15 0 22(_array -1 ((_dto i 2 i 0)))))
		(_type (_int RTYPE_INSTRUCTION 0 17(_record (OPCODE 4)(Rs 2)(Rt 2)(Rd 2)(FUNC 8))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~15 0 29(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ITYPE_INSTRUCTION 0 25(_record (OPCODE 4)(Rs 2)(Rt 2)(Immediate 10))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~15 0 34(_array -1 ((_dto i 11 i 0)))))
		(_type (_int JTYPE_INSTRUCTION 0 32(_record (OPCODE 4)(Immediate 12))))
		(_subprogram
			(_int MAX 0 0 41(_ent(_func)))
			(_int RConv 1 0 50(_arch(_func 9)))
			(_int IConv 2 0 61(_arch(_func 11)))
			(_int JConv 3 0 71(_arch(_func 13)))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . MIPS_Types 4 -1)
)
I 000045 55 1600          1495524515644 MIPS
(_unit VHDL (mips_processor 0 6(mips 0 10))
	(_version vd0)
	(_time 1495524515645 2017.05.23 10:28:35)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code bab4bdeee2eceeadb8eefce1ebbdb8bcecbcb9bcbf)
	(_ent
		(_time 1495524509464)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in))))
		(_sig (_int PC -2 0 11(_arch(_uni((_others(i 2)))))))
		(_sig (_int Instruction -2 0 13(_arch(_uni))))
		(_sig (_int RInst -3 0 14(_arch(_uni))))
		(_sig (_int IInst -4 0 15(_arch(_uni))))
		(_sig (_int JInst -5 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 0 0 18(_arch(_uni))))
		(_sig (_int RegWrite -1 0 19(_arch(_uni))))
		(_sig (_int ALUSrc -1 0 19(_arch(_uni))))
		(_sig (_int PCSrc -1 0 19(_arch(_uni))))
		(_sig (_int MemWrite -1 0 19(_arch(_uni))))
		(_sig (_int MemRead -1 0 19(_arch(_uni))))
		(_sig (_int MemToReg -1 0 19(_arch(_uni))))
		(_sig (_int ALUOP -6 0 20(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (1 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (1 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (1 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (1 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (1 ALU_OP)))
	)
	(_use (ieee(std_logic_1164))(.(MIPS_Types))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . MIPS 1 -1)
)
I 000042 55 1794 1495524591077 mips_types
(_unit VHDL (mips_types 0 5(mips_types 0 43))
	(_version vd0)
	(_time 1495524591080 2017.05.23 10:29:51)
	(_source (\./../src/MIPS_Types.vhd\))
	(_parameters tan)
	(_code 683c3f68693e3c7f6e6d2e333d6f616f686e6d6f6b)
	(_ent
		(_time 1495524591077)
	)
	(_object
		(_type (_int BYTE 0 6(_array -1 ((_dto i 7 i 0)))))
		(_type (_int WORD 0 7(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REG_ADDRESS 0 8(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ALU_OP 0 10(_enum1 and_op add_op addu_op sub_op cas_op shl_op shr_op undefined (_to i 0 i 7))))
		(_type (_int INST_OP 0 11(_enum1 zero andi addi slti lw llb sw slb lws beq bne j jal jalr lui terminate (_to i 0 i 15))))
		(_type (_int MEM_INST 0 13(_array 1 ((_to i 0 i 65535)))))
		(_type (_int MEM_DATA 0 14(_array 0 ((_to i 0 i 65535)))))
		(_type (_int REG_FILE 0 15(_array 1 ((_to i 0 i 7)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~15 0 22(_array -1 ((_dto i 2 i 0)))))
		(_type (_int RTYPE_INSTRUCTION 0 17(_record (OPCODE 4)(Rs 2)(Rt 2)(Rd 2)(FUNC 8))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~15 0 29(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ITYPE_INSTRUCTION 0 25(_record (OPCODE 4)(Rs 2)(Rt 2)(Immediate 10))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~15 0 34(_array -1 ((_dto i 11 i 0)))))
		(_type (_int JTYPE_INSTRUCTION 0 32(_record (OPCODE 4)(Immediate 12))))
		(_subprogram
			(_int MAX 0 0 44(_ent(_func)))
			(_int RConv 1 0 53(_ent(_func 9)))
			(_int IConv 2 0 64(_ent(_func 11)))
			(_int JConv 3 0 74(_ent(_func 13)))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . MIPS_Types 4 -1)
)
I 000045 55 1713          1495524593527 MIPS
(_unit VHDL (mips_processor 0 6(mips 0 10))
	(_version vd0)
	(_time 1495524593528 2017.05.23 10:29:53)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code fda9faada0aba9eaffabbba6acfafffbabfbfefbf8)
	(_ent
		(_time 1495524593525)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in))))
		(_sig (_int PC -2 0 11(_arch(_uni((_others(i 2)))))))
		(_sig (_int Instruction -2 0 13(_arch(_uni))))
		(_sig (_int RInst -3 0 14(_arch(_uni))))
		(_sig (_int IInst -4 0 15(_arch(_uni))))
		(_sig (_int JInst -5 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 0 0 18(_arch(_uni))))
		(_sig (_int RegWrite -1 0 19(_arch(_uni))))
		(_sig (_int ALUSrc -1 0 19(_arch(_uni))))
		(_sig (_int PCSrc -1 0 19(_arch(_uni))))
		(_sig (_int MemWrite -1 0 19(_arch(_uni))))
		(_sig (_int MemRead -1 0 19(_arch(_uni))))
		(_sig (_int MemToReg -1 0 19(_arch(_uni))))
		(_sig (_int ALUOP -6 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment (_trgt(3))(_sens(2))(_mon))))
			(line__25(_arch 1 0 25(_prcs (_simple))))
		)
		(_subprogram
			(_ext RConv (1 1))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (1 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (1 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (1 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (1 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (1 ALU_OP)))
	)
	(_use (ieee(std_logic_1164))(.(MIPS_Types))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . MIPS 2 -1)
)
I 000045 55 1897          1495524609049 MIPS
(_unit VHDL (mips_processor 0 6(mips 0 10))
	(_version vd0)
	(_time 1495524609050 2017.05.23 10:30:09)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code 99c9c49699cfcd8e9bc8dfc2c89e9b9fcf9f9a9f9c)
	(_ent
		(_time 1495524593525)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in))))
		(_sig (_int PC -2 0 11(_arch(_uni((_others(i 2)))))))
		(_sig (_int Instruction -2 0 13(_arch(_uni))))
		(_sig (_int RInst -3 0 14(_arch(_uni))))
		(_sig (_int IInst -4 0 15(_arch(_uni))))
		(_sig (_int JInst -5 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 0 0 18(_arch(_uni))))
		(_sig (_int RegWrite -1 0 19(_arch(_uni))))
		(_sig (_int ALUSrc -1 0 19(_arch(_uni))))
		(_sig (_int PCSrc -1 0 19(_arch(_uni))))
		(_sig (_int MemWrite -1 0 19(_arch(_uni))))
		(_sig (_int MemRead -1 0 19(_arch(_uni))))
		(_sig (_int MemToReg -1 0 19(_arch(_uni))))
		(_sig (_int ALUOP -6 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment (_trgt(3))(_sens(2))(_mon))))
			(line__23(_arch 1 0 23(_assignment (_trgt(4))(_sens(2))(_mon))))
			(line__24(_arch 2 0 24(_assignment (_trgt(5))(_sens(2))(_mon))))
			(line__26(_arch 3 0 26(_prcs (_simple))))
		)
		(_subprogram
			(_ext RConv (1 1))
			(_ext IConv (1 2))
			(_ext JConv (1 3))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (1 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (1 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (1 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (1 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (1 ALU_OP)))
	)
	(_use (ieee(std_logic_1164))(.(MIPS_Types))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . MIPS 4 -1)
)
V 000045 55 1897          1495524701576 MIPS
(_unit VHDL (mips_processor 0 6(mips 0 10))
	(_version vd0)
	(_time 1495524701577 2017.05.23 10:31:41)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code 0c0c5b0a565a581b0e5c4a575d0b0e0a5a0a0f0a09)
	(_ent
		(_time 1495524593525)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in))))
		(_sig (_int PC -2 0 11(_arch(_uni((_others(i 2)))))))
		(_sig (_int Instruction -2 0 13(_arch(_uni))))
		(_sig (_int RInst -3 0 14(_arch(_uni))))
		(_sig (_int IInst -4 0 15(_arch(_uni))))
		(_sig (_int JInst -5 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 19(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 0 0 19(_arch(_uni))))
		(_sig (_int RegWrite -1 0 20(_arch(_uni))))
		(_sig (_int ALUSrc -1 0 20(_arch(_uni))))
		(_sig (_int PCSrc -1 0 20(_arch(_uni))))
		(_sig (_int MemWrite -1 0 20(_arch(_uni))))
		(_sig (_int MemRead -1 0 20(_arch(_uni))))
		(_sig (_int MemToReg -1 0 20(_arch(_uni))))
		(_sig (_int ALUOP -6 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(3))(_sens(2))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(4))(_sens(2))(_mon))))
			(line__25(_arch 2 0 25(_assignment (_trgt(5))(_sens(2))(_mon))))
			(line__27(_arch 3 0 27(_prcs (_simple))))
		)
		(_subprogram
			(_ext RConv (1 1))
			(_ext IConv (1 2))
			(_ext JConv (1 3))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (1 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (1 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (1 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (1 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (1 ALU_OP)))
	)
	(_use (ieee(std_logic_1164))(.(MIPS_Types))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . MIPS 4 -1)
)
I 000052 55 2238          1495524847477 SingleCycle
(_unit VHDL (mips_processor 0 6(singlecycle 0 10))
	(_version vd0)
	(_time 1495524847478 2017.05.23 10:34:07)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code fef1f9aea2a8aae9fffbb8a5aff9fcf8a8f8fdf8fb)
	(_ent
		(_time 1495524593525)
	)
	(_inst ControlBlock 0 27(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((RegDst)(RegDst))
			((RegWrite)(RegWrite))
			((ALUSrc)(ALUSrc))
			((PCSrc)(PCSrc))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((ALUOP)(ALUOP))
		)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in))))
		(_sig (_int PC -2 0 11(_arch(_uni((_others(i 2)))))))
		(_sig (_int Instruction -2 0 13(_arch(_uni))))
		(_sig (_int RInst -3 0 14(_arch(_uni))))
		(_sig (_int IInst -4 0 15(_arch(_uni))))
		(_sig (_int JInst -5 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 19(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 0 0 19(_arch(_uni))))
		(_sig (_int RegWrite -1 0 20(_arch(_uni))))
		(_sig (_int ALUSrc -1 0 20(_arch(_uni))))
		(_sig (_int PCSrc -1 0 20(_arch(_uni))))
		(_sig (_int MemWrite -1 0 20(_arch(_uni))))
		(_sig (_int MemRead -1 0 20(_arch(_uni))))
		(_sig (_int MemToReg -1 0 20(_arch(_uni))))
		(_sig (_int ALUOP -6 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(3))(_sens(2))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(4))(_sens(2))(_mon))))
			(line__25(_arch 2 0 25(_assignment (_trgt(5))(_sens(2))(_mon))))
			(line__29(_arch 3 0 29(_prcs (_simple))))
		)
		(_subprogram
			(_ext RConv (1 1))
			(_ext IConv (1 2))
			(_ext JConv (1 3))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (1 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (1 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (1 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (1 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (1 ALU_OP)))
	)
	(_use (ieee(std_logic_1164))(.(MIPS_Types))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 4 -1)
)
I 000052 55 2384          1495524962365 SingleCycle
(_unit VHDL (mips_processor 0 6(singlecycle 0 10))
	(_version vd0)
	(_time 1495524962366 2017.05.23 10:36:02)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code c9cac99cc99f9ddec8c98f9298cecbcf9fcfcacfcc)
	(_ent
		(_time 1495524593525)
	)
	(_inst ControlBlock 0 30(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((RegDst)(RegDst))
			((RegWrite)(RegWrite))
			((ALUSrc)(ALUSrc))
			((PCSrc)(PCSrc))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((ALUOP)(ALUOP))
		)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in))))
		(_sig (_int PC -2 0 11(_arch(_uni((_others(i 2)))))))
		(_sig (_int Instruction -2 0 13(_arch(_uni))))
		(_sig (_int RInst -3 0 14(_arch(_uni))))
		(_sig (_int IInst -4 0 15(_arch(_uni))))
		(_sig (_int JInst -5 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 19(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 0 0 19(_arch(_uni))))
		(_sig (_int RegWrite -1 0 20(_arch(_uni))))
		(_sig (_int ALUSrc -1 0 20(_arch(_uni))))
		(_sig (_int PCSrc -1 0 20(_arch(_uni))))
		(_sig (_int MemWrite -1 0 20(_arch(_uni))))
		(_sig (_int MemRead -1 0 20(_arch(_uni))))
		(_sig (_int MemToReg -1 0 20(_arch(_uni))))
		(_sig (_int ALUOP -6 0 21(_arch(_uni))))
		(_sig (_int DataRead_1 -2 0 24(_arch(_uni))))
		(_sig (_int DataRead_2 -2 0 24(_arch(_uni))))
		(_sig (_int DataWrite -2 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment (_trgt(3))(_sens(2))(_mon))))
			(line__27(_arch 1 0 27(_assignment (_trgt(4))(_sens(2))(_mon))))
			(line__28(_arch 2 0 28(_assignment (_trgt(5))(_sens(2))(_mon))))
			(line__34(_arch 3 0 34(_prcs (_simple))))
		)
		(_subprogram
			(_ext RConv (1 1))
			(_ext IConv (1 2))
			(_ext JConv (1 3))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (1 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (1 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (1 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (1 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (1 ALU_OP)))
	)
	(_use (ieee(std_logic_1164))(.(MIPS_Types))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 4 -1)
)
I 000052 55 2519          1495525011222 SingleCycle
(_unit VHDL (mips_processor 0 6(singlecycle 0 10))
	(_version vd0)
	(_time 1495525011223 2017.05.23 10:36:51)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code 9592929a99c3c1829496d3cec4929793c393969390)
	(_ent
		(_time 1495524593525)
	)
	(_inst ControlBlock 0 30(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((RegDst)(RegDst))
			((RegWrite)(RegWrite))
			((ALUSrc)(ALUSrc))
			((PCSrc)(PCSrc))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 33(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in))))
		(_sig (_int PC -2 0 11(_arch(_uni((_others(i 2)))))))
		(_sig (_int Instruction -2 0 13(_arch(_uni))))
		(_sig (_int RInst -3 0 14(_arch(_uni))))
		(_sig (_int IInst -4 0 15(_arch(_uni))))
		(_sig (_int JInst -5 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 19(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 0 0 19(_arch(_uni))))
		(_sig (_int RegWrite -1 0 20(_arch(_uni))))
		(_sig (_int ALUSrc -1 0 20(_arch(_uni))))
		(_sig (_int PCSrc -1 0 20(_arch(_uni))))
		(_sig (_int MemWrite -1 0 20(_arch(_uni))))
		(_sig (_int MemRead -1 0 20(_arch(_uni))))
		(_sig (_int MemToReg -1 0 20(_arch(_uni))))
		(_sig (_int ALUOP -6 0 21(_arch(_uni))))
		(_sig (_int DataRead_1 -2 0 24(_arch(_uni))))
		(_sig (_int DataRead_2 -2 0 24(_arch(_uni))))
		(_sig (_int DataWrite -2 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment (_trgt(3))(_sens(2))(_mon))))
			(line__27(_arch 1 0 27(_assignment (_trgt(4))(_sens(2))(_mon))))
			(line__28(_arch 2 0 28(_assignment (_trgt(5))(_sens(2))(_mon))))
			(line__35(_arch 3 0 35(_prcs (_simple))))
		)
		(_subprogram
			(_ext RConv (1 1))
			(_ext IConv (1 2))
			(_ext JConv (1 3))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (1 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (1 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (1 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (1 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (1 ALU_OP)))
	)
	(_use (ieee(std_logic_1164))(.(MIPS_Types))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 4 -1)
)
I 000052 55 2576          1495525591881 SingleCycle
(_unit VHDL (mips_processor 0 6(singlecycle 0 10))
	(_version vd0)
	(_time 1495525591882 2017.05.23 10:46:31)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code d4848886d98280c3d587928f85d3d6d282d2d7d2d1)
	(_ent
		(_time 1495524593525)
	)
	(_inst ControlBlock 0 37(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((RegDst)(RegDst))
			((RegWrite)(RegWrite))
			((ALUSrc)(ALUSrc))
			((PCSrc)(PCSrc))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 40(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in))))
		(_sig (_int PC -3 0 18(_arch(_uni((_others(i 2)))))))
		(_sig (_int Instruction -3 0 20(_arch(_uni))))
		(_sig (_int RInst -4 0 21(_arch(_uni))))
		(_sig (_int IInst -5 0 22(_arch(_uni))))
		(_sig (_int JInst -6 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 0 0 26(_arch(_uni))))
		(_sig (_int RegWrite -1 0 27(_arch(_uni))))
		(_sig (_int ALUSrc -1 0 27(_arch(_uni))))
		(_sig (_int PCSrc -1 0 27(_arch(_uni))))
		(_sig (_int MemWrite -1 0 27(_arch(_uni))))
		(_sig (_int MemRead -1 0 27(_arch(_uni))))
		(_sig (_int MemToReg -1 0 27(_arch(_uni))))
		(_sig (_int ALUOP -7 0 28(_arch(_uni))))
		(_sig (_int DataRead_1 -3 0 31(_arch(_uni))))
		(_sig (_int DataRead_2 -3 0 31(_arch(_uni))))
		(_sig (_int DataWrite -3 0 31(_arch(_uni))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment (_trgt(3))(_sens(2))(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(4))(_sens(2))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(5))(_sens(2))(_mon))))
			(line__44(_arch 3 0 44(_prcs (_simple))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(MIPS_Types))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 4 -1)
)
I 000051 55 891           1495525642792 GenericMux
(_unit VHDL (mux2n_1 0 5(genericmux 0 12))
	(_version vd0)
	(_time 1495525642793 2017.05.23 10:47:22)
	(_source (\./../src/Mux.vhd\))
	(_parameters tan)
	(_code affbadf9fcf9f3bcadfceaf6a8acaea9fba8aaa8a7)
	(_ent
		(_time 1495525642790)
	)
	(_object
		(_gen (_int n -1 0 6 \1\ (_ent gms((i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~2**n-1}~12 0 7(_array -2 ((_to i 0 c 0)))))
		(_port (_int Input 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8(_array -2 ((_dto c 1 i 0)))))
		(_port (_int Selection 1 0 8(_ent(_in))))
		(_port (_int Output -2 0 9(_ent(_in))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . GenericMux 2 -1)
)
I 000051 55 892           1495525655996 GenericMux
(_unit VHDL (mux2n_1 0 5(genericmux 0 12))
	(_version vd0)
	(_time 1495525655997 2017.05.23 10:47:35)
	(_source (\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 4212154145141e514011071b45414344164547454a)
	(_ent
		(_time 1495525655994)
	)
	(_object
		(_gen (_int n -1 0 6 \1\ (_ent gms((i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~2**n-1}~12 0 7(_array -2 ((_to i 0 c 0)))))
		(_port (_int Input 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8(_array -2 ((_dto c 1 i 0)))))
		(_port (_int Selection 1 0 8(_ent(_in))))
		(_port (_int Output -2 0 9(_ent(_out))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . GenericMux 2 -1)
)
I 000052 55 2576          1495525658676 SingleCycle
(_unit VHDL (mips_processor 0 6(singlecycle 0 10))
	(_version vd0)
	(_time 1495525658677 2017.05.23 10:47:38)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code c191c194c99795d6c1c4879a90c6c3c797c7c2c7c4)
	(_ent
		(_time 1495524593525)
	)
	(_inst ControlBlock 0 38(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((RegDst)(RegDst))
			((RegWrite)(RegWrite))
			((ALUSrc)(ALUSrc))
			((PCSrc)(PCSrc))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 41(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in))))
		(_sig (_int PC -3 0 19(_arch(_uni((_others(i 2)))))))
		(_sig (_int Instruction -3 0 21(_arch(_uni))))
		(_sig (_int RInst -4 0 22(_arch(_uni))))
		(_sig (_int IInst -5 0 23(_arch(_uni))))
		(_sig (_int JInst -6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 0 0 27(_arch(_uni))))
		(_sig (_int RegWrite -1 0 28(_arch(_uni))))
		(_sig (_int ALUSrc -1 0 28(_arch(_uni))))
		(_sig (_int PCSrc -1 0 28(_arch(_uni))))
		(_sig (_int MemWrite -1 0 28(_arch(_uni))))
		(_sig (_int MemRead -1 0 28(_arch(_uni))))
		(_sig (_int MemToReg -1 0 28(_arch(_uni))))
		(_sig (_int ALUOP -7 0 29(_arch(_uni))))
		(_sig (_int DataRead_1 -3 0 32(_arch(_uni))))
		(_sig (_int DataRead_2 -3 0 32(_arch(_uni))))
		(_sig (_int DataWrite -3 0 32(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment (_trgt(3))(_sens(2))(_mon))))
			(line__35(_arch 1 0 35(_assignment (_trgt(4))(_sens(2))(_mon))))
			(line__36(_arch 2 0 36(_assignment (_trgt(5))(_sens(2))(_mon))))
			(line__45(_arch 3 0 45(_prcs (_simple))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(MIPS_Types))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 4 -1)
)
I 000051 55 892           1495525676177 GenericMux
(_unit VHDL (mux2n_1 0 5(genericmux 0 12))
	(_version vd0)
	(_time 1495525676178 2017.05.23 10:47:56)
	(_source (\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 1d1f4b1b4c4b410e1f4e58441a1e1c1b491a181a15)
	(_ent
		(_time 1495525676175)
	)
	(_object
		(_gen (_int n -1 0 6 \1\ (_ent gms((i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~2**n-1}~12 0 7(_array -2 ((_to i 0 c 0)))))
		(_port (_int Input 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8(_array -2 ((_dto c 1 i 0)))))
		(_port (_int Selection 1 0 8(_ent(_in))))
		(_port (_int Output -2 0 9(_ent(_out))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . GenericMux 2 -1)
)
I 000052 55 2576          1495525679077 SingleCycle
(_unit VHDL (mips_processor 0 6(singlecycle 0 10))
	(_version vd0)
	(_time 1495525679078 2017.05.23 10:47:59)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code 686a6868693e3c7f686d2e33396f6a6e3e6e6b6e6d)
	(_ent
		(_time 1495524593525)
	)
	(_inst ControlBlock 0 38(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((RegDst)(RegDst))
			((RegWrite)(RegWrite))
			((ALUSrc)(ALUSrc))
			((PCSrc)(PCSrc))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 41(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in))))
		(_sig (_int PC -3 0 19(_arch(_uni((_others(i 2)))))))
		(_sig (_int Instruction -3 0 21(_arch(_uni))))
		(_sig (_int RInst -4 0 22(_arch(_uni))))
		(_sig (_int IInst -5 0 23(_arch(_uni))))
		(_sig (_int JInst -6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 0 0 27(_arch(_uni))))
		(_sig (_int RegWrite -1 0 28(_arch(_uni))))
		(_sig (_int ALUSrc -1 0 28(_arch(_uni))))
		(_sig (_int PCSrc -1 0 28(_arch(_uni))))
		(_sig (_int MemWrite -1 0 28(_arch(_uni))))
		(_sig (_int MemRead -1 0 28(_arch(_uni))))
		(_sig (_int MemToReg -1 0 28(_arch(_uni))))
		(_sig (_int ALUOP -7 0 29(_arch(_uni))))
		(_sig (_int DataRead_1 -3 0 32(_arch(_uni))))
		(_sig (_int DataRead_2 -3 0 32(_arch(_uni))))
		(_sig (_int DataWrite -3 0 32(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment (_trgt(3))(_sens(2))(_mon))))
			(line__35(_arch 1 0 35(_assignment (_trgt(4))(_sens(2))(_mon))))
			(line__36(_arch 2 0 36(_assignment (_trgt(5))(_sens(2))(_mon))))
			(line__45(_arch 3 0 45(_prcs (_simple))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(MIPS_Types))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 4 -1)
)
I 000051 55 1059          1495541447766 GenericMux
(_unit VHDL (mux2n_1 0 5(genericmux 0 12))
	(_version vd0)
	(_time 1495541447767 2017.05.23 15:10:47)
	(_source (\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 5303525155050f405100160a54505255075456545b)
	(_ent
		(_time 1495525676174)
	)
	(_object
		(_gen (_int n -1 0 6 \1\ (_ent gms((i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~2**n-1}~12 0 7(_array -2 ((_to i 0 c 1)))))
		(_port (_int Input 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8(_array -2 ((_dto c 2 i 0)))))
		(_port (_int Selection 1 0 8(_ent(_in))))
		(_port (_int Output -2 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment (_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . GenericMux 3 -1)
)
I 000049 55 1296          1495541711189 Data_Mem
(_unit VHDL (data_memory 0 6(data_mem 0 12))
	(_version vd0)
	(_time 1495541711190 2017.05.23 15:15:11)
	(_source (\./../src/Data_Memory.vhd\))
	(_parameters tan)
	(_code 51575652510701475156170b545754570557075653)
	(_ent
		(_time 1495541518452)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Address 0 0 7(_ent(_in))))
		(_port (_int DataIn -2 0 8(_ent(_in))))
		(_port (_int MemRead -1 0 8(_ent(_in))))
		(_port (_int MemWrite -1 0 8(_ent(_in))))
		(_port (_int DataOut -2 0 9(_ent(_out))))
		(_sig (_int Data -3 0 13(_arch(_uni))))
		(_sig (_int DataWord -2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(6))(_sens(5)(0))(_mon))))
			(line__17(_arch 1 0 17(_assignment (_trgt(4))(_sens(6)(2)))))
			(line__18(_arch 2 0 18(_assignment (_trgt(5))(_sens(0)(1(d_15_8))(3))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (1 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.MEM_DATA (1 MEM_DATA)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(.(MIPS_Types))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Data_Mem 3 -1)
)
I 000049 55 1386          1495541731111 Data_Mem
(_unit VHDL (data_memory 0 6(data_mem 0 12))
	(_version vd0)
	(_time 1495541731112 2017.05.23 15:15:31)
	(_source (\./../src/Data_Memory.vhd\))
	(_parameters tan)
	(_code 232026272175733523256579262526257725752421)
	(_ent
		(_time 1495541518452)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Address 0 0 7(_ent(_in))))
		(_port (_int DataIn -2 0 8(_ent(_in))))
		(_port (_int MemRead -1 0 8(_ent(_in))))
		(_port (_int MemWrite -1 0 8(_ent(_in))))
		(_port (_int DataOut -2 0 9(_ent(_out))))
		(_sig (_int Data -3 0 13(_arch(_uni))))
		(_sig (_int DataWord -2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(6))(_sens(5)(0))(_mon))))
			(line__17(_arch 1 0 17(_assignment (_trgt(4))(_sens(6)(2)))))
			(line__18(_arch 2 0 18(_assignment (_trgt(5))(_sens(0)(1(d_15_8))(3))(_mon))))
			(line__19(_arch 3 0 19(_assignment (_trgt(5))(_sens(0)(1(d_7_0))(3))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (1 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.MEM_DATA (1 MEM_DATA)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (5)
	)
	(_use (ieee(std_logic_1164))(.(MIPS_Types))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Data_Mem 4 -1)
)
I 000049 55 1386          1495541734408 Data_Mem
(_unit VHDL (data_memory 0 6(data_mem 0 12))
	(_version vd0)
	(_time 1495541734409 2017.05.23 15:15:34)
	(_source (\./../src/Data_Memory.vhd\))
	(_parameters tan)
	(_code 04075502015254120402425e010201025002520306)
	(_ent
		(_time 1495541518452)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Address 0 0 7(_ent(_in))))
		(_port (_int DataIn -2 0 8(_ent(_in))))
		(_port (_int MemRead -1 0 8(_ent(_in))))
		(_port (_int MemWrite -1 0 8(_ent(_in))))
		(_port (_int DataOut -2 0 9(_ent(_out))))
		(_sig (_int Data -3 0 13(_arch(_uni))))
		(_sig (_int DataWord -2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(6))(_sens(5)(0))(_mon))))
			(line__17(_arch 1 0 17(_assignment (_trgt(4))(_sens(6)(2)))))
			(line__18(_arch 2 0 18(_assignment (_trgt(5))(_sens(0)(1(d_15_8))(3))(_mon))))
			(line__19(_arch 3 0 19(_assignment (_trgt(5))(_sens(0)(1(d_7_0))(3))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (1 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.MEM_DATA (1 MEM_DATA)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (5)
	)
	(_use (ieee(std_logic_1164))(.(MIPS_Types))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Data_Mem 4 -1)
)
I 000053 55 1320          1495548922602 MIPS_Control
(_unit VHDL (control_unit 0 21(mips_control 0 28))
	(_version vd0)
	(_time 1495548922603 2017.05.23 17:15:22)
	(_source (\./../src/Control_Unit.vhd\))
	(_parameters tan)
	(_code efe9bfbcefb8eef8eabdfdb5e8e9bceab9e8eae9ba)
	(_ent
		(_time 1495548922600)
	)
	(_object
		(_port (_int Opcode -1 0 22(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -2 ((_dto i 2 i 0)))))
		(_port (_int FuncField 0 0 22(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 23(_array -2 ((_dto i 1 i 0)))))
		(_port (_int RegDst 1 0 23(_ent(_out))))
		(_port (_int RegWriteSrc 1 0 23(_ent(_out))))
		(_port (_int RegWrite -2 0 24(_ent(_out))))
		(_port (_int ALUSrc1 -2 0 24(_ent(_out))))
		(_port (_int ALUSrc2 -2 0 24(_ent(_out))))
		(_port (_int MemWrite -2 0 24(_ent(_out))))
		(_port (_int MemRead -2 0 24(_ent(_out))))
		(_port (_int MemToReg -2 0 24(_ent(_out))))
		(_port (_int MemSrc -2 0 24(_ent(_out))))
		(_port (_int PCSrc -2 0 24(_ent(_out))))
		(_port (_int ALUOP -3 0 25(_ent(_out))))
		(_type (_ext ~extmips_16.MIPS_Types.INST_OP (0 INST_OP)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (0 ALU_OP)))
	)
	(_use (.(MIPS_Types))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1364          1495549017510 MIPS_Control
(_unit VHDL (control_unit 0 22(mips_control 0 29))
	(_version vd0)
	(_time 1495549017511 2017.05.23 17:16:57)
	(_source (\./../src/Control_Unit.vhd\))
	(_parameters tan)
	(_code a9a8fcfef6fea8beacf8bbf3aeaffaacffaeacaffc)
	(_ent
		(_time 1495549017508)
	)
	(_object
		(_port (_int Opcode -1 0 23(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -2 ((_dto i 2 i 0)))))
		(_port (_int FuncField 0 0 23(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 24(_array -2 ((_dto i 1 i 0)))))
		(_port (_int RegDst 1 0 24(_ent(_out))))
		(_port (_int RegWriteSrc 1 0 24(_ent(_out))))
		(_port (_int RegWrite -2 0 25(_ent(_out))))
		(_port (_int ALUSrc1 -2 0 25(_ent(_out))))
		(_port (_int ALUSrc2 -2 0 25(_ent(_out))))
		(_port (_int MemWrite -2 0 25(_ent(_out))))
		(_port (_int MemRead -2 0 25(_ent(_out))))
		(_port (_int MemToReg -2 0 25(_ent(_out))))
		(_port (_int MemSrc -2 0 25(_ent(_out))))
		(_port (_int PCSrc -2 0 25(_ent(_out))))
		(_port (_int PCInc -2 0 25(_ent(_out))))
		(_port (_int ALUOP -3 0 26(_ent(_out))))
		(_type (_ext ~extmips_16.MIPS_Types.INST_OP (0 INST_OP)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (0 ALU_OP)))
	)
	(_use (.(MIPS_Types))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1364          1495549023648 MIPS_Control
(_unit VHDL (control_unit 0 22(mips_control 0 29))
	(_version vd0)
	(_time 1495549023649 2017.05.23 17:17:03)
	(_source (\./../src/Control_Unit.vhd\))
	(_parameters tan)
	(_code a6a9a2f1f6f1a7b1a3f7b4fca1a0f5a3f0a1a3a0f3)
	(_ent
		(_time 1495549017507)
	)
	(_object
		(_port (_int Opcode -1 0 23(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -2 ((_dto i 2 i 0)))))
		(_port (_int FuncField 0 0 23(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 24(_array -2 ((_dto i 1 i 0)))))
		(_port (_int RegDst 1 0 24(_ent(_out))))
		(_port (_int RegWriteSrc 1 0 24(_ent(_out))))
		(_port (_int RegWrite -2 0 25(_ent(_out))))
		(_port (_int ALUSrc1 -2 0 25(_ent(_out))))
		(_port (_int ALUSrc2 -2 0 25(_ent(_out))))
		(_port (_int MemWrite -2 0 25(_ent(_out))))
		(_port (_int MemRead -2 0 25(_ent(_out))))
		(_port (_int MemToReg -2 0 25(_ent(_out))))
		(_port (_int MemSrc -2 0 25(_ent(_out))))
		(_port (_int PCSrc -2 0 25(_ent(_out))))
		(_port (_int PCInc -2 0 25(_ent(_out))))
		(_port (_int ALUOP -3 0 26(_ent(_out))))
		(_type (_ext ~extmips_16.MIPS_Types.INST_OP (0 INST_OP)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (0 ALU_OP)))
	)
	(_use (.(MIPS_Types))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1396          1495549240215 MIPS_Control
(_unit VHDL (control_unit 0 22(mips_control 0 29))
	(_version vd0)
	(_time 1495549240216 2017.05.23 17:20:40)
	(_source (\./../src/Control_Unit.vhd\))
	(_parameters tan)
	(_code 98cb9e97c6cf998f9dc98ac29f9ecb9dce9f9d9ecd)
	(_ent
		(_time 1495549240213)
	)
	(_object
		(_port (_int Opcode -1 0 23(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -2 ((_dto i 2 i 0)))))
		(_port (_int FuncField 0 0 23(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 24(_array -2 ((_dto i 1 i 0)))))
		(_port (_int RegDst 1 0 24(_ent(_out(_string \"00"\)))))
		(_port (_int RegWriteSrc 1 0 24(_ent(_out(_string \"00"\)))))
		(_port (_int RegWrite -2 0 25(_ent(_out))))
		(_port (_int ALUSrc1 -2 0 25(_ent(_out))))
		(_port (_int ALUSrc2 -2 0 25(_ent(_out))))
		(_port (_int MemWrite -2 0 25(_ent(_out))))
		(_port (_int MemRead -2 0 25(_ent(_out))))
		(_port (_int MemToReg -2 0 25(_ent(_out))))
		(_port (_int MemSrc -2 0 25(_ent(_out))))
		(_port (_int PCSrc -2 0 25(_ent(_out))))
		(_port (_int PCInc -2 0 25(_ent(_out))))
		(_port (_int ALUOP -3 0 26(_ent(_out))))
		(_type (_ext ~extmips_16.MIPS_Types.INST_OP (0 INST_OP)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (0 ALU_OP)))
	)
	(_use (.(MIPS_Types))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1459          1495549332748 MIPS_Control
(_unit VHDL (control_unit 0 22(mips_control 0 30))
	(_version vd0)
	(_time 1495549332749 2017.05.23 17:22:12)
	(_source (\./../src/Control_Unit.vhd\))
	(_parameters tan)
	(_code 0b095e0d0f5c0a1c0d0c19510c0d580e5d0c0e0d5e)
	(_ent
		(_time 1495549332746)
	)
	(_object
		(_port (_int Opcode -1 0 23(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -2 ((_dto i 2 i 0)))))
		(_port (_int FuncField 0 0 23(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 24(_array -2 ((_dto i 1 i 0)))))
		(_port (_int RegDst 1 0 24(_ent(_out(_string \"00"\)))))
		(_port (_int RegWriteSrc 1 0 24(_ent(_out(_string \"00"\)))))
		(_port (_int RegWrite -2 0 25(_ent(_out((i 3))))))
		(_port (_int ALUSrc1 -2 0 26(_ent(_out((i 2))))))
		(_port (_int ALUSrc2 -2 0 26(_ent(_out((i 2))))))
		(_port (_int MemWrite -2 0 26(_ent(_out((i 2))))))
		(_port (_int MemRead -2 0 26(_ent(_out((i 2))))))
		(_port (_int MemToReg -2 0 26(_ent(_out((i 2))))))
		(_port (_int MemSrc -2 0 26(_ent(_out((i 2))))))
		(_port (_int PCSrc -2 0 26(_ent(_out((i 2))))))
		(_port (_int PCInc -2 0 26(_ent(_out((i 2))))))
		(_port (_int ALUOP -3 0 27(_ent(_out))))
		(_type (_ext ~extmips_16.MIPS_Types.INST_OP (0 INST_OP)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (0 ALU_OP)))
	)
	(_use (.(MIPS_Types))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1619          1495550061753 MIPS_Control
(_unit VHDL (control_unit 0 22(mips_control 0 30))
	(_version vd0)
	(_time 1495550061754 2017.05.23 17:34:21)
	(_source (\./../src/Control_Unit.vhd\))
	(_parameters tan)
	(_code 21207125767620362725337b262772247726242774)
	(_ent
		(_time 1495549332745)
	)
	(_object
		(_port (_int Opcode -1 0 23(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -2 ((_dto i 2 i 0)))))
		(_port (_int FuncField 0 0 23(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 24(_array -2 ((_dto i 1 i 0)))))
		(_port (_int RegDst 1 0 24(_ent(_out(_string \"00"\)))))
		(_port (_int RegWriteSrc 1 0 24(_ent(_out(_string \"00"\)))))
		(_port (_int RegWrite -2 0 25(_ent(_out((i 3))))))
		(_port (_int ALUSrc1 -2 0 26(_ent(_out((i 2))))))
		(_port (_int ALUSrc2 -2 0 26(_ent(_out((i 2))))))
		(_port (_int MemWrite -2 0 26(_ent(_out((i 2))))))
		(_port (_int MemRead -2 0 26(_ent(_out((i 2))))))
		(_port (_int MemToReg -2 0 26(_ent(_out((i 2))))))
		(_port (_int MemSrc -2 0 26(_ent(_out((i 2))))))
		(_port (_int PCSrc -2 0 26(_ent(_out((i 2))))))
		(_port (_int PCInc -2 0 26(_ent(_out((i 2))))))
		(_port (_int ALUOP -3 0 27(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment (_trgt(2))(_sens(0)))))
		)
		(_type (_ext ~extmips_16.MIPS_Types.INST_OP (0 INST_OP)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (0 ALU_OP)))
	)
	(_use (.(MIPS_Types))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . MIPS_Control 1 -1)
)
I 000053 55 1682          1495550347863 MIPS_Control
(_unit VHDL (control_unit 0 22(mips_control 0 30))
	(_version vd0)
	(_time 1495550347864 2017.05.23 17:39:07)
	(_source (\./../src/Control_Unit.vhd\))
	(_parameters tan)
	(_code beecb4eabde9bfa9b8b0ace4b9b8edbbe8b9bbb8eb)
	(_ent
		(_time 1495549332745)
	)
	(_object
		(_port (_int Opcode -1 0 23(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -2 ((_dto i 2 i 0)))))
		(_port (_int FuncField 0 0 23(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 24(_array -2 ((_dto i 1 i 0)))))
		(_port (_int RegDst 1 0 24(_ent(_out(_string \"00"\)))))
		(_port (_int RegWriteSrc 1 0 24(_ent(_out(_string \"00"\)))))
		(_port (_int RegWrite -2 0 25(_ent(_out((i 3))))))
		(_port (_int ALUSrc1 -2 0 26(_ent(_out((i 2))))))
		(_port (_int ALUSrc2 -2 0 26(_ent(_out((i 2))))))
		(_port (_int MemWrite -2 0 26(_ent(_out((i 2))))))
		(_port (_int MemRead -2 0 26(_ent(_out((i 2))))))
		(_port (_int MemToReg -2 0 26(_ent(_out((i 2))))))
		(_port (_int MemSrc -2 0 26(_ent(_out((i 2))))))
		(_port (_int PCSrc -2 0 26(_ent(_out((i 2))))))
		(_port (_int PCInc -2 0 26(_ent(_out((i 2))))))
		(_port (_int ALUOP -3 0 27(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment (_trgt(2))(_sens(0)))))
			(line__37(_arch 1 0 37(_assignment (_trgt(3))(_sens(0)))))
		)
		(_type (_ext ~extmips_16.MIPS_Types.INST_OP (0 INST_OP)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (0 ALU_OP)))
	)
	(_use (.(MIPS_Types))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . MIPS_Control 2 -1)
)
I 000053 55 1682          1495550350425 MIPS_Control
(_unit VHDL (control_unit 0 22(mips_control 0 30))
	(_version vd0)
	(_time 1495550350426 2017.05.23 17:39:10)
	(_source (\./../src/Control_Unit.vhd\))
	(_parameters tan)
	(_code c192c1949696c0d6c797d39bc6c792c497c6c4c794)
	(_ent
		(_time 1495549332745)
	)
	(_object
		(_port (_int Opcode -1 0 23(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -2 ((_dto i 2 i 0)))))
		(_port (_int FuncField 0 0 23(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 24(_array -2 ((_dto i 1 i 0)))))
		(_port (_int RegDst 1 0 24(_ent(_out(_string \"00"\)))))
		(_port (_int RegWriteSrc 1 0 24(_ent(_out(_string \"00"\)))))
		(_port (_int RegWrite -2 0 25(_ent(_out((i 3))))))
		(_port (_int ALUSrc1 -2 0 26(_ent(_out((i 2))))))
		(_port (_int ALUSrc2 -2 0 26(_ent(_out((i 2))))))
		(_port (_int MemWrite -2 0 26(_ent(_out((i 2))))))
		(_port (_int MemRead -2 0 26(_ent(_out((i 2))))))
		(_port (_int MemToReg -2 0 26(_ent(_out((i 2))))))
		(_port (_int MemSrc -2 0 26(_ent(_out((i 2))))))
		(_port (_int PCSrc -2 0 26(_ent(_out((i 2))))))
		(_port (_int PCInc -2 0 26(_ent(_out((i 2))))))
		(_port (_int ALUOP -3 0 27(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment (_trgt(2))(_sens(0)))))
			(line__37(_arch 1 0 37(_assignment (_trgt(3))(_sens(0)))))
		)
		(_type (_ext ~extmips_16.MIPS_Types.INST_OP (0 INST_OP)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (0 ALU_OP)))
	)
	(_use (.(MIPS_Types))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . MIPS_Control 2 -1)
)
I 000053 55 1745          1495550497628 MIPS_Control
(_unit VHDL (control_unit 0 22(mips_control 0 30))
	(_version vd0)
	(_time 1495550497629 2017.05.23 17:41:37)
	(_source (\./../src/Control_Unit.vhd\))
	(_parameters tan)
	(_code c4c0c5919693c5d3c290d69ec3c297c192c3c1c291)
	(_ent
		(_time 1495549332745)
	)
	(_object
		(_port (_int Opcode -1 0 23(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -2 ((_dto i 2 i 0)))))
		(_port (_int FuncField 0 0 23(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 24(_array -2 ((_dto i 1 i 0)))))
		(_port (_int RegDst 1 0 24(_ent(_out(_string \"00"\)))))
		(_port (_int RegWriteSrc 1 0 24(_ent(_out(_string \"00"\)))))
		(_port (_int RegWrite -2 0 25(_ent(_out((i 3))))))
		(_port (_int ALUSrc1 -2 0 26(_ent(_out((i 2))))))
		(_port (_int ALUSrc2 -2 0 26(_ent(_out((i 2))))))
		(_port (_int MemWrite -2 0 26(_ent(_out((i 2))))))
		(_port (_int MemRead -2 0 26(_ent(_out((i 2))))))
		(_port (_int MemToReg -2 0 26(_ent(_out((i 2))))))
		(_port (_int MemSrc -2 0 26(_ent(_out((i 2))))))
		(_port (_int PCSrc -2 0 26(_ent(_out((i 2))))))
		(_port (_int PCInc -2 0 26(_ent(_out((i 2))))))
		(_port (_int ALUOP -3 0 27(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment (_trgt(2))(_sens(0)))))
			(line__37(_arch 1 0 37(_assignment (_trgt(3))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment (_trgt(4))(_sens(0)))))
		)
		(_type (_ext ~extmips_16.MIPS_Types.INST_OP (0 INST_OP)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (0 ALU_OP)))
	)
	(_use (.(MIPS_Types))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . MIPS_Control 3 -1)
)
I 000053 55 1808          1495550562223 MIPS_Control
(_unit VHDL (control_unit 0 22(mips_control 0 30))
	(_version vd0)
	(_time 1495550562224 2017.05.23 17:42:42)
	(_source (\./../src/Control_Unit.vhd\))
	(_parameters tan)
	(_code 16114311464117011044044c111045134011131043)
	(_ent
		(_time 1495549332745)
	)
	(_object
		(_port (_int Opcode -1 0 23(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -2 ((_dto i 2 i 0)))))
		(_port (_int FuncField 0 0 23(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 24(_array -2 ((_dto i 1 i 0)))))
		(_port (_int RegDst 1 0 24(_ent(_out(_string \"00"\)))))
		(_port (_int RegWriteSrc 1 0 24(_ent(_out(_string \"00"\)))))
		(_port (_int RegWrite -2 0 25(_ent(_out((i 3))))))
		(_port (_int ALUSrc1 -2 0 26(_ent(_out((i 2))))))
		(_port (_int ALUSrc2 -2 0 26(_ent(_out((i 2))))))
		(_port (_int MemWrite -2 0 26(_ent(_out((i 2))))))
		(_port (_int MemRead -2 0 26(_ent(_out((i 2))))))
		(_port (_int MemToReg -2 0 26(_ent(_out((i 2))))))
		(_port (_int MemSrc -2 0 26(_ent(_out((i 2))))))
		(_port (_int PCSrc -2 0 26(_ent(_out((i 2))))))
		(_port (_int PCInc -2 0 26(_ent(_out((i 2))))))
		(_port (_int ALUOP -3 0 27(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment (_trgt(2))(_sens(0)))))
			(line__37(_arch 1 0 37(_assignment (_trgt(3))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment (_trgt(4))(_sens(0)))))
			(line__46(_arch 3 0 46(_assignment (_trgt(5))(_sens(0)))))
		)
		(_type (_ext ~extmips_16.MIPS_Types.INST_OP (0 INST_OP)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (0 ALU_OP)))
	)
	(_use (.(MIPS_Types))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . MIPS_Control 4 -1)
)
I 000053 55 1871          1495550774911 MIPS_Control
(_unit VHDL (control_unit 0 22(mips_control 0 30))
	(_version vd0)
	(_time 1495550774912 2017.05.23 17:46:14)
	(_source (\./../src/Control_Unit.vhd\))
	(_parameters tan)
	(_code e5e6b2b6b6b2e4f2e2e2f7bfe2e3b6e0b3e2e0e3b0)
	(_ent
		(_time 1495549332745)
	)
	(_object
		(_port (_int Opcode -1 0 23(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -2 ((_dto i 2 i 0)))))
		(_port (_int FuncField 0 0 23(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 24(_array -2 ((_dto i 1 i 0)))))
		(_port (_int RegDst 1 0 24(_ent(_out(_string \"00"\)))))
		(_port (_int RegWriteSrc 1 0 24(_ent(_out(_string \"00"\)))))
		(_port (_int RegWrite -2 0 25(_ent(_out((i 3))))))
		(_port (_int ALUSrc1 -2 0 26(_ent(_out((i 2))))))
		(_port (_int ALUSrc2 -2 0 26(_ent(_out((i 2))))))
		(_port (_int MemWrite -2 0 26(_ent(_out((i 2))))))
		(_port (_int MemRead -2 0 26(_ent(_out((i 2))))))
		(_port (_int MemToReg -2 0 26(_ent(_out((i 2))))))
		(_port (_int MemSrc -2 0 26(_ent(_out((i 2))))))
		(_port (_int PCSrc -2 0 26(_ent(_out((i 2))))))
		(_port (_int PCInc -2 0 26(_ent(_out((i 2))))))
		(_port (_int ALUOP -3 0 27(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment (_trgt(2))(_sens(0)))))
			(line__37(_arch 1 0 37(_assignment (_trgt(3))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment (_trgt(4))(_sens(0)))))
			(line__46(_arch 3 0 46(_assignment (_trgt(5))(_sens(0)))))
			(line__47(_arch 4 0 47(_assignment (_trgt(6))(_sens(0)))))
		)
		(_type (_ext ~extmips_16.MIPS_Types.INST_OP (0 INST_OP)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (0 ALU_OP)))
	)
	(_use (.(MIPS_Types))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . MIPS_Control 5 -1)
)
I 000053 55 1997          1495550854847 MIPS_Control
(_unit VHDL (control_unit 0 22(mips_control 0 30))
	(_version vd0)
	(_time 1495550854848 2017.05.23 17:47:34)
	(_source (\./../src/Control_Unit.vhd\))
	(_parameters tan)
	(_code 27282223767026302023357d202174227120222172)
	(_ent
		(_time 1495549332745)
	)
	(_object
		(_port (_int Opcode -1 0 23(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -2 ((_dto i 2 i 0)))))
		(_port (_int FuncField 0 0 23(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 24(_array -2 ((_dto i 1 i 0)))))
		(_port (_int RegDst 1 0 24(_ent(_out(_string \"00"\)))))
		(_port (_int RegWriteSrc 1 0 24(_ent(_out(_string \"00"\)))))
		(_port (_int RegWrite -2 0 25(_ent(_out((i 3))))))
		(_port (_int ALUSrc1 -2 0 26(_ent(_out((i 2))))))
		(_port (_int ALUSrc2 -2 0 26(_ent(_out((i 2))))))
		(_port (_int MemWrite -2 0 26(_ent(_out((i 2))))))
		(_port (_int MemRead -2 0 26(_ent(_out((i 2))))))
		(_port (_int MemToReg -2 0 26(_ent(_out((i 2))))))
		(_port (_int MemSrc -2 0 26(_ent(_out((i 2))))))
		(_port (_int PCSrc -2 0 26(_ent(_out((i 2))))))
		(_port (_int PCInc -2 0 26(_ent(_out((i 2))))))
		(_port (_int ALUOP -3 0 27(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment (_trgt(2))(_sens(0)))))
			(line__37(_arch 1 0 37(_assignment (_trgt(3))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment (_trgt(4))(_sens(0)))))
			(line__46(_arch 3 0 46(_assignment (_trgt(5))(_sens(0)))))
			(line__47(_arch 4 0 47(_assignment (_trgt(6))(_sens(0)))))
			(line__49(_arch 5 0 49(_assignment (_trgt(7))(_sens(0)))))
			(line__50(_arch 6 0 50(_assignment (_trgt(8))(_sens(0)))))
		)
		(_type (_ext ~extmips_16.MIPS_Types.INST_OP (0 INST_OP)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (0 ALU_OP)))
	)
	(_use (.(MIPS_Types))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . MIPS_Control 7 -1)
)
I 000053 55 2124          1495550985146 MIPS_Control
(_unit VHDL (control_unit 0 22(mips_control 0 30))
	(_version vd0)
	(_time 1495550985147 2017.05.23 17:49:45)
	(_source (\./../src/Control_Unit.vhd\))
	(_parameters tan)
	(_code 1f101f181f481e08181c0d4518194c1a49181a194a)
	(_ent
		(_time 1495549332745)
	)
	(_object
		(_port (_int Opcode -1 0 23(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -2 ((_dto i 2 i 0)))))
		(_port (_int FuncField 0 0 23(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 24(_array -2 ((_dto i 1 i 0)))))
		(_port (_int RegDst 1 0 24(_ent(_out(_string \"00"\)))))
		(_port (_int RegWriteSrc 1 0 24(_ent(_out(_string \"00"\)))))
		(_port (_int RegWrite -2 0 25(_ent(_out((i 3))))))
		(_port (_int ALUSrc1 -2 0 26(_ent(_out((i 2))))))
		(_port (_int ALUSrc2 -2 0 26(_ent(_out((i 2))))))
		(_port (_int MemWrite -2 0 26(_ent(_out((i 2))))))
		(_port (_int MemRead -2 0 26(_ent(_out((i 2))))))
		(_port (_int MemToReg -2 0 26(_ent(_out((i 2))))))
		(_port (_int MemSrc -2 0 26(_ent(_out((i 2))))))
		(_port (_int PCSrc -2 0 26(_ent(_out((i 2))))))
		(_port (_int PCInc -2 0 26(_ent(_out((i 2))))))
		(_port (_int ALUOP -3 0 27(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment (_trgt(2))(_sens(0)))))
			(line__37(_arch 1 0 37(_assignment (_trgt(3))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment (_trgt(4))(_sens(0)))))
			(line__46(_arch 3 0 46(_assignment (_trgt(5))(_sens(0)))))
			(line__47(_arch 4 0 47(_assignment (_trgt(6))(_sens(0)))))
			(line__49(_arch 5 0 49(_assignment (_trgt(7))(_sens(0)))))
			(line__50(_arch 6 0 50(_assignment (_trgt(8))(_sens(0)))))
			(line__51(_arch 7 0 51(_assignment (_trgt(9))(_sens(0)))))
			(line__52(_arch 8 0 52(_assignment (_trgt(10))(_sens(0)))))
		)
		(_type (_ext ~extmips_16.MIPS_Types.INST_OP (0 INST_OP)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (0 ALU_OP)))
	)
	(_use (.(MIPS_Types))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . MIPS_Control 9 -1)
)
I 000053 55 2254          1495551054503 MIPS_Control
(_unit VHDL (control_unit 0 22(mips_control 0 30))
	(_version vd0)
	(_time 1495551054504 2017.05.23 17:50:54)
	(_source (\./../src/Control_Unit.vhd\))
	(_parameters tan)
	(_code 0f580e090f580e18080e1d5508095c0a59080a095a)
	(_ent
		(_time 1495549332745)
	)
	(_object
		(_port (_int Opcode -1 0 23(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -2 ((_dto i 2 i 0)))))
		(_port (_int FuncField 0 0 23(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 24(_array -2 ((_dto i 1 i 0)))))
		(_port (_int RegDst 1 0 24(_ent(_out(_string \"00"\)))))
		(_port (_int RegWriteSrc 1 0 24(_ent(_out(_string \"00"\)))))
		(_port (_int RegWrite -2 0 25(_ent(_out((i 3))))))
		(_port (_int ALUSrc1 -2 0 26(_ent(_out((i 2))))))
		(_port (_int ALUSrc2 -2 0 26(_ent(_out((i 2))))))
		(_port (_int MemWrite -2 0 26(_ent(_out((i 2))))))
		(_port (_int MemRead -2 0 26(_ent(_out((i 2))))))
		(_port (_int MemToReg -2 0 26(_ent(_out((i 2))))))
		(_port (_int MemSrc -2 0 26(_ent(_out((i 2))))))
		(_port (_int PCSrc -2 0 26(_ent(_out((i 2))))))
		(_port (_int PCInc -2 0 26(_ent(_out((i 2))))))
		(_port (_int ALUOP -3 0 27(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment (_trgt(2))(_sens(0)))))
			(line__37(_arch 1 0 37(_assignment (_trgt(3))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment (_trgt(4))(_sens(0)))))
			(line__46(_arch 3 0 46(_assignment (_trgt(5))(_sens(0)))))
			(line__47(_arch 4 0 47(_assignment (_trgt(6))(_sens(0)))))
			(line__49(_arch 5 0 49(_assignment (_trgt(7))(_sens(0)))))
			(line__50(_arch 6 0 50(_assignment (_trgt(8))(_sens(0)))))
			(line__51(_arch 7 0 51(_assignment (_trgt(9))(_sens(0)))))
			(line__52(_arch 8 0 52(_assignment (_trgt(10))(_sens(0)))))
			(line__53(_arch 9 0 53(_assignment (_trgt(11))(_sens(0)))))
			(line__54(_arch 10 0 54(_assignment (_trgt(12))(_sens(0)))))
		)
		(_type (_ext ~extmips_16.MIPS_Types.INST_OP (0 INST_OP)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (0 ALU_OP)))
	)
	(_use (.(MIPS_Types))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . MIPS_Control 11 -1)
)
I 000053 55 2196          1495551592777 MIPS_Control
(_unit VHDL (control_unit 0 22(mips_control 0 31))
	(_version vd0)
	(_time 1495551592778 2017.05.23 17:59:52)
	(_source (\./../src/Control_Unit.vhd\))
	(_parameters tan)
	(_code b8eab3ece6efb9afbfedaae2bfbeebbdeebfbdbeed)
	(_ent
		(_time 1495551592775)
	)
	(_object
		(_port (_int Opcode -1 0 23(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -2 ((_dto i 2 i 0)))))
		(_port (_int FuncField 0 0 23(_ent(_in))))
		(_port (_int ZeroFlag -2 0 24(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 25(_array -2 ((_dto i 1 i 0)))))
		(_port (_int RegDst 1 0 25(_ent(_out(_string \"00"\)))))
		(_port (_int RegWriteSrc 1 0 25(_ent(_out(_string \"00"\)))))
		(_port (_int PCSrc 1 0 25(_ent(_out(_string \"00"\)))))
		(_port (_int RegWrite -2 0 26(_ent(_out((i 3))))))
		(_port (_int ALUSrc1 -2 0 27(_ent(_out((i 2))))))
		(_port (_int ALUSrc2 -2 0 27(_ent(_out((i 2))))))
		(_port (_int MemWrite -2 0 27(_ent(_out((i 2))))))
		(_port (_int MemRead -2 0 27(_ent(_out((i 2))))))
		(_port (_int MemToReg -2 0 27(_ent(_out((i 2))))))
		(_port (_int MemSrc -2 0 27(_ent(_out((i 2))))))
		(_port (_int ALUOP -3 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment (_trgt(3))(_sens(0)))))
			(line__38(_arch 1 0 38(_assignment (_trgt(4))(_sens(0)))))
			(line__43(_arch 2 0 43(_assignment (_trgt(6))(_sens(0)))))
			(line__47(_arch 3 0 47(_assignment (_trgt(7))(_sens(0)))))
			(line__48(_arch 4 0 48(_assignment (_trgt(8))(_sens(0)))))
			(line__50(_arch 5 0 50(_assignment (_trgt(9))(_sens(0)))))
			(line__51(_arch 6 0 51(_assignment (_trgt(10))(_sens(0)))))
			(line__52(_arch 7 0 52(_assignment (_trgt(11))(_sens(0)))))
			(line__53(_arch 8 0 53(_assignment (_trgt(12))(_sens(0)))))
			(line__55(_arch 9 0 55(_assignment (_trgt(5))(_sens(0)(2)))))
		)
		(_type (_ext ~extmips_16.MIPS_Types.INST_OP (0 INST_OP)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (0 ALU_OP)))
	)
	(_use (.(MIPS_Types))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . MIPS_Control 10 -1)
)
I 000049 55 1596          1495551677528 ALU_MIPS
(_unit VHDL (alu 0 7(alu_mips 0 14))
	(_version vd0)
	(_time 1495551677529 2017.05.23 18:01:17)
	(_source (\./../src/ALU_16.vhd\))
	(_parameters tan)
	(_code c6c2c493939097d0c691859d92c0c7c095c1c3c0c7)
	(_ent
		(_time 1495551677526)
	)
	(_object
		(_gen (_int n -1 0 8 \16\ (_ent gms((i 16)))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 9(_array -2 ((_dto c 2 i 0)))))
		(_port (_int A 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9(_array -2 ((_dto c 3 i 0)))))
		(_port (_int B 1 0 9(_ent(_in))))
		(_port (_int Operation -3 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 11(_array -2 ((_dto c 4 i 0)))))
		(_port (_int C 2 0 11(_ent(_out))))
		(_port (_int ZeroFlag -2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(3))(_sens(0)(1)(2))(_mon))))
			(line__26(_arch 1 0 26(_assignment (_trgt(4))(_sens(0)(1)))))
		)
		(_subprogram
			(_ext MAX (2 0))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (0 BIT_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_MIPS 5 -1)
)
I 000053 55 2196          1495551684012 MIPS_Control
(_unit VHDL (control_unit 0 22(mips_control 0 31))
	(_version vd0)
	(_time 1495551684013 2017.05.23 18:01:24)
	(_source (\./../src/Control_Unit.vhd\))
	(_parameters tan)
	(_code 1a1f4d1d1d4d1b0d1d4f08401d1c491f4c1d1f1c4f)
	(_ent
		(_time 1495551592774)
	)
	(_object
		(_port (_int Opcode -1 0 23(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -2 ((_dto i 2 i 0)))))
		(_port (_int FuncField 0 0 23(_ent(_in))))
		(_port (_int ZeroFlag -2 0 24(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 25(_array -2 ((_dto i 1 i 0)))))
		(_port (_int RegDst 1 0 25(_ent(_out(_string \"00"\)))))
		(_port (_int RegWriteSrc 1 0 25(_ent(_out(_string \"00"\)))))
		(_port (_int PCSrc 1 0 25(_ent(_out(_string \"00"\)))))
		(_port (_int RegWrite -2 0 26(_ent(_out((i 3))))))
		(_port (_int ALUSrc1 -2 0 27(_ent(_out((i 2))))))
		(_port (_int ALUSrc2 -2 0 27(_ent(_out((i 2))))))
		(_port (_int MemWrite -2 0 27(_ent(_out((i 2))))))
		(_port (_int MemRead -2 0 27(_ent(_out((i 2))))))
		(_port (_int MemToReg -2 0 27(_ent(_out((i 2))))))
		(_port (_int MemSrc -2 0 27(_ent(_out((i 2))))))
		(_port (_int ALUOP -3 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment (_trgt(3))(_sens(0)))))
			(line__38(_arch 1 0 38(_assignment (_trgt(4))(_sens(0)))))
			(line__43(_arch 2 0 43(_assignment (_trgt(6))(_sens(0)))))
			(line__47(_arch 3 0 47(_assignment (_trgt(7))(_sens(0)))))
			(line__48(_arch 4 0 48(_assignment (_trgt(8))(_sens(0)))))
			(line__50(_arch 5 0 50(_assignment (_trgt(9))(_sens(0)))))
			(line__51(_arch 6 0 51(_assignment (_trgt(10))(_sens(0)))))
			(line__52(_arch 7 0 52(_assignment (_trgt(11))(_sens(0)))))
			(line__53(_arch 8 0 53(_assignment (_trgt(12))(_sens(0)))))
			(line__55(_arch 9 0 55(_assignment (_trgt(5))(_sens(0)(2)))))
		)
		(_type (_ext ~extmips_16.MIPS_Types.INST_OP (0 INST_OP)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (0 ALU_OP)))
	)
	(_use (.(MIPS_Types))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . MIPS_Control 10 -1)
)
I 000053 55 2324          1495552118467 MIPS_Control
(_unit VHDL (control_unit 0 22(mips_control 0 31))
	(_version vd0)
	(_time 1495552118468 2017.05.23 18:08:38)
	(_source (\./../src/Control_Unit.vhd\))
	(_parameters tan)
	(_code 30626635666731273035226a373663356637353665)
	(_ent
		(_time 1495551592774)
	)
	(_object
		(_port (_int Opcode -1 0 23(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -2 ((_dto i 2 i 0)))))
		(_port (_int FuncField 0 0 23(_ent(_in))))
		(_port (_int ZeroFlag -2 0 24(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 25(_array -2 ((_dto i 1 i 0)))))
		(_port (_int RegDst 1 0 25(_ent(_out(_string \"00"\)))))
		(_port (_int RegWriteSrc 1 0 25(_ent(_out(_string \"00"\)))))
		(_port (_int PCSrc 1 0 25(_ent(_out(_string \"00"\)))))
		(_port (_int RegWrite -2 0 26(_ent(_out((i 3))))))
		(_port (_int ALUSrc1 -2 0 27(_ent(_out((i 2))))))
		(_port (_int ALUSrc2 -2 0 27(_ent(_out((i 2))))))
		(_port (_int MemWrite -2 0 27(_ent(_out((i 2))))))
		(_port (_int MemRead -2 0 27(_ent(_out((i 2))))))
		(_port (_int MemToReg -2 0 27(_ent(_out((i 2))))))
		(_port (_int MemSrc -2 0 27(_ent(_out((i 2))))))
		(_port (_int ALUOP -3 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment (_trgt(3))(_sens(0)))))
			(line__38(_arch 1 0 38(_assignment (_trgt(4))(_sens(0)))))
			(line__43(_arch 2 0 43(_assignment (_trgt(6))(_sens(0)))))
			(line__47(_arch 3 0 47(_assignment (_trgt(7))(_sens(0)))))
			(line__48(_arch 4 0 48(_assignment (_trgt(8))(_sens(0)))))
			(line__50(_arch 5 0 50(_assignment (_trgt(9))(_sens(0)))))
			(line__51(_arch 6 0 51(_assignment (_trgt(10))(_sens(0)))))
			(line__52(_arch 7 0 52(_assignment (_trgt(11))(_sens(0)))))
			(line__53(_arch 8 0 53(_assignment (_trgt(12))(_sens(0)))))
			(line__55(_arch 9 0 55(_assignment (_trgt(5))(_sens(0)(2)))))
			(line__60(_arch 10 0 60(_assignment (_trgt(13))(_sens(0)(1)))))
		)
		(_type (_ext ~extmips_16.MIPS_Types.INST_OP (0 INST_OP)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (0 ALU_OP)))
	)
	(_use (.(MIPS_Types))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(131586)
		(131842)
		(197378)
		(131587)
		(197123)
	)
	(_model . MIPS_Control 11 -1)
)
I 000053 55 2324          1495552130717 MIPS_Control
(_unit VHDL (control_unit 0 22(mips_control 0 31))
	(_version vd0)
	(_time 1495552130718 2017.05.23 18:08:50)
	(_source (\./../src/Control_Unit.vhd\))
	(_parameters tan)
	(_code 0a0c5c0c0d5d0b1d0a0e18500d0c590f5c0d0f0c5f)
	(_ent
		(_time 1495551592774)
	)
	(_object
		(_port (_int Opcode -1 0 23(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -2 ((_dto i 2 i 0)))))
		(_port (_int FuncField 0 0 23(_ent(_in))))
		(_port (_int ZeroFlag -2 0 24(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 25(_array -2 ((_dto i 1 i 0)))))
		(_port (_int RegDst 1 0 25(_ent(_out(_string \"00"\)))))
		(_port (_int RegWriteSrc 1 0 25(_ent(_out(_string \"00"\)))))
		(_port (_int PCSrc 1 0 25(_ent(_out(_string \"00"\)))))
		(_port (_int RegWrite -2 0 26(_ent(_out((i 3))))))
		(_port (_int ALUSrc1 -2 0 27(_ent(_out((i 2))))))
		(_port (_int ALUSrc2 -2 0 27(_ent(_out((i 2))))))
		(_port (_int MemWrite -2 0 27(_ent(_out((i 2))))))
		(_port (_int MemRead -2 0 27(_ent(_out((i 2))))))
		(_port (_int MemToReg -2 0 27(_ent(_out((i 2))))))
		(_port (_int MemSrc -2 0 27(_ent(_out((i 2))))))
		(_port (_int ALUOP -3 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment (_trgt(3))(_sens(0)))))
			(line__38(_arch 1 0 38(_assignment (_trgt(4))(_sens(0)))))
			(line__43(_arch 2 0 43(_assignment (_trgt(6))(_sens(0)))))
			(line__47(_arch 3 0 47(_assignment (_trgt(7))(_sens(0)))))
			(line__48(_arch 4 0 48(_assignment (_trgt(8))(_sens(0)))))
			(line__50(_arch 5 0 50(_assignment (_trgt(9))(_sens(0)))))
			(line__51(_arch 6 0 51(_assignment (_trgt(10))(_sens(0)))))
			(line__52(_arch 7 0 52(_assignment (_trgt(11))(_sens(0)))))
			(line__53(_arch 8 0 53(_assignment (_trgt(12))(_sens(0)))))
			(line__55(_arch 9 0 55(_assignment (_trgt(5))(_sens(0)(2)))))
			(line__60(_arch 10 0 60(_assignment (_trgt(13))(_sens(0)(1)))))
		)
		(_type (_ext ~extmips_16.MIPS_Types.INST_OP (0 INST_OP)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (0 ALU_OP)))
	)
	(_use (.(MIPS_Types))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(131586)
		(131842)
		(197378)
		(131587)
		(197123)
	)
	(_model . MIPS_Control 11 -1)
)
I 000051 55 1059          1495560502382 GenericMux
(_unit VHDL (mux2n_1 0 5(genericmux 0 13))
	(_version vd0)
	(_time 1495560502383 2017.05.23 20:28:22)
	(_source (\./../src/Mux.vhd\))
	(_parameters tan)
	(_code dd8fdc8e8c8b81cedf8e9884dadedcdb89dad8dad5)
	(_ent
		(_time 1495525676174)
	)
	(_object
		(_gen (_int n -1 0 6 \1\ (_ent gms((i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~2**n-1}~12 0 7(_array -2 ((_to i 0 c 1)))))
		(_port (_int Input 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8(_array -2 ((_dto c 2 i 0)))))
		(_port (_int Selection 1 0 8(_ent(_in))))
		(_port (_int Output -2 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . GenericMux 3 -1)
)
I 000042 55 1885 1495560510241 mips_types
(_unit VHDL (mips_types 0 5(mips_types 0 44))
	(_version vd0)
	(_time 1495560510244 2017.05.23 20:28:30)
	(_source (\./../src/MIPS_Types.vhd\))
	(_parameters tan)
	(_code 90c0909f99c6c4879694d6cbc59799979096959793)
	(_ent
		(_time 1495560510241)
	)
	(_object
		(_type (_int BYTE 0 6(_array -1 ((_dto i 7 i 0)))))
		(_type (_int WORD 0 7(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REG_ADDRESS 0 8(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ALU_OP 0 10(_enum1 and_op add_op addu_op sub_op cas_op shl_op shr_op undefined (_to i 0 i 7))))
		(_type (_int INST_OP 0 11(_enum1 zero andi addi slti lw llb sw slb lws beq bne j jal jalr lui terminate (_to i 0 i 15))))
		(_type (_int MEM_INST 0 13(_array 1 ((_to i 0 i 65535)))))
		(_type (_int MEM_DATA 0 14(_array 0 ((_to i 0 i 65535)))))
		(_type (_int REG_FILE 0 15(_array 1 ((_to i 0 i 7)))))
		(_type (_int MATRIX 0 16(_array -1 ((_uto i 0 i 2147483647)(_uto i 0 i 2147483647)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~15 0 23(_array -1 ((_dto i 2 i 0)))))
		(_type (_int RTYPE_INSTRUCTION 0 18(_record (OPCODE 4)(Rs 2)(Rt 2)(Rd 2)(FUNC 9))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~15 0 30(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ITYPE_INSTRUCTION 0 26(_record (OPCODE 4)(Rs 2)(Rt 2)(Immediate 11))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~15 0 35(_array -1 ((_dto i 11 i 0)))))
		(_type (_int JTYPE_INSTRUCTION 0 33(_record (OPCODE 4)(Immediate 13))))
		(_subprogram
			(_int MAX 0 0 45(_ent(_func)))
			(_int RConv 1 0 54(_ent(_func 10)))
			(_int IConv 2 0 65(_ent(_func 12)))
			(_int JConv 3 0 75(_ent(_func 14)))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . MIPS_Types 4 -1)
)
V 000051 55 1420          1495560603212 GenericMux
(_unit VHDL (mux2n_1 0 6(genericmux 0 14))
	(_version vd0)
	(_time 1495560603213 2017.05.23 20:30:03)
	(_source (\./../src/Mux.vhd\))
	(_parameters tan)
	(_code b9b9e5ecb5efe5aababdfce0bebab8bfedbebcbeb1)
	(_ent
		(_time 1495560547958)
	)
	(_generate gen 0 16(_for 3 )
		(_object
			(_cnst (_int i 3 0 16(_arch)))
			(_prcs
				(line__17(_arch 0 0 17(_assignment (_trgt(2(_object 2)))(_sens(0)(1))(_mon))))
			)
		)
	)
	(_object
		(_gen (_int n -1 0 7 \1\ (_ent gms((i 1)))))
		(_gen (_int size -1 0 8 \16\ (_ent gms((i 16)))))
		(_type (_int ~MATRIX{0~to~2**n-1,size-1~downto~0}~12 0 9(_array -2 ((_to i 0 c 1)(_dto c 2 i 0)))))
		(_port (_int Input 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 10(_array -2 ((_dto c 3 i 0)))))
		(_port (_int Selection 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2 ((_dto c 4 i 0)))))
		(_port (_int Output 2 0 11(_ent(_out))))
		(_type (_int ~INTEGER~range~size-1~downto~0~13 0 16(_scalar (_dto c 5 i 0))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . GenericMux 6 -1)
)
I 000052 55 2970          1495560863822 SingleCycle
(_unit VHDL (mips_processor 0 6(singlecycle 0 10))
	(_version vd0)
	(_time 1495560863823 2017.05.23 20:34:23)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code babaeceee2eceeadbabafce1ebbdb8bcecbcb9bcbf)
	(_ent
		(_time 1495560724648)
	)
	(_inst ControlBlock 0 42(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 46(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in))))
		(_sig (_int PC -3 0 20(_arch(_uni((_others(i 2)))))))
		(_sig (_int Instruction -3 0 22(_arch(_uni))))
		(_sig (_int RInst -4 0 23(_arch(_uni))))
		(_sig (_int IInst -5 0 24(_arch(_uni))))
		(_sig (_int JInst -6 0 25(_arch(_uni))))
		(_sig (_int ZeroFlag -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 0 0 29(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 0 0 29(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 0 0 29(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -1 0 30(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -1 0 31(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -1 0 31(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -1 0 31(_arch(_uni((i 2))))))
		(_sig (_int MemRead -1 0 31(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -1 0 31(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -1 0 31(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -7 0 32(_arch(_uni))))
		(_sig (_int DataRead_1 -3 0 35(_arch(_uni))))
		(_sig (_int DataRead_2 -3 0 35(_arch(_uni))))
		(_sig (_int DataWrite -3 0 35(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment (_trgt(3))(_sens(2))(_mon))))
			(line__39(_arch 1 0 39(_assignment (_trgt(4))(_sens(2))(_mon))))
			(line__40(_arch 2 0 40(_assignment (_trgt(5))(_sens(2))(_mon))))
			(line__50(_arch 3 0 50(_prcs (_simple))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(MIPS_Types))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 4 -1)
)
I 000052 55 2970          1495560877743 SingleCycle
(_unit VHDL (mips_processor 0 6(singlecycle 0 10))
	(_version vd0)
	(_time 1495560877744 2017.05.23 20:34:37)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code 1c13411b464a480b1c1c5a474d1b1e1a4a1a1f1a19)
	(_ent
		(_time 1495560724648)
	)
	(_inst ControlBlock 0 42(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 46(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in))))
		(_sig (_int PC -3 0 20(_arch(_uni((_others(i 2)))))))
		(_sig (_int Instruction -3 0 22(_arch(_uni))))
		(_sig (_int RInst -4 0 23(_arch(_uni))))
		(_sig (_int IInst -5 0 24(_arch(_uni))))
		(_sig (_int JInst -6 0 25(_arch(_uni))))
		(_sig (_int ZeroFlag -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 0 0 29(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 0 0 29(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 0 0 29(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -1 0 30(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -1 0 31(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -1 0 31(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -1 0 31(_arch(_uni((i 2))))))
		(_sig (_int MemRead -1 0 31(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -1 0 31(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -1 0 31(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -7 0 32(_arch(_uni))))
		(_sig (_int DataRead_1 -3 0 35(_arch(_uni))))
		(_sig (_int DataRead_2 -3 0 35(_arch(_uni))))
		(_sig (_int DataWrite -3 0 35(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment (_trgt(3))(_sens(2))(_mon))))
			(line__39(_arch 1 0 39(_assignment (_trgt(4))(_sens(2))(_mon))))
			(line__40(_arch 2 0 40(_assignment (_trgt(5))(_sens(2))(_mon))))
			(line__50(_arch 3 0 50(_prcs (_simple))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(MIPS_Types))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 4 -1)
)
I 000052 55 4231          1495561436543 SingleCycle
(_unit VHDL (mips_processor 0 6(singlecycle 0 10))
	(_version vd0)
	(_time 1495561436544 2017.05.23 20:43:56)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code f9fefba9f9afadeef9afbfa2a8fefbffaffffafffc)
	(_ent
		(_time 1495560724648)
	)
	(_comp
		(Mux
			(_object
				(_gen (_int n -2 0 12(_ent((i 1)))))
				(_gen (_int size -2 0 13(_ent((i 16)))))
				(_type (_int ~MATRIX{0~to~2**n-1,size-1~downto~0}~13 0 14(_array -1 ((_to i 0 c 4)(_dto c 5 i 0)))))
				(_port (_int Input 3 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 15(_array -1 ((_dto c 6 i 0)))))
				(_port (_int Selection 4 0 15(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 16(_array -1 ((_dto c 7 i 0)))))
				(_port (_int Output 5 0 16(_ent (_out))))
			)
		)
	)
	(_inst M1 0 47(_comp Mux)
		(_gen
			((n)((i 2)))
			((size)((i 3)))
		)
		(_port
			((Input)(RegDstInput))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux2n_1 GenericMux)
			(_gen
				((n)((i 2)))
				((size)((i 3)))
			)
			(_port
				((Input)(Input))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 49(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 53(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in))))
		(_sig (_int PC -3 0 20(_arch(_uni((_others(i 2)))))))
		(_sig (_int Instruction -3 0 22(_arch(_uni))))
		(_sig (_int RInst -4 0 23(_arch(_uni))))
		(_sig (_int IInst -5 0 24(_arch(_uni))))
		(_sig (_int JInst -6 0 25(_arch(_uni))))
		(_sig (_int ZeroFlag -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 0 0 29(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 0 0 29(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 0 0 29(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -1 0 30(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -1 0 31(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -1 0 31(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -1 0 31(_arch(_uni((i 2))))))
		(_sig (_int MemRead -1 0 31(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -1 0 31(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -1 0 31(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -7 0 32(_arch(_uni))))
		(_sig (_int DataRead_1 -3 0 35(_arch(_uni))))
		(_sig (_int DataRead_2 -3 0 35(_arch(_uni))))
		(_sig (_int DataWrite -3 0 35(_arch(_uni))))
		(_type (_int ~MATRIX{0~to~3,2~downto~0}~13 0 38(_array -1 ((_to i 0 i 3)(_dto i 2 i 0)))))
		(_sig (_int RegDstInput 1 0 38(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 39(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 2 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment (_trgt(3))(_sens(2))(_mon))))
			(line__43(_arch 1 0 43(_assignment (_trgt(4))(_sens(2))(_mon))))
			(line__44(_arch 2 0 44(_assignment (_trgt(5))(_sens(2))(_mon))))
			(line__57(_arch 3 0 57(_prcs (_simple))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(MIPS_Types))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 8 -1)
)
I 000042 55 1885 1495560510240 mips_types
(_unit VHDL (mips_types 0 5(mips_types 0 45))
	(_version vd0)
	(_time 1495562191926 2017.05.23 20:56:31)
	(_source (\./../src/MIPS_Types.vhd\))
	(_parameters tan)
	(_code aaffaffdf2fcfebdacaeecf1ffada3adaaacafada9)
	(_ent
		(_time 1495560510240)
	)
	(_object
		(_type (_int BYTE 0 6(_array -1 ((_dto i 7 i 0)))))
		(_type (_int WORD 0 7(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REG_ADDRESS 0 8(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ALU_OP 0 10(_enum1 and_op add_op addu_op sub_op cas_op shl_op shr_op undefined (_to i 0 i 7))))
		(_type (_int INST_OP 0 11(_enum1 zero andi addi slti lw llb sw slb lws beq bne j jal jalr lui terminate (_to i 0 i 15))))
		(_type (_int MEM_INST 0 13(_array 1 ((_to i 0 i 65535)))))
		(_type (_int MEM_DATA 0 14(_array 0 ((_to i 0 i 65535)))))
		(_type (_int REG_FILE 0 15(_array 1 ((_to i 0 i 7)))))
		(_type (_int MATRIX 0 16(_array -1 ((_uto i 0 i 2147483647)(_uto i 0 i 2147483647)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~15 0 23(_array -1 ((_dto i 2 i 0)))))
		(_type (_int RTYPE_INSTRUCTION 0 18(_record (OPCODE 4)(Rs 2)(Rt 2)(Rd 2)(FUNC 9))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~15 0 30(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ITYPE_INSTRUCTION 0 26(_record (OPCODE 4)(Rs 2)(Rt 2)(Immediate 11))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~15 0 35(_array -1 ((_dto i 11 i 0)))))
		(_type (_int JTYPE_INSTRUCTION 0 33(_record (OPCODE 4)(Immediate 13))))
		(_subprogram
			(_int MAX 0 0 46(_ent(_func)))
			(_int RConv 1 0 55(_ent(_func 10)))
			(_int IConv 2 0 66(_ent(_func 12)))
			(_int JConv 3 0 76(_ent(_func 14)))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . MIPS_Types 4 -1)
)
I 000052 55 3292          1495562344788 SingleCycle
(_unit VHDL (mips_processor 0 6(singlecycle 0 10))
	(_version vd0)
	(_time 1495562344789 2017.05.23 20:59:04)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code c6c1c493c99092d1c1c3809d97c1c4c090c0c5c0c3)
	(_ent
		(_time 1495560724648)
	)
	(_inst ControlBlock 0 53(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 57(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in))))
		(_sig (_int PC -3 0 20(_arch(_uni((_others(i 2)))))))
		(_sig (_int Instruction -3 0 22(_arch(_uni))))
		(_sig (_int RInst -4 0 23(_arch(_uni))))
		(_sig (_int IInst -5 0 24(_arch(_uni))))
		(_sig (_int JInst -6 0 25(_arch(_uni))))
		(_sig (_int ZeroFlag -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 0 0 29(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 0 0 29(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 0 0 29(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -1 0 30(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -1 0 31(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -1 0 31(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -1 0 31(_arch(_uni((i 2))))))
		(_sig (_int MemRead -1 0 31(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -1 0 31(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -1 0 31(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -7 0 32(_arch(_uni))))
		(_sig (_int DataRead_1 -3 0 35(_arch(_uni))))
		(_sig (_int DataRead_2 -3 0 35(_arch(_uni))))
		(_sig (_int DataWrite -3 0 35(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 1 0 38(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ALUSrc1Output 2 0 40(_arch(_uni))))
		(_sig (_int ALUSrc2Output 2 0 42(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment (_trgt(3))(_sens(2))(_mon))))
			(line__46(_arch 1 0 46(_assignment (_trgt(4))(_sens(2))(_mon))))
			(line__47(_arch 2 0 47(_assignment (_trgt(5))(_sens(2))(_mon))))
			(line__61(_arch 3 0 61(_prcs (_simple))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(MIPS_Types))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 4 -1)
)
I 000042 55 1794 1495563078511 mips_types
(_unit VHDL (mips_types 0 5(mips_types 0 43))
	(_version vd0)
	(_time 1495563078514 2017.05.23 21:11:18)
	(_source (\./../src/MIPS_Types.vhd\))
	(_parameters tan)
	(_code ddde888f808b89cadbd99b8688dad4dadddbd8dade)
	(_ent
		(_time 1495563078511)
	)
	(_object
		(_type (_int BYTE 0 6(_array -1 ((_dto i 7 i 0)))))
		(_type (_int WORD 0 7(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REG_ADDRESS 0 8(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ALU_OP 0 10(_enum1 and_op add_op addu_op sub_op cas_op shl_op shr_op undefined (_to i 0 i 7))))
		(_type (_int INST_OP 0 11(_enum1 zero andi addi slti lw llb sw slb lws beq bne j jal jalr lui terminate (_to i 0 i 15))))
		(_type (_int MEM_INST 0 13(_array 1 ((_to i 0 i 65535)))))
		(_type (_int MEM_DATA 0 14(_array 0 ((_to i 0 i 65535)))))
		(_type (_int REG_FILE 0 15(_array 1 ((_to i 0 i 7)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~15 0 22(_array -1 ((_dto i 2 i 0)))))
		(_type (_int RTYPE_INSTRUCTION 0 17(_record (OPCODE 4)(Rs 2)(Rt 2)(Rd 2)(FUNC 8))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~15 0 29(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ITYPE_INSTRUCTION 0 25(_record (OPCODE 4)(Rs 2)(Rt 2)(Immediate 10))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~15 0 34(_array -1 ((_dto i 11 i 0)))))
		(_type (_int JTYPE_INSTRUCTION 0 32(_record (OPCODE 4)(Immediate 12))))
		(_subprogram
			(_int MAX 0 0 44(_ent(_func)))
			(_int RConv 1 0 53(_ent(_func 9)))
			(_int IConv 2 0 64(_ent(_func 11)))
			(_int JConv 3 0 74(_ent(_func 13)))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . MIPS_Types 4 -1)
)
I 000051 55 1520          1495563238575 GenericMux
(_unit VHDL (mux4_1 0 6(genericmux 0 16))
	(_version vd0)
	(_time 1495563238576 2017.05.23 21:13:58)
	(_source (\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 1b4e4c1d4c4d47081e185d444b1d4f1c1e1c13181f)
	(_ent
		(_time 1495563162634)
	)
	(_object
		(_gen (_int size -1 0 7 \16\ (_ent gms((i 16)))))
		(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 8(_array -2 ((_dto c 1 i 0)))))
		(_port (_int I0 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2 ((_dto c 2 i 0)))))
		(_port (_int I1 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 10(_array -2 ((_dto c 3 i 0)))))
		(_port (_int I2 2 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 11(_array -2 ((_dto c 4 i 0)))))
		(_port (_int I3 3 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12(_array -2 ((_dto i 1 i 0)))))
		(_port (_int Selection 4 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2 ((_dto c 5 i 0)))))
		(_port (_int Output 5 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . GenericMux 6 -1)
)
I 000051 55 1520          1495563244684 GenericMux
(_unit VHDL (mux4_1 0 6(genericmux 0 16))
	(_version vd0)
	(_time 1495563244685 2017.05.23 21:14:04)
	(_source (\./../src/Mux.vhd\))
	(_parameters tan)
	(_code f8aafda9f5aea4ebfdf8bea7a8feacfffdfff0fbfc)
	(_ent
		(_time 1495563162634)
	)
	(_object
		(_gen (_int size -1 0 7 \16\ (_ent gms((i 16)))))
		(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 8(_array -2 ((_dto c 1 i 0)))))
		(_port (_int I0 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2 ((_dto c 2 i 0)))))
		(_port (_int I1 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 10(_array -2 ((_dto c 3 i 0)))))
		(_port (_int I2 2 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 11(_array -2 ((_dto c 4 i 0)))))
		(_port (_int I3 3 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12(_array -2 ((_dto i 1 i 0)))))
		(_port (_int Selection 4 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2 ((_dto c 5 i 0)))))
		(_port (_int Output 5 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . GenericMux 6 -1)
)
I 000052 55 3378          1495563298403 SingleCycle
(_unit VHDL (mips_processor 0 6(singlecycle 0 10))
	(_version vd0)
	(_time 1495563298404 2017.05.23 21:14:58)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code cf98c89a90999bd8c8c889949ec8cdc999c9ccc9ca)
	(_ent
		(_time 1495563265558)
	)
	(_inst ControlBlock 0 55(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 59(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int PC -3 0 22(_arch(_uni((_others(i 2)))))))
		(_sig (_int Instruction -3 0 24(_arch(_uni))))
		(_sig (_int RInst -4 0 25(_arch(_uni))))
		(_sig (_int IInst -5 0 26(_arch(_uni))))
		(_sig (_int JInst -6 0 27(_arch(_uni))))
		(_sig (_int ZeroFlag -1 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 31(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 1 0 31(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 1 0 31(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 1 0 31(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -1 0 32(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -1 0 33(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -1 0 33(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -1 0 33(_arch(_uni((i 2))))))
		(_sig (_int MemRead -1 0 33(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -1 0 33(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -1 0 33(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -7 0 34(_arch(_uni))))
		(_sig (_int DataRead_1 -3 0 37(_arch(_uni))))
		(_sig (_int DataRead_2 -3 0 37(_arch(_uni))))
		(_sig (_int DataWrite -3 0 37(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 2 0 40(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ALUSrc1Output 3 0 42(_arch(_uni))))
		(_sig (_int ALUSrc2Output 3 0 44(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment (_trgt(3))(_sens(2))(_mon))))
			(line__48(_arch 1 0 48(_assignment (_trgt(4))(_sens(2))(_mon))))
			(line__49(_arch 2 0 49(_assignment (_trgt(5))(_sens(2))(_mon))))
			(line__63(_arch 3 0 63(_prcs (_simple))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(MIPS_Types))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 4 -1)
)
I 000052 55 4696          1495563377028 SingleCycle
(_unit VHDL (mips_processor 0 6(singlecycle 0 10))
	(_version vd0)
	(_time 1495563377029 2017.05.23 21:16:17)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code f0a2f2a0f9a6a4e7f7f7b6aba1f7f2f6a6f6f3f6f5)
	(_ent
		(_time 1495563265558)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -2 0 12(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 13(_array -1 ((_dto c 4 i 0)))))
				(_port (_int I0 4 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 14(_array -1 ((_dto c 5 i 0)))))
				(_port (_int I1 5 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 15(_array -1 ((_dto c 6 i 0)))))
				(_port (_int I2 6 0 15(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 16(_array -1 ((_dto c 7 i 0)))))
				(_port (_int I3 7 0 16(_ent (_in))))
				(_port (_int Selection 0 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 18(_array -1 ((_dto c 8 i 0)))))
				(_port (_int Output 8 0 18(_ent (_out))))
			)
		)
	)
	(_inst M1 0 52(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 55(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 59(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int PC -3 0 22(_arch(_uni((_others(i 2)))))))
		(_sig (_int Instruction -3 0 24(_arch(_uni))))
		(_sig (_int RInst -4 0 25(_arch(_uni))))
		(_sig (_int IInst -5 0 26(_arch(_uni))))
		(_sig (_int JInst -6 0 27(_arch(_uni))))
		(_sig (_int ZeroFlag -1 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 31(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 1 0 31(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 1 0 31(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 1 0 31(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -1 0 32(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -1 0 33(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -1 0 33(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -1 0 33(_arch(_uni((i 2))))))
		(_sig (_int MemRead -1 0 33(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -1 0 33(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -1 0 33(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -7 0 34(_arch(_uni))))
		(_sig (_int DataRead_1 -3 0 37(_arch(_uni))))
		(_sig (_int DataRead_2 -3 0 37(_arch(_uni))))
		(_sig (_int DataWrite -3 0 37(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 2 0 40(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ALUSrc1Output 3 0 42(_arch(_uni))))
		(_sig (_int ALUSrc2Output 3 0 44(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment (_trgt(3))(_sens(2))(_mon))))
			(line__48(_arch 1 0 48(_assignment (_trgt(4))(_sens(2))(_mon))))
			(line__49(_arch 2 0 49(_assignment (_trgt(5))(_sens(2))(_mon))))
			(line__63(_arch 3 0 63(_prcs (_simple))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(MIPS_Types))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 9 -1)
)
I 000051 55 1542          1495563440825 GenericMux
(_unit VHDL (mux4_1 0 6(genericmux 1 16))
	(_version vd0)
	(_time 1495563440826 2017.05.23 21:17:20)
	(_source (\./../src/Mux.vhd\(\./../src/Muxes.vhd\)))
	(_parameters tan)
	(_code 25777820257379362025637a7523712220222d2621)
	(_ent
		(_time 1495563162634)
	)
	(_object
		(_gen (_int size -1 0 7 \16\ (_ent gms((i 16)))))
		(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 8(_array -2 ((_dto c 1 i 0)))))
		(_port (_int I0 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2 ((_dto c 2 i 0)))))
		(_port (_int I1 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 10(_array -2 ((_dto c 3 i 0)))))
		(_port (_int I2 2 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 11(_array -2 ((_dto c 4 i 0)))))
		(_port (_int I3 3 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12(_array -2 ((_dto i 1 i 0)))))
		(_port (_int Selection 4 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2 ((_dto c 5 i 0)))))
		(_port (_int Output 5 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 1 18(_assignment (_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . GenericMux 6 -1)
)
I 000051 55 1139          1495563440831 GenericMux
(_unit VHDL (mux2_1 0 29(genericmux 0 37))
	(_version vd0)
	(_time 1495563440832 2017.05.23 21:17:20)
	(_source (\./../src/Muxes.vhd\))
	(_parameters tan)
	(_code 25777820257379362620637a7523712220222d2627)
	(_ent
		(_time 1495563440829)
	)
	(_object
		(_gen (_int size -1 0 30 \16\ (_ent gms((i 16)))))
		(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 31(_array -2 ((_dto c 1 i 0)))))
		(_port (_int I0 0 0 31(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 32(_array -2 ((_dto c 2 i 0)))))
		(_port (_int I1 1 0 32(_ent(_in))))
		(_port (_int Selection -2 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 34(_array -2 ((_dto c 3 i 0)))))
		(_port (_int Output 2 0 34(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . GenericMux 4 -1)
)
I 000052 55 4696          1495563474403 SingleCycle
(_unit VHDL (mips_processor 0 6(singlecycle 0 10))
	(_version vd0)
	(_time 1495563474404 2017.05.23 21:17:54)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code 4f4c484d10191b58481909141e484d4919494c494a)
	(_ent
		(_time 1495563265558)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -2 0 12(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 13(_array -1 ((_dto c 4 i 0)))))
				(_port (_int I0 4 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 14(_array -1 ((_dto c 5 i 0)))))
				(_port (_int I1 5 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 15(_array -1 ((_dto c 6 i 0)))))
				(_port (_int I2 6 0 15(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 16(_array -1 ((_dto c 7 i 0)))))
				(_port (_int I3 7 0 16(_ent (_in))))
				(_port (_int Selection 0 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 18(_array -1 ((_dto c 8 i 0)))))
				(_port (_int Output 8 0 18(_ent (_out))))
			)
		)
	)
	(_inst M1 0 61(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 65(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 69(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int PC -3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig (_int Instruction -3 0 33(_arch(_uni))))
		(_sig (_int RInst -4 0 34(_arch(_uni))))
		(_sig (_int IInst -5 0 35(_arch(_uni))))
		(_sig (_int JInst -6 0 36(_arch(_uni))))
		(_sig (_int ZeroFlag -1 0 39(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 40(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 1 0 40(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 1 0 40(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 1 0 40(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -1 0 41(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -1 0 42(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -1 0 42(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -1 0 42(_arch(_uni((i 2))))))
		(_sig (_int MemRead -1 0 42(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -1 0 42(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -1 0 42(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -7 0 43(_arch(_uni))))
		(_sig (_int DataRead_1 -3 0 46(_arch(_uni))))
		(_sig (_int DataRead_2 -3 0 46(_arch(_uni))))
		(_sig (_int DataWrite -3 0 46(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 49(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 2 0 49(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ALUSrc1Output 3 0 51(_arch(_uni))))
		(_sig (_int ALUSrc2Output 3 0 53(_arch(_uni))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment (_trgt(3))(_sens(2))(_mon))))
			(line__57(_arch 1 0 57(_assignment (_trgt(4))(_sens(2))(_mon))))
			(line__58(_arch 2 0 58(_assignment (_trgt(5))(_sens(2))(_mon))))
			(line__73(_arch 3 0 73(_prcs (_simple))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(MIPS_Types))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 9 -1)
)
I 000052 55 5740          1495564015501 SingleCycle
(_unit VHDL (mips_processor 0 6(singlecycle 0 10))
	(_version vd0)
	(_time 1495564015502 2017.05.23 21:26:55)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code f5faf5a5f9a3a1e2f3f0b3aea4f2f7f3a3f3f6f3f0)
	(_ent
		(_time 1495563265558)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -2 0 12(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 13(_array -1 ((_dto c 5 i 0)))))
				(_port (_int I0 3 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 14(_array -1 ((_dto c 6 i 0)))))
				(_port (_int I1 4 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 15(_array -1 ((_dto c 7 i 0)))))
				(_port (_int I2 5 0 15(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 16(_array -1 ((_dto c 8 i 0)))))
				(_port (_int I3 6 0 16(_ent (_in))))
				(_port (_int Selection 0 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 18(_array -1 ((_dto c 9 i 0)))))
				(_port (_int Output 7 0 18(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -2 0 23(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 24(_array -1 ((_dto c 10 i 0)))))
				(_port (_int I0 3 0 24(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 25(_array -1 ((_dto c 11 i 0)))))
				(_port (_int I1 4 0 25(_ent (_in))))
				(_port (_int Selection -1 0 26(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 27(_array -1 ((_dto c 12 i 0)))))
				(_port (_int Output 5 0 27(_ent (_out))))
			)
		)
	)
	(_inst M1 0 65(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 66(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 69(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 73(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int PC -3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig (_int Instruction -3 0 33(_arch(_uni))))
		(_sig (_int RInst -4 0 34(_arch(_uni))))
		(_sig (_int IInst -5 0 35(_arch(_uni))))
		(_sig (_int JInst -6 0 36(_arch(_uni))))
		(_sig (_int ZeroFlag -1 0 39(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 40(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 1 0 40(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 1 0 40(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 1 0 40(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -1 0 41(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -1 0 42(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -1 0 42(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -1 0 42(_arch(_uni((i 2))))))
		(_sig (_int MemRead -1 0 42(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -1 0 42(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -1 0 42(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -7 0 43(_arch(_uni))))
		(_sig (_int RsX4 -3 0 46(_arch(_uni))))
		(_sig (_int DataRead_1 -3 0 49(_arch(_uni))))
		(_sig (_int DataRead_2 -3 0 49(_arch(_uni))))
		(_sig (_int DataWrite -3 0 49(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 52(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 2 0 52(_arch(_uni))))
		(_sig (_int ALUSrc1Output -3 0 54(_arch(_uni))))
		(_sig (_int ALUSrc2Output -3 0 54(_arch(_uni))))
		(_prcs
			(line__57(_arch 0 0 57(_assignment (_trgt(3))(_sens(2))(_mon))))
			(line__58(_arch 1 0 58(_assignment (_trgt(4))(_sens(2))(_mon))))
			(line__59(_arch 2 0 59(_assignment (_trgt(5))(_sens(2))(_mon))))
			(line__62(_arch 3 0 62(_assignment (_trgt(18))(_sens(19)))))
			(line__77(_arch 4 0 77(_prcs (_simple))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (1 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(MIPS_Types))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 13 -1)
)
I 000052 55 5995          1495564423923 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 11))
	(_version vd0)
	(_time 1495564423924 2017.05.23 21:33:43)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code 5b090658000d0f4c5d5a1d000a5c595d0d5d585d5e)
	(_ent
		(_time 1495564402244)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -2 0 13(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 14(_array -1 ((_dto c 6 i 0)))))
				(_port (_int I0 3 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 15(_array -1 ((_dto c 7 i 0)))))
				(_port (_int I1 4 0 15(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 16(_array -1 ((_dto c 8 i 0)))))
				(_port (_int I2 5 0 16(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 17(_array -1 ((_dto c 9 i 0)))))
				(_port (_int I3 6 0 17(_ent (_in))))
				(_port (_int Selection 0 0 18(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 19(_array -1 ((_dto c 10 i 0)))))
				(_port (_int Output 7 0 19(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -2 0 24(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 25(_array -1 ((_dto c 11 i 0)))))
				(_port (_int I0 3 0 25(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 26(_array -1 ((_dto c 12 i 0)))))
				(_port (_int I1 4 0 26(_ent (_in))))
				(_port (_int Selection -1 0 27(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 28(_array -1 ((_dto c 13 i 0)))))
				(_port (_int Output 5 0 28(_ent (_out))))
			)
		)
	)
	(_inst M1 0 68(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 69(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 73(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 77(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_object
		(_port (_int CLK -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int PC -3 0 32(_arch(_uni((_others(i 2)))))))
		(_sig (_int Instruction -3 0 34(_arch(_uni))))
		(_sig (_int RInst -4 0 35(_arch(_uni))))
		(_sig (_int IInst -5 0 36(_arch(_uni))))
		(_sig (_int JInst -6 0 37(_arch(_uni))))
		(_sig (_int ZeroFlag -1 0 40(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 41(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 1 0 41(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 1 0 41(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 1 0 41(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -1 0 42(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int MemRead -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -7 0 44(_arch(_uni))))
		(_sig (_int RsX4 -3 0 47(_arch(_uni))))
		(_sig (_int Imm6_16 -3 0 48(_arch(_uni))))
		(_sig (_int DataRead_1 -3 0 51(_arch(_uni))))
		(_sig (_int DataRead_2 -3 0 51(_arch(_uni))))
		(_sig (_int DataWrite -3 0 51(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 2 0 54(_arch(_uni))))
		(_sig (_int ALUSrc1Output -3 0 56(_arch(_uni))))
		(_sig (_int ALUSrc2Output -3 0 56(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment (_trgt(3))(_sens(2))(_mon))))
			(line__60(_arch 1 0 60(_assignment (_trgt(4))(_sens(2))(_mon))))
			(line__61(_arch 2 0 61(_assignment (_trgt(5))(_sens(2))(_mon))))
			(line__64(_arch 3 0 64(_assignment (_trgt(18))(_sens(20)))))
			(line__65(_arch 4 0 65(_assignment (_trgt(19))(_sens(4(3)))(_read(4)))))
			(line__81(_arch 5 0 81(_prcs (_simple))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (1 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 14 -1)
)
I 000052 55 6287          1495564459391 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 11))
	(_version vd0)
	(_time 1495564459392 2017.05.23 21:34:19)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code e8e8bfbbe9bebcffeeebaeb3b9efeaeebeeeebeeed)
	(_ent
		(_time 1495564402244)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -2 0 13(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 14(_array -1 ((_dto c 6 i 0)))))
				(_port (_int I0 3 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 15(_array -1 ((_dto c 7 i 0)))))
				(_port (_int I1 4 0 15(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 16(_array -1 ((_dto c 8 i 0)))))
				(_port (_int I2 5 0 16(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 17(_array -1 ((_dto c 9 i 0)))))
				(_port (_int I3 6 0 17(_ent (_in))))
				(_port (_int Selection 0 0 18(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 19(_array -1 ((_dto c 10 i 0)))))
				(_port (_int Output 7 0 19(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -2 0 24(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 25(_array -1 ((_dto c 11 i 0)))))
				(_port (_int I0 3 0 25(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 26(_array -1 ((_dto c 12 i 0)))))
				(_port (_int I1 4 0 26(_ent (_in))))
				(_port (_int Selection -1 0 27(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 28(_array -1 ((_dto c 13 i 0)))))
				(_port (_int Output 5 0 28(_ent (_out))))
			)
		)
	)
	(_inst M1 0 69(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 70(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 71(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 75(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 79(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_object
		(_port (_int CLK -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int PC -3 0 32(_arch(_uni((_others(i 2)))))))
		(_sig (_int Instruction -3 0 34(_arch(_uni))))
		(_sig (_int RInst -4 0 35(_arch(_uni))))
		(_sig (_int IInst -5 0 36(_arch(_uni))))
		(_sig (_int JInst -6 0 37(_arch(_uni))))
		(_sig (_int ZeroFlag -1 0 40(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 41(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 1 0 41(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 1 0 41(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 1 0 41(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -1 0 42(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int MemRead -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -7 0 44(_arch(_uni))))
		(_sig (_int RsX4 -3 0 47(_arch(_uni))))
		(_sig (_int Imm6_16 -3 0 48(_arch(_uni))))
		(_sig (_int DataRead_1 -3 0 51(_arch(_uni))))
		(_sig (_int DataRead_2 -3 0 51(_arch(_uni))))
		(_sig (_int DataWrite -3 0 51(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 2 0 54(_arch(_uni))))
		(_sig (_int ALUSrc1Output -3 0 56(_arch(_uni))))
		(_sig (_int ALUSrc2Output -3 0 56(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment (_trgt(3))(_sens(2))(_mon))))
			(line__60(_arch 1 0 60(_assignment (_trgt(4))(_sens(2))(_mon))))
			(line__61(_arch 2 0 61(_assignment (_trgt(5))(_sens(2))(_mon))))
			(line__64(_arch 3 0 64(_assignment (_trgt(18))(_sens(20)))))
			(line__65(_arch 4 0 65(_assignment (_trgt(19))(_sens(4(3)))(_read(4)))))
			(line__83(_arch 5 0 83(_prcs (_simple))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (1 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 14 -1)
)
I 000052 55 6335          1495564533443 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 11))
	(_version vd0)
	(_time 1495564533444 2017.05.23 21:35:33)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code 36386733396062213036706d673134306030353033)
	(_ent
		(_time 1495564402244)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -2 0 13(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 14(_array -1 ((_dto c 6 i 0)))))
				(_port (_int I0 3 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 15(_array -1 ((_dto c 7 i 0)))))
				(_port (_int I1 4 0 15(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 16(_array -1 ((_dto c 8 i 0)))))
				(_port (_int I2 5 0 16(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 17(_array -1 ((_dto c 9 i 0)))))
				(_port (_int I3 6 0 17(_ent (_in))))
				(_port (_int Selection 0 0 18(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 19(_array -1 ((_dto c 10 i 0)))))
				(_port (_int Output 7 0 19(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -2 0 24(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 25(_array -1 ((_dto c 11 i 0)))))
				(_port (_int I0 3 0 25(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 26(_array -1 ((_dto c 12 i 0)))))
				(_port (_int I1 4 0 26(_ent (_in))))
				(_port (_int Selection -1 0 27(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 28(_array -1 ((_dto c 13 i 0)))))
				(_port (_int Output 5 0 28(_ent (_out))))
			)
		)
	)
	(_inst M1 0 68(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 69(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 70(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 74(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 78(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_object
		(_port (_int CLK -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int PC -3 0 32(_arch(_uni((_others(i 2)))))))
		(_sig (_int Instruction -3 0 34(_arch(_uni))))
		(_sig (_int RInst -4 0 35(_arch(_uni))))
		(_sig (_int IInst -5 0 36(_arch(_uni))))
		(_sig (_int JInst -6 0 37(_arch(_uni))))
		(_sig (_int ZeroFlag -1 0 40(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 41(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 1 0 41(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 1 0 41(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 1 0 41(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -1 0 42(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int MemRead -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -7 0 44(_arch(_uni))))
		(_sig (_int RsX4 -3 0 47(_arch(_uni))))
		(_sig (_int Imm6_16 -3 0 48(_arch(_uni))))
		(_sig (_int DataRead_1 -3 0 51(_arch(_uni))))
		(_sig (_int DataRead_2 -3 0 51(_arch(_uni))))
		(_sig (_int DataWrite -3 0 51(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 2 0 54(_arch(_uni))))
		(_sig (_int ALUSrc1Output -3 0 55(_arch(_uni))))
		(_sig (_int ALUSrc2Output -3 0 55(_arch(_uni))))
		(_sig (_int ALUOutput -3 0 55(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment (_trgt(3))(_sens(2))(_mon))))
			(line__59(_arch 1 0 59(_assignment (_trgt(4))(_sens(2))(_mon))))
			(line__60(_arch 2 0 60(_assignment (_trgt(5))(_sens(2))(_mon))))
			(line__63(_arch 3 0 63(_assignment (_trgt(18))(_sens(20)))))
			(line__64(_arch 4 0 64(_assignment (_trgt(19))(_sens(4(3)))(_read(4)))))
			(line__82(_arch 5 0 82(_prcs (_simple))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (1 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 14 -1)
)
I 000052 55 6521          1495564661489 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 11))
	(_version vd0)
	(_time 1495564661490 2017.05.23 21:37:41)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code 65643865693331726366233e346267633363666360)
	(_ent
		(_time 1495564402244)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -2 0 13(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 14(_array -1 ((_dto c 6 i 0)))))
				(_port (_int I0 3 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 15(_array -1 ((_dto c 7 i 0)))))
				(_port (_int I1 4 0 15(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 16(_array -1 ((_dto c 8 i 0)))))
				(_port (_int I2 5 0 16(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 17(_array -1 ((_dto c 9 i 0)))))
				(_port (_int I3 6 0 17(_ent (_in))))
				(_port (_int Selection 0 0 18(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 19(_array -1 ((_dto c 10 i 0)))))
				(_port (_int Output 7 0 19(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -2 0 24(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 25(_array -1 ((_dto c 11 i 0)))))
				(_port (_int I0 3 0 25(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 26(_array -1 ((_dto c 12 i 0)))))
				(_port (_int I1 4 0 26(_ent (_in))))
				(_port (_int Selection -1 0 27(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 28(_array -1 ((_dto c 13 i 0)))))
				(_port (_int Output 5 0 28(_ent (_out))))
			)
		)
	)
	(_inst M1 0 68(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 69(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 70(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 74(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 78(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst ALUBlock 0 81(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_port (_int CLK -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int PC -3 0 32(_arch(_uni((_others(i 2)))))))
		(_sig (_int Instruction -3 0 34(_arch(_uni))))
		(_sig (_int RInst -4 0 35(_arch(_uni))))
		(_sig (_int IInst -5 0 36(_arch(_uni))))
		(_sig (_int JInst -6 0 37(_arch(_uni))))
		(_sig (_int ZeroFlag -1 0 40(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 41(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 1 0 41(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 1 0 41(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 1 0 41(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -1 0 42(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int MemRead -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -7 0 44(_arch(_uni))))
		(_sig (_int RsX4 -3 0 47(_arch(_uni))))
		(_sig (_int Imm6_16 -3 0 48(_arch(_uni))))
		(_sig (_int DataRead_1 -3 0 51(_arch(_uni))))
		(_sig (_int DataRead_2 -3 0 51(_arch(_uni))))
		(_sig (_int DataWrite -3 0 51(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 2 0 54(_arch(_uni))))
		(_sig (_int ALUSrc1Output -3 0 55(_arch(_uni))))
		(_sig (_int ALUSrc2Output -3 0 55(_arch(_uni))))
		(_sig (_int ALUOutput -3 0 55(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment (_trgt(3))(_sens(2))(_mon))))
			(line__59(_arch 1 0 59(_assignment (_trgt(4))(_sens(2))(_mon))))
			(line__60(_arch 2 0 60(_assignment (_trgt(5))(_sens(2))(_mon))))
			(line__63(_arch 3 0 63(_assignment (_trgt(18))(_sens(20)))))
			(line__64(_arch 4 0 64(_assignment (_trgt(19))(_sens(4(3)))(_read(4)))))
			(line__83(_arch 5 0 83(_prcs (_simple))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (1 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 14 -1)
)
I 000052 55 6640          1495564853607 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 11))
	(_version vd0)
	(_time 1495564853608 2017.05.23 21:40:53)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code d2d28180d98486c5d4d0948983d5d0d484d4d1d4d7)
	(_ent
		(_time 1495564402244)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -2 0 13(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 14(_array -1 ((_dto c 7 i 0)))))
				(_port (_int I0 3 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 15(_array -1 ((_dto c 8 i 0)))))
				(_port (_int I1 4 0 15(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 16(_array -1 ((_dto c 9 i 0)))))
				(_port (_int I2 5 0 16(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 17(_array -1 ((_dto c 10 i 0)))))
				(_port (_int I3 6 0 17(_ent (_in))))
				(_port (_int Selection 0 0 18(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 19(_array -1 ((_dto c 11 i 0)))))
				(_port (_int Output 7 0 19(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -2 0 24(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 25(_array -1 ((_dto c 12 i 0)))))
				(_port (_int I0 3 0 25(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 26(_array -1 ((_dto c 13 i 0)))))
				(_port (_int I1 4 0 26(_ent (_in))))
				(_port (_int Selection -1 0 27(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 28(_array -1 ((_dto c 14 i 0)))))
				(_port (_int Output 5 0 28(_ent (_out))))
			)
		)
	)
	(_inst M1 0 69(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 70(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 71(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 75(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 79(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst ALUBlock 0 82(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_port (_int CLK -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int PC -3 0 32(_arch(_uni((_others(i 2)))))))
		(_sig (_int Instruction -3 0 34(_arch(_uni))))
		(_sig (_int RInst -4 0 35(_arch(_uni))))
		(_sig (_int IInst -5 0 36(_arch(_uni))))
		(_sig (_int JInst -6 0 37(_arch(_uni))))
		(_sig (_int ZeroFlag -1 0 40(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 41(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 1 0 41(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 1 0 41(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 1 0 41(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -1 0 42(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int MemRead -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -7 0 44(_arch(_uni))))
		(_sig (_int RsX4 -3 0 47(_arch(_uni))))
		(_sig (_int Imm6_16 -3 0 48(_arch(_uni))))
		(_sig (_int RtLower -3 0 49(_arch(_uni))))
		(_sig (_int DataRead_1 -3 0 52(_arch(_uni))))
		(_sig (_int DataRead_2 -3 0 52(_arch(_uni))))
		(_sig (_int DataWrite -3 0 52(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 2 0 55(_arch(_uni))))
		(_sig (_int ALUSrc1Output -3 0 56(_arch(_uni))))
		(_sig (_int ALUSrc2Output -3 0 56(_arch(_uni))))
		(_sig (_int ALUOutput -3 0 56(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment (_trgt(3))(_sens(2))(_mon))))
			(line__60(_arch 1 0 60(_assignment (_trgt(4))(_sens(2))(_mon))))
			(line__61(_arch 2 0 61(_assignment (_trgt(5))(_sens(2))(_mon))))
			(line__64(_arch 3 0 64(_assignment (_trgt(18))(_sens(21)))))
			(line__65(_arch 4 0 65(_assignment (_trgt(19))(_sens(4(3)))(_read(4)))))
			(line__66(_arch 5 0 66(_assignment (_trgt(20))(_sens(22(d_7_0))))))
			(line__84(_arch 6 0 84(_prcs (_simple))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (1 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 15 -1)
)
I 000052 55 6981          1495564959927 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 11))
	(_version vd0)
	(_time 1495564959928 2017.05.23 21:42:39)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code 2a2c792e727c7e3d2c286c717b2d282c7c2c292c2f)
	(_ent
		(_time 1495564402244)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -2 0 13(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 14(_array -1 ((_dto c 7 i 0)))))
				(_port (_int I0 3 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 15(_array -1 ((_dto c 8 i 0)))))
				(_port (_int I1 4 0 15(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 16(_array -1 ((_dto c 9 i 0)))))
				(_port (_int I2 5 0 16(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 17(_array -1 ((_dto c 10 i 0)))))
				(_port (_int I3 6 0 17(_ent (_in))))
				(_port (_int Selection 0 0 18(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 19(_array -1 ((_dto c 11 i 0)))))
				(_port (_int Output 7 0 19(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -2 0 24(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 25(_array -1 ((_dto c 12 i 0)))))
				(_port (_int I0 3 0 25(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 26(_array -1 ((_dto c 13 i 0)))))
				(_port (_int I1 4 0 26(_ent (_in))))
				(_port (_int Selection -1 0 27(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 28(_array -1 ((_dto c 14 i 0)))))
				(_port (_int Output 5 0 28(_ent (_out))))
			)
		)
	)
	(_inst M1 0 69(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 70(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 71(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 72(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemSrcOutput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 75(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 79(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst ALUBlock 0 82(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_port (_int CLK -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int PC -3 0 32(_arch(_uni((_others(i 2)))))))
		(_sig (_int Instruction -3 0 34(_arch(_uni))))
		(_sig (_int RInst -4 0 35(_arch(_uni))))
		(_sig (_int IInst -5 0 36(_arch(_uni))))
		(_sig (_int JInst -6 0 37(_arch(_uni))))
		(_sig (_int ZeroFlag -1 0 40(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 41(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 1 0 41(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 1 0 41(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 1 0 41(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -1 0 42(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int MemRead -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -7 0 44(_arch(_uni))))
		(_sig (_int RsX4 -3 0 47(_arch(_uni))))
		(_sig (_int Imm6_16 -3 0 48(_arch(_uni))))
		(_sig (_int RtLower -3 0 49(_arch(_uni))))
		(_sig (_int DataRead_1 -3 0 52(_arch(_uni))))
		(_sig (_int DataRead_2 -3 0 52(_arch(_uni))))
		(_sig (_int DataWrite -3 0 52(_arch(_uni))))
		(_sig (_int ALUOutput -3 0 52(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 2 0 55(_arch(_uni))))
		(_sig (_int ALUSrc1Output -3 0 56(_arch(_uni))))
		(_sig (_int ALUSrc2Output -3 0 56(_arch(_uni))))
		(_sig (_int MemSrcOutput -3 0 56(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment (_trgt(3))(_sens(2))(_mon))))
			(line__60(_arch 1 0 60(_assignment (_trgt(4))(_sens(2))(_mon))))
			(line__61(_arch 2 0 61(_assignment (_trgt(5))(_sens(2))(_mon))))
			(line__64(_arch 3 0 64(_assignment (_trgt(18))(_sens(21)))))
			(line__65(_arch 4 0 65(_assignment (_trgt(19))(_sens(4(3)))(_read(4)))))
			(line__66(_arch 5 0 66(_assignment (_trgt(20))(_sens(22(d_7_0))))))
			(line__84(_arch 6 0 84(_prcs (_simple))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (1 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 15 -1)
)
I 000052 55 7239          1495565170057 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 11))
	(_version vd0)
	(_time 1495565170058 2017.05.23 21:46:10)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code f7f2f1a7f9a1a3e0f1a3b1aca6f0f5f1a1f1f4f1f2)
	(_ent
		(_time 1495564402244)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -2 0 13(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 14(_array -1 ((_dto c 7 i 0)))))
				(_port (_int I0 3 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 15(_array -1 ((_dto c 8 i 0)))))
				(_port (_int I1 4 0 15(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 16(_array -1 ((_dto c 9 i 0)))))
				(_port (_int I2 5 0 16(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 17(_array -1 ((_dto c 10 i 0)))))
				(_port (_int I3 6 0 17(_ent (_in))))
				(_port (_int Selection 0 0 18(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 19(_array -1 ((_dto c 11 i 0)))))
				(_port (_int Output 7 0 19(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -2 0 24(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 25(_array -1 ((_dto c 12 i 0)))))
				(_port (_int I0 3 0 25(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 26(_array -1 ((_dto c 13 i 0)))))
				(_port (_int I1 4 0 26(_ent (_in))))
				(_port (_int Selection -1 0 27(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 28(_array -1 ((_dto c 14 i 0)))))
				(_port (_int Output 5 0 28(_ent (_out))))
			)
		)
	)
	(_inst M1 0 69(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 70(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 71(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 72(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemSrcOutput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 75(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 79(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 82(_ent . Data_Memory Data_Mem)
		(_port
			((Address)(ALUOutput))
			((DataIn)(MemSrcOutput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
		)
	)
	(_inst ALUBlock 0 85(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_port (_int CLK -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int PC -3 0 32(_arch(_uni((_others(i 2)))))))
		(_sig (_int Instruction -3 0 34(_arch(_uni))))
		(_sig (_int RInst -4 0 35(_arch(_uni))))
		(_sig (_int IInst -5 0 36(_arch(_uni))))
		(_sig (_int JInst -6 0 37(_arch(_uni))))
		(_sig (_int ZeroFlag -1 0 40(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 41(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 1 0 41(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 1 0 41(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 1 0 41(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -1 0 42(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int MemRead -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -7 0 44(_arch(_uni))))
		(_sig (_int RsX4 -3 0 47(_arch(_uni))))
		(_sig (_int Imm6_16 -3 0 48(_arch(_uni))))
		(_sig (_int RtLower -3 0 49(_arch(_uni))))
		(_sig (_int DataRead_1 -3 0 52(_arch(_uni))))
		(_sig (_int DataRead_2 -3 0 52(_arch(_uni))))
		(_sig (_int DataWrite -3 0 52(_arch(_uni))))
		(_sig (_int ALUOutput -3 0 52(_arch(_uni))))
		(_sig (_int MemOutput -3 0 52(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 2 0 55(_arch(_uni))))
		(_sig (_int ALUSrc1Output -3 0 56(_arch(_uni))))
		(_sig (_int ALUSrc2Output -3 0 56(_arch(_uni))))
		(_sig (_int MemSrcOutput -3 0 56(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment (_trgt(3))(_sens(2))(_mon))))
			(line__60(_arch 1 0 60(_assignment (_trgt(4))(_sens(2))(_mon))))
			(line__61(_arch 2 0 61(_assignment (_trgt(5))(_sens(2))(_mon))))
			(line__64(_arch 3 0 64(_assignment (_trgt(18))(_sens(21)))))
			(line__65(_arch 4 0 65(_assignment (_trgt(19))(_sens(4(3)))(_read(4)))))
			(line__66(_arch 5 0 66(_assignment (_trgt(20))(_sens(22(d_7_0))))))
			(line__87(_arch 6 0 87(_prcs (_simple))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (1 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 15 -1)
)
I 000052 55 7227          1495565328979 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 11))
	(_version vd0)
	(_time 1495565328980 2017.05.23 21:48:48)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code c1969d94c99795d6c795879a90c6c3c797c7c2c7c4)
	(_ent
		(_time 1495564402244)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -2 0 13(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 14(_array -1 ((_dto c 7 i 0)))))
				(_port (_int I0 3 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 15(_array -1 ((_dto c 8 i 0)))))
				(_port (_int I1 4 0 15(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 16(_array -1 ((_dto c 9 i 0)))))
				(_port (_int I2 5 0 16(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 17(_array -1 ((_dto c 10 i 0)))))
				(_port (_int I3 6 0 17(_ent (_in))))
				(_port (_int Selection 0 0 18(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 19(_array -1 ((_dto c 11 i 0)))))
				(_port (_int Output 7 0 19(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -2 0 24(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 25(_array -1 ((_dto c 12 i 0)))))
				(_port (_int I0 3 0 25(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 26(_array -1 ((_dto c 13 i 0)))))
				(_port (_int I1 4 0 26(_ent (_in))))
				(_port (_int Selection -1 0 27(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 28(_array -1 ((_dto c 14 i 0)))))
				(_port (_int Output 5 0 28(_ent (_out))))
			)
		)
	)
	(_inst M1 0 69(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 70(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 71(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 72(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemInput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 75(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 79(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 82(_ent . Data_Memory Data_Mem)
		(_port
			((Address)(ALUOutput))
			((DataIn)(MemInput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
		)
	)
	(_inst ALUBlock 0 85(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_port (_int CLK -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int PC -3 0 32(_arch(_uni((_others(i 2)))))))
		(_sig (_int Instruction -3 0 34(_arch(_uni))))
		(_sig (_int RInst -4 0 35(_arch(_uni))))
		(_sig (_int IInst -5 0 36(_arch(_uni))))
		(_sig (_int JInst -6 0 37(_arch(_uni))))
		(_sig (_int ZeroFlag -1 0 40(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 41(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 1 0 41(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 1 0 41(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 1 0 41(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -1 0 42(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int MemRead -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -7 0 44(_arch(_uni))))
		(_sig (_int RsX4 -3 0 47(_arch(_uni))))
		(_sig (_int Imm6_16 -3 0 48(_arch(_uni))))
		(_sig (_int RtLower -3 0 49(_arch(_uni))))
		(_sig (_int DataRead_1 -3 0 52(_arch(_uni))))
		(_sig (_int DataRead_2 -3 0 52(_arch(_uni))))
		(_sig (_int DataWrite -3 0 52(_arch(_uni))))
		(_sig (_int ALUOutput -3 0 52(_arch(_uni))))
		(_sig (_int MemOutput -3 0 52(_arch(_uni))))
		(_sig (_int MemInput -3 0 52(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 2 0 55(_arch(_uni))))
		(_sig (_int ALUSrc1Output -3 0 56(_arch(_uni))))
		(_sig (_int ALUSrc2Output -3 0 56(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment (_trgt(3))(_sens(2))(_mon))))
			(line__60(_arch 1 0 60(_assignment (_trgt(4))(_sens(2))(_mon))))
			(line__61(_arch 2 0 61(_assignment (_trgt(5))(_sens(2))(_mon))))
			(line__64(_arch 3 0 64(_assignment (_trgt(18))(_sens(21)))))
			(line__65(_arch 4 0 65(_assignment (_trgt(19))(_sens(4(3)))(_read(4)))))
			(line__66(_arch 5 0 66(_assignment (_trgt(20))(_sens(22(d_7_0))))))
			(line__87(_arch 6 0 87(_prcs (_simple))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (1 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 15 -1)
)
I 000049 55 1386          1495565464391 Data_Mem
(_unit VHDL (data_memory 0 6(data_mem 0 12))
	(_version vd0)
	(_time 1495565464392 2017.05.23 21:51:04)
	(_source (\./../src/Data_Memory.vhd\))
	(_parameters tan)
	(_code b0e4bde4b1e6e0a6b0b6f6eab5b6b5b6e4b6e6b7b2)
	(_ent
		(_time 1495541518452)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Address 0 0 7(_ent(_in))))
		(_port (_int DataIn -2 0 8(_ent(_in))))
		(_port (_int MemRead -1 0 8(_ent(_in))))
		(_port (_int MemWrite -1 0 8(_ent(_in))))
		(_port (_int DataOut -2 0 9(_ent(_out))))
		(_sig (_int Data -3 0 13(_arch(_uni))))
		(_sig (_int DataWord -2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(6))(_sens(5)(0))(_mon))))
			(line__17(_arch 1 0 17(_assignment (_trgt(4))(_sens(6)(2)))))
			(line__18(_arch 2 0 18(_assignment (_trgt(5))(_sens(0)(1(d_15_8))(3))(_mon))))
			(line__19(_arch 3 0 19(_assignment (_trgt(5))(_sens(0)(1(d_7_0))(3))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (1 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.MEM_DATA (1 MEM_DATA)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (5)
	)
	(_use (ieee(std_logic_1164))(.(MIPS_Types))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Data_Mem 4 -1)
)
I 000052 55 7397          1495565468249 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 11))
	(_version vd0)
	(_time 1495565468250 2017.05.23 21:51:08)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code c3969f96c99597d4c5cf859892c4c1c595c5c0c5c6)
	(_ent
		(_time 1495564402244)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -2 0 13(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 14(_array -1 ((_dto c 8 i 0)))))
				(_port (_int I0 3 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 15(_array -1 ((_dto c 9 i 0)))))
				(_port (_int I1 4 0 15(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 16(_array -1 ((_dto c 10 i 0)))))
				(_port (_int I2 5 0 16(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 17(_array -1 ((_dto c 11 i 0)))))
				(_port (_int I3 6 0 17(_ent (_in))))
				(_port (_int Selection 0 0 18(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 19(_array -1 ((_dto c 12 i 0)))))
				(_port (_int Output 7 0 19(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -2 0 24(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 25(_array -1 ((_dto c 13 i 0)))))
				(_port (_int I0 3 0 25(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 26(_array -1 ((_dto c 14 i 0)))))
				(_port (_int I1 4 0 26(_ent (_in))))
				(_port (_int Selection -1 0 27(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 28(_array -1 ((_dto c 15 i 0)))))
				(_port (_int Output 5 0 28(_ent (_out))))
			)
		)
	)
	(_inst M1 0 68(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 69(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 70(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 71(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemInput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 74(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 78(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 81(_ent . Data_Memory Data_Mem)
		(_port
			((Address)(ALUOutput))
			((DataIn)(MemInput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
		)
	)
	(_inst ALUBlock 0 84(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_port (_int CLK -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int PC -3 0 32(_arch(_uni((_others(i 2)))))))
		(_sig (_int Instruction -3 0 34(_arch(_uni))))
		(_sig (_int RInst -4 0 35(_arch(_uni))))
		(_sig (_int IInst -5 0 36(_arch(_uni))))
		(_sig (_int JInst -6 0 37(_arch(_uni))))
		(_sig (_int ZeroFlag -1 0 40(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 41(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 1 0 41(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 1 0 41(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 1 0 41(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -1 0 42(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int MemRead -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -7 0 44(_arch(_uni))))
		(_sig (_int RsX4 -3 0 47(_arch(_uni))))
		(_sig (_int Imm6_16 -3 0 47(_arch(_uni))))
		(_sig (_int RtLower -3 0 47(_arch(_uni))))
		(_sig (_int MemLower -3 0 47(_arch(_uni))))
		(_sig (_int DataRead_1 -3 0 50(_arch(_uni))))
		(_sig (_int DataRead_2 -3 0 50(_arch(_uni))))
		(_sig (_int DataWrite -3 0 50(_arch(_uni))))
		(_sig (_int ALUOutput -3 0 50(_arch(_uni))))
		(_sig (_int MemOutput -3 0 50(_arch(_uni))))
		(_sig (_int MemInput -3 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 53(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 2 0 53(_arch(_uni))))
		(_sig (_int ALUSrc1Output -3 0 54(_arch(_uni))))
		(_sig (_int ALUSrc2Output -3 0 54(_arch(_uni))))
		(_sig (_int MemToRegOut -3 0 54(_arch(_uni))))
		(_prcs
			(line__57(_arch 0 0 57(_assignment (_trgt(3))(_sens(2))(_mon))))
			(line__58(_arch 1 0 58(_assignment (_trgt(4))(_sens(2))(_mon))))
			(line__59(_arch 2 0 59(_assignment (_trgt(5))(_sens(2))(_mon))))
			(line__62(_arch 3 0 62(_assignment (_trgt(18))(_sens(22)))))
			(line__63(_arch 4 0 63(_assignment (_trgt(19))(_sens(4(3)))(_read(4)))))
			(line__64(_arch 5 0 64(_assignment (_trgt(20))(_sens(23(d_7_0))))))
			(line__65(_arch 6 0 65(_assignment (_trgt(21))(_sens(26(d_7_0))))))
			(line__86(_arch 7 0 86(_prcs (_simple))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (1 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 16 -1)
)
I 000049 55 803           1495565992912 Inst_Mem
(_unit VHDL (instruction_memory 0 6(inst_mem 0 11))
	(_version vd0)
	(_time 1495565992913 2017.05.23 21:59:52)
	(_source (\./../src/Instruction_Memory.vhd\))
	(_parameters tan)
	(_code 43161b4115151454471151181745404447454a4515)
	(_ent
		(_time 1495565992910)
	)
	(_object
		(_port (_int Address -1 0 7(_ent(_in))))
		(_port (_int Instruction -2 0 8(_ent(_out))))
		(_sig (_int Instructions -3 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment (_trgt(1))(_sens(2)(0)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (1 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.MEM_INST (1 MEM_INST)))
	)
	(_use (std(standard))(.(MIPS_Types))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Inst_Mem 1 -1)
)
I 000052 55 7752          1495565994952 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 11))
	(_version vd0)
	(_time 1495565994953 2017.05.23 21:59:54)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code 326064373964662534667469633530346434313437)
	(_ent
		(_time 1495564402244)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -2 0 13(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 14(_array -1 ((_dto c 8 i 0)))))
				(_port (_int I0 4 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 15(_array -1 ((_dto c 9 i 0)))))
				(_port (_int I1 5 0 15(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 16(_array -1 ((_dto c 10 i 0)))))
				(_port (_int I2 6 0 16(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 17(_array -1 ((_dto c 11 i 0)))))
				(_port (_int I3 7 0 17(_ent (_in))))
				(_port (_int Selection 0 0 18(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 19(_array -1 ((_dto c 12 i 0)))))
				(_port (_int Output 8 0 19(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -2 0 24(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 25(_array -1 ((_dto c 13 i 0)))))
				(_port (_int I0 4 0 25(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 26(_array -1 ((_dto c 14 i 0)))))
				(_port (_int I1 5 0 26(_ent (_in))))
				(_port (_int Selection -1 0 27(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 28(_array -1 ((_dto c 15 i 0)))))
				(_port (_int Output 6 0 28(_ent (_out))))
			)
		)
	)
	(_inst M1 0 68(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 69(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 70(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 71(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemInput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M5 0 72(_comp Mux2)
		(_port
			((I0)(MemOutput))
			((I1)(MemLower))
			((Selection)(MemToReg))
			((Output)(MemToRegOut))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 75(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 79(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 82(_ent . Data_Memory Data_Mem)
		(_port
			((Address)(ALUOutput))
			((DataIn)(MemInput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
		)
	)
	(_inst ALUBlock 0 85(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_port (_int CLK -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~INTEGER~range~0~to~2**16-1~13 0 32(_scalar (_to i 0 i 65535))))
		(_sig (_int PC 1 0 32(_arch(_uni))))
		(_sig (_int Instruction -3 0 34(_arch(_uni))))
		(_sig (_int RInst -4 0 35(_arch(_uni))))
		(_sig (_int IInst -5 0 36(_arch(_uni))))
		(_sig (_int JInst -6 0 37(_arch(_uni))))
		(_sig (_int ZeroFlag -1 0 40(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 41(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 2 0 41(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 2 0 41(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 2 0 41(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -1 0 42(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int MemRead -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -7 0 44(_arch(_uni))))
		(_sig (_int RsX4 -3 0 47(_arch(_uni))))
		(_sig (_int Imm6_16 -3 0 47(_arch(_uni))))
		(_sig (_int RtLower -3 0 47(_arch(_uni))))
		(_sig (_int MemLower -3 0 47(_arch(_uni))))
		(_sig (_int DataRead_1 -3 0 50(_arch(_uni))))
		(_sig (_int DataRead_2 -3 0 50(_arch(_uni))))
		(_sig (_int DataWrite -3 0 50(_arch(_uni))))
		(_sig (_int ALUOutput -3 0 50(_arch(_uni))))
		(_sig (_int MemOutput -3 0 50(_arch(_uni))))
		(_sig (_int MemInput -3 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 53(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 3 0 53(_arch(_uni))))
		(_sig (_int ALUSrc1Output -3 0 54(_arch(_uni))))
		(_sig (_int ALUSrc2Output -3 0 54(_arch(_uni))))
		(_sig (_int MemToRegOut -3 0 54(_arch(_uni))))
		(_prcs
			(line__57(_arch 0 0 57(_assignment (_trgt(3))(_sens(2))(_mon))))
			(line__58(_arch 1 0 58(_assignment (_trgt(4))(_sens(2))(_mon))))
			(line__59(_arch 2 0 59(_assignment (_trgt(5))(_sens(2))(_mon))))
			(line__62(_arch 3 0 62(_assignment (_trgt(18))(_sens(22)))))
			(line__63(_arch 4 0 63(_assignment (_trgt(19))(_sens(4(3)))(_read(4)))))
			(line__64(_arch 5 0 64(_assignment (_trgt(20))(_sens(23(d_7_0))))))
			(line__65(_arch 6 0 65(_assignment (_trgt(21))(_sens(26(d_7_0))))))
			(line__87(_arch 7 0 87(_prcs (_simple))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (1 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 16 -1)
)
I 000052 55 7952          1495566241996 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 11))
	(_version vd0)
	(_time 1495566241997 2017.05.23 22:04:01)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code 39366a3c396f6d2e3c3c7f62683e3b3f6f3f3a3f3c)
	(_ent
		(_time 1495564402244)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -2 0 13(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 14(_array -1 ((_dto c 9 i 0)))))
				(_port (_int I0 4 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 15(_array -1 ((_dto c 10 i 0)))))
				(_port (_int I1 5 0 15(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 16(_array -1 ((_dto c 11 i 0)))))
				(_port (_int I2 6 0 16(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 17(_array -1 ((_dto c 12 i 0)))))
				(_port (_int I3 7 0 17(_ent (_in))))
				(_port (_int Selection 0 0 18(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 19(_array -1 ((_dto c 13 i 0)))))
				(_port (_int Output 8 0 19(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -2 0 24(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 25(_array -1 ((_dto c 14 i 0)))))
				(_port (_int I0 4 0 25(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 26(_array -1 ((_dto c 15 i 0)))))
				(_port (_int I1 5 0 26(_ent (_in))))
				(_port (_int Selection -1 0 27(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 28(_array -1 ((_dto c 16 i 0)))))
				(_port (_int Output 6 0 28(_ent (_out))))
			)
		)
	)
	(_inst M1 0 74(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 75(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 76(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 77(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemInput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M5 0 78(_comp Mux2)
		(_port
			((I0)(MemOutput))
			((I1)(MemLower))
			((Selection)(MemToReg))
			((Output)(MemToRegOut))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 81(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 85(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 88(_ent . Data_Memory Data_Mem)
		(_port
			((Address)(ALUOutput))
			((DataIn)(MemInput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
		)
	)
	(_inst ALUBlock 0 91(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_port (_int CLK -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~INTEGER~range~0~to~2**16-1~13 0 33(_scalar (_to i 0 i 65535))))
		(_sig (_int PC 1 0 33(_arch(_uni))))
		(_sig (_int Ra -3 0 36(_arch(_uni))))
		(_sig (_int Instruction -3 0 39(_arch(_uni))))
		(_sig (_int RInst -4 0 40(_arch(_uni))))
		(_sig (_int IInst -5 0 41(_arch(_uni))))
		(_sig (_int JInst -6 0 42(_arch(_uni))))
		(_sig (_int ZeroFlag -1 0 45(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 46(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 2 0 46(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 2 0 46(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 2 0 46(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -1 0 47(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int MemRead -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -7 0 49(_arch(_uni))))
		(_sig (_int RsX4 -3 0 52(_arch(_uni))))
		(_sig (_int Imm6_16 -3 0 52(_arch(_uni))))
		(_sig (_int RtLower -3 0 52(_arch(_uni))))
		(_sig (_int MemLower -3 0 52(_arch(_uni))))
		(_sig (_int PCplus2 -3 0 52(_arch(_uni))))
		(_sig (_int Imm -3 0 52(_arch(_uni))))
		(_sig (_int DataRead_1 -3 0 55(_arch(_uni))))
		(_sig (_int DataRead_2 -3 0 55(_arch(_uni))))
		(_sig (_int DataWrite -3 0 55(_arch(_uni))))
		(_sig (_int ALUOutput -3 0 55(_arch(_uni))))
		(_sig (_int MemOutput -3 0 55(_arch(_uni))))
		(_sig (_int MemInput -3 0 55(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 3 0 58(_arch(_uni))))
		(_sig (_int ALUSrc1Output -3 0 59(_arch(_uni))))
		(_sig (_int ALUSrc2Output -3 0 59(_arch(_uni))))
		(_sig (_int MemToRegOut -3 0 59(_arch(_uni))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment (_trgt(4))(_sens(3))(_mon))))
			(line__63(_arch 1 0 63(_assignment (_trgt(5))(_sens(3))(_mon))))
			(line__64(_arch 2 0 64(_assignment (_trgt(6))(_sens(3))(_mon))))
			(line__67(_arch 3 0 67(_assignment (_trgt(19))(_sens(25)))))
			(line__68(_arch 4 0 68(_assignment (_trgt(20))(_sens(5(3)))(_read(5)))))
			(line__69(_arch 5 0 69(_assignment (_trgt(21))(_sens(26(d_7_0))))))
			(line__70(_arch 6 0 70(_assignment (_trgt(22))(_sens(29(d_7_0))))))
			(line__71(_arch 7 0 71(_assignment (_trgt(23))(_sens(1))(_mon))))
			(line__93(_arch 8 0 93(_prcs (_simple))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (1 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 17 -1)
)
I 000052 55 7952          1495566252006 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 11))
	(_version vd0)
	(_time 1495566252007 2017.05.23 22:04:12)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code 590d585a590f0d4e5c5c1f02085e5b5f0f5f5a5f5c)
	(_ent
		(_time 1495564402244)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -2 0 13(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 14(_array -1 ((_dto c 9 i 0)))))
				(_port (_int I0 4 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 15(_array -1 ((_dto c 10 i 0)))))
				(_port (_int I1 5 0 15(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 16(_array -1 ((_dto c 11 i 0)))))
				(_port (_int I2 6 0 16(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 17(_array -1 ((_dto c 12 i 0)))))
				(_port (_int I3 7 0 17(_ent (_in))))
				(_port (_int Selection 0 0 18(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 19(_array -1 ((_dto c 13 i 0)))))
				(_port (_int Output 8 0 19(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -2 0 24(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 25(_array -1 ((_dto c 14 i 0)))))
				(_port (_int I0 4 0 25(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 26(_array -1 ((_dto c 15 i 0)))))
				(_port (_int I1 5 0 26(_ent (_in))))
				(_port (_int Selection -1 0 27(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 28(_array -1 ((_dto c 16 i 0)))))
				(_port (_int Output 6 0 28(_ent (_out))))
			)
		)
	)
	(_inst M1 0 74(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 75(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 76(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 77(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemInput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M5 0 78(_comp Mux2)
		(_port
			((I0)(MemOutput))
			((I1)(MemLower))
			((Selection)(MemToReg))
			((Output)(MemToRegOut))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 81(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 85(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 88(_ent . Data_Memory Data_Mem)
		(_port
			((Address)(ALUOutput))
			((DataIn)(MemInput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
		)
	)
	(_inst ALUBlock 0 91(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_port (_int CLK -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~INTEGER~range~0~to~2**16-1~13 0 33(_scalar (_to i 0 i 65535))))
		(_sig (_int PC 1 0 33(_arch(_uni))))
		(_sig (_int Ra -3 0 36(_arch(_uni))))
		(_sig (_int Instruction -3 0 39(_arch(_uni))))
		(_sig (_int RInst -4 0 40(_arch(_uni))))
		(_sig (_int IInst -5 0 41(_arch(_uni))))
		(_sig (_int JInst -6 0 42(_arch(_uni))))
		(_sig (_int ZeroFlag -1 0 45(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 46(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 2 0 46(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 2 0 46(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 2 0 46(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -1 0 47(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int MemRead -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -7 0 49(_arch(_uni))))
		(_sig (_int RsX4 -3 0 52(_arch(_uni))))
		(_sig (_int Imm6_16 -3 0 52(_arch(_uni))))
		(_sig (_int RtLower -3 0 52(_arch(_uni))))
		(_sig (_int MemLower -3 0 52(_arch(_uni))))
		(_sig (_int PCplus2 -3 0 52(_arch(_uni))))
		(_sig (_int Imm -3 0 52(_arch(_uni))))
		(_sig (_int DataRead_1 -3 0 55(_arch(_uni))))
		(_sig (_int DataRead_2 -3 0 55(_arch(_uni))))
		(_sig (_int DataWrite -3 0 55(_arch(_uni))))
		(_sig (_int ALUOutput -3 0 55(_arch(_uni))))
		(_sig (_int MemOutput -3 0 55(_arch(_uni))))
		(_sig (_int MemInput -3 0 55(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 3 0 58(_arch(_uni))))
		(_sig (_int ALUSrc1Output -3 0 59(_arch(_uni))))
		(_sig (_int ALUSrc2Output -3 0 59(_arch(_uni))))
		(_sig (_int MemToRegOut -3 0 59(_arch(_uni))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment (_trgt(4))(_sens(3))(_mon))))
			(line__63(_arch 1 0 63(_assignment (_trgt(5))(_sens(3))(_mon))))
			(line__64(_arch 2 0 64(_assignment (_trgt(6))(_sens(3))(_mon))))
			(line__67(_arch 3 0 67(_assignment (_trgt(19))(_sens(25)))))
			(line__68(_arch 4 0 68(_assignment (_trgt(20))(_sens(5(3)))(_read(5)))))
			(line__69(_arch 5 0 69(_assignment (_trgt(21))(_sens(26(d_7_0))))))
			(line__70(_arch 6 0 70(_assignment (_trgt(22))(_sens(29(d_7_0))))))
			(line__71(_arch 7 0 71(_assignment (_trgt(23))(_sens(1))(_mon))))
			(line__93(_arch 8 0 93(_prcs (_simple))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (1 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 17 -1)
)
I 000052 55 8033          1495566347147 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 11))
	(_version vd0)
	(_time 1495566347148 2017.05.23 22:05:47)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code fdf8a8ada0aba9eaf8f9bba6acfafffbabfbfefbf8)
	(_ent
		(_time 1495564402244)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -2 0 13(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 14(_array -1 ((_dto c 10 i 0)))))
				(_port (_int I0 4 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 15(_array -1 ((_dto c 11 i 0)))))
				(_port (_int I1 5 0 15(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 16(_array -1 ((_dto c 12 i 0)))))
				(_port (_int I2 6 0 16(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 17(_array -1 ((_dto c 13 i 0)))))
				(_port (_int I3 7 0 17(_ent (_in))))
				(_port (_int Selection 0 0 18(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 19(_array -1 ((_dto c 14 i 0)))))
				(_port (_int Output 8 0 19(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -2 0 24(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 25(_array -1 ((_dto c 15 i 0)))))
				(_port (_int I0 4 0 25(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 26(_array -1 ((_dto c 16 i 0)))))
				(_port (_int I1 5 0 26(_ent (_in))))
				(_port (_int Selection -1 0 27(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 28(_array -1 ((_dto c 17 i 0)))))
				(_port (_int Output 6 0 28(_ent (_out))))
			)
		)
	)
	(_inst M1 0 75(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 76(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 77(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 78(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemInput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M5 0 79(_comp Mux2)
		(_port
			((I0)(MemOutput))
			((I1)(MemLower))
			((Selection)(MemToReg))
			((Output)(MemToRegOut))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 82(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 86(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 89(_ent . Data_Memory Data_Mem)
		(_port
			((Address)(ALUOutput))
			((DataIn)(MemInput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
		)
	)
	(_inst ALUBlock 0 92(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_port (_int CLK -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~INTEGER~range~0~to~2**16-1~13 0 33(_scalar (_to i 0 i 65535))))
		(_sig (_int PC 1 0 33(_arch(_uni))))
		(_sig (_int Ra -3 0 36(_arch(_uni))))
		(_sig (_int Instruction -3 0 39(_arch(_uni))))
		(_sig (_int RInst -4 0 40(_arch(_uni))))
		(_sig (_int IInst -5 0 41(_arch(_uni))))
		(_sig (_int JInst -6 0 42(_arch(_uni))))
		(_sig (_int ZeroFlag -1 0 45(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 46(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 2 0 46(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 2 0 46(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 2 0 46(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -1 0 47(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int MemRead -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -7 0 49(_arch(_uni))))
		(_sig (_int RsX4 -3 0 52(_arch(_uni))))
		(_sig (_int Imm6_16 -3 0 52(_arch(_uni))))
		(_sig (_int RtLower -3 0 52(_arch(_uni))))
		(_sig (_int MemLower -3 0 52(_arch(_uni))))
		(_sig (_int PCplus2 -3 0 52(_arch(_uni))))
		(_sig (_int ImmSh4 -3 0 52(_arch(_uni))))
		(_sig (_int DataRead_1 -3 0 55(_arch(_uni))))
		(_sig (_int DataRead_2 -3 0 55(_arch(_uni))))
		(_sig (_int DataWrite -3 0 55(_arch(_uni))))
		(_sig (_int ALUOutput -3 0 55(_arch(_uni))))
		(_sig (_int MemOutput -3 0 55(_arch(_uni))))
		(_sig (_int MemInput -3 0 55(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 3 0 58(_arch(_uni))))
		(_sig (_int ALUSrc1Output -3 0 59(_arch(_uni))))
		(_sig (_int ALUSrc2Output -3 0 59(_arch(_uni))))
		(_sig (_int MemToRegOut -3 0 59(_arch(_uni))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment (_trgt(4))(_sens(3))(_mon))))
			(line__63(_arch 1 0 63(_assignment (_trgt(5))(_sens(3))(_mon))))
			(line__64(_arch 2 0 64(_assignment (_trgt(6))(_sens(3))(_mon))))
			(line__67(_arch 3 0 67(_assignment (_trgt(19))(_sens(25)))))
			(line__68(_arch 4 0 68(_assignment (_trgt(20))(_sens(5(3)))(_read(5)))))
			(line__69(_arch 5 0 69(_assignment (_trgt(21))(_sens(26(d_7_0))))))
			(line__70(_arch 6 0 70(_assignment (_trgt(22))(_sens(29(d_7_0))))))
			(line__71(_arch 7 0 71(_assignment (_trgt(23))(_sens(1))(_mon))))
			(line__72(_arch 8 0 72(_assignment (_trgt(24))(_sens(6(1)))(_read(6)))))
			(line__94(_arch 9 0 94(_prcs (_simple))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (1 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 18 -1)
)
I 000052 55 8033          1495566366996 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 11))
	(_version vd0)
	(_time 1495566366997 2017.05.23 22:06:06)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code 8180838f89d7d5968485c7dad0868387d787828784)
	(_ent
		(_time 1495564402244)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -2 0 13(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 14(_array -1 ((_dto c 10 i 0)))))
				(_port (_int I0 4 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 15(_array -1 ((_dto c 11 i 0)))))
				(_port (_int I1 5 0 15(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 16(_array -1 ((_dto c 12 i 0)))))
				(_port (_int I2 6 0 16(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 17(_array -1 ((_dto c 13 i 0)))))
				(_port (_int I3 7 0 17(_ent (_in))))
				(_port (_int Selection 0 0 18(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 19(_array -1 ((_dto c 14 i 0)))))
				(_port (_int Output 8 0 19(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -2 0 24(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 25(_array -1 ((_dto c 15 i 0)))))
				(_port (_int I0 4 0 25(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 26(_array -1 ((_dto c 16 i 0)))))
				(_port (_int I1 5 0 26(_ent (_in))))
				(_port (_int Selection -1 0 27(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 28(_array -1 ((_dto c 17 i 0)))))
				(_port (_int Output 6 0 28(_ent (_out))))
			)
		)
	)
	(_inst M1 0 75(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 76(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 77(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 78(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemInput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M5 0 79(_comp Mux2)
		(_port
			((I0)(MemOutput))
			((I1)(MemLower))
			((Selection)(MemToReg))
			((Output)(MemToRegOut))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 82(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 86(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 89(_ent . Data_Memory Data_Mem)
		(_port
			((Address)(ALUOutput))
			((DataIn)(MemInput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
		)
	)
	(_inst ALUBlock 0 92(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_port (_int CLK -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~INTEGER~range~0~to~2**16-1~13 0 33(_scalar (_to i 0 i 65535))))
		(_sig (_int PC 1 0 33(_arch(_uni))))
		(_sig (_int Ra -3 0 36(_arch(_uni))))
		(_sig (_int Instruction -3 0 39(_arch(_uni))))
		(_sig (_int RInst -4 0 40(_arch(_uni))))
		(_sig (_int IInst -5 0 41(_arch(_uni))))
		(_sig (_int JInst -6 0 42(_arch(_uni))))
		(_sig (_int ZeroFlag -1 0 45(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 46(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 2 0 46(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 2 0 46(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 2 0 46(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -1 0 47(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int MemRead -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -7 0 49(_arch(_uni))))
		(_sig (_int RsX4 -3 0 52(_arch(_uni))))
		(_sig (_int Imm6_16 -3 0 52(_arch(_uni))))
		(_sig (_int RtLower -3 0 52(_arch(_uni))))
		(_sig (_int MemLower -3 0 52(_arch(_uni))))
		(_sig (_int PCplus2 -3 0 52(_arch(_uni))))
		(_sig (_int ImmSh4 -3 0 52(_arch(_uni))))
		(_sig (_int DataRead_1 -3 0 55(_arch(_uni))))
		(_sig (_int DataRead_2 -3 0 55(_arch(_uni))))
		(_sig (_int DataWrite -3 0 55(_arch(_uni))))
		(_sig (_int ALUOutput -3 0 55(_arch(_uni))))
		(_sig (_int MemOutput -3 0 55(_arch(_uni))))
		(_sig (_int MemInput -3 0 55(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 3 0 58(_arch(_uni))))
		(_sig (_int ALUSrc1Output -3 0 59(_arch(_uni))))
		(_sig (_int ALUSrc2Output -3 0 59(_arch(_uni))))
		(_sig (_int MemToRegOut -3 0 59(_arch(_uni))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment (_trgt(4))(_sens(3))(_mon))))
			(line__63(_arch 1 0 63(_assignment (_trgt(5))(_sens(3))(_mon))))
			(line__64(_arch 2 0 64(_assignment (_trgt(6))(_sens(3))(_mon))))
			(line__67(_arch 3 0 67(_assignment (_trgt(19))(_sens(25)))))
			(line__68(_arch 4 0 68(_assignment (_trgt(20))(_sens(5(3)))(_read(5)))))
			(line__69(_arch 5 0 69(_assignment (_trgt(21))(_sens(26(d_7_0))))))
			(line__70(_arch 6 0 70(_assignment (_trgt(22))(_sens(29(d_7_0))))))
			(line__71(_arch 7 0 71(_assignment (_trgt(23))(_sens(1))(_mon))))
			(line__72(_arch 8 0 72(_assignment (_trgt(24))(_sens(6(1)))(_read(6)))))
			(line__94(_arch 9 0 94(_prcs (_simple))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (1 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 18 -1)
)
I 000052 55 8033          1495566371234 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 11))
	(_version vd0)
	(_time 1495566371235 2017.05.23 22:06:11)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code 0b045f0d505d5f1c0e0f4d505a0c090d5d0d080d0e)
	(_ent
		(_time 1495564402244)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -2 0 13(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 14(_array -1 ((_dto c 10 i 0)))))
				(_port (_int I0 4 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 15(_array -1 ((_dto c 11 i 0)))))
				(_port (_int I1 5 0 15(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 16(_array -1 ((_dto c 12 i 0)))))
				(_port (_int I2 6 0 16(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 17(_array -1 ((_dto c 13 i 0)))))
				(_port (_int I3 7 0 17(_ent (_in))))
				(_port (_int Selection 0 0 18(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 19(_array -1 ((_dto c 14 i 0)))))
				(_port (_int Output 8 0 19(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -2 0 24(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 25(_array -1 ((_dto c 15 i 0)))))
				(_port (_int I0 4 0 25(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 26(_array -1 ((_dto c 16 i 0)))))
				(_port (_int I1 5 0 26(_ent (_in))))
				(_port (_int Selection -1 0 27(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 28(_array -1 ((_dto c 17 i 0)))))
				(_port (_int Output 6 0 28(_ent (_out))))
			)
		)
	)
	(_inst M1 0 75(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 76(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 77(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 78(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemInput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M5 0 79(_comp Mux2)
		(_port
			((I0)(MemOutput))
			((I1)(MemLower))
			((Selection)(MemToReg))
			((Output)(MemToRegOut))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 82(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 86(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 89(_ent . Data_Memory Data_Mem)
		(_port
			((Address)(ALUOutput))
			((DataIn)(MemInput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
		)
	)
	(_inst ALUBlock 0 92(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_port (_int CLK -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~INTEGER~range~0~to~2**16-1~13 0 33(_scalar (_to i 0 i 65535))))
		(_sig (_int PC 1 0 33(_arch(_uni))))
		(_sig (_int Ra -3 0 36(_arch(_uni))))
		(_sig (_int Instruction -3 0 39(_arch(_uni))))
		(_sig (_int RInst -4 0 40(_arch(_uni))))
		(_sig (_int IInst -5 0 41(_arch(_uni))))
		(_sig (_int JInst -6 0 42(_arch(_uni))))
		(_sig (_int ZeroFlag -1 0 45(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 46(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 2 0 46(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 2 0 46(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 2 0 46(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -1 0 47(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int MemRead -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -7 0 49(_arch(_uni))))
		(_sig (_int RsX4 -3 0 52(_arch(_uni))))
		(_sig (_int Imm6_16 -3 0 52(_arch(_uni))))
		(_sig (_int RtLower -3 0 52(_arch(_uni))))
		(_sig (_int MemLower -3 0 52(_arch(_uni))))
		(_sig (_int PCplus2 -3 0 52(_arch(_uni))))
		(_sig (_int ImmSh4 -3 0 52(_arch(_uni))))
		(_sig (_int DataRead_1 -3 0 55(_arch(_uni))))
		(_sig (_int DataRead_2 -3 0 55(_arch(_uni))))
		(_sig (_int DataWrite -3 0 55(_arch(_uni))))
		(_sig (_int ALUOutput -3 0 55(_arch(_uni))))
		(_sig (_int MemOutput -3 0 55(_arch(_uni))))
		(_sig (_int MemInput -3 0 55(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 3 0 58(_arch(_uni))))
		(_sig (_int ALUSrc1Output -3 0 59(_arch(_uni))))
		(_sig (_int ALUSrc2Output -3 0 59(_arch(_uni))))
		(_sig (_int MemToRegOut -3 0 59(_arch(_uni))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment (_trgt(4))(_sens(3))(_mon))))
			(line__63(_arch 1 0 63(_assignment (_trgt(5))(_sens(3))(_mon))))
			(line__64(_arch 2 0 64(_assignment (_trgt(6))(_sens(3))(_mon))))
			(line__67(_arch 3 0 67(_assignment (_trgt(19))(_sens(25)))))
			(line__68(_arch 4 0 68(_assignment (_trgt(20))(_sens(5(3)))(_read(5)))))
			(line__69(_arch 5 0 69(_assignment (_trgt(21))(_sens(26(d_7_0))))))
			(line__70(_arch 6 0 70(_assignment (_trgt(22))(_sens(29(d_7_0))))))
			(line__71(_arch 7 0 71(_assignment (_trgt(23))(_sens(1))(_mon))))
			(line__72(_arch 8 0 72(_assignment (_trgt(24))(_sens(6(1)))(_read(6)))))
			(line__94(_arch 9 0 94(_prcs (_simple))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (1 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 18 -1)
)
I 000052 55 8399          1495566496167 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 11))
	(_version vd0)
	(_time 1495566496168 2017.05.23 22:08:16)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code 24257820297270332120627f752326227222272221)
	(_ent
		(_time 1495564402244)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -2 0 13(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 14(_array -1 ((_dto c 10 i 0)))))
				(_port (_int I0 4 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 15(_array -1 ((_dto c 11 i 0)))))
				(_port (_int I1 5 0 15(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 16(_array -1 ((_dto c 12 i 0)))))
				(_port (_int I2 6 0 16(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 17(_array -1 ((_dto c 13 i 0)))))
				(_port (_int I3 7 0 17(_ent (_in))))
				(_port (_int Selection 0 0 18(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 19(_array -1 ((_dto c 14 i 0)))))
				(_port (_int Output 8 0 19(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -2 0 24(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 25(_array -1 ((_dto c 15 i 0)))))
				(_port (_int I0 4 0 25(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 26(_array -1 ((_dto c 16 i 0)))))
				(_port (_int I1 5 0 26(_ent (_in))))
				(_port (_int Selection -1 0 27(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 28(_array -1 ((_dto c 17 i 0)))))
				(_port (_int Output 6 0 28(_ent (_out))))
			)
		)
	)
	(_inst M1 0 75(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 76(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 77(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 78(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemInput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M5 0 79(_comp Mux2)
		(_port
			((I0)(MemOutput))
			((I1)(MemLower))
			((Selection)(MemToReg))
			((Output)(MemToRegOut))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M6 0 80(_comp Mux4)
		(_port
			((I0)(ALUOutput))
			((I1)(MemToRegOut))
			((I2)(PCplus2))
			((I3)(ImmSh4))
			((Selection)(RegWriteSrc))
			((Output)(DataWrite))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 82(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 86(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 89(_ent . Data_Memory Data_Mem)
		(_port
			((Address)(ALUOutput))
			((DataIn)(MemInput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
		)
	)
	(_inst ALUBlock 0 92(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_port (_int CLK -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~INTEGER~range~0~to~2**16-1~13 0 33(_scalar (_to i 0 i 65535))))
		(_sig (_int PC 1 0 33(_arch(_uni))))
		(_sig (_int Ra -3 0 36(_arch(_uni))))
		(_sig (_int Instruction -3 0 39(_arch(_uni))))
		(_sig (_int RInst -4 0 40(_arch(_uni))))
		(_sig (_int IInst -5 0 41(_arch(_uni))))
		(_sig (_int JInst -6 0 42(_arch(_uni))))
		(_sig (_int ZeroFlag -1 0 45(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 46(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 2 0 46(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 2 0 46(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 2 0 46(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -1 0 47(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int MemRead -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -7 0 49(_arch(_uni))))
		(_sig (_int RsX4 -3 0 52(_arch(_uni))))
		(_sig (_int Imm6_16 -3 0 52(_arch(_uni))))
		(_sig (_int RtLower -3 0 52(_arch(_uni))))
		(_sig (_int MemLower -3 0 52(_arch(_uni))))
		(_sig (_int PCplus2 -3 0 52(_arch(_uni))))
		(_sig (_int ImmSh4 -3 0 52(_arch(_uni))))
		(_sig (_int DataRead_1 -3 0 55(_arch(_uni))))
		(_sig (_int DataRead_2 -3 0 55(_arch(_uni))))
		(_sig (_int DataWrite -3 0 55(_arch(_uni))))
		(_sig (_int ALUOutput -3 0 55(_arch(_uni))))
		(_sig (_int MemOutput -3 0 55(_arch(_uni))))
		(_sig (_int MemInput -3 0 55(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 3 0 58(_arch(_uni))))
		(_sig (_int ALUSrc1Output -3 0 59(_arch(_uni))))
		(_sig (_int ALUSrc2Output -3 0 59(_arch(_uni))))
		(_sig (_int MemToRegOut -3 0 59(_arch(_uni))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment (_trgt(4))(_sens(3))(_mon))))
			(line__63(_arch 1 0 63(_assignment (_trgt(5))(_sens(3))(_mon))))
			(line__64(_arch 2 0 64(_assignment (_trgt(6))(_sens(3))(_mon))))
			(line__67(_arch 3 0 67(_assignment (_trgt(19))(_sens(25)))))
			(line__68(_arch 4 0 68(_assignment (_trgt(20))(_sens(5(3)))(_read(5)))))
			(line__69(_arch 5 0 69(_assignment (_trgt(21))(_sens(26(d_7_0))))))
			(line__70(_arch 6 0 70(_assignment (_trgt(22))(_sens(29(d_7_0))))))
			(line__71(_arch 7 0 71(_assignment (_trgt(23))(_sens(1))(_mon))))
			(line__72(_arch 8 0 72(_assignment (_trgt(24))(_sens(6(1)))(_read(6)))))
			(line__94(_arch 9 0 94(_prcs (_simple))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (1 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 18 -1)
)
I 000052 55 8699          1495566697469 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 11))
	(_version vd0)
	(_time 1495566697470 2017.05.23 22:11:37)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code 66686366693032716367203d376164603060656063)
	(_ent
		(_time 1495564402244)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -2 0 13(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 14(_array -1 ((_dto c 10 i 0)))))
				(_port (_int I0 4 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 15(_array -1 ((_dto c 11 i 0)))))
				(_port (_int I1 5 0 15(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 16(_array -1 ((_dto c 12 i 0)))))
				(_port (_int I2 6 0 16(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 17(_array -1 ((_dto c 13 i 0)))))
				(_port (_int I3 7 0 17(_ent (_in))))
				(_port (_int Selection 0 0 18(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 19(_array -1 ((_dto c 14 i 0)))))
				(_port (_int Output 8 0 19(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -2 0 24(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 25(_array -1 ((_dto c 15 i 0)))))
				(_port (_int I0 4 0 25(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 26(_array -1 ((_dto c 16 i 0)))))
				(_port (_int I1 5 0 26(_ent (_in))))
				(_port (_int Selection -1 0 27(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 28(_array -1 ((_dto c 17 i 0)))))
				(_port (_int Output 6 0 28(_ent (_out))))
			)
		)
	)
	(_inst M1 0 75(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 76(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 77(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 78(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemInput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M5 0 79(_comp Mux2)
		(_port
			((I0)(MemOutput))
			((I1)(MemLower))
			((Selection)(MemToReg))
			((Output)(MemToRegOut))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M6 0 80(_comp Mux4)
		(_port
			((I0)(ALUOutput))
			((I1)(MemToRegOut))
			((I2)(PCplus2))
			((I3)(ImmSh4))
			((Selection)(RegWriteSrc))
			((Output)(DataWrite))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 82(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 86(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 89(_ent . Data_Memory Data_Mem)
		(_port
			((Address)(ALUOutput))
			((DataIn)(MemInput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
		)
	)
	(_inst RegFileBlock 0 92(_ent . Register_File MIPS_Registers)
		(_port
			((ReadAddress_1)(RInst(1)))
			((ReadAddress_2)(RInst(2)))
			((WriteAddress)(RegDstOutput))
			((WriteData)(DataWrite))
			((RegWrite)(RegWrite))
			((ReadData_1)(DataRead_1))
			((ReadData_2)(DataRead_2))
		)
	)
	(_inst ALUBlock 0 95(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_port (_int CLK -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~INTEGER~range~0~to~2**16-1~13 0 33(_scalar (_to i 0 i 65535))))
		(_sig (_int PC 1 0 33(_arch(_uni))))
		(_sig (_int Ra -3 0 36(_arch(_uni))))
		(_sig (_int Instruction -3 0 39(_arch(_uni))))
		(_sig (_int RInst -4 0 40(_arch(_uni))))
		(_sig (_int IInst -5 0 41(_arch(_uni))))
		(_sig (_int JInst -6 0 42(_arch(_uni))))
		(_sig (_int ZeroFlag -1 0 45(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 46(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 2 0 46(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 2 0 46(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 2 0 46(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -1 0 47(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int MemRead -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -7 0 49(_arch(_uni))))
		(_sig (_int RsX4 -3 0 52(_arch(_uni))))
		(_sig (_int Imm6_16 -3 0 52(_arch(_uni))))
		(_sig (_int RtLower -3 0 52(_arch(_uni))))
		(_sig (_int MemLower -3 0 52(_arch(_uni))))
		(_sig (_int PCplus2 -3 0 52(_arch(_uni))))
		(_sig (_int ImmSh4 -3 0 52(_arch(_uni))))
		(_sig (_int DataRead_1 -3 0 55(_arch(_uni))))
		(_sig (_int DataRead_2 -3 0 55(_arch(_uni))))
		(_sig (_int DataWrite -3 0 55(_arch(_uni))))
		(_sig (_int ALUOutput -3 0 55(_arch(_uni))))
		(_sig (_int MemOutput -3 0 55(_arch(_uni))))
		(_sig (_int MemInput -3 0 55(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 3 0 58(_arch(_uni))))
		(_sig (_int ALUSrc1Output -3 0 59(_arch(_uni))))
		(_sig (_int ALUSrc2Output -3 0 59(_arch(_uni))))
		(_sig (_int MemToRegOut -3 0 59(_arch(_uni))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment (_trgt(4))(_sens(3))(_mon))))
			(line__63(_arch 1 0 63(_assignment (_trgt(5))(_sens(3))(_mon))))
			(line__64(_arch 2 0 64(_assignment (_trgt(6))(_sens(3))(_mon))))
			(line__67(_arch 3 0 67(_assignment (_trgt(19))(_sens(25)))))
			(line__68(_arch 4 0 68(_assignment (_trgt(20))(_sens(5(3)))(_read(5)))))
			(line__69(_arch 5 0 69(_assignment (_trgt(21))(_sens(26(d_7_0))))))
			(line__70(_arch 6 0 70(_assignment (_trgt(22))(_sens(29(d_7_0))))))
			(line__71(_arch 7 0 71(_assignment (_trgt(23))(_sens(1))(_mon))))
			(line__72(_arch 8 0 72(_assignment (_trgt(24))(_sens(6(1)))(_read(6)))))
			(line__97(_arch 9 0 97(_prcs (_simple))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (1 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 18 -1)
)
I 000053 55 2324          1495567074866 MIPS_Control
(_unit VHDL (control_unit 0 22(mips_control 0 31))
	(_version vd0)
	(_time 1495567074867 2017.05.23 22:17:54)
	(_source (\./../src/Control_Unit.vhd\))
	(_parameters tan)
	(_code a4a6f4f3f6f3a5b3a4a0b6fea3a2f7a1f2a3a1a2f1)
	(_ent
		(_time 1495551592774)
	)
	(_object
		(_port (_int Opcode -1 0 23(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -2 ((_dto i 2 i 0)))))
		(_port (_int FuncField 0 0 23(_ent(_in))))
		(_port (_int ZeroFlag -2 0 24(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 25(_array -2 ((_dto i 1 i 0)))))
		(_port (_int RegDst 1 0 25(_ent(_out(_string \"00"\)))))
		(_port (_int RegWriteSrc 1 0 25(_ent(_out(_string \"00"\)))))
		(_port (_int PCSrc 1 0 25(_ent(_out(_string \"00"\)))))
		(_port (_int RegWrite -2 0 26(_ent(_out((i 3))))))
		(_port (_int ALUSrc1 -2 0 27(_ent(_out((i 2))))))
		(_port (_int ALUSrc2 -2 0 27(_ent(_out((i 2))))))
		(_port (_int MemWrite -2 0 27(_ent(_out((i 2))))))
		(_port (_int MemRead -2 0 27(_ent(_out((i 2))))))
		(_port (_int MemToReg -2 0 27(_ent(_out((i 2))))))
		(_port (_int MemSrc -2 0 27(_ent(_out((i 2))))))
		(_port (_int ALUOP -3 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment (_trgt(3))(_sens(0)))))
			(line__38(_arch 1 0 38(_assignment (_trgt(4))(_sens(0)))))
			(line__43(_arch 2 0 43(_assignment (_trgt(6))(_sens(0)))))
			(line__47(_arch 3 0 47(_assignment (_trgt(7))(_sens(0)))))
			(line__48(_arch 4 0 48(_assignment (_trgt(8))(_sens(0)))))
			(line__50(_arch 5 0 50(_assignment (_trgt(9))(_sens(0)))))
			(line__51(_arch 6 0 51(_assignment (_trgt(10))(_sens(0)))))
			(line__52(_arch 7 0 52(_assignment (_trgt(11))(_sens(0)))))
			(line__53(_arch 8 0 53(_assignment (_trgt(12))(_sens(0)))))
			(line__55(_arch 9 0 55(_assignment (_trgt(5))(_sens(0)(2)))))
			(line__60(_arch 10 0 60(_assignment (_trgt(13))(_sens(0)(1)))))
		)
		(_type (_ext ~extmips_16.MIPS_Types.INST_OP (0 INST_OP)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (0 ALU_OP)))
	)
	(_use (.(MIPS_Types))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(131586)
		(131842)
		(197378)
		(131587)
		(197123)
	)
	(_model . MIPS_Control 11 -1)
)
I 000052 55 9474          1495567447601 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 11))
	(_version vd0)
	(_time 1495567447602 2017.05.23 22:24:07)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code a2f2a5f5a9f4f6b5a7afe4f9f3a5a0a4f4a4a1a4a7)
	(_ent
		(_time 1495564402244)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -2 0 13(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 14(_array -1 ((_dto c 13 i 0)))))
				(_port (_int I0 4 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 15(_array -1 ((_dto c 14 i 0)))))
				(_port (_int I1 5 0 15(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 16(_array -1 ((_dto c 15 i 0)))))
				(_port (_int I2 6 0 16(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 17(_array -1 ((_dto c 16 i 0)))))
				(_port (_int I3 7 0 17(_ent (_in))))
				(_port (_int Selection 0 0 18(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 19(_array -1 ((_dto c 17 i 0)))))
				(_port (_int Output 8 0 19(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -2 0 24(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 25(_array -1 ((_dto c 18 i 0)))))
				(_port (_int I0 4 0 25(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 26(_array -1 ((_dto c 19 i 0)))))
				(_port (_int I1 5 0 26(_ent (_in))))
				(_port (_int Selection -1 0 27(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 28(_array -1 ((_dto c 20 i 0)))))
				(_port (_int Output 6 0 28(_ent (_out))))
			)
		)
	)
	(_inst M1 0 78(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 79(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 80(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 81(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemInput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M5 0 82(_comp Mux2)
		(_port
			((I0)(MemOutput))
			((I1)(MemLower))
			((Selection)(MemToReg))
			((Output)(MemToRegOut))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M6 0 83(_comp Mux4)
		(_port
			((I0)(ALUOutput))
			((I1)(MemToRegOut))
			((I2)(PCplus2))
			((I3)(ImmSh4))
			((Selection)(RegWriteSrc))
			((Output)(DataWrite))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M7 0 84(_comp Mux4)
		(_port
			((I0)(PCplus1))
			((I1)(PC_Imm6))
			((I2)(PC_Imm12))
			((I3)(Ra))
			((Selection)(PCSrc))
			((Output)(PCIn))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 86(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 90(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 93(_ent . Data_Memory Data_Mem)
		(_port
			((Address)(ALUOutput))
			((DataIn)(MemInput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
		)
	)
	(_inst RegFileBlock 0 96(_ent . Register_File MIPS_Registers)
		(_port
			((ReadAddress_1)(RInst(1)))
			((ReadAddress_2)(RInst(2)))
			((WriteAddress)(RegDstOutput))
			((WriteData)(DataWrite))
			((RegWrite)(RegWrite))
			((ReadData_1)(DataRead_1))
			((ReadData_2)(DataRead_2))
		)
	)
	(_inst ALUBlock 0 99(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_port (_int CLK -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~INTEGER~range~0~to~2**16-1~13 0 33(_scalar (_to i 0 i 65535))))
		(_sig (_int PC 1 0 33(_arch(_uni))))
		(_sig (_int Ra -3 0 36(_arch(_uni))))
		(_sig (_int Instruction -3 0 39(_arch(_uni))))
		(_sig (_int RInst -4 0 40(_arch(_uni))))
		(_sig (_int IInst -5 0 41(_arch(_uni))))
		(_sig (_int JInst -6 0 42(_arch(_uni))))
		(_sig (_int ZeroFlag -1 0 45(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 46(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 2 0 46(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 2 0 46(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 2 0 46(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -1 0 47(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int MemRead -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -7 0 49(_arch(_uni))))
		(_sig (_int RsX4 -3 0 52(_arch(_uni))))
		(_sig (_int Imm6_16 -3 0 52(_arch(_uni))))
		(_sig (_int RtLower -3 0 52(_arch(_uni))))
		(_sig (_int MemLower -3 0 52(_arch(_uni))))
		(_sig (_int PCplus2 -3 0 52(_arch(_uni))))
		(_sig (_int PCplus1 -3 0 52(_arch(_uni))))
		(_sig (_int PC_Imm6 -3 0 52(_arch(_uni))))
		(_sig (_int PC_Imm12 -3 0 52(_arch(_uni))))
		(_sig (_int ImmSh4 -3 0 52(_arch(_uni))))
		(_sig (_int DataRead_1 -3 0 55(_arch(_uni))))
		(_sig (_int DataRead_2 -3 0 55(_arch(_uni))))
		(_sig (_int DataWrite -3 0 55(_arch(_uni))))
		(_sig (_int ALUOutput -3 0 55(_arch(_uni))))
		(_sig (_int MemOutput -3 0 55(_arch(_uni))))
		(_sig (_int MemInput -3 0 55(_arch(_uni))))
		(_sig (_int PCIn -3 0 55(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 3 0 58(_arch(_uni))))
		(_sig (_int ALUSrc1Output -3 0 59(_arch(_uni))))
		(_sig (_int ALUSrc2Output -3 0 59(_arch(_uni))))
		(_sig (_int MemToRegOut -3 0 59(_arch(_uni))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment (_trgt(4))(_sens(3))(_mon))))
			(line__63(_arch 1 0 63(_assignment (_trgt(5))(_sens(3))(_mon))))
			(line__64(_arch 2 0 64(_assignment (_trgt(6))(_sens(3))(_mon))))
			(line__67(_arch 3 0 67(_assignment (_trgt(19))(_sens(28)))))
			(line__68(_arch 4 0 68(_assignment (_trgt(20))(_sens(5(3)))(_read(5)))))
			(line__69(_arch 5 0 69(_assignment (_trgt(21))(_sens(29(d_7_0))))))
			(line__70(_arch 6 0 70(_assignment (_trgt(22))(_sens(32(d_7_0))))))
			(line__71(_arch 7 0 71(_assignment (_trgt(23))(_sens(1))(_mon))))
			(line__72(_arch 8 0 72(_assignment (_trgt(24))(_sens(1))(_mon))))
			(line__73(_arch 9 0 73(_assignment (_trgt(25))(_sens(1)(5(3)))(_mon)(_read(5)))))
			(line__74(_arch 10 0 74(_assignment (_trgt(26))(_sens(1)(6(1)))(_mon)(_read(6)))))
			(line__75(_arch 11 0 75(_assignment (_trgt(27))(_sens(6(1)))(_read(6)))))
			(line__101(_arch 12 0 101(_prcs (_simple))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (1 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 21 -1)
)
I 000052 55 9581          1495567687680 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 11))
	(_version vd0)
	(_time 1495567687681 2017.05.23 22:28:07)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code 70272271792624677521362b217772762676737675)
	(_ent
		(_time 1495564402244)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -2 0 13(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 14(_array -1 ((_dto c 13 i 0)))))
				(_port (_int I0 4 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 15(_array -1 ((_dto c 14 i 0)))))
				(_port (_int I1 5 0 15(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 16(_array -1 ((_dto c 15 i 0)))))
				(_port (_int I2 6 0 16(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 17(_array -1 ((_dto c 16 i 0)))))
				(_port (_int I3 7 0 17(_ent (_in))))
				(_port (_int Selection 0 0 18(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 19(_array -1 ((_dto c 17 i 0)))))
				(_port (_int Output 8 0 19(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -2 0 24(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 25(_array -1 ((_dto c 18 i 0)))))
				(_port (_int I0 4 0 25(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 26(_array -1 ((_dto c 19 i 0)))))
				(_port (_int I1 5 0 26(_ent (_in))))
				(_port (_int Selection -1 0 27(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 28(_array -1 ((_dto c 20 i 0)))))
				(_port (_int Output 6 0 28(_ent (_out))))
			)
		)
	)
	(_inst M1 0 78(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 79(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 80(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 81(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemInput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M5 0 82(_comp Mux2)
		(_port
			((I0)(MemOutput))
			((I1)(MemLower))
			((Selection)(MemToReg))
			((Output)(MemToRegOut))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M6 0 83(_comp Mux4)
		(_port
			((I0)(ALUOutput))
			((I1)(MemToRegOut))
			((I2)(PCplus2))
			((I3)(ImmSh4))
			((Selection)(RegWriteSrc))
			((Output)(DataWrite))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M7 0 84(_comp Mux4)
		(_port
			((I0)(PCplus1))
			((I1)(PC_Imm6))
			((I2)(PC_Imm12))
			((I3)(Ra))
			((Selection)(PCSrc))
			((Output)(PCIn))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 86(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 90(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 93(_ent . Data_Memory Data_Mem)
		(_port
			((Address)(ALUOutput))
			((DataIn)(MemInput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
		)
	)
	(_inst RegFileBlock 0 96(_ent . Register_File MIPS_Registers)
		(_port
			((ReadAddress_1)(RInst(1)))
			((ReadAddress_2)(RInst(2)))
			((WriteAddress)(RegDstOutput))
			((WriteData)(DataWrite))
			((RegWrite)(RegWrite))
			((ReadData_1)(DataRead_1))
			((ReadData_2)(DataRead_2))
		)
	)
	(_inst ALUBlock 0 99(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_port (_int CLK -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~INTEGER~range~0~to~2**16-1~13 0 33(_scalar (_to i 0 i 65535))))
		(_sig (_int PC 1 0 33(_arch(_uni((i 0))))))
		(_sig (_int Ra -3 0 36(_arch(_uni))))
		(_sig (_int Instruction -3 0 39(_arch(_uni))))
		(_sig (_int RInst -4 0 40(_arch(_uni))))
		(_sig (_int IInst -5 0 41(_arch(_uni))))
		(_sig (_int JInst -6 0 42(_arch(_uni))))
		(_sig (_int ZeroFlag -1 0 45(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 46(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 2 0 46(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 2 0 46(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 2 0 46(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -1 0 47(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int MemRead -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -7 0 49(_arch(_uni))))
		(_sig (_int RsX4 -3 0 52(_arch(_uni))))
		(_sig (_int Imm6_16 -3 0 52(_arch(_uni))))
		(_sig (_int RtLower -3 0 52(_arch(_uni))))
		(_sig (_int MemLower -3 0 52(_arch(_uni))))
		(_sig (_int PCplus2 -3 0 52(_arch(_uni))))
		(_sig (_int PCplus1 -3 0 52(_arch(_uni))))
		(_sig (_int PC_Imm6 -3 0 52(_arch(_uni))))
		(_sig (_int PC_Imm12 -3 0 52(_arch(_uni))))
		(_sig (_int ImmSh4 -3 0 52(_arch(_uni))))
		(_sig (_int DataRead_1 -3 0 55(_arch(_uni))))
		(_sig (_int DataRead_2 -3 0 55(_arch(_uni))))
		(_sig (_int DataWrite -3 0 55(_arch(_uni))))
		(_sig (_int ALUOutput -3 0 55(_arch(_uni))))
		(_sig (_int MemOutput -3 0 55(_arch(_uni))))
		(_sig (_int MemInput -3 0 55(_arch(_uni))))
		(_sig (_int PCIn -3 0 55(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 3 0 58(_arch(_uni))))
		(_sig (_int ALUSrc1Output -3 0 59(_arch(_uni))))
		(_sig (_int ALUSrc2Output -3 0 59(_arch(_uni))))
		(_sig (_int MemToRegOut -3 0 59(_arch(_uni))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment (_trgt(4))(_sens(3))(_mon))))
			(line__63(_arch 1 0 63(_assignment (_trgt(5))(_sens(3))(_mon))))
			(line__64(_arch 2 0 64(_assignment (_trgt(6))(_sens(3))(_mon))))
			(line__67(_arch 3 0 67(_assignment (_trgt(19))(_sens(28)))))
			(line__68(_arch 4 0 68(_assignment (_trgt(20))(_sens(5(3)))(_read(5)))))
			(line__69(_arch 5 0 69(_assignment (_trgt(21))(_sens(29(d_7_0))))))
			(line__70(_arch 6 0 70(_assignment (_trgt(22))(_sens(32(d_7_0))))))
			(line__71(_arch 7 0 71(_assignment (_trgt(23))(_sens(1))(_mon))))
			(line__72(_arch 8 0 72(_assignment (_trgt(24))(_sens(1))(_mon))))
			(line__73(_arch 9 0 73(_assignment (_trgt(25))(_sens(1)(5(3)))(_mon)(_read(5)))))
			(line__74(_arch 10 0 74(_assignment (_trgt(26))(_sens(1)(6(1)))(_mon)(_read(6)))))
			(line__75(_arch 11 0 75(_assignment (_trgt(27))(_sens(6(1)))(_read(6)))))
			(line__101(_arch 12 0 101(_prcs (_trgt(1))(_sens(0))(_read(1)(4)))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (1 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 21 -1)
)
I 000052 55 9695          1495567907650 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 11))
	(_version vd0)
	(_time 1495567907651 2017.05.23 22:31:47)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code b1b7e4e5b9e7e5a6b4e1f7eae0b6b3b7e7b7b2b7b4)
	(_ent
		(_time 1495564402244)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -2 0 13(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 14(_array -1 ((_dto c 14 i 0)))))
				(_port (_int I0 4 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 15(_array -1 ((_dto c 15 i 0)))))
				(_port (_int I1 5 0 15(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 16(_array -1 ((_dto c 16 i 0)))))
				(_port (_int I2 6 0 16(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 17(_array -1 ((_dto c 17 i 0)))))
				(_port (_int I3 7 0 17(_ent (_in))))
				(_port (_int Selection 0 0 18(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 19(_array -1 ((_dto c 18 i 0)))))
				(_port (_int Output 8 0 19(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -2 0 24(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 25(_array -1 ((_dto c 19 i 0)))))
				(_port (_int I0 4 0 25(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 26(_array -1 ((_dto c 20 i 0)))))
				(_port (_int I1 5 0 26(_ent (_in))))
				(_port (_int Selection -1 0 27(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 28(_array -1 ((_dto c 21 i 0)))))
				(_port (_int Output 6 0 28(_ent (_out))))
			)
		)
	)
	(_inst M1 0 79(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 80(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 81(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 82(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemInput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M5 0 83(_comp Mux2)
		(_port
			((I0)(MemOutput))
			((I1)(MemLower))
			((Selection)(MemToReg))
			((Output)(MemToRegOut))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M6 0 84(_comp Mux4)
		(_port
			((I0)(ALUOutput))
			((I1)(MemToRegOut))
			((I2)(PCplus2))
			((I3)(ImmSh4))
			((Selection)(RegWriteSrc))
			((Output)(DataWrite))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M7 0 85(_comp Mux4)
		(_port
			((I0)(PCplus1))
			((I1)(PC_Imm6))
			((I2)(PC_Imm12))
			((I3)(Ra))
			((Selection)(PCSrc))
			((Output)(PCIn))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 87(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 91(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 94(_ent . Data_Memory Data_Mem)
		(_port
			((Address)(ALUOutput))
			((DataIn)(MemInput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
		)
	)
	(_inst RegFileBlock 0 97(_ent . Register_File MIPS_Registers)
		(_port
			((ReadAddress_1)(RInst(1)))
			((ReadAddress_2)(RInst(2)))
			((WriteAddress)(RegDstOutput))
			((WriteData)(DataWrite))
			((RegWrite)(RegWrite))
			((ReadData_1)(DataRead_1))
			((ReadData_2)(DataRead_2))
		)
	)
	(_inst ALUBlock 0 100(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_port (_int CLK -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~INTEGER~range~0~to~2**16-1~13 0 33(_scalar (_to i 0 i 65535))))
		(_sig (_int PC 1 0 33(_arch(_uni((i 0))))))
		(_sig (_int Ra -3 0 36(_arch(_uni))))
		(_sig (_int Instruction -3 0 39(_arch(_uni))))
		(_sig (_int RInst -4 0 40(_arch(_uni))))
		(_sig (_int IInst -5 0 41(_arch(_uni))))
		(_sig (_int JInst -6 0 42(_arch(_uni))))
		(_sig (_int ZeroFlag -1 0 45(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 46(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 2 0 46(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 2 0 46(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 2 0 46(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -1 0 47(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int MemRead -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -7 0 49(_arch(_uni))))
		(_sig (_int RsX4 -3 0 52(_arch(_uni))))
		(_sig (_int Imm6_16 -3 0 52(_arch(_uni))))
		(_sig (_int Imm12_16 -3 0 52(_arch(_uni))))
		(_sig (_int RtLower -3 0 52(_arch(_uni))))
		(_sig (_int MemLower -3 0 52(_arch(_uni))))
		(_sig (_int PCplus2 -3 0 52(_arch(_uni))))
		(_sig (_int PCplus1 -3 0 52(_arch(_uni))))
		(_sig (_int PC_Imm6 -3 0 52(_arch(_uni))))
		(_sig (_int PC_Imm12 -3 0 52(_arch(_uni))))
		(_sig (_int ImmSh4 -3 0 52(_arch(_uni))))
		(_sig (_int DataRead_1 -3 0 55(_arch(_uni))))
		(_sig (_int DataRead_2 -3 0 55(_arch(_uni))))
		(_sig (_int DataWrite -3 0 55(_arch(_uni))))
		(_sig (_int ALUOutput -3 0 55(_arch(_uni))))
		(_sig (_int MemOutput -3 0 55(_arch(_uni))))
		(_sig (_int MemInput -3 0 55(_arch(_uni))))
		(_sig (_int PCIn -3 0 55(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 3 0 58(_arch(_uni))))
		(_sig (_int ALUSrc1Output -3 0 59(_arch(_uni))))
		(_sig (_int ALUSrc2Output -3 0 59(_arch(_uni))))
		(_sig (_int MemToRegOut -3 0 59(_arch(_uni))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment (_trgt(4))(_sens(3))(_mon))))
			(line__63(_arch 1 0 63(_assignment (_trgt(5))(_sens(3))(_mon))))
			(line__64(_arch 2 0 64(_assignment (_trgt(6))(_sens(3))(_mon))))
			(line__67(_arch 3 0 67(_assignment (_trgt(19))(_sens(29)))))
			(line__68(_arch 4 0 68(_assignment (_trgt(20))(_sens(5(3)))(_read(5)))))
			(line__69(_arch 5 0 69(_assignment (_trgt(21))(_sens(6(1)))(_read(6)))))
			(line__70(_arch 6 0 70(_assignment (_trgt(22))(_sens(30(d_7_0))))))
			(line__71(_arch 7 0 71(_assignment (_trgt(23))(_sens(33(d_7_0))))))
			(line__72(_arch 8 0 72(_assignment (_trgt(24))(_sens(1))(_mon))))
			(line__73(_arch 9 0 73(_assignment (_trgt(25))(_sens(1))(_mon))))
			(line__74(_arch 10 0 74(_assignment (_trgt(26))(_sens(1)(5(3)))(_mon)(_read(5)))))
			(line__75(_arch 11 0 75(_assignment (_trgt(27))(_sens(1)(6(1)))(_mon)(_read(6)))))
			(line__76(_arch 12 0 76(_assignment (_trgt(28))(_sens(21)))))
			(line__102(_arch 13 0 102(_prcs (_trgt(1))(_sens(0))(_read(1)(4)))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (1 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 22 -1)
)
I 000052 55 9695          1495567948823 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 11))
	(_version vd0)
	(_time 1495567948824 2017.05.23 22:32:28)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code 85d2d38b89d3d19280d5c3ded4828783d383868380)
	(_ent
		(_time 1495564402244)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -2 0 13(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 14(_array -1 ((_dto c 14 i 0)))))
				(_port (_int I0 4 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 15(_array -1 ((_dto c 15 i 0)))))
				(_port (_int I1 5 0 15(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 16(_array -1 ((_dto c 16 i 0)))))
				(_port (_int I2 6 0 16(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 17(_array -1 ((_dto c 17 i 0)))))
				(_port (_int I3 7 0 17(_ent (_in))))
				(_port (_int Selection 0 0 18(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 19(_array -1 ((_dto c 18 i 0)))))
				(_port (_int Output 8 0 19(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -2 0 24(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 25(_array -1 ((_dto c 19 i 0)))))
				(_port (_int I0 4 0 25(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 26(_array -1 ((_dto c 20 i 0)))))
				(_port (_int I1 5 0 26(_ent (_in))))
				(_port (_int Selection -1 0 27(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 28(_array -1 ((_dto c 21 i 0)))))
				(_port (_int Output 6 0 28(_ent (_out))))
			)
		)
	)
	(_inst M1 0 79(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 80(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 81(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 82(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemInput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M5 0 83(_comp Mux2)
		(_port
			((I0)(MemOutput))
			((I1)(MemLower))
			((Selection)(MemToReg))
			((Output)(MemToRegOut))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M6 0 84(_comp Mux4)
		(_port
			((I0)(ALUOutput))
			((I1)(MemToRegOut))
			((I2)(PCplus2))
			((I3)(ImmSh4))
			((Selection)(RegWriteSrc))
			((Output)(DataWrite))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M7 0 85(_comp Mux4)
		(_port
			((I0)(PCplus1))
			((I1)(PC_Imm6))
			((I2)(PC_Imm12))
			((I3)(Ra))
			((Selection)(PCSrc))
			((Output)(PCIn))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 87(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 91(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 94(_ent . Data_Memory Data_Mem)
		(_port
			((Address)(ALUOutput))
			((DataIn)(MemInput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
		)
	)
	(_inst RegFileBlock 0 97(_ent . Register_File MIPS_Registers)
		(_port
			((ReadAddress_1)(RInst(1)))
			((ReadAddress_2)(RInst(2)))
			((WriteAddress)(RegDstOutput))
			((WriteData)(DataWrite))
			((RegWrite)(RegWrite))
			((ReadData_1)(DataRead_1))
			((ReadData_2)(DataRead_2))
		)
	)
	(_inst ALUBlock 0 100(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_port (_int CLK -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~INTEGER~range~0~to~2**16-1~13 0 33(_scalar (_to i 0 i 65535))))
		(_sig (_int PC 1 0 33(_arch(_uni((i 0))))))
		(_sig (_int Ra -3 0 36(_arch(_uni))))
		(_sig (_int Instruction -3 0 39(_arch(_uni))))
		(_sig (_int RInst -4 0 40(_arch(_uni))))
		(_sig (_int IInst -5 0 41(_arch(_uni))))
		(_sig (_int JInst -6 0 42(_arch(_uni))))
		(_sig (_int ZeroFlag -1 0 45(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 46(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 2 0 46(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 2 0 46(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 2 0 46(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -1 0 47(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int MemRead -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -1 0 48(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -7 0 49(_arch(_uni))))
		(_sig (_int RsX4 -3 0 52(_arch(_uni))))
		(_sig (_int Imm6_16 -3 0 52(_arch(_uni))))
		(_sig (_int Imm12_16 -3 0 52(_arch(_uni))))
		(_sig (_int RtLower -3 0 52(_arch(_uni))))
		(_sig (_int MemLower -3 0 52(_arch(_uni))))
		(_sig (_int PCplus2 -3 0 52(_arch(_uni))))
		(_sig (_int PCplus1 -3 0 52(_arch(_uni))))
		(_sig (_int PC_Imm6 -3 0 52(_arch(_uni))))
		(_sig (_int PC_Imm12 -3 0 52(_arch(_uni))))
		(_sig (_int ImmSh4 -3 0 52(_arch(_uni))))
		(_sig (_int DataRead_1 -3 0 55(_arch(_uni))))
		(_sig (_int DataRead_2 -3 0 55(_arch(_uni))))
		(_sig (_int DataWrite -3 0 55(_arch(_uni))))
		(_sig (_int ALUOutput -3 0 55(_arch(_uni))))
		(_sig (_int MemOutput -3 0 55(_arch(_uni))))
		(_sig (_int MemInput -3 0 55(_arch(_uni))))
		(_sig (_int PCIn -3 0 55(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 3 0 58(_arch(_uni))))
		(_sig (_int ALUSrc1Output -3 0 59(_arch(_uni))))
		(_sig (_int ALUSrc2Output -3 0 59(_arch(_uni))))
		(_sig (_int MemToRegOut -3 0 59(_arch(_uni))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment (_trgt(4))(_sens(3))(_mon))))
			(line__63(_arch 1 0 63(_assignment (_trgt(5))(_sens(3))(_mon))))
			(line__64(_arch 2 0 64(_assignment (_trgt(6))(_sens(3))(_mon))))
			(line__67(_arch 3 0 67(_assignment (_trgt(19))(_sens(29)))))
			(line__68(_arch 4 0 68(_assignment (_trgt(20))(_sens(5(3)))(_read(5)))))
			(line__69(_arch 5 0 69(_assignment (_trgt(21))(_sens(6(1)))(_read(6)))))
			(line__70(_arch 6 0 70(_assignment (_trgt(22))(_sens(30(d_7_0))))))
			(line__71(_arch 7 0 71(_assignment (_trgt(23))(_sens(33(d_7_0))))))
			(line__72(_arch 8 0 72(_assignment (_trgt(24))(_sens(1))(_mon))))
			(line__73(_arch 9 0 73(_assignment (_trgt(25))(_sens(1))(_mon))))
			(line__74(_arch 10 0 74(_assignment (_trgt(26))(_sens(1)(5(3)))(_mon)(_read(5)))))
			(line__75(_arch 11 0 75(_assignment (_trgt(27))(_sens(1)(6(1)))(_mon)(_read(6)))))
			(line__76(_arch 12 0 76(_assignment (_trgt(28))(_sens(21)))))
			(line__102(_arch 13 0 102(_prcs (_trgt(1))(_sens(0))(_read(1)(4)))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (1 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 22 -1)
)
I 000049 55 803           1495568226886 Inst_Mem
(_unit VHDL (instruction_memory 0 6(inst_mem 0 11))
	(_version vd0)
	(_time 1495568226887 2017.05.23 22:37:06)
	(_source (\./../src/Instruction_Memory.vhd\))
	(_parameters tan)
	(_code b4e7bde0e5e2e3a3b0e6a6efe0b2b7b3b0b2bdb2e2)
	(_ent
		(_time 1495565992909)
	)
	(_object
		(_port (_int Address -1 0 7(_ent(_in))))
		(_port (_int Instruction -2 0 8(_ent(_out))))
		(_sig (_int Instructions -3 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment (_trgt(1))(_sens(2)(0)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (1 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.MEM_INST (1 MEM_INST)))
	)
	(_use (std(standard))(.(MIPS_Types))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Inst_Mem 1 -1)
)
I 000055 55 1543          1495568297901 MIPS_Registers
(_unit VHDL (register_file 0 6(mips_registers 0 13))
	(_version vd0)
	(_time 1495568297902 2017.05.23 22:38:17)
	(_source (\./../src/Register_File.vhd\))
	(_parameters tan)
	(_code 1b4a1f1c4c4c480d131808404e1d1e1c191e4d1d1d)
	(_ent
		(_time 1495568297899)
	)
	(_object
		(_port (_int ReadAddress_1 -1 0 7(_ent(_in))))
		(_port (_int ReadAddress_2 -1 0 7(_ent(_in))))
		(_port (_int WriteAddress -1 0 7(_ent(_in))))
		(_port (_int WriteData -2 0 8(_ent(_in))))
		(_port (_int RegWrite -3 0 8(_ent(_in))))
		(_port (_int ReadData_1 -2 0 9(_ent(_out))))
		(_port (_int ReadData_2 -2 0 9(_ent(_out))))
		(_port (_int Registers -4 0 10(_ent(_out))))
		(_sig (_int Regs -4 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(8(0))))))
			(line__17(_arch 1 0 17(_assignment (_trgt(5))(_sens(8)(0))(_mon))))
			(line__18(_arch 2 0 18(_assignment (_trgt(6))(_sens(8)(1))(_mon))))
			(line__19(_arch 3 0 19(_assignment (_trgt(8))(_sens(2)(3)(4))(_mon))))
		)
		(_type (_ext ~extmips_16.MIPS_Types.REG_ADDRESS (0 REG_ADDRESS)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (0 WORD)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (0 REG_FILE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (.(MIPS_Types))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
		(131586)
	)
	(_model . MIPS_Registers 4 -1)
)
I 000055 55 1633          1495568307167 MIPS_Registers
(_unit VHDL (register_file 0 6(mips_registers 0 13))
	(_version vd0)
	(_time 1495568307168 2017.05.23 22:38:27)
	(_source (\./../src/Register_File.vhd\))
	(_parameters tan)
	(_code 4d4b1e4f1c1a1e5b454e5e16184b484a4f481b4b4b)
	(_ent
		(_time 1495568297898)
	)
	(_object
		(_port (_int ReadAddress_1 -1 0 7(_ent(_in))))
		(_port (_int ReadAddress_2 -1 0 7(_ent(_in))))
		(_port (_int WriteAddress -1 0 7(_ent(_in))))
		(_port (_int WriteData -2 0 8(_ent(_in))))
		(_port (_int RegWrite -3 0 8(_ent(_in))))
		(_port (_int ReadData_1 -2 0 9(_ent(_out))))
		(_port (_int ReadData_2 -2 0 9(_ent(_out))))
		(_port (_int Registers -4 0 10(_ent(_out))))
		(_sig (_int Regs -4 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(8(0))))))
			(line__17(_arch 1 0 17(_assignment (_trgt(5))(_sens(8)(0))(_mon))))
			(line__18(_arch 2 0 18(_assignment (_trgt(6))(_sens(8)(1))(_mon))))
			(line__19(_arch 3 0 19(_assignment (_trgt(8))(_sens(2)(3)(4))(_mon))))
			(line__20(_arch 4 0 20(_assignment (_alias((Registers)(Regs)))(_trgt(7))(_sens(8)))))
		)
		(_type (_ext ~extmips_16.MIPS_Types.REG_ADDRESS (0 REG_ADDRESS)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (0 WORD)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (0 REG_FILE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (.(MIPS_Types))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
		(131586)
	)
	(_model . MIPS_Registers 5 -1)
)
I 000052 55 9807          1495568337571 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 11))
	(_version vd0)
	(_time 1495568337572 2017.05.23 22:38:57)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code 131c46141945470417175548421411154515101516)
	(_ent
		(_time 1495564402244)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -2 0 13(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 14(_array -1 ((_dto c 14 i 0)))))
				(_port (_int I0 4 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 15(_array -1 ((_dto c 15 i 0)))))
				(_port (_int I1 5 0 15(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 16(_array -1 ((_dto c 16 i 0)))))
				(_port (_int I2 6 0 16(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 17(_array -1 ((_dto c 17 i 0)))))
				(_port (_int I3 7 0 17(_ent (_in))))
				(_port (_int Selection 0 0 18(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 19(_array -1 ((_dto c 18 i 0)))))
				(_port (_int Output 8 0 19(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -2 0 24(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 25(_array -1 ((_dto c 19 i 0)))))
				(_port (_int I0 4 0 25(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 26(_array -1 ((_dto c 20 i 0)))))
				(_port (_int I1 5 0 26(_ent (_in))))
				(_port (_int Selection -1 0 27(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 28(_array -1 ((_dto c 21 i 0)))))
				(_port (_int Output 6 0 28(_ent (_out))))
			)
		)
	)
	(_inst M1 0 82(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 83(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 84(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 85(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemInput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M5 0 86(_comp Mux2)
		(_port
			((I0)(MemOutput))
			((I1)(MemLower))
			((Selection)(MemToReg))
			((Output)(MemToRegOut))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M6 0 87(_comp Mux4)
		(_port
			((I0)(ALUOutput))
			((I1)(MemToRegOut))
			((I2)(PCplus2))
			((I3)(ImmSh4))
			((Selection)(RegWriteSrc))
			((Output)(DataWrite))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M7 0 88(_comp Mux4)
		(_port
			((I0)(PCplus1))
			((I1)(PC_Imm6))
			((I2)(PC_Imm12))
			((I3)(Ra))
			((Selection)(PCSrc))
			((Output)(PCIn))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 90(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 94(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 97(_ent . Data_Memory Data_Mem)
		(_port
			((Address)(ALUOutput))
			((DataIn)(MemInput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
		)
	)
	(_inst RegFileBlock 0 100(_ent . Register_File MIPS_Registers)
		(_port
			((ReadAddress_1)(RInst(1)))
			((ReadAddress_2)(RInst(2)))
			((WriteAddress)(RegDstOutput))
			((WriteData)(DataWrite))
			((RegWrite)(RegWrite))
			((ReadData_1)(DataRead_1))
			((ReadData_2)(DataRead_2))
		)
	)
	(_inst ALUBlock 0 103(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_port (_int CLK -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~INTEGER~range~0~to~2**16-1~13 0 33(_scalar (_to i 0 i 65535))))
		(_sig (_int PC 1 0 33(_arch(_uni((i 0))))))
		(_sig (_int Ra -3 0 36(_arch(_uni))))
		(_sig (_int Registers -4 0 39(_arch(_uni))))
		(_sig (_int Instruction -3 0 42(_arch(_uni))))
		(_sig (_int RInst -5 0 43(_arch(_uni))))
		(_sig (_int IInst -6 0 44(_arch(_uni))))
		(_sig (_int JInst -7 0 45(_arch(_uni))))
		(_sig (_int ZeroFlag -1 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 49(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 2 0 49(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 2 0 49(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 2 0 49(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -1 0 50(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -1 0 51(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -1 0 51(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -1 0 51(_arch(_uni((i 2))))))
		(_sig (_int MemRead -1 0 51(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -1 0 51(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -1 0 51(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -8 0 52(_arch(_uni))))
		(_sig (_int RsX4 -3 0 55(_arch(_uni))))
		(_sig (_int Imm6_16 -3 0 55(_arch(_uni))))
		(_sig (_int Imm12_16 -3 0 55(_arch(_uni))))
		(_sig (_int RtLower -3 0 55(_arch(_uni))))
		(_sig (_int MemLower -3 0 55(_arch(_uni))))
		(_sig (_int PCplus2 -3 0 55(_arch(_uni))))
		(_sig (_int PCplus1 -3 0 55(_arch(_uni))))
		(_sig (_int PC_Imm6 -3 0 55(_arch(_uni))))
		(_sig (_int PC_Imm12 -3 0 55(_arch(_uni))))
		(_sig (_int ImmSh4 -3 0 55(_arch(_uni))))
		(_sig (_int DataRead_1 -3 0 58(_arch(_uni))))
		(_sig (_int DataRead_2 -3 0 58(_arch(_uni))))
		(_sig (_int DataWrite -3 0 58(_arch(_uni))))
		(_sig (_int ALUOutput -3 0 58(_arch(_uni))))
		(_sig (_int MemOutput -3 0 58(_arch(_uni))))
		(_sig (_int MemInput -3 0 58(_arch(_uni))))
		(_sig (_int PCIn -3 0 58(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 61(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 3 0 61(_arch(_uni))))
		(_sig (_int ALUSrc1Output -3 0 62(_arch(_uni))))
		(_sig (_int ALUSrc2Output -3 0 62(_arch(_uni))))
		(_sig (_int MemToRegOut -3 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment (_trgt(5))(_sens(4))(_mon))))
			(line__66(_arch 1 0 66(_assignment (_trgt(6))(_sens(4))(_mon))))
			(line__67(_arch 2 0 67(_assignment (_trgt(7))(_sens(4))(_mon))))
			(line__70(_arch 3 0 70(_assignment (_trgt(20))(_sens(30)))))
			(line__71(_arch 4 0 71(_assignment (_trgt(21))(_sens(6(3)))(_read(6)))))
			(line__72(_arch 5 0 72(_assignment (_trgt(22))(_sens(7(1)))(_read(7)))))
			(line__73(_arch 6 0 73(_assignment (_trgt(23))(_sens(31(d_7_0))))))
			(line__74(_arch 7 0 74(_assignment (_trgt(24))(_sens(34(d_7_0))))))
			(line__75(_arch 8 0 75(_assignment (_trgt(25))(_sens(1))(_mon))))
			(line__76(_arch 9 0 76(_assignment (_trgt(26))(_sens(1))(_mon))))
			(line__77(_arch 10 0 77(_assignment (_trgt(27))(_sens(1)(6(3)))(_mon)(_read(6)))))
			(line__78(_arch 11 0 78(_assignment (_trgt(28))(_sens(1)(7(1)))(_mon)(_read(7)))))
			(line__79(_arch 12 0 79(_assignment (_trgt(29))(_sens(22)))))
			(line__105(_arch 13 0 105(_prcs (_trgt(1))(_sens(0))(_read(1)(5)))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (2 REG_FILE)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (1 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 22 -1)
)
I 000052 55 9836          1495568349230 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 11))
	(_version vd0)
	(_time 1495568349231 2017.05.23 22:39:09)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code 9bcf9a94c0cdcf8c9f9fddc0ca9c999dcd9d989d9e)
	(_ent
		(_time 1495564402244)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -2 0 13(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 14(_array -1 ((_dto c 14 i 0)))))
				(_port (_int I0 4 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 15(_array -1 ((_dto c 15 i 0)))))
				(_port (_int I1 5 0 15(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 16(_array -1 ((_dto c 16 i 0)))))
				(_port (_int I2 6 0 16(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 17(_array -1 ((_dto c 17 i 0)))))
				(_port (_int I3 7 0 17(_ent (_in))))
				(_port (_int Selection 0 0 18(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 19(_array -1 ((_dto c 18 i 0)))))
				(_port (_int Output 8 0 19(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -2 0 24(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 25(_array -1 ((_dto c 19 i 0)))))
				(_port (_int I0 4 0 25(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 26(_array -1 ((_dto c 20 i 0)))))
				(_port (_int I1 5 0 26(_ent (_in))))
				(_port (_int Selection -1 0 27(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 28(_array -1 ((_dto c 21 i 0)))))
				(_port (_int Output 6 0 28(_ent (_out))))
			)
		)
	)
	(_inst M1 0 82(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 83(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 84(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 85(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemInput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M5 0 86(_comp Mux2)
		(_port
			((I0)(MemOutput))
			((I1)(MemLower))
			((Selection)(MemToReg))
			((Output)(MemToRegOut))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M6 0 87(_comp Mux4)
		(_port
			((I0)(ALUOutput))
			((I1)(MemToRegOut))
			((I2)(PCplus2))
			((I3)(ImmSh4))
			((Selection)(RegWriteSrc))
			((Output)(DataWrite))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M7 0 88(_comp Mux4)
		(_port
			((I0)(PCplus1))
			((I1)(PC_Imm6))
			((I2)(PC_Imm12))
			((I3)(Ra))
			((Selection)(PCSrc))
			((Output)(PCIn))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 90(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 94(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 97(_ent . Data_Memory Data_Mem)
		(_port
			((Address)(ALUOutput))
			((DataIn)(MemInput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
		)
	)
	(_inst RegFileBlock 0 100(_ent . Register_File MIPS_Registers)
		(_port
			((ReadAddress_1)(RInst(1)))
			((ReadAddress_2)(RInst(2)))
			((WriteAddress)(RegDstOutput))
			((WriteData)(DataWrite))
			((RegWrite)(RegWrite))
			((ReadData_1)(DataRead_1))
			((ReadData_2)(DataRead_2))
			((Registers)(Registers))
		)
	)
	(_inst ALUBlock 0 103(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_port (_int CLK -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~INTEGER~range~0~to~2**16-1~13 0 33(_scalar (_to i 0 i 65535))))
		(_sig (_int PC 1 0 33(_arch(_uni((i 0))))))
		(_sig (_int Ra -3 0 36(_arch(_uni))))
		(_sig (_int Registers -4 0 39(_arch(_uni))))
		(_sig (_int Instruction -3 0 42(_arch(_uni))))
		(_sig (_int RInst -5 0 43(_arch(_uni))))
		(_sig (_int IInst -6 0 44(_arch(_uni))))
		(_sig (_int JInst -7 0 45(_arch(_uni))))
		(_sig (_int ZeroFlag -1 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 49(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 2 0 49(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 2 0 49(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 2 0 49(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -1 0 50(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -1 0 51(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -1 0 51(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -1 0 51(_arch(_uni((i 2))))))
		(_sig (_int MemRead -1 0 51(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -1 0 51(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -1 0 51(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -8 0 52(_arch(_uni))))
		(_sig (_int RsX4 -3 0 55(_arch(_uni))))
		(_sig (_int Imm6_16 -3 0 55(_arch(_uni))))
		(_sig (_int Imm12_16 -3 0 55(_arch(_uni))))
		(_sig (_int RtLower -3 0 55(_arch(_uni))))
		(_sig (_int MemLower -3 0 55(_arch(_uni))))
		(_sig (_int PCplus2 -3 0 55(_arch(_uni))))
		(_sig (_int PCplus1 -3 0 55(_arch(_uni))))
		(_sig (_int PC_Imm6 -3 0 55(_arch(_uni))))
		(_sig (_int PC_Imm12 -3 0 55(_arch(_uni))))
		(_sig (_int ImmSh4 -3 0 55(_arch(_uni))))
		(_sig (_int DataRead_1 -3 0 58(_arch(_uni))))
		(_sig (_int DataRead_2 -3 0 58(_arch(_uni))))
		(_sig (_int DataWrite -3 0 58(_arch(_uni))))
		(_sig (_int ALUOutput -3 0 58(_arch(_uni))))
		(_sig (_int MemOutput -3 0 58(_arch(_uni))))
		(_sig (_int MemInput -3 0 58(_arch(_uni))))
		(_sig (_int PCIn -3 0 58(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 61(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 3 0 61(_arch(_uni))))
		(_sig (_int ALUSrc1Output -3 0 62(_arch(_uni))))
		(_sig (_int ALUSrc2Output -3 0 62(_arch(_uni))))
		(_sig (_int MemToRegOut -3 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment (_trgt(5))(_sens(4))(_mon))))
			(line__66(_arch 1 0 66(_assignment (_trgt(6))(_sens(4))(_mon))))
			(line__67(_arch 2 0 67(_assignment (_trgt(7))(_sens(4))(_mon))))
			(line__70(_arch 3 0 70(_assignment (_trgt(20))(_sens(30)))))
			(line__71(_arch 4 0 71(_assignment (_trgt(21))(_sens(6(3)))(_read(6)))))
			(line__72(_arch 5 0 72(_assignment (_trgt(22))(_sens(7(1)))(_read(7)))))
			(line__73(_arch 6 0 73(_assignment (_trgt(23))(_sens(31(d_7_0))))))
			(line__74(_arch 7 0 74(_assignment (_trgt(24))(_sens(34(d_7_0))))))
			(line__75(_arch 8 0 75(_assignment (_trgt(25))(_sens(1))(_mon))))
			(line__76(_arch 9 0 76(_assignment (_trgt(26))(_sens(1))(_mon))))
			(line__77(_arch 10 0 77(_assignment (_trgt(27))(_sens(1)(6(3)))(_mon)(_read(6)))))
			(line__78(_arch 11 0 78(_assignment (_trgt(28))(_sens(1)(7(1)))(_mon)(_read(7)))))
			(line__79(_arch 12 0 79(_assignment (_trgt(29))(_sens(22)))))
			(line__105(_arch 13 0 105(_prcs (_trgt(1))(_sens(0))(_read(1)(5)))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (2 REG_FILE)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (1 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 22 -1)
)
I 000052 55 9836          1495568356523 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 11))
	(_version vd0)
	(_time 1495568356524 2017.05.23 22:39:16)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code 1c4e1a1b464a480b18185a474d1b1e1a4a1a1f1a19)
	(_ent
		(_time 1495564402244)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -2 0 13(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 14(_array -1 ((_dto c 14 i 0)))))
				(_port (_int I0 4 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 15(_array -1 ((_dto c 15 i 0)))))
				(_port (_int I1 5 0 15(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 16(_array -1 ((_dto c 16 i 0)))))
				(_port (_int I2 6 0 16(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 17(_array -1 ((_dto c 17 i 0)))))
				(_port (_int I3 7 0 17(_ent (_in))))
				(_port (_int Selection 0 0 18(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 19(_array -1 ((_dto c 18 i 0)))))
				(_port (_int Output 8 0 19(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -2 0 24(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 25(_array -1 ((_dto c 19 i 0)))))
				(_port (_int I0 4 0 25(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 26(_array -1 ((_dto c 20 i 0)))))
				(_port (_int I1 5 0 26(_ent (_in))))
				(_port (_int Selection -1 0 27(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 28(_array -1 ((_dto c 21 i 0)))))
				(_port (_int Output 6 0 28(_ent (_out))))
			)
		)
	)
	(_inst M1 0 82(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 83(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 84(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 85(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemInput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M5 0 86(_comp Mux2)
		(_port
			((I0)(MemOutput))
			((I1)(MemLower))
			((Selection)(MemToReg))
			((Output)(MemToRegOut))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M6 0 87(_comp Mux4)
		(_port
			((I0)(ALUOutput))
			((I1)(MemToRegOut))
			((I2)(PCplus2))
			((I3)(ImmSh4))
			((Selection)(RegWriteSrc))
			((Output)(DataWrite))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M7 0 88(_comp Mux4)
		(_port
			((I0)(PCplus1))
			((I1)(PC_Imm6))
			((I2)(PC_Imm12))
			((I3)(Ra))
			((Selection)(PCSrc))
			((Output)(PCIn))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 90(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 94(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 97(_ent . Data_Memory Data_Mem)
		(_port
			((Address)(ALUOutput))
			((DataIn)(MemInput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
		)
	)
	(_inst RegFileBlock 0 100(_ent . Register_File MIPS_Registers)
		(_port
			((ReadAddress_1)(RInst(1)))
			((ReadAddress_2)(RInst(2)))
			((WriteAddress)(RegDstOutput))
			((WriteData)(DataWrite))
			((RegWrite)(RegWrite))
			((ReadData_1)(DataRead_1))
			((ReadData_2)(DataRead_2))
			((Registers)(Registers))
		)
	)
	(_inst ALUBlock 0 103(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_port (_int CLK -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~INTEGER~range~0~to~2**16-1~13 0 33(_scalar (_to i 0 i 65535))))
		(_sig (_int PC 1 0 33(_arch(_uni((i 0))))))
		(_sig (_int Ra -3 0 36(_arch(_uni))))
		(_sig (_int Registers -4 0 39(_arch(_uni))))
		(_sig (_int Instruction -3 0 42(_arch(_uni))))
		(_sig (_int RInst -5 0 43(_arch(_uni))))
		(_sig (_int IInst -6 0 44(_arch(_uni))))
		(_sig (_int JInst -7 0 45(_arch(_uni))))
		(_sig (_int ZeroFlag -1 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 49(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 2 0 49(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 2 0 49(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 2 0 49(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -1 0 50(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -1 0 51(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -1 0 51(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -1 0 51(_arch(_uni((i 2))))))
		(_sig (_int MemRead -1 0 51(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -1 0 51(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -1 0 51(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -8 0 52(_arch(_uni))))
		(_sig (_int RsX4 -3 0 55(_arch(_uni))))
		(_sig (_int Imm6_16 -3 0 55(_arch(_uni))))
		(_sig (_int Imm12_16 -3 0 55(_arch(_uni))))
		(_sig (_int RtLower -3 0 55(_arch(_uni))))
		(_sig (_int MemLower -3 0 55(_arch(_uni))))
		(_sig (_int PCplus2 -3 0 55(_arch(_uni))))
		(_sig (_int PCplus1 -3 0 55(_arch(_uni))))
		(_sig (_int PC_Imm6 -3 0 55(_arch(_uni))))
		(_sig (_int PC_Imm12 -3 0 55(_arch(_uni))))
		(_sig (_int ImmSh4 -3 0 55(_arch(_uni))))
		(_sig (_int DataRead_1 -3 0 58(_arch(_uni))))
		(_sig (_int DataRead_2 -3 0 58(_arch(_uni))))
		(_sig (_int DataWrite -3 0 58(_arch(_uni))))
		(_sig (_int ALUOutput -3 0 58(_arch(_uni))))
		(_sig (_int MemOutput -3 0 58(_arch(_uni))))
		(_sig (_int MemInput -3 0 58(_arch(_uni))))
		(_sig (_int PCIn -3 0 58(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 61(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 3 0 61(_arch(_uni))))
		(_sig (_int ALUSrc1Output -3 0 62(_arch(_uni))))
		(_sig (_int ALUSrc2Output -3 0 62(_arch(_uni))))
		(_sig (_int MemToRegOut -3 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment (_trgt(5))(_sens(4))(_mon))))
			(line__66(_arch 1 0 66(_assignment (_trgt(6))(_sens(4))(_mon))))
			(line__67(_arch 2 0 67(_assignment (_trgt(7))(_sens(4))(_mon))))
			(line__70(_arch 3 0 70(_assignment (_trgt(20))(_sens(30)))))
			(line__71(_arch 4 0 71(_assignment (_trgt(21))(_sens(6(3)))(_read(6)))))
			(line__72(_arch 5 0 72(_assignment (_trgt(22))(_sens(7(1)))(_read(7)))))
			(line__73(_arch 6 0 73(_assignment (_trgt(23))(_sens(31(d_7_0))))))
			(line__74(_arch 7 0 74(_assignment (_trgt(24))(_sens(34(d_7_0))))))
			(line__75(_arch 8 0 75(_assignment (_trgt(25))(_sens(1))(_mon))))
			(line__76(_arch 9 0 76(_assignment (_trgt(26))(_sens(1))(_mon))))
			(line__77(_arch 10 0 77(_assignment (_trgt(27))(_sens(1)(6(3)))(_mon)(_read(6)))))
			(line__78(_arch 11 0 78(_assignment (_trgt(28))(_sens(1)(7(1)))(_mon)(_read(7)))))
			(line__79(_arch 12 0 79(_assignment (_trgt(29))(_sens(22)))))
			(line__105(_arch 13 0 105(_prcs (_trgt(1))(_sens(0))(_read(1)(5)))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (2 REG_FILE)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (1 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 22 -1)
)
I 000049 55 803           1495568434026 Inst_Mem
(_unit VHDL (instruction_memory 0 6(inst_mem 0 11))
	(_version vd0)
	(_time 1495568434027 2017.05.23 22:40:34)
	(_source (\./../src/Instruction_Memory.vhd\))
	(_parameters tan)
	(_code d8ded88a858e8fcfdc8aca838cdedbdfdcded1de8e)
	(_ent
		(_time 1495565992909)
	)
	(_object
		(_port (_int Address -1 0 7(_ent(_in))))
		(_port (_int Instruction -2 0 8(_ent(_out))))
		(_sig (_int Instructions -3 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment (_trgt(1))(_sens(2)(0)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (1 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.MEM_INST (1 MEM_INST)))
	)
	(_use (std(standard))(.(MIPS_Types))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Inst_Mem 1 -1)
)
I 000049 55 915           1495568471742 Inst_Mem
(_unit VHDL (instruction_memory 0 6(inst_mem 0 11))
	(_version vd0)
	(_time 1495568471743 2017.05.23 22:41:11)
	(_source (\./../src/Instruction_Memory.vhd\))
	(_parameters tan)
	(_code 2f20722b2c7978382b7e3d747b292c282b29262979)
	(_ent
		(_time 1495565992909)
	)
	(_object
		(_port (_int Address -1 0 7(_ent(_in))))
		(_port (_int Instruction -2 0 8(_ent(_out))))
		(_sig (_int Instructions -3 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment (_trgt(2(0))))))
			(line__15(_arch 1 0 15(_assignment (_trgt(1))(_sens(2)(0)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (1 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.MEM_INST (1 MEM_INST)))
	)
	(_use (std(standard))(.(MIPS_Types))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
	)
	(_model . Inst_Mem 2 -1)
)
I 000049 55 1386          1495568479823 Data_Mem
(_unit VHDL (data_memory 0 6(data_mem 0 12))
	(_version vd0)
	(_time 1495568479824 2017.05.23 22:41:19)
	(_source (\./../src/Data_Memory.vhd\))
	(_parameters tan)
	(_code bde9eae9e8ebedabbdbbfbe7b8bbb8bbe9bbebbabf)
	(_ent
		(_time 1495541518452)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Address 0 0 7(_ent(_in))))
		(_port (_int DataIn -2 0 8(_ent(_in))))
		(_port (_int MemRead -1 0 8(_ent(_in))))
		(_port (_int MemWrite -1 0 8(_ent(_in))))
		(_port (_int DataOut -2 0 9(_ent(_out))))
		(_sig (_int Data -3 0 13(_arch(_uni))))
		(_sig (_int DataWord -2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(6))(_sens(5)(0))(_mon))))
			(line__17(_arch 1 0 17(_assignment (_trgt(4))(_sens(6)(2)))))
			(line__18(_arch 2 0 18(_assignment (_trgt(5))(_sens(0)(1(d_15_8))(3))(_mon))))
			(line__19(_arch 3 0 19(_assignment (_trgt(5))(_sens(0)(1(d_7_0))(3))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (1 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.MEM_DATA (1 MEM_DATA)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (5)
	)
	(_use (ieee(std_logic_1164))(.(MIPS_Types))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Data_Mem 4 -1)
)
V 000042 55 1794 1495563078510 mips_types
(_unit VHDL (mips_types 0 5(mips_types 0 43))
	(_version vd0)
	(_time 1495568480821 2017.05.23 22:41:20)
	(_source (\./../src/MIPS_Types.vhd\))
	(_parameters tan)
	(_code a5f0f1f2a9f3f1b2a3a1e3fef0a2aca2a5a3a0a2a6)
	(_ent
		(_time 1495563078510)
	)
	(_object
		(_type (_int BYTE 0 6(_array -1 ((_dto i 7 i 0)))))
		(_type (_int WORD 0 7(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REG_ADDRESS 0 8(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ALU_OP 0 10(_enum1 and_op add_op addu_op sub_op cas_op shl_op shr_op undefined (_to i 0 i 7))))
		(_type (_int INST_OP 0 11(_enum1 zero andi addi slti lw llb sw slb lws beq bne j jal jalr lui terminate (_to i 0 i 15))))
		(_type (_int MEM_INST 0 13(_array 1 ((_to i 0 i 65535)))))
		(_type (_int MEM_DATA 0 14(_array 0 ((_to i 0 i 65535)))))
		(_type (_int REG_FILE 0 15(_array 1 ((_to i 0 i 7)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~15 0 22(_array -1 ((_dto i 2 i 0)))))
		(_type (_int RTYPE_INSTRUCTION 0 17(_record (OPCODE 4)(Rs 2)(Rt 2)(Rd 2)(FUNC 8))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~15 0 29(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ITYPE_INSTRUCTION 0 25(_record (OPCODE 4)(Rs 2)(Rt 2)(Immediate 10))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~15 0 34(_array -1 ((_dto i 11 i 0)))))
		(_type (_int JTYPE_INSTRUCTION 0 32(_record (OPCODE 4)(Immediate 12))))
		(_subprogram
			(_int MAX 0 0 44(_ent(_func)))
			(_int RConv 1 0 53(_ent(_func 9)))
			(_int IConv 2 0 64(_ent(_func 11)))
			(_int JConv 3 0 74(_ent(_func 13)))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . MIPS_Types 4 -1)
)
I 000049 55 1596          1495568481776 ALU_MIPS
(_unit VHDL (alu 0 7(alu_mips 0 14))
	(_version vd0)
	(_time 1495568481777 2017.05.23 22:41:21)
	(_source (\./../src/ALU_16.vhd\))
	(_parameters tan)
	(_code 5e0b5b5d58080f485e091d050a585f580d595b585f)
	(_ent
		(_time 1495551677525)
	)
	(_object
		(_gen (_int n -1 0 8 \16\ (_ent gms((i 16)))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 9(_array -2 ((_dto c 2 i 0)))))
		(_port (_int A 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9(_array -2 ((_dto c 3 i 0)))))
		(_port (_int B 1 0 9(_ent(_in))))
		(_port (_int Operation -3 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 11(_array -2 ((_dto c 4 i 0)))))
		(_port (_int C 2 0 11(_ent(_out))))
		(_port (_int ZeroFlag -2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(3))(_sens(0)(1)(2))(_mon))))
			(line__26(_arch 1 0 26(_assignment (_trgt(4))(_sens(0)(1)))))
		)
		(_subprogram
			(_ext MAX (2 0))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (0 BIT_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_MIPS 5 -1)
)
I 000055 55 1633          1495568482823 MIPS_Registers
(_unit VHDL (register_file 0 6(mips_registers 0 13))
	(_version vd0)
	(_time 1495568482824 2017.05.23 22:41:22)
	(_source (\./../src/Register_File.vhd\))
	(_parameters tan)
	(_code 75217f74752226637d76662e207370727770237373)
	(_ent
		(_time 1495568297898)
	)
	(_object
		(_port (_int ReadAddress_1 -1 0 7(_ent(_in))))
		(_port (_int ReadAddress_2 -1 0 7(_ent(_in))))
		(_port (_int WriteAddress -1 0 7(_ent(_in))))
		(_port (_int WriteData -2 0 8(_ent(_in))))
		(_port (_int RegWrite -3 0 8(_ent(_in))))
		(_port (_int ReadData_1 -2 0 9(_ent(_out))))
		(_port (_int ReadData_2 -2 0 9(_ent(_out))))
		(_port (_int Registers -4 0 10(_ent(_out))))
		(_sig (_int Regs -4 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(8(0))))))
			(line__17(_arch 1 0 17(_assignment (_trgt(5))(_sens(8)(0))(_mon))))
			(line__18(_arch 2 0 18(_assignment (_trgt(6))(_sens(8)(1))(_mon))))
			(line__19(_arch 3 0 19(_assignment (_trgt(8))(_sens(2)(3)(4))(_mon))))
			(line__20(_arch 4 0 20(_assignment (_alias((Registers)(Regs)))(_trgt(7))(_sens(8)))))
		)
		(_type (_ext ~extmips_16.MIPS_Types.REG_ADDRESS (0 REG_ADDRESS)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (0 WORD)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (0 REG_FILE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (.(MIPS_Types))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
		(131586)
	)
	(_model . MIPS_Registers 5 -1)
)
I 000053 55 2324          1495568483901 MIPS_Control
(_unit VHDL (control_unit 0 22(mips_control 0 31))
	(_version vd0)
	(_time 1495568483902 2017.05.23 22:41:23)
	(_source (\./../src/Control_Unit.vhd\))
	(_parameters tan)
	(_code abfefbfcaffcaabcabafb9f1acadf8aefdacaeadfe)
	(_ent
		(_time 1495551592774)
	)
	(_object
		(_port (_int Opcode -1 0 23(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -2 ((_dto i 2 i 0)))))
		(_port (_int FuncField 0 0 23(_ent(_in))))
		(_port (_int ZeroFlag -2 0 24(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 25(_array -2 ((_dto i 1 i 0)))))
		(_port (_int RegDst 1 0 25(_ent(_out(_string \"00"\)))))
		(_port (_int RegWriteSrc 1 0 25(_ent(_out(_string \"00"\)))))
		(_port (_int PCSrc 1 0 25(_ent(_out(_string \"00"\)))))
		(_port (_int RegWrite -2 0 26(_ent(_out((i 3))))))
		(_port (_int ALUSrc1 -2 0 27(_ent(_out((i 2))))))
		(_port (_int ALUSrc2 -2 0 27(_ent(_out((i 2))))))
		(_port (_int MemWrite -2 0 27(_ent(_out((i 2))))))
		(_port (_int MemRead -2 0 27(_ent(_out((i 2))))))
		(_port (_int MemToReg -2 0 27(_ent(_out((i 2))))))
		(_port (_int MemSrc -2 0 27(_ent(_out((i 2))))))
		(_port (_int ALUOP -3 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment (_trgt(3))(_sens(0)))))
			(line__38(_arch 1 0 38(_assignment (_trgt(4))(_sens(0)))))
			(line__43(_arch 2 0 43(_assignment (_trgt(6))(_sens(0)))))
			(line__47(_arch 3 0 47(_assignment (_trgt(7))(_sens(0)))))
			(line__48(_arch 4 0 48(_assignment (_trgt(8))(_sens(0)))))
			(line__50(_arch 5 0 50(_assignment (_trgt(9))(_sens(0)))))
			(line__51(_arch 6 0 51(_assignment (_trgt(10))(_sens(0)))))
			(line__52(_arch 7 0 52(_assignment (_trgt(11))(_sens(0)))))
			(line__53(_arch 8 0 53(_assignment (_trgt(12))(_sens(0)))))
			(line__55(_arch 9 0 55(_assignment (_trgt(5))(_sens(0)(2)))))
			(line__60(_arch 10 0 60(_assignment (_trgt(13))(_sens(0)(1)))))
		)
		(_type (_ext ~extmips_16.MIPS_Types.INST_OP (0 INST_OP)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (0 ALU_OP)))
	)
	(_use (.(MIPS_Types))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(131586)
		(131842)
		(197378)
		(131587)
		(197123)
	)
	(_model . MIPS_Control 11 -1)
)
I 000051 55 1542          1495568484838 GenericMux
(_unit VHDL (mux4_1 0 6(genericmux 1 16))
	(_version vd0)
	(_time 1495568484839 2017.05.23 22:41:24)
	(_source (\./../src/Mux.vhd\(\./../src/Muxes.vhd\)))
	(_parameters tan)
	(_code 55070157550309465055130a0553015250525d5651)
	(_ent
		(_time 1495563162634)
	)
	(_object
		(_gen (_int size -1 0 7 \16\ (_ent gms((i 16)))))
		(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 8(_array -2 ((_dto c 1 i 0)))))
		(_port (_int I0 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2 ((_dto c 2 i 0)))))
		(_port (_int I1 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 10(_array -2 ((_dto c 3 i 0)))))
		(_port (_int I2 2 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 11(_array -2 ((_dto c 4 i 0)))))
		(_port (_int I3 3 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12(_array -2 ((_dto i 1 i 0)))))
		(_port (_int Selection 4 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2 ((_dto c 5 i 0)))))
		(_port (_int Output 5 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 1 18(_assignment (_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . GenericMux 6 -1)
)
I 000051 55 1139          1495568484844 GenericMux
(_unit VHDL (mux2_1 0 29(genericmux 0 37))
	(_version vd0)
	(_time 1495568484845 2017.05.23 22:41:24)
	(_source (\./../src/Muxes.vhd\))
	(_parameters tan)
	(_code 55070157550309465650130a0553015250525d5657)
	(_ent
		(_time 1495563440828)
	)
	(_object
		(_gen (_int size -1 0 30 \16\ (_ent gms((i 16)))))
		(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 31(_array -2 ((_dto c 1 i 0)))))
		(_port (_int I0 0 0 31(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 32(_array -2 ((_dto c 2 i 0)))))
		(_port (_int I1 1 0 32(_ent(_in))))
		(_port (_int Selection -2 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 34(_array -2 ((_dto c 3 i 0)))))
		(_port (_int Output 2 0 34(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . GenericMux 4 -1)
)
I 000052 55 9836          1495568485820 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 11))
	(_version vd0)
	(_time 1495568485821 2017.05.23 22:41:25)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code 2d7f7d29707b793a29296b767c2a2f2b7b2b2e2b28)
	(_ent
		(_time 1495564402244)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -2 0 13(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 14(_array -1 ((_dto c 14 i 0)))))
				(_port (_int I0 4 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 15(_array -1 ((_dto c 15 i 0)))))
				(_port (_int I1 5 0 15(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 16(_array -1 ((_dto c 16 i 0)))))
				(_port (_int I2 6 0 16(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 17(_array -1 ((_dto c 17 i 0)))))
				(_port (_int I3 7 0 17(_ent (_in))))
				(_port (_int Selection 0 0 18(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 19(_array -1 ((_dto c 18 i 0)))))
				(_port (_int Output 8 0 19(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -2 0 24(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 25(_array -1 ((_dto c 19 i 0)))))
				(_port (_int I0 4 0 25(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 26(_array -1 ((_dto c 20 i 0)))))
				(_port (_int I1 5 0 26(_ent (_in))))
				(_port (_int Selection -1 0 27(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 28(_array -1 ((_dto c 21 i 0)))))
				(_port (_int Output 6 0 28(_ent (_out))))
			)
		)
	)
	(_inst M1 0 82(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 83(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 84(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 85(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemInput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M5 0 86(_comp Mux2)
		(_port
			((I0)(MemOutput))
			((I1)(MemLower))
			((Selection)(MemToReg))
			((Output)(MemToRegOut))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M6 0 87(_comp Mux4)
		(_port
			((I0)(ALUOutput))
			((I1)(MemToRegOut))
			((I2)(PCplus2))
			((I3)(ImmSh4))
			((Selection)(RegWriteSrc))
			((Output)(DataWrite))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M7 0 88(_comp Mux4)
		(_port
			((I0)(PCplus1))
			((I1)(PC_Imm6))
			((I2)(PC_Imm12))
			((I3)(Ra))
			((Selection)(PCSrc))
			((Output)(PCIn))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 90(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 94(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 97(_ent . Data_Memory Data_Mem)
		(_port
			((Address)(ALUOutput))
			((DataIn)(MemInput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
		)
	)
	(_inst RegFileBlock 0 100(_ent . Register_File MIPS_Registers)
		(_port
			((ReadAddress_1)(RInst(1)))
			((ReadAddress_2)(RInst(2)))
			((WriteAddress)(RegDstOutput))
			((WriteData)(DataWrite))
			((RegWrite)(RegWrite))
			((ReadData_1)(DataRead_1))
			((ReadData_2)(DataRead_2))
			((Registers)(Registers))
		)
	)
	(_inst ALUBlock 0 103(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_port (_int CLK -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~INTEGER~range~0~to~2**16-1~13 0 33(_scalar (_to i 0 i 65535))))
		(_sig (_int PC 1 0 33(_arch(_uni((i 0))))))
		(_sig (_int Ra -3 0 36(_arch(_uni))))
		(_sig (_int Registers -4 0 39(_arch(_uni))))
		(_sig (_int Instruction -3 0 42(_arch(_uni))))
		(_sig (_int RInst -5 0 43(_arch(_uni))))
		(_sig (_int IInst -6 0 44(_arch(_uni))))
		(_sig (_int JInst -7 0 45(_arch(_uni))))
		(_sig (_int ZeroFlag -1 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 49(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 2 0 49(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 2 0 49(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 2 0 49(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -1 0 50(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -1 0 51(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -1 0 51(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -1 0 51(_arch(_uni((i 2))))))
		(_sig (_int MemRead -1 0 51(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -1 0 51(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -1 0 51(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -8 0 52(_arch(_uni))))
		(_sig (_int RsX4 -3 0 55(_arch(_uni))))
		(_sig (_int Imm6_16 -3 0 55(_arch(_uni))))
		(_sig (_int Imm12_16 -3 0 55(_arch(_uni))))
		(_sig (_int RtLower -3 0 55(_arch(_uni))))
		(_sig (_int MemLower -3 0 55(_arch(_uni))))
		(_sig (_int PCplus2 -3 0 55(_arch(_uni))))
		(_sig (_int PCplus1 -3 0 55(_arch(_uni))))
		(_sig (_int PC_Imm6 -3 0 55(_arch(_uni))))
		(_sig (_int PC_Imm12 -3 0 55(_arch(_uni))))
		(_sig (_int ImmSh4 -3 0 55(_arch(_uni))))
		(_sig (_int DataRead_1 -3 0 58(_arch(_uni))))
		(_sig (_int DataRead_2 -3 0 58(_arch(_uni))))
		(_sig (_int DataWrite -3 0 58(_arch(_uni))))
		(_sig (_int ALUOutput -3 0 58(_arch(_uni))))
		(_sig (_int MemOutput -3 0 58(_arch(_uni))))
		(_sig (_int MemInput -3 0 58(_arch(_uni))))
		(_sig (_int PCIn -3 0 58(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 61(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 3 0 61(_arch(_uni))))
		(_sig (_int ALUSrc1Output -3 0 62(_arch(_uni))))
		(_sig (_int ALUSrc2Output -3 0 62(_arch(_uni))))
		(_sig (_int MemToRegOut -3 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment (_trgt(5))(_sens(4))(_mon))))
			(line__66(_arch 1 0 66(_assignment (_trgt(6))(_sens(4))(_mon))))
			(line__67(_arch 2 0 67(_assignment (_trgt(7))(_sens(4))(_mon))))
			(line__70(_arch 3 0 70(_assignment (_trgt(20))(_sens(30)))))
			(line__71(_arch 4 0 71(_assignment (_trgt(21))(_sens(6(3)))(_read(6)))))
			(line__72(_arch 5 0 72(_assignment (_trgt(22))(_sens(7(1)))(_read(7)))))
			(line__73(_arch 6 0 73(_assignment (_trgt(23))(_sens(31(d_7_0))))))
			(line__74(_arch 7 0 74(_assignment (_trgt(24))(_sens(34(d_7_0))))))
			(line__75(_arch 8 0 75(_assignment (_trgt(25))(_sens(1))(_mon))))
			(line__76(_arch 9 0 76(_assignment (_trgt(26))(_sens(1))(_mon))))
			(line__77(_arch 10 0 77(_assignment (_trgt(27))(_sens(1)(6(3)))(_mon)(_read(6)))))
			(line__78(_arch 11 0 78(_assignment (_trgt(28))(_sens(1)(7(1)))(_mon)(_read(7)))))
			(line__79(_arch 12 0 79(_assignment (_trgt(29))(_sens(22)))))
			(line__105(_arch 13 0 105(_prcs (_trgt(1))(_sens(0))(_read(1)(5)))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (2 REG_FILE)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (1 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 22 -1)
)
I 000052 55 9838          1495568627479 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 10))
	(_version vd0)
	(_time 1495568627480 2017.05.23 22:43:47)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code 85d5858b89d3d1928183c3ded4828783d383868380)
	(_ent
		(_time 1495568627477)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -1 0 12(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 13(_array -2 ((_dto c 14 i 0)))))
				(_port (_int I0 4 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 14(_array -2 ((_dto c 15 i 0)))))
				(_port (_int I1 5 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 15(_array -2 ((_dto c 16 i 0)))))
				(_port (_int I2 6 0 15(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 16(_array -2 ((_dto c 17 i 0)))))
				(_port (_int I3 7 0 16(_ent (_in))))
				(_port (_int Selection 0 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 18(_array -2 ((_dto c 18 i 0)))))
				(_port (_int Output 8 0 18(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -1 0 23(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 24(_array -2 ((_dto c 19 i 0)))))
				(_port (_int I0 4 0 24(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 25(_array -2 ((_dto c 20 i 0)))))
				(_port (_int I1 5 0 25(_ent (_in))))
				(_port (_int Selection -2 0 26(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 27(_array -2 ((_dto c 21 i 0)))))
				(_port (_int Output 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst M1 0 84(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 85(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 86(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 87(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemInput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M5 0 88(_comp Mux2)
		(_port
			((I0)(MemOutput))
			((I1)(MemLower))
			((Selection)(MemToReg))
			((Output)(MemToRegOut))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M6 0 89(_comp Mux4)
		(_port
			((I0)(ALUOutput))
			((I1)(MemToRegOut))
			((I2)(PCplus2))
			((I3)(ImmSh4))
			((Selection)(RegWriteSrc))
			((Output)(DataWrite))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M7 0 90(_comp Mux4)
		(_port
			((I0)(PCplus1))
			((I1)(PC_Imm6))
			((I2)(PC_Imm12))
			((I3)(Ra))
			((Selection)(PCSrc))
			((Output)(PCIn))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 92(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 96(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 99(_ent . Data_Memory Data_Mem)
		(_port
			((Address)(ALUOutput))
			((DataIn)(MemInput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
		)
	)
	(_inst RegFileBlock 0 102(_ent . Register_File MIPS_Registers)
		(_port
			((ReadAddress_1)(RInst(1)))
			((ReadAddress_2)(RInst(2)))
			((WriteAddress)(RegDstOutput))
			((WriteData)(DataWrite))
			((RegWrite)(RegWrite))
			((ReadData_1)(DataRead_1))
			((ReadData_2)(DataRead_2))
			((Registers)(Registers))
		)
	)
	(_inst ALUBlock 0 105(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int CLK -2 0 32(_arch(_uni)(_event))))
		(_type (_int ~INTEGER~range~0~to~2**16-1~13 0 35(_scalar (_to i 0 i 65535))))
		(_sig (_int PC 1 0 35(_arch(_uni((i 0))))))
		(_sig (_int Ra -3 0 38(_arch(_uni))))
		(_sig (_int Registers -4 0 41(_arch(_uni))))
		(_sig (_int Instruction -3 0 44(_arch(_uni))))
		(_sig (_int RInst -5 0 45(_arch(_uni))))
		(_sig (_int IInst -6 0 46(_arch(_uni))))
		(_sig (_int JInst -7 0 47(_arch(_uni))))
		(_sig (_int ZeroFlag -2 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 51(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 2 0 51(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 2 0 51(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 2 0 51(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -2 0 52(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -2 0 53(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -2 0 53(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -2 0 53(_arch(_uni((i 2))))))
		(_sig (_int MemRead -2 0 53(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -2 0 53(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -2 0 53(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -8 0 54(_arch(_uni))))
		(_sig (_int RsX4 -3 0 57(_arch(_uni))))
		(_sig (_int Imm6_16 -3 0 57(_arch(_uni))))
		(_sig (_int Imm12_16 -3 0 57(_arch(_uni))))
		(_sig (_int RtLower -3 0 57(_arch(_uni))))
		(_sig (_int MemLower -3 0 57(_arch(_uni))))
		(_sig (_int PCplus2 -3 0 57(_arch(_uni))))
		(_sig (_int PCplus1 -3 0 57(_arch(_uni))))
		(_sig (_int PC_Imm6 -3 0 57(_arch(_uni))))
		(_sig (_int PC_Imm12 -3 0 57(_arch(_uni))))
		(_sig (_int ImmSh4 -3 0 57(_arch(_uni))))
		(_sig (_int DataRead_1 -3 0 60(_arch(_uni))))
		(_sig (_int DataRead_2 -3 0 60(_arch(_uni))))
		(_sig (_int DataWrite -3 0 60(_arch(_uni))))
		(_sig (_int ALUOutput -3 0 60(_arch(_uni))))
		(_sig (_int MemOutput -3 0 60(_arch(_uni))))
		(_sig (_int MemInput -3 0 60(_arch(_uni))))
		(_sig (_int PCIn -3 0 60(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 63(_array -2 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 3 0 63(_arch(_uni))))
		(_sig (_int ALUSrc1Output -3 0 64(_arch(_uni))))
		(_sig (_int ALUSrc2Output -3 0 64(_arch(_uni))))
		(_sig (_int MemToRegOut -3 0 64(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 0 67(_assignment (_trgt(5))(_sens(4))(_mon))))
			(line__68(_arch 1 0 68(_assignment (_trgt(6))(_sens(4))(_mon))))
			(line__69(_arch 2 0 69(_assignment (_trgt(7))(_sens(4))(_mon))))
			(line__72(_arch 3 0 72(_assignment (_trgt(20))(_sens(30)))))
			(line__73(_arch 4 0 73(_assignment (_trgt(21))(_sens(6(3)))(_read(6)))))
			(line__74(_arch 5 0 74(_assignment (_trgt(22))(_sens(7(1)))(_read(7)))))
			(line__75(_arch 6 0 75(_assignment (_trgt(23))(_sens(31(d_7_0))))))
			(line__76(_arch 7 0 76(_assignment (_trgt(24))(_sens(34(d_7_0))))))
			(line__77(_arch 8 0 77(_assignment (_trgt(25))(_sens(1))(_mon))))
			(line__78(_arch 9 0 78(_assignment (_trgt(26))(_sens(1))(_mon))))
			(line__79(_arch 10 0 79(_assignment (_trgt(27))(_sens(1)(6(3)))(_mon)(_read(6)))))
			(line__80(_arch 11 0 80(_assignment (_trgt(28))(_sens(1)(7(1)))(_mon)(_read(7)))))
			(line__81(_arch 12 0 81(_assignment (_trgt(29))(_sens(22)))))
			(line__107(_arch 13 0 107(_prcs (_trgt(1))(_sens(0))(_read(1)(5)))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (2 REG_FILE)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (0 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 22 -1)
)
I 000052 55 9910          1495568657478 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 10))
	(_version vd0)
	(_time 1495568657479 2017.05.23 22:44:17)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code b5b4e3e1b9e3e1a2b1b4f3eee4b2b7b3e3b3b6b3b0)
	(_ent
		(_time 1495568627476)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -1 0 12(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 13(_array -2 ((_dto c 15 i 0)))))
				(_port (_int I0 4 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 14(_array -2 ((_dto c 16 i 0)))))
				(_port (_int I1 5 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 15(_array -2 ((_dto c 17 i 0)))))
				(_port (_int I2 6 0 15(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 16(_array -2 ((_dto c 18 i 0)))))
				(_port (_int I3 7 0 16(_ent (_in))))
				(_port (_int Selection 0 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 18(_array -2 ((_dto c 19 i 0)))))
				(_port (_int Output 8 0 18(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -1 0 23(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 24(_array -2 ((_dto c 20 i 0)))))
				(_port (_int I0 4 0 24(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 25(_array -2 ((_dto c 21 i 0)))))
				(_port (_int I1 5 0 25(_ent (_in))))
				(_port (_int Selection -2 0 26(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 27(_array -2 ((_dto c 22 i 0)))))
				(_port (_int Output 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst M1 0 85(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 86(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 87(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 88(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemInput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M5 0 89(_comp Mux2)
		(_port
			((I0)(MemOutput))
			((I1)(MemLower))
			((Selection)(MemToReg))
			((Output)(MemToRegOut))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M6 0 90(_comp Mux4)
		(_port
			((I0)(ALUOutput))
			((I1)(MemToRegOut))
			((I2)(PCplus2))
			((I3)(ImmSh4))
			((Selection)(RegWriteSrc))
			((Output)(DataWrite))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M7 0 91(_comp Mux4)
		(_port
			((I0)(PCplus1))
			((I1)(PC_Imm6))
			((I2)(PC_Imm12))
			((I3)(Ra))
			((Selection)(PCSrc))
			((Output)(PCIn))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 93(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 97(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 100(_ent . Data_Memory Data_Mem)
		(_port
			((Address)(ALUOutput))
			((DataIn)(MemInput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
		)
	)
	(_inst RegFileBlock 0 103(_ent . Register_File MIPS_Registers)
		(_port
			((ReadAddress_1)(RInst(1)))
			((ReadAddress_2)(RInst(2)))
			((WriteAddress)(RegDstOutput))
			((WriteData)(DataWrite))
			((RegWrite)(RegWrite))
			((ReadData_1)(DataRead_1))
			((ReadData_2)(DataRead_2))
			((Registers)(Registers))
		)
	)
	(_inst ALUBlock 0 106(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int CLK -2 0 32(_arch(_uni((i 2)))(_event))))
		(_type (_int ~INTEGER~range~0~to~2**16-1~13 0 35(_scalar (_to i 0 i 65535))))
		(_sig (_int PC 1 0 35(_arch(_uni((i 0))))))
		(_sig (_int Ra -3 0 38(_arch(_uni))))
		(_sig (_int Registers -4 0 41(_arch(_uni))))
		(_sig (_int Instruction -3 0 44(_arch(_uni))))
		(_sig (_int RInst -5 0 45(_arch(_uni))))
		(_sig (_int IInst -6 0 46(_arch(_uni))))
		(_sig (_int JInst -7 0 47(_arch(_uni))))
		(_sig (_int ZeroFlag -2 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 51(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 2 0 51(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 2 0 51(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 2 0 51(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -2 0 52(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -2 0 53(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -2 0 53(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -2 0 53(_arch(_uni((i 2))))))
		(_sig (_int MemRead -2 0 53(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -2 0 53(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -2 0 53(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -8 0 54(_arch(_uni))))
		(_sig (_int RsX4 -3 0 57(_arch(_uni))))
		(_sig (_int Imm6_16 -3 0 57(_arch(_uni))))
		(_sig (_int Imm12_16 -3 0 57(_arch(_uni))))
		(_sig (_int RtLower -3 0 57(_arch(_uni))))
		(_sig (_int MemLower -3 0 57(_arch(_uni))))
		(_sig (_int PCplus2 -3 0 57(_arch(_uni))))
		(_sig (_int PCplus1 -3 0 57(_arch(_uni))))
		(_sig (_int PC_Imm6 -3 0 57(_arch(_uni))))
		(_sig (_int PC_Imm12 -3 0 57(_arch(_uni))))
		(_sig (_int ImmSh4 -3 0 57(_arch(_uni))))
		(_sig (_int DataRead_1 -3 0 60(_arch(_uni))))
		(_sig (_int DataRead_2 -3 0 60(_arch(_uni))))
		(_sig (_int DataWrite -3 0 60(_arch(_uni))))
		(_sig (_int ALUOutput -3 0 60(_arch(_uni))))
		(_sig (_int MemOutput -3 0 60(_arch(_uni))))
		(_sig (_int MemInput -3 0 60(_arch(_uni))))
		(_sig (_int PCIn -3 0 60(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 63(_array -2 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 3 0 63(_arch(_uni))))
		(_sig (_int ALUSrc1Output -3 0 64(_arch(_uni))))
		(_sig (_int ALUSrc2Output -3 0 64(_arch(_uni))))
		(_sig (_int MemToRegOut -3 0 64(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 0 67(_assignment (_trgt(0))(_sens(0)))))
			(line__68(_arch 1 0 68(_assignment (_trgt(5))(_sens(4))(_mon))))
			(line__69(_arch 2 0 69(_assignment (_trgt(6))(_sens(4))(_mon))))
			(line__70(_arch 3 0 70(_assignment (_trgt(7))(_sens(4))(_mon))))
			(line__73(_arch 4 0 73(_assignment (_trgt(20))(_sens(30)))))
			(line__74(_arch 5 0 74(_assignment (_trgt(21))(_sens(6(3)))(_read(6)))))
			(line__75(_arch 6 0 75(_assignment (_trgt(22))(_sens(7(1)))(_read(7)))))
			(line__76(_arch 7 0 76(_assignment (_trgt(23))(_sens(31(d_7_0))))))
			(line__77(_arch 8 0 77(_assignment (_trgt(24))(_sens(34(d_7_0))))))
			(line__78(_arch 9 0 78(_assignment (_trgt(25))(_sens(1))(_mon))))
			(line__79(_arch 10 0 79(_assignment (_trgt(26))(_sens(1))(_mon))))
			(line__80(_arch 11 0 80(_assignment (_trgt(27))(_sens(1)(6(3)))(_mon)(_read(6)))))
			(line__81(_arch 12 0 81(_assignment (_trgt(28))(_sens(1)(7(1)))(_mon)(_read(7)))))
			(line__82(_arch 13 0 82(_assignment (_trgt(29))(_sens(22)))))
			(line__108(_arch 14 0 108(_prcs (_trgt(1))(_sens(0))(_read(1)(5)))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (2 REG_FILE)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (0 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 23 -1)
)
I 000055 55 1891          1495568876074 MIPS_Registers
(_unit VHDL (register_file 0 6(mips_registers 0 13))
	(_version vd0)
	(_time 1495568876075 2017.05.23 22:47:56)
	(_source (\./../src/Register_File.vhd\))
	(_parameters tan)
	(_code 97c39d9895c0c4819fc284ccc29192909592c19191)
	(_ent
		(_time 1495568297898)
	)
	(_object
		(_port (_int ReadAddress_1 -1 0 7(_ent(_in))))
		(_port (_int ReadAddress_2 -1 0 7(_ent(_in))))
		(_port (_int WriteAddress -1 0 7(_ent(_in))))
		(_port (_int WriteData -2 0 8(_ent(_in))))
		(_port (_int RegWrite -3 0 8(_ent(_in))))
		(_port (_int ReadData_1 -2 0 9(_ent(_out))))
		(_port (_int ReadData_2 -2 0 9(_ent(_out))))
		(_port (_int Registers -4 0 10(_ent(_out))))
		(_sig (_int Regs -4 0 14(_arch(_uni(((_string \"0000000000000000"\))((_string \"0000001001100000"\))((_string \"0011000100100110"\))((_string \"0001000100100010"\))((_string \"0000000101000010"\))((_string \"0000000000000000"\))((_string \"1010001101001011"\))((_string \"1110001111101111"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(8(0))))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(8)(0))(_mon))))
			(line__25(_arch 2 0 25(_assignment (_trgt(6))(_sens(8)(1))(_mon))))
			(line__26(_arch 3 0 26(_assignment (_trgt(8))(_sens(2)(3)(4))(_mon))))
			(line__27(_arch 4 0 27(_assignment (_alias((Registers)(Regs)))(_trgt(7))(_sens(8)))))
		)
		(_type (_ext ~extmips_16.MIPS_Types.REG_ADDRESS (0 REG_ADDRESS)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (0 WORD)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (0 REG_FILE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (.(MIPS_Types))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
		(131586)
	)
	(_model . MIPS_Registers 5 -1)
)
I 000055 55 1891          1495568913949 MIPS_Registers
(_unit VHDL (register_file 0 6(mips_registers 0 13))
	(_version vd0)
	(_time 1495568913950 2017.05.23 22:48:33)
	(_source (\./../src/Register_File.vhd\))
	(_parameters tan)
	(_code 8a88db84deddd99c82df99d1df8c8f8d888fdc8c8c)
	(_ent
		(_time 1495568297898)
	)
	(_object
		(_port (_int ReadAddress_1 -1 0 7(_ent(_in))))
		(_port (_int ReadAddress_2 -1 0 7(_ent(_in))))
		(_port (_int WriteAddress -1 0 7(_ent(_in))))
		(_port (_int WriteData -2 0 8(_ent(_in))))
		(_port (_int RegWrite -3 0 8(_ent(_in))))
		(_port (_int ReadData_1 -2 0 9(_ent(_out))))
		(_port (_int ReadData_2 -2 0 9(_ent(_out))))
		(_port (_int Registers -4 0 10(_ent(_out))))
		(_sig (_int Regs -4 0 14(_arch(_uni(((_string \"0000000000000000"\))((_string \"0000001001100000"\))((_string \"0011000100100110"\))((_string \"0001000100100010"\))((_string \"0000000101000010"\))((_string \"0000000000000000"\))((_string \"1010001101001011"\))((_string \"1110001111101111"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(8(0))))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(8)(0))(_mon))))
			(line__25(_arch 2 0 25(_assignment (_trgt(6))(_sens(8)(1))(_mon))))
			(line__26(_arch 3 0 26(_assignment (_trgt(8))(_sens(2)(3)(4))(_mon))))
			(line__27(_arch 4 0 27(_assignment (_alias((Registers)(Regs)))(_trgt(7))(_sens(8)))))
		)
		(_type (_ext ~extmips_16.MIPS_Types.REG_ADDRESS (0 REG_ADDRESS)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (0 WORD)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (0 REG_FILE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (.(MIPS_Types))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
		(131586)
	)
	(_model . MIPS_Registers 5 -1)
)
I 000049 55 1012          1495569027433 Inst_Mem
(_unit VHDL (instruction_memory 0 6(inst_mem 0 11))
	(_version vd0)
	(_time 1495569027434 2017.05.23 22:50:27)
	(_source (\./../src/Instruction_Memory.vhd\))
	(_parameters tan)
	(_code d6d1d884858081c1d3d1c48d82d0d5d1d2d0dfd080)
	(_ent
		(_time 1495565992909)
	)
	(_object
		(_port (_int Address -1 0 7(_ent(_in))))
		(_port (_int Instruction -2 0 8(_ent(_out))))
		(_sig (_int Instructions -3 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment (_trgt(2(0))))))
			(line__15(_arch 1 0 15(_assignment (_trgt(2(1))))))
			(line__16(_arch 2 0 16(_assignment (_trgt(1))(_sens(2)(0)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (1 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.MEM_INST (1 MEM_INST)))
	)
	(_use (std(standard))(.(MIPS_Types))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50529026 33686018 33751555)
		(50529027 50529027 50529027 50529027)
	)
	(_model . Inst_Mem 3 -1)
)
I 000052 55 9919          1495569150513 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 10))
	(_version vd0)
	(_time 1495569150514 2017.05.23 22:52:30)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code 9dcdc192c0cbc98a9999dbc6cc9a9f9bcb9b9e9b98)
	(_ent
		(_time 1495568627476)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -1 0 12(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 13(_array -2 ((_dto c 15 i 0)))))
				(_port (_int I0 4 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 14(_array -2 ((_dto c 16 i 0)))))
				(_port (_int I1 5 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 15(_array -2 ((_dto c 17 i 0)))))
				(_port (_int I2 6 0 15(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 16(_array -2 ((_dto c 18 i 0)))))
				(_port (_int I3 7 0 16(_ent (_in))))
				(_port (_int Selection 0 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 18(_array -2 ((_dto c 19 i 0)))))
				(_port (_int Output 8 0 18(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -1 0 23(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 24(_array -2 ((_dto c 20 i 0)))))
				(_port (_int I0 4 0 24(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 25(_array -2 ((_dto c 21 i 0)))))
				(_port (_int I1 5 0 25(_ent (_in))))
				(_port (_int Selection -2 0 26(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 27(_array -2 ((_dto c 22 i 0)))))
				(_port (_int Output 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst M1 0 85(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 86(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 87(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 88(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemInput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M5 0 89(_comp Mux2)
		(_port
			((I0)(MemOutput))
			((I1)(MemLower))
			((Selection)(MemToReg))
			((Output)(MemToRegOut))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M6 0 90(_comp Mux4)
		(_port
			((I0)(ALUOutput))
			((I1)(MemToRegOut))
			((I2)(PCplus2))
			((I3)(ImmSh4))
			((Selection)(RegWriteSrc))
			((Output)(DataWrite))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M7 0 91(_comp Mux4)
		(_port
			((I0)(PCplus1))
			((I1)(PC_Imm6))
			((I2)(PC_Imm12))
			((I3)(Ra))
			((Selection)(PCSrc))
			((Output)(PCIn))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 93(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 97(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 100(_ent . Data_Memory Data_Mem)
		(_port
			((Address)(ALUOutput))
			((DataIn)(MemInput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
		)
	)
	(_inst RegFileBlock 0 103(_ent . Register_File MIPS_Registers)
		(_port
			((ReadAddress_1)(RInst(1)))
			((ReadAddress_2)(RInst(2)))
			((WriteAddress)(RegDstOutput))
			((WriteData)(DataWrite))
			((RegWrite)(RegWrite))
			((ReadData_1)(DataRead_1))
			((ReadData_2)(DataRead_2))
			((Registers)(Registers))
		)
	)
	(_inst ALUBlock 0 106(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int CLK -2 0 32(_arch(_uni((i 2)))(_event))))
		(_type (_int ~INTEGER~range~0~to~2**16-1~13 0 35(_scalar (_to i 0 i 65535))))
		(_sig (_int PC 1 0 35(_arch(_uni((i 0))))))
		(_sig (_int Ra -3 0 38(_arch(_uni))))
		(_sig (_int Registers -4 0 41(_arch(_uni))))
		(_sig (_int Instruction -3 0 44(_arch(_uni))))
		(_sig (_int RInst -5 0 45(_arch(_uni))))
		(_sig (_int IInst -6 0 46(_arch(_uni))))
		(_sig (_int JInst -7 0 47(_arch(_uni))))
		(_sig (_int ZeroFlag -2 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 51(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 2 0 51(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 2 0 51(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 2 0 51(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -2 0 52(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -2 0 53(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -2 0 53(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -2 0 53(_arch(_uni((i 2))))))
		(_sig (_int MemRead -2 0 53(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -2 0 53(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -2 0 53(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -8 0 54(_arch(_uni))))
		(_sig (_int RsX4 -3 0 57(_arch(_uni))))
		(_sig (_int Imm6_16 -3 0 57(_arch(_uni))))
		(_sig (_int Imm12_16 -3 0 57(_arch(_uni))))
		(_sig (_int RtLower -3 0 57(_arch(_uni))))
		(_sig (_int MemLower -3 0 57(_arch(_uni))))
		(_sig (_int PCplus2 -3 0 57(_arch(_uni))))
		(_sig (_int PCplus1 -3 0 57(_arch(_uni))))
		(_sig (_int PC_Imm6 -3 0 57(_arch(_uni))))
		(_sig (_int PC_Imm12 -3 0 57(_arch(_uni))))
		(_sig (_int ImmSh4 -3 0 57(_arch(_uni))))
		(_sig (_int DataRead_1 -3 0 60(_arch(_uni))))
		(_sig (_int DataRead_2 -3 0 60(_arch(_uni))))
		(_sig (_int DataWrite -3 0 60(_arch(_uni))))
		(_sig (_int ALUOutput -3 0 60(_arch(_uni))))
		(_sig (_int MemOutput -3 0 60(_arch(_uni))))
		(_sig (_int MemInput -3 0 60(_arch(_uni))))
		(_sig (_int PCIn -3 0 60(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 63(_array -2 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 3 0 63(_arch(_uni))))
		(_sig (_int ALUSrc1Output -3 0 64(_arch(_uni))))
		(_sig (_int ALUSrc2Output -3 0 64(_arch(_uni))))
		(_sig (_int MemToRegOut -3 0 64(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 0 67(_assignment (_trgt(0))(_sens(0)))))
			(line__68(_arch 1 0 68(_assignment (_trgt(5))(_sens(4))(_mon))))
			(line__69(_arch 2 0 69(_assignment (_trgt(6))(_sens(4))(_mon))))
			(line__70(_arch 3 0 70(_assignment (_trgt(7))(_sens(4))(_mon))))
			(line__73(_arch 4 0 73(_assignment (_trgt(20))(_sens(30)))))
			(line__74(_arch 5 0 74(_assignment (_trgt(21))(_sens(6(3)))(_read(6)))))
			(line__75(_arch 6 0 75(_assignment (_trgt(22))(_sens(7(1)))(_read(7)))))
			(line__76(_arch 7 0 76(_assignment (_trgt(23))(_sens(31(d_7_0))))))
			(line__77(_arch 8 0 77(_assignment (_trgt(24))(_sens(34(d_7_0))))))
			(line__78(_arch 9 0 78(_assignment (_trgt(25))(_sens(1))(_mon))))
			(line__79(_arch 10 0 79(_assignment (_trgt(26))(_sens(1))(_mon))))
			(line__80(_arch 11 0 80(_assignment (_trgt(27))(_sens(1)(6(3)))(_mon)(_read(6)))))
			(line__81(_arch 12 0 81(_assignment (_trgt(28))(_sens(1)(7(1)))(_mon)(_read(7)))))
			(line__82(_arch 13 0 82(_assignment (_trgt(29))(_sens(22)))))
			(line__108(_arch 14 0 108(_prcs (_simple)(_trgt(1))(_sens(0))(_read(1)(5)))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (2 REG_FILE)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (0 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 23 -1)
)
I 000055 55 1786          1495569472388 MIPS_Registers
(_unit VHDL (register_file 0 6(mips_registers 0 13))
	(_version vd0)
	(_time 1495569472389 2017.05.23 22:57:52)
	(_source (\./../src/Register_File.vhd\))
	(_parameters tan)
	(_code 76277477752125607e20652d237073717473207070)
	(_ent
		(_time 1495568297898)
	)
	(_object
		(_port (_int ReadAddress_1 -1 0 7(_ent(_in))))
		(_port (_int ReadAddress_2 -1 0 7(_ent(_in))))
		(_port (_int WriteAddress -1 0 7(_ent(_in))))
		(_port (_int WriteData -2 0 8(_ent(_in))))
		(_port (_int RegWrite -3 0 8(_ent(_in))))
		(_port (_int ReadData_1 -2 0 9(_ent(_out))))
		(_port (_int ReadData_2 -2 0 9(_ent(_out))))
		(_port (_int Registers -4 0 10(_ent(_out))))
		(_sig (_int Regs -4 0 14(_arch(_uni(((_string \"0000000000000000"\))((_string \"0000001001100000"\))((_string \"0011000100100110"\))((_string \"0001000100100010"\))((_string \"0000000101000010"\))((_string \"0000000000000000"\))((_string \"1010001101001011"\))((_string \"1110001111101111"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(5))(_sens(8)(0))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(6))(_sens(8)(1))(_mon))))
			(line__25(_arch 2 0 25(_assignment (_trgt(8))(_sens(2)(3)(4))(_mon)(_read(8)))))
			(line__26(_arch 3 0 26(_assignment (_alias((Registers)(Regs)))(_trgt(7))(_sens(8)))))
		)
		(_type (_ext ~extmips_16.MIPS_Types.REG_ADDRESS (0 REG_ADDRESS)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (0 WORD)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (0 REG_FILE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (.(MIPS_Types))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . MIPS_Registers 4 -1)
)
I 000052 55 9919          1495569475571 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 10))
	(_version vd0)
	(_time 1495569475572 2017.05.23 22:57:55)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code da8add88828c8ecddede9c818bddd8dc8cdcd9dcdf)
	(_ent
		(_time 1495568627476)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -1 0 12(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 13(_array -2 ((_dto c 15 i 0)))))
				(_port (_int I0 4 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 14(_array -2 ((_dto c 16 i 0)))))
				(_port (_int I1 5 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 15(_array -2 ((_dto c 17 i 0)))))
				(_port (_int I2 6 0 15(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 16(_array -2 ((_dto c 18 i 0)))))
				(_port (_int I3 7 0 16(_ent (_in))))
				(_port (_int Selection 0 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 18(_array -2 ((_dto c 19 i 0)))))
				(_port (_int Output 8 0 18(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -1 0 23(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 24(_array -2 ((_dto c 20 i 0)))))
				(_port (_int I0 4 0 24(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 25(_array -2 ((_dto c 21 i 0)))))
				(_port (_int I1 5 0 25(_ent (_in))))
				(_port (_int Selection -2 0 26(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 27(_array -2 ((_dto c 22 i 0)))))
				(_port (_int Output 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst M1 0 85(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 86(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 87(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 88(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemInput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M5 0 89(_comp Mux2)
		(_port
			((I0)(MemOutput))
			((I1)(MemLower))
			((Selection)(MemToReg))
			((Output)(MemToRegOut))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M6 0 90(_comp Mux4)
		(_port
			((I0)(ALUOutput))
			((I1)(MemToRegOut))
			((I2)(PCplus2))
			((I3)(ImmSh4))
			((Selection)(RegWriteSrc))
			((Output)(DataWrite))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M7 0 91(_comp Mux4)
		(_port
			((I0)(PCplus1))
			((I1)(PC_Imm6))
			((I2)(PC_Imm12))
			((I3)(Ra))
			((Selection)(PCSrc))
			((Output)(PCIn))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 93(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 97(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 100(_ent . Data_Memory Data_Mem)
		(_port
			((Address)(ALUOutput))
			((DataIn)(MemInput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
		)
	)
	(_inst RegFileBlock 0 103(_ent . Register_File MIPS_Registers)
		(_port
			((ReadAddress_1)(RInst(1)))
			((ReadAddress_2)(RInst(2)))
			((WriteAddress)(RegDstOutput))
			((WriteData)(DataWrite))
			((RegWrite)(RegWrite))
			((ReadData_1)(DataRead_1))
			((ReadData_2)(DataRead_2))
			((Registers)(Registers))
		)
	)
	(_inst ALUBlock 0 106(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int CLK -2 0 32(_arch(_uni((i 2)))(_event))))
		(_type (_int ~INTEGER~range~0~to~2**16-1~13 0 35(_scalar (_to i 0 i 65535))))
		(_sig (_int PC 1 0 35(_arch(_uni((i 0))))))
		(_sig (_int Ra -3 0 38(_arch(_uni))))
		(_sig (_int Registers -4 0 41(_arch(_uni))))
		(_sig (_int Instruction -3 0 44(_arch(_uni))))
		(_sig (_int RInst -5 0 45(_arch(_uni))))
		(_sig (_int IInst -6 0 46(_arch(_uni))))
		(_sig (_int JInst -7 0 47(_arch(_uni))))
		(_sig (_int ZeroFlag -2 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 51(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 2 0 51(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 2 0 51(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 2 0 51(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -2 0 52(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -2 0 53(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -2 0 53(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -2 0 53(_arch(_uni((i 2))))))
		(_sig (_int MemRead -2 0 53(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -2 0 53(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -2 0 53(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -8 0 54(_arch(_uni))))
		(_sig (_int RsX4 -3 0 57(_arch(_uni))))
		(_sig (_int Imm6_16 -3 0 57(_arch(_uni))))
		(_sig (_int Imm12_16 -3 0 57(_arch(_uni))))
		(_sig (_int RtLower -3 0 57(_arch(_uni))))
		(_sig (_int MemLower -3 0 57(_arch(_uni))))
		(_sig (_int PCplus2 -3 0 57(_arch(_uni))))
		(_sig (_int PCplus1 -3 0 57(_arch(_uni))))
		(_sig (_int PC_Imm6 -3 0 57(_arch(_uni))))
		(_sig (_int PC_Imm12 -3 0 57(_arch(_uni))))
		(_sig (_int ImmSh4 -3 0 57(_arch(_uni))))
		(_sig (_int DataRead_1 -3 0 60(_arch(_uni))))
		(_sig (_int DataRead_2 -3 0 60(_arch(_uni))))
		(_sig (_int DataWrite -3 0 60(_arch(_uni))))
		(_sig (_int ALUOutput -3 0 60(_arch(_uni))))
		(_sig (_int MemOutput -3 0 60(_arch(_uni))))
		(_sig (_int MemInput -3 0 60(_arch(_uni))))
		(_sig (_int PCIn -3 0 60(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 63(_array -2 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 3 0 63(_arch(_uni))))
		(_sig (_int ALUSrc1Output -3 0 64(_arch(_uni))))
		(_sig (_int ALUSrc2Output -3 0 64(_arch(_uni))))
		(_sig (_int MemToRegOut -3 0 64(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 0 67(_assignment (_trgt(0))(_sens(0)))))
			(line__68(_arch 1 0 68(_assignment (_trgt(5))(_sens(4))(_mon))))
			(line__69(_arch 2 0 69(_assignment (_trgt(6))(_sens(4))(_mon))))
			(line__70(_arch 3 0 70(_assignment (_trgt(7))(_sens(4))(_mon))))
			(line__73(_arch 4 0 73(_assignment (_trgt(20))(_sens(30)))))
			(line__74(_arch 5 0 74(_assignment (_trgt(21))(_sens(6(3)))(_read(6)))))
			(line__75(_arch 6 0 75(_assignment (_trgt(22))(_sens(7(1)))(_read(7)))))
			(line__76(_arch 7 0 76(_assignment (_trgt(23))(_sens(31(d_7_0))))))
			(line__77(_arch 8 0 77(_assignment (_trgt(24))(_sens(34(d_7_0))))))
			(line__78(_arch 9 0 78(_assignment (_trgt(25))(_sens(1))(_mon))))
			(line__79(_arch 10 0 79(_assignment (_trgt(26))(_sens(1))(_mon))))
			(line__80(_arch 11 0 80(_assignment (_trgt(27))(_sens(1)(6(3)))(_mon)(_read(6)))))
			(line__81(_arch 12 0 81(_assignment (_trgt(28))(_sens(1)(7(1)))(_mon)(_read(7)))))
			(line__82(_arch 13 0 82(_assignment (_trgt(29))(_sens(22)))))
			(line__108(_arch 14 0 108(_prcs (_simple)(_trgt(1))(_sens(0))(_read(1)(5)))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (2 REG_FILE)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (0 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 23 -1)
)
I 000052 55 9919          1495569582042 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 10))
	(_version vd0)
	(_time 1495569582043 2017.05.23 22:59:42)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code cfc0c89a90999bd8cbcb89949ec8cdc999c9ccc9ca)
	(_ent
		(_time 1495568627476)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -1 0 12(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 13(_array -2 ((_dto c 15 i 0)))))
				(_port (_int I0 4 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 14(_array -2 ((_dto c 16 i 0)))))
				(_port (_int I1 5 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 15(_array -2 ((_dto c 17 i 0)))))
				(_port (_int I2 6 0 15(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 16(_array -2 ((_dto c 18 i 0)))))
				(_port (_int I3 7 0 16(_ent (_in))))
				(_port (_int Selection 0 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 18(_array -2 ((_dto c 19 i 0)))))
				(_port (_int Output 8 0 18(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -1 0 23(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 24(_array -2 ((_dto c 20 i 0)))))
				(_port (_int I0 4 0 24(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 25(_array -2 ((_dto c 21 i 0)))))
				(_port (_int I1 5 0 25(_ent (_in))))
				(_port (_int Selection -2 0 26(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 27(_array -2 ((_dto c 22 i 0)))))
				(_port (_int Output 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst M1 0 85(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 86(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 87(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 88(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemInput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M5 0 89(_comp Mux2)
		(_port
			((I0)(MemOutput))
			((I1)(MemLower))
			((Selection)(MemToReg))
			((Output)(MemToRegOut))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M6 0 90(_comp Mux4)
		(_port
			((I0)(ALUOutput))
			((I1)(MemToRegOut))
			((I2)(PCplus2))
			((I3)(ImmSh4))
			((Selection)(RegWriteSrc))
			((Output)(DataWrite))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M7 0 91(_comp Mux4)
		(_port
			((I0)(PCplus1))
			((I1)(PC_Imm6))
			((I2)(PC_Imm12))
			((I3)(Ra))
			((Selection)(PCSrc))
			((Output)(PCIn))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 93(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 97(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 100(_ent . Data_Memory Data_Mem)
		(_port
			((Address)(ALUOutput))
			((DataIn)(MemInput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
		)
	)
	(_inst RegFileBlock 0 103(_ent . Register_File MIPS_Registers)
		(_port
			((ReadAddress_1)(RInst(1)))
			((ReadAddress_2)(RInst(2)))
			((WriteAddress)(RegDstOutput))
			((WriteData)(DataWrite))
			((RegWrite)(RegWrite))
			((ReadData_1)(DataRead_1))
			((ReadData_2)(DataRead_2))
			((Registers)(Registers))
		)
	)
	(_inst ALUBlock 0 106(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int CLK -2 0 32(_arch(_uni((i 3)))(_event))))
		(_type (_int ~INTEGER~range~0~to~2**16-1~13 0 35(_scalar (_to i 0 i 65535))))
		(_sig (_int PC 1 0 35(_arch(_uni((i 0))))))
		(_sig (_int Ra -3 0 38(_arch(_uni))))
		(_sig (_int Registers -4 0 41(_arch(_uni))))
		(_sig (_int Instruction -3 0 44(_arch(_uni))))
		(_sig (_int RInst -5 0 45(_arch(_uni))))
		(_sig (_int IInst -6 0 46(_arch(_uni))))
		(_sig (_int JInst -7 0 47(_arch(_uni))))
		(_sig (_int ZeroFlag -2 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 51(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 2 0 51(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 2 0 51(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 2 0 51(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -2 0 52(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -2 0 53(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -2 0 53(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -2 0 53(_arch(_uni((i 2))))))
		(_sig (_int MemRead -2 0 53(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -2 0 53(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -2 0 53(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -8 0 54(_arch(_uni))))
		(_sig (_int RsX4 -3 0 57(_arch(_uni))))
		(_sig (_int Imm6_16 -3 0 57(_arch(_uni))))
		(_sig (_int Imm12_16 -3 0 57(_arch(_uni))))
		(_sig (_int RtLower -3 0 57(_arch(_uni))))
		(_sig (_int MemLower -3 0 57(_arch(_uni))))
		(_sig (_int PCplus2 -3 0 57(_arch(_uni))))
		(_sig (_int PCplus1 -3 0 57(_arch(_uni))))
		(_sig (_int PC_Imm6 -3 0 57(_arch(_uni))))
		(_sig (_int PC_Imm12 -3 0 57(_arch(_uni))))
		(_sig (_int ImmSh4 -3 0 57(_arch(_uni))))
		(_sig (_int DataRead_1 -3 0 60(_arch(_uni))))
		(_sig (_int DataRead_2 -3 0 60(_arch(_uni))))
		(_sig (_int DataWrite -3 0 60(_arch(_uni))))
		(_sig (_int ALUOutput -3 0 60(_arch(_uni))))
		(_sig (_int MemOutput -3 0 60(_arch(_uni))))
		(_sig (_int MemInput -3 0 60(_arch(_uni))))
		(_sig (_int PCIn -3 0 60(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 63(_array -2 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 3 0 63(_arch(_uni))))
		(_sig (_int ALUSrc1Output -3 0 64(_arch(_uni))))
		(_sig (_int ALUSrc2Output -3 0 64(_arch(_uni))))
		(_sig (_int MemToRegOut -3 0 64(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 0 67(_assignment (_trgt(0))(_sens(0)))))
			(line__68(_arch 1 0 68(_assignment (_trgt(5))(_sens(4))(_mon))))
			(line__69(_arch 2 0 69(_assignment (_trgt(6))(_sens(4))(_mon))))
			(line__70(_arch 3 0 70(_assignment (_trgt(7))(_sens(4))(_mon))))
			(line__73(_arch 4 0 73(_assignment (_trgt(20))(_sens(30)))))
			(line__74(_arch 5 0 74(_assignment (_trgt(21))(_sens(6(3)))(_read(6)))))
			(line__75(_arch 6 0 75(_assignment (_trgt(22))(_sens(7(1)))(_read(7)))))
			(line__76(_arch 7 0 76(_assignment (_trgt(23))(_sens(31(d_7_0))))))
			(line__77(_arch 8 0 77(_assignment (_trgt(24))(_sens(34(d_7_0))))))
			(line__78(_arch 9 0 78(_assignment (_trgt(25))(_sens(1))(_mon))))
			(line__79(_arch 10 0 79(_assignment (_trgt(26))(_sens(1))(_mon))))
			(line__80(_arch 11 0 80(_assignment (_trgt(27))(_sens(1)(6(3)))(_mon)(_read(6)))))
			(line__81(_arch 12 0 81(_assignment (_trgt(28))(_sens(1)(7(1)))(_mon)(_read(7)))))
			(line__82(_arch 13 0 82(_assignment (_trgt(29))(_sens(22)))))
			(line__108(_arch 14 0 108(_prcs (_simple)(_trgt(1))(_sens(0))(_read(1)(5)))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (2 REG_FILE)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (0 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 23 -1)
)
I 000049 55 1389          1495569699463 Data_Mem
(_unit VHDL (data_memory 0 6(data_mem 0 12))
	(_version vd0)
	(_time 1495569699464 2017.05.23 23:01:39)
	(_source (\./../src/Data_Memory.vhd\))
	(_parameters tan)
	(_code 6d6d6e6d383b3d7b6d6b2b37686b686b396b3b6a6f)
	(_ent
		(_time 1495541518452)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Address 0 0 7(_ent(_in))))
		(_port (_int DataIn -2 0 8(_ent(_in))))
		(_port (_int MemRead -1 0 8(_ent(_in))))
		(_port (_int MemWrite -1 0 8(_ent(_in))))
		(_port (_int DataOut -2 0 9(_ent(_out))))
		(_sig (_int Data -3 0 13(_arch(_uni))))
		(_sig (_int DataWord -2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(6))(_sens(5)(0)(2))(_mon))))
			(line__17(_arch 1 0 17(_assignment (_trgt(4))(_sens(6)(2)))))
			(line__18(_arch 2 0 18(_assignment (_trgt(5))(_sens(0)(1(d_15_8))(3))(_mon))))
			(line__19(_arch 3 0 19(_assignment (_trgt(5))(_sens(0)(1(d_7_0))(3))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (1 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.MEM_DATA (1 MEM_DATA)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (5)
	)
	(_use (ieee(std_logic_1164))(.(MIPS_Types))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Data_Mem 4 -1)
)
I 000052 55 9919          1495569700921 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 10))
	(_version vd0)
	(_time 1495569700922 2017.05.23 23:01:40)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code 2a2a2a2e727c7e3d2e2e6c717b2d282c7c2c292c2f)
	(_ent
		(_time 1495568627476)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -1 0 12(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 13(_array -2 ((_dto c 15 i 0)))))
				(_port (_int I0 4 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 14(_array -2 ((_dto c 16 i 0)))))
				(_port (_int I1 5 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 15(_array -2 ((_dto c 17 i 0)))))
				(_port (_int I2 6 0 15(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 16(_array -2 ((_dto c 18 i 0)))))
				(_port (_int I3 7 0 16(_ent (_in))))
				(_port (_int Selection 0 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 18(_array -2 ((_dto c 19 i 0)))))
				(_port (_int Output 8 0 18(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -1 0 23(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 24(_array -2 ((_dto c 20 i 0)))))
				(_port (_int I0 4 0 24(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 25(_array -2 ((_dto c 21 i 0)))))
				(_port (_int I1 5 0 25(_ent (_in))))
				(_port (_int Selection -2 0 26(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 27(_array -2 ((_dto c 22 i 0)))))
				(_port (_int Output 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst M1 0 85(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 86(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 87(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 88(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemInput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M5 0 89(_comp Mux2)
		(_port
			((I0)(MemOutput))
			((I1)(MemLower))
			((Selection)(MemToReg))
			((Output)(MemToRegOut))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M6 0 90(_comp Mux4)
		(_port
			((I0)(ALUOutput))
			((I1)(MemToRegOut))
			((I2)(PCplus2))
			((I3)(ImmSh4))
			((Selection)(RegWriteSrc))
			((Output)(DataWrite))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M7 0 91(_comp Mux4)
		(_port
			((I0)(PCplus1))
			((I1)(PC_Imm6))
			((I2)(PC_Imm12))
			((I3)(Ra))
			((Selection)(PCSrc))
			((Output)(PCIn))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 93(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 97(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 100(_ent . Data_Memory Data_Mem)
		(_port
			((Address)(ALUOutput))
			((DataIn)(MemInput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
		)
	)
	(_inst RegFileBlock 0 103(_ent . Register_File MIPS_Registers)
		(_port
			((ReadAddress_1)(RInst(1)))
			((ReadAddress_2)(RInst(2)))
			((WriteAddress)(RegDstOutput))
			((WriteData)(DataWrite))
			((RegWrite)(RegWrite))
			((ReadData_1)(DataRead_1))
			((ReadData_2)(DataRead_2))
			((Registers)(Registers))
		)
	)
	(_inst ALUBlock 0 106(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int CLK -2 0 32(_arch(_uni((i 3)))(_event))))
		(_type (_int ~INTEGER~range~0~to~2**16-1~13 0 35(_scalar (_to i 0 i 65535))))
		(_sig (_int PC 1 0 35(_arch(_uni((i 0))))))
		(_sig (_int Ra -3 0 38(_arch(_uni))))
		(_sig (_int Registers -4 0 41(_arch(_uni))))
		(_sig (_int Instruction -3 0 44(_arch(_uni))))
		(_sig (_int RInst -5 0 45(_arch(_uni))))
		(_sig (_int IInst -6 0 46(_arch(_uni))))
		(_sig (_int JInst -7 0 47(_arch(_uni))))
		(_sig (_int ZeroFlag -2 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 51(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 2 0 51(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 2 0 51(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 2 0 51(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -2 0 52(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -2 0 53(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -2 0 53(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -2 0 53(_arch(_uni((i 2))))))
		(_sig (_int MemRead -2 0 53(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -2 0 53(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -2 0 53(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -8 0 54(_arch(_uni))))
		(_sig (_int RsX4 -3 0 57(_arch(_uni))))
		(_sig (_int Imm6_16 -3 0 57(_arch(_uni))))
		(_sig (_int Imm12_16 -3 0 57(_arch(_uni))))
		(_sig (_int RtLower -3 0 57(_arch(_uni))))
		(_sig (_int MemLower -3 0 57(_arch(_uni))))
		(_sig (_int PCplus2 -3 0 57(_arch(_uni))))
		(_sig (_int PCplus1 -3 0 57(_arch(_uni))))
		(_sig (_int PC_Imm6 -3 0 57(_arch(_uni))))
		(_sig (_int PC_Imm12 -3 0 57(_arch(_uni))))
		(_sig (_int ImmSh4 -3 0 57(_arch(_uni))))
		(_sig (_int DataRead_1 -3 0 60(_arch(_uni))))
		(_sig (_int DataRead_2 -3 0 60(_arch(_uni))))
		(_sig (_int DataWrite -3 0 60(_arch(_uni))))
		(_sig (_int ALUOutput -3 0 60(_arch(_uni))))
		(_sig (_int MemOutput -3 0 60(_arch(_uni))))
		(_sig (_int MemInput -3 0 60(_arch(_uni))))
		(_sig (_int PCIn -3 0 60(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 63(_array -2 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 3 0 63(_arch(_uni))))
		(_sig (_int ALUSrc1Output -3 0 64(_arch(_uni))))
		(_sig (_int ALUSrc2Output -3 0 64(_arch(_uni))))
		(_sig (_int MemToRegOut -3 0 64(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 0 67(_assignment (_trgt(0))(_sens(0)))))
			(line__68(_arch 1 0 68(_assignment (_trgt(5))(_sens(4))(_mon))))
			(line__69(_arch 2 0 69(_assignment (_trgt(6))(_sens(4))(_mon))))
			(line__70(_arch 3 0 70(_assignment (_trgt(7))(_sens(4))(_mon))))
			(line__73(_arch 4 0 73(_assignment (_trgt(20))(_sens(30)))))
			(line__74(_arch 5 0 74(_assignment (_trgt(21))(_sens(6(3)))(_read(6)))))
			(line__75(_arch 6 0 75(_assignment (_trgt(22))(_sens(7(1)))(_read(7)))))
			(line__76(_arch 7 0 76(_assignment (_trgt(23))(_sens(31(d_7_0))))))
			(line__77(_arch 8 0 77(_assignment (_trgt(24))(_sens(34(d_7_0))))))
			(line__78(_arch 9 0 78(_assignment (_trgt(25))(_sens(1))(_mon))))
			(line__79(_arch 10 0 79(_assignment (_trgt(26))(_sens(1))(_mon))))
			(line__80(_arch 11 0 80(_assignment (_trgt(27))(_sens(1)(6(3)))(_mon)(_read(6)))))
			(line__81(_arch 12 0 81(_assignment (_trgt(28))(_sens(1)(7(1)))(_mon)(_read(7)))))
			(line__82(_arch 13 0 82(_assignment (_trgt(29))(_sens(22)))))
			(line__108(_arch 14 0 108(_prcs (_simple)(_trgt(1))(_sens(0))(_read(1)(5)))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (2 REG_FILE)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (0 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 23 -1)
)
I 000052 55 9917          1495570321559 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 10))
	(_version vd0)
	(_time 1495570321560 2017.05.23 23:12:01)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code 8ad9db84d2dcde9d8fdbccd1db8d888cdc8c898c8f)
	(_ent
		(_time 1495568627476)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -1 0 12(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 13(_array -2 ((_dto c 15 i 0)))))
				(_port (_int I0 4 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 13(_array -2 ((_dto c 16 i 0)))))
				(_port (_int I1 5 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 13(_array -2 ((_dto c 17 i 0)))))
				(_port (_int I2 6 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 13(_array -2 ((_dto c 18 i 0)))))
				(_port (_int I3 7 0 13(_ent (_in))))
				(_port (_int Selection 0 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 15(_array -2 ((_dto c 19 i 0)))))
				(_port (_int Output 8 0 15(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -1 0 20(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 21(_array -2 ((_dto c 20 i 0)))))
				(_port (_int I0 4 0 21(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 21(_array -2 ((_dto c 21 i 0)))))
				(_port (_int I1 5 0 21(_ent (_in))))
				(_port (_int Selection -2 0 22(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 23(_array -2 ((_dto c 22 i 0)))))
				(_port (_int Output 6 0 23(_ent (_out))))
			)
		)
	)
	(_inst M1 0 81(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 82(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 83(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 84(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemInput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M5 0 85(_comp Mux2)
		(_port
			((I0)(MemOutput))
			((I1)(MemLower))
			((Selection)(MemToReg))
			((Output)(MemToRegOut))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M6 0 86(_comp Mux4)
		(_port
			((I0)(ALUOutput))
			((I1)(MemToRegOut))
			((I2)(PCplus2))
			((I3)(ImmSh4))
			((Selection)(RegWriteSrc))
			((Output)(DataWrite))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M7 0 87(_comp Mux4)
		(_port
			((I0)(PCplus1))
			((I1)(PC_Imm6))
			((I2)(PC_Imm12))
			((I3)(Ra))
			((Selection)(PCSrc))
			((Output)(PCIn))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 89(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 93(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 96(_ent . Data_Memory Data_Mem)
		(_port
			((Address)(ALUOutput))
			((DataIn)(MemInput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
		)
	)
	(_inst RegFileBlock 0 99(_ent . Register_File MIPS_Registers)
		(_port
			((ReadAddress_1)(RInst(1)))
			((ReadAddress_2)(RInst(2)))
			((WriteAddress)(RegDstOutput))
			((WriteData)(DataWrite))
			((RegWrite)(RegWrite))
			((ReadData_1)(DataRead_1))
			((ReadData_2)(DataRead_2))
			((Registers)(Registers))
		)
	)
	(_inst ALUBlock 0 102(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int CLK -2 0 28(_arch(_uni((i 3)))(_event))))
		(_type (_int ~INTEGER~range~0~to~2**16-1~13 0 31(_scalar (_to i 0 i 65535))))
		(_sig (_int PC 1 0 31(_arch(_uni((i 0))))))
		(_sig (_int Ra -3 0 34(_arch(_uni))))
		(_sig (_int Registers -4 0 37(_arch(_uni))))
		(_sig (_int Instruction -3 0 40(_arch(_uni))))
		(_sig (_int RInst -5 0 41(_arch(_uni))))
		(_sig (_int IInst -6 0 42(_arch(_uni))))
		(_sig (_int JInst -7 0 43(_arch(_uni))))
		(_sig (_int ZeroFlag -2 0 46(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 47(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -2 0 48(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemRead -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -8 0 50(_arch(_uni))))
		(_sig (_int RsX4 -3 0 53(_arch(_uni))))
		(_sig (_int Imm6_16 -3 0 53(_arch(_uni))))
		(_sig (_int Imm12_16 -3 0 53(_arch(_uni))))
		(_sig (_int RtLower -3 0 53(_arch(_uni))))
		(_sig (_int MemLower -3 0 53(_arch(_uni))))
		(_sig (_int PCplus2 -3 0 53(_arch(_uni))))
		(_sig (_int PCplus1 -3 0 53(_arch(_uni))))
		(_sig (_int PC_Imm6 -3 0 53(_arch(_uni))))
		(_sig (_int PC_Imm12 -3 0 53(_arch(_uni))))
		(_sig (_int ImmSh4 -3 0 53(_arch(_uni))))
		(_sig (_int DataRead_1 -3 0 56(_arch(_uni))))
		(_sig (_int DataRead_2 -3 0 56(_arch(_uni))))
		(_sig (_int DataWrite -3 0 56(_arch(_uni))))
		(_sig (_int ALUOutput -3 0 56(_arch(_uni))))
		(_sig (_int MemOutput -3 0 56(_arch(_uni))))
		(_sig (_int MemInput -3 0 56(_arch(_uni))))
		(_sig (_int PCIn -3 0 56(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59(_array -2 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 3 0 59(_arch(_uni))))
		(_sig (_int ALUSrc1Output -3 0 60(_arch(_uni))))
		(_sig (_int ALUSrc2Output -3 0 60(_arch(_uni))))
		(_sig (_int MemToRegOut -3 0 60(_arch(_uni))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment (_trgt(0))(_sens(0)))))
			(line__64(_arch 1 0 64(_assignment (_trgt(5))(_sens(4))(_mon))))
			(line__65(_arch 2 0 65(_assignment (_trgt(6))(_sens(4))(_mon))))
			(line__66(_arch 3 0 66(_assignment (_trgt(7))(_sens(4))(_mon))))
			(line__69(_arch 4 0 69(_assignment (_trgt(20))(_sens(30)))))
			(line__70(_arch 5 0 70(_assignment (_trgt(21))(_sens(6(3)))(_read(6)))))
			(line__71(_arch 6 0 71(_assignment (_trgt(22))(_sens(7(1)))(_read(7)))))
			(line__72(_arch 7 0 72(_assignment (_trgt(23))(_sens(31(d_7_0))))))
			(line__73(_arch 8 0 73(_assignment (_trgt(24))(_sens(34(d_7_0))))))
			(line__74(_arch 9 0 74(_assignment (_trgt(25))(_sens(1))(_mon))))
			(line__75(_arch 10 0 75(_assignment (_trgt(26))(_sens(1))(_mon))))
			(line__76(_arch 11 0 76(_assignment (_trgt(27))(_sens(1)(6(3)))(_mon)(_read(6)))))
			(line__77(_arch 12 0 77(_assignment (_trgt(28))(_sens(1)(7(1)))(_mon)(_read(7)))))
			(line__78(_arch 13 0 78(_assignment (_trgt(29))(_sens(22)))))
			(line__104(_arch 14 0 104(_prcs (_simple)(_trgt(1))(_sens(0))(_read(1)(5)))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (2 REG_FILE)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (0 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 23 -1)
)
V 000051 55 1516          1495570394775 GenericMux
(_unit VHDL (mux4_1 0 6(genericmux 0 13))
	(_version vd0)
	(_time 1495570394776 2017.05.23 23:13:14)
	(_source (\./../src/Muxes.vhd\))
	(_parameters tan)
	(_code 7d7b2a7d2c2b216e787a3b222d7b297a787a757e79)
	(_ent
		(_time 1495570394773)
	)
	(_object
		(_gen (_int size -1 0 7 \16\ (_ent gms((i 16)))))
		(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 8(_array -2 ((_dto c 1 i 0)))))
		(_port (_int I0 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 8(_array -2 ((_dto c 2 i 0)))))
		(_port (_int I1 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 8(_array -2 ((_dto c 3 i 0)))))
		(_port (_int I2 2 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 8(_array -2 ((_dto c 4 i 0)))))
		(_port (_int I3 3 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -2 ((_dto i 1 i 0)))))
		(_port (_int Selection 4 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 10(_array -2 ((_dto c 5 i 0)))))
		(_port (_int Output 5 0 10(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . GenericMux 6 -1)
)
V 000051 55 1139          1495570394781 GenericMux
(_unit VHDL (mux2_1 0 26(genericmux 0 33))
	(_version vd0)
	(_time 1495570394782 2017.05.23 23:13:14)
	(_source (\./../src/Muxes.vhd\))
	(_parameters tan)
	(_code 8d8bda82dcdbd19e8fdecbd2dd8bd98a888a858e8f)
	(_ent
		(_time 1495570394779)
	)
	(_object
		(_gen (_int size -1 0 27 \16\ (_ent gms((i 16)))))
		(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 28(_array -2 ((_dto c 1 i 0)))))
		(_port (_int I0 0 0 28(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 28(_array -2 ((_dto c 2 i 0)))))
		(_port (_int I1 1 0 28(_ent(_in))))
		(_port (_int Selection -2 0 29(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 30(_array -2 ((_dto c 3 i 0)))))
		(_port (_int Output 2 0 30(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . GenericMux 4 -1)
)
I 000052 55 9917          1495570397423 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 10))
	(_version vd0)
	(_time 1495570397424 2017.05.23 23:13:17)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code ded8de8c82888ac9db8f98858fd9dcd888d8ddd8db)
	(_ent
		(_time 1495568627476)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -1 0 12(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 13(_array -2 ((_dto c 15 i 0)))))
				(_port (_int I0 4 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 13(_array -2 ((_dto c 16 i 0)))))
				(_port (_int I1 5 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 13(_array -2 ((_dto c 17 i 0)))))
				(_port (_int I2 6 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 13(_array -2 ((_dto c 18 i 0)))))
				(_port (_int I3 7 0 13(_ent (_in))))
				(_port (_int Selection 0 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 15(_array -2 ((_dto c 19 i 0)))))
				(_port (_int Output 8 0 15(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -1 0 20(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 21(_array -2 ((_dto c 20 i 0)))))
				(_port (_int I0 4 0 21(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 21(_array -2 ((_dto c 21 i 0)))))
				(_port (_int I1 5 0 21(_ent (_in))))
				(_port (_int Selection -2 0 22(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 23(_array -2 ((_dto c 22 i 0)))))
				(_port (_int Output 6 0 23(_ent (_out))))
			)
		)
	)
	(_inst M1 0 81(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 82(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 83(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 84(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemInput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M5 0 85(_comp Mux2)
		(_port
			((I0)(MemOutput))
			((I1)(MemLower))
			((Selection)(MemToReg))
			((Output)(MemToRegOut))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M6 0 86(_comp Mux4)
		(_port
			((I0)(ALUOutput))
			((I1)(MemToRegOut))
			((I2)(PCplus2))
			((I3)(ImmSh4))
			((Selection)(RegWriteSrc))
			((Output)(DataWrite))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M7 0 87(_comp Mux4)
		(_port
			((I0)(PCplus1))
			((I1)(PC_Imm6))
			((I2)(PC_Imm12))
			((I3)(Ra))
			((Selection)(PCSrc))
			((Output)(PCIn))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 89(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 93(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 96(_ent . Data_Memory Data_Mem)
		(_port
			((Address)(ALUOutput))
			((DataIn)(MemInput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
		)
	)
	(_inst RegFileBlock 0 99(_ent . Register_File MIPS_Registers)
		(_port
			((ReadAddress_1)(RInst(1)))
			((ReadAddress_2)(RInst(2)))
			((WriteAddress)(RegDstOutput))
			((WriteData)(DataWrite))
			((RegWrite)(RegWrite))
			((ReadData_1)(DataRead_1))
			((ReadData_2)(DataRead_2))
			((Registers)(Registers))
		)
	)
	(_inst ALUBlock 0 102(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int CLK -2 0 28(_arch(_uni((i 3)))(_event))))
		(_type (_int ~INTEGER~range~0~to~2**16-1~13 0 31(_scalar (_to i 0 i 65535))))
		(_sig (_int PC 1 0 31(_arch(_uni((i 0))))))
		(_sig (_int Ra -3 0 34(_arch(_uni))))
		(_sig (_int Registers -4 0 37(_arch(_uni))))
		(_sig (_int Instruction -3 0 40(_arch(_uni))))
		(_sig (_int RInst -5 0 41(_arch(_uni))))
		(_sig (_int IInst -6 0 42(_arch(_uni))))
		(_sig (_int JInst -7 0 43(_arch(_uni))))
		(_sig (_int ZeroFlag -2 0 46(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 47(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -2 0 48(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemRead -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -8 0 50(_arch(_uni))))
		(_sig (_int RsX4 -3 0 53(_arch(_uni))))
		(_sig (_int Imm6_16 -3 0 53(_arch(_uni))))
		(_sig (_int Imm12_16 -3 0 53(_arch(_uni))))
		(_sig (_int RtLower -3 0 53(_arch(_uni))))
		(_sig (_int MemLower -3 0 53(_arch(_uni))))
		(_sig (_int PCplus2 -3 0 53(_arch(_uni))))
		(_sig (_int PCplus1 -3 0 53(_arch(_uni))))
		(_sig (_int PC_Imm6 -3 0 53(_arch(_uni))))
		(_sig (_int PC_Imm12 -3 0 53(_arch(_uni))))
		(_sig (_int ImmSh4 -3 0 53(_arch(_uni))))
		(_sig (_int DataRead_1 -3 0 56(_arch(_uni))))
		(_sig (_int DataRead_2 -3 0 56(_arch(_uni))))
		(_sig (_int DataWrite -3 0 56(_arch(_uni))))
		(_sig (_int ALUOutput -3 0 56(_arch(_uni))))
		(_sig (_int MemOutput -3 0 56(_arch(_uni))))
		(_sig (_int MemInput -3 0 56(_arch(_uni))))
		(_sig (_int PCIn -3 0 56(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59(_array -2 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 3 0 59(_arch(_uni))))
		(_sig (_int ALUSrc1Output -3 0 60(_arch(_uni))))
		(_sig (_int ALUSrc2Output -3 0 60(_arch(_uni))))
		(_sig (_int MemToRegOut -3 0 60(_arch(_uni))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment (_trgt(0))(_sens(0)))))
			(line__64(_arch 1 0 64(_assignment (_trgt(5))(_sens(4))(_mon))))
			(line__65(_arch 2 0 65(_assignment (_trgt(6))(_sens(4))(_mon))))
			(line__66(_arch 3 0 66(_assignment (_trgt(7))(_sens(4))(_mon))))
			(line__69(_arch 4 0 69(_assignment (_trgt(20))(_sens(30)))))
			(line__70(_arch 5 0 70(_assignment (_trgt(21))(_sens(6(3)))(_read(6)))))
			(line__71(_arch 6 0 71(_assignment (_trgt(22))(_sens(7(1)))(_read(7)))))
			(line__72(_arch 7 0 72(_assignment (_trgt(23))(_sens(31(d_7_0))))))
			(line__73(_arch 8 0 73(_assignment (_trgt(24))(_sens(34(d_7_0))))))
			(line__74(_arch 9 0 74(_assignment (_trgt(25))(_sens(1))(_mon))))
			(line__75(_arch 10 0 75(_assignment (_trgt(26))(_sens(1))(_mon))))
			(line__76(_arch 11 0 76(_assignment (_trgt(27))(_sens(1)(6(3)))(_mon)(_read(6)))))
			(line__77(_arch 12 0 77(_assignment (_trgt(28))(_sens(1)(7(1)))(_mon)(_read(7)))))
			(line__78(_arch 13 0 78(_assignment (_trgt(29))(_sens(22)))))
			(line__104(_arch 14 0 104(_prcs (_simple)(_trgt(1))(_sens(0))(_read(1)(5)))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (2 REG_FILE)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (0 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 23 -1)
)
I 000052 55 9917          1495570670219 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 10))
	(_version vd0)
	(_time 1495570670220 2017.05.23 23:17:50)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code 7a7f297b222c2e6d7f2b3c212b7d787c2c7c797c7f)
	(_ent
		(_time 1495568627476)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -1 0 12(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 13(_array -2 ((_dto c 15 i 0)))))
				(_port (_int I0 4 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 13(_array -2 ((_dto c 16 i 0)))))
				(_port (_int I1 5 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 13(_array -2 ((_dto c 17 i 0)))))
				(_port (_int I2 6 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 13(_array -2 ((_dto c 18 i 0)))))
				(_port (_int I3 7 0 13(_ent (_in))))
				(_port (_int Selection 0 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 15(_array -2 ((_dto c 19 i 0)))))
				(_port (_int Output 8 0 15(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -1 0 20(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 21(_array -2 ((_dto c 20 i 0)))))
				(_port (_int I0 4 0 21(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 21(_array -2 ((_dto c 21 i 0)))))
				(_port (_int I1 5 0 21(_ent (_in))))
				(_port (_int Selection -2 0 22(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 23(_array -2 ((_dto c 22 i 0)))))
				(_port (_int Output 6 0 23(_ent (_out))))
			)
		)
	)
	(_inst M1 0 81(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 82(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 83(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 84(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemInput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M5 0 85(_comp Mux2)
		(_port
			((I0)(MemOutput))
			((I1)(MemLower))
			((Selection)(MemToReg))
			((Output)(MemToRegOut))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M6 0 86(_comp Mux4)
		(_port
			((I0)(ALUOutput))
			((I1)(MemToRegOut))
			((I2)(PCplus2))
			((I3)(ImmSh4))
			((Selection)(RegWriteSrc))
			((Output)(DataWrite))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M7 0 87(_comp Mux4)
		(_port
			((I0)(PCplus1))
			((I1)(PC_Imm6))
			((I2)(PC_Imm12))
			((I3)(Ra))
			((Selection)(PCSrc))
			((Output)(PCIn))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 89(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 93(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 96(_ent . Data_Memory Data_Mem)
		(_port
			((Address)(ALUOutput))
			((DataIn)(MemInput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
		)
	)
	(_inst RegFileBlock 0 99(_ent . Register_File MIPS_Registers)
		(_port
			((ReadAddress_1)(RInst(1)))
			((ReadAddress_2)(RInst(2)))
			((WriteAddress)(RegDstOutput))
			((WriteData)(DataWrite))
			((RegWrite)(RegWrite))
			((ReadData_1)(DataRead_1))
			((ReadData_2)(DataRead_2))
			((Registers)(Registers))
		)
	)
	(_inst ALUBlock 0 102(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int CLK -2 0 28(_arch(_uni((i 3)))(_event))))
		(_type (_int ~INTEGER~range~0~to~2**16-1~13 0 31(_scalar (_to i 0 i 65535))))
		(_sig (_int PC 1 0 31(_arch(_uni((i 0))))))
		(_sig (_int Ra -3 0 34(_arch(_uni))))
		(_sig (_int Registers -4 0 37(_arch(_uni))))
		(_sig (_int Instruction -3 0 40(_arch(_uni))))
		(_sig (_int RInst -5 0 41(_arch(_uni))))
		(_sig (_int IInst -6 0 42(_arch(_uni))))
		(_sig (_int JInst -7 0 43(_arch(_uni))))
		(_sig (_int ZeroFlag -2 0 46(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 47(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -2 0 48(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemRead -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -8 0 50(_arch(_uni))))
		(_sig (_int RsX4 -3 0 53(_arch(_uni))))
		(_sig (_int Imm6_16 -3 0 53(_arch(_uni))))
		(_sig (_int Imm12_16 -3 0 53(_arch(_uni))))
		(_sig (_int RtLower -3 0 53(_arch(_uni))))
		(_sig (_int MemLower -3 0 53(_arch(_uni))))
		(_sig (_int PCplus2 -3 0 53(_arch(_uni))))
		(_sig (_int PCplus1 -3 0 53(_arch(_uni))))
		(_sig (_int PC_Imm6 -3 0 53(_arch(_uni))))
		(_sig (_int PC_Imm12 -3 0 53(_arch(_uni))))
		(_sig (_int ImmSh4 -3 0 53(_arch(_uni))))
		(_sig (_int DataRead_1 -3 0 56(_arch(_uni))))
		(_sig (_int DataRead_2 -3 0 56(_arch(_uni))))
		(_sig (_int DataWrite -3 0 56(_arch(_uni))))
		(_sig (_int ALUOutput -3 0 56(_arch(_uni))))
		(_sig (_int MemOutput -3 0 56(_arch(_uni))))
		(_sig (_int MemInput -3 0 56(_arch(_uni))))
		(_sig (_int PCIn -3 0 56(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59(_array -2 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 3 0 59(_arch(_uni))))
		(_sig (_int ALUSrc1Output -3 0 60(_arch(_uni))))
		(_sig (_int ALUSrc2Output -3 0 60(_arch(_uni))))
		(_sig (_int MemToRegOut -3 0 60(_arch(_uni))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment (_trgt(0))(_sens(0)))))
			(line__64(_arch 1 0 64(_assignment (_trgt(5))(_sens(4))(_mon))))
			(line__65(_arch 2 0 65(_assignment (_trgt(6))(_sens(4))(_mon))))
			(line__66(_arch 3 0 66(_assignment (_trgt(7))(_sens(4))(_mon))))
			(line__69(_arch 4 0 69(_assignment (_trgt(20))(_sens(30)))))
			(line__70(_arch 5 0 70(_assignment (_trgt(21))(_sens(6(3)))(_read(6)))))
			(line__71(_arch 6 0 71(_assignment (_trgt(22))(_sens(7(1)))(_read(7)))))
			(line__72(_arch 7 0 72(_assignment (_trgt(23))(_sens(31(d_7_0))))))
			(line__73(_arch 8 0 73(_assignment (_trgt(24))(_sens(34(d_7_0))))))
			(line__74(_arch 9 0 74(_assignment (_trgt(25))(_sens(1))(_mon))))
			(line__75(_arch 10 0 75(_assignment (_trgt(26))(_sens(1))(_mon))))
			(line__76(_arch 11 0 76(_assignment (_trgt(27))(_sens(1)(6(3)))(_mon)(_read(6)))))
			(line__77(_arch 12 0 77(_assignment (_trgt(28))(_sens(1)(7(1)))(_mon)(_read(7)))))
			(line__78(_arch 13 0 78(_assignment (_trgt(29))(_sens(22)))))
			(line__104(_arch 14 0 104(_prcs (_simple)(_trgt(1))(_sens(0))(_read(1)(5)))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (2 REG_FILE)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (0 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 23 -1)
)
I 000053 55 2324          1495570966452 MIPS_Control
(_unit VHDL (control_unit 0 22(mips_control 0 31))
	(_version vd0)
	(_time 1495570966453 2017.05.23 23:22:46)
	(_source (\./../src/Control_Unit.vhd\))
	(_parameters tan)
	(_code a5f1f5f2f6f2a4b2a5a1b7ffa2a3f6a0f3a2a0a3f0)
	(_ent
		(_time 1495551592774)
	)
	(_object
		(_port (_int Opcode -1 0 23(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -2 ((_dto i 2 i 0)))))
		(_port (_int FuncField 0 0 23(_ent(_in))))
		(_port (_int ZeroFlag -2 0 24(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 25(_array -2 ((_dto i 1 i 0)))))
		(_port (_int RegDst 1 0 25(_ent(_out(_string \"00"\)))))
		(_port (_int RegWriteSrc 1 0 25(_ent(_out(_string \"00"\)))))
		(_port (_int PCSrc 1 0 25(_ent(_out(_string \"00"\)))))
		(_port (_int RegWrite -2 0 26(_ent(_out((i 3))))))
		(_port (_int ALUSrc1 -2 0 27(_ent(_out((i 2))))))
		(_port (_int ALUSrc2 -2 0 27(_ent(_out((i 2))))))
		(_port (_int MemWrite -2 0 27(_ent(_out((i 2))))))
		(_port (_int MemRead -2 0 27(_ent(_out((i 2))))))
		(_port (_int MemToReg -2 0 27(_ent(_out((i 2))))))
		(_port (_int MemSrc -2 0 27(_ent(_out((i 2))))))
		(_port (_int ALUOP -3 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment (_trgt(3))(_sens(0)))))
			(line__38(_arch 1 0 38(_assignment (_trgt(4))(_sens(0)))))
			(line__43(_arch 2 0 43(_assignment (_trgt(6))(_sens(0)))))
			(line__47(_arch 3 0 47(_assignment (_trgt(7))(_sens(0)))))
			(line__48(_arch 4 0 48(_assignment (_trgt(8))(_sens(0)))))
			(line__50(_arch 5 0 50(_assignment (_trgt(9))(_sens(0)))))
			(line__51(_arch 6 0 51(_assignment (_trgt(10))(_sens(0)))))
			(line__52(_arch 7 0 52(_assignment (_trgt(11))(_sens(0)))))
			(line__53(_arch 8 0 53(_assignment (_trgt(12))(_sens(0)))))
			(line__55(_arch 9 0 55(_assignment (_trgt(5))(_sens(0)(2)))))
			(line__60(_arch 10 0 60(_assignment (_trgt(13))(_sens(0)(1)))))
		)
		(_type (_ext ~extmips_16.MIPS_Types.INST_OP (0 INST_OP)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (0 ALU_OP)))
	)
	(_use (.(MIPS_Types))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(131586)
		(131842)
		(197378)
		(131587)
		(197123)
	)
	(_model . MIPS_Control 11 -1)
)
I 000052 55 9917          1495570968932 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 10))
	(_version vd0)
	(_time 1495570968933 2017.05.23 23:22:48)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code 4a1f1848121c1e5d4f1b0c111b4d484c1c4c494c4f)
	(_ent
		(_time 1495568627476)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -1 0 12(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 13(_array -2 ((_dto c 15 i 0)))))
				(_port (_int I0 4 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 13(_array -2 ((_dto c 16 i 0)))))
				(_port (_int I1 5 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 13(_array -2 ((_dto c 17 i 0)))))
				(_port (_int I2 6 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 13(_array -2 ((_dto c 18 i 0)))))
				(_port (_int I3 7 0 13(_ent (_in))))
				(_port (_int Selection 0 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 15(_array -2 ((_dto c 19 i 0)))))
				(_port (_int Output 8 0 15(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -1 0 20(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 21(_array -2 ((_dto c 20 i 0)))))
				(_port (_int I0 4 0 21(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 21(_array -2 ((_dto c 21 i 0)))))
				(_port (_int I1 5 0 21(_ent (_in))))
				(_port (_int Selection -2 0 22(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 23(_array -2 ((_dto c 22 i 0)))))
				(_port (_int Output 6 0 23(_ent (_out))))
			)
		)
	)
	(_inst M1 0 81(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 82(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 83(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 84(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemInput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M5 0 85(_comp Mux2)
		(_port
			((I0)(MemOutput))
			((I1)(MemLower))
			((Selection)(MemToReg))
			((Output)(MemToRegOut))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M6 0 86(_comp Mux4)
		(_port
			((I0)(ALUOutput))
			((I1)(MemToRegOut))
			((I2)(PCplus2))
			((I3)(ImmSh4))
			((Selection)(RegWriteSrc))
			((Output)(DataWrite))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M7 0 87(_comp Mux4)
		(_port
			((I0)(PCplus1))
			((I1)(PC_Imm6))
			((I2)(PC_Imm12))
			((I3)(Ra))
			((Selection)(PCSrc))
			((Output)(PCIn))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 89(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 93(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 96(_ent . Data_Memory Data_Mem)
		(_port
			((Address)(ALUOutput))
			((DataIn)(MemInput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
		)
	)
	(_inst RegFileBlock 0 99(_ent . Register_File MIPS_Registers)
		(_port
			((ReadAddress_1)(RInst(1)))
			((ReadAddress_2)(RInst(2)))
			((WriteAddress)(RegDstOutput))
			((WriteData)(DataWrite))
			((RegWrite)(RegWrite))
			((ReadData_1)(DataRead_1))
			((ReadData_2)(DataRead_2))
			((Registers)(Registers))
		)
	)
	(_inst ALUBlock 0 102(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int CLK -2 0 28(_arch(_uni((i 3)))(_event))))
		(_type (_int ~INTEGER~range~0~to~2**16-1~13 0 31(_scalar (_to i 0 i 65535))))
		(_sig (_int PC 1 0 31(_arch(_uni((i 0))))))
		(_sig (_int Ra -3 0 34(_arch(_uni))))
		(_sig (_int Registers -4 0 37(_arch(_uni))))
		(_sig (_int Instruction -3 0 40(_arch(_uni))))
		(_sig (_int RInst -5 0 41(_arch(_uni))))
		(_sig (_int IInst -6 0 42(_arch(_uni))))
		(_sig (_int JInst -7 0 43(_arch(_uni))))
		(_sig (_int ZeroFlag -2 0 46(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 47(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -2 0 48(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemRead -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -8 0 50(_arch(_uni))))
		(_sig (_int RsX4 -3 0 53(_arch(_uni))))
		(_sig (_int Imm6_16 -3 0 53(_arch(_uni))))
		(_sig (_int Imm12_16 -3 0 53(_arch(_uni))))
		(_sig (_int RtLower -3 0 53(_arch(_uni))))
		(_sig (_int MemLower -3 0 53(_arch(_uni))))
		(_sig (_int PCplus2 -3 0 53(_arch(_uni))))
		(_sig (_int PCplus1 -3 0 53(_arch(_uni))))
		(_sig (_int PC_Imm6 -3 0 53(_arch(_uni))))
		(_sig (_int PC_Imm12 -3 0 53(_arch(_uni))))
		(_sig (_int ImmSh4 -3 0 53(_arch(_uni))))
		(_sig (_int DataRead_1 -3 0 56(_arch(_uni))))
		(_sig (_int DataRead_2 -3 0 56(_arch(_uni))))
		(_sig (_int DataWrite -3 0 56(_arch(_uni))))
		(_sig (_int ALUOutput -3 0 56(_arch(_uni))))
		(_sig (_int MemOutput -3 0 56(_arch(_uni))))
		(_sig (_int MemInput -3 0 56(_arch(_uni))))
		(_sig (_int PCIn -3 0 56(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59(_array -2 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 3 0 59(_arch(_uni))))
		(_sig (_int ALUSrc1Output -3 0 60(_arch(_uni))))
		(_sig (_int ALUSrc2Output -3 0 60(_arch(_uni))))
		(_sig (_int MemToRegOut -3 0 60(_arch(_uni))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment (_trgt(0))(_sens(0)))))
			(line__64(_arch 1 0 64(_assignment (_trgt(5))(_sens(4))(_mon))))
			(line__65(_arch 2 0 65(_assignment (_trgt(6))(_sens(4))(_mon))))
			(line__66(_arch 3 0 66(_assignment (_trgt(7))(_sens(4))(_mon))))
			(line__69(_arch 4 0 69(_assignment (_trgt(20))(_sens(30)))))
			(line__70(_arch 5 0 70(_assignment (_trgt(21))(_sens(6(3)))(_read(6)))))
			(line__71(_arch 6 0 71(_assignment (_trgt(22))(_sens(7(1)))(_read(7)))))
			(line__72(_arch 7 0 72(_assignment (_trgt(23))(_sens(31(d_7_0))))))
			(line__73(_arch 8 0 73(_assignment (_trgt(24))(_sens(34(d_7_0))))))
			(line__74(_arch 9 0 74(_assignment (_trgt(25))(_sens(1))(_mon))))
			(line__75(_arch 10 0 75(_assignment (_trgt(26))(_sens(1))(_mon))))
			(line__76(_arch 11 0 76(_assignment (_trgt(27))(_sens(1)(6(3)))(_mon)(_read(6)))))
			(line__77(_arch 12 0 77(_assignment (_trgt(28))(_sens(1)(7(1)))(_mon)(_read(7)))))
			(line__78(_arch 13 0 78(_assignment (_trgt(29))(_sens(22)))))
			(line__104(_arch 14 0 104(_prcs (_simple)(_trgt(1))(_sens(0))(_read(1)(5)))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (2 REG_FILE)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (0 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 23 -1)
)
I 000055 55 1786          1495571092342 MIPS_Registers
(_unit VHDL (register_file 0 6(mips_registers 0 13))
	(_version vd0)
	(_time 1495571092343 2017.05.23 23:24:52)
	(_source (\./../src/Register_File.vhd\))
	(_parameters tan)
	(_code 67316d67653034716f31743c326162606562316161)
	(_ent
		(_time 1495568297898)
	)
	(_object
		(_port (_int ReadAddress_1 -1 0 7(_ent(_in))))
		(_port (_int ReadAddress_2 -1 0 7(_ent(_in))))
		(_port (_int WriteAddress -1 0 7(_ent(_in))))
		(_port (_int WriteData -2 0 8(_ent(_in))))
		(_port (_int RegWrite -3 0 8(_ent(_in))))
		(_port (_int ReadData_1 -2 0 9(_ent(_out))))
		(_port (_int ReadData_2 -2 0 9(_ent(_out))))
		(_port (_int Registers -4 0 10(_ent(_out))))
		(_sig (_int Regs -4 0 14(_arch(_uni(((_string \"0000000000000000"\))((_string \"0000001001100000"\))((_string \"0011000100100110"\))((_string \"0001000100100010"\))((_string \"0000000101000010"\))((_string \"0000000000000000"\))((_string \"1010001101001011"\))((_string \"1110001111101111"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(5))(_sens(8)(0))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(6))(_sens(8)(1))(_mon))))
			(line__25(_arch 2 0 25(_assignment (_trgt(8))(_sens(2)(3)(4))(_mon)(_read(8)))))
			(line__26(_arch 3 0 26(_assignment (_alias((Registers)(Regs)))(_trgt(7))(_sens(8)))))
		)
		(_type (_ext ~extmips_16.MIPS_Types.REG_ADDRESS (0 REG_ADDRESS)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (0 WORD)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (0 REG_FILE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (.(MIPS_Types))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . MIPS_Registers 4 -1)
)
I 000052 55 9917          1495571094756 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 10))
	(_version vd0)
	(_time 1495571094757 2017.05.23 23:24:54)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code ce9a9b9b92989ad9cb9f88959fc9ccc898c8cdc8cb)
	(_ent
		(_time 1495568627476)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -1 0 12(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 13(_array -2 ((_dto c 15 i 0)))))
				(_port (_int I0 4 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 13(_array -2 ((_dto c 16 i 0)))))
				(_port (_int I1 5 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 13(_array -2 ((_dto c 17 i 0)))))
				(_port (_int I2 6 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 13(_array -2 ((_dto c 18 i 0)))))
				(_port (_int I3 7 0 13(_ent (_in))))
				(_port (_int Selection 0 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 15(_array -2 ((_dto c 19 i 0)))))
				(_port (_int Output 8 0 15(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -1 0 20(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 21(_array -2 ((_dto c 20 i 0)))))
				(_port (_int I0 4 0 21(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 21(_array -2 ((_dto c 21 i 0)))))
				(_port (_int I1 5 0 21(_ent (_in))))
				(_port (_int Selection -2 0 22(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 23(_array -2 ((_dto c 22 i 0)))))
				(_port (_int Output 6 0 23(_ent (_out))))
			)
		)
	)
	(_inst M1 0 81(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 82(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 83(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 84(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemInput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M5 0 85(_comp Mux2)
		(_port
			((I0)(MemOutput))
			((I1)(MemLower))
			((Selection)(MemToReg))
			((Output)(MemToRegOut))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M6 0 86(_comp Mux4)
		(_port
			((I0)(ALUOutput))
			((I1)(MemToRegOut))
			((I2)(PCplus2))
			((I3)(ImmSh4))
			((Selection)(RegWriteSrc))
			((Output)(DataWrite))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M7 0 87(_comp Mux4)
		(_port
			((I0)(PCplus1))
			((I1)(PC_Imm6))
			((I2)(PC_Imm12))
			((I3)(Ra))
			((Selection)(PCSrc))
			((Output)(PCIn))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 89(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 93(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 96(_ent . Data_Memory Data_Mem)
		(_port
			((Address)(ALUOutput))
			((DataIn)(MemInput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
		)
	)
	(_inst RegFileBlock 0 99(_ent . Register_File MIPS_Registers)
		(_port
			((ReadAddress_1)(RInst(1)))
			((ReadAddress_2)(RInst(2)))
			((WriteAddress)(RegDstOutput))
			((WriteData)(DataWrite))
			((RegWrite)(RegWrite))
			((ReadData_1)(DataRead_1))
			((ReadData_2)(DataRead_2))
			((Registers)(Registers))
		)
	)
	(_inst ALUBlock 0 102(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int CLK -2 0 28(_arch(_uni((i 3)))(_event))))
		(_type (_int ~INTEGER~range~0~to~2**16-1~13 0 31(_scalar (_to i 0 i 65535))))
		(_sig (_int PC 1 0 31(_arch(_uni((i 0))))))
		(_sig (_int Ra -3 0 34(_arch(_uni))))
		(_sig (_int Registers -4 0 37(_arch(_uni))))
		(_sig (_int Instruction -3 0 40(_arch(_uni))))
		(_sig (_int RInst -5 0 41(_arch(_uni))))
		(_sig (_int IInst -6 0 42(_arch(_uni))))
		(_sig (_int JInst -7 0 43(_arch(_uni))))
		(_sig (_int ZeroFlag -2 0 46(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 47(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -2 0 48(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemRead -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -8 0 50(_arch(_uni))))
		(_sig (_int RsX4 -3 0 53(_arch(_uni))))
		(_sig (_int Imm6_16 -3 0 53(_arch(_uni))))
		(_sig (_int Imm12_16 -3 0 53(_arch(_uni))))
		(_sig (_int RtLower -3 0 53(_arch(_uni))))
		(_sig (_int MemLower -3 0 53(_arch(_uni))))
		(_sig (_int PCplus2 -3 0 53(_arch(_uni))))
		(_sig (_int PCplus1 -3 0 53(_arch(_uni))))
		(_sig (_int PC_Imm6 -3 0 53(_arch(_uni))))
		(_sig (_int PC_Imm12 -3 0 53(_arch(_uni))))
		(_sig (_int ImmSh4 -3 0 53(_arch(_uni))))
		(_sig (_int DataRead_1 -3 0 56(_arch(_uni))))
		(_sig (_int DataRead_2 -3 0 56(_arch(_uni))))
		(_sig (_int DataWrite -3 0 56(_arch(_uni))))
		(_sig (_int ALUOutput -3 0 56(_arch(_uni))))
		(_sig (_int MemOutput -3 0 56(_arch(_uni))))
		(_sig (_int MemInput -3 0 56(_arch(_uni))))
		(_sig (_int PCIn -3 0 56(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59(_array -2 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 3 0 59(_arch(_uni))))
		(_sig (_int ALUSrc1Output -3 0 60(_arch(_uni))))
		(_sig (_int ALUSrc2Output -3 0 60(_arch(_uni))))
		(_sig (_int MemToRegOut -3 0 60(_arch(_uni))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment (_trgt(0))(_sens(0)))))
			(line__64(_arch 1 0 64(_assignment (_trgt(5))(_sens(4))(_mon))))
			(line__65(_arch 2 0 65(_assignment (_trgt(6))(_sens(4))(_mon))))
			(line__66(_arch 3 0 66(_assignment (_trgt(7))(_sens(4))(_mon))))
			(line__69(_arch 4 0 69(_assignment (_trgt(20))(_sens(30)))))
			(line__70(_arch 5 0 70(_assignment (_trgt(21))(_sens(6(3)))(_read(6)))))
			(line__71(_arch 6 0 71(_assignment (_trgt(22))(_sens(7(1)))(_read(7)))))
			(line__72(_arch 7 0 72(_assignment (_trgt(23))(_sens(31(d_7_0))))))
			(line__73(_arch 8 0 73(_assignment (_trgt(24))(_sens(34(d_7_0))))))
			(line__74(_arch 9 0 74(_assignment (_trgt(25))(_sens(1))(_mon))))
			(line__75(_arch 10 0 75(_assignment (_trgt(26))(_sens(1))(_mon))))
			(line__76(_arch 11 0 76(_assignment (_trgt(27))(_sens(1)(6(3)))(_mon)(_read(6)))))
			(line__77(_arch 12 0 77(_assignment (_trgt(28))(_sens(1)(7(1)))(_mon)(_read(7)))))
			(line__78(_arch 13 0 78(_assignment (_trgt(29))(_sens(22)))))
			(line__104(_arch 14 0 104(_prcs (_simple)(_trgt(1))(_sens(0))(_read(1)(5)))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (2 REG_FILE)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (0 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 23 -1)
)
I 000055 55 1786          1495571215020 MIPS_Registers
(_unit VHDL (register_file 0 6(mips_registers 0 13))
	(_version vd0)
	(_time 1495571215021 2017.05.23 23:26:55)
	(_source (\./../src/Register_File.vhd\))
	(_parameters tan)
	(_code 9798929895c0c4819fc184ccc29192909592c19191)
	(_ent
		(_time 1495568297898)
	)
	(_object
		(_port (_int ReadAddress_1 -1 0 7(_ent(_in))))
		(_port (_int ReadAddress_2 -1 0 7(_ent(_in))))
		(_port (_int WriteAddress -1 0 7(_ent(_in))))
		(_port (_int WriteData -2 0 8(_ent(_in))))
		(_port (_int RegWrite -3 0 8(_ent(_in))))
		(_port (_int ReadData_1 -2 0 9(_ent(_out))))
		(_port (_int ReadData_2 -2 0 9(_ent(_out))))
		(_port (_int Registers -4 0 10(_ent(_out))))
		(_sig (_int Regs -4 0 14(_arch(_uni(((_string \"0000000000000001"\))((_string \"0000001001100000"\))((_string \"0011000100100110"\))((_string \"0001000100100010"\))((_string \"0000000101000010"\))((_string \"0000000000000000"\))((_string \"1010001101001011"\))((_string \"1110001111101111"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(5))(_sens(8)(0))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(6))(_sens(8)(1))(_mon))))
			(line__25(_arch 2 0 25(_assignment (_trgt(8))(_sens(2)(3)(4))(_mon)(_read(8)))))
			(line__26(_arch 3 0 26(_assignment (_alias((Registers)(Regs)))(_trgt(7))(_sens(8)))))
		)
		(_type (_ext ~extmips_16.MIPS_Types.REG_ADDRESS (0 REG_ADDRESS)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (0 WORD)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (0 REG_FILE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (.(MIPS_Types))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . MIPS_Registers 4 -1)
)
I 000052 55 9917          1495571217123 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 10))
	(_version vd0)
	(_time 1495571217124 2017.05.23 23:26:57)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code d5dbd787d98381c2d084938e84d2d7d383d3d6d3d0)
	(_ent
		(_time 1495568627476)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -1 0 12(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 13(_array -2 ((_dto c 15 i 0)))))
				(_port (_int I0 4 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 13(_array -2 ((_dto c 16 i 0)))))
				(_port (_int I1 5 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 13(_array -2 ((_dto c 17 i 0)))))
				(_port (_int I2 6 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 13(_array -2 ((_dto c 18 i 0)))))
				(_port (_int I3 7 0 13(_ent (_in))))
				(_port (_int Selection 0 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 15(_array -2 ((_dto c 19 i 0)))))
				(_port (_int Output 8 0 15(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -1 0 20(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 21(_array -2 ((_dto c 20 i 0)))))
				(_port (_int I0 4 0 21(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 21(_array -2 ((_dto c 21 i 0)))))
				(_port (_int I1 5 0 21(_ent (_in))))
				(_port (_int Selection -2 0 22(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 23(_array -2 ((_dto c 22 i 0)))))
				(_port (_int Output 6 0 23(_ent (_out))))
			)
		)
	)
	(_inst M1 0 81(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 82(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 83(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 84(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemInput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M5 0 85(_comp Mux2)
		(_port
			((I0)(MemOutput))
			((I1)(MemLower))
			((Selection)(MemToReg))
			((Output)(MemToRegOut))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M6 0 86(_comp Mux4)
		(_port
			((I0)(ALUOutput))
			((I1)(MemToRegOut))
			((I2)(PCplus2))
			((I3)(ImmSh4))
			((Selection)(RegWriteSrc))
			((Output)(DataWrite))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M7 0 87(_comp Mux4)
		(_port
			((I0)(PCplus1))
			((I1)(PC_Imm6))
			((I2)(PC_Imm12))
			((I3)(Ra))
			((Selection)(PCSrc))
			((Output)(PCIn))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 89(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 93(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 96(_ent . Data_Memory Data_Mem)
		(_port
			((Address)(ALUOutput))
			((DataIn)(MemInput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
		)
	)
	(_inst RegFileBlock 0 99(_ent . Register_File MIPS_Registers)
		(_port
			((ReadAddress_1)(RInst(1)))
			((ReadAddress_2)(RInst(2)))
			((WriteAddress)(RegDstOutput))
			((WriteData)(DataWrite))
			((RegWrite)(RegWrite))
			((ReadData_1)(DataRead_1))
			((ReadData_2)(DataRead_2))
			((Registers)(Registers))
		)
	)
	(_inst ALUBlock 0 102(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int CLK -2 0 28(_arch(_uni((i 3)))(_event))))
		(_type (_int ~INTEGER~range~0~to~2**16-1~13 0 31(_scalar (_to i 0 i 65535))))
		(_sig (_int PC 1 0 31(_arch(_uni((i 0))))))
		(_sig (_int Ra -3 0 34(_arch(_uni))))
		(_sig (_int Registers -4 0 37(_arch(_uni))))
		(_sig (_int Instruction -3 0 40(_arch(_uni))))
		(_sig (_int RInst -5 0 41(_arch(_uni))))
		(_sig (_int IInst -6 0 42(_arch(_uni))))
		(_sig (_int JInst -7 0 43(_arch(_uni))))
		(_sig (_int ZeroFlag -2 0 46(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 47(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -2 0 48(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemRead -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -8 0 50(_arch(_uni))))
		(_sig (_int RsX4 -3 0 53(_arch(_uni))))
		(_sig (_int Imm6_16 -3 0 53(_arch(_uni))))
		(_sig (_int Imm12_16 -3 0 53(_arch(_uni))))
		(_sig (_int RtLower -3 0 53(_arch(_uni))))
		(_sig (_int MemLower -3 0 53(_arch(_uni))))
		(_sig (_int PCplus2 -3 0 53(_arch(_uni))))
		(_sig (_int PCplus1 -3 0 53(_arch(_uni))))
		(_sig (_int PC_Imm6 -3 0 53(_arch(_uni))))
		(_sig (_int PC_Imm12 -3 0 53(_arch(_uni))))
		(_sig (_int ImmSh4 -3 0 53(_arch(_uni))))
		(_sig (_int DataRead_1 -3 0 56(_arch(_uni))))
		(_sig (_int DataRead_2 -3 0 56(_arch(_uni))))
		(_sig (_int DataWrite -3 0 56(_arch(_uni))))
		(_sig (_int ALUOutput -3 0 56(_arch(_uni))))
		(_sig (_int MemOutput -3 0 56(_arch(_uni))))
		(_sig (_int MemInput -3 0 56(_arch(_uni))))
		(_sig (_int PCIn -3 0 56(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59(_array -2 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 3 0 59(_arch(_uni))))
		(_sig (_int ALUSrc1Output -3 0 60(_arch(_uni))))
		(_sig (_int ALUSrc2Output -3 0 60(_arch(_uni))))
		(_sig (_int MemToRegOut -3 0 60(_arch(_uni))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment (_trgt(0))(_sens(0)))))
			(line__64(_arch 1 0 64(_assignment (_trgt(5))(_sens(4))(_mon))))
			(line__65(_arch 2 0 65(_assignment (_trgt(6))(_sens(4))(_mon))))
			(line__66(_arch 3 0 66(_assignment (_trgt(7))(_sens(4))(_mon))))
			(line__69(_arch 4 0 69(_assignment (_trgt(20))(_sens(30)))))
			(line__70(_arch 5 0 70(_assignment (_trgt(21))(_sens(6(3)))(_read(6)))))
			(line__71(_arch 6 0 71(_assignment (_trgt(22))(_sens(7(1)))(_read(7)))))
			(line__72(_arch 7 0 72(_assignment (_trgt(23))(_sens(31(d_7_0))))))
			(line__73(_arch 8 0 73(_assignment (_trgt(24))(_sens(34(d_7_0))))))
			(line__74(_arch 9 0 74(_assignment (_trgt(25))(_sens(1))(_mon))))
			(line__75(_arch 10 0 75(_assignment (_trgt(26))(_sens(1))(_mon))))
			(line__76(_arch 11 0 76(_assignment (_trgt(27))(_sens(1)(6(3)))(_mon)(_read(6)))))
			(line__77(_arch 12 0 77(_assignment (_trgt(28))(_sens(1)(7(1)))(_mon)(_read(7)))))
			(line__78(_arch 13 0 78(_assignment (_trgt(29))(_sens(22)))))
			(line__104(_arch 14 0 104(_prcs (_simple)(_trgt(1))(_sens(0))(_read(1)(5)))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (2 REG_FILE)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (0 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 23 -1)
)
I 000055 55 1759          1495571287232 MIPS_Registers
(_unit VHDL (register_file 0 6(mips_registers 0 13))
	(_version vd0)
	(_time 1495571287233 2017.05.23 23:28:07)
	(_source (\./../src/Register_File.vhd\))
	(_parameters tan)
	(_code b2e4b1e6b5e5e1a4bae4a1e9e7b4b7b5b0b7e4b4b4)
	(_ent
		(_time 1495568297898)
	)
	(_object
		(_port (_int ReadAddress_1 -1 0 7(_ent(_in))))
		(_port (_int ReadAddress_2 -1 0 7(_ent(_in))))
		(_port (_int WriteAddress -1 0 7(_ent(_in))))
		(_port (_int WriteData -2 0 8(_ent(_in))))
		(_port (_int RegWrite -3 0 8(_ent(_in))))
		(_port (_int ReadData_1 -2 0 9(_ent(_out))))
		(_port (_int ReadData_2 -2 0 9(_ent(_out))))
		(_port (_int Registers -4 0 10(_ent(_out))))
		(_sig (_int Regs -4 0 14(_arch(_uni(((_string \"0000000000000000"\))((_string \"0000001001100000"\))((_string \"0011000100100110"\))((_string \"0001000100100010"\))((_string \"0000000101000010"\))((_string \"0000000000000000"\))((_string \"1010001101001011"\))((_string \"1110001111101111"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(5))(_sens(8)(0))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(6))(_sens(8)(1))(_mon))))
			(line__25(_arch 2 0 25(_assignment (_trgt(8))(_sens(2)(3)(4))(_mon)(_read(8)))))
			(line__26(_arch 3 0 26(_assignment (_alias((Registers)(Regs)))(_trgt(7))(_sens(8)))))
		)
		(_type (_ext ~extmips_16.MIPS_Types.REG_ADDRESS (0 REG_ADDRESS)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (0 WORD)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (0 REG_FILE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (.(MIPS_Types))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . MIPS_Registers 4 -1)
)
I 000052 55 9917          1495571289429 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 10))
	(_version vd0)
	(_time 1495571289430 2017.05.23 23:28:09)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code 3e693b3b62686a293b6f78656f393c3868383d383b)
	(_ent
		(_time 1495568627476)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -1 0 12(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 13(_array -2 ((_dto c 15 i 0)))))
				(_port (_int I0 4 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 13(_array -2 ((_dto c 16 i 0)))))
				(_port (_int I1 5 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 13(_array -2 ((_dto c 17 i 0)))))
				(_port (_int I2 6 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 13(_array -2 ((_dto c 18 i 0)))))
				(_port (_int I3 7 0 13(_ent (_in))))
				(_port (_int Selection 0 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 15(_array -2 ((_dto c 19 i 0)))))
				(_port (_int Output 8 0 15(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -1 0 20(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 21(_array -2 ((_dto c 20 i 0)))))
				(_port (_int I0 4 0 21(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 21(_array -2 ((_dto c 21 i 0)))))
				(_port (_int I1 5 0 21(_ent (_in))))
				(_port (_int Selection -2 0 22(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 23(_array -2 ((_dto c 22 i 0)))))
				(_port (_int Output 6 0 23(_ent (_out))))
			)
		)
	)
	(_inst M1 0 81(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 82(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 83(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 84(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemInput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M5 0 85(_comp Mux2)
		(_port
			((I0)(MemOutput))
			((I1)(MemLower))
			((Selection)(MemToReg))
			((Output)(MemToRegOut))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M6 0 86(_comp Mux4)
		(_port
			((I0)(ALUOutput))
			((I1)(MemToRegOut))
			((I2)(PCplus2))
			((I3)(ImmSh4))
			((Selection)(RegWriteSrc))
			((Output)(DataWrite))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M7 0 87(_comp Mux4)
		(_port
			((I0)(PCplus1))
			((I1)(PC_Imm6))
			((I2)(PC_Imm12))
			((I3)(Ra))
			((Selection)(PCSrc))
			((Output)(PCIn))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 89(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 93(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 96(_ent . Data_Memory Data_Mem)
		(_port
			((Address)(ALUOutput))
			((DataIn)(MemInput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
		)
	)
	(_inst RegFileBlock 0 99(_ent . Register_File MIPS_Registers)
		(_port
			((ReadAddress_1)(RInst(1)))
			((ReadAddress_2)(RInst(2)))
			((WriteAddress)(RegDstOutput))
			((WriteData)(DataWrite))
			((RegWrite)(RegWrite))
			((ReadData_1)(DataRead_1))
			((ReadData_2)(DataRead_2))
			((Registers)(Registers))
		)
	)
	(_inst ALUBlock 0 102(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int CLK -2 0 28(_arch(_uni((i 3)))(_event))))
		(_type (_int ~INTEGER~range~0~to~2**16-1~13 0 31(_scalar (_to i 0 i 65535))))
		(_sig (_int PC 1 0 31(_arch(_uni((i 0))))))
		(_sig (_int Ra -3 0 34(_arch(_uni))))
		(_sig (_int Registers -4 0 37(_arch(_uni))))
		(_sig (_int Instruction -3 0 40(_arch(_uni))))
		(_sig (_int RInst -5 0 41(_arch(_uni))))
		(_sig (_int IInst -6 0 42(_arch(_uni))))
		(_sig (_int JInst -7 0 43(_arch(_uni))))
		(_sig (_int ZeroFlag -2 0 46(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 47(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -2 0 48(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemRead -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -8 0 50(_arch(_uni))))
		(_sig (_int RsX4 -3 0 53(_arch(_uni))))
		(_sig (_int Imm6_16 -3 0 53(_arch(_uni))))
		(_sig (_int Imm12_16 -3 0 53(_arch(_uni))))
		(_sig (_int RtLower -3 0 53(_arch(_uni))))
		(_sig (_int MemLower -3 0 53(_arch(_uni))))
		(_sig (_int PCplus2 -3 0 53(_arch(_uni))))
		(_sig (_int PCplus1 -3 0 53(_arch(_uni))))
		(_sig (_int PC_Imm6 -3 0 53(_arch(_uni))))
		(_sig (_int PC_Imm12 -3 0 53(_arch(_uni))))
		(_sig (_int ImmSh4 -3 0 53(_arch(_uni))))
		(_sig (_int DataRead_1 -3 0 56(_arch(_uni))))
		(_sig (_int DataRead_2 -3 0 56(_arch(_uni))))
		(_sig (_int DataWrite -3 0 56(_arch(_uni))))
		(_sig (_int ALUOutput -3 0 56(_arch(_uni))))
		(_sig (_int MemOutput -3 0 56(_arch(_uni))))
		(_sig (_int MemInput -3 0 56(_arch(_uni))))
		(_sig (_int PCIn -3 0 56(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59(_array -2 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 3 0 59(_arch(_uni))))
		(_sig (_int ALUSrc1Output -3 0 60(_arch(_uni))))
		(_sig (_int ALUSrc2Output -3 0 60(_arch(_uni))))
		(_sig (_int MemToRegOut -3 0 60(_arch(_uni))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment (_trgt(0))(_sens(0)))))
			(line__64(_arch 1 0 64(_assignment (_trgt(5))(_sens(4))(_mon))))
			(line__65(_arch 2 0 65(_assignment (_trgt(6))(_sens(4))(_mon))))
			(line__66(_arch 3 0 66(_assignment (_trgt(7))(_sens(4))(_mon))))
			(line__69(_arch 4 0 69(_assignment (_trgt(20))(_sens(30)))))
			(line__70(_arch 5 0 70(_assignment (_trgt(21))(_sens(6(3)))(_read(6)))))
			(line__71(_arch 6 0 71(_assignment (_trgt(22))(_sens(7(1)))(_read(7)))))
			(line__72(_arch 7 0 72(_assignment (_trgt(23))(_sens(31(d_7_0))))))
			(line__73(_arch 8 0 73(_assignment (_trgt(24))(_sens(34(d_7_0))))))
			(line__74(_arch 9 0 74(_assignment (_trgt(25))(_sens(1))(_mon))))
			(line__75(_arch 10 0 75(_assignment (_trgt(26))(_sens(1))(_mon))))
			(line__76(_arch 11 0 76(_assignment (_trgt(27))(_sens(1)(6(3)))(_mon)(_read(6)))))
			(line__77(_arch 12 0 77(_assignment (_trgt(28))(_sens(1)(7(1)))(_mon)(_read(7)))))
			(line__78(_arch 13 0 78(_assignment (_trgt(29))(_sens(22)))))
			(line__104(_arch 14 0 104(_prcs (_simple)(_trgt(1))(_sens(0))(_read(1)(5)))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (2 REG_FILE)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (0 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 23 -1)
)
I 000052 55 9947          1495571438743 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 10))
	(_version vd0)
	(_time 1495571438744 2017.05.23 23:30:38)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code 7e2e2b7f22282a697b2f38252f797c7828787d787b)
	(_ent
		(_time 1495568627476)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -1 0 12(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 13(_array -2 ((_dto c 15 i 0)))))
				(_port (_int I0 4 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 13(_array -2 ((_dto c 16 i 0)))))
				(_port (_int I1 5 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 13(_array -2 ((_dto c 17 i 0)))))
				(_port (_int I2 6 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 13(_array -2 ((_dto c 18 i 0)))))
				(_port (_int I3 7 0 13(_ent (_in))))
				(_port (_int Selection 0 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 15(_array -2 ((_dto c 19 i 0)))))
				(_port (_int Output 8 0 15(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -1 0 20(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 21(_array -2 ((_dto c 20 i 0)))))
				(_port (_int I0 4 0 21(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 21(_array -2 ((_dto c 21 i 0)))))
				(_port (_int I1 5 0 21(_ent (_in))))
				(_port (_int Selection -2 0 22(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 23(_array -2 ((_dto c 22 i 0)))))
				(_port (_int Output 6 0 23(_ent (_out))))
			)
		)
	)
	(_inst M1 0 81(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 82(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 83(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 84(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemInput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M5 0 85(_comp Mux2)
		(_port
			((I0)(MemOutput))
			((I1)(MemLower))
			((Selection)(MemToReg))
			((Output)(MemToRegOut))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M6 0 86(_comp Mux4)
		(_port
			((I0)(ALUOutput))
			((I1)(MemToRegOut))
			((I2)(PCplus2))
			((I3)(ImmSh4))
			((Selection)(RegWriteSrc))
			((Output)(DataWrite))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M7 0 87(_comp Mux4)
		(_port
			((I0)(PCplus1))
			((I1)(PC_Imm6))
			((I2)(PC_Imm12))
			((I3)(Ra))
			((Selection)(PCSrc))
			((Output)(PCIn))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 89(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 93(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 96(_ent . Data_Memory Data_Mem)
		(_port
			((Address)(ALUOutput))
			((DataIn)(MemInput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
		)
	)
	(_inst RegFileBlock 0 99(_ent . Register_File MIPS_Registers)
		(_port
			((ReadAddress_1)(RInst(1)))
			((ReadAddress_2)(RInst(2)))
			((WriteAddress)(RegDstOutput))
			((WriteData)(DataWrite))
			((RegWrite)(RegWrite))
			((ReadData_1)(DataRead_1))
			((ReadData_2)(DataRead_2))
			((Registers)(Registers))
		)
	)
	(_inst ALUBlock 0 102(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int CLK -2 0 28(_arch(_uni((i 3)))(_event))))
		(_type (_int ~INTEGER~range~0~to~2**16-1~13 0 31(_scalar (_to i 0 i 65535))))
		(_sig (_int PC 1 0 31(_arch(_uni((i 0))))))
		(_sig (_int Ra -3 0 34(_arch(_uni))))
		(_sig (_int Registers -4 0 37(_arch(_uni))))
		(_sig (_int Instruction -3 0 40(_arch(_uni(_string \"1111111111111111"\)))))
		(_sig (_int RInst -5 0 41(_arch(_uni))))
		(_sig (_int IInst -6 0 42(_arch(_uni))))
		(_sig (_int JInst -7 0 43(_arch(_uni))))
		(_sig (_int ZeroFlag -2 0 46(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 47(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -2 0 48(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemRead -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -8 0 50(_arch(_uni))))
		(_sig (_int RsX4 -3 0 53(_arch(_uni))))
		(_sig (_int Imm6_16 -3 0 53(_arch(_uni))))
		(_sig (_int Imm12_16 -3 0 53(_arch(_uni))))
		(_sig (_int RtLower -3 0 53(_arch(_uni))))
		(_sig (_int MemLower -3 0 53(_arch(_uni))))
		(_sig (_int PCplus2 -3 0 53(_arch(_uni))))
		(_sig (_int PCplus1 -3 0 53(_arch(_uni))))
		(_sig (_int PC_Imm6 -3 0 53(_arch(_uni))))
		(_sig (_int PC_Imm12 -3 0 53(_arch(_uni))))
		(_sig (_int ImmSh4 -3 0 53(_arch(_uni))))
		(_sig (_int DataRead_1 -3 0 56(_arch(_uni))))
		(_sig (_int DataRead_2 -3 0 56(_arch(_uni))))
		(_sig (_int DataWrite -3 0 56(_arch(_uni))))
		(_sig (_int ALUOutput -3 0 56(_arch(_uni))))
		(_sig (_int MemOutput -3 0 56(_arch(_uni))))
		(_sig (_int MemInput -3 0 56(_arch(_uni))))
		(_sig (_int PCIn -3 0 56(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59(_array -2 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 3 0 59(_arch(_uni))))
		(_sig (_int ALUSrc1Output -3 0 60(_arch(_uni))))
		(_sig (_int ALUSrc2Output -3 0 60(_arch(_uni))))
		(_sig (_int MemToRegOut -3 0 60(_arch(_uni))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment (_trgt(0))(_sens(0)))))
			(line__64(_arch 1 0 64(_assignment (_trgt(5))(_sens(4))(_mon))))
			(line__65(_arch 2 0 65(_assignment (_trgt(6))(_sens(4))(_mon))))
			(line__66(_arch 3 0 66(_assignment (_trgt(7))(_sens(4))(_mon))))
			(line__69(_arch 4 0 69(_assignment (_trgt(20))(_sens(30)))))
			(line__70(_arch 5 0 70(_assignment (_trgt(21))(_sens(6(3)))(_read(6)))))
			(line__71(_arch 6 0 71(_assignment (_trgt(22))(_sens(7(1)))(_read(7)))))
			(line__72(_arch 7 0 72(_assignment (_trgt(23))(_sens(31(d_7_0))))))
			(line__73(_arch 8 0 73(_assignment (_trgt(24))(_sens(34(d_7_0))))))
			(line__74(_arch 9 0 74(_assignment (_trgt(25))(_sens(1))(_mon))))
			(line__75(_arch 10 0 75(_assignment (_trgt(26))(_sens(1))(_mon))))
			(line__76(_arch 11 0 76(_assignment (_trgt(27))(_sens(1)(6(3)))(_mon)(_read(6)))))
			(line__77(_arch 12 0 77(_assignment (_trgt(28))(_sens(1)(7(1)))(_mon)(_read(7)))))
			(line__78(_arch 13 0 78(_assignment (_trgt(29))(_sens(22)))))
			(line__104(_arch 14 0 104(_prcs (_simple)(_trgt(1))(_sens(0))(_read(1)(5)))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (2 REG_FILE)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (0 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 23 -1)
)
I 000055 55 1891          1495571532691 MIPS_Registers
(_unit VHDL (register_file 0 6(mips_registers 0 13))
	(_version vd0)
	(_time 1495571532692 2017.05.23 23:32:12)
	(_source (\./../src/Register_File.vhd\))
	(_parameters tan)
	(_code 7f7e7d7e2c282c69772a6c242a797a787d7a297979)
	(_ent
		(_time 1495568297898)
	)
	(_object
		(_port (_int ReadAddress_1 -1 0 7(_ent(_in))))
		(_port (_int ReadAddress_2 -1 0 7(_ent(_in))))
		(_port (_int WriteAddress -1 0 7(_ent(_in))))
		(_port (_int WriteData -2 0 8(_ent(_in))))
		(_port (_int RegWrite -3 0 8(_ent(_in))))
		(_port (_int ReadData_1 -2 0 9(_ent(_out))))
		(_port (_int ReadData_2 -2 0 9(_ent(_out))))
		(_port (_int Registers -4 0 10(_ent(_out))))
		(_sig (_int Regs -4 0 14(_arch(_uni(((_string \"0000000000000000"\))((_string \"0000001001100000"\))((_string \"0011000100100110"\))((_string \"0001000100100010"\))((_string \"0000000101000010"\))((_string \"0000000000000000"\))((_string \"1010001101001011"\))((_string \"1110001111101111"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(5))(_sens(8)(0))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(6))(_sens(8)(1))(_mon))))
			(line__25(_arch 2 0 25(_assignment (_trgt(8))(_sens(2)(3)(4))(_mon))))
			(line__26(_arch 3 0 26(_assignment (_alias((Registers)(Regs)))(_trgt(7))(_sens(8)))))
			(line__27(_arch 4 0 27(_assignment (_trgt(8(0))))))
		)
		(_type (_ext ~extmips_16.MIPS_Types.REG_ADDRESS (0 REG_ADDRESS)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (0 WORD)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (0 REG_FILE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (.(MIPS_Types))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . MIPS_Registers 5 -1)
)
I 000052 55 9917          1495571535472 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 10))
	(_version vd0)
	(_time 1495571535473 2017.05.23 23:32:15)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code 5c5c5a5f060a084b590d1a070d5b5e5a0a5a5f5a59)
	(_ent
		(_time 1495568627476)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -1 0 12(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 13(_array -2 ((_dto c 15 i 0)))))
				(_port (_int I0 4 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 13(_array -2 ((_dto c 16 i 0)))))
				(_port (_int I1 5 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 13(_array -2 ((_dto c 17 i 0)))))
				(_port (_int I2 6 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 13(_array -2 ((_dto c 18 i 0)))))
				(_port (_int I3 7 0 13(_ent (_in))))
				(_port (_int Selection 0 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 15(_array -2 ((_dto c 19 i 0)))))
				(_port (_int Output 8 0 15(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -1 0 20(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 21(_array -2 ((_dto c 20 i 0)))))
				(_port (_int I0 4 0 21(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 21(_array -2 ((_dto c 21 i 0)))))
				(_port (_int I1 5 0 21(_ent (_in))))
				(_port (_int Selection -2 0 22(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 23(_array -2 ((_dto c 22 i 0)))))
				(_port (_int Output 6 0 23(_ent (_out))))
			)
		)
	)
	(_inst M1 0 81(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 82(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 83(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 84(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemInput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M5 0 85(_comp Mux2)
		(_port
			((I0)(MemOutput))
			((I1)(MemLower))
			((Selection)(MemToReg))
			((Output)(MemToRegOut))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M6 0 86(_comp Mux4)
		(_port
			((I0)(ALUOutput))
			((I1)(MemToRegOut))
			((I2)(PCplus2))
			((I3)(ImmSh4))
			((Selection)(RegWriteSrc))
			((Output)(DataWrite))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M7 0 87(_comp Mux4)
		(_port
			((I0)(PCplus1))
			((I1)(PC_Imm6))
			((I2)(PC_Imm12))
			((I3)(Ra))
			((Selection)(PCSrc))
			((Output)(PCIn))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 89(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 93(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 96(_ent . Data_Memory Data_Mem)
		(_port
			((Address)(ALUOutput))
			((DataIn)(MemInput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
		)
	)
	(_inst RegFileBlock 0 99(_ent . Register_File MIPS_Registers)
		(_port
			((ReadAddress_1)(RInst(1)))
			((ReadAddress_2)(RInst(2)))
			((WriteAddress)(RegDstOutput))
			((WriteData)(DataWrite))
			((RegWrite)(RegWrite))
			((ReadData_1)(DataRead_1))
			((ReadData_2)(DataRead_2))
			((Registers)(Registers))
		)
	)
	(_inst ALUBlock 0 102(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int CLK -2 0 28(_arch(_uni((i 3)))(_event))))
		(_type (_int ~INTEGER~range~0~to~2**16-1~13 0 31(_scalar (_to i 0 i 65535))))
		(_sig (_int PC 1 0 31(_arch(_uni((i 0))))))
		(_sig (_int Ra -3 0 34(_arch(_uni))))
		(_sig (_int Registers -4 0 37(_arch(_uni))))
		(_sig (_int Instruction -3 0 40(_arch(_uni))))
		(_sig (_int RInst -5 0 41(_arch(_uni))))
		(_sig (_int IInst -6 0 42(_arch(_uni))))
		(_sig (_int JInst -7 0 43(_arch(_uni))))
		(_sig (_int ZeroFlag -2 0 46(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 47(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -2 0 48(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemRead -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -8 0 50(_arch(_uni))))
		(_sig (_int RsX4 -3 0 53(_arch(_uni))))
		(_sig (_int Imm6_16 -3 0 53(_arch(_uni))))
		(_sig (_int Imm12_16 -3 0 53(_arch(_uni))))
		(_sig (_int RtLower -3 0 53(_arch(_uni))))
		(_sig (_int MemLower -3 0 53(_arch(_uni))))
		(_sig (_int PCplus2 -3 0 53(_arch(_uni))))
		(_sig (_int PCplus1 -3 0 53(_arch(_uni))))
		(_sig (_int PC_Imm6 -3 0 53(_arch(_uni))))
		(_sig (_int PC_Imm12 -3 0 53(_arch(_uni))))
		(_sig (_int ImmSh4 -3 0 53(_arch(_uni))))
		(_sig (_int DataRead_1 -3 0 56(_arch(_uni))))
		(_sig (_int DataRead_2 -3 0 56(_arch(_uni))))
		(_sig (_int DataWrite -3 0 56(_arch(_uni))))
		(_sig (_int ALUOutput -3 0 56(_arch(_uni))))
		(_sig (_int MemOutput -3 0 56(_arch(_uni))))
		(_sig (_int MemInput -3 0 56(_arch(_uni))))
		(_sig (_int PCIn -3 0 56(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59(_array -2 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 3 0 59(_arch(_uni))))
		(_sig (_int ALUSrc1Output -3 0 60(_arch(_uni))))
		(_sig (_int ALUSrc2Output -3 0 60(_arch(_uni))))
		(_sig (_int MemToRegOut -3 0 60(_arch(_uni))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment (_trgt(0))(_sens(0)))))
			(line__64(_arch 1 0 64(_assignment (_trgt(5))(_sens(4))(_mon))))
			(line__65(_arch 2 0 65(_assignment (_trgt(6))(_sens(4))(_mon))))
			(line__66(_arch 3 0 66(_assignment (_trgt(7))(_sens(4))(_mon))))
			(line__69(_arch 4 0 69(_assignment (_trgt(20))(_sens(30)))))
			(line__70(_arch 5 0 70(_assignment (_trgt(21))(_sens(6(3)))(_read(6)))))
			(line__71(_arch 6 0 71(_assignment (_trgt(22))(_sens(7(1)))(_read(7)))))
			(line__72(_arch 7 0 72(_assignment (_trgt(23))(_sens(31(d_7_0))))))
			(line__73(_arch 8 0 73(_assignment (_trgt(24))(_sens(34(d_7_0))))))
			(line__74(_arch 9 0 74(_assignment (_trgt(25))(_sens(1))(_mon))))
			(line__75(_arch 10 0 75(_assignment (_trgt(26))(_sens(1))(_mon))))
			(line__76(_arch 11 0 76(_assignment (_trgt(27))(_sens(1)(6(3)))(_mon)(_read(6)))))
			(line__77(_arch 12 0 77(_assignment (_trgt(28))(_sens(1)(7(1)))(_mon)(_read(7)))))
			(line__78(_arch 13 0 78(_assignment (_trgt(29))(_sens(22)))))
			(line__104(_arch 14 0 104(_prcs (_simple)(_trgt(1))(_sens(0))(_read(1)(5)))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (2 REG_FILE)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (0 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 23 -1)
)
I 000055 55 1891          1495571570569 MIPS_Registers
(_unit VHDL (register_file 0 6(mips_registers 0 13))
	(_version vd0)
	(_time 1495571570570 2017.05.23 23:32:50)
	(_source (\./../src/Register_File.vhd\))
	(_parameters tan)
	(_code 72237473752521647a276129277477757077247474)
	(_ent
		(_time 1495568297898)
	)
	(_object
		(_port (_int ReadAddress_1 -1 0 7(_ent(_in))))
		(_port (_int ReadAddress_2 -1 0 7(_ent(_in))))
		(_port (_int WriteAddress -1 0 7(_ent(_in))))
		(_port (_int WriteData -2 0 8(_ent(_in))))
		(_port (_int RegWrite -3 0 8(_ent(_in))))
		(_port (_int ReadData_1 -2 0 9(_ent(_out))))
		(_port (_int ReadData_2 -2 0 9(_ent(_out))))
		(_port (_int Registers -4 0 10(_ent(_out))))
		(_sig (_int Regs -4 0 14(_arch(_uni(((_string \"0000000000000000"\))((_string \"0000001001100000"\))((_string \"0011000100100110"\))((_string \"0001000100100010"\))((_string \"0000000101000010"\))((_string \"0000000000000000"\))((_string \"1010001101001011"\))((_string \"1110001111101111"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(5))(_sens(8)(0))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(6))(_sens(8)(1))(_mon))))
			(line__25(_arch 2 0 25(_assignment (_trgt(8))(_sens(2)(3)(4))(_mon))))
			(line__26(_arch 3 0 26(_assignment (_alias((Registers)(Regs)))(_trgt(7))(_sens(8)))))
			(line__27(_arch 4 0 27(_assignment (_trgt(8(0))))))
		)
		(_type (_ext ~extmips_16.MIPS_Types.REG_ADDRESS (0 REG_ADDRESS)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (0 WORD)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (0 REG_FILE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (.(MIPS_Types))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . MIPS_Registers 5 -1)
)
I 000052 55 9917          1495571573194 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 10))
	(_version vd0)
	(_time 1495571573195 2017.05.23 23:32:53)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code b3e3b2e7b9e5e7a4b6e2f5e8e2b4b1b5e5b5b0b5b6)
	(_ent
		(_time 1495568627476)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -1 0 12(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 13(_array -2 ((_dto c 15 i 0)))))
				(_port (_int I0 4 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 13(_array -2 ((_dto c 16 i 0)))))
				(_port (_int I1 5 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 13(_array -2 ((_dto c 17 i 0)))))
				(_port (_int I2 6 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 13(_array -2 ((_dto c 18 i 0)))))
				(_port (_int I3 7 0 13(_ent (_in))))
				(_port (_int Selection 0 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 15(_array -2 ((_dto c 19 i 0)))))
				(_port (_int Output 8 0 15(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -1 0 20(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 21(_array -2 ((_dto c 20 i 0)))))
				(_port (_int I0 4 0 21(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 21(_array -2 ((_dto c 21 i 0)))))
				(_port (_int I1 5 0 21(_ent (_in))))
				(_port (_int Selection -2 0 22(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 23(_array -2 ((_dto c 22 i 0)))))
				(_port (_int Output 6 0 23(_ent (_out))))
			)
		)
	)
	(_inst M1 0 81(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 82(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 83(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 84(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemInput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M5 0 85(_comp Mux2)
		(_port
			((I0)(MemOutput))
			((I1)(MemLower))
			((Selection)(MemToReg))
			((Output)(MemToRegOut))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M6 0 86(_comp Mux4)
		(_port
			((I0)(ALUOutput))
			((I1)(MemToRegOut))
			((I2)(PCplus2))
			((I3)(ImmSh4))
			((Selection)(RegWriteSrc))
			((Output)(DataWrite))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M7 0 87(_comp Mux4)
		(_port
			((I0)(PCplus1))
			((I1)(PC_Imm6))
			((I2)(PC_Imm12))
			((I3)(Ra))
			((Selection)(PCSrc))
			((Output)(PCIn))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 89(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 93(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 96(_ent . Data_Memory Data_Mem)
		(_port
			((Address)(ALUOutput))
			((DataIn)(MemInput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
		)
	)
	(_inst RegFileBlock 0 99(_ent . Register_File MIPS_Registers)
		(_port
			((ReadAddress_1)(RInst(1)))
			((ReadAddress_2)(RInst(2)))
			((WriteAddress)(RegDstOutput))
			((WriteData)(DataWrite))
			((RegWrite)(RegWrite))
			((ReadData_1)(DataRead_1))
			((ReadData_2)(DataRead_2))
			((Registers)(Registers))
		)
	)
	(_inst ALUBlock 0 102(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int CLK -2 0 28(_arch(_uni((i 3)))(_event))))
		(_type (_int ~INTEGER~range~0~to~2**16-1~13 0 31(_scalar (_to i 0 i 65535))))
		(_sig (_int PC 1 0 31(_arch(_uni((i 0))))))
		(_sig (_int Ra -3 0 34(_arch(_uni))))
		(_sig (_int Registers -4 0 37(_arch(_uni))))
		(_sig (_int Instruction -3 0 40(_arch(_uni))))
		(_sig (_int RInst -5 0 41(_arch(_uni))))
		(_sig (_int IInst -6 0 42(_arch(_uni))))
		(_sig (_int JInst -7 0 43(_arch(_uni))))
		(_sig (_int ZeroFlag -2 0 46(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 47(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -2 0 48(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemRead -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -8 0 50(_arch(_uni))))
		(_sig (_int RsX4 -3 0 53(_arch(_uni))))
		(_sig (_int Imm6_16 -3 0 53(_arch(_uni))))
		(_sig (_int Imm12_16 -3 0 53(_arch(_uni))))
		(_sig (_int RtLower -3 0 53(_arch(_uni))))
		(_sig (_int MemLower -3 0 53(_arch(_uni))))
		(_sig (_int PCplus2 -3 0 53(_arch(_uni))))
		(_sig (_int PCplus1 -3 0 53(_arch(_uni))))
		(_sig (_int PC_Imm6 -3 0 53(_arch(_uni))))
		(_sig (_int PC_Imm12 -3 0 53(_arch(_uni))))
		(_sig (_int ImmSh4 -3 0 53(_arch(_uni))))
		(_sig (_int DataRead_1 -3 0 56(_arch(_uni))))
		(_sig (_int DataRead_2 -3 0 56(_arch(_uni))))
		(_sig (_int DataWrite -3 0 56(_arch(_uni))))
		(_sig (_int ALUOutput -3 0 56(_arch(_uni))))
		(_sig (_int MemOutput -3 0 56(_arch(_uni))))
		(_sig (_int MemInput -3 0 56(_arch(_uni))))
		(_sig (_int PCIn -3 0 56(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59(_array -2 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 3 0 59(_arch(_uni))))
		(_sig (_int ALUSrc1Output -3 0 60(_arch(_uni))))
		(_sig (_int ALUSrc2Output -3 0 60(_arch(_uni))))
		(_sig (_int MemToRegOut -3 0 60(_arch(_uni))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment (_trgt(0))(_sens(0)))))
			(line__64(_arch 1 0 64(_assignment (_trgt(5))(_sens(4))(_mon))))
			(line__65(_arch 2 0 65(_assignment (_trgt(6))(_sens(4))(_mon))))
			(line__66(_arch 3 0 66(_assignment (_trgt(7))(_sens(4))(_mon))))
			(line__69(_arch 4 0 69(_assignment (_trgt(20))(_sens(30)))))
			(line__70(_arch 5 0 70(_assignment (_trgt(21))(_sens(6(3)))(_read(6)))))
			(line__71(_arch 6 0 71(_assignment (_trgt(22))(_sens(7(1)))(_read(7)))))
			(line__72(_arch 7 0 72(_assignment (_trgt(23))(_sens(31(d_7_0))))))
			(line__73(_arch 8 0 73(_assignment (_trgt(24))(_sens(34(d_7_0))))))
			(line__74(_arch 9 0 74(_assignment (_trgt(25))(_sens(1))(_mon))))
			(line__75(_arch 10 0 75(_assignment (_trgt(26))(_sens(1))(_mon))))
			(line__76(_arch 11 0 76(_assignment (_trgt(27))(_sens(1)(6(3)))(_mon)(_read(6)))))
			(line__77(_arch 12 0 77(_assignment (_trgt(28))(_sens(1)(7(1)))(_mon)(_read(7)))))
			(line__78(_arch 13 0 78(_assignment (_trgt(29))(_sens(22)))))
			(line__104(_arch 14 0 104(_prcs (_simple)(_trgt(1))(_sens(0))(_read(1)(5)))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (2 REG_FILE)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (0 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 23 -1)
)
I 000052 55 10571         1495571732339 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 10))
	(_version vd0)
	(_time 1495571732340 2017.05.23 23:35:32)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code 67676067693133706236213c366065613161646162)
	(_ent
		(_time 1495568627476)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -1 0 12(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 13(_array -2 ((_dto c 15 i 0)))))
				(_port (_int I0 4 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 13(_array -2 ((_dto c 16 i 0)))))
				(_port (_int I1 5 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 13(_array -2 ((_dto c 17 i 0)))))
				(_port (_int I2 6 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 13(_array -2 ((_dto c 18 i 0)))))
				(_port (_int I3 7 0 13(_ent (_in))))
				(_port (_int Selection 0 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 15(_array -2 ((_dto c 19 i 0)))))
				(_port (_int Output 8 0 15(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -1 0 20(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 21(_array -2 ((_dto c 20 i 0)))))
				(_port (_int I0 4 0 21(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 21(_array -2 ((_dto c 21 i 0)))))
				(_port (_int I1 5 0 21(_ent (_in))))
				(_port (_int Selection -2 0 22(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 23(_array -2 ((_dto c 22 i 0)))))
				(_port (_int Output 6 0 23(_ent (_out))))
			)
		)
	)
	(_inst M1 0 81(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 82(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 83(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 84(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemInput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M5 0 85(_comp Mux2)
		(_port
			((I0)(MemOutput))
			((I1)(MemLower))
			((Selection)(MemToReg))
			((Output)(MemToRegOut))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M6 0 86(_comp Mux4)
		(_port
			((I0)(ALUOutput))
			((I1)(MemToRegOut))
			((I2)(PCplus2))
			((I3)(ImmSh4))
			((Selection)(RegWriteSrc))
			((Output)(DataWrite))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M7 0 87(_comp Mux4)
		(_port
			((I0)(PCplus1))
			((I1)(PC_Imm6))
			((I2)(PC_Imm12))
			((I3)(Ra))
			((Selection)(PCSrc))
			((Output)(PCIn))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 89(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 93(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 96(_ent . Data_Memory Data_Mem)
		(_port
			((Address)(ALUOutput))
			((DataIn)(MemInput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
		)
	)
	(_inst RegFileBlock 0 99(_ent . Register_File MIPS_Registers)
		(_port
			((ReadAddress_1)(RInst(1)))
			((ReadAddress_2)(RInst(2)))
			((WriteAddress)(RegDstOutput))
			((WriteData)(DataWrite))
			((RegWrite)(RegWrite))
			((ReadData_1)(DataRead_1))
			((ReadData_2)(DataRead_2))
			((Registers)(Registers))
		)
	)
	(_inst ALUBlock 0 102(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int CLK -2 0 28(_arch(_uni((i 3)))(_event))))
		(_type (_int ~INTEGER~range~0~to~2**16-1~13 0 31(_scalar (_to i 0 i 65535))))
		(_sig (_int PC 1 0 31(_arch(_uni((i 0))))))
		(_sig (_int Ra -3 0 34(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Registers -4 0 37(_arch(_uni))))
		(_sig (_int Instruction -3 0 40(_arch(_uni))))
		(_sig (_int RInst -5 0 41(_arch(_uni))))
		(_sig (_int IInst -6 0 42(_arch(_uni))))
		(_sig (_int JInst -7 0 43(_arch(_uni))))
		(_sig (_int ZeroFlag -2 0 46(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 47(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -2 0 48(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemRead -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -8 0 50(_arch(_uni))))
		(_sig (_int RsX4 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Imm6_16 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Imm12_16 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int RtLower -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemLower -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCplus2 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCplus1 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PC_Imm6 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PC_Imm12 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ImmSh4 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataRead_1 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataRead_2 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataWrite -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ALUOutput -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemOutput -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemInput -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCIn -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59(_array -2 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 3 0 59(_arch(_uni(_string \"000"\)))))
		(_sig (_int ALUSrc1Output -3 0 60(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ALUSrc2Output -3 0 60(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemToRegOut -3 0 60(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment (_trgt(0))(_sens(0)))))
			(line__64(_arch 1 0 64(_assignment (_trgt(5))(_sens(4))(_mon))))
			(line__65(_arch 2 0 65(_assignment (_trgt(6))(_sens(4))(_mon))))
			(line__66(_arch 3 0 66(_assignment (_trgt(7))(_sens(4))(_mon))))
			(line__69(_arch 4 0 69(_assignment (_trgt(20))(_sens(30)))))
			(line__70(_arch 5 0 70(_assignment (_trgt(21))(_sens(6(3)))(_read(6)))))
			(line__71(_arch 6 0 71(_assignment (_trgt(22))(_sens(7(1)))(_read(7)))))
			(line__72(_arch 7 0 72(_assignment (_trgt(23))(_sens(31(d_7_0))))))
			(line__73(_arch 8 0 73(_assignment (_trgt(24))(_sens(34(d_7_0))))))
			(line__74(_arch 9 0 74(_assignment (_trgt(25))(_sens(1))(_mon))))
			(line__75(_arch 10 0 75(_assignment (_trgt(26))(_sens(1))(_mon))))
			(line__76(_arch 11 0 76(_assignment (_trgt(27))(_sens(1)(6(3)))(_mon)(_read(6)))))
			(line__77(_arch 12 0 77(_assignment (_trgt(28))(_sens(1)(7(1)))(_mon)(_read(7)))))
			(line__78(_arch 13 0 78(_assignment (_trgt(29))(_sens(22)))))
			(line__104(_arch 14 0 104(_prcs (_simple)(_trgt(1))(_sens(0))(_read(1)(5)))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (2 REG_FILE)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (0 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 23 -1)
)
I 000052 55 10595         1495571811845 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 10))
	(_version vd0)
	(_time 1495571811846 2017.05.23 23:36:51)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code f3a4a5a3f9a5a7e4f6a2b5a8a2f4f1f5a5f5f0f5f6)
	(_ent
		(_time 1495568627476)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -1 0 12(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 13(_array -2 ((_dto c 15 i 0)))))
				(_port (_int I0 4 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 13(_array -2 ((_dto c 16 i 0)))))
				(_port (_int I1 5 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 13(_array -2 ((_dto c 17 i 0)))))
				(_port (_int I2 6 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 13(_array -2 ((_dto c 18 i 0)))))
				(_port (_int I3 7 0 13(_ent (_in))))
				(_port (_int Selection 0 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 15(_array -2 ((_dto c 19 i 0)))))
				(_port (_int Output 8 0 15(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -1 0 20(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 21(_array -2 ((_dto c 20 i 0)))))
				(_port (_int I0 4 0 21(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 21(_array -2 ((_dto c 21 i 0)))))
				(_port (_int I1 5 0 21(_ent (_in))))
				(_port (_int Selection -2 0 22(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 23(_array -2 ((_dto c 22 i 0)))))
				(_port (_int Output 6 0 23(_ent (_out))))
			)
		)
	)
	(_inst M1 0 81(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 82(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 83(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 84(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemInput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M5 0 85(_comp Mux2)
		(_port
			((I0)(MemOutput))
			((I1)(MemLower))
			((Selection)(MemToReg))
			((Output)(MemToRegOut))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M6 0 86(_comp Mux4)
		(_port
			((I0)(ALUOutput))
			((I1)(MemToRegOut))
			((I2)(PCplus2))
			((I3)(ImmSh4))
			((Selection)(RegWriteSrc))
			((Output)(DataWrite))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M7 0 87(_comp Mux4)
		(_port
			((I0)(PCplus1))
			((I1)(PC_Imm6))
			((I2)(PC_Imm12))
			((I3)(Ra))
			((Selection)(PCSrc))
			((Output)(PCIn))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 89(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 93(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 96(_ent . Data_Memory Data_Mem)
		(_port
			((Address)(ALUOutput))
			((DataIn)(MemInput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
		)
	)
	(_inst RegFileBlock 0 99(_ent . Register_File MIPS_Registers)
		(_port
			((ReadAddress_1)(RInst(1)))
			((ReadAddress_2)(RInst(2)))
			((WriteAddress)(RegDstOutput))
			((WriteData)(DataWrite))
			((RegWrite)(RegWrite))
			((ReadData_1)(DataRead_1))
			((ReadData_2)(DataRead_2))
			((Registers)(Registers))
		)
	)
	(_inst ALUBlock 0 102(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int CLK -2 0 28(_arch(_uni((i 3)))(_event))))
		(_type (_int ~INTEGER~range~0~to~2**16-1~13 0 31(_scalar (_to i 0 i 65535))))
		(_sig (_int PC 1 0 31(_arch(_uni((i 0))))))
		(_sig (_int Ra -3 0 34(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Registers -4 0 37(_arch(_uni))))
		(_sig (_int Instruction -3 0 40(_arch(_uni))))
		(_sig (_int RInst -5 0 41(_arch(_uni))))
		(_sig (_int IInst -6 0 42(_arch(_uni))))
		(_sig (_int JInst -7 0 43(_arch(_uni))))
		(_sig (_int ZeroFlag -2 0 46(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 47(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -2 0 48(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemRead -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -8 0 50(_arch(_uni))))
		(_sig (_int RsX4 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Imm6_16 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Imm12_16 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int RtLower -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemLower -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCplus2 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCplus1 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PC_Imm6 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PC_Imm12 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ImmSh4 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataRead_1 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataRead_2 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataWrite -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ALUOutput -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemOutput -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemInput -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCIn -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59(_array -2 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 3 0 59(_arch(_uni(_string \"000"\)))))
		(_sig (_int ALUSrc1Output -3 0 60(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ALUSrc2Output -3 0 60(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemToRegOut -3 0 60(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment (_trgt(0))(_sens(0)))))
			(line__64(_arch 1 0 64(_assignment (_trgt(5))(_sens(4))(_mon))))
			(line__65(_arch 2 0 65(_assignment (_trgt(6))(_sens(4))(_mon))))
			(line__66(_arch 3 0 66(_assignment (_trgt(7))(_sens(4))(_mon))))
			(line__69(_arch 4 0 69(_assignment (_trgt(20))(_sens(30)))))
			(line__70(_arch 5 0 70(_assignment (_trgt(21))(_sens(6(3)))(_read(6)))))
			(line__71(_arch 6 0 71(_assignment (_trgt(22))(_sens(7(1)))(_read(7)))))
			(line__72(_arch 7 0 72(_assignment (_trgt(23))(_sens(31(d_7_0))))))
			(line__73(_arch 8 0 73(_assignment (_trgt(24))(_sens(34(d_7_0))))))
			(line__74(_arch 9 0 74(_assignment (_trgt(25))(_sens(1))(_mon))))
			(line__75(_arch 10 0 75(_assignment (_trgt(26))(_sens(1))(_mon))))
			(line__76(_arch 11 0 76(_assignment (_trgt(27))(_sens(1)(6(3)))(_mon)(_read(6)))))
			(line__77(_arch 12 0 77(_assignment (_trgt(28))(_sens(1)(7(1)))(_mon)(_read(7)))))
			(line__78(_arch 13 0 78(_assignment (_trgt(29))(_sens(22)))))
			(line__104(_arch 14 0 104(_prcs (_simple)(_trgt(1))(_sens(0))(_read(1)(5)))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (2 REG_FILE)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (0 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_split (5)(6)(7)
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 23 -1)
)
I 000055 55 2012          1495571938076 MIPS_Registers
(_unit VHDL (register_file 0 6(mips_registers 0 14))
	(_version vd0)
	(_time 1495571938077 2017.05.23 23:38:58)
	(_source (\./../src/Register_File.vhd\))
	(_parameters tan)
	(_code 0e000c085e595d18065d1d555b080b090c0b580808)
	(_ent
		(_time 1495571914869)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in)(_event))))
		(_port (_int ReadAddress_1 -2 0 8(_ent(_in))))
		(_port (_int ReadAddress_2 -2 0 8(_ent(_in))))
		(_port (_int WriteAddress -2 0 8(_ent(_in))))
		(_port (_int WriteData -3 0 9(_ent(_in))))
		(_port (_int RegWrite -1 0 9(_ent(_in))))
		(_port (_int ReadData_1 -3 0 10(_ent(_out))))
		(_port (_int ReadData_2 -3 0 10(_ent(_out))))
		(_port (_int Registers -4 0 11(_ent(_out))))
		(_sig (_int Regs -4 0 15(_arch(_uni(((_string \"0000000000000000"\))((_string \"0000001001100000"\))((_string \"0011000100100110"\))((_string \"0001000100100010"\))((_string \"0000000101000010"\))((_string \"0000000000000000"\))((_string \"1010001101001011"\))((_string \"1110001111101111"\)))))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment (_trgt(6))(_sens(9)(1))(_mon))))
			(line__25(_arch 1 0 25(_assignment (_trgt(7))(_sens(9)(2))(_mon))))
			(line__26(_arch 2 0 26(_assignment (_trgt(9))(_sens(0)(3)(4)(5))(_mon))))
			(line__28(_arch 3 0 28(_assignment (_alias((Registers)(Regs)))(_trgt(8))(_sens(9)))))
			(line__29(_arch 4 0 29(_assignment (_trgt(9(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_ADDRESS (1 REG_ADDRESS)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (1 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (1 REG_FILE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_split (9)
	)
	(_use (ieee(std_logic_1164))(.(MIPS_Types))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . MIPS_Registers 5 -1)
)
I 000052 55 10612         1495571986116 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 10))
	(_version vd0)
	(_time 1495571986117 2017.05.23 23:39:46)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code adafabfaf0fbf9baa8fcebf6fcaaafabfbabaeaba8)
	(_ent
		(_time 1495568627476)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -1 0 12(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 13(_array -2 ((_dto c 15 i 0)))))
				(_port (_int I0 4 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 13(_array -2 ((_dto c 16 i 0)))))
				(_port (_int I1 5 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 13(_array -2 ((_dto c 17 i 0)))))
				(_port (_int I2 6 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 13(_array -2 ((_dto c 18 i 0)))))
				(_port (_int I3 7 0 13(_ent (_in))))
				(_port (_int Selection 0 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 15(_array -2 ((_dto c 19 i 0)))))
				(_port (_int Output 8 0 15(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -1 0 20(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 21(_array -2 ((_dto c 20 i 0)))))
				(_port (_int I0 4 0 21(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 21(_array -2 ((_dto c 21 i 0)))))
				(_port (_int I1 5 0 21(_ent (_in))))
				(_port (_int Selection -2 0 22(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 23(_array -2 ((_dto c 22 i 0)))))
				(_port (_int Output 6 0 23(_ent (_out))))
			)
		)
	)
	(_inst M1 0 81(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 82(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 83(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 84(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemInput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M5 0 85(_comp Mux2)
		(_port
			((I0)(MemOutput))
			((I1)(MemLower))
			((Selection)(MemToReg))
			((Output)(MemToRegOut))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M6 0 86(_comp Mux4)
		(_port
			((I0)(ALUOutput))
			((I1)(MemToRegOut))
			((I2)(PCplus2))
			((I3)(ImmSh4))
			((Selection)(RegWriteSrc))
			((Output)(DataWrite))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M7 0 87(_comp Mux4)
		(_port
			((I0)(PCplus1))
			((I1)(PC_Imm6))
			((I2)(PC_Imm12))
			((I3)(Ra))
			((Selection)(PCSrc))
			((Output)(PCIn))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 89(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 93(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 96(_ent . Data_Memory Data_Mem)
		(_port
			((Address)(ALUOutput))
			((DataIn)(MemInput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
		)
	)
	(_inst RegFileBlock 0 99(_ent . Register_File MIPS_Registers)
		(_port
			((CLK)(CLK))
			((ReadAddress_1)(RInst(1)))
			((ReadAddress_2)(RInst(2)))
			((WriteAddress)(RegDstOutput))
			((WriteData)(DataWrite))
			((RegWrite)(RegWrite))
			((ReadData_1)(DataRead_1))
			((ReadData_2)(DataRead_2))
			((Registers)(Registers))
		)
	)
	(_inst ALUBlock 0 102(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int CLK -2 0 28(_arch(_uni((i 3)))(_event))))
		(_type (_int ~INTEGER~range~0~to~2**16-1~13 0 31(_scalar (_to i 0 i 65535))))
		(_sig (_int PC 1 0 31(_arch(_uni((i 0))))))
		(_sig (_int Ra -3 0 34(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Registers -4 0 37(_arch(_uni))))
		(_sig (_int Instruction -3 0 40(_arch(_uni))))
		(_sig (_int RInst -5 0 41(_arch(_uni))))
		(_sig (_int IInst -6 0 42(_arch(_uni))))
		(_sig (_int JInst -7 0 43(_arch(_uni))))
		(_sig (_int ZeroFlag -2 0 46(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 47(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -2 0 48(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemRead -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -8 0 50(_arch(_uni))))
		(_sig (_int RsX4 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Imm6_16 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Imm12_16 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int RtLower -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemLower -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCplus2 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCplus1 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PC_Imm6 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PC_Imm12 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ImmSh4 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataRead_1 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataRead_2 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataWrite -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ALUOutput -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemOutput -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemInput -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCIn -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59(_array -2 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 3 0 59(_arch(_uni(_string \"000"\)))))
		(_sig (_int ALUSrc1Output -3 0 60(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ALUSrc2Output -3 0 60(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemToRegOut -3 0 60(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment (_trgt(0))(_sens(0)))))
			(line__64(_arch 1 0 64(_assignment (_trgt(5))(_sens(4))(_mon))))
			(line__65(_arch 2 0 65(_assignment (_trgt(6))(_sens(4))(_mon))))
			(line__66(_arch 3 0 66(_assignment (_trgt(7))(_sens(4))(_mon))))
			(line__69(_arch 4 0 69(_assignment (_trgt(20))(_sens(30)))))
			(line__70(_arch 5 0 70(_assignment (_trgt(21))(_sens(6(3)))(_read(6)))))
			(line__71(_arch 6 0 71(_assignment (_trgt(22))(_sens(7(1)))(_read(7)))))
			(line__72(_arch 7 0 72(_assignment (_trgt(23))(_sens(31(d_7_0))))))
			(line__73(_arch 8 0 73(_assignment (_trgt(24))(_sens(34(d_7_0))))))
			(line__74(_arch 9 0 74(_assignment (_trgt(25))(_sens(1))(_mon))))
			(line__75(_arch 10 0 75(_assignment (_trgt(26))(_sens(1))(_mon))))
			(line__76(_arch 11 0 76(_assignment (_trgt(27))(_sens(1)(6(3)))(_mon)(_read(6)))))
			(line__77(_arch 12 0 77(_assignment (_trgt(28))(_sens(1)(7(1)))(_mon)(_read(7)))))
			(line__78(_arch 13 0 78(_assignment (_trgt(29))(_sens(22)))))
			(line__104(_arch 14 0 104(_prcs (_simple)(_trgt(1))(_sens(0))(_read(1)(5)))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (2 REG_FILE)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (0 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_split (5)(6)(7)
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 23 -1)
)
I 000049 55 1430          1495572139602 Data_Mem
(_unit VHDL (data_memory 0 6(data_mem 0 13))
	(_version vd0)
	(_time 1495572139603 2017.05.23 23:42:19)
	(_source (\./../src/Data_Memory.vhd\))
	(_parameters tan)
	(_code 396e3e3c316f692f39387f633c3f3c3f6d3f6f3e3b)
	(_ent
		(_time 1495572139600)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Address 0 0 8(_ent(_in))))
		(_port (_int DataIn -2 0 9(_ent(_in))))
		(_port (_int MemRead -1 0 9(_ent(_in))))
		(_port (_int MemWrite -1 0 9(_ent(_in))))
		(_port (_int DataOut -2 0 10(_ent(_out))))
		(_sig (_int Data -3 0 14(_arch(_uni))))
		(_sig (_int DataWord -2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment (_trgt(7))(_sens(6)(1)(3))(_mon))))
			(line__18(_arch 1 0 18(_assignment (_trgt(5))(_sens(7)(3)))))
			(line__19(_arch 2 0 19(_assignment (_trgt(6))(_sens(1)(2(d_15_8))(4))(_mon))))
			(line__20(_arch 3 0 20(_assignment (_trgt(6))(_sens(1)(2(d_7_0))(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (1 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.MEM_DATA (1 MEM_DATA)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use (ieee(std_logic_1164))(.(MIPS_Types))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Data_Mem 4 -1)
)
I 000049 55 1512          1495572167802 Data_Mem
(_unit VHDL (data_memory 0 6(data_mem 0 13))
	(_version vd0)
	(_time 1495572167803 2017.05.23 23:42:47)
	(_source (\./../src/Data_Memory.vhd\))
	(_parameters tan)
	(_code 65626065613335736564233f606360633163336267)
	(_ent
		(_time 1495572139599)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Address 0 0 8(_ent(_in))))
		(_port (_int DataIn -2 0 9(_ent(_in))))
		(_port (_int MemRead -1 0 9(_ent(_in))))
		(_port (_int MemWrite -1 0 9(_ent(_in))))
		(_port (_int DataOut -2 0 10(_ent(_out))))
		(_sig (_int Data -3 0 14(_arch(_uni))))
		(_sig (_int DataWord -2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment (_trgt(7))(_sens(6)(1)(3))(_mon))))
			(line__18(_arch 1 0 18(_assignment (_trgt(5))(_sens(7)(3)))))
			(line__19(_arch 2 0 19(_assignment (_trgt(6))(_sens(0)(1)(2(d_15_8))(4))(_mon))))
			(line__20(_arch 3 0 20(_assignment (_trgt(6))(_sens(0)(1)(2(d_7_0))(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (1 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.MEM_DATA (1 MEM_DATA)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_split (6)
	)
	(_use (ieee(std_logic_1164))(.(MIPS_Types))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Data_Mem 4 -1)
)
I 000049 55 1512          1495572169802 Data_Mem
(_unit VHDL (data_memory 0 6(data_mem 0 13))
	(_version vd0)
	(_time 1495572169803 2017.05.23 23:42:49)
	(_source (\./../src/Data_Memory.vhd\))
	(_parameters tan)
	(_code 35323830316365233534736f303330336133633237)
	(_ent
		(_time 1495572139599)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Address 0 0 8(_ent(_in))))
		(_port (_int DataIn -2 0 9(_ent(_in))))
		(_port (_int MemRead -1 0 9(_ent(_in))))
		(_port (_int MemWrite -1 0 9(_ent(_in))))
		(_port (_int DataOut -2 0 10(_ent(_out))))
		(_sig (_int Data -3 0 14(_arch(_uni))))
		(_sig (_int DataWord -2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment (_trgt(7))(_sens(6)(1)(3))(_mon))))
			(line__18(_arch 1 0 18(_assignment (_trgt(5))(_sens(7)(3)))))
			(line__19(_arch 2 0 19(_assignment (_trgt(6))(_sens(0)(1)(2(d_15_8))(4))(_mon))))
			(line__20(_arch 3 0 20(_assignment (_trgt(6))(_sens(0)(1)(2(d_7_0))(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (1 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.MEM_DATA (1 MEM_DATA)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_split (6)
	)
	(_use (ieee(std_logic_1164))(.(MIPS_Types))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Data_Mem 4 -1)
)
I 000052 55 10629         1495572179012 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 10))
	(_version vd0)
	(_time 1495572179013 2017.05.23 23:42:59)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code 282d282c297e7c3f2d796e73792f2a2e7e2e2b2e2d)
	(_ent
		(_time 1495568627476)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -1 0 12(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 13(_array -2 ((_dto c 15 i 0)))))
				(_port (_int I0 4 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 13(_array -2 ((_dto c 16 i 0)))))
				(_port (_int I1 5 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 13(_array -2 ((_dto c 17 i 0)))))
				(_port (_int I2 6 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 13(_array -2 ((_dto c 18 i 0)))))
				(_port (_int I3 7 0 13(_ent (_in))))
				(_port (_int Selection 0 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 15(_array -2 ((_dto c 19 i 0)))))
				(_port (_int Output 8 0 15(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -1 0 20(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 21(_array -2 ((_dto c 20 i 0)))))
				(_port (_int I0 4 0 21(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 21(_array -2 ((_dto c 21 i 0)))))
				(_port (_int I1 5 0 21(_ent (_in))))
				(_port (_int Selection -2 0 22(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 23(_array -2 ((_dto c 22 i 0)))))
				(_port (_int Output 6 0 23(_ent (_out))))
			)
		)
	)
	(_inst M1 0 81(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 82(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 83(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 84(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemInput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M5 0 85(_comp Mux2)
		(_port
			((I0)(MemOutput))
			((I1)(MemLower))
			((Selection)(MemToReg))
			((Output)(MemToRegOut))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M6 0 86(_comp Mux4)
		(_port
			((I0)(ALUOutput))
			((I1)(MemToRegOut))
			((I2)(PCplus2))
			((I3)(ImmSh4))
			((Selection)(RegWriteSrc))
			((Output)(DataWrite))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M7 0 87(_comp Mux4)
		(_port
			((I0)(PCplus1))
			((I1)(PC_Imm6))
			((I2)(PC_Imm12))
			((I3)(Ra))
			((Selection)(PCSrc))
			((Output)(PCIn))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 89(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 93(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 96(_ent . Data_Memory Data_Mem)
		(_port
			((CLK)(CLK))
			((Address)(ALUOutput))
			((DataIn)(MemInput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
		)
	)
	(_inst RegFileBlock 0 99(_ent . Register_File MIPS_Registers)
		(_port
			((CLK)(CLK))
			((ReadAddress_1)(RInst(1)))
			((ReadAddress_2)(RInst(2)))
			((WriteAddress)(RegDstOutput))
			((WriteData)(DataWrite))
			((RegWrite)(RegWrite))
			((ReadData_1)(DataRead_1))
			((ReadData_2)(DataRead_2))
			((Registers)(Registers))
		)
	)
	(_inst ALUBlock 0 102(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int CLK -2 0 28(_arch(_uni((i 3)))(_event))))
		(_type (_int ~INTEGER~range~0~to~2**16-1~13 0 31(_scalar (_to i 0 i 65535))))
		(_sig (_int PC 1 0 31(_arch(_uni((i 0))))))
		(_sig (_int Ra -3 0 34(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Registers -4 0 37(_arch(_uni))))
		(_sig (_int Instruction -3 0 40(_arch(_uni))))
		(_sig (_int RInst -5 0 41(_arch(_uni))))
		(_sig (_int IInst -6 0 42(_arch(_uni))))
		(_sig (_int JInst -7 0 43(_arch(_uni))))
		(_sig (_int ZeroFlag -2 0 46(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 47(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -2 0 48(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemRead -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -8 0 50(_arch(_uni))))
		(_sig (_int RsX4 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Imm6_16 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Imm12_16 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int RtLower -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemLower -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCplus2 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCplus1 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PC_Imm6 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PC_Imm12 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ImmSh4 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataRead_1 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataRead_2 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataWrite -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ALUOutput -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemOutput -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemInput -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCIn -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59(_array -2 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 3 0 59(_arch(_uni(_string \"000"\)))))
		(_sig (_int ALUSrc1Output -3 0 60(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ALUSrc2Output -3 0 60(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemToRegOut -3 0 60(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment (_trgt(0))(_sens(0)))))
			(line__64(_arch 1 0 64(_assignment (_trgt(5))(_sens(4))(_mon))))
			(line__65(_arch 2 0 65(_assignment (_trgt(6))(_sens(4))(_mon))))
			(line__66(_arch 3 0 66(_assignment (_trgt(7))(_sens(4))(_mon))))
			(line__69(_arch 4 0 69(_assignment (_trgt(20))(_sens(30)))))
			(line__70(_arch 5 0 70(_assignment (_trgt(21))(_sens(6(3)))(_read(6)))))
			(line__71(_arch 6 0 71(_assignment (_trgt(22))(_sens(7(1)))(_read(7)))))
			(line__72(_arch 7 0 72(_assignment (_trgt(23))(_sens(31(d_7_0))))))
			(line__73(_arch 8 0 73(_assignment (_trgt(24))(_sens(34(d_7_0))))))
			(line__74(_arch 9 0 74(_assignment (_trgt(25))(_sens(1))(_mon))))
			(line__75(_arch 10 0 75(_assignment (_trgt(26))(_sens(1))(_mon))))
			(line__76(_arch 11 0 76(_assignment (_trgt(27))(_sens(1)(6(3)))(_mon)(_read(6)))))
			(line__77(_arch 12 0 77(_assignment (_trgt(28))(_sens(1)(7(1)))(_mon)(_read(7)))))
			(line__78(_arch 13 0 78(_assignment (_trgt(29))(_sens(22)))))
			(line__104(_arch 14 0 104(_prcs (_simple)(_trgt(1))(_sens(0))(_read(1)(5)))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (2 REG_FILE)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (0 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_split (5)(6)(7)
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 23 -1)
)
I 000049 55 1791          1495572317876 Data_Mem
(_unit VHDL (data_memory 0 6(data_mem 0 13))
	(_version vd0)
	(_time 1495572317877 2017.05.23 23:45:17)
	(_source (\./../src/Data_Memory.vhd\))
	(_parameters tan)
	(_code a3a0f5f4a1f5f3b5a3a3e5f9a6a5a6a5f7a5f5a4a1)
	(_ent
		(_time 1495572139599)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Address 0 0 8(_ent(_in))))
		(_port (_int DataIn -2 0 9(_ent(_in))))
		(_port (_int MemRead -1 0 9(_ent(_in))))
		(_port (_int MemWrite -1 0 9(_ent(_in))))
		(_port (_int DataOut -2 0 10(_ent(_out))))
		(_sig (_int Data -3 0 14(_arch(_uni))))
		(_sig (_int DataWord -2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment (_trgt(6(t_0_10))))))
			(line__18(_arch 1 0 18(_assignment (_trgt(7))(_sens(6)(1)(3))(_mon))))
			(line__19(_arch 2 0 19(_assignment (_trgt(5))(_sens(7)(3)))))
			(line__20(_arch 3 0 20(_assignment (_trgt(6))(_sens(0)(1)(2(d_15_8))(4))(_mon))))
			(line__21(_arch 4 0 21(_assignment (_trgt(6))(_sens(0)(1)(2(d_7_0))(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (1 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.MEM_DATA (1 MEM_DATA)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_split (6)
	)
	(_use (ieee(std_logic_1164))(.(MIPS_Types))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751555 50528771 50463234 33751554 50528770 33686274 33686275 33751555 50529027 50529027 50463490 50463234 50463234 33751555 50528771 50463490 33686275 50528770 33751811 50529027 33686274 33686018)
	)
	(_model . Data_Mem 5 -1)
)
I 000052 55 10629         1495572327513 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 10))
	(_version vd0)
	(_time 1495572327514 2017.05.23 23:45:27)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code 4b451e49101d1f5c4e1a0d101a4c494d1d4d484d4e)
	(_ent
		(_time 1495568627476)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -1 0 12(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 13(_array -2 ((_dto c 15 i 0)))))
				(_port (_int I0 4 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 13(_array -2 ((_dto c 16 i 0)))))
				(_port (_int I1 5 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 13(_array -2 ((_dto c 17 i 0)))))
				(_port (_int I2 6 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 13(_array -2 ((_dto c 18 i 0)))))
				(_port (_int I3 7 0 13(_ent (_in))))
				(_port (_int Selection 0 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 15(_array -2 ((_dto c 19 i 0)))))
				(_port (_int Output 8 0 15(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -1 0 20(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 21(_array -2 ((_dto c 20 i 0)))))
				(_port (_int I0 4 0 21(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 21(_array -2 ((_dto c 21 i 0)))))
				(_port (_int I1 5 0 21(_ent (_in))))
				(_port (_int Selection -2 0 22(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 23(_array -2 ((_dto c 22 i 0)))))
				(_port (_int Output 6 0 23(_ent (_out))))
			)
		)
	)
	(_inst M1 0 81(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 82(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 83(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 84(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemInput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M5 0 85(_comp Mux2)
		(_port
			((I0)(MemOutput))
			((I1)(MemLower))
			((Selection)(MemToReg))
			((Output)(MemToRegOut))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M6 0 86(_comp Mux4)
		(_port
			((I0)(ALUOutput))
			((I1)(MemToRegOut))
			((I2)(PCplus2))
			((I3)(ImmSh4))
			((Selection)(RegWriteSrc))
			((Output)(DataWrite))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M7 0 87(_comp Mux4)
		(_port
			((I0)(PCplus1))
			((I1)(PC_Imm6))
			((I2)(PC_Imm12))
			((I3)(Ra))
			((Selection)(PCSrc))
			((Output)(PCIn))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 89(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 93(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 96(_ent . Data_Memory Data_Mem)
		(_port
			((CLK)(CLK))
			((Address)(ALUOutput))
			((DataIn)(MemInput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
		)
	)
	(_inst RegFileBlock 0 99(_ent . Register_File MIPS_Registers)
		(_port
			((CLK)(CLK))
			((ReadAddress_1)(RInst(1)))
			((ReadAddress_2)(RInst(2)))
			((WriteAddress)(RegDstOutput))
			((WriteData)(DataWrite))
			((RegWrite)(RegWrite))
			((ReadData_1)(DataRead_1))
			((ReadData_2)(DataRead_2))
			((Registers)(Registers))
		)
	)
	(_inst ALUBlock 0 102(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int CLK -2 0 28(_arch(_uni((i 3)))(_event))))
		(_type (_int ~INTEGER~range~0~to~2**16-1~13 0 31(_scalar (_to i 0 i 65535))))
		(_sig (_int PC 1 0 31(_arch(_uni((i 0))))))
		(_sig (_int Ra -3 0 34(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Registers -4 0 37(_arch(_uni))))
		(_sig (_int Instruction -3 0 40(_arch(_uni))))
		(_sig (_int RInst -5 0 41(_arch(_uni))))
		(_sig (_int IInst -6 0 42(_arch(_uni))))
		(_sig (_int JInst -7 0 43(_arch(_uni))))
		(_sig (_int ZeroFlag -2 0 46(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 47(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -2 0 48(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemRead -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -8 0 50(_arch(_uni))))
		(_sig (_int RsX4 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Imm6_16 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Imm12_16 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int RtLower -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemLower -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCplus2 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCplus1 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PC_Imm6 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PC_Imm12 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ImmSh4 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataRead_1 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataRead_2 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataWrite -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ALUOutput -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemOutput -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemInput -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCIn -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59(_array -2 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 3 0 59(_arch(_uni(_string \"000"\)))))
		(_sig (_int ALUSrc1Output -3 0 60(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ALUSrc2Output -3 0 60(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemToRegOut -3 0 60(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment (_trgt(0))(_sens(0)))))
			(line__64(_arch 1 0 64(_assignment (_trgt(5))(_sens(4))(_mon))))
			(line__65(_arch 2 0 65(_assignment (_trgt(6))(_sens(4))(_mon))))
			(line__66(_arch 3 0 66(_assignment (_trgt(7))(_sens(4))(_mon))))
			(line__69(_arch 4 0 69(_assignment (_trgt(20))(_sens(30)))))
			(line__70(_arch 5 0 70(_assignment (_trgt(21))(_sens(6(3)))(_read(6)))))
			(line__71(_arch 6 0 71(_assignment (_trgt(22))(_sens(7(1)))(_read(7)))))
			(line__72(_arch 7 0 72(_assignment (_trgt(23))(_sens(31(d_7_0))))))
			(line__73(_arch 8 0 73(_assignment (_trgt(24))(_sens(34(d_7_0))))))
			(line__74(_arch 9 0 74(_assignment (_trgt(25))(_sens(1))(_mon))))
			(line__75(_arch 10 0 75(_assignment (_trgt(26))(_sens(1))(_mon))))
			(line__76(_arch 11 0 76(_assignment (_trgt(27))(_sens(1)(6(3)))(_mon)(_read(6)))))
			(line__77(_arch 12 0 77(_assignment (_trgt(28))(_sens(1)(7(1)))(_mon)(_read(7)))))
			(line__78(_arch 13 0 78(_assignment (_trgt(29))(_sens(22)))))
			(line__104(_arch 14 0 104(_prcs (_simple)(_trgt(1))(_sens(0))(_read(1)(5)))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (2 REG_FILE)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (0 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_split (5)(6)(7)
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 23 -1)
)
I 000049 55 1109          1495572550846 Inst_Mem
(_unit VHDL (instruction_memory 0 6(inst_mem 0 11))
	(_version vd0)
	(_time 1495572550847 2017.05.23 23:49:10)
	(_source (\./../src/Instruction_Memory.vhd\))
	(_parameters tan)
	(_code abf8abfcacfdfcbcaeadb9f0ffada8acafada2adfd)
	(_ent
		(_time 1495565992909)
	)
	(_object
		(_port (_int Address -1 0 7(_ent(_in))))
		(_port (_int Instruction -2 0 8(_ent(_out))))
		(_sig (_int Instructions -3 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment (_trgt(2(0))))))
			(line__15(_arch 1 0 15(_assignment (_trgt(2(1))))))
			(line__16(_arch 2 0 16(_assignment (_trgt(2(2))))))
			(line__17(_arch 3 0 17(_assignment (_trgt(1))(_sens(2)(0)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (1 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.MEM_INST (1 MEM_INST)))
	)
	(_use (std(standard))(.(MIPS_Types))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50529026 33686018 33751555)
		(33686274 50528771 33686019 50528770)
		(50529027 50529027 50529027 50529027)
	)
	(_model . Inst_Mem 4 -1)
)
I 000052 55 10629         1495572552971 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 10))
	(_version vd0)
	(_time 1495572552972 2017.05.23 23:49:12)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code f8a8ada8f9aeaceffda9bea3a9fffafeaefefbfefd)
	(_ent
		(_time 1495568627476)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -1 0 12(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 13(_array -2 ((_dto c 15 i 0)))))
				(_port (_int I0 4 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 13(_array -2 ((_dto c 16 i 0)))))
				(_port (_int I1 5 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 13(_array -2 ((_dto c 17 i 0)))))
				(_port (_int I2 6 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 13(_array -2 ((_dto c 18 i 0)))))
				(_port (_int I3 7 0 13(_ent (_in))))
				(_port (_int Selection 0 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 15(_array -2 ((_dto c 19 i 0)))))
				(_port (_int Output 8 0 15(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -1 0 20(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 21(_array -2 ((_dto c 20 i 0)))))
				(_port (_int I0 4 0 21(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 21(_array -2 ((_dto c 21 i 0)))))
				(_port (_int I1 5 0 21(_ent (_in))))
				(_port (_int Selection -2 0 22(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 23(_array -2 ((_dto c 22 i 0)))))
				(_port (_int Output 6 0 23(_ent (_out))))
			)
		)
	)
	(_inst M1 0 81(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 82(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 83(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 84(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemInput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M5 0 85(_comp Mux2)
		(_port
			((I0)(MemOutput))
			((I1)(MemLower))
			((Selection)(MemToReg))
			((Output)(MemToRegOut))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M6 0 86(_comp Mux4)
		(_port
			((I0)(ALUOutput))
			((I1)(MemToRegOut))
			((I2)(PCplus2))
			((I3)(ImmSh4))
			((Selection)(RegWriteSrc))
			((Output)(DataWrite))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M7 0 87(_comp Mux4)
		(_port
			((I0)(PCplus1))
			((I1)(PC_Imm6))
			((I2)(PC_Imm12))
			((I3)(Ra))
			((Selection)(PCSrc))
			((Output)(PCIn))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 89(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 93(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 96(_ent . Data_Memory Data_Mem)
		(_port
			((CLK)(CLK))
			((Address)(ALUOutput))
			((DataIn)(MemInput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
		)
	)
	(_inst RegFileBlock 0 99(_ent . Register_File MIPS_Registers)
		(_port
			((CLK)(CLK))
			((ReadAddress_1)(RInst(1)))
			((ReadAddress_2)(RInst(2)))
			((WriteAddress)(RegDstOutput))
			((WriteData)(DataWrite))
			((RegWrite)(RegWrite))
			((ReadData_1)(DataRead_1))
			((ReadData_2)(DataRead_2))
			((Registers)(Registers))
		)
	)
	(_inst ALUBlock 0 102(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int CLK -2 0 28(_arch(_uni((i 3)))(_event))))
		(_type (_int ~INTEGER~range~0~to~2**16-1~13 0 31(_scalar (_to i 0 i 65535))))
		(_sig (_int PC 1 0 31(_arch(_uni((i 0))))))
		(_sig (_int Ra -3 0 34(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Registers -4 0 37(_arch(_uni))))
		(_sig (_int Instruction -3 0 40(_arch(_uni))))
		(_sig (_int RInst -5 0 41(_arch(_uni))))
		(_sig (_int IInst -6 0 42(_arch(_uni))))
		(_sig (_int JInst -7 0 43(_arch(_uni))))
		(_sig (_int ZeroFlag -2 0 46(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 47(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -2 0 48(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemRead -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -8 0 50(_arch(_uni))))
		(_sig (_int RsX4 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Imm6_16 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Imm12_16 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int RtLower -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemLower -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCplus2 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCplus1 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PC_Imm6 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PC_Imm12 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ImmSh4 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataRead_1 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataRead_2 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataWrite -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ALUOutput -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemOutput -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemInput -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCIn -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59(_array -2 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 3 0 59(_arch(_uni(_string \"000"\)))))
		(_sig (_int ALUSrc1Output -3 0 60(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ALUSrc2Output -3 0 60(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemToRegOut -3 0 60(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment (_trgt(0))(_sens(0)))))
			(line__64(_arch 1 0 64(_assignment (_trgt(5))(_sens(4))(_mon))))
			(line__65(_arch 2 0 65(_assignment (_trgt(6))(_sens(4))(_mon))))
			(line__66(_arch 3 0 66(_assignment (_trgt(7))(_sens(4))(_mon))))
			(line__69(_arch 4 0 69(_assignment (_trgt(20))(_sens(30)))))
			(line__70(_arch 5 0 70(_assignment (_trgt(21))(_sens(6(3)))(_read(6)))))
			(line__71(_arch 6 0 71(_assignment (_trgt(22))(_sens(7(1)))(_read(7)))))
			(line__72(_arch 7 0 72(_assignment (_trgt(23))(_sens(31(d_7_0))))))
			(line__73(_arch 8 0 73(_assignment (_trgt(24))(_sens(34(d_7_0))))))
			(line__74(_arch 9 0 74(_assignment (_trgt(25))(_sens(1))(_mon))))
			(line__75(_arch 10 0 75(_assignment (_trgt(26))(_sens(1))(_mon))))
			(line__76(_arch 11 0 76(_assignment (_trgt(27))(_sens(1)(6(3)))(_mon)(_read(6)))))
			(line__77(_arch 12 0 77(_assignment (_trgt(28))(_sens(1)(7(1)))(_mon)(_read(7)))))
			(line__78(_arch 13 0 78(_assignment (_trgt(29))(_sens(22)))))
			(line__104(_arch 14 0 104(_prcs (_simple)(_trgt(1))(_sens(0))(_read(1)(5)))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (2 REG_FILE)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (0 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_split (5)(6)(7)
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 23 -1)
)
I 000055 55 2012          1495572562987 MIPS_Registers
(_unit VHDL (register_file 0 6(mips_registers 0 14))
	(_version vd0)
	(_time 1495572562988 2017.05.23 23:49:22)
	(_source (\./../src/Register_File.vhd\))
	(_parameters tan)
	(_code 181e131f154f4b0e104b0b434d1e1d1f1a1d4e1e1e)
	(_ent
		(_time 1495571914869)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in)(_event))))
		(_port (_int ReadAddress_1 -2 0 8(_ent(_in))))
		(_port (_int ReadAddress_2 -2 0 8(_ent(_in))))
		(_port (_int WriteAddress -2 0 8(_ent(_in))))
		(_port (_int WriteData -3 0 9(_ent(_in))))
		(_port (_int RegWrite -1 0 9(_ent(_in))))
		(_port (_int ReadData_1 -3 0 10(_ent(_out))))
		(_port (_int ReadData_2 -3 0 10(_ent(_out))))
		(_port (_int Registers -4 0 11(_ent(_out))))
		(_sig (_int Regs -4 0 15(_arch(_uni(((_string \"0000000000000000"\))((_string \"0000001001100000"\))((_string \"0011000100100110"\))((_string \"0001000100100010"\))((_string \"0000000101000010"\))((_string \"0000000000000001"\))((_string \"1010001101001011"\))((_string \"1110001111101111"\)))))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment (_trgt(6))(_sens(9)(1))(_mon))))
			(line__25(_arch 1 0 25(_assignment (_trgt(7))(_sens(9)(2))(_mon))))
			(line__26(_arch 2 0 26(_assignment (_trgt(9))(_sens(0)(3)(4)(5))(_mon))))
			(line__28(_arch 3 0 28(_assignment (_alias((Registers)(Regs)))(_trgt(8))(_sens(9)))))
			(line__29(_arch 4 0 29(_assignment (_trgt(9(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_ADDRESS (1 REG_ADDRESS)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (1 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (1 REG_FILE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_split (9)
	)
	(_use (ieee(std_logic_1164))(.(MIPS_Types))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . MIPS_Registers 5 -1)
)
I 000049 55 1651          1495572893518 ALU_MIPS
(_unit VHDL (alu 0 7(alu_mips 0 14))
	(_version vd0)
	(_time 1495572893519 2017.05.23 23:54:53)
	(_source (\./../src/ALU_16.vhd\))
	(_parameters tan)
	(_code 3b3f3e3e3a6d6a2d3b6c78606f3d3a3d683c3e3d3a)
	(_ent
		(_time 1495551677525)
	)
	(_object
		(_gen (_int n -1 0 8 \16\ (_ent gms((i 16)))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 9(_array -2 ((_dto c 2 i 0)))))
		(_port (_int A 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9(_array -2 ((_dto c 3 i 0)))))
		(_port (_int B 1 0 9(_ent(_in))))
		(_port (_int Operation -3 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 11(_array -2 ((_dto c 4 i 0)))))
		(_port (_int C 2 0 11(_ent(_out))))
		(_port (_int ZeroFlag -2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(3))(_sens(0)(1)(2))(_mon))))
			(line__26(_arch 1 0 26(_assignment (_trgt(4))(_sens(0)(1)))))
		)
		(_subprogram
			(_ext MAX (2 0))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (0 BIT_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_MIPS 5 -1)
)
I 000052 55 10629         1495572912659 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 10))
	(_version vd0)
	(_time 1495572912660 2017.05.23 23:55:12)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code 00000206095654170551465b510702065606030605)
	(_ent
		(_time 1495568627476)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -1 0 12(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 13(_array -2 ((_dto c 15 i 0)))))
				(_port (_int I0 4 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 13(_array -2 ((_dto c 16 i 0)))))
				(_port (_int I1 5 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 13(_array -2 ((_dto c 17 i 0)))))
				(_port (_int I2 6 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 13(_array -2 ((_dto c 18 i 0)))))
				(_port (_int I3 7 0 13(_ent (_in))))
				(_port (_int Selection 0 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 15(_array -2 ((_dto c 19 i 0)))))
				(_port (_int Output 8 0 15(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -1 0 20(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 21(_array -2 ((_dto c 20 i 0)))))
				(_port (_int I0 4 0 21(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 21(_array -2 ((_dto c 21 i 0)))))
				(_port (_int I1 5 0 21(_ent (_in))))
				(_port (_int Selection -2 0 22(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 23(_array -2 ((_dto c 22 i 0)))))
				(_port (_int Output 6 0 23(_ent (_out))))
			)
		)
	)
	(_inst M1 0 81(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 82(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 83(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 84(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemInput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M5 0 85(_comp Mux2)
		(_port
			((I0)(MemOutput))
			((I1)(MemLower))
			((Selection)(MemToReg))
			((Output)(MemToRegOut))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M6 0 86(_comp Mux4)
		(_port
			((I0)(ALUOutput))
			((I1)(MemToRegOut))
			((I2)(PCplus2))
			((I3)(ImmSh4))
			((Selection)(RegWriteSrc))
			((Output)(DataWrite))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M7 0 87(_comp Mux4)
		(_port
			((I0)(PCplus1))
			((I1)(PC_Imm6))
			((I2)(PC_Imm12))
			((I3)(Ra))
			((Selection)(PCSrc))
			((Output)(PCIn))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 89(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 93(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 96(_ent . Data_Memory Data_Mem)
		(_port
			((CLK)(CLK))
			((Address)(ALUOutput))
			((DataIn)(MemInput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
		)
	)
	(_inst RegFileBlock 0 99(_ent . Register_File MIPS_Registers)
		(_port
			((CLK)(CLK))
			((ReadAddress_1)(RInst(1)))
			((ReadAddress_2)(RInst(2)))
			((WriteAddress)(RegDstOutput))
			((WriteData)(DataWrite))
			((RegWrite)(RegWrite))
			((ReadData_1)(DataRead_1))
			((ReadData_2)(DataRead_2))
			((Registers)(Registers))
		)
	)
	(_inst ALUBlock 0 102(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int CLK -2 0 28(_arch(_uni((i 3)))(_event))))
		(_type (_int ~INTEGER~range~0~to~2**16-1~13 0 31(_scalar (_to i 0 i 65535))))
		(_sig (_int PC 1 0 31(_arch(_uni((i 0))))))
		(_sig (_int Ra -3 0 34(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Registers -4 0 37(_arch(_uni))))
		(_sig (_int Instruction -3 0 40(_arch(_uni))))
		(_sig (_int RInst -5 0 41(_arch(_uni))))
		(_sig (_int IInst -6 0 42(_arch(_uni))))
		(_sig (_int JInst -7 0 43(_arch(_uni))))
		(_sig (_int ZeroFlag -2 0 46(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 47(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -2 0 48(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemRead -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -8 0 50(_arch(_uni))))
		(_sig (_int RsX4 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Imm6_16 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Imm12_16 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int RtLower -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemLower -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCplus2 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCplus1 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PC_Imm6 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PC_Imm12 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ImmSh4 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataRead_1 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataRead_2 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataWrite -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ALUOutput -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemOutput -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemInput -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCIn -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59(_array -2 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 3 0 59(_arch(_uni(_string \"000"\)))))
		(_sig (_int ALUSrc1Output -3 0 60(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ALUSrc2Output -3 0 60(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemToRegOut -3 0 60(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment (_trgt(0))(_sens(0)))))
			(line__64(_arch 1 0 64(_assignment (_trgt(5))(_sens(4))(_mon))))
			(line__65(_arch 2 0 65(_assignment (_trgt(6))(_sens(4))(_mon))))
			(line__66(_arch 3 0 66(_assignment (_trgt(7))(_sens(4))(_mon))))
			(line__69(_arch 4 0 69(_assignment (_trgt(20))(_sens(30)))))
			(line__70(_arch 5 0 70(_assignment (_trgt(21))(_sens(6(3)))(_read(6)))))
			(line__71(_arch 6 0 71(_assignment (_trgt(22))(_sens(7(1)))(_read(7)))))
			(line__72(_arch 7 0 72(_assignment (_trgt(23))(_sens(31(d_7_0))))))
			(line__73(_arch 8 0 73(_assignment (_trgt(24))(_sens(34(d_7_0))))))
			(line__74(_arch 9 0 74(_assignment (_trgt(25))(_sens(1))(_mon))))
			(line__75(_arch 10 0 75(_assignment (_trgt(26))(_sens(1))(_mon))))
			(line__76(_arch 11 0 76(_assignment (_trgt(27))(_sens(1)(6(3)))(_mon)(_read(6)))))
			(line__77(_arch 12 0 77(_assignment (_trgt(28))(_sens(1)(7(1)))(_mon)(_read(7)))))
			(line__78(_arch 13 0 78(_assignment (_trgt(29))(_sens(22)))))
			(line__104(_arch 14 0 104(_prcs (_simple)(_trgt(1))(_sens(0))(_read(1)(5)))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (2 REG_FILE)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (0 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_split (5)(6)(7)
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 23 -1)
)
I 000052 55 10605         1495573218186 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 10))
	(_version vd0)
	(_time 1495573218187 2017.05.24 00:00:18)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code 7b7c277a202d2f6c7e2a3d202a7c797d2d7d787d7e)
	(_ent
		(_time 1495568627476)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -1 0 12(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 13(_array -2 ((_dto c 15 i 0)))))
				(_port (_int I0 4 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 13(_array -2 ((_dto c 16 i 0)))))
				(_port (_int I1 5 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 13(_array -2 ((_dto c 17 i 0)))))
				(_port (_int I2 6 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 13(_array -2 ((_dto c 18 i 0)))))
				(_port (_int I3 7 0 13(_ent (_in))))
				(_port (_int Selection 0 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 15(_array -2 ((_dto c 19 i 0)))))
				(_port (_int Output 8 0 15(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -1 0 20(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 21(_array -2 ((_dto c 20 i 0)))))
				(_port (_int I0 4 0 21(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 21(_array -2 ((_dto c 21 i 0)))))
				(_port (_int I1 5 0 21(_ent (_in))))
				(_port (_int Selection -2 0 22(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 23(_array -2 ((_dto c 22 i 0)))))
				(_port (_int Output 6 0 23(_ent (_out))))
			)
		)
	)
	(_inst M1 0 81(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 82(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 83(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 84(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemInput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M5 0 85(_comp Mux2)
		(_port
			((I0)(MemOutput))
			((I1)(MemLower))
			((Selection)(MemToReg))
			((Output)(MemToRegOut))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M6 0 86(_comp Mux4)
		(_port
			((I0)(ALUOutput))
			((I1)(MemToRegOut))
			((I2)(PCplus2))
			((I3)(ImmSh4))
			((Selection)(RegWriteSrc))
			((Output)(DataWrite))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M7 0 87(_comp Mux4)
		(_port
			((I0)(PCplus1))
			((I1)(PC_Imm6))
			((I2)(PC_Imm12))
			((I3)(Ra))
			((Selection)(PCSrc))
			((Output)(PCIn))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 89(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 93(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 96(_ent . Data_Memory Data_Mem)
		(_port
			((CLK)(CLK))
			((Address)(ALUOutput))
			((DataIn)(MemInput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
		)
	)
	(_inst RegFileBlock 0 99(_ent . Register_File MIPS_Registers)
		(_port
			((CLK)(CLK))
			((ReadAddress_1)(RInst(1)))
			((ReadAddress_2)(RInst(2)))
			((WriteAddress)(RegDstOutput))
			((WriteData)(DataWrite))
			((RegWrite)(RegWrite))
			((ReadData_1)(DataRead_1))
			((ReadData_2)(DataRead_2))
			((Registers)(Registers))
		)
	)
	(_inst ALUBlock 0 102(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int CLK -2 0 28(_arch(_uni((i 3)))(_event))))
		(_type (_int ~INTEGER~range~0~to~2**16-1~13 0 31(_scalar (_to i 0 i 65535))))
		(_sig (_int PC 1 0 31(_arch(_uni((i 0))))))
		(_sig (_int Ra -3 0 34(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Registers -4 0 37(_arch(_uni))))
		(_sig (_int Instruction -3 0 40(_arch(_uni))))
		(_sig (_int RInst -5 0 41(_arch(_uni))))
		(_sig (_int IInst -6 0 42(_arch(_uni))))
		(_sig (_int JInst -7 0 43(_arch(_uni))))
		(_sig (_int ZeroFlag -2 0 46(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 47(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -2 0 48(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemRead -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -8 0 50(_arch(_uni))))
		(_sig (_int RsX4 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Imm6_16 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Imm12_16 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int RtLower -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemLower -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCplus2 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCplus1 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PC_Imm6 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PC_Imm12 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ImmSh4 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataRead_1 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataRead_2 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataWrite -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ALUOutput -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemOutput -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemInput -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCIn -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59(_array -2 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 3 0 59(_arch(_uni(_string \"000"\)))))
		(_sig (_int ALUSrc1Output -3 0 60(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ALUSrc2Output -3 0 60(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemToRegOut -3 0 60(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment (_trgt(0))(_sens(0)))))
			(line__64(_arch 1 0 64(_assignment (_trgt(5))(_sens(4))(_mon))))
			(line__65(_arch 2 0 65(_assignment (_trgt(6))(_sens(4))(_mon))))
			(line__66(_arch 3 0 66(_assignment (_trgt(7))(_sens(4))(_mon))))
			(line__69(_arch 4 0 69(_assignment (_trgt(20))(_sens(30)))))
			(line__70(_arch 5 0 70(_assignment (_trgt(21))(_sens(6(3)))(_read(6)))))
			(line__71(_arch 6 0 71(_assignment (_trgt(22))(_sens(7(1)))(_read(7)))))
			(line__72(_arch 7 0 72(_assignment (_trgt(23))(_sens(31(d_7_0))))))
			(line__73(_arch 8 0 73(_assignment (_trgt(24))(_sens(34(d_7_0))))))
			(line__74(_arch 9 0 74(_assignment (_trgt(25))(_sens(1))(_mon))))
			(line__75(_arch 10 0 75(_assignment (_trgt(26))(_sens(1))(_mon))))
			(line__76(_arch 11 0 76(_assignment (_trgt(27))(_sens(1)(6(3)))(_mon)(_read(6)))))
			(line__77(_arch 12 0 77(_assignment (_trgt(28))(_sens(1)(7(1)))(_mon)(_read(7)))))
			(line__78(_arch 13 0 78(_assignment (_trgt(29))(_sens(22)))))
			(line__104(_arch 14 0 104(_prcs (_simple)(_trgt(1))(_sens(0))(_read(1)(5)))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (2 REG_FILE)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (0 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 23 -1)
)
I 000049 55 1791          1495573362869 Data_Mem
(_unit VHDL (data_memory 0 6(data_mem 0 13))
	(_version vd0)
	(_time 1495573362870 2017.05.24 00:02:42)
	(_source (\./../src/Data_Memory.vhd\))
	(_parameters tan)
	(_code 9b99cb94c8cdcb8d9b9bddc19e9d9e9dcf9dcd9c99)
	(_ent
		(_time 1495572139599)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Address 0 0 8(_ent(_in))))
		(_port (_int DataIn -2 0 9(_ent(_in))))
		(_port (_int MemRead -1 0 9(_ent(_in))))
		(_port (_int MemWrite -1 0 9(_ent(_in))))
		(_port (_int DataOut -2 0 10(_ent(_out))))
		(_sig (_int Data -3 0 14(_arch(_uni))))
		(_sig (_int DataWord -2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment (_trgt(6(t_0_10))))))
			(line__18(_arch 1 0 18(_assignment (_trgt(7))(_sens(6)(1)(3))(_mon))))
			(line__19(_arch 2 0 19(_assignment (_trgt(5))(_sens(7)(3)))))
			(line__20(_arch 3 0 20(_assignment (_trgt(6))(_sens(0)(1)(2(d_15_8))(4))(_mon))))
			(line__21(_arch 4 0 21(_assignment (_trgt(6))(_sens(0)(1)(2(d_7_0))(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (1 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.MEM_DATA (1 MEM_DATA)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_split (6)
	)
	(_use (ieee(std_logic_1164))(.(MIPS_Types))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751555 50528771 50463234 33751554 50528770 33686274 33686275 33751555 50529027 50529027 50463490 50463234 50463234 33751555 50528771 50463490 33686275 50528770 33751811 50529027 33686274 33686018)
	)
	(_model . Data_Mem 5 -1)
)
I 000055 55 2012          1495573364842 MIPS_Registers
(_unit VHDL (register_file 0 6(mips_registers 0 14))
	(_version vd0)
	(_time 1495573364843 2017.05.24 00:02:44)
	(_source (\./../src/Register_File.vhd\))
	(_parameters tan)
	(_code 5b595c580c0c084d530848000e5d5e5c595e0d5d5d)
	(_ent
		(_time 1495571914869)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in)(_event))))
		(_port (_int ReadAddress_1 -2 0 8(_ent(_in))))
		(_port (_int ReadAddress_2 -2 0 8(_ent(_in))))
		(_port (_int WriteAddress -2 0 8(_ent(_in))))
		(_port (_int WriteData -3 0 9(_ent(_in))))
		(_port (_int RegWrite -1 0 9(_ent(_in))))
		(_port (_int ReadData_1 -3 0 10(_ent(_out))))
		(_port (_int ReadData_2 -3 0 10(_ent(_out))))
		(_port (_int Registers -4 0 11(_ent(_out))))
		(_sig (_int Regs -4 0 15(_arch(_uni(((_string \"0000000000000000"\))((_string \"0000001001100000"\))((_string \"0011000100100110"\))((_string \"0001000100100010"\))((_string \"0000000101000010"\))((_string \"0000000000000001"\))((_string \"1010001101001011"\))((_string \"1110001111101111"\)))))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment (_trgt(6))(_sens(9)(1))(_mon))))
			(line__25(_arch 1 0 25(_assignment (_trgt(7))(_sens(9)(2))(_mon))))
			(line__26(_arch 2 0 26(_assignment (_trgt(9))(_sens(0)(3)(4)(5))(_mon))))
			(line__28(_arch 3 0 28(_assignment (_alias((Registers)(Regs)))(_trgt(8))(_sens(9)))))
			(line__29(_arch 4 0 29(_assignment (_trgt(9(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_ADDRESS (1 REG_ADDRESS)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (1 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (1 REG_FILE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_split (9)
	)
	(_use (ieee(std_logic_1164))(.(MIPS_Types))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . MIPS_Registers 5 -1)
)
I 000052 55 10605         1495573366667 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 10))
	(_version vd0)
	(_time 1495573366668 2017.05.24 00:02:46)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code 70737771792624677521362b217772762676737675)
	(_ent
		(_time 1495568627476)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -1 0 12(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 13(_array -2 ((_dto c 15 i 0)))))
				(_port (_int I0 4 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 13(_array -2 ((_dto c 16 i 0)))))
				(_port (_int I1 5 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 13(_array -2 ((_dto c 17 i 0)))))
				(_port (_int I2 6 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 13(_array -2 ((_dto c 18 i 0)))))
				(_port (_int I3 7 0 13(_ent (_in))))
				(_port (_int Selection 0 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 15(_array -2 ((_dto c 19 i 0)))))
				(_port (_int Output 8 0 15(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -1 0 20(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 21(_array -2 ((_dto c 20 i 0)))))
				(_port (_int I0 4 0 21(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 21(_array -2 ((_dto c 21 i 0)))))
				(_port (_int I1 5 0 21(_ent (_in))))
				(_port (_int Selection -2 0 22(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 23(_array -2 ((_dto c 22 i 0)))))
				(_port (_int Output 6 0 23(_ent (_out))))
			)
		)
	)
	(_inst M1 0 81(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 82(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 83(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 84(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemInput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M5 0 85(_comp Mux2)
		(_port
			((I0)(MemOutput))
			((I1)(MemLower))
			((Selection)(MemToReg))
			((Output)(MemToRegOut))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M6 0 86(_comp Mux4)
		(_port
			((I0)(ALUOutput))
			((I1)(MemToRegOut))
			((I2)(PCplus2))
			((I3)(ImmSh4))
			((Selection)(RegWriteSrc))
			((Output)(DataWrite))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M7 0 87(_comp Mux4)
		(_port
			((I0)(PCplus1))
			((I1)(PC_Imm6))
			((I2)(PC_Imm12))
			((I3)(Ra))
			((Selection)(PCSrc))
			((Output)(PCIn))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 89(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 93(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 96(_ent . Data_Memory Data_Mem)
		(_port
			((CLK)(CLK))
			((Address)(ALUOutput))
			((DataIn)(MemInput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
		)
	)
	(_inst RegFileBlock 0 99(_ent . Register_File MIPS_Registers)
		(_port
			((CLK)(CLK))
			((ReadAddress_1)(RInst(1)))
			((ReadAddress_2)(RInst(2)))
			((WriteAddress)(RegDstOutput))
			((WriteData)(DataWrite))
			((RegWrite)(RegWrite))
			((ReadData_1)(DataRead_1))
			((ReadData_2)(DataRead_2))
			((Registers)(Registers))
		)
	)
	(_inst ALUBlock 0 102(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int CLK -2 0 28(_arch(_uni((i 3)))(_event))))
		(_type (_int ~INTEGER~range~0~to~2**16-1~13 0 31(_scalar (_to i 0 i 65535))))
		(_sig (_int PC 1 0 31(_arch(_uni((i 0))))))
		(_sig (_int Ra -3 0 34(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Registers -4 0 37(_arch(_uni))))
		(_sig (_int Instruction -3 0 40(_arch(_uni))))
		(_sig (_int RInst -5 0 41(_arch(_uni))))
		(_sig (_int IInst -6 0 42(_arch(_uni))))
		(_sig (_int JInst -7 0 43(_arch(_uni))))
		(_sig (_int ZeroFlag -2 0 46(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 47(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -2 0 48(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemRead -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -8 0 50(_arch(_uni))))
		(_sig (_int RsX4 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Imm6_16 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Imm12_16 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int RtLower -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemLower -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCplus2 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCplus1 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PC_Imm6 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PC_Imm12 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ImmSh4 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataRead_1 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataRead_2 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataWrite -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ALUOutput -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemOutput -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemInput -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCIn -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59(_array -2 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 3 0 59(_arch(_uni(_string \"000"\)))))
		(_sig (_int ALUSrc1Output -3 0 60(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ALUSrc2Output -3 0 60(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemToRegOut -3 0 60(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment (_trgt(0))(_sens(0)))))
			(line__64(_arch 1 0 64(_assignment (_trgt(5))(_sens(4))(_mon))))
			(line__65(_arch 2 0 65(_assignment (_trgt(6))(_sens(4))(_mon))))
			(line__66(_arch 3 0 66(_assignment (_trgt(7))(_sens(4))(_mon))))
			(line__69(_arch 4 0 69(_assignment (_trgt(20))(_sens(30)))))
			(line__70(_arch 5 0 70(_assignment (_trgt(21))(_sens(6(3)))(_read(6)))))
			(line__71(_arch 6 0 71(_assignment (_trgt(22))(_sens(7(1)))(_read(7)))))
			(line__72(_arch 7 0 72(_assignment (_trgt(23))(_sens(31(d_7_0))))))
			(line__73(_arch 8 0 73(_assignment (_trgt(24))(_sens(34(d_7_0))))))
			(line__74(_arch 9 0 74(_assignment (_trgt(25))(_sens(1))(_mon))))
			(line__75(_arch 10 0 75(_assignment (_trgt(26))(_sens(1))(_mon))))
			(line__76(_arch 11 0 76(_assignment (_trgt(27))(_sens(1)(6(3)))(_mon)(_read(6)))))
			(line__77(_arch 12 0 77(_assignment (_trgt(28))(_sens(1)(7(1)))(_mon)(_read(7)))))
			(line__78(_arch 13 0 78(_assignment (_trgt(29))(_sens(22)))))
			(line__104(_arch 14 0 104(_prcs (_simple)(_trgt(1))(_sens(0))(_read(1)(5)))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (2 REG_FILE)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (0 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 23 -1)
)
I 000049 55 2298          1495606401873 Data_Mem
(_unit VHDL (data_memory 0 7(data_mem 0 14))
	(_version vd0)
	(_time 1495606401874 2017.05.24 09:13:21)
	(_source (\./../src/Data_Memory.vhd\))
	(_parameters tan)
	(_code 717f7070712721677126372b747774772577277673)
	(_ent
		(_time 1495606401871)
	)
	(_generate gen 0 19(_for 1 )
		(_object
			(_cnst (_int i 1 0 19(_arch)))
			(_prcs
				(line__20(_arch 1 0 20(_assignment (_trgt(6(_object 0)))(_sens(6(_index 7)))(_mon)(_read(6(_index 8))))))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Address 0 0 9(_ent(_in))))
		(_port (_int DataIn -2 0 10(_ent(_in))))
		(_port (_int MemRead -1 0 10(_ent(_in))))
		(_port (_int MemWrite -1 0 10(_ent(_in))))
		(_port (_int DataOut -2 0 11(_ent(_out))))
		(_sig (_int Data -3 0 15(_arch(_uni))))
		(_sig (_int DataWord -2 0 16(_arch(_uni))))
		(_type (_int ~INTEGER~range~1~to~2**16-1~13 0 19(_scalar (_to i 1 i 65535))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(6(0))))))
			(line__23(_arch 2 0 23(_assignment (_trgt(6(t_0_10))))))
			(line__24(_arch 3 0 24(_assignment (_trgt(7))(_sens(6)(1)(3))(_mon))))
			(line__25(_arch 4 0 25(_assignment (_trgt(5))(_sens(7)(3)))))
			(line__26(_arch 5 0 26(_assignment (_trgt(6))(_sens(0)(1)(2(d_15_8))(4))(_mon))))
			(line__27(_arch 6 0 27(_assignment (_trgt(6))(_sens(0)(1)(2(d_7_0))(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (1 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.MEM_DATA (1 MEM_DATA)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (2 INTEGER)))
	)
	(_split (6)
	)
	(_use (ieee(std_logic_1164))(.(MIPS_Types))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(33751555 50528771 50463234 33751554 50528770 33686274 33686275 33751555 50529027 50529027 50463490 50463234 50463234 33751555 50528771 50463490 33686275 50528770 33751811 50529027 33686274 33686018)
	)
	(_model . Data_Mem 9 -1)
)
I 000049 55 2298          1495606448061 Data_Mem
(_unit VHDL (data_memory 0 7(data_mem 0 14))
	(_version vd0)
	(_time 1495606448062 2017.05.24 09:14:08)
	(_source (\./../src/Data_Memory.vhd\))
	(_parameters tan)
	(_code dcd9d18e8e8a8ccadc8b9a86d9dad9da88da8adbde)
	(_ent
		(_time 1495606401870)
	)
	(_generate gen 0 19(_for 1 )
		(_object
			(_cnst (_int i 1 0 19(_arch)))
			(_prcs
				(line__20(_arch 1 0 20(_assignment (_trgt(6(_object 0)))(_sens(6(_index 7)))(_mon)(_read(6(_index 8))))))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Address 0 0 9(_ent(_in))))
		(_port (_int DataIn -2 0 10(_ent(_in))))
		(_port (_int MemRead -1 0 10(_ent(_in))))
		(_port (_int MemWrite -1 0 10(_ent(_in))))
		(_port (_int DataOut -2 0 11(_ent(_out))))
		(_sig (_int Data -3 0 15(_arch(_uni))))
		(_sig (_int DataWord -2 0 16(_arch(_uni))))
		(_type (_int ~INTEGER~range~1~to~2**16-1~13 0 19(_scalar (_to i 1 i 65535))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(6(0))))))
			(line__23(_arch 2 0 23(_assignment (_trgt(6(t_0_10))))))
			(line__24(_arch 3 0 24(_assignment (_trgt(7))(_sens(6)(1)(3))(_mon))))
			(line__25(_arch 4 0 25(_assignment (_trgt(5))(_sens(7)(3)))))
			(line__26(_arch 5 0 26(_assignment (_trgt(6))(_sens(0)(1)(2(d_15_8))(4))(_mon))))
			(line__27(_arch 6 0 27(_assignment (_trgt(6))(_sens(0)(1)(2(d_7_0))(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (1 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.MEM_DATA (1 MEM_DATA)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (2 INTEGER)))
	)
	(_split (6)
	)
	(_use (ieee(std_logic_1164))(.(MIPS_Types))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(33751555 50528771 50463234 33751554 50528770 33686274 33686275 33751555 50529027 50529027 50463490 50463234 50463234 33751555 50528771 50463490 33686275 50528770 33751811 50529027 33686274 33686018)
	)
	(_model . Data_Mem 9 -1)
)
I 000052 55 10605         1495606449964 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 10))
	(_version vd0)
	(_time 1495606449965 2017.05.24 09:14:09)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code 4e4c1b4c12181a594b1f08151f494c4818484d484b)
	(_ent
		(_time 1495568627476)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -1 0 12(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 13(_array -2 ((_dto c 15 i 0)))))
				(_port (_int I0 4 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 13(_array -2 ((_dto c 16 i 0)))))
				(_port (_int I1 5 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 13(_array -2 ((_dto c 17 i 0)))))
				(_port (_int I2 6 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 13(_array -2 ((_dto c 18 i 0)))))
				(_port (_int I3 7 0 13(_ent (_in))))
				(_port (_int Selection 0 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 15(_array -2 ((_dto c 19 i 0)))))
				(_port (_int Output 8 0 15(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -1 0 20(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 21(_array -2 ((_dto c 20 i 0)))))
				(_port (_int I0 4 0 21(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 21(_array -2 ((_dto c 21 i 0)))))
				(_port (_int I1 5 0 21(_ent (_in))))
				(_port (_int Selection -2 0 22(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 23(_array -2 ((_dto c 22 i 0)))))
				(_port (_int Output 6 0 23(_ent (_out))))
			)
		)
	)
	(_inst M1 0 81(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 82(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 83(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 84(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemInput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M5 0 85(_comp Mux2)
		(_port
			((I0)(MemOutput))
			((I1)(MemLower))
			((Selection)(MemToReg))
			((Output)(MemToRegOut))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M6 0 86(_comp Mux4)
		(_port
			((I0)(ALUOutput))
			((I1)(MemToRegOut))
			((I2)(PCplus2))
			((I3)(ImmSh4))
			((Selection)(RegWriteSrc))
			((Output)(DataWrite))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M7 0 87(_comp Mux4)
		(_port
			((I0)(PCplus1))
			((I1)(PC_Imm6))
			((I2)(PC_Imm12))
			((I3)(Ra))
			((Selection)(PCSrc))
			((Output)(PCIn))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 89(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 93(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 96(_ent . Data_Memory Data_Mem)
		(_port
			((CLK)(CLK))
			((Address)(ALUOutput))
			((DataIn)(MemInput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
		)
	)
	(_inst RegFileBlock 0 99(_ent . Register_File MIPS_Registers)
		(_port
			((CLK)(CLK))
			((ReadAddress_1)(RInst(1)))
			((ReadAddress_2)(RInst(2)))
			((WriteAddress)(RegDstOutput))
			((WriteData)(DataWrite))
			((RegWrite)(RegWrite))
			((ReadData_1)(DataRead_1))
			((ReadData_2)(DataRead_2))
			((Registers)(Registers))
		)
	)
	(_inst ALUBlock 0 102(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int CLK -2 0 28(_arch(_uni((i 3)))(_event))))
		(_type (_int ~INTEGER~range~0~to~2**16-1~13 0 31(_scalar (_to i 0 i 65535))))
		(_sig (_int PC 1 0 31(_arch(_uni((i 0))))))
		(_sig (_int Ra -3 0 34(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Registers -4 0 37(_arch(_uni))))
		(_sig (_int Instruction -3 0 40(_arch(_uni))))
		(_sig (_int RInst -5 0 41(_arch(_uni))))
		(_sig (_int IInst -6 0 42(_arch(_uni))))
		(_sig (_int JInst -7 0 43(_arch(_uni))))
		(_sig (_int ZeroFlag -2 0 46(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 47(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -2 0 48(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemRead -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -8 0 50(_arch(_uni))))
		(_sig (_int RsX4 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Imm6_16 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Imm12_16 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int RtLower -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemLower -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCplus2 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCplus1 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PC_Imm6 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PC_Imm12 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ImmSh4 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataRead_1 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataRead_2 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataWrite -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ALUOutput -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemOutput -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemInput -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCIn -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59(_array -2 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 3 0 59(_arch(_uni(_string \"000"\)))))
		(_sig (_int ALUSrc1Output -3 0 60(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ALUSrc2Output -3 0 60(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemToRegOut -3 0 60(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment (_trgt(0))(_sens(0)))))
			(line__64(_arch 1 0 64(_assignment (_trgt(5))(_sens(4))(_mon))))
			(line__65(_arch 2 0 65(_assignment (_trgt(6))(_sens(4))(_mon))))
			(line__66(_arch 3 0 66(_assignment (_trgt(7))(_sens(4))(_mon))))
			(line__69(_arch 4 0 69(_assignment (_trgt(20))(_sens(30)))))
			(line__70(_arch 5 0 70(_assignment (_trgt(21))(_sens(6(3)))(_read(6)))))
			(line__71(_arch 6 0 71(_assignment (_trgt(22))(_sens(7(1)))(_read(7)))))
			(line__72(_arch 7 0 72(_assignment (_trgt(23))(_sens(31(d_7_0))))))
			(line__73(_arch 8 0 73(_assignment (_trgt(24))(_sens(34(d_7_0))))))
			(line__74(_arch 9 0 74(_assignment (_trgt(25))(_sens(1))(_mon))))
			(line__75(_arch 10 0 75(_assignment (_trgt(26))(_sens(1))(_mon))))
			(line__76(_arch 11 0 76(_assignment (_trgt(27))(_sens(1)(6(3)))(_mon)(_read(6)))))
			(line__77(_arch 12 0 77(_assignment (_trgt(28))(_sens(1)(7(1)))(_mon)(_read(7)))))
			(line__78(_arch 13 0 78(_assignment (_trgt(29))(_sens(22)))))
			(line__104(_arch 14 0 104(_prcs (_simple)(_trgt(1))(_sens(0))(_read(1)(5)))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (2 REG_FILE)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (0 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 23 -1)
)
I 000049 55 2298          1495606638528 Data_Mem
(_unit VHDL (data_memory 0 7(data_mem 0 14))
	(_version vd0)
	(_time 1495606638541 2017.05.24 09:17:18)
	(_source (\./../src/Data_Memory.vhd\))
	(_parameters tan)
	(_code e1e5e4b2e1b7b1f7e1b6a7bbe4e7e4e7b5e7b7e6e3)
	(_ent
		(_time 1495606401870)
	)
	(_generate gen 0 19(_for 1 )
		(_object
			(_cnst (_int i 1 0 19(_arch)))
			(_prcs
				(line__20(_arch 1 0 20(_assignment (_trgt(6(_object 0)))(_sens(6(_index 7)))(_mon)(_read(6(_index 8))))))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Address 0 0 9(_ent(_in))))
		(_port (_int DataIn -2 0 10(_ent(_in))))
		(_port (_int MemRead -1 0 10(_ent(_in))))
		(_port (_int MemWrite -1 0 10(_ent(_in))))
		(_port (_int DataOut -2 0 11(_ent(_out))))
		(_sig (_int Data -3 0 15(_arch(_uni))))
		(_sig (_int DataWord -2 0 16(_arch(_uni))))
		(_type (_int ~INTEGER~range~1~to~2**16-1~13 0 19(_scalar (_to i 1 i 65535))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(6(0))))))
			(line__23(_arch 2 0 23(_assignment (_trgt(6(t_0_10))))))
			(line__24(_arch 3 0 24(_assignment (_trgt(7))(_sens(6)(1)(3))(_mon))))
			(line__25(_arch 4 0 25(_assignment (_trgt(5))(_sens(7)(3)))))
			(line__26(_arch 5 0 26(_assignment (_trgt(6))(_sens(0)(1)(2(d_15_8))(4))(_mon))))
			(line__27(_arch 6 0 27(_assignment (_trgt(6))(_sens(0)(1)(2(d_7_0))(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (1 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.MEM_DATA (1 MEM_DATA)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (2 INTEGER)))
	)
	(_split (6)
	)
	(_use (ieee(std_logic_1164))(.(MIPS_Types))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(33751555 50528771 50463234 33751554 50528770 33686274 33686275 33751555 50529027 50529027 50463490 50463234 50463234 33751555 50528771 50463490 33686275 50528770 33751811 50529027 33686274 33686018)
	)
	(_model . Data_Mem 9 -1)
)
I 000049 55 2529          1495606833043 Data_Mem
(_unit VHDL (data_memory 0 7(data_mem 0 14))
	(_version vd0)
	(_time 1495606833044 2017.05.24 09:20:33)
	(_source (\./../src/Data_Memory.vhd\))
	(_parameters tan)
	(_code a5a2a8f2a1f3f5b3a5f1e3ffa0a3a0a3f1a3f3a2a7)
	(_ent
		(_time 1495606401870)
	)
	(_generate gen 0 19(_for 1 )
		(_object
			(_cnst (_int i 1 0 19(_arch)))
			(_prcs
				(line__20(_arch 1 0 20(_assignment (_trgt(6(_object 0)))(_sens(6(_index 6)))(_mon)(_read(6(_index 7))))))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Address 0 0 9(_ent(_in))))
		(_port (_int DataIn -2 0 10(_ent(_in))))
		(_port (_int MemRead -1 0 10(_ent(_in))))
		(_port (_int MemWrite -1 0 10(_ent(_in))))
		(_port (_int DataOut -2 0 11(_ent(_out))))
		(_sig (_int Data -3 0 15(_arch(_uni(((_string \"10101011"\))((_string \"00010010"\))((_string \"00110100"\))((_string \"11001010"\))((_string \"11111111"\))((_string \"01010001"\))((_string \"00011010"\))((_string \"10110101"\))((_string \"11000011"\))((_string \"11101111"\))((_string \"01000000"\))(_others(_string \"00000000"\)))))))
		(_sig (_int DataWord -2 0 16(_arch(_uni))))
		(_type (_int ~INTEGER~range~1~to~2**16-1~13 0 19(_scalar (_to i 1 i 65535))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(6(0))))))
			(line__23(_arch 2 0 23(_assignment (_trgt(6(t_0_10))))))
			(line__24(_arch 3 0 24(_assignment (_trgt(5))(_sens(6)(1)(3))(_mon))))
			(line__25(_arch 4 0 25(_assignment (_trgt(6))(_sens(0)(1)(2(d_15_8))(4))(_mon))))
			(line__26(_arch 5 0 26(_assignment (_trgt(6))(_sens(0)(1)(2(d_7_0))(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (1 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.MEM_DATA (1 MEM_DATA)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (2 INTEGER)))
	)
	(_split (6)
	)
	(_use (ieee(std_logic_1164))(.(MIPS_Types))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(33751555 50528771 50463234 33751554 50528770 33686274 33686275 33751555 50529027 50529027 50463490 50463234 50463234 33751555 50528771 50463490 33686275 50528770 33751811 50529027 33686274 33686018)
	)
	(_model . Data_Mem 8 -1)
)
I 000049 55 2529          1495606941418 Data_Mem
(_unit VHDL (data_memory 0 7(data_mem 0 14))
	(_version vd0)
	(_time 1495606941419 2017.05.24 09:22:21)
	(_source (\./../src/Data_Memory.vhd\))
	(_parameters tan)
	(_code fca9f8acaeaaaceafca8baa6f9faf9faa8faaafbfe)
	(_ent
		(_time 1495606401870)
	)
	(_generate gen 0 19(_for 1 )
		(_object
			(_cnst (_int i 1 0 19(_arch)))
			(_prcs
				(line__20(_arch 1 0 20(_assignment (_trgt(6(_object 0)))(_sens(6(_index 6)))(_mon)(_read(6(_index 7))))))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Address 0 0 9(_ent(_in))))
		(_port (_int DataIn -2 0 10(_ent(_in))))
		(_port (_int MemRead -1 0 10(_ent(_in))))
		(_port (_int MemWrite -1 0 10(_ent(_in))))
		(_port (_int DataOut -2 0 11(_ent(_out))))
		(_sig (_int Data -3 0 15(_arch(_uni(((_string \"10101011"\))((_string \"00010010"\))((_string \"00110100"\))((_string \"11001010"\))((_string \"11111111"\))((_string \"01010001"\))((_string \"00011010"\))((_string \"10110101"\))((_string \"11000011"\))((_string \"11101111"\))((_string \"01000000"\))(_others(_string \"00000000"\)))))))
		(_sig (_int DataWord -2 0 16(_arch(_uni))))
		(_type (_int ~INTEGER~range~1~to~2**16-1~13 0 19(_scalar (_to i 1 i 65535))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(6(0))))))
			(line__23(_arch 2 0 23(_assignment (_trgt(6(t_0_10))))))
			(line__24(_arch 3 0 24(_assignment (_trgt(5))(_sens(6)(1)(3))(_mon))))
			(line__25(_arch 4 0 25(_assignment (_trgt(6))(_sens(0)(1)(2(d_15_8))(4))(_mon))))
			(line__26(_arch 5 0 26(_assignment (_trgt(6))(_sens(0)(1)(2(d_7_0))(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (1 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.MEM_DATA (1 MEM_DATA)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (2 INTEGER)))
	)
	(_split (6)
	)
	(_use (ieee(std_logic_1164))(.(MIPS_Types))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(33751555 50528771 50463234 33751554 50528770 33686274 33686275 33751555 50529027 50529027 50463490 50463234 50463234 33751555 50528771 50463490 33686275 50528770 33751811 50529027 33686274 33686018)
	)
	(_model . Data_Mem 8 -1)
)
I 000049 55 1765          1495606994602 Data_Mem
(_unit VHDL (data_memory 0 7(data_mem 0 14))
	(_version vd0)
	(_time 1495606994603 2017.05.24 09:23:14)
	(_source (\./../src/Data_Memory.vhd\))
	(_parameters tan)
	(_code bfb0bbebe8e9efa9bfbef9e5bab9bab9ebb9e9b8bd)
	(_ent
		(_time 1495606401870)
	)
	(_object
		(_port (_int CLK -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Address 0 0 9(_ent(_in))))
		(_port (_int DataIn -2 0 10(_ent(_in))))
		(_port (_int MemRead -1 0 10(_ent(_in))))
		(_port (_int MemWrite -1 0 10(_ent(_in))))
		(_port (_int DataOut -2 0 11(_ent(_out))))
		(_sig (_int Data -3 0 15(_arch(_uni(((_string \"10101011"\))((_string \"00010010"\))((_string \"00110100"\))((_string \"11001010"\))((_string \"11111111"\))((_string \"01010001"\))((_string \"00011010"\))((_string \"10110101"\))((_string \"11000011"\))((_string \"11101111"\))((_string \"01000000"\))(_others(_string \"00000000"\)))))))
		(_sig (_int DataWord -2 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(5))(_sens(6)(1)(3))(_mon))))
			(line__19(_arch 1 0 19(_assignment (_trgt(6))(_sens(0)(1)(2(d_15_8))(4))(_mon))))
			(line__20(_arch 2 0 20(_assignment (_trgt(6))(_sens(0)(1)(2(d_7_0))(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (1 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.MEM_DATA (1 MEM_DATA)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_split (6)
	)
	(_use (ieee(std_logic_1164))(.(MIPS_Types))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . Data_Mem 3 -1)
)
I 000052 55 10605         1495606996886 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 10))
	(_version vd0)
	(_time 1495606996887 2017.05.24 09:23:16)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code a9a6f4fea9fffdbeacf8eff2f8aeabafffafaaafac)
	(_ent
		(_time 1495568627476)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -1 0 12(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 13(_array -2 ((_dto c 15 i 0)))))
				(_port (_int I0 4 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 13(_array -2 ((_dto c 16 i 0)))))
				(_port (_int I1 5 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 13(_array -2 ((_dto c 17 i 0)))))
				(_port (_int I2 6 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 13(_array -2 ((_dto c 18 i 0)))))
				(_port (_int I3 7 0 13(_ent (_in))))
				(_port (_int Selection 0 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 15(_array -2 ((_dto c 19 i 0)))))
				(_port (_int Output 8 0 15(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -1 0 20(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 21(_array -2 ((_dto c 20 i 0)))))
				(_port (_int I0 4 0 21(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 21(_array -2 ((_dto c 21 i 0)))))
				(_port (_int I1 5 0 21(_ent (_in))))
				(_port (_int Selection -2 0 22(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 23(_array -2 ((_dto c 22 i 0)))))
				(_port (_int Output 6 0 23(_ent (_out))))
			)
		)
	)
	(_inst M1 0 81(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 82(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 83(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 84(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemInput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M5 0 85(_comp Mux2)
		(_port
			((I0)(MemOutput))
			((I1)(MemLower))
			((Selection)(MemToReg))
			((Output)(MemToRegOut))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M6 0 86(_comp Mux4)
		(_port
			((I0)(ALUOutput))
			((I1)(MemToRegOut))
			((I2)(PCplus2))
			((I3)(ImmSh4))
			((Selection)(RegWriteSrc))
			((Output)(DataWrite))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M7 0 87(_comp Mux4)
		(_port
			((I0)(PCplus1))
			((I1)(PC_Imm6))
			((I2)(PC_Imm12))
			((I3)(Ra))
			((Selection)(PCSrc))
			((Output)(PCIn))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 89(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 93(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 96(_ent . Data_Memory Data_Mem)
		(_port
			((CLK)(CLK))
			((Address)(ALUOutput))
			((DataIn)(MemInput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
		)
	)
	(_inst RegFileBlock 0 99(_ent . Register_File MIPS_Registers)
		(_port
			((CLK)(CLK))
			((ReadAddress_1)(RInst(1)))
			((ReadAddress_2)(RInst(2)))
			((WriteAddress)(RegDstOutput))
			((WriteData)(DataWrite))
			((RegWrite)(RegWrite))
			((ReadData_1)(DataRead_1))
			((ReadData_2)(DataRead_2))
			((Registers)(Registers))
		)
	)
	(_inst ALUBlock 0 102(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int CLK -2 0 28(_arch(_uni((i 3)))(_event))))
		(_type (_int ~INTEGER~range~0~to~2**16-1~13 0 31(_scalar (_to i 0 i 65535))))
		(_sig (_int PC 1 0 31(_arch(_uni((i 0))))))
		(_sig (_int Ra -3 0 34(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Registers -4 0 37(_arch(_uni))))
		(_sig (_int Instruction -3 0 40(_arch(_uni))))
		(_sig (_int RInst -5 0 41(_arch(_uni))))
		(_sig (_int IInst -6 0 42(_arch(_uni))))
		(_sig (_int JInst -7 0 43(_arch(_uni))))
		(_sig (_int ZeroFlag -2 0 46(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 47(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -2 0 48(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemRead -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -8 0 50(_arch(_uni))))
		(_sig (_int RsX4 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Imm6_16 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Imm12_16 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int RtLower -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemLower -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCplus2 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCplus1 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PC_Imm6 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PC_Imm12 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ImmSh4 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataRead_1 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataRead_2 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataWrite -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ALUOutput -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemOutput -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemInput -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCIn -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59(_array -2 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 3 0 59(_arch(_uni(_string \"000"\)))))
		(_sig (_int ALUSrc1Output -3 0 60(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ALUSrc2Output -3 0 60(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemToRegOut -3 0 60(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment (_trgt(0))(_sens(0)))))
			(line__64(_arch 1 0 64(_assignment (_trgt(5))(_sens(4))(_mon))))
			(line__65(_arch 2 0 65(_assignment (_trgt(6))(_sens(4))(_mon))))
			(line__66(_arch 3 0 66(_assignment (_trgt(7))(_sens(4))(_mon))))
			(line__69(_arch 4 0 69(_assignment (_trgt(20))(_sens(30)))))
			(line__70(_arch 5 0 70(_assignment (_trgt(21))(_sens(6(3)))(_read(6)))))
			(line__71(_arch 6 0 71(_assignment (_trgt(22))(_sens(7(1)))(_read(7)))))
			(line__72(_arch 7 0 72(_assignment (_trgt(23))(_sens(31(d_7_0))))))
			(line__73(_arch 8 0 73(_assignment (_trgt(24))(_sens(34(d_7_0))))))
			(line__74(_arch 9 0 74(_assignment (_trgt(25))(_sens(1))(_mon))))
			(line__75(_arch 10 0 75(_assignment (_trgt(26))(_sens(1))(_mon))))
			(line__76(_arch 11 0 76(_assignment (_trgt(27))(_sens(1)(6(3)))(_mon)(_read(6)))))
			(line__77(_arch 12 0 77(_assignment (_trgt(28))(_sens(1)(7(1)))(_mon)(_read(7)))))
			(line__78(_arch 13 0 78(_assignment (_trgt(29))(_sens(22)))))
			(line__104(_arch 14 0 104(_prcs (_simple)(_trgt(1))(_sens(0))(_read(1)(5)))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (2 REG_FILE)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (0 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 23 -1)
)
I 000049 55 1303          1495607679365 Inst_Mem
(_unit VHDL (instruction_memory 0 6(inst_mem 0 11))
	(_version vd0)
	(_time 1495607679366 2017.05.24 09:34:39)
	(_source (\./../src/Instruction_Memory.vhd\))
	(_parameters tan)
	(_code 9d9b97929ccbca8a98998fc6c99b9e9a999b949bcb)
	(_ent
		(_time 1495565992909)
	)
	(_object
		(_port (_int Address -1 0 7(_ent(_in))))
		(_port (_int Instruction -2 0 8(_ent(_out))))
		(_sig (_int Instructions -3 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment (_trgt(2(0))))))
			(line__15(_arch 1 0 15(_assignment (_trgt(2(1))))))
			(line__16(_arch 2 0 16(_assignment (_trgt(2(2))))))
			(line__17(_arch 3 0 17(_assignment (_trgt(2(3))))))
			(line__18(_arch 4 0 18(_assignment (_trgt(2(4))))))
			(line__19(_arch 5 0 19(_assignment (_trgt(1))(_sens(2)(0)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (1 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.MEM_INST (1 MEM_INST)))
	)
	(_use (std(standard))(.(MIPS_Types))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50529026 33686018 33751555)
		(33686274 50528771 33686019 50528770)
		(50529026 50528770 50463235 50463234)
		(33686274 50528770 50463490 50463234)
		(50529027 50529027 50529027 50529027)
	)
	(_model . Inst_Mem 6 -1)
)
I 000052 55 10605         1495607681456 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 10))
	(_version vd0)
	(_time 1495607681457 2017.05.24 09:34:41)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code cbcdcd9e909d9fdcce9a8d909accc9cd9dcdc8cdce)
	(_ent
		(_time 1495568627476)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -1 0 12(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 13(_array -2 ((_dto c 15 i 0)))))
				(_port (_int I0 4 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 13(_array -2 ((_dto c 16 i 0)))))
				(_port (_int I1 5 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 13(_array -2 ((_dto c 17 i 0)))))
				(_port (_int I2 6 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 13(_array -2 ((_dto c 18 i 0)))))
				(_port (_int I3 7 0 13(_ent (_in))))
				(_port (_int Selection 0 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 15(_array -2 ((_dto c 19 i 0)))))
				(_port (_int Output 8 0 15(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -1 0 20(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 21(_array -2 ((_dto c 20 i 0)))))
				(_port (_int I0 4 0 21(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 21(_array -2 ((_dto c 21 i 0)))))
				(_port (_int I1 5 0 21(_ent (_in))))
				(_port (_int Selection -2 0 22(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 23(_array -2 ((_dto c 22 i 0)))))
				(_port (_int Output 6 0 23(_ent (_out))))
			)
		)
	)
	(_inst M1 0 81(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 82(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 83(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 84(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemInput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M5 0 85(_comp Mux2)
		(_port
			((I0)(MemOutput))
			((I1)(MemLower))
			((Selection)(MemToReg))
			((Output)(MemToRegOut))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M6 0 86(_comp Mux4)
		(_port
			((I0)(ALUOutput))
			((I1)(MemToRegOut))
			((I2)(PCplus2))
			((I3)(ImmSh4))
			((Selection)(RegWriteSrc))
			((Output)(DataWrite))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M7 0 87(_comp Mux4)
		(_port
			((I0)(PCplus1))
			((I1)(PC_Imm6))
			((I2)(PC_Imm12))
			((I3)(Ra))
			((Selection)(PCSrc))
			((Output)(PCIn))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 89(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 93(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 96(_ent . Data_Memory Data_Mem)
		(_port
			((CLK)(CLK))
			((Address)(ALUOutput))
			((DataIn)(MemInput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
		)
	)
	(_inst RegFileBlock 0 99(_ent . Register_File MIPS_Registers)
		(_port
			((CLK)(CLK))
			((ReadAddress_1)(RInst(1)))
			((ReadAddress_2)(RInst(2)))
			((WriteAddress)(RegDstOutput))
			((WriteData)(DataWrite))
			((RegWrite)(RegWrite))
			((ReadData_1)(DataRead_1))
			((ReadData_2)(DataRead_2))
			((Registers)(Registers))
		)
	)
	(_inst ALUBlock 0 102(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int CLK -2 0 28(_arch(_uni((i 3)))(_event))))
		(_type (_int ~INTEGER~range~0~to~2**16-1~13 0 31(_scalar (_to i 0 i 65535))))
		(_sig (_int PC 1 0 31(_arch(_uni((i 0))))))
		(_sig (_int Ra -3 0 34(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Registers -4 0 37(_arch(_uni))))
		(_sig (_int Instruction -3 0 40(_arch(_uni))))
		(_sig (_int RInst -5 0 41(_arch(_uni))))
		(_sig (_int IInst -6 0 42(_arch(_uni))))
		(_sig (_int JInst -7 0 43(_arch(_uni))))
		(_sig (_int ZeroFlag -2 0 46(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 47(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -2 0 48(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemRead -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -8 0 50(_arch(_uni))))
		(_sig (_int RsX4 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Imm6_16 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Imm12_16 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int RtLower -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemLower -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCplus2 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCplus1 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PC_Imm6 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PC_Imm12 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ImmSh4 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataRead_1 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataRead_2 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataWrite -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ALUOutput -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemOutput -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemInput -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCIn -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59(_array -2 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 3 0 59(_arch(_uni(_string \"000"\)))))
		(_sig (_int ALUSrc1Output -3 0 60(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ALUSrc2Output -3 0 60(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemToRegOut -3 0 60(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment (_trgt(0))(_sens(0)))))
			(line__64(_arch 1 0 64(_assignment (_trgt(5))(_sens(4))(_mon))))
			(line__65(_arch 2 0 65(_assignment (_trgt(6))(_sens(4))(_mon))))
			(line__66(_arch 3 0 66(_assignment (_trgt(7))(_sens(4))(_mon))))
			(line__69(_arch 4 0 69(_assignment (_trgt(20))(_sens(30)))))
			(line__70(_arch 5 0 70(_assignment (_trgt(21))(_sens(6(3)))(_read(6)))))
			(line__71(_arch 6 0 71(_assignment (_trgt(22))(_sens(7(1)))(_read(7)))))
			(line__72(_arch 7 0 72(_assignment (_trgt(23))(_sens(31(d_7_0))))))
			(line__73(_arch 8 0 73(_assignment (_trgt(24))(_sens(34(d_7_0))))))
			(line__74(_arch 9 0 74(_assignment (_trgt(25))(_sens(1))(_mon))))
			(line__75(_arch 10 0 75(_assignment (_trgt(26))(_sens(1))(_mon))))
			(line__76(_arch 11 0 76(_assignment (_trgt(27))(_sens(1)(6(3)))(_mon)(_read(6)))))
			(line__77(_arch 12 0 77(_assignment (_trgt(28))(_sens(1)(7(1)))(_mon)(_read(7)))))
			(line__78(_arch 13 0 78(_assignment (_trgt(29))(_sens(22)))))
			(line__104(_arch 14 0 104(_prcs (_simple)(_trgt(1))(_sens(0))(_read(1)(5)))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (2 REG_FILE)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (0 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 23 -1)
)
I 000052 55 10605         1527144032372 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 10))
	(_version vd0)
	(_time 1527144032373 2018.05.24 09:40:32)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code 4e4f1d4c12181a594b1f08151f494c4818484d484b)
	(_ent
		(_time 1495568627476)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -1 0 12(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 13(_array -2 ((_dto c 15 i 0)))))
				(_port (_int I0 4 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 13(_array -2 ((_dto c 16 i 0)))))
				(_port (_int I1 5 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 13(_array -2 ((_dto c 17 i 0)))))
				(_port (_int I2 6 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 13(_array -2 ((_dto c 18 i 0)))))
				(_port (_int I3 7 0 13(_ent (_in))))
				(_port (_int Selection 0 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 15(_array -2 ((_dto c 19 i 0)))))
				(_port (_int Output 8 0 15(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -1 0 20(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 21(_array -2 ((_dto c 20 i 0)))))
				(_port (_int I0 4 0 21(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 21(_array -2 ((_dto c 21 i 0)))))
				(_port (_int I1 5 0 21(_ent (_in))))
				(_port (_int Selection -2 0 22(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 23(_array -2 ((_dto c 22 i 0)))))
				(_port (_int Output 6 0 23(_ent (_out))))
			)
		)
	)
	(_inst M1 0 81(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 82(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 83(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 84(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemInput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M5 0 85(_comp Mux2)
		(_port
			((I0)(MemOutput))
			((I1)(MemLower))
			((Selection)(MemToReg))
			((Output)(MemToRegOut))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M6 0 86(_comp Mux4)
		(_port
			((I0)(ALUOutput))
			((I1)(MemToRegOut))
			((I2)(PCplus2))
			((I3)(ImmSh4))
			((Selection)(RegWriteSrc))
			((Output)(DataWrite))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M7 0 87(_comp Mux4)
		(_port
			((I0)(PCplus1))
			((I1)(PC_Imm6))
			((I2)(PC_Imm12))
			((I3)(Ra))
			((Selection)(PCSrc))
			((Output)(PCIn))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 89(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 93(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 96(_ent . Data_Memory Data_Mem)
		(_port
			((CLK)(CLK))
			((Address)(ALUOutput))
			((DataIn)(MemInput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
		)
	)
	(_inst RegFileBlock 0 99(_ent . Register_File MIPS_Registers)
		(_port
			((CLK)(CLK))
			((ReadAddress_1)(RInst(1)))
			((ReadAddress_2)(RInst(2)))
			((WriteAddress)(RegDstOutput))
			((WriteData)(DataWrite))
			((RegWrite)(RegWrite))
			((ReadData_1)(DataRead_1))
			((ReadData_2)(DataRead_2))
			((Registers)(Registers))
		)
	)
	(_inst ALUBlock 0 102(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int CLK -2 0 28(_arch(_uni((i 3)))(_event))))
		(_type (_int ~INTEGER~range~0~to~2**16-1~13 0 31(_scalar (_to i 0 i 65535))))
		(_sig (_int PC 1 0 31(_arch(_uni((i 0))))))
		(_sig (_int Ra -3 0 34(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Registers -4 0 37(_arch(_uni))))
		(_sig (_int Instruction -3 0 40(_arch(_uni))))
		(_sig (_int RInst -5 0 41(_arch(_uni))))
		(_sig (_int IInst -6 0 42(_arch(_uni))))
		(_sig (_int JInst -7 0 43(_arch(_uni))))
		(_sig (_int ZeroFlag -2 0 46(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 47(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -2 0 48(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemRead -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -8 0 50(_arch(_uni))))
		(_sig (_int RsX4 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Imm6_16 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Imm12_16 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int RtLower -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemLower -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCplus2 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCplus1 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PC_Imm6 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PC_Imm12 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ImmSh4 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataRead_1 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataRead_2 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataWrite -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ALUOutput -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemOutput -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemInput -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCIn -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59(_array -2 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 3 0 59(_arch(_uni(_string \"000"\)))))
		(_sig (_int ALUSrc1Output -3 0 60(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ALUSrc2Output -3 0 60(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemToRegOut -3 0 60(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment (_trgt(0))(_sens(0)))))
			(line__64(_arch 1 0 64(_assignment (_trgt(5))(_sens(4))(_mon))))
			(line__65(_arch 2 0 65(_assignment (_trgt(6))(_sens(4))(_mon))))
			(line__66(_arch 3 0 66(_assignment (_trgt(7))(_sens(4))(_mon))))
			(line__69(_arch 4 0 69(_assignment (_trgt(20))(_sens(30)))))
			(line__70(_arch 5 0 70(_assignment (_trgt(21))(_sens(6(3)))(_read(6)))))
			(line__71(_arch 6 0 71(_assignment (_trgt(22))(_sens(7(1)))(_read(7)))))
			(line__72(_arch 7 0 72(_assignment (_trgt(23))(_sens(31(d_7_0))))))
			(line__73(_arch 8 0 73(_assignment (_trgt(24))(_sens(34(d_7_0))))))
			(line__74(_arch 9 0 74(_assignment (_trgt(25))(_sens(1))(_mon))))
			(line__75(_arch 10 0 75(_assignment (_trgt(26))(_sens(1))(_mon))))
			(line__76(_arch 11 0 76(_assignment (_trgt(27))(_sens(1)(6(3)))(_mon)(_read(6)))))
			(line__77(_arch 12 0 77(_assignment (_trgt(28))(_sens(1)(7(1)))(_mon)(_read(7)))))
			(line__78(_arch 13 0 78(_assignment (_trgt(29))(_sens(22)))))
			(line__104(_arch 14 0 104(_prcs (_simple)(_trgt(1))(_sens(0))(_read(1)(5)))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (2 REG_FILE)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (0 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 23 -1)
)
I 000052 55 10629         1495608542473 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 10))
	(_version vd0)
	(_time 1495608542474 2017.05.24 09:49:02)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code 9092cd9f99c6c48795c1d6cbc1979296c696939695)
	(_ent
		(_time 1495568627476)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -1 0 12(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 13(_array -2 ((_dto c 15 i 0)))))
				(_port (_int I0 4 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 13(_array -2 ((_dto c 16 i 0)))))
				(_port (_int I1 5 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 13(_array -2 ((_dto c 17 i 0)))))
				(_port (_int I2 6 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 13(_array -2 ((_dto c 18 i 0)))))
				(_port (_int I3 7 0 13(_ent (_in))))
				(_port (_int Selection 0 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 15(_array -2 ((_dto c 19 i 0)))))
				(_port (_int Output 8 0 15(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -1 0 20(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 21(_array -2 ((_dto c 20 i 0)))))
				(_port (_int I0 4 0 21(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 21(_array -2 ((_dto c 21 i 0)))))
				(_port (_int I1 5 0 21(_ent (_in))))
				(_port (_int Selection -2 0 22(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 23(_array -2 ((_dto c 22 i 0)))))
				(_port (_int Output 6 0 23(_ent (_out))))
			)
		)
	)
	(_inst M1 0 81(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 82(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 83(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 84(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemInput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M5 0 85(_comp Mux2)
		(_port
			((I0)(MemOutput))
			((I1)(MemLower))
			((Selection)(MemToReg))
			((Output)(MemToRegOut))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M6 0 86(_comp Mux4)
		(_port
			((I0)(ALUOutput))
			((I1)(MemToRegOut))
			((I2)(PCplus2))
			((I3)(ImmSh4))
			((Selection)(RegWriteSrc))
			((Output)(DataWrite))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M7 0 87(_comp Mux4)
		(_port
			((I0)(PCplus1))
			((I1)(PC_Imm6))
			((I2)(PC_Imm12))
			((I3)(Ra))
			((Selection)(PCSrc))
			((Output)(PCIn))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 89(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 93(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 96(_ent . Data_Memory Data_Mem)
		(_port
			((CLK)(CLK))
			((Address)(ALUOutput))
			((DataIn)(MemInput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
		)
	)
	(_inst RegFileBlock 0 99(_ent . Register_File MIPS_Registers)
		(_port
			((CLK)(CLK))
			((ReadAddress_1)(RInst(1)))
			((ReadAddress_2)(RInst(2)))
			((WriteAddress)(RegDstOutput))
			((WriteData)(DataWrite))
			((RegWrite)(RegWrite))
			((ReadData_1)(DataRead_1))
			((ReadData_2)(DataRead_2))
			((Registers)(Registers))
		)
	)
	(_inst ALUBlock 0 102(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int CLK -2 0 28(_arch(_uni((i 3)))(_event))))
		(_type (_int ~INTEGER~range~0~to~2**16-1~13 0 31(_scalar (_to i 0 i 65535))))
		(_sig (_int PC 1 0 31(_arch(_uni((i 0))))))
		(_sig (_int Ra -3 0 34(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Registers -4 0 37(_arch(_uni))))
		(_sig (_int Instruction -3 0 40(_arch(_uni))))
		(_sig (_int RInst -5 0 41(_arch(_uni))))
		(_sig (_int IInst -6 0 42(_arch(_uni))))
		(_sig (_int JInst -7 0 43(_arch(_uni))))
		(_sig (_int ZeroFlag -2 0 46(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 47(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -2 0 48(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemRead -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -8 0 50(_arch(_uni))))
		(_sig (_int RsX4 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Imm6_16 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Imm12_16 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int RtLower -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemLower -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCplus2 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCplus1 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PC_Imm6 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PC_Imm12 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ImmSh4 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataRead_1 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataRead_2 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataWrite -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ALUOutput -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemOutput -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemInput -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCIn -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59(_array -2 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 3 0 59(_arch(_uni(_string \"000"\)))))
		(_sig (_int ALUSrc1Output -3 0 60(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ALUSrc2Output -3 0 60(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemToRegOut -3 0 60(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment (_trgt(0))(_sens(0)))))
			(line__64(_arch 1 0 64(_assignment (_trgt(5))(_sens(4))(_mon))))
			(line__65(_arch 2 0 65(_assignment (_trgt(6))(_sens(4))(_mon))))
			(line__66(_arch 3 0 66(_assignment (_trgt(7))(_sens(4))(_mon))))
			(line__69(_arch 4 0 69(_assignment (_trgt(20))(_sens(30)))))
			(line__70(_arch 5 0 70(_assignment (_trgt(21))(_sens(6(3)))(_read(6)))))
			(line__71(_arch 6 0 71(_assignment (_trgt(22))(_sens(7(1)))(_read(7)))))
			(line__72(_arch 7 0 72(_assignment (_trgt(23))(_sens(31(d_7_0))))))
			(line__73(_arch 8 0 73(_assignment (_trgt(24))(_sens(34(d_7_0))))))
			(line__74(_arch 9 0 74(_assignment (_trgt(25))(_sens(1))(_mon))))
			(line__75(_arch 10 0 75(_assignment (_trgt(26))(_sens(1))(_mon))))
			(line__76(_arch 11 0 76(_assignment (_trgt(27))(_sens(1)(6(3)))(_mon)(_read(6)))))
			(line__77(_arch 12 0 77(_assignment (_trgt(28))(_sens(1)(7(1)))(_mon)(_read(7)))))
			(line__78(_arch 13 0 78(_assignment (_trgt(29))(_sens(22)))))
			(line__104(_arch 14 0 104(_prcs (_simple)(_trgt(1))(_sens(0))(_read(1)(5)))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (2 REG_FILE)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (0 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_split (5)(6)(7)
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 23 -1)
)
I 000049 55 1303          1495608549910 Inst_Mem
(_unit VHDL (instruction_memory 0 6(inst_mem 0 11))
	(_version vd0)
	(_time 1495608549911 2017.05.24 09:49:09)
	(_source (\./../src/Instruction_Memory.vhd\))
	(_parameters tan)
	(_code 9d9d92929ccbca8a98998fc6c99b9e9a999b949bcb)
	(_ent
		(_time 1495565992909)
	)
	(_object
		(_port (_int Address -1 0 7(_ent(_in))))
		(_port (_int Instruction -2 0 8(_ent(_out))))
		(_sig (_int Instructions -3 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment (_trgt(2(0))))))
			(line__15(_arch 1 0 15(_assignment (_trgt(2(1))))))
			(line__16(_arch 2 0 16(_assignment (_trgt(2(2))))))
			(line__17(_arch 3 0 17(_assignment (_trgt(2(3))))))
			(line__18(_arch 4 0 18(_assignment (_trgt(2(4))))))
			(line__19(_arch 5 0 19(_assignment (_trgt(1))(_sens(2)(0)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (1 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.MEM_INST (1 MEM_INST)))
	)
	(_use (std(standard))(.(MIPS_Types))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50529026 33686018 33751555)
		(33686274 50528771 33686019 50528770)
		(50529026 50528770 50463235 50463234)
		(33686274 50528770 50463490 50463234)
		(50529027 50529027 50529027 50529027)
	)
	(_model . Inst_Mem 6 -1)
)
I 000052 55 10629         1495608553488 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 10))
	(_version vd0)
	(_time 1495608553489 2017.05.24 09:49:13)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code 9899c89799cecc8f9dc9dec3c99f9a9ece9e9b9e9d)
	(_ent
		(_time 1495568627476)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -1 0 12(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 13(_array -2 ((_dto c 15 i 0)))))
				(_port (_int I0 4 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 13(_array -2 ((_dto c 16 i 0)))))
				(_port (_int I1 5 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 13(_array -2 ((_dto c 17 i 0)))))
				(_port (_int I2 6 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 13(_array -2 ((_dto c 18 i 0)))))
				(_port (_int I3 7 0 13(_ent (_in))))
				(_port (_int Selection 0 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 15(_array -2 ((_dto c 19 i 0)))))
				(_port (_int Output 8 0 15(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -1 0 20(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 21(_array -2 ((_dto c 20 i 0)))))
				(_port (_int I0 4 0 21(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 21(_array -2 ((_dto c 21 i 0)))))
				(_port (_int I1 5 0 21(_ent (_in))))
				(_port (_int Selection -2 0 22(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 23(_array -2 ((_dto c 22 i 0)))))
				(_port (_int Output 6 0 23(_ent (_out))))
			)
		)
	)
	(_inst M1 0 81(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 82(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 83(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 84(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemInput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M5 0 85(_comp Mux2)
		(_port
			((I0)(MemOutput))
			((I1)(MemLower))
			((Selection)(MemToReg))
			((Output)(MemToRegOut))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M6 0 86(_comp Mux4)
		(_port
			((I0)(ALUOutput))
			((I1)(MemToRegOut))
			((I2)(PCplus2))
			((I3)(ImmSh4))
			((Selection)(RegWriteSrc))
			((Output)(DataWrite))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M7 0 87(_comp Mux4)
		(_port
			((I0)(PCplus1))
			((I1)(PC_Imm6))
			((I2)(PC_Imm12))
			((I3)(Ra))
			((Selection)(PCSrc))
			((Output)(PCIn))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 89(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 93(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 96(_ent . Data_Memory Data_Mem)
		(_port
			((CLK)(CLK))
			((Address)(ALUOutput))
			((DataIn)(MemInput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
		)
	)
	(_inst RegFileBlock 0 99(_ent . Register_File MIPS_Registers)
		(_port
			((CLK)(CLK))
			((ReadAddress_1)(RInst(1)))
			((ReadAddress_2)(RInst(2)))
			((WriteAddress)(RegDstOutput))
			((WriteData)(DataWrite))
			((RegWrite)(RegWrite))
			((ReadData_1)(DataRead_1))
			((ReadData_2)(DataRead_2))
			((Registers)(Registers))
		)
	)
	(_inst ALUBlock 0 102(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int CLK -2 0 28(_arch(_uni((i 3)))(_event))))
		(_type (_int ~INTEGER~range~0~to~2**16-1~13 0 31(_scalar (_to i 0 i 65535))))
		(_sig (_int PC 1 0 31(_arch(_uni((i 0))))))
		(_sig (_int Ra -3 0 34(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Registers -4 0 37(_arch(_uni))))
		(_sig (_int Instruction -3 0 40(_arch(_uni))))
		(_sig (_int RInst -5 0 41(_arch(_uni))))
		(_sig (_int IInst -6 0 42(_arch(_uni))))
		(_sig (_int JInst -7 0 43(_arch(_uni))))
		(_sig (_int ZeroFlag -2 0 46(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 47(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -2 0 48(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemRead -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -8 0 50(_arch(_uni))))
		(_sig (_int RsX4 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Imm6_16 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Imm12_16 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int RtLower -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemLower -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCplus2 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCplus1 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PC_Imm6 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PC_Imm12 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ImmSh4 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataRead_1 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataRead_2 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataWrite -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ALUOutput -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemOutput -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemInput -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCIn -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59(_array -2 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 3 0 59(_arch(_uni(_string \"000"\)))))
		(_sig (_int ALUSrc1Output -3 0 60(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ALUSrc2Output -3 0 60(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemToRegOut -3 0 60(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment (_trgt(0))(_sens(0)))))
			(line__64(_arch 1 0 64(_assignment (_trgt(5))(_sens(4))(_mon))))
			(line__65(_arch 2 0 65(_assignment (_trgt(6))(_sens(4))(_mon))))
			(line__66(_arch 3 0 66(_assignment (_trgt(7))(_sens(4))(_mon))))
			(line__69(_arch 4 0 69(_assignment (_trgt(20))(_sens(30)))))
			(line__70(_arch 5 0 70(_assignment (_trgt(21))(_sens(6(3)))(_read(6)))))
			(line__71(_arch 6 0 71(_assignment (_trgt(22))(_sens(7(1)))(_read(7)))))
			(line__72(_arch 7 0 72(_assignment (_trgt(23))(_sens(31(d_7_0))))))
			(line__73(_arch 8 0 73(_assignment (_trgt(24))(_sens(34(d_7_0))))))
			(line__74(_arch 9 0 74(_assignment (_trgt(25))(_sens(1))(_mon))))
			(line__75(_arch 10 0 75(_assignment (_trgt(26))(_sens(1))(_mon))))
			(line__76(_arch 11 0 76(_assignment (_trgt(27))(_sens(1)(6(3)))(_mon)(_read(6)))))
			(line__77(_arch 12 0 77(_assignment (_trgt(28))(_sens(1)(7(1)))(_mon)(_read(7)))))
			(line__78(_arch 13 0 78(_assignment (_trgt(29))(_sens(22)))))
			(line__104(_arch 14 0 104(_prcs (_simple)(_trgt(1))(_sens(0))(_read(1)(5)))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (2 REG_FILE)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (0 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_split (5)(6)(7)
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 23 -1)
)
I 000049 55 1768          1495609115610 Data_Mem
(_unit VHDL (data_memory 0 7(data_mem 0 14))
	(_version vd0)
	(_time 1495609115611 2017.05.24 09:58:35)
	(_source (\./../src/Data_Memory.vhd\))
	(_parameters tan)
	(_code 65636965613335736564233f606360633163336267)
	(_ent
		(_time 1495606401870)
	)
	(_object
		(_port (_int CLK -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Address 0 0 9(_ent(_in))))
		(_port (_int DataIn -2 0 10(_ent(_in))))
		(_port (_int MemRead -1 0 10(_ent(_in))))
		(_port (_int MemWrite -1 0 10(_ent(_in))))
		(_port (_int DataOut -2 0 11(_ent(_out))))
		(_sig (_int Data -3 0 15(_arch(_uni(((_string \"10101011"\))((_string \"00010010"\))((_string \"00110100"\))((_string \"11001010"\))((_string \"11111111"\))((_string \"01010001"\))((_string \"00011010"\))((_string \"10110101"\))((_string \"11000011"\))((_string \"11101111"\))((_string \"01000000"\))(_others(_string \"00000000"\)))))))
		(_sig (_int DataWord -2 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(5))(_sens(6)(0)(1)(3))(_mon))))
			(line__19(_arch 1 0 19(_assignment (_trgt(6))(_sens(0)(1)(2(d_15_8))(4))(_mon))))
			(line__20(_arch 2 0 20(_assignment (_trgt(6))(_sens(0)(1)(2(d_7_0))(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (1 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.MEM_DATA (1 MEM_DATA)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_split (6)
	)
	(_use (ieee(std_logic_1164))(.(MIPS_Types))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . Data_Mem 3 -1)
)
V 000055 55 2012          1495609199173 MIPS_Registers
(_unit VHDL (register_file 0 6(mips_registers 0 14))
	(_version vd0)
	(_time 1495609199174 2017.05.24 09:59:59)
	(_source (\./../src/Register_File.vhd\))
	(_parameters tan)
	(_code cfcc989a9c989cd9c79cdc949ac9cac8cdca99c9c9)
	(_ent
		(_time 1495571914869)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in)(_event))))
		(_port (_int ReadAddress_1 -2 0 8(_ent(_in))))
		(_port (_int ReadAddress_2 -2 0 8(_ent(_in))))
		(_port (_int WriteAddress -2 0 8(_ent(_in))))
		(_port (_int WriteData -3 0 9(_ent(_in))))
		(_port (_int RegWrite -1 0 9(_ent(_in))))
		(_port (_int ReadData_1 -3 0 10(_ent(_out))))
		(_port (_int ReadData_2 -3 0 10(_ent(_out))))
		(_port (_int Registers -4 0 11(_ent(_out))))
		(_sig (_int Regs -4 0 15(_arch(_uni(((_string \"0000000000000000"\))((_string \"0000001001100000"\))((_string \"0011000100100110"\))((_string \"0001000100100010"\))((_string \"0000000101000010"\))((_string \"0000000000000001"\))((_string \"1010001101001011"\))((_string \"1110001111101111"\)))))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment (_trgt(6))(_sens(9)(1))(_mon))))
			(line__25(_arch 1 0 25(_assignment (_trgt(7))(_sens(9)(2))(_mon))))
			(line__26(_arch 2 0 26(_assignment (_trgt(9))(_sens(0)(3)(4)(5))(_mon))))
			(line__28(_arch 3 0 28(_assignment (_alias((Registers)(Regs)))(_trgt(8))(_sens(9)))))
			(line__29(_arch 4 0 29(_assignment (_trgt(9(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_ADDRESS (1 REG_ADDRESS)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (1 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (1 REG_FILE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_split (9)
	)
	(_use (ieee(std_logic_1164))(.(MIPS_Types))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . MIPS_Registers 5 -1)
)
I 000049 55 1765          1495609215219 Data_Mem
(_unit VHDL (data_memory 0 7(data_mem 0 14))
	(_version vd0)
	(_time 1495609215220 2017.05.24 10:00:15)
	(_source (\./../src/Data_Memory.vhd\))
	(_parameters tan)
	(_code 7e702e7f2a282e687e7f38247b787b782a7828797c)
	(_ent
		(_time 1495606401870)
	)
	(_object
		(_port (_int CLK -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Address 0 0 9(_ent(_in))))
		(_port (_int DataIn -2 0 10(_ent(_in))))
		(_port (_int MemRead -1 0 10(_ent(_in))))
		(_port (_int MemWrite -1 0 10(_ent(_in))))
		(_port (_int DataOut -2 0 11(_ent(_out))))
		(_sig (_int Data -3 0 15(_arch(_uni(((_string \"10101011"\))((_string \"00010010"\))((_string \"00110100"\))((_string \"11001010"\))((_string \"11111111"\))((_string \"01010001"\))((_string \"00011010"\))((_string \"10110101"\))((_string \"11000011"\))((_string \"11101111"\))((_string \"01000000"\))(_others(_string \"00000000"\)))))))
		(_sig (_int DataWord -2 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(5))(_sens(6)(1)(3))(_mon))))
			(line__19(_arch 1 0 19(_assignment (_trgt(6))(_sens(0)(1)(2(d_15_8))(4))(_mon))))
			(line__20(_arch 2 0 20(_assignment (_trgt(6))(_sens(0)(1)(2(d_7_0))(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (1 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.MEM_DATA (1 MEM_DATA)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_split (6)
	)
	(_use (ieee(std_logic_1164))(.(MIPS_Types))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . Data_Mem 3 -1)
)
I 000052 55 10629         1495609218171 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 10))
	(_version vd0)
	(_time 1495609218172 2017.05.24 10:00:18)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code 07085a01095153100256415c560005015101040102)
	(_ent
		(_time 1495568627476)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -1 0 12(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 13(_array -2 ((_dto c 15 i 0)))))
				(_port (_int I0 4 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 13(_array -2 ((_dto c 16 i 0)))))
				(_port (_int I1 5 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 13(_array -2 ((_dto c 17 i 0)))))
				(_port (_int I2 6 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 13(_array -2 ((_dto c 18 i 0)))))
				(_port (_int I3 7 0 13(_ent (_in))))
				(_port (_int Selection 0 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 15(_array -2 ((_dto c 19 i 0)))))
				(_port (_int Output 8 0 15(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -1 0 20(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 21(_array -2 ((_dto c 20 i 0)))))
				(_port (_int I0 4 0 21(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 21(_array -2 ((_dto c 21 i 0)))))
				(_port (_int I1 5 0 21(_ent (_in))))
				(_port (_int Selection -2 0 22(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 23(_array -2 ((_dto c 22 i 0)))))
				(_port (_int Output 6 0 23(_ent (_out))))
			)
		)
	)
	(_inst M1 0 81(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 82(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 83(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 84(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemInput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M5 0 85(_comp Mux2)
		(_port
			((I0)(MemOutput))
			((I1)(MemLower))
			((Selection)(MemToReg))
			((Output)(MemToRegOut))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M6 0 86(_comp Mux4)
		(_port
			((I0)(ALUOutput))
			((I1)(MemToRegOut))
			((I2)(PCplus2))
			((I3)(ImmSh4))
			((Selection)(RegWriteSrc))
			((Output)(DataWrite))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M7 0 87(_comp Mux4)
		(_port
			((I0)(PCplus1))
			((I1)(PC_Imm6))
			((I2)(PC_Imm12))
			((I3)(Ra))
			((Selection)(PCSrc))
			((Output)(PCIn))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 89(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 93(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 96(_ent . Data_Memory Data_Mem)
		(_port
			((CLK)(CLK))
			((Address)(ALUOutput))
			((DataIn)(MemInput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
		)
	)
	(_inst RegFileBlock 0 99(_ent . Register_File MIPS_Registers)
		(_port
			((CLK)(CLK))
			((ReadAddress_1)(RInst(1)))
			((ReadAddress_2)(RInst(2)))
			((WriteAddress)(RegDstOutput))
			((WriteData)(DataWrite))
			((RegWrite)(RegWrite))
			((ReadData_1)(DataRead_1))
			((ReadData_2)(DataRead_2))
			((Registers)(Registers))
		)
	)
	(_inst ALUBlock 0 102(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int CLK -2 0 28(_arch(_uni((i 3)))(_event))))
		(_type (_int ~INTEGER~range~0~to~2**16-1~13 0 31(_scalar (_to i 0 i 65535))))
		(_sig (_int PC 1 0 31(_arch(_uni((i 0))))))
		(_sig (_int Ra -3 0 34(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Registers -4 0 37(_arch(_uni))))
		(_sig (_int Instruction -3 0 40(_arch(_uni))))
		(_sig (_int RInst -5 0 41(_arch(_uni))))
		(_sig (_int IInst -6 0 42(_arch(_uni))))
		(_sig (_int JInst -7 0 43(_arch(_uni))))
		(_sig (_int ZeroFlag -2 0 46(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 47(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -2 0 48(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemRead -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -8 0 50(_arch(_uni))))
		(_sig (_int RsX4 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Imm6_16 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Imm12_16 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int RtLower -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemLower -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCplus2 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCplus1 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PC_Imm6 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PC_Imm12 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ImmSh4 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataRead_1 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataRead_2 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataWrite -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ALUOutput -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemOutput -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemInput -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCIn -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59(_array -2 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 3 0 59(_arch(_uni(_string \"000"\)))))
		(_sig (_int ALUSrc1Output -3 0 60(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ALUSrc2Output -3 0 60(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemToRegOut -3 0 60(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment (_trgt(0))(_sens(0)))))
			(line__64(_arch 1 0 64(_assignment (_trgt(5))(_sens(4))(_mon))))
			(line__65(_arch 2 0 65(_assignment (_trgt(6))(_sens(4))(_mon))))
			(line__66(_arch 3 0 66(_assignment (_trgt(7))(_sens(4))(_mon))))
			(line__69(_arch 4 0 69(_assignment (_trgt(20))(_sens(30)))))
			(line__70(_arch 5 0 70(_assignment (_trgt(21))(_sens(6(3)))(_read(6)))))
			(line__71(_arch 6 0 71(_assignment (_trgt(22))(_sens(7(1)))(_read(7)))))
			(line__72(_arch 7 0 72(_assignment (_trgt(23))(_sens(31(d_7_0))))))
			(line__73(_arch 8 0 73(_assignment (_trgt(24))(_sens(34(d_7_0))))))
			(line__74(_arch 9 0 74(_assignment (_trgt(25))(_sens(1))(_mon))))
			(line__75(_arch 10 0 75(_assignment (_trgt(26))(_sens(1))(_mon))))
			(line__76(_arch 11 0 76(_assignment (_trgt(27))(_sens(1)(6(3)))(_mon)(_read(6)))))
			(line__77(_arch 12 0 77(_assignment (_trgt(28))(_sens(1)(7(1)))(_mon)(_read(7)))))
			(line__78(_arch 13 0 78(_assignment (_trgt(29))(_sens(22)))))
			(line__104(_arch 14 0 104(_prcs (_simple)(_trgt(1))(_sens(0))(_read(1)(5)))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (2 REG_FILE)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (0 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_split (5)(6)(7)
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 23 -1)
)
I 000052 55 10605         1495609294685 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 10))
	(_version vd0)
	(_time 1495609294686 2017.05.24 10:01:34)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code ebbebcb8b0bdbffceebaadb0baece9edbdede8edee)
	(_ent
		(_time 1495568627476)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -1 0 12(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 13(_array -2 ((_dto c 15 i 0)))))
				(_port (_int I0 4 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 13(_array -2 ((_dto c 16 i 0)))))
				(_port (_int I1 5 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 13(_array -2 ((_dto c 17 i 0)))))
				(_port (_int I2 6 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 13(_array -2 ((_dto c 18 i 0)))))
				(_port (_int I3 7 0 13(_ent (_in))))
				(_port (_int Selection 0 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 15(_array -2 ((_dto c 19 i 0)))))
				(_port (_int Output 8 0 15(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -1 0 20(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 21(_array -2 ((_dto c 20 i 0)))))
				(_port (_int I0 4 0 21(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 21(_array -2 ((_dto c 21 i 0)))))
				(_port (_int I1 5 0 21(_ent (_in))))
				(_port (_int Selection -2 0 22(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 23(_array -2 ((_dto c 22 i 0)))))
				(_port (_int Output 6 0 23(_ent (_out))))
			)
		)
	)
	(_inst M1 0 81(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 82(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 83(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 84(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemInput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M5 0 85(_comp Mux2)
		(_port
			((I0)(MemOutput))
			((I1)(MemLower))
			((Selection)(MemToReg))
			((Output)(MemToRegOut))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M6 0 86(_comp Mux4)
		(_port
			((I0)(ALUOutput))
			((I1)(MemToRegOut))
			((I2)(PCplus2))
			((I3)(ImmSh4))
			((Selection)(RegWriteSrc))
			((Output)(DataWrite))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M7 0 87(_comp Mux4)
		(_port
			((I0)(PCplus1))
			((I1)(PC_Imm6))
			((I2)(PC_Imm12))
			((I3)(Ra))
			((Selection)(PCSrc))
			((Output)(PCIn))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 89(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 93(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 96(_ent . Data_Memory Data_Mem)
		(_port
			((CLK)(CLK))
			((Address)(ALUOutput))
			((DataIn)(MemInput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
		)
	)
	(_inst RegFileBlock 0 99(_ent . Register_File MIPS_Registers)
		(_port
			((CLK)(CLK))
			((ReadAddress_1)(RInst(1)))
			((ReadAddress_2)(RInst(2)))
			((WriteAddress)(RegDstOutput))
			((WriteData)(DataWrite))
			((RegWrite)(RegWrite))
			((ReadData_1)(DataRead_1))
			((ReadData_2)(DataRead_2))
			((Registers)(Registers))
		)
	)
	(_inst ALUBlock 0 102(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int CLK -2 0 28(_arch(_uni((i 3)))(_event))))
		(_type (_int ~INTEGER~range~0~to~2**16-1~13 0 31(_scalar (_to i 0 i 65535))))
		(_sig (_int PC 1 0 31(_arch(_uni((i 0))))))
		(_sig (_int Ra -3 0 34(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Registers -4 0 37(_arch(_uni))))
		(_sig (_int Instruction -3 0 40(_arch(_uni))))
		(_sig (_int RInst -5 0 41(_arch(_uni))))
		(_sig (_int IInst -6 0 42(_arch(_uni))))
		(_sig (_int JInst -7 0 43(_arch(_uni))))
		(_sig (_int ZeroFlag -2 0 46(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 47(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -2 0 48(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemRead -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -8 0 50(_arch(_uni))))
		(_sig (_int RsX4 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Imm6_16 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Imm12_16 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int RtLower -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemLower -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCplus2 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCplus1 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PC_Imm6 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PC_Imm12 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ImmSh4 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataRead_1 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataRead_2 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataWrite -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ALUOutput -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemOutput -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemInput -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCIn -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59(_array -2 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 3 0 59(_arch(_uni(_string \"000"\)))))
		(_sig (_int ALUSrc1Output -3 0 60(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ALUSrc2Output -3 0 60(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemToRegOut -3 0 60(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment (_trgt(0))(_sens(0)))))
			(line__64(_arch 1 0 64(_assignment (_trgt(5))(_sens(4))(_mon))))
			(line__65(_arch 2 0 65(_assignment (_trgt(6))(_sens(4))(_mon))))
			(line__66(_arch 3 0 66(_assignment (_trgt(7))(_sens(4))(_mon))))
			(line__69(_arch 4 0 69(_assignment (_trgt(20))(_sens(30)))))
			(line__70(_arch 5 0 70(_assignment (_trgt(21))(_sens(6(3)))(_read(6)))))
			(line__71(_arch 6 0 71(_assignment (_trgt(22))(_sens(7(1)))(_read(7)))))
			(line__72(_arch 7 0 72(_assignment (_trgt(23))(_sens(31(d_7_0))))))
			(line__73(_arch 8 0 73(_assignment (_trgt(24))(_sens(34(d_7_0))))))
			(line__74(_arch 9 0 74(_assignment (_trgt(25))(_sens(1))(_mon))))
			(line__75(_arch 10 0 75(_assignment (_trgt(26))(_sens(1))(_mon))))
			(line__76(_arch 11 0 76(_assignment (_trgt(27))(_sens(1)(6(3)))(_mon)(_read(6)))))
			(line__77(_arch 12 0 77(_assignment (_trgt(28))(_sens(1)(7(1)))(_mon)(_read(7)))))
			(line__78(_arch 13 0 78(_assignment (_trgt(29))(_sens(22)))))
			(line__104(_arch 14 0 104(_prcs (_simple)(_trgt(1))(_sens(0))(_read(1)(5)))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (2 REG_FILE)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (0 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 23 -1)
)
I 000053 55 2324          1495609806367 MIPS_Control
(_unit VHDL (control_unit 0 22(mips_control 0 31))
	(_version vd0)
	(_time 1495609806368 2017.05.24 10:10:06)
	(_source (\./../src/Control_Unit.vhd\))
	(_parameters tan)
	(_code b2bdb3e6e6e5b3a5b2b6a0e8b5b4e1b7e4b5b7b4e7)
	(_ent
		(_time 1495551592774)
	)
	(_object
		(_port (_int Opcode -1 0 23(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -2 ((_dto i 2 i 0)))))
		(_port (_int FuncField 0 0 23(_ent(_in))))
		(_port (_int ZeroFlag -2 0 24(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 25(_array -2 ((_dto i 1 i 0)))))
		(_port (_int RegDst 1 0 25(_ent(_out(_string \"00"\)))))
		(_port (_int RegWriteSrc 1 0 25(_ent(_out(_string \"00"\)))))
		(_port (_int PCSrc 1 0 25(_ent(_out(_string \"00"\)))))
		(_port (_int RegWrite -2 0 26(_ent(_out((i 3))))))
		(_port (_int ALUSrc1 -2 0 27(_ent(_out((i 2))))))
		(_port (_int ALUSrc2 -2 0 27(_ent(_out((i 2))))))
		(_port (_int MemWrite -2 0 27(_ent(_out((i 2))))))
		(_port (_int MemRead -2 0 27(_ent(_out((i 2))))))
		(_port (_int MemToReg -2 0 27(_ent(_out((i 2))))))
		(_port (_int MemSrc -2 0 27(_ent(_out((i 2))))))
		(_port (_int ALUOP -3 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment (_trgt(3))(_sens(0)))))
			(line__38(_arch 1 0 38(_assignment (_trgt(4))(_sens(0)))))
			(line__43(_arch 2 0 43(_assignment (_trgt(6))(_sens(0)))))
			(line__47(_arch 3 0 47(_assignment (_trgt(7))(_sens(0)))))
			(line__48(_arch 4 0 48(_assignment (_trgt(8))(_sens(0)))))
			(line__50(_arch 5 0 50(_assignment (_trgt(9))(_sens(0)))))
			(line__51(_arch 6 0 51(_assignment (_trgt(10))(_sens(0)))))
			(line__52(_arch 7 0 52(_assignment (_trgt(11))(_sens(0)))))
			(line__53(_arch 8 0 53(_assignment (_trgt(12))(_sens(0)))))
			(line__55(_arch 9 0 55(_assignment (_trgt(5))(_sens(0)(2)))))
			(line__60(_arch 10 0 60(_assignment (_trgt(13))(_sens(0)(1)))))
		)
		(_type (_ext ~extmips_16.MIPS_Types.INST_OP (0 INST_OP)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (0 ALU_OP)))
	)
	(_use (.(MIPS_Types))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(131586)
		(131842)
		(197378)
		(131587)
		(197123)
	)
	(_model . MIPS_Control 11 -1)
)
I 000052 55 10605         1495609808775 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 10))
	(_version vd0)
	(_time 1495609808776 2017.05.24 10:10:08)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code 18171f1f194e4c0f1d495e43491f1a1e4e1e1b1e1d)
	(_ent
		(_time 1495568627476)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -1 0 12(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 13(_array -2 ((_dto c 15 i 0)))))
				(_port (_int I0 4 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 13(_array -2 ((_dto c 16 i 0)))))
				(_port (_int I1 5 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 13(_array -2 ((_dto c 17 i 0)))))
				(_port (_int I2 6 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 13(_array -2 ((_dto c 18 i 0)))))
				(_port (_int I3 7 0 13(_ent (_in))))
				(_port (_int Selection 0 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 15(_array -2 ((_dto c 19 i 0)))))
				(_port (_int Output 8 0 15(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -1 0 20(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 21(_array -2 ((_dto c 20 i 0)))))
				(_port (_int I0 4 0 21(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 21(_array -2 ((_dto c 21 i 0)))))
				(_port (_int I1 5 0 21(_ent (_in))))
				(_port (_int Selection -2 0 22(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 23(_array -2 ((_dto c 22 i 0)))))
				(_port (_int Output 6 0 23(_ent (_out))))
			)
		)
	)
	(_inst M1 0 81(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 82(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 83(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 84(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemInput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M5 0 85(_comp Mux2)
		(_port
			((I0)(MemOutput))
			((I1)(MemLower))
			((Selection)(MemToReg))
			((Output)(MemToRegOut))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M6 0 86(_comp Mux4)
		(_port
			((I0)(ALUOutput))
			((I1)(MemToRegOut))
			((I2)(PCplus2))
			((I3)(ImmSh4))
			((Selection)(RegWriteSrc))
			((Output)(DataWrite))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M7 0 87(_comp Mux4)
		(_port
			((I0)(PCplus1))
			((I1)(PC_Imm6))
			((I2)(PC_Imm12))
			((I3)(Ra))
			((Selection)(PCSrc))
			((Output)(PCIn))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 89(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 93(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 96(_ent . Data_Memory Data_Mem)
		(_port
			((CLK)(CLK))
			((Address)(ALUOutput))
			((DataIn)(MemInput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
		)
	)
	(_inst RegFileBlock 0 99(_ent . Register_File MIPS_Registers)
		(_port
			((CLK)(CLK))
			((ReadAddress_1)(RInst(1)))
			((ReadAddress_2)(RInst(2)))
			((WriteAddress)(RegDstOutput))
			((WriteData)(DataWrite))
			((RegWrite)(RegWrite))
			((ReadData_1)(DataRead_1))
			((ReadData_2)(DataRead_2))
			((Registers)(Registers))
		)
	)
	(_inst ALUBlock 0 102(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int CLK -2 0 28(_arch(_uni((i 3)))(_event))))
		(_type (_int ~INTEGER~range~0~to~2**16-1~13 0 31(_scalar (_to i 0 i 65535))))
		(_sig (_int PC 1 0 31(_arch(_uni((i 0))))))
		(_sig (_int Ra -3 0 34(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Registers -4 0 37(_arch(_uni))))
		(_sig (_int Instruction -3 0 40(_arch(_uni))))
		(_sig (_int RInst -5 0 41(_arch(_uni))))
		(_sig (_int IInst -6 0 42(_arch(_uni))))
		(_sig (_int JInst -7 0 43(_arch(_uni))))
		(_sig (_int ZeroFlag -2 0 46(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 47(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -2 0 48(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemRead -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -8 0 50(_arch(_uni))))
		(_sig (_int RsX4 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Imm6_16 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Imm12_16 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int RtLower -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemLower -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCplus2 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCplus1 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PC_Imm6 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PC_Imm12 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ImmSh4 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataRead_1 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataRead_2 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataWrite -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ALUOutput -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemOutput -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemInput -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCIn -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59(_array -2 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 3 0 59(_arch(_uni(_string \"000"\)))))
		(_sig (_int ALUSrc1Output -3 0 60(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ALUSrc2Output -3 0 60(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemToRegOut -3 0 60(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment (_trgt(0))(_sens(0)))))
			(line__64(_arch 1 0 64(_assignment (_trgt(5))(_sens(4))(_mon))))
			(line__65(_arch 2 0 65(_assignment (_trgt(6))(_sens(4))(_mon))))
			(line__66(_arch 3 0 66(_assignment (_trgt(7))(_sens(4))(_mon))))
			(line__69(_arch 4 0 69(_assignment (_trgt(20))(_sens(30)))))
			(line__70(_arch 5 0 70(_assignment (_trgt(21))(_sens(6(3)))(_read(6)))))
			(line__71(_arch 6 0 71(_assignment (_trgt(22))(_sens(7(1)))(_read(7)))))
			(line__72(_arch 7 0 72(_assignment (_trgt(23))(_sens(31(d_7_0))))))
			(line__73(_arch 8 0 73(_assignment (_trgt(24))(_sens(34(d_7_0))))))
			(line__74(_arch 9 0 74(_assignment (_trgt(25))(_sens(1))(_mon))))
			(line__75(_arch 10 0 75(_assignment (_trgt(26))(_sens(1))(_mon))))
			(line__76(_arch 11 0 76(_assignment (_trgt(27))(_sens(1)(6(3)))(_mon)(_read(6)))))
			(line__77(_arch 12 0 77(_assignment (_trgt(28))(_sens(1)(7(1)))(_mon)(_read(7)))))
			(line__78(_arch 13 0 78(_assignment (_trgt(29))(_sens(22)))))
			(line__104(_arch 14 0 104(_prcs (_simple)(_trgt(1))(_sens(0))(_read(1)(5)))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (2 REG_FILE)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (0 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 23 -1)
)
V 000053 55 2324          1495609961604 MIPS_Control
(_unit VHDL (control_unit 0 22(mips_control 0 31))
	(_version vd0)
	(_time 1495609961605 2017.05.24 10:12:41)
	(_source (\./../src/Control_Unit.vhd\))
	(_parameters tan)
	(_code 15451712464214021511074f121346104312101340)
	(_ent
		(_time 1495551592774)
	)
	(_object
		(_port (_int Opcode -1 0 23(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -2 ((_dto i 2 i 0)))))
		(_port (_int FuncField 0 0 23(_ent(_in))))
		(_port (_int ZeroFlag -2 0 24(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 25(_array -2 ((_dto i 1 i 0)))))
		(_port (_int RegDst 1 0 25(_ent(_out(_string \"00"\)))))
		(_port (_int RegWriteSrc 1 0 25(_ent(_out(_string \"00"\)))))
		(_port (_int PCSrc 1 0 25(_ent(_out(_string \"00"\)))))
		(_port (_int RegWrite -2 0 26(_ent(_out((i 3))))))
		(_port (_int ALUSrc1 -2 0 27(_ent(_out((i 2))))))
		(_port (_int ALUSrc2 -2 0 27(_ent(_out((i 2))))))
		(_port (_int MemWrite -2 0 27(_ent(_out((i 2))))))
		(_port (_int MemRead -2 0 27(_ent(_out((i 2))))))
		(_port (_int MemToReg -2 0 27(_ent(_out((i 2))))))
		(_port (_int MemSrc -2 0 27(_ent(_out((i 2))))))
		(_port (_int ALUOP -3 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment (_trgt(3))(_sens(0)))))
			(line__38(_arch 1 0 38(_assignment (_trgt(4))(_sens(0)))))
			(line__43(_arch 2 0 43(_assignment (_trgt(6))(_sens(0)))))
			(line__47(_arch 3 0 47(_assignment (_trgt(7))(_sens(0)))))
			(line__48(_arch 4 0 48(_assignment (_trgt(8))(_sens(0)))))
			(line__50(_arch 5 0 50(_assignment (_trgt(9))(_sens(0)))))
			(line__51(_arch 6 0 51(_assignment (_trgt(10))(_sens(0)))))
			(line__52(_arch 7 0 52(_assignment (_trgt(11))(_sens(0)))))
			(line__53(_arch 8 0 53(_assignment (_trgt(12))(_sens(0)))))
			(line__55(_arch 9 0 55(_assignment (_trgt(5))(_sens(0)(2)))))
			(line__60(_arch 10 0 60(_assignment (_trgt(13))(_sens(0)(1)))))
		)
		(_type (_ext ~extmips_16.MIPS_Types.INST_OP (0 INST_OP)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (0 ALU_OP)))
	)
	(_use (.(MIPS_Types))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(131586)
		(131842)
		(197378)
		(131587)
		(197123)
	)
	(_model . MIPS_Control 11 -1)
)
I 000052 55 10605         1495609965120 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 10))
	(_version vd0)
	(_time 1495609965121 2017.05.24 10:12:45)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code d080d182d98684c7d581968b81d7d2d686d6d3d6d5)
	(_ent
		(_time 1495568627476)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -1 0 12(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 13(_array -2 ((_dto c 15 i 0)))))
				(_port (_int I0 4 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 13(_array -2 ((_dto c 16 i 0)))))
				(_port (_int I1 5 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 13(_array -2 ((_dto c 17 i 0)))))
				(_port (_int I2 6 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 13(_array -2 ((_dto c 18 i 0)))))
				(_port (_int I3 7 0 13(_ent (_in))))
				(_port (_int Selection 0 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 15(_array -2 ((_dto c 19 i 0)))))
				(_port (_int Output 8 0 15(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -1 0 20(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 21(_array -2 ((_dto c 20 i 0)))))
				(_port (_int I0 4 0 21(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 21(_array -2 ((_dto c 21 i 0)))))
				(_port (_int I1 5 0 21(_ent (_in))))
				(_port (_int Selection -2 0 22(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 23(_array -2 ((_dto c 22 i 0)))))
				(_port (_int Output 6 0 23(_ent (_out))))
			)
		)
	)
	(_inst M1 0 81(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 82(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 83(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 84(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemInput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M5 0 85(_comp Mux2)
		(_port
			((I0)(MemOutput))
			((I1)(MemLower))
			((Selection)(MemToReg))
			((Output)(MemToRegOut))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M6 0 86(_comp Mux4)
		(_port
			((I0)(ALUOutput))
			((I1)(MemToRegOut))
			((I2)(PCplus2))
			((I3)(ImmSh4))
			((Selection)(RegWriteSrc))
			((Output)(DataWrite))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M7 0 87(_comp Mux4)
		(_port
			((I0)(PCplus1))
			((I1)(PC_Imm6))
			((I2)(PC_Imm12))
			((I3)(Ra))
			((Selection)(PCSrc))
			((Output)(PCIn))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 89(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 93(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 96(_ent . Data_Memory Data_Mem)
		(_port
			((CLK)(CLK))
			((Address)(ALUOutput))
			((DataIn)(MemInput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
		)
	)
	(_inst RegFileBlock 0 99(_ent . Register_File MIPS_Registers)
		(_port
			((CLK)(CLK))
			((ReadAddress_1)(RInst(1)))
			((ReadAddress_2)(RInst(2)))
			((WriteAddress)(RegDstOutput))
			((WriteData)(DataWrite))
			((RegWrite)(RegWrite))
			((ReadData_1)(DataRead_1))
			((ReadData_2)(DataRead_2))
			((Registers)(Registers))
		)
	)
	(_inst ALUBlock 0 102(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int CLK -2 0 28(_arch(_uni((i 3)))(_event))))
		(_type (_int ~INTEGER~range~0~to~2**16-1~13 0 31(_scalar (_to i 0 i 65535))))
		(_sig (_int PC 1 0 31(_arch(_uni((i 0))))))
		(_sig (_int Ra -3 0 34(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Registers -4 0 37(_arch(_uni))))
		(_sig (_int Instruction -3 0 40(_arch(_uni))))
		(_sig (_int RInst -5 0 41(_arch(_uni))))
		(_sig (_int IInst -6 0 42(_arch(_uni))))
		(_sig (_int JInst -7 0 43(_arch(_uni))))
		(_sig (_int ZeroFlag -2 0 46(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 47(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 2 0 47(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -2 0 48(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemRead -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -2 0 49(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -8 0 50(_arch(_uni))))
		(_sig (_int RsX4 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Imm6_16 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Imm12_16 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int RtLower -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemLower -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCplus2 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCplus1 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PC_Imm6 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PC_Imm12 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ImmSh4 -3 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataRead_1 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataRead_2 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataWrite -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ALUOutput -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemOutput -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemInput -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCIn -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59(_array -2 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 3 0 59(_arch(_uni(_string \"000"\)))))
		(_sig (_int ALUSrc1Output -3 0 60(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ALUSrc2Output -3 0 60(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemToRegOut -3 0 60(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment (_trgt(0))(_sens(0)))))
			(line__64(_arch 1 0 64(_assignment (_trgt(5))(_sens(4))(_mon))))
			(line__65(_arch 2 0 65(_assignment (_trgt(6))(_sens(4))(_mon))))
			(line__66(_arch 3 0 66(_assignment (_trgt(7))(_sens(4))(_mon))))
			(line__69(_arch 4 0 69(_assignment (_trgt(20))(_sens(30)))))
			(line__70(_arch 5 0 70(_assignment (_trgt(21))(_sens(6(3)))(_read(6)))))
			(line__71(_arch 6 0 71(_assignment (_trgt(22))(_sens(7(1)))(_read(7)))))
			(line__72(_arch 7 0 72(_assignment (_trgt(23))(_sens(31(d_7_0))))))
			(line__73(_arch 8 0 73(_assignment (_trgt(24))(_sens(34(d_7_0))))))
			(line__74(_arch 9 0 74(_assignment (_trgt(25))(_sens(1))(_mon))))
			(line__75(_arch 10 0 75(_assignment (_trgt(26))(_sens(1))(_mon))))
			(line__76(_arch 11 0 76(_assignment (_trgt(27))(_sens(1)(6(3)))(_mon)(_read(6)))))
			(line__77(_arch 12 0 77(_assignment (_trgt(28))(_sens(1)(7(1)))(_mon)(_read(7)))))
			(line__78(_arch 13 0 78(_assignment (_trgt(29))(_sens(22)))))
			(line__104(_arch 14 0 104(_prcs (_simple)(_trgt(1))(_sens(0))(_read(1)(5)))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (2 REG_FILE)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (0 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 23 -1)
)
V 000049 55 1767          1495610515890 Data_Mem
(_unit VHDL (data_memory 0 7(data_mem 0 15))
	(_version vd0)
	(_time 1495610515891 2017.05.24 10:21:55)
	(_source (\./../src/Data_Memory.vhd\))
	(_parameters tan)
	(_code 3e3e3c3b6a686e283e3e78643b383b386a3868393c)
	(_ent
		(_time 1495610515888)
	)
	(_object
		(_port (_int CLK -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Address 0 0 9(_ent(_in))))
		(_port (_int DataIn -2 0 10(_ent(_in))))
		(_port (_int MemRead -1 0 10(_ent(_in))))
		(_port (_int MemWrite -1 0 10(_ent(_in))))
		(_port (_int DataOut -2 0 11(_ent(_out))))
		(_port (_int Data -3 0 12(_ent(_inout(((_string \"10101011"\))((_string \"00010010"\))((_string \"00110100"\))((_string \"11001010"\))((_string \"11111111"\))((_string \"01010001"\))((_string \"00011010"\))((_string \"10110101"\))((_string \"11000011"\))((_string \"11101111"\))((_string \"01000000"\))(_others(_string \"00000000"\)))))))
		(_sig (_int DataWord -2 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(5))(_sens(1)(3)(6))(_mon))))
			(line__19(_arch 1 0 19(_assignment (_trgt(6))(_sens(0)(1)(2(d_15_8))(4))(_mon))))
			(line__20(_arch 2 0 20(_assignment (_trgt(6))(_sens(0)(1)(2(d_7_0))(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (1 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.MEM_DATA (1 MEM_DATA)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_split (6)
	)
	(_use (ieee(std_logic_1164))(.(MIPS_Types))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . Data_Mem 3 -1)
)
I 000052 55 10731         1495610552559 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 10))
	(_version vd0)
	(_time 1495610552560 2017.05.24 10:22:32)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code 7e2e2f7f22282a697a7b38252f797c7828787d787b)
	(_ent
		(_time 1495568627476)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -1 0 12(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 13(_array -2 ((_dto c 15 i 0)))))
				(_port (_int I0 4 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 13(_array -2 ((_dto c 16 i 0)))))
				(_port (_int I1 5 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 13(_array -2 ((_dto c 17 i 0)))))
				(_port (_int I2 6 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 13(_array -2 ((_dto c 18 i 0)))))
				(_port (_int I3 7 0 13(_ent (_in))))
				(_port (_int Selection 0 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 15(_array -2 ((_dto c 19 i 0)))))
				(_port (_int Output 8 0 15(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -1 0 20(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 21(_array -2 ((_dto c 20 i 0)))))
				(_port (_int I0 4 0 21(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 21(_array -2 ((_dto c 21 i 0)))))
				(_port (_int I1 5 0 21(_ent (_in))))
				(_port (_int Selection -2 0 22(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 23(_array -2 ((_dto c 22 i 0)))))
				(_port (_int Output 6 0 23(_ent (_out))))
			)
		)
	)
	(_inst M1 0 84(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 85(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 86(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 87(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemInput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M5 0 88(_comp Mux2)
		(_port
			((I0)(MemOutput))
			((I1)(MemLower))
			((Selection)(MemToReg))
			((Output)(MemToRegOut))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M6 0 89(_comp Mux4)
		(_port
			((I0)(ALUOutput))
			((I1)(MemToRegOut))
			((I2)(PCplus2))
			((I3)(ImmSh4))
			((Selection)(RegWriteSrc))
			((Output)(DataWrite))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M7 0 90(_comp Mux4)
		(_port
			((I0)(PCplus1))
			((I1)(PC_Imm6))
			((I2)(PC_Imm12))
			((I3)(Ra))
			((Selection)(PCSrc))
			((Output)(PCIn))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 92(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 96(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 99(_ent . Data_Memory Data_Mem)
		(_port
			((CLK)(CLK))
			((Address)(ALUOutput))
			((DataIn)(MemInput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
			((Data)(Data))
		)
	)
	(_inst RegFileBlock 0 102(_ent . Register_File MIPS_Registers)
		(_port
			((CLK)(CLK))
			((ReadAddress_1)(RInst(1)))
			((ReadAddress_2)(RInst(2)))
			((WriteAddress)(RegDstOutput))
			((WriteData)(DataWrite))
			((RegWrite)(RegWrite))
			((ReadData_1)(DataRead_1))
			((ReadData_2)(DataRead_2))
			((Registers)(Registers))
		)
	)
	(_inst ALUBlock 0 105(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int CLK -2 0 28(_arch(_uni((i 3)))(_event))))
		(_type (_int ~INTEGER~range~0~to~2**16-1~13 0 31(_scalar (_to i 0 i 65535))))
		(_sig (_int PC 1 0 31(_arch(_uni((i 0))))))
		(_sig (_int Ra -3 0 34(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Registers -4 0 37(_arch(_uni))))
		(_sig (_int Data -5 0 40(_arch(_uni))))
		(_sig (_int Instruction -3 0 43(_arch(_uni))))
		(_sig (_int RInst -6 0 44(_arch(_uni))))
		(_sig (_int IInst -7 0 45(_arch(_uni))))
		(_sig (_int JInst -8 0 46(_arch(_uni))))
		(_sig (_int ZeroFlag -2 0 49(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 50(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 2 0 50(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 2 0 50(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 2 0 50(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -2 0 51(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -2 0 52(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -2 0 52(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -2 0 52(_arch(_uni((i 2))))))
		(_sig (_int MemRead -2 0 52(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -2 0 52(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -2 0 52(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -9 0 53(_arch(_uni))))
		(_sig (_int RsX4 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Imm6_16 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Imm12_16 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int RtLower -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemLower -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCplus2 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCplus1 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PC_Imm6 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PC_Imm12 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ImmSh4 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataRead_1 -3 0 59(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataRead_2 -3 0 59(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataWrite -3 0 59(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ALUOutput -3 0 59(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemOutput -3 0 59(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemInput -3 0 59(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCIn -3 0 59(_arch(_uni(_string \"0000000000000000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -2 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 3 0 62(_arch(_uni(_string \"000"\)))))
		(_sig (_int ALUSrc1Output -3 0 63(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ALUSrc2Output -3 0 63(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemToRegOut -3 0 63(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment (_trgt(0))(_sens(0)))))
			(line__67(_arch 1 0 67(_assignment (_trgt(6))(_sens(5))(_mon))))
			(line__68(_arch 2 0 68(_assignment (_trgt(7))(_sens(5))(_mon))))
			(line__69(_arch 3 0 69(_assignment (_trgt(8))(_sens(5))(_mon))))
			(line__72(_arch 4 0 72(_assignment (_trgt(21))(_sens(31)))))
			(line__73(_arch 5 0 73(_assignment (_trgt(22))(_sens(7(3)))(_read(7)))))
			(line__74(_arch 6 0 74(_assignment (_trgt(23))(_sens(8(1)))(_read(8)))))
			(line__75(_arch 7 0 75(_assignment (_trgt(24))(_sens(32(d_7_0))))))
			(line__76(_arch 8 0 76(_assignment (_trgt(25))(_sens(35(d_7_0))))))
			(line__77(_arch 9 0 77(_assignment (_trgt(26))(_sens(1))(_mon))))
			(line__78(_arch 10 0 78(_assignment (_trgt(27))(_sens(1))(_mon))))
			(line__79(_arch 11 0 79(_assignment (_trgt(28))(_sens(1)(7(3)))(_mon)(_read(7)))))
			(line__80(_arch 12 0 80(_assignment (_trgt(29))(_sens(1)(8(1)))(_mon)(_read(8)))))
			(line__81(_arch 13 0 81(_assignment (_trgt(30))(_sens(23)))))
			(line__107(_arch 14 0 107(_prcs (_simple)(_trgt(1))(_sens(0))(_read(1)(6)))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (2 REG_FILE)))
		(_type (_ext ~extmips_16.MIPS_Types.MEM_DATA (2 MEM_DATA)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (0 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 23 -1)
)
I 000049 55 1651          1495613558864 ALU_MIPS
(_unit VHDL (alu 0 7(alu_mips 0 14))
	(_version vd0)
	(_time 1495613558865 2017.05.24 11:12:38)
	(_source (\./../src/ALU_16.vhd\))
	(_parameters tan)
	(_code e6b4e3b5b3b0b7f0e6b1a5bdb2e0e7e0b5e1e3e0e7)
	(_ent
		(_time 1495551677525)
	)
	(_object
		(_gen (_int n -1 0 8 \16\ (_ent gms((i 16)))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 9(_array -2 ((_dto c 2 i 0)))))
		(_port (_int A 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9(_array -2 ((_dto c 3 i 0)))))
		(_port (_int B 1 0 9(_ent(_in))))
		(_port (_int Operation -3 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 11(_array -2 ((_dto c 4 i 0)))))
		(_port (_int C 2 0 11(_ent(_out))))
		(_port (_int ZeroFlag -2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(3))(_sens(0)(1)(2))(_mon))))
			(line__26(_arch 1 0 26(_assignment (_trgt(4))(_sens(0)(1)))))
		)
		(_subprogram
			(_ext MAX (2 0))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (0 BIT_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_MIPS 5 -1)
)
V 000049 55 1651          1495613565600 ALU_MIPS
(_unit VHDL (alu 0 7(alu_mips 0 14))
	(_version vd0)
	(_time 1495613565601 2017.05.24 11:12:45)
	(_source (\./../src/ALU_16.vhd\))
	(_parameters tan)
	(_code 35666230636364233562766e613334336632303334)
	(_ent
		(_time 1495551677525)
	)
	(_object
		(_gen (_int n -1 0 8 \16\ (_ent gms((i 16)))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 9(_array -2 ((_dto c 2 i 0)))))
		(_port (_int A 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9(_array -2 ((_dto c 3 i 0)))))
		(_port (_int B 1 0 9(_ent(_in))))
		(_port (_int Operation -3 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 11(_array -2 ((_dto c 4 i 0)))))
		(_port (_int C 2 0 11(_ent(_out))))
		(_port (_int ZeroFlag -2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(3))(_sens(0)(1)(2))(_mon))))
			(line__26(_arch 1 0 26(_assignment (_trgt(4))(_sens(0)(1)))))
		)
		(_subprogram
			(_ext MAX (2 0))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (0 BIT_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_MIPS 5 -1)
)
I 000049 55 1303          1495614502173 Inst_Mem
(_unit VHDL (instruction_memory 0 6(inst_mem 0 11))
	(_version vd0)
	(_time 1495614502174 2017.05.24 11:28:22)
	(_source (\./../src/Instruction_Memory.vhd\))
	(_parameters tan)
	(_code a7a2a7f0f5f1f0b0a2a3b5fcf3a1a4a0a3a1aea1f1)
	(_ent
		(_time 1495565992909)
	)
	(_object
		(_port (_int Address -1 0 7(_ent(_in))))
		(_port (_int Instruction -2 0 8(_ent(_out))))
		(_sig (_int Instructions -3 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment (_trgt(2(0))))))
			(line__15(_arch 1 0 15(_assignment (_trgt(2(1))))))
			(line__16(_arch 2 0 16(_assignment (_trgt(2(2))))))
			(line__17(_arch 3 0 17(_assignment (_trgt(2(3))))))
			(line__18(_arch 4 0 18(_assignment (_trgt(2(4))))))
			(line__19(_arch 5 0 19(_assignment (_trgt(1))(_sens(2)(0)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (1 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.MEM_INST (1 MEM_INST)))
	)
	(_use (std(standard))(.(MIPS_Types))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50529026 33686018 33751555)
		(33686274 50528771 33686019 50528770)
		(33686274 50528770 50463490 50463234)
		(33686018 50463490 33686019 50528771)
		(50529027 50529027 50529027 50529027)
	)
	(_model . Inst_Mem 6 -1)
)
I 000052 55 10731         1495614504472 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 10))
	(_version vd0)
	(_time 1495614504473 2017.05.24 11:28:24)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code a0a2f6f7a9f6f4b7a4a5e6fbf1a7a2a6f6a6a3a6a5)
	(_ent
		(_time 1495568627476)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -1 0 12(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 13(_array -2 ((_dto c 15 i 0)))))
				(_port (_int I0 4 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 13(_array -2 ((_dto c 16 i 0)))))
				(_port (_int I1 5 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 13(_array -2 ((_dto c 17 i 0)))))
				(_port (_int I2 6 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 13(_array -2 ((_dto c 18 i 0)))))
				(_port (_int I3 7 0 13(_ent (_in))))
				(_port (_int Selection 0 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 15(_array -2 ((_dto c 19 i 0)))))
				(_port (_int Output 8 0 15(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -1 0 20(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 21(_array -2 ((_dto c 20 i 0)))))
				(_port (_int I0 4 0 21(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 21(_array -2 ((_dto c 21 i 0)))))
				(_port (_int I1 5 0 21(_ent (_in))))
				(_port (_int Selection -2 0 22(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 23(_array -2 ((_dto c 22 i 0)))))
				(_port (_int Output 6 0 23(_ent (_out))))
			)
		)
	)
	(_inst M1 0 84(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 85(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 86(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 87(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemInput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M5 0 88(_comp Mux2)
		(_port
			((I0)(MemOutput))
			((I1)(MemLower))
			((Selection)(MemToReg))
			((Output)(MemToRegOut))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M6 0 89(_comp Mux4)
		(_port
			((I0)(ALUOutput))
			((I1)(MemToRegOut))
			((I2)(PCplus2))
			((I3)(ImmSh4))
			((Selection)(RegWriteSrc))
			((Output)(DataWrite))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M7 0 90(_comp Mux4)
		(_port
			((I0)(PCplus1))
			((I1)(PC_Imm6))
			((I2)(PC_Imm12))
			((I3)(Ra))
			((Selection)(PCSrc))
			((Output)(PCIn))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 92(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 96(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 99(_ent . Data_Memory Data_Mem)
		(_port
			((CLK)(CLK))
			((Address)(ALUOutput))
			((DataIn)(MemInput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
			((Data)(Data))
		)
	)
	(_inst RegFileBlock 0 102(_ent . Register_File MIPS_Registers)
		(_port
			((CLK)(CLK))
			((ReadAddress_1)(RInst(1)))
			((ReadAddress_2)(RInst(2)))
			((WriteAddress)(RegDstOutput))
			((WriteData)(DataWrite))
			((RegWrite)(RegWrite))
			((ReadData_1)(DataRead_1))
			((ReadData_2)(DataRead_2))
			((Registers)(Registers))
		)
	)
	(_inst ALUBlock 0 105(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int CLK -2 0 28(_arch(_uni((i 3)))(_event))))
		(_type (_int ~INTEGER~range~0~to~2**16-1~13 0 31(_scalar (_to i 0 i 65535))))
		(_sig (_int PC 1 0 31(_arch(_uni((i 0))))))
		(_sig (_int Ra -3 0 34(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Registers -4 0 37(_arch(_uni))))
		(_sig (_int Data -5 0 40(_arch(_uni))))
		(_sig (_int Instruction -3 0 43(_arch(_uni))))
		(_sig (_int RInst -6 0 44(_arch(_uni))))
		(_sig (_int IInst -7 0 45(_arch(_uni))))
		(_sig (_int JInst -8 0 46(_arch(_uni))))
		(_sig (_int ZeroFlag -2 0 49(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 50(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 2 0 50(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 2 0 50(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 2 0 50(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -2 0 51(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -2 0 52(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -2 0 52(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -2 0 52(_arch(_uni((i 2))))))
		(_sig (_int MemRead -2 0 52(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -2 0 52(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -2 0 52(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -9 0 53(_arch(_uni))))
		(_sig (_int RsX4 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Imm6_16 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Imm12_16 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int RtLower -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemLower -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCplus2 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCplus1 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PC_Imm6 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PC_Imm12 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ImmSh4 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataRead_1 -3 0 59(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataRead_2 -3 0 59(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataWrite -3 0 59(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ALUOutput -3 0 59(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemOutput -3 0 59(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemInput -3 0 59(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCIn -3 0 59(_arch(_uni(_string \"0000000000000000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -2 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 3 0 62(_arch(_uni(_string \"000"\)))))
		(_sig (_int ALUSrc1Output -3 0 63(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ALUSrc2Output -3 0 63(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemToRegOut -3 0 63(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment (_trgt(0))(_sens(0)))))
			(line__67(_arch 1 0 67(_assignment (_trgt(6))(_sens(5))(_mon))))
			(line__68(_arch 2 0 68(_assignment (_trgt(7))(_sens(5))(_mon))))
			(line__69(_arch 3 0 69(_assignment (_trgt(8))(_sens(5))(_mon))))
			(line__72(_arch 4 0 72(_assignment (_trgt(21))(_sens(31)))))
			(line__73(_arch 5 0 73(_assignment (_trgt(22))(_sens(7(3)))(_read(7)))))
			(line__74(_arch 6 0 74(_assignment (_trgt(23))(_sens(8(1)))(_read(8)))))
			(line__75(_arch 7 0 75(_assignment (_trgt(24))(_sens(32(d_7_0))))))
			(line__76(_arch 8 0 76(_assignment (_trgt(25))(_sens(35(d_7_0))))))
			(line__77(_arch 9 0 77(_assignment (_trgt(26))(_sens(1))(_mon))))
			(line__78(_arch 10 0 78(_assignment (_trgt(27))(_sens(1))(_mon))))
			(line__79(_arch 11 0 79(_assignment (_trgt(28))(_sens(1)(7(3)))(_mon)(_read(7)))))
			(line__80(_arch 12 0 80(_assignment (_trgt(29))(_sens(1)(8(1)))(_mon)(_read(8)))))
			(line__81(_arch 13 0 81(_assignment (_trgt(30))(_sens(23)))))
			(line__107(_arch 14 0 107(_prcs (_simple)(_trgt(1))(_sens(0))(_read(1)(6)))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (2 REG_FILE)))
		(_type (_ext ~extmips_16.MIPS_Types.MEM_DATA (2 MEM_DATA)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (0 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 23 -1)
)
V 000049 55 1303          1495614722160 Inst_Mem
(_unit VHDL (instruction_memory 0 6(inst_mem 0 11))
	(_version vd0)
	(_time 1495614722161 2017.05.24 11:32:02)
	(_source (\./../src/Instruction_Memory.vhd\))
	(_parameters tan)
	(_code f7f8faa7a5a1a0e0f2f3e5aca3f1f4f0f3f1fef1a1)
	(_ent
		(_time 1495565992909)
	)
	(_object
		(_port (_int Address -1 0 7(_ent(_in))))
		(_port (_int Instruction -2 0 8(_ent(_out))))
		(_sig (_int Instructions -3 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment (_trgt(2(0))))))
			(line__15(_arch 1 0 15(_assignment (_trgt(2(1))))))
			(line__16(_arch 2 0 16(_assignment (_trgt(2(2))))))
			(line__17(_arch 3 0 17(_assignment (_trgt(2(3))))))
			(line__18(_arch 4 0 18(_assignment (_trgt(2(4))))))
			(line__19(_arch 5 0 19(_assignment (_trgt(1))(_sens(2)(0)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (1 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.MEM_INST (1 MEM_INST)))
	)
	(_use (std(standard))(.(MIPS_Types))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50529026 33686018 33751555)
		(33686274 50528771 33686019 50528770)
		(33686274 33751555 33686019 50463235)
		(33686018 50463490 33686019 50528771)
		(50529027 50529027 50529027 50529027)
	)
	(_model . Inst_Mem 6 -1)
)
I 000052 55 10731         1495614724720 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 10))
	(_version vd0)
	(_time 1495614724721 2017.05.24 11:32:04)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code faf5fbaaa2acaeedfeffbca1abfdf8fcacfcf9fcff)
	(_ent
		(_time 1495568627476)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -1 0 12(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 13(_array -2 ((_dto c 15 i 0)))))
				(_port (_int I0 4 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 13(_array -2 ((_dto c 16 i 0)))))
				(_port (_int I1 5 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 13(_array -2 ((_dto c 17 i 0)))))
				(_port (_int I2 6 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 13(_array -2 ((_dto c 18 i 0)))))
				(_port (_int I3 7 0 13(_ent (_in))))
				(_port (_int Selection 0 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 15(_array -2 ((_dto c 19 i 0)))))
				(_port (_int Output 8 0 15(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -1 0 20(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 21(_array -2 ((_dto c 20 i 0)))))
				(_port (_int I0 4 0 21(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 21(_array -2 ((_dto c 21 i 0)))))
				(_port (_int I1 5 0 21(_ent (_in))))
				(_port (_int Selection -2 0 22(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 23(_array -2 ((_dto c 22 i 0)))))
				(_port (_int Output 6 0 23(_ent (_out))))
			)
		)
	)
	(_inst M1 0 84(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 85(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 86(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 87(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemInput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M5 0 88(_comp Mux2)
		(_port
			((I0)(MemOutput))
			((I1)(MemLower))
			((Selection)(MemToReg))
			((Output)(MemToRegOut))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M6 0 89(_comp Mux4)
		(_port
			((I0)(ALUOutput))
			((I1)(MemToRegOut))
			((I2)(PCplus2))
			((I3)(ImmSh4))
			((Selection)(RegWriteSrc))
			((Output)(DataWrite))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M7 0 90(_comp Mux4)
		(_port
			((I0)(PCplus1))
			((I1)(PC_Imm6))
			((I2)(PC_Imm12))
			((I3)(Ra))
			((Selection)(PCSrc))
			((Output)(PCIn))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 92(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 96(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 99(_ent . Data_Memory Data_Mem)
		(_port
			((CLK)(CLK))
			((Address)(ALUOutput))
			((DataIn)(MemInput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
			((Data)(Data))
		)
	)
	(_inst RegFileBlock 0 102(_ent . Register_File MIPS_Registers)
		(_port
			((CLK)(CLK))
			((ReadAddress_1)(RInst(1)))
			((ReadAddress_2)(RInst(2)))
			((WriteAddress)(RegDstOutput))
			((WriteData)(DataWrite))
			((RegWrite)(RegWrite))
			((ReadData_1)(DataRead_1))
			((ReadData_2)(DataRead_2))
			((Registers)(Registers))
		)
	)
	(_inst ALUBlock 0 105(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int CLK -2 0 28(_arch(_uni((i 3)))(_event))))
		(_type (_int ~INTEGER~range~0~to~2**16-1~13 0 31(_scalar (_to i 0 i 65535))))
		(_sig (_int PC 1 0 31(_arch(_uni((i 0))))))
		(_sig (_int Ra -3 0 34(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Registers -4 0 37(_arch(_uni))))
		(_sig (_int Data -5 0 40(_arch(_uni))))
		(_sig (_int Instruction -3 0 43(_arch(_uni))))
		(_sig (_int RInst -6 0 44(_arch(_uni))))
		(_sig (_int IInst -7 0 45(_arch(_uni))))
		(_sig (_int JInst -8 0 46(_arch(_uni))))
		(_sig (_int ZeroFlag -2 0 49(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 50(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 2 0 50(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 2 0 50(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 2 0 50(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -2 0 51(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -2 0 52(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -2 0 52(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -2 0 52(_arch(_uni((i 2))))))
		(_sig (_int MemRead -2 0 52(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -2 0 52(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -2 0 52(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -9 0 53(_arch(_uni))))
		(_sig (_int RsX4 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Imm6_16 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Imm12_16 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int RtLower -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemLower -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCplus2 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCplus1 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PC_Imm6 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PC_Imm12 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ImmSh4 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataRead_1 -3 0 59(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataRead_2 -3 0 59(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataWrite -3 0 59(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ALUOutput -3 0 59(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemOutput -3 0 59(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemInput -3 0 59(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCIn -3 0 59(_arch(_uni(_string \"0000000000000000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -2 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 3 0 62(_arch(_uni(_string \"000"\)))))
		(_sig (_int ALUSrc1Output -3 0 63(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ALUSrc2Output -3 0 63(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemToRegOut -3 0 63(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment (_trgt(0))(_sens(0)))))
			(line__67(_arch 1 0 67(_assignment (_trgt(6))(_sens(5))(_mon))))
			(line__68(_arch 2 0 68(_assignment (_trgt(7))(_sens(5))(_mon))))
			(line__69(_arch 3 0 69(_assignment (_trgt(8))(_sens(5))(_mon))))
			(line__72(_arch 4 0 72(_assignment (_trgt(21))(_sens(31)))))
			(line__73(_arch 5 0 73(_assignment (_trgt(22))(_sens(7(3)))(_read(7)))))
			(line__74(_arch 6 0 74(_assignment (_trgt(23))(_sens(8(1)))(_read(8)))))
			(line__75(_arch 7 0 75(_assignment (_trgt(24))(_sens(32(d_7_0))))))
			(line__76(_arch 8 0 76(_assignment (_trgt(25))(_sens(35(d_7_0))))))
			(line__77(_arch 9 0 77(_assignment (_trgt(26))(_sens(1))(_mon))))
			(line__78(_arch 10 0 78(_assignment (_trgt(27))(_sens(1))(_mon))))
			(line__79(_arch 11 0 79(_assignment (_trgt(28))(_sens(1)(7(3)))(_mon)(_read(7)))))
			(line__80(_arch 12 0 80(_assignment (_trgt(29))(_sens(1)(8(1)))(_mon)(_read(8)))))
			(line__81(_arch 13 0 81(_assignment (_trgt(30))(_sens(23)))))
			(line__107(_arch 14 0 107(_prcs (_simple)(_trgt(1))(_sens(0))(_read(1)(6)))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (2 REG_FILE)))
		(_type (_ext ~extmips_16.MIPS_Types.MEM_DATA (2 MEM_DATA)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (0 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 23 -1)
)
I 000052 55 10731         1495614848053 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 10))
	(_version vd0)
	(_time 1495614848054 2017.05.24 11:34:08)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code cac49e9f929c9eddcecf8c919bcdc8cc9cccc9cccf)
	(_ent
		(_time 1495568627476)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -1 0 12(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 13(_array -2 ((_dto c 15 i 0)))))
				(_port (_int I0 4 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 13(_array -2 ((_dto c 16 i 0)))))
				(_port (_int I1 5 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 13(_array -2 ((_dto c 17 i 0)))))
				(_port (_int I2 6 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 13(_array -2 ((_dto c 18 i 0)))))
				(_port (_int I3 7 0 13(_ent (_in))))
				(_port (_int Selection 0 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 15(_array -2 ((_dto c 19 i 0)))))
				(_port (_int Output 8 0 15(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -1 0 20(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 21(_array -2 ((_dto c 20 i 0)))))
				(_port (_int I0 4 0 21(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 21(_array -2 ((_dto c 21 i 0)))))
				(_port (_int I1 5 0 21(_ent (_in))))
				(_port (_int Selection -2 0 22(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 23(_array -2 ((_dto c 22 i 0)))))
				(_port (_int Output 6 0 23(_ent (_out))))
			)
		)
	)
	(_inst M1 0 84(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 85(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 86(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 87(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemInput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M5 0 88(_comp Mux2)
		(_port
			((I0)(MemOutput))
			((I1)(MemLower))
			((Selection)(MemToReg))
			((Output)(MemToRegOut))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M6 0 89(_comp Mux4)
		(_port
			((I0)(ALUOutput))
			((I1)(MemToRegOut))
			((I2)(PCplus2))
			((I3)(ImmSh4))
			((Selection)(RegWriteSrc))
			((Output)(DataWrite))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M7 0 90(_comp Mux4)
		(_port
			((I0)(PCplus1))
			((I1)(PC_Imm6))
			((I2)(PC_Imm12))
			((I3)(Ra))
			((Selection)(PCSrc))
			((Output)(PCIn))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 92(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 96(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 99(_ent . Data_Memory Data_Mem)
		(_port
			((CLK)(CLK))
			((Address)(ALUOutput))
			((DataIn)(MemInput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
			((Data)(Data))
		)
	)
	(_inst RegFileBlock 0 102(_ent . Register_File MIPS_Registers)
		(_port
			((CLK)(CLK))
			((ReadAddress_1)(RInst(1)))
			((ReadAddress_2)(RInst(2)))
			((WriteAddress)(RegDstOutput))
			((WriteData)(DataWrite))
			((RegWrite)(RegWrite))
			((ReadData_1)(DataRead_1))
			((ReadData_2)(DataRead_2))
			((Registers)(Registers))
		)
	)
	(_inst ALUBlock 0 105(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int CLK -2 0 28(_arch(_uni((i 3)))(_event))))
		(_type (_int ~INTEGER~range~0~to~2**16-1~13 0 31(_scalar (_to i 0 i 65535))))
		(_sig (_int PC 1 0 31(_arch(_uni((i 0))))))
		(_sig (_int Ra -3 0 34(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Registers -4 0 37(_arch(_uni))))
		(_sig (_int Data -5 0 40(_arch(_uni))))
		(_sig (_int Instruction -3 0 43(_arch(_uni))))
		(_sig (_int RInst -6 0 44(_arch(_uni))))
		(_sig (_int IInst -7 0 45(_arch(_uni))))
		(_sig (_int JInst -8 0 46(_arch(_uni))))
		(_sig (_int ZeroFlag -2 0 49(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 50(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 2 0 50(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 2 0 50(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 2 0 50(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -2 0 51(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -2 0 52(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -2 0 52(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -2 0 52(_arch(_uni((i 2))))))
		(_sig (_int MemRead -2 0 52(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -2 0 52(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -2 0 52(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -9 0 53(_arch(_uni))))
		(_sig (_int RsX4 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Imm6_16 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Imm12_16 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int RtLower -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemLower -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCplus2 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCplus1 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PC_Imm6 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PC_Imm12 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ImmSh4 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataRead_1 -3 0 59(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataRead_2 -3 0 59(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataWrite -3 0 59(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ALUOutput -3 0 59(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemOutput -3 0 59(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemInput -3 0 59(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCIn -3 0 59(_arch(_uni(_string \"0000000000000000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -2 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 3 0 62(_arch(_uni(_string \"000"\)))))
		(_sig (_int ALUSrc1Output -3 0 63(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ALUSrc2Output -3 0 63(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemToRegOut -3 0 63(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment (_trgt(0))(_sens(0)))))
			(line__67(_arch 1 0 67(_assignment (_trgt(6))(_sens(5))(_mon))))
			(line__68(_arch 2 0 68(_assignment (_trgt(7))(_sens(5))(_mon))))
			(line__69(_arch 3 0 69(_assignment (_trgt(8))(_sens(5))(_mon))))
			(line__72(_arch 4 0 72(_assignment (_trgt(21))(_sens(31)))))
			(line__73(_arch 5 0 73(_assignment (_trgt(22))(_sens(7(3)))(_read(7)))))
			(line__74(_arch 6 0 74(_assignment (_trgt(23))(_sens(8(1)))(_read(8)))))
			(line__75(_arch 7 0 75(_assignment (_trgt(24))(_sens(32(d_7_0))))))
			(line__76(_arch 8 0 76(_assignment (_trgt(25))(_sens(35(d_7_0))))))
			(line__77(_arch 9 0 77(_assignment (_trgt(26))(_sens(1))(_mon))))
			(line__78(_arch 10 0 78(_assignment (_trgt(27))(_sens(1))(_mon))))
			(line__79(_arch 11 0 79(_assignment (_trgt(28))(_sens(1)(7(3)))(_mon)(_read(7)))))
			(line__80(_arch 12 0 80(_assignment (_trgt(29))(_sens(1)(8(1)))(_mon)(_read(8)))))
			(line__81(_arch 13 0 81(_assignment (_trgt(30))(_sens(23)))))
			(line__107(_arch 14 0 107(_prcs (_simple)(_trgt(1))(_sens(0))(_read(1)(6)))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (2 REG_FILE)))
		(_type (_ext ~extmips_16.MIPS_Types.MEM_DATA (2 MEM_DATA)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (0 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 23 -1)
)
I 000052 55 10731         1495614850853 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 10))
	(_version vd0)
	(_time 1495614850854 2017.05.24 11:34:10)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code b7b9b1e3b9e1e3a0b3b2f1ece6b0b5b1e1b1b4b1b2)
	(_ent
		(_time 1495568627476)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -1 0 12(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 13(_array -2 ((_dto c 15 i 0)))))
				(_port (_int I0 4 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 13(_array -2 ((_dto c 16 i 0)))))
				(_port (_int I1 5 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 13(_array -2 ((_dto c 17 i 0)))))
				(_port (_int I2 6 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 13(_array -2 ((_dto c 18 i 0)))))
				(_port (_int I3 7 0 13(_ent (_in))))
				(_port (_int Selection 0 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 15(_array -2 ((_dto c 19 i 0)))))
				(_port (_int Output 8 0 15(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -1 0 20(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 21(_array -2 ((_dto c 20 i 0)))))
				(_port (_int I0 4 0 21(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 21(_array -2 ((_dto c 21 i 0)))))
				(_port (_int I1 5 0 21(_ent (_in))))
				(_port (_int Selection -2 0 22(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 23(_array -2 ((_dto c 22 i 0)))))
				(_port (_int Output 6 0 23(_ent (_out))))
			)
		)
	)
	(_inst M1 0 84(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 85(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 86(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 87(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemInput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M5 0 88(_comp Mux2)
		(_port
			((I0)(MemOutput))
			((I1)(MemLower))
			((Selection)(MemToReg))
			((Output)(MemToRegOut))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M6 0 89(_comp Mux4)
		(_port
			((I0)(ALUOutput))
			((I1)(MemToRegOut))
			((I2)(PCplus2))
			((I3)(ImmSh4))
			((Selection)(RegWriteSrc))
			((Output)(DataWrite))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M7 0 90(_comp Mux4)
		(_port
			((I0)(PCplus1))
			((I1)(PC_Imm6))
			((I2)(PC_Imm12))
			((I3)(Ra))
			((Selection)(PCSrc))
			((Output)(PCIn))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 92(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 96(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 99(_ent . Data_Memory Data_Mem)
		(_port
			((CLK)(CLK))
			((Address)(ALUOutput))
			((DataIn)(MemInput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
			((Data)(Data))
		)
	)
	(_inst RegFileBlock 0 102(_ent . Register_File MIPS_Registers)
		(_port
			((CLK)(CLK))
			((ReadAddress_1)(RInst(1)))
			((ReadAddress_2)(RInst(2)))
			((WriteAddress)(RegDstOutput))
			((WriteData)(DataWrite))
			((RegWrite)(RegWrite))
			((ReadData_1)(DataRead_1))
			((ReadData_2)(DataRead_2))
			((Registers)(Registers))
		)
	)
	(_inst ALUBlock 0 105(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int CLK -2 0 28(_arch(_uni((i 3)))(_event))))
		(_type (_int ~INTEGER~range~0~to~2**16-1~13 0 31(_scalar (_to i 0 i 65535))))
		(_sig (_int PC 1 0 31(_arch(_uni((i 0))))))
		(_sig (_int Ra -3 0 34(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Registers -4 0 37(_arch(_uni))))
		(_sig (_int Data -5 0 40(_arch(_uni))))
		(_sig (_int Instruction -3 0 43(_arch(_uni))))
		(_sig (_int RInst -6 0 44(_arch(_uni))))
		(_sig (_int IInst -7 0 45(_arch(_uni))))
		(_sig (_int JInst -8 0 46(_arch(_uni))))
		(_sig (_int ZeroFlag -2 0 49(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 50(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 2 0 50(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 2 0 50(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 2 0 50(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -2 0 51(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -2 0 52(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -2 0 52(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -2 0 52(_arch(_uni((i 2))))))
		(_sig (_int MemRead -2 0 52(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -2 0 52(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -2 0 52(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -9 0 53(_arch(_uni))))
		(_sig (_int RsX4 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Imm6_16 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Imm12_16 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int RtLower -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemLower -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCplus2 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCplus1 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PC_Imm6 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PC_Imm12 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ImmSh4 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataRead_1 -3 0 59(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataRead_2 -3 0 59(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataWrite -3 0 59(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ALUOutput -3 0 59(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemOutput -3 0 59(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemInput -3 0 59(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCIn -3 0 59(_arch(_uni(_string \"0000000000000000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -2 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 3 0 62(_arch(_uni(_string \"000"\)))))
		(_sig (_int ALUSrc1Output -3 0 63(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ALUSrc2Output -3 0 63(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemToRegOut -3 0 63(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment (_trgt(0))(_sens(0)))))
			(line__67(_arch 1 0 67(_assignment (_trgt(6))(_sens(5))(_mon))))
			(line__68(_arch 2 0 68(_assignment (_trgt(7))(_sens(5))(_mon))))
			(line__69(_arch 3 0 69(_assignment (_trgt(8))(_sens(5))(_mon))))
			(line__72(_arch 4 0 72(_assignment (_trgt(21))(_sens(31)))))
			(line__73(_arch 5 0 73(_assignment (_trgt(22))(_sens(7(3)))(_read(7)))))
			(line__74(_arch 6 0 74(_assignment (_trgt(23))(_sens(8(1)))(_read(8)))))
			(line__75(_arch 7 0 75(_assignment (_trgt(24))(_sens(32(d_7_0))))))
			(line__76(_arch 8 0 76(_assignment (_trgt(25))(_sens(35(d_7_0))))))
			(line__77(_arch 9 0 77(_assignment (_trgt(26))(_sens(1))(_mon))))
			(line__78(_arch 10 0 78(_assignment (_trgt(27))(_sens(1))(_mon))))
			(line__79(_arch 11 0 79(_assignment (_trgt(28))(_sens(1)(7(3)))(_mon)(_read(7)))))
			(line__80(_arch 12 0 80(_assignment (_trgt(29))(_sens(1)(8(1)))(_mon)(_read(8)))))
			(line__81(_arch 13 0 81(_assignment (_trgt(30))(_sens(23)))))
			(line__107(_arch 14 0 107(_prcs (_simple)(_trgt(1))(_sens(0))(_read(1)(6)))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (2 REG_FILE)))
		(_type (_ext ~extmips_16.MIPS_Types.MEM_DATA (2 MEM_DATA)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (0 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 23 -1)
)
V 000052 55 10731         1495617070510 SingleCycle
(_unit VHDL (mips_processor 0 7(singlecycle 0 10))
	(_version vd0)
	(_time 1495617070511 2017.05.24 12:11:10)
	(_source (\./../src/MIPS_Processor.vhd\))
	(_parameters tan)
	(_code 9698c59999c0c2819293d0cdc7919490c090959093)
	(_ent
		(_time 1495568627476)
	)
	(_comp
		(Mux4
			(_object
				(_gen (_int size -1 0 12(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 13(_array -2 ((_dto c 15 i 0)))))
				(_port (_int I0 4 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 13(_array -2 ((_dto c 16 i 0)))))
				(_port (_int I1 5 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 13(_array -2 ((_dto c 17 i 0)))))
				(_port (_int I2 6 0 13(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 13(_array -2 ((_dto c 18 i 0)))))
				(_port (_int I3 7 0 13(_ent (_in))))
				(_port (_int Selection 0 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 15(_array -2 ((_dto c 19 i 0)))))
				(_port (_int Output 8 0 15(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_gen (_int size -1 0 20(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 21(_array -2 ((_dto c 20 i 0)))))
				(_port (_int I0 4 0 21(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 21(_array -2 ((_dto c 21 i 0)))))
				(_port (_int I1 5 0 21(_ent (_in))))
				(_port (_int Selection -2 0 22(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 23(_array -2 ((_dto c 22 i 0)))))
				(_port (_int Output 6 0 23(_ent (_out))))
			)
		)
	)
	(_inst M1 0 84(_comp Mux4)
		(_gen
			((size)((i 3)))
		)
		(_port
			((I0)(RInst(3)))
			((I1)(RInst(2)))
			((I2)(_string \"111"\))
			((I3)(_string \"001"\))
			((Selection)(RegDst))
			((Output)(RegDstOutput))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_gen
				((size)((i 3)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M2 0 85(_comp Mux2)
		(_port
			((I0)(DataRead_1))
			((I1)(RsX4))
			((Selection)(ALUSrc1))
			((Output)(ALUSrc1Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M3 0 86(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(Imm6_16))
			((Selection)(ALUSrc2))
			((Output)(ALUSrc2Output))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M4 0 87(_comp Mux2)
		(_port
			((I0)(DataRead_2))
			((I1)(RtLower))
			((Selection)(MemSrc))
			((Output)(MemInput))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M5 0 88(_comp Mux2)
		(_port
			((I0)(MemOutput))
			((I1)(MemLower))
			((Selection)(MemToReg))
			((Output)(MemToRegOut))
		)
		(_use (_ent . Mux2_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M6 0 89(_comp Mux4)
		(_port
			((I0)(ALUOutput))
			((I1)(MemToRegOut))
			((I2)(PCplus2))
			((I3)(ImmSh4))
			((Selection)(RegWriteSrc))
			((Output)(DataWrite))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst M7 0 90(_comp Mux4)
		(_port
			((I0)(PCplus1))
			((I1)(PC_Imm6))
			((I2)(PC_Imm12))
			((I3)(Ra))
			((Selection)(PCSrc))
			((Output)(PCIn))
		)
		(_use (_ent . Mux4_1 GenericMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Selection)(Selection))
				((Output)(Output))
			)
		)
	)
	(_inst ControlBlock 0 92(_ent . Control_Unit MIPS_Control)
		(_port
			((Opcode)(RInst(0)))
			((FuncField)(RInst(4)))
			((ZeroFlag)(ZeroFlag))
			((RegDst)(RegDst))
			((RegWriteSrc)(RegWriteSrc))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((ALUSrc1)(ALUSrc1))
			((ALUSrc2)(ALUSrc2))
			((MemWrite)(MemWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemSrc)(MemSrc))
			((ALUOP)(ALUOP))
		)
	)
	(_inst InstMemBlock 0 96(_ent . Instruction_Memory Inst_Mem)
		(_port
			((Address)(PC))
			((Instruction)(Instruction))
		)
	)
	(_inst DataMemBlock 0 99(_ent . Data_Memory Data_Mem)
		(_port
			((CLK)(CLK))
			((Address)(ALUOutput))
			((DataIn)(MemInput))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((DataOut)(MemOutput))
			((Data)(Data))
		)
	)
	(_inst RegFileBlock 0 102(_ent . Register_File MIPS_Registers)
		(_port
			((CLK)(CLK))
			((ReadAddress_1)(RInst(1)))
			((ReadAddress_2)(RInst(2)))
			((WriteAddress)(RegDstOutput))
			((WriteData)(DataWrite))
			((RegWrite)(RegWrite))
			((ReadData_1)(DataRead_1))
			((ReadData_2)(DataRead_2))
			((Registers)(Registers))
		)
	)
	(_inst ALUBlock 0 105(_ent . ALU ALU_MIPS)
		(_port
			((A)(ALUSrc1Output))
			((B)(ALUSrc2Output))
			((Operation)(ALUOP))
			((C)(ALUOutput))
			((ZeroFlag)(ZeroFlag))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int CLK -2 0 28(_arch(_uni((i 3)))(_event))))
		(_type (_int ~INTEGER~range~0~to~2**16-1~13 0 31(_scalar (_to i 0 i 65535))))
		(_sig (_int PC 1 0 31(_arch(_uni((i 0))))))
		(_sig (_int Ra -3 0 34(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Registers -4 0 37(_arch(_uni))))
		(_sig (_int Data -5 0 40(_arch(_uni))))
		(_sig (_int Instruction -3 0 43(_arch(_uni))))
		(_sig (_int RInst -6 0 44(_arch(_uni))))
		(_sig (_int IInst -7 0 45(_arch(_uni))))
		(_sig (_int JInst -8 0 46(_arch(_uni))))
		(_sig (_int ZeroFlag -2 0 49(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 50(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int RegDst 2 0 50(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWriteSrc 2 0 50(_arch(_uni(_string \"00"\)))))
		(_sig (_int PCSrc 2 0 50(_arch(_uni(_string \"00"\)))))
		(_sig (_int RegWrite -2 0 51(_arch(_uni((i 3))))))
		(_sig (_int ALUSrc1 -2 0 52(_arch(_uni((i 2))))))
		(_sig (_int ALUSrc2 -2 0 52(_arch(_uni((i 2))))))
		(_sig (_int MemWrite -2 0 52(_arch(_uni((i 2))))))
		(_sig (_int MemRead -2 0 52(_arch(_uni((i 2))))))
		(_sig (_int MemToReg -2 0 52(_arch(_uni((i 2))))))
		(_sig (_int MemSrc -2 0 52(_arch(_uni((i 2))))))
		(_sig (_int ALUOP -9 0 53(_arch(_uni))))
		(_sig (_int RsX4 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Imm6_16 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Imm12_16 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int RtLower -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemLower -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCplus2 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCplus1 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PC_Imm6 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PC_Imm12 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ImmSh4 -3 0 56(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataRead_1 -3 0 59(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataRead_2 -3 0 59(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataWrite -3 0 59(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ALUOutput -3 0 59(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemOutput -3 0 59(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemInput -3 0 59(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int PCIn -3 0 59(_arch(_uni(_string \"0000000000000000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -2 ((_dto i 2 i 0)))))
		(_sig (_int RegDstOutput 3 0 62(_arch(_uni(_string \"000"\)))))
		(_sig (_int ALUSrc1Output -3 0 63(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int ALUSrc2Output -3 0 63(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int MemToRegOut -3 0 63(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment (_trgt(0))(_sens(0)))))
			(line__67(_arch 1 0 67(_assignment (_trgt(6))(_sens(5))(_mon))))
			(line__68(_arch 2 0 68(_assignment (_trgt(7))(_sens(5))(_mon))))
			(line__69(_arch 3 0 69(_assignment (_trgt(8))(_sens(5))(_mon))))
			(line__72(_arch 4 0 72(_assignment (_trgt(21))(_sens(31)))))
			(line__73(_arch 5 0 73(_assignment (_trgt(22))(_sens(7(3)))(_read(7)))))
			(line__74(_arch 6 0 74(_assignment (_trgt(23))(_sens(8(1)))(_read(8)))))
			(line__75(_arch 7 0 75(_assignment (_trgt(24))(_sens(32(d_7_0))))))
			(line__76(_arch 8 0 76(_assignment (_trgt(25))(_sens(35(d_7_0))))))
			(line__77(_arch 9 0 77(_assignment (_trgt(26))(_sens(1))(_mon))))
			(line__78(_arch 10 0 78(_assignment (_trgt(27))(_sens(1))(_mon))))
			(line__79(_arch 11 0 79(_assignment (_trgt(28))(_sens(1)(7(3)))(_mon)(_read(7)))))
			(line__80(_arch 12 0 80(_assignment (_trgt(29))(_sens(1)(8(1)))(_mon)(_read(8)))))
			(line__81(_arch 13 0 81(_assignment (_trgt(30))(_sens(23)))))
			(line__107(_arch 14 0 107(_prcs (_simple)(_trgt(1))(_sens(0))(_read(1)(6)))))
		)
		(_subprogram
			(_ext RConv (2 1))
			(_ext IConv (2 2))
			(_ext JConv (2 3))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmips_16.MIPS_Types.WORD (2 WORD)))
		(_type (_ext ~extmips_16.MIPS_Types.REG_FILE (2 REG_FILE)))
		(_type (_ext ~extmips_16.MIPS_Types.MEM_DATA (2 MEM_DATA)))
		(_type (_ext ~extmips_16.MIPS_Types.RTYPE_INSTRUCTION (2 RTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ITYPE_INSTRUCTION (2 ITYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.JTYPE_INSTRUCTION (2 JTYPE_INSTRUCTION)))
		(_type (_ext ~extmips_16.MIPS_Types.ALU_OP (2 ALU_OP)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (0 BIT_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (3 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(MIPS_Types))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . SingleCycle 23 -1)
)
