// Seed: 2182841871
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    input wor id_2
);
  wire id_4;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    output wire id_2,
    input tri0 id_3,
    output wor id_4,
    input tri1 id_5,
    output tri0 id_6,
    input supply0 id_7
);
  assign id_4 = 1;
  wire id_9;
  module_0(
      id_3, id_2, id_1
  );
  wire id_10;
  id_11(
      id_4, id_3++, id_2, 1
  );
  nand (id_4, id_0, id_5, id_7, id_9, id_3);
endmodule
module module_2 (
    input  uwire id_0,
    input  wor   id_1,
    output wand  id_2,
    input  tri   id_3,
    input  wand  id_4,
    output tri1  id_5
);
  module_0(
      id_3, id_5, id_0
  );
  assign id_2 = 1;
endmodule
