<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.1" title="CMOS_to_MIPI" device="LIFCL-40-7BG400I" performance_grade="7_High-Performance_1.0V" default_implementation="impl_1">
    <Options/>
    <Implementation title="impl_1" dir="impl_1" description="impl_1" synthesis="lse" default_strategy="Strategy1">
        <Options def_top="top_tx_dphy" top="top_tx_dphy"/>
        <Source name="source/impl_1/top_tx_dphy.vhd" type="VHDL" type_short="VHDL">
            <Options top_module="top_tx_dphy"/>
        </Source>
        <Source name="source/impl_1/top_tx_dphy_tb.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly">
            <Options/>
        </Source>
        <Source name="tx_dphy_csi2/tx_dphy_csi2.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="p2b/p2b.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="mipi_tb/mipi_tb.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="p2b_tb/p2b_tb.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="CMOS_to_MIPI1.sty"/>
</RadiantProject>
