Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testing_behav xil_defaultlib.testing xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'J' [D:/Verilog Projects/Checking/Checking.srcs/sources_1/new/PC.v:6]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'J' [D:/Verilog Projects/Checking/Checking.srcs/sources_1/new/PC.v:7]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'J' [D:/Verilog Projects/Checking/Checking.srcs/sources_1/new/PC.v:8]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'J' [D:/Verilog Projects/Checking/Checking.srcs/sources_1/new/PC.v:9]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'J' [D:/Verilog Projects/Checking/Checking.srcs/sources_1/new/PC.v:10]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.JKFF
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Unit
Compiling module xil_defaultlib.testing
Compiling module xil_defaultlib.glbl
Built simulation snapshot testing_behav
