# Static-Verilog-Analysis
## Benchmark
![1_Benchmark_Simple](Benchmark/1_Benchmark_Simple.png)
 <br /> <br />
![2_Benchmark_Medium](Benchmark/2_Benchmark_Medium.png)
 <br /> <br />
![3_Benchmark_Complex](Benchmark/3_Benchmark_Complex.png)
## Results
![1_MainResults](Experiment_Results/1_MainResults.png)
 <br /> <br />
![2_DetailResults_1](Experiment_Results/2_DetailResults_1.png)
 <br /> <br />
![3_DetailResults_2](Experiment_Results/3_DetailResults_2.png)
 <br /> <br />
![4_DetailResults_3](Experiment_Results/4_DetailResults_3.png)
 <br /> <br />
![5_DetailResults_4](Experiment_Results/5_DetailResults_4.png)
 <br /> <br />
![6_DetailResults_5](Experiment_Results/6_DetailResults_5.png)
 <br /> <br />
![7_DetailResults_6](Experiment_Results/7_DetailResults_6.png)
