$date
	Thu Apr 24 04:05:32 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! bench_pwr_lo $end
$var wire 1 " bench_pwr_oe1 $end
$var wire 1 # bench_pwr_oe2 $end
$var wire 1 $ bench_pwr_oe3 $end
$var wire 1 % bench_ssp_frame $end
$var wire 1 & bench_ssp_dout $end
$var wire 1 ' bench_ssp_din $end
$var wire 1 ( bench_ssp_clk $end
$var wire 1 ) bench_pwr_oe4 $end
$var wire 1 * bench_pwr_hi $end
$var wire 1 + bench_pck0 $end
$var wire 3 , bench_mod_type [2:0] $end
$var wire 1 - bench_dbg $end
$var wire 1 . bench_cross_lo $end
$var wire 1 / bench_cross_hi $end
$var wire 1 0 bench_ck_1356megb $end
$var wire 1 1 bench_ck_1356meg $end
$var wire 8 2 bench_adc_d [7:0] $end
$var wire 1 3 bench_adc_clk $end
$var reg 1 4 bench_reset $end
$var reg 16 5 indata_array [0:15] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 5
x4
x3
bx 2
x1
x0
x/
x.
x-
bx ,
x+
x*
x)
x(
x'
x&
x%
0$
0#
0"
0!
$end
#5
0*
0)
0+
03
01
10
b10101001 2
0&
0/
1.
b0x ,
b11010100100100 5
#10
x)
13
11
00
b11110100 2
0.
b1x ,
b101111010000001 5
04
#15
1+
b10110000 2
1/
b1101011000001001 5
#20
0)
0+
b10110011 2
0/
b11x ,
b101011001100011 5
#25
x*
x)
10
b11011000 2
1/
1.
b1x ,
b111101100001101 5
#30
0*
1+
03
01
00
b11001100 2
b1001100110001101 5
#35
b100011 2
0/
b1000010001100101 5
#40
0)
0+
13
11
b10010000 2
1&
0.
b10x ,
b101001000010010 5
#45
x*
x)
1+
10
b11000 2
0&
b1x ,
b1110001100000001 5
#50
0*
00
b1101000 2
1/
1.
b1100110100001101 5
#55
x*
0)
10
b10001011 2
1&
0/
b10x ,
b1111000101110110 5
#60
0*
x)
00
b1101001 2
1/
b1x ,
b1100110100111101 5
#65
0+
b10111111 2
0&
b101011111101101 5
#70
0)
1+
10
b10111100 2
b0x ,
b1111011110001100 5
#75
x*
x)
b1001111 2
1&
0.
b1x ,
b1110100111111001 5
#80
x*
0)
0+
03
01
b100110 2
0&
0/
1.
b10x ,
b10010011000110 5
#85
0*
x)
1+
00
b1x ,
b1000010011000101 5
#90
0)
13
11
b10010101 2
1/
0.
b10x ,
b1101001010101010 5
#95
x*
x)
10
b10111111 2
0/
1.
b1x ,
b1111011111100101 5
#100
0*
0)
0+
b10010011 2
1&
b11x ,
b111001001110111 5
#105
1+
00
b10110000 2
0.
b10x ,
b1101011000010010 5
#110
b11011100 2
0&
1/
1.
b11x ,
b1101101110001111 5
#115
x*
0+
10
b1001111 2
1&
0/
0.
b10x ,
b110100111110010 5
#120
0*
1+
03
01
00
b10110110 2
0&
1/
1.
b1001011011001110 5
#125
0*
0+
13
11
10
b11010111 2
0.
b0x ,
b111101011101000 5
#130
x)
00
b1110110 2
0/
1.
b1x ,
b100111011000101 5
#135
0)
b1001010 2
1&
1/
b0x ,
b100100101011100 5
#140
x*
x)
03
01
10
b1000101 2
b1x ,
b10100010111101 5
#145
0*
13
11
00
b11000001 2
0&
b101100000101101 5
#150
x*
03
01
10
b110011 2
0/
b10011001100101 5
#155
0*
0)
13
11
b10011 2
0.
b11x ,
b110001001100011 5
#160
1+
03
01
00
b111000 2
1/
b10x ,
b1000011100001010 5
#165
0*
0+
10
b10100 2
0/
b0x ,
b10001010000000 5
#170
b1001 2
b10000100100000 5
#175
13
11
00
b101101 2
1/
b10x ,
b100010110101010 5
#180
x)
1+
b1100100 2
1&
1.
b1x ,
b1100110010011101 5
#185
x*
0)
0+
03
01
10
b11110100 2
0/
b10x ,
b11111010010110 5
#190
0*
1+
b11000000 2
0.
b11x ,
b1011100000010011 5
#195
x*
x)
0+
0&
1/
1.
b1x ,
b11100000001101 5
#199
