--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml php11.twx php11.ncd -o php11.twr php11.pcf -ucf
Nexys3_Master.ucf

Design file:              php11.ncd
Physical constraint file: php11.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 17444 paths analyzed, 920 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.109ns.
--------------------------------------------------------------------------------

Paths for end point CHAR0_p_23 (SLICE_X15Y30.B1), 60 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_10 (FF)
  Destination:          CHAR0_p_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.065ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.341 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_10 to CHAR0_p_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y11.BMUX    Tshcko                0.461   countC<4>
                                                       countC_10
    SLICE_X18Y14.D1      net (fanout=2)        1.253   countC<10>
    SLICE_X18Y14.D       Tilo                  0.203   CHAR3_p<31>
                                                       GND_5_o_GND_5_o_equal_9_o<27>1
    SLICE_X17Y15.C3      net (fanout=10)       0.972   GND_5_o_GND_5_o_equal_9_o<27>
    SLICE_X17Y15.C       Tilo                  0.259   _n0341
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X16Y26.D4      net (fanout=4)        1.320   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X16Y26.D       Tilo                  0.205   CHAR0_p<1>
                                                       _n03477
    SLICE_X15Y30.B1      net (fanout=30)       1.070   _n0347
    SLICE_X15Y30.CLK     Tas                   0.322   CHAR0_p<25>
                                                       CHAR0_p_23_rstpot
                                                       CHAR0_p_23
    -------------------------------------------------  ---------------------------
    Total                                      6.065ns (1.450ns logic, 4.615ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_17 (FF)
  Destination:          CHAR0_p_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.597ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.341 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_17 to CHAR0_p_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y14.BQ      Tcko                  0.391   countC<20>
                                                       countC_17
    SLICE_X18Y14.D2      net (fanout=2)        0.855   countC<17>
    SLICE_X18Y14.D       Tilo                  0.203   CHAR3_p<31>
                                                       GND_5_o_GND_5_o_equal_9_o<27>1
    SLICE_X17Y15.C3      net (fanout=10)       0.972   GND_5_o_GND_5_o_equal_9_o<27>
    SLICE_X17Y15.C       Tilo                  0.259   _n0341
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X16Y26.D4      net (fanout=4)        1.320   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X16Y26.D       Tilo                  0.205   CHAR0_p<1>
                                                       _n03477
    SLICE_X15Y30.B1      net (fanout=30)       1.070   _n0347
    SLICE_X15Y30.CLK     Tas                   0.322   CHAR0_p<25>
                                                       CHAR0_p_23_rstpot
                                                       CHAR0_p_23
    -------------------------------------------------  ---------------------------
    Total                                      5.597ns (1.380ns logic, 4.217ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_12 (FF)
  Destination:          CHAR0_p_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.563ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.341 - 0.354)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_12 to CHAR0_p_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y13.CMUX    Tshcko                0.461   countC<13>
                                                       countC_12
    SLICE_X18Y14.D3      net (fanout=2)        0.751   countC<12>
    SLICE_X18Y14.D       Tilo                  0.203   CHAR3_p<31>
                                                       GND_5_o_GND_5_o_equal_9_o<27>1
    SLICE_X17Y15.C3      net (fanout=10)       0.972   GND_5_o_GND_5_o_equal_9_o<27>
    SLICE_X17Y15.C       Tilo                  0.259   _n0341
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X16Y26.D4      net (fanout=4)        1.320   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X16Y26.D       Tilo                  0.205   CHAR0_p<1>
                                                       _n03477
    SLICE_X15Y30.B1      net (fanout=30)       1.070   _n0347
    SLICE_X15Y30.CLK     Tas                   0.322   CHAR0_p<25>
                                                       CHAR0_p_23_rstpot
                                                       CHAR0_p_23
    -------------------------------------------------  ---------------------------
    Total                                      5.563ns (1.450ns logic, 4.113ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Paths for end point CHAR0_p_27 (SLICE_X15Y31.B4), 60 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_10 (FF)
  Destination:          CHAR0_p_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.993ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.342 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_10 to CHAR0_p_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y11.BMUX    Tshcko                0.461   countC<4>
                                                       countC_10
    SLICE_X18Y14.D1      net (fanout=2)        1.253   countC<10>
    SLICE_X18Y14.D       Tilo                  0.203   CHAR3_p<31>
                                                       GND_5_o_GND_5_o_equal_9_o<27>1
    SLICE_X17Y15.C3      net (fanout=10)       0.972   GND_5_o_GND_5_o_equal_9_o<27>
    SLICE_X17Y15.C       Tilo                  0.259   _n0341
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X16Y26.D4      net (fanout=4)        1.320   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X16Y26.D       Tilo                  0.205   CHAR0_p<1>
                                                       _n03477
    SLICE_X15Y31.B4      net (fanout=30)       0.998   _n0347
    SLICE_X15Y31.CLK     Tas                   0.322   CHAR0_p<29>
                                                       CHAR0_p_27_rstpot
                                                       CHAR0_p_27
    -------------------------------------------------  ---------------------------
    Total                                      5.993ns (1.450ns logic, 4.543ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_17 (FF)
  Destination:          CHAR0_p_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.525ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.342 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_17 to CHAR0_p_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y14.BQ      Tcko                  0.391   countC<20>
                                                       countC_17
    SLICE_X18Y14.D2      net (fanout=2)        0.855   countC<17>
    SLICE_X18Y14.D       Tilo                  0.203   CHAR3_p<31>
                                                       GND_5_o_GND_5_o_equal_9_o<27>1
    SLICE_X17Y15.C3      net (fanout=10)       0.972   GND_5_o_GND_5_o_equal_9_o<27>
    SLICE_X17Y15.C       Tilo                  0.259   _n0341
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X16Y26.D4      net (fanout=4)        1.320   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X16Y26.D       Tilo                  0.205   CHAR0_p<1>
                                                       _n03477
    SLICE_X15Y31.B4      net (fanout=30)       0.998   _n0347
    SLICE_X15Y31.CLK     Tas                   0.322   CHAR0_p<29>
                                                       CHAR0_p_27_rstpot
                                                       CHAR0_p_27
    -------------------------------------------------  ---------------------------
    Total                                      5.525ns (1.380ns logic, 4.145ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_12 (FF)
  Destination:          CHAR0_p_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.491ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.342 - 0.354)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_12 to CHAR0_p_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y13.CMUX    Tshcko                0.461   countC<13>
                                                       countC_12
    SLICE_X18Y14.D3      net (fanout=2)        0.751   countC<12>
    SLICE_X18Y14.D       Tilo                  0.203   CHAR3_p<31>
                                                       GND_5_o_GND_5_o_equal_9_o<27>1
    SLICE_X17Y15.C3      net (fanout=10)       0.972   GND_5_o_GND_5_o_equal_9_o<27>
    SLICE_X17Y15.C       Tilo                  0.259   _n0341
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X16Y26.D4      net (fanout=4)        1.320   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X16Y26.D       Tilo                  0.205   CHAR0_p<1>
                                                       _n03477
    SLICE_X15Y31.B4      net (fanout=30)       0.998   _n0347
    SLICE_X15Y31.CLK     Tas                   0.322   CHAR0_p<29>
                                                       CHAR0_p_27_rstpot
                                                       CHAR0_p_27
    -------------------------------------------------  ---------------------------
    Total                                      5.491ns (1.450ns logic, 4.041ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Paths for end point CHAR0_p_25 (SLICE_X15Y30.D3), 60 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_10 (FF)
  Destination:          CHAR0_p_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.961ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.341 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_10 to CHAR0_p_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y11.BMUX    Tshcko                0.461   countC<4>
                                                       countC_10
    SLICE_X18Y14.D1      net (fanout=2)        1.253   countC<10>
    SLICE_X18Y14.D       Tilo                  0.203   CHAR3_p<31>
                                                       GND_5_o_GND_5_o_equal_9_o<27>1
    SLICE_X17Y15.C3      net (fanout=10)       0.972   GND_5_o_GND_5_o_equal_9_o<27>
    SLICE_X17Y15.C       Tilo                  0.259   _n0341
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X16Y26.D4      net (fanout=4)        1.320   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X16Y26.D       Tilo                  0.205   CHAR0_p<1>
                                                       _n03477
    SLICE_X15Y30.D3      net (fanout=30)       0.966   _n0347
    SLICE_X15Y30.CLK     Tas                   0.322   CHAR0_p<25>
                                                       CHAR0_p_25_rstpot
                                                       CHAR0_p_25
    -------------------------------------------------  ---------------------------
    Total                                      5.961ns (1.450ns logic, 4.511ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_17 (FF)
  Destination:          CHAR0_p_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.493ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.341 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_17 to CHAR0_p_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y14.BQ      Tcko                  0.391   countC<20>
                                                       countC_17
    SLICE_X18Y14.D2      net (fanout=2)        0.855   countC<17>
    SLICE_X18Y14.D       Tilo                  0.203   CHAR3_p<31>
                                                       GND_5_o_GND_5_o_equal_9_o<27>1
    SLICE_X17Y15.C3      net (fanout=10)       0.972   GND_5_o_GND_5_o_equal_9_o<27>
    SLICE_X17Y15.C       Tilo                  0.259   _n0341
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X16Y26.D4      net (fanout=4)        1.320   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X16Y26.D       Tilo                  0.205   CHAR0_p<1>
                                                       _n03477
    SLICE_X15Y30.D3      net (fanout=30)       0.966   _n0347
    SLICE_X15Y30.CLK     Tas                   0.322   CHAR0_p<25>
                                                       CHAR0_p_25_rstpot
                                                       CHAR0_p_25
    -------------------------------------------------  ---------------------------
    Total                                      5.493ns (1.380ns logic, 4.113ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_12 (FF)
  Destination:          CHAR0_p_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.459ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.341 - 0.354)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_12 to CHAR0_p_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y13.CMUX    Tshcko                0.461   countC<13>
                                                       countC_12
    SLICE_X18Y14.D3      net (fanout=2)        0.751   countC<12>
    SLICE_X18Y14.D       Tilo                  0.203   CHAR3_p<31>
                                                       GND_5_o_GND_5_o_equal_9_o<27>1
    SLICE_X17Y15.C3      net (fanout=10)       0.972   GND_5_o_GND_5_o_equal_9_o<27>
    SLICE_X17Y15.C       Tilo                  0.259   _n0341
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X16Y26.D4      net (fanout=4)        1.320   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X16Y26.D       Tilo                  0.205   CHAR0_p<1>
                                                       _n03477
    SLICE_X15Y30.D3      net (fanout=30)       0.966   _n0347
    SLICE_X15Y30.CLK     Tas                   0.322   CHAR0_p<25>
                                                       CHAR0_p_25_rstpot
                                                       CHAR0_p_25
    -------------------------------------------------  ---------------------------
    Total                                      5.459ns (1.450ns logic, 4.009ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CHAR0_p_30 (SLICE_X16Y26.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CHAR0_p_30 (FF)
  Destination:          CHAR0_p_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CHAR0_p_30 to CHAR0_p_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y26.AQ      Tcko                  0.200   CHAR0_p<1>
                                                       CHAR0_p_30
    SLICE_X16Y26.A6      net (fanout=3)        0.025   CHAR0_p<30>
    SLICE_X16Y26.CLK     Tah         (-Th)    -0.190   CHAR0_p<1>
                                                       CHAR0_p_30_rstpot
                                                       CHAR0_p_30
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point CHAR0_p_11 (SLICE_X16Y27.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CHAR0_p_11 (FF)
  Destination:          CHAR0_p_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.419ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CHAR0_p_11 to CHAR0_p_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.AQ      Tcko                  0.200   CHAR0_p<13>
                                                       CHAR0_p_11
    SLICE_X16Y27.A6      net (fanout=3)        0.029   CHAR0_p<11>
    SLICE_X16Y27.CLK     Tah         (-Th)    -0.190   CHAR0_p<13>
                                                       CHAR0_p_11_rstpot
                                                       CHAR0_p_11
    -------------------------------------------------  ---------------------------
    Total                                      0.419ns (0.390ns logic, 0.029ns route)
                                                       (93.1% logic, 6.9% route)

--------------------------------------------------------------------------------

Paths for end point CHAR0_p_18 (SLICE_X16Y30.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.422ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CHAR0_p_18 (FF)
  Destination:          CHAR0_p_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.422ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CHAR0_p_18 to CHAR0_p_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.AQ      Tcko                  0.200   CHAR0_p<21>
                                                       CHAR0_p_18
    SLICE_X16Y30.A6      net (fanout=3)        0.032   CHAR0_p<18>
    SLICE_X16Y30.CLK     Tah         (-Th)    -0.190   CHAR0_p<21>
                                                       CHAR0_p_18_rstpot
                                                       CHAR0_p_18
    -------------------------------------------------  ---------------------------
    Total                                      0.422ns (0.390ns logic, 0.032ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: CHAR1_p<31>/CLK
  Logical resource: CHAR1_p_28/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: CHAR1_p<31>/CLK
  Logical resource: CHAR1_p_29/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.109|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 17444 paths, 0 nets, and 1326 connections

Design statistics:
   Minimum period:   6.109ns{1}   (Maximum frequency: 163.693MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov  9 09:40:55 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 402 MB



