<?xml version="1.0" encoding="utf-8"?><feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en"><generator uri="https://jekyllrb.com/" version="4.4.1">Jekyll</generator><link href="https://cctt1014.github.io/feed.xml" rel="self" type="application/atom+xml"/><link href="https://cctt1014.github.io/" rel="alternate" type="text/html" hreflang="en"/><updated>2026-02-09T06:25:35+00:00</updated><id>https://cctt1014.github.io/feed.xml</id><title type="html">blank</title><subtitle>A simple, whitespace theme for academics. Based on [*folio](https://github.com/bogoli/-folio) design. </subtitle><entry><title type="html">Google Gemini updates: Flash 1.5, Gemma 2 and Project Astra</title><link href="https://cctt1014.github.io/blog/2024/google-gemini-updates-flash-15-gemma-2-and-project-astra/" rel="alternate" type="text/html" title="Google Gemini updates: Flash 1.5, Gemma 2 and Project Astra"/><published>2024-05-14T00:00:00+00:00</published><updated>2024-05-14T00:00:00+00:00</updated><id>https://cctt1014.github.io/blog/2024/google-gemini-updates-flash-15-gemma-2-and-project-astra</id><content type="html" xml:base="https://cctt1014.github.io/blog/2024/google-gemini-updates-flash-15-gemma-2-and-project-astra/"><![CDATA[<p>Learn more:Learn more:Learn more:Learn more:Learn more:Learn more:May 14, 2024 We‚Äôre introducing a series of updates across the Gemini family of models, including the new 1.5 Flash, our lightweight model for speed and efficiency, and Project Astra, our vision for the future of AI assistants. In December, we launched our first natively multimodal model Gemini 1.0 in three sizes: Ultra, Pro and Nano. Just a few months later we released 1.5 Pro, with enhanced performance and a breakthrough long context window of 1 million tokens.Developers and enterprise customers have been putting 1.5 Pro to use in incredible ways and finding its long context window, multimodal reasoning capabilities and impressive overall performance incredibly useful.We know from user feedback that some applications need lower latency and a lower cost to serve. This inspired us to keep innovating, so today, we‚Äôre introducing Gemini 1.5 Flash: a model that‚Äôs lighter-weight than 1.5 Pro, and designed to be fast and efficient to serve at scale.Both 1.5 Pro and 1.5 Flash are available in public preview with a 1 million token context window in Google AI Studio and Vertex AI. And now, 1.5 Pro is also available with a 2 million token context window via waitlist to developers using the API and to Google Cloud customers.We‚Äôre also introducing updates across the Gemini family of models, announcing our next generation of open models, Gemma 2, and sharing progress on the future of AI assistants, with Project Astra.Context lengths of leading foundation models compared with Gemini 1.5‚Äôs 2 million token capability1.5 Flash is the newest addition to the Gemini model family and the fastest Gemini model served in the API. It‚Äôs optimized for high-volume, high-frequency tasks at scale, is more cost-efficient to serve and features our breakthrough long context window.While it‚Äôs a lighter weight model than 1.5 Pro, it‚Äôs highly capable of multimodal reasoning across vast amounts of information and delivers impressive quality for its size.The new Gemini 1.5 Flash model is optimized for speed and efficiency, is highly capable of multimodal reasoning and features our breakthrough long context window.1.5 Flash excels at summarization, chat applications, image and video captioning, data extraction from long documents and tables, and more. This is because it‚Äôs been trained by 1.5 Pro through a process called ‚Äúdistillation,‚Äù where the most essential knowledge and skills from a larger model are transferred to a smaller, more efficient model.Read more about 1.5 Flash in our updated Gemini 1.5 technical report, on the Gemini technology page, and learn about 1.5 Flash‚Äôs availability and pricing.Over the last few months, we‚Äôve significantly improved 1.5 Pro, our best model for general performance across a wide range of tasks.Beyond extending its context window to 2 million tokens, we‚Äôve enhanced its code generation, logical reasoning and planning, multi-turn conversation, and audio and image understanding through data and algorithmic advances. We see strong improvements on public and internal benchmarks for each of these tasks.1.5 Pro can now follow increasingly complex and nuanced instructions, including ones that specify product-level behavior involving role, format and style. We‚Äôve improved control over the model‚Äôs responses for specific use cases, like crafting the persona and response style of a chat agent or automating workflows through multiple function calls. And we‚Äôve enabled users to steer model behavior by setting system instructions.We added audio understanding in the Gemini API and Google AI Studio, so 1.5 Pro can now reason across image and audio for videos uploaded in Google AI Studio. And we‚Äôre now integrating 1.5 Pro into Google products, including Gemini Advanced and in Workspace apps.Read more about 1.5 Pro in our updated Gemini 1.5 technical report and on the Gemini technology page.Gemini Nano is expanding beyond text-only inputs to include images as well. Starting with Pixel, applications using Gemini Nano with Multimodality will be able to understand the world the way people do ‚Äî not just through text, but also through sight, sound and spoken language.Read more about Gemini 1.0 Nano on Android.Today, we‚Äôre also sharing a series of updates to Gemma, our family of open models built from the same research and technology used to create the Gemini models.We‚Äôre announcing Gemma 2, our next generation of open models for responsible AI innovation. Gemma 2 has a new architecture designed for breakthrough performance and efficiency, and will be available in new sizes.The Gemma family is also expanding with PaliGemma, our first vision-language model inspired by PaLI-3. And we‚Äôve upgraded our Responsible Generative AI Toolkit with LLM Comparator for evaluating the quality of model responses.Read more on the Developer blog.As part of Google DeepMind‚Äôs mission to build AI responsibly to benefit humanity, we‚Äôve always wanted to develop universal AI agents that can be helpful in everyday life. That‚Äôs why today, we‚Äôre sharing our progress in building the future of AI assistants with Project Astra (advanced seeing and talking responsive agent).To be truly useful, an agent needs to understand and respond to the complex and dynamic world just like people do ‚Äî and take in and remember what it sees and hears to understand context and take action. It also needs to be proactive, teachable and personal, so users can talk to it naturally and without lag or delay.While we‚Äôve made incredible progress developing AI systems that can understand multimodal information, getting response time down to something conversational is a difficult engineering challenge. Over the past few years, we‚Äôve been working to improve how our models perceive, reason and converse to make the pace and quality of interaction feel more natural.Building on Gemini, we‚Äôve developed prototype agents that can process information faster by continuously encoding video frames, combining the video and speech input into a timeline of events, and caching this information for efficient recall.By leveraging our leading speech models, we also enhanced how they sound, giving the agents a wider range of intonations. These agents can better understand the context they‚Äôre being used in, and respond quickly, in conversation.With technology like this, it‚Äôs easy to envision a future where people could have an expert AI assistant by their side, through a phone or glasses. And some of these capabilities are coming to Google products, like the Gemini app and web experience, later this year.We‚Äôve made incredible progress so far with our family of Gemini models, and we‚Äôre always striving to advance the state-of-the-art even further. By investing in a relentless production line of innovation, we‚Äôre able to explore new ideas at the frontier, while also unlocking the possibility of new and exciting Gemini use cases.Learn more about Gemini and its capabilities. Your information will be used in accordance with Google‚Äôs privacy policy.</p> <div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>      Done. Just one step more.
    
      Check your inbox to confirm your subscription.
    You are already subscribed to our newsletter.
    You can also subscribe with a
    different email address
    
    .
    
  Let‚Äôs stay in touch. Get the latest news from Google in your inbox.
          Follow Us
</code></pre></div></div>]]></content><author><name></name></author><category term="external-posts"/><category term="google"/><summary type="html"><![CDATA[We‚Äôre sharing updates across our Gemini family of models and a glimpse of Project Astra, our vision for the future of AI assistants.]]></summary></entry><entry><title type="html">Trap handling under RISC-V Architecture</title><link href="https://cctt1014.github.io/blog/2022/trap-riscv/" rel="alternate" type="text/html" title="Trap handling under RISC-V Architecture"/><published>2022-08-19T10:20:48+00:00</published><updated>2022-08-19T10:20:48+00:00</updated><id>https://cctt1014.github.io/blog/2022/trap-riscv</id><content type="html" xml:base="https://cctt1014.github.io/blog/2022/trap-riscv/"><![CDATA[<h1 id="1-overview"><strong>1. Overview</strong></h1> <p>During user mode program execution, unexpected events, exceptions or interruptions, may occur, leading to a trap. This post‚Äôs goal is to provide a general view of how the trap is handled, and this section will provide an outline of key concepts. You can skip forward to the next section if you‚Äôd rather start with something practical.</p> <h2 id="11-trap">1.1. Trap</h2> <blockquote> <p>The transfer of control to a trap handler caused by either an exception or an interrupt. ‚Äî- RISC-V Spec Volume 2^[1]</p> </blockquote> <p>Any control transfer raised from unprivileged mode (ie. user/application mode) to the operating system can be considered as a trap.</p> <table> <thead> <tr> <th>Type</th> <th>Detailed Description</th> <th>Execution terminates?</th> <th>Software is oblivious?</th> <th>Handled by environment?</th> </tr> </thead> <tbody> <tr> <td>Contained Trap</td> <td>Being visible and handled by the software in the environment</td> <td>No</td> <td>No</td> <td>No</td> </tr> <tr> <td>Requested Trap</td> <td>Synchronous action request from software to the environment (<em>eg. System call which removes the hart</em>)</td> <td>Maybe (when termination is requested)</td> <td>No</td> <td>Yes</td> </tr> <tr> <td>Invisible Trap</td> <td>Handled transparently by the execution environment and execution resumes normally after the trap is handled (<em>eg.handling device interrupts</em>)</td> <td>No</td> <td>Yes</td> <td>Yes</td> </tr> <tr> <td>Fatal Trap</td> <td>fatal failure and causes the execution environment to terminate execution</td> <td>Yes</td> <td>Maybe</td> <td>Yes</td> </tr> </tbody> </table> <h2 id="12-exception-and-interrupt">1.2. Exception and Interrupt</h2> <p>Exception: Asynchronous, program-initiated unexpected events raised within the processor (associated with instructions) which disrupt program execution. <em>e.g. Divide by zero, Undefined function</em></p> <p>Interrupt: Asynchronous, device-initiated events from user to the OS. Most interrupts are external while there are still a few internal interrupts under RISC-V architecture. <em>e.g. Clock tick, network packet</em></p> <p>Interrupts and exceptions are <strong>precise</strong> when it is clearly associated with specific instructions^[2]. Therefore, all instructions before the faulty instructions could be completely executed with the faulty instruction address stored in SEPC/MEPC (will be elaborated in 2. RISC-V Implementation). <strong>Imprecise</strong> interrupts and exceptions are not associated with instructions, the faulty instruction will be determined by operating system. Consequently, The address stored in SEPC/MEPC is from the latest instruction in the pipeline.</p> <h1 id="2-trap-handling-implementation"><strong>2. Trap Handling Implementation</strong></h1> <h2 id="21-csr---controlstatus-register">2.1. CSR - Control/Status Register</h2> <p>To assist the trap handling, a subset of CSRs is utilized to record the trap-related information <em>(e.g. The cause of trap)</em>. In this section, CSRs related to trap handling will be listed. Detailed introduction for CSR can be found in <a href="https://riscv.org/technical/specifications/">RISC-V Spec Volume 2</a>.</p> <p>Note that in RISC-V, each mode has its own set of CSRs (M: Machine; S: Supervisor; U: User/Application), and the bit width of CSR is determined by XLEN macro which has various configurations. <em>e.g. MEPC is for M-mode and SEPC is for S-mode. MXLEN for M-mode.</em></p> <p>CSRs relevant to trap handling in this post can be found at the end. Let‚Äôs trace through the handlers to see how RISC-V handling those unexpected events!</p> <h2 id="22-basic-trap-handling-process">2.2. Basic Trap Handling Process</h2> <p>In general, trap handling begins with its trap entry, which functions like an entrance to the ‚Äútrap handling‚Äù park. The trap entry label is written in assembly code, while the handler is written in C. When the control is transfered to OS (ie. trap triggered), the program counter pointed to the address labeled <strong>trap entry</strong> in assembly.</p> <p><strong>Sample code for trap handler in machine mode</strong> is shown below^[3].</p> <p>RISC-V Assembly interrupt handler to Push and Pop register file</p> <pre><code class="language-assembly">  .align 2
  .global trap_entry
trap_entry:
  addi sp, sp, -16*REGBYTES
  //store ABI Caller Registers
  STORE x1, 0*REGBYTES(sp)
  STORE x5, 2*REGBYTES(sp)
    ‚Ä¶
  STORE x30, 14*REGBYTES(sp)
  STORE x31, 15*REGBYTES(sp)
 //call C Code Handler
  call handle_trap
 //restore ABI Caller Registers
  LOAD x1, 0*REGBYTES(sp)
  LOAD x5, 2*REGBYTES(sp)
    ‚Ä¶
  LOAD x30, 14*REGBYTES(sp)
  LOAD x31, 15*REGBYTES(sp)
  addi sp, sp, 16*REGBYTES
  mret
</code></pre> <p>C Code Handler determines interrupt cause and branches to the appropriate function</p> <div class="language-c highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="kt">void</span> <span class="nf">handle_trap</span><span class="p">()</span> <span class="p">{</span>
    <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mcause</span> <span class="o">=</span> <span class="n">read_csr</span><span class="p">(</span><span class="n">mcause</span><span class="p">);</span>
    <span class="k">if</span> <span class="p">(</span><span class="n">mcause</span> <span class="o">&amp;</span> <span class="n">MCAUSE_INT</span><span class="p">)</span> <span class="p">{</span>
        <span class="c1">//mask interrupt bit and branch to handler</span>
        <span class="n">isr_handler</span><span class="p">[</span><span class="n">mcause</span> <span class="o">&amp;</span> <span class="n">MCAUSE_CAUSE</span><span class="p">]</span> <span class="p">();</span>
    <span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
        <span class="c1">//branch to handler</span>
        <span class="n">exception_handler</span><span class="p">[</span><span class="n">mcause</span><span class="p">]();</span>
    <span class="p">}</span>
 <span class="p">}</span>
 <span class="c1">//write trap_entry address to mtvec  </span>
 <span class="n">write_csr</span><span class="p">(</span><span class="n">mtvec</span><span class="p">,</span> <span class="p">((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="o">&amp;</span><span class="n">trap_entry</span><span class="p">));</span> 
</code></pre></div></div> <p>After getting to the ‚Äútrap handling‚Äù park, to preserve user registers‚Äô values before the content switching, they are stored into the kernel stack. After getting into the handle_trap() function in C, the cause of the trap is identified based on the value in CSR <strong>mcause</strong>. According to the type of cause, specific handler is called to further handle the trap. When the handler program is done, control is passed back to assembly side to restore the values in user registers. Finally, <strong>mret</strong> instruction is used to go back to user mode execution.</p> <p><img src="/images/trap_flow.png" alt="Trap Handling Flow"/></p> <h2 id="23-variations">2.3. Variations</h2> <p>The description of the handling process above is pretty generic, and many detailed configurations of the process are varied. For instance, CSR <strong>mtvec</strong> is holding the base address of the trap entry and configuring the way to access trap handler. When it in direct mode (MODE 0), all exceptions set pc to BASE. When it is vectored mode (MODE 1), asynchronous interrupts set pc to BASE+4√ócause. One more example, return instruction <strong>mret</strong> may not jump back to user mode, as it can also switch to another privileged mode based on configuration.</p> <p>Maybe I will further edit this post one day to introduce more about it or you can checkout those trap-related CSRs in <a href="https://riscv.org/technical/specifications/">RISC-V Spec Volume 2</a> to explore :D</p> <h2 id="24-relevant-csrs-list">2.4. Relevant CSRs List</h2> <ul> <li>Cause Register (<strong>mcause</strong>/<strong>scause</strong>): The highest bit (mcause[XLEN-1]) indicates this is caused by exception (0) or interrupt (1). The rest of bits (mcause[XLEN-2:0]) are holding the cause of the trap.</li> <li>Trap-Vector Base-Address Register (<strong>mtvec</strong>/<strong>stvec</strong>): read/write register that holds trap vector configuration, consisting of a vector base address (BASE) and a vector mode (MODE).</li> <li>Machine Exception Program Counter (<strong>mepc</strong>/<strong>sepc</strong>): Holds the address of the instruction which will be executed after current trap handling.</li> </ul> <h1 id="3-references"><strong>3. References</strong></h1> <p>[1] <a href="https://riscv.org/technical/specifications/">Volume 1/2, RISC-V Spec</a> [2] <a href="https://www.cs.sfu.ca/~ashriram/Courses/CS295/assets/books/HandP_RISCV.pdf">Computer Organization and Design - The Hardware/Software Interface: RISC-V Edition</a> [3] <a href="https://cdn2.hubspot.net/hubfs/3020607/An%20Introduction%20to%20the%20RISC-V%20Architecture.pdf">An Introduction to the RISC-V Architecture (Online Slides by SiFive) </a></p> <h1 id="4-helpful-links"><strong>4. Helpful Links</strong></h1> <p><a href="http://www.cs.cornell.edu/courses/cs316/2007fa/Lectures/Lec21_Interrupts_web.pdf">Cornell CompArch lecture slides</a> <a href="https://mullerlee.cyou/2020/07/09/riscv-exception-interrupt/">RISC-V Exception and Interrupt implementation (Blog by Lee)</a> <a href="https://www.sifive.com/blog/all-aboard-part-7-entering-and-exiting-the-linux-kernel-on-risc-v">All Aboard, Part 7: Entering and Exiting the Linux Kernel on RISC-V</a></p>]]></content><author><name></name></author><category term="RISC-V"/><summary type="html"><![CDATA[1. Overview During user mode program execution, unexpected events, exceptions or interruptions, may occur, leading to a trap. This post‚Äôs goal is to provide a general view of how the trap is handled, and this section will provide an outline of key concepts. You can skip forward to the next section if you‚Äôd rather start with something practical.]]></summary></entry><entry><title type="html">Displaying External Posts on Your al-folio Blog</title><link href="https://cctt1014.github.io/blog/2022/displaying-external-posts-on-your-al-folio-blog/" rel="alternate" type="text/html" title="Displaying External Posts on Your al-folio Blog"/><published>2022-04-23T23:20:09+00:00</published><updated>2022-04-23T23:20:09+00:00</updated><id>https://cctt1014.github.io/blog/2022/displaying-external-posts-on-your-al-folio-blog</id><content type="html" xml:base="https://cctt1014.github.io/blog/2022/displaying-external-posts-on-your-al-folio-blog/"><![CDATA[<h3>External Posts on Your al-folio¬†Blog</h3> <p>If you prefer publishing blog posts on medium.com or other external sources, starting version v0.5.0, <a href="https://github.com/alshedivat/al-folio">al-folio</a> lets you to display your external posts in the blog feed of your website!¬†üéâüéâ</p> <p>Configuring external sources of super simple. After upgrading to v0.5.0, just add the following section to your _config.yml:</p> <pre>external_sources:<br />  - name: medium.com  # name of the source (arbitrary string)<br />    rss_url: <a href="https://medium.com/@al-folio/feed">https://medium.com/@&lt;your-medium-username&gt;/feed</a></pre> <p>The example above adds your medium.com blog post feed as an external source. But you can add arbitrary RSS feeds as¬†sources.</p> <p>Any questions or suggestions? üëâ Start <a href="https://github.com/alshedivat/al-folio/discussions">a discussion on¬†GitHub</a>!</p> <p><img src="https://medium.com/_/stat?event=post.clientViewed&amp;referrerSource=full_rss&amp;postId=b60a1d241a0a" width="1" height="1" alt=""/></p>]]></content><author><name></name></author><category term="external-posts"/><category term="medium"/></entry></feed>