INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alicemare/Documents/HDL/lab8/lab8_1_1/lab8_1_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alicemare/Documents/HDL/lab8/lab8_1_1/lab8_1_1.srcs/sources_1/new/oneHZcounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal
WARNING: [VRFC 10-1315] redeclaration of ansi port pulse is not allowed [/home/alicemare/Documents/HDL/lab8/lab8_1_1/lab8_1_1.srcs/sources_1/new/oneHZcounter.v:15]
