	component RCE_LINK is
		port (
			pll_powerdown        : in  std_logic_vector(3 downto 0)   := (others => 'X'); -- pll_powerdown
			tx_analogreset       : in  std_logic_vector(3 downto 0)   := (others => 'X'); -- tx_analogreset
			tx_digitalreset      : in  std_logic_vector(3 downto 0)   := (others => 'X'); -- tx_digitalreset
			tx_pll_refclk        : in  std_logic_vector(0 downto 0)   := (others => 'X'); -- tx_pll_refclk
			tx_pma_clkout        : out std_logic_vector(3 downto 0);                      -- tx_pma_clkout
			tx_serial_data       : out std_logic_vector(3 downto 0);                      -- tx_serial_data
			tx_pma_parallel_data : in  std_logic_vector(319 downto 0) := (others => 'X'); -- tx_pma_parallel_data
			pll_locked           : out std_logic_vector(3 downto 0);                      -- pll_locked
			tx_cal_busy          : out std_logic_vector(3 downto 0);                      -- tx_cal_busy
			reconfig_to_xcvr     : in  std_logic_vector(559 downto 0) := (others => 'X'); -- reconfig_to_xcvr
			reconfig_from_xcvr   : out std_logic_vector(367 downto 0)                     -- reconfig_from_xcvr
		);
	end component RCE_LINK;

