# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# ERROR: No extended dataflow license exists
# do EjercicioC_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/Leo/Desktop/Guia fpga/Parte B/D_FF.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity D_FF
# -- Compiling architecture conducta of D_FF
# vcom -93 -work work {C:/Users/Leo/Desktop/Guia fpga/Parte C/sumador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sumador
# -- Compiling architecture conducta of sumador
# 
# vcom -93 -work work {C:/Users/Leo/Desktop/Guia fpga/Parte C/tb_ejC.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_ejC
# -- Compiling architecture comportamiento of tb_ejC
# ** Warning: [4] C:/Users/Leo/Desktop/Guia fpga/Parte C/tb_ejC.vhd(51): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/Users/Leo/Desktop/Guia fpga/Parte C/tb_ejC.vhd(85): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/Users/Leo/Desktop/Guia fpga/Parte C/tb_ejC.vhd(86): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/Users/Leo/Desktop/Guia fpga/Parte C/tb_ejC.vhd(87): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/Users/Leo/Desktop/Guia fpga/Parte C/tb_ejC.vhd(88): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiii -L rtl_work -L work -voptargs="+acc"  tb_ejC
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps tb_ejC 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_ejc(comportamiento)
# ** Warning: (vsim-3473) Component instance "uut : EjercicioC" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ejc File: C:/Users/Leo/Desktop/Guia fpga/Parte C/tb_ejC.vhd
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit 
# Break in Process clok_pro at C:/Users/Leo/Desktop/Guia fpga/Parte C/tb_ejC.vhd line 81
