{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713682497942 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713682497942 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 21 00:54:57 2024 " "Processing started: Sun Apr 21 00:54:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713682497942 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1713682497942 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1713682497942 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1713682498291 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1713682498291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgamain.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgamain.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGAMain " "Found entity 1: VGAMain" {  } { { "VGAMain.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/VGAMain.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713682504201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713682504201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgacontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGAController " "Found entity 1: VGAController" {  } { { "VGAController.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/VGAController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713682504202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713682504202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verifica_posiciones.sv 1 1 " "Found 1 design units, including 1 entities, in source file verifica_posiciones.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Verifica_posiciones " "Found entity 1: Verifica_posiciones" {  } { { "Verifica_posiciones.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713682504204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713682504204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drawingmux.sv 1 1 " "Found 1 design units, including 1 entities, in source file drawingmux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 drawingMux " "Found entity 1: drawingMux" {  } { { "drawingMux.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713682504206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713682504206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dibujarpantalla.sv 1 1 " "Found 1 design units, including 1 entities, in source file dibujarpantalla.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DibujarPantalla " "Found entity 1: DibujarPantalla" {  } { { "DibujarPantalla.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/DibujarPantalla.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713682504208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713682504208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colormux.sv 1 1 " "Found 1 design units, including 1 entities, in source file colormux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 colorMux " "Found entity 1: colorMux" {  } { { "colorMux.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/colorMux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713682504210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713682504210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clockDivider " "Found entity 1: clockDivider" {  } { { "clockDivider.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/clockDivider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713682504211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713682504211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleshipmain.sv 1 1 " "Found 1 design units, including 1 entities, in source file battleshipmain.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BattleshipMain " "Found entity 1: BattleshipMain" {  } { { "BattleshipMain.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/BattleshipMain.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713682504213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713682504213 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHECK_WIN check_win battleship.sv(18) " "Verilog HDL Declaration information at battleship.sv(18): object \"CHECK_WIN\" differs only in case from object \"check_win\" in the same scope" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1713682504214 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHECK_LOSE check_lose battleship.sv(18) " "Verilog HDL Declaration information at battleship.sv(18): object \"CHECK_LOSE\" differs only in case from object \"check_lose\" in the same scope" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1713682504214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleship.sv 1 1 " "Found 1 design units, including 1 entities, in source file battleship.sv" { { "Info" "ISGN_ENTITY_NAME" "1 battleship " "Found entity 1: battleship" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713682504214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713682504214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleship_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file battleship_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 battleship_tb " "Found entity 1: battleship_tb" {  } { { "battleship_tb.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713682504216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713682504216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mov_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file mov_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mov_control " "Found entity 1: mov_control" {  } { { "mov_control.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713682504217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713682504217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mov_control_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mov_control_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mov_control_tb " "Found entity 1: mov_control_tb" {  } { { "mov_control_tb.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713682504218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713682504218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ppos_ships.sv 1 1 " "Found 1 design units, including 1 entities, in source file ppos_ships.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Ppos_ships " "Found entity 1: Ppos_ships" {  } { { "Ppos_ships.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Ppos_ships.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713682504220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713682504220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ppos_ships_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ppos_ships_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Ppos_ships_tb " "Found entity 1: Ppos_ships_tb" {  } { { "Ppos_ships_tb.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Ppos_ships_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713682504221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713682504221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "epos_ships.sv 1 1 " "Found 1 design units, including 1 entities, in source file epos_ships.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Epos_ships " "Found entity 1: Epos_ships" {  } { { "Epos_ships.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713682504223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713682504223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "epos_ships_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file epos_ships_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Epos_ships_tb " "Found entity 1: Epos_ships_tb" {  } { { "Epos_ships_tb.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713682504224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713682504224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "playtimer.sv 1 1 " "Found 1 design units, including 1 entities, in source file playtimer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 playTimer " "Found entity 1: playTimer" {  } { { "playTimer.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/playTimer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713682504225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713682504225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayconverter.sv 1 1 " "Found 1 design units, including 1 entities, in source file displayconverter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 displayConverter " "Found entity 1: displayConverter" {  } { { "displayConverter.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/displayConverter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713682504226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713682504226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "playerplay.sv 1 1 " "Found 1 design units, including 1 entities, in source file playerplay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Playerplay " "Found entity 1: Playerplay" {  } { { "Playerplay.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Playerplay.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713682504227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713682504227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "playerplay_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file playerplay_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Playerplay_tb " "Found entity 1: Playerplay_tb" {  } { { "Playerplay_tb.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Playerplay_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713682504229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713682504229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "envplay.sv 1 1 " "Found 1 design units, including 1 entities, in source file envplay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Envplay " "Found entity 1: Envplay" {  } { { "Envplay.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Envplay.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713682504230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713682504230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "envplay_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file envplay_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Envplay_tb " "Found entity 1: Envplay_tb" {  } { { "Envplay_tb.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Envplay_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713682504231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713682504231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check_win_lose.sv 1 1 " "Found 1 design units, including 1 entities, in source file check_win_lose.sv" { { "Info" "ISGN_ENTITY_NAME" "1 check_win_lose " "Found entity 1: check_win_lose" {  } { { "check_win_lose.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/check_win_lose.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713682504232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713682504232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check_win_lose_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file check_win_lose_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 check_win_lose_tb " "Found entity 1: check_win_lose_tb" {  } { { "check_win_lose_tb.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/check_win_lose_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713682504234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713682504234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleshipmain_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file battleshipmain_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BattleshipMain_tb " "Found entity 1: BattleshipMain_tb" {  } { { "BattleshipMain_tb.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/BattleshipMain_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713682504235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713682504235 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BattleshipMain " "Elaborating entity \"BattleshipMain\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1713682504271 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1713682504272 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "playerBoard " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"playerBoard\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1713682504272 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "EnvBoard " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"EnvBoard\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1713682504272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockDivider clockDivider:div " "Elaborating entity \"clockDivider\" for hierarchy \"clockDivider:div\"" {  } { { "BattleshipMain.sv" "div" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/BattleshipMain.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713682504272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGAMain VGAMain:VGA " "Elaborating entity \"VGAMain\" for hierarchy \"VGAMain:VGA\"" {  } { { "BattleshipMain.sv" "VGA" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/BattleshipMain.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713682504273 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713682504274 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713682504274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGAController VGAMain:VGA\|VGAController:controller " "Elaborating entity \"VGAController\" for hierarchy \"VGAMain:VGA\|VGAController:controller\"" {  } { { "VGAMain.sv" "controller" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/VGAMain.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713682504274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DibujarPantalla VGAMain:VGA\|DibujarPantalla:dib " "Elaborating entity \"DibujarPantalla\" for hierarchy \"VGAMain:VGA\|DibujarPantalla:dib\"" {  } { { "VGAMain.sv" "dib" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/VGAMain.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713682504275 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DibujarPantalla.sv(12) " "Verilog HDL assignment warning at DibujarPantalla.sv(12): truncated value with size 32 to match size of target (1)" {  } { { "DibujarPantalla.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/DibujarPantalla.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713682504279 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DibujarPantalla.sv(31) " "Verilog HDL assignment warning at DibujarPantalla.sv(31): truncated value with size 32 to match size of target (1)" {  } { { "DibujarPantalla.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/DibujarPantalla.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713682504279 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "states " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"states\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713682504279 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "states " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"states\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713682504279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Verifica_posiciones VGAMain:VGA\|DibujarPantalla:dib\|Verifica_posiciones:verifica " "Elaborating entity \"Verifica_posiciones\" for hierarchy \"VGAMain:VGA\|DibujarPantalla:dib\|Verifica_posiciones:verifica\"" {  } { { "DibujarPantalla.sv" "verifica" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/DibujarPantalla.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713682504279 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(7) " "Verilog HDL assignment warning at Verifica_posiciones.sv(7): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713682504280 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(8) " "Verilog HDL assignment warning at Verifica_posiciones.sv(8): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713682504280 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(9) " "Verilog HDL assignment warning at Verifica_posiciones.sv(9): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713682504280 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(10) " "Verilog HDL assignment warning at Verifica_posiciones.sv(10): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713682504280 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(11) " "Verilog HDL assignment warning at Verifica_posiciones.sv(11): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713682504280 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(15) " "Verilog HDL assignment warning at Verifica_posiciones.sv(15): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713682504280 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(16) " "Verilog HDL assignment warning at Verifica_posiciones.sv(16): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713682504280 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(17) " "Verilog HDL assignment warning at Verifica_posiciones.sv(17): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713682504280 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(18) " "Verilog HDL assignment warning at Verifica_posiciones.sv(18): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713682504280 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(19) " "Verilog HDL assignment warning at Verifica_posiciones.sv(19): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713682504280 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(23) " "Verilog HDL assignment warning at Verifica_posiciones.sv(23): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713682504280 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(24) " "Verilog HDL assignment warning at Verifica_posiciones.sv(24): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713682504280 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(25) " "Verilog HDL assignment warning at Verifica_posiciones.sv(25): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713682504280 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(26) " "Verilog HDL assignment warning at Verifica_posiciones.sv(26): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713682504280 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(27) " "Verilog HDL assignment warning at Verifica_posiciones.sv(27): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713682504280 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(31) " "Verilog HDL assignment warning at Verifica_posiciones.sv(31): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713682504280 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(32) " "Verilog HDL assignment warning at Verifica_posiciones.sv(32): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713682504280 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(33) " "Verilog HDL assignment warning at Verifica_posiciones.sv(33): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713682504280 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(34) " "Verilog HDL assignment warning at Verifica_posiciones.sv(34): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713682504280 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(35) " "Verilog HDL assignment warning at Verifica_posiciones.sv(35): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713682504280 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(39) " "Verilog HDL assignment warning at Verifica_posiciones.sv(39): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713682504281 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(40) " "Verilog HDL assignment warning at Verifica_posiciones.sv(40): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713682504281 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(41) " "Verilog HDL assignment warning at Verifica_posiciones.sv(41): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713682504281 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(42) " "Verilog HDL assignment warning at Verifica_posiciones.sv(42): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713682504281 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(43) " "Verilog HDL assignment warning at Verifica_posiciones.sv(43): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713682504281 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(47) " "Verilog HDL assignment warning at Verifica_posiciones.sv(47): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713682504281 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(48) " "Verilog HDL assignment warning at Verifica_posiciones.sv(48): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713682504281 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(49) " "Verilog HDL assignment warning at Verifica_posiciones.sv(49): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713682504281 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(50) " "Verilog HDL assignment warning at Verifica_posiciones.sv(50): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713682504281 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(51) " "Verilog HDL assignment warning at Verifica_posiciones.sv(51): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713682504281 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(55) " "Verilog HDL assignment warning at Verifica_posiciones.sv(55): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713682504281 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(56) " "Verilog HDL assignment warning at Verifica_posiciones.sv(56): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713682504281 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(57) " "Verilog HDL assignment warning at Verifica_posiciones.sv(57): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713682504281 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(58) " "Verilog HDL assignment warning at Verifica_posiciones.sv(58): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713682504281 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(59) " "Verilog HDL assignment warning at Verifica_posiciones.sv(59): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713682504281 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(63) " "Verilog HDL assignment warning at Verifica_posiciones.sv(63): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713682504281 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(64) " "Verilog HDL assignment warning at Verifica_posiciones.sv(64): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713682504281 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(65) " "Verilog HDL assignment warning at Verifica_posiciones.sv(65): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713682504281 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(66) " "Verilog HDL assignment warning at Verifica_posiciones.sv(66): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713682504281 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(67) " "Verilog HDL assignment warning at Verifica_posiciones.sv(67): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713682504281 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(71) " "Verilog HDL assignment warning at Verifica_posiciones.sv(71): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713682504281 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(72) " "Verilog HDL assignment warning at Verifica_posiciones.sv(72): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713682504281 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(73) " "Verilog HDL assignment warning at Verifica_posiciones.sv(73): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713682504281 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(74) " "Verilog HDL assignment warning at Verifica_posiciones.sv(74): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713682504281 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(75) " "Verilog HDL assignment warning at Verifica_posiciones.sv(75): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713682504281 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(78) " "Verilog HDL assignment warning at Verifica_posiciones.sv(78): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713682504281 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(79) " "Verilog HDL assignment warning at Verifica_posiciones.sv(79): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713682504281 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(80) " "Verilog HDL assignment warning at Verifica_posiciones.sv(80): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713682504281 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(81) " "Verilog HDL assignment warning at Verifica_posiciones.sv(81): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713682504281 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(82) " "Verilog HDL assignment warning at Verifica_posiciones.sv(82): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713682504281 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colorMux VGAMain:VGA\|DibujarPantalla:dib\|colorMux:posicion0 " "Elaborating entity \"colorMux\" for hierarchy \"VGAMain:VGA\|DibujarPantalla:dib\|colorMux:posicion0\"" {  } { { "DibujarPantalla.sv" "posicion0" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/DibujarPantalla.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713682504282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawingMux VGAMain:VGA\|DibujarPantalla:dib\|drawingMux:draw_mux " "Elaborating entity \"drawingMux\" for hierarchy \"VGAMain:VGA\|DibujarPantalla:dib\|drawingMux:draw_mux\"" {  } { { "DibujarPantalla.sv" "draw_mux" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/DibujarPantalla.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713682504292 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "drawingMux.sv(18) " "Verilog HDL Case Statement warning at drawingMux.sv(18): can't check case statement for completeness because the case expression has too many possible states" {  } { { "drawingMux.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 18 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1713682504295 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "battleship battleship:gameFSM " "Elaborating entity \"battleship\" for hierarchy \"battleship:gameFSM\"" {  } { { "BattleshipMain.sv" "gameFSM" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/BattleshipMain.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713682504296 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state battleship.sv(151) " "Verilog HDL Always Construct warning at battleship.sv(151): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1713682504299 "|BattleshipMain|battleship:gameFSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "game_state battleship.sv(151) " "Verilog HDL Always Construct warning at battleship.sv(151): inferring latch(es) for variable \"game_state\", which holds its previous value in one or more paths through the always construct" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1713682504299 "|BattleshipMain|battleship:gameFSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Eturn battleship.sv(151) " "Verilog HDL Always Construct warning at battleship.sv(151): inferring latch(es) for variable \"Eturn\", which holds its previous value in one or more paths through the always construct" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1713682504299 "|BattleshipMain|battleship:gameFSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "startT battleship.sv(151) " "Verilog HDL Always Construct warning at battleship.sv(151): inferring latch(es) for variable \"startT\", which holds its previous value in one or more paths through the always construct" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1713682504299 "|BattleshipMain|battleship:gameFSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Place_ships battleship.sv(151) " "Verilog HDL Always Construct warning at battleship.sv(151): inferring latch(es) for variable \"Place_ships\", which holds its previous value in one or more paths through the always construct" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1713682504299 "|BattleshipMain|battleship:gameFSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Pturn battleship.sv(151) " "Verilog HDL Always Construct warning at battleship.sv(151): inferring latch(es) for variable \"Pturn\", which holds its previous value in one or more paths through the always construct" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1713682504299 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[0\]\[0\]\[0\] battleship.sv(151) " "Inferred latch for \"boardE\[0\]\[0\]\[0\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504299 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[0\]\[0\]\[1\] battleship.sv(151) " "Inferred latch for \"boardE\[0\]\[0\]\[1\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504299 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[0\]\[0\]\[2\] battleship.sv(151) " "Inferred latch for \"boardE\[0\]\[0\]\[2\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504299 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[0\]\[1\]\[0\] battleship.sv(151) " "Inferred latch for \"boardE\[0\]\[1\]\[0\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504299 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[0\]\[1\]\[1\] battleship.sv(151) " "Inferred latch for \"boardE\[0\]\[1\]\[1\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504299 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[0\]\[1\]\[2\] battleship.sv(151) " "Inferred latch for \"boardE\[0\]\[1\]\[2\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504299 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[0\]\[2\]\[0\] battleship.sv(151) " "Inferred latch for \"boardE\[0\]\[2\]\[0\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504299 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[0\]\[2\]\[1\] battleship.sv(151) " "Inferred latch for \"boardE\[0\]\[2\]\[1\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504299 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[0\]\[2\]\[2\] battleship.sv(151) " "Inferred latch for \"boardE\[0\]\[2\]\[2\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504299 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[0\]\[3\]\[0\] battleship.sv(151) " "Inferred latch for \"boardE\[0\]\[3\]\[0\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504299 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[0\]\[3\]\[1\] battleship.sv(151) " "Inferred latch for \"boardE\[0\]\[3\]\[1\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504299 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[0\]\[3\]\[2\] battleship.sv(151) " "Inferred latch for \"boardE\[0\]\[3\]\[2\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504299 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[0\]\[4\]\[0\] battleship.sv(151) " "Inferred latch for \"boardE\[0\]\[4\]\[0\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504299 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[0\]\[4\]\[1\] battleship.sv(151) " "Inferred latch for \"boardE\[0\]\[4\]\[1\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504299 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[0\]\[4\]\[2\] battleship.sv(151) " "Inferred latch for \"boardE\[0\]\[4\]\[2\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504299 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[1\]\[0\]\[0\] battleship.sv(151) " "Inferred latch for \"boardE\[1\]\[0\]\[0\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504299 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[1\]\[0\]\[1\] battleship.sv(151) " "Inferred latch for \"boardE\[1\]\[0\]\[1\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504299 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[1\]\[0\]\[2\] battleship.sv(151) " "Inferred latch for \"boardE\[1\]\[0\]\[2\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504299 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[1\]\[1\]\[0\] battleship.sv(151) " "Inferred latch for \"boardE\[1\]\[1\]\[0\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504299 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[1\]\[1\]\[1\] battleship.sv(151) " "Inferred latch for \"boardE\[1\]\[1\]\[1\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504299 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[1\]\[1\]\[2\] battleship.sv(151) " "Inferred latch for \"boardE\[1\]\[1\]\[2\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504299 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[1\]\[2\]\[0\] battleship.sv(151) " "Inferred latch for \"boardE\[1\]\[2\]\[0\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504299 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[1\]\[2\]\[1\] battleship.sv(151) " "Inferred latch for \"boardE\[1\]\[2\]\[1\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504299 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[1\]\[2\]\[2\] battleship.sv(151) " "Inferred latch for \"boardE\[1\]\[2\]\[2\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504299 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[1\]\[3\]\[0\] battleship.sv(151) " "Inferred latch for \"boardE\[1\]\[3\]\[0\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504300 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[1\]\[3\]\[1\] battleship.sv(151) " "Inferred latch for \"boardE\[1\]\[3\]\[1\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504300 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[1\]\[3\]\[2\] battleship.sv(151) " "Inferred latch for \"boardE\[1\]\[3\]\[2\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504300 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[1\]\[4\]\[0\] battleship.sv(151) " "Inferred latch for \"boardE\[1\]\[4\]\[0\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504300 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[1\]\[4\]\[1\] battleship.sv(151) " "Inferred latch for \"boardE\[1\]\[4\]\[1\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504300 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[1\]\[4\]\[2\] battleship.sv(151) " "Inferred latch for \"boardE\[1\]\[4\]\[2\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504300 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[2\]\[0\]\[0\] battleship.sv(151) " "Inferred latch for \"boardE\[2\]\[0\]\[0\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504300 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[2\]\[0\]\[1\] battleship.sv(151) " "Inferred latch for \"boardE\[2\]\[0\]\[1\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504300 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[2\]\[0\]\[2\] battleship.sv(151) " "Inferred latch for \"boardE\[2\]\[0\]\[2\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504300 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[2\]\[1\]\[0\] battleship.sv(151) " "Inferred latch for \"boardE\[2\]\[1\]\[0\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504300 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[2\]\[1\]\[1\] battleship.sv(151) " "Inferred latch for \"boardE\[2\]\[1\]\[1\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504300 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[2\]\[1\]\[2\] battleship.sv(151) " "Inferred latch for \"boardE\[2\]\[1\]\[2\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504300 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[2\]\[2\]\[0\] battleship.sv(151) " "Inferred latch for \"boardE\[2\]\[2\]\[0\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504300 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[2\]\[2\]\[1\] battleship.sv(151) " "Inferred latch for \"boardE\[2\]\[2\]\[1\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504300 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[2\]\[2\]\[2\] battleship.sv(151) " "Inferred latch for \"boardE\[2\]\[2\]\[2\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504300 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[2\]\[3\]\[0\] battleship.sv(151) " "Inferred latch for \"boardE\[2\]\[3\]\[0\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504300 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[2\]\[3\]\[1\] battleship.sv(151) " "Inferred latch for \"boardE\[2\]\[3\]\[1\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504300 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[2\]\[3\]\[2\] battleship.sv(151) " "Inferred latch for \"boardE\[2\]\[3\]\[2\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504300 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[2\]\[4\]\[0\] battleship.sv(151) " "Inferred latch for \"boardE\[2\]\[4\]\[0\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504300 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[2\]\[4\]\[1\] battleship.sv(151) " "Inferred latch for \"boardE\[2\]\[4\]\[1\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504300 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[2\]\[4\]\[2\] battleship.sv(151) " "Inferred latch for \"boardE\[2\]\[4\]\[2\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504300 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[3\]\[0\]\[0\] battleship.sv(151) " "Inferred latch for \"boardE\[3\]\[0\]\[0\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504300 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[3\]\[0\]\[1\] battleship.sv(151) " "Inferred latch for \"boardE\[3\]\[0\]\[1\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504300 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[3\]\[0\]\[2\] battleship.sv(151) " "Inferred latch for \"boardE\[3\]\[0\]\[2\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504300 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[3\]\[1\]\[0\] battleship.sv(151) " "Inferred latch for \"boardE\[3\]\[1\]\[0\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504300 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[3\]\[1\]\[1\] battleship.sv(151) " "Inferred latch for \"boardE\[3\]\[1\]\[1\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504300 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[3\]\[1\]\[2\] battleship.sv(151) " "Inferred latch for \"boardE\[3\]\[1\]\[2\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504300 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[3\]\[2\]\[0\] battleship.sv(151) " "Inferred latch for \"boardE\[3\]\[2\]\[0\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504300 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[3\]\[2\]\[1\] battleship.sv(151) " "Inferred latch for \"boardE\[3\]\[2\]\[1\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504300 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[3\]\[2\]\[2\] battleship.sv(151) " "Inferred latch for \"boardE\[3\]\[2\]\[2\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504300 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[3\]\[3\]\[0\] battleship.sv(151) " "Inferred latch for \"boardE\[3\]\[3\]\[0\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504300 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[3\]\[3\]\[1\] battleship.sv(151) " "Inferred latch for \"boardE\[3\]\[3\]\[1\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504300 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[3\]\[3\]\[2\] battleship.sv(151) " "Inferred latch for \"boardE\[3\]\[3\]\[2\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504300 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[3\]\[4\]\[0\] battleship.sv(151) " "Inferred latch for \"boardE\[3\]\[4\]\[0\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504300 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[3\]\[4\]\[1\] battleship.sv(151) " "Inferred latch for \"boardE\[3\]\[4\]\[1\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504300 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[3\]\[4\]\[2\] battleship.sv(151) " "Inferred latch for \"boardE\[3\]\[4\]\[2\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504301 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[4\]\[0\]\[0\] battleship.sv(151) " "Inferred latch for \"boardE\[4\]\[0\]\[0\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504301 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[4\]\[0\]\[1\] battleship.sv(151) " "Inferred latch for \"boardE\[4\]\[0\]\[1\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504301 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[4\]\[0\]\[2\] battleship.sv(151) " "Inferred latch for \"boardE\[4\]\[0\]\[2\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504301 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[4\]\[1\]\[0\] battleship.sv(151) " "Inferred latch for \"boardE\[4\]\[1\]\[0\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504301 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[4\]\[1\]\[1\] battleship.sv(151) " "Inferred latch for \"boardE\[4\]\[1\]\[1\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504301 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[4\]\[1\]\[2\] battleship.sv(151) " "Inferred latch for \"boardE\[4\]\[1\]\[2\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504301 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[4\]\[2\]\[0\] battleship.sv(151) " "Inferred latch for \"boardE\[4\]\[2\]\[0\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504301 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[4\]\[2\]\[1\] battleship.sv(151) " "Inferred latch for \"boardE\[4\]\[2\]\[1\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504301 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[4\]\[2\]\[2\] battleship.sv(151) " "Inferred latch for \"boardE\[4\]\[2\]\[2\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504301 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[4\]\[3\]\[0\] battleship.sv(151) " "Inferred latch for \"boardE\[4\]\[3\]\[0\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504301 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[4\]\[3\]\[1\] battleship.sv(151) " "Inferred latch for \"boardE\[4\]\[3\]\[1\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504301 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[4\]\[3\]\[2\] battleship.sv(151) " "Inferred latch for \"boardE\[4\]\[3\]\[2\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504301 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[4\]\[4\]\[0\] battleship.sv(151) " "Inferred latch for \"boardE\[4\]\[4\]\[0\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504301 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[4\]\[4\]\[1\] battleship.sv(151) " "Inferred latch for \"boardE\[4\]\[4\]\[1\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504301 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[4\]\[4\]\[2\] battleship.sv(151) " "Inferred latch for \"boardE\[4\]\[4\]\[2\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504301 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pturn battleship.sv(151) " "Inferred latch for \"Pturn\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504301 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Place_ships battleship.sv(151) " "Inferred latch for \"Place_ships\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504301 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[0\]\[0\]\[0\] battleship.sv(151) " "Inferred latch for \"boardP\[0\]\[0\]\[0\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504301 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[0\]\[0\]\[1\] battleship.sv(151) " "Inferred latch for \"boardP\[0\]\[0\]\[1\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504301 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[0\]\[0\]\[2\] battleship.sv(151) " "Inferred latch for \"boardP\[0\]\[0\]\[2\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504301 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[0\]\[1\]\[0\] battleship.sv(151) " "Inferred latch for \"boardP\[0\]\[1\]\[0\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504301 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[0\]\[1\]\[1\] battleship.sv(151) " "Inferred latch for \"boardP\[0\]\[1\]\[1\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504301 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[0\]\[1\]\[2\] battleship.sv(151) " "Inferred latch for \"boardP\[0\]\[1\]\[2\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504301 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[0\]\[2\]\[0\] battleship.sv(151) " "Inferred latch for \"boardP\[0\]\[2\]\[0\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504301 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[0\]\[2\]\[1\] battleship.sv(151) " "Inferred latch for \"boardP\[0\]\[2\]\[1\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504301 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[0\]\[2\]\[2\] battleship.sv(151) " "Inferred latch for \"boardP\[0\]\[2\]\[2\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504301 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[0\]\[3\]\[0\] battleship.sv(151) " "Inferred latch for \"boardP\[0\]\[3\]\[0\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504301 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[0\]\[3\]\[1\] battleship.sv(151) " "Inferred latch for \"boardP\[0\]\[3\]\[1\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504301 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[0\]\[3\]\[2\] battleship.sv(151) " "Inferred latch for \"boardP\[0\]\[3\]\[2\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504301 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[0\]\[4\]\[0\] battleship.sv(151) " "Inferred latch for \"boardP\[0\]\[4\]\[0\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504301 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[0\]\[4\]\[1\] battleship.sv(151) " "Inferred latch for \"boardP\[0\]\[4\]\[1\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504302 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[0\]\[4\]\[2\] battleship.sv(151) " "Inferred latch for \"boardP\[0\]\[4\]\[2\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504302 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[1\]\[0\]\[0\] battleship.sv(151) " "Inferred latch for \"boardP\[1\]\[0\]\[0\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504302 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[1\]\[0\]\[1\] battleship.sv(151) " "Inferred latch for \"boardP\[1\]\[0\]\[1\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504302 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[1\]\[0\]\[2\] battleship.sv(151) " "Inferred latch for \"boardP\[1\]\[0\]\[2\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504302 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[1\]\[1\]\[0\] battleship.sv(151) " "Inferred latch for \"boardP\[1\]\[1\]\[0\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504302 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[1\]\[1\]\[1\] battleship.sv(151) " "Inferred latch for \"boardP\[1\]\[1\]\[1\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504302 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[1\]\[1\]\[2\] battleship.sv(151) " "Inferred latch for \"boardP\[1\]\[1\]\[2\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504302 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[1\]\[2\]\[0\] battleship.sv(151) " "Inferred latch for \"boardP\[1\]\[2\]\[0\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504302 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[1\]\[2\]\[1\] battleship.sv(151) " "Inferred latch for \"boardP\[1\]\[2\]\[1\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504302 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[1\]\[2\]\[2\] battleship.sv(151) " "Inferred latch for \"boardP\[1\]\[2\]\[2\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504302 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[1\]\[3\]\[0\] battleship.sv(151) " "Inferred latch for \"boardP\[1\]\[3\]\[0\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504302 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[1\]\[3\]\[1\] battleship.sv(151) " "Inferred latch for \"boardP\[1\]\[3\]\[1\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504302 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[1\]\[3\]\[2\] battleship.sv(151) " "Inferred latch for \"boardP\[1\]\[3\]\[2\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504302 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[1\]\[4\]\[0\] battleship.sv(151) " "Inferred latch for \"boardP\[1\]\[4\]\[0\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504302 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[1\]\[4\]\[1\] battleship.sv(151) " "Inferred latch for \"boardP\[1\]\[4\]\[1\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504302 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[1\]\[4\]\[2\] battleship.sv(151) " "Inferred latch for \"boardP\[1\]\[4\]\[2\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504302 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[2\]\[0\]\[0\] battleship.sv(151) " "Inferred latch for \"boardP\[2\]\[0\]\[0\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504302 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[2\]\[0\]\[1\] battleship.sv(151) " "Inferred latch for \"boardP\[2\]\[0\]\[1\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504302 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[2\]\[0\]\[2\] battleship.sv(151) " "Inferred latch for \"boardP\[2\]\[0\]\[2\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504302 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[2\]\[1\]\[0\] battleship.sv(151) " "Inferred latch for \"boardP\[2\]\[1\]\[0\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504302 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[2\]\[1\]\[1\] battleship.sv(151) " "Inferred latch for \"boardP\[2\]\[1\]\[1\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504302 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[2\]\[1\]\[2\] battleship.sv(151) " "Inferred latch for \"boardP\[2\]\[1\]\[2\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504302 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[2\]\[2\]\[0\] battleship.sv(151) " "Inferred latch for \"boardP\[2\]\[2\]\[0\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504302 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[2\]\[2\]\[1\] battleship.sv(151) " "Inferred latch for \"boardP\[2\]\[2\]\[1\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504302 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[2\]\[2\]\[2\] battleship.sv(151) " "Inferred latch for \"boardP\[2\]\[2\]\[2\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504302 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[2\]\[3\]\[0\] battleship.sv(151) " "Inferred latch for \"boardP\[2\]\[3\]\[0\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504302 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[2\]\[3\]\[1\] battleship.sv(151) " "Inferred latch for \"boardP\[2\]\[3\]\[1\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504302 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[2\]\[3\]\[2\] battleship.sv(151) " "Inferred latch for \"boardP\[2\]\[3\]\[2\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504302 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[2\]\[4\]\[0\] battleship.sv(151) " "Inferred latch for \"boardP\[2\]\[4\]\[0\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504302 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[2\]\[4\]\[1\] battleship.sv(151) " "Inferred latch for \"boardP\[2\]\[4\]\[1\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504302 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[2\]\[4\]\[2\] battleship.sv(151) " "Inferred latch for \"boardP\[2\]\[4\]\[2\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504302 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[3\]\[0\]\[0\] battleship.sv(151) " "Inferred latch for \"boardP\[3\]\[0\]\[0\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504302 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[3\]\[0\]\[1\] battleship.sv(151) " "Inferred latch for \"boardP\[3\]\[0\]\[1\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504302 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[3\]\[0\]\[2\] battleship.sv(151) " "Inferred latch for \"boardP\[3\]\[0\]\[2\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504302 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[3\]\[1\]\[0\] battleship.sv(151) " "Inferred latch for \"boardP\[3\]\[1\]\[0\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504302 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[3\]\[1\]\[1\] battleship.sv(151) " "Inferred latch for \"boardP\[3\]\[1\]\[1\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504302 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[3\]\[1\]\[2\] battleship.sv(151) " "Inferred latch for \"boardP\[3\]\[1\]\[2\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504302 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[3\]\[2\]\[0\] battleship.sv(151) " "Inferred latch for \"boardP\[3\]\[2\]\[0\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504302 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[3\]\[2\]\[1\] battleship.sv(151) " "Inferred latch for \"boardP\[3\]\[2\]\[1\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504302 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[3\]\[2\]\[2\] battleship.sv(151) " "Inferred latch for \"boardP\[3\]\[2\]\[2\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504302 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[3\]\[3\]\[0\] battleship.sv(151) " "Inferred latch for \"boardP\[3\]\[3\]\[0\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504303 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[3\]\[3\]\[1\] battleship.sv(151) " "Inferred latch for \"boardP\[3\]\[3\]\[1\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504303 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[3\]\[3\]\[2\] battleship.sv(151) " "Inferred latch for \"boardP\[3\]\[3\]\[2\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504303 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[3\]\[4\]\[0\] battleship.sv(151) " "Inferred latch for \"boardP\[3\]\[4\]\[0\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504303 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[3\]\[4\]\[1\] battleship.sv(151) " "Inferred latch for \"boardP\[3\]\[4\]\[1\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504303 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[3\]\[4\]\[2\] battleship.sv(151) " "Inferred latch for \"boardP\[3\]\[4\]\[2\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504303 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[4\]\[0\]\[0\] battleship.sv(151) " "Inferred latch for \"boardP\[4\]\[0\]\[0\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504303 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[4\]\[0\]\[1\] battleship.sv(151) " "Inferred latch for \"boardP\[4\]\[0\]\[1\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504303 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[4\]\[0\]\[2\] battleship.sv(151) " "Inferred latch for \"boardP\[4\]\[0\]\[2\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504303 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[4\]\[1\]\[0\] battleship.sv(151) " "Inferred latch for \"boardP\[4\]\[1\]\[0\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504303 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[4\]\[1\]\[1\] battleship.sv(151) " "Inferred latch for \"boardP\[4\]\[1\]\[1\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504303 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[4\]\[1\]\[2\] battleship.sv(151) " "Inferred latch for \"boardP\[4\]\[1\]\[2\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504303 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[4\]\[2\]\[0\] battleship.sv(151) " "Inferred latch for \"boardP\[4\]\[2\]\[0\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504303 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[4\]\[2\]\[1\] battleship.sv(151) " "Inferred latch for \"boardP\[4\]\[2\]\[1\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504303 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[4\]\[2\]\[2\] battleship.sv(151) " "Inferred latch for \"boardP\[4\]\[2\]\[2\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504303 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[4\]\[3\]\[0\] battleship.sv(151) " "Inferred latch for \"boardP\[4\]\[3\]\[0\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504303 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[4\]\[3\]\[1\] battleship.sv(151) " "Inferred latch for \"boardP\[4\]\[3\]\[1\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504303 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[4\]\[3\]\[2\] battleship.sv(151) " "Inferred latch for \"boardP\[4\]\[3\]\[2\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504303 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[4\]\[4\]\[0\] battleship.sv(151) " "Inferred latch for \"boardP\[4\]\[4\]\[0\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504303 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[4\]\[4\]\[1\] battleship.sv(151) " "Inferred latch for \"boardP\[4\]\[4\]\[1\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504303 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[4\]\[4\]\[2\] battleship.sv(151) " "Inferred latch for \"boardP\[4\]\[4\]\[2\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504303 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "startT battleship.sv(151) " "Inferred latch for \"startT\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504303 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Eturn battleship.sv(151) " "Inferred latch for \"Eturn\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504303 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game_state\[0\] battleship.sv(151) " "Inferred latch for \"game_state\[0\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504303 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game_state\[1\] battleship.sv(151) " "Inferred latch for \"game_state\[1\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504303 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[0\] battleship.sv(151) " "Inferred latch for \"next_state\[0\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504303 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[1\] battleship.sv(151) " "Inferred latch for \"next_state\[1\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504303 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[2\] battleship.sv(151) " "Inferred latch for \"next_state\[2\]\" at battleship.sv(151)" {  } { { "battleship.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504303 "|BattleshipMain|battleship:gameFSM"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "boardP " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"boardP\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1713682504303 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "boardE " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"boardE\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1713682504303 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "boardP_upt " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"boardP_upt\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1713682504303 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "boardPplay_upt " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"boardPplay_upt\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1713682504303 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "boardE_upt " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"boardE_upt\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1713682504303 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "boardEplay_upt " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"boardEplay_upt\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1713682504303 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "boardP " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"boardP\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1713682504303 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "boardE " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"boardE\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1713682504303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mov_control battleship:gameFSM\|mov_control:boxSel " "Elaborating entity \"mov_control\" for hierarchy \"battleship:gameFSM\|mov_control:boxSel\"" {  } { { "battleship.sv" "boxSel" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713682504304 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y mov_control.sv(9) " "Verilog HDL Always Construct warning at mov_control.sv(9): variable \"y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mov_control.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1713682504305 "|BattleshipMain|battleship:gameFSM|mov_control:boxSel"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x mov_control.sv(10) " "Verilog HDL Always Construct warning at mov_control.sv(10): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mov_control.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1713682504305 "|BattleshipMain|battleship:gameFSM|mov_control:boxSel"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y mov_control.sv(11) " "Verilog HDL Always Construct warning at mov_control.sv(11): variable \"y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mov_control.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1713682504305 "|BattleshipMain|battleship:gameFSM|mov_control:boxSel"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x mov_control.sv(13) " "Verilog HDL Always Construct warning at mov_control.sv(13): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mov_control.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1713682504305 "|BattleshipMain|battleship:gameFSM|mov_control:boxSel"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y mov_control.sv(14) " "Verilog HDL Always Construct warning at mov_control.sv(14): variable \"y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mov_control.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1713682504305 "|BattleshipMain|battleship:gameFSM|mov_control:boxSel"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x mov_control.sv(17) " "Verilog HDL Always Construct warning at mov_control.sv(17): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mov_control.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1713682504305 "|BattleshipMain|battleship:gameFSM|mov_control:boxSel"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x mov_control.sv(18) " "Verilog HDL Always Construct warning at mov_control.sv(18): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mov_control.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1713682504305 "|BattleshipMain|battleship:gameFSM|mov_control:boxSel"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y mov_control.sv(19) " "Verilog HDL Always Construct warning at mov_control.sv(19): variable \"y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mov_control.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1713682504305 "|BattleshipMain|battleship:gameFSM|mov_control:boxSel"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x mov_control.sv(21) " "Verilog HDL Always Construct warning at mov_control.sv(21): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mov_control.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1713682504305 "|BattleshipMain|battleship:gameFSM|mov_control:boxSel"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y mov_control.sv(22) " "Verilog HDL Always Construct warning at mov_control.sv(22): variable \"y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mov_control.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1713682504305 "|BattleshipMain|battleship:gameFSM|mov_control:boxSel"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x mov_control.sv(25) " "Verilog HDL Always Construct warning at mov_control.sv(25): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mov_control.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1713682504305 "|BattleshipMain|battleship:gameFSM|mov_control:boxSel"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x mov_control.sv(26) " "Verilog HDL Always Construct warning at mov_control.sv(26): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mov_control.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1713682504305 "|BattleshipMain|battleship:gameFSM|mov_control:boxSel"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y mov_control.sv(27) " "Verilog HDL Always Construct warning at mov_control.sv(27): variable \"y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mov_control.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1713682504305 "|BattleshipMain|battleship:gameFSM|mov_control:boxSel"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x mov_control.sv(29) " "Verilog HDL Always Construct warning at mov_control.sv(29): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mov_control.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1713682504305 "|BattleshipMain|battleship:gameFSM|mov_control:boxSel"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y mov_control.sv(30) " "Verilog HDL Always Construct warning at mov_control.sv(30): variable \"y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mov_control.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1713682504305 "|BattleshipMain|battleship:gameFSM|mov_control:boxSel"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y mov_control.sv(33) " "Verilog HDL Always Construct warning at mov_control.sv(33): variable \"y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mov_control.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1713682504305 "|BattleshipMain|battleship:gameFSM|mov_control:boxSel"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x mov_control.sv(34) " "Verilog HDL Always Construct warning at mov_control.sv(34): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mov_control.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1713682504305 "|BattleshipMain|battleship:gameFSM|mov_control:boxSel"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y mov_control.sv(35) " "Verilog HDL Always Construct warning at mov_control.sv(35): variable \"y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mov_control.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1713682504305 "|BattleshipMain|battleship:gameFSM|mov_control:boxSel"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x mov_control.sv(37) " "Verilog HDL Always Construct warning at mov_control.sv(37): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mov_control.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1713682504305 "|BattleshipMain|battleship:gameFSM|mov_control:boxSel"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y mov_control.sv(38) " "Verilog HDL Always Construct warning at mov_control.sv(38): variable \"y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mov_control.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1713682504305 "|BattleshipMain|battleship:gameFSM|mov_control:boxSel"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y mov_control.sv(41) " "Verilog HDL Always Construct warning at mov_control.sv(41): variable \"y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mov_control.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1713682504305 "|BattleshipMain|battleship:gameFSM|mov_control:boxSel"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x mov_control.sv(41) " "Verilog HDL Always Construct warning at mov_control.sv(41): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mov_control.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1713682504305 "|BattleshipMain|battleship:gameFSM|mov_control:boxSel"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "outX mov_control.sv(7) " "Verilog HDL Always Construct warning at mov_control.sv(7): inferring latch(es) for variable \"outX\", which holds its previous value in one or more paths through the always construct" {  } { { "mov_control.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1713682504305 "|BattleshipMain|battleship:gameFSM|mov_control:boxSel"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "outY mov_control.sv(7) " "Verilog HDL Always Construct warning at mov_control.sv(7): inferring latch(es) for variable \"outY\", which holds its previous value in one or more paths through the always construct" {  } { { "mov_control.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1713682504305 "|BattleshipMain|battleship:gameFSM|mov_control:boxSel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outY\[0\] mov_control.sv(16) " "Inferred latch for \"outY\[0\]\" at mov_control.sv(16)" {  } { { "mov_control.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504305 "|BattleshipMain|battleship:gameFSM|mov_control:boxSel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outY\[1\] mov_control.sv(16) " "Inferred latch for \"outY\[1\]\" at mov_control.sv(16)" {  } { { "mov_control.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504305 "|BattleshipMain|battleship:gameFSM|mov_control:boxSel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outY\[2\] mov_control.sv(16) " "Inferred latch for \"outY\[2\]\" at mov_control.sv(16)" {  } { { "mov_control.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504305 "|BattleshipMain|battleship:gameFSM|mov_control:boxSel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outX\[0\] mov_control.sv(16) " "Inferred latch for \"outX\[0\]\" at mov_control.sv(16)" {  } { { "mov_control.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504305 "|BattleshipMain|battleship:gameFSM|mov_control:boxSel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outX\[1\] mov_control.sv(16) " "Inferred latch for \"outX\[1\]\" at mov_control.sv(16)" {  } { { "mov_control.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504305 "|BattleshipMain|battleship:gameFSM|mov_control:boxSel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outX\[2\] mov_control.sv(16) " "Inferred latch for \"outX\[2\]\" at mov_control.sv(16)" {  } { { "mov_control.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713682504305 "|BattleshipMain|battleship:gameFSM|mov_control:boxSel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ppos_ships battleship:gameFSM\|Ppos_ships:player_ships " "Elaborating entity \"Ppos_ships\" for hierarchy \"battleship:gameFSM\|Ppos_ships:player_ships\"" {  } { { "battleship.sv" "player_ships" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713682504306 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1713682504310 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1713682504310 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1713682504310 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1713682504310 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1713682504310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Epos_ships battleship:gameFSM\|Epos_ships:env_ships " "Elaborating entity \"Epos_ships\" for hierarchy \"battleship:gameFSM\|Epos_ships:env_ships\"" {  } { { "battleship.sv" "env_ships" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713682504310 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Epos_ships.sv(20) " "Verilog HDL assignment warning at Epos_ships.sv(20): truncated value with size 32 to match size of target (4)" {  } { { "Epos_ships.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1713682504314 "|battleship|Epos_ships:env_ships"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Epos_ships.sv(21) " "Verilog HDL assignment warning at Epos_ships.sv(21): truncated value with size 32 to match size of target (3)" {  } { { "Epos_ships.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1713682504314 "|battleship|Epos_ships:env_ships"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Epos_ships.sv(44) " "Verilog HDL assignment warning at Epos_ships.sv(44): truncated value with size 32 to match size of target (3)" {  } { { "Epos_ships.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1713682504314 "|battleship|Epos_ships:env_ships"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Epos_ships.sv(50) " "Verilog HDL or VHDL warning at the Epos_ships.sv(50): index expression is not wide enough to address all of the elements in the array" {  } { { "Epos_ships.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv" 50 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Design Software" 0 -1 1713682504314 "|battleship|Epos_ships:env_ships"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Epos_ships.sv(53) " "Verilog HDL assignment warning at Epos_ships.sv(53): truncated value with size 32 to match size of target (3)" {  } { { "Epos_ships.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1713682504314 "|battleship|Epos_ships:env_ships"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Epos_ships.sv(54) " "Verilog HDL or VHDL warning at the Epos_ships.sv(54): index expression is not wide enough to address all of the elements in the array" {  } { { "Epos_ships.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv" 54 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Design Software" 0 -1 1713682504314 "|battleship|Epos_ships:env_ships"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Epos_ships.sv(57) " "Verilog HDL assignment warning at Epos_ships.sv(57): truncated value with size 32 to match size of target (3)" {  } { { "Epos_ships.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1713682504314 "|battleship|Epos_ships:env_ships"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Epos_ships.sv(66) " "Verilog HDL or VHDL warning at the Epos_ships.sv(66): index expression is not wide enough to address all of the elements in the array" {  } { { "Epos_ships.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv" 66 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Design Software" 0 -1 1713682504314 "|battleship|Epos_ships:env_ships"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Epos_ships.sv(70) " "Verilog HDL assignment warning at Epos_ships.sv(70): truncated value with size 32 to match size of target (3)" {  } { { "Epos_ships.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1713682504314 "|battleship|Epos_ships:env_ships"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Epos_ships.sv(71) " "Verilog HDL or VHDL warning at the Epos_ships.sv(71): index expression is not wide enough to address all of the elements in the array" {  } { { "Epos_ships.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv" 71 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Design Software" 0 -1 1713682504314 "|battleship|Epos_ships:env_ships"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Epos_ships.sv(75) " "Verilog HDL assignment warning at Epos_ships.sv(75): truncated value with size 32 to match size of target (3)" {  } { { "Epos_ships.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1713682504314 "|battleship|Epos_ships:env_ships"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Epos_ships.sv(84) " "Verilog HDL or VHDL warning at the Epos_ships.sv(84): index expression is not wide enough to address all of the elements in the array" {  } { { "Epos_ships.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv" 84 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Design Software" 0 -1 1713682504314 "|battleship|Epos_ships:env_ships"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Epos_ships.sv(89) " "Verilog HDL assignment warning at Epos_ships.sv(89): truncated value with size 32 to match size of target (3)" {  } { { "Epos_ships.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1713682504314 "|battleship|Epos_ships:env_ships"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Epos_ships.sv(90) " "Verilog HDL or VHDL warning at the Epos_ships.sv(90): index expression is not wide enough to address all of the elements in the array" {  } { { "Epos_ships.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv" 90 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Design Software" 0 -1 1713682504314 "|battleship|Epos_ships:env_ships"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Epos_ships.sv(95) " "Verilog HDL assignment warning at Epos_ships.sv(95): truncated value with size 32 to match size of target (3)" {  } { { "Epos_ships.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1713682504314 "|battleship|Epos_ships:env_ships"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Epos_ships.sv(104) " "Verilog HDL or VHDL warning at the Epos_ships.sv(104): index expression is not wide enough to address all of the elements in the array" {  } { { "Epos_ships.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv" 104 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Design Software" 0 -1 1713682504314 "|battleship|Epos_ships:env_ships"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Epos_ships.sv(110) " "Verilog HDL assignment warning at Epos_ships.sv(110): truncated value with size 32 to match size of target (3)" {  } { { "Epos_ships.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1713682504314 "|battleship|Epos_ships:env_ships"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Epos_ships.sv(111) " "Verilog HDL or VHDL warning at the Epos_ships.sv(111): index expression is not wide enough to address all of the elements in the array" {  } { { "Epos_ships.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv" 111 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Design Software" 0 -1 1713682504315 "|battleship|Epos_ships:env_ships"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Epos_ships.sv(117) " "Verilog HDL assignment warning at Epos_ships.sv(117): truncated value with size 32 to match size of target (3)" {  } { { "Epos_ships.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1713682504315 "|battleship|Epos_ships:env_ships"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1713682504315 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1713682504315 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1713682504315 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1713682504315 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1713682504315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "playTimer battleship:gameFSM\|playTimer:timer " "Elaborating entity \"playTimer\" for hierarchy \"battleship:gameFSM\|playTimer:timer\"" {  } { { "battleship.sv" "timer" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713682504315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayConverter battleship:gameFSM\|displayConverter:dispTimer " "Elaborating entity \"displayConverter\" for hierarchy \"battleship:gameFSM\|displayConverter:dispTimer\"" {  } { { "battleship.sv" "dispTimer" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713682504316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Playerplay battleship:gameFSM\|Playerplay:pPlay " "Elaborating entity \"Playerplay\" for hierarchy \"battleship:gameFSM\|Playerplay:pPlay\"" {  } { { "battleship.sv" "pPlay" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713682504317 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713682504319 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713682504319 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713682504319 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713682504319 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713682504319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Envplay battleship:gameFSM\|Envplay:ePlay " "Elaborating entity \"Envplay\" for hierarchy \"battleship:gameFSM\|Envplay:ePlay\"" {  } { { "battleship.sv" "ePlay" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713682504319 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Envplay.sv(18) " "Verilog HDL assignment warning at Envplay.sv(18): truncated value with size 32 to match size of target (4)" {  } { { "Envplay.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Envplay.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713682504321 "|BattleshipMain|battleship:gameFSM|Envplay:ePlay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Envplay.sv(19) " "Verilog HDL assignment warning at Envplay.sv(19): truncated value with size 32 to match size of target (3)" {  } { { "Envplay.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Envplay.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713682504321 "|BattleshipMain|battleship:gameFSM|Envplay:ePlay"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Envplay.sv(28) " "Verilog HDL or VHDL warning at the Envplay.sv(28): index expression is not wide enough to address all of the elements in the array" {  } { { "Envplay.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Envplay.sv" 28 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1713682504321 "|BattleshipMain|battleship:gameFSM|Envplay:ePlay"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Envplay.sv(31) " "Verilog HDL or VHDL warning at the Envplay.sv(31): index expression is not wide enough to address all of the elements in the array" {  } { { "Envplay.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Envplay.sv" 31 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1713682504321 "|BattleshipMain|battleship:gameFSM|Envplay:ePlay"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Envplay.sv(32) " "Verilog HDL or VHDL warning at the Envplay.sv(32): index expression is not wide enough to address all of the elements in the array" {  } { { "Envplay.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Envplay.sv" 32 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1713682504321 "|BattleshipMain|battleship:gameFSM|Envplay:ePlay"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Envplay.sv(33) " "Verilog HDL or VHDL warning at the Envplay.sv(33): index expression is not wide enough to address all of the elements in the array" {  } { { "Envplay.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Envplay.sv" 33 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1713682504321 "|BattleshipMain|battleship:gameFSM|Envplay:ePlay"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713682504321 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713682504321 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713682504321 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713682504321 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713682504321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_win_lose battleship:gameFSM\|check_win_lose:check_win " "Elaborating entity \"check_win_lose\" for hierarchy \"battleship:gameFSM\|check_win_lose:check_win\"" {  } { { "battleship.sv" "check_win" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713682504322 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 check_win_lose.sv(19) " "Verilog HDL assignment warning at check_win_lose.sv(19): truncated value with size 32 to match size of target (3)" {  } { { "check_win_lose.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/check_win_lose.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713682504323 "|BattleshipMain|battleship:gameFSM|check_win_lose:check_win"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713682504323 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713682504323 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/output_files/Lab3.map.smsg " "Generated suppressed messages file E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/output_files/Lab3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1713682504602 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 110 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 110 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713682504614 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 21 00:55:04 2024 " "Processing ended: Sun Apr 21 00:55:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713682504614 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713682504614 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713682504614 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1713682504614 ""}
