#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Mar 14 01:31:56 2021
# Process ID: 8804
# Current directory: D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Wstep_do_konfigurowania_struktury_FPGA/LogicModule/LogicModule.runs/synth_1
# Command line: vivado.exe -log CompactModule.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CompactModule.tcl
# Log file: D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Wstep_do_konfigurowania_struktury_FPGA/LogicModule/LogicModule.runs/synth_1/CompactModule.vds
# Journal file: D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Wstep_do_konfigurowania_struktury_FPGA/LogicModule/LogicModule.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source CompactModule.tcl -notrace
Command: synth_design -top CompactModule -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15744 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 355.973 ; gain = 99.313
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CompactModule' [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Wstep_do_konfigurowania_struktury_FPGA/LogicModule/LogicModule.srcs/sources_1/new/CompactModule.v:23]
	Parameter LEVEL bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CompactModule__parameterized0' [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Wstep_do_konfigurowania_struktury_FPGA/LogicModule/LogicModule.srcs/sources_1/new/CompactModule.v:23]
	Parameter LEVEL bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CompactModule__parameterized1' [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Wstep_do_konfigurowania_struktury_FPGA/LogicModule/LogicModule.srcs/sources_1/new/CompactModule.v:23]
	Parameter LEVEL bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CompactModule__parameterized2' [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Wstep_do_konfigurowania_struktury_FPGA/LogicModule/LogicModule.srcs/sources_1/new/CompactModule.v:23]
	Parameter LEVEL bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CompactModule__parameterized3' [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Wstep_do_konfigurowania_struktury_FPGA/LogicModule/LogicModule.srcs/sources_1/new/CompactModule.v:23]
	Parameter LEVEL bound to: 0 - type: integer 
WARNING: [Synth 8-3848] Net y in module/entity CompactModule__parameterized3 does not have driver. [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Wstep_do_konfigurowania_struktury_FPGA/LogicModule/LogicModule.srcs/sources_1/new/CompactModule.v:31]
INFO: [Synth 8-6155] done synthesizing module 'CompactModule__parameterized3' (1#1) [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Wstep_do_konfigurowania_struktury_FPGA/LogicModule/LogicModule.srcs/sources_1/new/CompactModule.v:23]
WARNING: [Synth 8-350] instance 'objcet_CompactModule' of module 'CompactModule' requires 5 connections, but only 4 given [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Wstep_do_konfigurowania_struktury_FPGA/LogicModule/LogicModule.srcs/sources_1/new/CompactModule.v:52]
INFO: [Synth 8-6155] done synthesizing module 'CompactModule__parameterized2' (1#1) [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Wstep_do_konfigurowania_struktury_FPGA/LogicModule/LogicModule.srcs/sources_1/new/CompactModule.v:23]
WARNING: [Synth 8-350] instance 'objcet_CompactModule' of module 'CompactModule' requires 5 connections, but only 4 given [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Wstep_do_konfigurowania_struktury_FPGA/LogicModule/LogicModule.srcs/sources_1/new/CompactModule.v:52]
INFO: [Synth 8-6155] done synthesizing module 'CompactModule__parameterized1' (1#1) [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Wstep_do_konfigurowania_struktury_FPGA/LogicModule/LogicModule.srcs/sources_1/new/CompactModule.v:23]
WARNING: [Synth 8-350] instance 'objcet_CompactModule' of module 'CompactModule' requires 5 connections, but only 4 given [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Wstep_do_konfigurowania_struktury_FPGA/LogicModule/LogicModule.srcs/sources_1/new/CompactModule.v:52]
INFO: [Synth 8-6155] done synthesizing module 'CompactModule__parameterized0' (1#1) [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Wstep_do_konfigurowania_struktury_FPGA/LogicModule/LogicModule.srcs/sources_1/new/CompactModule.v:23]
WARNING: [Synth 8-350] instance 'objcet_CompactModule' of module 'CompactModule' requires 5 connections, but only 4 given [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Wstep_do_konfigurowania_struktury_FPGA/LogicModule/LogicModule.srcs/sources_1/new/CompactModule.v:52]
INFO: [Synth 8-6155] done synthesizing module 'CompactModule' (1#1) [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Wstep_do_konfigurowania_struktury_FPGA/LogicModule/LogicModule.srcs/sources_1/new/CompactModule.v:23]
WARNING: [Synth 8-3331] design CompactModule__parameterized3 has unconnected port y[-1]
WARNING: [Synth 8-3331] design CompactModule__parameterized3 has unconnected port x[0]
WARNING: [Synth 8-3331] design CompactModule__parameterized3 has unconnected port clk
WARNING: [Synth 8-3331] design CompactModule__parameterized3 has unconnected port ce
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 411.238 ; gain = 154.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 411.238 ; gain = 154.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 411.238 ; gain = 154.578
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 411.238 ; gain = 154.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CompactModule 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module CompactModule__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module CompactModule__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module CompactModule__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'objcet_CompactModule/cnt_reg[2:0]' into 'objcet_CompactModule/cnt_reg[2:0]' [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Wstep_do_konfigurowania_struktury_FPGA/LogicModule/LogicModule.srcs/sources_1/new/CompactModule.v:40]
INFO: [Synth 8-4471] merging register 'objcet_CompactModule/cnt_reg[2:0]' into 'objcet_CompactModule/cnt_reg[2:0]' [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Wstep_do_konfigurowania_struktury_FPGA/LogicModule/LogicModule.srcs/sources_1/new/CompactModule.v:40]
INFO: [Synth 8-4471] merging register 'objcet_CompactModule/objcet_CompactModule/cnt_reg[1:0]' into 'objcet_CompactModule/objcet_CompactModule/cnt_reg[1:0]' [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Wstep_do_konfigurowania_struktury_FPGA/LogicModule/LogicModule.srcs/sources_1/new/CompactModule.v:40]
INFO: [Synth 8-4471] merging register 'objcet_CompactModule/objcet_CompactModule/cnt_reg[1:0]' into 'objcet_CompactModule/objcet_CompactModule/cnt_reg[1:0]' [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Wstep_do_konfigurowania_struktury_FPGA/LogicModule/LogicModule.srcs/sources_1/new/CompactModule.v:40]
WARNING: [Synth 8-6014] Unused sequential element objcet_CompactModule/objcet_CompactModule/objcet_CompactModule/y_reg was removed.  [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Wstep_do_konfigurowania_struktury_FPGA/LogicModule/LogicModule.srcs/sources_1/new/CompactModule.v:40]
WARNING: [Synth 8-6014] Unused sequential element objcet_CompactModule/objcet_CompactModule/y_reg was removed.  [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Wstep_do_konfigurowania_struktury_FPGA/LogicModule/LogicModule.srcs/sources_1/new/CompactModule.v:40]
WARNING: [Synth 8-6014] Unused sequential element objcet_CompactModule/cnt_reg was removed.  [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Wstep_do_konfigurowania_struktury_FPGA/LogicModule/LogicModule.srcs/sources_1/new/CompactModule.v:40]
WARNING: [Synth 8-6014] Unused sequential element objcet_CompactModule/cnt_reg was removed.  [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Wstep_do_konfigurowania_struktury_FPGA/LogicModule/LogicModule.srcs/sources_1/new/CompactModule.v:40]
WARNING: [Synth 8-6014] Unused sequential element objcet_CompactModule/objcet_CompactModule/cnt_reg was removed.  [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Wstep_do_konfigurowania_struktury_FPGA/LogicModule/LogicModule.srcs/sources_1/new/CompactModule.v:40]
WARNING: [Synth 8-6014] Unused sequential element objcet_CompactModule/objcet_CompactModule/cnt_reg was removed.  [D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Wstep_do_konfigurowania_struktury_FPGA/LogicModule/LogicModule.srcs/sources_1/new/CompactModule.v:40]
WARNING: [Synth 8-3331] design CompactModule has unconnected port z
WARNING: [Synth 8-3332] Sequential element (objcet_CompactModule/objcet_CompactModule/objcet_CompactModule/cnt_reg[0]) is unused and will be removed from module CompactModule.
WARNING: [Synth 8-3332] Sequential element (objcet_CompactModule/objcet_CompactModule/cnt_reg[1]) is unused and will be removed from module CompactModule.
WARNING: [Synth 8-3332] Sequential element (objcet_CompactModule/objcet_CompactModule/cnt_reg[0]) is unused and will be removed from module CompactModule.
WARNING: [Synth 8-3332] Sequential element (objcet_CompactModule/cnt_reg[2]) is unused and will be removed from module CompactModule.
WARNING: [Synth 8-3332] Sequential element (objcet_CompactModule/cnt_reg[1]) is unused and will be removed from module CompactModule.
WARNING: [Synth 8-3332] Sequential element (objcet_CompactModule/cnt_reg[0]) is unused and will be removed from module CompactModule.
WARNING: [Synth 8-3332] Sequential element (objcet_CompactModule/y_reg[3]) is unused and will be removed from module CompactModule.
WARNING: [Synth 8-3332] Sequential element (objcet_CompactModule/y_reg[2]) is unused and will be removed from module CompactModule.
WARNING: [Synth 8-3332] Sequential element (objcet_CompactModule/y_reg[1]) is unused and will be removed from module CompactModule.
WARNING: [Synth 8-3332] Sequential element (objcet_CompactModule/y_reg[0]) is unused and will be removed from module CompactModule.
WARNING: [Synth 8-3332] Sequential element (cnt_reg[3]__0) is unused and will be removed from module CompactModule.
WARNING: [Synth 8-3332] Sequential element (cnt_reg[3]__1) is unused and will be removed from module CompactModule.
INFO: [Synth 8-3886] merging instance 'cnt_reg[0]__1' (FDE) to 'cnt_reg[0]__0'
INFO: [Synth 8-3886] merging instance 'cnt_reg[1]__1' (FDE) to 'cnt_reg[1]__0'
INFO: [Synth 8-3886] merging instance 'cnt_reg[2]__1' (FDE) to 'cnt_reg[2]__0'
INFO: [Synth 8-3886] merging instance 'cnt_reg[0]__0' (FDE) to 'cnt_reg[0]'
INFO: [Synth 8-3886] merging instance 'cnt_reg[1]__0' (FDE) to 'cnt_reg[1]'
INFO: [Synth 8-3886] merging instance 'cnt_reg[2]__0' (FDE) to 'cnt_reg[2]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 549.316 ; gain = 292.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 549.316 ; gain = 292.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 549.316 ; gain = 292.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 549.316 ; gain = 292.656
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 549.316 ; gain = 292.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 549.316 ; gain = 292.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 549.316 ; gain = 292.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 549.316 ; gain = 292.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 549.316 ; gain = 292.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     1|
|3     |LUT2  |     1|
|4     |LUT3  |     1|
|5     |LUT4  |    10|
|6     |LUT5  |     5|
|7     |MUXF7 |     2|
|8     |MUXF8 |     1|
|9     |FDRE  |    12|
|10    |IBUF  |    18|
|11    |OBUF  |     8|
|12    |OBUFT |     1|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    61|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 549.316 ; gain = 292.656
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 28 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 549.316 ; gain = 292.656
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 549.316 ; gain = 292.656
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 654.977 ; gain = 410.961
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Dokumenty/AiR_rok_3/S6/Systemy_rekonfigurowalne/Wstep_do_konfigurowania_struktury_FPGA/LogicModule/LogicModule.runs/synth_1/CompactModule.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CompactModule_utilization_synth.rpt -pb CompactModule_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 654.977 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Mar 14 01:32:16 2021...
