// Seed: 1388721439
module module_0 (
    input uwire id_0,
    input wor id_1,
    input uwire id_2,
    input uwire id_3,
    input tri id_4,
    output supply1 id_5
);
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1
    , id_11,
    output supply1 id_2,
    input tri id_3,
    input tri0 id_4,
    output wor id_5,
    output supply0 id_6,
    input tri1 id_7,
    input supply0 id_8,
    output tri0 id_9
);
  wire id_12[-1 : -1 'b0];
  module_0 modCall_1 (
      id_8,
      id_4,
      id_8,
      id_8,
      id_1,
      id_5
  );
  assign modCall_1.id_5 = 0;
endmodule
