<html><body>
<pre>
 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: SchematZ2                           Date: 12-10-2024,  2:00PM
Device Used: XC9572XL-10-PC44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
36 /72  ( 50%) 118 /360  ( 33%) 68 /216 ( 31%)   34 /72  ( 47%) 7  /34  ( 21%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           6/18        9/54       13/90       3/ 9
FB2          18/18*      29/54       70/90       3/ 9
FB3          12/18       30/54       35/90       1/ 9
FB4           0/18        0/54        0/90       0/ 7
             -----       -----       -----      -----    
             36/72       68/216     118/360      7/34 

* - Resource is exhausted

** Global Control Resources **

Signal 'CLK_XT' mapped onto global clock net GCK1.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    3           3    |  I/O              :     5      28
Output        :    3           3    |  GCK/IO           :     1       3
Bidirectional :    0           0    |  GTS/IO           :     0       2
GCK           :    1           1    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total      7           7

** Power Data **

There are 36 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'SchematZ2.ise'.
*************************  Summary of Mapped Logic  ************************

** 3 Outputs **

Signal                                  Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                                    Pts   Inps          No.  Type    Use     Mode Rate State
LED0                                    1     2     FB2_2   35   I/O     O       STD  FAST 
RS_TX                                   11    28    FB2_17  44   I/O     O       STD  FAST SET
LED8                                    14    27    FB3_8   13   I/O     O       STD  FAST SET

** 33 Buried Nodes **

Signal                                  Total Total Loc     Pwr  Reg Init
Name                                    Pts   Inps          Mode State
XLXN_11                                 1     4     FB1_13  STD  RESET
XLXN_18<7>                              2     2     FB1_14  STD  RESET
XLXI_2/reg10b<9>                        2     2     FB1_15  STD  RESET
XLXI_2/reg10b<8>                        2     2     FB1_16  STD  RESET
XLXI_2/Cnt<3>                           3     5     FB1_17  STD  RESET
XLXI_2/Cnt<2>                           3     4     FB1_18  STD  RESET
XLXI_1/sReg<9>                          2     19    FB2_1   STD  SET
XLXI_1/Cnt<1>                           2     4     FB2_3   STD  RESET
XLXI_1/sReg<8>                          3     20    FB2_4   STD  RESET
XLXI_1/sReg<7>                          3     20    FB2_5   STD  RESET
XLXI_1/sReg<6>                          3     20    FB2_6   STD  RESET
XLXI_1/sReg<5>                          3     20    FB2_7   STD  RESET
XLXI_1/sReg<4>                          3     20    FB2_8   STD  RESET
XLXI_1/sReg<3>                          3     20    FB2_9   STD  RESET
XLXI_1/sReg<2>                          3     20    FB2_10  STD  RESET
XLXI_1/sReg<1>                          3     20    FB2_11  STD  RESET
XLXI_1/Cnt<3>                           3     6     FB2_12  STD  RESET
XLXI_1/Cnt<2>                           3     5     FB2_13  STD  RESET
XLXI_3/state_FSM_FFd1                   5     14    FB2_14  STD  RESET
XLXI_3/state_FSM_FFd4                   6     14    FB2_15  STD  RESET
XLXI_3/state_FSM_FFd2                   6     14    FB2_16  STD  RESET
XLXI_3/state_FSM_FFd3                   7     14    FB2_18  STD  RESET
XLXI_2/Cnt<2>/XLXI_2/Cnt<2>_RSTF__$INT  1     2     FB3_7   STD  
XLXI_1/Cnt<0>                           1     3     FB3_9   STD  RESET
XLXN_18<6>                              2     2     FB3_10  STD  RESET
XLXN_18<5>                              2     2     FB3_11  STD  RESET
XLXN_18<4>                              2     2     FB3_12  STD  RESET
XLXN_18<3>                              2     2     FB3_13  STD  RESET
XLXN_18<2>                              2     2     FB3_14  STD  RESET
XLXN_18<1>                              2     2     FB3_15  STD  RESET
XLXN_18<0>                              2     2     FB3_16  STD  RESET
XLXI_2/Cnt<0>                           2     2     FB3_17  STD  RESET
XLXI_2/Cnt<1>                           3     3     FB3_18  STD  RESET

** 4 Inputs **

Signal                                  Loc     Pin  Pin     Pin     
Name                                            No.  Type    Use     
PS2_Data                                FB1_5   2    I/O     I
PS2_Clk                                 FB1_6   3    I/O     I
CLK_XT                                  FB1_9   5    GCK/I/O GCK
K7                                      FB2_9   39   GSR/I/O I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               9/45
Number of signals used by logic mapping into function block:  9
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1         (b)     
(unused)              0       0     0   5     FB1_2   1     I/O     
(unused)              0       0     0   5     FB1_3         (b)     
(unused)              0       0     0   5     FB1_4         (b)     
(unused)              0       0     0   5     FB1_5   2     I/O     I
(unused)              0       0     0   5     FB1_6   3     I/O     I
(unused)              0       0     0   5     FB1_7         (b)     
(unused)              0       0     0   5     FB1_8   4     I/O     
(unused)              0       0     0   5     FB1_9   5     GCK/I/O GCK
(unused)              0       0     0   5     FB1_10        (b)     
(unused)              0       0     0   5     FB1_11  6     GCK/I/O 
(unused)              0       0     0   5     FB1_12        (b)     
XLXN_11               1       0     0   4     FB1_13        (b)     (b)
XLXN_18<7>            2       0     0   3     FB1_14  7     GCK/I/O (b)
XLXI_2/reg10b<9>      2       0     0   3     FB1_15  8     I/O     (b)
XLXI_2/reg10b<8>      2       0     0   3     FB1_16        (b)     (b)
XLXI_2/Cnt<3>         3       0     0   2     FB1_17  9     I/O     (b)
XLXI_2/Cnt<2>         3       0     0   2     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: PS2_Clk            4: XLXI_2/Cnt<1>                            7: XLXI_2/Cnt<3> 
  2: PS2_Data           5: XLXI_2/Cnt<2>                            8: XLXI_2/reg10b<8> 
  3: XLXI_2/Cnt<0>      6: XLXI_2/Cnt<2>/XLXI_2/Cnt<2>_RSTF__$INT   9: XLXI_2/reg10b<9> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
XLXN_11              ..XXX.X................................. 4
XLXN_18<7>           X......X................................ 2
XLXI_2/reg10b<9>     XX...................................... 2
XLXI_2/reg10b<8>     X.......X............................... 2
XLXI_2/Cnt<3>        X.XXXX.................................. 5
XLXI_2/Cnt<2>        X.XX.X.................................. 4
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               29/25
Number of signals used by logic mapping into function block:  29
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
XLXI_1/sReg<9>        2       2<- /\5   0     FB2_1         (b)     (b)
LED0                  1       0   /\2   2     FB2_2   35    I/O     O
XLXI_1/Cnt<1>         2       0     0   3     FB2_3         (b)     (b)
XLXI_1/sReg<8>        3       0     0   2     FB2_4         (b)     (b)
XLXI_1/sReg<7>        3       0     0   2     FB2_5   36    I/O     (b)
XLXI_1/sReg<6>        3       0     0   2     FB2_6   37    I/O     (b)
XLXI_1/sReg<5>        3       0     0   2     FB2_7         (b)     (b)
XLXI_1/sReg<4>        3       3<- \/3   2     FB2_8   38    I/O     (b)
XLXI_1/sReg<3>        3       3<- /\3   2     FB2_9   39    GSR/I/O I
XLXI_1/sReg<2>        3       0     0   2     FB2_10        (b)     (b)
XLXI_1/sReg<1>        3       0   \/1   1     FB2_11  40    GTS/I/O (b)
XLXI_1/Cnt<3>         3       1<- \/3   0     FB2_12        (b)     (b)
XLXI_1/Cnt<2>         3       3<- \/5   0     FB2_13        (b)     (b)
XLXI_3/state_FSM_FFd1
                      5       5<- \/5   0     FB2_14  42    GTS/I/O (b)
XLXI_3/state_FSM_FFd4
                      6       5<- \/4   0     FB2_15  43    I/O     (b)
XLXI_3/state_FSM_FFd2
                      6       4<- \/3   0     FB2_16        (b)     (b)
RS_TX                11       6<-   0   0     FB2_17  44    I/O     O
XLXI_3/state_FSM_FFd3
                      7       5<- /\3   0     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: K7                11: XLXI_1/sReg<4>         21: XLXN_11 
  2: LED8              12: XLXI_1/sReg<5>         22: XLXN_18<0> 
  3: RS_TX             13: XLXI_1/sReg<6>         23: XLXN_18<1> 
  4: XLXI_1/Cnt<0>     14: XLXI_1/sReg<7>         24: XLXN_18<2> 
  5: XLXI_1/Cnt<1>     15: XLXI_1/sReg<8>         25: XLXN_18<3> 
  6: XLXI_1/Cnt<2>     16: XLXI_1/sReg<9>         26: XLXN_18<4> 
  7: XLXI_1/Cnt<3>     17: XLXI_3/state_FSM_FFd1  27: XLXN_18<5> 
  8: XLXI_1/sReg<1>    18: XLXI_3/state_FSM_FFd2  28: XLXN_18<6> 
  9: XLXI_1/sReg<2>    19: XLXI_3/state_FSM_FFd3  29: XLXN_18<7> 
 10: XLXI_1/sReg<3>    20: XLXI_3/state_FSM_FFd4 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
XLXI_1/sReg<9>       XX.XXXX........XX.XXXXXXXXXXX........... 19
LED0                 ................XX...................... 2
XLXI_1/Cnt<1>        XX.XX................................... 4
XLXI_1/sReg<8>       XX.XXXX.......XXX.XXXXXXXXXXX........... 20
XLXI_1/sReg<7>       XX.XXXX......XX.X.XXXXXXXXXXX........... 20
XLXI_1/sReg<6>       XX.XXXX.....XX..X.XXXXXXXXXXX........... 20
XLXI_1/sReg<5>       XX.XXXX....XX...X.XXXXXXXXXXX........... 20
XLXI_1/sReg<4>       XX.XXXX...XX....X.XXXXXXXXXXX........... 20
XLXI_1/sReg<3>       XX.XXXX..XX.....X.XXXXXXXXXXX........... 20
XLXI_1/sReg<2>       XX.XXXX.XX......X.XXXXXXXXXXX........... 20
XLXI_1/sReg<1>       XX.XXXXXX.......X.XXXXXXXXXXX........... 20
XLXI_1/Cnt<3>        XX.XXXX................................. 6
XLXI_1/Cnt<2>        XX.XXX.................................. 5
XLXI_3/state_FSM_FFd1 
                     X...............XXXXXXXXXXXXX........... 14
XLXI_3/state_FSM_FFd4 
                     X...............XXXXXXXXXXXXX........... 14
XLXI_3/state_FSM_FFd2 
                     X...............XXXXXXXXXXXXX........... 14
RS_TX                XXXXXXXXXXXXXXXXX.XXXXXXXXXXX........... 28
XLXI_3/state_FSM_FFd3 
                     X...............XXXXXXXXXXXXX........... 14
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               30/24
Number of signals used by logic mapping into function block:  30
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
(unused)              0       0     0   5     FB3_2   11    I/O     
(unused)              0       0     0   5     FB3_3         (b)     
(unused)              0       0     0   5     FB3_4         (b)     
(unused)              0       0     0   5     FB3_5   12    I/O     
(unused)              0       0     0   5     FB3_6         (b)     
XLXI_2/Cnt<2>/XLXI_2/Cnt<2>_RSTF__$INT
                      1       0   \/4   0     FB3_7         (b)     (b)
LED8                 14       9<-   0   0     FB3_8   13    I/O     O
XLXI_1/Cnt<0>         1       1<- /\5   0     FB3_9   14    I/O     (b)
XLXN_18<6>            2       0   /\1   2     FB3_10        (b)     (b)
XLXN_18<5>            2       0     0   3     FB3_11  18    I/O     (b)
XLXN_18<4>            2       0     0   3     FB3_12        (b)     (b)
XLXN_18<3>            2       0     0   3     FB3_13        (b)     (b)
XLXN_18<2>            2       0     0   3     FB3_14  19    I/O     (b)
XLXN_18<1>            2       0     0   3     FB3_15  20    I/O     (b)
XLXN_18<0>            2       0     0   3     FB3_16  24    I/O     (b)
XLXI_2/Cnt<0>         2       0     0   3     FB3_17  22    I/O     (b)
XLXI_2/Cnt<1>         3       0     0   2     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: K7                11: XLXI_1/sReg<4>                          21: XLXI_3/state_FSM_FFd4 
  2: LED8              12: XLXI_1/sReg<5>                          22: XLXN_11 
  3: PS2_Clk           13: XLXI_1/sReg<6>                          23: XLXN_18<0> 
  4: XLXI_1/Cnt<0>     14: XLXI_1/sReg<7>                          24: XLXN_18<1> 
  5: XLXI_1/Cnt<1>     15: XLXI_1/sReg<8>                          25: XLXN_18<2> 
  6: XLXI_1/Cnt<2>     16: XLXI_1/sReg<9>                          26: XLXN_18<3> 
  7: XLXI_1/Cnt<3>     17: XLXI_2/Cnt<0>                           27: XLXN_18<4> 
  8: XLXI_1/sReg<1>    18: XLXI_2/Cnt<2>/XLXI_2/Cnt<2>_RSTF__$INT  28: XLXN_18<5> 
  9: XLXI_1/sReg<2>    19: XLXI_3/state_FSM_FFd1                   29: XLXN_18<6> 
 10: XLXI_1/sReg<3>    20: XLXI_3/state_FSM_FFd3                   30: XLXN_18<7> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
XLXI_2/Cnt<2>/XLXI_2/Cnt<2>_RSTF__$INT 
                     X....................X.................. 2
LED8                 XX.XXXXXXXXXXXXX..XXXXXXXXXXXX.......... 27
XLXI_1/Cnt<0>        XX.X.................................... 3
XLXN_18<6>           ..X..........................X.......... 2
XLXN_18<5>           ..X.........................X........... 2
XLXN_18<4>           ..X........................X............ 2
XLXN_18<3>           ..X.......................X............. 2
XLXN_18<2>           ..X......................X.............. 2
XLXN_18<1>           ..X.....................X............... 2
XLXN_18<0>           ..X....................X................ 2
XLXI_2/Cnt<0>        ..X..............X...................... 2
XLXI_2/Cnt<1>        ..X.............XX...................... 3
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
(unused)              0       0     0   5     FB4_2   25    I/O     
(unused)              0       0     0   5     FB4_3         (b)     
(unused)              0       0     0   5     FB4_4         (b)     
(unused)              0       0     0   5     FB4_5   26    I/O     
(unused)              0       0     0   5     FB4_6         (b)     
(unused)              0       0     0   5     FB4_7         (b)     
(unused)              0       0     0   5     FB4_8   27    I/O     
(unused)              0       0     0   5     FB4_9         (b)     
(unused)              0       0     0   5     FB4_10        (b)     
(unused)              0       0     0   5     FB4_11  28    I/O     
(unused)              0       0     0   5     FB4_12        (b)     
(unused)              0       0     0   5     FB4_13        (b)     
(unused)              0       0     0   5     FB4_14  29    I/O     
(unused)              0       0     0   5     FB4_15  33    I/O     
(unused)              0       0     0   5     FB4_16        (b)     
(unused)              0       0     0   5     FB4_17  34    I/O     
(unused)              0       0     0   5     FB4_18        (b)     
*******************************  Equations  ********************************

********** Mapped Logic **********


LED0 <= (XLXI_3/state_FSM_FFd1 AND XLXI_3/state_FSM_FFd2);

FDCPE_LED8: FDCPE port map (LED8,LED8_D,CLK_XT,'0','0');
LED8_D <= ((XLXN_18(1) AND LED8)
	OR (XLXN_18(7) AND LED8)
	OR (NOT XLXN_18(2) AND LED8)
	OR (XLXN_18(3) AND LED8)
	OR (K7)
	OR (NOT XLXN_11 AND LED8)
	OR (NOT XLXN_18(6) AND LED8)
	OR (XLXN_18(0) AND LED8)
	OR (NOT XLXI_1/sReg(1) AND NOT XLXI_1/sReg(2) AND NOT XLXI_1/sReg(3) AND 
	NOT XLXI_1/sReg(4) AND NOT XLXI_1/sReg(5) AND NOT XLXI_1/sReg(6) AND NOT XLXI_1/sReg(7) AND 
	NOT XLXI_1/sReg(8) AND NOT XLXI_1/sReg(9) AND XLXI_1/Cnt(0) AND XLXI_1/Cnt(1) AND 
	XLXI_1/Cnt(2) AND XLXI_1/Cnt(3))
	OR (NOT XLXI_3/state_FSM_FFd3 AND LED8)
	OR (NOT XLXI_3/state_FSM_FFd4 AND LED8)
	OR (NOT XLXI_3/state_FSM_FFd1 AND LED8)
	OR (XLXN_18(4) AND LED8)
	OR (XLXN_18(5) AND LED8));

FTCPE_RS_TX: FTCPE port map (RS_TX,RS_TX_T,CLK_XT,'0','0');
RS_TX_T <= ((NOT XLXI_1/sReg(1) AND XLXI_1/sReg(4) AND NOT K7 AND RS_TX AND 
	XLXI_1/Cnt(0) AND XLXI_1/Cnt(1) AND XLXI_1/Cnt(2) AND XLXI_1/Cnt(3) AND 
	NOT LED8)
	OR (NOT XLXI_1/sReg(1) AND XLXI_1/sReg(5) AND NOT K7 AND RS_TX AND 
	XLXI_1/Cnt(0) AND XLXI_1/Cnt(1) AND XLXI_1/Cnt(2) AND XLXI_1/Cnt(3) AND 
	NOT LED8)
	OR (NOT XLXI_1/sReg(1) AND XLXI_1/sReg(6) AND NOT K7 AND RS_TX AND 
	XLXI_1/Cnt(0) AND XLXI_1/Cnt(1) AND XLXI_1/Cnt(2) AND XLXI_1/Cnt(3) AND 
	NOT LED8)
	OR (NOT XLXI_1/sReg(1) AND XLXI_1/sReg(2) AND NOT K7 AND RS_TX AND 
	XLXI_1/Cnt(0) AND XLXI_1/Cnt(1) AND XLXI_1/Cnt(2) AND XLXI_1/Cnt(3) AND 
	NOT LED8)
	OR (NOT XLXI_1/sReg(1) AND XLXI_1/sReg(3) AND NOT K7 AND RS_TX AND 
	XLXI_1/Cnt(0) AND XLXI_1/Cnt(1) AND XLXI_1/Cnt(2) AND XLXI_1/Cnt(3) AND 
	NOT LED8)
	OR (NOT K7 AND RS_TX AND XLXI_3/state_FSM_FFd3 AND 
	XLXI_3/state_FSM_FFd4 AND XLXI_3/state_FSM_FFd1 AND NOT XLXN_18(1) AND XLXN_11 AND 
	NOT XLXN_18(4) AND NOT XLXN_18(5) AND NOT XLXN_18(7) AND XLXN_18(2) AND 
	XLXN_18(6) AND NOT XLXN_18(3) AND NOT XLXN_18(0) AND LED8)
	OR (K7 AND NOT RS_TX)
	OR (XLXI_1/sReg(1) AND NOT RS_TX AND XLXI_1/Cnt(0) AND 
	XLXI_1/Cnt(1) AND XLXI_1/Cnt(2) AND XLXI_1/Cnt(3) AND NOT LED8)
	OR (NOT XLXI_1/sReg(1) AND XLXI_1/sReg(7) AND NOT K7 AND RS_TX AND 
	XLXI_1/Cnt(0) AND XLXI_1/Cnt(1) AND XLXI_1/Cnt(2) AND XLXI_1/Cnt(3) AND 
	NOT LED8)
	OR (NOT XLXI_1/sReg(1) AND XLXI_1/sReg(8) AND NOT K7 AND RS_TX AND 
	XLXI_1/Cnt(0) AND XLXI_1/Cnt(1) AND XLXI_1/Cnt(2) AND XLXI_1/Cnt(3) AND 
	NOT LED8)
	OR (NOT XLXI_1/sReg(1) AND XLXI_1/sReg(9) AND NOT K7 AND RS_TX AND 
	XLXI_1/Cnt(0) AND XLXI_1/Cnt(1) AND XLXI_1/Cnt(2) AND XLXI_1/Cnt(3) AND 
	NOT LED8));

FDCPE_XLXI_1/Cnt0: FDCPE port map (XLXI_1/Cnt(0),XLXI_1/Cnt_D(0),CLK_XT,'0','0');
XLXI_1/Cnt_D(0) <= (NOT K7 AND NOT XLXI_1/Cnt(0) AND NOT LED8);

FDCPE_XLXI_1/Cnt1: FDCPE port map (XLXI_1/Cnt(1),XLXI_1/Cnt_D(1),CLK_XT,'0','0');
XLXI_1/Cnt_D(1) <= ((NOT K7 AND XLXI_1/Cnt(0) AND NOT XLXI_1/Cnt(1) AND NOT LED8)
	OR (NOT K7 AND NOT XLXI_1/Cnt(0) AND XLXI_1/Cnt(1) AND NOT LED8));

FDCPE_XLXI_1/Cnt2: FDCPE port map (XLXI_1/Cnt(2),XLXI_1/Cnt_D(2),CLK_XT,'0','0');
XLXI_1/Cnt_D(2) <= ((NOT K7 AND NOT XLXI_1/Cnt(0) AND XLXI_1/Cnt(2) AND NOT LED8)
	OR (NOT K7 AND NOT XLXI_1/Cnt(1) AND XLXI_1/Cnt(2) AND NOT LED8)
	OR (NOT K7 AND XLXI_1/Cnt(0) AND XLXI_1/Cnt(1) AND 
	NOT XLXI_1/Cnt(2) AND NOT LED8));

FTCPE_XLXI_1/Cnt3: FTCPE port map (XLXI_1/Cnt(3),XLXI_1/Cnt_T(3),CLK_XT,'0','0');
XLXI_1/Cnt_T(3) <= ((XLXI_1/Cnt(3) AND LED8)
	OR (K7 AND XLXI_1/Cnt(3))
	OR (NOT K7 AND XLXI_1/Cnt(0) AND XLXI_1/Cnt(1) AND 
	XLXI_1/Cnt(2) AND NOT LED8));

FTCPE_XLXI_1/sReg1: FTCPE port map (XLXI_1/sReg(1),XLXI_1/sReg_T(1),CLK_XT,'0','0');
XLXI_1/sReg_T(1) <= ((XLXI_1/sReg(1) AND NOT XLXI_1/sReg(2) AND NOT K7 AND 
	XLXI_1/Cnt(0) AND XLXI_1/Cnt(1) AND XLXI_1/Cnt(2) AND XLXI_1/Cnt(3) AND 
	NOT LED8)
	OR (NOT XLXI_1/sReg(1) AND XLXI_1/sReg(2) AND NOT K7 AND 
	XLXI_1/Cnt(0) AND XLXI_1/Cnt(1) AND XLXI_1/Cnt(2) AND XLXI_1/Cnt(3) AND 
	NOT LED8)
	OR (XLXI_1/sReg(1) AND NOT K7 AND XLXI_3/state_FSM_FFd3 AND 
	XLXI_3/state_FSM_FFd4 AND XLXI_3/state_FSM_FFd1 AND NOT XLXN_18(1) AND XLXN_11 AND 
	NOT XLXN_18(4) AND NOT XLXN_18(5) AND NOT XLXN_18(7) AND XLXN_18(2) AND 
	XLXN_18(6) AND NOT XLXN_18(3) AND NOT XLXN_18(0) AND LED8));

FTCPE_XLXI_1/sReg2: FTCPE port map (XLXI_1/sReg(2),XLXI_1/sReg_T(2),CLK_XT,'0','0');
XLXI_1/sReg_T(2) <= ((XLXI_1/sReg(2) AND NOT XLXI_1/sReg(3) AND NOT K7 AND 
	XLXI_1/Cnt(0) AND XLXI_1/Cnt(1) AND XLXI_1/Cnt(2) AND XLXI_1/Cnt(3) AND 
	NOT LED8)
	OR (NOT XLXI_1/sReg(2) AND XLXI_1/sReg(3) AND NOT K7 AND 
	XLXI_1/Cnt(0) AND XLXI_1/Cnt(1) AND XLXI_1/Cnt(2) AND XLXI_1/Cnt(3) AND 
	NOT LED8)
	OR (XLXI_1/sReg(2) AND NOT K7 AND XLXI_3/state_FSM_FFd3 AND 
	XLXI_3/state_FSM_FFd4 AND XLXI_3/state_FSM_FFd1 AND NOT XLXN_18(1) AND XLXN_11 AND 
	NOT XLXN_18(4) AND NOT XLXN_18(5) AND NOT XLXN_18(7) AND XLXN_18(2) AND 
	XLXN_18(6) AND NOT XLXN_18(3) AND NOT XLXN_18(0) AND LED8));

FTCPE_XLXI_1/sReg3: FTCPE port map (XLXI_1/sReg(3),XLXI_1/sReg_T(3),CLK_XT,'0','0');
XLXI_1/sReg_T(3) <= ((XLXI_1/sReg(3) AND NOT XLXI_1/sReg(4) AND NOT K7 AND 
	XLXI_1/Cnt(0) AND XLXI_1/Cnt(1) AND XLXI_1/Cnt(2) AND XLXI_1/Cnt(3) AND 
	NOT LED8)
	OR (NOT XLXI_1/sReg(3) AND XLXI_1/sReg(4) AND NOT K7 AND 
	XLXI_1/Cnt(0) AND XLXI_1/Cnt(1) AND XLXI_1/Cnt(2) AND XLXI_1/Cnt(3) AND 
	NOT LED8)
	OR (NOT XLXI_1/sReg(3) AND NOT K7 AND XLXI_3/state_FSM_FFd3 AND 
	XLXI_3/state_FSM_FFd4 AND XLXI_3/state_FSM_FFd1 AND NOT XLXN_18(1) AND XLXN_11 AND 
	NOT XLXN_18(4) AND NOT XLXN_18(5) AND NOT XLXN_18(7) AND XLXN_18(2) AND 
	XLXN_18(6) AND NOT XLXN_18(3) AND NOT XLXN_18(0) AND LED8));

FTCPE_XLXI_1/sReg4: FTCPE port map (XLXI_1/sReg(4),XLXI_1/sReg_T(4),CLK_XT,'0','0');
XLXI_1/sReg_T(4) <= ((XLXI_1/sReg(4) AND NOT XLXI_1/sReg(5) AND NOT K7 AND 
	XLXI_1/Cnt(0) AND XLXI_1/Cnt(1) AND XLXI_1/Cnt(2) AND XLXI_1/Cnt(3) AND 
	NOT LED8)
	OR (NOT XLXI_1/sReg(4) AND XLXI_1/sReg(5) AND NOT K7 AND 
	XLXI_1/Cnt(0) AND XLXI_1/Cnt(1) AND XLXI_1/Cnt(2) AND XLXI_1/Cnt(3) AND 
	NOT LED8)
	OR (XLXI_1/sReg(4) AND NOT K7 AND XLXI_3/state_FSM_FFd3 AND 
	XLXI_3/state_FSM_FFd4 AND XLXI_3/state_FSM_FFd1 AND NOT XLXN_18(1) AND XLXN_11 AND 
	NOT XLXN_18(4) AND NOT XLXN_18(5) AND NOT XLXN_18(7) AND XLXN_18(2) AND 
	XLXN_18(6) AND NOT XLXN_18(3) AND NOT XLXN_18(0) AND LED8));

FTCPE_XLXI_1/sReg5: FTCPE port map (XLXI_1/sReg(5),XLXI_1/sReg_T(5),CLK_XT,'0','0');
XLXI_1/sReg_T(5) <= ((XLXI_1/sReg(5) AND NOT XLXI_1/sReg(6) AND NOT K7 AND 
	XLXI_1/Cnt(0) AND XLXI_1/Cnt(1) AND XLXI_1/Cnt(2) AND XLXI_1/Cnt(3) AND 
	NOT LED8)
	OR (NOT XLXI_1/sReg(5) AND XLXI_1/sReg(6) AND NOT K7 AND 
	XLXI_1/Cnt(0) AND XLXI_1/Cnt(1) AND XLXI_1/Cnt(2) AND XLXI_1/Cnt(3) AND 
	NOT LED8)
	OR (XLXI_1/sReg(5) AND NOT K7 AND XLXI_3/state_FSM_FFd3 AND 
	XLXI_3/state_FSM_FFd4 AND XLXI_3/state_FSM_FFd1 AND NOT XLXN_18(1) AND XLXN_11 AND 
	NOT XLXN_18(4) AND NOT XLXN_18(5) AND NOT XLXN_18(7) AND XLXN_18(2) AND 
	XLXN_18(6) AND NOT XLXN_18(3) AND NOT XLXN_18(0) AND LED8));

FTCPE_XLXI_1/sReg6: FTCPE port map (XLXI_1/sReg(6),XLXI_1/sReg_T(6),CLK_XT,'0','0');
XLXI_1/sReg_T(6) <= ((XLXI_1/sReg(6) AND NOT XLXI_1/sReg(7) AND NOT K7 AND 
	XLXI_1/Cnt(0) AND XLXI_1/Cnt(1) AND XLXI_1/Cnt(2) AND XLXI_1/Cnt(3) AND 
	NOT LED8)
	OR (NOT XLXI_1/sReg(6) AND XLXI_1/sReg(7) AND NOT K7 AND 
	XLXI_1/Cnt(0) AND XLXI_1/Cnt(1) AND XLXI_1/Cnt(2) AND XLXI_1/Cnt(3) AND 
	NOT LED8)
	OR (XLXI_1/sReg(6) AND NOT K7 AND XLXI_3/state_FSM_FFd3 AND 
	XLXI_3/state_FSM_FFd4 AND XLXI_3/state_FSM_FFd1 AND NOT XLXN_18(1) AND XLXN_11 AND 
	NOT XLXN_18(4) AND NOT XLXN_18(5) AND NOT XLXN_18(7) AND XLXN_18(2) AND 
	XLXN_18(6) AND NOT XLXN_18(3) AND NOT XLXN_18(0) AND LED8));

FTCPE_XLXI_1/sReg7: FTCPE port map (XLXI_1/sReg(7),XLXI_1/sReg_T(7),CLK_XT,'0','0');
XLXI_1/sReg_T(7) <= ((XLXI_1/sReg(7) AND NOT XLXI_1/sReg(8) AND NOT K7 AND 
	XLXI_1/Cnt(0) AND XLXI_1/Cnt(1) AND XLXI_1/Cnt(2) AND XLXI_1/Cnt(3) AND 
	NOT LED8)
	OR (NOT XLXI_1/sReg(7) AND XLXI_1/sReg(8) AND NOT K7 AND 
	XLXI_1/Cnt(0) AND XLXI_1/Cnt(1) AND XLXI_1/Cnt(2) AND XLXI_1/Cnt(3) AND 
	NOT LED8)
	OR (NOT XLXI_1/sReg(7) AND NOT K7 AND XLXI_3/state_FSM_FFd3 AND 
	XLXI_3/state_FSM_FFd4 AND XLXI_3/state_FSM_FFd1 AND NOT XLXN_18(1) AND XLXN_11 AND 
	NOT XLXN_18(4) AND NOT XLXN_18(5) AND NOT XLXN_18(7) AND XLXN_18(2) AND 
	XLXN_18(6) AND NOT XLXN_18(3) AND NOT XLXN_18(0) AND LED8));

FTCPE_XLXI_1/sReg8: FTCPE port map (XLXI_1/sReg(8),XLXI_1/sReg_T(8),CLK_XT,'0','0');
XLXI_1/sReg_T(8) <= ((XLXI_1/sReg(8) AND NOT XLXI_1/sReg(9) AND NOT K7 AND 
	XLXI_1/Cnt(0) AND XLXI_1/Cnt(1) AND XLXI_1/Cnt(2) AND XLXI_1/Cnt(3) AND 
	NOT LED8)
	OR (NOT XLXI_1/sReg(8) AND XLXI_1/sReg(9) AND NOT K7 AND 
	XLXI_1/Cnt(0) AND XLXI_1/Cnt(1) AND XLXI_1/Cnt(2) AND XLXI_1/Cnt(3) AND 
	NOT LED8)
	OR (XLXI_1/sReg(8) AND NOT K7 AND XLXI_3/state_FSM_FFd3 AND 
	XLXI_3/state_FSM_FFd4 AND XLXI_3/state_FSM_FFd1 AND NOT XLXN_18(1) AND XLXN_11 AND 
	NOT XLXN_18(4) AND NOT XLXN_18(5) AND NOT XLXN_18(7) AND XLXN_18(2) AND 
	XLXN_18(6) AND NOT XLXN_18(3) AND NOT XLXN_18(0) AND LED8));

FTCPE_XLXI_1/sReg9: FTCPE port map (XLXI_1/sReg(9),XLXI_1/sReg_T(9),CLK_XT,'0','0');
XLXI_1/sReg_T(9) <= ((XLXI_1/sReg(9) AND NOT K7 AND XLXI_1/Cnt(0) AND 
	XLXI_1/Cnt(1) AND XLXI_1/Cnt(2) AND XLXI_1/Cnt(3) AND NOT LED8)
	OR (NOT XLXI_1/sReg(9) AND NOT K7 AND XLXI_3/state_FSM_FFd3 AND 
	XLXI_3/state_FSM_FFd4 AND XLXI_3/state_FSM_FFd1 AND NOT XLXN_18(1) AND XLXN_11 AND 
	NOT XLXN_18(4) AND NOT XLXN_18(5) AND NOT XLXN_18(7) AND XLXN_18(2) AND 
	XLXN_18(6) AND NOT XLXN_18(3) AND NOT XLXN_18(0) AND LED8));

FTCPE_XLXI_2/Cnt0: FTCPE port map (XLXI_2/Cnt(0),'1',NOT PS2_Clk,NOT XLXI_2/Cnt(2)/XLXI_2/Cnt(2)_RSTF__$INT,'0');

FTCPE_XLXI_2/Cnt1: FTCPE port map (XLXI_2/Cnt(1),XLXI_2/Cnt(0),NOT PS2_Clk,NOT XLXI_2/Cnt(2)/XLXI_2/Cnt(2)_RSTF__$INT,'0');

FTCPE_XLXI_2/Cnt2: FTCPE port map (XLXI_2/Cnt(2),XLXI_2/Cnt_T(2),NOT PS2_Clk,NOT XLXI_2/Cnt(2)/XLXI_2/Cnt(2)_RSTF__$INT,'0');
XLXI_2/Cnt_T(2) <= (XLXI_2/Cnt(0) AND XLXI_2/Cnt(1));


XLXI_2/Cnt(2)/XLXI_2/Cnt(2)_RSTF__$INT <= (NOT K7 AND NOT XLXN_11);

FTCPE_XLXI_2/Cnt3: FTCPE port map (XLXI_2/Cnt(3),XLXI_2/Cnt_T(3),NOT PS2_Clk,NOT XLXI_2/Cnt(2)/XLXI_2/Cnt(2)_RSTF__$INT,'0');
XLXI_2/Cnt_T(3) <= (XLXI_2/Cnt(0) AND XLXI_2/Cnt(1) AND XLXI_2/Cnt(2));

FDCPE_XLXI_2/reg10b8: FDCPE port map (XLXI_2/reg10b(8),XLXI_2/reg10b(9),NOT PS2_Clk,'0','0');

FDCPE_XLXI_2/reg10b9: FDCPE port map (XLXI_2/reg10b(9),PS2_Data,NOT PS2_Clk,'0','0');

FDCPE_XLXI_3/state_FSM_FFd1: FDCPE port map (XLXI_3/state_FSM_FFd1,XLXI_3/state_FSM_FFd1_D,CLK_XT,'0','0');
XLXI_3/state_FSM_FFd1_D <= ((NOT K7 AND XLXI_3/state_FSM_FFd1 AND NOT XLXN_11)
	OR (NOT K7 AND XLXI_3/state_FSM_FFd4 AND 
	XLXI_3/state_FSM_FFd1 AND NOT XLXN_18(1) AND NOT XLXN_18(4) AND NOT XLXN_18(5) AND 
	NOT XLXN_18(7) AND XLXN_18(2) AND XLXN_18(6) AND NOT XLXN_18(3) AND 
	NOT XLXN_18(0))
	OR (NOT K7 AND XLXI_3/state_FSM_FFd3 AND 
	NOT XLXI_3/state_FSM_FFd4 AND XLXI_3/state_FSM_FFd1 AND NOT XLXN_18(1) AND XLXN_18(4) AND 
	XLXN_18(5) AND XLXN_18(7) AND NOT XLXN_18(2) AND XLXN_18(6) AND 
	NOT XLXN_18(3) AND NOT XLXN_18(0))
	OR (NOT K7 AND XLXI_3/state_FSM_FFd3 AND 
	XLXI_3/state_FSM_FFd4 AND NOT XLXN_18(1) AND XLXI_3/state_FSM_FFd2 AND XLXN_11 AND 
	XLXN_18(4) AND XLXN_18(5) AND XLXN_18(7) AND NOT XLXN_18(2) AND 
	XLXN_18(6) AND NOT XLXN_18(3) AND NOT XLXN_18(0))
	OR (NOT K7 AND NOT XLXI_3/state_FSM_FFd3 AND 
	NOT XLXI_3/state_FSM_FFd4 AND XLXI_3/state_FSM_FFd1 AND XLXN_18(1) AND 
	NOT XLXI_3/state_FSM_FFd2 AND NOT XLXN_18(4) AND NOT XLXN_18(5) AND NOT XLXN_18(7) AND 
	NOT XLXN_18(2) AND XLXN_18(6) AND NOT XLXN_18(3) AND NOT XLXN_18(0)));

FDCPE_XLXI_3/state_FSM_FFd2: FDCPE port map (XLXI_3/state_FSM_FFd2,XLXI_3/state_FSM_FFd2_D,CLK_XT,'0','0');
XLXI_3/state_FSM_FFd2_D <= ((NOT K7 AND XLXI_3/state_FSM_FFd3 AND 
	NOT XLXI_3/state_FSM_FFd4 AND XLXN_18(1) AND XLXI_3/state_FSM_FFd2 AND NOT XLXN_18(4) AND 
	NOT XLXN_18(5) AND NOT XLXN_18(7) AND NOT XLXN_18(2) AND XLXN_18(6) AND 
	NOT XLXN_18(3) AND NOT XLXN_18(0))
	OR (NOT K7 AND XLXI_3/state_FSM_FFd3 AND 
	XLXI_3/state_FSM_FFd4 AND XLXI_3/state_FSM_FFd1 AND NOT XLXN_18(1) AND XLXN_11 AND 
	NOT XLXN_18(4) AND NOT XLXN_18(5) AND NOT XLXN_18(7) AND XLXN_18(2) AND 
	XLXN_18(6) AND NOT XLXN_18(3) AND NOT XLXN_18(0))
	OR (NOT K7 AND NOT XLXI_3/state_FSM_FFd3 AND 
	NOT XLXI_3/state_FSM_FFd4 AND NOT XLXI_3/state_FSM_FFd1 AND NOT XLXN_18(1) AND 
	XLXI_3/state_FSM_FFd2 AND XLXN_18(4) AND XLXN_18(5) AND XLXN_18(7) AND 
	NOT XLXN_18(2) AND XLXN_18(6) AND NOT XLXN_18(3) AND NOT XLXN_18(0))
	OR (NOT K7 AND XLXI_3/state_FSM_FFd3 AND 
	XLXI_3/state_FSM_FFd4 AND NOT XLXI_3/state_FSM_FFd1 AND XLXN_18(1) AND 
	NOT XLXI_3/state_FSM_FFd2 AND XLXN_11 AND NOT XLXN_18(4) AND NOT XLXN_18(5) AND NOT XLXN_18(7) AND 
	NOT XLXN_18(2) AND XLXN_18(6) AND NOT XLXN_18(3) AND NOT XLXN_18(0))
	OR (NOT K7 AND XLXI_3/state_FSM_FFd2 AND NOT XLXN_11)
	OR (NOT K7 AND NOT XLXI_3/state_FSM_FFd3 AND 
	XLXI_3/state_FSM_FFd4 AND XLXN_18(1) AND XLXI_3/state_FSM_FFd2 AND NOT XLXN_18(4) AND 
	NOT XLXN_18(5) AND NOT XLXN_18(7) AND NOT XLXN_18(2) AND XLXN_18(6) AND 
	NOT XLXN_18(3) AND NOT XLXN_18(0)));

FDCPE_XLXI_3/state_FSM_FFd3: FDCPE port map (XLXI_3/state_FSM_FFd3,XLXI_3/state_FSM_FFd3_D,CLK_XT,'0','0');
XLXI_3/state_FSM_FFd3_D <= ((NOT K7 AND XLXI_3/state_FSM_FFd3 AND 
	NOT XLXI_3/state_FSM_FFd4 AND XLXN_18(1) AND XLXI_3/state_FSM_FFd2 AND NOT XLXN_18(4) AND 
	NOT XLXN_18(5) AND NOT XLXN_18(7) AND NOT XLXN_18(2) AND XLXN_18(6) AND 
	NOT XLXN_18(3) AND NOT XLXN_18(0))
	OR (NOT K7 AND XLXI_3/state_FSM_FFd3 AND 
	NOT XLXI_3/state_FSM_FFd4 AND NOT XLXI_3/state_FSM_FFd1 AND XLXN_18(1) AND 
	NOT XLXI_3/state_FSM_FFd2 AND XLXN_18(4) AND XLXN_18(5) AND NOT XLXN_18(7) AND 
	NOT XLXN_18(2) AND NOT XLXN_18(6) AND NOT XLXN_18(3) AND NOT XLXN_18(0))
	OR (NOT K7 AND NOT XLXI_3/state_FSM_FFd3 AND 
	XLXI_3/state_FSM_FFd4 AND XLXI_3/state_FSM_FFd1 AND NOT XLXN_18(1) AND XLXN_11 AND 
	NOT XLXN_18(4) AND NOT XLXN_18(5) AND NOT XLXN_18(7) AND XLXN_18(2) AND 
	XLXN_18(6) AND NOT XLXN_18(3) AND NOT XLXN_18(0))
	OR (NOT K7 AND NOT XLXI_3/state_FSM_FFd3 AND 
	XLXI_3/state_FSM_FFd4 AND XLXN_18(1) AND XLXI_3/state_FSM_FFd2 AND XLXN_11 AND 
	NOT XLXN_18(4) AND NOT XLXN_18(5) AND NOT XLXN_18(7) AND NOT XLXN_18(2) AND 
	XLXN_18(6) AND NOT XLXN_18(3) AND NOT XLXN_18(0))
	OR (NOT K7 AND NOT XLXI_3/state_FSM_FFd3 AND 
	XLXI_3/state_FSM_FFd4 AND NOT XLXI_3/state_FSM_FFd1 AND NOT XLXN_18(1) AND 
	NOT XLXI_3/state_FSM_FFd2 AND XLXN_11 AND XLXN_18(4) AND XLXN_18(5) AND XLXN_18(7) AND 
	NOT XLXN_18(2) AND XLXN_18(6) AND NOT XLXN_18(3) AND NOT XLXN_18(0))
	OR (NOT K7 AND XLXI_3/state_FSM_FFd3 AND NOT XLXN_11)
	OR (NOT K7 AND XLXI_3/state_FSM_FFd3 AND 
	NOT XLXI_3/state_FSM_FFd4 AND XLXI_3/state_FSM_FFd1 AND NOT XLXN_18(1) AND XLXN_18(4) AND 
	XLXN_18(5) AND XLXN_18(7) AND NOT XLXN_18(2) AND XLXN_18(6) AND 
	NOT XLXN_18(3) AND NOT XLXN_18(0)));

FDCPE_XLXI_3/state_FSM_FFd4: FDCPE port map (XLXI_3/state_FSM_FFd4,XLXI_3/state_FSM_FFd4_D,CLK_XT,'0','0');
XLXI_3/state_FSM_FFd4_D <= ((NOT K7 AND XLXN_18(1) AND XLXN_11 AND XLXN_18(4) AND 
	XLXN_18(5) AND NOT XLXN_18(7) AND NOT XLXN_18(2) AND NOT XLXN_18(6) AND 
	NOT XLXN_18(3) AND NOT XLXN_18(0))
	OR (NOT K7 AND XLXI_3/state_FSM_FFd3 AND 
	NOT XLXI_3/state_FSM_FFd4 AND XLXI_3/state_FSM_FFd1 AND NOT XLXN_18(1) AND XLXN_11 AND 
	XLXN_18(4) AND XLXN_18(5) AND XLXN_18(7) AND NOT XLXN_18(2) AND 
	XLXN_18(6) AND NOT XLXN_18(3) AND NOT XLXN_18(0))
	OR (NOT K7 AND XLXI_3/state_FSM_FFd3 AND 
	NOT XLXI_3/state_FSM_FFd4 AND XLXN_18(1) AND XLXI_3/state_FSM_FFd2 AND XLXN_11 AND 
	NOT XLXN_18(4) AND NOT XLXN_18(5) AND NOT XLXN_18(7) AND NOT XLXN_18(2) AND 
	XLXN_18(6) AND NOT XLXN_18(3) AND NOT XLXN_18(0))
	OR (NOT K7 AND NOT XLXI_3/state_FSM_FFd3 AND 
	NOT XLXI_3/state_FSM_FFd4 AND XLXI_3/state_FSM_FFd1 AND XLXN_18(1) AND 
	NOT XLXI_3/state_FSM_FFd2 AND XLXN_11 AND NOT XLXN_18(4) AND NOT XLXN_18(5) AND NOT XLXN_18(7) AND 
	NOT XLXN_18(2) AND XLXN_18(6) AND NOT XLXN_18(3) AND NOT XLXN_18(0))
	OR (NOT K7 AND NOT XLXI_3/state_FSM_FFd3 AND 
	NOT XLXI_3/state_FSM_FFd4 AND NOT XLXI_3/state_FSM_FFd1 AND NOT XLXN_18(1) AND 
	XLXI_3/state_FSM_FFd2 AND XLXN_11 AND XLXN_18(4) AND XLXN_18(5) AND XLXN_18(7) AND 
	NOT XLXN_18(2) AND XLXN_18(6) AND NOT XLXN_18(3) AND NOT XLXN_18(0))
	OR (NOT K7 AND XLXI_3/state_FSM_FFd4 AND NOT XLXN_11));

FDCPE_XLXN_11: FDCPE port map (XLXN_11,XLXN_11_D,CLK_XT,'0','0');
XLXN_11_D <= (XLXI_2/Cnt(0) AND XLXI_2/Cnt(1) AND NOT XLXI_2/Cnt(2) AND 
	XLXI_2/Cnt(3));

FDCPE_XLXN_180: FDCPE port map (XLXN_18(0),XLXN_18(1),NOT PS2_Clk,'0','0');

FDCPE_XLXN_181: FDCPE port map (XLXN_18(1),XLXN_18(2),NOT PS2_Clk,'0','0');

FDCPE_XLXN_182: FDCPE port map (XLXN_18(2),XLXN_18(3),NOT PS2_Clk,'0','0');

FDCPE_XLXN_183: FDCPE port map (XLXN_18(3),XLXN_18(4),NOT PS2_Clk,'0','0');

FDCPE_XLXN_184: FDCPE port map (XLXN_18(4),XLXN_18(5),NOT PS2_Clk,'0','0');

FDCPE_XLXN_185: FDCPE port map (XLXN_18(5),XLXN_18(6),NOT PS2_Clk,'0','0');

FDCPE_XLXN_186: FDCPE port map (XLXN_18(6),XLXN_18(7),NOT PS2_Clk,'0','0');

FDCPE_XLXN_187: FDCPE port map (XLXN_18(7),XLXI_2/reg10b(8),NOT PS2_Clk,'0','0');

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572XL-10-PC44


   --------------------------------  
  /6  5  4  3  2  1  44 43 42 41 40 \
 | 7                             39 | 
 | 8                             38 | 
 | 9                             37 | 
 | 10                            36 | 
 | 11       XC9572XL-10-PC44     35 | 
 | 12                            34 | 
 | 13                            33 | 
 | 14                            32 | 
 | 15                            31 | 
 | 16                            30 | 
 | 17                            29 | 
 \ 18 19 20 21 22 23 24 25 26 27 28 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 KPR                              23 GND                           
  2 PS2_Data                         24 KPR                           
  3 PS2_Clk                          25 KPR                           
  4 KPR                              26 KPR                           
  5 CLK_XT                           27 KPR                           
  6 KPR                              28 KPR                           
  7 KPR                              29 KPR                           
  8 KPR                              30 TDO                           
  9 KPR                              31 GND                           
 10 GND                              32 VCC                           
 11 KPR                              33 KPR                           
 12 KPR                              34 KPR                           
 13 LED8                             35 LED0                          
 14 KPR                              36 KPR                           
 15 TDI                              37 KPR                           
 16 TMS                              38 KPR                           
 17 TCK                              39 K7                            
 18 KPR                              40 KPR                           
 19 KPR                              41 VCC                           
 20 KPR                              42 KPR                           
 21 VCC                              43 KPR                           
 22 KPR                              44 RS_TX                         


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572xl-10-PC44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
