Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Apr 13 23:14:42 2024
| Host         : PC-WouterRosenbrand running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                1000        
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           
ULMTCS-2   Warning           Control Sets use limits require reduction  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6404)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12566)
5. checking no_input_delay (6)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6404)
---------------------------
 There are 6372 register/latch pins with no clock driven by root clock pin: i_Clk (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: UART/UHANDLE/next_nr_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12566)
----------------------------------------------------
 There are 12566 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     28.078        0.000                      0                  562        0.105        0.000                      0                  562        3.000        0.000                       0                   182  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
VIDEO/G0/inst/clk_100  {0.000 5.000}      10.000          100.000         
  clk_25_prescaler     {0.000 20.000}     40.000          25.000          
  clkfbout_prescaler   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
VIDEO/G0/inst/clk_100                                                                                                                                                    3.000        0.000                       0                     1  
  clk_25_prescaler          28.078        0.000                      0                  562        0.105        0.000                      0                  562       19.500        0.000                       0                   178  
  clkfbout_prescaler                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_25_prescaler                        
(none)              clkfbout_prescaler                      
(none)                                  clk_25_prescaler    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  VIDEO/G0/inst/clk_100
  To Clock:  VIDEO/G0/inst/clk_100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VIDEO/G0/inst/clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VIDEO/G0/inst/clk_100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25_prescaler
  To Clock:  clk_25_prescaler

Setup :            0  Failing Endpoints,  Worst Slack       28.078ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.078ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        11.015ns  (logic 2.396ns (21.752%)  route 8.619ns (78.248%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.486 - 40.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.558     1.558    VIDEO/G2/clk_25
    SLICE_X8Y97          FDRE                                         r  VIDEO/G2/vpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.518     2.076 r  VIDEO/G2/vpos_reg[1]/Q
                         net (fo=5, routed)           1.211     3.287    VIDEO/G2/vpos_reg[6]_0[1]
    SLICE_X8Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.924 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.924    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.247 r  VIDEO/G2/ROM1_i_4/O[1]
                         net (fo=1, routed)           0.652     4.899    VIDEO/G2/pointEighty0[10]
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.686     5.585 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.585    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.817 r  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          6.756    12.573    VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X1Y1          RAMB36E1                                     r  VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.486    41.486    VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.486    
                         clock uncertainty           -0.098    41.388    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.737    40.651    VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.651    
                         arrival time                         -12.573    
  -------------------------------------------------------------------
                         slack                                 28.078    

Slack (MET) :             28.198ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        11.017ns  (logic 2.396ns (21.749%)  route 8.621ns (78.251%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 41.477 - 40.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.558     1.558    VIDEO/G2/clk_25
    SLICE_X8Y97          FDRE                                         r  VIDEO/G2/vpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.518     2.076 r  VIDEO/G2/vpos_reg[1]/Q
                         net (fo=5, routed)           1.211     3.287    VIDEO/G2/vpos_reg[6]_0[1]
    SLICE_X8Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.924 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.924    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.247 r  VIDEO/G2/ROM1_i_4/O[1]
                         net (fo=1, routed)           0.652     4.899    VIDEO/G2/pointEighty0[10]
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.686     5.585 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.585    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.817 f  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          6.758    12.575    VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[12]
    RAMB36_X2Y11         RAMB36E1                                     r  VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.477    41.477    VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.007    41.484    
                         clock uncertainty           -0.098    41.386    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.614    40.772    VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.772    
                         arrival time                         -12.575    
  -------------------------------------------------------------------
                         slack                                 28.198    

Slack (MET) :             28.413ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        10.677ns  (logic 2.396ns (22.441%)  route 8.281ns (77.559%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 41.483 - 40.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.558     1.558    VIDEO/G2/clk_25
    SLICE_X8Y97          FDRE                                         r  VIDEO/G2/vpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.518     2.076 r  VIDEO/G2/vpos_reg[1]/Q
                         net (fo=5, routed)           1.211     3.287    VIDEO/G2/vpos_reg[6]_0[1]
    SLICE_X8Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.924 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.924    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.247 r  VIDEO/G2/ROM1_i_4/O[1]
                         net (fo=1, routed)           0.652     4.899    VIDEO/G2/pointEighty0[10]
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.686     5.585 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.585    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.817 r  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          6.418    12.235    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X1Y2          RAMB36E1                                     r  VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.483    41.483    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.483    
                         clock uncertainty           -0.098    41.385    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.737    40.648    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.648    
                         arrival time                         -12.235    
  -------------------------------------------------------------------
                         slack                                 28.413    

Slack (MET) :             28.745ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        10.339ns  (logic 2.396ns (23.174%)  route 7.943ns (76.826%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 41.477 - 40.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.558     1.558    VIDEO/G2/clk_25
    SLICE_X8Y97          FDRE                                         r  VIDEO/G2/vpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.518     2.076 r  VIDEO/G2/vpos_reg[1]/Q
                         net (fo=5, routed)           1.211     3.287    VIDEO/G2/vpos_reg[6]_0[1]
    SLICE_X8Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.924 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.924    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.247 r  VIDEO/G2/ROM1_i_4/O[1]
                         net (fo=1, routed)           0.652     4.899    VIDEO/G2/pointEighty0[10]
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.686     5.585 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.585    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.817 r  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          6.080    11.897    VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X1Y3          RAMB36E1                                     r  VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.477    41.477    VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.477    
                         clock uncertainty           -0.098    41.379    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.737    40.642    VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.642    
                         arrival time                         -11.897    
  -------------------------------------------------------------------
                         slack                                 28.745    

Slack (MET) :             28.801ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        10.279ns  (logic 2.312ns (22.493%)  route 7.967ns (77.507%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.558     1.558    VIDEO/G2/clk_25
    SLICE_X8Y97          FDRE                                         r  VIDEO/G2/vpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.518     2.076 r  VIDEO/G2/vpos_reg[1]/Q
                         net (fo=5, routed)           1.211     3.287    VIDEO/G2/vpos_reg[6]_0[1]
    SLICE_X8Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.924 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.924    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.143 r  VIDEO/G2/ROM1_i_4/O[0]
                         net (fo=1, routed)           0.602     4.745    VIDEO/G2/pointEighty0[9]
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.938     5.683 r  VIDEO/G2/ROM1_i_2/O[3]
                         net (fo=27, routed)          6.154    11.837    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y1          RAMB36E1                                     r  VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.485    41.485    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.485    
                         clock uncertainty           -0.098    41.387    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.749    40.638    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.638    
                         arrival time                         -11.837    
  -------------------------------------------------------------------
                         slack                                 28.801    

Slack (MET) :             28.815ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        10.276ns  (logic 2.082ns (20.260%)  route 8.194ns (79.740%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 41.477 - 40.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.558     1.558    VIDEO/G2/clk_25
    SLICE_X8Y97          FDRE                                         r  VIDEO/G2/vpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.518     2.076 r  VIDEO/G2/vpos_reg[1]/Q
                         net (fo=5, routed)           1.211     3.287    VIDEO/G2/vpos_reg[6]_0[1]
    SLICE_X8Y89          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668     3.955 r  VIDEO/G2/ROM1_i_5/O[2]
                         net (fo=1, routed)           0.602     4.556    VIDEO/G2/pointEighty0[7]
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.677     5.233 r  VIDEO/G2/ROM1_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.233    VIDEO/G2/ROM1_i_3_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.452 r  VIDEO/G2/ROM1_i_2/O[0]
                         net (fo=27, routed)          6.382    11.834    VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y11         RAMB36E1                                     r  VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.477    41.477    VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.007    41.484    
                         clock uncertainty           -0.098    41.386    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.737    40.649    VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.649    
                         arrival time                         -11.834    
  -------------------------------------------------------------------
                         slack                                 28.815    

Slack (MET) :             28.841ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        10.239ns  (logic 2.396ns (23.401%)  route 7.843ns (76.599%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 41.473 - 40.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.558     1.558    VIDEO/G2/clk_25
    SLICE_X8Y97          FDRE                                         r  VIDEO/G2/vpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.518     2.076 r  VIDEO/G2/vpos_reg[1]/Q
                         net (fo=5, routed)           1.211     3.287    VIDEO/G2/vpos_reg[6]_0[1]
    SLICE_X8Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.924 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.924    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.247 r  VIDEO/G2/ROM1_i_4/O[1]
                         net (fo=1, routed)           0.652     4.899    VIDEO/G2/pointEighty0[10]
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.686     5.585 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.585    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.817 r  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          5.980    11.797    VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X2Y4          RAMB36E1                                     r  VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.473    41.473    VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.473    
                         clock uncertainty           -0.098    41.375    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.737    40.638    VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.638    
                         arrival time                         -11.797    
  -------------------------------------------------------------------
                         slack                                 28.841    

Slack (MET) :             28.981ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        10.236ns  (logic 2.396ns (23.408%)  route 7.840ns (76.592%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 41.479 - 40.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.558     1.558    VIDEO/G2/clk_25
    SLICE_X8Y97          FDRE                                         r  VIDEO/G2/vpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.518     2.076 r  VIDEO/G2/vpos_reg[1]/Q
                         net (fo=5, routed)           1.211     3.287    VIDEO/G2/vpos_reg[6]_0[1]
    SLICE_X8Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.924 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.924    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.247 r  VIDEO/G2/ROM1_i_4/O[1]
                         net (fo=1, routed)           0.652     4.899    VIDEO/G2/pointEighty0[10]
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.686     5.585 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.585    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.817 r  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          5.977    11.794    VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[12]
    RAMB36_X2Y10         RAMB36E1                                     r  VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.479    41.479    VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.007    41.486    
                         clock uncertainty           -0.098    41.388    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.614    40.774    VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.774    
                         arrival time                         -11.794    
  -------------------------------------------------------------------
                         slack                                 28.981    

Slack (MET) :             28.983ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        10.098ns  (logic 2.186ns (21.648%)  route 7.912ns (78.352%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.558     1.558    VIDEO/G2/clk_25
    SLICE_X8Y97          FDRE                                         r  VIDEO/G2/vpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.518     2.076 r  VIDEO/G2/vpos_reg[1]/Q
                         net (fo=5, routed)           1.211     3.287    VIDEO/G2/vpos_reg[6]_0[1]
    SLICE_X8Y89          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668     3.955 r  VIDEO/G2/ROM1_i_5/O[2]
                         net (fo=1, routed)           0.602     4.556    VIDEO/G2/pointEighty0[7]
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.677     5.233 r  VIDEO/G2/ROM1_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.233    VIDEO/G2/ROM1_i_3_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.556 r  VIDEO/G2/ROM1_i_2/O[1]
                         net (fo=27, routed)          6.100    11.656    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y1          RAMB36E1                                     r  VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.485    41.485    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.485    
                         clock uncertainty           -0.098    41.387    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.748    40.639    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.639    
                         arrival time                         -11.656    
  -------------------------------------------------------------------
                         slack                                 28.983    

Slack (MET) :             28.993ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        10.614ns  (logic 2.396ns (22.574%)  route 8.218ns (77.426%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 41.508 - 40.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.558     1.558    VIDEO/G2/clk_25
    SLICE_X8Y97          FDRE                                         r  VIDEO/G2/vpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.518     2.076 r  VIDEO/G2/vpos_reg[1]/Q
                         net (fo=5, routed)           1.211     3.287    VIDEO/G2/vpos_reg[6]_0[1]
    SLICE_X8Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.924 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.924    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.247 r  VIDEO/G2/ROM1_i_4/O[1]
                         net (fo=1, routed)           0.652     4.899    VIDEO/G2/pointEighty0[10]
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.686     5.585 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.585    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.817 r  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          6.355    12.172    VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[0]
    SLICE_X58Y55         FDRE                                         r  VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.508    41.508    VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X58Y55         FDRE                                         r  VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.007    41.515    
                         clock uncertainty           -0.098    41.417    
    SLICE_X58Y55         FDRE (Setup_fdre_C_D)       -0.252    41.165    VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         41.165    
                         arrival time                         -12.172    
  -------------------------------------------------------------------
                         slack                                 28.993    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 VIDEO/G2/hpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.164ns (32.187%)  route 0.346ns (67.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.647     0.647    VIDEO/G2/clk_25
    SLICE_X8Y100         FDRE                                         r  VIDEO/G2/hpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.164     0.811 r  VIDEO/G2/hpos_reg[2]/Q
                         net (fo=29, routed)          0.346     1.157    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y17         RAMB36E1                                     r  VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.874     0.874    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     0.869    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.052    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 VIDEO/G2/hpos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.164ns (31.725%)  route 0.353ns (68.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.647     0.647    VIDEO/G2/clk_25
    SLICE_X8Y100         FDRE                                         r  VIDEO/G2/hpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.164     0.811 r  VIDEO/G2/hpos_reg[3]/Q
                         net (fo=27, routed)          0.353     1.164    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y17         RAMB36E1                                     r  VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.874     0.874    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     0.869    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.052    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 VIDEO/G2/hpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.164ns (31.623%)  route 0.355ns (68.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.647     0.647    VIDEO/G2/clk_25
    SLICE_X8Y100         FDRE                                         r  VIDEO/G2/hpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.164     0.811 r  VIDEO/G2/hpos_reg[0]/Q
                         net (fo=27, routed)          0.355     1.166    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y17         RAMB36E1                                     r  VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.874     0.874    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     0.869    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.052    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 VIDEO/G2/hpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.164ns (29.283%)  route 0.396ns (70.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.647     0.647    VIDEO/G2/clk_25
    SLICE_X8Y100         FDRE                                         r  VIDEO/G2/hpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.164     0.811 r  VIDEO/G2/hpos_reg[1]/Q
                         net (fo=29, routed)          0.396     1.207    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y17         RAMB36E1                                     r  VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.874     0.874    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     0.869    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.052    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 VIDEO/G4/hQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G2/hpos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.274ns (41.731%)  route 0.383ns (58.269%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.563     0.563    VIDEO/G4/clk_25
    SLICE_X12Y92         FDRE                                         r  VIDEO/G4/hQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  VIDEO/G4/hQ_reg[6]/Q
                         net (fo=53, routed)          0.383     1.109    VIDEO/G4/hQ_reg[9]_0[6]
    SLICE_X8Y101         LUT4 (Prop_lut4_I3_O)        0.045     1.154 r  VIDEO/G4/hpos0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.154    VIDEO/G2/hpos_reg[6]_2[2]
    SLICE_X8Y101         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.219 r  VIDEO/G2/hpos0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.219    VIDEO/G2/hpos00_in[6]
    SLICE_X8Y101         FDRE                                         r  VIDEO/G2/hpos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.922     0.922    VIDEO/G2/clk_25
    SLICE_X8Y101         FDRE                                         r  VIDEO/G2/hpos_reg[6]/C
                         clock pessimism             -0.005     0.917    
    SLICE_X8Y101         FDRE (Hold_fdre_C_D)         0.134     1.051    VIDEO/G2/hpos_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 VIDEO/G4/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/vQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.843%)  route 0.135ns (45.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.589     0.589    VIDEO/G4/clk_25
    SLICE_X6Y89          FDRE                                         r  VIDEO/G4/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.164     0.753 r  VIDEO/G4/vcount_reg[5]/Q
                         net (fo=16, routed)          0.135     0.888    VIDEO/G4/vcount_reg[5]
    SLICE_X7Y90          FDRE                                         r  VIDEO/G4/vQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.860     0.860    VIDEO/G4/clk_25
    SLICE_X7Y90          FDRE                                         r  VIDEO/G4/vQ_reg[5]/C
                         clock pessimism             -0.255     0.606    
    SLICE_X7Y90          FDRE (Hold_fdre_C_D)         0.070     0.676    VIDEO/G4/vQ_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 VIDEO/G4/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.209ns (65.788%)  route 0.109ns (34.212%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.563     0.563    VIDEO/G4/clk_25
    SLICE_X14Y90         FDRE                                         r  VIDEO/G4/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y90         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  VIDEO/G4/hcount_reg[5]/Q
                         net (fo=21, routed)          0.109     0.835    VIDEO/G4/hcount_reg[5]
    SLICE_X15Y90         LUT6 (Prop_lut6_I2_O)        0.045     0.880 r  VIDEO/G4/hcount[9]_i_2/O
                         net (fo=1, routed)           0.000     0.880    VIDEO/G4/plusOp[9]
    SLICE_X15Y90         FDRE                                         r  VIDEO/G4/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.832     0.832    VIDEO/G4/clk_25
    SLICE_X15Y90         FDRE                                         r  VIDEO/G4/hcount_reg[9]/C
                         clock pessimism             -0.257     0.576    
    SLICE_X15Y90         FDRE (Hold_fdre_C_D)         0.091     0.667    VIDEO/G4/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 VIDEO/G2/hpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.164ns (26.644%)  route 0.452ns (73.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.647     0.647    VIDEO/G2/clk_25
    SLICE_X8Y100         FDRE                                         r  VIDEO/G2/hpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.164     0.811 r  VIDEO/G2/hpos_reg[2]/Q
                         net (fo=29, routed)          0.452     1.263    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y16         RAMB36E1                                     r  VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.869     0.869    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     0.864    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.047    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 VIDEO/G2/creditsOffset_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G2/mySpriteSelect_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.187ns (51.885%)  route 0.173ns (48.115%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.564     0.564    VIDEO/G2/clk_25
    SLICE_X13Y94         FDCE                                         r  VIDEO/G2/creditsOffset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y94         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  VIDEO/G2/creditsOffset_reg[7]/Q
                         net (fo=7, routed)           0.173     0.878    VIDEO/G2/creditsOffset_reg[7]
    SLICE_X12Y94         LUT4 (Prop_lut4_I2_O)        0.046     0.924 r  VIDEO/G2/mySpriteSelect[2]_i_1/O
                         net (fo=1, routed)           0.000     0.924    VIDEO/G2/mySpriteSelect[2]_i_1_n_0
    SLICE_X12Y94         FDCE                                         r  VIDEO/G2/mySpriteSelect_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.833     0.833    VIDEO/G2/clk_25
    SLICE_X12Y94         FDCE                                         r  VIDEO/G2/mySpriteSelect_reg[2]/C
                         clock pessimism             -0.257     0.577    
    SLICE_X12Y94         FDCE (Hold_fdce_C_D)         0.131     0.708    VIDEO/G2/mySpriteSelect_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 VIDEO/G2/creditsOffset_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G2/mySpriteSelect_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.188ns (52.162%)  route 0.172ns (47.838%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.564     0.564    VIDEO/G2/clk_25
    SLICE_X13Y94         FDCE                                         r  VIDEO/G2/creditsOffset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y94         FDCE (Prop_fdce_C_Q)         0.141     0.705 f  VIDEO/G2/creditsOffset_reg[7]/Q
                         net (fo=7, routed)           0.172     0.877    VIDEO/G2/creditsOffset_reg[7]
    SLICE_X12Y94         LUT4 (Prop_lut4_I2_O)        0.047     0.924 r  VIDEO/G2/mySpriteSelect[3]_i_1/O
                         net (fo=1, routed)           0.000     0.924    VIDEO/G2/mySpriteSelect[3]_i_1_n_0
    SLICE_X12Y94         FDPE                                         r  VIDEO/G2/mySpriteSelect_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.833     0.833    VIDEO/G2/clk_25
    SLICE_X12Y94         FDPE                                         r  VIDEO/G2/mySpriteSelect_reg[3]/C
                         clock pessimism             -0.257     0.577    
    SLICE_X12Y94         FDPE (Hold_fdpe_C_D)         0.131     0.708    VIDEO/G2/mySpriteSelect_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25_prescaler
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y1      VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y1      VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y15     VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y15     VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y14     VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y14     VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y2      VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y2      VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y17     VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y17     VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y100    VIDEO/G2/active_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y100    VIDEO/G2/active_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X13Y96     VIDEO/G2/creditsOffset_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X13Y96     VIDEO/G2/creditsOffset_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X11Y94     VIDEO/G2/creditsOffset_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X11Y94     VIDEO/G2/creditsOffset_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X11Y94     VIDEO/G2/creditsOffset_reg[2]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X11Y94     VIDEO/G2/creditsOffset_reg[2]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X11Y94     VIDEO/G2/creditsOffset_reg[3]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X11Y94     VIDEO/G2/creditsOffset_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y100    VIDEO/G2/active_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y100    VIDEO/G2/active_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X13Y96     VIDEO/G2/creditsOffset_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X13Y96     VIDEO/G2/creditsOffset_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X11Y94     VIDEO/G2/creditsOffset_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X11Y94     VIDEO/G2/creditsOffset_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X11Y94     VIDEO/G2/creditsOffset_reg[2]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X11Y94     VIDEO/G2/creditsOffset_reg[2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X11Y94     VIDEO/G2/creditsOffset_reg[3]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X11Y94     VIDEO/G2/creditsOffset_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_prescaler
  To Clock:  clkfbout_prescaler

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_prescaler
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    VIDEO/G0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         12470 Endpoints
Min Delay         12470 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART/USOUND/PLAYHZ/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/USOUND/PLAYHZ/o_Sound_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        102.470ns  (logic 46.236ns (45.122%)  route 56.234ns (54.878%))
  Logic Levels:           197  (CARRY4=164 FDRE=1 LUT1=4 LUT2=10 LUT3=1 LUT4=16 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE                         0.000     0.000 r  UART/USOUND/PLAYHZ/counter_reg[1]/C
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  UART/USOUND/PLAYHZ/counter_reg[1]/Q
                         net (fo=2, routed)           0.665     1.183    UART/USOUND/PLAYHZ/counter_reg[1]
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.820 r  UART/USOUND/PLAYHZ/i___72__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.820    UART/USOUND/PLAYHZ/i___72__0_i_2_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.937 r  UART/USOUND/PLAYHZ/i___18__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.937    UART/USOUND/PLAYHZ/i___18__0_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.054 r  UART/USOUND/PLAYHZ/i___64__0_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.055    UART/USOUND/PLAYHZ/i___64__0_i_2_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.172 r  UART/USOUND/PLAYHZ/i___10__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.172    UART/USOUND/PLAYHZ/i___10__0_i_2_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.289 r  UART/USOUND/PLAYHZ/i___6__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.289    UART/USOUND/PLAYHZ/i___6__0_i_2_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.406 r  UART/USOUND/PLAYHZ/i___52__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.406    UART/USOUND/PLAYHZ/i___52__0_i_2_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.523 r  UART/USOUND/PLAYHZ/i___172__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.523    UART/USOUND/PLAYHZ/i___172__0_i_2_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.762 r  UART/USOUND/PLAYHZ/i___175_i_2/O[2]
                         net (fo=366, routed)         6.702     9.464    UART/USOUND/PLAYHZ/i___175_i_2_n_5
    SLICE_X33Y70         LUT3 (Prop_lut3_I1_O)        0.301     9.765 r  UART/USOUND/PLAYHZ/i___474_i_23/O
                         net (fo=1, routed)           0.000     9.765    UART/USOUND/PLAYHZ/i___474_i_23_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.345 f  UART/USOUND/PLAYHZ/i___474_i_19/O[2]
                         net (fo=1, routed)           0.814    11.159    UART/USOUND/PLAYHZ/i___474_i_19_n_5
    SLICE_X33Y68         LUT1 (Prop_lut1_I0_O)        0.302    11.461 r  UART/USOUND/PLAYHZ/i___474_i_20/O
                         net (fo=1, routed)           0.000    11.461    UART/USOUND/PLAYHZ/i___474_i_20_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.859 r  UART/USOUND/PLAYHZ/i___474_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.859    UART/USOUND/PLAYHZ/i___474_i_14_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.193 f  UART/USOUND/PLAYHZ/i___472_i_11/O[1]
                         net (fo=1, routed)           0.907    13.099    UART/USOUND/PLAYHZ/i___472_i_11_n_6
    SLICE_X40Y67         LUT1 (Prop_lut1_I0_O)        0.303    13.403 r  UART/USOUND/PLAYHZ/i___474_i_12/O
                         net (fo=1, routed)           0.000    13.403    UART/USOUND/PLAYHZ/i___474_i_12_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.804 r  UART/USOUND/PLAYHZ/i___474_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.804    UART/USOUND/PLAYHZ/i___474_i_8_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.026 f  UART/USOUND/PLAYHZ/i___472_i_6/O[0]
                         net (fo=1, routed)           0.809    14.835    UART/USOUND/PLAYHZ/i___472_i_6_n_7
    SLICE_X39Y68         LUT1 (Prop_lut1_I0_O)        0.299    15.134 r  UART/USOUND/PLAYHZ/i___472_i_8/O
                         net (fo=1, routed)           0.000    15.134    UART/USOUND/PLAYHZ/i___472_i_8_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.684 r  UART/USOUND/PLAYHZ/i___472_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.684    UART/USOUND/PLAYHZ/i___472_i_2_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.018 f  UART/USOUND/PLAYHZ/i___469_i_7/O[1]
                         net (fo=1, routed)           0.521    16.538    UART/USOUND/PLAYHZ/i___469_i_7_n_6
    SLICE_X38Y69         LUT1 (Prop_lut1_I0_O)        0.303    16.841 r  UART/USOUND/PLAYHZ/i___469_i_8/O
                         net (fo=1, routed)           0.000    16.841    UART/USOUND/PLAYHZ/i___469_i_8_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.221 r  UART/USOUND/PLAYHZ/i___469_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.221    UART/USOUND/PLAYHZ/i___469_i_2_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.338 r  UART/USOUND/PLAYHZ/i___469_i_1/CO[3]
                         net (fo=29, routed)          1.823    19.162    UART/USOUND/PLAYHZ/i___469_i_1_n_0
    SLICE_X37Y65         LUT4 (Prop_lut4_I0_O)        0.124    19.286 r  UART/USOUND/PLAYHZ/i___171__0/O
                         net (fo=1, routed)           0.000    19.286    UART/USOUND/PLAYHZ/i___171__0_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.836 r  UART/USOUND/PLAYHZ/i___487_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.836    UART/USOUND/PLAYHZ/i___487_i_1_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.950 r  UART/USOUND/PLAYHZ/i___486_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.950    UART/USOUND/PLAYHZ/i___486_i_1_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.064 r  UART/USOUND/PLAYHZ/i___483_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.064    UART/USOUND/PLAYHZ/i___483_i_1_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.178 r  UART/USOUND/PLAYHZ/i___481_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.178    UART/USOUND/PLAYHZ/i___481_i_1_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.292 r  UART/USOUND/PLAYHZ/i___480_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.292    UART/USOUND/PLAYHZ/i___480_i_2_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.563 r  UART/USOUND/PLAYHZ/i___480_i_1/CO[0]
                         net (fo=29, routed)          1.613    22.175    UART/USOUND/PLAYHZ/i___480_i_1_n_3
    SLICE_X36Y66         LUT2 (Prop_lut2_I0_O)        0.373    22.548 r  UART/USOUND/PLAYHZ/i___498_i_4/O
                         net (fo=1, routed)           0.000    22.548    UART/USOUND/PLAYHZ/i___498_i_4_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.946 r  UART/USOUND/PLAYHZ/i___498_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.946    UART/USOUND/PLAYHZ/i___498_i_1_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.060 r  UART/USOUND/PLAYHZ/i___497_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.060    UART/USOUND/PLAYHZ/i___497_i_1_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.174 r  UART/USOUND/PLAYHZ/i___494_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.174    UART/USOUND/PLAYHZ/i___494_i_1_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.288 r  UART/USOUND/PLAYHZ/i___492_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.288    UART/USOUND/PLAYHZ/i___492_i_1_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.402 r  UART/USOUND/PLAYHZ/i___491_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.402    UART/USOUND/PLAYHZ/i___491_i_2_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.673 r  UART/USOUND/PLAYHZ/i___491_i_1/CO[0]
                         net (fo=29, routed)          1.146    24.819    UART/USOUND/PLAYHZ/i___491_i_1_n_3
    SLICE_X37Y72         LUT2 (Prop_lut2_I0_O)        0.373    25.192 r  UART/USOUND/PLAYHZ/i___499/O
                         net (fo=1, routed)           0.000    25.192    UART/USOUND/PLAYHZ/i___499_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.593 r  UART/USOUND/PLAYHZ/i___508_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.593    UART/USOUND/PLAYHZ/i___508_i_1_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.707 r  UART/USOUND/PLAYHZ/i___505_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.707    UART/USOUND/PLAYHZ/i___505_i_1_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.821 r  UART/USOUND/PLAYHZ/i___503_i_1/CO[3]
                         net (fo=1, routed)           0.009    25.830    UART/USOUND/PLAYHZ/i___503_i_1_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.944 r  UART/USOUND/PLAYHZ/i___502_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.944    UART/USOUND/PLAYHZ/i___502_i_2_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.215 r  UART/USOUND/PLAYHZ/i___502_i_1/CO[0]
                         net (fo=29, routed)          1.644    27.859    UART/USOUND/PLAYHZ/i___502_i_1_n_3
    SLICE_X35Y68         LUT2 (Prop_lut2_I0_O)        0.373    28.232 r  UART/USOUND/PLAYHZ/i___519_i_3/O
                         net (fo=1, routed)           0.000    28.232    UART/USOUND/PLAYHZ/i___519_i_3_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.782 r  UART/USOUND/PLAYHZ/i___519_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.782    UART/USOUND/PLAYHZ/i___519_i_1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.896 r  UART/USOUND/PLAYHZ/i___516_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.896    UART/USOUND/PLAYHZ/i___516_i_1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.010 r  UART/USOUND/PLAYHZ/i___514_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.010    UART/USOUND/PLAYHZ/i___514_i_1_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.124 r  UART/USOUND/PLAYHZ/i___513_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.124    UART/USOUND/PLAYHZ/i___513_i_2_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.395 r  UART/USOUND/PLAYHZ/i___513_i_1/CO[0]
                         net (fo=29, routed)          1.215    30.610    UART/USOUND/PLAYHZ/i___513_i_1_n_3
    SLICE_X34Y67         LUT4 (Prop_lut4_I0_O)        0.373    30.983 r  UART/USOUND/PLAYHZ/i___155__0/O
                         net (fo=1, routed)           0.000    30.983    UART/USOUND/PLAYHZ/i___155__0_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.516 r  UART/USOUND/PLAYHZ/i___700_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.516    UART/USOUND/PLAYHZ/i___700_i_2_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.633 r  UART/USOUND/PLAYHZ/i___703_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.633    UART/USOUND/PLAYHZ/i___703_i_1_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.750 r  UART/USOUND/PLAYHZ/i___705_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.750    UART/USOUND/PLAYHZ/i___705_i_1_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.867 r  UART/USOUND/PLAYHZ/i___702_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.867    UART/USOUND/PLAYHZ/i___702_i_1_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.984 r  UART/USOUND/PLAYHZ/i___701_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.984    UART/USOUND/PLAYHZ/i___701_i_1_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.238 r  UART/USOUND/PLAYHZ/i___700_i_1/CO[0]
                         net (fo=29, routed)          2.083    34.321    UART/USOUND/PLAYHZ/i___700_i_1_n_3
    SLICE_X32Y62         LUT2 (Prop_lut2_I0_O)        0.367    34.688 r  UART/USOUND/PLAYHZ/i___711_i_6/O
                         net (fo=1, routed)           0.000    34.688    UART/USOUND/PLAYHZ/i___711_i_6_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.086 r  UART/USOUND/PLAYHZ/i___711_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.086    UART/USOUND/PLAYHZ/i___711_i_2_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.200 r  UART/USOUND/PLAYHZ/i___714_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.200    UART/USOUND/PLAYHZ/i___714_i_1_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.314 r  UART/USOUND/PLAYHZ/i___716_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.314    UART/USOUND/PLAYHZ/i___716_i_1_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.428 r  UART/USOUND/PLAYHZ/i___713_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.428    UART/USOUND/PLAYHZ/i___713_i_1_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.542 r  UART/USOUND/PLAYHZ/i___712_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.542    UART/USOUND/PLAYHZ/i___712_i_1_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.813 r  UART/USOUND/PLAYHZ/i___711_i_1/CO[0]
                         net (fo=29, routed)          1.522    37.336    UART/USOUND/PLAYHZ/i___711_i_1_n_3
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.373    37.709 r  UART/USOUND/PLAYHZ/i___147__0/O
                         net (fo=1, routed)           0.000    37.709    UART/USOUND/PLAYHZ/i___147__0_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.259 r  UART/USOUND/PLAYHZ/i___531_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.259    UART/USOUND/PLAYHZ/i___531_i_1_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.373 r  UART/USOUND/PLAYHZ/i___524_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.373    UART/USOUND/PLAYHZ/i___524_i_2_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.487 r  UART/USOUND/PLAYHZ/i___528_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.487    UART/USOUND/PLAYHZ/i___528_i_1_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.601 r  UART/USOUND/PLAYHZ/i___526_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.601    UART/USOUND/PLAYHZ/i___526_i_1_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.715 r  UART/USOUND/PLAYHZ/i___525_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.715    UART/USOUND/PLAYHZ/i___525_i_1_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.986 r  UART/USOUND/PLAYHZ/i___524_i_1/CO[0]
                         net (fo=29, routed)          1.933    40.919    UART/USOUND/PLAYHZ/i___524_i_1_n_3
    SLICE_X34Y61         LUT2 (Prop_lut2_I0_O)        0.373    41.292 r  UART/USOUND/PLAYHZ/i___542_i_3/O
                         net (fo=1, routed)           0.000    41.292    UART/USOUND/PLAYHZ/i___542_i_3_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.668 r  UART/USOUND/PLAYHZ/i___542_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.668    UART/USOUND/PLAYHZ/i___542_i_1_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.785 r  UART/USOUND/PLAYHZ/i___541_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.785    UART/USOUND/PLAYHZ/i___541_i_1_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.902 r  UART/USOUND/PLAYHZ/i___535_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.902    UART/USOUND/PLAYHZ/i___535_i_2_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.019 r  UART/USOUND/PLAYHZ/i___537_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.019    UART/USOUND/PLAYHZ/i___537_i_1_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.136 r  UART/USOUND/PLAYHZ/i___536_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.136    UART/USOUND/PLAYHZ/i___536_i_1_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.390 r  UART/USOUND/PLAYHZ/i___535_i_1/CO[0]
                         net (fo=29, routed)          1.442    43.831    UART/USOUND/PLAYHZ/i___535_i_1_n_3
    SLICE_X35Y60         LUT4 (Prop_lut4_I0_O)        0.367    44.198 r  UART/USOUND/PLAYHZ/i___139__0/O
                         net (fo=1, routed)           0.000    44.198    UART/USOUND/PLAYHZ/i___139__0_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.748 r  UART/USOUND/PLAYHZ/i___553_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.748    UART/USOUND/PLAYHZ/i___553_i_1_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.862 r  UART/USOUND/PLAYHZ/i___552_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.862    UART/USOUND/PLAYHZ/i___552_i_1_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.976 r  UART/USOUND/PLAYHZ/i___546_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.976    UART/USOUND/PLAYHZ/i___546_i_2_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.090 r  UART/USOUND/PLAYHZ/i___548_i_1/CO[3]
                         net (fo=1, routed)           0.000    45.090    UART/USOUND/PLAYHZ/i___548_i_1_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.204 r  UART/USOUND/PLAYHZ/i___547_i_1/CO[3]
                         net (fo=1, routed)           0.000    45.204    UART/USOUND/PLAYHZ/i___547_i_1_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.475 r  UART/USOUND/PLAYHZ/i___546_i_1/CO[0]
                         net (fo=29, routed)          2.047    47.522    UART/USOUND/PLAYHZ/i___546_i_1_n_3
    SLICE_X38Y60         LUT4 (Prop_lut4_I0_O)        0.373    47.895 r  UART/USOUND/PLAYHZ/i___135__0/O
                         net (fo=1, routed)           0.000    47.895    UART/USOUND/PLAYHZ/i___135__0_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.428 r  UART/USOUND/PLAYHZ/i___564_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.428    UART/USOUND/PLAYHZ/i___564_i_1_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.545 r  UART/USOUND/PLAYHZ/i___563_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.545    UART/USOUND/PLAYHZ/i___563_i_1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.662 r  UART/USOUND/PLAYHZ/i___560_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.662    UART/USOUND/PLAYHZ/i___560_i_1_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.779 r  UART/USOUND/PLAYHZ/i___557_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.779    UART/USOUND/PLAYHZ/i___557_i_2_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.896 r  UART/USOUND/PLAYHZ/i___558_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.896    UART/USOUND/PLAYHZ/i___558_i_1_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.150 r  UART/USOUND/PLAYHZ/i___557_i_1/CO[0]
                         net (fo=29, routed)          1.527    50.677    UART/USOUND/PLAYHZ/i___557_i_1_n_3
    SLICE_X39Y60         LUT4 (Prop_lut4_I0_O)        0.367    51.044 r  UART/USOUND/PLAYHZ/i___131__0/O
                         net (fo=1, routed)           0.000    51.044    UART/USOUND/PLAYHZ/i___131__0_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.594 r  UART/USOUND/PLAYHZ/i___575_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.594    UART/USOUND/PLAYHZ/i___575_i_1_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.708 r  UART/USOUND/PLAYHZ/i___574_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.708    UART/USOUND/PLAYHZ/i___574_i_1_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.822 r  UART/USOUND/PLAYHZ/i___571_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.822    UART/USOUND/PLAYHZ/i___571_i_1_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.936 r  UART/USOUND/PLAYHZ/i___568_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.936    UART/USOUND/PLAYHZ/i___568_i_2_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.050 r  UART/USOUND/PLAYHZ/i___569_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.050    UART/USOUND/PLAYHZ/i___569_i_1_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    52.321 r  UART/USOUND/PLAYHZ/i___568_i_1/CO[0]
                         net (fo=29, routed)          1.815    54.137    UART/USOUND/PLAYHZ/i___568_i_1_n_3
    SLICE_X40Y58         LUT4 (Prop_lut4_I0_O)        0.373    54.510 r  UART/USOUND/PLAYHZ/i___127__0/O
                         net (fo=1, routed)           0.000    54.510    UART/USOUND/PLAYHZ/i___127__0_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.060 r  UART/USOUND/PLAYHZ/i___586_i_1/CO[3]
                         net (fo=1, routed)           0.000    55.060    UART/USOUND/PLAYHZ/i___586_i_1_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.174 r  UART/USOUND/PLAYHZ/i___585_i_1/CO[3]
                         net (fo=1, routed)           0.000    55.174    UART/USOUND/PLAYHZ/i___585_i_1_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.288 r  UART/USOUND/PLAYHZ/i___582_i_1/CO[3]
                         net (fo=1, routed)           0.000    55.288    UART/USOUND/PLAYHZ/i___582_i_1_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.402 r  UART/USOUND/PLAYHZ/i___580_i_1/CO[3]
                         net (fo=1, routed)           0.000    55.402    UART/USOUND/PLAYHZ/i___580_i_1_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.516 r  UART/USOUND/PLAYHZ/i___579_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.516    UART/USOUND/PLAYHZ/i___579_i_2_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    55.787 r  UART/USOUND/PLAYHZ/i___579_i_1/CO[0]
                         net (fo=29, routed)          2.045    57.832    UART/USOUND/PLAYHZ/i___579_i_1_n_3
    SLICE_X41Y57         LUT4 (Prop_lut4_I0_O)        0.373    58.205 r  UART/USOUND/PLAYHZ/i___123__0/O
                         net (fo=1, routed)           0.000    58.205    UART/USOUND/PLAYHZ/i___123__0_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.755 r  UART/USOUND/PLAYHZ/i___597_i_1/CO[3]
                         net (fo=1, routed)           0.000    58.755    UART/USOUND/PLAYHZ/i___597_i_1_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.869 r  UART/USOUND/PLAYHZ/i___596_i_1/CO[3]
                         net (fo=1, routed)           0.000    58.869    UART/USOUND/PLAYHZ/i___596_i_1_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.983 r  UART/USOUND/PLAYHZ/i___593_i_1/CO[3]
                         net (fo=1, routed)           0.000    58.983    UART/USOUND/PLAYHZ/i___593_i_1_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.097 r  UART/USOUND/PLAYHZ/i___591_i_1/CO[3]
                         net (fo=1, routed)           0.000    59.097    UART/USOUND/PLAYHZ/i___591_i_1_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.211 r  UART/USOUND/PLAYHZ/i___590_i_2/CO[3]
                         net (fo=1, routed)           0.000    59.211    UART/USOUND/PLAYHZ/i___590_i_2_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    59.482 r  UART/USOUND/PLAYHZ/i___590_i_1/CO[0]
                         net (fo=29, routed)          1.945    61.428    UART/USOUND/PLAYHZ/i___590_i_1_n_3
    SLICE_X42Y57         LUT4 (Prop_lut4_I0_O)        0.373    61.801 r  UART/USOUND/PLAYHZ/i___119__0/O
                         net (fo=1, routed)           0.000    61.801    UART/USOUND/PLAYHZ/i___119__0_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.334 r  UART/USOUND/PLAYHZ/i___608_i_1/CO[3]
                         net (fo=1, routed)           0.000    62.334    UART/USOUND/PLAYHZ/i___608_i_1_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.451 r  UART/USOUND/PLAYHZ/i___607_i_1/CO[3]
                         net (fo=1, routed)           0.000    62.451    UART/USOUND/PLAYHZ/i___607_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.568 r  UART/USOUND/PLAYHZ/i___604_i_1/CO[3]
                         net (fo=1, routed)           0.000    62.568    UART/USOUND/PLAYHZ/i___604_i_1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.685 r  UART/USOUND/PLAYHZ/i___602_i_1/CO[3]
                         net (fo=1, routed)           0.000    62.685    UART/USOUND/PLAYHZ/i___602_i_1_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.802 r  UART/USOUND/PLAYHZ/i___601_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.802    UART/USOUND/PLAYHZ/i___601_i_2_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    63.056 r  UART/USOUND/PLAYHZ/i___601_i_1/CO[0]
                         net (fo=29, routed)          1.773    64.829    UART/USOUND/PLAYHZ/i___601_i_1_n_3
    SLICE_X43Y53         LUT4 (Prop_lut4_I0_O)        0.367    65.196 r  UART/USOUND/PLAYHZ/i___115__0/O
                         net (fo=1, routed)           0.000    65.196    UART/USOUND/PLAYHZ/i___115__0_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.746 r  UART/USOUND/PLAYHZ/i___619_i_1/CO[3]
                         net (fo=1, routed)           0.000    65.746    UART/USOUND/PLAYHZ/i___619_i_1_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.860 r  UART/USOUND/PLAYHZ/i___618_i_1/CO[3]
                         net (fo=1, routed)           0.000    65.860    UART/USOUND/PLAYHZ/i___618_i_1_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.974 r  UART/USOUND/PLAYHZ/i___615_i_1/CO[3]
                         net (fo=1, routed)           0.000    65.974    UART/USOUND/PLAYHZ/i___615_i_1_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.088 r  UART/USOUND/PLAYHZ/i___613_i_1/CO[3]
                         net (fo=1, routed)           0.000    66.088    UART/USOUND/PLAYHZ/i___613_i_1_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.202 r  UART/USOUND/PLAYHZ/i___612_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.202    UART/USOUND/PLAYHZ/i___612_i_2_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    66.473 r  UART/USOUND/PLAYHZ/i___612_i_1/CO[0]
                         net (fo=29, routed)          2.104    68.577    UART/USOUND/PLAYHZ/i___612_i_1_n_3
    SLICE_X42Y51         LUT2 (Prop_lut2_I0_O)        0.373    68.950 r  UART/USOUND/PLAYHZ/i___722_i_5/O
                         net (fo=1, routed)           0.000    68.950    UART/USOUND/PLAYHZ/i___722_i_5_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    69.326 r  UART/USOUND/PLAYHZ/i___722_i_2/CO[3]
                         net (fo=1, routed)           0.000    69.326    UART/USOUND/PLAYHZ/i___722_i_2_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.443 r  UART/USOUND/PLAYHZ/i___725_i_1/CO[3]
                         net (fo=1, routed)           0.000    69.443    UART/USOUND/PLAYHZ/i___725_i_1_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.560 r  UART/USOUND/PLAYHZ/i___727_i_1/CO[3]
                         net (fo=1, routed)           0.000    69.560    UART/USOUND/PLAYHZ/i___727_i_1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.677 r  UART/USOUND/PLAYHZ/i___724_i_1/CO[3]
                         net (fo=1, routed)           0.000    69.677    UART/USOUND/PLAYHZ/i___724_i_1_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.794 r  UART/USOUND/PLAYHZ/i___723_i_1/CO[3]
                         net (fo=1, routed)           0.000    69.794    UART/USOUND/PLAYHZ/i___723_i_1_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    70.048 r  UART/USOUND/PLAYHZ/i___722_i_1/CO[0]
                         net (fo=29, routed)          1.461    71.509    UART/USOUND/PLAYHZ/i___722_i_1_n_3
    SLICE_X44Y52         LUT4 (Prop_lut4_I0_O)        0.367    71.876 r  UART/USOUND/PLAYHZ/i___107__0/O
                         net (fo=1, routed)           0.000    71.876    UART/USOUND/PLAYHZ/i___107__0_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.426 r  UART/USOUND/PLAYHZ/i___733_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.426    UART/USOUND/PLAYHZ/i___733_i_2_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.540 r  UART/USOUND/PLAYHZ/i___736_i_1/CO[3]
                         net (fo=1, routed)           0.000    72.540    UART/USOUND/PLAYHZ/i___736_i_1_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.654 r  UART/USOUND/PLAYHZ/i___738_i_1/CO[3]
                         net (fo=1, routed)           0.000    72.654    UART/USOUND/PLAYHZ/i___738_i_1_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.768 r  UART/USOUND/PLAYHZ/i___735_i_1/CO[3]
                         net (fo=1, routed)           0.000    72.768    UART/USOUND/PLAYHZ/i___735_i_1_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.882 r  UART/USOUND/PLAYHZ/i___734_i_1/CO[3]
                         net (fo=1, routed)           0.000    72.882    UART/USOUND/PLAYHZ/i___734_i_1_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    73.153 r  UART/USOUND/PLAYHZ/i___733_i_1/CO[0]
                         net (fo=29, routed)          1.546    74.699    UART/USOUND/PLAYHZ/i___733_i_1_n_3
    SLICE_X45Y51         LUT2 (Prop_lut2_I0_O)        0.373    75.072 r  UART/USOUND/PLAYHZ/i___630_i_3/O
                         net (fo=1, routed)           0.000    75.072    UART/USOUND/PLAYHZ/i___630_i_3_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    75.473 r  UART/USOUND/PLAYHZ/i___630_i_1/CO[3]
                         net (fo=1, routed)           0.000    75.473    UART/USOUND/PLAYHZ/i___630_i_1_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.587 r  UART/USOUND/PLAYHZ/i___623_i_2/CO[3]
                         net (fo=1, routed)           0.000    75.587    UART/USOUND/PLAYHZ/i___623_i_2_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.701 r  UART/USOUND/PLAYHZ/i___627_i_1/CO[3]
                         net (fo=1, routed)           0.000    75.701    UART/USOUND/PLAYHZ/i___627_i_1_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.815 r  UART/USOUND/PLAYHZ/i___625_i_1/CO[3]
                         net (fo=1, routed)           0.000    75.815    UART/USOUND/PLAYHZ/i___625_i_1_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.929 r  UART/USOUND/PLAYHZ/i___624_i_1/CO[3]
                         net (fo=1, routed)           0.000    75.929    UART/USOUND/PLAYHZ/i___624_i_1_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    76.200 r  UART/USOUND/PLAYHZ/i___623_i_1/CO[0]
                         net (fo=29, routed)          2.051    78.251    UART/USOUND/PLAYHZ/i___623_i_1_n_3
    SLICE_X46Y47         LUT4 (Prop_lut4_I0_O)        0.373    78.624 r  UART/USOUND/PLAYHZ/i___99__0/O
                         net (fo=1, routed)           0.000    78.624    UART/USOUND/PLAYHZ/i___99__0_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.157 r  UART/USOUND/PLAYHZ/i___641_i_1/CO[3]
                         net (fo=1, routed)           0.000    79.157    UART/USOUND/PLAYHZ/i___641_i_1_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.274 r  UART/USOUND/PLAYHZ/i___640_i_1/CO[3]
                         net (fo=1, routed)           0.000    79.274    UART/USOUND/PLAYHZ/i___640_i_1_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.391 r  UART/USOUND/PLAYHZ/i___634_i_2/CO[3]
                         net (fo=1, routed)           0.001    79.392    UART/USOUND/PLAYHZ/i___634_i_2_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.509 r  UART/USOUND/PLAYHZ/i___636_i_1/CO[3]
                         net (fo=1, routed)           0.000    79.509    UART/USOUND/PLAYHZ/i___636_i_1_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.626 r  UART/USOUND/PLAYHZ/i___635_i_1/CO[3]
                         net (fo=1, routed)           0.000    79.626    UART/USOUND/PLAYHZ/i___635_i_1_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    79.880 r  UART/USOUND/PLAYHZ/i___634_i_1/CO[0]
                         net (fo=29, routed)          1.747    81.627    UART/USOUND/PLAYHZ/i___634_i_1_n_3
    SLICE_X43Y47         LUT4 (Prop_lut4_I0_O)        0.367    81.994 r  UART/USOUND/PLAYHZ/i___95__0/O
                         net (fo=1, routed)           0.000    81.994    UART/USOUND/PLAYHZ/i___95__0_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.544 r  UART/USOUND/PLAYHZ/i___652_i_1/CO[3]
                         net (fo=1, routed)           0.000    82.544    UART/USOUND/PLAYHZ/i___652_i_1_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.658 r  UART/USOUND/PLAYHZ/i___651_i_1/CO[3]
                         net (fo=1, routed)           0.000    82.658    UART/USOUND/PLAYHZ/i___651_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.772 r  UART/USOUND/PLAYHZ/i___645_i_2/CO[3]
                         net (fo=1, routed)           0.001    82.773    UART/USOUND/PLAYHZ/i___645_i_2_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.887 r  UART/USOUND/PLAYHZ/i___647_i_1/CO[3]
                         net (fo=1, routed)           0.000    82.887    UART/USOUND/PLAYHZ/i___647_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.001 r  UART/USOUND/PLAYHZ/i___646_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.001    UART/USOUND/PLAYHZ/i___646_i_1_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    83.272 r  UART/USOUND/PLAYHZ/i___645_i_1/CO[0]
                         net (fo=29, routed)          1.381    84.653    UART/USOUND/PLAYHZ/i___645_i_1_n_3
    SLICE_X44Y46         LUT4 (Prop_lut4_I0_O)        0.373    85.026 r  UART/USOUND/PLAYHZ/i___91__0/O
                         net (fo=1, routed)           0.000    85.026    UART/USOUND/PLAYHZ/i___91__0_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.576 r  UART/USOUND/PLAYHZ/i___663_i_1/CO[3]
                         net (fo=1, routed)           0.000    85.576    UART/USOUND/PLAYHZ/i___663_i_1_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.690 r  UART/USOUND/PLAYHZ/i___662_i_1/CO[3]
                         net (fo=1, routed)           0.000    85.690    UART/USOUND/PLAYHZ/i___662_i_1_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.804 r  UART/USOUND/PLAYHZ/i___659_i_1/CO[3]
                         net (fo=1, routed)           0.000    85.804    UART/USOUND/PLAYHZ/i___659_i_1_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.918 r  UART/USOUND/PLAYHZ/i___656_i_2/CO[3]
                         net (fo=1, routed)           0.001    85.919    UART/USOUND/PLAYHZ/i___656_i_2_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.033 r  UART/USOUND/PLAYHZ/i___657_i_1/CO[3]
                         net (fo=1, routed)           0.000    86.033    UART/USOUND/PLAYHZ/i___657_i_1_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    86.304 r  UART/USOUND/PLAYHZ/i___656_i_1/CO[0]
                         net (fo=29, routed)          1.840    88.144    UART/USOUND/PLAYHZ/i___656_i_1_n_3
    SLICE_X43Y41         LUT2 (Prop_lut2_I0_O)        0.373    88.517 r  UART/USOUND/PLAYHZ/i___674_i_4/O
                         net (fo=1, routed)           0.000    88.517    UART/USOUND/PLAYHZ/i___674_i_4_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    88.915 r  UART/USOUND/PLAYHZ/i___674_i_1/CO[3]
                         net (fo=1, routed)           0.000    88.915    UART/USOUND/PLAYHZ/i___674_i_1_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.029 r  UART/USOUND/PLAYHZ/i___673_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.029    UART/USOUND/PLAYHZ/i___673_i_1_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.143 r  UART/USOUND/PLAYHZ/i___670_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.143    UART/USOUND/PLAYHZ/i___670_i_1_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.257 r  UART/USOUND/PLAYHZ/i___667_i_2/CO[3]
                         net (fo=1, routed)           0.000    89.257    UART/USOUND/PLAYHZ/i___667_i_2_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.370 r  UART/USOUND/PLAYHZ/i___668_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.370    UART/USOUND/PLAYHZ/i___668_i_1_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    89.642 r  UART/USOUND/PLAYHZ/i___667_i_1/CO[0]
                         net (fo=29, routed)          1.709    91.351    UART/USOUND/PLAYHZ/i___667_i_1_n_3
    SLICE_X42Y41         LUT4 (Prop_lut4_I0_O)        0.373    91.724 r  UART/USOUND/PLAYHZ/i___83__0/O
                         net (fo=1, routed)           0.000    91.724    UART/USOUND/PLAYHZ/i___83__0_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.257 r  UART/USOUND/PLAYHZ/i___685_i_1/CO[3]
                         net (fo=1, routed)           0.000    92.257    UART/USOUND/PLAYHZ/i___685_i_1_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.374 r  UART/USOUND/PLAYHZ/i___684_i_1/CO[3]
                         net (fo=1, routed)           0.000    92.374    UART/USOUND/PLAYHZ/i___684_i_1_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.491 r  UART/USOUND/PLAYHZ/i___681_i_1/CO[3]
                         net (fo=1, routed)           0.000    92.491    UART/USOUND/PLAYHZ/i___681_i_1_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.608 r  UART/USOUND/PLAYHZ/i___679_i_1/CO[3]
                         net (fo=1, routed)           0.000    92.608    UART/USOUND/PLAYHZ/i___679_i_1_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.725 r  UART/USOUND/PLAYHZ/i___678_i_2/CO[3]
                         net (fo=1, routed)           0.000    92.725    UART/USOUND/PLAYHZ/i___678_i_2_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    92.979 r  UART/USOUND/PLAYHZ/i___678_i_1/CO[0]
                         net (fo=29, routed)          2.050    95.028    UART/USOUND/PLAYHZ/i___678_i_1_n_3
    SLICE_X40Y40         LUT2 (Prop_lut2_I0_O)        0.367    95.395 r  UART/USOUND/PLAYHZ/i___696_i_4/O
                         net (fo=1, routed)           0.000    95.395    UART/USOUND/PLAYHZ/i___696_i_4_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    95.793 r  UART/USOUND/PLAYHZ/i___696_i_1/CO[3]
                         net (fo=1, routed)           0.000    95.793    UART/USOUND/PLAYHZ/i___696_i_1_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.907 r  UART/USOUND/PLAYHZ/i___695_i_1/CO[3]
                         net (fo=1, routed)           0.000    95.907    UART/USOUND/PLAYHZ/i___695_i_1_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.021 r  UART/USOUND/PLAYHZ/i___692_i_1/CO[3]
                         net (fo=1, routed)           0.000    96.021    UART/USOUND/PLAYHZ/i___692_i_1_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.135 r  UART/USOUND/PLAYHZ/i___690_i_1/CO[3]
                         net (fo=1, routed)           0.000    96.135    UART/USOUND/PLAYHZ/i___690_i_1_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.249 r  UART/USOUND/PLAYHZ/i___689_i_2/CO[3]
                         net (fo=1, routed)           0.000    96.249    UART/USOUND/PLAYHZ/i___689_i_2_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    96.520 r  UART/USOUND/PLAYHZ/i___689_i_1/CO[0]
                         net (fo=29, routed)          1.602    98.122    UART/USOUND/PLAYHZ/i___689_i_1_n_3
    SLICE_X41Y40         LUT2 (Prop_lut2_I0_O)        0.373    98.495 r  UART/USOUND/PLAYHZ/i___75__0/O
                         net (fo=1, routed)           0.000    98.495    UART/USOUND/PLAYHZ/i___75__0_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    99.027 r  UART/USOUND/PLAYHZ/i___176_i_84/CO[3]
                         net (fo=1, routed)           0.000    99.027    UART/USOUND/PLAYHZ/i___176_i_84_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.141 r  UART/USOUND/PLAYHZ/i___176_i_58/CO[3]
                         net (fo=1, routed)           0.000    99.141    UART/USOUND/PLAYHZ/i___176_i_58_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.255 r  UART/USOUND/PLAYHZ/i___176_i_38/CO[3]
                         net (fo=1, routed)           0.000    99.255    UART/USOUND/PLAYHZ/i___176_i_38_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.369 r  UART/USOUND/PLAYHZ/i___176_i_13/CO[3]
                         net (fo=1, routed)           0.000    99.369    UART/USOUND/PLAYHZ/i___176_i_13_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.483 f  UART/USOUND/PLAYHZ/i___176_i_4/CO[3]
                         net (fo=1, routed)           1.907   101.390    UART/USOUND/PLAYHZ/i___176_i_4_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I1_O)        0.124   101.514 r  UART/USOUND/PLAYHZ/i___176_i_1/O
                         net (fo=1, routed)           0.831   102.346    UART/USOUND/PLAYHZ/i___176_i_1_n_0
    SLICE_X15Y54         LUT4 (Prop_lut4_I0_O)        0.124   102.470 r  UART/USOUND/PLAYHZ/i___176/O
                         net (fo=1, routed)           0.000   102.470    UART/USOUND/PLAYHZ/i___176_n_0
    SLICE_X15Y54         FDRE                                         r  UART/USOUND/PLAYHZ/o_Sound_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.615ns  (logic 14.420ns (30.284%)  route 33.195ns (69.716%))
  Logic Levels:           52  (CARRY4=25 FDRE=1 LUT2=2 LUT3=6 LUT4=3 LUT5=8 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[0]/C
    SLICE_X65Y92         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART/URX/r_RX_Byte_reg[0]/Q
                         net (fo=56, routed)          2.473     2.929    UART/UHANDLE/Data_Recieved[0]
    SLICE_X65Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.314 r  UART/UHANDLE/i___298_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.314    UART/UHANDLE/i___298_0_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.627 r  UART/UHANDLE/geld_reg[13]_i_19/O[3]
                         net (fo=3, routed)           0.823     4.450    UART/UHANDLE/r_RX_Byte_reg[4][0]
    SLICE_X65Y86         LUT3 (Prop_lut3_I2_O)        0.306     4.756 f  UART/UHANDLE/geld[13]_i_21/O
                         net (fo=2, routed)           1.120     5.876    UART/UHANDLE/geld[13]_i_21_n_0
    SLICE_X65Y85         LUT5 (Prop_lut5_I3_O)        0.152     6.028 r  UART/UHANDLE/geld[13]_i_13/O
                         net (fo=2, routed)           0.583     6.612    UART/UHANDLE/geld[13]_i_13_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.850     7.462 r  UART/UHANDLE/geld_reg[13]_i_8/O[3]
                         net (fo=1, routed)           0.803     8.264    UART/UHANDLE/geld1[14]
    SLICE_X63Y85         LUT4 (Prop_lut4_I2_O)        0.307     8.571 r  UART/UHANDLE/geld[13]_i_4/O
                         net (fo=1, routed)           0.000     8.571    UART/UHANDLE/geld[13]_i_4_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.969 r  UART/UHANDLE/geld_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.969    UART/UHANDLE/geld_reg[13]_i_2_n_0
    SLICE_X63Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.083 r  UART/UHANDLE/geld_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.083    UART/UHANDLE/geld_reg[17]_i_2_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.197 r  UART/UHANDLE/i___211_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.197    UART/UHANDLE/i___211_i_1_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.311 r  UART/UHANDLE/i___208_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.311    UART/UHANDLE/i___208_i_1_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.624 r  UART/UHANDLE/i___39_i_1/O[3]
                         net (fo=2, routed)           0.723    10.347    UART/UHANDLE/geld_reg[31]_0[5]
    SLICE_X62Y90         LUT5 (Prop_lut5_I4_O)        0.306    10.653 r  UART/UHANDLE/i___205__0/O
                         net (fo=184, routed)         2.485    13.138    UART/UHANDLE/request_selected_int_reg[0]
    SLICE_X48Y93         LUT3 (Prop_lut3_I2_O)        0.124    13.262 f  UART/UHANDLE/i___0_i_2/O
                         net (fo=92, routed)          3.090    16.352    UART/UHANDLE/i___215_i_7_n_0
    SLICE_X60Y80         LUT3 (Prop_lut3_I2_O)        0.124    16.476 r  UART/UHANDLE/i___85_i_8/O
                         net (fo=3, routed)           1.155    17.631    UART/UHANDLE/i___85_i_8_n_0
    SLICE_X53Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.157 r  UART/UHANDLE/i___85_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.157    UART/UHANDLE/i___85_i_1_n_0
    SLICE_X53Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.271 r  UART/UHANDLE/i___85_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.271    UART/UHANDLE/i___85_i_21_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.510 r  UART/UHANDLE/i___50_i_40/O[2]
                         net (fo=3, routed)           0.979    19.488    UART/UHANDLE/i___50_i_40_n_5
    SLICE_X49Y83         LUT3 (Prop_lut3_I0_O)        0.302    19.790 r  UART/UHANDLE/i___50_i_58/O
                         net (fo=2, routed)           1.487    21.277    UART/UHANDLE/i___50_i_58_n_0
    SLICE_X52Y79         LUT5 (Prop_lut5_I4_O)        0.153    21.430 r  UART/UHANDLE/i___50_i_29/O
                         net (fo=2, routed)           1.011    22.442    UART/UHANDLE/i___50_i_29_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I0_O)        0.331    22.773 r  UART/UHANDLE/i___50_i_33/O
                         net (fo=1, routed)           0.000    22.773    UART/UHANDLE/i___50_i_33_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.153 r  UART/UHANDLE/i___50_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.153    UART/UHANDLE/i___50_i_11_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.270 r  UART/UHANDLE/i___50_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.270    UART/UHANDLE/i___50_i_2_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.509 f  UART/UHANDLE/i___50_i_1/O[2]
                         net (fo=8, routed)           0.970    24.478    UART/UHANDLE/i___50_i_1_n_5
    SLICE_X51Y86         LUT3 (Prop_lut3_I1_O)        0.331    24.809 r  UART/UHANDLE/i___120_i_2/O
                         net (fo=2, routed)           0.690    25.499    UART/UHANDLE/i___120_i_2_n_0
    SLICE_X51Y86         LUT4 (Prop_lut4_I3_O)        0.327    25.826 r  UART/UHANDLE/i___120_i_4/O
                         net (fo=1, routed)           0.000    25.826    UART/UHANDLE/i___120_i_4_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.227 r  UART/UHANDLE/i___120_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.227    UART/UHANDLE/i___120_i_1_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    26.450 r  UART/UHANDLE/i___126_i_5/O[0]
                         net (fo=1, routed)           0.831    27.281    UART/UHANDLE/i___126_i_5_n_7
    SLICE_X50Y89         LUT2 (Prop_lut2_I1_O)        0.299    27.580 r  UART/UHANDLE/i___126_i_2/O
                         net (fo=1, routed)           0.000    27.580    UART/UHANDLE/i___126_i_2_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.956 r  UART/UHANDLE/i___126_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.956    UART/UHANDLE/i___126_i_1_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.175 r  UART/UHANDLE/i___151_i_1/O[0]
                         net (fo=1, routed)           1.023    29.198    UART/UHANDLE/i___151_i_1_n_7
    SLICE_X48Y96         LUT2 (Prop_lut2_I1_O)        0.295    29.493 r  UART/UHANDLE/i___151/O
                         net (fo=1, routed)           0.000    29.493    UART/UHANDLE/i___151_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    29.720 r  UART/UHANDLE/i___40_i_5/O[1]
                         net (fo=5, routed)           1.335    31.055    UART/UHANDLE/i___40_i_5_n_6
    SLICE_X48Y111        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    31.928 r  UART/UHANDLE/i___40_i_4/CO[2]
                         net (fo=32, routed)          1.305    33.233    UART/UHANDLE/i___40_i_4_n_1
    SLICE_X40Y109        LUT3 (Prop_lut3_I1_O)        0.313    33.546 f  UART/UHANDLE/i___40_i_14/O
                         net (fo=2, routed)           0.680    34.226    UART/UHANDLE/i___40_i_14_n_0
    SLICE_X40Y109        LUT6 (Prop_lut6_I3_O)        0.124    34.350 f  UART/UHANDLE/i___40_i_6__1/O
                         net (fo=5, routed)           1.002    35.352    UART/UHANDLE/i___40_i_6__1_n_0
    SLICE_X39Y107        LUT6 (Prop_lut6_I0_O)        0.124    35.476 r  UART/UHANDLE/i___40_i_2__1/O
                         net (fo=43, routed)          1.363    36.839    UART/UHANDLE/i___40_i_2__1_n_0
    SLICE_X36Y111        LUT5 (Prop_lut5_I2_O)        0.150    36.989 r  UART/UHANDLE/i___44/O
                         net (fo=3, routed)           0.817    37.806    UART/UHANDLE/i___44_n_0
    SLICE_X36Y110        LUT5 (Prop_lut5_I4_O)        0.326    38.132 r  UART/UHANDLE/i___43_i_9/O
                         net (fo=2, routed)           0.453    38.585    UART/UHANDLE/i___43_i_9_n_0
    SLICE_X37Y110        LUT6 (Prop_lut6_I0_O)        0.124    38.709 r  UART/UHANDLE/i___43_i_10/O
                         net (fo=1, routed)           0.000    38.709    UART/UHANDLE/i___43_i_10_n_0
    SLICE_X37Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    39.107 r  UART/UHANDLE/i___43_i_3/CO[3]
                         net (fo=1, routed)           0.000    39.107    UART/UHANDLE/i___43_i_3_n_0
    SLICE_X37Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.329 r  UART/UHANDLE/i___43_i_2/O[0]
                         net (fo=2, routed)           0.728    40.057    UART/UHANDLE/i___43_i_2_n_7
    SLICE_X38Y108        LUT5 (Prop_lut5_I0_O)        0.299    40.356 r  UART/UHANDLE/i___45_i_19/O
                         net (fo=2, routed)           0.652    41.008    UART/UHANDLE/i___45_i_19_n_0
    SLICE_X37Y108        LUT4 (Prop_lut4_I3_O)        0.124    41.132 r  UART/UHANDLE/i___45_i_22/O
                         net (fo=1, routed)           0.000    41.132    UART/UHANDLE/i___45_i_22_n_0
    SLICE_X37Y108        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    41.380 r  UART/UHANDLE/i___45_i_5/O[3]
                         net (fo=2, routed)           0.819    42.198    UART/UHANDLE/i___45_i_5_n_4
    SLICE_X38Y108        LUT5 (Prop_lut5_I0_O)        0.306    42.504 r  UART/UHANDLE/i___45_i_27/O
                         net (fo=2, routed)           1.085    43.589    UART/UHANDLE/i___45_i_27_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I0_O)        0.124    43.713 r  UART/UHANDLE/i___45_i_31/O
                         net (fo=1, routed)           0.000    43.713    UART/UHANDLE/i___45_i_31_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.114 r  UART/UHANDLE/i___45_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.114    UART/UHANDLE/i___45_i_12_n_0
    SLICE_X36Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.342 r  UART/UHANDLE/i___45_i_3/CO[2]
                         net (fo=4, routed)           0.826    45.169    UART/UHANDLE/i___45_i_3_n_1
    SLICE_X39Y108        LUT5 (Prop_lut5_I1_O)        0.313    45.482 f  UART/UHANDLE/Number[1]_i_6/O
                         net (fo=1, routed)           1.070    46.552    UART/UHANDLE/Number[1]_i_6_n_0
    SLICE_X38Y95         LUT6 (Prop_lut6_I4_O)        0.124    46.676 f  UART/UHANDLE/Number[1]_i_3/O
                         net (fo=1, routed)           0.815    47.491    UART/UHANDLE/Number[1]_i_3_n_0
    SLICE_X37Y95         LUT6 (Prop_lut6_I4_O)        0.124    47.615 r  UART/UHANDLE/Number[1]_i_1/O
                         net (fo=1, routed)           0.000    47.615    UART/UHANDLE/Number[1]_i_1_n_0
    SLICE_X37Y95         FDRE                                         r  UART/UHANDLE/Number_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.469ns  (logic 14.650ns (30.862%)  route 32.819ns (69.138%))
  Logic Levels:           52  (CARRY4=25 FDRE=1 LUT2=2 LUT3=6 LUT4=3 LUT5=9 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[0]/C
    SLICE_X65Y92         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART/URX/r_RX_Byte_reg[0]/Q
                         net (fo=56, routed)          2.473     2.929    UART/UHANDLE/Data_Recieved[0]
    SLICE_X65Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.314 r  UART/UHANDLE/i___298_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.314    UART/UHANDLE/i___298_0_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.627 r  UART/UHANDLE/geld_reg[13]_i_19/O[3]
                         net (fo=3, routed)           0.823     4.450    UART/UHANDLE/r_RX_Byte_reg[4][0]
    SLICE_X65Y86         LUT3 (Prop_lut3_I2_O)        0.306     4.756 f  UART/UHANDLE/geld[13]_i_21/O
                         net (fo=2, routed)           1.120     5.876    UART/UHANDLE/geld[13]_i_21_n_0
    SLICE_X65Y85         LUT5 (Prop_lut5_I3_O)        0.152     6.028 r  UART/UHANDLE/geld[13]_i_13/O
                         net (fo=2, routed)           0.583     6.612    UART/UHANDLE/geld[13]_i_13_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.850     7.462 r  UART/UHANDLE/geld_reg[13]_i_8/O[3]
                         net (fo=1, routed)           0.803     8.264    UART/UHANDLE/geld1[14]
    SLICE_X63Y85         LUT4 (Prop_lut4_I2_O)        0.307     8.571 r  UART/UHANDLE/geld[13]_i_4/O
                         net (fo=1, routed)           0.000     8.571    UART/UHANDLE/geld[13]_i_4_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.969 r  UART/UHANDLE/geld_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.969    UART/UHANDLE/geld_reg[13]_i_2_n_0
    SLICE_X63Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.083 r  UART/UHANDLE/geld_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.083    UART/UHANDLE/geld_reg[17]_i_2_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.197 r  UART/UHANDLE/i___211_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.197    UART/UHANDLE/i___211_i_1_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.311 r  UART/UHANDLE/i___208_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.311    UART/UHANDLE/i___208_i_1_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.624 r  UART/UHANDLE/i___39_i_1/O[3]
                         net (fo=2, routed)           0.723    10.347    UART/UHANDLE/geld_reg[31]_0[5]
    SLICE_X62Y90         LUT5 (Prop_lut5_I4_O)        0.306    10.653 r  UART/UHANDLE/i___205__0/O
                         net (fo=184, routed)         2.485    13.138    UART/UHANDLE/request_selected_int_reg[0]
    SLICE_X48Y93         LUT3 (Prop_lut3_I2_O)        0.124    13.262 f  UART/UHANDLE/i___0_i_2/O
                         net (fo=92, routed)          3.090    16.352    UART/UHANDLE/i___215_i_7_n_0
    SLICE_X60Y80         LUT3 (Prop_lut3_I2_O)        0.124    16.476 r  UART/UHANDLE/i___85_i_8/O
                         net (fo=3, routed)           1.155    17.631    UART/UHANDLE/i___85_i_8_n_0
    SLICE_X53Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.157 r  UART/UHANDLE/i___85_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.157    UART/UHANDLE/i___85_i_1_n_0
    SLICE_X53Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.271 r  UART/UHANDLE/i___85_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.271    UART/UHANDLE/i___85_i_21_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.510 r  UART/UHANDLE/i___50_i_40/O[2]
                         net (fo=3, routed)           0.979    19.488    UART/UHANDLE/i___50_i_40_n_5
    SLICE_X49Y83         LUT3 (Prop_lut3_I0_O)        0.302    19.790 r  UART/UHANDLE/i___50_i_58/O
                         net (fo=2, routed)           1.487    21.277    UART/UHANDLE/i___50_i_58_n_0
    SLICE_X52Y79         LUT5 (Prop_lut5_I4_O)        0.153    21.430 r  UART/UHANDLE/i___50_i_29/O
                         net (fo=2, routed)           1.011    22.442    UART/UHANDLE/i___50_i_29_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I0_O)        0.331    22.773 r  UART/UHANDLE/i___50_i_33/O
                         net (fo=1, routed)           0.000    22.773    UART/UHANDLE/i___50_i_33_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.153 r  UART/UHANDLE/i___50_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.153    UART/UHANDLE/i___50_i_11_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.270 r  UART/UHANDLE/i___50_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.270    UART/UHANDLE/i___50_i_2_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.509 f  UART/UHANDLE/i___50_i_1/O[2]
                         net (fo=8, routed)           0.970    24.478    UART/UHANDLE/i___50_i_1_n_5
    SLICE_X51Y86         LUT3 (Prop_lut3_I1_O)        0.331    24.809 r  UART/UHANDLE/i___120_i_2/O
                         net (fo=2, routed)           0.690    25.499    UART/UHANDLE/i___120_i_2_n_0
    SLICE_X51Y86         LUT4 (Prop_lut4_I3_O)        0.327    25.826 r  UART/UHANDLE/i___120_i_4/O
                         net (fo=1, routed)           0.000    25.826    UART/UHANDLE/i___120_i_4_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.227 r  UART/UHANDLE/i___120_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.227    UART/UHANDLE/i___120_i_1_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    26.450 r  UART/UHANDLE/i___126_i_5/O[0]
                         net (fo=1, routed)           0.831    27.281    UART/UHANDLE/i___126_i_5_n_7
    SLICE_X50Y89         LUT2 (Prop_lut2_I1_O)        0.299    27.580 r  UART/UHANDLE/i___126_i_2/O
                         net (fo=1, routed)           0.000    27.580    UART/UHANDLE/i___126_i_2_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.956 r  UART/UHANDLE/i___126_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.956    UART/UHANDLE/i___126_i_1_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.175 r  UART/UHANDLE/i___151_i_1/O[0]
                         net (fo=1, routed)           1.023    29.198    UART/UHANDLE/i___151_i_1_n_7
    SLICE_X48Y96         LUT2 (Prop_lut2_I1_O)        0.295    29.493 r  UART/UHANDLE/i___151/O
                         net (fo=1, routed)           0.000    29.493    UART/UHANDLE/i___151_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    29.720 r  UART/UHANDLE/i___40_i_5/O[1]
                         net (fo=5, routed)           1.335    31.055    UART/UHANDLE/i___40_i_5_n_6
    SLICE_X48Y111        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    31.928 r  UART/UHANDLE/i___40_i_4/CO[2]
                         net (fo=32, routed)          1.305    33.233    UART/UHANDLE/i___40_i_4_n_1
    SLICE_X40Y109        LUT3 (Prop_lut3_I1_O)        0.313    33.546 f  UART/UHANDLE/i___40_i_14/O
                         net (fo=2, routed)           0.680    34.226    UART/UHANDLE/i___40_i_14_n_0
    SLICE_X40Y109        LUT6 (Prop_lut6_I3_O)        0.124    34.350 f  UART/UHANDLE/i___40_i_6__1/O
                         net (fo=5, routed)           1.002    35.352    UART/UHANDLE/i___40_i_6__1_n_0
    SLICE_X39Y107        LUT6 (Prop_lut6_I0_O)        0.124    35.476 r  UART/UHANDLE/i___40_i_2__1/O
                         net (fo=43, routed)          1.363    36.839    UART/UHANDLE/i___40_i_2__1_n_0
    SLICE_X36Y111        LUT5 (Prop_lut5_I2_O)        0.150    36.989 r  UART/UHANDLE/i___44/O
                         net (fo=3, routed)           0.817    37.806    UART/UHANDLE/i___44_n_0
    SLICE_X36Y110        LUT5 (Prop_lut5_I4_O)        0.326    38.132 r  UART/UHANDLE/i___43_i_9/O
                         net (fo=2, routed)           0.453    38.585    UART/UHANDLE/i___43_i_9_n_0
    SLICE_X37Y110        LUT6 (Prop_lut6_I0_O)        0.124    38.709 r  UART/UHANDLE/i___43_i_10/O
                         net (fo=1, routed)           0.000    38.709    UART/UHANDLE/i___43_i_10_n_0
    SLICE_X37Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    39.107 r  UART/UHANDLE/i___43_i_3/CO[3]
                         net (fo=1, routed)           0.000    39.107    UART/UHANDLE/i___43_i_3_n_0
    SLICE_X37Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.329 r  UART/UHANDLE/i___43_i_2/O[0]
                         net (fo=2, routed)           0.728    40.057    UART/UHANDLE/i___43_i_2_n_7
    SLICE_X38Y108        LUT5 (Prop_lut5_I0_O)        0.299    40.356 r  UART/UHANDLE/i___45_i_19/O
                         net (fo=2, routed)           0.652    41.008    UART/UHANDLE/i___45_i_19_n_0
    SLICE_X37Y108        LUT4 (Prop_lut4_I3_O)        0.124    41.132 r  UART/UHANDLE/i___45_i_22/O
                         net (fo=1, routed)           0.000    41.132    UART/UHANDLE/i___45_i_22_n_0
    SLICE_X37Y108        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    41.380 r  UART/UHANDLE/i___45_i_5/O[3]
                         net (fo=2, routed)           0.819    42.198    UART/UHANDLE/i___45_i_5_n_4
    SLICE_X38Y108        LUT5 (Prop_lut5_I0_O)        0.306    42.504 r  UART/UHANDLE/i___45_i_27/O
                         net (fo=2, routed)           1.085    43.589    UART/UHANDLE/i___45_i_27_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I0_O)        0.124    43.713 r  UART/UHANDLE/i___45_i_31/O
                         net (fo=1, routed)           0.000    43.713    UART/UHANDLE/i___45_i_31_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.114 r  UART/UHANDLE/i___45_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.114    UART/UHANDLE/i___45_i_12_n_0
    SLICE_X36Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.342 f  UART/UHANDLE/i___45_i_3/CO[2]
                         net (fo=4, routed)           0.826    45.169    UART/UHANDLE/i___45_i_3_n_1
    SLICE_X39Y108        LUT5 (Prop_lut5_I0_O)        0.341    45.510 r  UART/UHANDLE/i___41_i_1__1/O
                         net (fo=1, routed)           0.688    46.197    UART/UHANDLE/i___41_i_1__1_n_0
    SLICE_X39Y108        LUT5 (Prop_lut5_I2_O)        0.326    46.523 r  UART/UHANDLE/i___41/O
                         net (fo=1, routed)           0.821    47.345    UART/UHANDLE/i___41_n_0
    SLICE_X37Y95         LUT6 (Prop_lut6_I0_O)        0.124    47.469 r  UART/UHANDLE/Number[3]_i_3/O
                         net (fo=1, routed)           0.000    47.469    UART/UHANDLE/Number[3]_i_3_n_0
    SLICE_X37Y95         FDRE                                         r  UART/UHANDLE/Number_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.262ns  (logic 14.420ns (30.511%)  route 32.842ns (69.489%))
  Logic Levels:           52  (CARRY4=25 FDRE=1 LUT2=2 LUT3=6 LUT4=3 LUT5=7 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[0]/C
    SLICE_X65Y92         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART/URX/r_RX_Byte_reg[0]/Q
                         net (fo=56, routed)          2.473     2.929    UART/UHANDLE/Data_Recieved[0]
    SLICE_X65Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.314 r  UART/UHANDLE/i___298_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.314    UART/UHANDLE/i___298_0_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.627 r  UART/UHANDLE/geld_reg[13]_i_19/O[3]
                         net (fo=3, routed)           0.823     4.450    UART/UHANDLE/r_RX_Byte_reg[4][0]
    SLICE_X65Y86         LUT3 (Prop_lut3_I2_O)        0.306     4.756 f  UART/UHANDLE/geld[13]_i_21/O
                         net (fo=2, routed)           1.120     5.876    UART/UHANDLE/geld[13]_i_21_n_0
    SLICE_X65Y85         LUT5 (Prop_lut5_I3_O)        0.152     6.028 r  UART/UHANDLE/geld[13]_i_13/O
                         net (fo=2, routed)           0.583     6.612    UART/UHANDLE/geld[13]_i_13_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.850     7.462 r  UART/UHANDLE/geld_reg[13]_i_8/O[3]
                         net (fo=1, routed)           0.803     8.264    UART/UHANDLE/geld1[14]
    SLICE_X63Y85         LUT4 (Prop_lut4_I2_O)        0.307     8.571 r  UART/UHANDLE/geld[13]_i_4/O
                         net (fo=1, routed)           0.000     8.571    UART/UHANDLE/geld[13]_i_4_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.969 r  UART/UHANDLE/geld_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.969    UART/UHANDLE/geld_reg[13]_i_2_n_0
    SLICE_X63Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.083 r  UART/UHANDLE/geld_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.083    UART/UHANDLE/geld_reg[17]_i_2_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.197 r  UART/UHANDLE/i___211_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.197    UART/UHANDLE/i___211_i_1_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.311 r  UART/UHANDLE/i___208_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.311    UART/UHANDLE/i___208_i_1_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.624 r  UART/UHANDLE/i___39_i_1/O[3]
                         net (fo=2, routed)           0.723    10.347    UART/UHANDLE/geld_reg[31]_0[5]
    SLICE_X62Y90         LUT5 (Prop_lut5_I4_O)        0.306    10.653 r  UART/UHANDLE/i___205__0/O
                         net (fo=184, routed)         2.485    13.138    UART/UHANDLE/request_selected_int_reg[0]
    SLICE_X48Y93         LUT3 (Prop_lut3_I2_O)        0.124    13.262 f  UART/UHANDLE/i___0_i_2/O
                         net (fo=92, routed)          3.090    16.352    UART/UHANDLE/i___215_i_7_n_0
    SLICE_X60Y80         LUT3 (Prop_lut3_I2_O)        0.124    16.476 r  UART/UHANDLE/i___85_i_8/O
                         net (fo=3, routed)           1.155    17.631    UART/UHANDLE/i___85_i_8_n_0
    SLICE_X53Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.157 r  UART/UHANDLE/i___85_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.157    UART/UHANDLE/i___85_i_1_n_0
    SLICE_X53Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.271 r  UART/UHANDLE/i___85_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.271    UART/UHANDLE/i___85_i_21_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.510 r  UART/UHANDLE/i___50_i_40/O[2]
                         net (fo=3, routed)           0.979    19.488    UART/UHANDLE/i___50_i_40_n_5
    SLICE_X49Y83         LUT3 (Prop_lut3_I0_O)        0.302    19.790 r  UART/UHANDLE/i___50_i_58/O
                         net (fo=2, routed)           1.487    21.277    UART/UHANDLE/i___50_i_58_n_0
    SLICE_X52Y79         LUT5 (Prop_lut5_I4_O)        0.153    21.430 r  UART/UHANDLE/i___50_i_29/O
                         net (fo=2, routed)           1.011    22.442    UART/UHANDLE/i___50_i_29_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I0_O)        0.331    22.773 r  UART/UHANDLE/i___50_i_33/O
                         net (fo=1, routed)           0.000    22.773    UART/UHANDLE/i___50_i_33_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.153 r  UART/UHANDLE/i___50_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.153    UART/UHANDLE/i___50_i_11_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.270 r  UART/UHANDLE/i___50_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.270    UART/UHANDLE/i___50_i_2_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.509 f  UART/UHANDLE/i___50_i_1/O[2]
                         net (fo=8, routed)           0.970    24.478    UART/UHANDLE/i___50_i_1_n_5
    SLICE_X51Y86         LUT3 (Prop_lut3_I1_O)        0.331    24.809 r  UART/UHANDLE/i___120_i_2/O
                         net (fo=2, routed)           0.690    25.499    UART/UHANDLE/i___120_i_2_n_0
    SLICE_X51Y86         LUT4 (Prop_lut4_I3_O)        0.327    25.826 r  UART/UHANDLE/i___120_i_4/O
                         net (fo=1, routed)           0.000    25.826    UART/UHANDLE/i___120_i_4_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.227 r  UART/UHANDLE/i___120_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.227    UART/UHANDLE/i___120_i_1_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    26.450 r  UART/UHANDLE/i___126_i_5/O[0]
                         net (fo=1, routed)           0.831    27.281    UART/UHANDLE/i___126_i_5_n_7
    SLICE_X50Y89         LUT2 (Prop_lut2_I1_O)        0.299    27.580 r  UART/UHANDLE/i___126_i_2/O
                         net (fo=1, routed)           0.000    27.580    UART/UHANDLE/i___126_i_2_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.956 r  UART/UHANDLE/i___126_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.956    UART/UHANDLE/i___126_i_1_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.175 r  UART/UHANDLE/i___151_i_1/O[0]
                         net (fo=1, routed)           1.023    29.198    UART/UHANDLE/i___151_i_1_n_7
    SLICE_X48Y96         LUT2 (Prop_lut2_I1_O)        0.295    29.493 r  UART/UHANDLE/i___151/O
                         net (fo=1, routed)           0.000    29.493    UART/UHANDLE/i___151_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    29.720 r  UART/UHANDLE/i___40_i_5/O[1]
                         net (fo=5, routed)           1.335    31.055    UART/UHANDLE/i___40_i_5_n_6
    SLICE_X48Y111        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    31.928 r  UART/UHANDLE/i___40_i_4/CO[2]
                         net (fo=32, routed)          1.305    33.233    UART/UHANDLE/i___40_i_4_n_1
    SLICE_X40Y109        LUT3 (Prop_lut3_I1_O)        0.313    33.546 f  UART/UHANDLE/i___40_i_14/O
                         net (fo=2, routed)           0.680    34.226    UART/UHANDLE/i___40_i_14_n_0
    SLICE_X40Y109        LUT6 (Prop_lut6_I3_O)        0.124    34.350 f  UART/UHANDLE/i___40_i_6__1/O
                         net (fo=5, routed)           1.002    35.352    UART/UHANDLE/i___40_i_6__1_n_0
    SLICE_X39Y107        LUT6 (Prop_lut6_I0_O)        0.124    35.476 r  UART/UHANDLE/i___40_i_2__1/O
                         net (fo=43, routed)          1.363    36.839    UART/UHANDLE/i___40_i_2__1_n_0
    SLICE_X36Y111        LUT5 (Prop_lut5_I2_O)        0.150    36.989 r  UART/UHANDLE/i___44/O
                         net (fo=3, routed)           0.817    37.806    UART/UHANDLE/i___44_n_0
    SLICE_X36Y110        LUT5 (Prop_lut5_I4_O)        0.326    38.132 r  UART/UHANDLE/i___43_i_9/O
                         net (fo=2, routed)           0.453    38.585    UART/UHANDLE/i___43_i_9_n_0
    SLICE_X37Y110        LUT6 (Prop_lut6_I0_O)        0.124    38.709 r  UART/UHANDLE/i___43_i_10/O
                         net (fo=1, routed)           0.000    38.709    UART/UHANDLE/i___43_i_10_n_0
    SLICE_X37Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    39.107 r  UART/UHANDLE/i___43_i_3/CO[3]
                         net (fo=1, routed)           0.000    39.107    UART/UHANDLE/i___43_i_3_n_0
    SLICE_X37Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.329 r  UART/UHANDLE/i___43_i_2/O[0]
                         net (fo=2, routed)           0.728    40.057    UART/UHANDLE/i___43_i_2_n_7
    SLICE_X38Y108        LUT5 (Prop_lut5_I0_O)        0.299    40.356 r  UART/UHANDLE/i___45_i_19/O
                         net (fo=2, routed)           0.652    41.008    UART/UHANDLE/i___45_i_19_n_0
    SLICE_X37Y108        LUT4 (Prop_lut4_I3_O)        0.124    41.132 r  UART/UHANDLE/i___45_i_22/O
                         net (fo=1, routed)           0.000    41.132    UART/UHANDLE/i___45_i_22_n_0
    SLICE_X37Y108        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    41.380 r  UART/UHANDLE/i___45_i_5/O[3]
                         net (fo=2, routed)           0.819    42.198    UART/UHANDLE/i___45_i_5_n_4
    SLICE_X38Y108        LUT5 (Prop_lut5_I0_O)        0.306    42.504 r  UART/UHANDLE/i___45_i_27/O
                         net (fo=2, routed)           1.085    43.589    UART/UHANDLE/i___45_i_27_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I0_O)        0.124    43.713 r  UART/UHANDLE/i___45_i_31/O
                         net (fo=1, routed)           0.000    43.713    UART/UHANDLE/i___45_i_31_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.114 r  UART/UHANDLE/i___45_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.114    UART/UHANDLE/i___45_i_12_n_0
    SLICE_X36Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.342 r  UART/UHANDLE/i___45_i_3/CO[2]
                         net (fo=4, routed)           0.828    45.171    UART/UHANDLE/i___45_i_3_n_1
    SLICE_X39Y108        LUT6 (Prop_lut6_I5_O)        0.313    45.484 r  UART/UHANDLE/Number[2]_i_17/O
                         net (fo=1, routed)           1.097    46.580    UART/UHANDLE/Number[2]_i_17_n_0
    SLICE_X37Y96         LUT6 (Prop_lut6_I5_O)        0.124    46.704 r  UART/UHANDLE/Number[2]_i_5/O
                         net (fo=1, routed)           0.434    47.138    UART/UHANDLE/Number[2]_i_5_n_0
    SLICE_X37Y95         LUT6 (Prop_lut6_I5_O)        0.124    47.262 r  UART/UHANDLE/Number[2]_i_1/O
                         net (fo=1, routed)           0.000    47.262    UART/UHANDLE/Number[2]_i_1_n_0
    SLICE_X37Y95         FDRE                                         r  UART/UHANDLE/Number_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.578ns  (logic 14.420ns (30.959%)  route 32.158ns (69.041%))
  Logic Levels:           52  (CARRY4=25 FDRE=1 LUT2=2 LUT3=6 LUT4=3 LUT5=7 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[0]/C
    SLICE_X65Y92         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART/URX/r_RX_Byte_reg[0]/Q
                         net (fo=56, routed)          2.473     2.929    UART/UHANDLE/Data_Recieved[0]
    SLICE_X65Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.314 r  UART/UHANDLE/i___298_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.314    UART/UHANDLE/i___298_0_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.627 r  UART/UHANDLE/geld_reg[13]_i_19/O[3]
                         net (fo=3, routed)           0.823     4.450    UART/UHANDLE/r_RX_Byte_reg[4][0]
    SLICE_X65Y86         LUT3 (Prop_lut3_I2_O)        0.306     4.756 f  UART/UHANDLE/geld[13]_i_21/O
                         net (fo=2, routed)           1.120     5.876    UART/UHANDLE/geld[13]_i_21_n_0
    SLICE_X65Y85         LUT5 (Prop_lut5_I3_O)        0.152     6.028 r  UART/UHANDLE/geld[13]_i_13/O
                         net (fo=2, routed)           0.583     6.612    UART/UHANDLE/geld[13]_i_13_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.850     7.462 r  UART/UHANDLE/geld_reg[13]_i_8/O[3]
                         net (fo=1, routed)           0.803     8.264    UART/UHANDLE/geld1[14]
    SLICE_X63Y85         LUT4 (Prop_lut4_I2_O)        0.307     8.571 r  UART/UHANDLE/geld[13]_i_4/O
                         net (fo=1, routed)           0.000     8.571    UART/UHANDLE/geld[13]_i_4_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.969 r  UART/UHANDLE/geld_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.969    UART/UHANDLE/geld_reg[13]_i_2_n_0
    SLICE_X63Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.083 r  UART/UHANDLE/geld_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.083    UART/UHANDLE/geld_reg[17]_i_2_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.197 r  UART/UHANDLE/i___211_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.197    UART/UHANDLE/i___211_i_1_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.311 r  UART/UHANDLE/i___208_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.311    UART/UHANDLE/i___208_i_1_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.624 r  UART/UHANDLE/i___39_i_1/O[3]
                         net (fo=2, routed)           0.723    10.347    UART/UHANDLE/geld_reg[31]_0[5]
    SLICE_X62Y90         LUT5 (Prop_lut5_I4_O)        0.306    10.653 r  UART/UHANDLE/i___205__0/O
                         net (fo=184, routed)         2.485    13.138    UART/UHANDLE/request_selected_int_reg[0]
    SLICE_X48Y93         LUT3 (Prop_lut3_I2_O)        0.124    13.262 f  UART/UHANDLE/i___0_i_2/O
                         net (fo=92, routed)          3.090    16.352    UART/UHANDLE/i___215_i_7_n_0
    SLICE_X60Y80         LUT3 (Prop_lut3_I2_O)        0.124    16.476 r  UART/UHANDLE/i___85_i_8/O
                         net (fo=3, routed)           1.155    17.631    UART/UHANDLE/i___85_i_8_n_0
    SLICE_X53Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.157 r  UART/UHANDLE/i___85_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.157    UART/UHANDLE/i___85_i_1_n_0
    SLICE_X53Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.271 r  UART/UHANDLE/i___85_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.271    UART/UHANDLE/i___85_i_21_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.510 r  UART/UHANDLE/i___50_i_40/O[2]
                         net (fo=3, routed)           0.979    19.488    UART/UHANDLE/i___50_i_40_n_5
    SLICE_X49Y83         LUT3 (Prop_lut3_I0_O)        0.302    19.790 r  UART/UHANDLE/i___50_i_58/O
                         net (fo=2, routed)           1.487    21.277    UART/UHANDLE/i___50_i_58_n_0
    SLICE_X52Y79         LUT5 (Prop_lut5_I4_O)        0.153    21.430 r  UART/UHANDLE/i___50_i_29/O
                         net (fo=2, routed)           1.011    22.442    UART/UHANDLE/i___50_i_29_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I0_O)        0.331    22.773 r  UART/UHANDLE/i___50_i_33/O
                         net (fo=1, routed)           0.000    22.773    UART/UHANDLE/i___50_i_33_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.153 r  UART/UHANDLE/i___50_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.153    UART/UHANDLE/i___50_i_11_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.270 r  UART/UHANDLE/i___50_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.270    UART/UHANDLE/i___50_i_2_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.509 f  UART/UHANDLE/i___50_i_1/O[2]
                         net (fo=8, routed)           0.970    24.478    UART/UHANDLE/i___50_i_1_n_5
    SLICE_X51Y86         LUT3 (Prop_lut3_I1_O)        0.331    24.809 r  UART/UHANDLE/i___120_i_2/O
                         net (fo=2, routed)           0.690    25.499    UART/UHANDLE/i___120_i_2_n_0
    SLICE_X51Y86         LUT4 (Prop_lut4_I3_O)        0.327    25.826 r  UART/UHANDLE/i___120_i_4/O
                         net (fo=1, routed)           0.000    25.826    UART/UHANDLE/i___120_i_4_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.227 r  UART/UHANDLE/i___120_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.227    UART/UHANDLE/i___120_i_1_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    26.450 r  UART/UHANDLE/i___126_i_5/O[0]
                         net (fo=1, routed)           0.831    27.281    UART/UHANDLE/i___126_i_5_n_7
    SLICE_X50Y89         LUT2 (Prop_lut2_I1_O)        0.299    27.580 r  UART/UHANDLE/i___126_i_2/O
                         net (fo=1, routed)           0.000    27.580    UART/UHANDLE/i___126_i_2_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.956 r  UART/UHANDLE/i___126_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.956    UART/UHANDLE/i___126_i_1_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.175 r  UART/UHANDLE/i___151_i_1/O[0]
                         net (fo=1, routed)           1.023    29.198    UART/UHANDLE/i___151_i_1_n_7
    SLICE_X48Y96         LUT2 (Prop_lut2_I1_O)        0.295    29.493 r  UART/UHANDLE/i___151/O
                         net (fo=1, routed)           0.000    29.493    UART/UHANDLE/i___151_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    29.720 r  UART/UHANDLE/i___40_i_5/O[1]
                         net (fo=5, routed)           1.335    31.055    UART/UHANDLE/i___40_i_5_n_6
    SLICE_X48Y111        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    31.928 r  UART/UHANDLE/i___40_i_4/CO[2]
                         net (fo=32, routed)          1.305    33.233    UART/UHANDLE/i___40_i_4_n_1
    SLICE_X40Y109        LUT3 (Prop_lut3_I1_O)        0.313    33.546 f  UART/UHANDLE/i___40_i_14/O
                         net (fo=2, routed)           0.680    34.226    UART/UHANDLE/i___40_i_14_n_0
    SLICE_X40Y109        LUT6 (Prop_lut6_I3_O)        0.124    34.350 f  UART/UHANDLE/i___40_i_6__1/O
                         net (fo=5, routed)           1.002    35.352    UART/UHANDLE/i___40_i_6__1_n_0
    SLICE_X39Y107        LUT6 (Prop_lut6_I0_O)        0.124    35.476 r  UART/UHANDLE/i___40_i_2__1/O
                         net (fo=43, routed)          1.363    36.839    UART/UHANDLE/i___40_i_2__1_n_0
    SLICE_X36Y111        LUT5 (Prop_lut5_I2_O)        0.150    36.989 r  UART/UHANDLE/i___44/O
                         net (fo=3, routed)           0.817    37.806    UART/UHANDLE/i___44_n_0
    SLICE_X36Y110        LUT5 (Prop_lut5_I4_O)        0.326    38.132 r  UART/UHANDLE/i___43_i_9/O
                         net (fo=2, routed)           0.453    38.585    UART/UHANDLE/i___43_i_9_n_0
    SLICE_X37Y110        LUT6 (Prop_lut6_I0_O)        0.124    38.709 r  UART/UHANDLE/i___43_i_10/O
                         net (fo=1, routed)           0.000    38.709    UART/UHANDLE/i___43_i_10_n_0
    SLICE_X37Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    39.107 r  UART/UHANDLE/i___43_i_3/CO[3]
                         net (fo=1, routed)           0.000    39.107    UART/UHANDLE/i___43_i_3_n_0
    SLICE_X37Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.329 r  UART/UHANDLE/i___43_i_2/O[0]
                         net (fo=2, routed)           0.728    40.057    UART/UHANDLE/i___43_i_2_n_7
    SLICE_X38Y108        LUT5 (Prop_lut5_I0_O)        0.299    40.356 r  UART/UHANDLE/i___45_i_19/O
                         net (fo=2, routed)           0.652    41.008    UART/UHANDLE/i___45_i_19_n_0
    SLICE_X37Y108        LUT4 (Prop_lut4_I3_O)        0.124    41.132 r  UART/UHANDLE/i___45_i_22/O
                         net (fo=1, routed)           0.000    41.132    UART/UHANDLE/i___45_i_22_n_0
    SLICE_X37Y108        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    41.380 r  UART/UHANDLE/i___45_i_5/O[3]
                         net (fo=2, routed)           0.819    42.198    UART/UHANDLE/i___45_i_5_n_4
    SLICE_X38Y108        LUT5 (Prop_lut5_I0_O)        0.306    42.504 r  UART/UHANDLE/i___45_i_27/O
                         net (fo=2, routed)           1.085    43.589    UART/UHANDLE/i___45_i_27_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I0_O)        0.124    43.713 r  UART/UHANDLE/i___45_i_31/O
                         net (fo=1, routed)           0.000    43.713    UART/UHANDLE/i___45_i_31_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.114 r  UART/UHANDLE/i___45_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.114    UART/UHANDLE/i___45_i_12_n_0
    SLICE_X36Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.342 r  UART/UHANDLE/i___45_i_3/CO[2]
                         net (fo=4, routed)           0.424    44.767    UART/UHANDLE/i___45_i_3_n_1
    SLICE_X37Y107        LUT6 (Prop_lut6_I5_O)        0.313    45.080 f  UART/UHANDLE/i___45/O
                         net (fo=1, routed)           0.817    45.897    UART/UHANDLE/i___45_n_0
    SLICE_X37Y96         LUT6 (Prop_lut6_I5_O)        0.124    46.021 f  UART/UHANDLE/Number[0]_i_6/O
                         net (fo=1, routed)           0.433    46.454    UART/UHANDLE/Number[0]_i_6_n_0
    SLICE_X37Y96         LUT6 (Prop_lut6_I5_O)        0.124    46.578 r  UART/UHANDLE/Number[0]_i_1/O
                         net (fo=1, routed)           0.000    46.578    UART/UHANDLE/Number[0]_i_1_n_0
    SLICE_X37Y96         FDRE                                         r  UART/UHANDLE/Number_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UHANDLE/tussenwaarde_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UDISPLAY/BCD_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.803ns  (logic 11.949ns (30.020%)  route 27.854ns (69.980%))
  Logic Levels:           39  (CARRY4=15 FDRE=1 LUT1=2 LUT2=1 LUT3=5 LUT4=5 LUT5=3 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE                         0.000     0.000 r  UART/UHANDLE/tussenwaarde_reg[3]/C
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  UART/UHANDLE/tussenwaarde_reg[3]/Q
                         net (fo=41, routed)          3.049     3.527    UART/UHANDLE/tussenwaarde_reg_n_0_[3]
    SLICE_X49Y99         LUT1 (Prop_lut1_I0_O)        0.295     3.822 r  UART/UHANDLE/i___357__0_i_5/O
                         net (fo=1, routed)           0.000     3.822    UART/UHANDLE/i___357__0_i_5_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.220 r  UART/UHANDLE/i___357__0_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.221    UART/UHANDLE/i___357__0_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.335 r  UART/UHANDLE/i___400__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.335    UART/UHANDLE/i___400__0_i_2_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.669 r  UART/UHANDLE/i___430__0_i_1/O[1]
                         net (fo=33, routed)          2.829     7.498    UART/UHANDLE/o_BCD_bus6[10]
    SLICE_X57Y104        LUT3 (Prop_lut3_I0_O)        0.303     7.801 r  UART/UHANDLE/i___343_i_2/O
                         net (fo=57, routed)          3.498    11.299    UART/UHANDLE/o_BCD_bus5[10]
    SLICE_X42Y97         LUT6 (Prop_lut6_I3_O)        0.124    11.423 r  UART/UHANDLE/i___495__0__96/O
                         net (fo=4, routed)           1.080    12.503    UART/UHANDLE/i___495__0__96_n_0
    SLICE_X42Y90         LUT6 (Prop_lut6_I1_O)        0.124    12.627 r  UART/UHANDLE/i___495__0__161/O
                         net (fo=1, routed)           0.000    12.627    UART/UHANDLE/i___495__0__161_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    13.235 r  UART/UHANDLE/i___500_i_14/O[3]
                         net (fo=3, routed)           1.103    14.338    UART/UHANDLE/i___500_i_14_n_4
    SLICE_X39Y91         LUT3 (Prop_lut3_I2_O)        0.307    14.645 r  UART/UHANDLE/i___505_i_45/O
                         net (fo=2, routed)           1.016    15.662    UART/UHANDLE/i___505_i_45_n_0
    SLICE_X41Y91         LUT5 (Prop_lut5_I1_O)        0.154    15.816 r  UART/UHANDLE/i___505_i_24/O
                         net (fo=2, routed)           0.434    16.250    UART/UHANDLE/i___505_i_24_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.327    16.577 r  UART/UHANDLE/i___505_i_28/O
                         net (fo=1, routed)           0.000    16.577    UART/UHANDLE/i___505_i_28_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.975 r  UART/UHANDLE/i___505_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.975    UART/UHANDLE/i___505_i_11_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.197 r  UART/UHANDLE/i___505_i_2/O[0]
                         net (fo=11, routed)          1.080    18.277    UART/UHANDLE/i___505_i_2_n_7
    SLICE_X38Y93         LUT3 (Prop_lut3_I0_O)        0.328    18.605 r  UART/UHANDLE/i___404__0_i_2/O
                         net (fo=2, routed)           0.708    19.313    UART/UHANDLE/i___404__0_i_2_n_0
    SLICE_X38Y93         LUT4 (Prop_lut4_I3_O)        0.331    19.644 r  UART/UHANDLE/i___404__0_i_4/O
                         net (fo=1, routed)           0.000    19.644    UART/UHANDLE/i___404__0_i_4_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    19.899 r  UART/UHANDLE/i___404__0_i_1/O[3]
                         net (fo=1, routed)           0.940    20.839    UART/UHANDLE/i___404__0_i_1_n_4
    SLICE_X39Y96         LUT2 (Prop_lut2_I1_O)        0.307    21.146 r  UART/UHANDLE/i___430__0_i_8/O
                         net (fo=1, routed)           0.000    21.146    UART/UHANDLE/i___430__0_i_8_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    21.394 r  UART/UHANDLE/i___430__0_i_2/O[2]
                         net (fo=1, routed)           1.473    22.867    UART/UHANDLE/i___430__0_i_2_n_5
    SLICE_X50Y104        LUT4 (Prop_lut4_I3_O)        0.302    23.169 r  UART/UHANDLE/i___424__0/O
                         net (fo=1, routed)           0.000    23.169    UART/UHANDLE/i___424__0_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.545 r  UART/UHANDLE/i___495__0__137_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.545    UART/UHANDLE/i___495__0__137_i_5_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.764 f  UART/UHANDLE/i___495__0__148_i_1/O[0]
                         net (fo=4, routed)           1.194    24.958    UART/UHANDLE/i___495__0__148_i_1_n_7
    SLICE_X52Y110        LUT1 (Prop_lut1_I0_O)        0.295    25.253 r  UART/UHANDLE/i___495__0__137_i_17/O
                         net (fo=1, routed)           0.000    25.253    UART/UHANDLE/i___495__0__137_i_17_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    25.680 f  UART/UHANDLE/i___495__0__137_i_4/O[1]
                         net (fo=4, routed)           0.994    26.674    UART/UHANDLE/i___495__0__137_i_4_n_6
    SLICE_X50Y110        LUT3 (Prop_lut3_I0_O)        0.332    27.006 f  UART/UHANDLE/i___495__0__137_i_33/O
                         net (fo=1, routed)           0.800    27.805    UART/UHANDLE/o_BCD_bus4[13]
    SLICE_X50Y109        LUT6 (Prop_lut6_I1_O)        0.328    28.133 f  UART/UHANDLE/i___495__0__137_i_14/O
                         net (fo=1, routed)           0.797    28.930    UART/UHANDLE/i___495__0__137_i_14_n_0
    SLICE_X51Y108        LUT6 (Prop_lut6_I5_O)        0.124    29.054 r  UART/UHANDLE/i___495__0__137_i_2/O
                         net (fo=14, routed)          0.779    29.833    UART/UHANDLE/i___495__0__137_i_2_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I0_O)        0.124    29.957 r  UART/UHANDLE/i___495__0__243/O
                         net (fo=19, routed)          1.521    31.478    UART/UHANDLE/i___495__0__243_n_0
    SLICE_X56Y108        LUT4 (Prop_lut4_I2_O)        0.124    31.602 r  UART/UHANDLE/i___333_i_14/O
                         net (fo=1, routed)           0.000    31.602    UART/UHANDLE/i___333_i_14_n_0
    SLICE_X56Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.135 r  UART/UHANDLE/i___333_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.135    UART/UHANDLE/i___333_i_3_n_0
    SLICE_X56Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.458 r  UART/UHANDLE/i___333_i_2/O[1]
                         net (fo=2, routed)           0.812    33.270    UART/UHANDLE/i___333_i_2_n_6
    SLICE_X55Y109        LUT3 (Prop_lut3_I0_O)        0.332    33.602 r  UART/UHANDLE/i___331_i_13/O
                         net (fo=2, routed)           0.817    34.419    UART/UHANDLE/i___331_i_13_n_0
    SLICE_X55Y110        LUT4 (Prop_lut4_I0_O)        0.332    34.751 r  UART/UHANDLE/i___331_i_16/O
                         net (fo=1, routed)           0.000    34.751    UART/UHANDLE/i___331_i_16_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    35.175 r  UART/UHANDLE/i___331_i_2/O[1]
                         net (fo=3, routed)           0.808    35.983    UART/UHANDLE/i___331_i_2_n_6
    SLICE_X54Y110        LUT4 (Prop_lut4_I1_O)        0.303    36.286 r  UART/UHANDLE/i___331_i_8/O
                         net (fo=1, routed)           0.000    36.286    UART/UHANDLE/i___331_i_8_n_0
    SLICE_X54Y110        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    36.860 f  UART/UHANDLE/i___331_i_1/CO[2]
                         net (fo=4, routed)           0.849    37.709    UART/UHANDLE/i___331_i_1_n_1
    SLICE_X56Y109        LUT5 (Prop_lut5_I2_O)        0.343    38.052 r  UART/UHANDLE/i___336__0__1/O
                         net (fo=1, routed)           0.659    38.711    UART/UHANDLE/i___336__0__1_n_0
    SLICE_X57Y109        LUT5 (Prop_lut5_I2_O)        0.355    39.066 r  UART/UHANDLE/i___332/O
                         net (fo=1, routed)           0.613    39.679    UART/UHANDLE/bcd_to_display[15]
    SLICE_X50Y108        LUT6 (Prop_lut6_I1_O)        0.124    39.803 r  UART/UHANDLE/BCD[3]_i_1/O
                         net (fo=1, routed)           0.000    39.803    UART/UDISPLAY/D[3]
    SLICE_X50Y108        FDRE                                         r  UART/UDISPLAY/BCD_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UHANDLE/tussenwaarde_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UDISPLAY/BCD_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.102ns  (logic 11.561ns (29.567%)  route 27.541ns (70.433%))
  Logic Levels:           38  (CARRY4=15 FDRE=1 LUT1=2 LUT2=1 LUT3=5 LUT4=5 LUT5=1 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE                         0.000     0.000 r  UART/UHANDLE/tussenwaarde_reg[3]/C
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  UART/UHANDLE/tussenwaarde_reg[3]/Q
                         net (fo=41, routed)          3.049     3.527    UART/UHANDLE/tussenwaarde_reg_n_0_[3]
    SLICE_X49Y99         LUT1 (Prop_lut1_I0_O)        0.295     3.822 r  UART/UHANDLE/i___357__0_i_5/O
                         net (fo=1, routed)           0.000     3.822    UART/UHANDLE/i___357__0_i_5_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.220 r  UART/UHANDLE/i___357__0_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.221    UART/UHANDLE/i___357__0_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.335 r  UART/UHANDLE/i___400__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.335    UART/UHANDLE/i___400__0_i_2_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.669 r  UART/UHANDLE/i___430__0_i_1/O[1]
                         net (fo=33, routed)          2.829     7.498    UART/UHANDLE/o_BCD_bus6[10]
    SLICE_X57Y104        LUT3 (Prop_lut3_I0_O)        0.303     7.801 r  UART/UHANDLE/i___343_i_2/O
                         net (fo=57, routed)          3.498    11.299    UART/UHANDLE/o_BCD_bus5[10]
    SLICE_X42Y97         LUT6 (Prop_lut6_I3_O)        0.124    11.423 r  UART/UHANDLE/i___495__0__96/O
                         net (fo=4, routed)           1.080    12.503    UART/UHANDLE/i___495__0__96_n_0
    SLICE_X42Y90         LUT6 (Prop_lut6_I1_O)        0.124    12.627 r  UART/UHANDLE/i___495__0__161/O
                         net (fo=1, routed)           0.000    12.627    UART/UHANDLE/i___495__0__161_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    13.235 r  UART/UHANDLE/i___500_i_14/O[3]
                         net (fo=3, routed)           1.103    14.338    UART/UHANDLE/i___500_i_14_n_4
    SLICE_X39Y91         LUT3 (Prop_lut3_I2_O)        0.307    14.645 r  UART/UHANDLE/i___505_i_45/O
                         net (fo=2, routed)           1.016    15.662    UART/UHANDLE/i___505_i_45_n_0
    SLICE_X41Y91         LUT5 (Prop_lut5_I1_O)        0.154    15.816 r  UART/UHANDLE/i___505_i_24/O
                         net (fo=2, routed)           0.434    16.250    UART/UHANDLE/i___505_i_24_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.327    16.577 r  UART/UHANDLE/i___505_i_28/O
                         net (fo=1, routed)           0.000    16.577    UART/UHANDLE/i___505_i_28_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.975 r  UART/UHANDLE/i___505_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.975    UART/UHANDLE/i___505_i_11_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.197 r  UART/UHANDLE/i___505_i_2/O[0]
                         net (fo=11, routed)          1.080    18.277    UART/UHANDLE/i___505_i_2_n_7
    SLICE_X38Y93         LUT3 (Prop_lut3_I0_O)        0.328    18.605 r  UART/UHANDLE/i___404__0_i_2/O
                         net (fo=2, routed)           0.708    19.313    UART/UHANDLE/i___404__0_i_2_n_0
    SLICE_X38Y93         LUT4 (Prop_lut4_I3_O)        0.331    19.644 r  UART/UHANDLE/i___404__0_i_4/O
                         net (fo=1, routed)           0.000    19.644    UART/UHANDLE/i___404__0_i_4_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    19.899 r  UART/UHANDLE/i___404__0_i_1/O[3]
                         net (fo=1, routed)           0.940    20.839    UART/UHANDLE/i___404__0_i_1_n_4
    SLICE_X39Y96         LUT2 (Prop_lut2_I1_O)        0.307    21.146 r  UART/UHANDLE/i___430__0_i_8/O
                         net (fo=1, routed)           0.000    21.146    UART/UHANDLE/i___430__0_i_8_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    21.394 r  UART/UHANDLE/i___430__0_i_2/O[2]
                         net (fo=1, routed)           1.473    22.867    UART/UHANDLE/i___430__0_i_2_n_5
    SLICE_X50Y104        LUT4 (Prop_lut4_I3_O)        0.302    23.169 r  UART/UHANDLE/i___424__0/O
                         net (fo=1, routed)           0.000    23.169    UART/UHANDLE/i___424__0_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.545 r  UART/UHANDLE/i___495__0__137_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.545    UART/UHANDLE/i___495__0__137_i_5_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.764 f  UART/UHANDLE/i___495__0__148_i_1/O[0]
                         net (fo=4, routed)           1.194    24.958    UART/UHANDLE/i___495__0__148_i_1_n_7
    SLICE_X52Y110        LUT1 (Prop_lut1_I0_O)        0.295    25.253 r  UART/UHANDLE/i___495__0__137_i_17/O
                         net (fo=1, routed)           0.000    25.253    UART/UHANDLE/i___495__0__137_i_17_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    25.680 f  UART/UHANDLE/i___495__0__137_i_4/O[1]
                         net (fo=4, routed)           0.994    26.674    UART/UHANDLE/i___495__0__137_i_4_n_6
    SLICE_X50Y110        LUT3 (Prop_lut3_I0_O)        0.332    27.006 f  UART/UHANDLE/i___495__0__137_i_33/O
                         net (fo=1, routed)           0.800    27.805    UART/UHANDLE/o_BCD_bus4[13]
    SLICE_X50Y109        LUT6 (Prop_lut6_I1_O)        0.328    28.133 f  UART/UHANDLE/i___495__0__137_i_14/O
                         net (fo=1, routed)           0.797    28.930    UART/UHANDLE/i___495__0__137_i_14_n_0
    SLICE_X51Y108        LUT6 (Prop_lut6_I5_O)        0.124    29.054 r  UART/UHANDLE/i___495__0__137_i_2/O
                         net (fo=14, routed)          0.779    29.833    UART/UHANDLE/i___495__0__137_i_2_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I0_O)        0.124    29.957 r  UART/UHANDLE/i___495__0__243/O
                         net (fo=19, routed)          1.521    31.478    UART/UHANDLE/i___495__0__243_n_0
    SLICE_X56Y108        LUT4 (Prop_lut4_I2_O)        0.124    31.602 r  UART/UHANDLE/i___333_i_14/O
                         net (fo=1, routed)           0.000    31.602    UART/UHANDLE/i___333_i_14_n_0
    SLICE_X56Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.135 r  UART/UHANDLE/i___333_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.135    UART/UHANDLE/i___333_i_3_n_0
    SLICE_X56Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.458 r  UART/UHANDLE/i___333_i_2/O[1]
                         net (fo=2, routed)           0.812    33.270    UART/UHANDLE/i___333_i_2_n_6
    SLICE_X55Y109        LUT3 (Prop_lut3_I0_O)        0.332    33.602 r  UART/UHANDLE/i___331_i_13/O
                         net (fo=2, routed)           0.817    34.419    UART/UHANDLE/i___331_i_13_n_0
    SLICE_X55Y110        LUT4 (Prop_lut4_I0_O)        0.332    34.751 r  UART/UHANDLE/i___331_i_16/O
                         net (fo=1, routed)           0.000    34.751    UART/UHANDLE/i___331_i_16_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    35.175 r  UART/UHANDLE/i___331_i_2/O[1]
                         net (fo=3, routed)           0.808    35.983    UART/UHANDLE/i___331_i_2_n_6
    SLICE_X54Y110        LUT4 (Prop_lut4_I1_O)        0.303    36.286 r  UART/UHANDLE/i___331_i_8/O
                         net (fo=1, routed)           0.000    36.286    UART/UHANDLE/i___331_i_8_n_0
    SLICE_X54Y110        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    36.860 r  UART/UHANDLE/i___331_i_1/CO[2]
                         net (fo=4, routed)           0.759    37.619    UART/UHANDLE/i___331_i_1_n_1
    SLICE_X57Y108        LUT6 (Prop_lut6_I4_O)        0.310    37.929 r  UART/UHANDLE/BCD[2]_i_3/O
                         net (fo=1, routed)           1.049    38.978    UART/UHANDLE/bcd_to_display[14]
    SLICE_X50Y108        LUT6 (Prop_lut6_I1_O)        0.124    39.102 r  UART/UHANDLE/BCD[2]_i_1/O
                         net (fo=1, routed)           0.000    39.102    UART/UDISPLAY/D[2]
    SLICE_X50Y108        FDRE                                         r  UART/UDISPLAY/BCD_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UHANDLE/tussenwaarde_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UDISPLAY/BCD_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.090ns  (logic 11.561ns (29.575%)  route 27.529ns (70.425%))
  Logic Levels:           38  (CARRY4=15 FDRE=1 LUT1=2 LUT2=1 LUT3=5 LUT4=5 LUT5=2 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE                         0.000     0.000 r  UART/UHANDLE/tussenwaarde_reg[3]/C
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  UART/UHANDLE/tussenwaarde_reg[3]/Q
                         net (fo=41, routed)          3.049     3.527    UART/UHANDLE/tussenwaarde_reg_n_0_[3]
    SLICE_X49Y99         LUT1 (Prop_lut1_I0_O)        0.295     3.822 r  UART/UHANDLE/i___357__0_i_5/O
                         net (fo=1, routed)           0.000     3.822    UART/UHANDLE/i___357__0_i_5_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.220 r  UART/UHANDLE/i___357__0_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.221    UART/UHANDLE/i___357__0_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.335 r  UART/UHANDLE/i___400__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.335    UART/UHANDLE/i___400__0_i_2_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.669 r  UART/UHANDLE/i___430__0_i_1/O[1]
                         net (fo=33, routed)          2.829     7.498    UART/UHANDLE/o_BCD_bus6[10]
    SLICE_X57Y104        LUT3 (Prop_lut3_I0_O)        0.303     7.801 r  UART/UHANDLE/i___343_i_2/O
                         net (fo=57, routed)          3.498    11.299    UART/UHANDLE/o_BCD_bus5[10]
    SLICE_X42Y97         LUT6 (Prop_lut6_I3_O)        0.124    11.423 r  UART/UHANDLE/i___495__0__96/O
                         net (fo=4, routed)           1.080    12.503    UART/UHANDLE/i___495__0__96_n_0
    SLICE_X42Y90         LUT6 (Prop_lut6_I1_O)        0.124    12.627 r  UART/UHANDLE/i___495__0__161/O
                         net (fo=1, routed)           0.000    12.627    UART/UHANDLE/i___495__0__161_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    13.235 r  UART/UHANDLE/i___500_i_14/O[3]
                         net (fo=3, routed)           1.103    14.338    UART/UHANDLE/i___500_i_14_n_4
    SLICE_X39Y91         LUT3 (Prop_lut3_I2_O)        0.307    14.645 r  UART/UHANDLE/i___505_i_45/O
                         net (fo=2, routed)           1.016    15.662    UART/UHANDLE/i___505_i_45_n_0
    SLICE_X41Y91         LUT5 (Prop_lut5_I1_O)        0.154    15.816 r  UART/UHANDLE/i___505_i_24/O
                         net (fo=2, routed)           0.434    16.250    UART/UHANDLE/i___505_i_24_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.327    16.577 r  UART/UHANDLE/i___505_i_28/O
                         net (fo=1, routed)           0.000    16.577    UART/UHANDLE/i___505_i_28_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.975 r  UART/UHANDLE/i___505_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.975    UART/UHANDLE/i___505_i_11_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.197 r  UART/UHANDLE/i___505_i_2/O[0]
                         net (fo=11, routed)          1.080    18.277    UART/UHANDLE/i___505_i_2_n_7
    SLICE_X38Y93         LUT3 (Prop_lut3_I0_O)        0.328    18.605 r  UART/UHANDLE/i___404__0_i_2/O
                         net (fo=2, routed)           0.708    19.313    UART/UHANDLE/i___404__0_i_2_n_0
    SLICE_X38Y93         LUT4 (Prop_lut4_I3_O)        0.331    19.644 r  UART/UHANDLE/i___404__0_i_4/O
                         net (fo=1, routed)           0.000    19.644    UART/UHANDLE/i___404__0_i_4_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    19.899 r  UART/UHANDLE/i___404__0_i_1/O[3]
                         net (fo=1, routed)           0.940    20.839    UART/UHANDLE/i___404__0_i_1_n_4
    SLICE_X39Y96         LUT2 (Prop_lut2_I1_O)        0.307    21.146 r  UART/UHANDLE/i___430__0_i_8/O
                         net (fo=1, routed)           0.000    21.146    UART/UHANDLE/i___430__0_i_8_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    21.394 r  UART/UHANDLE/i___430__0_i_2/O[2]
                         net (fo=1, routed)           1.473    22.867    UART/UHANDLE/i___430__0_i_2_n_5
    SLICE_X50Y104        LUT4 (Prop_lut4_I3_O)        0.302    23.169 r  UART/UHANDLE/i___424__0/O
                         net (fo=1, routed)           0.000    23.169    UART/UHANDLE/i___424__0_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.545 r  UART/UHANDLE/i___495__0__137_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.545    UART/UHANDLE/i___495__0__137_i_5_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.764 f  UART/UHANDLE/i___495__0__148_i_1/O[0]
                         net (fo=4, routed)           1.194    24.958    UART/UHANDLE/i___495__0__148_i_1_n_7
    SLICE_X52Y110        LUT1 (Prop_lut1_I0_O)        0.295    25.253 r  UART/UHANDLE/i___495__0__137_i_17/O
                         net (fo=1, routed)           0.000    25.253    UART/UHANDLE/i___495__0__137_i_17_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    25.680 f  UART/UHANDLE/i___495__0__137_i_4/O[1]
                         net (fo=4, routed)           0.994    26.674    UART/UHANDLE/i___495__0__137_i_4_n_6
    SLICE_X50Y110        LUT3 (Prop_lut3_I0_O)        0.332    27.006 f  UART/UHANDLE/i___495__0__137_i_33/O
                         net (fo=1, routed)           0.800    27.805    UART/UHANDLE/o_BCD_bus4[13]
    SLICE_X50Y109        LUT6 (Prop_lut6_I1_O)        0.328    28.133 f  UART/UHANDLE/i___495__0__137_i_14/O
                         net (fo=1, routed)           0.797    28.930    UART/UHANDLE/i___495__0__137_i_14_n_0
    SLICE_X51Y108        LUT6 (Prop_lut6_I5_O)        0.124    29.054 r  UART/UHANDLE/i___495__0__137_i_2/O
                         net (fo=14, routed)          0.779    29.833    UART/UHANDLE/i___495__0__137_i_2_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I0_O)        0.124    29.957 r  UART/UHANDLE/i___495__0__243/O
                         net (fo=19, routed)          1.521    31.478    UART/UHANDLE/i___495__0__243_n_0
    SLICE_X56Y108        LUT4 (Prop_lut4_I2_O)        0.124    31.602 r  UART/UHANDLE/i___333_i_14/O
                         net (fo=1, routed)           0.000    31.602    UART/UHANDLE/i___333_i_14_n_0
    SLICE_X56Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.135 r  UART/UHANDLE/i___333_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.135    UART/UHANDLE/i___333_i_3_n_0
    SLICE_X56Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.458 r  UART/UHANDLE/i___333_i_2/O[1]
                         net (fo=2, routed)           0.812    33.270    UART/UHANDLE/i___333_i_2_n_6
    SLICE_X55Y109        LUT3 (Prop_lut3_I0_O)        0.332    33.602 r  UART/UHANDLE/i___331_i_13/O
                         net (fo=2, routed)           0.817    34.419    UART/UHANDLE/i___331_i_13_n_0
    SLICE_X55Y110        LUT4 (Prop_lut4_I0_O)        0.332    34.751 r  UART/UHANDLE/i___331_i_16/O
                         net (fo=1, routed)           0.000    34.751    UART/UHANDLE/i___331_i_16_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    35.175 r  UART/UHANDLE/i___331_i_2/O[1]
                         net (fo=3, routed)           0.808    35.983    UART/UHANDLE/i___331_i_2_n_6
    SLICE_X54Y110        LUT4 (Prop_lut4_I1_O)        0.303    36.286 r  UART/UHANDLE/i___331_i_8/O
                         net (fo=1, routed)           0.000    36.286    UART/UHANDLE/i___331_i_8_n_0
    SLICE_X54Y110        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    36.860 r  UART/UHANDLE/i___331_i_1/CO[2]
                         net (fo=4, routed)           0.815    37.675    UART/UHANDLE/i___331_i_1_n_1
    SLICE_X55Y108        LUT5 (Prop_lut5_I2_O)        0.310    37.985 r  UART/UHANDLE/i___331/O
                         net (fo=1, routed)           0.982    38.966    UART/UHANDLE/bcd_to_display[13]
    SLICE_X50Y108        LUT6 (Prop_lut6_I1_O)        0.124    39.090 r  UART/UHANDLE/BCD[1]_i_1/O
                         net (fo=1, routed)           0.000    39.090    UART/UDISPLAY/D[1]
    SLICE_X50Y108        FDRE                                         r  UART/UDISPLAY/BCD_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UHANDLE/tussenwaarde_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UDISPLAY/BCD_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.013ns  (logic 11.797ns (30.239%)  route 27.216ns (69.761%))
  Logic Levels:           38  (CARRY4=15 FDRE=1 LUT1=2 LUT2=1 LUT3=5 LUT4=6 LUT5=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE                         0.000     0.000 r  UART/UHANDLE/tussenwaarde_reg[3]/C
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  UART/UHANDLE/tussenwaarde_reg[3]/Q
                         net (fo=41, routed)          3.049     3.527    UART/UHANDLE/tussenwaarde_reg_n_0_[3]
    SLICE_X49Y99         LUT1 (Prop_lut1_I0_O)        0.295     3.822 r  UART/UHANDLE/i___357__0_i_5/O
                         net (fo=1, routed)           0.000     3.822    UART/UHANDLE/i___357__0_i_5_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.220 r  UART/UHANDLE/i___357__0_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.221    UART/UHANDLE/i___357__0_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.335 r  UART/UHANDLE/i___400__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.335    UART/UHANDLE/i___400__0_i_2_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.669 r  UART/UHANDLE/i___430__0_i_1/O[1]
                         net (fo=33, routed)          2.829     7.498    UART/UHANDLE/o_BCD_bus6[10]
    SLICE_X57Y104        LUT3 (Prop_lut3_I0_O)        0.303     7.801 r  UART/UHANDLE/i___343_i_2/O
                         net (fo=57, routed)          3.498    11.299    UART/UHANDLE/o_BCD_bus5[10]
    SLICE_X42Y97         LUT6 (Prop_lut6_I3_O)        0.124    11.423 r  UART/UHANDLE/i___495__0__96/O
                         net (fo=4, routed)           1.080    12.503    UART/UHANDLE/i___495__0__96_n_0
    SLICE_X42Y90         LUT6 (Prop_lut6_I1_O)        0.124    12.627 r  UART/UHANDLE/i___495__0__161/O
                         net (fo=1, routed)           0.000    12.627    UART/UHANDLE/i___495__0__161_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    13.235 r  UART/UHANDLE/i___500_i_14/O[3]
                         net (fo=3, routed)           1.103    14.338    UART/UHANDLE/i___500_i_14_n_4
    SLICE_X39Y91         LUT3 (Prop_lut3_I2_O)        0.307    14.645 r  UART/UHANDLE/i___505_i_45/O
                         net (fo=2, routed)           1.016    15.662    UART/UHANDLE/i___505_i_45_n_0
    SLICE_X41Y91         LUT5 (Prop_lut5_I1_O)        0.154    15.816 r  UART/UHANDLE/i___505_i_24/O
                         net (fo=2, routed)           0.434    16.250    UART/UHANDLE/i___505_i_24_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.327    16.577 r  UART/UHANDLE/i___505_i_28/O
                         net (fo=1, routed)           0.000    16.577    UART/UHANDLE/i___505_i_28_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.975 r  UART/UHANDLE/i___505_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.975    UART/UHANDLE/i___505_i_11_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.197 r  UART/UHANDLE/i___505_i_2/O[0]
                         net (fo=11, routed)          1.080    18.277    UART/UHANDLE/i___505_i_2_n_7
    SLICE_X38Y93         LUT3 (Prop_lut3_I0_O)        0.328    18.605 r  UART/UHANDLE/i___404__0_i_2/O
                         net (fo=2, routed)           0.708    19.313    UART/UHANDLE/i___404__0_i_2_n_0
    SLICE_X38Y93         LUT4 (Prop_lut4_I3_O)        0.331    19.644 r  UART/UHANDLE/i___404__0_i_4/O
                         net (fo=1, routed)           0.000    19.644    UART/UHANDLE/i___404__0_i_4_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    19.899 r  UART/UHANDLE/i___404__0_i_1/O[3]
                         net (fo=1, routed)           0.940    20.839    UART/UHANDLE/i___404__0_i_1_n_4
    SLICE_X39Y96         LUT2 (Prop_lut2_I1_O)        0.307    21.146 r  UART/UHANDLE/i___430__0_i_8/O
                         net (fo=1, routed)           0.000    21.146    UART/UHANDLE/i___430__0_i_8_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    21.394 r  UART/UHANDLE/i___430__0_i_2/O[2]
                         net (fo=1, routed)           1.473    22.867    UART/UHANDLE/i___430__0_i_2_n_5
    SLICE_X50Y104        LUT4 (Prop_lut4_I3_O)        0.302    23.169 r  UART/UHANDLE/i___424__0/O
                         net (fo=1, routed)           0.000    23.169    UART/UHANDLE/i___424__0_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.545 r  UART/UHANDLE/i___495__0__137_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.545    UART/UHANDLE/i___495__0__137_i_5_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.764 f  UART/UHANDLE/i___495__0__148_i_1/O[0]
                         net (fo=4, routed)           1.194    24.958    UART/UHANDLE/i___495__0__148_i_1_n_7
    SLICE_X52Y110        LUT1 (Prop_lut1_I0_O)        0.295    25.253 r  UART/UHANDLE/i___495__0__137_i_17/O
                         net (fo=1, routed)           0.000    25.253    UART/UHANDLE/i___495__0__137_i_17_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    25.680 f  UART/UHANDLE/i___495__0__137_i_4/O[1]
                         net (fo=4, routed)           0.994    26.674    UART/UHANDLE/i___495__0__137_i_4_n_6
    SLICE_X50Y110        LUT3 (Prop_lut3_I0_O)        0.332    27.006 f  UART/UHANDLE/i___495__0__137_i_33/O
                         net (fo=1, routed)           0.800    27.805    UART/UHANDLE/o_BCD_bus4[13]
    SLICE_X50Y109        LUT6 (Prop_lut6_I1_O)        0.328    28.133 f  UART/UHANDLE/i___495__0__137_i_14/O
                         net (fo=1, routed)           0.797    28.930    UART/UHANDLE/i___495__0__137_i_14_n_0
    SLICE_X51Y108        LUT6 (Prop_lut6_I5_O)        0.124    29.054 r  UART/UHANDLE/i___495__0__137_i_2/O
                         net (fo=14, routed)          0.779    29.833    UART/UHANDLE/i___495__0__137_i_2_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I0_O)        0.124    29.957 r  UART/UHANDLE/i___495__0__243/O
                         net (fo=19, routed)          1.521    31.478    UART/UHANDLE/i___495__0__243_n_0
    SLICE_X56Y108        LUT4 (Prop_lut4_I2_O)        0.124    31.602 r  UART/UHANDLE/i___333_i_14/O
                         net (fo=1, routed)           0.000    31.602    UART/UHANDLE/i___333_i_14_n_0
    SLICE_X56Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.135 r  UART/UHANDLE/i___333_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.135    UART/UHANDLE/i___333_i_3_n_0
    SLICE_X56Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.458 r  UART/UHANDLE/i___333_i_2/O[1]
                         net (fo=2, routed)           0.812    33.270    UART/UHANDLE/i___333_i_2_n_6
    SLICE_X55Y109        LUT3 (Prop_lut3_I0_O)        0.332    33.602 r  UART/UHANDLE/i___331_i_13/O
                         net (fo=2, routed)           0.817    34.419    UART/UHANDLE/i___331_i_13_n_0
    SLICE_X55Y110        LUT4 (Prop_lut4_I0_O)        0.332    34.751 r  UART/UHANDLE/i___331_i_16/O
                         net (fo=1, routed)           0.000    34.751    UART/UHANDLE/i___331_i_16_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    35.175 r  UART/UHANDLE/i___331_i_2/O[1]
                         net (fo=3, routed)           0.808    35.983    UART/UHANDLE/i___331_i_2_n_6
    SLICE_X54Y110        LUT4 (Prop_lut4_I1_O)        0.303    36.286 r  UART/UHANDLE/i___331_i_8/O
                         net (fo=1, routed)           0.000    36.286    UART/UHANDLE/i___331_i_8_n_0
    SLICE_X54Y110        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    36.860 r  UART/UHANDLE/i___331_i_1/CO[2]
                         net (fo=4, routed)           0.815    37.675    UART/UHANDLE/i___331_i_1_n_1
    SLICE_X55Y108        LUT4 (Prop_lut4_I2_O)        0.338    38.013 r  UART/UHANDLE/BCD[0]_i_3/O
                         net (fo=1, routed)           0.669    38.681    UART/UHANDLE/bcd_to_display[12]
    SLICE_X55Y108        LUT6 (Prop_lut6_I1_O)        0.332    39.013 r  UART/UHANDLE/BCD[0]_i_1/O
                         net (fo=1, routed)           0.000    39.013    UART/UDISPLAY/D[0]
    SLICE_X55Y108        FDRE                                         r  UART/UDISPLAY/BCD_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.474ns  (logic 10.207ns (28.773%)  route 25.267ns (71.227%))
  Logic Levels:           34  (CARRY4=18 FDRE=1 LUT2=2 LUT3=5 LUT4=2 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[0]/C
    SLICE_X65Y92         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART/URX/r_RX_Byte_reg[0]/Q
                         net (fo=56, routed)          2.473     2.929    UART/UHANDLE/Data_Recieved[0]
    SLICE_X65Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.314 r  UART/UHANDLE/i___298_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.314    UART/UHANDLE/i___298_0_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.627 r  UART/UHANDLE/geld_reg[13]_i_19/O[3]
                         net (fo=3, routed)           0.823     4.450    UART/UHANDLE/r_RX_Byte_reg[4][0]
    SLICE_X65Y86         LUT3 (Prop_lut3_I2_O)        0.306     4.756 f  UART/UHANDLE/geld[13]_i_21/O
                         net (fo=2, routed)           1.120     5.876    UART/UHANDLE/geld[13]_i_21_n_0
    SLICE_X65Y85         LUT5 (Prop_lut5_I3_O)        0.152     6.028 r  UART/UHANDLE/geld[13]_i_13/O
                         net (fo=2, routed)           0.583     6.612    UART/UHANDLE/geld[13]_i_13_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.850     7.462 r  UART/UHANDLE/geld_reg[13]_i_8/O[3]
                         net (fo=1, routed)           0.803     8.264    UART/UHANDLE/geld1[14]
    SLICE_X63Y85         LUT4 (Prop_lut4_I2_O)        0.307     8.571 r  UART/UHANDLE/geld[13]_i_4/O
                         net (fo=1, routed)           0.000     8.571    UART/UHANDLE/geld[13]_i_4_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.969 r  UART/UHANDLE/geld_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.969    UART/UHANDLE/geld_reg[13]_i_2_n_0
    SLICE_X63Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.083 r  UART/UHANDLE/geld_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.083    UART/UHANDLE/geld_reg[17]_i_2_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.197 r  UART/UHANDLE/i___211_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.197    UART/UHANDLE/i___211_i_1_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.311 r  UART/UHANDLE/i___208_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.311    UART/UHANDLE/i___208_i_1_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.624 r  UART/UHANDLE/i___39_i_1/O[3]
                         net (fo=2, routed)           0.723    10.347    UART/UHANDLE/geld_reg[31]_0[5]
    SLICE_X62Y90         LUT5 (Prop_lut5_I4_O)        0.306    10.653 r  UART/UHANDLE/i___205__0/O
                         net (fo=184, routed)         2.611    13.264    UART/UHANDLE/request_selected_int_reg[0]
    SLICE_X62Y81         LUT3 (Prop_lut3_I2_O)        0.124    13.388 r  UART/UHANDLE/i___0_i_4/O
                         net (fo=80, routed)          4.470    17.858    UART/UHANDLE/i___0_i_4_n_0
    SLICE_X57Y91         LUT3 (Prop_lut3_I0_O)        0.150    18.008 r  UART/UHANDLE/i___55/O
                         net (fo=2, routed)           0.993    19.001    UART/UHANDLE/i___55_n_0
    SLICE_X59Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    19.716 r  UART/UHANDLE/i___216_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.716    UART/UHANDLE/i___216_i_16_n_0
    SLICE_X59Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.830 r  UART/UHANDLE/i___216_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.830    UART/UHANDLE/i___216_i_7_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.944 r  UART/UHANDLE/i___216_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.944    UART/UHANDLE/i___216_i_2_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.058 r  UART/UHANDLE/i___219_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.058    UART/UHANDLE/i___219_i_2_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.297 r  UART/UHANDLE/i___219_i_1/O[2]
                         net (fo=3, routed)           0.918    21.215    UART/UHANDLE/i___219_i_1_n_5
    SLICE_X57Y94         LUT3 (Prop_lut3_I2_O)        0.332    21.547 r  UART/UHANDLE/i___84_i_55/O
                         net (fo=2, routed)           0.688    22.235    UART/UHANDLE/i___84_i_55_n_0
    SLICE_X57Y94         LUT4 (Prop_lut4_I3_O)        0.327    22.562 r  UART/UHANDLE/i___84_i_58/O
                         net (fo=1, routed)           0.000    22.562    UART/UHANDLE/i___84_i_58_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.963 r  UART/UHANDLE/i___84_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.963    UART/UHANDLE/i___84_i_20_n_0
    SLICE_X57Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.297 r  UART/UHANDLE/i___84_i_30/O[1]
                         net (fo=3, routed)           1.041    24.337    UART/UHANDLE/i___84_i_30_n_6
    SLICE_X59Y97         LUT3 (Prop_lut3_I2_O)        0.331    24.668 r  UART/UHANDLE/i___84_i_29/O
                         net (fo=2, routed)           1.079    25.748    UART/UHANDLE/i___84_i_29_n_0
    SLICE_X63Y94         LUT5 (Prop_lut5_I1_O)        0.355    26.103 r  UART/UHANDLE/i___62_i_6/O
                         net (fo=2, routed)           0.792    26.894    UART/UHANDLE/i___62_i_6_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.782    27.676 r  UART/UHANDLE/i___62_i_2/O[2]
                         net (fo=1, routed)           0.730    28.407    UART/UHANDLE/i___62_i_2_n_5
    SLICE_X64Y94         LUT2 (Prop_lut2_I1_O)        0.301    28.708 r  UART/UHANDLE/i___62_i_3/O
                         net (fo=1, routed)           0.000    28.708    UART/UHANDLE/i___62_i_3_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    28.958 r  UART/UHANDLE/i___62_i_1/O[2]
                         net (fo=1, routed)           1.147    30.105    UART/UHANDLE/i___62_i_1_n_5
    SLICE_X52Y90         LUT2 (Prop_lut2_I0_O)        0.301    30.406 r  UART/UHANDLE/i___62/O
                         net (fo=1, routed)           0.000    30.406    UART/UHANDLE/i___62_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    30.658 f  UART/UHANDLE/i___46_i_2/O[0]
                         net (fo=4, routed)           1.241    31.899    UART/UHANDLE/i___46_i_2_n_7
    SLICE_X38Y90         LUT6 (Prop_lut6_I3_O)        0.295    32.194 r  UART/UHANDLE/Number[3]_i_13/O
                         net (fo=1, routed)           1.198    33.392    UART/UHANDLE/Number[3]_i_13_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I3_O)        0.124    33.516 f  UART/UHANDLE/Number[3]_i_4/O
                         net (fo=1, routed)           0.727    34.244    UART/UHANDLE/Number[3]_i_4_n_0
    SLICE_X34Y99         LUT6 (Prop_lut6_I0_O)        0.124    34.368 r  UART/UHANDLE/Number[3]_i_1/O
                         net (fo=4, routed)           1.107    35.474    UART/UHANDLE/Number[3]_i_1_n_0
    SLICE_X37Y95         FDRE                                         r  UART/UHANDLE/Number_reg[1]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/hQ2_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1D1/LocalhWriteLoc_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.128ns (51.374%)  route 0.121ns (48.626%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y129        FDRE                         0.000     0.000 r  VIDEO/hQ2_reg[9]/C
    SLICE_X41Y129        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  VIDEO/hQ2_reg[9]/Q
                         net (fo=1, routed)           0.121     0.249    VIDEO/G1D1/LocalhWriteLoc_reg[9]_0[9]
    SLICE_X39Y129        FDCE                                         r  VIDEO/G1D1/LocalhWriteLoc_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/hQ2_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1D1/LocalhWriteLoc_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y127        FDRE                         0.000     0.000 r  VIDEO/hQ2_reg[3]/C
    SLICE_X45Y127        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/hQ2_reg[3]/Q
                         net (fo=1, routed)           0.112     0.253    VIDEO/G1D1/LocalhWriteLoc_reg[9]_0[3]
    SLICE_X45Y128        FDCE                                         r  VIDEO/G1D1/LocalhWriteLoc_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/hQ2_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1D1/LocalhWriteLoc_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.577%)  route 0.113ns (44.423%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y129        FDRE                         0.000     0.000 r  VIDEO/hQ2_reg[2]/C
    SLICE_X41Y129        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/hQ2_reg[2]/Q
                         net (fo=1, routed)           0.113     0.254    VIDEO/G1D1/LocalhWriteLoc_reg[9]_0[2]
    SLICE_X39Y129        FDCE                                         r  VIDEO/G1D1/LocalhWriteLoc_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/Y2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1D1/selector1/userY_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y129        FDRE                         0.000     0.000 r  VIDEO/Y2_reg[0]/C
    SLICE_X25Y129        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/Y2_reg[0]/Q
                         net (fo=10, routed)          0.124     0.265    VIDEO/G1D1/selector1/userY_reg[2]_0[0]
    SLICE_X25Y128        FDRE                                         r  VIDEO/G1D1/selector1/userY_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/Y2_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1D1/selector1/userY_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (52.980%)  route 0.125ns (47.020%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y129        FDRE                         0.000     0.000 r  VIDEO/Y2_reg[2]/C
    SLICE_X25Y129        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/Y2_reg[2]/Q
                         net (fo=10, routed)          0.125     0.266    VIDEO/G1D1/selector1/userY_reg[2]_0[2]
    SLICE_X25Y128        FDRE                                         r  VIDEO/G1D1/selector1/userY_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G1/plant5/data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1/spriteSelect_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.209ns (77.348%)  route 0.061ns (22.652%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDRE                         0.000     0.000 r  VIDEO/G1/plant5/data_reg[2]/C
    SLICE_X2Y104         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  VIDEO/G1/plant5/data_reg[2]/Q
                         net (fo=2, routed)           0.061     0.225    VIDEO/G1/plant5/found_plant5[2]
    SLICE_X3Y104         LUT6 (Prop_lut6_I0_O)        0.045     0.270 r  VIDEO/G1/plant5/spriteSelect[2]_i_1/O
                         net (fo=1, routed)           0.000     0.270    VIDEO/G1/plant5_n_6
    SLICE_X3Y104         FDRE                                         r  VIDEO/G1/spriteSelect_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/hQ1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1/LocalhWriteLoc_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDRE                         0.000     0.000 r  VIDEO/hQ1_reg[2]/C
    SLICE_X12Y101        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  VIDEO/hQ1_reg[2]/Q
                         net (fo=1, routed)           0.110     0.274    VIDEO/G1/LocalhWriteLoc_reg[9]_0[2]
    SLICE_X12Y100        FDCE                                         r  VIDEO/G1/LocalhWriteLoc_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/hQ1_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1/LocalhWriteLoc_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDRE                         0.000     0.000 r  VIDEO/hQ1_reg[5]/C
    SLICE_X12Y101        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  VIDEO/hQ1_reg[5]/Q
                         net (fo=1, routed)           0.110     0.274    VIDEO/G1/LocalhWriteLoc_reg[9]_0[5]
    SLICE_X12Y100        FDCE                                         r  VIDEO/G1/LocalhWriteLoc_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/hQ1_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1/LocalhWriteLoc_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDRE                         0.000     0.000 r  VIDEO/hQ1_reg[7]/C
    SLICE_X12Y101        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  VIDEO/hQ1_reg[7]/Q
                         net (fo=1, routed)           0.110     0.274    VIDEO/G1/LocalhWriteLoc_reg[9]_0[7]
    SLICE_X12Y100        FDCE                                         r  VIDEO/G1/LocalhWriteLoc_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/hQ1_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1/LocalhWriteLoc_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDRE                         0.000     0.000 r  VIDEO/hQ1_reg[8]/C
    SLICE_X12Y101        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  VIDEO/hQ1_reg[8]/Q
                         net (fo=1, routed)           0.110     0.274    VIDEO/G1/LocalhWriteLoc_reg[9]_0[8]
    SLICE_X12Y100        FDCE                                         r  VIDEO/G1/LocalhWriteLoc_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_25_prescaler
  To Clock:  

Max Delay           150 Endpoints
Min Delay           150 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/crazyPear/fontRom/fontRow_reg/ADDRARDADDR[9]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.647ns  (logic 2.519ns (21.627%)  route 9.128ns (78.373%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.556     1.556    VIDEO/G4/clk_25
    SLICE_X12Y92         FDRE                                         r  VIDEO/G4/hQ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.518     2.074 r  VIDEO/G4/hQ_reg[4]/Q
                         net (fo=55, routed)          6.609     8.683    VIDEO/G4/hQ_reg[9]_0[4]
    SLICE_X51Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.339 r  VIDEO/G4/fontRow_reg_i_25__0/CO[3]
                         net (fo=1, routed)           0.000     9.339    VIDEO/G4/fontRow_reg_i_25__0_n_0
    SLICE_X51Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.496 r  VIDEO/G4/fontRow_reg_i_36__1/CO[1]
                         net (fo=4, routed)           0.801    10.297    VIDEO/G4/fontRow_reg_i_36__1_n_2
    SLICE_X49Y125        LUT6 (Prop_lut6_I2_O)        0.329    10.626 r  VIDEO/G4/fontRow_reg_i_29__0/O
                         net (fo=3, routed)           0.809    11.435    VIDEO/G4/fontRow_reg_i_29__0_n_0
    SLICE_X49Y126        LUT2 (Prop_lut2_I0_O)        0.124    11.559 r  VIDEO/G4/fontRow_reg_i_16__2/O
                         net (fo=1, routed)           0.000    11.559    VIDEO/G4/fontRow_reg_i_16__2_n_0
    SLICE_X49Y126        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.960 r  VIDEO/G4/fontRow_reg_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    11.960    VIDEO/G4/fontRow_reg_i_3__0_n_0
    SLICE_X49Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.294 r  VIDEO/G4/fontRow_reg_i_2__0/O[1]
                         net (fo=1, routed)           0.909    13.203    VIDEO/G5/crazyPear/fontRom/ADDRARDADDR[6]
    RAMB18_X1Y50         RAMB18E1                                     r  VIDEO/G5/crazyPear/fontRom/fontRow_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/crazyPear/fontRom/fontRow_reg/ADDRARDADDR[10]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.472ns  (logic 2.424ns (21.129%)  route 9.048ns (78.871%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.556     1.556    VIDEO/G4/clk_25
    SLICE_X12Y92         FDRE                                         r  VIDEO/G4/hQ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.518     2.074 r  VIDEO/G4/hQ_reg[4]/Q
                         net (fo=55, routed)          6.609     8.683    VIDEO/G4/hQ_reg[9]_0[4]
    SLICE_X51Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.339 r  VIDEO/G4/fontRow_reg_i_25__0/CO[3]
                         net (fo=1, routed)           0.000     9.339    VIDEO/G4/fontRow_reg_i_25__0_n_0
    SLICE_X51Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.496 r  VIDEO/G4/fontRow_reg_i_36__1/CO[1]
                         net (fo=4, routed)           0.801    10.297    VIDEO/G4/fontRow_reg_i_36__1_n_2
    SLICE_X49Y125        LUT6 (Prop_lut6_I2_O)        0.329    10.626 r  VIDEO/G4/fontRow_reg_i_29__0/O
                         net (fo=3, routed)           0.809    11.435    VIDEO/G4/fontRow_reg_i_29__0_n_0
    SLICE_X49Y126        LUT2 (Prop_lut2_I0_O)        0.124    11.559 r  VIDEO/G4/fontRow_reg_i_16__2/O
                         net (fo=1, routed)           0.000    11.559    VIDEO/G4/fontRow_reg_i_16__2_n_0
    SLICE_X49Y126        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.960 r  VIDEO/G4/fontRow_reg_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    11.960    VIDEO/G4/fontRow_reg_i_3__0_n_0
    SLICE_X49Y127        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.199 r  VIDEO/G4/fontRow_reg_i_2__0/O[2]
                         net (fo=1, routed)           0.829    13.028    VIDEO/G5/crazyPear/fontRom/ADDRARDADDR[7]
    RAMB18_X1Y50         RAMB18E1                                     r  VIDEO/G5/crazyPear/fontRom/fontRow_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/crazyPear/fontRom/fontRow_reg/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.381ns  (logic 2.404ns (21.122%)  route 8.977ns (78.878%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.556     1.556    VIDEO/G4/clk_25
    SLICE_X12Y92         FDRE                                         r  VIDEO/G4/hQ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.518     2.074 r  VIDEO/G4/hQ_reg[4]/Q
                         net (fo=55, routed)          6.609     8.683    VIDEO/G4/hQ_reg[9]_0[4]
    SLICE_X51Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.339 r  VIDEO/G4/fontRow_reg_i_25__0/CO[3]
                         net (fo=1, routed)           0.000     9.339    VIDEO/G4/fontRow_reg_i_25__0_n_0
    SLICE_X51Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.496 r  VIDEO/G4/fontRow_reg_i_36__1/CO[1]
                         net (fo=4, routed)           0.801    10.297    VIDEO/G4/fontRow_reg_i_36__1_n_2
    SLICE_X49Y125        LUT6 (Prop_lut6_I2_O)        0.329    10.626 r  VIDEO/G4/fontRow_reg_i_29__0/O
                         net (fo=3, routed)           0.965    11.591    VIDEO/G4/fontRow_reg_i_29__0_n_0
    SLICE_X49Y127        LUT3 (Prop_lut3_I0_O)        0.124    11.715 r  VIDEO/G4/fontRow_reg_i_13__2/O
                         net (fo=1, routed)           0.000    11.715    VIDEO/G4/fontRow_reg_i_13__2_n_0
    SLICE_X49Y127        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.113 r  VIDEO/G4/fontRow_reg_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    12.113    VIDEO/G4/fontRow_reg_i_2__0_n_0
    SLICE_X49Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.335 r  VIDEO/G4/fontRow_reg_i_1__0/O[0]
                         net (fo=1, routed)           0.602    12.937    VIDEO/G5/crazyPear/fontRom/ADDRARDADDR[9]
    RAMB18_X1Y50         RAMB18E1                                     r  VIDEO/G5/crazyPear/fontRom/fontRow_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/crazyPear/fontRom/fontRow_reg/ADDRARDADDR[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.332ns  (logic 2.191ns (19.335%)  route 9.141ns (80.665%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.556     1.556    VIDEO/G4/clk_25
    SLICE_X12Y92         FDRE                                         r  VIDEO/G4/hQ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.518     2.074 r  VIDEO/G4/hQ_reg[4]/Q
                         net (fo=55, routed)          6.609     8.683    VIDEO/G4/hQ_reg[9]_0[4]
    SLICE_X51Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.339 r  VIDEO/G4/fontRow_reg_i_25__0/CO[3]
                         net (fo=1, routed)           0.000     9.339    VIDEO/G4/fontRow_reg_i_25__0_n_0
    SLICE_X51Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.496 f  VIDEO/G4/fontRow_reg_i_36__1/CO[1]
                         net (fo=4, routed)           0.629    10.126    VIDEO/G4/fontRow_reg_i_36__1_n_2
    SLICE_X49Y125        LUT5 (Prop_lut5_I4_O)        0.329    10.455 r  VIDEO/G4/fontRow_reg_i_26__0/O
                         net (fo=2, routed)           1.125    11.579    VIDEO/G4/fontRow_reg_i_26__0_n_0
    SLICE_X51Y128        LUT3 (Prop_lut3_I1_O)        0.124    11.703 r  VIDEO/G4/fontRow_reg_i_7__0/O
                         net (fo=1, routed)           0.340    12.044    VIDEO/G4/fontRow_reg_i_7__0_n_0
    SLICE_X49Y128        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    12.451 r  VIDEO/G4/fontRow_reg_i_1__0/O[1]
                         net (fo=1, routed)           0.437    12.888    VIDEO/G5/crazyPear/fontRom/ADDRARDADDR[10]
    RAMB18_X1Y50         RAMB18E1                                     r  VIDEO/G5/crazyPear/fontRom/fontRow_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/crazyPear/fontRom/fontRow_reg/ADDRARDADDR[11]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.297ns  (logic 2.498ns (22.112%)  route 8.799ns (77.888%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.556     1.556    VIDEO/G4/clk_25
    SLICE_X12Y92         FDRE                                         r  VIDEO/G4/hQ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.518     2.074 r  VIDEO/G4/hQ_reg[4]/Q
                         net (fo=55, routed)          6.609     8.683    VIDEO/G4/hQ_reg[9]_0[4]
    SLICE_X51Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.339 r  VIDEO/G4/fontRow_reg_i_25__0/CO[3]
                         net (fo=1, routed)           0.000     9.339    VIDEO/G4/fontRow_reg_i_25__0_n_0
    SLICE_X51Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.496 r  VIDEO/G4/fontRow_reg_i_36__1/CO[1]
                         net (fo=4, routed)           0.801    10.297    VIDEO/G4/fontRow_reg_i_36__1_n_2
    SLICE_X49Y125        LUT6 (Prop_lut6_I2_O)        0.329    10.626 r  VIDEO/G4/fontRow_reg_i_29__0/O
                         net (fo=3, routed)           0.809    11.435    VIDEO/G4/fontRow_reg_i_29__0_n_0
    SLICE_X49Y126        LUT2 (Prop_lut2_I0_O)        0.124    11.559 r  VIDEO/G4/fontRow_reg_i_16__2/O
                         net (fo=1, routed)           0.000    11.559    VIDEO/G4/fontRow_reg_i_16__2_n_0
    SLICE_X49Y126        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.960 r  VIDEO/G4/fontRow_reg_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    11.960    VIDEO/G4/fontRow_reg_i_3__0_n_0
    SLICE_X49Y127        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.273 r  VIDEO/G4/fontRow_reg_i_2__0/O[3]
                         net (fo=1, routed)           0.580    12.853    VIDEO/G5/crazyPear/fontRom/ADDRARDADDR[8]
    RAMB18_X1Y50         RAMB18E1                                     r  VIDEO/G5/crazyPear/fontRom/fontRow_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/sunflower/fontRom/fontRow_reg/ADDRBWRADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.243ns  (logic 2.407ns (21.409%)  route 8.836ns (78.591%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.556     1.556    VIDEO/G4/clk_25
    SLICE_X12Y92         FDRE                                         r  VIDEO/G4/hQ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.518     2.074 f  VIDEO/G4/hQ_reg[4]/Q
                         net (fo=55, routed)          6.118     8.192    VIDEO/G4/hQ_reg[9]_0[4]
    SLICE_X48Y123        LUT1 (Prop_lut1_I0_O)        0.124     8.316 r  VIDEO/G4/fontRow_reg_i_41/O
                         net (fo=1, routed)           0.000     8.316    VIDEO/G4/fontRow_reg_i_41_n_0
    SLICE_X48Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.848 r  VIDEO/G4/fontRow_reg_i_34__0/CO[3]
                         net (fo=1, routed)           0.000     8.848    VIDEO/G4/fontRow_reg_i_34__0_n_0
    SLICE_X48Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.005 r  VIDEO/G4/fontRow_reg_i_33/CO[1]
                         net (fo=2, routed)           0.951     9.956    VIDEO/G4/fontRow_reg_i_33_n_2
    SLICE_X46Y125        LUT6 (Prop_lut6_I1_O)        0.329    10.285 r  VIDEO/G4/fontRow_reg_i_32/O
                         net (fo=4, routed)           0.954    11.239    VIDEO/G4/fontRow_reg_i_32_n_0
    SLICE_X47Y129        LUT3 (Prop_lut3_I1_O)        0.124    11.363 r  VIDEO/G4/fontRow_reg_i_22__0/O
                         net (fo=1, routed)           0.000    11.363    VIDEO/G4/fontRow_reg_i_22__0_n_0
    SLICE_X47Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.764 r  VIDEO/G4/fontRow_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.764    VIDEO/G4/fontRow_reg_i_6_n_0
    SLICE_X47Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.986 r  VIDEO/G4/fontRow_reg_i_5/O[0]
                         net (fo=1, routed)           0.813    12.799    VIDEO/G5/sunflower/fontRom/fontRow_reg_3[8]
    RAMB18_X1Y51         RAMB18E1                                     r  VIDEO/G5/sunflower/fontRom/fontRow_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/sunflower/fontRom/fontRow_reg/ADDRBWRADDR[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.226ns  (logic 2.519ns (22.439%)  route 8.707ns (77.561%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.556     1.556    VIDEO/G4/clk_25
    SLICE_X12Y92         FDRE                                         r  VIDEO/G4/hQ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.518     2.074 f  VIDEO/G4/hQ_reg[4]/Q
                         net (fo=55, routed)          6.118     8.192    VIDEO/G4/hQ_reg[9]_0[4]
    SLICE_X48Y123        LUT1 (Prop_lut1_I0_O)        0.124     8.316 r  VIDEO/G4/fontRow_reg_i_41/O
                         net (fo=1, routed)           0.000     8.316    VIDEO/G4/fontRow_reg_i_41_n_0
    SLICE_X48Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.848 r  VIDEO/G4/fontRow_reg_i_34__0/CO[3]
                         net (fo=1, routed)           0.000     8.848    VIDEO/G4/fontRow_reg_i_34__0_n_0
    SLICE_X48Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.005 r  VIDEO/G4/fontRow_reg_i_33/CO[1]
                         net (fo=2, routed)           0.951     9.956    VIDEO/G4/fontRow_reg_i_33_n_2
    SLICE_X46Y125        LUT6 (Prop_lut6_I1_O)        0.329    10.285 r  VIDEO/G4/fontRow_reg_i_32/O
                         net (fo=4, routed)           0.954    11.239    VIDEO/G4/fontRow_reg_i_32_n_0
    SLICE_X47Y129        LUT3 (Prop_lut3_I1_O)        0.124    11.363 r  VIDEO/G4/fontRow_reg_i_22__0/O
                         net (fo=1, routed)           0.000    11.363    VIDEO/G4/fontRow_reg_i_22__0_n_0
    SLICE_X47Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.764 r  VIDEO/G4/fontRow_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.764    VIDEO/G4/fontRow_reg_i_6_n_0
    SLICE_X47Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.098 r  VIDEO/G4/fontRow_reg_i_5/O[1]
                         net (fo=1, routed)           0.684    12.782    VIDEO/G5/sunflower/fontRom/fontRow_reg_3[9]
    RAMB18_X1Y51         RAMB18E1                                     r  VIDEO/G5/sunflower/fontRom/fontRow_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/crazyPear/fontRom/fontRow_reg/ADDRARDADDR[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.205ns  (logic 2.407ns (21.481%)  route 8.798ns (78.519%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.556     1.556    VIDEO/G4/clk_25
    SLICE_X12Y92         FDRE                                         r  VIDEO/G4/hQ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.518     2.074 r  VIDEO/G4/hQ_reg[4]/Q
                         net (fo=55, routed)          6.609     8.683    VIDEO/G4/hQ_reg[9]_0[4]
    SLICE_X51Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.339 r  VIDEO/G4/fontRow_reg_i_25__0/CO[3]
                         net (fo=1, routed)           0.000     9.339    VIDEO/G4/fontRow_reg_i_25__0_n_0
    SLICE_X51Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.496 r  VIDEO/G4/fontRow_reg_i_36__1/CO[1]
                         net (fo=4, routed)           0.801    10.297    VIDEO/G4/fontRow_reg_i_36__1_n_2
    SLICE_X49Y125        LUT6 (Prop_lut6_I2_O)        0.329    10.626 r  VIDEO/G4/fontRow_reg_i_29__0/O
                         net (fo=3, routed)           0.809    11.435    VIDEO/G4/fontRow_reg_i_29__0_n_0
    SLICE_X49Y126        LUT2 (Prop_lut2_I0_O)        0.124    11.559 r  VIDEO/G4/fontRow_reg_i_16__2/O
                         net (fo=1, routed)           0.000    11.559    VIDEO/G4/fontRow_reg_i_16__2_n_0
    SLICE_X49Y126        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.960 r  VIDEO/G4/fontRow_reg_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    11.960    VIDEO/G4/fontRow_reg_i_3__0_n_0
    SLICE_X49Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.182 r  VIDEO/G4/fontRow_reg_i_2__0/O[0]
                         net (fo=1, routed)           0.579    12.761    VIDEO/G5/crazyPear/fontRom/ADDRARDADDR[5]
    RAMB18_X1Y50         RAMB18E1                                     r  VIDEO/G5/crazyPear/fontRom/fontRow_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/sunflower/fontRom/fontRow_reg/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.887ns  (logic 2.383ns (21.888%)  route 8.504ns (78.112%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.556     1.556    VIDEO/G4/clk_25
    SLICE_X12Y92         FDRE                                         r  VIDEO/G4/hQ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.518     2.074 r  VIDEO/G4/hQ_reg[4]/Q
                         net (fo=55, routed)          5.961     8.035    VIDEO/G4/hQ_reg[9]_0[4]
    SLICE_X51Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.691 r  VIDEO/G4/fontRow_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.691    VIDEO/G4/fontRow_reg_i_27_n_0
    SLICE_X51Y126        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.848 r  VIDEO/G4/fontRow_reg_i_36__0/CO[1]
                         net (fo=4, routed)           0.672     9.520    VIDEO/G4/fontRow_reg_i_36__0_n_2
    SLICE_X51Y128        LUT6 (Prop_lut6_I2_O)        0.329     9.849 r  VIDEO/G4/fontRow_reg_i_31/O
                         net (fo=3, routed)           1.005    10.855    VIDEO/G4/fontRow_reg_i_31_n_0
    SLICE_X50Y129        LUT3 (Prop_lut3_I0_O)        0.124    10.979 r  VIDEO/G4/fontRow_reg_i_14__2/O
                         net (fo=1, routed)           0.000    10.979    VIDEO/G4/fontRow_reg_i_14__2_n_0
    SLICE_X50Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.359 r  VIDEO/G4/fontRow_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.359    VIDEO/G4/fontRow_reg_i_2_n_0
    SLICE_X50Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.578 r  VIDEO/G4/fontRow_reg_i_1/O[0]
                         net (fo=1, routed)           0.866    12.443    VIDEO/G5/sunflower/fontRom/ADDRARDADDR[9]
    RAMB18_X1Y51         RAMB18E1                                     r  VIDEO/G5/sunflower/fontRom/fontRow_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/sunflower/fontRom/fontRow_reg/ADDRARDADDR[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.886ns  (logic 2.487ns (22.846%)  route 8.399ns (77.154%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.556     1.556    VIDEO/G4/clk_25
    SLICE_X12Y92         FDRE                                         r  VIDEO/G4/hQ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.518     2.074 r  VIDEO/G4/hQ_reg[4]/Q
                         net (fo=55, routed)          5.961     8.035    VIDEO/G4/hQ_reg[9]_0[4]
    SLICE_X51Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.691 r  VIDEO/G4/fontRow_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.691    VIDEO/G4/fontRow_reg_i_27_n_0
    SLICE_X51Y126        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.848 r  VIDEO/G4/fontRow_reg_i_36__0/CO[1]
                         net (fo=4, routed)           0.672     9.520    VIDEO/G4/fontRow_reg_i_36__0_n_2
    SLICE_X51Y128        LUT6 (Prop_lut6_I2_O)        0.329     9.849 r  VIDEO/G4/fontRow_reg_i_31/O
                         net (fo=3, routed)           1.005    10.855    VIDEO/G4/fontRow_reg_i_31_n_0
    SLICE_X50Y129        LUT3 (Prop_lut3_I0_O)        0.124    10.979 r  VIDEO/G4/fontRow_reg_i_14__2/O
                         net (fo=1, routed)           0.000    10.979    VIDEO/G4/fontRow_reg_i_14__2_n_0
    SLICE_X50Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.359 r  VIDEO/G4/fontRow_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.359    VIDEO/G4/fontRow_reg_i_2_n_0
    SLICE_X50Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.682 r  VIDEO/G4/fontRow_reg_i_1/O[1]
                         net (fo=1, routed)           0.760    12.442    VIDEO/G5/sunflower/fontRom/ADDRARDADDR[10]
    RAMB18_X1Y51         RAMB18E1                                     r  VIDEO/G5/sunflower/fontRom/fontRow_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/hQ1_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.164ns (47.029%)  route 0.185ns (52.971%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.563     0.563    VIDEO/G4/clk_25
    SLICE_X12Y92         FDRE                                         r  VIDEO/G4/hQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  VIDEO/G4/hQ_reg[6]/Q
                         net (fo=53, routed)          0.185     0.911    VIDEO/hWriteLoc[6]
    SLICE_X14Y94         FDRE                                         r  VIDEO/hQ1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/hQ1_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.164ns (39.451%)  route 0.252ns (60.549%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.563     0.563    VIDEO/G4/clk_25
    SLICE_X12Y92         FDRE                                         r  VIDEO/G4/hQ_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  VIDEO/G4/hQ_reg[9]/Q
                         net (fo=55, routed)          0.252     0.978    VIDEO/hWriteLoc[9]
    SLICE_X14Y97         FDRE                                         r  VIDEO/hQ1_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/hQ1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.141ns (32.559%)  route 0.292ns (67.441%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.563     0.563    VIDEO/G4/clk_25
    SLICE_X13Y92         FDRE                                         r  VIDEO/G4/hQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  VIDEO/G4/hQ_reg[3]/Q
                         net (fo=49, routed)          0.292     0.996    VIDEO/hWriteLoc[3]
    SLICE_X14Y97         FDRE                                         r  VIDEO/hQ1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/hQ1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.460ns  (logic 0.141ns (30.636%)  route 0.319ns (69.364%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.563     0.563    VIDEO/G4/clk_25
    SLICE_X11Y92         FDRE                                         r  VIDEO/G4/hQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  VIDEO/G4/hQ_reg[0]/Q
                         net (fo=57, routed)          0.319     1.023    VIDEO/hWriteLoc[0]
    SLICE_X14Y94         FDRE                                         r  VIDEO/hQ1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/hQ1_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.484ns  (logic 0.164ns (33.888%)  route 0.320ns (66.112%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.563     0.563    VIDEO/G4/clk_25
    SLICE_X12Y92         FDRE                                         r  VIDEO/G4/hQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  VIDEO/G4/hQ_reg[5]/Q
                         net (fo=54, routed)          0.320     1.047    VIDEO/hWriteLoc[5]
    SLICE_X12Y101        FDRE                                         r  VIDEO/hQ1_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/hQ1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.547ns  (logic 0.164ns (29.962%)  route 0.383ns (70.038%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.563     0.563    VIDEO/G4/clk_25
    SLICE_X10Y92         FDRE                                         r  VIDEO/G4/hQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y92         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  VIDEO/G4/hQ_reg[1]/Q
                         net (fo=56, routed)          0.383     1.110    VIDEO/hWriteLoc[1]
    SLICE_X14Y97         FDRE                                         r  VIDEO/hQ1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/hQ1_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.584ns  (logic 0.141ns (24.137%)  route 0.443ns (75.863%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.563     0.563    VIDEO/G4/clk_25
    SLICE_X11Y91         FDRE                                         r  VIDEO/G4/hQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  VIDEO/G4/hQ_reg[7]/Q
                         net (fo=53, routed)          0.443     1.147    VIDEO/hWriteLoc[7]
    SLICE_X12Y101        FDRE                                         r  VIDEO/hQ1_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/money/fontRom/fontRow_reg/ADDRARDADDR[3]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.579ns  (logic 0.164ns (28.321%)  route 0.415ns (71.679%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.590     0.590    VIDEO/G4/clk_25
    SLICE_X6Y90          FDRE                                         r  VIDEO/G4/vQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.164     0.754 r  VIDEO/G4/vQ_reg[0]/Q
                         net (fo=43, routed)          0.415     1.169    VIDEO/G5/money/fontRom/fontRow_reg_3[0]
    RAMB18_X0Y38         RAMB18E1                                     r  VIDEO/G5/money/fontRom/fontRow_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/wave/fontRom/fontRow_reg/ADDRARDADDR[3]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.579ns  (logic 0.164ns (28.321%)  route 0.415ns (71.679%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.590     0.590    VIDEO/G4/clk_25
    SLICE_X6Y90          FDRE                                         r  VIDEO/G4/vQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.164     0.754 r  VIDEO/G4/vQ_reg[0]/Q
                         net (fo=43, routed)          0.415     1.169    VIDEO/G5/wave/fontRom/ADDRARDADDR[0]
    RAMB18_X0Y39         RAMB18E1                                     r  VIDEO/G5/wave/fontRom/fontRow_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[3]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.649ns  (logic 0.164ns (25.251%)  route 0.485ns (74.749%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.590     0.590    VIDEO/G4/clk_25
    SLICE_X6Y90          FDRE                                         r  VIDEO/G4/vQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.164     0.754 r  VIDEO/G4/vQ_reg[0]/Q
                         net (fo=43, routed)          0.485     1.239    VIDEO/G5/money/fontRom/fontRow_reg_3[0]
    RAMB18_X0Y38         RAMB18E1                                     r  VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_prescaler
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_prescaler'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_prescaler fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 f  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     6.575    VIDEO/G0/inst/clk_100
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     3.243 f  VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     4.904    VIDEO/G0/inst/clkfbout_prescaler
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     5.000 f  VIDEO/G0/inst/clkf_buf/O
                         net (fo=1, routed)           1.575     6.575    VIDEO/G0/inst/clkfbout_buf_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_prescaler'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clkfbout_prescaler
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    VIDEO/G0/inst/clkfbout_buf_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_25_prescaler

Max Delay           101 Endpoints
Min Delay           101 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G5/sunflower/pixel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G4/vtemp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.716ns  (logic 1.138ns (10.620%)  route 9.578ns (89.380%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y129        FDRE                         0.000     0.000 r  VIDEO/G5/sunflower/pixel_reg/C
    SLICE_X46Y129        FDRE (Prop_fdre_C_Q)         0.518     0.518 f  VIDEO/G5/sunflower/pixel_reg/Q
                         net (fo=1, routed)           2.086     2.604    VIDEO/G5/displayNr[0]
    SLICE_X13Y99         LUT4 (Prop_lut4_I2_O)        0.124     2.728 f  VIDEO/G5/red[3]_i_4/O
                         net (fo=1, routed)           1.932     4.660    VIDEO/G5/red[3]_i_4_n_0
    SLICE_X37Y122        LUT5 (Prop_lut5_I4_O)        0.124     4.784 f  VIDEO/G5/red[3]_i_3/O
                         net (fo=15, routed)          3.011     7.794    VIDEO/G3/display
    SLICE_X9Y76          LUT5 (Prop_lut5_I3_O)        0.124     7.918 f  VIDEO/G3/vtemp[0]_i_7/O
                         net (fo=1, routed)           0.433     8.351    VIDEO/G3/vtemp[0]_i_7_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.124     8.475 r  VIDEO/G3/vtemp[0]_i_4/O
                         net (fo=13, routed)          0.666     9.141    VIDEO/G4/green_reg[1]_0
    SLICE_X8Y83          LUT3 (Prop_lut3_I1_O)        0.124     9.265 r  VIDEO/G4/vtemp[0]_i_1/O
                         net (fo=4, routed)           1.451    10.716    VIDEO/G4/vcountsquare
    SLICE_X7Y89          FDRE                                         r  VIDEO/G4/vtemp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.505     1.505    VIDEO/G4/clk_25
    SLICE_X7Y89          FDRE                                         r  VIDEO/G4/vtemp_reg[0]/C

Slack:                    inf
  Source:                 VIDEO/G5/sunflower/pixel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G4/htemp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.486ns  (logic 1.138ns (10.852%)  route 9.348ns (89.148%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y129        FDRE                         0.000     0.000 r  VIDEO/G5/sunflower/pixel_reg/C
    SLICE_X46Y129        FDRE (Prop_fdre_C_Q)         0.518     0.518 f  VIDEO/G5/sunflower/pixel_reg/Q
                         net (fo=1, routed)           2.086     2.604    VIDEO/G5/displayNr[0]
    SLICE_X13Y99         LUT4 (Prop_lut4_I2_O)        0.124     2.728 f  VIDEO/G5/red[3]_i_4/O
                         net (fo=1, routed)           1.932     4.660    VIDEO/G5/red[3]_i_4_n_0
    SLICE_X37Y122        LUT5 (Prop_lut5_I4_O)        0.124     4.784 f  VIDEO/G5/red[3]_i_3/O
                         net (fo=15, routed)          3.011     7.794    VIDEO/G3/display
    SLICE_X9Y76          LUT5 (Prop_lut5_I3_O)        0.124     7.918 f  VIDEO/G3/vtemp[0]_i_7/O
                         net (fo=1, routed)           0.433     8.351    VIDEO/G3/vtemp[0]_i_7_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.124     8.475 r  VIDEO/G3/vtemp[0]_i_4/O
                         net (fo=13, routed)          0.666     9.141    VIDEO/G4/green_reg[1]_0
    SLICE_X8Y83          LUT3 (Prop_lut3_I1_O)        0.124     9.265 r  VIDEO/G4/vtemp[0]_i_1/O
                         net (fo=4, routed)           1.221    10.486    VIDEO/G4/vcountsquare
    SLICE_X10Y90         FDRE                                         r  VIDEO/G4/htemp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.439     1.439    VIDEO/G4/clk_25
    SLICE_X10Y90         FDRE                                         r  VIDEO/G4/htemp_reg[0]/C

Slack:                    inf
  Source:                 VIDEO/G5/sunflower/pixel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G4/vcountsquare_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.435ns  (logic 1.138ns (10.906%)  route 9.297ns (89.094%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y129        FDRE                         0.000     0.000 r  VIDEO/G5/sunflower/pixel_reg/C
    SLICE_X46Y129        FDRE (Prop_fdre_C_Q)         0.518     0.518 f  VIDEO/G5/sunflower/pixel_reg/Q
                         net (fo=1, routed)           2.086     2.604    VIDEO/G5/displayNr[0]
    SLICE_X13Y99         LUT4 (Prop_lut4_I2_O)        0.124     2.728 f  VIDEO/G5/red[3]_i_4/O
                         net (fo=1, routed)           1.932     4.660    VIDEO/G5/red[3]_i_4_n_0
    SLICE_X37Y122        LUT5 (Prop_lut5_I4_O)        0.124     4.784 f  VIDEO/G5/red[3]_i_3/O
                         net (fo=15, routed)          3.011     7.794    VIDEO/G3/display
    SLICE_X9Y76          LUT5 (Prop_lut5_I3_O)        0.124     7.918 f  VIDEO/G3/vtemp[0]_i_7/O
                         net (fo=1, routed)           0.433     8.351    VIDEO/G3/vtemp[0]_i_7_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.124     8.475 r  VIDEO/G3/vtemp[0]_i_4/O
                         net (fo=13, routed)          0.666     9.141    VIDEO/G4/green_reg[1]_0
    SLICE_X8Y83          LUT3 (Prop_lut3_I1_O)        0.124     9.265 r  VIDEO/G4/vtemp[0]_i_1/O
                         net (fo=4, routed)           1.170    10.435    VIDEO/G4/vcountsquare
    SLICE_X7Y86          FDRE                                         r  VIDEO/G4/vcountsquare_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.502     1.502    VIDEO/G4/clk_25
    SLICE_X7Y86          FDRE                                         r  VIDEO/G4/vcountsquare_reg/C

Slack:                    inf
  Source:                 VIDEO/G5/sunflower/pixel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.904ns  (logic 0.890ns (8.987%)  route 9.014ns (91.013%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y129        FDRE                         0.000     0.000 r  VIDEO/G5/sunflower/pixel_reg/C
    SLICE_X46Y129        FDRE (Prop_fdre_C_Q)         0.518     0.518 f  VIDEO/G5/sunflower/pixel_reg/Q
                         net (fo=1, routed)           2.086     2.604    VIDEO/G5/displayNr[0]
    SLICE_X13Y99         LUT4 (Prop_lut4_I2_O)        0.124     2.728 f  VIDEO/G5/red[3]_i_4/O
                         net (fo=1, routed)           1.932     4.660    VIDEO/G5/red[3]_i_4_n_0
    SLICE_X37Y122        LUT5 (Prop_lut5_I4_O)        0.124     4.784 f  VIDEO/G5/red[3]_i_3/O
                         net (fo=15, routed)          2.148     6.931    VIDEO/G2/display
    SLICE_X9Y78          LUT2 (Prop_lut2_I1_O)        0.124     7.055 r  VIDEO/G2/RGB[11]_i_1/O
                         net (fo=14, routed)          2.848     9.904    VIDEO/G3/SR[0]
    SLICE_X9Y21          FDSE                                         r  VIDEO/G3/RGB_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.438     1.438    VIDEO/G3/clk_25
    SLICE_X9Y21          FDSE                                         r  VIDEO/G3/RGB_reg[0]/C

Slack:                    inf
  Source:                 VIDEO/G5/sunflower/pixel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.904ns  (logic 0.890ns (8.987%)  route 9.014ns (91.013%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y129        FDRE                         0.000     0.000 r  VIDEO/G5/sunflower/pixel_reg/C
    SLICE_X46Y129        FDRE (Prop_fdre_C_Q)         0.518     0.518 f  VIDEO/G5/sunflower/pixel_reg/Q
                         net (fo=1, routed)           2.086     2.604    VIDEO/G5/displayNr[0]
    SLICE_X13Y99         LUT4 (Prop_lut4_I2_O)        0.124     2.728 f  VIDEO/G5/red[3]_i_4/O
                         net (fo=1, routed)           1.932     4.660    VIDEO/G5/red[3]_i_4_n_0
    SLICE_X37Y122        LUT5 (Prop_lut5_I4_O)        0.124     4.784 f  VIDEO/G5/red[3]_i_3/O
                         net (fo=15, routed)          2.148     6.931    VIDEO/G2/display
    SLICE_X9Y78          LUT2 (Prop_lut2_I1_O)        0.124     7.055 r  VIDEO/G2/RGB[11]_i_1/O
                         net (fo=14, routed)          2.848     9.904    VIDEO/G3/SR[0]
    SLICE_X9Y21          FDSE                                         r  VIDEO/G3/RGB_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.438     1.438    VIDEO/G3/clk_25
    SLICE_X9Y21          FDSE                                         r  VIDEO/G3/RGB_reg[1]/C

Slack:                    inf
  Source:                 VIDEO/G5/sunflower/pixel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.904ns  (logic 0.890ns (8.987%)  route 9.014ns (91.013%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y129        FDRE                         0.000     0.000 r  VIDEO/G5/sunflower/pixel_reg/C
    SLICE_X46Y129        FDRE (Prop_fdre_C_Q)         0.518     0.518 f  VIDEO/G5/sunflower/pixel_reg/Q
                         net (fo=1, routed)           2.086     2.604    VIDEO/G5/displayNr[0]
    SLICE_X13Y99         LUT4 (Prop_lut4_I2_O)        0.124     2.728 f  VIDEO/G5/red[3]_i_4/O
                         net (fo=1, routed)           1.932     4.660    VIDEO/G5/red[3]_i_4_n_0
    SLICE_X37Y122        LUT5 (Prop_lut5_I4_O)        0.124     4.784 f  VIDEO/G5/red[3]_i_3/O
                         net (fo=15, routed)          2.148     6.931    VIDEO/G2/display
    SLICE_X9Y78          LUT2 (Prop_lut2_I1_O)        0.124     7.055 r  VIDEO/G2/RGB[11]_i_1/O
                         net (fo=14, routed)          2.848     9.904    VIDEO/G3/SR[0]
    SLICE_X9Y21          FDRE                                         r  VIDEO/G3/RGB_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.438     1.438    VIDEO/G3/clk_25
    SLICE_X9Y21          FDRE                                         r  VIDEO/G3/RGB_reg[2]/C

Slack:                    inf
  Source:                 VIDEO/G5/sunflower/pixel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.904ns  (logic 0.890ns (8.987%)  route 9.014ns (91.013%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y129        FDRE                         0.000     0.000 r  VIDEO/G5/sunflower/pixel_reg/C
    SLICE_X46Y129        FDRE (Prop_fdre_C_Q)         0.518     0.518 f  VIDEO/G5/sunflower/pixel_reg/Q
                         net (fo=1, routed)           2.086     2.604    VIDEO/G5/displayNr[0]
    SLICE_X13Y99         LUT4 (Prop_lut4_I2_O)        0.124     2.728 f  VIDEO/G5/red[3]_i_4/O
                         net (fo=1, routed)           1.932     4.660    VIDEO/G5/red[3]_i_4_n_0
    SLICE_X37Y122        LUT5 (Prop_lut5_I4_O)        0.124     4.784 f  VIDEO/G5/red[3]_i_3/O
                         net (fo=15, routed)          2.148     6.931    VIDEO/G2/display
    SLICE_X9Y78          LUT2 (Prop_lut2_I1_O)        0.124     7.055 r  VIDEO/G2/RGB[11]_i_1/O
                         net (fo=14, routed)          2.848     9.904    VIDEO/G3/SR[0]
    SLICE_X9Y21          FDRE                                         r  VIDEO/G3/RGB_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.438     1.438    VIDEO/G3/clk_25
    SLICE_X9Y21          FDRE                                         r  VIDEO/G3/RGB_reg[3]/C

Slack:                    inf
  Source:                 VIDEO/G5/sunflower/pixel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G4/hcountsquare_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.888ns  (logic 1.138ns (11.509%)  route 8.750ns (88.491%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y129        FDRE                         0.000     0.000 r  VIDEO/G5/sunflower/pixel_reg/C
    SLICE_X46Y129        FDRE (Prop_fdre_C_Q)         0.518     0.518 f  VIDEO/G5/sunflower/pixel_reg/Q
                         net (fo=1, routed)           2.086     2.604    VIDEO/G5/displayNr[0]
    SLICE_X13Y99         LUT4 (Prop_lut4_I2_O)        0.124     2.728 f  VIDEO/G5/red[3]_i_4/O
                         net (fo=1, routed)           1.932     4.660    VIDEO/G5/red[3]_i_4_n_0
    SLICE_X37Y122        LUT5 (Prop_lut5_I4_O)        0.124     4.784 f  VIDEO/G5/red[3]_i_3/O
                         net (fo=15, routed)          3.011     7.794    VIDEO/G3/display
    SLICE_X9Y76          LUT5 (Prop_lut5_I3_O)        0.124     7.918 f  VIDEO/G3/vtemp[0]_i_7/O
                         net (fo=1, routed)           0.433     8.351    VIDEO/G3/vtemp[0]_i_7_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.124     8.475 r  VIDEO/G3/vtemp[0]_i_4/O
                         net (fo=13, routed)          0.666     9.141    VIDEO/G4/green_reg[1]_0
    SLICE_X8Y83          LUT3 (Prop_lut3_I1_O)        0.124     9.265 r  VIDEO/G4/vtemp[0]_i_1/O
                         net (fo=4, routed)           0.623     9.888    VIDEO/G4/vcountsquare
    SLICE_X9Y85          FDRE                                         r  VIDEO/G4/hcountsquare_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.435     1.435    VIDEO/G4/clk_25
    SLICE_X9Y85          FDRE                                         r  VIDEO/G4/hcountsquare_reg/C

Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.715ns  (logic 0.704ns (7.246%)  route 9.011ns (92.754%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y104         FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[0]/C
    SLICE_X9Y104         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  VIDEO/spriteSelect_reg[0]/Q
                         net (fo=39, routed)          7.125     7.581    VIDEO/G3/RGB_reg[8]_0[0]
    SLICE_X48Y20         LUT6 (Prop_lut6_I4_O)        0.124     7.705 r  VIDEO/G3/RGB[0]_i_3/O
                         net (fo=1, routed)           1.887     9.591    VIDEO/G3/RGB[0]_i_3_n_0
    SLICE_X9Y21          LUT5 (Prop_lut5_I2_O)        0.124     9.715 r  VIDEO/G3/RGB[0]_i_1/O
                         net (fo=1, routed)           0.000     9.715    VIDEO/G3/RGB_0[0]
    SLICE_X9Y21          FDSE                                         r  VIDEO/G3/RGB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.438     1.438    VIDEO/G3/clk_25
    SLICE_X9Y21          FDSE                                         r  VIDEO/G3/RGB_reg[0]/C

Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.400ns  (logic 0.704ns (7.490%)  route 8.696ns (92.510%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y104         FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[0]/C
    SLICE_X9Y104         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  VIDEO/spriteSelect_reg[0]/Q
                         net (fo=39, routed)          6.901     7.357    VIDEO/G3/RGB_reg[8]_0[0]
    SLICE_X48Y20         LUT6 (Prop_lut6_I4_O)        0.124     7.481 r  VIDEO/G3/RGB[2]_i_3/O
                         net (fo=1, routed)           1.794     9.276    VIDEO/G3/RGB[2]_i_3_n_0
    SLICE_X9Y21          LUT5 (Prop_lut5_I2_O)        0.124     9.400 r  VIDEO/G3/RGB[2]_i_1/O
                         net (fo=1, routed)           0.000     9.400    VIDEO/G3/RGB_0[2]
    SLICE_X9Y21          FDRE                                         r  VIDEO/G3/RGB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.438     1.438    VIDEO/G3/clk_25
    SLICE_X9Y21          FDRE                                         r  VIDEO/G3/RGB_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/coordX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.560ns  (logic 0.256ns (45.726%)  route 0.304ns (54.274%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y104         FDRE                         0.000     0.000 r  VIDEO/coordX_reg[0]/C
    SLICE_X9Y104         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/coordX_reg[0]/Q
                         net (fo=5, routed)           0.304     0.445    VIDEO/G4/active3_carry__0[0]
    SLICE_X8Y100         LUT2 (Prop_lut2_I1_O)        0.045     0.490 r  VIDEO/G4/hpos0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.490    VIDEO/G2/hpos_reg[3]_1[0]
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.560 r  VIDEO/G2/hpos0_carry/O[0]
                         net (fo=1, routed)           0.000     0.560    VIDEO/G2/hpos00_in[0]
    SLICE_X8Y100         FDRE                                         r  VIDEO/G2/hpos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.922     0.922    VIDEO/G2/clk_25
    SLICE_X8Y100         FDRE                                         r  VIDEO/G2/hpos_reg[0]/C

Slack:                    inf
  Source:                 VIDEO/coordX_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.573ns  (logic 0.293ns (51.121%)  route 0.280ns (48.879%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y104         FDRE                         0.000     0.000 r  VIDEO/coordX_reg[1]/C
    SLICE_X9Y104         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  VIDEO/coordX_reg[1]/Q
                         net (fo=7, routed)           0.280     0.408    VIDEO/G4/active3_carry__0[1]
    SLICE_X8Y100         LUT2 (Prop_lut2_I0_O)        0.099     0.507 r  VIDEO/G4/hpos0_carry_i_5/O
                         net (fo=1, routed)           0.000     0.507    VIDEO/G2/hpos_reg[3]_1[1]
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.573 r  VIDEO/G2/hpos0_carry/O[1]
                         net (fo=1, routed)           0.000     0.573    VIDEO/G2/hpos00_in[1]
    SLICE_X8Y100         FDRE                                         r  VIDEO/G2/hpos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.922     0.922    VIDEO/G2/clk_25
    SLICE_X8Y100         FDRE                                         r  VIDEO/G2/hpos_reg[1]/C

Slack:                    inf
  Source:                 VIDEO/coordX_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.613ns  (logic 0.331ns (53.983%)  route 0.282ns (46.017%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y104         FDRE                         0.000     0.000 r  VIDEO/coordX_reg[1]/C
    SLICE_X9Y104         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  VIDEO/coordX_reg[1]/Q
                         net (fo=7, routed)           0.282     0.410    VIDEO/G2/hpos_reg[3]_0[1]
    SLICE_X8Y100         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.203     0.613 r  VIDEO/G2/hpos0_carry/O[2]
                         net (fo=1, routed)           0.000     0.613    VIDEO/G2/hpos00_in[2]
    SLICE_X8Y100         FDRE                                         r  VIDEO/G2/hpos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.922     0.922    VIDEO/G2/clk_25
    SLICE_X8Y100         FDRE                                         r  VIDEO/G2/hpos_reg[2]/C

Slack:                    inf
  Source:                 VIDEO/coordY_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_2_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.627ns  (logic 0.320ns (51.018%)  route 0.307ns (48.982%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE                         0.000     0.000 r  VIDEO/coordY_reg[1]/C
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  VIDEO/coordY_reg[1]/Q
                         net (fo=13, routed)          0.307     0.471    VIDEO/G4/active1_inferred__0/i__carry__0[0]
    SLICE_X10Y99         LUT6 (Prop_lut6_I4_O)        0.045     0.516 r  VIDEO/G4/active2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.516    VIDEO/G2/active2__0_carry__0_1[2]
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.627 r  VIDEO/G2/active2__0_carry/CO[3]
                         net (fo=2, routed)           0.000     0.627    VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_1
    SLICE_X10Y99         FDCE                                         r  VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_2_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.834     0.834    VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X10Y99         FDCE                                         r  VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_2_cooolDelFlop/C

Slack:                    inf
  Source:                 VIDEO/coordX_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.634ns  (logic 0.274ns (43.210%)  route 0.360ns (56.790%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE                         0.000     0.000 r  VIDEO/coordX_reg[6]/C
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  VIDEO/coordX_reg[6]/Q
                         net (fo=7, routed)           0.360     0.524    VIDEO/G4/active3_carry__0[6]
    SLICE_X8Y101         LUT4 (Prop_lut4_I2_O)        0.045     0.569 r  VIDEO/G4/hpos0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.569    VIDEO/G2/hpos_reg[6]_2[2]
    SLICE_X8Y101         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.634 r  VIDEO/G2/hpos0_carry__0/O[2]
                         net (fo=1, routed)           0.000     0.634    VIDEO/G2/hpos00_in[6]
    SLICE_X8Y101         FDRE                                         r  VIDEO/G2/hpos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.922     0.922    VIDEO/G2/clk_25
    SLICE_X8Y101         FDRE                                         r  VIDEO/G2/hpos_reg[6]/C

Slack:                    inf
  Source:                 VIDEO/coordX_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.634ns  (logic 0.352ns (55.507%)  route 0.282ns (44.493%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y104         FDRE                         0.000     0.000 r  VIDEO/coordX_reg[1]/C
    SLICE_X9Y104         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  VIDEO/coordX_reg[1]/Q
                         net (fo=7, routed)           0.282     0.410    VIDEO/G2/hpos_reg[3]_0[1]
    SLICE_X8Y100         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.224     0.634 r  VIDEO/G2/hpos0_carry/O[3]
                         net (fo=1, routed)           0.000     0.634    VIDEO/G2/hpos00_in[3]
    SLICE_X8Y100         FDRE                                         r  VIDEO/G2/hpos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.922     0.922    VIDEO/G2/clk_25
    SLICE_X8Y100         FDRE                                         r  VIDEO/G2/hpos_reg[3]/C

Slack:                    inf
  Source:                 VIDEO/coordX_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.667ns  (logic 0.385ns (57.708%)  route 0.282ns (42.292%))
  Logic Levels:           3  (CARRY4=2 FDRE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y104         FDRE                         0.000     0.000 r  VIDEO/coordX_reg[1]/C
    SLICE_X9Y104         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  VIDEO/coordX_reg[1]/Q
                         net (fo=7, routed)           0.282     0.410    VIDEO/G2/hpos_reg[3]_0[1]
    SLICE_X8Y100         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.204     0.614 r  VIDEO/G2/hpos0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.614    VIDEO/G2/hpos0_carry_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.667 r  VIDEO/G2/hpos0_carry__0/O[0]
                         net (fo=1, routed)           0.000     0.667    VIDEO/G2/hpos00_in[4]
    SLICE_X8Y101         FDRE                                         r  VIDEO/G2/hpos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.922     0.922    VIDEO/G2/clk_25
    SLICE_X8Y101         FDRE                                         r  VIDEO/G2/hpos_reg[4]/C

Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/mySpriteSelect_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.670ns  (logic 0.226ns (33.741%)  route 0.444ns (66.259%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y104         FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[1]/C
    SLICE_X9Y104         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  VIDEO/spriteSelect_reg[1]/Q
                         net (fo=39, routed)          0.444     0.572    VIDEO/G2/mySpriteSelect_reg[3]_0[1]
    SLICE_X12Y94         LUT4 (Prop_lut4_I0_O)        0.098     0.670 r  VIDEO/G2/mySpriteSelect[1]_i_1/O
                         net (fo=1, routed)           0.000     0.670    VIDEO/G2/mySpriteSelect[1]_i_1_n_0
    SLICE_X12Y94         FDPE                                         r  VIDEO/G2/mySpriteSelect_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.833     0.833    VIDEO/G2/clk_25
    SLICE_X12Y94         FDPE                                         r  VIDEO/G2/mySpriteSelect_reg[1]/C

Slack:                    inf
  Source:                 VIDEO/coordX_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.421ns (59.873%)  route 0.282ns (40.127%))
  Logic Levels:           3  (CARRY4=2 FDRE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y104         FDRE                         0.000     0.000 r  VIDEO/coordX_reg[1]/C
    SLICE_X9Y104         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  VIDEO/coordX_reg[1]/Q
                         net (fo=7, routed)           0.282     0.410    VIDEO/G2/hpos_reg[3]_0[1]
    SLICE_X8Y100         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.204     0.614 r  VIDEO/G2/hpos0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.614    VIDEO/G2/hpos0_carry_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.703 r  VIDEO/G2/hpos0_carry__0/O[1]
                         net (fo=1, routed)           0.000     0.703    VIDEO/G2/hpos00_in[5]
    SLICE_X8Y101         FDRE                                         r  VIDEO/G2/hpos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.922     0.922    VIDEO/G2/clk_25
    SLICE_X8Y101         FDRE                                         r  VIDEO/G2/hpos_reg[5]/C

Slack:                    inf
  Source:                 VIDEO/coordY_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/vpos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.708ns  (logic 0.312ns (44.054%)  route 0.396ns (55.946%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE                         0.000     0.000 r  VIDEO/coordY_reg[5]/C
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  VIDEO/coordY_reg[5]/Q
                         net (fo=11, routed)          0.396     0.544    VIDEO/G4/active1_inferred__0/i__carry__0[3]
    SLICE_X8Y98          LUT4 (Prop_lut4_I0_O)        0.098     0.642 r  VIDEO/G4/vpos0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.642    VIDEO/G2/vpos_reg[6]_2[1]
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.708 r  VIDEO/G2/vpos0_carry__0/O[1]
                         net (fo=1, routed)           0.000     0.708    VIDEO/G2/vpos0[5]
    SLICE_X8Y98          FDRE                                         r  VIDEO/G2/vpos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.834     0.834    VIDEO/G2/clk_25
    SLICE_X8Y98          FDRE                                         r  VIDEO/G2/vpos_reg[5]/C





