Determining the location of the ModelSim executable...

Using: d:/quartus17/modelsim_ase/win32aloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top --vector_source="D:/Quartus17/DE10_LITE_Golden_Top/Waveform.vwf" --testbench_file="D:/Quartus17/DE10_LITE_Golden_Top/simulation/qsim/Waveform.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Thu Mar 30 13:44:58 2023
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top --vector_source=D:/Quartus17/DE10_LITE_Golden_Top/Waveform.vwf --testbench_file=D:/Quartus17/DE10_LITE_Golden_Top/simulation/qsim/Waveform.vwf.vt
Warning (20013): Ignored 1 assignments for entity "altsyncram_kjv3" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS NORMAL_COMPILATION -entity altsyncram_kjv3 -tag quartusii was ignored
Info (119006): Selected device 10M50DAF484C7G for design "DE10_LITE_Golden_Top"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

ct:Clock|next_state[0]" in design

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="D:/Quartus17/DE10_LITE_Golden_Top/simulation/qsim/" DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Thu Mar 30 13:45:00 2023
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=D:/Quartus17/DE10_LITE_Golden_Top/simulation/qsim/ DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top
Warning (20013): Ignored 1 assignments for entity "altsyncram_kjv3" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS NORMAL_COMPILATION -entity altsyncram_kjv3 -tag quartusii was ignored
Info (119006): Selected device 10M50DAF484C7G for design "DE10_LITE_Golden_Top"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file DE10_LITE_Golden_Top.vo in folder "D:/Quartus17/DE10_LITE_Golden_Top/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4712 megabytes
    Info: Processing ended: Thu Mar 30 13:45:04 2023
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03

Completed successfully. 

**** Generating the ModelSim .do script ****

D:/Quartus17/DE10_LITE_Golden_Top/simulation/qsim/DE10_LITE_Golden_Top.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

d:/quartus17/modelsim_ase/win32aloem//vsim -c -do DE10_LITE_Golden_Top.do

Reading D:/Quartus17/modelsim_ase/tcl/vsim/pref.tcl


# 10.5b

# do DE10_LITE_Golden_Top.do

# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:45:07 on Mar 30,2023
# vlog -work work DE10_LITE_Golden_Top.vo 

# -- Compiling module DE10_LITE_Golden_Top

# 
# Top level modules:
# 	DE10_LITE_Golden_Top
# End time: 13:45:12 on Mar 30,2023, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:45:12 on Mar 30,2023
# vlog -work work Waveform.vwf.vt 

# -- Compiling module DE10_LITE_Golden_Top_vlg_vec_tst

# 
# Top level modules:
# 	DE10_LITE_Golden_Top_vlg_vec_tst
# End time: 13:45:13 on Mar 30,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L fiftyfivenm_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.DE10_LITE_Golden_Top_vlg_vec_tst 
# Start time: 13:45:13 on Mar 30,2023
# Loading work.DE10_LITE_Golden_Top_vlg_vec_tst
# Loading work.DE10_LITE_Golden_Top
# Loading altera_ver.dffeas
# ** Warning: (vsim-3017) Waveform.vwf.vt(84): [TFMPC] - Too few port connections. Expected 40, found 36.
#    Time: 0 ps  Iteration: 0  Instance: /DE10_LITE_Golden_Top_vlg_vec_tst/i1 File: DE10_LITE_Golden_Top.vo
# ** Warning: (vsim-3722) Waveform.vwf.vt(84): [TFMPC] - Missing connection for port 'altera_reserved_tms'.
# ** Warning: (vsim-3722) Waveform.vwf.vt(84): [TFMPC] - Missing connection for port 'altera_reserved_tck'.
# ** Warning: (vsim-3722) Waveform.vwf.vt(84): [TFMPC] - Missing connection for port 'altera_reserved_tdi'.
# ** Warning: (vsim-3722) Waveform.vwf.vt(84): [TFMPC] - Missing connection for port 'altera_reserved_tdo'.
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-3017) DE10_LITE_Golden_Top.vo(24044): [TFMPC] - Too few port connections. Expected 20, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /DE10_LITE_Golden_Top_vlg_vec_tst/i1/altera_internal_jtag File: nofile
# ** Warning: (vsim-3722) DE10_LITE_Golden_Top.vo(24044): [TFMPC] - Missing connection for port 'tdoutap'.
# ** Warning: (vsim-3722) DE10_LITE_Golden_Top.vo(24044): [TFMPC] - Missing connection for port 'tmscore'.
# ** Warning: (vsim-3722) DE10_LITE_Golden_Top.vo(24044): [TFMPC] - Missing connection for port 'tckcore'.
# ** Warning: (vsim-3722) DE10_LITE_Golden_Top.vo(24044): [TFMPC] - Missing connection for port 'tdicore'.
# ** Warning: (vsim-3722) DE10_LITE_Golden_Top.vo(24044): [TFMPC] - Missing connection for port 'corectl'.
# ** Warning: (vsim-3722) DE10_LITE_Golden_Top.vo(24044): [TFMPC] - Missing connection for port 'ntdopinena'.
# ** Warning: (vsim-3722) DE10_LITE_Golden_Top.vo(24044): [TFMPC] - Missing connection for port 'tdocore'.
# ** Warning: Design size of 69355 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.

# after#25

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 30000 ps

# Simulation time: 30000 ps

# Simulation time: 30000 ps

# Simulation time: 30000 ps

# Simulation time: 30000 ps

# Simulation time: 30000 ps

# Simulation time: 30000 ps

# Simulation time: 30000 ps

# Simulation time: 290001 ps

# Simulation time: 290001 ps

# Simulation time: 290001 ps

# Simulation time: 290001 ps

# Simulation time: 290001 ps

# Simulation time: 290001 ps

# Simulation time: 290001 ps

# Simulation time: 290001 ps

# Simulation time: 620001 ps

# Simulation time: 620001 ps

# Simulation time: 620001 ps

# Simulation time: 620001 ps

# Simulation time: 620001 ps

# Simulation time: 620001 ps

# Simulation time: 620001 ps

# Simulation time: 620001 ps

# Simulation time: 970000 ps
# ** Note: $finish    : Waveform.vwf.vt(125)
#    Time: 1 us  Iteration: 0  Instance: /DE10_LITE_Golden_Top_vlg_vec_tst

# End time: 13:46:42 on Mar 30,2023, Elapsed time: 0:01:29
# Errors: 0, Warnings: 14

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading D:/Quartus17/DE10_LITE_Golden_Top/Waveform.vwf...

Reading D:/Quartus17/DE10_LITE_Golden_Top/simulation/qsim/DE10_LITE_Golden_Top.msim.vcd...

Processing channel transitions... 

Warning: Sec[5] - signal not found in VCD.

Warning: Sec[4] - signal not found in VCD.

Warning: Sec[3] - signal not found in VCD.

Warning: Sec[2] - signal not found in VCD.

Warning: Sec[1] - signal not found in VCD.

Warning: Sec[0] - signal not found in VCD.

Warning: Min[5] - signal not found in VCD.

Warning: Min[4] - signal not found in VCD.

Warning: Min[3] - signal not found in VCD.

Warning: Min[2] - signal not found in VCD.

Warning: Min[1] - signal not found in VCD.

Warning: Min[0] - signal not found in VCD.

Warning: Hour[4] - signal not found in VCD.

Warning: Hour[3] - signal not found in VCD.

Warning: Hour[2] - signal not found in VCD.

Warning: Hour[1] - signal not found in VCD.

Warning: Hour[0] - signal not found in VCD.

Warning: ClockProject:Clock|clk - signal not found in VCD.

Warning: ClockProject:Clock|next_counter[31] - signal not found in VCD.

Warning: ClockProject:Clock|next_counter[30] - signal not found in VCD.

Warning: ClockProject:Clock|next_counter[29] - signal not found in VCD.

Warning: ClockProject:Clock|next_counter[28] - signal not found in VCD.

Warning: ClockProject:Clock|next_counter[27] - signal not found in VCD.

Warning: ClockProject:Clock|next_counter[26] - signal not found in VCD.

Warning: ClockProject:Clock|next_counter[25] - signal not found in VCD.

Warning: ClockProject:Clock|next_counter[24] - signal not found in VCD.

Warning: ClockProject:Clock|next_counter[23] - signal not found in VCD.

Warning: ClockProject:Clock|next_counter[22] - signal not found in VCD.

Warning: ClockProject:Clock|next_counter[21] - signal not found in VCD.

Warning: ClockProject:Clock|next_counter[20] - signal not found in VCD.

Warning: ClockProject:Clock|next_counter[19] - signal not found in VCD.

Warning: ClockProject:Clock|next_counter[18] - signal not found in VCD.

Warning: ClockProject:Clock|next_counter[17] - signal not found in VCD.

Warning: ClockProject:Clock|next_counter[16] - signal not found in VCD.

Warning: ClockProject:Clock|next_counter[15] - signal not found in VCD.

Warning: ClockProject:Clock|next_counter[14] - signal not found in VCD.

Warning: ClockProject:Clock|next_counter[13] - signal not found in VCD.

Warning: ClockProject:Clock|next_counter[12] - signal not found in VCD.

Warning: ClockProject:Clock|next_counter[11] - signal not found in VCD.

Warning: ClockProject:Clock|next_counter[10] - signal not found in VCD.

Warning: ClockProject:Clock|next_counter[9] - signal not found in VCD.

Warning: ClockProject:Clock|next_counter[8] - signal not found in VCD.

Warning: ClockProject:Clock|next_counter[7] - signal not found in VCD.

Warning: ClockProject:Clock|next_counter[6] - signal not found in VCD.

Warning: ClockProject:Clock|next_counter[5] - signal not found in VCD.

Warning: ClockProject:Clock|next_counter[4] - signal not found in VCD.

Warning: ClockProject:Clock|next_counter[3] - signal not found in VCD.

Warning: ClockProject:Clock|next_counter[2] - signal not found in VCD.

Warning: ClockProject:Clock|next_counter[1] - signal not found in VCD.

Warning: ClockProject:Clock|next_counter[0] - signal not found in VCD.

Warning: ClockProject:Clock|next_state[31] - signal not found in VCD.

Warning: ClockProject:Clock|next_state[30] - signal not found in VCD.

Warning: ClockProject:Clock|next_state[29] - signal not found in VCD.

Warning: ClockProject:Clock|next_state[28] - signal not found in VCD.

Warning: ClockProject:Clock|next_state[27] - signal not found in VCD.

Warning: ClockProject:Clock|next_state[26] - signal not found in VCD.

Warning: ClockProject:Clock|next_state[25] - signal not found in VCD.

Warning: ClockProject:Clock|next_state[24] - signal not found in VCD.

Warning: ClockProject:Clock|next_state[23] - signal not found in VCD.

Warning: ClockProject:Clock|next_state[22] - signal not found in VCD.

Warning: ClockProject:Clock|next_state[21] - signal not found in VCD.

Warning: ClockProject:Clock|next_state[20] - signal not found in VCD.

Warning: ClockProject:Clock|next_state[19] - signal not found in VCD.

Warning: ClockProject:Clock|next_state[18] - signal not found in VCD.

Warning: ClockProject:Clock|next_state[17] - signal not found in VCD.

Warning: ClockProject:Clock|next_state[16] - signal not found in VCD.

Warning: ClockProject:Clock|next_state[15] - signal not found in VCD.

Warning: ClockProject:Clock|next_state[14] - signal not found in VCD.

Warning: ClockProject:Clock|next_state[13] - signal not found in VCD.

Warning: ClockProject:Clock|next_state[12] - signal not found in VCD.

Warning: ClockProject:Clock|next_state[11] - signal not found in VCD.

Warning: ClockProject:Clock|next_state[10] - signal not found in VCD.

Warning: ClockProject:Clock|next_state[9] - signal not found in VCD.

Warning: ClockProject:Clock|next_state[8] - signal not found in VCD.

Warning: ClockProject:Clock|next_state[7] - signal not found in VCD.

Warning: ClockProject:Clock|next_state[6] - signal not found in VCD.

Warning: ClockProject:Clock|next_state[5] - signal not found in VCD.

Warning: ClockProject:Clock|next_state[4] - signal not found in VCD.

Warning: ClockProject:Clock|next_state[3] - signal not found in VCD.

Warning: ClockProject:Clock|next_state[2] - signal not found in VCD.

Warning: ClockProject:Clock|next_state[1] - signal not found in VCD.

Warning: ClockProject:Clock|next_state[0] - signal not found in VCD.

Writing the resulting VWF to D:/Quartus17/DE10_LITE_Golden_Top/simulation/qsim/DE10_LITE_Golden_Top_20230330134643.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.