<stg><name>relu<array<ap_fixed,7u>,array<ap_ufixed<10,0,4,0,0>,7u>,relu_config15></name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="70" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i70 %layer15_out, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="112" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i112 %layer13_out, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="112" op_0_bw="112" op_1_bw="112">
<![CDATA[
entry_ifconv:2 %layer13_out_read = read i112 @_ssdm_op_Read.ap_fifo.volatile.i112P0A, i112 %layer13_out

]]></Node>
<StgValue><ssdm name="layer13_out_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="112">
<![CDATA[
entry_ifconv:3 %in_data = trunc i112 %layer13_out_read

]]></Node>
<StgValue><ssdm name="in_data"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="16" op_1_bw="112" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4 %trunc_ln44_s = partselect i16 @_ssdm_op_PartSelect.i16.i112.i32.i32, i112 %layer13_out_read, i32 80, i32 95

]]></Node>
<StgValue><ssdm name="trunc_ln44_s"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="16" op_1_bw="112" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5 %trunc_ln44_1 = partselect i16 @_ssdm_op_PartSelect.i16.i112.i32.i32, i112 %layer13_out_read, i32 96, i32 111

]]></Node>
<StgValue><ssdm name="trunc_ln44_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="16" op_1_bw="112" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:6 %in_data_4 = partselect i16 @_ssdm_op_PartSelect.i16.i112.i32.i32, i112 %layer13_out_read, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="in_data_4"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="112" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:7 %in_data_5 = partselect i16 @_ssdm_op_PartSelect.i16.i112.i32.i32, i112 %layer13_out_read, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="in_data_5"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="112" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:8 %in_data_6 = partselect i16 @_ssdm_op_PartSelect.i16.i112.i32.i32, i112 %layer13_out_read, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="in_data_6"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16" op_1_bw="112" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:9 %tmp = partselect i16 @_ssdm_op_PartSelect.i16.i112.i32.i32, i112 %layer13_out_read, i32 64, i32 79

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:10 %icmp_ln51 = icmp_sgt  i16 %in_data, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="10" op_0_bw="112">
<![CDATA[
entry_ifconv:11 %trunc_ln52 = trunc i112 %layer13_out_read

]]></Node>
<StgValue><ssdm name="trunc_ln52"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="6" op_1_bw="112" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:12 %tmp_2 = partselect i6 @_ssdm_op_PartSelect.i6.i112.i32.i32, i112 %layer13_out_read, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:13 %icmp_ln52 = icmp_ne  i6 %tmp_2, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry_ifconv:14 %select_ln52 = select i1 %icmp_ln52, i10 1023, i10 %trunc_ln52

]]></Node>
<StgValue><ssdm name="select_ln52"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry_ifconv:15 %select_ln51 = select i1 %icmp_ln51, i10 %select_ln52, i10 0

]]></Node>
<StgValue><ssdm name="select_ln51"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:16 %icmp_ln51_7 = icmp_sgt  i16 %in_data_4, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_7"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_7" val="0"/>
<literal name="icmp_ln51_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="10" op_1_bw="112" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:17 %trunc_ln52_7 = partselect i10 @_ssdm_op_PartSelect.i10.i112.i32.i32, i112 %layer13_out_read, i32 16, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln52_7"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="6" op_1_bw="112" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:18 %tmp_3 = partselect i6 @_ssdm_op_PartSelect.i6.i112.i32.i32, i112 %layer13_out_read, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:19 %icmp_ln52_7 = icmp_ne  i6 %tmp_3, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln52_7"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry_ifconv:20 %select_ln52_3 = select i1 %icmp_ln52_7, i10 1023, i10 %trunc_ln52_7

]]></Node>
<StgValue><ssdm name="select_ln52_3"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry_ifconv:21 %select_ln51_3 = select i1 %icmp_ln51_7, i10 %select_ln52_3, i10 0

]]></Node>
<StgValue><ssdm name="select_ln51_3"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:22 %icmp_ln51_8 = icmp_sgt  i16 %in_data_5, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_8"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_8" val="0"/>
<literal name="icmp_ln51_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="10" op_1_bw="112" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:23 %trunc_ln52_8 = partselect i10 @_ssdm_op_PartSelect.i10.i112.i32.i32, i112 %layer13_out_read, i32 32, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln52_8"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="6" op_1_bw="112" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:24 %tmp_4 = partselect i6 @_ssdm_op_PartSelect.i6.i112.i32.i32, i112 %layer13_out_read, i32 42, i32 47

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:25 %icmp_ln52_8 = icmp_ne  i6 %tmp_4, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln52_8"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry_ifconv:26 %select_ln52_4 = select i1 %icmp_ln52_8, i10 1023, i10 %trunc_ln52_8

]]></Node>
<StgValue><ssdm name="select_ln52_4"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry_ifconv:27 %select_ln51_4 = select i1 %icmp_ln51_8, i10 %select_ln52_4, i10 0

]]></Node>
<StgValue><ssdm name="select_ln51_4"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:28 %icmp_ln51_9 = icmp_sgt  i16 %in_data_6, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_9"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_9" val="0"/>
<literal name="icmp_ln51_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="10" op_1_bw="112" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:29 %trunc_ln52_9 = partselect i10 @_ssdm_op_PartSelect.i10.i112.i32.i32, i112 %layer13_out_read, i32 48, i32 57

]]></Node>
<StgValue><ssdm name="trunc_ln52_9"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="6" op_1_bw="112" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:30 %tmp_5 = partselect i6 @_ssdm_op_PartSelect.i6.i112.i32.i32, i112 %layer13_out_read, i32 58, i32 63

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:31 %icmp_ln52_9 = icmp_ne  i6 %tmp_5, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln52_9"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry_ifconv:32 %select_ln52_5 = select i1 %icmp_ln52_9, i10 1023, i10 %trunc_ln52_9

]]></Node>
<StgValue><ssdm name="select_ln52_5"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry_ifconv:33 %select_ln51_5 = select i1 %icmp_ln51_9, i10 %select_ln52_5, i10 0

]]></Node>
<StgValue><ssdm name="select_ln51_5"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:34 %icmp_ln51_10 = icmp_sgt  i16 %tmp, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_10"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_10" val="0"/>
<literal name="icmp_ln51_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="10" op_0_bw="10" op_1_bw="112" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:35 %trunc_ln52_s = partselect i10 @_ssdm_op_PartSelect.i10.i112.i32.i32, i112 %layer13_out_read, i32 64, i32 73

]]></Node>
<StgValue><ssdm name="trunc_ln52_s"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="6" op_1_bw="112" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:36 %tmp_6 = partselect i6 @_ssdm_op_PartSelect.i6.i112.i32.i32, i112 %layer13_out_read, i32 74, i32 79

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:37 %icmp_ln52_10 = icmp_ne  i6 %tmp_6, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln52_10"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry_ifconv:38 %select_ln52_6 = select i1 %icmp_ln52_10, i10 1023, i10 %trunc_ln52_s

]]></Node>
<StgValue><ssdm name="select_ln52_6"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry_ifconv:39 %select_ln51_6 = select i1 %icmp_ln51_10, i10 %select_ln52_6, i10 0

]]></Node>
<StgValue><ssdm name="select_ln51_6"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:40 %icmp_ln51_11 = icmp_sgt  i16 %trunc_ln44_s, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_11"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_11" val="0"/>
<literal name="icmp_ln51_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="10" op_1_bw="112" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:41 %trunc_ln52_1 = partselect i10 @_ssdm_op_PartSelect.i10.i112.i32.i32, i112 %layer13_out_read, i32 80, i32 89

]]></Node>
<StgValue><ssdm name="trunc_ln52_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="6" op_1_bw="112" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:42 %tmp_7 = partselect i6 @_ssdm_op_PartSelect.i6.i112.i32.i32, i112 %layer13_out_read, i32 90, i32 95

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:43 %icmp_ln52_11 = icmp_ne  i6 %tmp_7, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln52_11"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry_ifconv:44 %select_ln52_7 = select i1 %icmp_ln52_11, i10 1023, i10 %trunc_ln52_1

]]></Node>
<StgValue><ssdm name="select_ln52_7"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry_ifconv:45 %select_ln51_7 = select i1 %icmp_ln51_11, i10 %select_ln52_7, i10 0

]]></Node>
<StgValue><ssdm name="select_ln51_7"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:46 %icmp_ln51_12 = icmp_sgt  i16 %trunc_ln44_1, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_12"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_12" val="0"/>
<literal name="icmp_ln51_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="10" op_1_bw="112" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:47 %trunc_ln52_2 = partselect i10 @_ssdm_op_PartSelect.i10.i112.i32.i32, i112 %layer13_out_read, i32 96, i32 105

]]></Node>
<StgValue><ssdm name="trunc_ln52_2"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="6" op_1_bw="112" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:48 %tmp_8 = partselect i6 @_ssdm_op_PartSelect.i6.i112.i32.i32, i112 %layer13_out_read, i32 106, i32 111

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:49 %icmp_ln52_12 = icmp_ne  i6 %tmp_8, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln52_12"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry_ifconv:50 %select_ln52_8 = select i1 %icmp_ln52_12, i10 1023, i10 %trunc_ln52_2

]]></Node>
<StgValue><ssdm name="select_ln52_8"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry_ifconv:51 %select_ln51_8 = select i1 %icmp_ln51_12, i10 %select_ln52_8, i10 0

]]></Node>
<StgValue><ssdm name="select_ln51_8"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="70" op_0_bw="70" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10">
<![CDATA[
entry_ifconv:52 %p_s = bitconcatenate i70 @_ssdm_op_BitConcatenate.i70.i10.i10.i10.i10.i10.i10.i10, i10 %select_ln51_8, i10 %select_ln51_7, i10 %select_ln51_6, i10 %select_ln51_5, i10 %select_ln51_4, i10 %select_ln51_3, i10 %select_ln51

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="70" op_2_bw="70">
<![CDATA[
entry_ifconv:53 %write_ln57 = write void @_ssdm_op_Write.ap_fifo.volatile.i70P0A, i70 %layer15_out, i70 %p_s

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0">
<![CDATA[
entry_ifconv:54 %ret_ln59 = ret

]]></Node>
<StgValue><ssdm name="ret_ln59"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
