
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.40000000000000000000;
2.40000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_12_12_20_1";
mvm_12_12_20_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_12_12_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_12_12_20_1' with
	the parameters "12,12,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k12_p12_b20_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k12_p12_b20_g1' with
	the parameters "4,12". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP12 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k12_p12_b20_g1' with
	the parameters "1,12,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col12_b20_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col12_b20_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col12_b20_g1' with
	the parameters "20,12". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col12_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col12_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE12' with
	the parameters "20,12,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE12_LOGSIZE4 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE12_LOGSIZE4 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE12' with
	the parameters "4,11". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP11 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 683 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b4_TOP11_0'
  Processing 'memory_b20_SIZE12_LOGSIZE4_0'
  Processing 'seqMemory_b20_SIZE12_0'
  Processing 'singlepath_n_row1_n_col12_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b4_TOP12'
  Processing 'multipath_k12_p12_b20_g1'
  Processing 'mvm_12_12_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:22  109230.5      1.44     347.9    7873.1                          
    0:00:22  109230.5      1.44     347.9    7873.1                          
    0:00:22  109469.9      1.44     347.9    7873.1                          
    0:00:22  109709.3      1.44     347.9    7873.1                          
    0:00:22  109948.7      1.44     347.9    7873.1                          
    0:00:37  108608.3      0.66     113.9    1226.8                          
    0:00:37  108608.3      0.66     113.9    1226.8                          
    0:00:37  108608.3      0.66     113.9    1226.8                          
    0:00:37  108608.6      0.66     113.9    1226.8                          
    0:00:37  108608.6      0.66     113.9    1226.8                          
    0:00:47   87963.5      0.61      81.9     159.4                          
    0:00:48   87926.0      0.60      79.8     124.4                          
    0:00:51   87936.1      0.58      78.2     115.9                          
    0:00:52   87944.4      0.57      77.2     107.5                          
    0:00:52   87958.5      0.55      76.4     100.8                          
    0:00:52   87969.7      0.53      75.1      97.3                          
    0:00:53   87981.1      0.51      74.3      85.4                          
    0:00:53   87990.7      0.51      73.1      71.7                          
    0:00:53   88004.2      0.50      71.3      71.7                          
    0:00:54   88017.0      0.50      69.3      71.7                          
    0:00:54   88027.9      0.49      68.3      64.8                          
    0:00:54   87559.5      0.49      68.3      64.8                          
    0:00:54   87559.5      0.49      68.3      64.8                          
    0:00:55   87558.2      0.49      68.3      28.8                          
    0:00:55   87560.3      0.49      68.3       0.0                          
    0:00:55   87560.3      0.49      68.3       0.0                          
    0:00:55   87560.3      0.49      68.3       0.0                          
    0:00:55   87560.3      0.49      68.3       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:55   87560.3      0.49      68.3       0.0                          
    0:00:55   87580.5      0.49      67.5       0.7 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:00:56   87611.4      0.48      66.0       0.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:56   87644.1      0.48      63.8       0.7 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:00:56   87663.8      0.48      62.3       0.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:56   87692.0      0.48      60.0       0.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:56   87714.3      0.47      59.1       0.7 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:00:56   87743.3      0.46      58.1       0.7 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:00:56   87765.1      0.46      57.5       0.7 path/path/path/genblk1.add_in_reg[38]/D
    0:00:56   87781.9      0.44      56.7       0.7 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:00:56   87816.2      0.43      55.1       0.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:57   87823.6      0.43      54.4       0.7 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:00:57   87839.3      0.43      54.0       0.7 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:57   87873.1      0.42      52.8       0.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:57   87888.3      0.42      51.9       0.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:57   87905.0      0.42      51.0       0.7 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:00:57   87927.4      0.41      49.6       0.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:57   87941.7      0.40      49.2       0.5 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:00:57   87970.2      0.40      48.4       0.5 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:00:57   87997.3      0.40      47.6       0.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:57   88011.2      0.39      46.8       0.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:57   88024.5      0.39      46.4       0.5 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:00:58   88036.7      0.38      45.8       0.5 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:00:58   88052.6      0.38      45.6       0.5 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:00:58   88072.6      0.38      44.2       0.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:58   88089.4      0.38      43.7       0.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:58   88097.6      0.38      43.5       0.5 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:00:58   88105.1      0.37      43.0       0.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:58   88126.9      0.37      41.9       0.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:58   88142.3      0.37      41.5       0.5 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:00:58   88162.0      0.37      40.8       0.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:58   88178.5      0.37      40.2       0.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:58   88193.6      0.36      39.6       0.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:58   88198.7      0.36      39.5       0.5 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:00:59   88221.0      0.36      38.1       0.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:59   88233.8      0.36      37.7       0.5 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:59   88245.2      0.36      37.4       0.5 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:00:59   88255.9      0.35      37.0       0.5 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:00:59   88264.4      0.34      36.6       0.5 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:00:59   88264.4      0.34      36.5       0.5 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:00:59   88268.9      0.34      36.3       0.5 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:00:59   88274.5      0.34      36.1       0.5 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:00:59   88279.8      0.34      36.0       0.5 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:00:59   88300.8      0.33      35.3       0.5 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:59   88310.1      0.33      35.1       0.5 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:00   88327.4      0.33      34.4       0.5 path/path/path/genblk1.add_in_reg[39]/D
    0:01:00   88343.9      0.33      34.1       0.5 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:00   88361.5      0.33      33.3       0.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:00   88370.8      0.33      33.0       0.5 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:00   88392.3      0.33      32.0       0.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:00   88404.6      0.33      31.7       0.5 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:00   88415.7      0.32      31.0       0.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:00   88438.3      0.32      29.7       0.5 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:00   88452.2      0.32      29.0       0.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:00   88466.8      0.31      28.7       0.5 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:00   88481.7      0.31      28.3       0.5 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:00   88488.6      0.31      28.0       0.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:01   88510.4      0.30      27.2       0.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:01   88521.6      0.30      27.1       0.5 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:01   88525.1      0.30      27.1       0.5 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:01   88531.2      0.29      26.8       0.5 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:01   88536.5      0.29      26.7       0.5 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:01   88545.5      0.29      26.4       0.5 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:01   88548.2      0.29      26.4       0.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:01   88560.2      0.28      26.0       0.5 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:01   88575.6      0.28      25.3       0.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:01   88587.8      0.27      25.0       0.5 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:01   88607.5      0.27      24.5       0.5 path/path/path/genblk1.add_in_reg[39]/D
    0:01:02   88629.1      0.27      23.8       0.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:02   88638.1      0.27      23.5       0.5 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:02   88646.9      0.27      23.3       0.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:02   88655.9      0.26      23.1       0.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:02   88669.8      0.26      22.6       0.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:02   88681.5      0.26      22.2       0.5 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:02   88690.8      0.26      21.9       0.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:02   88695.8      0.26      21.8       0.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:02   88698.0      0.26      21.8       0.5 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:02   88705.7      0.25      21.5       0.5 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:02   88719.0      0.25      21.2       0.5 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:02   88720.8      0.25      21.1       0.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:02   88724.6      0.25      21.1       0.5 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:03   88734.9      0.25      20.9       0.5 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:03   88750.1      0.25      20.3       0.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:03   88761.5      0.24      20.1       0.5 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:03   88763.1      0.24      20.1       0.5 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:03   88777.8      0.24      19.8       0.5 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:03   88782.0      0.24      19.6       0.5 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:03   88793.5      0.24      19.4       0.5 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:03   88810.5      0.23      18.8       0.5 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:03   88816.1      0.23      18.7       0.5 path/path/path/genblk1.add_in_reg[39]/D
    0:01:04   88826.2      0.23      18.6       0.5 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:04   88833.6      0.23      18.2       0.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:04   88842.1      0.23      18.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:04   88848.0      0.23      17.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:04   88866.6      0.23      17.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:04   88871.1      0.22      17.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:04   88873.5      0.22      17.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:04   88873.5      0.22      17.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:04   88878.0      0.22      17.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:04   88880.7      0.22      16.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:04   88892.9      0.22      16.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:04   88898.8      0.21      16.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:04   88903.8      0.21      16.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:05   88908.6      0.21      16.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:05   88910.5      0.21      16.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:05   88914.8      0.21      16.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:05   88925.7      0.21      15.6       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:05   88935.0      0.21      15.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:05   88946.4      0.21      15.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:05   88954.7      0.20      14.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:05   88957.0      0.20      14.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:05   88959.4      0.20      14.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:05   88971.4      0.20      14.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:05   88978.6      0.20      14.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:05   88983.9      0.20      14.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:05   88986.6      0.20      14.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88991.1      0.20      14.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:06   88998.8      0.19      13.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:06   89001.2      0.19      13.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:06   89003.1      0.19      13.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:06   89012.1      0.19      13.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:06   89013.4      0.19      13.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:06   89014.0      0.19      13.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:06   89016.9      0.19      13.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:06   89022.0      0.19      13.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:06   89022.0      0.19      13.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:06   89022.5      0.19      13.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:06   89023.0      0.18      13.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:06   89028.9      0.18      13.2       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:07   89028.9      0.18      13.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:07   89033.9      0.18      13.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:07   89043.2      0.18      12.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:07   89047.2      0.18      12.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:07   89058.7      0.18      12.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:07   89060.0      0.18      12.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:07   89060.8      0.18      12.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:07   89068.0      0.18      12.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:07   89074.1      0.18      12.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:07   89073.3      0.18      12.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:07   89079.9      0.18      12.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:07   89082.3      0.18      12.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:08   89087.7      0.18      12.0       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:08   89091.9      0.17      11.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:08   89094.6      0.17      11.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:08   89094.6      0.17      11.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:08   89095.1      0.17      11.9       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:08   89097.5      0.17      11.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:08   89097.8      0.17      11.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:08   89112.9      0.17      11.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:08   89119.8      0.17      11.7       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:08   89120.6      0.17      11.6       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:08   89127.3      0.17      11.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:08   89135.5      0.16      11.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:09   89146.2      0.16      11.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:09   89155.5      0.16      11.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:09   89163.7      0.16      10.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:09   89170.9      0.15      10.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:09   89172.2      0.15      10.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:09   89176.8      0.15      10.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:09   89184.5      0.15      10.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:09   89188.2      0.15      10.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:09   89192.2      0.15      10.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:09   89199.9      0.15      10.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:09   89201.5      0.15       9.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:09   89207.6      0.14       9.6       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:09   89211.6      0.14       9.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:10   89216.1      0.14       9.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:10   89219.3      0.14       9.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:10   89224.1      0.14       9.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:10   89231.6      0.14       9.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:10   89235.0      0.14       8.9       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:10   89244.9      0.13       8.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:10   89247.3      0.13       8.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:10   89248.3      0.13       8.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:10   89251.8      0.13       8.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:10   89259.0      0.13       8.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:10   89264.3      0.13       8.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:10   89270.4      0.13       8.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:10   89275.2      0.13       8.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:11   89281.3      0.13       8.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:11   89284.0      0.13       8.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:11   89285.8      0.13       8.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:11   89293.8      0.13       8.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:11   89295.7      0.13       8.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:11   89302.1      0.13       7.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:11   89308.2      0.12       7.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:11   89312.4      0.12       7.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:11   89318.8      0.12       7.6       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:11   89323.6      0.12       7.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:11   89326.5      0.12       7.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:11   89330.5      0.12       7.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:11   89335.3      0.12       7.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:11   89344.6      0.12       7.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:11   89351.3      0.12       7.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:12   89358.2      0.12       7.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:12   89361.1      0.12       7.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:12   89370.1      0.11       7.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:12   89378.1      0.11       7.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:12   89384.8      0.11       7.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:12   89400.5      0.11       6.9      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:12   89409.0      0.11       6.8      24.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:12   89416.2      0.11       6.8      24.2 path/path/path/genblk1.add_in_reg[39]/D
    0:01:12   89424.1      0.11       6.7      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:12   89433.5      0.11       6.6      24.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:12   89435.6      0.11       6.5      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:12   89452.3      0.10       6.4      48.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:12   89457.1      0.10       6.4      48.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:12   89465.6      0.10       6.3      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:12   89469.1      0.10       6.2      48.4 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:12   89477.9      0.10       6.1      48.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:13   89486.1      0.10       6.0      48.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:13   89486.4      0.10       6.0      48.4 path/path/path/genblk1.add_in_reg[39]/D
    0:01:13   89492.0      0.10       5.9      48.4 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:13   89498.1      0.10       5.8      48.4 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:13   89503.9      0.10       5.8      48.4 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:13   89511.4      0.09       5.7      48.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:13   89515.9      0.09       5.6      48.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:13   89521.8      0.09       5.6      48.4 path/path/path/genblk1.add_in_reg[39]/D
    0:01:13   89529.5      0.09       5.5      48.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:13   89543.8      0.09       5.5      48.4 path/path/path/genblk1.add_in_reg[39]/D
    0:01:13   89550.2      0.09       5.4      48.4 path/path/path/genblk1.add_in_reg[39]/D
    0:01:13   89554.8      0.09       5.4      48.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:13   89555.5      0.09       5.4      48.4 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:13   89556.3      0.09       5.4      48.4 path/path/path/genblk1.add_in_reg[39]/D
    0:01:14   89562.7      0.09       5.3      48.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:14   89567.5      0.09       5.3      48.4 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89571.5      0.09       5.2      48.4 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:14   89573.6      0.09       5.2      48.4 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89579.2      0.09       5.2      48.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:14   89585.3      0.09       5.1      48.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:14   89589.3      0.09       5.1      48.4 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89598.1      0.08       5.0      48.4 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89602.4      0.08       5.0      48.4 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:14   89606.4      0.08       5.0      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:14   89611.1      0.08       4.9      48.4 path/path/path/genblk1.add_in_reg[39]/D
    0:01:14   89623.9      0.08       4.8      72.7 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89630.6      0.08       4.7      72.7 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89639.1      0.08       4.7      72.7 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:14   89644.1      0.08       4.6      72.7 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:15   89654.5      0.08       4.5      72.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:15   89657.2      0.08       4.5      72.7 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89661.2      0.08       4.4      72.7 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:15   89670.7      0.08       4.4      72.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89677.6      0.08       4.3      72.7 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89684.0      0.07       4.3      72.7 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89689.6      0.07       4.2      72.7 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:15   89694.7      0.07       4.2      72.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:15   89698.4      0.07       4.1      72.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:15   89704.0      0.07       4.1      72.7 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89710.6      0.07       4.1      72.7 path/path/path/genblk1.add_in_reg[39]/D
    0:01:15   89717.3      0.07       4.0      72.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:15   89718.6      0.07       4.0      72.7 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89724.5      0.07       3.9      72.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:16   89730.0      0.07       3.9      72.7 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89732.2      0.07       3.9      72.7 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89736.7      0.07       3.8      72.7 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89740.7      0.07       3.8      72.7 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89745.7      0.07       3.7      72.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:16   89747.3      0.07       3.7      72.7 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89750.5      0.07       3.6      72.7 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89751.9      0.07       3.6      72.7 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:16   89755.8      0.07       3.6      72.7 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89758.5      0.07       3.6      72.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:16   89756.9      0.07       3.6      72.7 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89763.3      0.06       3.4      72.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:16   89767.3      0.06       3.5      72.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:16   89770.7      0.06       3.4      72.7 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89774.5      0.06       3.4      72.7 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89776.1      0.06       3.4      72.7 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89778.7      0.06       3.3      72.7 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89782.2      0.06       3.3      72.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:17   89785.6      0.06       3.3      72.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:17   89785.1      0.06       3.3      72.7                          
    0:01:18   89792.3      0.06       3.2      72.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:18   89800.3      0.06       3.1      72.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:18   89804.3      0.06       3.0      72.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:19   89805.1      0.06       3.0      72.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:19   89806.4      0.06       3.0      72.7 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89807.7      0.06       3.0      72.7 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89813.0      0.06       3.0      72.7 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:19   89814.9      0.06       3.0      72.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89821.5      0.06       3.0      72.7 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:19   89824.5      0.06       3.0      72.7 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89825.3      0.06       2.9      72.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89825.3      0.06       2.9      72.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:19   89830.1      0.06       2.9      72.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89834.8      0.06       2.8      72.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:19   89842.0      0.06       2.8      72.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:20   89842.8      0.06       2.7      72.7 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89845.8      0.06       2.7      72.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:20   89846.6      0.06       2.7      72.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:20   89846.6      0.06       2.7      72.7 path/path/path/genblk1.add_in_reg[39]/D
    0:01:20   89847.4      0.06       2.7      72.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:20   89850.3      0.06       2.7      72.7 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:20   89851.1      0.06       2.7      72.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:20   89852.7      0.06       2.7      72.7 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89852.7      0.05       2.7      72.7 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89854.0      0.05       2.7      72.7 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89857.5      0.05       2.6      72.7 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:20   89861.2      0.05       2.6      72.7 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:21   89863.8      0.05       2.6      72.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:21   89866.0      0.05       2.6      72.7 path/path/path/genblk1.add_in_reg[39]/D
    0:01:21   89868.6      0.05       2.6      72.7 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89868.4      0.05       2.6      72.7 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89875.0      0.05       2.5      72.7 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89880.6      0.05       2.5      72.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:21   89881.1      0.05       2.5      72.7 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:21   89883.0      0.05       2.5      72.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:21   89886.5      0.05       2.5      72.7 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89889.6      0.05       2.5      72.7 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89891.0      0.05       2.5      72.7 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:21   89894.4      0.05       2.4      72.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:21   89895.2      0.05       2.4      72.7 path/path/path/genblk1.add_in_reg[39]/D
    0:01:21   89897.6      0.05       2.4      72.7 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:22   89904.0      0.05       2.4      72.7 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:22   89909.6      0.05       2.3      72.7 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89910.9      0.05       2.3      72.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:22   89914.1      0.05       2.3      72.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:22   89920.2      0.05       2.3      72.7 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:22   89923.4      0.05       2.3      72.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:22   89925.8      0.04       2.2      72.7 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89929.3      0.04       2.2      72.7 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89932.7      0.04       2.2      72.7 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89936.2      0.04       2.2      72.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:22   89940.5      0.04       2.1      72.7 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89953.8      0.04       2.1      96.9 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89957.5      0.04       2.0      96.9 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89961.2      0.04       2.0      96.9 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89966.8      0.04       2.0      96.9 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:23   89968.9      0.04       2.0      96.9 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89973.4      0.04       1.9      96.9 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89975.3      0.04       1.9      96.9 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89975.3      0.04       1.9      96.9 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89980.1      0.04       1.9      96.9 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89981.1      0.04       1.9      96.9 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89985.1      0.04       1.9      96.9 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89985.9      0.04       1.9      96.9                          
    0:01:24   89976.9      0.04       1.9      96.9                          
    0:01:24   89976.9      0.04       1.9      96.9                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:24   89976.9      0.04       1.9      96.9                          
    0:01:25   89952.7      0.04       1.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:25   89955.1      0.04       1.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:25   89958.8      0.04       1.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25   89958.8      0.04       1.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:25   89963.1      0.04       1.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:25   89968.6      0.04       1.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25   89971.8      0.04       1.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:25   89977.4      0.04       1.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25   89986.5      0.04       1.6       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25   89987.8      0.04       1.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25   89987.5      0.04       1.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:25   89988.6      0.04       1.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:26   89992.6      0.04       1.6       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:26   89999.0      0.04       1.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:26   90003.2      0.04       1.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:26   90013.1      0.04       1.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:26   90018.1      0.04       1.4       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:26   90020.3      0.04       1.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:26   90020.3      0.04       1.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:26   90024.2      0.04       1.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:26   90028.2      0.04       1.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:26   90034.1      0.03       1.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:26   90038.1      0.03       1.3       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:27   90046.1      0.03       1.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:27   90047.6      0.03       1.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:27   90058.6      0.03       1.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:27   90059.4      0.03       1.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:27   90062.0      0.03       1.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:27   90065.5      0.03       1.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:27   90069.7      0.03       1.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:27   90071.3      0.03       1.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:27   90079.6      0.03       1.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:27   90081.7      0.03       1.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:27   90083.0      0.03       1.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28   90088.3      0.03       1.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:28   90089.4      0.03       1.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:28   90089.4      0.03       1.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:28   90097.7      0.03       1.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:28   90105.6      0.03       0.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28   90107.8      0.03       0.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:28   90108.3      0.02       0.9       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28   90116.8      0.02       0.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:28   90123.7      0.02       0.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28   90126.1      0.02       0.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:28   90126.1      0.02       0.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:28   90126.1      0.02       0.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:28   90140.5      0.02       0.7       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28   90143.7      0.02       0.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:29   90147.1      0.02       0.7       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29   90150.1      0.02       0.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:29   90151.7      0.02       0.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:29   90151.7      0.02       0.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:29   90152.5      0.02       0.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29   90151.9      0.02       0.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29   90153.5      0.02       0.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29   90154.3      0.02       0.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:29   90154.0      0.02       0.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:29   90158.3      0.02       0.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:29   90159.9      0.02       0.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29   90160.4      0.02       0.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:30   90162.8      0.02       0.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:30   90163.4      0.02       0.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:30   90165.0      0.02       0.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:30   90170.8      0.02       0.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:30   90176.9      0.02       0.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:30   90182.0      0.02       0.5       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30   90181.7      0.02       0.5       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30   90185.7      0.02       0.5       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30   90187.8      0.02       0.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:30   90187.8      0.02       0.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:31   90190.8      0.02       0.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:31   90193.7      0.02       0.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:31   90197.9      0.01       0.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:31   90199.0      0.01       0.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:31   90207.5      0.01       0.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31   90207.5      0.01       0.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:31   90210.7      0.01       0.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:31   90211.2      0.01       0.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:31   90213.4      0.01       0.4       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:31   90213.4      0.01       0.4       0.0                          
    0:01:32   90213.4      0.01       0.4       0.0                          
    0:01:35   89795.5      0.02       0.4       0.0                          
    0:01:36   89749.5      0.02       0.4       0.0                          
    0:01:36   89730.8      0.02       0.4       0.0                          
    0:01:36   89728.2      0.02       0.4       0.0                          
    0:01:37   89726.6      0.02       0.4       0.0                          
    0:01:37   89726.6      0.02       0.4       0.0                          
    0:01:37   89729.2      0.02       0.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:38   89741.7      0.01       0.4       0.0                          
    0:01:38   89661.2      0.03       0.5       0.0                          
    0:01:38   89653.4      0.03       0.5       0.0                          
    0:01:38   89653.4      0.03       0.5       0.0                          
    0:01:38   89653.4      0.03       0.5       0.0                          
    0:01:38   89653.4      0.03       0.5       0.0                          
    0:01:38   89653.4      0.03       0.5       0.0                          
    0:01:38   89653.4      0.03       0.5       0.0                          
    0:01:38   89663.8      0.02       0.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:39   89666.5      0.02       0.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:39   89672.3      0.01       0.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:39   89674.2      0.01       0.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:39   89674.5      0.01       0.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:39   89684.3      0.01       0.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:39   89684.8      0.01       0.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:39   89687.8      0.01       0.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:39   89699.2      0.01       0.3       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:39   89703.7      0.01       0.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:39   89706.6      0.01       0.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:39   89706.6      0.01       0.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40   89706.6      0.01       0.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:40   89709.0      0.01       0.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40   89713.6      0.01       0.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40   89716.7      0.01       0.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:40   89718.6      0.01       0.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:40   89721.3      0.01       0.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:40   89722.3      0.01       0.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:40   89722.6      0.01       0.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:40   89726.9      0.01       0.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:40   89726.9      0.01       0.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:41   89727.1      0.01       0.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:41   89724.5      0.01       0.2       0.0                          
    0:01:41   89678.7      0.01       0.2       0.0                          
    0:01:41   89633.2      0.01       0.2       0.0                          
    0:01:41   89594.4      0.01       0.2       0.0                          
    0:01:41   89555.0      0.01       0.2       0.0                          
    0:01:41   89510.3      0.01       0.2       0.0                          
    0:01:42   89461.7      0.01       0.2       0.0                          
    0:01:42   89405.8      0.01       0.2       0.0                          
    0:01:42   89361.9      0.01       0.2       0.0                          
    0:01:42   89323.3      0.01       0.2       0.0                          
    0:01:42   89256.0      0.01       0.2       0.0                          
    0:01:42   89155.5      0.01       0.2       0.0                          
    0:01:43   89054.9      0.01       0.2       0.0                          
    0:01:43   88954.4      0.01       0.2       0.0                          
    0:01:43   88853.8      0.01       0.2       0.0                          
    0:01:44   88755.4      0.01       0.2       0.0                          
    0:01:45   88638.1      0.01       0.2       0.0                          
    0:01:45   88580.7      0.01       0.2       0.0                          
    0:01:45   88544.2      0.01       0.2       0.0                          
    0:01:45   88534.6      0.01       0.2       0.0                          
    0:01:45   88503.5      0.01       0.2       0.0                          
    0:01:45   88502.7      0.01       0.2       0.0                          
    0:01:45   88492.6      0.01       0.2       0.0                          
    0:01:46   88299.5      0.01       0.2       0.0                          
    0:01:46   88103.2      0.01       0.2       0.0                          
    0:01:46   87925.8      0.01       0.2       0.0                          
    0:01:47   87922.6      0.01       0.2       0.0                          
    0:01:47   87915.1      0.01       0.2       0.0                          
    0:01:47   87914.1      0.01       0.2       0.0                          
    0:01:48   87913.3      0.01       0.2       0.0                          
    0:01:48   87910.1      0.01       0.2       0.0                          
    0:01:49   87908.5      0.01       0.2       0.0                          
    0:01:52   87893.0      0.01       0.2       0.0                          
    0:01:52   87871.2      0.04       0.4       0.0                          
    0:01:52   87871.0      0.04       0.4       0.0                          
    0:01:52   87871.0      0.04       0.4       0.0                          
    0:01:52   87871.0      0.04       0.4       0.0                          
    0:01:52   87871.0      0.04       0.4       0.0                          
    0:01:52   87871.0      0.04       0.4       0.0                          
    0:01:52   87871.0      0.04       0.4       0.0                          
    0:01:53   87875.8      0.01       0.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:53   87878.2      0.01       0.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:53   87888.0      0.01       0.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:53   87897.3      0.01       0.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:54   87897.3      0.01       0.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:54   87903.2      0.01       0.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:54   87907.1      0.01       0.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:54   87906.9      0.01       0.1       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_12_12_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 9391 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_12_12_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 06:28:39 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_12_12_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              43732.794310
Buf/Inv area:                     5368.412027
Noncombinational area:           44174.086484
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 87906.880794
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_12_12_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 06:28:43 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_12_12_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  20.1487 mW   (92%)
  Net Switching Power  =   1.6793 mW    (8%)
                         ---------
Total Dynamic Power    =  21.8280 mW  (100%)

Cell Leakage Power     =   1.7197 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       1.9124e+04          218.6903        7.3659e+05        2.0079e+04  (  85.27%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.0250e+03        1.4606e+03        9.8312e+05        3.4687e+03  (  14.73%)
--------------------------------------------------------------------------------------------------
Total          2.0149e+04 uW     1.6793e+03 uW     1.7197e+06 nW     2.3548e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_12_12_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 06:28:44 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[4].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[4].path/path/genblk1.add_in_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_12_12_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[4].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[4].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[4].path/Mat_a_Mem/Mem/data_out_tri[1]/Z (TBUF_X4)
                                                          0.13       0.22 f
  path/genblk1[4].path/Mat_a_Mem/Mem/data_out[1] (memory_b20_SIZE12_LOGSIZE4_16)
                                                          0.00       0.22 f
  path/genblk1[4].path/Mat_a_Mem/data_out[1] (seqMemory_b20_SIZE12_16)
                                                          0.00       0.22 f
  path/genblk1[4].path/path/in0[1] (mac_b20_g1_8)         0.00       0.22 f
  path/genblk1[4].path/path/mult_21/a[1] (mac_b20_g1_8_DW_mult_tc_1)
                                                          0.00       0.22 f
  path/genblk1[4].path/path/mult_21/U1640/Z (XOR2_X1)     0.08       0.30 f
  path/genblk1[4].path/path/mult_21/U1170/ZN (NAND2_X1)
                                                          0.03       0.33 r
  path/genblk1[4].path/path/mult_21/U1515/ZN (OAI22_X1)
                                                          0.03       0.36 f
  path/genblk1[4].path/path/mult_21/U1311/ZN (XNOR2_X1)
                                                          0.06       0.42 f
  path/genblk1[4].path/path/mult_21/U1310/ZN (XNOR2_X1)
                                                          0.06       0.48 f
  path/genblk1[4].path/path/mult_21/U422/S (FA_X1)        0.14       0.63 r
  path/genblk1[4].path/path/mult_21/U421/S (FA_X1)        0.11       0.74 f
  path/genblk1[4].path/path/mult_21/U963/ZN (OR2_X2)      0.06       0.80 f
  path/genblk1[4].path/path/mult_21/U1567/ZN (AOI21_X1)
                                                          0.04       0.84 r
  path/genblk1[4].path/path/mult_21/U1616/ZN (OAI21_X1)
                                                          0.04       0.88 f
  path/genblk1[4].path/path/mult_21/U1615/ZN (AOI21_X1)
                                                          0.04       0.92 r
  path/genblk1[4].path/path/mult_21/U1748/ZN (OAI21_X1)
                                                          0.03       0.95 f
  path/genblk1[4].path/path/mult_21/U1202/ZN (AOI21_X1)
                                                          0.04       0.99 r
  path/genblk1[4].path/path/mult_21/U1653/ZN (OAI21_X1)
                                                          0.03       1.03 f
  path/genblk1[4].path/path/mult_21/U1200/ZN (AOI21_X1)
                                                          0.04       1.07 r
  path/genblk1[4].path/path/mult_21/U1634/ZN (OAI21_X1)
                                                          0.03       1.10 f
  path/genblk1[4].path/path/mult_21/U1639/ZN (AOI21_X1)
                                                          0.04       1.14 r
  path/genblk1[4].path/path/mult_21/U1817/ZN (OAI21_X1)
                                                          0.03       1.17 f
  path/genblk1[4].path/path/mult_21/U1180/ZN (AOI21_X1)
                                                          0.04       1.22 r
  path/genblk1[4].path/path/mult_21/U1816/ZN (OAI21_X1)
                                                          0.03       1.25 f
  path/genblk1[4].path/path/mult_21/U1162/ZN (AOI21_X1)
                                                          0.04       1.29 r
  path/genblk1[4].path/path/mult_21/U1698/ZN (OAI21_X1)
                                                          0.03       1.32 f
  path/genblk1[4].path/path/mult_21/U1168/ZN (AOI21_X1)
                                                          0.04       1.37 r
  path/genblk1[4].path/path/mult_21/U1647/ZN (OAI21_X1)
                                                          0.03       1.40 f
  path/genblk1[4].path/path/mult_21/U1697/ZN (AOI21_X1)
                                                          0.04       1.44 r
  path/genblk1[4].path/path/mult_21/U1815/ZN (OAI21_X1)
                                                          0.03       1.47 f
  path/genblk1[4].path/path/mult_21/U1793/ZN (AOI21_X1)
                                                          0.04       1.51 r
  path/genblk1[4].path/path/mult_21/U1792/ZN (INV_X1)     0.03       1.55 f
  path/genblk1[4].path/path/mult_21/U1047/CO (FA_X1)      0.09       1.64 f
  path/genblk1[4].path/path/mult_21/U1134/ZN (NAND2_X1)
                                                          0.04       1.67 r
  path/genblk1[4].path/path/mult_21/U1137/ZN (NAND3_X1)
                                                          0.04       1.71 f
  path/genblk1[4].path/path/mult_21/U1142/ZN (NAND2_X1)
                                                          0.04       1.75 r
  path/genblk1[4].path/path/mult_21/U1119/ZN (NAND3_X1)
                                                          0.04       1.79 f
  path/genblk1[4].path/path/mult_21/U1026/ZN (NAND2_X1)
                                                          0.04       1.83 r
  path/genblk1[4].path/path/mult_21/U1029/ZN (NAND3_X1)
                                                          0.03       1.86 f
  path/genblk1[4].path/path/mult_21/U1033/ZN (NAND2_X1)
                                                          0.03       1.89 r
  path/genblk1[4].path/path/mult_21/U1028/ZN (NAND3_X1)
                                                          0.04       1.93 f
  path/genblk1[4].path/path/mult_21/U1071/ZN (NAND2_X1)
                                                          0.04       1.96 r
  path/genblk1[4].path/path/mult_21/U1053/ZN (NAND3_X1)
                                                          0.04       2.00 f
  path/genblk1[4].path/path/mult_21/U1082/ZN (NAND2_X1)
                                                          0.04       2.04 r
  path/genblk1[4].path/path/mult_21/U1052/ZN (NAND3_X1)
                                                          0.04       2.07 f
  path/genblk1[4].path/path/mult_21/U1089/ZN (NAND2_X1)
                                                          0.04       2.11 r
  path/genblk1[4].path/path/mult_21/U1092/ZN (NAND3_X1)
                                                          0.04       2.14 f
  path/genblk1[4].path/path/mult_21/U1105/ZN (NAND2_X1)
                                                          0.04       2.18 r
  path/genblk1[4].path/path/mult_21/U1107/ZN (NAND3_X1)
                                                          0.04       2.22 f
  path/genblk1[4].path/path/mult_21/U1126/ZN (NAND2_X1)
                                                          0.03       2.25 r
  path/genblk1[4].path/path/mult_21/U1128/ZN (NAND3_X1)
                                                          0.04       2.29 f
  path/genblk1[4].path/path/mult_21/U1130/ZN (NAND2_X1)
                                                          0.03       2.32 r
  path/genblk1[4].path/path/mult_21/U1122/ZN (AND3_X1)
                                                          0.05       2.37 r
  path/genblk1[4].path/path/mult_21/product[39] (mac_b20_g1_8_DW_mult_tc_1)
                                                          0.00       2.37 r
  path/genblk1[4].path/path/genblk1.add_in_reg[39]/D (DFF_X2)
                                                          0.01       2.38 r
  data arrival time                                                  2.38

  clock clk (rise edge)                                   2.40       2.40
  clock network delay (ideal)                             0.00       2.40
  path/genblk1[4].path/path/genblk1.add_in_reg[39]/CK (DFF_X2)
                                                          0.00       2.40 r
  library setup time                                     -0.03       2.37
  data required time                                                 2.37
  --------------------------------------------------------------------------
  data required time                                                 2.37
  data arrival time                                                 -2.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 11 nets to module multipath_k12_p12_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
