{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540501541475 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540501541485 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 25 17:05:41 2018 " "Processing started: Thu Oct 25 17:05:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540501541485 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540501541485 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540501541485 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540501543198 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540501543198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/subtrador/sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/subtrador/sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sub16-behavior " "Found design unit 1: Sub16-behavior" {  } { { "../Subtrador/Sub.vhd" "" { Text "G:/VHDL/Subtrador/Sub.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501562170 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sub16 " "Found entity 1: Sub16" {  } { { "../Subtrador/Sub.vhd" "" { Text "G:/VHDL/Subtrador/Sub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501562170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540501562170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/shift2r/shift2r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/shift2r/shift2r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shift2R-behavior " "Found design unit 1: Shift2R-behavior" {  } { { "../Shift2R/Shift2R.vhd" "" { Text "G:/VHDL/Shift2R/Shift2R.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501562271 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shift2R " "Found entity 1: Shift2R" {  } { { "../Shift2R/Shift2R.vhd" "" { Text "G:/VHDL/Shift2R/Shift2R.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501562271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540501562271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/shift 2l/shifter2l.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/shift 2l/shifter2l.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shifter2L-behavior " "Found design unit 1: Shifter2L-behavior" {  } { { "../Shift 2L/Shifter2L.vhd" "" { Text "G:/VHDL/Shift 2L/Shifter2L.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501562361 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shifter2L " "Found entity 1: Shifter2L" {  } { { "../Shift 2L/Shifter2L.vhd" "" { Text "G:/VHDL/Shift 2L/Shifter2L.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501562361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540501562361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/somador16/somador16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/somador16/somador16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somador16-behavior " "Found design unit 1: Somador16-behavior" {  } { { "../Somador16/Somador16.vhd" "" { Text "G:/VHDL/Somador16/Somador16.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501562378 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somador16 " "Found entity 1: Somador16" {  } { { "../Somador16/Somador16.vhd" "" { Text "G:/VHDL/Somador16/Somador16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501562378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540501562378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/multplx 12/mux_12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/multplx 12/mux_12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_12-behavior " "Found design unit 1: Mux_12-behavior" {  } { { "../Multplx 12/Mux_12.vhd" "" { Text "G:/VHDL/Multplx 12/Mux_12.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501562477 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_12 " "Found entity 1: Mux_12" {  } { { "../Multplx 12/Mux_12.vhd" "" { Text "G:/VHDL/Multplx 12/Mux_12.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501562477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540501562477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/xor/portxor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/xor/portxor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PortXor-behavior " "Found design unit 1: PortXor-behavior" {  } { { "../XOR/PortXor.vhd" "" { Text "G:/VHDL/XOR/PortXor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501562567 ""} { "Info" "ISGN_ENTITY_NAME" "1 PortXor " "Found entity 1: PortXor" {  } { { "../XOR/PortXor.vhd" "" { Text "G:/VHDL/XOR/PortXor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501562567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540501562567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/nor/portnor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/nor/portnor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PortNOR-behavior " "Found design unit 1: PortNOR-behavior" {  } { { "../NOR/PortNOR.vhd" "" { Text "G:/VHDL/NOR/PortNOR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501562656 ""} { "Info" "ISGN_ENTITY_NAME" "1 PortNOR " "Found entity 1: PortNOR" {  } { { "../NOR/PortNOR.vhd" "" { Text "G:/VHDL/NOR/PortNOR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501562656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540501562656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/nand/notand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/nand/notand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NotAnd-behavior " "Found design unit 1: NotAnd-behavior" {  } { { "../NAND/NotAnd.vhd" "" { Text "G:/VHDL/NAND/NotAnd.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501562743 ""} { "Info" "ISGN_ENTITY_NAME" "1 NotAnd " "Found entity 1: NotAnd" {  } { { "../NAND/NotAnd.vhd" "" { Text "G:/VHDL/NAND/NotAnd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501562743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540501562743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/not/portnot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/not/portnot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PortNot-behavior " "Found design unit 1: PortNot-behavior" {  } { { "../NOT/PortNot.vhd" "" { Text "G:/VHDL/NOT/PortNot.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501562844 ""} { "Info" "ISGN_ENTITY_NAME" "1 PortNot " "Found entity 1: PortNot" {  } { { "../NOT/PortNot.vhd" "" { Text "G:/VHDL/NOT/PortNot.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501562844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540501562844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/or/portor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/or/portor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PortOr-behavior " "Found design unit 1: PortOr-behavior" {  } { { "../OR/PortOr.vhd" "" { Text "G:/VHDL/OR/PortOr.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501562932 ""} { "Info" "ISGN_ENTITY_NAME" "1 PortOr " "Found entity 1: PortOr" {  } { { "../OR/PortOr.vhd" "" { Text "G:/VHDL/OR/PortOr.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501562932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540501562932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/and/qand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/and/qand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QAnd-behavior " "Found design unit 1: QAnd-behavior" {  } { { "../AND/QAnd.vhd" "" { Text "G:/VHDL/AND/QAnd.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501563019 ""} { "Info" "ISGN_ENTITY_NAME" "1 QAnd " "Found entity 1: QAnd" {  } { { "../AND/QAnd.vhd" "" { Text "G:/VHDL/AND/QAnd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501563019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540501563019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-behavior " "Found design unit 1: ULA-behavior" {  } { { "ULA.vhd" "" { Text "G:/VHDL/ULA/ULA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501563118 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "G:/VHDL/ULA/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501563118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540501563118 ""}
{ "Error" "EVRFX_VHDL_FORMAL_PORT_AND_ACTUAL_PORT_INCOMPATIBLE" "Output out Register_2 in ULA.vhd(117) " "VHDL error at ULA.vhd(117): actual port \"Register_2\" of mode \"in\" cannot be associated with formal port \"Output\" of mode \"out\"" {  } { { "ULA.vhd" "" { Text "G:/VHDL/ULA/ULA.vhd" 117 0 0 } }  } 0 10577 "VHDL error at %5!s!: actual port \"%3!s!\" of mode \"%4!s!\" cannot be associated with formal port \"%1!s!\" of mode \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540501563129 ""}
{ "Error" "EVRFX_VHDL_OBJECT_OF_MODE_IN_CANNOT_BE_UPDATED" "Register_2 ULA.vhd(117) " "VHDL error at ULA.vhd(117): can't update value of interface object \"Register_2\" of mode IN" {  } { { "ULA.vhd" "" { Text "G:/VHDL/ULA/ULA.vhd" 117 0 0 } }  } 0 10599 "VHDL error at %2!s!: can't update value of interface object \"%1!s!\" of mode IN" 0 0 "Analysis & Synthesis" 0 -1 1540501563129 ""}
{ "Error" "EVRFX_VHDL_HAS_ONLY_SO_MUCH_PORTS" "Shift2R 2 ULA.vhd(117) " "VHDL Port Map Aspect error at ULA.vhd(117): too many actuals for block \"Shift2R\" with only 2 formals" {  } { { "ULA.vhd" "" { Text "G:/VHDL/ULA/ULA.vhd" 117 0 0 } }  } 0 10589 "VHDL Port Map Aspect error at %3!s!: too many actuals for block \"%1!s!\" with only %2!d! formals" 0 0 "Analysis & Synthesis" 0 -1 1540501563132 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "Shift2R ULA.vhd(17) " "HDL error at ULA.vhd(17): see declaration for object \"Shift2R\"" {  } { { "ULA.vhd" "" { Text "G:/VHDL/ULA/ULA.vhd" 17 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540501563132 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540501563749 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 25 17:06:03 2018 " "Processing ended: Thu Oct 25 17:06:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540501563749 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540501563749 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540501563749 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540501563749 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540501541475 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540501541485 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 25 17:05:41 2018 " "Processing started: Thu Oct 25 17:05:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540501541485 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540501541485 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540501541485 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540501543198 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540501543198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/subtrador/sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/subtrador/sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sub16-behavior " "Found design unit 1: Sub16-behavior" {  } { { "../Subtrador/Sub.vhd" "" { Text "G:/VHDL/Subtrador/Sub.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501562170 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sub16 " "Found entity 1: Sub16" {  } { { "../Subtrador/Sub.vhd" "" { Text "G:/VHDL/Subtrador/Sub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501562170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540501562170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/shift2r/shift2r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/shift2r/shift2r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shift2R-behavior " "Found design unit 1: Shift2R-behavior" {  } { { "../Shift2R/Shift2R.vhd" "" { Text "G:/VHDL/Shift2R/Shift2R.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501562271 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shift2R " "Found entity 1: Shift2R" {  } { { "../Shift2R/Shift2R.vhd" "" { Text "G:/VHDL/Shift2R/Shift2R.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501562271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540501562271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/shift 2l/shifter2l.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/shift 2l/shifter2l.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shifter2L-behavior " "Found design unit 1: Shifter2L-behavior" {  } { { "../Shift 2L/Shifter2L.vhd" "" { Text "G:/VHDL/Shift 2L/Shifter2L.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501562361 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shifter2L " "Found entity 1: Shifter2L" {  } { { "../Shift 2L/Shifter2L.vhd" "" { Text "G:/VHDL/Shift 2L/Shifter2L.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501562361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540501562361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/somador16/somador16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/somador16/somador16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somador16-behavior " "Found design unit 1: Somador16-behavior" {  } { { "../Somador16/Somador16.vhd" "" { Text "G:/VHDL/Somador16/Somador16.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501562378 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somador16 " "Found entity 1: Somador16" {  } { { "../Somador16/Somador16.vhd" "" { Text "G:/VHDL/Somador16/Somador16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501562378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540501562378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/multplx 12/mux_12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/multplx 12/mux_12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_12-behavior " "Found design unit 1: Mux_12-behavior" {  } { { "../Multplx 12/Mux_12.vhd" "" { Text "G:/VHDL/Multplx 12/Mux_12.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501562477 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_12 " "Found entity 1: Mux_12" {  } { { "../Multplx 12/Mux_12.vhd" "" { Text "G:/VHDL/Multplx 12/Mux_12.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501562477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540501562477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/xor/portxor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/xor/portxor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PortXor-behavior " "Found design unit 1: PortXor-behavior" {  } { { "../XOR/PortXor.vhd" "" { Text "G:/VHDL/XOR/PortXor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501562567 ""} { "Info" "ISGN_ENTITY_NAME" "1 PortXor " "Found entity 1: PortXor" {  } { { "../XOR/PortXor.vhd" "" { Text "G:/VHDL/XOR/PortXor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501562567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540501562567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/nor/portnor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/nor/portnor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PortNOR-behavior " "Found design unit 1: PortNOR-behavior" {  } { { "../NOR/PortNOR.vhd" "" { Text "G:/VHDL/NOR/PortNOR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501562656 ""} { "Info" "ISGN_ENTITY_NAME" "1 PortNOR " "Found entity 1: PortNOR" {  } { { "../NOR/PortNOR.vhd" "" { Text "G:/VHDL/NOR/PortNOR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501562656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540501562656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/nand/notand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/nand/notand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NotAnd-behavior " "Found design unit 1: NotAnd-behavior" {  } { { "../NAND/NotAnd.vhd" "" { Text "G:/VHDL/NAND/NotAnd.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501562743 ""} { "Info" "ISGN_ENTITY_NAME" "1 NotAnd " "Found entity 1: NotAnd" {  } { { "../NAND/NotAnd.vhd" "" { Text "G:/VHDL/NAND/NotAnd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501562743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540501562743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/not/portnot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/not/portnot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PortNot-behavior " "Found design unit 1: PortNot-behavior" {  } { { "../NOT/PortNot.vhd" "" { Text "G:/VHDL/NOT/PortNot.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501562844 ""} { "Info" "ISGN_ENTITY_NAME" "1 PortNot " "Found entity 1: PortNot" {  } { { "../NOT/PortNot.vhd" "" { Text "G:/VHDL/NOT/PortNot.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501562844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540501562844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/or/portor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/or/portor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PortOr-behavior " "Found design unit 1: PortOr-behavior" {  } { { "../OR/PortOr.vhd" "" { Text "G:/VHDL/OR/PortOr.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501562932 ""} { "Info" "ISGN_ENTITY_NAME" "1 PortOr " "Found entity 1: PortOr" {  } { { "../OR/PortOr.vhd" "" { Text "G:/VHDL/OR/PortOr.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501562932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540501562932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/and/qand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/and/qand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QAnd-behavior " "Found design unit 1: QAnd-behavior" {  } { { "../AND/QAnd.vhd" "" { Text "G:/VHDL/AND/QAnd.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501563019 ""} { "Info" "ISGN_ENTITY_NAME" "1 QAnd " "Found entity 1: QAnd" {  } { { "../AND/QAnd.vhd" "" { Text "G:/VHDL/AND/QAnd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501563019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540501563019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-behavior " "Found design unit 1: ULA-behavior" {  } { { "ULA.vhd" "" { Text "G:/VHDL/ULA/ULA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501563118 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "G:/VHDL/ULA/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501563118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540501563118 ""}
{ "Error" "EVRFX_VHDL_FORMAL_PORT_AND_ACTUAL_PORT_INCOMPATIBLE" "Output out Register_2 in ULA.vhd(117) " "VHDL error at ULA.vhd(117): actual port \"Register_2\" of mode \"in\" cannot be associated with formal port \"Output\" of mode \"out\"" {  } { { "ULA.vhd" "" { Text "G:/VHDL/ULA/ULA.vhd" 117 0 0 } }  } 0 10577 "VHDL error at %5!s!: actual port \"%3!s!\" of mode \"%4!s!\" cannot be associated with formal port \"%1!s!\" of mode \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540501563129 ""}
{ "Error" "EVRFX_VHDL_OBJECT_OF_MODE_IN_CANNOT_BE_UPDATED" "Register_2 ULA.vhd(117) " "VHDL error at ULA.vhd(117): can't update value of interface object \"Register_2\" of mode IN" {  } { { "ULA.vhd" "" { Text "G:/VHDL/ULA/ULA.vhd" 117 0 0 } }  } 0 10599 "VHDL error at %2!s!: can't update value of interface object \"%1!s!\" of mode IN" 0 0 "Analysis & Synthesis" 0 -1 1540501563129 ""}
{ "Error" "EVRFX_VHDL_HAS_ONLY_SO_MUCH_PORTS" "Shift2R 2 ULA.vhd(117) " "VHDL Port Map Aspect error at ULA.vhd(117): too many actuals for block \"Shift2R\" with only 2 formals" {  } { { "ULA.vhd" "" { Text "G:/VHDL/ULA/ULA.vhd" 117 0 0 } }  } 0 10589 "VHDL Port Map Aspect error at %3!s!: too many actuals for block \"%1!s!\" with only %2!d! formals" 0 0 "Analysis & Synthesis" 0 -1 1540501563132 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "Shift2R ULA.vhd(17) " "HDL error at ULA.vhd(17): see declaration for object \"Shift2R\"" {  } { { "ULA.vhd" "" { Text "G:/VHDL/ULA/ULA.vhd" 17 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540501563132 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540501563749 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 25 17:06:03 2018 " "Processing ended: Thu Oct 25 17:06:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540501563749 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540501563749 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540501563749 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540501563749 ""}
