// Seed: 1062357610
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_7;
  assign id_4 = id_7;
  assign id_7 = id_3;
  wire id_8;
endmodule
module module_1 ();
  reg id_1;
  tri id_2;
  initial begin : LABEL_0
    {id_1} += id_2;
    id_1 = #1 id_1 & 1 % id_1 == 1;
    id_1 <= 1;
  end
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
