<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>msp430fr5xx_6xxgeneric.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="$relpath/search.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
<tbody>
<tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MSP430 Driver Library
   &#160;<span id="projectnumber">1.90.00.65</span>
   </div>
  </td>
</tr>
</tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_e1cf65e5caa5b20be391e0669541b825.html">cygdrive</a></li><li class="navelem"><a class="el" href="dir_7a9e18c03596d8465cf006c2a17f1e00.html">c</a></li><li class="navelem"><a class="el" href="dir_fe6c554c444e3227c5f1951b4a377054.html">msp430-driverlib</a></li><li class="navelem"><a class="el" href="dir_4229c540f648bf499d1f78361c546dba.html">driverlib</a></li><li class="navelem"><a class="el" href="dir_89dc6c153c642ca3511ca5b79d107d4d.html">MSP430FR5xx_6xx</a></li><li class="navelem"><a class="el" href="dir_972b2c485b29a521862f780069bed667.html">deprecated</a></li><li class="navelem"><a class="el" href="dir_db527846456dc76d0fb84ff2f79dfe06.html">CCS</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">CCS/msp430fr5xx_6xxgeneric.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* ============================================================================ */</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">/* Copyright (c) 2013, Texas Instruments Incorporated                           */</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">/*  All rights reserved.                                                        */</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">/*                                                                              */</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">/*  Redistribution and use in source and binary forms, with or without          */</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">/*  modification, are permitted provided that the following conditions          */</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">/*  are met:                                                                    */</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/*                                                                              */</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/*  *  Redistributions of source code must retain the above copyright           */</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/*     notice, this list of conditions and the following disclaimer.            */</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/*                                                                              */</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">/*  *  Redistributions in binary form must reproduce the above copyright        */</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">/*     notice, this list of conditions and the following disclaimer in the      */</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">/*     documentation and/or other materials provided with the distribution.     */</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">/*                                                                              */</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">/*  *  Neither the name of Texas Instruments Incorporated nor the names of      */</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">/*     its contributors may be used to endorse or promote products derived      */</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">/*     from this software without specific prior written permission.            */</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">/*                                                                              */</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">/*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; */</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">/*  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,       */</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">/*  THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR      */</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">/*  PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR            */</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">/*  CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,       */</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">/*  EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,         */</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">/*  PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; */</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">/*  OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,    */</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">/*  WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR     */</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">/*  OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,              */</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">/*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                          */</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/* ============================================================================ */</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">/********************************************************************</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">* Standard register and bit definitions for the Texas Instruments</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">* MSP430 microcontroller.</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">* This file supports assembler and C development for</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">* MSP430FR5XX_FR6XXGENERIC device.</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">* Texas Instruments, Version 1.0</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">* Rev. 1.0, Setup</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">********************************************************************/</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#ifndef __msp430FR5XX_FR6XXGENERIC</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __msp430FR5XX_FR6XXGENERIC</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">//#define __MSP430_HEADER_VERSION__ 1125</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor"></span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">/* PERIPHERAL FILE MAP                                                        */</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#ifndef SFR_8BIT</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor"></span><span class="comment">/* External references resolved by a device-specific linker command file */</span></div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">   64</a></span>&#160;<span class="preprocessor">#define SFR_8BIT(address)   extern volatile unsigned char address</span></div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0167481d5c433235268ca36add63d03b">   65</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SFR_16BIT(address)  extern volatile unsigned int address</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor"></span><span class="comment">//#define SFR_20BIT(address)  extern volatile unsigned int address</span></div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9e6f5a2032fd69c81e069503a01bf9f8">   67</a></span>&#160;<span class="keyword">typedef</span> void (* <a class="code" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9e6f5a2032fd69c81e069503a01bf9f8">__SFR_FARPTR</a>)();</div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afe3e4a9a37574b45e8946150a84e4f11">   68</a></span>&#160;<span class="preprocessor">#define SFR_20BIT(address) extern __SFR_FARPTR address</span></div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab83266d277092283a62d8384e9fd5f0f">   69</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SFR_32BIT(address)  extern volatile unsigned long address</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">/************************************************************</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">* STANDARD BITS</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad4d43f8748b542bce39e18790f845ecc">   78</a></span>&#160;<span class="preprocessor">#define BIT0                   (0x0001)</span></div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a601923eba46784638244c1ebf2622a2a">   79</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BIT1                   (0x0002)</span></div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9c9560bccccb00174801c728f1ed1399">   80</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BIT2                   (0x0004)</span></div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8e44574a8a8becc885b05f3bc367ef6a">   81</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BIT3                   (0x0008)</span></div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa731e0b6cf75f4e637ee88959315f5e4">   82</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BIT4                   (0x0010)</span></div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae692bc3df48028ceb1ddc2534a993bb8">   83</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BIT5                   (0x0020)</span></div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#acc2d074401e2b6322ee8f03476c24677">   84</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BIT6                   (0x0040)</span></div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa6b8f3261ae9e2e1043380c192f7b5f0">   85</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BIT7                   (0x0080)</span></div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0e80e65237843fa1ff15c68cd78066f8">   86</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BIT8                   (0x0100)</span></div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3aa20ab5eb33383fa31b0e94f4401cdf">   87</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BIT9                   (0x0200)</span></div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afb13aa9f7ebc9baba968e346029972de">   88</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITA                   (0x0400)</span></div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3f98eadb57d7d0fc2687a55cefa0a3ef">   89</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITB                   (0x0800)</span></div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8c52e5fc182b1bff3088ccfbefe20c96">   90</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITC                   (0x1000)</span></div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a661469a4e8ce6126c54a3b864516842c">   91</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITD                   (0x2000)</span></div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2c52871d737790ece753991c6fcafebc">   92</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITE                   (0x4000)</span></div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aab6a537fff60ab22bd575f17d68ee3e4">   93</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITF                   (0x8000)</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">/************************************************************</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">* STATUS REGISTER BITS</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac4cf4b2ab929bd23951a8676eeac086b">   99</a></span>&#160;<span class="preprocessor">#define C                      (0x0001)</span></div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a51591cf51bdd6c1f6015532422e7770e">  100</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z                      (0x0002)</span></div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0240ac851181b84ac374872dc5434ee4">  101</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define N                      (0x0004)</span></div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af40a326b23c68a27cebe60f16634a2cb">  102</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define V                      (0x0100)</span></div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1e3cee306f51b98da4e4c97ab118f506">  103</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GIE                    (0x0008)</span></div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#acb24a5cd5fd8e152af2dae98b3883013">  104</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CPUOFF                 (0x0010)</span></div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a402257652efd4f64cdd1cfc95f9ed210">  105</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OSCOFF                 (0x0020)</span></div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a196a05515c9476be96443ccb3aa6004d">  106</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCG0                   (0x0040)</span></div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4c235c9d99c61027fc1db9624116a389">  107</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCG1                   (0x0080)</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">/* Low Power Modes coded with Bits 4-7 in SR */</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#ifdef __ASM_HEADER__ </span><span class="comment">/* Begin #defines for assembler */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM0                   (CPUOFF)</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM1                   (SCG0+CPUOFF)</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM2                   (SCG1+CPUOFF)</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM3                   (SCG1+SCG0+CPUOFF)</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM4                   (SCG1+SCG0+OSCOFF+CPUOFF)</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor"></span><span class="comment">/* End #defines for assembler */</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* Begin #defines for C */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a44fde789b84d1b15c41e577d6a080eff">  120</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM0_bits              (CPUOFF)</span></div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1de78c710e50d6f742f5676dfbffdedf">  121</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM1_bits              (SCG0+CPUOFF)</span></div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8af1e5b3633693d9439d284100183004">  122</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM2_bits              (SCG1+CPUOFF)</span></div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae8217664a1729103e247c6984d1744cc">  123</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM3_bits              (SCG1+SCG0+CPUOFF)</span></div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a97eaedd508e6f77e34a49433f8e9e2eb">  124</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM4_bits              (SCG1+SCG0+OSCOFF+CPUOFF)</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#include &quot;in430.h&quot;</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#include &lt;intrinsics.h&gt;</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#if __MSP430_HEADER_VERSION__ &lt; 1107</span></div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0d3b793a044ad5aafdd58f96e0b50fee">  130</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">        #define LPM0         _bis_SR_register(LPM0_bits)         </span><span class="comment">/* Enter Low Power Mode 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a47b9d72d05b876201917c04fc8919d0f">  131</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">        #define LPM0_EXIT    _bic_SR_register_on_exit(LPM0_bits) </span><span class="comment">/* Exit Low Power Mode 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3f98cfefe7b049599397267aa768646e">  132</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">        #define LPM1         _bis_SR_register(LPM1_bits)         </span><span class="comment">/* Enter Low Power Mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5ab6fb7e06a1126139f77a6806df8c45">  133</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">        #define LPM1_EXIT    _bic_SR_register_on_exit(LPM1_bits) </span><span class="comment">/* Exit Low Power Mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4e51ea7da24d55c620d25beeceafa2d7">  134</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">        #define LPM2         _bis_SR_register(LPM2_bits)         </span><span class="comment">/* Enter Low Power Mode 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad7c3c13b50c4e5316a2da9625eb45b65">  135</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">        #define LPM2_EXIT    _bic_SR_register_on_exit(LPM2_bits) </span><span class="comment">/* Exit Low Power Mode 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af8f28c18bdecbdeeba6dbde2e3f23992">  136</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">        #define LPM3         _bis_SR_register(LPM3_bits)         </span><span class="comment">/* Enter Low Power Mode 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af2fe963dc632d6091974c5c96121a502">  137</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">        #define LPM3_EXIT    _bic_SR_register_on_exit(LPM3_bits) </span><span class="comment">/* Exit Low Power Mode 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a470d55339b58ef63a94524ea045d187c">  138</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">        #define LPM4         _bis_SR_register(LPM4_bits)         </span><span class="comment">/* Enter Low Power Mode 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a207343940442d98bc40c43d2f428786b">  139</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">        #define LPM4_EXIT    _bic_SR_register_on_exit(LPM4_bits) </span><span class="comment">/* Exit Low Power Mode 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#else</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor"></span><span class="preprocessor">        #define LPM0      __bis_SR_register(LPM0_bits)         </span><span class="comment">/* Enter Low Power Mode 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor"></span><span class="preprocessor">        #define LPM0_EXIT __bic_SR_register_on_exit(LPM0_bits) </span><span class="comment">/* Exit Low Power Mode 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor"></span><span class="preprocessor">        #define LPM1      __bis_SR_register(LPM1_bits)         </span><span class="comment">/* Enter Low Power Mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor"></span><span class="preprocessor">        #define LPM1_EXIT __bic_SR_register_on_exit(LPM1_bits) </span><span class="comment">/* Exit Low Power Mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor"></span><span class="preprocessor">        #define LPM2      __bis_SR_register(LPM2_bits)         </span><span class="comment">/* Enter Low Power Mode 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor"></span><span class="preprocessor">        #define LPM2_EXIT __bic_SR_register_on_exit(LPM2_bits) </span><span class="comment">/* Exit Low Power Mode 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor"></span><span class="preprocessor">        #define LPM3      __bis_SR_register(LPM3_bits)         </span><span class="comment">/* Enter Low Power Mode 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor"></span><span class="preprocessor">        #define LPM3_EXIT __bic_SR_register_on_exit(LPM3_bits) </span><span class="comment">/* Exit Low Power Mode 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor"></span><span class="preprocessor">        #define LPM4      __bis_SR_register(LPM4_bits)         </span><span class="comment">/* Enter Low Power Mode 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor"></span><span class="preprocessor">        #define LPM4_EXIT __bic_SR_register_on_exit(LPM4_bits) </span><span class="comment">/* Exit Low Power Mode 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* End #defines for C */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">/************************************************************</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">* CPU</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae8c7335b7f1dae7d357a48f0fb620929">  157</a></span>&#160;<span class="preprocessor">#define __MSP430_HAS_MSP430XV2_CPU__                </span><span class="comment">/* Definition to show that it has MSP430XV2 CPU */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#if defined(__MSP430_HAS_T0A2__) || defined(__MSP430_HAS_T1A2__) || defined(__MSP430_HAS_T2A2__) || defined(__MSP430_HAS_T3A2__) \</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor"> || defined(__MSP430_HAS_T0A3__) || defined(__MSP430_HAS_T1A3__) || defined(__MSP430_HAS_T2A3__) || defined(__MSP430_HAS_T3A3__) \</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor"> || defined(__MSP430_HAS_T0A5__) || defined(__MSP430_HAS_T1A5__) || defined(__MSP430_HAS_T2A5__) || defined(__MSP430_HAS_T3A5__) \</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor"> || defined(__MSP430_HAS_T0A7__) || defined(__MSP430_HAS_T1A7__) || defined(__MSP430_HAS_T2A7__) || defined(__MSP430_HAS_T3A7__)</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define __MSP430_HAS_TxA7__</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#if defined(__MSP430_HAS_T0B3__) || defined(__MSP430_HAS_T0B5__) || defined(__MSP430_HAS_T0B7__) \</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor"> || defined(__MSP430_HAS_T1B3__) || defined(__MSP430_HAS_T1B5__) || defined(__MSP430_HAS_T1B7__)</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define __MSP430_HAS_TxB7__</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#if defined(__MSP430_HAS_T0D3__) || defined(__MSP430_HAS_T0D5__) || defined(__MSP430_HAS_T0D7__) \</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor"> || defined(__MSP430_HAS_T1D3__) || defined(__MSP430_HAS_T1D5__) || defined(__MSP430_HAS_T1D7__)</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define __MSP430_HAS_TxD7__</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#if defined(__MSP430_HAS_USCI_A0__) || defined(__MSP430_HAS_USCI_A1__) || defined(__MSP430_HAS_USCI_A2__) || defined(__MSP430_HAS_USCI_A3__)</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define __MSP430_HAS_USCI_Ax__</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#if defined(__MSP430_HAS_USCI_B0__) || defined(__MSP430_HAS_USCI_B1__) || defined(__MSP430_HAS_USCI_B2__) || defined(__MSP430_HAS_USCI_B3__)</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define __MSP430_HAS_USCI_Bx__</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#if defined(__MSP430_HAS_EUSCI_A0__) || defined(__MSP430_HAS_EUSCI_A1__) || defined(__MSP430_HAS_EUSCI_A2__) || defined(__MSP430_HAS_EUSCI_A3__)</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define __MSP430_HAS_EUSCI_Ax__</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#if defined(__MSP430_HAS_EUSCI_B0__) || defined(__MSP430_HAS_EUSCI_B1__) || defined(__MSP430_HAS_EUSCI_B2__) || defined(__MSP430_HAS_EUSCI_B3__)</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define __MSP430_HAS_EUSCI_Bx__</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifdef __MSP430_HAS_EUSCI_B0__</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define __MSP430_HAS_EUSCI_Bx__</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">/************************************************************</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">* ADC12_B</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_ADC12_B__         </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3b8001a9696d707263e8b88311d5fcb8">  194</a></span>&#160;<span class="preprocessor">#define OFS_ADC12CTL0          (0x0000)       </span><span class="comment">/* ADC12 B Control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad86ee87b4e57f74433c4147ecae9e0f2">  195</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12CTL0_L        OFS_ADC12CTL0</span></div>
<div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa367dad580d29478995233ce70f9f003">  196</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12CTL0_H        OFS_ADC12CTL0+1</span></div>
<div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af155359f5e3d4a1178c6af05eee0afe7">  197</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12CTL1          (0x0002)       </span><span class="comment">/* ADC12 B Control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab551ffffeab60869d6773e9d3c8f7e20">  198</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12CTL1_L        OFS_ADC12CTL1</span></div>
<div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a27a4b313605eb9a7871df4af57a626fc">  199</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12CTL1_H        OFS_ADC12CTL1+1</span></div>
<div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a433b46afa3dec712ab4716047639f98b">  200</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12CTL2          (0x0004)       </span><span class="comment">/* ADC12 B Control 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a036599166cec83fb3f128ae3e4090229">  201</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12CTL2_L        OFS_ADC12CTL2</span></div>
<div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a57759aa42ad8ffce5a18103e96929b60">  202</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12CTL2_H        OFS_ADC12CTL2+1</span></div>
<div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad7e8697af20fd8b20dcc4bd6e432cb9b">  203</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12CTL3          (0x0006)       </span><span class="comment">/* ADC12 B Control 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a568c4e0268e7bfaba4fc71df6f6fb4cc">  204</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12CTL3_L        OFS_ADC12CTL3</span></div>
<div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8b8b468629a34739f511b9945da893f4">  205</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12CTL3_H        OFS_ADC12CTL3+1</span></div>
<div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a633b39b75ef242e37868e51599d43fe2">  206</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12LO            (0x0008)       </span><span class="comment">/* ADC12 B Window Comparator High Threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab20401bd4002a6fc6e437cb148fcf204">  207</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12LO_L          OFS_ADC12LO</span></div>
<div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a649a87105516ce2879ca8949a1d103f2">  208</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12LO_H          OFS_ADC12LO+1</span></div>
<div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a96bcb86ce029cac902f50aeb9657ceb5">  209</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12HI            (0x000A)       </span><span class="comment">/* ADC12 B Window Comparator High Threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a22d3072aaa453a19fc2a46b2454d3469">  210</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12HI_L          OFS_ADC12HI</span></div>
<div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a585f0436a72ea76ea11305477d9b79a2">  211</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12HI_H          OFS_ADC12HI+1</span></div>
<div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab6da89ca2b3e7bc253c0aaf17e87f101">  212</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12IFGR0         (0x000C)       </span><span class="comment">/* ADC12 B Interrupt Flag 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#acb0d927d6abbb3f68e23084c183f6238">  213</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12IFGR0_L       OFS_ADC12IFGR0</span></div>
<div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3aa217be9d108ac68e0825e919af37ae">  214</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12IFGR0_H       OFS_ADC12IFGR0+1</span></div>
<div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a403305ec56a8e49e256bf1f71f11a292">  215</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12IFGR1         (0x000E)       </span><span class="comment">/* ADC12 B Interrupt Flag 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0ef1471ee3e25c06f9ee8ec4b80b6678">  216</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12IFGR1_L       OFS_ADC12IFGR1</span></div>
<div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2a3573a324a664447a6077a205644a93">  217</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12IFGR1_H       OFS_ADC12IFGR1+1</span></div>
<div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a87ce383035a1bff9ba0ecc55123ca61c">  218</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12IFGR2         (0x0010)       </span><span class="comment">/* ADC12 B Interrupt Flag 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#abdbd208fa74be766266f1a029f4f4e26">  219</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12IFGR2_L       OFS_ADC12IFGR2</span></div>
<div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae47a1290bcc3d28d38f736b44b8b3e64">  220</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12IFGR2_H       OFS_ADC12IFGR2+1</span></div>
<div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2841a48c76f8c6fd68233f89b245d943">  221</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12IER0          (0x0012)       </span><span class="comment">/* ADC12 B Interrupt Enable 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a751175c83102cc16f2a38273d33735a1">  222</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12IER0_L        OFS_ADC12IER0</span></div>
<div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#adb079cfc1b1b0eed938f4336d3c1501f">  223</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12IER0_H        OFS_ADC12IER0+1</span></div>
<div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af0ebeaa0590fe2bb8daebef4172d21c9">  224</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12IER1          (0x0014)       </span><span class="comment">/* ADC12 B Interrupt Enable 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae44a27716e0a96de5c6a871da5eaa2ac">  225</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12IER1_L        OFS_ADC12IER1</span></div>
<div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2ebb03f7f5a5f34f7e6a4efe22c44be3">  226</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12IER1_H        OFS_ADC12IER1+1</span></div>
<div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a678de878eff7392da437014823339502">  227</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12IER2          (0x0016)       </span><span class="comment">/* ADC12 B Interrupt Enable 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7d8699b9c5c10d5ceb924dd4d7c0ce30">  228</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12IER2_L        OFS_ADC12IER2</span></div>
<div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a61ebf739c51df9b0e77ed6bfa440fc7c">  229</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12IER2_H        OFS_ADC12IER2+1</span></div>
<div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ace15ad4aa21b5b9ac3d36c7e648e4903">  230</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12IV            (0x0018)       </span><span class="comment">/* ADC12 B Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a85927b7248650c96bbdc1350aff45752">  231</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12IV_L          OFS_ADC12IV</span></div>
<div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8fb2f1aa275b5cfb9deaf716b9fb1395">  232</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12IV_H          OFS_ADC12IV+1</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac108ed59076dd10da79fa2a60e4dbed1">  234</a></span>&#160;<span class="preprocessor">#define OFS_ADC12MCTL0         (0x0020)       </span><span class="comment">/* ADC12 Memory Control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5bad941dee3fbb868e8e29be13ae609d">  235</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL0_L       OFS_ADC12MCTL0</span></div>
<div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a963c3165e48946e9cf91003a92702b3c">  236</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL0_H       OFS_ADC12MCTL0+1</span></div>
<div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a159d37f212a176e7690d8a261e591f8b">  237</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL1         (0x0022)       </span><span class="comment">/* ADC12 Memory Control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2b290d77ba7ebb4b6591b57224351070">  238</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL1_L       OFS_ADC12MCTL1</span></div>
<div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae28edfc40d3e0c2aa7e25f8324d3e5b3">  239</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL1_H       OFS_ADC12MCTL1+1</span></div>
<div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4431730fb0c36c793d9c43747a97b8cb">  240</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL2         (0x0024)       </span><span class="comment">/* ADC12 Memory Control 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad3689218c8f0a6bc8d0b123614fdd043">  241</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL2_L       OFS_ADC12MCTL2</span></div>
<div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aeca4078c3539a28291f222eadb4d0ec0">  242</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL2_H       OFS_ADC12MCTL2+1</span></div>
<div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1e2d7ba201f4244f9d04d864c735a52e">  243</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL3         (0x0026)       </span><span class="comment">/* ADC12 Memory Control 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#adef9448494a5b3dad11c4eb6e4a62cfb">  244</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL3_L       OFS_ADC12MCTL3</span></div>
<div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8389dafb222a0037d7d8d9c0ebfb7721">  245</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL3_H       OFS_ADC12MCTL3+1</span></div>
<div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad4d239b463c1a49191709ee137c0d8dc">  246</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL4         (0x0028)       </span><span class="comment">/* ADC12 Memory Control 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a71b6e6987af19182dc0522c86d63d71f">  247</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL4_L       OFS_ADC12MCTL4</span></div>
<div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a17c249cd0ceec5df9376ba510fe093b4">  248</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL4_H       OFS_ADC12MCTL4+1</span></div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a00a583131c6b83622c786a71b51588e5">  249</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL5         (0x002A)       </span><span class="comment">/* ADC12 Memory Control 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a305a810d506d088a417b8c30042a6c0f">  250</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL5_L       OFS_ADC12MCTL5</span></div>
<div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0d44c087ecf49fbf723484974a22decd">  251</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL5_H       OFS_ADC12MCTL5+1</span></div>
<div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#abde3ccb249edd50c4bdb3d51ded01b8b">  252</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL6         (0x002C)       </span><span class="comment">/* ADC12 Memory Control 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3eab97ac04941394c47e84e0896bd56c">  253</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL6_L       OFS_ADC12MCTL6</span></div>
<div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a90db435c3089eec40086a0cec8faa143">  254</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL6_H       OFS_ADC12MCTL6+1</span></div>
<div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afce01ab7917966cf7a060765a0ec1f70">  255</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL7         (0x002E)       </span><span class="comment">/* ADC12 Memory Control 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afdc7ac68f3561f1f90c4d0db1d4ee067">  256</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL7_L       OFS_ADC12MCTL7</span></div>
<div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a798adbaf73c32a264e8d4b4cfec42284">  257</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL7_H       OFS_ADC12MCTL7+1</span></div>
<div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a451cb18f52f914a7c4e8e7c43bfdc954">  258</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL8         (0x0030)       </span><span class="comment">/* ADC12 Memory Control 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#affe7b06c5a4c65fa00a0407b9e3da4a6">  259</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL8_L       OFS_ADC12MCTL8</span></div>
<div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8f50ad5571427bf9c3aaeb8527603da9">  260</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL8_H       OFS_ADC12MCTL8+1</span></div>
<div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae7f642ac44acead903af53d1affa6eb4">  261</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL9         (0x0032)       </span><span class="comment">/* ADC12 Memory Control 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1e2a46c5de88a74ec6becc9db1e867a7">  262</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL9_L       OFS_ADC12MCTL9</span></div>
<div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae8a73722382e767a807a2a0a449a2b5f">  263</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL9_H       OFS_ADC12MCTL9+1</span></div>
<div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ada28202f8f0f9f2f39e890f6025c4846">  264</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL10        (0x0034)       </span><span class="comment">/* ADC12 Memory Control 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa0ed236dc88f51a864c072877538c514">  265</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL10_L      OFS_ADC12MCTL10</span></div>
<div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad0ecaddfc49a571fc4b4d5f4f3acb275">  266</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL10_H      OFS_ADC12MCTL10+1</span></div>
<div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2923e995cd17a5651a9b8046c5807a07">  267</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL11        (0x0036)       </span><span class="comment">/* ADC12 Memory Control 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a69290e6c436595c161029617e38cc2cd">  268</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL11_L      OFS_ADC12MCTL11</span></div>
<div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a115c2791347d2482699ed1271f0e6b7c">  269</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL11_H      OFS_ADC12MCTL11+1</span></div>
<div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#add46b4e589057d3cf1cc4bf2de464367">  270</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL12        (0x0038)       </span><span class="comment">/* ADC12 Memory Control 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a962d656707d9a8d2e6fbd0dd9af3f0f9">  271</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL12_L      OFS_ADC12MCTL12</span></div>
<div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa419242218dc2c049e047f11c854d4ed">  272</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL12_H      OFS_ADC12MCTL12+1</span></div>
<div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a280941833a0f5bb3a50795d787a75eed">  273</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL13        (0x003A)       </span><span class="comment">/* ADC12 Memory Control 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#acf27cb758cfe18a43a0b7f830cda49f4">  274</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL13_L      OFS_ADC12MCTL13</span></div>
<div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a70b342ea5d71d1810ae7abab9100cae9">  275</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL13_H      OFS_ADC12MCTL13+1</span></div>
<div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad123df14967003ed72af7e1467d4be20">  276</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL14        (0x003C)       </span><span class="comment">/* ADC12 Memory Control 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1d21253c05a181619855744f483680aa">  277</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL14_L      OFS_ADC12MCTL14</span></div>
<div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8807f0fc4eecaf89e50ce51a0b1c9699">  278</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL14_H      OFS_ADC12MCTL14+1</span></div>
<div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4f2d7d193089c0424e775b9f1effe0fe">  279</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL15        (0x003E)       </span><span class="comment">/* ADC12 Memory Control 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3a991e0b0641f484bf0b3431d0e40c96">  280</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL15_L      OFS_ADC12MCTL15</span></div>
<div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab673bf9848b1af2378164e3c7b53dd2b">  281</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL15_H      OFS_ADC12MCTL15+1</span></div>
<div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#acb6155ff208b3ca319dd58beb8e1dfaf">  282</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL16        (0x0040)       </span><span class="comment">/* ADC12 Memory Control 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a993e2259715d1d1f7580ec8122e491d4">  283</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL16_L      OFS_ADC12MCTL16</span></div>
<div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a944c7439d3b3848a31c87c3f2bfc0031">  284</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL16_H      OFS_ADC12MCTL16+1</span></div>
<div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a284dd6a14f26395512363d34cc07c3eb">  285</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL17        (0x0042)       </span><span class="comment">/* ADC12 Memory Control 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a71ba4cb557fff19b76c90315a3b23e3b">  286</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL17_L      OFS_ADC12MCTL17</span></div>
<div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad33c1433fb92d6e9a41f85ff74a8d7a1">  287</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL17_H      OFS_ADC12MCTL17+1</span></div>
<div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8be334c49b2260759a0e899e39d4209c">  288</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL18        (0x0044)       </span><span class="comment">/* ADC12 Memory Control 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5e70cf73442b42b6689117350cbdbd28">  289</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL18_L      OFS_ADC12MCTL18</span></div>
<div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac8a2c9f68872ca52430c898f4edb90a3">  290</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL18_H      OFS_ADC12MCTL18+1</span></div>
<div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a33cbb7a4e19e02292d7381a522b4d4f0">  291</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL19        (0x0046)       </span><span class="comment">/* ADC12 Memory Control 19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afc5f23dcbaf90ec6425127b4d142c136">  292</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL19_L      OFS_ADC12MCTL19</span></div>
<div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9603f6cbaff24653710648735c4aa736">  293</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL19_H      OFS_ADC12MCTL19+1</span></div>
<div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad6a966bde1f12187f350a58e62b862d0">  294</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL20        (0x0048)       </span><span class="comment">/* ADC12 Memory Control 20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab2525f0d9d0ca9c043bf712a2046b7a2">  295</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL20_L      OFS_ADC12MCTL20</span></div>
<div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a30b2ba80eb1235c4f06de59f51fbef50">  296</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL20_H      OFS_ADC12MCTL20+1</span></div>
<div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1160470eed7c3604af07735eab3dc53c">  297</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL21        (0x004A)       </span><span class="comment">/* ADC12 Memory Control 21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a343fab642c2bb668b9aa1226fba7c03a">  298</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL21_L      OFS_ADC12MCTL21</span></div>
<div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa77f46014e937fcde755ed390259a9d9">  299</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL21_H      OFS_ADC12MCTL21+1</span></div>
<div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af41686ca5bff116e0d0d1af336d7b3ff">  300</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL22        (0x004C)       </span><span class="comment">/* ADC12 Memory Control 22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1d1ef8c368530b4e0c89bd348f61247a">  301</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL22_L      OFS_ADC12MCTL22</span></div>
<div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa993a9dfb6ec47ccaddc87d3debd30ed">  302</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL22_H      OFS_ADC12MCTL22+1</span></div>
<div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#adc786c6e8f734b5a1bed50077013e4d3">  303</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL23        (0x004E)       </span><span class="comment">/* ADC12 Memory Control 23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4e5984ee1f605fddf01c56dfadf6b81a">  304</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL23_L      OFS_ADC12MCTL23</span></div>
<div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7641fe9abe77cbeed521d5e99e3a02b0">  305</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL23_H      OFS_ADC12MCTL23+1</span></div>
<div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a315c33bda97a3f89a6d1525b78288169">  306</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL24        (0x0050)       </span><span class="comment">/* ADC12 Memory Control 24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa72e47cc42310eab3fc70a4da9e8c1a8">  307</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL24_L      OFS_ADC12MCTL24</span></div>
<div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aec540a8cc27dd93a15c5ff09f0f5d9b9">  308</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL24_H      OFS_ADC12MCTL24+1</span></div>
<div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a94ee95c8dab08fb019e7dea70924fde1">  309</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL25        (0x0052)       </span><span class="comment">/* ADC12 Memory Control 25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a057878190976bcad79acee6b09e60adf">  310</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL25_L      OFS_ADC12MCTL25</span></div>
<div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7f85baaf33c0f47839ec8feefb2cb21f">  311</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL25_H      OFS_ADC12MCTL25+1</span></div>
<div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab40b9c7190c4f67274a68e673ee22acd">  312</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL26        (0x0054)       </span><span class="comment">/* ADC12 Memory Control 26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad999ce0f676d8ff99f94f1c55dba0cbe">  313</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL26_L      OFS_ADC12MCTL26</span></div>
<div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae28f854a7acfbbb85251d85574173ba9">  314</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL26_H      OFS_ADC12MCTL26+1</span></div>
<div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a03dcc807a2e14cd60eb100323c12f1b1">  315</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL27        (0x0056)       </span><span class="comment">/* ADC12 Memory Control 27 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#acefb83eba447a7031c145727c6fcb58e">  316</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL27_L      OFS_ADC12MCTL27</span></div>
<div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a430949555ce50587b89ddde7ec911f1d">  317</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL27_H      OFS_ADC12MCTL27+1</span></div>
<div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afb8a65bc310a346fd23b32ea94d6596a">  318</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL28        (0x0058)       </span><span class="comment">/* ADC12 Memory Control 28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6e97c4bca406ab7d7580282afefff156">  319</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL28_L      OFS_ADC12MCTL28</span></div>
<div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#abba6a5e9ae11417efb3e20efa8965457">  320</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL28_H      OFS_ADC12MCTL28+1</span></div>
<div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1251abb39c5a444cc2112a9d131f599d">  321</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL29        (0x005A)       </span><span class="comment">/* ADC12 Memory Control 29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab57f4308663894d175caf0dabf25ac5d">  322</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL29_L      OFS_ADC12MCTL29</span></div>
<div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a661db8ccfdc43bebb07a203b7516749c">  323</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL29_H      OFS_ADC12MCTL29+1</span></div>
<div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7cf7334f2e1b83b1c7c167ae43635fbf">  324</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL30        (0x005C)       </span><span class="comment">/* ADC12 Memory Control 30 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4f589b2a84942c0f467939751961f1e9">  325</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL30_L      OFS_ADC12MCTL30</span></div>
<div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad6115623eebd65e69d2bf8e4b38adef3">  326</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL30_H      OFS_ADC12MCTL30+1</span></div>
<div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac34faf21ded6c035255d4ba928e5cdf4">  327</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL31        (0x005E)       </span><span class="comment">/* ADC12 Memory Control 31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0cb1bfa79572ca672443c66cd4b266a2">  328</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL31_L      OFS_ADC12MCTL31</span></div>
<div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7118f2ebff0c6780d5261be897833a70">  329</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL31_H      OFS_ADC12MCTL31+1</span></div>
<div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#abde1a67fda063246578f77d48a0e43eb">  330</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12MCTL_             ADC12MCTL      </span><span class="comment">/* ADC12 Memory Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifdef __ASM_HEADER__</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12MCTL              ADC12MCTL0     </span><span class="comment">/* ADC12 Memory Control (for assembler) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#else</span></div>
<div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0607a646e6acfcd38483e838c4e3d045">  334</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12MCTL              ((char*)       &amp;ADC12MCTL0) </span><span class="comment">/* ADC12 Memory Control (for C) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ada20a6b941a989383d0099df1a220288">  337</a></span>&#160;<span class="preprocessor">#define OFS_ADC12MEM0          (0x0060)       </span><span class="comment">/* ADC12 Conversion Memory 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af1158c59b23f42a53b9b7712e750c45b">  338</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM0_L        OFS_ADC12MEM0</span></div>
<div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af12aff6ec9022fbbebb0b672957e9335">  339</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM0_H        OFS_ADC12MEM0+1</span></div>
<div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab3de3993853099e578dd66a86c8574ab">  340</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM1          (0x0062)       </span><span class="comment">/* ADC12 Conversion Memory 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2cdcd2b6e2396099d2e1526fcc40178c">  341</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM1_L        OFS_ADC12MEM1</span></div>
<div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3e9fc9a27bdd6e361fc76c175a99a402">  342</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM1_H        OFS_ADC12MEM1+1</span></div>
<div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad4583c66a9b77b792a251ae48dea48ff">  343</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM2          (0x0064)       </span><span class="comment">/* ADC12 Conversion Memory 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9da0b1a78e220a090074f6e14a77fc6f">  344</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM2_L        OFS_ADC12MEM2</span></div>
<div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aae6a7a3cc3c31b91b1e8a0ac729787c8">  345</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM2_H        OFS_ADC12MEM2+1</span></div>
<div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9318878cd6d3eee22314c95014515613">  346</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM3          (0x0066)       </span><span class="comment">/* ADC12 Conversion Memory 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2640585494cdc8b29ab7a3b737ebd333">  347</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM3_L        OFS_ADC12MEM3</span></div>
<div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a363551bccc4c4deb7843b64bfc9e5da4">  348</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM3_H        OFS_ADC12MEM3+1</span></div>
<div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac9eb6881bf264c61919a5d8a523925f9">  349</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM4          (0x0068)       </span><span class="comment">/* ADC12 Conversion Memory 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad2467778c65497a1b2bf2608ff07eb86">  350</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM4_L        OFS_ADC12MEM4</span></div>
<div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab8714ff9424a950605efb51b29ff5a0d">  351</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM4_H        OFS_ADC12MEM4+1</span></div>
<div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac3b4f11beae0201abffefd9a20395066">  352</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM5          (0x006A)       </span><span class="comment">/* ADC12 Conversion Memory 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aaee3eb5250bdd9a1d302397a2f0b499d">  353</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM5_L        OFS_ADC12MEM5</span></div>
<div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a559476c6135e6710dff2126f1603b08c">  354</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM5_H        OFS_ADC12MEM5+1</span></div>
<div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af72e63537061addbb08da203ae09dd43">  355</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM6          (0x006C)       </span><span class="comment">/* ADC12 Conversion Memory 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac089d2c0b1cd6acf04cd33eb4fe31180">  356</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM6_L        OFS_ADC12MEM6</span></div>
<div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2793cab1a7bcfe0d1eab54f679307d1a">  357</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM6_H        OFS_ADC12MEM6+1</span></div>
<div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7840a331d34ee78fea806a7516e8062e">  358</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM7          (0x006E)       </span><span class="comment">/* ADC12 Conversion Memory 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae837552ce2bb747ccfce7d0cb0bb4a39">  359</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM7_L        OFS_ADC12MEM7</span></div>
<div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3de02f6fa31b9ebe6e051ca62a5d8877">  360</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM7_H        OFS_ADC12MEM7+1</span></div>
<div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afaf1c49a0d078fba242797e0265c4803">  361</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM8          (0x0070)       </span><span class="comment">/* ADC12 Conversion Memory 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1f5d950a1f31b0c472d17de01ff5bb51">  362</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM8_L        OFS_ADC12MEM8</span></div>
<div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad3010cb27ad17819ad069a9a49b74584">  363</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM8_H        OFS_ADC12MEM8+1</span></div>
<div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3dfb2a9e841ce3f70fdb50ac553d1910">  364</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM9          (0x0072)       </span><span class="comment">/* ADC12 Conversion Memory 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1a098d8a0c3c2b5376009cbe34d59eb7">  365</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM9_L        OFS_ADC12MEM9</span></div>
<div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a726cea8d0bd86f34dad6985268f09330">  366</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM9_H        OFS_ADC12MEM9+1</span></div>
<div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5d1242060b93c1cbeeba34d963806196">  367</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM10         (0x0074)       </span><span class="comment">/* ADC12 Conversion Memory 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab3329af88ea1f90049a7ea91c043409e">  368</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM10_L       OFS_ADC12MEM10</span></div>
<div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8d9cd09e531fdab5c62ba48556009d5b">  369</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM10_H       OFS_ADC12MEM10+1</span></div>
<div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a932a9252edd133225afbc9756e53bdd6">  370</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM11         (0x0076)       </span><span class="comment">/* ADC12 Conversion Memory 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afffc86ffe0ca29843453f85924f55c6a">  371</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM11_L       OFS_ADC12MEM11</span></div>
<div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aaddf3b8a945317fbf03aba01d885a2bf">  372</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM11_H       OFS_ADC12MEM11+1</span></div>
<div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aeef7ff812ade71407afc051a3bbed0be">  373</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM12         (0x0078)       </span><span class="comment">/* ADC12 Conversion Memory 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#adddb5f45bbdf9d31ba8c5c3c762a1a45">  374</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM12_L       OFS_ADC12MEM12</span></div>
<div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa68eea1d05d5e44725b256c0a255de64">  375</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM12_H       OFS_ADC12MEM12+1</span></div>
<div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1169a791c177e2b1ae3ad02933b0cbb2">  376</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM13         (0x007A)       </span><span class="comment">/* ADC12 Conversion Memory 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a728759fff57ac3b53cbe2c4ba70202e1">  377</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM13_L       OFS_ADC12MEM13</span></div>
<div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3867edb8220a32146ac4e5c49715599f">  378</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM13_H       OFS_ADC12MEM13+1</span></div>
<div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aea43eef99dd496c9f2fd9447c1322796">  379</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM14         (0x007C)       </span><span class="comment">/* ADC12 Conversion Memory 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a97e12717da5b7f8b43bd7fb1279fd325">  380</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM14_L       OFS_ADC12MEM14</span></div>
<div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#acd1776255d873dbcb45e02747c5b9033">  381</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM14_H       OFS_ADC12MEM14+1</span></div>
<div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7e18b9c53c786c8d249b6d0d7fa1ec70">  382</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM15         (0x007E)       </span><span class="comment">/* ADC12 Conversion Memory 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4431eb2d8c446d689cc991fdb61bf929">  383</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM15_L       OFS_ADC12MEM15</span></div>
<div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a92fd9aef71e7ba21ba4a9f3a298a32c9">  384</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM15_H       OFS_ADC12MEM15+1</span></div>
<div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab958292a76079e68cde75a3620022a9c">  385</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM16         (0x0080)       </span><span class="comment">/* ADC12 Conversion Memory 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#acb1ece7f984719a19b27b5c8de605578">  386</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM16_L       OFS_ADC12MEM16</span></div>
<div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0e75aa4940b191f5429073393d7f109d">  387</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM16_H       OFS_ADC12MEM16+1</span></div>
<div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae334570628974a8b22e0c99ef9725d53">  388</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM17         (0x0082)       </span><span class="comment">/* ADC12 Conversion Memory 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8e872aa42f641ef90f7bc1b65201cd1d">  389</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM17_L       OFS_ADC12MEM17</span></div>
<div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa390fe22ca8a5f9507e1cdcb4afae656">  390</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM17_H       OFS_ADC12MEM17+1</span></div>
<div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1750b6e55a949625ae8bcd45b07db393">  391</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM18         (0x0084)       </span><span class="comment">/* ADC12 Conversion Memory 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac8030de057d3fac993c3441ad6edc755">  392</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM18_L       OFS_ADC12MEM18</span></div>
<div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af9030249b08d952e4e24b268ce9b4637">  393</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM18_H       OFS_ADC12MEM18+1</span></div>
<div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0626039a7b36f48898ecc41cef722373">  394</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM19         (0x0086)       </span><span class="comment">/* ADC12 Conversion Memory 19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afc90ac9a1d97e8a332e380b1e05ce099">  395</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM19_L       OFS_ADC12MEM19</span></div>
<div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a769d71b0bf2c7cd254c1ead76e458393">  396</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM19_H       OFS_ADC12MEM19+1</span></div>
<div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a53e65999305c5e6aff4fa200654fdae1">  397</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM20         (0x0088)       </span><span class="comment">/* ADC12 Conversion Memory 20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4b8b15c061a064bdc641691f122d9e3e">  398</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM20_L       OFS_ADC12MEM20</span></div>
<div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a06057de2353f2d3a601bbe395efa2152">  399</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM20_H       OFS_ADC12MEM20+1</span></div>
<div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae9acb847f895a208586c92504093c239">  400</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM21         (0x008A)       </span><span class="comment">/* ADC12 Conversion Memory 21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae0ac0a71cb0290e7a658074d4d9732c1">  401</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM21_L       OFS_ADC12MEM21</span></div>
<div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8b8030c2595003b20b8fa784198960c8">  402</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM21_H       OFS_ADC12MEM21+1</span></div>
<div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3b12fefb4df18b44d8aa5f84dd78bbb0">  403</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM22         (0x008C)       </span><span class="comment">/* ADC12 Conversion Memory 22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a281438e55e19a25d0293fca7edd84b31">  404</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM22_L       OFS_ADC12MEM22</span></div>
<div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af0a89e7c48c90da9c884ffa82a34049c">  405</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM22_H       OFS_ADC12MEM22+1</span></div>
<div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a558165cfd194639460a419fcb808490f">  406</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM23         (0x008E)       </span><span class="comment">/* ADC12 Conversion Memory 23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6a9cbdd81d0a1caa7910e83df6362eb1">  407</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM23_L       OFS_ADC12MEM23</span></div>
<div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a70aa932ee194cbb8d93f004ae5ce6010">  408</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM23_H       OFS_ADC12MEM23+1</span></div>
<div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a553d18a0e7eb5c3a92286121b94a915a">  409</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM24         (0x0090)       </span><span class="comment">/* ADC12 Conversion Memory 24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8e06b74b14cba1c0d04cf5fb4128e451">  410</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM24_L       OFS_ADC12MEM24</span></div>
<div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a473483871c3c687b31cac31b806a78fb">  411</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM24_H       OFS_ADC12MEM24+1</span></div>
<div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0107b9f8ea1e10218552c91c830d0d05">  412</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM25         (0x0092)       </span><span class="comment">/* ADC12 Conversion Memory 25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a558f6fac660b7aa245557a95050fd089">  413</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM25_L       OFS_ADC12MEM25</span></div>
<div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a05d04a0be78a217bd8125388c29b48a3">  414</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM25_H       OFS_ADC12MEM25+1</span></div>
<div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9195e4855b59d5e8cf8d27853912f8f0">  415</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM26         (0x0094)       </span><span class="comment">/* ADC12 Conversion Memory 26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a92a8edc81d70fdddc48d2fc0885cc104">  416</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM26_L       OFS_ADC12MEM26</span></div>
<div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa35f905612aea4ad0c891251ae703af1">  417</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM26_H       OFS_ADC12MEM26+1</span></div>
<div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab8349560aa161e9acc806594e0a74ec9">  418</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM27         (0x0096)       </span><span class="comment">/* ADC12 Conversion Memory 27 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad75af416537291375fdf0892b7380860">  419</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM27_L       OFS_ADC12MEM27</span></div>
<div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9343c6c8939affe7cd928ed959414ecc">  420</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM27_H       OFS_ADC12MEM27+1</span></div>
<div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a27420577c679930de45648cf90038bcc">  421</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM28         (0x0098)       </span><span class="comment">/* ADC12 Conversion Memory 28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a210968c11dd8104315fc25932fb5a73a">  422</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM28_L       OFS_ADC12MEM28</span></div>
<div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7f25af3ea246f64264923f18098e199a">  423</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM28_H       OFS_ADC12MEM28+1</span></div>
<div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a26db69687a5a8200285fb721dc14bafa">  424</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM29         (0x009A)       </span><span class="comment">/* ADC12 Conversion Memory 29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a71df396d3fa0149f8ee3704b3bea158e">  425</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM29_L       OFS_ADC12MEM29</span></div>
<div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a759de26463b29a125e199d4651db60ba">  426</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM29_H       OFS_ADC12MEM29+1</span></div>
<div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7413bf3ac617cd9c1851b1b29e7ec02b">  427</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM30         (0x009C)       </span><span class="comment">/* ADC12 Conversion Memory 30 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8c2ac49837ac2985c6506186c1b193d5">  428</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM30_L       OFS_ADC12MEM30</span></div>
<div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae6823cb716a8df3e366c634babee1343">  429</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM30_H       OFS_ADC12MEM30+1</span></div>
<div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#abfa14ec4bddaedd7460ced809bfd1ade">  430</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM31         (0x009E)       </span><span class="comment">/* ADC12 Conversion Memory 31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af62df1ca65bbc23a366236fa4826b5a6">  431</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM31_L       OFS_ADC12MEM31</span></div>
<div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa3b75ea0e811c583f250f974af46bf1d">  432</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM31_H       OFS_ADC12MEM31+1</span></div>
<div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4855b48221440f42ce3c73b914bb7d23">  433</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12MEM_              ADC12MEM       </span><span class="comment">/* ADC12 Conversion Memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifdef __ASM_HEADER__</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12MEM               ADC12MEM0      </span><span class="comment">/* ADC12 Conversion Memory (for assembler) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#else</span></div>
<div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3226ff296c4cd43b8bde4b3dda48063f">  437</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12MEM               ((int*)        &amp;ADC12MEM0) </span><span class="comment">/* ADC12 Conversion Memory (for C) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment">/* ADC12CTL0 Control Bits */</span></div>
<div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac3944e53294d18cc4a82f65f9238c82a">  441</a></span>&#160;<span class="preprocessor">#define ADC12SC                (0x0001)       </span><span class="comment">/* ADC12 Start Conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a87740f831ba3f5f9963b6745c78e713c">  442</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12ENC               (0x0002)       </span><span class="comment">/* ADC12 Enable Conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a33226cf6b99395472e9379e4b6042c88">  443</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12ON                (0x0010)       </span><span class="comment">/* ADC12 On/enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a21c4854de9e965e37113d4b4288e4d6c">  444</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12MSC               (0x0080)       </span><span class="comment">/* ADC12 Multiple SampleConversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4afa51a790df6a2b550bfb0028f6d7fb">  445</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT00             (0x0100)       </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab5d9cdf1d59c1f1567aafc3860ef8e05">  446</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT01             (0x0200)       </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afca6f471b0dfd474ca69868f797be869">  447</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT02             (0x0400)       </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a013fedd5e443f02b3d0d95e66ae4db19">  448</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT03             (0x0800)       </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aad07b282d5f85fedad7ffa5456cc23c5">  449</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT10             (0x1000)       </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1b8b596f74201bef97d416826f929ea9">  450</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT11             (0x2000)       </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa75def8aaf197449e2b9be350f7cfd13">  451</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT12             (0x4000)       </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#acfefaf555e8ef50ea7632e637129dc59">  452</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT13             (0x8000)       </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment">/* ADC12CTL0 Control Bits */</span></div>
<div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa9efb2645b97a858e56c8835ebfa6901">  455</a></span>&#160;<span class="preprocessor">#define ADC12SC_L              (0x0001)       </span><span class="comment">/* ADC12 Start Conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7cb56165e00e9ce8d864f135e140f6ea">  456</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12ENC_L             (0x0002)       </span><span class="comment">/* ADC12 Enable Conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af770ad3027baf35bdd660013767b8ad0">  457</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12ON_L              (0x0010)       </span><span class="comment">/* ADC12 On/enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab0271d720cdcd8163e40e98398df5f11">  458</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12MSC_L             (0x0080)       </span><span class="comment">/* ADC12 Multiple SampleConversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment">/* ADC12CTL0 Control Bits */</span></div>
<div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8ff10052ddb32029344b219d32d6a7cf">  461</a></span>&#160;<span class="preprocessor">#define ADC12SHT00_H           (0x0001)       </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aadb2d327564948df866adf683bfd25dc">  462</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT01_H           (0x0002)       </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a27ddf8420acac70bf359c65bdc4d9faf">  463</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT02_H           (0x0004)       </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a83bd055330a0fdba6d96f67fb70f5205">  464</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT03_H           (0x0008)       </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a08693f14bf978efcbb27ccf264026d4f">  465</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT10_H           (0x0010)       </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac817db26a4528558c12ede36597098ea">  466</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT11_H           (0x0020)       </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a31153f6d614b10a634b3c9c18e7bb53e">  467</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT12_H           (0x0040)       </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab517d2b0cf217bcb4588d0743800e4f2">  468</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT13_H           (0x0080)       </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae86fb354bdde2f59e3f22df56f8243a0">  470</a></span>&#160;<span class="preprocessor">#define ADC12SHT0_0            (0*0x100u)     </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a55ab2d2c0e831de71dd81dad23152d37">  471</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT0_1            (1*0x100u)     </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aae1b29e4446c1cab5e663f2af69a5913">  472</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT0_2            (2*0x100u)     </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae439bad05608dd0a0f09c44fa2ef9bad">  473</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT0_3            (3*0x100u)     </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aabf6bca29ca5fe029917c243e2f7469b">  474</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT0_4            (4*0x100u)     </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6a6d1863eb08fb2474ce080aa69d7b46">  475</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT0_5            (5*0x100u)     </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af7d1df0a9fd6e0f2f88517fe3c43a503">  476</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT0_6            (6*0x100u)     </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2714cf3d242a20630d46a0e04bde0e80">  477</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT0_7            (7*0x100u)     </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7f63ec12b8b600caddb535c771b5df46">  478</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT0_8            (8*0x100u)     </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac0dc03795a66b114e12d7f7e73a6c70b">  479</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT0_9            (9*0x100u)     </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad7bcc65ec56910a15a623ca838c7f4fb">  480</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT0_10           (10*0x100u)    </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4d6249f3f6caa1342821e837355b254a">  481</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT0_11           (11*0x100u)    </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5eedd624793f7ebe1c74bb1ee49d86f4">  482</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT0_12           (12*0x100u)    </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7788719acaccfbd4370dc51960a9f6ce">  483</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT0_13           (13*0x100u)    </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a18d9d3a0c02332cf1e78835f5c9cd403">  484</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT0_14           (14*0x100u)    </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#adec73de83500211145925f2f6b909f70">  485</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT0_15           (15*0x100u)    </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a16c51ff90074ae69a9f6038093eff46b">  487</a></span>&#160;<span class="preprocessor">#define ADC12SHT1_0            (0*0x1000u)    </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6894aaba4ae6aefcd9c1aab9b2fab23c">  488</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT1_1            (1*0x1000u)    </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aee85694b9bef2868f0bdc4c2d2120c49">  489</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT1_2            (2*0x1000u)    </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a603c85ed63325d797ca38d306718411f">  490</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT1_3            (3*0x1000u)    </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad45ee6d0387b0bcc996bdbc780411cab">  491</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT1_4            (4*0x1000u)    </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae74efcf3d21e56a5074540882eb6ea14">  492</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT1_5            (5*0x1000u)    </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3ddd3696b42e5da3beb0640e9838d0b1">  493</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT1_6            (6*0x1000u)    </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a56ee97387a70af1ba63a03aa54ab95f2">  494</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT1_7            (7*0x1000u)    </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a97fd3415bb1b3d92495e0aa228e5b2ce">  495</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT1_8            (8*0x1000u)    </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa1acd81b09f6bb430bc791cc79419701">  496</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT1_9            (9*0x1000u)    </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2eae942125d85dec25ebf24538c321f1">  497</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT1_10           (10*0x1000u)   </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8c46c445cf62d1aa05bd457635eafa2e">  498</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT1_11           (11*0x1000u)   </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6e5f6c39b204efb922bbf972d9d82490">  499</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT1_12           (12*0x1000u)   </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a04c78f4866f88aa082d29366fa938d56">  500</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT1_13           (13*0x1000u)   </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#acf90a0cdf08a4265b6037042e5006801">  501</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT1_14           (14*0x1000u)   </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a006950a66082d27d318936a532faa758">  502</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT1_15           (15*0x1000u)   </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment">/* ADC12CTL1 Control Bits */</span></div>
<div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab8cb23413816af3999cf4cc0491a0113">  505</a></span>&#160;<span class="preprocessor">#define ADC12BUSY              (0x0001)       </span><span class="comment">/* ADC12 Busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8bc48c7a9b4ff03f94edc2ec283e1c4e">  506</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CONSEQ0           (0x0002)       </span><span class="comment">/* ADC12 Conversion Sequence Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#adb2a47dbaf5847947b147a3f8646c108">  507</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CONSEQ1           (0x0004)       </span><span class="comment">/* ADC12 Conversion Sequence Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab965bd2cfec22cafb1aed8f5a7880c35">  508</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SSEL0             (0x0008)       </span><span class="comment">/* ADC12 Clock Source Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad151f7d0b44ea32f6afc2a00a0ca770a">  509</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SSEL1             (0x0010)       </span><span class="comment">/* ADC12 Clock Source Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a590c2a8cf2d0e49e1c545899fa48cfb9">  510</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12DIV0              (0x0020)       </span><span class="comment">/* ADC12 Clock Divider Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aef1dd56cfc41e6a75e51756da633279b">  511</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12DIV1              (0x0040)       </span><span class="comment">/* ADC12 Clock Divider Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#acae161911238b7c3de9f2c87f9d81c63">  512</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12DIV2              (0x0080)       </span><span class="comment">/* ADC12 Clock Divider Select Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#add1fa792e3af462b66cbeaa8b8795a00">  513</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12ISSH              (0x0100)       </span><span class="comment">/* ADC12 Invert Sample Hold Signal */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a15a8cf0e7ff93e202883e08792009c73">  514</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHP               (0x0200)       </span><span class="comment">/* ADC12 Sample/Hold Pulse Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a953a2570a4a4f7e3bbd384ea821b9eb5">  515</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHS0              (0x0400)       </span><span class="comment">/* ADC12 Sample/Hold Source Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1b830c57b3deec7c28231992494f7f90">  516</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHS1              (0x0800)       </span><span class="comment">/* ADC12 Sample/Hold Source Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4f489e1aea3975411dd06b4e96270086">  517</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHS2              (0x1000)       </span><span class="comment">/* ADC12 Sample/Hold Source Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7328e1020bf8e00ede6adb572fd6811e">  518</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12PDIV0             (0x2000)       </span><span class="comment">/* ADC12 Predivider Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a42db76f3e92bc0276a181c16b97abb26">  519</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12PDIV1             (0x4000)       </span><span class="comment">/* ADC12 Predivider Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment">/* ADC12CTL1 Control Bits */</span></div>
<div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad03a74f7d0e2c26dc24e651c70fa0dc5">  522</a></span>&#160;<span class="preprocessor">#define ADC12BUSY_L            (0x0001)       </span><span class="comment">/* ADC12 Busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a40491cea184ecb0cf2a024f0f36ce9c8">  523</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CONSEQ0_L         (0x0002)       </span><span class="comment">/* ADC12 Conversion Sequence Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8fdfaba10ac489f354ae98e9028cfdb3">  524</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CONSEQ1_L         (0x0004)       </span><span class="comment">/* ADC12 Conversion Sequence Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#adf3bca1ccb39fdcc0caa62b489629240">  525</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SSEL0_L           (0x0008)       </span><span class="comment">/* ADC12 Clock Source Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae72ae9c218480d8967ae9971552ea5d8">  526</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SSEL1_L           (0x0010)       </span><span class="comment">/* ADC12 Clock Source Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8667dee145cfdbb3c6194b10243c7ce2">  527</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12DIV0_L            (0x0020)       </span><span class="comment">/* ADC12 Clock Divider Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#acd4c1e7f891507d71c4164b7d2b1da4c">  528</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12DIV1_L            (0x0040)       </span><span class="comment">/* ADC12 Clock Divider Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af2199f5b6ac99a4208352e5e3da12a31">  529</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12DIV2_L            (0x0080)       </span><span class="comment">/* ADC12 Clock Divider Select Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment">/* ADC12CTL1 Control Bits */</span></div>
<div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab7ebee37552043e190dc7aca7d3d6f61">  532</a></span>&#160;<span class="preprocessor">#define ADC12ISSH_H            (0x0001)       </span><span class="comment">/* ADC12 Invert Sample Hold Signal */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4600ef8211355e02569af27cc7530679">  533</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHP_H             (0x0002)       </span><span class="comment">/* ADC12 Sample/Hold Pulse Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0de8aab4db4845b5d51d5116da2939e3">  534</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHS0_H            (0x0004)       </span><span class="comment">/* ADC12 Sample/Hold Source Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a93492bd10d24e252e392a20f714a689b">  535</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHS1_H            (0x0008)       </span><span class="comment">/* ADC12 Sample/Hold Source Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2336fb0af29ae4005b9e414ced9e45a2">  536</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHS2_H            (0x0010)       </span><span class="comment">/* ADC12 Sample/Hold Source Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af953adf5948c0a628396a06f1761f4ff">  537</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12PDIV0_H           (0x0020)       </span><span class="comment">/* ADC12 Predivider Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a59ebfd0524ba5231f9a54e80b17cb550">  538</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12PDIV1_H           (0x0040)       </span><span class="comment">/* ADC12 Predivider Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4fcfb573a52ecf1e196f6d46e040f2d3">  540</a></span>&#160;<span class="preprocessor">#define ADC12CONSEQ_0          (0*0x0002u)    </span><span class="comment">/* ADC12 Conversion Sequence Select: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2ab8250effa13fb1005bf20b26ba953d">  541</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CONSEQ_1          (1*0x0002u)    </span><span class="comment">/* ADC12 Conversion Sequence Select: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a73bd5978cfc652c2f3fadf86c0988d09">  542</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CONSEQ_2          (2*0x0002u)    </span><span class="comment">/* ADC12 Conversion Sequence Select: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3e50063edd30394f17edfbe111c24e0e">  543</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CONSEQ_3          (3*0x0002u)    </span><span class="comment">/* ADC12 Conversion Sequence Select: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3f9982631672657a083aff3e82b32492">  545</a></span>&#160;<span class="preprocessor">#define ADC12SSEL_0            (0*0x0008u)    </span><span class="comment">/* ADC12 Clock Source Select: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8c57e0e83e0a96533030692b6abeadba">  546</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SSEL_1            (1*0x0008u)    </span><span class="comment">/* ADC12 Clock Source Select: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a20cbce19a3587ddf32321d4bf4b3ccd2">  547</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SSEL_2            (2*0x0008u)    </span><span class="comment">/* ADC12 Clock Source Select: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a282ad49c607bc593b130e6baf42713e2">  548</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SSEL_3            (3*0x0008u)    </span><span class="comment">/* ADC12 Clock Source Select: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a42fec7ac31706cd848e51b06a313cfbd">  550</a></span>&#160;<span class="preprocessor">#define ADC12DIV_0             (0*0x0020u)    </span><span class="comment">/* ADC12 Clock Divider Select: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0e3cdde93affa5b151ececa89ecbcf55">  551</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12DIV_1             (1*0x0020u)    </span><span class="comment">/* ADC12 Clock Divider Select: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae61bed7b3ba4f78cc4656f14c296fd89">  552</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12DIV_2             (2*0x0020u)    </span><span class="comment">/* ADC12 Clock Divider Select: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa1ca417793bffca012d423fcee19e7b3">  553</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12DIV_3             (3*0x0020u)    </span><span class="comment">/* ADC12 Clock Divider Select: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#abb8741c7fcd859182216e0c607b6de08">  554</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12DIV_4             (4*0x0020u)    </span><span class="comment">/* ADC12 Clock Divider Select: 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a848b4b2438398e25e1a068a239a56b4a">  555</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12DIV_5             (5*0x0020u)    </span><span class="comment">/* ADC12 Clock Divider Select: 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a74db7ea8220551f9677dfa893ef80ccb">  556</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12DIV_6             (6*0x0020u)    </span><span class="comment">/* ADC12 Clock Divider Select: 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a13f56ea1e43b1fbf26051f33c9963e40">  557</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12DIV_7             (7*0x0020u)    </span><span class="comment">/* ADC12 Clock Divider Select: 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af1fc0b5c419ddc004096d5aac81deb36">  559</a></span>&#160;<span class="preprocessor">#define ADC12SHS_0             (0*0x0400u)    </span><span class="comment">/* ADC12 Sample/Hold Source: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#acbd90fb88c5f5703545191a38988d65d">  560</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHS_1             (1*0x0400u)    </span><span class="comment">/* ADC12 Sample/Hold Source: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4d04ccf2e5c35689d0e93da95518fbb6">  561</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHS_2             (2*0x0400u)    </span><span class="comment">/* ADC12 Sample/Hold Source: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac3518a5ad46ddac878608ee0a8052045">  562</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHS_3             (3*0x0400u)    </span><span class="comment">/* ADC12 Sample/Hold Source: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3348f05530e37397465d9f721a2b2f46">  563</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHS_4             (4*0x0400u)    </span><span class="comment">/* ADC12 Sample/Hold Source: 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7d43688f15be9d1f584b02a7566df026">  564</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHS_5             (5*0x0400u)    </span><span class="comment">/* ADC12 Sample/Hold Source: 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a71de6b8128b477e1f4c0414e75fa5cdd">  565</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHS_6             (6*0x0400u)    </span><span class="comment">/* ADC12 Sample/Hold Source: 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae05f62d572f2d0e594320fec53c0775a">  566</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHS_7             (7*0x0400u)    </span><span class="comment">/* ADC12 Sample/Hold Source: 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aad2d31ca39836c9aefd4736ea23d84c1">  568</a></span>&#160;<span class="preprocessor">#define ADC12PDIV_0            (0*0x2000u)    </span><span class="comment">/* ADC12 Clock predivider Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a81f95bfef1a8f0bbd208a9bfb42c26a5">  569</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12PDIV_1            (1*0x2000u)    </span><span class="comment">/* ADC12 Clock predivider Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a95531be5a5ca4bca7724ae4efa7d5623">  570</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12PDIV_2            (2*0x2000u)    </span><span class="comment">/* ADC12 Clock predivider Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac228b4f2069f6fc4b6a987d6a14b1845">  571</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12PDIV_3            (3*0x2000u)    </span><span class="comment">/* ADC12 Clock predivider Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a083335fdf5b305c4144b15f567648868">  572</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12PDIV__1           (0*0x2000u)    </span><span class="comment">/* ADC12 Clock predivider Select: /1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a40fe8f7bb49b6deeb3d2d9eccd859b9b">  573</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12PDIV__4           (1*0x2000u)    </span><span class="comment">/* ADC12 Clock predivider Select: /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8380521bad4c7378ced7bb9451631b43">  574</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12PDIV__32          (2*0x2000u)    </span><span class="comment">/* ADC12 Clock predivider Select: /32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa0301b0b31ccc58f76a42186aeca4788">  575</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12PDIV__64          (3*0x2000u)    </span><span class="comment">/* ADC12 Clock predivider Select: /64 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment">/* ADC12CTL2 Control Bits */</span></div>
<div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ade0f1d3476aaa30b6848641fc70579b0">  578</a></span>&#160;<span class="preprocessor">#define ADC12PWRMD             (0x0001)       </span><span class="comment">/* ADC12 Power Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae7e028808c7c2c058d0dc22e58ad4931">  579</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12DF                (0x0008)       </span><span class="comment">/* ADC12 Data Format */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a111dbaee0c18399668a7020e35371122">  580</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12RES0              (0x0010)       </span><span class="comment">/* ADC12 Resolution Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a91ed814223208dda965ad3736e80a54d">  581</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12RES1              (0x0020)       </span><span class="comment">/* ADC12 Resolution Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment">/* ADC12CTL2 Control Bits */</span></div>
<div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3c813a7aeeac0defe0067ab384565e87">  584</a></span>&#160;<span class="preprocessor">#define ADC12PWRMD_L           (0x0001)       </span><span class="comment">/* ADC12 Power Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a856df883eef1fadeca9f1591a960cfe4">  585</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12DF_L              (0x0008)       </span><span class="comment">/* ADC12 Data Format */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a05a7c21f504457f7efb3cb31f8e9bcc8">  586</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12RES0_L            (0x0010)       </span><span class="comment">/* ADC12 Resolution Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad2149dff2cef95dd052911ef38e6b3cd">  587</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12RES1_L            (0x0020)       </span><span class="comment">/* ADC12 Resolution Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab0137665389b6f4ce2dbe76a59ca7b7d">  589</a></span>&#160;<span class="preprocessor">#define ADC12RES_0             (0x0000)       </span><span class="comment">/* ADC12+ Resolution : 8 Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afb82661af75e674ac3998d4cf55a8183">  590</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12RES_1             (0x0010)       </span><span class="comment">/* ADC12+ Resolution : 10 Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a257fb5c1133d59529309dee083fbe57d">  591</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12RES_2             (0x0020)       </span><span class="comment">/* ADC12+ Resolution : 12 Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa08e32146188bb209401fd3ad06d7eb9">  592</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12RES_3             (0x0030)       </span><span class="comment">/* ADC12+ Resolution : reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a43dbf670f10c1d76148dc13e3122d3d4">  594</a></span>&#160;<span class="preprocessor">#define ADC12RES__8BIT         (0x0000)       </span><span class="comment">/* ADC12+ Resolution : 8 Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2334c68e3b2d0d0e6ae28cbb0d6a5378">  595</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12RES__10BIT        (0x0010)       </span><span class="comment">/* ADC12+ Resolution : 10 Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a249e921b66e862774a70bea0f35c3b4e">  596</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12RES__12BIT        (0x0020)       </span><span class="comment">/* ADC12+ Resolution : 12 Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="comment">/* ADC12CTL3 Control Bits */</span></div>
<div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8a72d23849be9742ae6a534310b77f53">  599</a></span>&#160;<span class="preprocessor">#define ADC12CSTARTADD0        (0x0001)       </span><span class="comment">/* ADC12 Conversion Start Address Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7a148e26eaab83d046c3e36d918eabe1">  600</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD1        (0x0002)       </span><span class="comment">/* ADC12 Conversion Start Address Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a341fa35b1783e6f805ba6c4eec1d9921">  601</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD2        (0x0004)       </span><span class="comment">/* ADC12 Conversion Start Address Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac497e782c27c2d40a12cc42236423b76">  602</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD3        (0x0008)       </span><span class="comment">/* ADC12 Conversion Start Address Bit: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af1818d5a067267b34ca3ba988fc7c78e">  603</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD4        (0x0010)       </span><span class="comment">/* ADC12 Conversion Start Address Bit: 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae6c4db74f219b381259c872bcfc50365">  604</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12BATMAP            (0x0040)       </span><span class="comment">/* ADC12 Internal AVCC/2 select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6735d3eac5e172f44da40bb1d28f1d3f">  605</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12TCMAP             (0x0080)       </span><span class="comment">/* ADC12 Internal TempSensor select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7b555f3d1eed3f004d0388b2a8fe2998">  606</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12ICH0MAP           (0x0100)       </span><span class="comment">/* ADC12 Internal Channel 0 select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a671643c10427ce1d6bbe6361aa49a7be">  607</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12ICH1MAP           (0x0200)       </span><span class="comment">/* ADC12 Internal Channel 1 select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afa43ef65edbd3cef4a2da5664bd219ad">  608</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12ICH2MAP           (0x0400)       </span><span class="comment">/* ADC12 Internal Channel 2 select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aafe0a79fd09eb4210b27aa213ff8f37b">  609</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12ICH3MAP           (0x0800)       </span><span class="comment">/* ADC12 Internal Channel 3 select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="comment">/* ADC12CTL3 Control Bits */</span></div>
<div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a017e32cbf8cc88c735c53f47c7685b00">  612</a></span>&#160;<span class="preprocessor">#define ADC12CSTARTADD0_L      (0x0001)       </span><span class="comment">/* ADC12 Conversion Start Address Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af9d450816ed1e9f13a5f5e43c684a8d5">  613</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD1_L      (0x0002)       </span><span class="comment">/* ADC12 Conversion Start Address Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3fda6ba1b2445fc3e6a4d3edb44cc0ec">  614</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD2_L      (0x0004)       </span><span class="comment">/* ADC12 Conversion Start Address Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac0933df4bff0e2a206468a82f7729745">  615</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD3_L      (0x0008)       </span><span class="comment">/* ADC12 Conversion Start Address Bit: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0a38c5c16bf409b625e64c430ec20d2e">  616</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD4_L      (0x0010)       </span><span class="comment">/* ADC12 Conversion Start Address Bit: 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a14af76e81eb928e94468a334020c08fc">  617</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12BATMAP_L          (0x0040)       </span><span class="comment">/* ADC12 Internal AVCC/2 select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a634e2ca2a1a381c4a88cf4e7eb8189c9">  618</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12TCMAP_L           (0x0080)       </span><span class="comment">/* ADC12 Internal TempSensor select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment">/* ADC12CTL3 Control Bits */</span></div>
<div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9a924e13d9dbf95c5b0a35e568e0627a">  621</a></span>&#160;<span class="preprocessor">#define ADC12ICH0MAP_H         (0x0001)       </span><span class="comment">/* ADC12 Internal Channel 0 select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af857652a298a5f7a488f30e519e5f0f3">  622</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12ICH1MAP_H         (0x0002)       </span><span class="comment">/* ADC12 Internal Channel 1 select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1a93f6d75efb8848b5ed88e1bf7780af">  623</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12ICH2MAP_H         (0x0004)       </span><span class="comment">/* ADC12 Internal Channel 2 select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7bde28d3abf7c1982fb18f6e1df61450">  624</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12ICH3MAP_H         (0x0008)       </span><span class="comment">/* ADC12 Internal Channel 3 select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a58fee089ebe96903733e19097b787ec0">  626</a></span>&#160;<span class="preprocessor">#define ADC12CSTARTADD_0       (              0*0x0001u) </span><span class="comment">/* ADC12 Conversion Start Address: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a25225001aafdae77d778ea89b7940615">  627</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD_1       (              1*0x0001u) </span><span class="comment">/* ADC12 Conversion Start Address: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0fb1c1d0b286ebdc7cbf979ecf28de0b">  628</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD_2       (              2*0x0001u) </span><span class="comment">/* ADC12 Conversion Start Address: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6e175b27652b8270278ecbca0a5e367c">  629</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD_3       (              3*0x0001u) </span><span class="comment">/* ADC12 Conversion Start Address: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a196f862b518bb7feaa3e4bd0a7a6e8f0">  630</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD_4       (              4*0x0001u) </span><span class="comment">/* ADC12 Conversion Start Address: 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac5080d93f7ef5e6a84e80727bb976b6c">  631</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD_5       (              5*0x0001u) </span><span class="comment">/* ADC12 Conversion Start Address: 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a82a577242b60d4e254876b8c0afaa99d">  632</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD_6       (              6*0x0001u) </span><span class="comment">/* ADC12 Conversion Start Address: 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac1fef0a41c317c43c2464901167d32df">  633</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD_7       (              7*0x0001u) </span><span class="comment">/* ADC12 Conversion Start Address: 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a16b46e1eb4c8646dfd50e9a9e0af6e54">  634</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD_8       (              8*0x0001u) </span><span class="comment">/* ADC12 Conversion Start Address: 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a21711201a02160d7139e81285be3f316">  635</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD_9       (              9*0x0001u) </span><span class="comment">/* ADC12 Conversion Start Address: 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a42f645a92e0e90574489d6ef63e3db20">  636</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD_10      (10*0x0001u)   </span><span class="comment">/* ADC12 Conversion Start Address: 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a34ff5032c96a0e39c4060343ce65cef4">  637</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD_11      (11*0x0001u)   </span><span class="comment">/* ADC12 Conversion Start Address: 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4ac13d984d9672c3a284996d850a8d74">  638</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD_12      (12*0x0001u)   </span><span class="comment">/* ADC12 Conversion Start Address: 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a01b87c2907d81ba7f96ce0226a44af71">  639</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD_13      (13*0x0001u)   </span><span class="comment">/* ADC12 Conversion Start Address: 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1f9e038f047ff9fa86c57ddb39588cfe">  640</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD_14      (14*0x0001u)   </span><span class="comment">/* ADC12 Conversion Start Address: 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab6dd4bbc6853cb4bf36c0bcb3e8d8d08">  641</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD_15      (15*0x0001u)   </span><span class="comment">/* ADC12 Conversion Start Address: 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1c6dc2f9350cc48e3a357e5baa184f87">  642</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD_16      (16*0x0001u)   </span><span class="comment">/* ADC12 Conversion Start Address: 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#abc1caaaedc7a9bf28eb50862b0b81d84">  643</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD_17      (17*0x0001u)   </span><span class="comment">/* ADC12 Conversion Start Address: 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3ea7d648499dc2826d01d76b70903f7b">  644</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD_18      (18*0x0001u)   </span><span class="comment">/* ADC12 Conversion Start Address: 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0a865567b96343f67c77338e85985de2">  645</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD_19      (19*0x0001u)   </span><span class="comment">/* ADC12 Conversion Start Address: 19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a196dd9f75cd7b113e94049b38bb94028">  646</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD_20      (20*0x0001u)   </span><span class="comment">/* ADC12 Conversion Start Address: 20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a807f6cbc3563abc4f18c59ccc1d0ad73">  647</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD_21      (21*0x0001u)   </span><span class="comment">/* ADC12 Conversion Start Address: 21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a59189d1eafb6da0bcca8c1cb9417652a">  648</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD_22      (22*0x0001u)   </span><span class="comment">/* ADC12 Conversion Start Address: 22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7e0bec0c52e3c4977faa7f9c1e1737c7">  649</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD_23      (23*0x0001u)   </span><span class="comment">/* ADC12 Conversion Start Address: 23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a748395e4c8678f1de1e1a3c036758771">  650</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD_24      (24*0x0001u)   </span><span class="comment">/* ADC12 Conversion Start Address: 24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad282f6a2bc088307fa0411e52c822de0">  651</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD_25      (25*0x0001u)   </span><span class="comment">/* ADC12 Conversion Start Address: 25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a78aaa5ae8ceb8fab63a92500618684a2">  652</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD_26      (26*0x0001u)   </span><span class="comment">/* ADC12 Conversion Start Address: 26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a13eac20318315fa2769ddeeea59c5fe4">  653</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD_27      (27*0x0001u)   </span><span class="comment">/* ADC12 Conversion Start Address: 27 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab631880be0ba7b8f1c2f27317b717f09">  654</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD_28      (28*0x0001u)   </span><span class="comment">/* ADC12 Conversion Start Address: 28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3d73d577d7e64ba9034556f3044aff1e">  655</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD_29      (29*0x0001u)   </span><span class="comment">/* ADC12 Conversion Start Address: 29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad20025b78edba3f1ab4df354b518480a">  656</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD_30      (30*0x0001u)   </span><span class="comment">/* ADC12 Conversion Start Address: 30 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aed625894c6119d35859b4125bc2d18f7">  657</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD_31      (31*0x0001u)   </span><span class="comment">/* ADC12 Conversion Start Address: 31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="comment">/* ADC12MCTLx Control Bits */</span></div>
<div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1ab1aca530fcaba6ee53e52c2a31c23f">  660</a></span>&#160;<span class="preprocessor">#define ADC12INCH0             (0x0001)       </span><span class="comment">/* ADC12 Input Channel Select Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab6466889bf618c7fcd81d5a8c4322a94">  661</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12INCH1             (0x0002)       </span><span class="comment">/* ADC12 Input Channel Select Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af278604414a015eed6095f47ebcc315f">  662</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12INCH2             (0x0004)       </span><span class="comment">/* ADC12 Input Channel Select Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#adb1e5d7d607718c9dceff4738a4ea391">  663</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12INCH3             (0x0008)       </span><span class="comment">/* ADC12 Input Channel Select Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad3bed6d26f1f31d46b1832dac8cb988d">  664</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12INCH4             (0x0010)       </span><span class="comment">/* ADC12 Input Channel Select Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab3823024d9ad94d226f70d3838dffbd4">  665</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12EOS               (0x0080)       </span><span class="comment">/* ADC12 End of Sequence */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9c13a24d18b8296fe2a5c924edaba749">  666</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12VRSEL0            (0x0100)       </span><span class="comment">/* ADC12 VR Select Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aebc9ff6ec2c8c1033b9362eeecb0eedc">  667</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12VRSEL1            (0x0200)       </span><span class="comment">/* ADC12 VR Select Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9a3bfe10eb60301136c78db96b191a5d">  668</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12VRSEL2            (0x0400)       </span><span class="comment">/* ADC12 VR Select Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a387bbd39a00d5b6f9f1a8e5819bbdc71">  669</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12VRSEL3            (0x0800)       </span><span class="comment">/* ADC12 VR Select Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab9c65edee4fef30fc4bbcadb3ca432d5">  670</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12DIF               (0x2000)       </span><span class="comment">/* ADC12 Differential mode (only for even Registers) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa3d502d6d22235943f258df15e18a447">  671</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12WINC              (0x4000)       </span><span class="comment">/* ADC12 Comparator window enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="comment">/* ADC12MCTLx Control Bits */</span></div>
<div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a432ecfabc347d1a7c8fcb058f05290a2">  674</a></span>&#160;<span class="preprocessor">#define ADC12INCH0_L           (0x0001)       </span><span class="comment">/* ADC12 Input Channel Select Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4dc9403a445dccbda153b2e9cca3373e">  675</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12INCH1_L           (0x0002)       </span><span class="comment">/* ADC12 Input Channel Select Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa00bd6bbd9ab6c45545f64782b317faa">  676</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12INCH2_L           (0x0004)       </span><span class="comment">/* ADC12 Input Channel Select Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a52617bad58af0b9fa22740da3d0c6018">  677</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12INCH3_L           (0x0008)       </span><span class="comment">/* ADC12 Input Channel Select Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a979b3da0de64f48fa78936b59430c53b">  678</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12INCH4_L           (0x0010)       </span><span class="comment">/* ADC12 Input Channel Select Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a304cca30eb7727da12918b48041a8d38">  679</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12EOS_L             (0x0080)       </span><span class="comment">/* ADC12 End of Sequence */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="comment">/* ADC12MCTLx Control Bits */</span></div>
<div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6a362b9ba8775bfb77051ff26da556d6">  682</a></span>&#160;<span class="preprocessor">#define ADC12VRSEL0_H          (0x0001)       </span><span class="comment">/* ADC12 VR Select Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad09b6b492baddd116df4233830bce11f">  683</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12VRSEL1_H          (0x0002)       </span><span class="comment">/* ADC12 VR Select Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a875102bc052ccff65e7b4ad2051e8226">  684</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12VRSEL2_H          (0x0004)       </span><span class="comment">/* ADC12 VR Select Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af3714fb1d27da2d7ae810a7f4ff038ff">  685</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12VRSEL3_H          (0x0008)       </span><span class="comment">/* ADC12 VR Select Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a518e39bd2bf5490ad54eb47b8b4016dd">  686</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12DIF_H             (0x0020)       </span><span class="comment">/* ADC12 Differential mode (only for even Registers) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2d32b89e0189cb798a40de66cd93ef89">  687</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12WINC_H            (0x0040)       </span><span class="comment">/* ADC12 Comparator window enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae2a31c60b62831a9485a6bee5433f950">  689</a></span>&#160;<span class="preprocessor">#define ADC12INCH_0            (0x0000)       </span><span class="comment">/* ADC12 Input Channel 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ade7ea11cd5b7da4b558f88417ace0baa">  690</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12INCH_1            (0x0001)       </span><span class="comment">/* ADC12 Input Channel 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a08dbeba2873e1cd8046d2618114cf7da">  691</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12INCH_2            (0x0002)       </span><span class="comment">/* ADC12 Input Channel 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a76ffb68f76325000f30a385c4402f4d2">  692</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12INCH_3            (0x0003)       </span><span class="comment">/* ADC12 Input Channel 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9262d7ea618d587db408bfe83444b75b">  693</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12INCH_4            (0x0004)       </span><span class="comment">/* ADC12 Input Channel 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9297c0b7d36558df3ad130aac8dd2e38">  694</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12INCH_5            (0x0005)       </span><span class="comment">/* ADC12 Input Channel 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae0b2006aaa79ca71bf6e3b677633ab4b">  695</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12INCH_6            (0x0006)       </span><span class="comment">/* ADC12 Input Channel 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a73ee9db4d85d0a609a7be0e1c186adde">  696</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12INCH_7            (0x0007)       </span><span class="comment">/* ADC12 Input Channel 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa6fb2f1ff529f6e34cebbfa29afe9f8b">  697</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12INCH_8            (0x0008)       </span><span class="comment">/* ADC12 Input Channel 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a930703368ba42e35da7750c1a7c9e587">  698</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12INCH_9            (0x0009)       </span><span class="comment">/* ADC12 Input Channel 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5e51e0ba7a5018e0ec03750074d211de">  699</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12INCH_10           (0x000A)       </span><span class="comment">/* ADC12 Input Channel 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad5759318d014bb41850c62833a0b96f1">  700</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12INCH_11           (0x000B)       </span><span class="comment">/* ADC12 Input Channel 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7e34ac24a0e321dc98ec141296ff3588">  701</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12INCH_12           (0x000C)       </span><span class="comment">/* ADC12 Input Channel 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a66d2e094f1be21b88dbf45e58a7ec804">  702</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12INCH_13           (0x000D)       </span><span class="comment">/* ADC12 Input Channel 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af765ab23d089b90dd9dbe221d3d00c0d">  703</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12INCH_14           (0x000E)       </span><span class="comment">/* ADC12 Input Channel 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#adacd429adcb1d7e9fcec8da1031880c3">  704</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12INCH_15           (0x000F)       </span><span class="comment">/* ADC12 Input Channel 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a35262c3bca32bb25cb30adbac08236d0">  705</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12INCH_16           (0x0010)       </span><span class="comment">/* ADC12 Input Channel 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7907f2c5e4361dc93e2565b74a6e332f">  706</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12INCH_17           (0x0011)       </span><span class="comment">/* ADC12 Input Channel 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a61aaae6bde4d26bcf03451b295371c6c">  707</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12INCH_18           (0x0012)       </span><span class="comment">/* ADC12 Input Channel 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8fe3e1bfa938ef7cf79b98c42d65a5c5">  708</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12INCH_19           (0x0013)       </span><span class="comment">/* ADC12 Input Channel 19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7d55ead819e64d8e48507f7d2f2a535a">  709</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12INCH_20           (0x0014)       </span><span class="comment">/* ADC12 Input Channel 20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aac4b3302145b21a6c88ef8f9806f6234">  710</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12INCH_21           (0x0015)       </span><span class="comment">/* ADC12 Input Channel 21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa5bd7c872ab828efdd89a149cd2ab0ef">  711</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12INCH_22           (0x0016)       </span><span class="comment">/* ADC12 Input Channel 22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5b9931968b474f2b010fd073e53a6418">  712</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12INCH_23           (0x0017)       </span><span class="comment">/* ADC12 Input Channel 23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab3a6d5ae44a2c908f0d4d1b8ced23f1f">  713</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12INCH_24           (0x0018)       </span><span class="comment">/* ADC12 Input Channel 24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0d046541406c39f06fb8a681dc4c075e">  714</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12INCH_25           (0x0019)       </span><span class="comment">/* ADC12 Input Channel 25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4785e92c49e8d76c9d629342c327b10d">  715</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12INCH_26           (0x001A)       </span><span class="comment">/* ADC12 Input Channel 26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a126a8a1d64663272f71f71631a2a4a55">  716</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12INCH_27           (0x001B)       </span><span class="comment">/* ADC12 Input Channel 27 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a413ac5e50258c71609e4869a34710a3e">  717</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12INCH_28           (0x001C)       </span><span class="comment">/* ADC12 Input Channel 28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6938edfcc5e50b4fd470825a08127e84">  718</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12INCH_29           (0x001D)       </span><span class="comment">/* ADC12 Input Channel 29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afc5a70b2661747c1d1d9476bdccf4cc4">  719</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12INCH_30           (0x001E)       </span><span class="comment">/* ADC12 Input Channel 30 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0d0d60b2947ec902eb635d7c17dd0ca1">  720</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12INCH_31           (0x001F)       </span><span class="comment">/* ADC12 Input Channel 31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af4c949feecbe03141f24e1b27a51ce3c">  722</a></span>&#160;<span class="preprocessor">#define ADC12VRSEL_0           (0*0x100u)     </span><span class="comment">/* ADC12 Select Reference 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8c1239e8cb0bd7d4627587745fb9fc92">  723</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12VRSEL_1           (1*0x100u)     </span><span class="comment">/* ADC12 Select Reference 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8eba6d6fec95e8e0ccf50924ad1fc155">  724</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12VRSEL_2           (2*0x100u)     </span><span class="comment">/* ADC12 Select Reference 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a71f4e6a2fd0eb83b1614dba551fc36af">  725</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12VRSEL_3           (3*0x100u)     </span><span class="comment">/* ADC12 Select Reference 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#acb6af8fb3c27a3a149d445ed2134f35e">  726</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12VRSEL_4           (4*0x100u)     </span><span class="comment">/* ADC12 Select Reference 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa9f04cab4d798a8860269cdb1abb6535">  727</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12VRSEL_5           (5*0x100u)     </span><span class="comment">/* ADC12 Select Reference 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aabe1167336ead4bf117c039e78b71281">  728</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12VRSEL_6           (6*0x100u)     </span><span class="comment">/* ADC12 Select Reference 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a540b0d6cf40569d59b0adaa11b92796f">  729</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12VRSEL_7           (7*0x100u)     </span><span class="comment">/* ADC12 Select Reference 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aff229e3fcfabe59f787ab16828b7f54f">  730</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12VRSEL_8           (8*0x100u)     </span><span class="comment">/* ADC12 Select Reference 8  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a816a1a96fffd9c51bb847f6c94b5555f">  731</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12VRSEL_9           (9*0x100u)     </span><span class="comment">/* ADC12 Select Reference 9  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1df490249d08d45841c54a04944ec88e">  732</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12VRSEL_10          (10*0x100u)    </span><span class="comment">/* ADC12 Select Reference 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a748dbf34c5b5eea003164d732226f374">  733</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12VRSEL_11          (11*0x100u)    </span><span class="comment">/* ADC12 Select Reference 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8dd8e0c8998a6407bb9148b0085d4e24">  734</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12VRSEL_12          (12*0x100u)    </span><span class="comment">/* ADC12 Select Reference 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8ec278eb80a829892c4f4b06f8ad9063">  735</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12VRSEL_13          (13*0x100u)    </span><span class="comment">/* ADC12 Select Reference 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#abb35a5837dd7fdb688fe59f3ceb42e17">  736</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12VRSEL_14          (14*0x100u)    </span><span class="comment">/* ADC12 Select Reference 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a08fb3a8114926ff1b00f469653919fbe">  737</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12VRSEL_15          (15*0x100u)    </span><span class="comment">/* ADC12 Select Reference 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="comment">/* ADC12HI Control Bits */</span></div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;</div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="comment">/* ADC12LO Control Bits */</span></div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;</div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="comment">/* ADC12IER0 Control Bits */</span></div>
<div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6fbd9ee52b0b6c674ec42090eb96f70d">  744</a></span>&#160;<span class="preprocessor">#define ADC12IE0               (0x0001)       </span><span class="comment">/* ADC12 Memory 0 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3a708e4211db06dc45d549f229c9c453">  745</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE1               (0x0002)       </span><span class="comment">/* ADC12 Memory 1 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#acc9a1bf72ad049af5986c56ab80edef5">  746</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE2               (0x0004)       </span><span class="comment">/* ADC12 Memory 2 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7db947f78a796062005c3f0e163ac2f3">  747</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE3               (0x0008)       </span><span class="comment">/* ADC12 Memory 3 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7234d20a5caffa5844e65e921ad88082">  748</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE4               (0x0010)       </span><span class="comment">/* ADC12 Memory 4 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#accdd5453cb692a6b9669ef4eb82a42e6">  749</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE5               (0x0020)       </span><span class="comment">/* ADC12 Memory 5 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a823b25f161b56b757ef065e1ca02a141">  750</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE6               (0x0040)       </span><span class="comment">/* ADC12 Memory 6 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad62386ce019d8248e39233561ebcaf75">  751</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE7               (0x0080)       </span><span class="comment">/* ADC12 Memory 7 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#adaa7d37a3625066e1169bb7ab8194517">  752</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE8               (0x0100)       </span><span class="comment">/* ADC12 Memory 8 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a99c765cad9e05606911beb7d3b413ce2">  753</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE9               (0x0200)       </span><span class="comment">/* ADC12 Memory 9 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a61fb1a0fb1b4e0edb703e6360973ca8e">  754</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE10              (0x0400)       </span><span class="comment">/* ADC12 Memory 10 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1601e737b8caa13a6b1dd1c9807df333">  755</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE11              (0x0800)       </span><span class="comment">/* ADC12 Memory 11 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa3d9ef22707e2dbfb2a907567799ae87">  756</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE12              (0x1000)       </span><span class="comment">/* ADC12 Memory 12 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa16867b62b6c035516874a37231217ad">  757</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE13              (0x2000)       </span><span class="comment">/* ADC12 Memory 13 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7ba9430b30e3f52ce033930172a73945">  758</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE14              (0x4000)       </span><span class="comment">/* ADC12 Memory 14 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae7d90f2cca62bd2b7408fadd2b7f0e4d">  759</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE15              (0x8000)       </span><span class="comment">/* ADC12 Memory 15 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="comment">/* ADC12IER0 Control Bits */</span></div>
<div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a253161d7577cd99cc0b4d8e4b3a45a75">  762</a></span>&#160;<span class="preprocessor">#define ADC12IE0_L             (0x0001)       </span><span class="comment">/* ADC12 Memory 0 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a143256468c7db1c5e37679245c244b3a">  763</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE1_L             (0x0002)       </span><span class="comment">/* ADC12 Memory 1 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7c1f9013ea1df4988067d059198e034b">  764</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE2_L             (0x0004)       </span><span class="comment">/* ADC12 Memory 2 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac9518cb5da2e2ddb350f3ffe6173f3ed">  765</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE3_L             (0x0008)       </span><span class="comment">/* ADC12 Memory 3 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a139bc97cde5be251f5a942ebf6d312ff">  766</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE4_L             (0x0010)       </span><span class="comment">/* ADC12 Memory 4 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a92b1728fe47aede4f51ef2f15d2e03bc">  767</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE5_L             (0x0020)       </span><span class="comment">/* ADC12 Memory 5 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1a97778434ea4413b716ff7c61d26836">  768</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE6_L             (0x0040)       </span><span class="comment">/* ADC12 Memory 6 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7854b18285054baa3cd4c19f8c8e5aaa">  769</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE7_L             (0x0080)       </span><span class="comment">/* ADC12 Memory 7 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="comment">/* ADC12IER0 Control Bits */</span></div>
<div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a112444de784e9af9a7a90628c83da5c3">  772</a></span>&#160;<span class="preprocessor">#define ADC12IE8_H             (0x0001)       </span><span class="comment">/* ADC12 Memory 8 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab0cdc66cf02f287b79749484b568974f">  773</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE9_H             (0x0002)       </span><span class="comment">/* ADC12 Memory 9 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad8ec3d3e3e9e11ecad8871907c8568d1">  774</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE10_H            (0x0004)       </span><span class="comment">/* ADC12 Memory 10 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a13363e24f285206d580d02e7f4a58869">  775</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE11_H            (0x0008)       </span><span class="comment">/* ADC12 Memory 11 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a73a1994e151dafd351f843fc00ccb636">  776</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE12_H            (0x0010)       </span><span class="comment">/* ADC12 Memory 12 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afdbc7a4980b66e346e3725f27ab48f9f">  777</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE13_H            (0x0020)       </span><span class="comment">/* ADC12 Memory 13 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3d99ee505e7b9bccb0eb2cd54645b508">  778</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE14_H            (0x0040)       </span><span class="comment">/* ADC12 Memory 14 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7efbf2b61c1a979ec697f288710358a2">  779</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE15_H            (0x0080)       </span><span class="comment">/* ADC12 Memory 15 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="comment">/* ADC12IER1 Control Bits */</span></div>
<div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0e52a0fe313b6a498d4a01a6b5966084">  782</a></span>&#160;<span class="preprocessor">#define ADC12IE16              (0x0001)       </span><span class="comment">/* ADC12 Memory 16 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac1901e8853270936121f5e998e666fac">  783</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE17              (0x0002)       </span><span class="comment">/* ADC12 Memory 17 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af2f64557d41f03b05f04153085bbfd24">  784</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE18              (0x0004)       </span><span class="comment">/* ADC12 Memory 18 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#add8d48d815b67708a0ff0ae392692b45">  785</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE19              (0x0008)       </span><span class="comment">/* ADC12 Memory 19 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a17a483d8969cfc1c4a687c7ffba84215">  786</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE20              (0x0010)       </span><span class="comment">/* ADC12 Memory 20 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac8b77e1d89bcf46da1b5968852d22ac6">  787</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE21              (0x0020)       </span><span class="comment">/* ADC12 Memory 21 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#acfc4f5d0f918b28c835e143032834e4e">  788</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE22              (0x0040)       </span><span class="comment">/* ADC12 Memory 22 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af16bfabcd721ad720e7999e29048ea9a">  789</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE23              (0x0080)       </span><span class="comment">/* ADC12 Memory 23 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aded6f921c79e0fdf504fb1a0adb8ecbf">  790</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE24              (0x0100)       </span><span class="comment">/* ADC12 Memory 24 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae76962f3c2af4f962d91dbe72ffa0efa">  791</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE25              (0x0200)       </span><span class="comment">/* ADC12 Memory 25 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa9972bd85f1f40a1ad0239d7d9df25c5">  792</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE26              (0x0400)       </span><span class="comment">/* ADC12 Memory 26 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5808098f82543be189c79c1e97c73fc5">  793</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE27              (0x0800)       </span><span class="comment">/* ADC12 Memory 27 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a51141026e528b6826f06edcc02659040">  794</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE28              (0x1000)       </span><span class="comment">/* ADC12 Memory 28 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae294914132c745c135899c5580dcf498">  795</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE29              (0x2000)       </span><span class="comment">/* ADC12 Memory 29 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac8a31e70e832d561cf2774d64b57ab0f">  796</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE30              (0x4000)       </span><span class="comment">/* ADC12 Memory 30 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a074fdf9cb528cac3a6521e6fea0dc20d">  797</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE31              (0x8000)       </span><span class="comment">/* ADC12 Memory 31 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="comment">/* ADC12IER1 Control Bits */</span></div>
<div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a616986f6ed8c11e479cef02dd31f61ee">  800</a></span>&#160;<span class="preprocessor">#define ADC12IE16_L            (0x0001)       </span><span class="comment">/* ADC12 Memory 16 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2a6a88f99873a8511c26b81effe5e822">  801</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE17_L            (0x0002)       </span><span class="comment">/* ADC12 Memory 17 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa14924a5838d9e24e059f4c14b6e1266">  802</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE18_L            (0x0004)       </span><span class="comment">/* ADC12 Memory 18 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac9ef78bb8eddc4906278fe8d21156f71">  803</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE19_L            (0x0008)       </span><span class="comment">/* ADC12 Memory 19 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac7be2e8c2564e06ec52ea6180671f9d1">  804</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE20_L            (0x0010)       </span><span class="comment">/* ADC12 Memory 20 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a70f18f3620a5bf5ba1b9d9dfc1f7aa6c">  805</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE21_L            (0x0020)       </span><span class="comment">/* ADC12 Memory 21 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a611c47685e8bb87f4a69b79517b6640d">  806</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE22_L            (0x0040)       </span><span class="comment">/* ADC12 Memory 22 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae4f867c06d04cb65c3bffd4caf9552bf">  807</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE23_L            (0x0080)       </span><span class="comment">/* ADC12 Memory 23 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="comment">/* ADC12IER1 Control Bits */</span></div>
<div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a04f406ebeb19f3cbd8ea896f6ac64e28">  810</a></span>&#160;<span class="preprocessor">#define ADC12IE24_H            (0x0001)       </span><span class="comment">/* ADC12 Memory 24 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3fd1642b2fdb5b6aca0946bdb96e3d89">  811</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE25_H            (0x0002)       </span><span class="comment">/* ADC12 Memory 25 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5e9d7cf7505e88ed173fef0779f32c62">  812</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE26_H            (0x0004)       </span><span class="comment">/* ADC12 Memory 26 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aba7bbcbb99ab2878fb84f5d5d8b9f16f">  813</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE27_H            (0x0008)       </span><span class="comment">/* ADC12 Memory 27 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1e78bf6ccaf9990d1b67be2cc1266b4d">  814</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE28_H            (0x0010)       </span><span class="comment">/* ADC12 Memory 28 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aeba6bbf6a0bbc96788a4d5f011726a00">  815</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE29_H            (0x0020)       </span><span class="comment">/* ADC12 Memory 29 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a089876e605e5cbb709dacebe699bfc50">  816</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE30_H            (0x0040)       </span><span class="comment">/* ADC12 Memory 30 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#abb1e407664000ee80106638039b2289d">  817</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE31_H            (0x0080)       </span><span class="comment">/* ADC12 Memory 31 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="comment">/* ADC12IER2 Control Bits */</span></div>
<div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a02bb35c4ce0c11cb9946694aa06a8b53">  820</a></span>&#160;<span class="preprocessor">#define ADC12INIE              (0x0002)       </span><span class="comment">/* ADC12 Interrupt enable for the inside of window of the Window comparator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af59d75dbd25e363fc824b53b7867584c">  821</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12LOIE              (0x0004)       </span><span class="comment">/* ADC12 Interrupt enable for lower threshold of the Window comparator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9bdb8efa2e46df7276533926bcf2e719">  822</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12HIIE              (0x0008)       </span><span class="comment">/* ADC12 Interrupt enable for upper threshold of the Window comparator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#abd7be0fb0cf4f511f5549de2810337dc">  823</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12OVIE              (0x0010)       </span><span class="comment">/* ADC12 ADC12MEMx Overflow interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae9f47e6347892781a80e83e90890e037">  824</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12TOVIE             (0x0020)       </span><span class="comment">/* ADC12 Timer Overflow interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5e45cb0c031d168d2935c62343946d38">  825</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12RDYIE             (0x0040)       </span><span class="comment">/* ADC12 local buffered reference ready interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="comment">/* ADC12IER2 Control Bits */</span></div>
<div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ada49f489764179e94bff4e7678e79b2d">  828</a></span>&#160;<span class="preprocessor">#define ADC12INIE_L            (0x0002)       </span><span class="comment">/* ADC12 Interrupt enable for the inside of window of the Window comparator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afe26271a62e186b3513c0c8378ef8714">  829</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12LOIE_L            (0x0004)       </span><span class="comment">/* ADC12 Interrupt enable for lower threshold of the Window comparator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a608a26615c38911cac7a012006c32cdf">  830</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12HIIE_L            (0x0008)       </span><span class="comment">/* ADC12 Interrupt enable for upper threshold of the Window comparator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a711a62fdbdd6e483347ec9e910283d16">  831</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12OVIE_L            (0x0010)       </span><span class="comment">/* ADC12 ADC12MEMx Overflow interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a359dcc6fda7f52adbfd4b19126aba7f1">  832</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12TOVIE_L           (0x0020)       </span><span class="comment">/* ADC12 Timer Overflow interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7c0981bd2b864c0b9aeb24c98aa54eea">  833</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12RDYIE_L           (0x0040)       </span><span class="comment">/* ADC12 local buffered reference ready interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="comment">/* ADC12IFGR0 Control Bits */</span></div>
<div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afefc7b4febd3f29a654c8a3258822ac9">  836</a></span>&#160;<span class="preprocessor">#define ADC12IFG0              (0x0001)       </span><span class="comment">/* ADC12 Memory 0 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2adac45bf6d4d008f2fb2899b03a6f9f">  837</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG1              (0x0002)       </span><span class="comment">/* ADC12 Memory 1 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae0cc3f8dec0ff173fefeba24de05928b">  838</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG2              (0x0004)       </span><span class="comment">/* ADC12 Memory 2 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1de0a30d190d5e7824544bb8316a80d7">  839</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG3              (0x0008)       </span><span class="comment">/* ADC12 Memory 3 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3545bfed203be44b013b294b709a5244">  840</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG4              (0x0010)       </span><span class="comment">/* ADC12 Memory 4 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7dfa9dcf813d8b76543b97563555d0cb">  841</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG5              (0x0020)       </span><span class="comment">/* ADC12 Memory 5 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a923434c6f1ff14c0d2c7b18d9b59b557">  842</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG6              (0x0040)       </span><span class="comment">/* ADC12 Memory 6 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7048ba88f0e213695d8fcd5d48d8d38a">  843</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG7              (0x0080)       </span><span class="comment">/* ADC12 Memory 7 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7efd882a13cbc1d774d626e7615378f6">  844</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG8              (0x0100)       </span><span class="comment">/* ADC12 Memory 8 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae58b13b43ce8e09b94c37ff8da88156d">  845</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG9              (0x0200)       </span><span class="comment">/* ADC12 Memory 9 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad6dff207fa1b68c99eccb7129264c3c6">  846</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG10             (0x0400)       </span><span class="comment">/* ADC12 Memory 10 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a608064463d014661c7c893b81cbc04ff">  847</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG11             (0x0800)       </span><span class="comment">/* ADC12 Memory 11 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5415c2f6ed044b49e6a606878e5bde7e">  848</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG12             (0x1000)       </span><span class="comment">/* ADC12 Memory 12 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6a431ff15d6026baf301364cd8bd9122">  849</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG13             (0x2000)       </span><span class="comment">/* ADC12 Memory 13 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a527b34527fc56441ee3d902da3b104fd">  850</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG14             (0x4000)       </span><span class="comment">/* ADC12 Memory 14 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab4646f6b834777b22078132a296be9c3">  851</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG15             (0x8000)       </span><span class="comment">/* ADC12 Memory 15 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="comment">/* ADC12IFGR0 Control Bits */</span></div>
<div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2b5b9e545963a8c4dfc36c6209081cb4">  854</a></span>&#160;<span class="preprocessor">#define ADC12IFG0_L            (0x0001)       </span><span class="comment">/* ADC12 Memory 0 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a311fd644b32a1d0073598d3013a40867">  855</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG1_L            (0x0002)       </span><span class="comment">/* ADC12 Memory 1 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0b7b3aed305dab33d2db03a1ae7a3337">  856</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG2_L            (0x0004)       </span><span class="comment">/* ADC12 Memory 2 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6009156310d4727384364feb48df93f9">  857</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG3_L            (0x0008)       </span><span class="comment">/* ADC12 Memory 3 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af66f00c14e1e570b6f888a8464493de5">  858</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG4_L            (0x0010)       </span><span class="comment">/* ADC12 Memory 4 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab40301297a87022baa097c08253029eb">  859</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG5_L            (0x0020)       </span><span class="comment">/* ADC12 Memory 5 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af261976aaae6d4aca8d5d837549bafea">  860</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG6_L            (0x0040)       </span><span class="comment">/* ADC12 Memory 6 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8106a7a3a2df068b1a350046b83c1ab5">  861</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG7_L            (0x0080)       </span><span class="comment">/* ADC12 Memory 7 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="comment">/* ADC12IFGR0 Control Bits */</span></div>
<div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3a38bdaa53e75aa6b115ad95a397c233">  864</a></span>&#160;<span class="preprocessor">#define ADC12IFG8_H            (0x0001)       </span><span class="comment">/* ADC12 Memory 8 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3c61bd3c4b8056c8d0fc4f66d0ed1ad2">  865</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG9_H            (0x0002)       </span><span class="comment">/* ADC12 Memory 9 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#acf5b1349880a71acb55211aff4dee16c">  866</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG10_H           (0x0004)       </span><span class="comment">/* ADC12 Memory 10 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3e5600e9ee5b20f222cefb70c5cae877">  867</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG11_H           (0x0008)       </span><span class="comment">/* ADC12 Memory 11 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a398ffa79d2fa1fcabc48286eb33e1cd0">  868</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG12_H           (0x0010)       </span><span class="comment">/* ADC12 Memory 12 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a17518781e2e826571b5da0b4daf36b6b">  869</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG13_H           (0x0020)       </span><span class="comment">/* ADC12 Memory 13 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac977fdf9cbe3b0894a7bf16cc7932144">  870</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG14_H           (0x0040)       </span><span class="comment">/* ADC12 Memory 14 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0f3d2c8fe522fcc5f366b11141803fb0">  871</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG15_H           (0x0080)       </span><span class="comment">/* ADC12 Memory 15 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="comment">/* ADC12IFGR1 Control Bits */</span></div>
<div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#adcbb6b25fdb4dfdbf09fa193577d5de0">  874</a></span>&#160;<span class="preprocessor">#define ADC12IFG16             (0x0001)       </span><span class="comment">/* ADC12 Memory 16 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aeb21b1ede36378252c49c510646fa889">  875</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG17             (0x0002)       </span><span class="comment">/* ADC12 Memory 17 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad6274302939ed8d46cdc3a0823782889">  876</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG18             (0x0004)       </span><span class="comment">/* ADC12 Memory 18 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0545eea64746e1b9816a8f62d5f2e311">  877</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG19             (0x0008)       </span><span class="comment">/* ADC12 Memory 19 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8c0ff641d96a76a61edff32557b290e8">  878</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG20             (0x0010)       </span><span class="comment">/* ADC12 Memory 20 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad93c085a7057faa7881b9362427cd3d8">  879</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG21             (0x0020)       </span><span class="comment">/* ADC12 Memory 21 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa3bcc13d8db7d070dbb85abffd648a78">  880</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG22             (0x0040)       </span><span class="comment">/* ADC12 Memory 22 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aae54b8c9300110cd2b3fba9a87fb6504">  881</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG23             (0x0080)       </span><span class="comment">/* ADC12 Memory 23 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a93742571d76732f2c9421e04e94d0bf1">  882</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG24             (0x0100)       </span><span class="comment">/* ADC12 Memory 24 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aee2e9986a294514fe652443d06468a1d">  883</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG25             (0x0200)       </span><span class="comment">/* ADC12 Memory 25 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac099298904b3a7ab1b4ffe7dd89f1ce4">  884</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG26             (0x0400)       </span><span class="comment">/* ADC12 Memory 26 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a80af9d760d45ffa4c456e7b6c0f0e168">  885</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG27             (0x0800)       </span><span class="comment">/* ADC12 Memory 27 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a426c085077499e08a51ee949c11cceb7">  886</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG28             (0x1000)       </span><span class="comment">/* ADC12 Memory 28 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#acd970756ee912bb85e765a4dcb00b19a">  887</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG29             (0x2000)       </span><span class="comment">/* ADC12 Memory 29 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a46fc60b0dd4bd6ccf1a297b26fece2d3">  888</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG30             (0x4000)       </span><span class="comment">/* ADC12 Memory 30 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5dcc3fac9d51fe53539d5c59adf036fc">  889</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG31             (0x8000)       </span><span class="comment">/* ADC12 Memory 31 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="comment">/* ADC12IFGR1 Control Bits */</span></div>
<div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afa70c0219d6adbbb620a3fd212860686">  892</a></span>&#160;<span class="preprocessor">#define ADC12IFG16_L           (0x0001)       </span><span class="comment">/* ADC12 Memory 16 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a39f23688051e68b1b8e08b1814f64c2d">  893</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG17_L           (0x0002)       </span><span class="comment">/* ADC12 Memory 17 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00894"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af6b71d8c823516d256a3093a55d84419">  894</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG18_L           (0x0004)       </span><span class="comment">/* ADC12 Memory 18 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00895"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a827ad121816066e6348da9c29fd0918a">  895</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG19_L           (0x0008)       </span><span class="comment">/* ADC12 Memory 19 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a87c384020a8c013a0a8608e5dc260625">  896</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG20_L           (0x0010)       </span><span class="comment">/* ADC12 Memory 20 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a68f7b15b3914c308e0aa2fb554e949b9">  897</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG21_L           (0x0020)       </span><span class="comment">/* ADC12 Memory 21 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9b4c461d14747bc4e36d1a2bcacb29ae">  898</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG22_L           (0x0040)       </span><span class="comment">/* ADC12 Memory 22 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9cb0c18fd7684477d9698a928960011a">  899</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG23_L           (0x0080)       </span><span class="comment">/* ADC12 Memory 23 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="comment">/* ADC12IFGR1 Control Bits */</span></div>
<div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3fb6fe41f03a92734e78251a370e03ae">  902</a></span>&#160;<span class="preprocessor">#define ADC12IFG24_H           (0x0001)       </span><span class="comment">/* ADC12 Memory 24 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#adf66ec1c39bc74192b25312e2e78cc81">  903</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG25_H           (0x0002)       </span><span class="comment">/* ADC12 Memory 25 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a01777fe6b431ffbbd494e10b360b17c9">  904</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG26_H           (0x0004)       </span><span class="comment">/* ADC12 Memory 26 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a929722de31990ff4a875c582927580f0">  905</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG27_H           (0x0008)       </span><span class="comment">/* ADC12 Memory 27 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae1c4186c34a7836e02e69e7c5da797cd">  906</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG28_H           (0x0010)       </span><span class="comment">/* ADC12 Memory 28 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#acfcf690e2c4de150321b1ddd7be4b0a5">  907</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG29_H           (0x0020)       </span><span class="comment">/* ADC12 Memory 29 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a12fde5253567a13c76a0e6050d9d3d61">  908</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG30_H           (0x0040)       </span><span class="comment">/* ADC12 Memory 30 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab02acf7cc6ca83b6e2848fc2b80fbc93">  909</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG31_H           (0x0080)       </span><span class="comment">/* ADC12 Memory 31 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="comment">/* ADC12IFGR2 Control Bits */</span></div>
<div class="line"><a name="l00912"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8096c3e35c3cad8b23b5d2ec734dd132">  912</a></span>&#160;<span class="preprocessor">#define ADC12INIFG             (0x0002)       </span><span class="comment">/* ADC12 Interrupt Flag for the inside of window of the Window comparator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00913"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a59e494bcc4426c8bca90c9299efa3e46">  913</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12LOIFG             (0x0004)       </span><span class="comment">/* ADC12 Interrupt Flag for lower threshold of the Window comparator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00914"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aaa205bcc89f4ec2493379529b1a62542">  914</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12HIIFG             (0x0008)       </span><span class="comment">/* ADC12 Interrupt Flag for upper threshold of the Window comparator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac9ff2ffb379cbb0ca426f90d84927a1a">  915</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12OVIFG             (0x0010)       </span><span class="comment">/* ADC12 ADC12MEMx Overflow interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad960b98dc2c4f5161a9a6ee87d8b6906">  916</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12TOVIFG            (0x0020)       </span><span class="comment">/* ADC12 Timer Overflow interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00917"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab38a9e05267dae58a617e03296a8a957">  917</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12RDYIFG            (0x0040)       </span><span class="comment">/* ADC12 local buffered reference ready interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="comment">/* ADC12IFGR2 Control Bits */</span></div>
<div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1215c8ea3bafaa70d783ecda74c32ecd">  920</a></span>&#160;<span class="preprocessor">#define ADC12INIFG_L           (0x0002)       </span><span class="comment">/* ADC12 Interrupt Flag for the inside of window of the Window comparator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af63dbc36e91c6889bf93bc897fe99954">  921</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12LOIFG_L           (0x0004)       </span><span class="comment">/* ADC12 Interrupt Flag for lower threshold of the Window comparator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2562414995c6f32d1ae23ee7d9d6e51c">  922</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12HIIFG_L           (0x0008)       </span><span class="comment">/* ADC12 Interrupt Flag for upper threshold of the Window comparator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3b8348bbe0f7eb4840684f7da4b05b3d">  923</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12OVIFG_L           (0x0010)       </span><span class="comment">/* ADC12 ADC12MEMx Overflow interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7cba7b04543ccea81ab08b22617c2483">  924</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12TOVIFG_L          (0x0020)       </span><span class="comment">/* ADC12 Timer Overflow interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a996ee4d201e857160c7b3b5ae64a162f">  925</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12RDYIFG_L          (0x0040)       </span><span class="comment">/* ADC12 local buffered reference ready interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="comment">/* ADC12IV Definitions */</span></div>
<div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#acd56a9c0743db8f7fcef3d8900c64003">  928</a></span>&#160;<span class="preprocessor">#define ADC12IV_NONE           (0x0000)       </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa82792b63af5fcb465f781ce122f9b95">  929</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IV_ADC12OVIFG     (0x0002)       </span><span class="comment">/* ADC12OVIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa83d076d29990fff8d7e9289e5738d3f">  930</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IV_ADC12TOVIFG    (0x0004)       </span><span class="comment">/* ADC12TOVIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3b3a887bc7e37fbc21fda519f5bdada7">  931</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IV_ADC12HIIFG     (0x0006)       </span><span class="comment">/* ADC12HIIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a62f95fe7c311f996009184658bc098c9">  932</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IV_ADC12LOIFG     (0x0008)       </span><span class="comment">/* ADC12LOIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2e1b7fe5068123962ce28cf2cbeef902">  933</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IV_ADC12INIFG     (0x000A)       </span><span class="comment">/* ADC12INIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6c0ba566affed82da45d8040a792e06f">  934</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IV_ADC12IFG0      (0x000C)       </span><span class="comment">/* ADC12IFG0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9d224b6176d6cc90ac195aa48bd60465">  935</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IV_ADC12IFG1      (0x000E)       </span><span class="comment">/* ADC12IFG1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a96244b78ec8c3fb9b491eb7e481c9584">  936</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IV_ADC12IFG2      (0x0010)       </span><span class="comment">/* ADC12IFG2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a33a9ff84f80d590bae6f4a102da26b26">  937</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IV_ADC12IFG3      (0x0012)       </span><span class="comment">/* ADC12IFG3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af075c38ed3420cc432ea11e8a8d09d04">  938</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IV_ADC12IFG4      (0x0014)       </span><span class="comment">/* ADC12IFG4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae6ee77b34844b6eb33c30be0ae78177e">  939</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IV_ADC12IFG5      (0x0016)       </span><span class="comment">/* ADC12IFG5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#acdabdf4cf5f042830aa39d7a35a36e6b">  940</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IV_ADC12IFG6      (0x0018)       </span><span class="comment">/* ADC12IFG6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8cbce04a7a0e22a10e5e2066883bd3c9">  941</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IV_ADC12IFG7      (0x001A)       </span><span class="comment">/* ADC12IFG7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a29147dd57cd51a8ac6f9ccf4128f7952">  942</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IV_ADC12IFG8      (0x001C)       </span><span class="comment">/* ADC12IFG8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00943"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a969a46f8ffcc8b778381a235b31f411d">  943</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IV_ADC12IFG9      (0x001E)       </span><span class="comment">/* ADC12IFG9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afd4ef9a501150aab082f67911ef53cb4">  944</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IV_ADC12IFG10     (0x0020)       </span><span class="comment">/* ADC12IFG10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a29c93760625f2bfdfe467de99d908b1d">  945</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IV_ADC12IFG11     (0x0022)       </span><span class="comment">/* ADC12IFG11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a12e6f766823bd61e51ea14d42ef3efb5">  946</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IV_ADC12IFG12     (0x0024)       </span><span class="comment">/* ADC12IFG12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00947"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2b79963cd2b43e021a38196bddb4a4c3">  947</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IV_ADC12IFG13     (0x0026)       </span><span class="comment">/* ADC12IFG13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0c880085ac08046fa1eb4c94466b840a">  948</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IV_ADC12IFG14     (0x0028)       </span><span class="comment">/* ADC12IFG14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00949"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#add45a678eefc2306bab063d21db11c0c">  949</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IV_ADC12IFG15     (0x002A)       </span><span class="comment">/* ADC12IFG15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5c45a11664b478689841019b21b5d37e">  950</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IV_ADC12IFG16     (0x002C)       </span><span class="comment">/* ADC12IFG16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a718c5f85e9572c4d64685a992b91fbbf">  951</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IV_ADC12IFG17     (0x002E)       </span><span class="comment">/* ADC12IFG17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afdd16054ca85bfbb361c2b7f9893f51f">  952</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IV_ADC12IFG18     (0x0030)       </span><span class="comment">/* ADC12IFG18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00953"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a20bfdcfa51209a3e41c935b2615cb5e7">  953</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IV_ADC12IFG19     (0x0032)       </span><span class="comment">/* ADC12IFG19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aaaf88d716c90f088189a201b1fbf9eff">  954</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IV_ADC12IFG20     (0x0034)       </span><span class="comment">/* ADC12IFG20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9f0623fa70e7ee0eb1f5c2bdf1ae24b2">  955</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IV_ADC12IFG21     (0x0036)       </span><span class="comment">/* ADC12IFG21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a87b7646cb472533c31c44fde13a0a621">  956</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IV_ADC12IFG22     (0x0038)       </span><span class="comment">/* ADC12IFG22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a54260529ae2828be31b55347401d867b">  957</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IV_ADC12IFG23     (0x003A)       </span><span class="comment">/* ADC12IFG23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00958"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#acc311e237afb632b5740ee49af1bdf54">  958</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IV_ADC12IFG24     (0x003C)       </span><span class="comment">/* ADC12IFG24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a119199cd3e5f696fe8577bc5f22a854d">  959</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IV_ADC12IFG25     (0x003E)       </span><span class="comment">/* ADC12IFG25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa186577c3c5f0277a147cf80c1085a03">  960</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IV_ADC12IFG26     (0x0040)       </span><span class="comment">/* ADC12IFG26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00961"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae4c56bbe27b97d06ae058825f2e3332c">  961</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IV_ADC12IFG27     (0x0042)       </span><span class="comment">/* ADC12IFG27 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa7d4c9470e1b9a13286ff272be420b6c">  962</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IV_ADC12IFG28     (0x0044)       </span><span class="comment">/* ADC12IFG28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9f4bc1b2b8c2890f1b998019c7a48096">  963</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IV_ADC12IFG29     (0x0046)       </span><span class="comment">/* ADC12IFG29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0945804a7c5acc0fc186e9b27c25da6b">  964</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IV_ADC12IFG30     (0x0048)       </span><span class="comment">/* ADC12IFG30 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a30f1cd673b1c3d8659e257920aaf6871">  965</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IV_ADC12IFG31     (0x004A)       </span><span class="comment">/* ADC12IFG31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9f4a82f3909f86d687fb69b450584288">  966</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IV_ADC12RDYIFG    (0x004C)       </span><span class="comment">/* ADC12RDYIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;</div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="comment">* AES256 Accelerator</span></div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_AES256__          </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9132bee4398ea0e7ac705f39ae027ce0">  975</a></span>&#160;<span class="preprocessor">#define OFS_AESACTL0           (0x0000)       </span><span class="comment">/* AES accelerator control register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00976"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#abb5f92dac18963e2aeaecbf83b5de4dc">  976</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_AESACTL0_L         OFS_AESACTL0</span></div>
<div class="line"><a name="l00977"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a710e7eedf28b4ea89926cd91c954add8">  977</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_AESACTL0_H         OFS_AESACTL0+1</span></div>
<div class="line"><a name="l00978"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6c12a0e285e583c6983a3ab53911f5d2">  978</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_AESACTL1           (0x0002)       </span><span class="comment">/* AES accelerator control register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab4d9309c9557d27ce5e54c9f24bd9d6f">  979</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_AESACTL1_L         OFS_AESACTL1</span></div>
<div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8029a3301676568581f7755343f48a44">  980</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_AESACTL1_H         OFS_AESACTL1+1</span></div>
<div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6d8cfed2c8b15955edd8d471db30755e">  981</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_AESASTAT           (0x0004)       </span><span class="comment">/* AES accelerator status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6e2cbb0f748beceafb1d31717785da8c">  982</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_AESASTAT_L         OFS_AESASTAT</span></div>
<div class="line"><a name="l00983"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a34ee9572a9a18d4c605002101df57ea4">  983</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_AESASTAT_H         OFS_AESASTAT+1</span></div>
<div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a29e1cfeeff262f51911e7144c0c5fa7a">  984</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_AESAKEY            (0x0006)       </span><span class="comment">/* AES accelerator key register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00985"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a411dae0a8b88807a4c81aab84667456b">  985</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_AESAKEY_L          OFS_AESAKEY</span></div>
<div class="line"><a name="l00986"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a96b2e31e322b6463005e35ea35d09575">  986</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_AESAKEY_H          OFS_AESAKEY+1</span></div>
<div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a32c947de595a46bc2df625a0cdff4776">  987</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_AESADIN            (0x0008)       </span><span class="comment">/* AES accelerator data in register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a08585de5b27497f22f63c0e5f2379c67">  988</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_AESADIN_L          OFS_AESADIN</span></div>
<div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9bb4a4ad8bfd4792d3d7bfa9cd52a640">  989</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_AESADIN_H          OFS_AESADIN+1</span></div>
<div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1dfc3969bb0cb5bfc475e5edf85522b3">  990</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_AESADOUT           (0x000A)       </span><span class="comment">/* AES accelerator data out register  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae0187f61ba26b0d628b525de4a15645a">  991</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_AESADOUT_L         OFS_AESADOUT</span></div>
<div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#adc07b2d6b9e38cb073236b2a344dbf7a">  992</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_AESADOUT_H         OFS_AESADOUT+1</span></div>
<div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#abc49a9629efa8ea8d4d6a329aeaa0c02">  993</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_AESAXDIN           (0x000C)       </span><span class="comment">/* AES accelerator XORed data in register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a739c329c5d08e8df73b394860fe6a57c">  994</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_AESAXDIN_L         OFS_AESAXDIN</span></div>
<div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa11600082973fe6d29db2172307d58b1">  995</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_AESAXDIN_H         OFS_AESAXDIN+1</span></div>
<div class="line"><a name="l00996"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a73b077acfec51d2215d499955c0151dc">  996</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_AESAXIN            (0x000E)       </span><span class="comment">/* AES accelerator XORed data in register (no trigger)  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00997"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8e60e6bf484fb7801456daea864f8419">  997</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_AESAXIN_L          OFS_AESAXIN</span></div>
<div class="line"><a name="l00998"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a387caba41d3247c347db5a44f4a677d8">  998</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_AESAXIN_H          OFS_AESAXIN+1</span></div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="comment">/* AESACTL0 Control Bits */</span></div>
<div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a751a54037021b5e2ccd8822b6c6fe545"> 1001</a></span>&#160;<span class="preprocessor">#define AESOP0                 (0x0001)       </span><span class="comment">/* AES Operation Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac4b2aba21c5346e77185c0a9f664740b"> 1002</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESOP1                 (0x0002)       </span><span class="comment">/* AES Operation Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01003"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7b52daead4481169f9240be7d6638bc8"> 1003</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESKL0                 (0x0004)       </span><span class="comment">/* AES Key length Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a66637d61112a655da240efff57ee3ff8"> 1004</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESKL1                 (0x0008)       </span><span class="comment">/* AES Key length Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aee70440891d573640d4c182daadf62fa"> 1005</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESTRIG                (0x0010)       </span><span class="comment">/* AES Trigger Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6718628f4266f60c849ba377cb68c8b7"> 1006</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESCM0                 (0x0020)       </span><span class="comment">/* AES Cipher mode select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4fb723500cdfdd71ddc7f5b37fc22bd8"> 1007</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESCM1                 (0x0040)       </span><span class="comment">/* AES Cipher mode select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afaadf443cc8dd9f77e9a294f749fa7d3"> 1008</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESSWRST               (0x0080)       </span><span class="comment">/* AES Software Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3cb77396e15906a27bd9eabb5f00a3b3"> 1009</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESRDYIFG              (0x0100)       </span><span class="comment">/* AES ready interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#abb82921787b41f8ee24fe6a091865b05"> 1010</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESERRFG               (0x0800)       </span><span class="comment">/* AES Error Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a46fc91e6321ba00e52f432f203f8a41d"> 1011</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESRDYIE               (0x1000)       </span><span class="comment">/* AES ready interrupt enable*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a970eb5d8c7c98d5b501cc9e260b3dcbf"> 1012</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESCMEN                (0x8000)       </span><span class="comment">/* AES DMA cipher mode enable*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="comment">/* AESACTL0 Control Bits */</span></div>
<div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afa7656b60a39a8c61465e40293658c3f"> 1015</a></span>&#160;<span class="preprocessor">#define AESOP0_L               (0x0001)       </span><span class="comment">/* AES Operation Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a358fea9be0ffff2f1a255958af8d5fa8"> 1016</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESOP1_L               (0x0002)       </span><span class="comment">/* AES Operation Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a978cf2dba5f3f2f35153a2af83faf414"> 1017</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESKL0_L               (0x0004)       </span><span class="comment">/* AES Key length Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad5a622a507c636bd5eb1f14cfa2eb9b7"> 1018</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESKL1_L               (0x0008)       </span><span class="comment">/* AES Key length Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a61dcb6c5a9679c05fe006b281327f314"> 1019</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESTRIG_L              (0x0010)       </span><span class="comment">/* AES Trigger Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#abf8278db86180ccb369302af61cc3f56"> 1020</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESCM0_L               (0x0020)       </span><span class="comment">/* AES Cipher mode select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa116e3bf5eddced9bf52dda0a14d0f63"> 1021</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESCM1_L               (0x0040)       </span><span class="comment">/* AES Cipher mode select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac2ab70549e05f7a30f99b8a2d15ad6be"> 1022</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESSWRST_L             (0x0080)       </span><span class="comment">/* AES Software Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="comment">/* AESACTL0 Control Bits */</span></div>
<div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a637c83bb40a7a5885543c18846f16589"> 1025</a></span>&#160;<span class="preprocessor">#define AESRDYIFG_H            (0x0001)       </span><span class="comment">/* AES ready interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab2bcb64b9efc5e3749d67fc5e1a9c0fa"> 1026</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESERRFG_H             (0x0008)       </span><span class="comment">/* AES Error Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac824a7ccbce98ef560de3f3127cd41e7"> 1027</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESRDYIE_H             (0x0010)       </span><span class="comment">/* AES ready interrupt enable*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a862e04195eb7b31a76a18478ff397cbb"> 1028</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESCMEN_H              (0x0080)       </span><span class="comment">/* AES DMA cipher mode enable*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0a1465b3ab4b613104363c4fa147a299"> 1030</a></span>&#160;<span class="preprocessor">#define AESOP_0                (0x0000)       </span><span class="comment">/* AES Operation: Encrypt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01031"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae693f82840a39ee67eb65883ac445bd9"> 1031</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESOP_1                (0x0001)       </span><span class="comment">/* AES Operation: Decrypt (same Key) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01032"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa46b0a6744b6a2453e15772a306fc7dd"> 1032</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESOP_2                (0x0002)       </span><span class="comment">/* AES Operation: Decrypt (frist round Key) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4a2dbd8a937f3324787e77441c8285cc"> 1033</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESOP_3                (0x0003)       </span><span class="comment">/* AES Operation: Generate first round Key */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af1af60cf779d02ec5f60587e1df3effd"> 1035</a></span>&#160;<span class="preprocessor">#define AESKL_0                (0x0000)       </span><span class="comment">/* AES Key length: AES128 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3ccda46a6e88b3d2ddd6731fc6dd1e44"> 1036</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESKL_1                (0x0004)       </span><span class="comment">/* AES Key length: AES192 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a74f763916be79a86b297f02297471064"> 1037</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESKL_2                (0x0008)       </span><span class="comment">/* AES Key length: AES256 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af1cadd4cdba807a610341e6125036188"> 1038</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESKL__128             (0x0000)       </span><span class="comment">/* AES Key length: AES128 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01039"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a94dc08022535f21ec7637a9b335a81ee"> 1039</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESKL__192             (0x0004)       </span><span class="comment">/* AES Key length: AES192 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab5bf50ae85eb18941e86deecff676ae6"> 1040</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESKL__256             (0x0008)       </span><span class="comment">/* AES Key length: AES256 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4db975304aceefefb31040974fc63f1e"> 1042</a></span>&#160;<span class="preprocessor">#define AESCM_0                (0x0000)       </span><span class="comment">/* AES Cipher mode select: ECB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afc8fd019688ffe81f80db072fee228b5"> 1043</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESCM_1                (0x0020)       </span><span class="comment">/* AES Cipher mode select: CBC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01044"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a33587d2941f4111e804a2021228577eb"> 1044</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESCM_2                (0x0040)       </span><span class="comment">/* AES Cipher mode select: OFB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac3f7533439ff849d5beaca7bd8630242"> 1045</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESCM_3                (0x0060)       </span><span class="comment">/* AES Cipher mode select: CFB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a61e84048deef182b7bf98184ae0618f3"> 1046</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESCM__ECB             (0x0000)       </span><span class="comment">/* AES Cipher mode select: ECB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2dfa3a8797829a44bc8a828d11ea5976"> 1047</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESCM__CBC             (0x0020)       </span><span class="comment">/* AES Cipher mode select: CBC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#abe51bad1ca7f1664930eecd8bc5e0f2d"> 1048</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESCM__OFB             (0x0040)       </span><span class="comment">/* AES Cipher mode select: OFB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8ad586c71eaf14eeb94214fef189783f"> 1049</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESCM__CFB             (0x0060)       </span><span class="comment">/* AES Cipher mode select: CFB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="comment">/* AESACTL1 Control Bits */</span></div>
<div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a29b840279707b6a0f0d0ed23c393294f"> 1052</a></span>&#160;<span class="preprocessor">#define AESBLKCNT0             (0x0001)       </span><span class="comment">/* AES Cipher Block Counter Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7c78e43e45e60a9b957bc51428953e31"> 1053</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESBLKCNT1             (0x0002)       </span><span class="comment">/* AES Cipher Block Counter Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a161ec529e74215236ca19951dc4f10e5"> 1054</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESBLKCNT2             (0x0004)       </span><span class="comment">/* AES Cipher Block Counter Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2f4fbcdf2c4dc161a156e4d44b307c52"> 1055</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESBLKCNT3             (0x0008)       </span><span class="comment">/* AES Cipher Block Counter Bit: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01056"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a571a32e1873631e4258dd6838044c627"> 1056</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESBLKCNT4             (0x0010)       </span><span class="comment">/* AES Cipher Block Counter Bit: 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01057"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0ade770e0666d0d4adfef10cc50116b5"> 1057</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESBLKCNT5             (0x0020)       </span><span class="comment">/* AES Cipher Block Counter Bit: 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01058"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad14d561a732b1875677e164eeaea8c98"> 1058</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESBLKCNT6             (0x0040)       </span><span class="comment">/* AES Cipher Block Counter Bit: 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9fe6d1a37291d924e6a58bafbabb7147"> 1059</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESBLKCNT7             (0x0080)       </span><span class="comment">/* AES Cipher Block Counter Bit: 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="comment">/* AESACTL1 Control Bits */</span></div>
<div class="line"><a name="l01062"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#abfa06cf51483f37f73a2c2620a0bb2f4"> 1062</a></span>&#160;<span class="preprocessor">#define AESBLKCNT0_L           (0x0001)       </span><span class="comment">/* AES Cipher Block Counter Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01063"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5dae725999095e5ee4446dadcc0f38c0"> 1063</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESBLKCNT1_L           (0x0002)       </span><span class="comment">/* AES Cipher Block Counter Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad89066fe8e10abaae0cf43dfb1dee947"> 1064</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESBLKCNT2_L           (0x0004)       </span><span class="comment">/* AES Cipher Block Counter Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a85429b39e8d6ad16b2e017500be74422"> 1065</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESBLKCNT3_L           (0x0008)       </span><span class="comment">/* AES Cipher Block Counter Bit: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a274a2378cbf62a3dee97cdf2a06e2018"> 1066</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESBLKCNT4_L           (0x0010)       </span><span class="comment">/* AES Cipher Block Counter Bit: 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a068b040c9b6b694cc79a4f12050ef98d"> 1067</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESBLKCNT5_L           (0x0020)       </span><span class="comment">/* AES Cipher Block Counter Bit: 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#accbd425b76145067c7d600c918214a7c"> 1068</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESBLKCNT6_L           (0x0040)       </span><span class="comment">/* AES Cipher Block Counter Bit: 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01069"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7d64b906b442f82e7ede07f9fd10318d"> 1069</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESBLKCNT7_L           (0x0080)       </span><span class="comment">/* AES Cipher Block Counter Bit: 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="comment">/* AESASTAT Control Bits */</span></div>
<div class="line"><a name="l01072"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9e18b8c31ae6b0613e16aafb16b8e030"> 1072</a></span>&#160;<span class="preprocessor">#define AESBUSY                (0x0001)       </span><span class="comment">/* AES Busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01073"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a78339520adeeda8a0bb26fe1cc4c2dc1"> 1073</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESKEYWR               (0x0002)       </span><span class="comment">/* AES All 16 bytes written to AESAKEY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01074"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5aa909eb4c77f33cf7517ff8ac122755"> 1074</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESDINWR               (0x0004)       </span><span class="comment">/* AES All 16 bytes written to AESADIN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a56064a1654b3d5349bd0ba8141d86456"> 1075</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESDOUTRD              (0x0008)       </span><span class="comment">/* AES All 16 bytes read from AESADOUT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aea4c802a8f572609b5e36e8d955d35fb"> 1076</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESKEYCNT0             (0x0010)       </span><span class="comment">/* AES Bytes written via AESAKEY Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01077"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aef97119dc1fad3272e6d31cd577b6867"> 1077</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESKEYCNT1             (0x0020)       </span><span class="comment">/* AES Bytes written via AESAKEY Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01078"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad9f76a697c2e7ebc73275dcda4ad6071"> 1078</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESKEYCNT2             (0x0040)       </span><span class="comment">/* AES Bytes written via AESAKEY Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#adf528cd70c878e8754fadbad73db27e3"> 1079</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESKEYCNT3             (0x0080)       </span><span class="comment">/* AES Bytes written via AESAKEY Bit: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01080"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#add5370b728b16f1a23413bf180bd3c89"> 1080</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESDINCNT0             (0x0100)       </span><span class="comment">/* AES Bytes written via AESADIN Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01081"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a44f2216072ea0f761fc483f512e24c6f"> 1081</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESDINCNT1             (0x0200)       </span><span class="comment">/* AES Bytes written via AESADIN Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01082"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af07bde930808450d4d9a07db5c15b308"> 1082</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESDINCNT2             (0x0400)       </span><span class="comment">/* AES Bytes written via AESADIN Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01083"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a83b29f9b80c00fcbec4d33613ffa1978"> 1083</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESDINCNT3             (0x0800)       </span><span class="comment">/* AES Bytes written via AESADIN Bit: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01084"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ace7be1506aaf1e1b6196ffec59f5069f"> 1084</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESDOUTCNT0            (0x1000)       </span><span class="comment">/* AES Bytes read via AESADOUT Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#adc36dd6eb46281467d3754dabdd809c8"> 1085</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESDOUTCNT1            (0x2000)       </span><span class="comment">/* AES Bytes read via AESADOUT Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a173fab025915f551939ee8070e8d1b13"> 1086</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESDOUTCNT2            (0x4000)       </span><span class="comment">/* AES Bytes read via AESADOUT Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa477c1a95374c87336608f4300e02ed8"> 1087</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESDOUTCNT3            (0x8000)       </span><span class="comment">/* AES Bytes read via AESADOUT Bit: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="comment">/* AESASTAT Control Bits */</span></div>
<div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aea24ba0a51333bfbf56ecf94e862938f"> 1090</a></span>&#160;<span class="preprocessor">#define AESBUSY_L              (0x0001)       </span><span class="comment">/* AES Busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01091"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6ed6adb7f808909fb1d262fa424a97fa"> 1091</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESKEYWR_L             (0x0002)       </span><span class="comment">/* AES All 16 bytes written to AESAKEY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01092"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa5c93859bd175292394aecb17b4a0214"> 1092</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESDINWR_L             (0x0004)       </span><span class="comment">/* AES All 16 bytes written to AESADIN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01093"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a463cc0c0d210e3b8707159b7aa65c193"> 1093</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESDOUTRD_L            (0x0008)       </span><span class="comment">/* AES All 16 bytes read from AESADOUT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01094"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a959ba2123dff4e36b2816634be018600"> 1094</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESKEYCNT0_L           (0x0010)       </span><span class="comment">/* AES Bytes written via AESAKEY Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01095"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ada1a9b8d30478c1f20920f237b7bbf47"> 1095</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESKEYCNT1_L           (0x0020)       </span><span class="comment">/* AES Bytes written via AESAKEY Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01096"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad47c9b2392c97cc2e6a46a7061b28fcd"> 1096</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESKEYCNT2_L           (0x0040)       </span><span class="comment">/* AES Bytes written via AESAKEY Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3c14c7fe77a665b2d2647d4781b67de8"> 1097</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESKEYCNT3_L           (0x0080)       </span><span class="comment">/* AES Bytes written via AESAKEY Bit: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="comment">/* AESASTAT Control Bits */</span></div>
<div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7eb8c3f9062e3601e4489176eae46b80"> 1100</a></span>&#160;<span class="preprocessor">#define AESDINCNT0_H           (0x0001)       </span><span class="comment">/* AES Bytes written via AESADIN Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01101"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a49c4c2aca1da6d1fd7e4387c38c62779"> 1101</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESDINCNT1_H           (0x0002)       </span><span class="comment">/* AES Bytes written via AESADIN Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a49af04eec6fd9cc03aa51395d6c4977c"> 1102</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESDINCNT2_H           (0x0004)       </span><span class="comment">/* AES Bytes written via AESADIN Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a333bcdc119d18babab8ec7257708814b"> 1103</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESDINCNT3_H           (0x0008)       </span><span class="comment">/* AES Bytes written via AESADIN Bit: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01104"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3887d8937016182a3df45f61baf85452"> 1104</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESDOUTCNT0_H          (0x0010)       </span><span class="comment">/* AES Bytes read via AESADOUT Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01105"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab0eedd9132e5f1bfeb133d6eb3504f4a"> 1105</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESDOUTCNT1_H          (0x0020)       </span><span class="comment">/* AES Bytes read via AESADOUT Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01106"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa5f45bf365061387cc5d99eca91aabaa"> 1106</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESDOUTCNT2_H          (0x0040)       </span><span class="comment">/* AES Bytes read via AESADOUT Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01107"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a38f82671dbc86297a7910f302fdf065a"> 1107</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESDOUTCNT3_H          (0x0080)       </span><span class="comment">/* AES Bytes read via AESADOUT Bit: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="comment">* Capacitive_Touch_IO 0</span></div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_CAP_TOUCH_IO_0__ </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="preprocessor">#define OFS_CAPTIO0CTL         (0x000E)       </span><span class="comment">/* Capacitive_Touch_IO 0 control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CAPTIO0CTL_L       OFS_CAPTIO0CTL</span></div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CAPTIO0CTL_H       OFS_CAPTIO0CTL+1</span></div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="preprocessor">#define  CAPSIO0CTL            CAPTIO0CTL     </span><span class="comment">/* legacy define */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="comment">/* CAPTIOxCTL Control Bits */</span></div>
<div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="preprocessor">#define CAPTIOPISEL0           (0x0002)       </span><span class="comment">/* CapTouchIO Pin Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAPTIOPISEL1           (0x0004)       </span><span class="comment">/* CapTouchIO Pin Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAPTIOPISEL2           (0x0008)       </span><span class="comment">/* CapTouchIO Pin Select Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAPTIOPOSEL0           (0x0010)       </span><span class="comment">/* CapTouchIO Port Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAPTIOPOSEL1           (0x0020)       </span><span class="comment">/* CapTouchIO Port Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAPTIOPOSEL2           (0x0040)       </span><span class="comment">/* CapTouchIO Port Select Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAPTIOPOSEL3           (0x0080)       </span><span class="comment">/* CapTouchIO Port Select Bit: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAPTIOEN               (0x0100)       </span><span class="comment">/* CapTouchIO Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAPTIO                 (0x0200)       </span><span class="comment">/* CapTouchIO state */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="comment">/* CAPTIOxCTL Control Bits */</span></div>
<div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="preprocessor">#define CAPTIOPISEL0_L         (0x0002)       </span><span class="comment">/* CapTouchIO Pin Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAPTIOPISEL1_L         (0x0004)       </span><span class="comment">/* CapTouchIO Pin Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAPTIOPISEL2_L         (0x0008)       </span><span class="comment">/* CapTouchIO Pin Select Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAPTIOPOSEL0_L         (0x0010)       </span><span class="comment">/* CapTouchIO Port Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAPTIOPOSEL1_L         (0x0020)       </span><span class="comment">/* CapTouchIO Port Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAPTIOPOSEL2_L         (0x0040)       </span><span class="comment">/* CapTouchIO Port Select Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAPTIOPOSEL3_L         (0x0080)       </span><span class="comment">/* CapTouchIO Port Select Bit: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="comment">/* CAPTIOxCTL Control Bits */</span></div>
<div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="preprocessor">#define CAPTIOEN_H             (0x0001)       </span><span class="comment">/* CapTouchIO Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAPTIO_H               (0x0002)       </span><span class="comment">/* CapTouchIO state */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="comment">/* Legacy defines */</span></div>
<div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="preprocessor">#define CAPSIOPISEL0           (0x0002)       </span><span class="comment">/* CapTouchIO Pin Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAPSIOPISEL1           (0x0004)       </span><span class="comment">/* CapTouchIO Pin Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAPSIOPISEL2           (0x0008)       </span><span class="comment">/* CapTouchIO Pin Select Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAPSIOPOSEL0           (0x0010)       </span><span class="comment">/* CapTouchIO Port Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAPSIOPOSEL1           (0x0020)       </span><span class="comment">/* CapTouchIO Port Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAPSIOPOSEL2           (0x0040)       </span><span class="comment">/* CapTouchIO Port Select Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAPSIOPOSEL3           (0x0080)       </span><span class="comment">/* CapTouchIO Port Select Bit: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAPSIOEN               (0x0100)       </span><span class="comment">/* CapTouchIO Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAPSIO                 (0x0200)       </span><span class="comment">/* CapTouchIO state */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="comment">* Capacitive_Touch_IO 1</span></div>
<div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_CAP_TOUCH_IO_1__ </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="preprocessor">#define OFS_CAPTIO1CTL         (0x000E)       </span><span class="comment">/* Capacitive_Touch_IO 1 control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CAPTIO1CTL_L       OFS_CAPTIO1CTL</span></div>
<div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CAPTIO1CTL_H       OFS_CAPTIO1CTL+1</span></div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="preprocessor">#define  CAPSIO1CTL            CAPTIO1CTL     </span><span class="comment">/* legacy define */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="comment">* Comparator E</span></div>
<div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_COMP_E__          </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01174"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a719cc889e7b8777e5e5e2d8f82937e8b"> 1174</a></span>&#160;<span class="preprocessor">#define OFS_CECTL0             (0x0000)       </span><span class="comment">/* Comparator E Control Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01175"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0b08540ffdac3444b6620200ddbcf4e3"> 1175</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CECTL0_L           OFS_CECTL0</span></div>
<div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af353b14de7229382a7664e003ab268e2"> 1176</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CECTL0_H           OFS_CECTL0+1</span></div>
<div class="line"><a name="l01177"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a36d6c844644e0af130fbd72ea3cfa11f"> 1177</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CECTL1             (0x0002)       </span><span class="comment">/* Comparator E Control Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01178"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a68a8b26ab705378f5b4e667e2a284476"> 1178</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CECTL1_L           OFS_CECTL1</span></div>
<div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a308025107e2e63ba2e3e78aa2a5040b4"> 1179</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CECTL1_H           OFS_CECTL1+1</span></div>
<div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3c78142652b64cc0b647790984c0c198"> 1180</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CECTL2             (0x0004)       </span><span class="comment">/* Comparator E Control Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01181"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a96a112b9b9916193a3351e05e12781c1"> 1181</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CECTL2_L           OFS_CECTL2</span></div>
<div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3450e009be61688a0804f0ff7433c4f3"> 1182</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CECTL2_H           OFS_CECTL2+1</span></div>
<div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae5d9e0dae4a6df147d82732135ebf326"> 1183</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CECTL3             (0x0006)       </span><span class="comment">/* Comparator E Control Register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01184"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9499eb9fd330de58c0d0877cae57ba2c"> 1184</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CECTL3_L           OFS_CECTL3</span></div>
<div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac7eed4f095e31bb87b8649807f1c74c0"> 1185</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CECTL3_H           OFS_CECTL3+1</span></div>
<div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae5417fe64840a34a12d6500be53a0f03"> 1186</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CEINT              (0x000C)       </span><span class="comment">/* Comparator E Interrupt Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01187"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a779f8e4c2a1e52ad203913a1a7f197df"> 1187</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CEINT_L            OFS_CEINT</span></div>
<div class="line"><a name="l01188"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0b42bd309fa6161c24f033ef5a238dd2"> 1188</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CEINT_H            OFS_CEINT+1</span></div>
<div class="line"><a name="l01189"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac093e68a6a7d72705976a7d3bfffe060"> 1189</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CEIV               (0x000E)       </span><span class="comment">/* Comparator E Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01190"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a05d1a87c7784fffb002b943818885b02"> 1190</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CEIV_L             OFS_CEIV</span></div>
<div class="line"><a name="l01191"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa64540734c5a3ae7fe719059e63a727f"> 1191</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CEIV_H             OFS_CEIV+1</span></div>
<div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="comment">/* CECTL0 Control Bits */</span></div>
<div class="line"><a name="l01194"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a837d5629be0e3b197aef1894401ce328"> 1194</a></span>&#160;<span class="preprocessor">#define CEIPSEL0               (0x0001)       </span><span class="comment">/* Comp. E Pos. Channel Input Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01195"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5e5afd7c80150c4b44c4bf66172da9f0"> 1195</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEIPSEL1               (0x0002)       </span><span class="comment">/* Comp. E Pos. Channel Input Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4912b6e5f517480eff84442f6be0111b"> 1196</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEIPSEL2               (0x0004)       </span><span class="comment">/* Comp. E Pos. Channel Input Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a071c3842955ad3664aeadde3e29f2f15"> 1197</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEIPSEL3               (0x0008)       </span><span class="comment">/* Comp. E Pos. Channel Input Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0010)  /* Comp. E */</span></div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="comment">//#define RESERVED            (0x0020)  /* Comp. E */</span></div>
<div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="comment">//#define RESERVED            (0x0040)  /* Comp. E */</span></div>
<div class="line"><a name="l01201"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa1dfb97ecc7e21787d5e056b6f0909ae"> 1201</a></span>&#160;<span class="preprocessor">#define CEIPEN                 (0x0080)       </span><span class="comment">/* Comp. E Pos. Channel Input Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01202"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aae2cd2ffd15ba448a50f6f4a33546bbe"> 1202</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEIMSEL0               (0x0100)       </span><span class="comment">/* Comp. E Neg. Channel Input Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01203"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a12da6adae2d1e927afe87dc572f95b2b"> 1203</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEIMSEL1               (0x0200)       </span><span class="comment">/* Comp. E Neg. Channel Input Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01204"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6d0120c6611004f174f7a321098338fc"> 1204</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEIMSEL2               (0x0400)       </span><span class="comment">/* Comp. E Neg. Channel Input Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01205"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0949221ea53965a7bcfa1a638b23f287"> 1205</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEIMSEL3               (0x0800)       </span><span class="comment">/* Comp. E Neg. Channel Input Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x1000)  /* Comp. E */</span></div>
<div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="comment">//#define RESERVED            (0x2000)  /* Comp. E */</span></div>
<div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="comment">//#define RESERVED            (0x4000)  /* Comp. E */</span></div>
<div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1fdb18bc3519486db0c14c65c22c89f6"> 1209</a></span>&#160;<span class="preprocessor">#define CEIMEN                 (0x8000)       </span><span class="comment">/* Comp. E Neg. Channel Input Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="comment">/* CECTL0 Control Bits */</span></div>
<div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a22eb469f6e3515fed654461794d5d8b1"> 1212</a></span>&#160;<span class="preprocessor">#define CEIPSEL0_L             (0x0001)       </span><span class="comment">/* Comp. E Pos. Channel Input Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac4d8c3b665998913115624f696c01705"> 1213</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEIPSEL1_L             (0x0002)       </span><span class="comment">/* Comp. E Pos. Channel Input Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01214"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a783572f5351a044020ffd6fb1ad10817"> 1214</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEIPSEL2_L             (0x0004)       </span><span class="comment">/* Comp. E Pos. Channel Input Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01215"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad170beed96389a6701a7fe9d68870a0b"> 1215</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEIPSEL3_L             (0x0008)       </span><span class="comment">/* Comp. E Pos. Channel Input Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0010)  /* Comp. E */</span></div>
<div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="comment">//#define RESERVED            (0x0020)  /* Comp. E */</span></div>
<div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="comment">//#define RESERVED            (0x0040)  /* Comp. E */</span></div>
<div class="line"><a name="l01219"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a823da36c5db2981928f3f2146049de86"> 1219</a></span>&#160;<span class="preprocessor">#define CEIPEN_L               (0x0080)       </span><span class="comment">/* Comp. E Pos. Channel Input Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x1000)  /* Comp. E */</span></div>
<div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="comment">//#define RESERVED            (0x2000)  /* Comp. E */</span></div>
<div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="comment">//#define RESERVED            (0x4000)  /* Comp. E */</span></div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;</div>
<div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="comment">/* CECTL0 Control Bits */</span></div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="comment">//#define RESERVED            (0x0010)  /* Comp. E */</span></div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="comment">//#define RESERVED            (0x0020)  /* Comp. E */</span></div>
<div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="comment">//#define RESERVED            (0x0040)  /* Comp. E */</span></div>
<div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#adedb03fca523f92f6e77c6f08cc9cfaa"> 1228</a></span>&#160;<span class="preprocessor">#define CEIMSEL0_H             (0x0001)       </span><span class="comment">/* Comp. E Neg. Channel Input Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01229"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a65076425fb3d47f9aa1a93624baa910d"> 1229</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEIMSEL1_H             (0x0002)       </span><span class="comment">/* Comp. E Neg. Channel Input Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a04ca7e107ee2003fc3183e8be784205c"> 1230</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEIMSEL2_H             (0x0004)       </span><span class="comment">/* Comp. E Neg. Channel Input Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01231"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7c5d8ec98213bb6376eec9a8835f764c"> 1231</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEIMSEL3_H             (0x0008)       </span><span class="comment">/* Comp. E Neg. Channel Input Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x1000)  /* Comp. E */</span></div>
<div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="comment">//#define RESERVED            (0x2000)  /* Comp. E */</span></div>
<div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="comment">//#define RESERVED            (0x4000)  /* Comp. E */</span></div>
<div class="line"><a name="l01235"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa18219ae4e183367a8849fe21bf4919b"> 1235</a></span>&#160;<span class="preprocessor">#define CEIMEN_H               (0x0080)       </span><span class="comment">/* Comp. E Neg. Channel Input Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7c4b02d148ee27d5b3522610b9fe4b4a"> 1237</a></span>&#160;<span class="preprocessor">#define CEIPSEL_0              (0x0000)       </span><span class="comment">/* Comp. E V+ terminal Input Select: Channel 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01238"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a791ea5c43f05958469dcad617fd27d58"> 1238</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEIPSEL_1              (0x0001)       </span><span class="comment">/* Comp. E V+ terminal Input Select: Channel 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01239"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a188799c1cbb6859f799186691e679be7"> 1239</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEIPSEL_2              (0x0002)       </span><span class="comment">/* Comp. E V+ terminal Input Select: Channel 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01240"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5312943c611b7d401c23827d3f38ff94"> 1240</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEIPSEL_3              (0x0003)       </span><span class="comment">/* Comp. E V+ terminal Input Select: Channel 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01241"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a40b2c4082ebf98e64931027f01344945"> 1241</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEIPSEL_4              (0x0004)       </span><span class="comment">/* Comp. E V+ terminal Input Select: Channel 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab8615aaf86e77698d335b129b1840949"> 1242</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEIPSEL_5              (0x0005)       </span><span class="comment">/* Comp. E V+ terminal Input Select: Channel 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01243"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a693cfc8adce9f82f9b802b648510bd19"> 1243</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEIPSEL_6              (0x0006)       </span><span class="comment">/* Comp. E V+ terminal Input Select: Channel 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01244"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3ae877a8a90db2fa78607796406151de"> 1244</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEIPSEL_7              (0x0007)       </span><span class="comment">/* Comp. E V+ terminal Input Select: Channel 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01245"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8746303b3f13805d511cb1b5145a8575"> 1245</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEIPSEL_8              (0x0008)       </span><span class="comment">/* Comp. E V+ terminal Input Select: Channel 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01246"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a16dd3b79b45521cccb7acbef5c4c299e"> 1246</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEIPSEL_9              (0x0009)       </span><span class="comment">/* Comp. E V+ terminal Input Select: Channel 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01247"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af67edc2d9dc39a0b043c41d3b77304e5"> 1247</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEIPSEL_10             (0x000A)       </span><span class="comment">/* Comp. E V+ terminal Input Select: Channel 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01248"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1e77066552aed90d5ff21729d4e273ae"> 1248</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEIPSEL_11             (0x000B)       </span><span class="comment">/* Comp. E V+ terminal Input Select: Channel 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01249"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af683f51c02c812d8e5d1c26a4432380b"> 1249</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEIPSEL_12             (0x000C)       </span><span class="comment">/* Comp. E V+ terminal Input Select: Channel 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01250"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab29853005013274df9d36394050a5fe1"> 1250</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEIPSEL_13             (0x000D)       </span><span class="comment">/* Comp. E V+ terminal Input Select: Channel 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01251"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab007c162921998fbc59d7033cb3368ee"> 1251</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEIPSEL_14             (0x000E)       </span><span class="comment">/* Comp. E V+ terminal Input Select: Channel 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01252"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a829f782f696c6636fe25cdcccd59720c"> 1252</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEIPSEL_15             (0x000F)       </span><span class="comment">/* Comp. E V+ terminal Input Select: Channel 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01254"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af27b9ed15e0b993ee24503cc5f4633a3"> 1254</a></span>&#160;<span class="preprocessor">#define CEIMSEL_0              (0x0000)       </span><span class="comment">/* Comp. E V- Terminal Input Select: Channel 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01255"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a001d926cdc5f02a4a7c4baadd91d3396"> 1255</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEIMSEL_1              (0x0100)       </span><span class="comment">/* Comp. E V- Terminal Input Select: Channel 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01256"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#acb115fc16a9a6ab2523431b5a1509ada"> 1256</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEIMSEL_2              (0x0200)       </span><span class="comment">/* Comp. E V- Terminal Input Select: Channel 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01257"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0e250d8cc4b3af69a67e59f56fe9df47"> 1257</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEIMSEL_3              (0x0300)       </span><span class="comment">/* Comp. E V- Terminal Input Select: Channel 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01258"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a791b91087d33997042839e6f761b81d3"> 1258</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEIMSEL_4              (0x0400)       </span><span class="comment">/* Comp. E V- Terminal Input Select: Channel 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01259"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad2fdd53e0dee022a2be0642f8a625731"> 1259</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEIMSEL_5              (0x0500)       </span><span class="comment">/* Comp. E V- Terminal Input Select: Channel 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01260"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2da81c8aa99c6ce1f80c74bdb674ad4f"> 1260</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEIMSEL_6              (0x0600)       </span><span class="comment">/* Comp. E V- Terminal Input Select: Channel 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01261"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a85a0658d164d4f80789bfe2cf6c22b70"> 1261</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEIMSEL_7              (0x0700)       </span><span class="comment">/* Comp. E V- Terminal Input Select: Channel 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01262"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5aa42d4937a4d0166748f984befa2732"> 1262</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEIMSEL_8              (0x0800)       </span><span class="comment">/* Comp. E V- terminal Input Select: Channel 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01263"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a64fc1e41ce125c9d5c15b7b4916d0dd2"> 1263</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEIMSEL_9              (0x0900)       </span><span class="comment">/* Comp. E V- terminal Input Select: Channel 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01264"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ade26de008e452b1a6e2a0b94d6420af9"> 1264</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEIMSEL_10             (0x0A00)       </span><span class="comment">/* Comp. E V- terminal Input Select: Channel 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01265"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6607da21bd2f6a9c6080d2e5d21abd5b"> 1265</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEIMSEL_11             (0x0B00)       </span><span class="comment">/* Comp. E V- terminal Input Select: Channel 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2f5edc180e37f412eddf78e7320c8214"> 1266</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEIMSEL_12             (0x0C00)       </span><span class="comment">/* Comp. E V- terminal Input Select: Channel 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01267"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a09644e4ff2eb3a5221cb79c4efd1da54"> 1267</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEIMSEL_13             (0x0D00)       </span><span class="comment">/* Comp. E V- terminal Input Select: Channel 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01268"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a75360b3d1f567c755c5187ed11fbaa64"> 1268</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEIMSEL_14             (0x0E00)       </span><span class="comment">/* Comp. E V- terminal Input Select: Channel 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afb2d0bb829f4f17bc071cf077e5936c9"> 1269</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEIMSEL_15             (0x0F00)       </span><span class="comment">/* Comp. E V- terminal Input Select: Channel 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="comment">/* CECTL1 Control Bits */</span></div>
<div class="line"><a name="l01272"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae7d52ab9634063ceba74fde72663a63a"> 1272</a></span>&#160;<span class="preprocessor">#define CEOUT                  (0x0001)       </span><span class="comment">/* Comp. E Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01273"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#acb5f55802eda6570ce18744ed02b21c0"> 1273</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEOUTPOL               (0x0002)       </span><span class="comment">/* Comp. E Output Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01274"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9849247c9e48a2b57fd7f993d601d0c5"> 1274</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEF                    (0x0004)       </span><span class="comment">/* Comp. E Enable Output Filter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a82c56c3c9ef21e2e8db789fcd520b377"> 1275</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEIES                  (0x0008)       </span><span class="comment">/* Comp. E Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01276"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af8d27d3c03c05248ee578c4953793e23"> 1276</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CESHORT                (0x0010)       </span><span class="comment">/* Comp. E Input Short */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01277"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ada0fdd8a147943068ad1057a58987162"> 1277</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEEX                   (0x0020)       </span><span class="comment">/* Comp. E Exchange Inputs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01278"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa874de27f58f2497609da1a9ada2e770"> 1278</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEFDLY0                (0x0040)       </span><span class="comment">/* Comp. E Filter delay Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01279"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a538bfbb6f49a56c128734b795b785420"> 1279</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEFDLY1                (0x0080)       </span><span class="comment">/* Comp. E Filter delay Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01280"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa82efe30ec645be92c57af4fa13a31d9"> 1280</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEPWRMD0               (0x0100)       </span><span class="comment">/* Comp. E Power mode Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01281"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a923931b24183da45081906b6b41900bb"> 1281</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEPWRMD1               (0x0200)       </span><span class="comment">/* Comp. E Power mode Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01282"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#affb58f68dc8281958338eb840c6d12b0"> 1282</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEON                   (0x0400)       </span><span class="comment">/* Comp. E enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01283"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4042751ddedfc16d0a8b24ba4b8fa78b"> 1283</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEMRVL                 (0x0800)       </span><span class="comment">/* Comp. E CEMRV Level */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01284"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afa0aff3c8376be6cb797022ec05b148d"> 1284</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEMRVS                 (0x1000)       </span><span class="comment">/* Comp. E Output selects between VREF0 or VREF1*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x2000)  /* Comp. E */</span></div>
<div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="comment">//#define RESERVED            (0x4000)  /* Comp. E */</span></div>
<div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="comment">//#define RESERVED            (0x8000)  /* Comp. E */</span></div>
<div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;</div>
<div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="comment">/* CECTL1 Control Bits */</span></div>
<div class="line"><a name="l01290"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a31ed968b17f0c31eccbf334b7b96e416"> 1290</a></span>&#160;<span class="preprocessor">#define CEOUT_L                (0x0001)       </span><span class="comment">/* Comp. E Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01291"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6b65af12233d879958aaf0183ebdc217"> 1291</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEOUTPOL_L             (0x0002)       </span><span class="comment">/* Comp. E Output Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01292"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab9292b70e678a4c1607031ad0971c98d"> 1292</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEF_L                  (0x0004)       </span><span class="comment">/* Comp. E Enable Output Filter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01293"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a129ef959434e1de7a019e22772dd9af3"> 1293</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEIES_L                (0x0008)       </span><span class="comment">/* Comp. E Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01294"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2f00a997e90fb65dc57285bda6093282"> 1294</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CESHORT_L              (0x0010)       </span><span class="comment">/* Comp. E Input Short */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01295"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3d83af95a53f03290b33d42d08f26acc"> 1295</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEEX_L                 (0x0020)       </span><span class="comment">/* Comp. E Exchange Inputs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01296"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad2b58a54581e831b0dce7cd4b70911f3"> 1296</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEFDLY0_L              (0x0040)       </span><span class="comment">/* Comp. E Filter delay Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01297"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa7c00acf29f6e05b020c33137e13444f"> 1297</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEFDLY1_L              (0x0080)       </span><span class="comment">/* Comp. E Filter delay Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x2000)  /* Comp. E */</span></div>
<div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="comment">//#define RESERVED            (0x4000)  /* Comp. E */</span></div>
<div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="comment">//#define RESERVED            (0x8000)  /* Comp. E */</span></div>
<div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;</div>
<div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="comment">/* CECTL1 Control Bits */</span></div>
<div class="line"><a name="l01303"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af1e09439a8afb952812f9619d00d0543"> 1303</a></span>&#160;<span class="preprocessor">#define CEPWRMD0_H             (0x0001)       </span><span class="comment">/* Comp. E Power mode Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5bca2f5d15ff85e4dc65748cabd5d1e5"> 1304</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEPWRMD1_H             (0x0002)       </span><span class="comment">/* Comp. E Power mode Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01305"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aad3ddd83834bf93e55dea92800e77623"> 1305</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEON_H                 (0x0004)       </span><span class="comment">/* Comp. E enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01306"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a29136e2603d09a51bae3113eec9217a8"> 1306</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEMRVL_H               (0x0008)       </span><span class="comment">/* Comp. E CEMRV Level */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a078842ccc80c9515e536f55b80959f34"> 1307</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEMRVS_H               (0x0010)       </span><span class="comment">/* Comp. E Output selects between VREF0 or VREF1*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x2000)  /* Comp. E */</span></div>
<div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="comment">//#define RESERVED            (0x4000)  /* Comp. E */</span></div>
<div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="comment">//#define RESERVED            (0x8000)  /* Comp. E */</span></div>
<div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;</div>
<div class="line"><a name="l01312"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7d3d768709101498d9eace0835e46b28"> 1312</a></span>&#160;<span class="preprocessor">#define CEPWRMD_0              (0x0000)       </span><span class="comment">/* Comp. E Power mode 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01313"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1e0adf1f554c3d350d1c4999dc4d40f9"> 1313</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEPWRMD_1              (0x0100)       </span><span class="comment">/* Comp. E Power mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01314"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0ab334c086cbff4bf09de67864dd5bbc"> 1314</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEPWRMD_2              (0x0200)       </span><span class="comment">/* Comp. E Power mode 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8ef9cfb8478bf8b18c146db00f4e2017"> 1315</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEPWRMD_3              (0x0300)       </span><span class="comment">/* Comp. E Power mode 3*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac047c49975c0c2fe8a474e950f101853"> 1317</a></span>&#160;<span class="preprocessor">#define CEFDLY_0               (0x0000)       </span><span class="comment">/* Comp. E Filter delay 0 : 450ns */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01318"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aac3212e727cafcadf716706cea122def"> 1318</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEFDLY_1               (0x0040)       </span><span class="comment">/* Comp. E Filter delay 1 : 900ns */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01319"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af9dc1b401f9e4c78e7052e2eff3f2db3"> 1319</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEFDLY_2               (0x0080)       </span><span class="comment">/* Comp. E Filter delay 2 : 1800ns */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01320"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af282b5d266f1007c479d5a782f98e317"> 1320</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEFDLY_3               (0x00C0)       </span><span class="comment">/* Comp. E Filter delay 3 : 3600ns */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="comment">/* CECTL2 Control Bits */</span></div>
<div class="line"><a name="l01323"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af4d5b42a487df5ae611aedee40387d90"> 1323</a></span>&#160;<span class="preprocessor">#define CEREF00                (0x0001)       </span><span class="comment">/* Comp. E Reference 0 Resistor Select Bit : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01324"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa63d658f7946692522a5f43ffcd0b105"> 1324</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF01                (0x0002)       </span><span class="comment">/* Comp. E Reference 0 Resistor Select Bit : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01325"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a81c2f98244c95f060b14ee337951bd30"> 1325</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF02                (0x0004)       </span><span class="comment">/* Comp. E Reference 0 Resistor Select Bit : 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a05b016f136746dcb2bc1a6021c55715d"> 1326</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF03                (0x0008)       </span><span class="comment">/* Comp. E Reference 0 Resistor Select Bit : 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01327"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8572cb5c0fb91115d94394a52fd709fd"> 1327</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF04                (0x0010)       </span><span class="comment">/* Comp. E Reference 0 Resistor Select Bit : 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01328"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#adb0a5c44ee1e9a0bc80873de75e32323"> 1328</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CERSEL                 (0x0020)       </span><span class="comment">/* Comp. E Reference select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01329"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1625d290d838708a9e54378901d5ac97"> 1329</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CERS0                  (0x0040)       </span><span class="comment">/* Comp. E Reference Source Bit : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01330"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5227b14dd23cbfd915bc878d0960f3c2"> 1330</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CERS1                  (0x0080)       </span><span class="comment">/* Comp. E Reference Source Bit : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01331"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa851f9f5530f7db03cce54879ee060ef"> 1331</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF10                (0x0100)       </span><span class="comment">/* Comp. E Reference 1 Resistor Select Bit : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01332"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a877cdc32defa17216a54afdca39286ed"> 1332</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF11                (0x0200)       </span><span class="comment">/* Comp. E Reference 1 Resistor Select Bit : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01333"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a526bc6ecf3dc8e38eb3c3e6b680f8f21"> 1333</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF12                (0x0400)       </span><span class="comment">/* Comp. E Reference 1 Resistor Select Bit : 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01334"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac04069fbeb148f5e5fb33c585477e690"> 1334</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF13                (0x0800)       </span><span class="comment">/* Comp. E Reference 1 Resistor Select Bit : 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01335"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#acc921089885b09eacb8a73540b51261d"> 1335</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF14                (0x1000)       </span><span class="comment">/* Comp. E Reference 1 Resistor Select Bit : 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01336"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0f23277bb40ce7f58289cd7c4ca6e815"> 1336</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREFL0                (0x2000)       </span><span class="comment">/* Comp. E Reference voltage level Bit : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a77084e1222abc30bd5939cc439a13748"> 1337</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREFL1                (0x4000)       </span><span class="comment">/* Comp. E Reference voltage level Bit : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01338"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a567750202efd1dcd21151eec21c081b8"> 1338</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREFACC               (0x8000)       </span><span class="comment">/* Comp. E Reference Accuracy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="comment">/* CECTL2 Control Bits */</span></div>
<div class="line"><a name="l01341"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9cfb6f5014cae098d7d4eae6bb87a623"> 1341</a></span>&#160;<span class="preprocessor">#define CEREF00_L              (0x0001)       </span><span class="comment">/* Comp. E Reference 0 Resistor Select Bit : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01342"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7ceb8af1e42fe2cc76bc7cb18bad53fc"> 1342</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF01_L              (0x0002)       </span><span class="comment">/* Comp. E Reference 0 Resistor Select Bit : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01343"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab78d929314d880e9450012dc8643f67e"> 1343</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF02_L              (0x0004)       </span><span class="comment">/* Comp. E Reference 0 Resistor Select Bit : 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01344"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae623a3b17cb8d7e20fe8860baa9d8ddc"> 1344</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF03_L              (0x0008)       </span><span class="comment">/* Comp. E Reference 0 Resistor Select Bit : 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01345"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a349b2a6c61b362bf4c0155a14a14cbae"> 1345</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF04_L              (0x0010)       </span><span class="comment">/* Comp. E Reference 0 Resistor Select Bit : 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01346"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9f9050eec51cb959f9792f0db2e76294"> 1346</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CERSEL_L               (0x0020)       </span><span class="comment">/* Comp. E Reference select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01347"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a25073bf77ef1df6041d149c0d59e91c6"> 1347</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CERS0_L                (0x0040)       </span><span class="comment">/* Comp. E Reference Source Bit : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01348"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#abd1459224c0f0ffc81c536ea5b34704d"> 1348</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CERS1_L                (0x0080)       </span><span class="comment">/* Comp. E Reference Source Bit : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="comment">/* CECTL2 Control Bits */</span></div>
<div class="line"><a name="l01351"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a93c0e8faa16d33ce175812b414c6e79e"> 1351</a></span>&#160;<span class="preprocessor">#define CEREF10_H              (0x0001)       </span><span class="comment">/* Comp. E Reference 1 Resistor Select Bit : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01352"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aca19f51282efea0d04612e8bc0b9ba47"> 1352</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF11_H              (0x0002)       </span><span class="comment">/* Comp. E Reference 1 Resistor Select Bit : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01353"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a801df49e3f76a71ca0e2ba52545005c2"> 1353</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF12_H              (0x0004)       </span><span class="comment">/* Comp. E Reference 1 Resistor Select Bit : 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01354"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3a0bb1ef6d82535c421cb2e1f647c5c1"> 1354</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF13_H              (0x0008)       </span><span class="comment">/* Comp. E Reference 1 Resistor Select Bit : 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01355"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afdbe8fa0fb6c5591a399be6468a962c7"> 1355</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF14_H              (0x0010)       </span><span class="comment">/* Comp. E Reference 1 Resistor Select Bit : 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01356"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1da3c28e72af9b5f98b204f228d53dd5"> 1356</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREFL0_H              (0x0020)       </span><span class="comment">/* Comp. E Reference voltage level Bit : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01357"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a15fd13e3765ebf670f176b7abeb7cf43"> 1357</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREFL1_H              (0x0040)       </span><span class="comment">/* Comp. E Reference voltage level Bit : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01358"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1c96dfcf3022ba2312cf37ccfc4018ea"> 1358</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREFACC_H             (0x0080)       </span><span class="comment">/* Comp. E Reference Accuracy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01360"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#adca7fbd878b9a162fefafcf1a6801e47"> 1360</a></span>&#160;<span class="preprocessor">#define CEREF0_0               (0x0000)       </span><span class="comment">/* Comp. E Int. Ref.0 Select 0 : 1/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01361"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa1039fd5aeb8a245f888cb3fa30fcf8e"> 1361</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF0_1               (0x0001)       </span><span class="comment">/* Comp. E Int. Ref.0 Select 1 : 2/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01362"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad29f425207ef80b27cf6fe8a87407403"> 1362</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF0_2               (0x0002)       </span><span class="comment">/* Comp. E Int. Ref.0 Select 2 : 3/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01363"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1c5832c1d97dc9931739fc279c31faaa"> 1363</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF0_3               (0x0003)       </span><span class="comment">/* Comp. E Int. Ref.0 Select 3 : 4/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01364"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae495c4742bebd550f6cbcb04172319d7"> 1364</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF0_4               (0x0004)       </span><span class="comment">/* Comp. E Int. Ref.0 Select 4 : 5/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01365"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2b50c5bc65aadd3ca634fee272668f26"> 1365</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF0_5               (0x0005)       </span><span class="comment">/* Comp. E Int. Ref.0 Select 5 : 6/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01366"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af4e0066449f935fd136e3d5dc9de92cc"> 1366</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF0_6               (0x0006)       </span><span class="comment">/* Comp. E Int. Ref.0 Select 6 : 7/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01367"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8252fa500d7379b7fb3475c5a05b0e4a"> 1367</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF0_7               (0x0007)       </span><span class="comment">/* Comp. E Int. Ref.0 Select 7 : 8/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01368"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8f1a3a65a64ba12ca465903a47887951"> 1368</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF0_8               (0x0008)       </span><span class="comment">/* Comp. E Int. Ref.0 Select 0 : 9/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01369"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a61f8476800902850cc7b0544ca65e9c1"> 1369</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF0_9               (0x0009)       </span><span class="comment">/* Comp. E Int. Ref.0 Select 1 : 10/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01370"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a885d0a0dcee879de0c1e760c1b346c68"> 1370</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF0_10              (0x000A)       </span><span class="comment">/* Comp. E Int. Ref.0 Select 2 : 11/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01371"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac2207f49b591606c15454861684d69a6"> 1371</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF0_11              (0x000B)       </span><span class="comment">/* Comp. E Int. Ref.0 Select 3 : 12/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01372"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afe2897f483466c60518b6664b85c7a23"> 1372</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF0_12              (0x000C)       </span><span class="comment">/* Comp. E Int. Ref.0 Select 4 : 13/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01373"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3e157fde62fb944aec8281b112b1ecb9"> 1373</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF0_13              (0x000D)       </span><span class="comment">/* Comp. E Int. Ref.0 Select 5 : 14/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01374"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad035eff3433f9e87253740302ce76b98"> 1374</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF0_14              (0x000E)       </span><span class="comment">/* Comp. E Int. Ref.0 Select 6 : 15/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01375"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afecb7bc6252845d98bad59da7f3a3a03"> 1375</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF0_15              (0x000F)       </span><span class="comment">/* Comp. E Int. Ref.0 Select 7 : 16/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01376"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af3d9a95be0c104eba52ce821f1808b01"> 1376</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF0_16              (0x0010)       </span><span class="comment">/* Comp. E Int. Ref.0 Select 0 : 17/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01377"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6fb2405544f06196126dce9b2dfe43d1"> 1377</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF0_17              (0x0011)       </span><span class="comment">/* Comp. E Int. Ref.0 Select 1 : 18/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01378"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad333a425cb6e62e26708726aa75fda53"> 1378</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF0_18              (0x0012)       </span><span class="comment">/* Comp. E Int. Ref.0 Select 2 : 19/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01379"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a972a5d67cf471f93d473a92e8db5fd56"> 1379</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF0_19              (0x0013)       </span><span class="comment">/* Comp. E Int. Ref.0 Select 3 : 20/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01380"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a661a762d006c7050482a85dabf21883d"> 1380</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF0_20              (0x0014)       </span><span class="comment">/* Comp. E Int. Ref.0 Select 4 : 21/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01381"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa993ae001e51f045c0b2257ff34f8cf8"> 1381</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF0_21              (0x0015)       </span><span class="comment">/* Comp. E Int. Ref.0 Select 5 : 22/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01382"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7f79b20f9338b1cc1da7f830a0dcf00f"> 1382</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF0_22              (0x0016)       </span><span class="comment">/* Comp. E Int. Ref.0 Select 6 : 23/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01383"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af5cd34e1fbe5f6ebf78c1a95a0f748e2"> 1383</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF0_23              (0x0017)       </span><span class="comment">/* Comp. E Int. Ref.0 Select 7 : 24/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01384"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aba5a7dcd1c62f963cef8373cf8bfb6d6"> 1384</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF0_24              (0x0018)       </span><span class="comment">/* Comp. E Int. Ref.0 Select 0 : 25/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad143f639e09c38a104f1dfd73f36e088"> 1385</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF0_25              (0x0019)       </span><span class="comment">/* Comp. E Int. Ref.0 Select 1 : 26/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a783f0a9ac38fbf2e5eeb4d73c46ebcd0"> 1386</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF0_26              (0x001A)       </span><span class="comment">/* Comp. E Int. Ref.0 Select 2 : 27/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01387"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa1d9a8ebf50793d4022fc262a51dc955"> 1387</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF0_27              (0x001B)       </span><span class="comment">/* Comp. E Int. Ref.0 Select 3 : 28/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01388"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a46fbcf7e73924b9ccb4ef851a38da5c7"> 1388</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF0_28              (0x001C)       </span><span class="comment">/* Comp. E Int. Ref.0 Select 4 : 29/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01389"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a62dd47fe3270a96e1edb8a78d2d9c1f8"> 1389</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF0_29              (0x001D)       </span><span class="comment">/* Comp. E Int. Ref.0 Select 5 : 30/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01390"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad6383a8b5e82879dcd53fa63c6d1dd87"> 1390</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF0_30              (0x001E)       </span><span class="comment">/* Comp. E Int. Ref.0 Select 6 : 31/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01391"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac4ff5b81a9b9e9bd3fd357bb41425485"> 1391</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF0_31              (0x001F)       </span><span class="comment">/* Comp. E Int. Ref.0 Select 7 : 32/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01393"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aeab3d8c65993f3bd305f8bd145898be3"> 1393</a></span>&#160;<span class="preprocessor">#define CERS_0                 (0x0000)       </span><span class="comment">/* Comp. E Reference Source 0 : Off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01394"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5f904bb4b21c6d972f947b8a6c7333a2"> 1394</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CERS_1                 (0x0040)       </span><span class="comment">/* Comp. E Reference Source 1 : Vcc */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01395"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad4ed1e9af90ffae215c40d587706c24b"> 1395</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CERS_2                 (0x0080)       </span><span class="comment">/* Comp. E Reference Source 2 : Shared Ref. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01396"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4ca52bf1dd58b2d7cb35e9fb184ad541"> 1396</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CERS_3                 (0x00C0)       </span><span class="comment">/* Comp. E Reference Source 3 : Shared Ref. / Off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01398"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a68a4e692452466874d669e9f2e48672c"> 1398</a></span>&#160;<span class="preprocessor">#define CEREF1_0               (0x0000)       </span><span class="comment">/* Comp. E Int. Ref.1 Select 0 : 1/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01399"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae1bf6a9de93d2cf236a662ce71321805"> 1399</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF1_1               (0x0100)       </span><span class="comment">/* Comp. E Int. Ref.1 Select 1 : 2/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01400"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#abd16755fe39bf6247017b0f687f8104b"> 1400</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF1_2               (0x0200)       </span><span class="comment">/* Comp. E Int. Ref.1 Select 2 : 3/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01401"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af023d48f8fa1e5b0ce899c39321b3215"> 1401</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF1_3               (0x0300)       </span><span class="comment">/* Comp. E Int. Ref.1 Select 3 : 4/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01402"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#adb3b20434d20aac1cb9daf146013284a"> 1402</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF1_4               (0x0400)       </span><span class="comment">/* Comp. E Int. Ref.1 Select 4 : 5/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01403"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae176557a538cf9e9e4758df5020e6a1b"> 1403</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF1_5               (0x0500)       </span><span class="comment">/* Comp. E Int. Ref.1 Select 5 : 6/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01404"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af5132471751ed618b293f8044cc5c9eb"> 1404</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF1_6               (0x0600)       </span><span class="comment">/* Comp. E Int. Ref.1 Select 6 : 7/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01405"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af26a2860bbd54474c7a1516c717c5729"> 1405</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF1_7               (0x0700)       </span><span class="comment">/* Comp. E Int. Ref.1 Select 7 : 8/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01406"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9de6f6b437d6e45d4cabbcd4f3a0bbf4"> 1406</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF1_8               (0x0800)       </span><span class="comment">/* Comp. E Int. Ref.1 Select 0 : 9/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01407"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a574d3ea4ed52a5341928d71e1827934b"> 1407</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF1_9               (0x0900)       </span><span class="comment">/* Comp. E Int. Ref.1 Select 1 : 10/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01408"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab6aebcca1d72816180214b315478f5c8"> 1408</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF1_10              (0x0A00)       </span><span class="comment">/* Comp. E Int. Ref.1 Select 2 : 11/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01409"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab6a5ecd55ee5aa2e60140ce39fa7dbc6"> 1409</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF1_11              (0x0B00)       </span><span class="comment">/* Comp. E Int. Ref.1 Select 3 : 12/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01410"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8605b539c6f81eb6890351cad3ec120a"> 1410</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF1_12              (0x0C00)       </span><span class="comment">/* Comp. E Int. Ref.1 Select 4 : 13/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01411"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae2a6d16bc2d0cb7ad4578561518ba28e"> 1411</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF1_13              (0x0D00)       </span><span class="comment">/* Comp. E Int. Ref.1 Select 5 : 14/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01412"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a662dc223275a4747524644502f93a0c2"> 1412</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF1_14              (0x0E00)       </span><span class="comment">/* Comp. E Int. Ref.1 Select 6 : 15/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01413"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9e898517f0cd93dd2374c979ef005fd6"> 1413</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF1_15              (0x0F00)       </span><span class="comment">/* Comp. E Int. Ref.1 Select 7 : 16/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01414"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a81082aed0af435c2dbeb0a67065f6694"> 1414</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF1_16              (0x1000)       </span><span class="comment">/* Comp. E Int. Ref.1 Select 0 : 17/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01415"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9ec775ae5a275f783173654903bfd6d5"> 1415</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF1_17              (0x1100)       </span><span class="comment">/* Comp. E Int. Ref.1 Select 1 : 18/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01416"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af8381e18d561054adb77ccd70a8cd69a"> 1416</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF1_18              (0x1200)       </span><span class="comment">/* Comp. E Int. Ref.1 Select 2 : 19/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01417"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a68d99141ccb3fd534ab42710fcf10373"> 1417</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF1_19              (0x1300)       </span><span class="comment">/* Comp. E Int. Ref.1 Select 3 : 20/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01418"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae0882991c5e5174a1697bcb2010ba6d5"> 1418</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF1_20              (0x1400)       </span><span class="comment">/* Comp. E Int. Ref.1 Select 4 : 21/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01419"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab0fb91d7b7d77f5d9a3453d1b54a5a5b"> 1419</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF1_21              (0x1500)       </span><span class="comment">/* Comp. E Int. Ref.1 Select 5 : 22/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01420"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af5aa94fa32b7195d6bb423cec6ad225c"> 1420</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF1_22              (0x1600)       </span><span class="comment">/* Comp. E Int. Ref.1 Select 6 : 23/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01421"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa05a8139dfd11ecdb8e1ab21575f482c"> 1421</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF1_23              (0x1700)       </span><span class="comment">/* Comp. E Int. Ref.1 Select 7 : 24/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01422"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab3bb670dfa5e1b25175e479d05b2f85d"> 1422</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF1_24              (0x1800)       </span><span class="comment">/* Comp. E Int. Ref.1 Select 0 : 25/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01423"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa4a5bc3aa283ef3ebdf1b01339a251e7"> 1423</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF1_25              (0x1900)       </span><span class="comment">/* Comp. E Int. Ref.1 Select 1 : 26/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01424"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#add512dc89042ba95416f33a133cb57e9"> 1424</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF1_26              (0x1A00)       </span><span class="comment">/* Comp. E Int. Ref.1 Select 2 : 27/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01425"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad084f7e7b61e3838b438169e720469cd"> 1425</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF1_27              (0x1B00)       </span><span class="comment">/* Comp. E Int. Ref.1 Select 3 : 28/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01426"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a16b5f5a2543ffa24897338018bc3c19e"> 1426</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF1_28              (0x1C00)       </span><span class="comment">/* Comp. E Int. Ref.1 Select 4 : 29/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01427"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0a3864f1335158fb78e03f79325ef39f"> 1427</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF1_29              (0x1D00)       </span><span class="comment">/* Comp. E Int. Ref.1 Select 5 : 30/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01428"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac0691964f3ca59067553e87e073b8380"> 1428</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF1_30              (0x1E00)       </span><span class="comment">/* Comp. E Int. Ref.1 Select 6 : 31/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01429"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab69dc79e9988b3d112c654f1aee6913a"> 1429</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREF1_31              (0x1F00)       </span><span class="comment">/* Comp. E Int. Ref.1 Select 7 : 32/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01431"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1d8d83a05c58aec3d0826cd4b432a7fc"> 1431</a></span>&#160;<span class="preprocessor">#define CEREFL_0               (0x0000)       </span><span class="comment">/* Comp. E Reference voltage level 0 : None */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01432"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad68c6d7523634fa387a672ab865bfd63"> 1432</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREFL_1               (0x2000)       </span><span class="comment">/* Comp. E Reference voltage level 1 : 1.2V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01433"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa3208f6354b9388bc54f6265aeee39da"> 1433</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREFL_2               (0x4000)       </span><span class="comment">/* Comp. E Reference voltage level 2 : 2.0V  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01434"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7cec25fb014b11618654da7602fe9488"> 1434</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEREFL_3               (0x6000)       </span><span class="comment">/* Comp. E Reference voltage level 3 : 2.5V  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01436"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8c0e14b66afe980b12e6af055c0059ad"> 1436</a></span>&#160;<span class="preprocessor">#define CEPD0                  (0x0001)       </span><span class="comment">/* Comp. E Disable Input Buffer of Port Register .0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01437"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2e8a6e568321629b12f38febb833cb78"> 1437</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEPD1                  (0x0002)       </span><span class="comment">/* Comp. E Disable Input Buffer of Port Register .1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01438"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#adfd2e8e687650bfb02f54e844d6deb0d"> 1438</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEPD2                  (0x0004)       </span><span class="comment">/* Comp. E Disable Input Buffer of Port Register .2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01439"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af2b06744e029c1c811785ae4849e9664"> 1439</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEPD3                  (0x0008)       </span><span class="comment">/* Comp. E Disable Input Buffer of Port Register .3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01440"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8a213c7d1b58b4f6c411ab6b6f664a7b"> 1440</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEPD4                  (0x0010)       </span><span class="comment">/* Comp. E Disable Input Buffer of Port Register .4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01441"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aae016c6cba6d125deaaa14d18e3cb5bf"> 1441</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEPD5                  (0x0020)       </span><span class="comment">/* Comp. E Disable Input Buffer of Port Register .5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01442"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a647524384167cc2d67aa09ee9251fba6"> 1442</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEPD6                  (0x0040)       </span><span class="comment">/* Comp. E Disable Input Buffer of Port Register .6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01443"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0b237067c919c589eb1028260e4eb930"> 1443</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEPD7                  (0x0080)       </span><span class="comment">/* Comp. E Disable Input Buffer of Port Register .7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01444"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a40f8a0f6a3b96db45a538291d819e258"> 1444</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEPD8                  (0x0100)       </span><span class="comment">/* Comp. E Disable Input Buffer of Port Register .8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01445"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a35b99879afd8c0ecdda9c2f7055fc51e"> 1445</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEPD9                  (0x0200)       </span><span class="comment">/* Comp. E Disable Input Buffer of Port Register .9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01446"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4780be29df830a7e605bf0c86f5be4e0"> 1446</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEPD10                 (0x0400)       </span><span class="comment">/* Comp. E Disable Input Buffer of Port Register .10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01447"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a790e550162c6b5ca7f523ecaca16b355"> 1447</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEPD11                 (0x0800)       </span><span class="comment">/* Comp. E Disable Input Buffer of Port Register .11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01448"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab947ccb09fbd5179a965deb9044003fe"> 1448</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEPD12                 (0x1000)       </span><span class="comment">/* Comp. E Disable Input Buffer of Port Register .12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01449"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aeffb18015ae65a59a21f8f038e0cadc2"> 1449</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEPD13                 (0x2000)       </span><span class="comment">/* Comp. E Disable Input Buffer of Port Register .13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01450"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a12dfaeba76eb4bf6d79c75853735c562"> 1450</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEPD14                 (0x4000)       </span><span class="comment">/* Comp. E Disable Input Buffer of Port Register .14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01451"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4b7107893884bc92eb1d206b7beb653e"> 1451</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEPD15                 (0x8000)       </span><span class="comment">/* Comp. E Disable Input Buffer of Port Register .15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01453"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7804092492e868155568db0fdb663e3f"> 1453</a></span>&#160;<span class="preprocessor">#define CEPD0_L                (0x0001)       </span><span class="comment">/* Comp. E Disable Input Buffer of Port Register .0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01454"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9edd03ba9d8d84a533d5cbf074ed8d2c"> 1454</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEPD1_L                (0x0002)       </span><span class="comment">/* Comp. E Disable Input Buffer of Port Register .1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01455"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a689d17b16b3a0e1d3618cbae509a1887"> 1455</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEPD2_L                (0x0004)       </span><span class="comment">/* Comp. E Disable Input Buffer of Port Register .2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01456"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0de2d4614f67d84843ae20cba8fef65f"> 1456</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEPD3_L                (0x0008)       </span><span class="comment">/* Comp. E Disable Input Buffer of Port Register .3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01457"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a21b7bd57f1e71b36336814ba946589ca"> 1457</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEPD4_L                (0x0010)       </span><span class="comment">/* Comp. E Disable Input Buffer of Port Register .4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01458"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a17d16359bc28aee68570491ea8b3e1ea"> 1458</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEPD5_L                (0x0020)       </span><span class="comment">/* Comp. E Disable Input Buffer of Port Register .5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01459"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a39cd2e158d87e8076d59f5bad006c110"> 1459</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEPD6_L                (0x0040)       </span><span class="comment">/* Comp. E Disable Input Buffer of Port Register .6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01460"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab0177681cb2480cc4f2b471013ce03c0"> 1460</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEPD7_L                (0x0080)       </span><span class="comment">/* Comp. E Disable Input Buffer of Port Register .7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01462"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a25044e1dc8aca138f9e87463c1a78a93"> 1462</a></span>&#160;<span class="preprocessor">#define CEPD8_H                (0x0001)       </span><span class="comment">/* Comp. E Disable Input Buffer of Port Register .8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01463"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#abde4810f63a132c9aa20fcfcecb8647a"> 1463</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEPD9_H                (0x0002)       </span><span class="comment">/* Comp. E Disable Input Buffer of Port Register .9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01464"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aead7b6a355f7e70595cfd51371b43c3e"> 1464</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEPD10_H               (0x0004)       </span><span class="comment">/* Comp. E Disable Input Buffer of Port Register .10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01465"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa90b4541318f7c4f67ccaf3b6119e7ed"> 1465</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEPD11_H               (0x0008)       </span><span class="comment">/* Comp. E Disable Input Buffer of Port Register .11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01466"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a19c02da65e44accdb44b8b39ef695a6e"> 1466</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEPD12_H               (0x0010)       </span><span class="comment">/* Comp. E Disable Input Buffer of Port Register .12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01467"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae2574fbd041ae571d1b6723ee3be871a"> 1467</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEPD13_H               (0x0020)       </span><span class="comment">/* Comp. E Disable Input Buffer of Port Register .13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01468"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2ae3ad58801ee03d2492e139c474ce2a"> 1468</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEPD14_H               (0x0040)       </span><span class="comment">/* Comp. E Disable Input Buffer of Port Register .14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01469"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a49d275f1fdfaa0651fdcb39c0a7ab098"> 1469</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEPD15_H               (0x0080)       </span><span class="comment">/* Comp. E Disable Input Buffer of Port Register .15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="comment">/* CEINT Control Bits */</span></div>
<div class="line"><a name="l01472"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad9a64a33e43904b8615f581262fd3d3e"> 1472</a></span>&#160;<span class="preprocessor">#define CEIFG                  (0x0001)       </span><span class="comment">/* Comp. E Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01473"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa998284293ab11db21824571453f40a3"> 1473</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEIIFG                 (0x0002)       </span><span class="comment">/* Comp. E Interrupt Flag Inverted Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED             (0x0004)  /* Comp. E */</span></div>
<div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="comment">//#define RESERVED             (0x0008)  /* Comp. E */</span></div>
<div class="line"><a name="l01476"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#abae4ca990e42d5dec5bd1a108098363d"> 1476</a></span>&#160;<span class="preprocessor">#define CERDYIFG               (0x0010)       </span><span class="comment">/* Comp. E Comparator_E ready interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED             (0x0020)  /* Comp. E */</span></div>
<div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="comment">//#define RESERVED             (0x0040)  /* Comp. E */</span></div>
<div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="comment">//#define RESERVED             (0x0080)  /* Comp. E */</span></div>
<div class="line"><a name="l01480"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae24cd013b89491dcf0a51fcb1b6816f9"> 1480</a></span>&#160;<span class="preprocessor">#define CEIE                   (0x0100)       </span><span class="comment">/* Comp. E Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01481"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a85f5afb59be4373e29b60794b1e1eee1"> 1481</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEIIE                  (0x0200)       </span><span class="comment">/* Comp. E Interrupt Enable Inverted Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED             (0x0400)  /* Comp. E */</span></div>
<div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="comment">//#define RESERVED             (0x0800)  /* Comp. E */</span></div>
<div class="line"><a name="l01484"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab1ebe3b91d342afcaa717add8e81be98"> 1484</a></span>&#160;<span class="preprocessor">#define CERDYIE                (0x1000)       </span><span class="comment">/* Comp. E Comparator_E ready interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED             (0x2000)  /* Comp. E */</span></div>
<div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="comment">//#define RESERVED             (0x4000)  /* Comp. E */</span></div>
<div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="comment">//#define RESERVED             (0x8000)  /* Comp. E */</span></div>
<div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;</div>
<div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="comment">/* CEINT Control Bits */</span></div>
<div class="line"><a name="l01490"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a57cf1642406444df45a5cf1fe4c33e24"> 1490</a></span>&#160;<span class="preprocessor">#define CEIFG_L                (0x0001)       </span><span class="comment">/* Comp. E Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01491"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5a850ec8f10f4b747c29fd78910b079b"> 1491</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEIIFG_L               (0x0002)       </span><span class="comment">/* Comp. E Interrupt Flag Inverted Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED             (0x0004)  /* Comp. E */</span></div>
<div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="comment">//#define RESERVED             (0x0008)  /* Comp. E */</span></div>
<div class="line"><a name="l01494"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aaa845db9e14d97aa407dd8e60f9ff26e"> 1494</a></span>&#160;<span class="preprocessor">#define CERDYIFG_L             (0x0010)       </span><span class="comment">/* Comp. E Comparator_E ready interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED             (0x0020)  /* Comp. E */</span></div>
<div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;<span class="comment">//#define RESERVED             (0x0040)  /* Comp. E */</span></div>
<div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;<span class="comment">//#define RESERVED             (0x0080)  /* Comp. E */</span></div>
<div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;<span class="comment">//#define RESERVED             (0x0400)  /* Comp. E */</span></div>
<div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;<span class="comment">//#define RESERVED             (0x0800)  /* Comp. E */</span></div>
<div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="comment">//#define RESERVED             (0x2000)  /* Comp. E */</span></div>
<div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;<span class="comment">//#define RESERVED             (0x4000)  /* Comp. E */</span></div>
<div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;<span class="comment">//#define RESERVED             (0x8000)  /* Comp. E */</span></div>
<div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;</div>
<div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="comment">/* CEINT Control Bits */</span></div>
<div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;<span class="comment">//#define RESERVED             (0x0004)  /* Comp. E */</span></div>
<div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;<span class="comment">//#define RESERVED             (0x0008)  /* Comp. E */</span></div>
<div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;<span class="comment">//#define RESERVED             (0x0020)  /* Comp. E */</span></div>
<div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="comment">//#define RESERVED             (0x0040)  /* Comp. E */</span></div>
<div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="comment">//#define RESERVED             (0x0080)  /* Comp. E */</span></div>
<div class="line"><a name="l01510"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#abcac5103a78245cfc316b80398f9ce13"> 1510</a></span>&#160;<span class="preprocessor">#define CEIE_H                 (0x0001)       </span><span class="comment">/* Comp. E Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01511"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad1481459c5ff3db0b9f95f1c7c7f96f2"> 1511</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEIIE_H                (0x0002)       </span><span class="comment">/* Comp. E Interrupt Enable Inverted Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED             (0x0400)  /* Comp. E */</span></div>
<div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;<span class="comment">//#define RESERVED             (0x0800)  /* Comp. E */</span></div>
<div class="line"><a name="l01514"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a166592d281a224b3927ef9a62ddde6c0"> 1514</a></span>&#160;<span class="preprocessor">#define CERDYIE_H              (0x0010)       </span><span class="comment">/* Comp. E Comparator_E ready interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED             (0x2000)  /* Comp. E */</span></div>
<div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="comment">//#define RESERVED             (0x4000)  /* Comp. E */</span></div>
<div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="comment">//#define RESERVED             (0x8000)  /* Comp. E */</span></div>
<div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;</div>
<div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="comment">/* CEIV Definitions */</span></div>
<div class="line"><a name="l01520"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2f08a744d695cb35586e70481b3fcba7"> 1520</a></span>&#160;<span class="preprocessor">#define CEIV_NONE              (0x0000)       </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01521"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a16a894015675caa3251bd892dab37a36"> 1521</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEIV_CEIFG             (0x0002)       </span><span class="comment">/* CEIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01522"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1094e8e646cb46a634bc8d558d5b4583"> 1522</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEIV_CEIIFG            (0x0004)       </span><span class="comment">/* CEIIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01523"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3617c2de0985b2757c55fc88315d5113"> 1523</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CEIV_CERDYIFG          (0x000A)       </span><span class="comment">/* CERDYIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="preprocessor"></span><span class="comment">/*************************************************************</span></div>
<div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="comment">* CRC Module</span></div>
<div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;<span class="comment">*************************************************************/</span></div>
<div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_CRC__            </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01531"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3a55792559f4045edfac17ed3c562266"> 1531</a></span>&#160;<span class="preprocessor">#define OFS_CRCDI              (0x0000)       </span><span class="comment">/* CRC Data In Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01532"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a02b0b3b22e6beb2a36a470dfa1ee3b5c"> 1532</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRCDI_L            OFS_CRCDI</span></div>
<div class="line"><a name="l01533"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#abecb3398b92fc9b34f6cf67db91d1bc0"> 1533</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRCDI_H            OFS_CRCDI+1</span></div>
<div class="line"><a name="l01534"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad8e2173700b819bffc590deb0965cf6e"> 1534</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRCDIRB            (0x0002)       </span><span class="comment">/* CRC data in reverse byte Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01535"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a22634800323a51a6936783ed5a511b0d"> 1535</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRCDIRB_L          OFS_CRCDIRB</span></div>
<div class="line"><a name="l01536"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0fca7142024ae1aa788a9928813743fb"> 1536</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRCDIRB_H          OFS_CRCDIRB+1</span></div>
<div class="line"><a name="l01537"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9fe0b96580b2b45be71f492e10e7475a"> 1537</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRCINIRES          (0x0004)       </span><span class="comment">/* CRC Initialisation Register and Result Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01538"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a131c883ec227635e0c04ee4b08721bd4"> 1538</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRCINIRES_L        OFS_CRCINIRES</span></div>
<div class="line"><a name="l01539"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ace6ff787c3a3af22852c4139753a3746"> 1539</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRCINIRES_H        OFS_CRCINIRES+1</span></div>
<div class="line"><a name="l01540"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2f022c54b66b327d29b22d8278ae3cb9"> 1540</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRCRESR            (0x0006)       </span><span class="comment">/* CRC reverse result Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01541"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad3b82e86b57dbaecf42e1949e9d6634d"> 1541</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRCRESR_L          OFS_CRCRESR</span></div>
<div class="line"><a name="l01542"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad2849a7a21e658941862b68306558487"> 1542</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRCRESR_H          OFS_CRCRESR+1</span></div>
<div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="preprocessor"></span><span class="comment">/*************************************************************</span></div>
<div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="comment">* CRC Module</span></div>
<div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="comment">*************************************************************/</span></div>
<div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_CRC32__          </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;</div>
<div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="comment">//#define    CRC32DIL0_O           (0x0000)  /* CRC32 Data In */</span></div>
<div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="preprocessor">#define OFS_CRC32DIW0          (0x0000)       </span><span class="comment">/* CRC32 Data In */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRC32DIW0_L        OFS_CRC32DIW0</span></div>
<div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRC32DIW0_H        OFS_CRC32DIW0+1</span></div>
<div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRC32DIW1          (0x0002)       </span><span class="comment">/* CRC32 Data In */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRC32DIW1_L        OFS_CRC32DIW1</span></div>
<div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRC32DIW1_H        OFS_CRC32DIW1+1</span></div>
<div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC32DIB0              CRC32DIW0_L</span></div>
<div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="comment">//#define    CRC32DIRBL0_O         (0x0004)  /* CRC32 Data In Reversed Bit */</span></div>
<div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="preprocessor">#define OFS_CRC32DIRBW1        (0x0004)       </span><span class="comment">/* CRC32 Data In Reversed Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRC32DIRBW1_L      OFS_CRC32DIRBW1</span></div>
<div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRC32DIRBW1_H      OFS_CRC32DIRBW1+1</span></div>
<div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRC32DIRBW0        (0x0006)       </span><span class="comment">/* CRC32 Data In Reversed Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRC32DIRBW0_L      OFS_CRC32DIRBW0</span></div>
<div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRC32DIRBW0_H      OFS_CRC32DIRBW0+1</span></div>
<div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC32DIRBB0            CRC32DIRBW0_H</span></div>
<div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;<span class="comment">//#define    CRC32INIRESL0_O       (0x0008)  /* CRC32 Initialization and Result */</span></div>
<div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="preprocessor">#define OFS_CRC32INIRESW0      (0x0008)       </span><span class="comment">/* CRC32 Initialization and Result */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRC32INIRESW0_L    OFS_CRC32INIRESW0</span></div>
<div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRC32INIRESW0_H    OFS_CRC32INIRESW0+1</span></div>
<div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRC32INIRESW1      (0x000A)       </span><span class="comment">/* CRC32 Initialization and Result */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRC32INIRESW1_L    OFS_CRC32INIRESW1</span></div>
<div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRC32INIRESW1_H    OFS_CRC32INIRESW1+1</span></div>
<div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC32RESB0             CRC32INIRESW0_L</span></div>
<div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC32RESB1             CRC32INIRESW0_H</span></div>
<div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC32RESB2             CRC32INIRESW1_L</span></div>
<div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC32RESB3             CRC32INIRESW1_H</span></div>
<div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="comment">//#define    CRC32RESRL0_O         (0x000C)  /* CRC32 Result Reverse */</span></div>
<div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="preprocessor">#define OFS_CRC32RESRW1        (0x000C)       </span><span class="comment">/* CRC32 Result Reverse */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRC32RESRW1_L      OFS_CRC32RESRW1</span></div>
<div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRC32RESRW1_H      OFS_CRC32RESRW1+1</span></div>
<div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRC32RESRW0        (0x000E)       </span><span class="comment">/* CRC32 Result Reverse */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRC32RESRW0_L      OFS_CRC32RESRW0</span></div>
<div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRC32RESRW0_H      OFS_CRC32RESRW0+1</span></div>
<div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC32RESRB3            CRC32RESRW1_L</span></div>
<div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC32RESRB2            CRC32RESRW1_H</span></div>
<div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC32RESRB1            CRC32RESRW0_L</span></div>
<div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC32RESRB0            CRC32RESRW0_H</span></div>
<div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="comment">//#define    CRC16DIL0_O           (0x0010)  /* CRC16 Data Input */</span></div>
<div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;<span class="preprocessor">#define OFS_CRC16DIW0          (0x0010)       </span><span class="comment">/* CRC16 Data Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRC16DIW0_L        OFS_CRC16DIW0</span></div>
<div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRC16DIW0_H        OFS_CRC16DIW0+1</span></div>
<div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRC16DIW1          (0x0012)       </span><span class="comment">/* CRC16 Data Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRC16DIW1_L        OFS_CRC16DIW1</span></div>
<div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRC16DIW1_H        OFS_CRC16DIW1+1</span></div>
<div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC16DIB0              CRC16DIW0_L</span></div>
<div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="preprocessor"></span><span class="comment">//#define    CRC16DIRBL0_O         (0x0014)  /* CRC16 Data In Reverse */</span></div>
<div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="preprocessor">#define OFS_CRC16DIRBW1        (0x0014)       </span><span class="comment">/* CRC16 Data In Reverse */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRC16DIRBW1_L      OFS_CRC16DIRBW1</span></div>
<div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRC16DIRBW1_H      OFS_CRC16DIRBW1+1</span></div>
<div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRC16DIRBW0        (0x0016)       </span><span class="comment">/* CRC16 Data In Reverse */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRC16DIRBW0_L      OFS_CRC16DIRBW0</span></div>
<div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRC16DIRBW0_H      OFS_CRC16DIRBW0+1</span></div>
<div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC16DIRBB0            CRC16DIRBW0_L</span></div>
<div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="comment">//#define    CRC16INIRESL0_O       (0x0018)  /* CRC16 Init and Result */</span></div>
<div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="preprocessor">#define OFS_CRC16INIRESW0      (0x0018)       </span><span class="comment">/* CRC16 Init and Result */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRC16INIRESW0_L    OFS_CRC16INIRESW0</span></div>
<div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRC16INIRESW0_H    OFS_CRC16INIRESW0+1</span></div>
<div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC16INIRESB1          CRC16INIRESW0_H</span></div>
<div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC16INIRESB0          CRC16INIRESW0_L</span></div>
<div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;<span class="comment">//#define    CRC16RESRL0_O         (0x001E)  /* CRC16 Result Reverse */</span></div>
<div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;<span class="preprocessor">#define OFS_CRC16RESRW0        (0x001E)       </span><span class="comment">/* CRC16 Result Reverse */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRC16RESRW0_L      OFS_CRC16RESRW0</span></div>
<div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRC16RESRW0_H      OFS_CRC16RESRW0+1</span></div>
<div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRC16RESRW1        (0x001C)       </span><span class="comment">/* CRC16 Result Reverse */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRC16RESRW1_L      OFS_CRC16RESRW1</span></div>
<div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRC16RESRW1_H      OFS_CRC16RESRW1+1</span></div>
<div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC16RESRB1            CRC16RESRW0_L</span></div>
<div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC16RESRB0            CRC16RESRW0_H</span></div>
<div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="comment">* CLOCK SYSTEM</span></div>
<div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_CS__              </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;<span class="preprocessor">#define OFS_CSCTL0             (0x0000)       </span><span class="comment">/* CS Control Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CSCTL0_L           OFS_CSCTL0</span></div>
<div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CSCTL0_H           OFS_CSCTL0+1</span></div>
<div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CSCTL1             (0x0002)       </span><span class="comment">/* CS Control Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CSCTL1_L           OFS_CSCTL1</span></div>
<div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CSCTL1_H           OFS_CSCTL1+1</span></div>
<div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CSCTL2             (0x0004)       </span><span class="comment">/* CS Control Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CSCTL2_L           OFS_CSCTL2</span></div>
<div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CSCTL2_H           OFS_CSCTL2+1</span></div>
<div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CSCTL3             (0x0006)       </span><span class="comment">/* CS Control Register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CSCTL3_L           OFS_CSCTL3</span></div>
<div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CSCTL3_H           OFS_CSCTL3+1</span></div>
<div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CSCTL4             (0x0008)       </span><span class="comment">/* CS Control Register 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CSCTL4_L           OFS_CSCTL4</span></div>
<div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CSCTL4_H           OFS_CSCTL4+1</span></div>
<div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CSCTL5             (0x000A)       </span><span class="comment">/* CS Control Register 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CSCTL5_L           OFS_CSCTL5</span></div>
<div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CSCTL5_H           OFS_CSCTL5+1</span></div>
<div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CSCTL6             (0x000C)       </span><span class="comment">/* CS Control Register 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CSCTL6_L           OFS_CSCTL6</span></div>
<div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CSCTL6_H           OFS_CSCTL6+1</span></div>
<div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<span class="comment">/* CSCTL0 Control Bits */</span></div>
<div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;</div>
<div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="preprocessor">#define CSKEY                  (0xA500)       </span><span class="comment">/* CS Password */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CSKEY_H                (0xA5)         </span><span class="comment">/* CS Password for high byte access */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;<span class="comment">/* CSCTL1 Control Bits */</span></div>
<div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="preprocessor">#define DCOFSEL0               (0x0002)       </span><span class="comment">/* DCO frequency select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCOFSEL1               (0x0004)       </span><span class="comment">/* DCO frequency select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCOFSEL2               (0x0008)       </span><span class="comment">/* DCO frequency select Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCORSEL                (0x0040)       </span><span class="comment">/* DCO range select. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="comment">/* CSCTL1 Control Bits */</span></div>
<div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;<span class="preprocessor">#define DCOFSEL0_L             (0x0002)       </span><span class="comment">/* DCO frequency select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCOFSEL1_L             (0x0004)       </span><span class="comment">/* DCO frequency select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCOFSEL2_L             (0x0008)       </span><span class="comment">/* DCO frequency select Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCORSEL_L              (0x0040)       </span><span class="comment">/* DCO range select. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;<span class="preprocessor">#define DCOFSEL_0              (0x0000)       </span><span class="comment">/* DCO frequency select: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCOFSEL_1              (0x0002)       </span><span class="comment">/* DCO frequency select: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCOFSEL_2              (0x0004)       </span><span class="comment">/* DCO frequency select: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCOFSEL_3              (0x0006)       </span><span class="comment">/* DCO frequency select: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCOFSEL_4              (0x0008)       </span><span class="comment">/* DCO frequency select: 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCOFSEL_5              (0x000A)       </span><span class="comment">/* DCO frequency select: 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCOFSEL_6              (0x000C)       </span><span class="comment">/* DCO frequency select: 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCOFSEL_7              (0x000E)       </span><span class="comment">/* DCO frequency select: 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;<span class="comment">/* CSCTL2 Control Bits */</span></div>
<div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="preprocessor">#define SELM0                  (0x0001)       </span><span class="comment">/* MCLK Source Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM1                  (0x0002)       </span><span class="comment">/* MCLK Source Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM2                  (0x0004)       </span><span class="comment">/* MCLK Source Select Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0004)    /* RESERVED */</span></div>
<div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;<span class="comment">//#define RESERVED            (0x0008)    /* RESERVED */</span></div>
<div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;<span class="preprocessor">#define SELS0                  (0x0010)       </span><span class="comment">/* SMCLK Source Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS1                  (0x0020)       </span><span class="comment">/* SMCLK Source Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS2                  (0x0040)       </span><span class="comment">/* SMCLK Source Select Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0040)    /* RESERVED */</span></div>
<div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;<span class="comment">//#define RESERVED            (0x0080)    /* RESERVED */</span></div>
<div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;<span class="preprocessor">#define SELA0                  (0x0100)       </span><span class="comment">/* ACLK Source Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA1                  (0x0200)       </span><span class="comment">/* ACLK Source Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA2                  (0x0400)       </span><span class="comment">/* ACLK Source Select Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0400)    /* RESERVED */</span></div>
<div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="comment">//#define RESERVED            (0x0800)    /* RESERVED */</span></div>
<div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;<span class="comment">//#define RESERVED            (0x1000)    /* RESERVED */</span></div>
<div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;<span class="comment">//#define RESERVED            (0x2000)    /* RESERVED */</span></div>
<div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="comment">//#define RESERVED            (0x4000)    /* RESERVED */</span></div>
<div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;<span class="comment">//#define RESERVED            (0x8000)    /* RESERVED */</span></div>
<div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;</div>
<div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;<span class="comment">/* CSCTL2 Control Bits */</span></div>
<div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;<span class="preprocessor">#define SELM0_L                (0x0001)       </span><span class="comment">/* MCLK Source Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM1_L                (0x0002)       </span><span class="comment">/* MCLK Source Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM2_L                (0x0004)       </span><span class="comment">/* MCLK Source Select Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0004)    /* RESERVED */</span></div>
<div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;<span class="comment">//#define RESERVED            (0x0008)    /* RESERVED */</span></div>
<div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;<span class="preprocessor">#define SELS0_L                (0x0010)       </span><span class="comment">/* SMCLK Source Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS1_L                (0x0020)       </span><span class="comment">/* SMCLK Source Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS2_L                (0x0040)       </span><span class="comment">/* SMCLK Source Select Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0040)    /* RESERVED */</span></div>
<div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;<span class="comment">//#define RESERVED            (0x0080)    /* RESERVED */</span></div>
<div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;<span class="comment">//#define RESERVED            (0x0400)    /* RESERVED */</span></div>
<div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;<span class="comment">//#define RESERVED            (0x0800)    /* RESERVED */</span></div>
<div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;<span class="comment">//#define RESERVED            (0x1000)    /* RESERVED */</span></div>
<div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;<span class="comment">//#define RESERVED            (0x2000)    /* RESERVED */</span></div>
<div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;<span class="comment">//#define RESERVED            (0x4000)    /* RESERVED */</span></div>
<div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;<span class="comment">//#define RESERVED            (0x8000)    /* RESERVED */</span></div>
<div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;</div>
<div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;<span class="comment">/* CSCTL2 Control Bits */</span></div>
<div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;<span class="comment">//#define RESERVED            (0x0004)    /* RESERVED */</span></div>
<div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;<span class="comment">//#define RESERVED            (0x0008)    /* RESERVED */</span></div>
<div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="comment">//#define RESERVED            (0x0040)    /* RESERVED */</span></div>
<div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;<span class="comment">//#define RESERVED            (0x0080)    /* RESERVED */</span></div>
<div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;<span class="preprocessor">#define SELA0_H                (0x0001)       </span><span class="comment">/* ACLK Source Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA1_H                (0x0002)       </span><span class="comment">/* ACLK Source Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA2_H                (0x0004)       </span><span class="comment">/* ACLK Source Select Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0400)    /* RESERVED */</span></div>
<div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;<span class="comment">//#define RESERVED            (0x0800)    /* RESERVED */</span></div>
<div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;<span class="comment">//#define RESERVED            (0x1000)    /* RESERVED */</span></div>
<div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;<span class="comment">//#define RESERVED            (0x2000)    /* RESERVED */</span></div>
<div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;<span class="comment">//#define RESERVED            (0x4000)    /* RESERVED */</span></div>
<div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;<span class="comment">//#define RESERVED            (0x8000)    /* RESERVED */</span></div>
<div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;</div>
<div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;<span class="preprocessor">#define SELM_0                 (0x0000)       </span><span class="comment">/* MCLK Source Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM_1                 (0x0001)       </span><span class="comment">/* MCLK Source Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM_2                 (0x0002)       </span><span class="comment">/* MCLK Source Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM_3                 (0x0003)       </span><span class="comment">/* MCLK Source Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM_4                 (0x0004)       </span><span class="comment">/* MCLK Source Select 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM_5                 (0x0005)       </span><span class="comment">/* MCLK Source Select 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM_6                 (0x0006)       </span><span class="comment">/* MCLK Source Select 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM_7                 (0x0007)       </span><span class="comment">/* MCLK Source Select 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM__LFXTCLK          (0x0000)       </span><span class="comment">/* MCLK Source Select LFXTCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM__VLOCLK           (0x0001)       </span><span class="comment">/* MCLK Source Select VLOCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM__LFMODOSC         (0x0002)       </span><span class="comment">/* MCLK Source Select LFMODOSC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM__DCOCLK           (0x0003)       </span><span class="comment">/* MCLK Source Select DCOCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM__MODOSC           (0x0004)       </span><span class="comment">/* MCLK Source Select MODOSC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM__HFXTCLK          (0x0005)       </span><span class="comment">/* MCLK Source Select HFXTCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;<span class="preprocessor">#define SELS_0                 (0x0000)       </span><span class="comment">/* SMCLK Source Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS_1                 (0x0010)       </span><span class="comment">/* SMCLK Source Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS_2                 (0x0020)       </span><span class="comment">/* SMCLK Source Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS_3                 (0x0030)       </span><span class="comment">/* SMCLK Source Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS_4                 (0x0040)       </span><span class="comment">/* SMCLK Source Select 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS_5                 (0x0050)       </span><span class="comment">/* SMCLK Source Select 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS_6                 (0x0060)       </span><span class="comment">/* SMCLK Source Select 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS_7                 (0x0070)       </span><span class="comment">/* SMCLK Source Select 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS__LFXTCLK          (0x0000)       </span><span class="comment">/* SMCLK Source Select LFXTCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS__VLOCLK           (0x0010)       </span><span class="comment">/* SMCLK Source Select VLOCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS__LFMODOSC         (0x0020)       </span><span class="comment">/* SMCLK Source Select LFMODOSC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS__DCOCLK           (0x0030)       </span><span class="comment">/* SMCLK Source Select DCOCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS__MODOSC           (0x0040)       </span><span class="comment">/* SMCLK Source Select MODOSC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS__HFXTCLK          (0x0050)       </span><span class="comment">/* SMCLK Source Select HFXTCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;<span class="preprocessor">#define SELA_0                 (0x0000)       </span><span class="comment">/* ACLK Source Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA_1                 (0x0100)       </span><span class="comment">/* ACLK Source Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA_2                 (0x0200)       </span><span class="comment">/* ACLK Source Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA_3                 (0x0300)       </span><span class="comment">/* ACLK Source Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA_4                 (0x0400)       </span><span class="comment">/* ACLK Source Select 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA_5                 (0x0500)       </span><span class="comment">/* ACLK Source Select 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA_6                 (0x0600)       </span><span class="comment">/* ACLK Source Select 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA_7                 (0x0700)       </span><span class="comment">/* ACLK Source Select 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA__LFXTCLK          (0x0000)       </span><span class="comment">/* ACLK Source Select LFXTCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA__VLOCLK           (0x0100)       </span><span class="comment">/* ACLK Source Select VLOCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA__LFMODOSC         (0x0200)       </span><span class="comment">/* ACLK Source Select LFMODOSC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;<span class="comment">/* CSCTL3 Control Bits */</span></div>
<div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;<span class="preprocessor">#define DIVM0                  (0x0001)       </span><span class="comment">/* MCLK Divider Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM1                  (0x0002)       </span><span class="comment">/* MCLK Divider Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM2                  (0x0004)       </span><span class="comment">/* MCLK Divider Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0004)    /* RESERVED */</span></div>
<div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<span class="comment">//#define RESERVED            (0x0008)    /* RESERVED */</span></div>
<div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;<span class="preprocessor">#define DIVS0                  (0x0010)       </span><span class="comment">/* SMCLK Divider Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS1                  (0x0020)       </span><span class="comment">/* SMCLK Divider Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS2                  (0x0040)       </span><span class="comment">/* SMCLK Divider Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0040)    /* RESERVED */</span></div>
<div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;<span class="comment">//#define RESERVED            (0x0080)    /* RESERVED */</span></div>
<div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;<span class="preprocessor">#define DIVA0                  (0x0100)       </span><span class="comment">/* ACLK Divider Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA1                  (0x0200)       </span><span class="comment">/* ACLK Divider Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA2                  (0x0400)       </span><span class="comment">/* ACLK Divider Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0400)    /* RESERVED */</span></div>
<div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;<span class="comment">//#define RESERVED            (0x0800)    /* RESERVED */</span></div>
<div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="comment">//#define RESERVED            (0x1000)    /* RESERVED */</span></div>
<div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="comment">//#define RESERVED            (0x2000)    /* RESERVED */</span></div>
<div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;<span class="comment">//#define RESERVED            (0x4000)    /* RESERVED */</span></div>
<div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;<span class="comment">//#define RESERVED            (0x8000)    /* RESERVED */</span></div>
<div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;</div>
<div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;<span class="comment">/* CSCTL3 Control Bits */</span></div>
<div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;<span class="preprocessor">#define DIVM0_L                (0x0001)       </span><span class="comment">/* MCLK Divider Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM1_L                (0x0002)       </span><span class="comment">/* MCLK Divider Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM2_L                (0x0004)       </span><span class="comment">/* MCLK Divider Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0004)    /* RESERVED */</span></div>
<div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;<span class="comment">//#define RESERVED            (0x0008)    /* RESERVED */</span></div>
<div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<span class="preprocessor">#define DIVS0_L                (0x0010)       </span><span class="comment">/* SMCLK Divider Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS1_L                (0x0020)       </span><span class="comment">/* SMCLK Divider Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS2_L                (0x0040)       </span><span class="comment">/* SMCLK Divider Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0040)    /* RESERVED */</span></div>
<div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;<span class="comment">//#define RESERVED            (0x0080)    /* RESERVED */</span></div>
<div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;<span class="comment">//#define RESERVED            (0x0400)    /* RESERVED */</span></div>
<div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;<span class="comment">//#define RESERVED            (0x0800)    /* RESERVED */</span></div>
<div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;<span class="comment">//#define RESERVED            (0x1000)    /* RESERVED */</span></div>
<div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;<span class="comment">//#define RESERVED            (0x2000)    /* RESERVED */</span></div>
<div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;<span class="comment">//#define RESERVED            (0x4000)    /* RESERVED */</span></div>
<div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;<span class="comment">//#define RESERVED            (0x8000)    /* RESERVED */</span></div>
<div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;</div>
<div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;<span class="comment">/* CSCTL3 Control Bits */</span></div>
<div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;<span class="comment">//#define RESERVED            (0x0004)    /* RESERVED */</span></div>
<div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;<span class="comment">//#define RESERVED            (0x0008)    /* RESERVED */</span></div>
<div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;<span class="comment">//#define RESERVED            (0x0040)    /* RESERVED */</span></div>
<div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;<span class="comment">//#define RESERVED            (0x0080)    /* RESERVED */</span></div>
<div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;<span class="preprocessor">#define DIVA0_H                (0x0001)       </span><span class="comment">/* ACLK Divider Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA1_H                (0x0002)       </span><span class="comment">/* ACLK Divider Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA2_H                (0x0004)       </span><span class="comment">/* ACLK Divider Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0400)    /* RESERVED */</span></div>
<div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;<span class="comment">//#define RESERVED            (0x0800)    /* RESERVED */</span></div>
<div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;<span class="comment">//#define RESERVED            (0x1000)    /* RESERVED */</span></div>
<div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;<span class="comment">//#define RESERVED            (0x2000)    /* RESERVED */</span></div>
<div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;<span class="comment">//#define RESERVED            (0x4000)    /* RESERVED */</span></div>
<div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;<span class="comment">//#define RESERVED            (0x8000)    /* RESERVED */</span></div>
<div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;</div>
<div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;<span class="preprocessor">#define DIVM_0                 (0x0000)       </span><span class="comment">/* MCLK Source Divider 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM_1                 (0x0001)       </span><span class="comment">/* MCLK Source Divider 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM_2                 (0x0002)       </span><span class="comment">/* MCLK Source Divider 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM_3                 (0x0003)       </span><span class="comment">/* MCLK Source Divider 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM_4                 (0x0004)       </span><span class="comment">/* MCLK Source Divider 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM_5                 (0x0005)       </span><span class="comment">/* MCLK Source Divider 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM__1                (0x0000)       </span><span class="comment">/* MCLK Source Divider f(MCLK)/1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM__2                (0x0001)       </span><span class="comment">/* MCLK Source Divider f(MCLK)/2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM__4                (0x0002)       </span><span class="comment">/* MCLK Source Divider f(MCLK)/4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM__8                (0x0003)       </span><span class="comment">/* MCLK Source Divider f(MCLK)/8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM__16               (0x0004)       </span><span class="comment">/* MCLK Source Divider f(MCLK)/16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM__32               (0x0005)       </span><span class="comment">/* MCLK Source Divider f(MCLK)/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;<span class="preprocessor">#define DIVS_0                 (0x0000)       </span><span class="comment">/* SMCLK Source Divider 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS_1                 (0x0010)       </span><span class="comment">/* SMCLK Source Divider 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS_2                 (0x0020)       </span><span class="comment">/* SMCLK Source Divider 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS_3                 (0x0030)       </span><span class="comment">/* SMCLK Source Divider 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS_4                 (0x0040)       </span><span class="comment">/* SMCLK Source Divider 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS_5                 (0x0050)       </span><span class="comment">/* SMCLK Source Divider 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS__1                (0x0000)       </span><span class="comment">/* SMCLK Source Divider f(SMCLK)/1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS__2                (0x0010)       </span><span class="comment">/* SMCLK Source Divider f(SMCLK)/2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS__4                (0x0020)       </span><span class="comment">/* SMCLK Source Divider f(SMCLK)/4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS__8                (0x0030)       </span><span class="comment">/* SMCLK Source Divider f(SMCLK)/8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS__16               (0x0040)       </span><span class="comment">/* SMCLK Source Divider f(SMCLK)/16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS__32               (0x0050)       </span><span class="comment">/* SMCLK Source Divider f(SMCLK)/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;<span class="preprocessor">#define DIVA_0                 (0x0000)       </span><span class="comment">/* ACLK Source Divider 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA_1                 (0x0100)       </span><span class="comment">/* ACLK Source Divider 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA_2                 (0x0200)       </span><span class="comment">/* ACLK Source Divider 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA_3                 (0x0300)       </span><span class="comment">/* ACLK Source Divider 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA_4                 (0x0400)       </span><span class="comment">/* ACLK Source Divider 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA_5                 (0x0500)       </span><span class="comment">/* ACLK Source Divider 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA__1                (0x0000)       </span><span class="comment">/* ACLK Source Divider f(ACLK)/1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA__2                (0x0100)       </span><span class="comment">/* ACLK Source Divider f(ACLK)/2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA__4                (0x0200)       </span><span class="comment">/* ACLK Source Divider f(ACLK)/4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA__8                (0x0300)       </span><span class="comment">/* ACLK Source Divider f(ACLK)/8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA__16               (0x0400)       </span><span class="comment">/* ACLK Source Divider f(ACLK)/16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA__32               (0x0500)       </span><span class="comment">/* ACLK Source Divider f(ACLK)/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;<span class="comment">/* CSCTL4 Control Bits */</span></div>
<div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;<span class="preprocessor">#define LFXTOFF                (0x0001)       </span><span class="comment">/* High Frequency Oscillator 1 (XT1) disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SMCLKOFF               (0x0002)       </span><span class="comment">/* SMCLK Off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLOOFF                 (0x0008)       </span><span class="comment">/* VLO Off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LFXTBYPASS             (0x0010)       </span><span class="comment">/* LFXT bypass mode : 0: internal 1:sourced from external pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LFXTAGCOFF             (0x0020)       </span><span class="comment">/* LFXT automatic gain control off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LFXTDRIVE0             (0x0040)       </span><span class="comment">/* LFXT Drive Level mode Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LFXTDRIVE1             (0x0080)       </span><span class="comment">/* LFXT Drive Level mode Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HFXTOFF                (0x0100)       </span><span class="comment">/* High Frequency Oscillator disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HFFREQ0                (0x0400)       </span><span class="comment">/* HFXT frequency selection Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HFFREQ1                (0x0800)       </span><span class="comment">/* HFXT frequency selection Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HFXTBYPASS             (0x1000)       </span><span class="comment">/* HFXT bypass mode : 0: internal 1:sourced from external pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HFXTDRIVE0             (0x4000)       </span><span class="comment">/* HFXT Drive Level mode Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HFXTDRIVE1             (0x8000)       </span><span class="comment">/* HFXT Drive Level mode Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;<span class="comment">/* CSCTL4 Control Bits */</span></div>
<div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;<span class="preprocessor">#define LFXTOFF_L              (0x0001)       </span><span class="comment">/* High Frequency Oscillator 1 (XT1) disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SMCLKOFF_L             (0x0002)       </span><span class="comment">/* SMCLK Off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLOOFF_L               (0x0008)       </span><span class="comment">/* VLO Off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LFXTBYPASS_L           (0x0010)       </span><span class="comment">/* LFXT bypass mode : 0: internal 1:sourced from external pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LFXTAGCOFF_L           (0x0020)       </span><span class="comment">/* LFXT automatic gain control off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LFXTDRIVE0_L           (0x0040)       </span><span class="comment">/* LFXT Drive Level mode Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LFXTDRIVE1_L           (0x0080)       </span><span class="comment">/* LFXT Drive Level mode Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;<span class="comment">/* CSCTL4 Control Bits */</span></div>
<div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;<span class="preprocessor">#define HFXTOFF_H              (0x0001)       </span><span class="comment">/* High Frequency Oscillator disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HFFREQ0_H              (0x0004)       </span><span class="comment">/* HFXT frequency selection Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HFFREQ1_H              (0x0008)       </span><span class="comment">/* HFXT frequency selection Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HFXTBYPASS_H           (0x0010)       </span><span class="comment">/* HFXT bypass mode : 0: internal 1:sourced from external pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HFXTDRIVE0_H           (0x0040)       </span><span class="comment">/* HFXT Drive Level mode Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HFXTDRIVE1_H           (0x0080)       </span><span class="comment">/* HFXT Drive Level mode Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;<span class="preprocessor">#define LFXTDRIVE_0            (0x0000)       </span><span class="comment">/* LFXT Drive Level mode: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LFXTDRIVE_1            (0x0040)       </span><span class="comment">/* LFXT Drive Level mode: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LFXTDRIVE_2            (0x0080)       </span><span class="comment">/* LFXT Drive Level mode: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LFXTDRIVE_3            (0x00C0)       </span><span class="comment">/* LFXT Drive Level mode: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;<span class="preprocessor">#define HFFREQ_0               (0x0000)       </span><span class="comment">/* HFXT frequency selection: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HFFREQ_1               (0x0400)       </span><span class="comment">/* HFXT frequency selection: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HFFREQ_2               (0x0800)       </span><span class="comment">/* HFXT frequency selection: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HFFREQ_3               (0x0C00)       </span><span class="comment">/* HFXT frequency selection: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;<span class="preprocessor">#define HFXTDRIVE_0            (0x0000)       </span><span class="comment">/* HFXT Drive Level mode: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HFXTDRIVE_1            (0x4000)       </span><span class="comment">/* HFXT Drive Level mode: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HFXTDRIVE_2            (0x8000)       </span><span class="comment">/* HFXT Drive Level mode: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HFXTDRIVE_3            (0xC000)       </span><span class="comment">/* HFXT Drive Level mode: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;<span class="comment">/* CSCTL5 Control Bits */</span></div>
<div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;<span class="preprocessor">#define LFXTOFFG               (0x0001)       </span><span class="comment">/* LFXT Low Frequency Oscillator Fault Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HFXTOFFG               (0x0002)       </span><span class="comment">/* HFXT High Frequency Oscillator Fault Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENSTFCNT1              (0x0040)       </span><span class="comment">/* Enable start counter for XT1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENSTFCNT2              (0x0080)       </span><span class="comment">/* Enable start counter for XT2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;<span class="comment">/* CSCTL5 Control Bits */</span></div>
<div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;<span class="preprocessor">#define LFXTOFFG_L             (0x0001)       </span><span class="comment">/* LFXT Low Frequency Oscillator Fault Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HFXTOFFG_L             (0x0002)       </span><span class="comment">/* HFXT High Frequency Oscillator Fault Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENSTFCNT1_L            (0x0040)       </span><span class="comment">/* Enable start counter for XT1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENSTFCNT2_L            (0x0080)       </span><span class="comment">/* Enable start counter for XT2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;<span class="comment">/* CSCTL6 Control Bits */</span></div>
<div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;<span class="preprocessor">#define ACLKREQEN              (0x0001)       </span><span class="comment">/* ACLK Clock Request Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCLKREQEN              (0x0002)       </span><span class="comment">/* MCLK Clock Request Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SMCLKREQEN             (0x0004)       </span><span class="comment">/* SMCLK Clock Request Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MODCLKREQEN            (0x0008)       </span><span class="comment">/* MODOSC Clock Request Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;<span class="comment">/* CSCTL6 Control Bits */</span></div>
<div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;<span class="preprocessor">#define ACLKREQEN_L            (0x0001)       </span><span class="comment">/* ACLK Clock Request Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCLKREQEN_L            (0x0002)       </span><span class="comment">/* MCLK Clock Request Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SMCLKREQEN_L           (0x0004)       </span><span class="comment">/* SMCLK Clock Request Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MODCLKREQEN_L          (0x0008)       </span><span class="comment">/* MODOSC Clock Request Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;<span class="comment">* DMA_X</span></div>
<div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_DMAX_3__           </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01947"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a413bda3c2e6ba2c8cc1545158cf8e14e"> 1947</a></span>&#160;<span class="preprocessor">#define OFS_DMACTL0            (0x0000)       </span><span class="comment">/* DMA Module Control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01948"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a60c68b53036c9c1f5ebe5dfa58ecc1dc"> 1948</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMACTL0_L          OFS_DMACTL0</span></div>
<div class="line"><a name="l01949"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2a6d4767dee3d90d16c3c8dfbccc8e7a"> 1949</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMACTL0_H          OFS_DMACTL0+1</span></div>
<div class="line"><a name="l01950"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac144d2cd05d9ad988394551fb5c0b347"> 1950</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMACTL1            (0x0002)       </span><span class="comment">/* DMA Module Control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01951"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab06f290438c41c42d7c34d1c7d81b620"> 1951</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMACTL1_L          OFS_DMACTL1</span></div>
<div class="line"><a name="l01952"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a36fd129f3d6d3b937372342449098020"> 1952</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMACTL1_H          OFS_DMACTL1+1</span></div>
<div class="line"><a name="l01953"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9bcc5bb18fd3694e43a62483e2e0dcfe"> 1953</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMACTL2            (0x0004)       </span><span class="comment">/* DMA Module Control 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01954"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9d9f6cbc03b656a6aea439ff0e6c1ec6"> 1954</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMACTL2_L          OFS_DMACTL2</span></div>
<div class="line"><a name="l01955"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a553671208743061f9967065bb54c648e"> 1955</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMACTL2_H          OFS_DMACTL2+1</span></div>
<div class="line"><a name="l01956"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad5bdf12f39344a7b02617d097fed8eb3"> 1956</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMACTL3            (0x0006)       </span><span class="comment">/* DMA Module Control 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01957"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac74fdc91acbdb740e02290c0db8cfe64"> 1957</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMACTL3_L          OFS_DMACTL3</span></div>
<div class="line"><a name="l01958"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3b17bf2fe07d71f2b41479e90d9c1c5f"> 1958</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMACTL3_H          OFS_DMACTL3+1</span></div>
<div class="line"><a name="l01959"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3b4819c16c929cad00258e07af28402b"> 1959</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMACTL4            (0x0008)       </span><span class="comment">/* DMA Module Control 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01960"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a80778e6336824224d7353df225575a75"> 1960</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMACTL4_L          OFS_DMACTL4</span></div>
<div class="line"><a name="l01961"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a54559d739f23b50b347f3fa272a88093"> 1961</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMACTL4_H          OFS_DMACTL4+1</span></div>
<div class="line"><a name="l01962"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6481f2fe9fb89c611bff9e3313ba6807"> 1962</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMAIV              (0x000E)       </span><span class="comment">/* DMA Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01963"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a54a529e9f1c2c33b343ab9489dfaebb8"> 1963</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMAIV_L            OFS_DMAIV</span></div>
<div class="line"><a name="l01964"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a529fa081890bf3796aa062d59b216706"> 1964</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMAIV_H            OFS_DMAIV+1</span></div>
<div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01966"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afa52bf63037dcbe9ae8d60e98ef41163"> 1966</a></span>&#160;<span class="preprocessor">#define OFS_DMA0CTL            (0x0010)       </span><span class="comment">/* DMA Channel 0 Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01967"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae950582e85b82b1e6f3e193301d4b29c"> 1967</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA0CTL_L          OFS_DMA0CTL</span></div>
<div class="line"><a name="l01968"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad2be638ed2e30398556b984282fad5e8"> 1968</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA0CTL_H          OFS_DMA0CTL+1</span></div>
<div class="line"><a name="l01969"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a81da65c3bc30612de24113d9ea1e149e"> 1969</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA0SA             (0x0012)       </span><span class="comment">/* DMA Channel 0 Source Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01970"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0e75ddc88371250f224f1708fb1a3392"> 1970</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA0DA             (0x0016)       </span><span class="comment">/* DMA Channel 0 Destination Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01971"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a477cc92f78d396968eed6f44d7c2f624"> 1971</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA0SZ             (0x001A)       </span><span class="comment">/* DMA Channel 0 Transfer Size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01973"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3346d8924bd4261d9b27bafbb1b83276"> 1973</a></span>&#160;<span class="preprocessor">#define OFS_DMA1CTL            (0x0020)       </span><span class="comment">/* DMA Channel 1 Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01974"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a46a7484e8296492376d3df6a18b6f19b"> 1974</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA1CTL_L          OFS_DMA1CTL</span></div>
<div class="line"><a name="l01975"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8ae97692f7e975c20237c209bd24349f"> 1975</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA1CTL_H          OFS_DMA1CTL+1</span></div>
<div class="line"><a name="l01976"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a830762e334b9857842f8ecd84453bd28"> 1976</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA1SA             (0x0022)       </span><span class="comment">/* DMA Channel 1 Source Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01977"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aabfc4e99335a5ed95ac14ab6df4bdaed"> 1977</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA1DA             (0x0026)       </span><span class="comment">/* DMA Channel 1 Destination Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01978"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9c065b0025ebc59c7acd76ee07321060"> 1978</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA1SZ             (0x002A)       </span><span class="comment">/* DMA Channel 1 Transfer Size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01980"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae259e5aec1c165596f982fafa57f44a7"> 1980</a></span>&#160;<span class="preprocessor">#define OFS_DMA2CTL            (0x0030)       </span><span class="comment">/* DMA Channel 2 Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01981"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2d337c423c5dbc1f923fd3eb272cdd9d"> 1981</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA2CTL_L          OFS_DMA2CTL</span></div>
<div class="line"><a name="l01982"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab87f2ecefa95b3e749c9b311c639e4c7"> 1982</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA2CTL_H          OFS_DMA2CTL+1</span></div>
<div class="line"><a name="l01983"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab31f1da7b568654b6c27d150153cf681"> 1983</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA2SA             (0x0032)       </span><span class="comment">/* DMA Channel 2 Source Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01984"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a47d7357054d4e0eabf2169fc2fb311ef"> 1984</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA2DA             (0x0036)       </span><span class="comment">/* DMA Channel 2 Destination Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01985"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afe50948b4759b57e8811faa4306b9d9b"> 1985</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA2SZ             (0x003A)       </span><span class="comment">/* DMA Channel 2 Transfer Size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;<span class="comment">/* DMACTL0 Control Bits */</span></div>
<div class="line"><a name="l01988"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a11a53574274272f5d85fd964c57dd3e4"> 1988</a></span>&#160;<span class="preprocessor">#define DMA0TSEL0              (0x0001)       </span><span class="comment">/* DMA channel 0 transfer select bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01989"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8eb004e38060a4292dc846e8376aabb5"> 1989</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA0TSEL1              (0x0002)       </span><span class="comment">/* DMA channel 0 transfer select bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01990"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#adeedc84a2c9f625ca9cf321138a080f0"> 1990</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA0TSEL2              (0x0004)       </span><span class="comment">/* DMA channel 0 transfer select bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01991"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a59624e59ee2dc0017112f33482b7a18a"> 1991</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA0TSEL3              (0x0008)       </span><span class="comment">/* DMA channel 0 transfer select bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01992"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0e6bd7a4de9c079ed417d2e47d62a8aa"> 1992</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA0TSEL4              (0x0010)       </span><span class="comment">/* DMA channel 0 transfer select bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01993"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a244a44bcb6b780ecacbef9d6ce0159e2"> 1993</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA1TSEL0              (0x0100)       </span><span class="comment">/* DMA channel 1 transfer select bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01994"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9d882b4e435f492eb3452d3280517cab"> 1994</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA1TSEL1              (0x0200)       </span><span class="comment">/* DMA channel 1 transfer select bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01995"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac6626c80e5e333f9d09c1d1e9af71d3f"> 1995</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA1TSEL2              (0x0400)       </span><span class="comment">/* DMA channel 1 transfer select bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01996"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aabe5b6e8c309497826998c9360a836d0"> 1996</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA1TSEL3              (0x0800)       </span><span class="comment">/* DMA channel 1 transfer select bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01997"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa540040d35576af9554bc5cf8adebbf1"> 1997</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA1TSEL4              (0x1000)       </span><span class="comment">/* DMA channel 1 transfer select bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;<span class="comment">/* DMACTL0 Control Bits */</span></div>
<div class="line"><a name="l02000"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab552d5f50c10d291557a608e3e1af503"> 2000</a></span>&#160;<span class="preprocessor">#define DMA0TSEL0_L            (0x0001)       </span><span class="comment">/* DMA channel 0 transfer select bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02001"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5c7fbdb50d9f408daacb22729f50f64d"> 2001</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA0TSEL1_L            (0x0002)       </span><span class="comment">/* DMA channel 0 transfer select bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02002"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a61221a29542bfdf2114c68d28ab8e7dd"> 2002</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA0TSEL2_L            (0x0004)       </span><span class="comment">/* DMA channel 0 transfer select bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02003"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af34033eb23bea55165c906e760b3fb96"> 2003</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA0TSEL3_L            (0x0008)       </span><span class="comment">/* DMA channel 0 transfer select bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02004"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6dd6cb8cf22cbfb26e52cc41141c805b"> 2004</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA0TSEL4_L            (0x0010)       </span><span class="comment">/* DMA channel 0 transfer select bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;<span class="comment">/* DMACTL0 Control Bits */</span></div>
<div class="line"><a name="l02007"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aac5325e5219ce199fcb99380901358d3"> 2007</a></span>&#160;<span class="preprocessor">#define DMA1TSEL0_H            (0x0001)       </span><span class="comment">/* DMA channel 1 transfer select bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02008"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2392e914cba01600d1a1812aa34d064d"> 2008</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA1TSEL1_H            (0x0002)       </span><span class="comment">/* DMA channel 1 transfer select bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02009"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7a36d9d62d5ea53021751986cac89158"> 2009</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA1TSEL2_H            (0x0004)       </span><span class="comment">/* DMA channel 1 transfer select bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02010"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4f588b8311a7bb20efc89fcc02add6d5"> 2010</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA1TSEL3_H            (0x0008)       </span><span class="comment">/* DMA channel 1 transfer select bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02011"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae386932adcaa1c338e78fd072f7bbfe3"> 2011</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA1TSEL4_H            (0x0010)       </span><span class="comment">/* DMA channel 1 transfer select bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;<span class="comment">/* DMACTL01 Control Bits */</span></div>
<div class="line"><a name="l02014"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aadcfd83dda08a991aed772f3643024a5"> 2014</a></span>&#160;<span class="preprocessor">#define DMA2TSEL0              (0x0001)       </span><span class="comment">/* DMA channel 2 transfer select bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02015"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8586ac7d752caff2c0983c6dbc1704cb"> 2015</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA2TSEL1              (0x0002)       </span><span class="comment">/* DMA channel 2 transfer select bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02016"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a041e71f735b7a89b889bb47a6c6600da"> 2016</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA2TSEL2              (0x0004)       </span><span class="comment">/* DMA channel 2 transfer select bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02017"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2420c2a665f441a76f34b158c1eeba19"> 2017</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA2TSEL3              (0x0008)       </span><span class="comment">/* DMA channel 2 transfer select bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02018"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a77e8d21c836e0455659938acadcc0ed8"> 2018</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA2TSEL4              (0x0010)       </span><span class="comment">/* DMA channel 2 transfer select bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;<span class="comment">/* DMACTL01 Control Bits */</span></div>
<div class="line"><a name="l02021"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad9cf7ffdceb41e31e69a17b4d6940432"> 2021</a></span>&#160;<span class="preprocessor">#define DMA2TSEL0_L            (0x0001)       </span><span class="comment">/* DMA channel 2 transfer select bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02022"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aae175c19da5cc03babc7b43ca1249e3b"> 2022</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA2TSEL1_L            (0x0002)       </span><span class="comment">/* DMA channel 2 transfer select bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02023"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa0f328886ee91426628414bf29e3d03b"> 2023</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA2TSEL2_L            (0x0004)       </span><span class="comment">/* DMA channel 2 transfer select bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02024"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a29dda2e25ed5d29b8dbd5801dd918668"> 2024</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA2TSEL3_L            (0x0008)       </span><span class="comment">/* DMA channel 2 transfer select bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02025"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a10d440fb5c66d6c1311a80b64a5441e4"> 2025</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA2TSEL4_L            (0x0010)       </span><span class="comment">/* DMA channel 2 transfer select bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;<span class="comment">/* DMACTL4 Control Bits */</span></div>
<div class="line"><a name="l02028"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a02bcb3f230648344ddef03d2ccea19eb"> 2028</a></span>&#160;<span class="preprocessor">#define ENNMI                  (0x0001)       </span><span class="comment">/* Enable NMI interruption of DMA */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02029"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af1d48ecc012cc80477ac9fe804e3775c"> 2029</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ROUNDROBIN             (0x0002)       </span><span class="comment">/* Round-Robin DMA channel priorities */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02030"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a504d3ba8de42fb739343b5a2230adcb9"> 2030</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMARMWDIS              (0x0004)       </span><span class="comment">/* Inhibited DMA transfers during read-modify-write CPU operations */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;<span class="comment">/* DMACTL4 Control Bits */</span></div>
<div class="line"><a name="l02033"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a29ffbf51a7d80bf56d2f730ebd589806"> 2033</a></span>&#160;<span class="preprocessor">#define ENNMI_L                (0x0001)       </span><span class="comment">/* Enable NMI interruption of DMA */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02034"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#abae9f75a7d05ddf6bc76e8ed982027c0"> 2034</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ROUNDROBIN_L           (0x0002)       </span><span class="comment">/* Round-Robin DMA channel priorities */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02035"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af7b65913a3f6470fe8297b222c7ebcb2"> 2035</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMARMWDIS_L            (0x0004)       </span><span class="comment">/* Inhibited DMA transfers during read-modify-write CPU operations */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;<span class="comment">/* DMAxCTL Control Bits */</span></div>
<div class="line"><a name="l02038"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5e90d17e1521f4f83da649b3bc79b3ef"> 2038</a></span>&#160;<span class="preprocessor">#define DMAREQ                 (0x0001)       </span><span class="comment">/* Initiate DMA transfer with DMATSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02039"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a20d7c9f02bb7e738557accb071509e1c"> 2039</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAABORT               (0x0002)       </span><span class="comment">/* DMA transfer aborted by NMI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02040"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6b8293f220c6dcf823b6d8220562b81e"> 2040</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAIE                  (0x0004)       </span><span class="comment">/* DMA interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02041"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a39d2154df69c8c9daee7da94496b9325"> 2041</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAIFG                 (0x0008)       </span><span class="comment">/* DMA interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02042"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1c55cb8ff888a37e6a2811ef35e1dc8a"> 2042</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAEN                  (0x0010)       </span><span class="comment">/* DMA enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02043"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5e45390385e7407c81e332b50484dd8c"> 2043</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMALEVEL               (0x0020)       </span><span class="comment">/* DMA level sensitive trigger select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02044"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a86d3fa5c1c9e2369f56580a663815d1b"> 2044</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMASRCBYTE             (0x0040)       </span><span class="comment">/* DMA source byte */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02045"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5e8ca78dcd79dfb743c5db01787a1161"> 2045</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADSTBYTE             (0x0080)       </span><span class="comment">/* DMA destination byte */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02046"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#abc971c59cde15e31ff2aaa132639c5ee"> 2046</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMASRCINCR0            (0x0100)       </span><span class="comment">/* DMA source increment bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02047"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a11e46c245e4e27f382294cbc283036ca"> 2047</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMASRCINCR1            (0x0200)       </span><span class="comment">/* DMA source increment bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02048"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1ff9870252b55e2c594cfa8cd6bfaf15"> 2048</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADSTINCR0            (0x0400)       </span><span class="comment">/* DMA destination increment bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02049"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7be5b1994e7affbefa6eb9f6a7a13abc"> 2049</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADSTINCR1            (0x0800)       </span><span class="comment">/* DMA destination increment bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02050"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a000241ed8b078422d87ba5aed5166c2a"> 2050</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADT0                 (0x1000)       </span><span class="comment">/* DMA transfer mode bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02051"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8e841538e65196c12d326395425472b2"> 2051</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADT1                 (0x2000)       </span><span class="comment">/* DMA transfer mode bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02052"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1945111adb1cf4dc33a079580fe6cef9"> 2052</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADT2                 (0x4000)       </span><span class="comment">/* DMA transfer mode bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;<span class="comment">/* DMAxCTL Control Bits */</span></div>
<div class="line"><a name="l02055"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#adbe46c7a6f5ccfbd8c421bf4f7003495"> 2055</a></span>&#160;<span class="preprocessor">#define DMAREQ_L               (0x0001)       </span><span class="comment">/* Initiate DMA transfer with DMATSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02056"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad6241e2286b73f536ac61b417c77a753"> 2056</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAABORT_L             (0x0002)       </span><span class="comment">/* DMA transfer aborted by NMI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02057"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae03cdd2e4921b4ac80f2875b2053ea71"> 2057</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAIE_L                (0x0004)       </span><span class="comment">/* DMA interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02058"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af35ff0ce6b47f8d71db18f278af43b38"> 2058</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAIFG_L               (0x0008)       </span><span class="comment">/* DMA interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02059"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2607a06512c3db1df1f17958e2e5a2dd"> 2059</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAEN_L                (0x0010)       </span><span class="comment">/* DMA enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02060"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6eb697be63c7513dcb96ddc2e7d75e6a"> 2060</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMALEVEL_L             (0x0020)       </span><span class="comment">/* DMA level sensitive trigger select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02061"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#abe386e7773b9dd71790a72d793481c69"> 2061</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMASRCBYTE_L           (0x0040)       </span><span class="comment">/* DMA source byte */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02062"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9edda73d37a2216d098727f992a27384"> 2062</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADSTBYTE_L           (0x0080)       </span><span class="comment">/* DMA destination byte */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;<span class="comment">/* DMAxCTL Control Bits */</span></div>
<div class="line"><a name="l02065"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a75834c893b7d65d1038e70fa7e28aaa8"> 2065</a></span>&#160;<span class="preprocessor">#define DMASRCINCR0_H          (0x0001)       </span><span class="comment">/* DMA source increment bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02066"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a77d4ca27c0f6a526f1b9622c150c7137"> 2066</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMASRCINCR1_H          (0x0002)       </span><span class="comment">/* DMA source increment bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02067"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac3f377cd79cdf2467f168c1d32cb7a1a"> 2067</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADSTINCR0_H          (0x0004)       </span><span class="comment">/* DMA destination increment bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02068"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a197364ebabf15f9165cb04e07187ef3d"> 2068</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADSTINCR1_H          (0x0008)       </span><span class="comment">/* DMA destination increment bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02069"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5b4a4cacaa7896da9f54946c268bff62"> 2069</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADT0_H               (0x0010)       </span><span class="comment">/* DMA transfer mode bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02070"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9abcd3388068fd5d84acc7d22400ce25"> 2070</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADT1_H               (0x0020)       </span><span class="comment">/* DMA transfer mode bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02071"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5063451bae4f5d134ce7295949308c64"> 2071</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADT2_H               (0x0040)       </span><span class="comment">/* DMA transfer mode bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02073"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a44c123d946f198a3e8c1fa002f165b06"> 2073</a></span>&#160;<span class="preprocessor">#define DMASWDW                (0*0x0040u)    </span><span class="comment">/* DMA transfer: source word to destination word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02074"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ace456b70b0ba64865983fd1ac3825fc6"> 2074</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMASBDW                (1*0x0040u)    </span><span class="comment">/* DMA transfer: source byte to destination word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02075"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aeaff8f448ef539e7ca001b301fd41ddd"> 2075</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMASWDB                (2*0x0040u)    </span><span class="comment">/* DMA transfer: source word to destination byte */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02076"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aaf13bbafd38741617f3a28c33b33c22a"> 2076</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMASBDB                (3*0x0040u)    </span><span class="comment">/* DMA transfer: source byte to destination byte */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02078"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af3615b03d97e13408d88e3dc08eb713a"> 2078</a></span>&#160;<span class="preprocessor">#define DMASRCINCR_0           (0*0x0100u)    </span><span class="comment">/* DMA source increment 0: source address unchanged */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02079"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af29d85bbbad141b96d0fa6c7a82bd3f4"> 2079</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMASRCINCR_1           (1*0x0100u)    </span><span class="comment">/* DMA source increment 1: source address unchanged */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02080"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#abf4d43af6e8c95d79c90c42f5c0286df"> 2080</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMASRCINCR_2           (2*0x0100u)    </span><span class="comment">/* DMA source increment 2: source address decremented */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02081"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a476f284c870177714d57c3346af18bac"> 2081</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMASRCINCR_3           (3*0x0100u)    </span><span class="comment">/* DMA source increment 3: source address incremented */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02083"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2d9a3b6986422feebe24a354ec801845"> 2083</a></span>&#160;<span class="preprocessor">#define DMADSTINCR_0           (0*0x0400u)    </span><span class="comment">/* DMA destination increment 0: destination address unchanged */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02084"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4184302beb53c9269bd3c57cb4be8fdb"> 2084</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADSTINCR_1           (1*0x0400u)    </span><span class="comment">/* DMA destination increment 1: destination address unchanged */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02085"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab09e844d001a06c6c1a5338d4fea9c48"> 2085</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADSTINCR_2           (2*0x0400u)    </span><span class="comment">/* DMA destination increment 2: destination address decremented */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02086"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a58e552c300474e317ab173257e53ec9f"> 2086</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADSTINCR_3           (3*0x0400u)    </span><span class="comment">/* DMA destination increment 3: destination address incremented */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02088"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a22edf5e5c811f780f7c0d53e62ca2a6b"> 2088</a></span>&#160;<span class="preprocessor">#define DMADT_0                (0*0x1000u)    </span><span class="comment">/* DMA transfer mode 0: Single transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02089"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9859eed4e74637063084d8ade54efe6a"> 2089</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADT_1                (1*0x1000u)    </span><span class="comment">/* DMA transfer mode 1: Block transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02090"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5c928cf9f8536af2e9939aa52ce1879c"> 2090</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADT_2                (2*0x1000u)    </span><span class="comment">/* DMA transfer mode 2: Burst-Block transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02091"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7fb2cf0764b84da1b7bd75b6cdfcfcf4"> 2091</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADT_3                (3*0x1000u)    </span><span class="comment">/* DMA transfer mode 3: Burst-Block transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02092"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae1b03abbfdb6d46263aacf64fbdb9d1e"> 2092</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADT_4                (4*0x1000u)    </span><span class="comment">/* DMA transfer mode 4: Repeated Single transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02093"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a688e7bbae5f9758f0089b10bc600e825"> 2093</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADT_5                (5*0x1000u)    </span><span class="comment">/* DMA transfer mode 5: Repeated Block transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02094"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac5224cb938a85a09b46ca2aafe113f07"> 2094</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADT_6                (6*0x1000u)    </span><span class="comment">/* DMA transfer mode 6: Repeated Burst-Block transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02095"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a446e703940355b829e111540fe740a89"> 2095</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADT_7                (7*0x1000u)    </span><span class="comment">/* DMA transfer mode 7: Repeated Burst-Block transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;<span class="comment">/* DMAIV Definitions */</span></div>
<div class="line"><a name="l02098"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa9a87a40076e4709a2fc39dc6c5d4761"> 2098</a></span>&#160;<span class="preprocessor">#define DMAIV_NONE             (0x0000)       </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02099"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a98095068d988fda7c7470bdd6d97903f"> 2099</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAIV_DMA0IFG          (0x0002)       </span><span class="comment">/* DMA0IFG*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02100"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a92412944ab558f33b87ed1b4ce207502"> 2100</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAIV_DMA1IFG          (0x0004)       </span><span class="comment">/* DMA1IFG*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02101"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5571863dea999b098698e60f8e3eedb7"> 2101</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAIV_DMA2IFG          (0x0006)       </span><span class="comment">/* DMA2IFG*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;<span class="comment">* EXTENDED SCAN INTERFACE</span></div>
<div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_ESI__                </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;<span class="preprocessor">#define OFS_ESIDEBUG1          (0x0000)       </span><span class="comment">/* ESI debug register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDEBUG1_L        OFS_ESIDEBUG1</span></div>
<div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDEBUG1_H        OFS_ESIDEBUG1+1</span></div>
<div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDEBUG2          (0x0002)       </span><span class="comment">/* ESI debug register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDEBUG2_L        OFS_ESIDEBUG2</span></div>
<div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDEBUG2_H        OFS_ESIDEBUG2+1</span></div>
<div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDEBUG3          (0x0004)       </span><span class="comment">/* ESI debug register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDEBUG3_L        OFS_ESIDEBUG3</span></div>
<div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDEBUG3_H        OFS_ESIDEBUG3+1</span></div>
<div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDEBUG4          (0x0006)       </span><span class="comment">/* ESI debug register 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDEBUG4_L        OFS_ESIDEBUG4</span></div>
<div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDEBUG4_H        OFS_ESIDEBUG4+1</span></div>
<div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDEBUG5          (0x0008)       </span><span class="comment">/* ESI debug register 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDEBUG5_L        OFS_ESIDEBUG5</span></div>
<div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDEBUG5_H        OFS_ESIDEBUG5+1</span></div>
<div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESICNT0            (0x0010)       </span><span class="comment">/* ESI PSM counter 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESICNT0_L          OFS_ESICNT0</span></div>
<div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESICNT0_H          OFS_ESICNT0+1</span></div>
<div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESICNT1            (0x0012)       </span><span class="comment">/* ESI PSM counter 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESICNT1_L          OFS_ESICNT1</span></div>
<div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESICNT1_H          OFS_ESICNT1+1</span></div>
<div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESICNT2            (0x0014)       </span><span class="comment">/* ESI PSM counter 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESICNT2_L          OFS_ESICNT2</span></div>
<div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESICNT2_H          OFS_ESICNT2+1</span></div>
<div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESICNT3            (0x0016)       </span><span class="comment">/* ESI oscillator counter register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESICNT3_L          OFS_ESICNT3</span></div>
<div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESICNT3_H          OFS_ESICNT3+1</span></div>
<div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIIV              (0x001A)       </span><span class="comment">/* ESI interrupt vector */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIIV_L            OFS_ESIIV</span></div>
<div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIIV_H            OFS_ESIIV+1</span></div>
<div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIINT1            (0x001C)       </span><span class="comment">/* ESI interrupt register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIINT1_L          OFS_ESIINT1</span></div>
<div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIINT1_H          OFS_ESIINT1+1</span></div>
<div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIINT2            (0x001E)       </span><span class="comment">/* ESI interrupt register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIINT2_L          OFS_ESIINT2</span></div>
<div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIINT2_H          OFS_ESIINT2+1</span></div>
<div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIAFE             (0x0020)       </span><span class="comment">/* ESI AFE control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIAFE_L           OFS_ESIAFE</span></div>
<div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIAFE_H           OFS_ESIAFE+1</span></div>
<div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIPPU             (0x0022)       </span><span class="comment">/* ESI PPU control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIPPU_L           OFS_ESIPPU</span></div>
<div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIPPU_H           OFS_ESIPPU+1</span></div>
<div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM             (0x0024)       </span><span class="comment">/* ESI TSM control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM_L           OFS_ESITSM</span></div>
<div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM_H           OFS_ESITSM+1</span></div>
<div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIPSM             (0x0026)       </span><span class="comment">/* ESI PSM control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIPSM_L           OFS_ESIPSM</span></div>
<div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIPSM_H           OFS_ESIPSM+1</span></div>
<div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIOSC             (0x0028)       </span><span class="comment">/* ESI oscillator control register*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIOSC_L           OFS_ESIOSC</span></div>
<div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIOSC_H           OFS_ESIOSC+1</span></div>
<div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESICTL             (0x002A)       </span><span class="comment">/* ESI control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESICTL_L           OFS_ESICTL</span></div>
<div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESICTL_H           OFS_ESICTL+1</span></div>
<div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITHR1            (0x002C)       </span><span class="comment">/* ESI PSM Counter Threshold 1 register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITHR1_L          OFS_ESITHR1</span></div>
<div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITHR1_H          OFS_ESITHR1+1</span></div>
<div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITHR2            (0x002E)       </span><span class="comment">/* ESI PSM Counter Threshold 2 register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITHR2_L          OFS_ESITHR2</span></div>
<div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITHR2_H          OFS_ESITHR2+1</span></div>
<div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDAC1R0          (0x0040)       </span><span class="comment">/* ESI DAC1 register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDAC1R0_L        OFS_ESIDAC1R0</span></div>
<div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDAC1R0_H        OFS_ESIDAC1R0+1</span></div>
<div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDAC1R1          (0x0042)       </span><span class="comment">/* ESI DAC1 register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDAC1R1_L        OFS_ESIDAC1R1</span></div>
<div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDAC1R1_H        OFS_ESIDAC1R1+1</span></div>
<div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDAC1R2          (0x0044)       </span><span class="comment">/* ESI DAC1 register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDAC1R2_L        OFS_ESIDAC1R2</span></div>
<div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDAC1R2_H        OFS_ESIDAC1R2+1</span></div>
<div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDAC1R3          (0x0046)       </span><span class="comment">/* ESI DAC1 register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDAC1R3_L        OFS_ESIDAC1R3</span></div>
<div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDAC1R3_H        OFS_ESIDAC1R3+1</span></div>
<div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDAC1R4          (0x0048)       </span><span class="comment">/* ESI DAC1 register 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDAC1R4_L        OFS_ESIDAC1R4</span></div>
<div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDAC1R4_H        OFS_ESIDAC1R4+1</span></div>
<div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDAC1R5          (0x004A)       </span><span class="comment">/* ESI DAC1 register 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDAC1R5_L        OFS_ESIDAC1R5</span></div>
<div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDAC1R5_H        OFS_ESIDAC1R5+1</span></div>
<div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDAC1R6          (0x004C)       </span><span class="comment">/* ESI DAC1 register 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDAC1R6_L        OFS_ESIDAC1R6</span></div>
<div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDAC1R6_H        OFS_ESIDAC1R6+1</span></div>
<div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDAC1R7          (0x004E)       </span><span class="comment">/* ESI DAC1 register 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDAC1R7_L        OFS_ESIDAC1R7</span></div>
<div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDAC1R7_H        OFS_ESIDAC1R7+1</span></div>
<div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDAC2R0          (0x0050)       </span><span class="comment">/* ESI DAC2 register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDAC2R0_L        OFS_ESIDAC2R0</span></div>
<div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDAC2R0_H        OFS_ESIDAC2R0+1</span></div>
<div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDAC2R1          (0x0052)       </span><span class="comment">/* ESI DAC2 register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDAC2R1_L        OFS_ESIDAC2R1</span></div>
<div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDAC2R1_H        OFS_ESIDAC2R1+1</span></div>
<div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDAC2R2          (0x0054)       </span><span class="comment">/* ESI DAC2 register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDAC2R2_L        OFS_ESIDAC2R2</span></div>
<div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDAC2R2_H        OFS_ESIDAC2R2+1</span></div>
<div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDAC2R3          (0x0056)       </span><span class="comment">/* ESI DAC2 register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDAC2R3_L        OFS_ESIDAC2R3</span></div>
<div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDAC2R3_H        OFS_ESIDAC2R3+1</span></div>
<div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDAC2R4          (0x0058)       </span><span class="comment">/* ESI DAC2 register 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDAC2R4_L        OFS_ESIDAC2R4</span></div>
<div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDAC2R4_H        OFS_ESIDAC2R4+1</span></div>
<div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDAC2R5          (0x005A)       </span><span class="comment">/* ESI DAC2 register 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDAC2R5_L        OFS_ESIDAC2R5</span></div>
<div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDAC2R5_H        OFS_ESIDAC2R5+1</span></div>
<div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDAC2R6          (0x005C)       </span><span class="comment">/* ESI DAC2 register 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDAC2R6_L        OFS_ESIDAC2R6</span></div>
<div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDAC2R6_H        OFS_ESIDAC2R6+1</span></div>
<div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDAC2R7          (0x005E)       </span><span class="comment">/* ESI DAC2 register 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDAC2R7_L        OFS_ESIDAC2R7</span></div>
<div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIDAC2R7_H        OFS_ESIDAC2R7+1</span></div>
<div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM0            (0x0060)       </span><span class="comment">/* ESI TSM 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM0_L          OFS_ESITSM0</span></div>
<div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM0_H          OFS_ESITSM0+1</span></div>
<div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM1            (0x0062)       </span><span class="comment">/* ESI TSM 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM1_L          OFS_ESITSM1</span></div>
<div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM1_H          OFS_ESITSM1+1</span></div>
<div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM2            (0x0064)       </span><span class="comment">/* ESI TSM 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM2_L          OFS_ESITSM2</span></div>
<div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM2_H          OFS_ESITSM2+1</span></div>
<div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM3            (0x0066)       </span><span class="comment">/* ESI TSM 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM3_L          OFS_ESITSM3</span></div>
<div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM3_H          OFS_ESITSM3+1</span></div>
<div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM4            (0x0068)       </span><span class="comment">/* ESI TSM 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM4_L          OFS_ESITSM4</span></div>
<div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM4_H          OFS_ESITSM4+1</span></div>
<div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM5            (0x006A)       </span><span class="comment">/* ESI TSM 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM5_L          OFS_ESITSM5</span></div>
<div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM5_H          OFS_ESITSM5+1</span></div>
<div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM6            (0x006C)       </span><span class="comment">/* ESI TSM 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM6_L          OFS_ESITSM6</span></div>
<div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM6_H          OFS_ESITSM6+1</span></div>
<div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM7            (0x006E)       </span><span class="comment">/* ESI TSM 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM7_L          OFS_ESITSM7</span></div>
<div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM7_H          OFS_ESITSM7+1</span></div>
<div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM8            (0x0070)       </span><span class="comment">/* ESI TSM 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM8_L          OFS_ESITSM8</span></div>
<div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM8_H          OFS_ESITSM8+1</span></div>
<div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM9            (0x0072)       </span><span class="comment">/* ESI TSM 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM9_L          OFS_ESITSM9</span></div>
<div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM9_H          OFS_ESITSM9+1</span></div>
<div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM10           (0x0074)       </span><span class="comment">/* ESI TSM 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM10_L         OFS_ESITSM10</span></div>
<div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM10_H         OFS_ESITSM10+1</span></div>
<div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM11           (0x0076)       </span><span class="comment">/* ESI TSM 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM11_L         OFS_ESITSM11</span></div>
<div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM11_H         OFS_ESITSM11+1</span></div>
<div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM12           (0x0078)       </span><span class="comment">/* ESI TSM 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM12_L         OFS_ESITSM12</span></div>
<div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM12_H         OFS_ESITSM12+1</span></div>
<div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM13           (0x007A)       </span><span class="comment">/* ESI TSM 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM13_L         OFS_ESITSM13</span></div>
<div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM13_H         OFS_ESITSM13+1</span></div>
<div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM14           (0x007C)       </span><span class="comment">/* ESI TSM 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM14_L         OFS_ESITSM14</span></div>
<div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM14_H         OFS_ESITSM14+1</span></div>
<div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM15           (0x007E)       </span><span class="comment">/* ESI TSM 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM15_L         OFS_ESITSM15</span></div>
<div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM15_H         OFS_ESITSM15+1</span></div>
<div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM16           (0x0080)       </span><span class="comment">/* ESI TSM 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM16_L         OFS_ESITSM16</span></div>
<div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM16_H         OFS_ESITSM16+1</span></div>
<div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM17           (0x0082)       </span><span class="comment">/* ESI TSM 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM17_L         OFS_ESITSM17</span></div>
<div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM17_H         OFS_ESITSM17+1</span></div>
<div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM18           (0x0084)       </span><span class="comment">/* ESI TSM 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM18_L         OFS_ESITSM18</span></div>
<div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM18_H         OFS_ESITSM18+1</span></div>
<div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM19           (0x0086)       </span><span class="comment">/* ESI TSM 19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM19_L         OFS_ESITSM19</span></div>
<div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM19_H         OFS_ESITSM19+1</span></div>
<div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM20           (0x0088)       </span><span class="comment">/* ESI TSM 20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM20_L         OFS_ESITSM20</span></div>
<div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM20_H         OFS_ESITSM20+1</span></div>
<div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM21           (0x008A)       </span><span class="comment">/* ESI TSM 21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM21_L         OFS_ESITSM21</span></div>
<div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM21_H         OFS_ESITSM21+1</span></div>
<div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM22           (0x008C)       </span><span class="comment">/* ESI TSM 22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM22_L         OFS_ESITSM22</span></div>
<div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM22_H         OFS_ESITSM22+1</span></div>
<div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM23           (0x008E)       </span><span class="comment">/* ESI TSM 23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM23_L         OFS_ESITSM23</span></div>
<div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM23_H         OFS_ESITSM23+1</span></div>
<div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM24           (0x0090)       </span><span class="comment">/* ESI TSM 24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM24_L         OFS_ESITSM24</span></div>
<div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM24_H         OFS_ESITSM24+1</span></div>
<div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM25           (0x0092)       </span><span class="comment">/* ESI TSM 25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM25_L         OFS_ESITSM25</span></div>
<div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM25_H         OFS_ESITSM25+1</span></div>
<div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM26           (0x0094)       </span><span class="comment">/* ESI TSM 26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM26_L         OFS_ESITSM26</span></div>
<div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM26_H         OFS_ESITSM26+1</span></div>
<div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM27           (0x0096)       </span><span class="comment">/* ESI TSM 27 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM27_L         OFS_ESITSM27</span></div>
<div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM27_H         OFS_ESITSM27+1</span></div>
<div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM28           (0x0098)       </span><span class="comment">/* ESI TSM 28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM28_L         OFS_ESITSM28</span></div>
<div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM28_H         OFS_ESITSM28+1</span></div>
<div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM29           (0x009A)       </span><span class="comment">/* ESI TSM 29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM29_L         OFS_ESITSM29</span></div>
<div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM29_H         OFS_ESITSM29+1</span></div>
<div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM30           (0x009C)       </span><span class="comment">/* ESI TSM 30 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM30_L         OFS_ESITSM30</span></div>
<div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM30_H         OFS_ESITSM30+1</span></div>
<div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM31           (0x009E)       </span><span class="comment">/* ESI TSM 31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM31_L         OFS_ESITSM31</span></div>
<div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESITSM31_H         OFS_ESITSM31+1</span></div>
<div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;<span class="comment">/* ESIIV Control Bits */</span></div>
<div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;</div>
<div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;<span class="preprocessor">#define ESIIV_NONE             (0x0000)       </span><span class="comment">/* No ESI Interrupt Pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIV_ESIIFG1          (0x0002)       </span><span class="comment">/* rising edge of the ESISTOP(tsm) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIV_ESIIFG0          (0x0004)       </span><span class="comment">/* ESIOUT0 to ESIOUT3 conditions selected by ESIIFGSETx bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIV_ESIIFG8          (0x0006)       </span><span class="comment">/* ESIOUT4 to ESIOUT7 conditions selected by ESIIFGSET2x bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIV_ESIIFG3          (0x0008)       </span><span class="comment">/* ESICNT1 counter conditions selected with the ESITHR1 and ESITHR2 registers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIV_ESIIFG6          (0x000A)       </span><span class="comment">/* PSM transitions to a state with a Q7 bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIV_ESIIFG5          (0x000C)       </span><span class="comment">/* PSM transitions to a state with a Q6 bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIV_ESIIFG4          (0x000E)       </span><span class="comment">/* ESICNT2 counter conditions selected with the ESIIS2x bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIV_ESIIFG7          (0x0010)       </span><span class="comment">/* ESICNT0 counter conditions selected with the ESIIS0x bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIV_ESIIFG2          (0x0012)       </span><span class="comment">/* start of a TSM sequence */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;<span class="comment">/* ESIINT1 Control Bits */</span></div>
<div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;<span class="preprocessor">#define ESIIFGSET22            (0x8000)       </span><span class="comment">/* ESIIFG8 interrupt flag source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIFGSET21            (0x4000)       </span><span class="comment">/* ESIIFG8 interrupt flag source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIFGSET20            (0x2000)       </span><span class="comment">/* ESIIFG8 interrupt flag source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIFGSET12            (0x1000)       </span><span class="comment">/* ESIIFG0 interrupt flag source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIFGSET11            (0x0800)       </span><span class="comment">/* ESIIFG0 interrupt flag source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIFGSET10            (0x0400)       </span><span class="comment">/* ESIIFG0 interrupt flag source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIE8                 (0x0100)       </span><span class="comment">/* Interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIE7                 (0x0080)       </span><span class="comment">/* Interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIE6                 (0x0040)       </span><span class="comment">/* Interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIE5                 (0x0020)       </span><span class="comment">/* Interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIE4                 (0x0010)       </span><span class="comment">/* Interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIE3                 (0x0008)       </span><span class="comment">/* Interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIE2                 (0x0004)       </span><span class="comment">/* Interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIE1                 (0x0002)       </span><span class="comment">/* Interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIE0                 (0x0001)       </span><span class="comment">/* Interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;<span class="comment">/* ESIINT1 Control Bits */</span></div>
<div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;<span class="preprocessor">#define ESIIE7_L               (0x0080)       </span><span class="comment">/* Interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIE6_L               (0x0040)       </span><span class="comment">/* Interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIE5_L               (0x0020)       </span><span class="comment">/* Interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIE4_L               (0x0010)       </span><span class="comment">/* Interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIE3_L               (0x0008)       </span><span class="comment">/* Interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIE2_L               (0x0004)       </span><span class="comment">/* Interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIE1_L               (0x0002)       </span><span class="comment">/* Interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIE0_L               (0x0001)       </span><span class="comment">/* Interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;<span class="comment">/* ESIINT1 Control Bits */</span></div>
<div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;<span class="preprocessor">#define ESIIFGSET22_H          (0x0080)       </span><span class="comment">/* ESIIFG8 interrupt flag source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIFGSET21_H          (0x0040)       </span><span class="comment">/* ESIIFG8 interrupt flag source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIFGSET20_H          (0x0020)       </span><span class="comment">/* ESIIFG8 interrupt flag source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIFGSET12_H          (0x0010)       </span><span class="comment">/* ESIIFG0 interrupt flag source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIFGSET11_H          (0x0008)       </span><span class="comment">/* ESIIFG0 interrupt flag source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIFGSET10_H          (0x0004)       </span><span class="comment">/* ESIIFG0 interrupt flag source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIE8_H               (0x0001)       </span><span class="comment">/* Interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;<span class="preprocessor">#define ESIIFGSET2_0           (0x0000)       </span><span class="comment">/* ESIIFG8 is set when ESIOUT4 is set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIFGSET2_1           (0x2000)       </span><span class="comment">/* ESIIFG8 is set when ESIOUT4 is reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIFGSET2_2           (0x4000)       </span><span class="comment">/* ESIIFG8 is set when ESIOUT5 is set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIFGSET2_3           (0x6000)       </span><span class="comment">/* ESIIFG8 is set when ESIOUT5 is reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIFGSET2_4           (0x8000)       </span><span class="comment">/* ESIIFG8 is set when ESIOUT6 is set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIFGSET2_5           (0xA000)       </span><span class="comment">/* ESIIFG8 is set when ESIOUT6 is reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIFGSET2_6           (0xC000)       </span><span class="comment">/* ESIIFG8 is set when ESIOUT7 is set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIFGSET2_7           (0xE000)       </span><span class="comment">/* ESIIFG8 is set when ESIOUT7 is reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIFGSET1_0           (0x0000)       </span><span class="comment">/* ESIIFG0 is set when ESIOUT0 is set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIFGSET1_1           (0x0400)       </span><span class="comment">/* ESIIFG0 is set when ESIOUT0 is reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIFGSET1_2           (0x0800)       </span><span class="comment">/* ESIIFG0 is set when ESIOUT1 is set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIFGSET1_3           (0x0C00)       </span><span class="comment">/* ESIIFG0 is set when ESIOUT1 is reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIFGSET1_4           (0x1000)       </span><span class="comment">/* ESIIFG0 is set when ESIOUT2 is set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIFGSET1_5           (0x1400)       </span><span class="comment">/* ESIIFG0 is set when ESIOUT2 is reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIFGSET1_6           (0x1800)       </span><span class="comment">/* ESIIFG0 is set when ESIOUT3 is set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIFGSET1_7           (0x1C00)       </span><span class="comment">/* ESIIFG0 is set when ESIOUT3 is reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;<span class="comment">/* ESIINT2 Control Bits */</span></div>
<div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;<span class="preprocessor">#define ESIIS21                (0x4000)       </span><span class="comment">/* SIFIFG4 interrupt flag source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIS20                (0x2000)       </span><span class="comment">/* SIFIFG4 interrupt flag source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIS01                (0x0800)       </span><span class="comment">/* SIFIFG7 interrupt flag source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIS00                (0x0400)       </span><span class="comment">/* SIFIFG7 interrupt flag source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIFG8                (0x0100)       </span><span class="comment">/* ESIIFG8 interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIFG7                (0x0080)       </span><span class="comment">/* ESIIFG7 interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIFG6                (0x0040)       </span><span class="comment">/* ESIIFG6 interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIFG5                (0x0020)       </span><span class="comment">/* ESIIFG5 interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIFG4                (0x0010)       </span><span class="comment">/* ESIIFG4 interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIFG3                (0x0008)       </span><span class="comment">/* ESIIFG3 interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIFG2                (0x0004)       </span><span class="comment">/* ESIIFG2 interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIFG1                (0x0002)       </span><span class="comment">/* ESIIFG1 interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIFG0                (0x0001)       </span><span class="comment">/* ESIIFG0 interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;<span class="comment">/* ESIINT2 Control Bits */</span></div>
<div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;<span class="preprocessor">#define ESIIFG7_L              (0x0080)       </span><span class="comment">/* ESIIFG7 interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIFG6_L              (0x0040)       </span><span class="comment">/* ESIIFG6 interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIFG5_L              (0x0020)       </span><span class="comment">/* ESIIFG5 interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIFG4_L              (0x0010)       </span><span class="comment">/* ESIIFG4 interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIFG3_L              (0x0008)       </span><span class="comment">/* ESIIFG3 interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIFG2_L              (0x0004)       </span><span class="comment">/* ESIIFG2 interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIFG1_L              (0x0002)       </span><span class="comment">/* ESIIFG1 interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIFG0_L              (0x0001)       </span><span class="comment">/* ESIIFG0 interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;<span class="comment">/* ESIINT2 Control Bits */</span></div>
<div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;<span class="preprocessor">#define ESIIS21_H              (0x0040)       </span><span class="comment">/* SIFIFG4 interrupt flag source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIS20_H              (0x0020)       </span><span class="comment">/* SIFIFG4 interrupt flag source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIS01_H              (0x0008)       </span><span class="comment">/* SIFIFG7 interrupt flag source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIS00_H              (0x0004)       </span><span class="comment">/* SIFIFG7 interrupt flag source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIFG8_H              (0x0001)       </span><span class="comment">/* ESIIFG8 interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;<span class="preprocessor">#define ESIIS2_0               (0x0000)       </span><span class="comment">/* SIFIFG4 interrupt flag source: SIFCNT2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIS2_1               (0x2000)       </span><span class="comment">/* SIFIFG4 interrupt flag source: SIFCNT2 MOD 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIS2_2               (0x4000)       </span><span class="comment">/* SIFIFG4 interrupt flag source: SIFCNT2 MOD 256 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIS2_3               (0x6000)       </span><span class="comment">/* SIFIFG4 interrupt flag source: SIFCNT2 decrements from 01h to 00h */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIS0_0               (0x0000)       </span><span class="comment">/* SIFIFG7 interrupt flag source: SIFCNT0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIS0_1               (0x0400)       </span><span class="comment">/* SIFIFG7 interrupt flag source: SIFCNT0 MOD 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIS0_2               (0x0800)       </span><span class="comment">/* SIFIFG7 interrupt flag source: SIFCNT0 MOD 256 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIIS0_3               (0x0C00)       </span><span class="comment">/* SIFIFG7 interrupt flag source: SIFCNT0 increments from FFFFh to 00h */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;<span class="comment">/* ESIAFE Control Bits */</span></div>
<div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;<span class="preprocessor">#define ESIDAC2EN              (0x0800)       </span><span class="comment">/* Enable ESIDAC(tsm) control for DAC in AFE2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESICA2EN               (0x0400)       </span><span class="comment">/* Enable ESICA(tsm) control for comparator in AFE2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESICA2INV              (0x0200)       </span><span class="comment">/* Invert AFE2&#39;s comparator output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESICA1INV              (0x0100)       </span><span class="comment">/* Invert AFE1&#39;s comparator output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESICA2X                (0x0080)       </span><span class="comment">/* AFE2&#39;s comparator input select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESICA1X                (0x0040)       </span><span class="comment">/* AFE1&#39;s comparator input select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESICISEL               (0x0020)       </span><span class="comment">/* Comparator input select for AFE1 only */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESICACI3               (0x0010)       </span><span class="comment">/* Comparator input select for AFE1 only */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIVSS                 (0x0008)       </span><span class="comment">/* Sample-and-hold ESIVSS select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIVCC2                (0x0004)       </span><span class="comment">/* Mid-voltage generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESISH                  (0x0002)       </span><span class="comment">/* Sample-and-hold enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESITEN                 (0x0001)       </span><span class="comment">/* Excitation enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;<span class="comment">/* ESIAFE Control Bits */</span></div>
<div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;<span class="preprocessor">#define ESICA2X_L              (0x0080)       </span><span class="comment">/* AFE2&#39;s comparator input select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESICA1X_L              (0x0040)       </span><span class="comment">/* AFE1&#39;s comparator input select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESICISEL_L             (0x0020)       </span><span class="comment">/* Comparator input select for AFE1 only */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESICACI3_L             (0x0010)       </span><span class="comment">/* Comparator input select for AFE1 only */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIVSS_L               (0x0008)       </span><span class="comment">/* Sample-and-hold ESIVSS select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIVCC2_L              (0x0004)       </span><span class="comment">/* Mid-voltage generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESISH_L                (0x0002)       </span><span class="comment">/* Sample-and-hold enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESITEN_L               (0x0001)       </span><span class="comment">/* Excitation enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;<span class="comment">/* ESIAFE Control Bits */</span></div>
<div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;<span class="preprocessor">#define ESIDAC2EN_H            (0x0008)       </span><span class="comment">/* Enable ESIDAC(tsm) control for DAC in AFE2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESICA2EN_H             (0x0004)       </span><span class="comment">/* Enable ESICA(tsm) control for comparator in AFE2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESICA2INV_H            (0x0002)       </span><span class="comment">/* Invert AFE2&#39;s comparator output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESICA1INV_H            (0x0001)       </span><span class="comment">/* Invert AFE1&#39;s comparator output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;<span class="comment">/* ESIPPU Control Bits */</span></div>
<div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;<span class="preprocessor">#define ESITCHOUT1             (0x0200)       </span><span class="comment">/* Latched AFE1 comparator output for test channel 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESITCHOUT0             (0x0100)       </span><span class="comment">/* Lachted AFE1 comparator output for test channel 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIOUT7                (0x0080)       </span><span class="comment">/* Latched AFE2 comparator output when ESICH3 input is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIOUT6                (0x0040)       </span><span class="comment">/* Latched AFE2 comparator output when ESICH2 input is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIOUT5                (0x0020)       </span><span class="comment">/* Latched AFE2 comparator output when ESICH1 input is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIOUT4                (0x0010)       </span><span class="comment">/* Latched AFE2 comparator output when ESICH0 input is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIOUT3                (0x0008)       </span><span class="comment">/* Latched AFE1 comparator output when ESICH3 input is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIOUT2                (0x0004)       </span><span class="comment">/* Latched AFE1 comparator output when ESICH2 input is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIOUT1                (0x0002)       </span><span class="comment">/* Latched AFE1 comparator output when ESICH1 input is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIOUT0                (0x0001)       </span><span class="comment">/* Latched AFE1 comparator output when ESICH0 input is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;<span class="comment">/* ESIPPU Control Bits */</span></div>
<div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;<span class="preprocessor">#define ESIOUT7_L              (0x0080)       </span><span class="comment">/* Latched AFE2 comparator output when ESICH3 input is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIOUT6_L              (0x0040)       </span><span class="comment">/* Latched AFE2 comparator output when ESICH2 input is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIOUT5_L              (0x0020)       </span><span class="comment">/* Latched AFE2 comparator output when ESICH1 input is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIOUT4_L              (0x0010)       </span><span class="comment">/* Latched AFE2 comparator output when ESICH0 input is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIOUT3_L              (0x0008)       </span><span class="comment">/* Latched AFE1 comparator output when ESICH3 input is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIOUT2_L              (0x0004)       </span><span class="comment">/* Latched AFE1 comparator output when ESICH2 input is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIOUT1_L              (0x0002)       </span><span class="comment">/* Latched AFE1 comparator output when ESICH1 input is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIOUT0_L              (0x0001)       </span><span class="comment">/* Latched AFE1 comparator output when ESICH0 input is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;<span class="comment">/* ESIPPU Control Bits */</span></div>
<div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;<span class="preprocessor">#define ESITCHOUT1_H           (0x0002)       </span><span class="comment">/* Latched AFE1 comparator output for test channel 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESITCHOUT0_H           (0x0001)       </span><span class="comment">/* Lachted AFE1 comparator output for test channel 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;<span class="comment">/* ESITSM Control Bits */</span></div>
<div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;<span class="preprocessor">#define ESICLKAZSEL            (0x4000)       </span><span class="comment">/* Functionality selection of ESITSMx bit5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESITSMTRG1             (0x2000)       </span><span class="comment">/* TSM start trigger selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESITSMTRG0             (0x1000)       </span><span class="comment">/* TSM start trigger selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESISTART               (0x0800)       </span><span class="comment">/* TSM software start trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESITSMRP               (0x0400)       </span><span class="comment">/* TSM repeat modee */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIDIV3B2              (0x0200)       </span><span class="comment">/* TSM start trigger ACLK divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIDIV3B1              (0x0100)       </span><span class="comment">/* TSM start trigger ACLK divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIDIV3B0              (0x0080)       </span><span class="comment">/* TSM start trigger ACLK divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIDIV3A2              (0x0040)       </span><span class="comment">/* TSM start trigger ACLK divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIDIV3A1              (0x0020)       </span><span class="comment">/* TSM start trigger ACLK divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIDIV3A0              (0x0010)       </span><span class="comment">/* TSM start trigger ACLK divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIDIV21               (0x0008)       </span><span class="comment">/* ACLK divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIDIV20               (0x0004)       </span><span class="comment">/* ACLK divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIDIV11               (0x0002)       </span><span class="comment">/* TSM SMCLK divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIDIV10               (0x0001)       </span><span class="comment">/* TSM SMCLK divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;<span class="comment">/* ESITSM Control Bits */</span></div>
<div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;<span class="preprocessor">#define ESIDIV3B0_L            (0x0080)       </span><span class="comment">/* TSM start trigger ACLK divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIDIV3A2_L            (0x0040)       </span><span class="comment">/* TSM start trigger ACLK divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIDIV3A1_L            (0x0020)       </span><span class="comment">/* TSM start trigger ACLK divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIDIV3A0_L            (0x0010)       </span><span class="comment">/* TSM start trigger ACLK divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIDIV21_L             (0x0008)       </span><span class="comment">/* ACLK divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIDIV20_L             (0x0004)       </span><span class="comment">/* ACLK divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIDIV11_L             (0x0002)       </span><span class="comment">/* TSM SMCLK divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIDIV10_L             (0x0001)       </span><span class="comment">/* TSM SMCLK divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;<span class="comment">/* ESITSM Control Bits */</span></div>
<div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;<span class="preprocessor">#define ESICLKAZSEL_H          (0x0040)       </span><span class="comment">/* Functionality selection of ESITSMx bit5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESITSMTRG1_H           (0x0020)       </span><span class="comment">/* TSM start trigger selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESITSMTRG0_H           (0x0010)       </span><span class="comment">/* TSM start trigger selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESISTART_H             (0x0008)       </span><span class="comment">/* TSM software start trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESITSMRP_H             (0x0004)       </span><span class="comment">/* TSM repeat modee */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIDIV3B2_H            (0x0002)       </span><span class="comment">/* TSM start trigger ACLK divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIDIV3B1_H            (0x0001)       </span><span class="comment">/* TSM start trigger ACLK divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;<span class="preprocessor">#define ESITSMTRG_0            (0x0000)       </span><span class="comment">/* Halt mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESITSMTRG_1            (0x1000)       </span><span class="comment">/* TSM start trigger ACLK divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESITSMTRG_2            (0x2000)       </span><span class="comment">/* Software trigger for TSM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESITSMTRG_3            (0x3000)       </span><span class="comment">/* Either the ACLK divider or the ESISTART biT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIDIV3B_0             (0x0000)       </span><span class="comment">/* TSM start trigger ACLK divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIDIV3B_1             (0x0080)       </span><span class="comment">/* TSM start trigger ACLK divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIDIV3B_2             (0x0100)       </span><span class="comment">/* TSM start trigger ACLK divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIDIV3B_3             (0x0180)       </span><span class="comment">/* TSM start trigger ACLK divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIDIV3B_4             (0x0200)       </span><span class="comment">/* TSM start trigger ACLK divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIDIV3B_5             (0x0280)       </span><span class="comment">/* TSM start trigger ACLK divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIDIV3B_6             (0x0300)       </span><span class="comment">/* TSM start trigger ACLK divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIDIV3B_7             (0x0380)       </span><span class="comment">/* TSM start trigger ACLK divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIDIV3A_0             (0x0000)       </span><span class="comment">/* TSM start trigger ACLK divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIDIV3A_1             (0x0010)       </span><span class="comment">/* TSM start trigger ACLK divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIDIV3A_2             (0x0020)       </span><span class="comment">/* TSM start trigger ACLK divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIDIV3A_3             (0x0030)       </span><span class="comment">/* TSM start trigger ACLK divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIDIV3A_4             (0x0040)       </span><span class="comment">/* TSM start trigger ACLK divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIDIV3A_5             (0x0050)       </span><span class="comment">/* TSM start trigger ACLK divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIDIV3A_6             (0x0060)       </span><span class="comment">/* TSM start trigger ACLK divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIDIV3A_7             (0x0070)       </span><span class="comment">/* TSM start trigger ACLK divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIDIV2_0              (0x0000)       </span><span class="comment">/* ACLK divider mode: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIDIV2_1              (0x0004)       </span><span class="comment">/* ACLK divider mode: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIDIV2_2              (0x0008)       </span><span class="comment">/* ACLK divider mode: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIDIV2_3              (0x000C)       </span><span class="comment">/* ACLK divider mode: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIDIV2__1             (0x0000)       </span><span class="comment">/* ACLK divider = /1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIDIV2__2             (0x0004)       </span><span class="comment">/* ACLK divider = /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIDIV2__4             (0x0008)       </span><span class="comment">/* ACLK divider = /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIDIV2__8             (0x000C)       </span><span class="comment">/* ACLK divider = /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIDIV1_0              (0x0000)       </span><span class="comment">/* TSM SMCLK/ESIOSC divider mode: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIDIV1_1              (0x0001)       </span><span class="comment">/* TSM SMCLK/ESIOSC divider mode: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIDIV1_2              (0x0002)       </span><span class="comment">/* TSM SMCLK/ESIOSC divider mode: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIDIV1_3              (0x0003)       </span><span class="comment">/* TSM SMCLK/ESIOSC divider mode: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIDIV1__1             (0x0000)       </span><span class="comment">/* TSM SMCLK/ESIOSC divider = /1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIDIV1__2             (0x0001)       </span><span class="comment">/* TSM SMCLK/ESIOSC divider = /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIDIV1__4             (0x0002)       </span><span class="comment">/* TSM SMCLK/ESIOSC divider = /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIDIV1__8             (0x0003)       </span><span class="comment">/* TSM SMCLK/ESIOSC divider = /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;<span class="comment">/* ESIPSM Control Bits */</span></div>
<div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;<span class="preprocessor">#define ESICNT2RST             (0x8000)       </span><span class="comment">/* ESI Counter 2 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESICNT1RST             (0x4000)       </span><span class="comment">/* ESI Counter 1 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESICNT0RST             (0x2000)       </span><span class="comment">/* ESI Counter 0 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESITEST4SEL1           (0x0200)       </span><span class="comment">/* Output signal selection for SIFTEST4 pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESITEST4SEL0           (0x0100)       </span><span class="comment">/* Output signal selection for SIFTEST4 pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIV2SEL               (0x0080)       </span><span class="comment">/* Source Selection for V2 bit*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESICNT2EN              (0x0020)       </span><span class="comment">/* ESICNT2 enable (down counter) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESICNT1EN              (0x0010)       </span><span class="comment">/* ESICNT1 enable (up/down counter) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESICNT0EN              (0x0008)       </span><span class="comment">/* ESICNT0 enable (up counter) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIQ7TRG               (0x0004)       </span><span class="comment">/* Enabling to use Q7 as trigger for a TSM sequence */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIQ6EN                (0x0001)       </span><span class="comment">/* Q6 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;<span class="comment">/* ESIPSM Control Bits */</span></div>
<div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;<span class="preprocessor">#define ESIV2SEL_L             (0x0080)       </span><span class="comment">/* Source Selection for V2 bit*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESICNT2EN_L            (0x0020)       </span><span class="comment">/* ESICNT2 enable (down counter) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESICNT1EN_L            (0x0010)       </span><span class="comment">/* ESICNT1 enable (up/down counter) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESICNT0EN_L            (0x0008)       </span><span class="comment">/* ESICNT0 enable (up counter) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIQ7TRG_L             (0x0004)       </span><span class="comment">/* Enabling to use Q7 as trigger for a TSM sequence */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIQ6EN_L              (0x0001)       </span><span class="comment">/* Q6 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;<span class="comment">/* ESIPSM Control Bits */</span></div>
<div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;<span class="preprocessor">#define ESICNT2RST_H           (0x0080)       </span><span class="comment">/* ESI Counter 2 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESICNT1RST_H           (0x0040)       </span><span class="comment">/* ESI Counter 1 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESICNT0RST_H           (0x0020)       </span><span class="comment">/* ESI Counter 0 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESITEST4SEL1_H         (0x0002)       </span><span class="comment">/* Output signal selection for SIFTEST4 pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESITEST4SEL0_H         (0x0001)       </span><span class="comment">/* Output signal selection for SIFTEST4 pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;<span class="preprocessor">#define ESITEST4SEL_0          (0x0000)       </span><span class="comment">/* Q1 signal from PSM table */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESITEST4SEL_1          (0x0100)       </span><span class="comment">/* Q2 signal from PSM table */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESITEST4SEL_2          (0x0200)       </span><span class="comment">/* TSM clock signal from Timing State Machine */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESITEST4SEL_3          (0x0300)       </span><span class="comment">/* AFE1&#39;s comparator output signal Comp1Out */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;<span class="comment">/* ESIOSC Control Bits */</span></div>
<div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;<span class="preprocessor">#define ESICLKFQ5              (0x2000)       </span><span class="comment">/* Internal oscillator frequency adjust */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESICLKFQ4              (0x1000)       </span><span class="comment">/* Internal oscillator frequency adjust */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESICLKFQ3              (0x0800)       </span><span class="comment">/* Internal oscillator frequency adjust */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESICLKFQ2              (0x0400)       </span><span class="comment">/* Internal oscillator frequency adjust */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESICLKFQ1              (0x0200)       </span><span class="comment">/* Internal oscillator frequency adjust */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESICLKFQ0              (0x0100)       </span><span class="comment">/* Internal oscillator frequency adjust */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESICLKGON              (0x0002)       </span><span class="comment">/* Internal oscillator control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIHFSEL               (0x0001)       </span><span class="comment">/* Internal oscillator enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;<span class="comment">/* ESIOSC Control Bits */</span></div>
<div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;<span class="preprocessor">#define ESICLKGON_L            (0x0002)       </span><span class="comment">/* Internal oscillator control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIHFSEL_L             (0x0001)       </span><span class="comment">/* Internal oscillator enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;<span class="comment">/* ESIOSC Control Bits */</span></div>
<div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;<span class="preprocessor">#define ESICLKFQ5_H            (0x0020)       </span><span class="comment">/* Internal oscillator frequency adjust */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESICLKFQ4_H            (0x0010)       </span><span class="comment">/* Internal oscillator frequency adjust */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESICLKFQ3_H            (0x0008)       </span><span class="comment">/* Internal oscillator frequency adjust */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESICLKFQ2_H            (0x0004)       </span><span class="comment">/* Internal oscillator frequency adjust */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESICLKFQ1_H            (0x0002)       </span><span class="comment">/* Internal oscillator frequency adjust */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESICLKFQ0_H            (0x0001)       </span><span class="comment">/* Internal oscillator frequency adjust */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;<span class="comment">/* ESICTL Control Bits */</span></div>
<div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;<span class="preprocessor">#define ESIS3SEL2              (0x8000)       </span><span class="comment">/* PPUS3 source select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIS3SEL1              (0x4000)       </span><span class="comment">/* PPUS3 source select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIS3SEL0              (0x2000)       </span><span class="comment">/* PPUS3 source select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIS2SEL2              (0x1000)       </span><span class="comment">/* PPUS2 source select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIS2SEL1              (0x0800)       </span><span class="comment">/* PPUS2 source select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIS2SEL0              (0x0400)       </span><span class="comment">/* PPUS2 source select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIS1SEL2              (0x0200)       </span><span class="comment">/* PPUS1 source select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIS1SEL1              (0x0100)       </span><span class="comment">/* PPUS1 source select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIS1SEL0              (0x0080)       </span><span class="comment">/* PPUS1 source select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESITCH11               (0x0040)       </span><span class="comment">/* select the comparator input for test channel 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESITCH10               (0x0020)       </span><span class="comment">/* select the comparator input for test channel 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESITCH01               (0x0010)       </span><span class="comment">/* select the comparator input for test channel 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESITCH00               (0x0008)       </span><span class="comment">/* select the comparator input for test channel 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESICS                  (0x0004)       </span><span class="comment">/* Comparator output/Timer_A input selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESITESTD               (0x0002)       </span><span class="comment">/* Test cycle insertion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIEN                  (0x0001)       </span><span class="comment">/* Extended Scan interface enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;<span class="comment">/* ESICTL Control Bits */</span></div>
<div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;<span class="preprocessor">#define ESIS1SEL0_L            (0x0080)       </span><span class="comment">/* PPUS1 source select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESITCH11_L             (0x0040)       </span><span class="comment">/* select the comparator input for test channel 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESITCH10_L             (0x0020)       </span><span class="comment">/* select the comparator input for test channel 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESITCH01_L             (0x0010)       </span><span class="comment">/* select the comparator input for test channel 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESITCH00_L             (0x0008)       </span><span class="comment">/* select the comparator input for test channel 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESICS_L                (0x0004)       </span><span class="comment">/* Comparator output/Timer_A input selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESITESTD_L             (0x0002)       </span><span class="comment">/* Test cycle insertion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIEN_L                (0x0001)       </span><span class="comment">/* Extended Scan interface enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;<span class="comment">/* ESICTL Control Bits */</span></div>
<div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;<span class="preprocessor">#define ESIS3SEL2_H            (0x0080)       </span><span class="comment">/* PPUS3 source select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIS3SEL1_H            (0x0040)       </span><span class="comment">/* PPUS3 source select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIS3SEL0_H            (0x0020)       </span><span class="comment">/* PPUS3 source select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIS2SEL2_H            (0x0010)       </span><span class="comment">/* PPUS2 source select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIS2SEL1_H            (0x0008)       </span><span class="comment">/* PPUS2 source select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIS2SEL0_H            (0x0004)       </span><span class="comment">/* PPUS2 source select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIS1SEL2_H            (0x0002)       </span><span class="comment">/* PPUS1 source select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIS1SEL1_H            (0x0001)       </span><span class="comment">/* PPUS1 source select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;<span class="preprocessor">#define ESIS3SEL_0             (0x0000)       </span><span class="comment">/* ESIOUT0 is the PPUS3 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIS3SEL_1             (0x2000)       </span><span class="comment">/* ESIOUT1 is the PPUS3 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIS3SEL_2             (0x4000)       </span><span class="comment">/* ESIOUT2 is the PPUS3 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIS3SEL_3             (0x6000)       </span><span class="comment">/* ESIOUT3 is the PPUS3 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIS3SEL_4             (0x8000)       </span><span class="comment">/* ESIOUT4 is the PPUS3 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIS3SEL_5             (0xA000)       </span><span class="comment">/* ESIOUT5 is the PPUS3 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIS3SEL_6             (0xC000)       </span><span class="comment">/* ESIOUT6 is the PPUS3 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIS3SEL_7             (0xE000)       </span><span class="comment">/* ESIOUT7 is the PPUS3 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIS2SEL_0             (0x0000)       </span><span class="comment">/* ESIOUT0 is the PPUS2 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIS2SEL_1             (0x0400)       </span><span class="comment">/* ESIOUT1 is the PPUS2 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIS2SEL_2             (0x0800)       </span><span class="comment">/* ESIOUT2 is the PPUS2 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIS2SEL_3             (0x0C00)       </span><span class="comment">/* ESIOUT3 is the PPUS2 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIS2SEL_4             (0x1000)       </span><span class="comment">/* ESIOUT4 is the PPUS2 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIS2SEL_5             (0x1400)       </span><span class="comment">/* ESIOUT5 is the PPUS2 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIS2SEL_6             (0x1800)       </span><span class="comment">/* ESIOUT6 is the PPUS2 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIS2SEL_7             (0x1C00)       </span><span class="comment">/* ESIOUT7 is the PPUS2 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIS1SEL_0             (0x0000)       </span><span class="comment">/* ESIOUT0 is the PPUS1 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIS1SEL_1             (0x0080)       </span><span class="comment">/* ESIOUT1 is the PPUS1 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIS1SEL_2             (0x0100)       </span><span class="comment">/* ESIOUT2 is the PPUS1 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIS1SEL_3             (0x0180)       </span><span class="comment">/* ESIOUT3 is the PPUS1 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIS1SEL_4             (0x0200)       </span><span class="comment">/* ESIOUT4 is the PPUS1 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIS1SEL_5             (0x0280)       </span><span class="comment">/* ESIOUT5 is the PPUS1 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIS1SEL_6             (0x0300)       </span><span class="comment">/* ESIOUT6 is the PPUS1 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIS1SEL_7             (0x0380)       </span><span class="comment">/* ESIOUT7 is the PPUS1 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESITCH1_0              (0x0000)       </span><span class="comment">/* Comparator input is ESICH0 when ESICAX = 0; Comparator input is ESICI0 when ESICAX = 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESITCH1_1              (0x0400)       </span><span class="comment">/* Comparator input is ESICH1 when ESICAX = 0; Comparator input is ESICI1 when ESICAX = 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESITCH1_2              (0x0800)       </span><span class="comment">/* Comparator input is ESICH2 when ESICAX = 0; Comparator input is ESICI2 when ESICAX = 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESITCH1_3              (0x0C00)       </span><span class="comment">/* Comparator input is ESICH3 when ESICAX = 0; Comparator input is ESICI3 when ESICAX = 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESITCH0_0              (0x0000)       </span><span class="comment">/* Comparator input is ESICH0 when ESICAX = 0; Comparator input is ESICI0 when ESICAX = 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESITCH0_1              (0x0008)       </span><span class="comment">/* Comparator input is ESICH1 when ESICAX = 0; Comparator input is ESICI1 when ESICAX = 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESITCH0_2              (0x0010)       </span><span class="comment">/* Comparator input is ESICH2 when ESICAX = 0; Comparator input is ESICI2 when ESICAX = 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESITCH0_3              (0x0018)       </span><span class="comment">/* Comparator input is ESICH3 when ESICAX = 0; Comparator input is ESICI3 when ESICAX = 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;<span class="comment">/* Timing State Machine Control Bits */</span></div>
<div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;<span class="preprocessor">#define ESIREPEAT4             (0x8000)       </span><span class="comment">/* These bits together with the ESICLK bit configure the duration of this state */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIREPEAT3             (0x4000)       </span><span class="comment">/* ESIREPEATx selects the number of clock cycles for this state. The number of clock cycles = ESIREPEATx + 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIREPEAT2             (0x2000)       </span><span class="comment">/* */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIREPEAT1             (0x1000)       </span><span class="comment">/* */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIREPEAT0             (0x0800)       </span><span class="comment">/* */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESICLK                 (0x0400)       </span><span class="comment">/* This bit selects the clock source for the TSM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESISTOP                (0x0200)       </span><span class="comment">/* This bit indicates the end of the TSM sequence */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIDAC                 (0x0100)       </span><span class="comment">/* TSM DAC on */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESITESTS1              (0x0080)       </span><span class="comment">/* TSM test cycle control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIRSON                (0x0040)       </span><span class="comment">/* Internal output latches enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESICLKON               (0x0020)       </span><span class="comment">/* High-frequency clock on */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESICA                  (0x0010)       </span><span class="comment">/* TSM comparator on */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIEX                  (0x0008)       </span><span class="comment">/* Excitation and sample-and-hold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESILCEN                (0x0004)       </span><span class="comment">/* LC enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESICH1                 (0x0002)       </span><span class="comment">/* Input channel select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESICH0                 (0x0001)       </span><span class="comment">/* Input channel select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;<span class="comment">/* Timing State Machine Control Bits */</span></div>
<div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;<span class="preprocessor">#define ESITESTS1_L            (0x0080)       </span><span class="comment">/* TSM test cycle control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIRSON_L              (0x0040)       </span><span class="comment">/* Internal output latches enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESICLKON_L             (0x0020)       </span><span class="comment">/* High-frequency clock on */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESICA_L                (0x0010)       </span><span class="comment">/* TSM comparator on */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIEX_L                (0x0008)       </span><span class="comment">/* Excitation and sample-and-hold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESILCEN_L              (0x0004)       </span><span class="comment">/* LC enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESICH1_L               (0x0002)       </span><span class="comment">/* Input channel select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESICH0_L               (0x0001)       </span><span class="comment">/* Input channel select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;<span class="comment">/* Timing State Machine Control Bits */</span></div>
<div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;<span class="preprocessor">#define ESIREPEAT4_H           (0x0080)       </span><span class="comment">/* These bits together with the ESICLK bit configure the duration of this state */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIREPEAT3_H           (0x0040)       </span><span class="comment">/* ESIREPEATx selects the number of clock cycles for this state. The number of clock cycles = ESIREPEATx + 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIREPEAT2_H           (0x0020)       </span><span class="comment">/* */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIREPEAT1_H           (0x0010)       </span><span class="comment">/* */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIREPEAT0_H           (0x0008)       </span><span class="comment">/* */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESICLK_H               (0x0004)       </span><span class="comment">/* This bit selects the clock source for the TSM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESISTOP_H              (0x0002)       </span><span class="comment">/* This bit indicates the end of the TSM sequence */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIDAC_H               (0x0001)       </span><span class="comment">/* TSM DAC on */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;<span class="preprocessor">#define ESICAAZ                (0x0020)       </span><span class="comment">/* Comparator Offset calibration annulation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;<span class="preprocessor">#define ESIREPEAT_0            (0x0000)       </span><span class="comment">/* These bits configure the duration of this state */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIREPEAT_1            (0x0800)       </span><span class="comment">/* ESIREPEATx selects the number of clock cycles for this state. The number of clock cycles = ESIREPEATx + 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIREPEAT_2            (0x1000)</span></div>
<div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIREPEAT_3            (0x1800)</span></div>
<div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIREPEAT_4            (0x2000)</span></div>
<div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIREPEAT_5            (0x2800)</span></div>
<div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIREPEAT_6            (0x3000)</span></div>
<div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIREPEAT_7            (0x3800)</span></div>
<div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIREPEAT_8            (0x4000)</span></div>
<div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIREPEAT_9            (0x4800)</span></div>
<div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIREPEAT_10           (0x5000)</span></div>
<div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIREPEAT_11           (0x5800)</span></div>
<div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIREPEAT_12           (0x6000)</span></div>
<div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIREPEAT_13           (0x6800)</span></div>
<div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIREPEAT_14           (0x7000)</span></div>
<div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIREPEAT_15           (0x7800)</span></div>
<div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIREPEAT_16           (0x8000)</span></div>
<div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIREPEAT_17           (0x8800)</span></div>
<div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIREPEAT_18           (0x9000)</span></div>
<div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIREPEAT_19           (0x9800)</span></div>
<div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIREPEAT_20           (0xA000)</span></div>
<div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIREPEAT_21           (0xA800)</span></div>
<div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIREPEAT_22           (0xB000)</span></div>
<div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIREPEAT_23           (0xB800)</span></div>
<div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIREPEAT_24           (0xC000)</span></div>
<div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIREPEAT_25           (0xC800)</span></div>
<div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIREPEAT_26           (0xD000)</span></div>
<div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIREPEAT_27           (0xD800)</span></div>
<div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIREPEAT_28           (0xE000)</span></div>
<div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIREPEAT_29           (0xE800)</span></div>
<div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIREPEAT_30           (0xF000)</span></div>
<div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESIREPEAT_31           (0xF800)</span></div>
<div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESICH_0                (0x0000)       </span><span class="comment">/* Input channel select: ESICH0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESICH_1                (0x0001)       </span><span class="comment">/* Input channel select: ESICH1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESICH_2                (0x0002)       </span><span class="comment">/* Input channel select: ESICH2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESICH_3                (0x0003)       </span><span class="comment">/* Input channel select: ESICH3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;<span class="comment">* EXTENDED SCAN INTERFACE RAM</span></div>
<div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_ESI_RAM__            </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;<span class="preprocessor">#define OFS_ESIRAM0            (0x0000)       </span><span class="comment">/* ESI RAM 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM1            (0x0001)       </span><span class="comment">/* ESI RAM 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM2            (0x0002)       </span><span class="comment">/* ESI RAM 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM3            (0x0003)       </span><span class="comment">/* ESI RAM 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM4            (0x0004)       </span><span class="comment">/* ESI RAM 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM5            (0x0005)       </span><span class="comment">/* ESI RAM 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM6            (0x0006)       </span><span class="comment">/* ESI RAM 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM7            (0x0007)       </span><span class="comment">/* ESI RAM 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM8            (0x0008)       </span><span class="comment">/* ESI RAM 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM9            (0x0009)       </span><span class="comment">/* ESI RAM 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM10           (0x000A)       </span><span class="comment">/* ESI RAM 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM11           (0x000B)       </span><span class="comment">/* ESI RAM 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM12           (0x000C)       </span><span class="comment">/* ESI RAM 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM13           (0x000D)       </span><span class="comment">/* ESI RAM 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM14           (0x000E)       </span><span class="comment">/* ESI RAM 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM15           (0x000F)       </span><span class="comment">/* ESI RAM 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM16           (0x0010)       </span><span class="comment">/* ESI RAM 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM17           (0x0011)       </span><span class="comment">/* ESI RAM 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM18           (0x0012)       </span><span class="comment">/* ESI RAM 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM19           (0x0013)       </span><span class="comment">/* ESI RAM 19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM20           (0x0014)       </span><span class="comment">/* ESI RAM 20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM21           (0x0015)       </span><span class="comment">/* ESI RAM 21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM22           (0x0016)       </span><span class="comment">/* ESI RAM 22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM23           (0x0017)       </span><span class="comment">/* ESI RAM 23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM24           (0x0018)       </span><span class="comment">/* ESI RAM 24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM25           (0x0019)       </span><span class="comment">/* ESI RAM 25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM26           (0x001A)       </span><span class="comment">/* ESI RAM 26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM27           (0x001B)       </span><span class="comment">/* ESI RAM 27 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM28           (0x001C)       </span><span class="comment">/* ESI RAM 28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM29           (0x001D)       </span><span class="comment">/* ESI RAM 29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM30           (0x001E)       </span><span class="comment">/* ESI RAM 30 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM31           (0x001F)       </span><span class="comment">/* ESI RAM 31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM32           (0x0020)       </span><span class="comment">/* ESI RAM 32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM33           (0x0021)       </span><span class="comment">/* ESI RAM 33 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM34           (0x0022)       </span><span class="comment">/* ESI RAM 34 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM35           (0x0023)       </span><span class="comment">/* ESI RAM 35 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM36           (0x0024)       </span><span class="comment">/* ESI RAM 36 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM37           (0x0025)       </span><span class="comment">/* ESI RAM 37 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM38           (0x0026)       </span><span class="comment">/* ESI RAM 38 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM39           (0x0027)       </span><span class="comment">/* ESI RAM 39 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM40           (0x0028)       </span><span class="comment">/* ESI RAM 40 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM41           (0x0029)       </span><span class="comment">/* ESI RAM 41 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM42           (0x002A)       </span><span class="comment">/* ESI RAM 42 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM43           (0x002B)       </span><span class="comment">/* ESI RAM 43 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM44           (0x002C)       </span><span class="comment">/* ESI RAM 44 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM45           (0x002D)       </span><span class="comment">/* ESI RAM 45 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM46           (0x002E)       </span><span class="comment">/* ESI RAM 46 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM47           (0x002F)       </span><span class="comment">/* ESI RAM 47 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM48           (0x0030)       </span><span class="comment">/* ESI RAM 48 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM49           (0x0031)       </span><span class="comment">/* ESI RAM 49 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM50           (0x0032)       </span><span class="comment">/* ESI RAM 50 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM51           (0x0033)       </span><span class="comment">/* ESI RAM 51 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM52           (0x0034)       </span><span class="comment">/* ESI RAM 52 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM53           (0x0035)       </span><span class="comment">/* ESI RAM 53 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM54           (0x0036)       </span><span class="comment">/* ESI RAM 54 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM55           (0x0037)       </span><span class="comment">/* ESI RAM 55 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM56           (0x0038)       </span><span class="comment">/* ESI RAM 56 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM57           (0x0039)       </span><span class="comment">/* ESI RAM 57 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM58           (0x003A)       </span><span class="comment">/* ESI RAM 58 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM59           (0x003B)       </span><span class="comment">/* ESI RAM 59 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM60           (0x003C)       </span><span class="comment">/* ESI RAM 60 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM61           (0x003D)       </span><span class="comment">/* ESI RAM 61 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM62           (0x003E)       </span><span class="comment">/* ESI RAM 62 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM63           (0x003F)       </span><span class="comment">/* ESI RAM 63 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM64           (0x0040)       </span><span class="comment">/* ESI RAM 64 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM65           (0x0041)       </span><span class="comment">/* ESI RAM 65 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM66           (0x0042)       </span><span class="comment">/* ESI RAM 66 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM67           (0x0043)       </span><span class="comment">/* ESI RAM 67 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM68           (0x0044)       </span><span class="comment">/* ESI RAM 68 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM69           (0x0045)       </span><span class="comment">/* ESI RAM 69 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM70           (0x0046)       </span><span class="comment">/* ESI RAM 70 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM71           (0x0047)       </span><span class="comment">/* ESI RAM 71 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM72           (0x0048)       </span><span class="comment">/* ESI RAM 72 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM73           (0x0049)       </span><span class="comment">/* ESI RAM 73 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM74           (0x004A)       </span><span class="comment">/* ESI RAM 74 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM75           (0x004B)       </span><span class="comment">/* ESI RAM 75 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM76           (0x004C)       </span><span class="comment">/* ESI RAM 76 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM77           (0x004D)       </span><span class="comment">/* ESI RAM 77 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM78           (0x004E)       </span><span class="comment">/* ESI RAM 78 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM79           (0x004F)       </span><span class="comment">/* ESI RAM 79 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM80           (0x0050)       </span><span class="comment">/* ESI RAM 80 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM81           (0x0051)       </span><span class="comment">/* ESI RAM 81 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM82           (0x0052)       </span><span class="comment">/* ESI RAM 82 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM83           (0x0053)       </span><span class="comment">/* ESI RAM 83 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM84           (0x0054)       </span><span class="comment">/* ESI RAM 84 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM85           (0x0055)       </span><span class="comment">/* ESI RAM 85 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM86           (0x0056)       </span><span class="comment">/* ESI RAM 86 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM87           (0x0057)       </span><span class="comment">/* ESI RAM 87 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM88           (0x0058)       </span><span class="comment">/* ESI RAM 88 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM89           (0x0059)       </span><span class="comment">/* ESI RAM 89 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM90           (0x005A)       </span><span class="comment">/* ESI RAM 90 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM91           (0x005B)       </span><span class="comment">/* ESI RAM 91 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM92           (0x005C)       </span><span class="comment">/* ESI RAM 92 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM93           (0x005D)       </span><span class="comment">/* ESI RAM 93 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM94           (0x005E)       </span><span class="comment">/* ESI RAM 94 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM95           (0x005F)       </span><span class="comment">/* ESI RAM 95 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM96           (0x0060)       </span><span class="comment">/* ESI RAM 96 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM97           (0x0061)       </span><span class="comment">/* ESI RAM 97 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM98           (0x0062)       </span><span class="comment">/* ESI RAM 98 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM99           (0x0063)       </span><span class="comment">/* ESI RAM 99 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM100          (0x0064)       </span><span class="comment">/* ESI RAM 100 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM101          (0x0065)       </span><span class="comment">/* ESI RAM 101 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM102          (0x0066)       </span><span class="comment">/* ESI RAM 102 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM103          (0x0067)       </span><span class="comment">/* ESI RAM 103 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM104          (0x0068)       </span><span class="comment">/* ESI RAM 104 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM105          (0x0069)       </span><span class="comment">/* ESI RAM 105 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM106          (0x006A)       </span><span class="comment">/* ESI RAM 106 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM107          (0x006B)       </span><span class="comment">/* ESI RAM 107 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM108          (0x006C)       </span><span class="comment">/* ESI RAM 108 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM109          (0x006D)       </span><span class="comment">/* ESI RAM 109 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM110          (0x006E)       </span><span class="comment">/* ESI RAM 110 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM111          (0x006F)       </span><span class="comment">/* ESI RAM 111 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM112          (0x0070)       </span><span class="comment">/* ESI RAM 112 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM113          (0x0071)       </span><span class="comment">/* ESI RAM 113 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM114          (0x0072)       </span><span class="comment">/* ESI RAM 114 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM115          (0x0073)       </span><span class="comment">/* ESI RAM 115 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM116          (0x0074)       </span><span class="comment">/* ESI RAM 116 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM117          (0x0075)       </span><span class="comment">/* ESI RAM 117 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM118          (0x0076)       </span><span class="comment">/* ESI RAM 118 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM119          (0x0077)       </span><span class="comment">/* ESI RAM 119 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM120          (0x0078)       </span><span class="comment">/* ESI RAM 120 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM121          (0x0079)       </span><span class="comment">/* ESI RAM 121 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM122          (0x007A)       </span><span class="comment">/* ESI RAM 122 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM123          (0x007B)       </span><span class="comment">/* ESI RAM 123 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM124          (0x007C)       </span><span class="comment">/* ESI RAM 124 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM125          (0x007D)       </span><span class="comment">/* ESI RAM 125 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM126          (0x007E)       </span><span class="comment">/* ESI RAM 126 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ESIRAM127          (0x007F)       </span><span class="comment">/* ESI RAM 127 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;<span class="preprocessor"></span><span class="comment">/*************************************************************</span></div>
<div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;<span class="comment">* FRAM Memory</span></div>
<div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;<span class="comment">*************************************************************/</span></div>
<div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_FRAM__           </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02892"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af893c91b1920db6a1b124b934be5d5e4"> 2892</a></span>&#160;<span class="preprocessor">#define OFS_FRCTL0             (0x0000)       </span><span class="comment">/* FRAM Controller Control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02893"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a963f069cef55eea847cfae8789000010"> 2893</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_FRCTL0_L           OFS_FRCTL0</span></div>
<div class="line"><a name="l02894"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac5472bd46703303834684caad6eaff11"> 2894</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_FRCTL0_H           OFS_FRCTL0+1</span></div>
<div class="line"><a name="l02895"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af5a04a88e85c40e2aaf8b2347a5f65e8"> 2895</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_GCCTL0             (0x0004)       </span><span class="comment">/* General Control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02896"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a535a12713135314cd5ba9a17058f5f62"> 2896</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_GCCTL0_L           OFS_GCCTL0</span></div>
<div class="line"><a name="l02897"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7feaf36211c1f51c9ae56bdf3a65ce46"> 2897</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_GCCTL0_H           OFS_GCCTL0+1</span></div>
<div class="line"><a name="l02898"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#adb2e6c6253eaf37714ab704b749db1b6"> 2898</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_GCCTL1             (0x0006)       </span><span class="comment">/* General Control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02899"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a60c1faf0c517b0a39fa6aa45a0e0016b"> 2899</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_GCCTL1_L           OFS_GCCTL1</span></div>
<div class="line"><a name="l02900"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7c6c76ddd7dde0b0bf6b5171b869952c"> 2900</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_GCCTL1_H           OFS_GCCTL1+1</span></div>
<div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02902"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9a291a0760f368e3a81901ad71de02ab"> 2902</a></span>&#160;<span class="preprocessor">#define FRCTLPW                (0xA500)       </span><span class="comment">/* FRAM password for write */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02903"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a406466f4e1407b96f79d2237a550357c"> 2903</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FRPW                   (0x9600)       </span><span class="comment">/* FRAM password returned by read */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02904"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7738fa59caceee2fc5b93ca2b2edeb6c"> 2904</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FWPW                   (0xA500)       </span><span class="comment">/* FRAM password for write */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02905"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3cd86fedd463d9e1f724fcc772cbae56"> 2905</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FXPW                   (0x3300)       </span><span class="comment">/* for use with XOR instruction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;<span class="comment">/* FRCTL0 Control Bits */</span></div>
<div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;<span class="comment">//#define RESERVED            (0x0001)  /* RESERVED */</span></div>
<div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;<span class="comment">//#define RESERVED            (0x0002)  /* RESERVED */</span></div>
<div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;<span class="comment">//#define RESERVED            (0x0004)  /* RESERVED */</span></div>
<div class="line"><a name="l02911"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9588aa494a231a963c58980aaa2a5f40"> 2911</a></span>&#160;<span class="preprocessor">#define NWAITS0                (0x0010)       </span><span class="comment">/* FRAM Wait state control Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02912"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a70c10d41c0a81fe534e5fb9bb7b46151"> 2912</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NWAITS1                (0x0020)       </span><span class="comment">/* FRAM Wait state control Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02913"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a15f05dd55e01b5a271558712d4a18784"> 2913</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NWAITS2                (0x0040)       </span><span class="comment">/* FRAM Wait state control Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0080)  /* RESERVED */</span></div>
<div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;</div>
<div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;<span class="comment">/* FRCTL0 Control Bits */</span></div>
<div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;<span class="comment">//#define RESERVED            (0x0001)  /* RESERVED */</span></div>
<div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;<span class="comment">//#define RESERVED            (0x0002)  /* RESERVED */</span></div>
<div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;<span class="comment">//#define RESERVED            (0x0004)  /* RESERVED */</span></div>
<div class="line"><a name="l02920"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5a1559a20f3949b6131dafe6e52fc002"> 2920</a></span>&#160;<span class="preprocessor">#define NWAITS0_L              (0x0010)       </span><span class="comment">/* FRAM Wait state control Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02921"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4e99e370258ea15112714b51ad5a3c52"> 2921</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NWAITS1_L              (0x0020)       </span><span class="comment">/* FRAM Wait state control Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02922"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a304a1ea53b0cce6aef73613d496d1dc0"> 2922</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NWAITS2_L              (0x0040)       </span><span class="comment">/* FRAM Wait state control Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0080)  /* RESERVED */</span></div>
<div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;</div>
<div class="line"><a name="l02925"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9bc824facb5c07d22b29efec3baeff7f"> 2925</a></span>&#160;<span class="preprocessor">#define NWAITS_0               (0x0000)       </span><span class="comment">/* FRAM Wait state control: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02926"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9d6284b74cc7b1e2d835903f49295f18"> 2926</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NWAITS_1               (0x0010)       </span><span class="comment">/* FRAM Wait state control: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02927"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a26b6eda921f7c9d5d998e2b9279ebefc"> 2927</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NWAITS_2               (0x0020)       </span><span class="comment">/* FRAM Wait state control: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02928"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a950973fb577e6e47ff9a63a1d7ad3440"> 2928</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NWAITS_3               (0x0030)       </span><span class="comment">/* FRAM Wait state control: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02929"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5a8a38b36aa17c98685767fa3d00f5f7"> 2929</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NWAITS_4               (0x0040)       </span><span class="comment">/* FRAM Wait state control: 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02930"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3a1e076eec23f342e7de70f23050da61"> 2930</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NWAITS_5               (0x0050)       </span><span class="comment">/* FRAM Wait state control: 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02931"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#acd94f6f0c8a19eb67b218b4a009770e1"> 2931</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NWAITS_6               (0x0060)       </span><span class="comment">/* FRAM Wait state control: 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02932"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a50f9088e5574fd6054a08a47815eb806"> 2932</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NWAITS_7               (0x0070)       </span><span class="comment">/* FRAM Wait state control: 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;<span class="comment">/* Legacy Defines */</span></div>
<div class="line"><a name="l02935"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa6535f6502743dcb6102ce75f122a610"> 2935</a></span>&#160;<span class="preprocessor">#define NAUTO                  (0x0008)       </span><span class="comment">/* FRAM Disables the wait state generator (obsolete on Rev.E and later)*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02936"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad3f60f354d81a14982fa633b2ac3d613"> 2936</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NACCESS0               (0x0010)       </span><span class="comment">/* FRAM Wait state Generator Access Time control Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02937"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1e7ec40421212ff7784184a3e488a222"> 2937</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NACCESS1               (0x0020)       </span><span class="comment">/* FRAM Wait state Generator Access Time control Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02938"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac1543ce64abc49378d45f3ab0d96004e"> 2938</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NACCESS2               (0x0040)       </span><span class="comment">/* FRAM Wait state Generator Access Time control Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02939"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a656d368f0ff1db314f50205be3c18c26"> 2939</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NACCESS_0              (0x0000)       </span><span class="comment">/* FRAM Wait state Generator Access Time control: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02940"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5187cde62207ba6a9f39d6f0e7731dd7"> 2940</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NACCESS_1              (0x0010)       </span><span class="comment">/* FRAM Wait state Generator Access Time control: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02941"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7250671398576e2788c5ff2a485dfbd0"> 2941</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NACCESS_2              (0x0020)       </span><span class="comment">/* FRAM Wait state Generator Access Time control: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02942"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a54b1e6f32674e3f386bcbef39f033a68"> 2942</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NACCESS_3              (0x0030)       </span><span class="comment">/* FRAM Wait state Generator Access Time control: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02943"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8e54fe21588bc0deb9d46355e5656dcb"> 2943</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NACCESS_4              (0x0040)       </span><span class="comment">/* FRAM Wait state Generator Access Time control: 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02944"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a266a2fed97e54773c1230a392d064dca"> 2944</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NACCESS_5              (0x0050)       </span><span class="comment">/* FRAM Wait state Generator Access Time control: 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02945"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac2a593c41300a4ef0e9fa9d6309edca1"> 2945</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NACCESS_6              (0x0060)       </span><span class="comment">/* FRAM Wait state Generator Access Time control: 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02946"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#abcf8bccc72904140ac9a6623650c1b95"> 2946</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NACCESS_7              (0x0070)       </span><span class="comment">/* FRAM Wait state Generator Access Time control: 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;<span class="comment">/* GCCTL0 Control Bits */</span></div>
<div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;<span class="comment">//#define RESERVED            (0x0001)  /* RESERVED */</span></div>
<div class="line"><a name="l02950"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a19d6d49801e750b361587165f3084fd8"> 2950</a></span>&#160;<span class="preprocessor">#define FRLPMPWR               (0x0002)       </span><span class="comment">/* FRAM Enable FRAM auto power up after LPM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02951"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab3814929643934412e3bae22aaa280b9"> 2951</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FRPWR                  (0x0004)       </span><span class="comment">/* FRAM Power Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02952"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a63fac325cbe9617e590a8e571e0b031c"> 2952</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ACCTEIE                (0x0008)       </span><span class="comment">/* Enable NMI event if Access time error occurs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0010)  /* RESERVED */</span></div>
<div class="line"><a name="l02954"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a674c6c1ca4cec4f2ce24312cd6cf0729"> 2954</a></span>&#160;<span class="preprocessor">#define CBDIE                  (0x0020)       </span><span class="comment">/* Enable NMI event if correctable bit error detected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02955"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#acd74ea32e1eef797c492260a2e9549c4"> 2955</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UBDIE                  (0x0040)       </span><span class="comment">/* Enable NMI event if uncorrectable bit error detected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02956"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a385a6d603d6ac0c8fadd26da8fb2642d"> 2956</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UBDRSTEN               (0x0080)       </span><span class="comment">/* Enable Power Up Clear (PUC) reset if FRAM uncorrectable bit error detected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;<span class="comment">/* GCCTL0 Control Bits */</span></div>
<div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;<span class="comment">//#define RESERVED            (0x0001)  /* RESERVED */</span></div>
<div class="line"><a name="l02960"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2d16663b713182841b05389b28e36da7"> 2960</a></span>&#160;<span class="preprocessor">#define FRLPMPWR_L             (0x0002)       </span><span class="comment">/* FRAM Enable FRAM auto power up after LPM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02961"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab35fd113ef1b3ad23b1b88f1493031e7"> 2961</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FRPWR_L                (0x0004)       </span><span class="comment">/* FRAM Power Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02962"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8f69d26fb3ca00a069acdbd6a1736333"> 2962</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ACCTEIE_L              (0x0008)       </span><span class="comment">/* Enable NMI event if Access time error occurs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0010)  /* RESERVED */</span></div>
<div class="line"><a name="l02964"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad1026fc5273609ff7fb26adf517405df"> 2964</a></span>&#160;<span class="preprocessor">#define CBDIE_L                (0x0020)       </span><span class="comment">/* Enable NMI event if correctable bit error detected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02965"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad568d6de82de526b1600f5b2cf187b13"> 2965</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UBDIE_L                (0x0040)       </span><span class="comment">/* Enable NMI event if uncorrectable bit error detected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02966"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab1a498b9a5c7d7f26a6952e5a91132b4"> 2966</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UBDRSTEN_L             (0x0080)       </span><span class="comment">/* Enable Power Up Clear (PUC) reset if FRAM uncorrectable bit error detected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;<span class="comment">/* GCCTL1 Control Bits */</span></div>
<div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;<span class="comment">//#define RESERVED            (0x0001)  /* RESERVED */</span></div>
<div class="line"><a name="l02970"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aff85794940ffcaea49f9539edde99fa1"> 2970</a></span>&#160;<span class="preprocessor">#define CBDIFG                 (0x0002)       </span><span class="comment">/* FRAM correctable bit error flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02971"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1f87a4056e47ce77a3ffd33432802e84"> 2971</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UBDIFG                 (0x0004)       </span><span class="comment">/* FRAM uncorrectable bit error flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02972"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3b9bbf0f8d281b1927d5af1148e35312"> 2972</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ACCTEIFG               (0x0008)       </span><span class="comment">/* Access time error flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;<span class="comment">/* GCCTL1 Control Bits */</span></div>
<div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;<span class="comment">//#define RESERVED            (0x0001)  /* RESERVED */</span></div>
<div class="line"><a name="l02976"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a871c93cf2d807c0701e49f4888e13bd9"> 2976</a></span>&#160;<span class="preprocessor">#define CBDIFG_L               (0x0002)       </span><span class="comment">/* FRAM correctable bit error flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02977"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2fb6db47e3e11b314428c73071fb532a"> 2977</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UBDIFG_L               (0x0004)       </span><span class="comment">/* FRAM uncorrectable bit error flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02978"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae8137a38712ff2df61ae112f971e0e6c"> 2978</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ACCTEIFG_L             (0x0008)       </span><span class="comment">/* Access time error flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;<span class="comment">* LCD_C</span></div>
<div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_LCD_C__          </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;<span class="preprocessor">#define OFS_LCDCCTL0           (0x0000)       </span><span class="comment">/* LCD_C Control Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDCCTL0_L         OFS_LCDCCTL0</span></div>
<div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDCCTL0_H         OFS_LCDCCTL0+1</span></div>
<div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDCCTL1           (0x0002)       </span><span class="comment">/* LCD_C Control Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDCCTL1_L         OFS_LCDCCTL1</span></div>
<div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDCCTL1_H         OFS_LCDCCTL1+1</span></div>
<div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDCBLKCTL         (0x0004)       </span><span class="comment">/* LCD_C blinking control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDCBLKCTL_L       OFS_LCDCBLKCTL</span></div>
<div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDCBLKCTL_H       OFS_LCDCBLKCTL+1</span></div>
<div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDCMEMCTL         (0x0006)       </span><span class="comment">/* LCD_C memory control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDCMEMCTL_L       OFS_LCDCMEMCTL</span></div>
<div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDCMEMCTL_H       OFS_LCDCMEMCTL+1</span></div>
<div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDCVCTL           (0x0008)       </span><span class="comment">/* LCD_C Voltage Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDCVCTL_L         OFS_LCDCVCTL</span></div>
<div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDCVCTL_H         OFS_LCDCVCTL+1</span></div>
<div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDCPCTL0          (0x000A)       </span><span class="comment">/* LCD_C Port Control Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDCPCTL0_L        OFS_LCDCPCTL0</span></div>
<div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDCPCTL0_H        OFS_LCDCPCTL0+1</span></div>
<div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDCPCTL1          (0x000C)       </span><span class="comment">/* LCD_C Port Control Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDCPCTL1_L        OFS_LCDCPCTL1</span></div>
<div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDCPCTL1_H        OFS_LCDCPCTL1+1</span></div>
<div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDCPCTL2          (0x000E)       </span><span class="comment">/* LCD_C Port Control Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDCPCTL2_L        OFS_LCDCPCTL2</span></div>
<div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDCPCTL2_H        OFS_LCDCPCTL2+1</span></div>
<div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDCPCTL3          (0x0010)       </span><span class="comment">/* LCD_C Port Control Register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDCPCTL3_L        OFS_LCDCPCTL3</span></div>
<div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDCPCTL3_H        OFS_LCDCPCTL3+1</span></div>
<div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDCCPCTL          (0x0012)       </span><span class="comment">/* LCD_C Charge Pump Control Register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDCCPCTL_L        OFS_LCDCCPCTL</span></div>
<div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDCCPCTL_H        OFS_LCDCCPCTL+1</span></div>
<div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDCIV             (0x001E)       </span><span class="comment">/* LCD_C Interrupt Vector Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;<span class="comment">// LCDCCTL0</span></div>
<div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;<span class="preprocessor">#define LCDON                  (0x0001)       </span><span class="comment">/* LCD_C LCD On */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDLP                  (0x0002)       </span><span class="comment">/* LCD_C Low Power Waveform */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDSON                 (0x0004)       </span><span class="comment">/* LCD_C LCD Segments On */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDMX0                 (0x0008)       </span><span class="comment">/* LCD_C Mux Rate Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDMX1                 (0x0010)       </span><span class="comment">/* LCD_C Mux Rate Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDMX2                 (0x0020)       </span><span class="comment">/* LCD_C Mux Rate Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0040)  /* LCD_C RESERVED */</span></div>
<div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;<span class="preprocessor">#define LCDSSEL                (0x0080)       </span><span class="comment">/* LCD_C Clock Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDPRE0                (0x0100)       </span><span class="comment">/* LCD_C LCD frequency pre-scaler Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDPRE1                (0x0200)       </span><span class="comment">/* LCD_C LCD frequency pre-scaler Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDPRE2                (0x0400)       </span><span class="comment">/* LCD_C LCD frequency pre-scaler Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV0                (0x0800)       </span><span class="comment">/* LCD_C LCD frequency divider Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV1                (0x1000)       </span><span class="comment">/* LCD_C LCD frequency divider Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV2                (0x2000)       </span><span class="comment">/* LCD_C LCD frequency divider Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV3                (0x4000)       </span><span class="comment">/* LCD_C LCD frequency divider Bit: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV4                (0x8000)       </span><span class="comment">/* LCD_C LCD frequency divider Bit: 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;<span class="comment">// LCDCCTL0</span></div>
<div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;<span class="preprocessor">#define LCDON_L                (0x0001)       </span><span class="comment">/* LCD_C LCD On */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDLP_L                (0x0002)       </span><span class="comment">/* LCD_C Low Power Waveform */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDSON_L               (0x0004)       </span><span class="comment">/* LCD_C LCD Segments On */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDMX0_L               (0x0008)       </span><span class="comment">/* LCD_C Mux Rate Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDMX1_L               (0x0010)       </span><span class="comment">/* LCD_C Mux Rate Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDMX2_L               (0x0020)       </span><span class="comment">/* LCD_C Mux Rate Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0040)  /* LCD_C RESERVED */</span></div>
<div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;<span class="preprocessor">#define LCDSSEL_L              (0x0080)       </span><span class="comment">/* LCD_C Clock Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;<span class="comment">// LCDCCTL0</span></div>
<div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;<span class="comment">//#define RESERVED            (0x0040)  /* LCD_C RESERVED */</span></div>
<div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;<span class="preprocessor">#define LCDPRE0_H              (0x0001)       </span><span class="comment">/* LCD_C LCD frequency pre-scaler Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDPRE1_H              (0x0002)       </span><span class="comment">/* LCD_C LCD frequency pre-scaler Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDPRE2_H              (0x0004)       </span><span class="comment">/* LCD_C LCD frequency pre-scaler Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV0_H              (0x0008)       </span><span class="comment">/* LCD_C LCD frequency divider Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV1_H              (0x0010)       </span><span class="comment">/* LCD_C LCD frequency divider Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV2_H              (0x0020)       </span><span class="comment">/* LCD_C LCD frequency divider Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV3_H              (0x0040)       </span><span class="comment">/* LCD_C LCD frequency divider Bit: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV4_H              (0x0080)       </span><span class="comment">/* LCD_C LCD frequency divider Bit: 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;<span class="preprocessor">#define LCDPRE_0               (0x0000)       </span><span class="comment">/* LCD_C LCD frequency pre-scaler: /1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDPRE_1               (0x0100)       </span><span class="comment">/* LCD_C LCD frequency pre-scaler: /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDPRE_2               (0x0200)       </span><span class="comment">/* LCD_C LCD frequency pre-scaler: /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDPRE_3               (0x0300)       </span><span class="comment">/* LCD_C LCD frequency pre-scaler: /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDPRE_4               (0x0400)       </span><span class="comment">/* LCD_C LCD frequency pre-scaler: /16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDPRE_5               (0x0500)       </span><span class="comment">/* LCD_C LCD frequency pre-scaler: /32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDPRE__1              (0x0000)       </span><span class="comment">/* LCD_C LCD frequency pre-scaler: /1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDPRE__2              (0x0100)       </span><span class="comment">/* LCD_C LCD frequency pre-scaler: /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDPRE__4              (0x0200)       </span><span class="comment">/* LCD_C LCD frequency pre-scaler: /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDPRE__8              (0x0300)       </span><span class="comment">/* LCD_C LCD frequency pre-scaler: /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDPRE__16             (0x0400)       </span><span class="comment">/* LCD_C LCD frequency pre-scaler: /16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDPRE__32             (0x0500)       </span><span class="comment">/* LCD_C LCD frequency pre-scaler: /32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;<span class="preprocessor">#define LCDDIV_0               (0x0000)       </span><span class="comment">/* LCD_C LCD frequency divider: /1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_1               (0x0800)       </span><span class="comment">/* LCD_C LCD frequency divider: /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_2               (0x1000)       </span><span class="comment">/* LCD_C LCD frequency divider: /3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_3               (0x1800)       </span><span class="comment">/* LCD_C LCD frequency divider: /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_4               (0x2000)       </span><span class="comment">/* LCD_C LCD frequency divider: /5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_5               (0x2800)       </span><span class="comment">/* LCD_C LCD frequency divider: /6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_6               (0x3000)       </span><span class="comment">/* LCD_C LCD frequency divider: /7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_7               (0x3800)       </span><span class="comment">/* LCD_C LCD frequency divider: /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_8               (0x4000)       </span><span class="comment">/* LCD_C LCD frequency divider: /9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_9               (0x4800)       </span><span class="comment">/* LCD_C LCD frequency divider: /10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_10              (0x5000)       </span><span class="comment">/* LCD_C LCD frequency divider: /11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_11              (0x5800)       </span><span class="comment">/* LCD_C LCD frequency divider: /12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_12              (0x6000)       </span><span class="comment">/* LCD_C LCD frequency divider: /13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_13              (0x6800)       </span><span class="comment">/* LCD_C LCD frequency divider: /14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_14              (0x7000)       </span><span class="comment">/* LCD_C LCD frequency divider: /15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_15              (0x7800)       </span><span class="comment">/* LCD_C LCD frequency divider: /16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_16              (0x8000)       </span><span class="comment">/* LCD_C LCD frequency divider: /17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_17              (0x8800)       </span><span class="comment">/* LCD_C LCD frequency divider: /18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_18              (0x9000)       </span><span class="comment">/* LCD_C LCD frequency divider: /19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_19              (0x9800)       </span><span class="comment">/* LCD_C LCD frequency divider: /20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_20              (0xA000)       </span><span class="comment">/* LCD_C LCD frequency divider: /21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_21              (0xA800)       </span><span class="comment">/* LCD_C LCD frequency divider: /22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_22              (0xB000)       </span><span class="comment">/* LCD_C LCD frequency divider: /23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_23              (0xB800)       </span><span class="comment">/* LCD_C LCD frequency divider: /24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_24              (0xC000)       </span><span class="comment">/* LCD_C LCD frequency divider: /25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_25              (0xC800)       </span><span class="comment">/* LCD_C LCD frequency divider: /26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_26              (0xD000)       </span><span class="comment">/* LCD_C LCD frequency divider: /27 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_27              (0xD800)       </span><span class="comment">/* LCD_C LCD frequency divider: /28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_28              (0xE000)       </span><span class="comment">/* LCD_C LCD frequency divider: /29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_29              (0xE800)       </span><span class="comment">/* LCD_C LCD frequency divider: /30 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_30              (0xF000)       </span><span class="comment">/* LCD_C LCD frequency divider: /31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_31              (0xF800)       </span><span class="comment">/* LCD_C LCD frequency divider: /32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__1              (0x0000)       </span><span class="comment">/* LCD_C LCD frequency divider: /1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__2              (0x0800)       </span><span class="comment">/* LCD_C LCD frequency divider: /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__3              (0x1000)       </span><span class="comment">/* LCD_C LCD frequency divider: /3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__4              (0x1800)       </span><span class="comment">/* LCD_C LCD frequency divider: /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__5              (0x2000)       </span><span class="comment">/* LCD_C LCD frequency divider: /5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__6              (0x2800)       </span><span class="comment">/* LCD_C LCD frequency divider: /6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__7              (0x3000)       </span><span class="comment">/* LCD_C LCD frequency divider: /7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__8              (0x3800)       </span><span class="comment">/* LCD_C LCD frequency divider: /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__9              (0x4000)       </span><span class="comment">/* LCD_C LCD frequency divider: /9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__10             (0x4800)       </span><span class="comment">/* LCD_C LCD frequency divider: /10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__11             (0x5000)       </span><span class="comment">/* LCD_C LCD frequency divider: /11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__12             (0x5800)       </span><span class="comment">/* LCD_C LCD frequency divider: /12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__13             (0x6000)       </span><span class="comment">/* LCD_C LCD frequency divider: /13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__14             (0x6800)       </span><span class="comment">/* LCD_C LCD frequency divider: /14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__15             (0x7000)       </span><span class="comment">/* LCD_C LCD frequency divider: /15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__16             (0x7800)       </span><span class="comment">/* LCD_C LCD frequency divider: /16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__17             (0x8000)       </span><span class="comment">/* LCD_C LCD frequency divider: /17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__18             (0x8800)       </span><span class="comment">/* LCD_C LCD frequency divider: /18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__19             (0x9000)       </span><span class="comment">/* LCD_C LCD frequency divider: /19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__20             (0x9800)       </span><span class="comment">/* LCD_C LCD frequency divider: /20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__21             (0xA000)       </span><span class="comment">/* LCD_C LCD frequency divider: /21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__22             (0xA800)       </span><span class="comment">/* LCD_C LCD frequency divider: /22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__23             (0xB000)       </span><span class="comment">/* LCD_C LCD frequency divider: /23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__24             (0xB800)       </span><span class="comment">/* LCD_C LCD frequency divider: /24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__25             (0xC000)       </span><span class="comment">/* LCD_C LCD frequency divider: /25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__26             (0xC800)       </span><span class="comment">/* LCD_C LCD frequency divider: /26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__27             (0xD000)       </span><span class="comment">/* LCD_C LCD frequency divider: /27 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__28             (0xD800)       </span><span class="comment">/* LCD_C LCD frequency divider: /28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__29             (0xE000)       </span><span class="comment">/* LCD_C LCD frequency divider: /29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__30             (0xE800)       </span><span class="comment">/* LCD_C LCD frequency divider: /30 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__31             (0xF000)       </span><span class="comment">/* LCD_C LCD frequency divider: /31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__32             (0xF800)       </span><span class="comment">/* LCD_C LCD frequency divider: /32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;<span class="comment">/* Display modes coded with Bits 2-4 */</span></div>
<div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;<span class="preprocessor">#define LCDSTATIC              (LCDSON)</span></div>
<div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCD2MUX                (LCDMX0+LCDSON)</span></div>
<div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCD3MUX                (LCDMX1+LCDSON)</span></div>
<div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCD4MUX                (LCDMX1+LCDMX0+LCDSON)</span></div>
<div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCD5MUX                (LCDMX2+LCDSON)</span></div>
<div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCD6MUX                (LCDMX2+LCDMX0+LCDSON)</span></div>
<div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCD7MUX                (LCDMX2+LCDMX1+LCDSON)</span></div>
<div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCD8MUX                (LCDMX2+LCDMX1+LCDMX0+LCDSON)</span></div>
<div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;<span class="comment">// LCDCCTL1</span></div>
<div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;<span class="preprocessor">#define LCDFRMIFG              (0x0001)       </span><span class="comment">/* LCD_C LCD frame interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKOFFIFG           (0x0002)       </span><span class="comment">/* LCD_C LCD blinking off interrupt flag, */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKONIFG            (0x0004)       </span><span class="comment">/* LCD_C LCD blinking on interrupt flag, */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDNOCAPIFG            (0x0008)       </span><span class="comment">/* LCD_C No cpacitance connected interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDFRMIE               (0x0100)       </span><span class="comment">/* LCD_C LCD frame interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKOFFIE            (0x0200)       </span><span class="comment">/* LCD_C LCD blinking off interrupt flag, */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKONIE             (0x0400)       </span><span class="comment">/* LCD_C LCD blinking on interrupt flag, */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDNOCAPIE             (0x0800)       </span><span class="comment">/* LCD_C No cpacitance connected interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;<span class="comment">// LCDCCTL1</span></div>
<div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;<span class="preprocessor">#define LCDFRMIFG_L            (0x0001)       </span><span class="comment">/* LCD_C LCD frame interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKOFFIFG_L         (0x0002)       </span><span class="comment">/* LCD_C LCD blinking off interrupt flag, */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKONIFG_L          (0x0004)       </span><span class="comment">/* LCD_C LCD blinking on interrupt flag, */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDNOCAPIFG_L          (0x0008)       </span><span class="comment">/* LCD_C No cpacitance connected interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;<span class="comment">// LCDCCTL1</span></div>
<div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;<span class="preprocessor">#define LCDFRMIE_H             (0x0001)       </span><span class="comment">/* LCD_C LCD frame interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKOFFIE_H          (0x0002)       </span><span class="comment">/* LCD_C LCD blinking off interrupt flag, */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKONIE_H           (0x0004)       </span><span class="comment">/* LCD_C LCD blinking on interrupt flag, */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDNOCAPIE_H           (0x0008)       </span><span class="comment">/* LCD_C No cpacitance connected interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;<span class="comment">// LCDCBLKCTL</span></div>
<div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;<span class="preprocessor">#define LCDBLKMOD0             (0x0001)       </span><span class="comment">/* LCD_C Blinking mode Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKMOD1             (0x0002)       </span><span class="comment">/* LCD_C Blinking mode Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKPRE0             (0x0004)       </span><span class="comment">/* LCD_C Clock pre-scaler for blinking frequency Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKPRE1             (0x0008)       </span><span class="comment">/* LCD_C Clock pre-scaler for blinking frequency Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKPRE2             (0x0010)       </span><span class="comment">/* LCD_C Clock pre-scaler for blinking frequency Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKDIV0             (0x0020)       </span><span class="comment">/* LCD_C Clock divider for blinking frequency Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKDIV1             (0x0040)       </span><span class="comment">/* LCD_C Clock divider for blinking frequency Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKDIV2             (0x0080)       </span><span class="comment">/* LCD_C Clock divider for blinking frequency Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;<span class="comment">// LCDCBLKCTL</span></div>
<div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;<span class="preprocessor">#define LCDBLKMOD0_L           (0x0001)       </span><span class="comment">/* LCD_C Blinking mode Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKMOD1_L           (0x0002)       </span><span class="comment">/* LCD_C Blinking mode Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKPRE0_L           (0x0004)       </span><span class="comment">/* LCD_C Clock pre-scaler for blinking frequency Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKPRE1_L           (0x0008)       </span><span class="comment">/* LCD_C Clock pre-scaler for blinking frequency Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKPRE2_L           (0x0010)       </span><span class="comment">/* LCD_C Clock pre-scaler for blinking frequency Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKDIV0_L           (0x0020)       </span><span class="comment">/* LCD_C Clock divider for blinking frequency Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKDIV1_L           (0x0040)       </span><span class="comment">/* LCD_C Clock divider for blinking frequency Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKDIV2_L           (0x0080)       </span><span class="comment">/* LCD_C Clock divider for blinking frequency Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;<span class="preprocessor">#define LCDBLKMOD_0            (0x0000)       </span><span class="comment">/* LCD_C Blinking mode: Off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKMOD_1            (0x0001)       </span><span class="comment">/* LCD_C Blinking mode: Individual */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKMOD_2            (0x0002)       </span><span class="comment">/* LCD_C Blinking mode: All */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKMOD_3            (0x0003)       </span><span class="comment">/* LCD_C Blinking mode: Switching */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;<span class="comment">// LCDCMEMCTL</span></div>
<div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;<span class="preprocessor">#define LCDDISP                (0x0001)       </span><span class="comment">/* LCD_C LCD memory registers for display */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCLRM                (0x0002)       </span><span class="comment">/* LCD_C Clear LCD memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCLRBM               (0x0004)       </span><span class="comment">/* LCD_C Clear LCD blinking memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;<span class="comment">// LCDCMEMCTL</span></div>
<div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;<span class="preprocessor">#define LCDDISP_L              (0x0001)       </span><span class="comment">/* LCD_C LCD memory registers for display */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCLRM_L              (0x0002)       </span><span class="comment">/* LCD_C Clear LCD memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCLRBM_L             (0x0004)       </span><span class="comment">/* LCD_C Clear LCD blinking memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;<span class="comment">// LCDCVCTL</span></div>
<div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;<span class="preprocessor">#define LCD2B                  (0x0001)       </span><span class="comment">/* Selects 1/2 bias. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCDREF0               (0x0002)       </span><span class="comment">/* Selects reference voltage for regulated charge pump: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCDREF1               (0x0004)       </span><span class="comment">/* Selects reference voltage for regulated charge pump: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCPEN                (0x0008)       </span><span class="comment">/* LCD Voltage Charge Pump Enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCDEXT                (0x0010)       </span><span class="comment">/* Select external source for VLCD. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDEXTBIAS             (0x0020)       </span><span class="comment">/* V2 - V4 voltage select. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define R03EXT                 (0x0040)       </span><span class="comment">/* Selects external connections for LCD mid voltages. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDREXT                (0x0080)       </span><span class="comment">/* Selects external connection for lowest LCD voltage. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD0                  (0x0200)       </span><span class="comment">/* VLCD select: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD1                  (0x0400)       </span><span class="comment">/* VLCD select: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD2                  (0x0800)       </span><span class="comment">/* VLCD select: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD3                  (0x1000)       </span><span class="comment">/* VLCD select: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD4                  (0x2000)       </span><span class="comment">/* VLCD select: 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD5                  (0x4000)       </span><span class="comment">/* VLCD select: 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;<span class="comment">// LCDCVCTL</span></div>
<div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;<span class="preprocessor">#define LCD2B_L                (0x0001)       </span><span class="comment">/* Selects 1/2 bias. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCDREF0_L             (0x0002)       </span><span class="comment">/* Selects reference voltage for regulated charge pump: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCDREF1_L             (0x0004)       </span><span class="comment">/* Selects reference voltage for regulated charge pump: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCPEN_L              (0x0008)       </span><span class="comment">/* LCD Voltage Charge Pump Enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCDEXT_L              (0x0010)       </span><span class="comment">/* Select external source for VLCD. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDEXTBIAS_L           (0x0020)       </span><span class="comment">/* V2 - V4 voltage select. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define R03EXT_L               (0x0040)       </span><span class="comment">/* Selects external connections for LCD mid voltages. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDREXT_L              (0x0080)       </span><span class="comment">/* Selects external connection for lowest LCD voltage. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;<span class="comment">// LCDCVCTL</span></div>
<div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;<span class="preprocessor">#define VLCD0_H                (0x0002)       </span><span class="comment">/* VLCD select: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD1_H                (0x0004)       </span><span class="comment">/* VLCD select: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD2_H                (0x0008)       </span><span class="comment">/* VLCD select: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD3_H                (0x0010)       </span><span class="comment">/* VLCD select: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD4_H                (0x0020)       </span><span class="comment">/* VLCD select: 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD5_H                (0x0040)       </span><span class="comment">/* VLCD select: 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;<span class="comment">/* Reference voltage source select for the regulated charge pump */</span></div>
<div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;<span class="preprocessor">#define VLCDREF_0              (0x0000)       </span><span class="comment">/* Internal */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCDREF_1              (0x0002)       </span><span class="comment">/* External */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCDREF_2              (0x0004)       </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCDREF_3              (0x0006)       </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;<span class="comment">/* Charge pump voltage selections */</span></div>
<div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;<span class="preprocessor">#define VLCD_0                 (0x0000)       </span><span class="comment">/* Charge pump disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_1                 (0x0200)       </span><span class="comment">/* VLCD = 2.60V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_2                 (0x0400)       </span><span class="comment">/* VLCD = 2.66V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_3                 (0x0600)       </span><span class="comment">/* VLCD = 2.72V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_4                 (0x0800)       </span><span class="comment">/* VLCD = 2.78V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_5                 (0x0A00)       </span><span class="comment">/* VLCD = 2.84V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_6                 (0x0C00)       </span><span class="comment">/* VLCD = 2.90V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_7                 (0x0E00)       </span><span class="comment">/* VLCD = 2.96V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_8                 (0x1000)       </span><span class="comment">/* VLCD = 3.02V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_9                 (0x1200)       </span><span class="comment">/* VLCD = 3.08V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_10                (0x1400)       </span><span class="comment">/* VLCD = 3.14V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_11                (0x1600)       </span><span class="comment">/* VLCD = 3.20V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_12                (0x1800)       </span><span class="comment">/* VLCD = 3.26V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_13                (0x1A00)       </span><span class="comment">/* VLCD = 3.32V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_14                (0x1C00)       </span><span class="comment">/* VLCD = 3.38V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_15                (0x1E00)       </span><span class="comment">/* VLCD = 3.44V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;<span class="preprocessor">#define VLCD_DISABLED          (0x0000)       </span><span class="comment">/* Charge pump disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_2_60              (0x0200)       </span><span class="comment">/* VLCD = 2.60V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_2_66              (0x0400)       </span><span class="comment">/* VLCD = 2.66V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_2_72              (0x0600)       </span><span class="comment">/* VLCD = 2.72V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_2_78              (0x0800)       </span><span class="comment">/* VLCD = 2.78V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_2_84              (0x0A00)       </span><span class="comment">/* VLCD = 2.84V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_2_90              (0x0C00)       </span><span class="comment">/* VLCD = 2.90V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_2_96              (0x0E00)       </span><span class="comment">/* VLCD = 2.96V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_3_02              (0x1000)       </span><span class="comment">/* VLCD = 3.02V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_3_08              (0x1200)       </span><span class="comment">/* VLCD = 3.08V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_3_14              (0x1400)       </span><span class="comment">/* VLCD = 3.14V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_3_20              (0x1600)       </span><span class="comment">/* VLCD = 3.20V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_3_26              (0x1800)       </span><span class="comment">/* VLCD = 3.26V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_3_32              (0x1A00)       </span><span class="comment">/* VLCD = 3.32V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_3_38              (0x1C00)       </span><span class="comment">/* VLCD = 3.38V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_3_44              (0x1E00)       </span><span class="comment">/* VLCD = 3.44V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;<span class="comment">// LCDCPCTL0</span></div>
<div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;<span class="preprocessor">#define LCDS0                  (0x0001)       </span><span class="comment">/* LCD Segment  0 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS1                  (0x0002)       </span><span class="comment">/* LCD Segment  1 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS2                  (0x0004)       </span><span class="comment">/* LCD Segment  2 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS3                  (0x0008)       </span><span class="comment">/* LCD Segment  3 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS4                  (0x0010)       </span><span class="comment">/* LCD Segment  4 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS5                  (0x0020)       </span><span class="comment">/* LCD Segment  5 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS6                  (0x0040)       </span><span class="comment">/* LCD Segment  6 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS7                  (0x0080)       </span><span class="comment">/* LCD Segment  7 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS8                  (0x0100)       </span><span class="comment">/* LCD Segment  8 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS9                  (0x0200)       </span><span class="comment">/* LCD Segment  9 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS10                 (0x0400)       </span><span class="comment">/* LCD Segment 10 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS11                 (0x0800)       </span><span class="comment">/* LCD Segment 11 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS12                 (0x1000)       </span><span class="comment">/* LCD Segment 12 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS13                 (0x2000)       </span><span class="comment">/* LCD Segment 13 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS14                 (0x4000)       </span><span class="comment">/* LCD Segment 14 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS15                 (0x8000)       </span><span class="comment">/* LCD Segment 15 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;<span class="comment">// LCDCPCTL0</span></div>
<div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;<span class="preprocessor">#define LCDS0_L                (0x0001)       </span><span class="comment">/* LCD Segment  0 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS1_L                (0x0002)       </span><span class="comment">/* LCD Segment  1 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS2_L                (0x0004)       </span><span class="comment">/* LCD Segment  2 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS3_L                (0x0008)       </span><span class="comment">/* LCD Segment  3 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS4_L                (0x0010)       </span><span class="comment">/* LCD Segment  4 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS5_L                (0x0020)       </span><span class="comment">/* LCD Segment  5 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS6_L                (0x0040)       </span><span class="comment">/* LCD Segment  6 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS7_L                (0x0080)       </span><span class="comment">/* LCD Segment  7 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;<span class="comment">// LCDCPCTL0</span></div>
<div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;<span class="preprocessor">#define LCDS8_H                (0x0001)       </span><span class="comment">/* LCD Segment  8 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS9_H                (0x0002)       </span><span class="comment">/* LCD Segment  9 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS10_H               (0x0004)       </span><span class="comment">/* LCD Segment 10 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS11_H               (0x0008)       </span><span class="comment">/* LCD Segment 11 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS12_H               (0x0010)       </span><span class="comment">/* LCD Segment 12 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS13_H               (0x0020)       </span><span class="comment">/* LCD Segment 13 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS14_H               (0x0040)       </span><span class="comment">/* LCD Segment 14 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS15_H               (0x0080)       </span><span class="comment">/* LCD Segment 15 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;<span class="comment">// LCDCPCTL1</span></div>
<div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;<span class="preprocessor">#define LCDS16                 (0x0001)       </span><span class="comment">/* LCD Segment 16 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS17                 (0x0002)       </span><span class="comment">/* LCD Segment 17 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS18                 (0x0004)       </span><span class="comment">/* LCD Segment 18 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS19                 (0x0008)       </span><span class="comment">/* LCD Segment 19 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS20                 (0x0010)       </span><span class="comment">/* LCD Segment 20 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS21                 (0x0020)       </span><span class="comment">/* LCD Segment 21 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS22                 (0x0040)       </span><span class="comment">/* LCD Segment 22 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS23                 (0x0080)       </span><span class="comment">/* LCD Segment 23 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS24                 (0x0100)       </span><span class="comment">/* LCD Segment 24 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS25                 (0x0200)       </span><span class="comment">/* LCD Segment 25 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS26                 (0x0400)       </span><span class="comment">/* LCD Segment 26 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS27                 (0x0800)       </span><span class="comment">/* LCD Segment 27 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS28                 (0x1000)       </span><span class="comment">/* LCD Segment 28 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS29                 (0x2000)       </span><span class="comment">/* LCD Segment 29 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS30                 (0x4000)       </span><span class="comment">/* LCD Segment 30 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS31                 (0x8000)       </span><span class="comment">/* LCD Segment 31 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;<span class="comment">// LCDCPCTL1</span></div>
<div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;<span class="preprocessor">#define LCDS16_L               (0x0001)       </span><span class="comment">/* LCD Segment 16 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS17_L               (0x0002)       </span><span class="comment">/* LCD Segment 17 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS18_L               (0x0004)       </span><span class="comment">/* LCD Segment 18 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS19_L               (0x0008)       </span><span class="comment">/* LCD Segment 19 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS20_L               (0x0010)       </span><span class="comment">/* LCD Segment 20 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS21_L               (0x0020)       </span><span class="comment">/* LCD Segment 21 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS22_L               (0x0040)       </span><span class="comment">/* LCD Segment 22 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS23_L               (0x0080)       </span><span class="comment">/* LCD Segment 23 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;<span class="comment">// LCDCPCTL1</span></div>
<div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;<span class="preprocessor">#define LCDS24_H               (0x0001)       </span><span class="comment">/* LCD Segment 24 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS25_H               (0x0002)       </span><span class="comment">/* LCD Segment 25 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS26_H               (0x0004)       </span><span class="comment">/* LCD Segment 26 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS27_H               (0x0008)       </span><span class="comment">/* LCD Segment 27 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS28_H               (0x0010)       </span><span class="comment">/* LCD Segment 28 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS29_H               (0x0020)       </span><span class="comment">/* LCD Segment 29 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS30_H               (0x0040)       </span><span class="comment">/* LCD Segment 30 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS31_H               (0x0080)       </span><span class="comment">/* LCD Segment 31 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;<span class="comment">// LCDCPCTL2</span></div>
<div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;<span class="preprocessor">#define LCDS32                 (0x0001)       </span><span class="comment">/* LCD Segment 32 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS33                 (0x0002)       </span><span class="comment">/* LCD Segment 33 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS34                 (0x0004)       </span><span class="comment">/* LCD Segment 34 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS35                 (0x0008)       </span><span class="comment">/* LCD Segment 35 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS36                 (0x0010)       </span><span class="comment">/* LCD Segment 36 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS37                 (0x0020)       </span><span class="comment">/* LCD Segment 37 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS38                 (0x0040)       </span><span class="comment">/* LCD Segment 38 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS39                 (0x0080)       </span><span class="comment">/* LCD Segment 39 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS40                 (0x0100)       </span><span class="comment">/* LCD Segment 40 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS41                 (0x0200)       </span><span class="comment">/* LCD Segment 41 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS42                 (0x0400)       </span><span class="comment">/* LCD Segment 42 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS43                 (0x0800)       </span><span class="comment">/* LCD Segment 43 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS44                 (0x1000)       </span><span class="comment">/* LCD Segment 44 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03367"></a><span class="lineno"> 3367</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS45                 (0x2000)       </span><span class="comment">/* LCD Segment 45 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS46                 (0x4000)       </span><span class="comment">/* LCD Segment 46 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS47                 (0x8000)       </span><span class="comment">/* LCD Segment 47 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03371"></a><span class="lineno"> 3371</span>&#160;<span class="comment">// LCDCPCTL2</span></div>
<div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;<span class="preprocessor">#define LCDS32_L               (0x0001)       </span><span class="comment">/* LCD Segment 32 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS33_L               (0x0002)       </span><span class="comment">/* LCD Segment 33 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03374"></a><span class="lineno"> 3374</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS34_L               (0x0004)       </span><span class="comment">/* LCD Segment 34 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS35_L               (0x0008)       </span><span class="comment">/* LCD Segment 35 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS36_L               (0x0010)       </span><span class="comment">/* LCD Segment 36 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS37_L               (0x0020)       </span><span class="comment">/* LCD Segment 37 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS38_L               (0x0040)       </span><span class="comment">/* LCD Segment 38 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS39_L               (0x0080)       </span><span class="comment">/* LCD Segment 39 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;<span class="comment">// LCDCPCTL2</span></div>
<div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;<span class="preprocessor">#define LCDS40_H               (0x0001)       </span><span class="comment">/* LCD Segment 40 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS41_H               (0x0002)       </span><span class="comment">/* LCD Segment 41 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS42_H               (0x0004)       </span><span class="comment">/* LCD Segment 42 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS43_H               (0x0008)       </span><span class="comment">/* LCD Segment 43 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS44_H               (0x0010)       </span><span class="comment">/* LCD Segment 44 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS45_H               (0x0020)       </span><span class="comment">/* LCD Segment 45 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS46_H               (0x0040)       </span><span class="comment">/* LCD Segment 46 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS47_H               (0x0080)       </span><span class="comment">/* LCD Segment 47 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;<span class="comment">// LCDCPCTL3</span></div>
<div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;<span class="preprocessor">#define LCDS48                 (0x0001)       </span><span class="comment">/* LCD Segment 48 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS49                 (0x0002)       </span><span class="comment">/* LCD Segment 49 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS50                 (0x0004)       </span><span class="comment">/* LCD Segment 50 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS51                 (0x0008)       </span><span class="comment">/* LCD Segment 51 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS52                 (0x0010)       </span><span class="comment">/* LCD Segment 52 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS53                 (0x0020)       </span><span class="comment">/* LCD Segment 53 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;<span class="comment">// LCDCPCTL3</span></div>
<div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;<span class="preprocessor">#define LCDS48_L               (0x0001)       </span><span class="comment">/* LCD Segment 48 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS49_L               (0x0002)       </span><span class="comment">/* LCD Segment 49 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS50_L               (0x0004)       </span><span class="comment">/* LCD Segment 50 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS51_L               (0x0008)       </span><span class="comment">/* LCD Segment 51 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS52_L               (0x0010)       </span><span class="comment">/* LCD Segment 52 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS53_L               (0x0020)       </span><span class="comment">/* LCD Segment 53 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160;<span class="comment">// LCDCCPCTL</span></div>
<div class="line"><a name="l03408"></a><span class="lineno"> 3408</span>&#160;<span class="preprocessor">#define LCDCPDIS0              (0x0001)       </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCPDIS1              (0x0002)       </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCPDIS2              (0x0004)       </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCPDIS3              (0x0008)       </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCPDIS4              (0x0010)       </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCPDIS5              (0x0020)       </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCPDIS6              (0x0040)       </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCPDIS7              (0x0080)       </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCPCLKSYNC           (0x8000)       </span><span class="comment">/* LCD charge pump clock synchronization */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03418"></a><span class="lineno"> 3418</span>&#160;<span class="comment">// LCDCCPCTL</span></div>
<div class="line"><a name="l03419"></a><span class="lineno"> 3419</span>&#160;<span class="preprocessor">#define LCDCPDIS0_L            (0x0001)       </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCPDIS1_L            (0x0002)       </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03421"></a><span class="lineno"> 3421</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCPDIS2_L            (0x0004)       </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCPDIS3_L            (0x0008)       </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03423"></a><span class="lineno"> 3423</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCPDIS4_L            (0x0010)       </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCPDIS5_L            (0x0020)       </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCPDIS6_L            (0x0040)       </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCPDIS7_L            (0x0080)       </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;<span class="comment">// LCDCCPCTL</span></div>
<div class="line"><a name="l03429"></a><span class="lineno"> 3429</span>&#160;<span class="preprocessor">#define LCDCPCLKSYNC_H         (0x0080)       </span><span class="comment">/* LCD charge pump clock synchronization */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;<span class="preprocessor">#define OFS_LCDM1              (0x0020)       </span><span class="comment">/* LCD Memory 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDMEM_                LCDM1          </span><span class="comment">/* LCD Memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifdef __ASM_HEADER__</span></div>
<div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDMEM                 LCDM1          </span><span class="comment">/* LCD Memory (for assembler) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#else</span></div>
<div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDMEM                 ((char*)       &amp;LCDM1) </span><span class="comment">/* LCD Memory (for C) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM2              (0x0021)       </span><span class="comment">/* LCD Memory 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03439"></a><span class="lineno"> 3439</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM3              (0x0022)       </span><span class="comment">/* LCD Memory 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03440"></a><span class="lineno"> 3440</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM4              (0x0023)       </span><span class="comment">/* LCD Memory 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM5              (0x0024)       </span><span class="comment">/* LCD Memory 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM6              (0x0025)       </span><span class="comment">/* LCD Memory 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM7              (0x0026)       </span><span class="comment">/* LCD Memory 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM8              (0x0027)       </span><span class="comment">/* LCD Memory 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM9              (0x0028)       </span><span class="comment">/* LCD Memory 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM10             (0x0029)       </span><span class="comment">/* LCD Memory 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM11             (0x002A)       </span><span class="comment">/* LCD Memory 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM12             (0x002B)       </span><span class="comment">/* LCD Memory 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM13             (0x002C)       </span><span class="comment">/* LCD Memory 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM14             (0x002D)       </span><span class="comment">/* LCD Memory 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM15             (0x002E)       </span><span class="comment">/* LCD Memory 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM16             (0x002F)       </span><span class="comment">/* LCD Memory 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM17             (0x0030)       </span><span class="comment">/* LCD Memory 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM18             (0x0031)       </span><span class="comment">/* LCD Memory 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM19             (0x0032)       </span><span class="comment">/* LCD Memory 19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM20             (0x0033)       </span><span class="comment">/* LCD Memory 20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM21             (0x0034)       </span><span class="comment">/* LCD Memory 21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM22             (0x0035)       </span><span class="comment">/* LCD Memory 22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM23             (0x0036)       </span><span class="comment">/* LCD Memory 23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03460"></a><span class="lineno"> 3460</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM24             (0x0037)       </span><span class="comment">/* LCD Memory 24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM25             (0x0038)       </span><span class="comment">/* LCD Memory 25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM26             (0x0039)       </span><span class="comment">/* LCD Memory 26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM27             (0x003A)       </span><span class="comment">/* LCD Memory 27 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM28             (0x003B)       </span><span class="comment">/* LCD Memory 28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03465"></a><span class="lineno"> 3465</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM29             (0x003C)       </span><span class="comment">/* LCD Memory 29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM30             (0x003D)       </span><span class="comment">/* LCD Memory 30 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03467"></a><span class="lineno"> 3467</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM31             (0x003E)       </span><span class="comment">/* LCD Memory 31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03468"></a><span class="lineno"> 3468</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM32             (0x003F)       </span><span class="comment">/* LCD Memory 32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM33             (0x0040)       </span><span class="comment">/* LCD Memory 33 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM34             (0x0041)       </span><span class="comment">/* LCD Memory 34 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM35             (0x0042)       </span><span class="comment">/* LCD Memory 35 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM36             (0x0043)       </span><span class="comment">/* LCD Memory 36 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM37             (0x0044)       </span><span class="comment">/* LCD Memory 37 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM38             (0x0045)       </span><span class="comment">/* LCD Memory 38 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM39             (0x0046)       </span><span class="comment">/* LCD Memory 39 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM40             (0x0047)       </span><span class="comment">/* LCD Memory 40 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03477"></a><span class="lineno"> 3477</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;<span class="preprocessor">#define OFS_LCDBM1             (0x0040)       </span><span class="comment">/* LCD Blinking Memory 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBMEM_               LCDBM1         </span><span class="comment">/* LCD Blinking Memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifdef __ASM_HEADER__</span></div>
<div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBMEM                (LCDBM1)       </span><span class="comment">/* LCD Blinking Memory (for assembler) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#else</span></div>
<div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBMEM                ((char*)       &amp;LCDBM1) </span><span class="comment">/* LCD Blinking Memory (for C) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM2             (0x0041)       </span><span class="comment">/* LCD Blinking Memory 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03486"></a><span class="lineno"> 3486</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM3             (0x0042)       </span><span class="comment">/* LCD Blinking Memory 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM4             (0x0043)       </span><span class="comment">/* LCD Blinking Memory 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03488"></a><span class="lineno"> 3488</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM5             (0x0044)       </span><span class="comment">/* LCD Blinking Memory 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03489"></a><span class="lineno"> 3489</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM6             (0x0045)       </span><span class="comment">/* LCD Blinking Memory 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM7             (0x0046)       </span><span class="comment">/* LCD Blinking Memory 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM8             (0x0047)       </span><span class="comment">/* LCD Blinking Memory 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM9             (0x0048)       </span><span class="comment">/* LCD Blinking Memory 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM10            (0x0049)       </span><span class="comment">/* LCD Blinking Memory 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM11            (0x004A)       </span><span class="comment">/* LCD Blinking Memory 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03495"></a><span class="lineno"> 3495</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM12            (0x004B)       </span><span class="comment">/* LCD Blinking Memory 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM13            (0x004C)       </span><span class="comment">/* LCD Blinking Memory 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM14            (0x004D)       </span><span class="comment">/* LCD Blinking Memory 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM15            (0x004E)       </span><span class="comment">/* LCD Blinking Memory 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM16            (0x004F)       </span><span class="comment">/* LCD Blinking Memory 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03500"></a><span class="lineno"> 3500</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM17            (0x0050)       </span><span class="comment">/* LCD Blinking Memory 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03501"></a><span class="lineno"> 3501</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM18            (0x0051)       </span><span class="comment">/* LCD Blinking Memory 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM19            (0x0052)       </span><span class="comment">/* LCD Blinking Memory 19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03503"></a><span class="lineno"> 3503</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM20            (0x0053)       </span><span class="comment">/* LCD Blinking Memory 20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;<span class="comment">/* LCDCIV Definitions */</span></div>
<div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160;<span class="preprocessor">#define LCDCIV_NONE            (0x0000)       </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03507"></a><span class="lineno"> 3507</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCIV_LCDNOCAPIFG     (0x0002)       </span><span class="comment">/* No capacitor connected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCIV_LCDCLKOFFIFG    (0x0004)       </span><span class="comment">/* Blink, segments off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCIV_LCDCLKONIFG     (0x0006)       </span><span class="comment">/* Blink, segments on */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCIV_LCDFRMIFG       (0x0008)       </span><span class="comment">/* Frame interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;<span class="comment">* Memory Protection Unit</span></div>
<div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_MPU__             </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03518"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae288bd922b60bb1b6e5a63b8c5ee3eea"> 3518</a></span>&#160;<span class="preprocessor">#define OFS_MPUCTL0            (0x0000)       </span><span class="comment">/* MPU Control Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03519"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afa65617dc0aeb0d510704c10d6595a37"> 3519</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPUCTL0_L          OFS_MPUCTL0</span></div>
<div class="line"><a name="l03520"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a923c58251c0d19f2c955194ebe3b5fec"> 3520</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPUCTL0_H          OFS_MPUCTL0+1</span></div>
<div class="line"><a name="l03521"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad7ef8b5e0cbe16e080b23a60d4107364"> 3521</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPUCTL1            (0x0002)       </span><span class="comment">/* MPU Control Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03522"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afa9a2c30dd78d2e8db2d0e5b57ce2a88"> 3522</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPUCTL1_L          OFS_MPUCTL1</span></div>
<div class="line"><a name="l03523"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a96fb030d110b299a46b3789b637161de"> 3523</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPUCTL1_H          OFS_MPUCTL1+1</span></div>
<div class="line"><a name="l03524"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1a400c68ca9788dbdbf8b33baf13841c"> 3524</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPUSEGB2           (0x0004)       </span><span class="comment">/* MPU Segmentation Border 2 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03525"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a63e88f9fe52c4004ce3675fccb884d87"> 3525</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPUSEGB2_L         OFS_MPUSEGB2</span></div>
<div class="line"><a name="l03526"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8bfde007e8bb1486c90d1cc906507854"> 3526</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPUSEGB2_H         OFS_MPUSEGB2+1</span></div>
<div class="line"><a name="l03527"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6d089c055f32557d9e0aed305810df9f"> 3527</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPUSEGB1           (0x0006)       </span><span class="comment">/* MPU Segmentation Border 1 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03528"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a32e5894dfdbe55f42671683f393a305c"> 3528</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPUSEGB1_L         OFS_MPUSEGB1</span></div>
<div class="line"><a name="l03529"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6b369e07660fdda4deea6fb2f8864ef3"> 3529</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPUSEGB1_H         OFS_MPUSEGB1+1</span></div>
<div class="line"><a name="l03530"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afe36dc91bcc20c29599dcc955a820723"> 3530</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPUSAM             (0x0008)       </span><span class="comment">/* MPU Access Management Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03531"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae7af8bd5ae591fbdceea925a5e8981f2"> 3531</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPUSAM_L           OFS_MPUSAM</span></div>
<div class="line"><a name="l03532"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8601d427c653ae8401ef6a076d722d6f"> 3532</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPUSAM_H           OFS_MPUSAM+1</span></div>
<div class="line"><a name="l03533"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aef715427cab1432924fdd0529e92544b"> 3533</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPUIPC0            (0x000A)       </span><span class="comment">/* MPU IP Control 0 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03534"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a125ba48ccfa17a15cafd2d81bde1ac14"> 3534</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPUIPC0_L          OFS_MPUIPC0</span></div>
<div class="line"><a name="l03535"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a59e6d9e2a8244bee541bedbfc4336c91"> 3535</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPUIPC0_H          OFS_MPUIPC0+1</span></div>
<div class="line"><a name="l03536"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0408213a92db753cd8583001d9e8a8e8"> 3536</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPUIPSEGB2         (0x000C)       </span><span class="comment">/* MPU IP Segment Border 2 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03537"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a32c6da1e040d45a43cf0cdc064350b33"> 3537</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPUIPSEGB2_L       OFS_MPUIPSEGB2</span></div>
<div class="line"><a name="l03538"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a398a4e1520f178b8a6099e33fced0627"> 3538</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPUIPSEGB2_H       OFS_MPUIPSEGB2+1</span></div>
<div class="line"><a name="l03539"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aaad88d4f4c364f2b08527dfe1ba6cda3"> 3539</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPUIPSEGB1         (0x000E)       </span><span class="comment">/* MPU IP Segment Border 1 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03540"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1e06cb518bca940c84be8081e15ddc62"> 3540</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPUIPSEGB1_L       OFS_MPUIPSEGB1</span></div>
<div class="line"><a name="l03541"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9131a5d4b65dc125db04bd2c180b0c87"> 3541</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPUIPSEGB1_H       OFS_MPUIPSEGB1+1</span></div>
<div class="line"><a name="l03542"></a><span class="lineno"> 3542</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03543"></a><span class="lineno"> 3543</span>&#160;<span class="comment">/* MPUCTL0 Control Bits */</span></div>
<div class="line"><a name="l03544"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab22a9254a6c787bc0effe5b3580d0c01"> 3544</a></span>&#160;<span class="preprocessor">#define MPUENA                 (0x0001)       </span><span class="comment">/* MPU Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03545"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a09a71d269f277dc939e27fba72f83f0f"> 3545</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPULOCK                (0x0002)       </span><span class="comment">/* MPU Lock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03546"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aadfd58827a405dab6f2dd8528d4613dd"> 3546</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEGIE               (0x0010)       </span><span class="comment">/* MPU Enable NMI on Segment violation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03547"></a><span class="lineno"> 3547</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03548"></a><span class="lineno"> 3548</span>&#160;<span class="comment">/* MPUCTL0 Control Bits */</span></div>
<div class="line"><a name="l03549"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a79ec872e3e5814341bf9f371e3f51dbe"> 3549</a></span>&#160;<span class="preprocessor">#define MPUENA_L               (0x0001)       </span><span class="comment">/* MPU Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03550"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a158b3fb57b5dc6e8e80c9f2d37e7f407"> 3550</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPULOCK_L              (0x0002)       </span><span class="comment">/* MPU Lock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03551"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3f6412e34be03456f66dcd65025800d2"> 3551</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEGIE_L             (0x0010)       </span><span class="comment">/* MPU Enable NMI on Segment violation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03553"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa16e78d7799562be07b039411cef86fd"> 3553</a></span>&#160;<span class="preprocessor">#define MPUPW                  (0xA500)       </span><span class="comment">/* MPU Access Password */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03554"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6f55203a6af20e76dd9989900ff6b6c2"> 3554</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUPW_H                (0xA5)         </span><span class="comment">/* MPU Access Password */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03555"></a><span class="lineno"> 3555</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;<span class="comment">/* MPUCTL1 Control Bits */</span></div>
<div class="line"><a name="l03557"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4214e1d9432e15249f7f778719aaabbf"> 3557</a></span>&#160;<span class="preprocessor">#define MPUSEG1IFG             (0x0001)       </span><span class="comment">/* MPU Main Memory Segment 1 violation interupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03558"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a167c650f228ffd3295827a733e101fa5"> 3558</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEG2IFG             (0x0002)       </span><span class="comment">/* MPU Main Memory Segment 2 violation interupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03559"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aab936a8a86392296f12537d28002c9e1"> 3559</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEG3IFG             (0x0004)       </span><span class="comment">/* MPU Main Memory Segment 3 violation interupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03560"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3077a0f8bda84e60530eb89599a0f665"> 3560</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEGIIFG             (0x0008)       </span><span class="comment">/* MPU Info Memory Segment violation interupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03561"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac5a24bd0062447a022245cbc652efcbf"> 3561</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEGIPIFG            (0x0010)       </span><span class="comment">/* MPU IP Memory Segment violation interupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;<span class="comment">/* MPUCTL1 Control Bits */</span></div>
<div class="line"><a name="l03564"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af59bb4aa41787331fd755ba3f778d648"> 3564</a></span>&#160;<span class="preprocessor">#define MPUSEG1IFG_L           (0x0001)       </span><span class="comment">/* MPU Main Memory Segment 1 violation interupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03565"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#adf24befa60b207aa9e5cc7520c6b0d2b"> 3565</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEG2IFG_L           (0x0002)       </span><span class="comment">/* MPU Main Memory Segment 2 violation interupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03566"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a89c6a26a5676e702e815cfe5708c5b9d"> 3566</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEG3IFG_L           (0x0004)       </span><span class="comment">/* MPU Main Memory Segment 3 violation interupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03567"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a74f0ee52a0370b5b69b04825d1ff7377"> 3567</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEGIIFG_L           (0x0008)       </span><span class="comment">/* MPU Info Memory Segment violation interupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03568"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a353aebfb6070f48a6dba48ae496ea13e"> 3568</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEGIPIFG_L          (0x0010)       </span><span class="comment">/* MPU IP Memory Segment violation interupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;<span class="comment">/* MPUSEGB2 Control Bits */</span></div>
<div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;</div>
<div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;<span class="comment">/* MPUSEGB2 Control Bits */</span></div>
<div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;</div>
<div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;<span class="comment">/* MPUSEGB2 Control Bits */</span></div>
<div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;</div>
<div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;<span class="comment">/* MPUSEGB1 Control Bits */</span></div>
<div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;</div>
<div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;<span class="comment">/* MPUSEGB1 Control Bits */</span></div>
<div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;</div>
<div class="line"><a name="l03580"></a><span class="lineno"> 3580</span>&#160;<span class="comment">/* MPUSEGB1 Control Bits */</span></div>
<div class="line"><a name="l03581"></a><span class="lineno"> 3581</span>&#160;</div>
<div class="line"><a name="l03582"></a><span class="lineno"> 3582</span>&#160;<span class="comment">/* MPUSAM Control Bits */</span></div>
<div class="line"><a name="l03583"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a615335568f564dd0604d7969d450e3aa"> 3583</a></span>&#160;<span class="preprocessor">#define MPUSEG1RE              (0x0001)       </span><span class="comment">/* MPU Main memory Segment 1 Read enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03584"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afef229a2164c297aafdc3a494303a0a8"> 3584</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEG1WE              (0x0002)       </span><span class="comment">/* MPU Main memory Segment 1 Write enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03585"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afc0881af1f0c712db9d96e4add29a8c8"> 3585</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEG1XE              (0x0004)       </span><span class="comment">/* MPU Main memory Segment 1 Execute enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03586"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab861ac0be4b0189c64848d874674ba56"> 3586</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEG1VS              (0x0008)       </span><span class="comment">/* MPU Main memory Segment 1 Violation select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03587"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7516ba930e7e57686114466629beb48c"> 3587</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEG2RE              (0x0010)       </span><span class="comment">/* MPU Main memory Segment 2 Read enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03588"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9903fd44accc21a9b736989bcfd3c163"> 3588</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEG2WE              (0x0020)       </span><span class="comment">/* MPU Main memory Segment 2 Write enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03589"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a429cefbe2f8d9d749c1662649ea6f1e0"> 3589</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEG2XE              (0x0040)       </span><span class="comment">/* MPU Main memory Segment 2 Execute enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03590"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac0fb790468a997f5eba812d839b749c4"> 3590</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEG2VS              (0x0080)       </span><span class="comment">/* MPU Main memory Segment 2 Violation select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03591"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1b1f40fabaea5f824e6120e28d4ee0e1"> 3591</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEG3RE              (0x0100)       </span><span class="comment">/* MPU Main memory Segment 3 Read enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03592"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af246bd910e8fc80eed8e9e4be131ddf6"> 3592</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEG3WE              (0x0200)       </span><span class="comment">/* MPU Main memory Segment 3 Write enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03593"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a327b81f384b2e6cc7c743b25f2eaaf5e"> 3593</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEG3XE              (0x0400)       </span><span class="comment">/* MPU Main memory Segment 3 Execute enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03594"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7838c68e4f526e43424c33112a266da7"> 3594</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEG3VS              (0x0800)       </span><span class="comment">/* MPU Main memory Segment 3 Violation select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03595"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afa239dc6ce7bd91fe9e96617add0ca61"> 3595</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEGIRE              (0x1000)       </span><span class="comment">/* MPU Info memory Segment Read enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03596"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3a529882e51c64762d74de48fb757fa2"> 3596</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEGIWE              (0x2000)       </span><span class="comment">/* MPU Info memory Segment Write enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03597"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a50a74e16cfddecd561a483fbbcd71c57"> 3597</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEGIXE              (0x4000)       </span><span class="comment">/* MPU Info memory Segment Execute enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03598"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8a3c767107d166952f0cad10e802dd05"> 3598</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEGIVS              (0x8000)       </span><span class="comment">/* MPU Info memory Segment Violation select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03599"></a><span class="lineno"> 3599</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;<span class="comment">/* MPUSAM Control Bits */</span></div>
<div class="line"><a name="l03601"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af931c7ee0f56e00bf27cf63bbc39a026"> 3601</a></span>&#160;<span class="preprocessor">#define MPUSEG1RE_L            (0x0001)       </span><span class="comment">/* MPU Main memory Segment 1 Read enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03602"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac4d1b964d38b0c57da84a09cee5fb916"> 3602</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEG1WE_L            (0x0002)       </span><span class="comment">/* MPU Main memory Segment 1 Write enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03603"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a887a1e8ac1cdc5a378ad59048d23ae04"> 3603</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEG1XE_L            (0x0004)       </span><span class="comment">/* MPU Main memory Segment 1 Execute enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03604"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae7c953c2dca6e1591c19c1050ea65b7b"> 3604</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEG1VS_L            (0x0008)       </span><span class="comment">/* MPU Main memory Segment 1 Violation select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03605"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a57cf9b1d373d80cbd0de39f89d067fa2"> 3605</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEG2RE_L            (0x0010)       </span><span class="comment">/* MPU Main memory Segment 2 Read enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03606"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a47e1677d6f507f8f9060625df25958be"> 3606</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEG2WE_L            (0x0020)       </span><span class="comment">/* MPU Main memory Segment 2 Write enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03607"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afee7b419389c0fff4c2ac70db69c2793"> 3607</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEG2XE_L            (0x0040)       </span><span class="comment">/* MPU Main memory Segment 2 Execute enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03608"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aacd982d5655e927a85581ac2d1425a2f"> 3608</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEG2VS_L            (0x0080)       </span><span class="comment">/* MPU Main memory Segment 2 Violation select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03609"></a><span class="lineno"> 3609</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160;<span class="comment">/* MPUSAM Control Bits */</span></div>
<div class="line"><a name="l03611"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab24ad0cf888d6bf3aaf263533364ba17"> 3611</a></span>&#160;<span class="preprocessor">#define MPUSEG3RE_H            (0x0001)       </span><span class="comment">/* MPU Main memory Segment 3 Read enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03612"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#abe298c627ab7dc478fecc85dcb857afe"> 3612</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEG3WE_H            (0x0002)       </span><span class="comment">/* MPU Main memory Segment 3 Write enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03613"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a661cf4f012cba2192159100290d77c03"> 3613</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEG3XE_H            (0x0004)       </span><span class="comment">/* MPU Main memory Segment 3 Execute enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03614"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ade2e44951131aa7af01d8ea781efcf8e"> 3614</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEG3VS_H            (0x0008)       </span><span class="comment">/* MPU Main memory Segment 3 Violation select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03615"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7ff0260cc11b7cffb92f3e69571222e4"> 3615</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEGIRE_H            (0x0010)       </span><span class="comment">/* MPU Info memory Segment Read enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03616"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a82fff5dd18dfa05e5df5898fd5f14953"> 3616</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEGIWE_H            (0x0020)       </span><span class="comment">/* MPU Info memory Segment Write enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03617"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5b262adb26e44fa322ca001f9bff99aa"> 3617</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEGIXE_H            (0x0040)       </span><span class="comment">/* MPU Info memory Segment Execute enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03618"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a097535647aa1e55cbec7a28425e2931a"> 3618</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUSEGIVS_H            (0x0080)       </span><span class="comment">/* MPU Info memory Segment Violation select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03620"></a><span class="lineno"> 3620</span>&#160;<span class="comment">/* MPUIPC0 Control Bits */</span></div>
<div class="line"><a name="l03621"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a12b9b30095f5b02c2c9c7d71c345f940"> 3621</a></span>&#160;<span class="preprocessor">#define MPUIPVS                (0x0020)       </span><span class="comment">/* MPU MPU IP protection segment Violation Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03622"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#acd9e3826d0d398ebc5a78be5c0183496"> 3622</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUIPENA               (0x0040)       </span><span class="comment">/* MPU MPU IP Protection Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03623"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8dfc19b1748a11b4d1d413e4b023e8c3"> 3623</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUIPLOCK              (0x0080)       </span><span class="comment">/* MPU IP Protection Lock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03625"></a><span class="lineno"> 3625</span>&#160;<span class="comment">/* MPUIPC0 Control Bits */</span></div>
<div class="line"><a name="l03626"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#add7e1177a4291e8e0b35c7eab007e511"> 3626</a></span>&#160;<span class="preprocessor">#define MPUIPVS_L              (0x0020)       </span><span class="comment">/* MPU MPU IP protection segment Violation Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03627"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1d54195fcdeaae0e382d044182706c91"> 3627</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUIPENA_L             (0x0040)       </span><span class="comment">/* MPU MPU IP Protection Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03628"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a09da9037161a8b3bae346f78cc1dd8db"> 3628</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPUIPLOCK_L            (0x0080)       </span><span class="comment">/* MPU IP Protection Lock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03629"></a><span class="lineno"> 3629</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03630"></a><span class="lineno"> 3630</span>&#160;<span class="comment">/* MPUIPSEGB2 Control Bits */</span></div>
<div class="line"><a name="l03631"></a><span class="lineno"> 3631</span>&#160;</div>
<div class="line"><a name="l03632"></a><span class="lineno"> 3632</span>&#160;<span class="comment">/* MPUIPSEGB2 Control Bits */</span></div>
<div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160;</div>
<div class="line"><a name="l03634"></a><span class="lineno"> 3634</span>&#160;<span class="comment">/* MPUIPSEGB2 Control Bits */</span></div>
<div class="line"><a name="l03635"></a><span class="lineno"> 3635</span>&#160;</div>
<div class="line"><a name="l03636"></a><span class="lineno"> 3636</span>&#160;<span class="comment">/* MPUIPSEGB1 Control Bits */</span></div>
<div class="line"><a name="l03637"></a><span class="lineno"> 3637</span>&#160;</div>
<div class="line"><a name="l03638"></a><span class="lineno"> 3638</span>&#160;<span class="comment">/* MPUIPSEGB1 Control Bits */</span></div>
<div class="line"><a name="l03639"></a><span class="lineno"> 3639</span>&#160;</div>
<div class="line"><a name="l03640"></a><span class="lineno"> 3640</span>&#160;<span class="comment">/* MPUIPSEGB1 Control Bits */</span></div>
<div class="line"><a name="l03641"></a><span class="lineno"> 3641</span>&#160;</div>
<div class="line"><a name="l03642"></a><span class="lineno"> 3642</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l03643"></a><span class="lineno"> 3643</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l03644"></a><span class="lineno"> 3644</span>&#160;<span class="comment">* HARDWARE MULTIPLIER 32Bit</span></div>
<div class="line"><a name="l03645"></a><span class="lineno"> 3645</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l03646"></a><span class="lineno"> 3646</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_MPY32__          </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03647"></a><span class="lineno"> 3647</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03648"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a43fe78ae12bd4174154f17ea148f9bd4"> 3648</a></span>&#160;<span class="preprocessor">#define OFS_MPY                (0x0000)       </span><span class="comment">/* Multiply Unsigned/Operand 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03649"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aaf2dac5a450b38d44ecb30137c4180fc"> 3649</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPY_L              OFS_MPY</span></div>
<div class="line"><a name="l03650"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a21403e07a183a524dab9b674ade3da2c"> 3650</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPY_H              OFS_MPY+1</span></div>
<div class="line"><a name="l03651"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a20639e10ef4172407b5d3fd482f370cd"> 3651</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPYS               (0x0002)       </span><span class="comment">/* Multiply Signed/Operand 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03652"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aae953d3ec7a94d09bad5f24221f8d78c"> 3652</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPYS_L             OFS_MPYS</span></div>
<div class="line"><a name="l03653"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a928157fbbb1babc533d88dc5ef6e6204"> 3653</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPYS_H             OFS_MPYS+1</span></div>
<div class="line"><a name="l03654"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa5b6016d98086f963f0cdba3449d30f3"> 3654</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MAC                (0x0004)       </span><span class="comment">/* Multiply Unsigned and Accumulate/Operand 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03655"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac141aba89c16ed4dd2ba16a155ac43af"> 3655</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MAC_L              OFS_MAC</span></div>
<div class="line"><a name="l03656"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad1862b6222ae14b933d0ba9a58c8bca5"> 3656</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MAC_H              OFS_MAC+1</span></div>
<div class="line"><a name="l03657"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afc73bfedb3df3a62a64ea086b2556d79"> 3657</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MACS               (0x0006)       </span><span class="comment">/* Multiply Signed and Accumulate/Operand 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03658"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a71e5006c7d4d804265932a9bd722dcbf"> 3658</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MACS_L             OFS_MACS</span></div>
<div class="line"><a name="l03659"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9589dd9be0d5c890c51df002860d2fbf"> 3659</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MACS_H             OFS_MACS+1</span></div>
<div class="line"><a name="l03660"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a509d66403a096ddf0fefb995a96da985"> 3660</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_OP2                (0x0008)       </span><span class="comment">/* Operand 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03661"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aebcce4980bb60b8e88201099e31f5e83"> 3661</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_OP2_L              OFS_OP2</span></div>
<div class="line"><a name="l03662"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a468834b32396c5c651a31191a3bff31c"> 3662</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_OP2_H              OFS_OP2+1</span></div>
<div class="line"><a name="l03663"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#acfe77f28b188c29f9b6a72007a1d284f"> 3663</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RESLO              (0x000A)       </span><span class="comment">/* Result Low Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03664"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab78bf7f5764c88c4fde13139bdb35ced"> 3664</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RESLO_L            OFS_RESLO</span></div>
<div class="line"><a name="l03665"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab9a3acb7f21add864ad44d8a4cdb9820"> 3665</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RESLO_H            OFS_RESLO+1</span></div>
<div class="line"><a name="l03666"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af86de4fe0592ee679a3b873ab6bef53e"> 3666</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RESHI              (0x000C)       </span><span class="comment">/* Result High Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03667"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a36c2c0e197c1faf1ebabc751f04018d9"> 3667</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RESHI_L            OFS_RESHI</span></div>
<div class="line"><a name="l03668"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a819505312216e409dab0509a66b8d15a"> 3668</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RESHI_H            OFS_RESHI+1</span></div>
<div class="line"><a name="l03669"></a><span class="lineno"> 3669</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SUMEXT             (0x000E)       </span><span class="comment">/* Sum Extend */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03670"></a><span class="lineno"> 3670</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SUMEXT_L           OFS_SUMEXT</span></div>
<div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SUMEXT_H           OFS_SUMEXT+1</span></div>
<div class="line"><a name="l03672"></a><span class="lineno"> 3672</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPY32CTL0          (0x002C)</span></div>
<div class="line"><a name="l03673"></a><span class="lineno"> 3673</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPY32CTL0_L        OFS_MPY32CTL0</span></div>
<div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPY32CTL0_H        OFS_MPY32CTL0+1</span></div>
<div class="line"><a name="l03675"></a><span class="lineno"> 3675</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03676"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a23293e7b79758a5385abf0e65532956c"> 3676</a></span>&#160;<span class="preprocessor">#define OFS_MPY32L             (0x0010)       </span><span class="comment">/* 32-bit operand 1 - multiply - low word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03677"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4d23a68243ee36bb54afaaa2841cbd13"> 3677</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPY32L_L           OFS_MPY32L</span></div>
<div class="line"><a name="l03678"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a30db8a4cf2f2251e3b2be7fc91f0627d"> 3678</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPY32L_H           OFS_MPY32L+1</span></div>
<div class="line"><a name="l03679"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a991c15c03bb03a644ba68a82a1785581"> 3679</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPY32H             (0x0012)       </span><span class="comment">/* 32-bit operand 1 - multiply - high word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03680"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae0fc1d1b2a8f0d8ea3833ba3bb983995"> 3680</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPY32H_L           OFS_MPY32H</span></div>
<div class="line"><a name="l03681"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa84e7ed9a2b0eb5969d06dee7b5ecf01"> 3681</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPY32H_H           OFS_MPY32H+1</span></div>
<div class="line"><a name="l03682"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aced3bcc79641c5e0737e4ee4de359c20"> 3682</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPYS32L            (0x0014)       </span><span class="comment">/* 32-bit operand 1 - signed multiply - low word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03683"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a278a3620b1d0ee1fb1196105aaeac359"> 3683</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPYS32L_L          OFS_MPYS32L</span></div>
<div class="line"><a name="l03684"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8be9fef708a61d8fdc11258d307f5f50"> 3684</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPYS32L_H          OFS_MPYS32L+1</span></div>
<div class="line"><a name="l03685"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afcc6f45060d8c4918ea4f3a9985d0249"> 3685</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPYS32H            (0x0016)       </span><span class="comment">/* 32-bit operand 1 - signed multiply - high word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03686"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac7203ff3faaee88cb60d7f2fa56b3ff6"> 3686</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPYS32H_L          OFS_MPYS32H</span></div>
<div class="line"><a name="l03687"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a022e64254bb822f01154deb7e767bbd2"> 3687</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPYS32H_H          OFS_MPYS32H+1</span></div>
<div class="line"><a name="l03688"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3f28ce11dc0053df220cadb60953b80a"> 3688</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MAC32L             (0x0018)       </span><span class="comment">/* 32-bit operand 1 - multiply accumulate - low word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03689"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8170ee1dff8262dd1d59dee7763225bd"> 3689</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MAC32L_L           OFS_MAC32L</span></div>
<div class="line"><a name="l03690"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a467319cad1655604e5cb7b35eca31fab"> 3690</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MAC32L_H           OFS_MAC32L+1</span></div>
<div class="line"><a name="l03691"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a51d4654b593c136c17024a233e16c856"> 3691</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MAC32H             (0x001A)       </span><span class="comment">/* 32-bit operand 1 - multiply accumulate - high word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03692"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2c6084890e10cdb20855866e4a509226"> 3692</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MAC32H_L           OFS_MAC32H</span></div>
<div class="line"><a name="l03693"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad4e78ddb0432c9963f2bcc7bfd2f8d64"> 3693</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MAC32H_H           OFS_MAC32H+1</span></div>
<div class="line"><a name="l03694"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad697d71c657c2fe1a922202f04fe3dab"> 3694</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MACS32L            (0x001C)       </span><span class="comment">/* 32-bit operand 1 - signed multiply accumulate - low word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03695"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aaca91a04dbad94efa8e11d39783e2146"> 3695</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MACS32L_L          OFS_MACS32L</span></div>
<div class="line"><a name="l03696"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aca26a24923663524b50a0446caa6a1c9"> 3696</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MACS32L_H          OFS_MACS32L+1</span></div>
<div class="line"><a name="l03697"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#abeb1361dbfa47d377b334be4465a8125"> 3697</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MACS32H            (0x001E)       </span><span class="comment">/* 32-bit operand 1 - signed multiply accumulate - high word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03698"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4c25306cb3008282edac8735b644635a"> 3698</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MACS32H_L          OFS_MACS32H</span></div>
<div class="line"><a name="l03699"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9d2c777953ad8837af1f757514bebc4e"> 3699</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MACS32H_H          OFS_MACS32H+1</span></div>
<div class="line"><a name="l03700"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae1165a23f0179cf0ccaefa3dac6bc356"> 3700</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_OP2L               (0x0020)       </span><span class="comment">/* 32-bit operand 2 - low word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03701"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#adada7289b43ebe468bf8f7b3968ce611"> 3701</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_OP2L_L             OFS_OP2L</span></div>
<div class="line"><a name="l03702"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7b598ef6078bfec7895ec0473feaa317"> 3702</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_OP2L_H             OFS_OP2L+1</span></div>
<div class="line"><a name="l03703"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a35a8ac2fb003eceec3299062857f2090"> 3703</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_OP2H               (0x0022)       </span><span class="comment">/* 32-bit operand 2 - high word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03704"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a69bc8c2b701eb5d7718226524a16a677"> 3704</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_OP2H_L             OFS_OP2H</span></div>
<div class="line"><a name="l03705"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a30a3f4e1b4ee6bc0115efc082c414352"> 3705</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_OP2H_H             OFS_OP2H+1</span></div>
<div class="line"><a name="l03706"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab3bd7392d13b9023f7adac21988fb09c"> 3706</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RES0               (0x0024)       </span><span class="comment">/* 32x32-bit result 0 - least significant word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03707"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1427eebc9ef75959ec900c9229900e6b"> 3707</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RES0_L             OFS_RES0</span></div>
<div class="line"><a name="l03708"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4b0ccf348409a1205ed45774f0940281"> 3708</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RES0_H             OFS_RES0+1</span></div>
<div class="line"><a name="l03709"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1b4fc07cb46b3dbe9ed621891655b510"> 3709</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RES1               (0x0026)       </span><span class="comment">/* 32x32-bit result 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03710"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a90fe9f9030188b9e2fd811b0311077e1"> 3710</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RES1_L             OFS_RES1</span></div>
<div class="line"><a name="l03711"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a54975b1ce9aa1195bd14db70d7310d8f"> 3711</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RES1_H             OFS_RES1+1</span></div>
<div class="line"><a name="l03712"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0a2f54e20accfefdc9cdb6b3ad63d56c"> 3712</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RES2               (0x0028)       </span><span class="comment">/* 32x32-bit result 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03713"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a032ab223ba00edeba031ac70f811ff19"> 3713</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RES2_L             OFS_RES2</span></div>
<div class="line"><a name="l03714"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5fa8565069ea214b0009a274289d67ae"> 3714</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RES2_H             OFS_RES2+1</span></div>
<div class="line"><a name="l03715"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad4da581b0109330ebedcab58c5ab897a"> 3715</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RES3               (0x002A)       </span><span class="comment">/* 32x32-bit result 3 - most significant word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03716"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a72a0127c0c6307f35de92841ebf4c3d7"> 3716</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RES3_L             OFS_RES3</span></div>
<div class="line"><a name="l03717"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a333438ff9a3e013c1f66fb60b57f96ff"> 3717</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RES3_H             OFS_RES3+1</span></div>
<div class="line"><a name="l03718"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0c58a1706bc517f31759c32458e6d1a2"> 3718</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SUMEXT             (0x000E)</span></div>
<div class="line"><a name="l03719"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6016ea374749ce82a648d76f3f6fe56d"> 3719</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SUMEXT_L           OFS_SUMEXT</span></div>
<div class="line"><a name="l03720"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a54bcba707af8fda5db0e79678e2a4945"> 3720</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SUMEXT_H           OFS_SUMEXT+1</span></div>
<div class="line"><a name="l03721"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af6273db4bc5bd1150badeb0669d78ecd"> 3721</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPY32CTL0          (0x002C)       </span><span class="comment">/* MPY32 Control Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03722"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8274aad09c9d869a38382f850b322526"> 3722</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPY32CTL0_L        OFS_MPY32CTL0</span></div>
<div class="line"><a name="l03723"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7d2cc7f0087423874b2168cd0c63752f"> 3723</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPY32CTL0_H        OFS_MPY32CTL0+1</span></div>
<div class="line"><a name="l03724"></a><span class="lineno"> 3724</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03725"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad3f8762715ab839833e45715cdd877eb"> 3725</a></span>&#160;<span class="preprocessor">#define MPY_B                  MPY_L          </span><span class="comment">/* Multiply Unsigned/Operand 1 (Byte Access) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03726"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afcaf7caeb67e8ca4cf610c57fc5ba400"> 3726</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPYS_B                 MPYS_L         </span><span class="comment">/* Multiply Signed/Operand 1 (Byte Access) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03727"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aabb4e74d9186009d4c57ff3de5c967e9"> 3727</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MAC_B                  MAC_L          </span><span class="comment">/* Multiply Unsigned and Accumulate/Operand 1 (Byte Access) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03728"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6be4c8028e309ddb26fa4998006a68df"> 3728</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MACS_B                 MACS_L         </span><span class="comment">/* Multiply Signed and Accumulate/Operand 1 (Byte Access) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03729"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1cf3f557520146d81b61f5c16f3aab27"> 3729</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OP2_B                  OP2_L          </span><span class="comment">/* Operand 2 (Byte Access) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03730"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a02d3e80e92da4a0c609e6eea0b5fabd4"> 3730</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPY32L_B               MPY32L_L       </span><span class="comment">/* 32-bit operand 1 - multiply - low word (Byte Access) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03731"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a36802ba9dfbf6bd68c1e4153a103effb"> 3731</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPY32H_B               MPY32H_L       </span><span class="comment">/* 32-bit operand 1 - multiply - high word (Byte Access) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03732"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad0fb78d92774b74f3ba4e3e288c45f4e"> 3732</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPYS32L_B              MPYS32L_L      </span><span class="comment">/* 32-bit operand 1 - signed multiply - low word (Byte Access) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03733"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a23082fd580733d39c859bd2973f250a1"> 3733</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPYS32H_B              MPYS32H_L      </span><span class="comment">/* 32-bit operand 1 - signed multiply - high word (Byte Access) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03734"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a29604cf1162b1ea76486d503ed92bb82"> 3734</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MAC32L_B               MAC32L_L       </span><span class="comment">/* 32-bit operand 1 - multiply accumulate - low word (Byte Access) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03735"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8410a25abd99d78251403b3478b8734e"> 3735</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MAC32H_B               MAC32H_L       </span><span class="comment">/* 32-bit operand 1 - multiply accumulate - high word (Byte Access) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03736"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad08c0969a6456b29f30c0a9a98f1f376"> 3736</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MACS32L_B              MACS32L_L      </span><span class="comment">/* 32-bit operand 1 - signed multiply accumulate - low word (Byte Access) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03737"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a718871821cb3841d85001809133fdc2a"> 3737</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MACS32H_B              MACS32H_L      </span><span class="comment">/* 32-bit operand 1 - signed multiply accumulate - high word (Byte Access) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03738"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af2d1b885729df6c52972e3199b72b43c"> 3738</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OP2L_B                 OP2L_L         </span><span class="comment">/* 32-bit operand 2 - low word (Byte Access) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03739"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a02730e5c67ec959081ef597d21eccc02"> 3739</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OP2H_B                 OP2H_L         </span><span class="comment">/* 32-bit operand 2 - high word (Byte Access) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03740"></a><span class="lineno"> 3740</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03741"></a><span class="lineno"> 3741</span>&#160;<span class="comment">/* MPY32CTL0 Control Bits */</span></div>
<div class="line"><a name="l03742"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4f809a04b35cc070e23387e9f13e2da7"> 3742</a></span>&#160;<span class="preprocessor">#define MPYC                   (0x0001)       </span><span class="comment">/* Carry of the multiplier */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03743"></a><span class="lineno"> 3743</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0002)  /* Reserved */</span></div>
<div class="line"><a name="l03744"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2c767b9435083f1e7d4d84e2b8db78d4"> 3744</a></span>&#160;<span class="preprocessor">#define MPYFRAC                (0x0004)       </span><span class="comment">/* Fractional mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03745"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a24894360345ef1ad8f534cb144f5eceb"> 3745</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPYSAT                 (0x0008)       </span><span class="comment">/* Saturation mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03746"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6a78a0d7c6b600a94b28354c57984408"> 3746</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPYM0                  (0x0010)       </span><span class="comment">/* Multiplier mode Bit:0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03747"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab3da12e08149500229bd2ff69d108f5e"> 3747</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPYM1                  (0x0020)       </span><span class="comment">/* Multiplier mode Bit:1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03748"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a317baf25b83723ce0784e615bf2d82c2"> 3748</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OP1_32                 (0x0040)       </span><span class="comment">/* Bit-width of operand 1 0:16Bit / 1:32Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03749"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a675588748a931c45eb9f05067f93160e"> 3749</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OP2_32                 (0x0080)       </span><span class="comment">/* Bit-width of operand 2 0:16Bit / 1:32Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03750"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac5ad0a15e60b79e3fc62fcf81b9e859f"> 3750</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPYDLYWRTEN            (0x0100)       </span><span class="comment">/* Delayed write enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03751"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1065e6be583835c75c3546daa406b270"> 3751</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPYDLY32               (0x0200)       </span><span class="comment">/* Delayed write mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03752"></a><span class="lineno"> 3752</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03753"></a><span class="lineno"> 3753</span>&#160;<span class="comment">/* MPY32CTL0 Control Bits */</span></div>
<div class="line"><a name="l03754"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ada7837e56418ee2dc0a61b51a702094d"> 3754</a></span>&#160;<span class="preprocessor">#define MPYC_L                 (0x0001)       </span><span class="comment">/* Carry of the multiplier */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03755"></a><span class="lineno"> 3755</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0002)  /* Reserved */</span></div>
<div class="line"><a name="l03756"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8d6024ffd0b1e3f5cbc61b7ea6e26b8f"> 3756</a></span>&#160;<span class="preprocessor">#define MPYFRAC_L              (0x0004)       </span><span class="comment">/* Fractional mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03757"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aac0667f089eb8091a0cf228a6f7861af"> 3757</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPYSAT_L               (0x0008)       </span><span class="comment">/* Saturation mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03758"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#abd6e00d82be94b71faa7b27b6591ed02"> 3758</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPYM0_L                (0x0010)       </span><span class="comment">/* Multiplier mode Bit:0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03759"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3c364e73d70f1b047ff97cf5dd1d6c9f"> 3759</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPYM1_L                (0x0020)       </span><span class="comment">/* Multiplier mode Bit:1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03760"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a08606b563fb3c93dd6d991be84160f41"> 3760</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OP1_32_L               (0x0040)       </span><span class="comment">/* Bit-width of operand 1 0:16Bit / 1:32Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03761"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab5874a979f310c898310bdb8f2a943cd"> 3761</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OP2_32_L               (0x0080)       </span><span class="comment">/* Bit-width of operand 2 0:16Bit / 1:32Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03762"></a><span class="lineno"> 3762</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03763"></a><span class="lineno"> 3763</span>&#160;<span class="comment">/* MPY32CTL0 Control Bits */</span></div>
<div class="line"><a name="l03764"></a><span class="lineno"> 3764</span>&#160;<span class="comment">//#define RESERVED            (0x0002)  /* Reserved */</span></div>
<div class="line"><a name="l03765"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3a3b33e4251f62b6e23cde980126d4b7"> 3765</a></span>&#160;<span class="preprocessor">#define MPYDLYWRTEN_H          (0x0001)       </span><span class="comment">/* Delayed write enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03766"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab6e79910c316464a44eddf08e7a06373"> 3766</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPYDLY32_H             (0x0002)       </span><span class="comment">/* Delayed write mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03767"></a><span class="lineno"> 3767</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03768"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1b0fcf19a97d3c20c34d5f7f32221786"> 3768</a></span>&#160;<span class="preprocessor">#define MPYM_0                 (0x0000)       </span><span class="comment">/* Multiplier mode: MPY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03769"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab9bc5dae03b0f222386f3995527a54d3"> 3769</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPYM_1                 (0x0010)       </span><span class="comment">/* Multiplier mode: MPYS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03770"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af82c1eb4f6e152bc4a336bb1ee944da6"> 3770</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPYM_2                 (0x0020)       </span><span class="comment">/* Multiplier mode: MAC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03771"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a59b1ebf7b8a94ea37f2345f839a95388"> 3771</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPYM_3                 (0x0030)       </span><span class="comment">/* Multiplier mode: MACS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03772"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a98839ecd26856ff99477792e4ab660df"> 3772</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPYM__MPY              (0x0000)       </span><span class="comment">/* Multiplier mode: MPY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03773"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a60c9f521f0785ebcc60fdaeb1f627338"> 3773</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPYM__MPYS             (0x0010)       </span><span class="comment">/* Multiplier mode: MPYS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03774"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8d89be5b989a16ad21e2c5f5c1e4d46d"> 3774</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPYM__MAC              (0x0020)       </span><span class="comment">/* Multiplier mode: MAC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03775"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a964dae3bc24c08f6b2402485a81c9cf6"> 3775</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPYM__MACS             (0x0030)       </span><span class="comment">/* Multiplier mode: MACS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03776"></a><span class="lineno"> 3776</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03777"></a><span class="lineno"> 3777</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l03778"></a><span class="lineno"> 3778</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l03779"></a><span class="lineno"> 3779</span>&#160;<span class="comment">* PMM - Power Management System for FRAM</span></div>
<div class="line"><a name="l03780"></a><span class="lineno"> 3780</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l03781"></a><span class="lineno"> 3781</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_PMM_FRAM__       </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03782"></a><span class="lineno"> 3782</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03783"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a918a328e128fcafd45859d04f39ff2ba"> 3783</a></span>&#160;<span class="preprocessor">#define OFS_PMMCTL0            (0x0000)       </span><span class="comment">/* PMM Control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03784"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad5001fb6217e362ca03c82bcbc374bb3"> 3784</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PMMCTL0_L          OFS_PMMCTL0</span></div>
<div class="line"><a name="l03785"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa76255f4ccf1ea0069b6d7affa855199"> 3785</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PMMCTL0_H          OFS_PMMCTL0+1</span></div>
<div class="line"><a name="l03786"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6ec4cc13d38dcdcd88ce98b5930bcaa5"> 3786</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PMMCTL1            (0x0002)       </span><span class="comment">/* PMM Control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03787"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad7bf5f26319b532d2a37739118c1f8a8"> 3787</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PMMIFG             (0x000A)       </span><span class="comment">/* PMM Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03788"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a393d2e46fcb6019acc18701b4218abbd"> 3788</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PMMIFG_L           OFS_PMMIFG</span></div>
<div class="line"><a name="l03789"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2ac4c1c145da86e66711ead4bcfc60da"> 3789</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PMMIFG_H           OFS_PMMIFG+1</span></div>
<div class="line"><a name="l03790"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a565a1c82cdc5578ad1db1881ad752cd0"> 3790</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PM5CTL0            (0x0010)       </span><span class="comment">/* PMM Power Mode 5 Control Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03791"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4f3eaa49de29afb7f8ca957c7f962663"> 3791</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PM5CTL0_L          OFS_PM5CTL0</span></div>
<div class="line"><a name="l03792"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a40a3423d59623fd9d1c23fc1bdea2f74"> 3792</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PM5CTL0_H          OFS_PM5CTL0+1</span></div>
<div class="line"><a name="l03793"></a><span class="lineno"> 3793</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03794"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2192f26122894bc395b49dfccbb0eeb4"> 3794</a></span>&#160;<span class="preprocessor">#define PMMPW                  (0xA500)       </span><span class="comment">/* PMM Register Write Password */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03795"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a49e3c0233887d13ad743b4fe9c0c8b6e"> 3795</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMPW_H                (0xA5)         </span><span class="comment">/* PMM Register Write Password for high word access */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03796"></a><span class="lineno"> 3796</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03797"></a><span class="lineno"> 3797</span>&#160;<span class="comment">/* PMMCTL0 Control Bits */</span></div>
<div class="line"><a name="l03798"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9510e7e43812d174f09da846a2a6c0c5"> 3798</a></span>&#160;<span class="preprocessor">#define PMMSWBOR               (0x0004)       </span><span class="comment">/* PMM Software BOR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03799"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4ca726de821b83c3a85b10d06770cd1c"> 3799</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMSWPOR               (0x0008)       </span><span class="comment">/* PMM Software POR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03800"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1e4f8f522dd962a55aade291cc6f5318"> 3800</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMREGOFF              (0x0010)       </span><span class="comment">/* PMM Turn Regulator off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03801"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa303492df56594c301a5d90a85dfcfce"> 3801</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSHE                  (0x0040)       </span><span class="comment">/* SVS high side enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03802"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5813ce1b136b2b9da1fbd4ed20fe1e23"> 3802</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMLPRST               (0x0080)       </span><span class="comment">/* PMM Low-Power Reset Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03804"></a><span class="lineno"> 3804</span>&#160;<span class="comment">/* PMMCTL0 Control Bits */</span></div>
<div class="line"><a name="l03805"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3eec5806996058502840ce19a8dc808d"> 3805</a></span>&#160;<span class="preprocessor">#define PMMSWBOR_L             (0x0004)       </span><span class="comment">/* PMM Software BOR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03806"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa3fac143314ee136a8c0a19d166845b1"> 3806</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMSWPOR_L             (0x0008)       </span><span class="comment">/* PMM Software POR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03807"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aab2167ed0abe167dea36d883600390bc"> 3807</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMREGOFF_L            (0x0010)       </span><span class="comment">/* PMM Turn Regulator off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03808"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a92ab7db2d8c5c85512c75dc2e79287c6"> 3808</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSHE_L                (0x0040)       </span><span class="comment">/* SVS high side enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03809"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7a2851343f4a6f2c85680ccbe887d643"> 3809</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMLPRST_L             (0x0080)       </span><span class="comment">/* PMM Low-Power Reset Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03810"></a><span class="lineno"> 3810</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03811"></a><span class="lineno"> 3811</span>&#160;<span class="comment">/* PMMCTL1 Control Bits */</span></div>
<div class="line"><a name="l03812"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab70cd15f228aae1b1307b65514e98e45"> 3812</a></span>&#160;<span class="preprocessor">#define PMMLPSVEN              (0x0002)       </span><span class="comment">/* PMM Low-Power Supervision Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03813"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#adb5c1f1428904098f9d650fbf89dc840"> 3813</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMLPRNG0              (0x0004)       </span><span class="comment">/* PMM Load Range Control overwrite for LPM2, LPM3 and LPM4 Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03814"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a46d14ee8e9079671489854832f688b53"> 3814</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMLPRNG1              (0x0008)       </span><span class="comment">/* PMM Load Range Control overwrite for LPM2, LPM3 and LPM4 Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03815"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa620705c07c34ae1c4f03f7f039df2ff"> 3815</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMAMRNG0              (0x0010)       </span><span class="comment">/* Load Range Control overwrite for AM, LPM0 and LPM1 Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03816"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac4e2e31ef1db3675f17a31ac6c2ba5e5"> 3816</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMAMRNG1              (0x0020)       </span><span class="comment">/* Load Range Control overwrite for AM, LPM0 and LPM1 Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03817"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8c32406b31b225da5455508a846fe6d6"> 3817</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMAMRNG2              (0x0040)       </span><span class="comment">/* Load Range Control overwrite for AM, LPM0 and LPM1 Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03818"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#acb3df983f79d20e90eafc20fa6bfdbc1"> 3818</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMAMRNG3              (0x0080)       </span><span class="comment">/* Load Range Control overwrite for AM, LPM0 and LPM1 Bit: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03819"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5dfd2bc4fa72048db2f0212d17ad9c38"> 3819</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMCTL1KEY             (0xCC00)       </span><span class="comment">/* PMM PMMCTL1 Register Write Password */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03820"></a><span class="lineno"> 3820</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03821"></a><span class="lineno"> 3821</span>&#160;<span class="comment">/* PMMIFG Control Bits */</span></div>
<div class="line"><a name="l03822"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a922687c524dc555a97196bfe15d87480"> 3822</a></span>&#160;<span class="preprocessor">#define PMMBORIFG              (0x0100)       </span><span class="comment">/* PMM Software BOR interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03823"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3a4f5cc3d2c07ca94f76fc8a1f3a5ee0"> 3823</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMRSTIFG              (0x0200)       </span><span class="comment">/* PMM RESET pin interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03824"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a30419e5f57aab47772be0961ce2d7ef8"> 3824</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMPORIFG              (0x0400)       </span><span class="comment">/* PMM Software POR interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03825"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a04a325e715ac13f501c494ceafbe7f87"> 3825</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSHIFG                (0x2000)       </span><span class="comment">/* SVS low side interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03826"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a621a9e4ea9556495805e22c0cd216ab2"> 3826</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMLPM5IFG             (0x8000)       </span><span class="comment">/* LPM5 indication Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03827"></a><span class="lineno"> 3827</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03828"></a><span class="lineno"> 3828</span>&#160;<span class="comment">/* PMMIFG Control Bits */</span></div>
<div class="line"><a name="l03829"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa9885927e3bcad2479d03c4d2f7d1372"> 3829</a></span>&#160;<span class="preprocessor">#define PMMBORIFG_H            (0x0001)       </span><span class="comment">/* PMM Software BOR interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03830"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aaff51d0a4584279ae080d630bd2987b2"> 3830</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMRSTIFG_H            (0x0002)       </span><span class="comment">/* PMM RESET pin interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03831"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8e827223c0ab842cdd5e27655663d71d"> 3831</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMPORIFG_H            (0x0004)       </span><span class="comment">/* PMM Software POR interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03832"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#adcbb2b8791e5e899b5a446c0bfc29c36"> 3832</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSHIFG_H              (0x0020)       </span><span class="comment">/* SVS low side interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03833"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#adedfae44d9fb08ba87f07ef373f11241"> 3833</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMLPM5IFG_H           (0x0080)       </span><span class="comment">/* LPM5 indication Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03834"></a><span class="lineno"> 3834</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03835"></a><span class="lineno"> 3835</span>&#160;<span class="comment">/* PM5CTL0 Power Mode 5 Control Bits */</span></div>
<div class="line"><a name="l03836"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae5ced65b3157bff07c84be399063da5c"> 3836</a></span>&#160;<span class="preprocessor">#define LOCKLPM5               (0x0001)       </span><span class="comment">/* Lock I/O pin configuration upon entry/exit to/from LPM5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03837"></a><span class="lineno"> 3837</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03838"></a><span class="lineno"> 3838</span>&#160;<span class="comment">/* PM5CTL0 Power Mode 5 Control Bits */</span></div>
<div class="line"><a name="l03839"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a194a6447299b8f5ea178b7b096a2013b"> 3839</a></span>&#160;<span class="preprocessor">#define LOCKLPM5_L             (0x0001)       </span><span class="comment">/* Lock I/O pin configuration upon entry/exit to/from LPM5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03840"></a><span class="lineno"> 3840</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03841"></a><span class="lineno"> 3841</span>&#160;</div>
<div class="line"><a name="l03842"></a><span class="lineno"> 3842</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l03844"></a><span class="lineno"> 3844</span>&#160;<span class="comment">* DIGITAL I/O Port1/2 Pull up / Pull down Resistors</span></div>
<div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l03846"></a><span class="lineno"> 3846</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_PORT1_R__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03847"></a><span class="lineno"> 3847</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifdef  __MSP430_HAS_PORT2_R__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03848"></a><span class="lineno"> 3848</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifdef  __MSP430_HAS_PORTA_R__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03849"></a><span class="lineno"> 3849</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03850"></a><span class="lineno"> 3850</span>&#160;<span class="preprocessor">#define OFS_PAIN               (0x0000)       </span><span class="comment">/* Port A Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03851"></a><span class="lineno"> 3851</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PAIN_L             OFS_PAIN</span></div>
<div class="line"><a name="l03852"></a><span class="lineno"> 3852</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PAIN_H             OFS_PAIN+1</span></div>
<div class="line"><a name="l03853"></a><span class="lineno"> 3853</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PAOUT              (0x0002)       </span><span class="comment">/* Port A Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03854"></a><span class="lineno"> 3854</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PAOUT_L            OFS_PAOUT</span></div>
<div class="line"><a name="l03855"></a><span class="lineno"> 3855</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PAOUT_H            OFS_PAOUT+1</span></div>
<div class="line"><a name="l03856"></a><span class="lineno"> 3856</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PADIR              (0x0004)       </span><span class="comment">/* Port A Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03857"></a><span class="lineno"> 3857</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PADIR_L            OFS_PADIR</span></div>
<div class="line"><a name="l03858"></a><span class="lineno"> 3858</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PADIR_H            OFS_PADIR+1</span></div>
<div class="line"><a name="l03859"></a><span class="lineno"> 3859</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PAREN              (0x0006)       </span><span class="comment">/* Port A Resistor Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03860"></a><span class="lineno"> 3860</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PAREN_L            OFS_PAREN</span></div>
<div class="line"><a name="l03861"></a><span class="lineno"> 3861</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PAREN_H            OFS_PAREN+1</span></div>
<div class="line"><a name="l03862"></a><span class="lineno"> 3862</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PASEL0             (0x000A)       </span><span class="comment">/* Port A Selection 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03863"></a><span class="lineno"> 3863</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PASEL0_L           OFS_PASEL0</span></div>
<div class="line"><a name="l03864"></a><span class="lineno"> 3864</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PASEL0_H           OFS_PASEL0+1</span></div>
<div class="line"><a name="l03865"></a><span class="lineno"> 3865</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PASEL1             (0x000C)       </span><span class="comment">/* Port A Selection 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03866"></a><span class="lineno"> 3866</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PASEL1_L           OFS_PASEL1</span></div>
<div class="line"><a name="l03867"></a><span class="lineno"> 3867</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PASEL1_H           OFS_PASEL1+1</span></div>
<div class="line"><a name="l03868"></a><span class="lineno"> 3868</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PASELC             (0x0016)       </span><span class="comment">/* Port A Complement Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03869"></a><span class="lineno"> 3869</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PASELC_L           OFS_PASELC</span></div>
<div class="line"><a name="l03870"></a><span class="lineno"> 3870</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PASELC_H           OFS_PASELC+1</span></div>
<div class="line"><a name="l03871"></a><span class="lineno"> 3871</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PAIES              (0x0018)       </span><span class="comment">/* Port A Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03872"></a><span class="lineno"> 3872</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PAIES_L            OFS_PAIES</span></div>
<div class="line"><a name="l03873"></a><span class="lineno"> 3873</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PAIES_H            OFS_PAIES+1</span></div>
<div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PAIE               (0x001A)       </span><span class="comment">/* Port A Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03875"></a><span class="lineno"> 3875</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PAIE_L             OFS_PAIE</span></div>
<div class="line"><a name="l03876"></a><span class="lineno"> 3876</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PAIE_H             OFS_PAIE+1</span></div>
<div class="line"><a name="l03877"></a><span class="lineno"> 3877</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PAIFG              (0x001C)       </span><span class="comment">/* Port A Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03878"></a><span class="lineno"> 3878</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PAIFG_L            OFS_PAIFG</span></div>
<div class="line"><a name="l03879"></a><span class="lineno"> 3879</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PAIFG_H            OFS_PAIFG+1</span></div>
<div class="line"><a name="l03880"></a><span class="lineno"> 3880</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03881"></a><span class="lineno"> 3881</span>&#160;</div>
<div class="line"><a name="l03882"></a><span class="lineno"> 3882</span>&#160;<span class="preprocessor">#define OFS_P1IN               (0x0000)</span></div>
<div class="line"><a name="l03883"></a><span class="lineno"> 3883</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P1OUT              (0x0002)</span></div>
<div class="line"><a name="l03884"></a><span class="lineno"> 3884</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P1DIR              (0x0004)</span></div>
<div class="line"><a name="l03885"></a><span class="lineno"> 3885</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P1REN              (0x0006)</span></div>
<div class="line"><a name="l03886"></a><span class="lineno"> 3886</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P1SEL0             (0x000A)</span></div>
<div class="line"><a name="l03887"></a><span class="lineno"> 3887</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P1SEL1             (0x000C)</span></div>
<div class="line"><a name="l03888"></a><span class="lineno"> 3888</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P1SELC             (0x0016)</span></div>
<div class="line"><a name="l03889"></a><span class="lineno"> 3889</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P1IV               (0x000E)       </span><span class="comment">/* Port 1 Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03890"></a><span class="lineno"> 3890</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P1IES              (0x0018)</span></div>
<div class="line"><a name="l03891"></a><span class="lineno"> 3891</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P1IE               (0x001A)</span></div>
<div class="line"><a name="l03892"></a><span class="lineno"> 3892</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P1IFG              (0x001C)</span></div>
<div class="line"><a name="l03893"></a><span class="lineno"> 3893</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P2IN               (0x0001)</span></div>
<div class="line"><a name="l03894"></a><span class="lineno"> 3894</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P2OUT              (0x0003)</span></div>
<div class="line"><a name="l03895"></a><span class="lineno"> 3895</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P2DIR              (0x0005)</span></div>
<div class="line"><a name="l03896"></a><span class="lineno"> 3896</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P2REN              (0x0007)</span></div>
<div class="line"><a name="l03897"></a><span class="lineno"> 3897</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P2SEL0             (0x000B)</span></div>
<div class="line"><a name="l03898"></a><span class="lineno"> 3898</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P2SEL1             (0x000D)</span></div>
<div class="line"><a name="l03899"></a><span class="lineno"> 3899</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P2SELC             (0x0017)</span></div>
<div class="line"><a name="l03900"></a><span class="lineno"> 3900</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P2IV               (0x001E)       </span><span class="comment">/* Port 2 Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03901"></a><span class="lineno"> 3901</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P2IES              (0x0019)</span></div>
<div class="line"><a name="l03902"></a><span class="lineno"> 3902</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P2IE               (0x001B)</span></div>
<div class="line"><a name="l03903"></a><span class="lineno"> 3903</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P2IFG              (0x001d)</span></div>
<div class="line"><a name="l03904"></a><span class="lineno"> 3904</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1IN                   (PAIN_L)       </span><span class="comment">/* Port 1 Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03905"></a><span class="lineno"> 3905</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1OUT                  (PAOUT_L)      </span><span class="comment">/* Port 1 Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03906"></a><span class="lineno"> 3906</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1DIR                  (PADIR_L)      </span><span class="comment">/* Port 1 Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03907"></a><span class="lineno"> 3907</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1REN                  (PAREN_L)      </span><span class="comment">/* Port 1 Resistor Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03908"></a><span class="lineno"> 3908</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1SEL0                 (PASEL0_L)     </span><span class="comment">/* Port 1 Selection 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03909"></a><span class="lineno"> 3909</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1SEL1                 (PASEL1_L)     </span><span class="comment">/* Port 1 Selection 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03910"></a><span class="lineno"> 3910</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1SELC                 (PASELC_L)     </span><span class="comment">/* Port 1 Complement Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03911"></a><span class="lineno"> 3911</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1IES                  (PAIES_L)      </span><span class="comment">/* Port 1 Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03912"></a><span class="lineno"> 3912</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1IE                   (PAIE_L)       </span><span class="comment">/* Port 1 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03913"></a><span class="lineno"> 3913</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1IFG                  (PAIFG_L)      </span><span class="comment">/* Port 1 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03914"></a><span class="lineno"> 3914</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03915"></a><span class="lineno"> 3915</span>&#160;<span class="comment">//Definitions for P1IV</span></div>
<div class="line"><a name="l03916"></a><span class="lineno"> 3916</span>&#160;<span class="preprocessor">#define P1IV_NONE              (0x0000)       </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03917"></a><span class="lineno"> 3917</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1IV_P1IFG0            (0x0002)       </span><span class="comment">/* P1IV P1IFG.0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03918"></a><span class="lineno"> 3918</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1IV_P1IFG1            (0x0004)       </span><span class="comment">/* P1IV P1IFG.1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03919"></a><span class="lineno"> 3919</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1IV_P1IFG2            (0x0006)       </span><span class="comment">/* P1IV P1IFG.2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03920"></a><span class="lineno"> 3920</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1IV_P1IFG3            (0x0008)       </span><span class="comment">/* P1IV P1IFG.3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03921"></a><span class="lineno"> 3921</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1IV_P1IFG4            (0x000A)       </span><span class="comment">/* P1IV P1IFG.4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03922"></a><span class="lineno"> 3922</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1IV_P1IFG5            (0x000C)       </span><span class="comment">/* P1IV P1IFG.5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03923"></a><span class="lineno"> 3923</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1IV_P1IFG6            (0x000E)       </span><span class="comment">/* P1IV P1IFG.6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03924"></a><span class="lineno"> 3924</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1IV_P1IFG7            (0x0010)       </span><span class="comment">/* P1IV P1IFG.7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03925"></a><span class="lineno"> 3925</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03926"></a><span class="lineno"> 3926</span>&#160;<span class="preprocessor">#define P2IN                   (PAIN_H)       </span><span class="comment">/* Port 2 Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03927"></a><span class="lineno"> 3927</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2OUT                  (PAOUT_H)      </span><span class="comment">/* Port 2 Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03928"></a><span class="lineno"> 3928</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2DIR                  (PADIR_H)      </span><span class="comment">/* Port 2 Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03929"></a><span class="lineno"> 3929</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2REN                  (PAREN_H)      </span><span class="comment">/* Port 2 Resistor Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03930"></a><span class="lineno"> 3930</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2SEL0                 (PASEL0_H)     </span><span class="comment">/* Port 2 Selection 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03931"></a><span class="lineno"> 3931</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2SEL1                 (PASEL1_H)     </span><span class="comment">/* Port 2 Selection 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03932"></a><span class="lineno"> 3932</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2SELC                 (PASELC_H)     </span><span class="comment">/* Port 2 Complement Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03933"></a><span class="lineno"> 3933</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2IES                  (PAIES_H)      </span><span class="comment">/* Port 2 Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03934"></a><span class="lineno"> 3934</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2IE                   (PAIE_H)       </span><span class="comment">/* Port 2 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03935"></a><span class="lineno"> 3935</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2IFG                  (PAIFG_H)      </span><span class="comment">/* Port 2 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03936"></a><span class="lineno"> 3936</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03937"></a><span class="lineno"> 3937</span>&#160;<span class="comment">//Definitions for P2IV</span></div>
<div class="line"><a name="l03938"></a><span class="lineno"> 3938</span>&#160;<span class="preprocessor">#define P2IV_NONE              (0x0000)       </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03939"></a><span class="lineno"> 3939</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2IV_P2IFG0            (0x0002)       </span><span class="comment">/* P2IV P2IFG.0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03940"></a><span class="lineno"> 3940</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2IV_P2IFG1            (0x0004)       </span><span class="comment">/* P2IV P2IFG.1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03941"></a><span class="lineno"> 3941</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2IV_P2IFG2            (0x0006)       </span><span class="comment">/* P2IV P2IFG.2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03942"></a><span class="lineno"> 3942</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2IV_P2IFG3            (0x0008)       </span><span class="comment">/* P2IV P2IFG.3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03943"></a><span class="lineno"> 3943</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2IV_P2IFG4            (0x000A)       </span><span class="comment">/* P2IV P2IFG.4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03944"></a><span class="lineno"> 3944</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2IV_P2IFG5            (0x000C)       </span><span class="comment">/* P2IV P2IFG.5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03945"></a><span class="lineno"> 3945</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2IV_P2IFG6            (0x000E)       </span><span class="comment">/* P2IV P2IFG.6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03946"></a><span class="lineno"> 3946</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2IV_P2IFG7            (0x0010)       </span><span class="comment">/* P2IV P2IFG.7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03947"></a><span class="lineno"> 3947</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03948"></a><span class="lineno"> 3948</span>&#160;</div>
<div class="line"><a name="l03949"></a><span class="lineno"> 3949</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l03950"></a><span class="lineno"> 3950</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l03951"></a><span class="lineno"> 3951</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l03952"></a><span class="lineno"> 3952</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l03953"></a><span class="lineno"> 3953</span>&#160;<span class="comment">* DIGITAL I/O Port3/4 Pull up / Pull down Resistors</span></div>
<div class="line"><a name="l03954"></a><span class="lineno"> 3954</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l03955"></a><span class="lineno"> 3955</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_PORT3_R__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03956"></a><span class="lineno"> 3956</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifdef  __MSP430_HAS_PORT4_R__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03957"></a><span class="lineno"> 3957</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifdef  __MSP430_HAS_PORTB_R__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03958"></a><span class="lineno"> 3958</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03959"></a><span class="lineno"> 3959</span>&#160;<span class="preprocessor">#define OFS_PBIN               (0x0000)       </span><span class="comment">/* Port B Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03960"></a><span class="lineno"> 3960</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBIN_L             OFS_PBIN</span></div>
<div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBIN_H             OFS_PBIN+1</span></div>
<div class="line"><a name="l03962"></a><span class="lineno"> 3962</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBOUT              (0x0002)       </span><span class="comment">/* Port B Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03963"></a><span class="lineno"> 3963</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBOUT_L            OFS_PBOUT</span></div>
<div class="line"><a name="l03964"></a><span class="lineno"> 3964</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBOUT_H            OFS_PBOUT+1</span></div>
<div class="line"><a name="l03965"></a><span class="lineno"> 3965</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBDIR              (0x0004)       </span><span class="comment">/* Port B Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03966"></a><span class="lineno"> 3966</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBDIR_L            OFS_PBDIR</span></div>
<div class="line"><a name="l03967"></a><span class="lineno"> 3967</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBDIR_H            OFS_PBDIR+1</span></div>
<div class="line"><a name="l03968"></a><span class="lineno"> 3968</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBREN              (0x0006)       </span><span class="comment">/* Port B Resistor Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03969"></a><span class="lineno"> 3969</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBREN_L            OFS_PBREN</span></div>
<div class="line"><a name="l03970"></a><span class="lineno"> 3970</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBREN_H            OFS_PBREN+1</span></div>
<div class="line"><a name="l03971"></a><span class="lineno"> 3971</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBSEL0             (0x000A)       </span><span class="comment">/* Port B Selection 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03972"></a><span class="lineno"> 3972</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBSEL0_L           OFS_PBSEL0</span></div>
<div class="line"><a name="l03973"></a><span class="lineno"> 3973</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBSEL0_H           OFS_PBSEL0+1</span></div>
<div class="line"><a name="l03974"></a><span class="lineno"> 3974</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBSEL1             (0x000C)       </span><span class="comment">/* Port B Selection 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03975"></a><span class="lineno"> 3975</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBSEL1_L           OFS_PBSEL1</span></div>
<div class="line"><a name="l03976"></a><span class="lineno"> 3976</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBSEL1_H           OFS_PBSEL1+1</span></div>
<div class="line"><a name="l03977"></a><span class="lineno"> 3977</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBSELC             (0x0016)       </span><span class="comment">/* Port B Complement Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03978"></a><span class="lineno"> 3978</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBSELC_L           OFS_PBSELC</span></div>
<div class="line"><a name="l03979"></a><span class="lineno"> 3979</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBSELC_H           OFS_PBSELC+1</span></div>
<div class="line"><a name="l03980"></a><span class="lineno"> 3980</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBIES              (0x0018)       </span><span class="comment">/* Port B Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03981"></a><span class="lineno"> 3981</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBIES_L            OFS_PBIES</span></div>
<div class="line"><a name="l03982"></a><span class="lineno"> 3982</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBIES_H            OFS_PBIES+1</span></div>
<div class="line"><a name="l03983"></a><span class="lineno"> 3983</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBIE               (0x001A)       </span><span class="comment">/* Port B Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03984"></a><span class="lineno"> 3984</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBIE_L             OFS_PBIE</span></div>
<div class="line"><a name="l03985"></a><span class="lineno"> 3985</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBIE_H             OFS_PBIE+1</span></div>
<div class="line"><a name="l03986"></a><span class="lineno"> 3986</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBIFG              (0x001C)       </span><span class="comment">/* Port B Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03987"></a><span class="lineno"> 3987</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBIFG_L            OFS_PBIFG</span></div>
<div class="line"><a name="l03988"></a><span class="lineno"> 3988</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBIFG_H            OFS_PBIFG+1</span></div>
<div class="line"><a name="l03989"></a><span class="lineno"> 3989</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03990"></a><span class="lineno"> 3990</span>&#160;</div>
<div class="line"><a name="l03991"></a><span class="lineno"> 3991</span>&#160;<span class="preprocessor">#define OFS_P3IN               (0x0000)</span></div>
<div class="line"><a name="l03992"></a><span class="lineno"> 3992</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P3OUT              (0x0002)</span></div>
<div class="line"><a name="l03993"></a><span class="lineno"> 3993</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P3DIR              (0x0004)</span></div>
<div class="line"><a name="l03994"></a><span class="lineno"> 3994</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P3REN              (0x0006)</span></div>
<div class="line"><a name="l03995"></a><span class="lineno"> 3995</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P3SEL0             (0x000A)</span></div>
<div class="line"><a name="l03996"></a><span class="lineno"> 3996</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P3SEL1             (0x000C)</span></div>
<div class="line"><a name="l03997"></a><span class="lineno"> 3997</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P3SELC             (0x0016)</span></div>
<div class="line"><a name="l03998"></a><span class="lineno"> 3998</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P3IV               (0x000E)       </span><span class="comment">/* Port 3 Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03999"></a><span class="lineno"> 3999</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P3IES              (0x0018)</span></div>
<div class="line"><a name="l04000"></a><span class="lineno"> 4000</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P3IE               (0x001A)</span></div>
<div class="line"><a name="l04001"></a><span class="lineno"> 4001</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P3IFG              (0x001C)</span></div>
<div class="line"><a name="l04002"></a><span class="lineno"> 4002</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P4IN               (0x0001)</span></div>
<div class="line"><a name="l04003"></a><span class="lineno"> 4003</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P4OUT              (0x0003)</span></div>
<div class="line"><a name="l04004"></a><span class="lineno"> 4004</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P4DIR              (0x0005)</span></div>
<div class="line"><a name="l04005"></a><span class="lineno"> 4005</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P4REN              (0x0007)</span></div>
<div class="line"><a name="l04006"></a><span class="lineno"> 4006</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P4SEL0             (0x000B)</span></div>
<div class="line"><a name="l04007"></a><span class="lineno"> 4007</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P4SEL1             (0x000D)</span></div>
<div class="line"><a name="l04008"></a><span class="lineno"> 4008</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P4SELC             (0x0017)</span></div>
<div class="line"><a name="l04009"></a><span class="lineno"> 4009</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P4IV               (0x001E)       </span><span class="comment">/* Port 4 Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04010"></a><span class="lineno"> 4010</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P4IES              (0x0019)</span></div>
<div class="line"><a name="l04011"></a><span class="lineno"> 4011</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P4IE               (0x001B)</span></div>
<div class="line"><a name="l04012"></a><span class="lineno"> 4012</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P4IFG              (0x001d)</span></div>
<div class="line"><a name="l04013"></a><span class="lineno"> 4013</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P3IN                   (PBIN_L)       </span><span class="comment">/* Port 3 Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04014"></a><span class="lineno"> 4014</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P3OUT                  (PBOUT_L)      </span><span class="comment">/* Port 3 Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04015"></a><span class="lineno"> 4015</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P3DIR                  (PBDIR_L)      </span><span class="comment">/* Port 3 Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04016"></a><span class="lineno"> 4016</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P3REN                  (PBREN_L)      </span><span class="comment">/* Port 3 Resistor Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04017"></a><span class="lineno"> 4017</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P3SEL0                 (PBSEL0_L)     </span><span class="comment">/* Port 3 Selection 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04018"></a><span class="lineno"> 4018</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P3SEL1                 (PBSEL1_L)     </span><span class="comment">/* Port 3 Selection 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04019"></a><span class="lineno"> 4019</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P3SELC                 (PBSELC_L)     </span><span class="comment">/* Port 3 Complement Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04020"></a><span class="lineno"> 4020</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P3IES                  (PBIES_L)      </span><span class="comment">/* Port 3 Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04021"></a><span class="lineno"> 4021</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P3IE                   (PBIE_L)       </span><span class="comment">/* Port 3 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04022"></a><span class="lineno"> 4022</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P3IFG                  (PBIFG_L)      </span><span class="comment">/* Port 3 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04023"></a><span class="lineno"> 4023</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04024"></a><span class="lineno"> 4024</span>&#160;<span class="comment">//Definitions for P3IV</span></div>
<div class="line"><a name="l04025"></a><span class="lineno"> 4025</span>&#160;<span class="preprocessor">#define P3IV_NONE              (0x0000)       </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04026"></a><span class="lineno"> 4026</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P3IV_P3IFG0            (0x0002)       </span><span class="comment">/* P3IV P3IFG.0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04027"></a><span class="lineno"> 4027</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P3IV_P3IFG1            (0x0004)       </span><span class="comment">/* P3IV P3IFG.1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04028"></a><span class="lineno"> 4028</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P3IV_P3IFG2            (0x0006)       </span><span class="comment">/* P3IV P3IFG.2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04029"></a><span class="lineno"> 4029</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P3IV_P3IFG3            (0x0008)       </span><span class="comment">/* P3IV P3IFG.3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04030"></a><span class="lineno"> 4030</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P3IV_P3IFG4            (0x000A)       </span><span class="comment">/* P3IV P3IFG.4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04031"></a><span class="lineno"> 4031</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P3IV_P3IFG5            (0x000C)       </span><span class="comment">/* P3IV P3IFG.5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04032"></a><span class="lineno"> 4032</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P3IV_P3IFG6            (0x000E)       </span><span class="comment">/* P3IV P3IFG.6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04033"></a><span class="lineno"> 4033</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P3IV_P3IFG7            (0x0010)       </span><span class="comment">/* P3IV P3IFG.7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04034"></a><span class="lineno"> 4034</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04035"></a><span class="lineno"> 4035</span>&#160;<span class="preprocessor">#define P4IN                   (PBIN_H)       </span><span class="comment">/* Port 4 Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04036"></a><span class="lineno"> 4036</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P4OUT                  (PBOUT_H)      </span><span class="comment">/* Port 4 Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04037"></a><span class="lineno"> 4037</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P4DIR                  (PBDIR_H)      </span><span class="comment">/* Port 4 Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04038"></a><span class="lineno"> 4038</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P4REN                  (PBREN_H)      </span><span class="comment">/* Port 4 Resistor Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04039"></a><span class="lineno"> 4039</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P4SEL0                 (PBSEL0_H)     </span><span class="comment">/* Port 4 Selection 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P4SEL1                 (PBSEL1_H)     </span><span class="comment">/* Port 4 Selection 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04041"></a><span class="lineno"> 4041</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P4SELC                 (PBSELC_H)     </span><span class="comment">/* Port 4 Complement Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P4IES                  (PBIES_H)      </span><span class="comment">/* Port 4 Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04043"></a><span class="lineno"> 4043</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P4IE                   (PBIE_H)       </span><span class="comment">/* Port 4 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04044"></a><span class="lineno"> 4044</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P4IFG                  (PBIFG_H)      </span><span class="comment">/* Port 4 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04045"></a><span class="lineno"> 4045</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04046"></a><span class="lineno"> 4046</span>&#160;<span class="comment">//Definitions for P4IV</span></div>
<div class="line"><a name="l04047"></a><span class="lineno"> 4047</span>&#160;<span class="preprocessor">#define P4IV_NONE              (0x0000)       </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04048"></a><span class="lineno"> 4048</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P4IV_P4IFG0            (0x0002)       </span><span class="comment">/* P4IV P4IFG.0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04049"></a><span class="lineno"> 4049</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P4IV_P4IFG1            (0x0004)       </span><span class="comment">/* P4IV P4IFG.1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04050"></a><span class="lineno"> 4050</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P4IV_P4IFG2            (0x0006)       </span><span class="comment">/* P4IV P4IFG.2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04051"></a><span class="lineno"> 4051</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P4IV_P4IFG3            (0x0008)       </span><span class="comment">/* P4IV P4IFG.3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04052"></a><span class="lineno"> 4052</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P4IV_P4IFG4            (0x000A)       </span><span class="comment">/* P4IV P4IFG.4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04053"></a><span class="lineno"> 4053</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P4IV_P4IFG5            (0x000C)       </span><span class="comment">/* P4IV P4IFG.5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04054"></a><span class="lineno"> 4054</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P4IV_P4IFG6            (0x000E)       </span><span class="comment">/* P4IV P4IFG.6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04055"></a><span class="lineno"> 4055</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P4IV_P4IFG7            (0x0010)       </span><span class="comment">/* P4IV P4IFG.7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04056"></a><span class="lineno"> 4056</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04057"></a><span class="lineno"> 4057</span>&#160;</div>
<div class="line"><a name="l04058"></a><span class="lineno"> 4058</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l04059"></a><span class="lineno"> 4059</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l04060"></a><span class="lineno"> 4060</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l04061"></a><span class="lineno"> 4061</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l04062"></a><span class="lineno"> 4062</span>&#160;<span class="comment">* DIGITAL I/O Port5/6 Pull up / Pull down Resistors</span></div>
<div class="line"><a name="l04063"></a><span class="lineno"> 4063</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l04064"></a><span class="lineno"> 4064</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_PORT5_R__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04065"></a><span class="lineno"> 4065</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifdef  __MSP430_HAS_PORT6_R__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04066"></a><span class="lineno"> 4066</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifdef  __MSP430_HAS_PORTC_R__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04067"></a><span class="lineno"> 4067</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04068"></a><span class="lineno"> 4068</span>&#160;<span class="preprocessor">#define OFS_PCIN               (0x0000)       </span><span class="comment">/* Port C Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04069"></a><span class="lineno"> 4069</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCIN_L             OFS_PCIN</span></div>
<div class="line"><a name="l04070"></a><span class="lineno"> 4070</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCIN_H             OFS_PCIN+1</span></div>
<div class="line"><a name="l04071"></a><span class="lineno"> 4071</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCOUT              (0x0002)       </span><span class="comment">/* Port C Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04072"></a><span class="lineno"> 4072</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCOUT_L            OFS_PCOUT</span></div>
<div class="line"><a name="l04073"></a><span class="lineno"> 4073</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCOUT_H            OFS_PCOUT+1</span></div>
<div class="line"><a name="l04074"></a><span class="lineno"> 4074</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCDIR              (0x0004)       </span><span class="comment">/* Port C Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04075"></a><span class="lineno"> 4075</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCDIR_L            OFS_PCDIR</span></div>
<div class="line"><a name="l04076"></a><span class="lineno"> 4076</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCDIR_H            OFS_PCDIR+1</span></div>
<div class="line"><a name="l04077"></a><span class="lineno"> 4077</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCREN              (0x0006)       </span><span class="comment">/* Port C Resistor Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04078"></a><span class="lineno"> 4078</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCREN_L            OFS_PCREN</span></div>
<div class="line"><a name="l04079"></a><span class="lineno"> 4079</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCREN_H            OFS_PCREN+1</span></div>
<div class="line"><a name="l04080"></a><span class="lineno"> 4080</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCSEL0             (0x000A)       </span><span class="comment">/* Port C Selection 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04081"></a><span class="lineno"> 4081</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCSEL0_L           OFS_PCSEL0</span></div>
<div class="line"><a name="l04082"></a><span class="lineno"> 4082</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCSEL0_H           OFS_PCSEL0+1</span></div>
<div class="line"><a name="l04083"></a><span class="lineno"> 4083</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCSEL1             (0x000C)       </span><span class="comment">/* Port C Selection 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04084"></a><span class="lineno"> 4084</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCSEL1_L           OFS_PCSEL1</span></div>
<div class="line"><a name="l04085"></a><span class="lineno"> 4085</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCSEL1_H           OFS_PCSEL1+1</span></div>
<div class="line"><a name="l04086"></a><span class="lineno"> 4086</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCSELC             (0x0016)       </span><span class="comment">/* Port C Complement Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04087"></a><span class="lineno"> 4087</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCSELC_L           OFS_PCSELC</span></div>
<div class="line"><a name="l04088"></a><span class="lineno"> 4088</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCSELC_H           OFS_PCSELC+1</span></div>
<div class="line"><a name="l04089"></a><span class="lineno"> 4089</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCIES              (0x0018)       </span><span class="comment">/* Port C Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04090"></a><span class="lineno"> 4090</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCIES_L            OFS_PCIES</span></div>
<div class="line"><a name="l04091"></a><span class="lineno"> 4091</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCIES_H            OFS_PCIES+1</span></div>
<div class="line"><a name="l04092"></a><span class="lineno"> 4092</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCIE               (0x001A)       </span><span class="comment">/* Port C Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04093"></a><span class="lineno"> 4093</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCIE_L             OFS_PCIE</span></div>
<div class="line"><a name="l04094"></a><span class="lineno"> 4094</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCIE_H             OFS_PCIE+1</span></div>
<div class="line"><a name="l04095"></a><span class="lineno"> 4095</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCIFG              (0x001C)       </span><span class="comment">/* Port C Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04096"></a><span class="lineno"> 4096</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCIFG_L            OFS_PCIFG</span></div>
<div class="line"><a name="l04097"></a><span class="lineno"> 4097</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCIFG_H            OFS_PCIFG+1</span></div>
<div class="line"><a name="l04098"></a><span class="lineno"> 4098</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04099"></a><span class="lineno"> 4099</span>&#160;</div>
<div class="line"><a name="l04100"></a><span class="lineno"> 4100</span>&#160;<span class="preprocessor">#define OFS_P5IN               (0x0000)</span></div>
<div class="line"><a name="l04101"></a><span class="lineno"> 4101</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P5OUT              (0x0002)</span></div>
<div class="line"><a name="l04102"></a><span class="lineno"> 4102</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P5DIR              (0x0004)</span></div>
<div class="line"><a name="l04103"></a><span class="lineno"> 4103</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P5REN              (0x0006)</span></div>
<div class="line"><a name="l04104"></a><span class="lineno"> 4104</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P5SEL0             (0x000A)</span></div>
<div class="line"><a name="l04105"></a><span class="lineno"> 4105</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P5SEL1             (0x000C)</span></div>
<div class="line"><a name="l04106"></a><span class="lineno"> 4106</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P5SELC             (0x0016)</span></div>
<div class="line"><a name="l04107"></a><span class="lineno"> 4107</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P5IV               (0x000E)       </span><span class="comment">/* Port 5 Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04108"></a><span class="lineno"> 4108</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P5IES              (0x0018)</span></div>
<div class="line"><a name="l04109"></a><span class="lineno"> 4109</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P5IE               (0x001A)</span></div>
<div class="line"><a name="l04110"></a><span class="lineno"> 4110</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P5IFG              (0x001C)</span></div>
<div class="line"><a name="l04111"></a><span class="lineno"> 4111</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P6IN               (0x0001)</span></div>
<div class="line"><a name="l04112"></a><span class="lineno"> 4112</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P6OUT              (0x0003)</span></div>
<div class="line"><a name="l04113"></a><span class="lineno"> 4113</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P6DIR              (0x0005)</span></div>
<div class="line"><a name="l04114"></a><span class="lineno"> 4114</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P6REN              (0x0007)</span></div>
<div class="line"><a name="l04115"></a><span class="lineno"> 4115</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P6SEL0             (0x000B)</span></div>
<div class="line"><a name="l04116"></a><span class="lineno"> 4116</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P6SEL1             (0x000D)</span></div>
<div class="line"><a name="l04117"></a><span class="lineno"> 4117</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P6SELC             (0x0017)</span></div>
<div class="line"><a name="l04118"></a><span class="lineno"> 4118</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P6IV               (0x001E)       </span><span class="comment">/* Port 6 Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04119"></a><span class="lineno"> 4119</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P6IES              (0x0019)</span></div>
<div class="line"><a name="l04120"></a><span class="lineno"> 4120</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P6IE               (0x001B)</span></div>
<div class="line"><a name="l04121"></a><span class="lineno"> 4121</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P6IFG              (0x001d)</span></div>
<div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P5IN                   (PCIN_L)       </span><span class="comment">/* Port 5 Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04123"></a><span class="lineno"> 4123</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P5OUT                  (PCOUT_L)      </span><span class="comment">/* Port 5 Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04124"></a><span class="lineno"> 4124</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P5DIR                  (PCDIR_L)      </span><span class="comment">/* Port 5 Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04125"></a><span class="lineno"> 4125</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P5REN                  (PCREN_L)      </span><span class="comment">/* Port 5 Resistor Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04126"></a><span class="lineno"> 4126</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P5SEL0                 (PCSEL0_L)     </span><span class="comment">/* Port 5 Selection 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04127"></a><span class="lineno"> 4127</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P5SEL1                 (PCSEL1_L)     </span><span class="comment">/* Port 5 Selection 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04128"></a><span class="lineno"> 4128</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P5SELC                 (PCSELC_L)     </span><span class="comment">/* Port 5 Complement Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04129"></a><span class="lineno"> 4129</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P5IES                  (PCIES_L)      </span><span class="comment">/* Port 5 Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04130"></a><span class="lineno"> 4130</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P5IE                   (PCIE_L)       </span><span class="comment">/* Port 5 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04131"></a><span class="lineno"> 4131</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P5IFG                  (PCIFG_L)      </span><span class="comment">/* Port 5 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04132"></a><span class="lineno"> 4132</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04133"></a><span class="lineno"> 4133</span>&#160;<span class="comment">//Definitions for P5IV</span></div>
<div class="line"><a name="l04134"></a><span class="lineno"> 4134</span>&#160;<span class="preprocessor">#define P5IV_NONE              (0x0000)       </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04135"></a><span class="lineno"> 4135</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P5IV_P5IFG0            (0x0002)       </span><span class="comment">/* P5IV P5IFG.0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04136"></a><span class="lineno"> 4136</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P5IV_P5IFG1            (0x0004)       </span><span class="comment">/* P5IV P5IFG.1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04137"></a><span class="lineno"> 4137</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P5IV_P5IFG2            (0x0006)       </span><span class="comment">/* P5IV P5IFG.2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04138"></a><span class="lineno"> 4138</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P5IV_P5IFG3            (0x0008)       </span><span class="comment">/* P5IV P5IFG.3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04139"></a><span class="lineno"> 4139</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P5IV_P5IFG4            (0x000A)       </span><span class="comment">/* P5IV P5IFG.4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04140"></a><span class="lineno"> 4140</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P5IV_P5IFG5            (0x000C)       </span><span class="comment">/* P5IV P5IFG.5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04141"></a><span class="lineno"> 4141</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P5IV_P5IFG6            (0x000E)       </span><span class="comment">/* P5IV P5IFG.6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04142"></a><span class="lineno"> 4142</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P5IV_P5IFG7            (0x0010)       </span><span class="comment">/* P5IV P5IFG.7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04143"></a><span class="lineno"> 4143</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04144"></a><span class="lineno"> 4144</span>&#160;<span class="preprocessor">#define P6IN                   (PCIN_H)       </span><span class="comment">/* Port 6 Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04145"></a><span class="lineno"> 4145</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P6OUT                  (PCOUT_H)      </span><span class="comment">/* Port 6 Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04146"></a><span class="lineno"> 4146</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P6DIR                  (PCDIR_H)      </span><span class="comment">/* Port 6 Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04147"></a><span class="lineno"> 4147</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P6REN                  (PCREN_H)      </span><span class="comment">/* Port 6 Resistor Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04148"></a><span class="lineno"> 4148</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P6SEL0                 (PCSEL0_H)     </span><span class="comment">/* Port 6 Selection 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04149"></a><span class="lineno"> 4149</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P6SEL1                 (PCSEL1_H)     </span><span class="comment">/* Port 6 Selection 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04150"></a><span class="lineno"> 4150</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P6SELC                 (PCSELC_H)     </span><span class="comment">/* Port 6 Complement Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04151"></a><span class="lineno"> 4151</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P6IES                  (PCIES_H)      </span><span class="comment">/* Port 6 Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04152"></a><span class="lineno"> 4152</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P6IE                   (PCIE_H)       </span><span class="comment">/* Port 6 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04153"></a><span class="lineno"> 4153</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P6IFG                  (PCIFG_H)      </span><span class="comment">/* Port 6 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04154"></a><span class="lineno"> 4154</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04155"></a><span class="lineno"> 4155</span>&#160;<span class="comment">//Definitions for P6IV</span></div>
<div class="line"><a name="l04156"></a><span class="lineno"> 4156</span>&#160;<span class="preprocessor">#define P6IV_NONE              (0x0000)       </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04157"></a><span class="lineno"> 4157</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P6IV_P6IFG0            (0x0002)       </span><span class="comment">/* P6IV P6IFG.0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04158"></a><span class="lineno"> 4158</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P6IV_P6IFG1            (0x0004)       </span><span class="comment">/* P6IV P6IFG.1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04159"></a><span class="lineno"> 4159</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P6IV_P6IFG2            (0x0006)       </span><span class="comment">/* P6IV P6IFG.2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04160"></a><span class="lineno"> 4160</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P6IV_P6IFG3            (0x0008)       </span><span class="comment">/* P6IV P6IFG.3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04161"></a><span class="lineno"> 4161</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P6IV_P6IFG4            (0x000A)       </span><span class="comment">/* P6IV P6IFG.4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04162"></a><span class="lineno"> 4162</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P6IV_P6IFG5            (0x000C)       </span><span class="comment">/* P6IV P6IFG.5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04163"></a><span class="lineno"> 4163</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P6IV_P6IFG6            (0x000E)       </span><span class="comment">/* P6IV P6IFG.6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04164"></a><span class="lineno"> 4164</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P6IV_P6IFG7            (0x0010)       </span><span class="comment">/* P6IV P6IFG.7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04165"></a><span class="lineno"> 4165</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04166"></a><span class="lineno"> 4166</span>&#160;</div>
<div class="line"><a name="l04167"></a><span class="lineno"> 4167</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l04168"></a><span class="lineno"> 4168</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l04169"></a><span class="lineno"> 4169</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l04170"></a><span class="lineno"> 4170</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l04171"></a><span class="lineno"> 4171</span>&#160;<span class="comment">* DIGITAL I/O Port7/8 Pull up / Pull down Resistors</span></div>
<div class="line"><a name="l04172"></a><span class="lineno"> 4172</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l04173"></a><span class="lineno"> 4173</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_PORT7_R__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04174"></a><span class="lineno"> 4174</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifdef  __MSP430_HAS_PORT8_R__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04175"></a><span class="lineno"> 4175</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifdef  __MSP430_HAS_PORTD_R__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04176"></a><span class="lineno"> 4176</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04177"></a><span class="lineno"> 4177</span>&#160;<span class="preprocessor">#define OFS_PDIN               (0x0000)       </span><span class="comment">/* Port D Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04178"></a><span class="lineno"> 4178</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDIN_L             OFS_PDIN</span></div>
<div class="line"><a name="l04179"></a><span class="lineno"> 4179</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDIN_H             OFS_PDIN+1</span></div>
<div class="line"><a name="l04180"></a><span class="lineno"> 4180</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDOUT              (0x0002)       </span><span class="comment">/* Port D Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04181"></a><span class="lineno"> 4181</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDOUT_L            OFS_PDOUT</span></div>
<div class="line"><a name="l04182"></a><span class="lineno"> 4182</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDOUT_H            OFS_PDOUT+1</span></div>
<div class="line"><a name="l04183"></a><span class="lineno"> 4183</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDDIR              (0x0004)       </span><span class="comment">/* Port D Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04184"></a><span class="lineno"> 4184</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDDIR_L            OFS_PDDIR</span></div>
<div class="line"><a name="l04185"></a><span class="lineno"> 4185</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDDIR_H            OFS_PDDIR+1</span></div>
<div class="line"><a name="l04186"></a><span class="lineno"> 4186</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDREN              (0x0006)       </span><span class="comment">/* Port D Resistor Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04187"></a><span class="lineno"> 4187</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDREN_L            OFS_PDREN</span></div>
<div class="line"><a name="l04188"></a><span class="lineno"> 4188</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDREN_H            OFS_PDREN+1</span></div>
<div class="line"><a name="l04189"></a><span class="lineno"> 4189</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDSEL0             (0x000A)       </span><span class="comment">/* Port D Selection 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04190"></a><span class="lineno"> 4190</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDSEL0_L           OFS_PDSEL0</span></div>
<div class="line"><a name="l04191"></a><span class="lineno"> 4191</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDSEL0_H           OFS_PDSEL0+1</span></div>
<div class="line"><a name="l04192"></a><span class="lineno"> 4192</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDSEL1             (0x000C)       </span><span class="comment">/* Port D Selection 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04193"></a><span class="lineno"> 4193</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDSEL1_L           OFS_PDSEL1</span></div>
<div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDSEL1_H           OFS_PDSEL1+1</span></div>
<div class="line"><a name="l04195"></a><span class="lineno"> 4195</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDSELC             (0x0016)       </span><span class="comment">/* Port D Complement Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04196"></a><span class="lineno"> 4196</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDSELC_L           OFS_PDSELC</span></div>
<div class="line"><a name="l04197"></a><span class="lineno"> 4197</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDSELC_H           OFS_PDSELC+1</span></div>
<div class="line"><a name="l04198"></a><span class="lineno"> 4198</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDIES              (0x0018)       </span><span class="comment">/* Port D Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04199"></a><span class="lineno"> 4199</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDIES_L            OFS_PDIES</span></div>
<div class="line"><a name="l04200"></a><span class="lineno"> 4200</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDIES_H            OFS_PDIES+1</span></div>
<div class="line"><a name="l04201"></a><span class="lineno"> 4201</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDIE               (0x001A)       </span><span class="comment">/* Port D Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04202"></a><span class="lineno"> 4202</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDIE_L             OFS_PDIE</span></div>
<div class="line"><a name="l04203"></a><span class="lineno"> 4203</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDIE_H             OFS_PDIE+1</span></div>
<div class="line"><a name="l04204"></a><span class="lineno"> 4204</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDIFG              (0x001C)       </span><span class="comment">/* Port D Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04205"></a><span class="lineno"> 4205</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDIFG_L            OFS_PDIFG</span></div>
<div class="line"><a name="l04206"></a><span class="lineno"> 4206</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDIFG_H            OFS_PDIFG+1</span></div>
<div class="line"><a name="l04207"></a><span class="lineno"> 4207</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04208"></a><span class="lineno"> 4208</span>&#160;</div>
<div class="line"><a name="l04209"></a><span class="lineno"> 4209</span>&#160;<span class="preprocessor">#define OFS_P7IN               (0x0000)</span></div>
<div class="line"><a name="l04210"></a><span class="lineno"> 4210</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P7OUT              (0x0002)</span></div>
<div class="line"><a name="l04211"></a><span class="lineno"> 4211</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P7DIR              (0x0004)</span></div>
<div class="line"><a name="l04212"></a><span class="lineno"> 4212</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P7REN              (0x0006)</span></div>
<div class="line"><a name="l04213"></a><span class="lineno"> 4213</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P7SEL0             (0x000A)</span></div>
<div class="line"><a name="l04214"></a><span class="lineno"> 4214</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P7SEL1             (0x000C)</span></div>
<div class="line"><a name="l04215"></a><span class="lineno"> 4215</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P7SELC             (0x0016)</span></div>
<div class="line"><a name="l04216"></a><span class="lineno"> 4216</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P7IV               (0x000E)       </span><span class="comment">/* Port 7 Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04217"></a><span class="lineno"> 4217</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P7IES              (0x0018)</span></div>
<div class="line"><a name="l04218"></a><span class="lineno"> 4218</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P7IE               (0x001A)</span></div>
<div class="line"><a name="l04219"></a><span class="lineno"> 4219</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P7IFG              (0x001C)</span></div>
<div class="line"><a name="l04220"></a><span class="lineno"> 4220</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P8IN               (0x0001)</span></div>
<div class="line"><a name="l04221"></a><span class="lineno"> 4221</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P8OUT              (0x0003)</span></div>
<div class="line"><a name="l04222"></a><span class="lineno"> 4222</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P8DIR              (0x0005)</span></div>
<div class="line"><a name="l04223"></a><span class="lineno"> 4223</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P8REN              (0x0007)</span></div>
<div class="line"><a name="l04224"></a><span class="lineno"> 4224</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P8SEL0             (0x000B)</span></div>
<div class="line"><a name="l04225"></a><span class="lineno"> 4225</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P8SEL1             (0x000D)</span></div>
<div class="line"><a name="l04226"></a><span class="lineno"> 4226</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P8SELC             (0x0017)</span></div>
<div class="line"><a name="l04227"></a><span class="lineno"> 4227</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P8IV               (0x001E)       </span><span class="comment">/* Port 8 Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04228"></a><span class="lineno"> 4228</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P8IES              (0x0019)</span></div>
<div class="line"><a name="l04229"></a><span class="lineno"> 4229</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P8IE               (0x001B)</span></div>
<div class="line"><a name="l04230"></a><span class="lineno"> 4230</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P8IFG              (0x001d)</span></div>
<div class="line"><a name="l04231"></a><span class="lineno"> 4231</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P7IN                   (PDIN_L)       </span><span class="comment">/* Port 7 Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04232"></a><span class="lineno"> 4232</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P7OUT                  (PDOUT_L)      </span><span class="comment">/* Port 7 Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04233"></a><span class="lineno"> 4233</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P7DIR                  (PDDIR_L)      </span><span class="comment">/* Port 7 Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04234"></a><span class="lineno"> 4234</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P7REN                  (PDREN_L)      </span><span class="comment">/* Port 7 Resistor Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04235"></a><span class="lineno"> 4235</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P7SEL0                 (PDSEL0_L)     </span><span class="comment">/* Port 7 Selection 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04236"></a><span class="lineno"> 4236</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P7SEL1                 (PDSEL1_L)     </span><span class="comment">/* Port 7 Selection 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04237"></a><span class="lineno"> 4237</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P7SELC                 (PDSELC_L)     </span><span class="comment">/* Port 7 Complement Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04238"></a><span class="lineno"> 4238</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P7IES                  (PDIES_L)      </span><span class="comment">/* Port 7 Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04239"></a><span class="lineno"> 4239</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P7IE                   (PDIE_L)       </span><span class="comment">/* Port 7 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04240"></a><span class="lineno"> 4240</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P7IFG                  (PDIFG_L)      </span><span class="comment">/* Port 7 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04241"></a><span class="lineno"> 4241</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04242"></a><span class="lineno"> 4242</span>&#160;<span class="comment">//Definitions for P7IV</span></div>
<div class="line"><a name="l04243"></a><span class="lineno"> 4243</span>&#160;<span class="preprocessor">#define P7IV_NONE              (0x0000)       </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04244"></a><span class="lineno"> 4244</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P7IV_P7IFG0            (0x0002)       </span><span class="comment">/* P7IV P7IFG.0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04245"></a><span class="lineno"> 4245</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P7IV_P7IFG1            (0x0004)       </span><span class="comment">/* P7IV P7IFG.1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04246"></a><span class="lineno"> 4246</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P7IV_P7IFG2            (0x0006)       </span><span class="comment">/* P7IV P7IFG.2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04247"></a><span class="lineno"> 4247</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P7IV_P7IFG3            (0x0008)       </span><span class="comment">/* P7IV P7IFG.3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04248"></a><span class="lineno"> 4248</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P7IV_P7IFG4            (0x000A)       </span><span class="comment">/* P7IV P7IFG.4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04249"></a><span class="lineno"> 4249</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P7IV_P7IFG5            (0x000C)       </span><span class="comment">/* P7IV P7IFG.5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04250"></a><span class="lineno"> 4250</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P7IV_P7IFG6            (0x000E)       </span><span class="comment">/* P7IV P7IFG.6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04251"></a><span class="lineno"> 4251</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P7IV_P7IFG7            (0x0010)       </span><span class="comment">/* P7IV P7IFG.7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04252"></a><span class="lineno"> 4252</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04253"></a><span class="lineno"> 4253</span>&#160;<span class="preprocessor">#define P8IN                   (PDIN_H)       </span><span class="comment">/* Port 8 Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04254"></a><span class="lineno"> 4254</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P8OUT                  (PDOUT_H)      </span><span class="comment">/* Port 8 Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04255"></a><span class="lineno"> 4255</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P8DIR                  (PDDIR_H)      </span><span class="comment">/* Port 8 Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04256"></a><span class="lineno"> 4256</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P8REN                  (PDREN_H)      </span><span class="comment">/* Port 8 Resistor Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04257"></a><span class="lineno"> 4257</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P8SEL0                 (PDSEL0_H)     </span><span class="comment">/* Port 8 Selection 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04258"></a><span class="lineno"> 4258</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P8SEL1                 (PDSEL1_H)     </span><span class="comment">/* Port 8 Selection 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04259"></a><span class="lineno"> 4259</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P8SELC                 (PDSELC_H)     </span><span class="comment">/* Port 8 Complement Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04260"></a><span class="lineno"> 4260</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P8IES                  (PDIES_H)      </span><span class="comment">/* Port 8 Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04261"></a><span class="lineno"> 4261</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P8IE                   (PDIE_H)       </span><span class="comment">/* Port 8 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04262"></a><span class="lineno"> 4262</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P8IFG                  (PDIFG_H)      </span><span class="comment">/* Port 8 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04263"></a><span class="lineno"> 4263</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04264"></a><span class="lineno"> 4264</span>&#160;<span class="comment">//Definitions for P8IV</span></div>
<div class="line"><a name="l04265"></a><span class="lineno"> 4265</span>&#160;<span class="preprocessor">#define P8IV_NONE              (0x0000)       </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04266"></a><span class="lineno"> 4266</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P8IV_P8IFG0            (0x0002)       </span><span class="comment">/* P8IV P8IFG.0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04267"></a><span class="lineno"> 4267</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P8IV_P8IFG1            (0x0004)       </span><span class="comment">/* P8IV P8IFG.1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04268"></a><span class="lineno"> 4268</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P8IV_P8IFG2            (0x0006)       </span><span class="comment">/* P8IV P8IFG.2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04269"></a><span class="lineno"> 4269</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P8IV_P8IFG3            (0x0008)       </span><span class="comment">/* P8IV P8IFG.3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04270"></a><span class="lineno"> 4270</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P8IV_P8IFG4            (0x000A)       </span><span class="comment">/* P8IV P8IFG.4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04271"></a><span class="lineno"> 4271</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P8IV_P8IFG5            (0x000C)       </span><span class="comment">/* P8IV P8IFG.5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04272"></a><span class="lineno"> 4272</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P8IV_P8IFG6            (0x000E)       </span><span class="comment">/* P8IV P8IFG.6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04273"></a><span class="lineno"> 4273</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P8IV_P8IFG7            (0x0010)       </span><span class="comment">/* P8IV P8IFG.7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04274"></a><span class="lineno"> 4274</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04275"></a><span class="lineno"> 4275</span>&#160;</div>
<div class="line"><a name="l04276"></a><span class="lineno"> 4276</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l04277"></a><span class="lineno"> 4277</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l04278"></a><span class="lineno"> 4278</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l04279"></a><span class="lineno"> 4279</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l04280"></a><span class="lineno"> 4280</span>&#160;<span class="comment">* DIGITAL I/O Port9/10 Pull up / Pull down Resistors</span></div>
<div class="line"><a name="l04281"></a><span class="lineno"> 4281</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l04282"></a><span class="lineno"> 4282</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_PORT9_R__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04283"></a><span class="lineno"> 4283</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifdef  __MSP430_HAS_PORT10_R__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04284"></a><span class="lineno"> 4284</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifdef  __MSP430_HAS_PORTE_R__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04285"></a><span class="lineno"> 4285</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04286"></a><span class="lineno"> 4286</span>&#160;<span class="preprocessor">#define OFS_PEIN               (0x0000)       </span><span class="comment">/* Port E Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04287"></a><span class="lineno"> 4287</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEIN_L             OFS_PEIN</span></div>
<div class="line"><a name="l04288"></a><span class="lineno"> 4288</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEIN_H             OFS_PEIN+1</span></div>
<div class="line"><a name="l04289"></a><span class="lineno"> 4289</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEOUT              (0x0002)       </span><span class="comment">/* Port E Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04290"></a><span class="lineno"> 4290</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEOUT_L            OFS_PEOUT</span></div>
<div class="line"><a name="l04291"></a><span class="lineno"> 4291</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEOUT_H            OFS_PEOUT+1</span></div>
<div class="line"><a name="l04292"></a><span class="lineno"> 4292</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEDIR              (0x0004)       </span><span class="comment">/* Port E Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04293"></a><span class="lineno"> 4293</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEDIR_L            OFS_PEDIR</span></div>
<div class="line"><a name="l04294"></a><span class="lineno"> 4294</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEDIR_H            OFS_PEDIR+1</span></div>
<div class="line"><a name="l04295"></a><span class="lineno"> 4295</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEREN              (0x0006)       </span><span class="comment">/* Port E Resistor Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04296"></a><span class="lineno"> 4296</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEREN_L            OFS_PEREN</span></div>
<div class="line"><a name="l04297"></a><span class="lineno"> 4297</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEREN_H            OFS_PEREN+1</span></div>
<div class="line"><a name="l04298"></a><span class="lineno"> 4298</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PESEL0             (0x000A)       </span><span class="comment">/* Port E Selection 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04299"></a><span class="lineno"> 4299</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PESEL0_L           OFS_PESEL0</span></div>
<div class="line"><a name="l04300"></a><span class="lineno"> 4300</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PESEL0_H           OFS_PESEL0+1</span></div>
<div class="line"><a name="l04301"></a><span class="lineno"> 4301</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PESEL1             (0x000C)       </span><span class="comment">/* Port E Selection 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04302"></a><span class="lineno"> 4302</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PESEL1_L           OFS_PESEL1</span></div>
<div class="line"><a name="l04303"></a><span class="lineno"> 4303</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PESEL1_H           OFS_PESEL1+1</span></div>
<div class="line"><a name="l04304"></a><span class="lineno"> 4304</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PESELC             (0x0016)       </span><span class="comment">/* Port E Complement Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04305"></a><span class="lineno"> 4305</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PESELC_L           OFS_PESELC</span></div>
<div class="line"><a name="l04306"></a><span class="lineno"> 4306</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PESELC_H           OFS_PESELC+1</span></div>
<div class="line"><a name="l04307"></a><span class="lineno"> 4307</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEIES              (0x0018)       </span><span class="comment">/* Port E Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04308"></a><span class="lineno"> 4308</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEIES_L            OFS_PEIES</span></div>
<div class="line"><a name="l04309"></a><span class="lineno"> 4309</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEIES_H            OFS_PEIES+1</span></div>
<div class="line"><a name="l04310"></a><span class="lineno"> 4310</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEIE               (0x001A)       </span><span class="comment">/* Port E Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04311"></a><span class="lineno"> 4311</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEIE_L             OFS_PEIE</span></div>
<div class="line"><a name="l04312"></a><span class="lineno"> 4312</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEIE_H             OFS_PEIE+1</span></div>
<div class="line"><a name="l04313"></a><span class="lineno"> 4313</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEIFG              (0x001C)       </span><span class="comment">/* Port E Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04314"></a><span class="lineno"> 4314</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEIFG_L            OFS_PEIFG</span></div>
<div class="line"><a name="l04315"></a><span class="lineno"> 4315</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEIFG_H            OFS_PEIFG+1</span></div>
<div class="line"><a name="l04316"></a><span class="lineno"> 4316</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04317"></a><span class="lineno"> 4317</span>&#160;</div>
<div class="line"><a name="l04318"></a><span class="lineno"> 4318</span>&#160;<span class="preprocessor">#define OFS_P9IN               (0x0000)</span></div>
<div class="line"><a name="l04319"></a><span class="lineno"> 4319</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P9OUT              (0x0002)</span></div>
<div class="line"><a name="l04320"></a><span class="lineno"> 4320</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P9DIR              (0x0004)</span></div>
<div class="line"><a name="l04321"></a><span class="lineno"> 4321</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P9REN              (0x0006)</span></div>
<div class="line"><a name="l04322"></a><span class="lineno"> 4322</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P9SEL0             (0x000A)</span></div>
<div class="line"><a name="l04323"></a><span class="lineno"> 4323</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P9SEL1             (0x000C)</span></div>
<div class="line"><a name="l04324"></a><span class="lineno"> 4324</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P9SELC             (0x0016)</span></div>
<div class="line"><a name="l04325"></a><span class="lineno"> 4325</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P9IV               (0x000E)       </span><span class="comment">/* Port 9 Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04326"></a><span class="lineno"> 4326</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P9IES              (0x0018)</span></div>
<div class="line"><a name="l04327"></a><span class="lineno"> 4327</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P9IE               (0x001A)</span></div>
<div class="line"><a name="l04328"></a><span class="lineno"> 4328</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P9IFG              (0x001C)</span></div>
<div class="line"><a name="l04329"></a><span class="lineno"> 4329</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P10IN              (0x0001)</span></div>
<div class="line"><a name="l04330"></a><span class="lineno"> 4330</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P10OUT             (0x0003)</span></div>
<div class="line"><a name="l04331"></a><span class="lineno"> 4331</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P10DIR             (0x0005)</span></div>
<div class="line"><a name="l04332"></a><span class="lineno"> 4332</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P10REN             (0x0007)</span></div>
<div class="line"><a name="l04333"></a><span class="lineno"> 4333</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P10SEL0            (0x000B)</span></div>
<div class="line"><a name="l04334"></a><span class="lineno"> 4334</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P10SEL1            (0x000D)</span></div>
<div class="line"><a name="l04335"></a><span class="lineno"> 4335</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P10SELC            (0x0017)</span></div>
<div class="line"><a name="l04336"></a><span class="lineno"> 4336</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P10IV              (0x001E)       </span><span class="comment">/* Port 10 Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04337"></a><span class="lineno"> 4337</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P10IES             (0x0019)</span></div>
<div class="line"><a name="l04338"></a><span class="lineno"> 4338</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P10IE              (0x001B)</span></div>
<div class="line"><a name="l04339"></a><span class="lineno"> 4339</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P10IFG             (0x001d)</span></div>
<div class="line"><a name="l04340"></a><span class="lineno"> 4340</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P9IN                   (PEIN_L)       </span><span class="comment">/* Port 9 Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04341"></a><span class="lineno"> 4341</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P9OUT                  (PEOUT_L)      </span><span class="comment">/* Port 9 Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04342"></a><span class="lineno"> 4342</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P9DIR                  (PEDIR_L)      </span><span class="comment">/* Port 9 Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04343"></a><span class="lineno"> 4343</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P9REN                  (PEREN_L)      </span><span class="comment">/* Port 9 Resistor Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04344"></a><span class="lineno"> 4344</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P9SEL0                 (PESEL0_L)     </span><span class="comment">/* Port 9 Selection 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04345"></a><span class="lineno"> 4345</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P9SEL1                 (PESEL1_L)     </span><span class="comment">/* Port 9 Selection 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04346"></a><span class="lineno"> 4346</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P9SELC                 (PESELC_L)     </span><span class="comment">/* Port 9 Complement Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04347"></a><span class="lineno"> 4347</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P9IES                  (PEIES_L)      </span><span class="comment">/* Port 9 Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04348"></a><span class="lineno"> 4348</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P9IE                   (PEIE_L)       </span><span class="comment">/* Port 9 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04349"></a><span class="lineno"> 4349</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P9IFG                  (PEIFG_L)      </span><span class="comment">/* Port 9 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04350"></a><span class="lineno"> 4350</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04351"></a><span class="lineno"> 4351</span>&#160;<span class="comment">//Definitions for P9IV</span></div>
<div class="line"><a name="l04352"></a><span class="lineno"> 4352</span>&#160;<span class="preprocessor">#define P9IV_NONE              (0x0000)       </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04353"></a><span class="lineno"> 4353</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P9IV_P9IFG0            (0x0002)       </span><span class="comment">/* P9IV P9IFG.0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04354"></a><span class="lineno"> 4354</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P9IV_P9IFG1            (0x0004)       </span><span class="comment">/* P9IV P9IFG.1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04355"></a><span class="lineno"> 4355</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P9IV_P9IFG2            (0x0006)       </span><span class="comment">/* P9IV P9IFG.2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04356"></a><span class="lineno"> 4356</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P9IV_P9IFG3            (0x0008)       </span><span class="comment">/* P9IV P9IFG.3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04357"></a><span class="lineno"> 4357</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P9IV_P9IFG4            (0x000A)       </span><span class="comment">/* P9IV P9IFG.4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04358"></a><span class="lineno"> 4358</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P9IV_P9IFG5            (0x000C)       </span><span class="comment">/* P9IV P9IFG.5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04359"></a><span class="lineno"> 4359</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P9IV_P9IFG6            (0x000E)       </span><span class="comment">/* P9IV P9IFG.6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04360"></a><span class="lineno"> 4360</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P9IV_P9IFG7            (0x0010)       </span><span class="comment">/* P9IV P9IFG.7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04361"></a><span class="lineno"> 4361</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04362"></a><span class="lineno"> 4362</span>&#160;<span class="preprocessor">#define P10IN                  (PEIN_H)       </span><span class="comment">/* Port 10 Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04363"></a><span class="lineno"> 4363</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P10OUT                 (PEOUT_H)      </span><span class="comment">/* Port 10 Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04364"></a><span class="lineno"> 4364</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P10DIR                 (PEDIR_H)      </span><span class="comment">/* Port 10 Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04365"></a><span class="lineno"> 4365</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P10REN                 (PEREN_H)      </span><span class="comment">/* Port 10 Resistor Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04366"></a><span class="lineno"> 4366</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P10SEL0                (PESEL0_H)     </span><span class="comment">/* Port 10 Selection 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04367"></a><span class="lineno"> 4367</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P10SEL1                (PESEL1_H)     </span><span class="comment">/* Port 10 Selection 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04368"></a><span class="lineno"> 4368</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P10SELC                (PESELC_H)     </span><span class="comment">/* Port 10 Complement Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04369"></a><span class="lineno"> 4369</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P10IES                 (PEIES_H)      </span><span class="comment">/* Port 10 Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04370"></a><span class="lineno"> 4370</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P10IE                  (PEIE_H)       </span><span class="comment">/* Port 10 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04371"></a><span class="lineno"> 4371</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P10IFG                 (PEIFG_H)      </span><span class="comment">/* Port 10 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04372"></a><span class="lineno"> 4372</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04373"></a><span class="lineno"> 4373</span>&#160;<span class="comment">//Definitions for P10IV</span></div>
<div class="line"><a name="l04374"></a><span class="lineno"> 4374</span>&#160;<span class="preprocessor">#define P10IV_NONE             (0x0000)       </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04375"></a><span class="lineno"> 4375</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P10IV_P10IFG0          (0x0002)       </span><span class="comment">/* P10IV P10IFG.0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04376"></a><span class="lineno"> 4376</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P10IV_P10IFG1          (0x0004)       </span><span class="comment">/* P10IV P10IFG.1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04377"></a><span class="lineno"> 4377</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P10IV_P10IFG2          (0x0006)       </span><span class="comment">/* P10IV P10IFG.2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04378"></a><span class="lineno"> 4378</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P10IV_P10IFG3          (0x0008)       </span><span class="comment">/* P10IV P10IFG.3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04379"></a><span class="lineno"> 4379</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P10IV_P10IFG4          (0x000A)       </span><span class="comment">/* P10IV P10IFG.4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04380"></a><span class="lineno"> 4380</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P10IV_P10IFG5          (0x000C)       </span><span class="comment">/* P10IV P10IFG.5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04381"></a><span class="lineno"> 4381</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P10IV_P10IFG6          (0x000E)       </span><span class="comment">/* P10IV P10IFG.6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04382"></a><span class="lineno"> 4382</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P10IV_P10IFG7          (0x0010)       </span><span class="comment">/* P10IV P10IFG.7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04383"></a><span class="lineno"> 4383</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04384"></a><span class="lineno"> 4384</span>&#160;</div>
<div class="line"><a name="l04385"></a><span class="lineno"> 4385</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l04386"></a><span class="lineno"> 4386</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l04387"></a><span class="lineno"> 4387</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l04388"></a><span class="lineno"> 4388</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l04389"></a><span class="lineno"> 4389</span>&#160;<span class="comment">* DIGITAL I/O Port11 Pull up / Pull down Resistors</span></div>
<div class="line"><a name="l04390"></a><span class="lineno"> 4390</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l04391"></a><span class="lineno"> 4391</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_PORT11_R__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04392"></a><span class="lineno"> 4392</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifdef  __MSP430_HAS_PORTF_R__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04393"></a><span class="lineno"> 4393</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04394"></a><span class="lineno"> 4394</span>&#160;<span class="preprocessor">#define OFS_PFIN               (0x0000)       </span><span class="comment">/* Port F Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04395"></a><span class="lineno"> 4395</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFIN_L             OFS_PFIN</span></div>
<div class="line"><a name="l04396"></a><span class="lineno"> 4396</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFIN_H             OFS_PFIN+1</span></div>
<div class="line"><a name="l04397"></a><span class="lineno"> 4397</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFOUT              (0x0002)       </span><span class="comment">/* Port F Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04398"></a><span class="lineno"> 4398</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFOUT_L            OFS_PFOUT</span></div>
<div class="line"><a name="l04399"></a><span class="lineno"> 4399</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFOUT_H            OFS_PFOUT+1</span></div>
<div class="line"><a name="l04400"></a><span class="lineno"> 4400</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFDIR              (0x0004)       </span><span class="comment">/* Port F Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04401"></a><span class="lineno"> 4401</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFDIR_L            OFS_PFDIR</span></div>
<div class="line"><a name="l04402"></a><span class="lineno"> 4402</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFDIR_H            OFS_PFDIR+1</span></div>
<div class="line"><a name="l04403"></a><span class="lineno"> 4403</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFREN              (0x0006)       </span><span class="comment">/* Port F Resistor Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04404"></a><span class="lineno"> 4404</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFREN_L            OFS_PFREN</span></div>
<div class="line"><a name="l04405"></a><span class="lineno"> 4405</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFREN_H            OFS_PFREN+1</span></div>
<div class="line"><a name="l04406"></a><span class="lineno"> 4406</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFSEL0             (0x000A)       </span><span class="comment">/* Port F Selection 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04407"></a><span class="lineno"> 4407</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFSEL0_L           OFS_PFSEL0</span></div>
<div class="line"><a name="l04408"></a><span class="lineno"> 4408</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFSEL0_H           OFS_PFSEL0+1</span></div>
<div class="line"><a name="l04409"></a><span class="lineno"> 4409</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFSEL1             (0x000C)       </span><span class="comment">/* Port F Selection 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04410"></a><span class="lineno"> 4410</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFSEL1_L           OFS_PFSEL1</span></div>
<div class="line"><a name="l04411"></a><span class="lineno"> 4411</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFSEL1_H           OFS_PFSEL1+1</span></div>
<div class="line"><a name="l04412"></a><span class="lineno"> 4412</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFSELC             (0x0016)       </span><span class="comment">/* Port F Complement Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04413"></a><span class="lineno"> 4413</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFSELC_L           OFS_PFSELC</span></div>
<div class="line"><a name="l04414"></a><span class="lineno"> 4414</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFSELC_H           OFS_PFSELC+1</span></div>
<div class="line"><a name="l04415"></a><span class="lineno"> 4415</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFIES              (0x0018)       </span><span class="comment">/* Port F Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04416"></a><span class="lineno"> 4416</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFIES_L            OFS_PFIES</span></div>
<div class="line"><a name="l04417"></a><span class="lineno"> 4417</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFIES_H            OFS_PFIES+1</span></div>
<div class="line"><a name="l04418"></a><span class="lineno"> 4418</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFIE               (0x001A)       </span><span class="comment">/* Port F Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04419"></a><span class="lineno"> 4419</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFIE_L             OFS_PFIE</span></div>
<div class="line"><a name="l04420"></a><span class="lineno"> 4420</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFIE_H             OFS_PFIE+1</span></div>
<div class="line"><a name="l04421"></a><span class="lineno"> 4421</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFIFG              (0x001C)       </span><span class="comment">/* Port F Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04422"></a><span class="lineno"> 4422</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFIFG_L            OFS_PFIFG</span></div>
<div class="line"><a name="l04423"></a><span class="lineno"> 4423</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFIFG_H            OFS_PFIFG+1</span></div>
<div class="line"><a name="l04424"></a><span class="lineno"> 4424</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04425"></a><span class="lineno"> 4425</span>&#160;</div>
<div class="line"><a name="l04426"></a><span class="lineno"> 4426</span>&#160;<span class="preprocessor">#define OFS_P11IN              (0x0000)</span></div>
<div class="line"><a name="l04427"></a><span class="lineno"> 4427</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P11OUT             (0x0002)</span></div>
<div class="line"><a name="l04428"></a><span class="lineno"> 4428</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P11DIR             (0x0004)</span></div>
<div class="line"><a name="l04429"></a><span class="lineno"> 4429</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P11REN             (0x0006)</span></div>
<div class="line"><a name="l04430"></a><span class="lineno"> 4430</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P11SEL0            (0x000A)</span></div>
<div class="line"><a name="l04431"></a><span class="lineno"> 4431</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P11SEL1            (0x000C)</span></div>
<div class="line"><a name="l04432"></a><span class="lineno"> 4432</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P11SELC            (0x0016)</span></div>
<div class="line"><a name="l04433"></a><span class="lineno"> 4433</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P11IV              (0x000E)       </span><span class="comment">/* Port 11 Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04434"></a><span class="lineno"> 4434</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P11IES             (0x0018)</span></div>
<div class="line"><a name="l04435"></a><span class="lineno"> 4435</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P11IE              (0x001A)</span></div>
<div class="line"><a name="l04436"></a><span class="lineno"> 4436</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P11IFG             (0x001C)</span></div>
<div class="line"><a name="l04437"></a><span class="lineno"> 4437</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P11IN                  (PFIN_L)       </span><span class="comment">/* Port 11 Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04438"></a><span class="lineno"> 4438</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P11OUT                 (PFOUT_L)      </span><span class="comment">/* Port 11 Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04439"></a><span class="lineno"> 4439</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P11DIR                 (PFDIR_L)      </span><span class="comment">/* Port 11 Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04440"></a><span class="lineno"> 4440</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P11REN                 (PFREN_L)      </span><span class="comment">/* Port 11 Resistor Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04441"></a><span class="lineno"> 4441</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P11SEL0                (PFSEL0_L)     </span><span class="comment">/* Port 11 Selection0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04442"></a><span class="lineno"> 4442</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P11SEL1                (PFSEL1_L)     </span><span class="comment">/* Port 11 Selection1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04443"></a><span class="lineno"> 4443</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P11SELC            (0x0017)</span></div>
<div class="line"><a name="l04444"></a><span class="lineno"> 4444</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04445"></a><span class="lineno"> 4445</span>&#160;<span class="preprocessor">#define P11IES                 (PFIES_L)      </span><span class="comment">/* Port 11 Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04446"></a><span class="lineno"> 4446</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P11IE                  (PFIE_L)       </span><span class="comment">/* Port 11 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04447"></a><span class="lineno"> 4447</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P11IFG                 (PFIFG_L)      </span><span class="comment">/* Port 11 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04448"></a><span class="lineno"> 4448</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04449"></a><span class="lineno"> 4449</span>&#160;<span class="comment">//Definitions for P11IV</span></div>
<div class="line"><a name="l04450"></a><span class="lineno"> 4450</span>&#160;<span class="preprocessor">#define P11IV_NONE             (0x0000)       </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04451"></a><span class="lineno"> 4451</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P11IV_P11IFG0          (0x0002)       </span><span class="comment">/* P11IV P11IFG.0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04452"></a><span class="lineno"> 4452</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P11IV_P11IFG1          (0x0004)       </span><span class="comment">/* P11IV P11IFG.1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04453"></a><span class="lineno"> 4453</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P11IV_P11IFG2          (0x0006)       </span><span class="comment">/* P11IV P11IFG.2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04454"></a><span class="lineno"> 4454</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P11IV_P11IFG3          (0x0008)       </span><span class="comment">/* P11IV P11IFG.3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04455"></a><span class="lineno"> 4455</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P11IV_P11IFG4          (0x000A)       </span><span class="comment">/* P11IV P11IFG.4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04456"></a><span class="lineno"> 4456</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P11IV_P11IFG5          (0x000C)       </span><span class="comment">/* P11IV P11IFG.5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04457"></a><span class="lineno"> 4457</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P11IV_P11IFG6          (0x000E)       </span><span class="comment">/* P11IV P11IFG.6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04458"></a><span class="lineno"> 4458</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P11IV_P11IFG7          (0x0010)       </span><span class="comment">/* P11IV P11IFG.7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04459"></a><span class="lineno"> 4459</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04460"></a><span class="lineno"> 4460</span>&#160;</div>
<div class="line"><a name="l04461"></a><span class="lineno"> 4461</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l04462"></a><span class="lineno"> 4462</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l04463"></a><span class="lineno"> 4463</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l04464"></a><span class="lineno"> 4464</span>&#160;<span class="comment">* DIGITAL I/O PortJ Pull up / Pull down Resistors</span></div>
<div class="line"><a name="l04465"></a><span class="lineno"> 4465</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l04466"></a><span class="lineno"> 4466</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_PORTJ_R__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04467"></a><span class="lineno"> 4467</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04468"></a><span class="lineno"> 4468</span>&#160;<span class="preprocessor">#define OFS_PJIN               (0x0000)       </span><span class="comment">/* Port J Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04469"></a><span class="lineno"> 4469</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PJIN_L             OFS_PJIN</span></div>
<div class="line"><a name="l04470"></a><span class="lineno"> 4470</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PJIN_H             OFS_PJIN+1</span></div>
<div class="line"><a name="l04471"></a><span class="lineno"> 4471</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PJOUT              (0x0002)       </span><span class="comment">/* Port J Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04472"></a><span class="lineno"> 4472</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PJOUT_L            OFS_PJOUT</span></div>
<div class="line"><a name="l04473"></a><span class="lineno"> 4473</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PJOUT_H            OFS_PJOUT+1</span></div>
<div class="line"><a name="l04474"></a><span class="lineno"> 4474</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PJDIR              (0x0004)       </span><span class="comment">/* Port J Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04475"></a><span class="lineno"> 4475</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PJDIR_L            OFS_PJDIR</span></div>
<div class="line"><a name="l04476"></a><span class="lineno"> 4476</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PJDIR_H            OFS_PJDIR+1</span></div>
<div class="line"><a name="l04477"></a><span class="lineno"> 4477</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PJREN              (0x0006)       </span><span class="comment">/* Port J Resistor Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04478"></a><span class="lineno"> 4478</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PJREN_L            OFS_PJREN</span></div>
<div class="line"><a name="l04479"></a><span class="lineno"> 4479</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PJREN_H            OFS_PJREN+1</span></div>
<div class="line"><a name="l04480"></a><span class="lineno"> 4480</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PJSEL0             (0x000A)       </span><span class="comment">/* Port J Selection 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04481"></a><span class="lineno"> 4481</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PJSEL0_L           OFS_PJSEL0</span></div>
<div class="line"><a name="l04482"></a><span class="lineno"> 4482</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PJSEL0_H           OFS_PJSEL0+1</span></div>
<div class="line"><a name="l04483"></a><span class="lineno"> 4483</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PJSEL1             (0x000C)       </span><span class="comment">/* Port J Selection 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04484"></a><span class="lineno"> 4484</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PJSEL1_L           OFS_PJSEL1</span></div>
<div class="line"><a name="l04485"></a><span class="lineno"> 4485</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PJSEL1_H           OFS_PJSEL1+1</span></div>
<div class="line"><a name="l04486"></a><span class="lineno"> 4486</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PJSELC             (0x0016)       </span><span class="comment">/* Port J Complement Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04487"></a><span class="lineno"> 4487</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PJSELC_L           OFS_PJSELC</span></div>
<div class="line"><a name="l04488"></a><span class="lineno"> 4488</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PJSELC_H           OFS_PJSELC+1</span></div>
<div class="line"><a name="l04489"></a><span class="lineno"> 4489</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04490"></a><span class="lineno"> 4490</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l04491"></a><span class="lineno"> 4491</span>&#160;<span class="preprocessor"></span><span class="comment">/*************************************************************</span></div>
<div class="line"><a name="l04492"></a><span class="lineno"> 4492</span>&#160;<span class="comment">* RAM Control Module for FRAM</span></div>
<div class="line"><a name="l04493"></a><span class="lineno"> 4493</span>&#160;<span class="comment">*************************************************************/</span></div>
<div class="line"><a name="l04494"></a><span class="lineno"> 4494</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_RC_FRAM__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04495"></a><span class="lineno"> 4495</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04496"></a><span class="lineno"> 4496</span>&#160;<span class="preprocessor">#define OFS_RCCTL0             (0x0000)       </span><span class="comment">/* Ram Controller Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04497"></a><span class="lineno"> 4497</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RCCTL0_L           OFS_RCCTL0</span></div>
<div class="line"><a name="l04498"></a><span class="lineno"> 4498</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RCCTL0_H           OFS_RCCTL0+1</span></div>
<div class="line"><a name="l04499"></a><span class="lineno"> 4499</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04500"></a><span class="lineno"> 4500</span>&#160;<span class="comment">/* RCCTL0 Control Bits */</span></div>
<div class="line"><a name="l04501"></a><span class="lineno"> 4501</span>&#160;<span class="preprocessor">#define RCRS0OFF0              (0x0001)       </span><span class="comment">/* RAM Controller RAM Sector 0 Off Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04502"></a><span class="lineno"> 4502</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCRS0OFF1              (0x0002)       </span><span class="comment">/* RAM Controller RAM Sector 0 Off Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04503"></a><span class="lineno"> 4503</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCRS4OFF0              (0x0100)       </span><span class="comment">/* RAM Controller RAM Sector 4 Off Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04504"></a><span class="lineno"> 4504</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCRS4OFF1              (0x0200)       </span><span class="comment">/* RAM Controller RAM Sector 4 Off Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04505"></a><span class="lineno"> 4505</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCRS5OFF0              (0x0400)       </span><span class="comment">/* RAM Controller RAM Sector 5 Off Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04506"></a><span class="lineno"> 4506</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCRS5OFF1              (0x0800)       </span><span class="comment">/* RAM Controller RAM Sector 5 Off Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04507"></a><span class="lineno"> 4507</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCRS6OFF0              (0x1000)       </span><span class="comment">/* RAM Controller RAM Sector 6 Off Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04508"></a><span class="lineno"> 4508</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCRS6OFF1              (0x2000)       </span><span class="comment">/* RAM Controller RAM Sector 6 Off Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04509"></a><span class="lineno"> 4509</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCRS7OFF0              (0x4000)       </span><span class="comment">/* RAM Controller RAM Sector 7 (USB) Off Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04510"></a><span class="lineno"> 4510</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCRS7OFF1              (0x8000)       </span><span class="comment">/* RAM Controller RAM Sector 7 (USB) Off Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04511"></a><span class="lineno"> 4511</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04512"></a><span class="lineno"> 4512</span>&#160;<span class="comment">/* RCCTL0 Control Bits */</span></div>
<div class="line"><a name="l04513"></a><span class="lineno"> 4513</span>&#160;<span class="preprocessor">#define RCRS0OFF0_L            (0x0001)       </span><span class="comment">/* RAM Controller RAM Sector 0 Off Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04514"></a><span class="lineno"> 4514</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCRS0OFF1_L            (0x0002)       </span><span class="comment">/* RAM Controller RAM Sector 0 Off Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04515"></a><span class="lineno"> 4515</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04516"></a><span class="lineno"> 4516</span>&#160;<span class="comment">/* RCCTL0 Control Bits */</span></div>
<div class="line"><a name="l04517"></a><span class="lineno"> 4517</span>&#160;<span class="preprocessor">#define RCRS4OFF0_H            (0x0001)       </span><span class="comment">/* RAM Controller RAM Sector 4 Off Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04518"></a><span class="lineno"> 4518</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCRS4OFF1_H            (0x0002)       </span><span class="comment">/* RAM Controller RAM Sector 4 Off Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04519"></a><span class="lineno"> 4519</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCRS5OFF0_H            (0x0004)       </span><span class="comment">/* RAM Controller RAM Sector 5 Off Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04520"></a><span class="lineno"> 4520</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCRS5OFF1_H            (0x0008)       </span><span class="comment">/* RAM Controller RAM Sector 5 Off Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04521"></a><span class="lineno"> 4521</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCRS6OFF0_H            (0x0010)       </span><span class="comment">/* RAM Controller RAM Sector 6 Off Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04522"></a><span class="lineno"> 4522</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCRS6OFF1_H            (0x0020)       </span><span class="comment">/* RAM Controller RAM Sector 6 Off Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04523"></a><span class="lineno"> 4523</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCRS7OFF0_H            (0x0040)       </span><span class="comment">/* RAM Controller RAM Sector 7 (USB) Off Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04524"></a><span class="lineno"> 4524</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCRS7OFF1_H            (0x0080)       </span><span class="comment">/* RAM Controller RAM Sector 7 (USB) Off Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04525"></a><span class="lineno"> 4525</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04526"></a><span class="lineno"> 4526</span>&#160;<span class="preprocessor">#define RCKEY                  (0x5A00)</span></div>
<div class="line"><a name="l04527"></a><span class="lineno"> 4527</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04528"></a><span class="lineno"> 4528</span>&#160;<span class="preprocessor">#define RCRS0OFF_0             (0x0000)       </span><span class="comment">/* RAM Controller RAM Sector 0 Off : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04529"></a><span class="lineno"> 4529</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCRS0OFF_1             (0x0001)       </span><span class="comment">/* RAM Controller RAM Sector 0 Off : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04530"></a><span class="lineno"> 4530</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCRS0OFF_2             (0x0002)       </span><span class="comment">/* RAM Controller RAM Sector 0 Off : 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04531"></a><span class="lineno"> 4531</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCRS0OFF_3             (0x0003)       </span><span class="comment">/* RAM Controller RAM Sector 0 Off : 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04532"></a><span class="lineno"> 4532</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCRS4OFF_0             (0x0000)       </span><span class="comment">/* RAM Controller RAM Sector 4 Off : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04533"></a><span class="lineno"> 4533</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCRS4OFF_2             (0x0100)       </span><span class="comment">/* RAM Controller RAM Sector 4 Off : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04534"></a><span class="lineno"> 4534</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCRS4OFF_3             (0x0200)       </span><span class="comment">/* RAM Controller RAM Sector 4 Off : 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04535"></a><span class="lineno"> 4535</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCRS4OFF_4             (0x0300)       </span><span class="comment">/* RAM Controller RAM Sector 4 Off : 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04536"></a><span class="lineno"> 4536</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCRS5OFF_0             (0x0000)       </span><span class="comment">/* RAM Controller RAM Sector 5 Off : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04537"></a><span class="lineno"> 4537</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCRS5OFF_1             (0x0400)       </span><span class="comment">/* RAM Controller RAM Sector 5 Off : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04538"></a><span class="lineno"> 4538</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCRS5OFF_2             (0x0800)       </span><span class="comment">/* RAM Controller RAM Sector 5 Off : 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04539"></a><span class="lineno"> 4539</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCRS5OFF_3             (0x0C00)       </span><span class="comment">/* RAM Controller RAM Sector 5 Off : 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04540"></a><span class="lineno"> 4540</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCRS6OFF_0             (0x0000)       </span><span class="comment">/* RAM Controller RAM Sector 6 Off : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04541"></a><span class="lineno"> 4541</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCRS6OFF_1             (0x0100)       </span><span class="comment">/* RAM Controller RAM Sector 6 Off : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04542"></a><span class="lineno"> 4542</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCRS6OFF_2             (0x0200)       </span><span class="comment">/* RAM Controller RAM Sector 6 Off : 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04543"></a><span class="lineno"> 4543</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCRS6OFF_3             (0x0300)       </span><span class="comment">/* RAM Controller RAM Sector 6 Off : 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04544"></a><span class="lineno"> 4544</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCRS7OFF_0             (0x0000)       </span><span class="comment">/* RAM Controller RAM Sector 7 Off : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04545"></a><span class="lineno"> 4545</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCRS7OFF_1             (0x4000)       </span><span class="comment">/* RAM Controller RAM Sector 7 Off : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04546"></a><span class="lineno"> 4546</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCRS7OFF_2             (0x8000)       </span><span class="comment">/* RAM Controller RAM Sector 7 Off : 2*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04547"></a><span class="lineno"> 4547</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCRS7OFF_3             (0xC000)       </span><span class="comment">/* RAM Controller RAM Sector 7 Off : 3*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04548"></a><span class="lineno"> 4548</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04549"></a><span class="lineno"> 4549</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l04550"></a><span class="lineno"> 4550</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l04551"></a><span class="lineno"> 4551</span>&#160;<span class="comment">* Shared Reference</span></div>
<div class="line"><a name="l04552"></a><span class="lineno"> 4552</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l04553"></a><span class="lineno"> 4553</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_REF_A__           </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04554"></a><span class="lineno"> 4554</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04555"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aac765e9aaba9178d4d62c20f5667e327"> 4555</a></span>&#160;<span class="preprocessor">#define OFS_REFCTL0            (0x0000)       </span><span class="comment">/* REF Shared Reference control register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04556"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac8a6c96807a31d11adb15bf763e81372"> 4556</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_REFCTL0_L          OFS_REFCTL0</span></div>
<div class="line"><a name="l04557"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af53d28b16aac750af91eeffcb72c2f03"> 4557</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_REFCTL0_H          OFS_REFCTL0+1</span></div>
<div class="line"><a name="l04558"></a><span class="lineno"> 4558</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04559"></a><span class="lineno"> 4559</span>&#160;<span class="comment">/* REFCTL0 Control Bits */</span></div>
<div class="line"><a name="l04560"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a34aaea1d5a06d754c951bac82bb57f5c"> 4560</a></span>&#160;<span class="preprocessor">#define REFON                  (0x0001)       </span><span class="comment">/* REF Reference On */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04561"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad535a671a34b4e841c7f494c46e65039"> 4561</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REFOUT                 (0x0002)       </span><span class="comment">/* REF Reference output Buffer On */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04562"></a><span class="lineno"> 4562</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0004)  /* Reserved */</span></div>
<div class="line"><a name="l04563"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a71ca0da5a3b1bf36fb9f35139a60b052"> 4563</a></span>&#160;<span class="preprocessor">#define REFTCOFF               (0x0008)       </span><span class="comment">/* REF Temp.Sensor off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04564"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#adecd624280ab1d05fa09b631af4fe0ae"> 4564</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REFVSEL0               (0x0010)       </span><span class="comment">/* REF Reference Voltage Level Select Bit:0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04565"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad95b8fa0a77d0e31bf3c89024c299b2b"> 4565</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REFVSEL1               (0x0020)       </span><span class="comment">/* REF Reference Voltage Level Select Bit:1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04566"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af36c1e2b1d4aa74404a420466573aebf"> 4566</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REFGENOT               (0x0040)       </span><span class="comment">/* REF Reference generator one-time trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04567"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a72ae397bdd30c48c1af4688e17620e42"> 4567</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REFBGOT                (0x0080)       </span><span class="comment">/* REF Bandgap and bandgap buffer one-time trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04568"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad963394541e13dd4fc0bf80a45d4b5b9"> 4568</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REFGENACT              (0x0100)       </span><span class="comment">/* REF Reference generator active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04569"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab8a930896d7b7d9dedd58a6362c840d2"> 4569</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REFBGACT               (0x0200)       </span><span class="comment">/* REF Reference bandgap active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04570"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af4c4bc332b1066052e84743fe96f431c"> 4570</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REFGENBUSY             (0x0400)       </span><span class="comment">/* REF Reference generator busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04571"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5f7dbedd35c982b53fb3776e8dfac020"> 4571</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BGMODE                 (0x0800)       </span><span class="comment">/* REF Bandgap mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04572"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9c638ca00fc1d580cdc49f41130e3ec1"> 4572</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REFGENRDY              (0x1000)       </span><span class="comment">/* REF Reference generator ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04573"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad3336819a6af4464949a156985e9ff0e"> 4573</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REFBGRDY               (0x2000)       </span><span class="comment">/* REF Reference bandgap ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04574"></a><span class="lineno"> 4574</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x4000)  /* Reserved */</span></div>
<div class="line"><a name="l04575"></a><span class="lineno"> 4575</span>&#160;<span class="comment">//#define RESERVED            (0x8000)  /* Reserved */</span></div>
<div class="line"><a name="l04576"></a><span class="lineno"> 4576</span>&#160;</div>
<div class="line"><a name="l04577"></a><span class="lineno"> 4577</span>&#160;<span class="comment">/* REFCTL0 Control Bits */</span></div>
<div class="line"><a name="l04578"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1eac0c8a61d71804f3453207ab9cf2bb"> 4578</a></span>&#160;<span class="preprocessor">#define REFON_L                (0x0001)       </span><span class="comment">/* REF Reference On */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04579"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a05152a8e7a4042bae246e73ef705037a"> 4579</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REFOUT_L               (0x0002)       </span><span class="comment">/* REF Reference output Buffer On */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04580"></a><span class="lineno"> 4580</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0004)  /* Reserved */</span></div>
<div class="line"><a name="l04581"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a921788b882da0f827a839e285ef76016"> 4581</a></span>&#160;<span class="preprocessor">#define REFTCOFF_L             (0x0008)       </span><span class="comment">/* REF Temp.Sensor off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04582"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a67b59b613ec0fa98dfc564f136eb8aec"> 4582</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REFVSEL0_L             (0x0010)       </span><span class="comment">/* REF Reference Voltage Level Select Bit:0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04583"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7b3ed4742085b77d89e210ba67637ad0"> 4583</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REFVSEL1_L             (0x0020)       </span><span class="comment">/* REF Reference Voltage Level Select Bit:1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04584"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a70102e681ee703f21ce3a2430cf8ca4d"> 4584</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REFGENOT_L             (0x0040)       </span><span class="comment">/* REF Reference generator one-time trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04585"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab351ca5101bb01b22610af1dc183b615"> 4585</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REFBGOT_L              (0x0080)       </span><span class="comment">/* REF Bandgap and bandgap buffer one-time trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04586"></a><span class="lineno"> 4586</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x4000)  /* Reserved */</span></div>
<div class="line"><a name="l04587"></a><span class="lineno"> 4587</span>&#160;<span class="comment">//#define RESERVED            (0x8000)  /* Reserved */</span></div>
<div class="line"><a name="l04588"></a><span class="lineno"> 4588</span>&#160;</div>
<div class="line"><a name="l04589"></a><span class="lineno"> 4589</span>&#160;<span class="comment">/* REFCTL0 Control Bits */</span></div>
<div class="line"><a name="l04590"></a><span class="lineno"> 4590</span>&#160;<span class="comment">//#define RESERVED            (0x0004)  /* Reserved */</span></div>
<div class="line"><a name="l04591"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1454baf8f0365a96c3495193101943e3"> 4591</a></span>&#160;<span class="preprocessor">#define REFGENACT_H            (0x0001)       </span><span class="comment">/* REF Reference generator active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04592"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aedc48fcc68d28fdd678b7ec353f8a73c"> 4592</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REFBGACT_H             (0x0002)       </span><span class="comment">/* REF Reference bandgap active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04593"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a745c5f4212d5ef1a5f6241ca3a57be2c"> 4593</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REFGENBUSY_H           (0x0004)       </span><span class="comment">/* REF Reference generator busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04594"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aab97508389b85513e9062f16a827eb59"> 4594</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BGMODE_H               (0x0008)       </span><span class="comment">/* REF Bandgap mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04595"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a578c59f90e53cbc3053e456183ba5653"> 4595</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REFGENRDY_H            (0x0010)       </span><span class="comment">/* REF Reference generator ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04596"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aea3b819507ab20b34f1ac43a74c25aa4"> 4596</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REFBGRDY_H             (0x0020)       </span><span class="comment">/* REF Reference bandgap ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04597"></a><span class="lineno"> 4597</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x4000)  /* Reserved */</span></div>
<div class="line"><a name="l04598"></a><span class="lineno"> 4598</span>&#160;<span class="comment">//#define RESERVED            (0x8000)  /* Reserved */</span></div>
<div class="line"><a name="l04599"></a><span class="lineno"> 4599</span>&#160;</div>
<div class="line"><a name="l04600"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a40730b1610fceefe214715737d4e79f7"> 4600</a></span>&#160;<span class="preprocessor">#define REFVSEL_0              (0x0000)       </span><span class="comment">/* REF Reference Voltage Level Select 1.2V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04601"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a63bcd29b829e2b68bbf201d1e910380f"> 4601</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REFVSEL_1              (0x0010)       </span><span class="comment">/* REF Reference Voltage Level Select 2.0V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04602"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afacafde54c368ab048c7618191ebb27e"> 4602</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REFVSEL_2              (0x0020)       </span><span class="comment">/* REF Reference Voltage Level Select 2.5V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04603"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a42d145f1286120ff179881cf594cb042"> 4603</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REFVSEL_3              (0x0030)       </span><span class="comment">/* REF Reference Voltage Level Select 2.5V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04604"></a><span class="lineno"> 4604</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04605"></a><span class="lineno"> 4605</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l04606"></a><span class="lineno"> 4606</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l04607"></a><span class="lineno"> 4607</span>&#160;<span class="comment">* Real Time Clock</span></div>
<div class="line"><a name="l04608"></a><span class="lineno"> 4608</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l04609"></a><span class="lineno"> 4609</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_RTC_B__          </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04610"></a><span class="lineno"> 4610</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04611"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3ddce15bf65329a143d6d6e46fa08f8b"> 4611</a></span>&#160;<span class="preprocessor">#define OFS_RTCCTL01           (0x0000)       </span><span class="comment">/* Real Timer Control 0/1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04612"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa4786d033077a692344a2b10f3dd9624"> 4612</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCCTL01_L         OFS_RTCCTL01</span></div>
<div class="line"><a name="l04613"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7ce6522ab27003178e474ac28a0ac856"> 4613</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCCTL01_H         OFS_RTCCTL01+1</span></div>
<div class="line"><a name="l04614"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a851478fbc80bbfc51eb044544a05c7dd"> 4614</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCCTL23           (0x0002)       </span><span class="comment">/* Real Timer Control 2/3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04615"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa4237cfd9e849b25da24a670736f78b0"> 4615</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCCTL23_L         OFS_RTCCTL23</span></div>
<div class="line"><a name="l04616"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad69f773842fb2824af94f6d14a56af62"> 4616</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCCTL23_H         OFS_RTCCTL23+1</span></div>
<div class="line"><a name="l04617"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a18d6345a60a513cfecf151d96f045351"> 4617</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS0CTL          (0x0008)       </span><span class="comment">/* Real Timer Prescale Timer 0 Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04618"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa4765ee2f28111917d327caaddc36202"> 4618</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS0CTL_L        OFS_RTCPS0CTL</span></div>
<div class="line"><a name="l04619"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1e6035928cf3509f8cb3364fab59513b"> 4619</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS0CTL_H        OFS_RTCPS0CTL+1</span></div>
<div class="line"><a name="l04620"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afd682b2251a50b1115d72493d16c4f95"> 4620</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS1CTL          (0x000A)       </span><span class="comment">/* Real Timer Prescale Timer 1 Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04621"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aee37b40816c3fed48e004a88599f11fc"> 4621</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS1CTL_L        OFS_RTCPS1CTL</span></div>
<div class="line"><a name="l04622"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7b0a0f3de8435dc62974f318a8f5a8bb"> 4622</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS1CTL_H        OFS_RTCPS1CTL+1</span></div>
<div class="line"><a name="l04623"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aaa74cd53b1cf46cc1ce6a64e5de0892e"> 4623</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS              (0x000C)       </span><span class="comment">/* Real Timer Prescale Timer Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04624"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a383e8970eb543c22271883e1fdc062a1"> 4624</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS_L            OFS_RTCPS</span></div>
<div class="line"><a name="l04625"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae76ecee745619ea2aab69c3986feefaa"> 4625</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS_H            OFS_RTCPS+1</span></div>
<div class="line"><a name="l04626"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac03f2d0e839b1f9d382a65a07aed49f8"> 4626</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCIV              (0x000E)       </span><span class="comment">/* Real Time Clock Interrupt Vector */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04627"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5b8aed962f0912d4485db3ff7c4265a1"> 4627</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCTIM0            (0x0010)       </span><span class="comment">/* Real Time Clock Time 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04628"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab4f47fdd57208ede177faeca72279077"> 4628</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCTIM0_L          OFS_RTCTIM0</span></div>
<div class="line"><a name="l04629"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a477ee46c2074515e0eb3d251f47d0627"> 4629</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCTIM0_H          OFS_RTCTIM0+1</span></div>
<div class="line"><a name="l04630"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac6aaf699d62c041b7a7faa9fafe8c6d0"> 4630</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCTIM1            (0x0012)       </span><span class="comment">/* Real Time Clock Time 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04631"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aece3cbb57773ce79fa9f8c10de4d9803"> 4631</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCTIM1_L          OFS_RTCTIM1</span></div>
<div class="line"><a name="l04632"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8bd09d2be0f2b68a14ec9bf39112f173"> 4632</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCTIM1_H          OFS_RTCTIM1+1</span></div>
<div class="line"><a name="l04633"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5961d9110dde2bfec1210fe0a3052bc4"> 4633</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCDATE            (0x0014)       </span><span class="comment">/* Real Time Clock Date */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04634"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#adec7563a910a78ad7161ffc5da958976"> 4634</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCDATE_L          OFS_RTCDATE</span></div>
<div class="line"><a name="l04635"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5f804f3c487092c219285a9339326d94"> 4635</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCDATE_H          OFS_RTCDATE+1</span></div>
<div class="line"><a name="l04636"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6040c837cc41cce374323c32c70f7c1e"> 4636</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCYEAR            (0x0016)       </span><span class="comment">/* Real Time Clock Year */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04637"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2ac4438707d387df085358fbbb161bb8"> 4637</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCYEAR_L          OFS_RTCYEAR</span></div>
<div class="line"><a name="l04638"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af9a8f9e45a26997d8f1d4c034ced3dc0"> 4638</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCYEAR_H          OFS_RTCYEAR+1</span></div>
<div class="line"><a name="l04639"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4eeb6a19048760528cb4fe46f887c658"> 4639</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCAMINHR          (0x0018)       </span><span class="comment">/* Real Time Clock Alarm Min/Hour */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04640"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a64136618e951f68e2dfe2b2e03761dfd"> 4640</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCAMINHR_L        OFS_RTCAMINHR</span></div>
<div class="line"><a name="l04641"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac68db334c95627593f1140933aaa85c7"> 4641</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCAMINHR_H        OFS_RTCAMINHR+1</span></div>
<div class="line"><a name="l04642"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae53f74cdde62c7f30167a688b55d3428"> 4642</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCADOWDAY         (0x001A)       </span><span class="comment">/* Real Time Clock Alarm day of week/day */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04643"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a84ba2c91544533110f58db6c8d5f9414"> 4643</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCADOWDAY_L       OFS_RTCADOWDAY</span></div>
<div class="line"><a name="l04644"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a891517dd85f61e448ee3566f1b7a4b92"> 4644</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCADOWDAY_H       OFS_RTCADOWDAY+1</span></div>
<div class="line"><a name="l04645"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9e4f5f3aec622a6fe251ebe9dc88ba81"> 4645</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_BIN2BCD            (0x001C)       </span><span class="comment">/* Real Time Binary-to-BCD conversion register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04646"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a51f8edfd711cb194fa958b245b63079d"> 4646</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_BCD2BIN            (0x001E)       </span><span class="comment">/* Real Time BCD-to-binary conversion register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04647"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab3c550de2fee3ffa349ea3deaafe01ca"> 4647</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCSEC             (0x0010)</span></div>
<div class="line"><a name="l04648"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a052fcd57d54f09775a9086412a2ccb8b"> 4648</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCMIN             (0x0011)</span></div>
<div class="line"><a name="l04649"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac527536fc22248c8bb87a60ad3d2c671"> 4649</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCHOUR            (0x0012)</span></div>
<div class="line"><a name="l04650"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9aff83db53b86c8ac90e430ffa79d417"> 4650</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCDOW             (0x0013)</span></div>
<div class="line"><a name="l04651"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a051ad170c9e1b994292872799022ee4f"> 4651</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCDAY             (0x0014)</span></div>
<div class="line"><a name="l04652"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3c17a79fbfe19d093c5b57c65f2cf584"> 4652</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCMON             (0x0015)</span></div>
<div class="line"><a name="l04653"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4b9114d35587582f468d384ef0fe79ff"> 4653</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCAMIN            (0x0018)</span></div>
<div class="line"><a name="l04654"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad37d3c32dc537db121dbcab15260bcf6"> 4654</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCAHOUR           (0x0019)</span></div>
<div class="line"><a name="l04655"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a471fe81287745db0065b8d37fb2a16a2"> 4655</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCADOW            (0x001A)</span></div>
<div class="line"><a name="l04656"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae606951f63e5db095fb49c5d2b1803ed"> 4656</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCADAY            (0x001B)</span></div>
<div class="line"><a name="l04657"></a><span class="lineno"> 4657</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04658"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3b161c75a30b4cea5241b85be0e53ae9"> 4658</a></span>&#160;<span class="preprocessor">#define RTCCTL0                RTCCTL01_L     </span><span class="comment">/* Real Time Clock Control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04659"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7fb57ef4ce1664374ac01b0ade542b19"> 4659</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCTL1                RTCCTL01_H     </span><span class="comment">/* Real Time Clock Control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04660"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af40b6154c845f212a7bd8de83c548c30"> 4660</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCTL2                RTCCTL23_L     </span><span class="comment">/* Real Time Clock Control 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04661"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a82cca142f4871899036057173fafcf79"> 4661</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCTL3                RTCCTL23_H     </span><span class="comment">/* Real Time Clock Control 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04662"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a904f601e78ef49e1dd7cd94ca377d992"> 4662</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCNT12                RTCTIM0</span></div>
<div class="line"><a name="l04663"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1a07b2c6928b0ebfabd9005833ca95d9"> 4663</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCNT34                RTCTIM1</span></div>
<div class="line"><a name="l04664"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a050d2d08acb5d5b4c0a6c3f11c8b5f86"> 4664</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCNT1                 RTCTIM0_L</span></div>
<div class="line"><a name="l04665"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a49466c2c7288053c30c9c12ddb754114"> 4665</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCNT2                 RTCTIM0_H</span></div>
<div class="line"><a name="l04666"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6f06dd20d54303ed68c48585cdde8adb"> 4666</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCNT3                 RTCTIM1_L</span></div>
<div class="line"><a name="l04667"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4073b990c512b9b2c2c59c9a57cbe39a"> 4667</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCNT4                 RTCTIM1_H</span></div>
<div class="line"><a name="l04668"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af6bf21b5a694fa6902ff474b15092254"> 4668</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCSEC                 RTCTIM0_L</span></div>
<div class="line"><a name="l04669"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0150d9e65ef842a5636b60239fbc936c"> 4669</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCMIN                 RTCTIM0_H</span></div>
<div class="line"><a name="l04670"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9bada5c628434fc86acaf3e6bee945aa"> 4670</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCHOUR                RTCTIM1_L</span></div>
<div class="line"><a name="l04671"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a88bb9d5598b88ec9306fddbf48b72692"> 4671</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCDOW                 RTCTIM1_H</span></div>
<div class="line"><a name="l04672"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0fcd74e19a0dbc557fea266e623e2a6a"> 4672</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCDAY                 RTCDATE_L</span></div>
<div class="line"><a name="l04673"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a30a9e3e0e70e8b7fe5d6f2b27c445ec8"> 4673</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCMON                 RTCDATE_H</span></div>
<div class="line"><a name="l04674"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad3232ec86753b738fc0da37ea870b486"> 4674</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCYEARL               RTCYEAR_L</span></div>
<div class="line"><a name="l04675"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aeeafc9319915ce334bdb03f182944cc2"> 4675</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCYEARH               RTCYEAR_H</span></div>
<div class="line"><a name="l04676"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6e887956f69029530681b194cee8c263"> 4676</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PS                  RTCPS_L</span></div>
<div class="line"><a name="l04677"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af0142c5639a800931fcc7b326a494ccf"> 4677</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PS                  RTCPS_H</span></div>
<div class="line"><a name="l04678"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2179d9442fc323b80f580156a261f51a"> 4678</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCAMIN                RTCAMINHR_L    </span><span class="comment">/* Real Time Clock Alarm Min */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04679"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3f994670fa3f5a4798ce9e901ed5fd72"> 4679</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCAHOUR               RTCAMINHR_H    </span><span class="comment">/* Real Time Clock Alarm Hour */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04680"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a964dbe6596422ae78777e7e769c494fb"> 4680</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCADOW                RTCADOWDAY_L   </span><span class="comment">/* Real Time Clock Alarm day of week */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04681"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a46047a7c32a80557bcd9146157dc8817"> 4681</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCADAY                RTCADOWDAY_H   </span><span class="comment">/* Real Time Clock Alarm day */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04682"></a><span class="lineno"> 4682</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04683"></a><span class="lineno"> 4683</span>&#160;<span class="comment">/* RTCCTL01 Control Bits */</span></div>
<div class="line"><a name="l04684"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2030a9fe75e4765abcbb0dbdd804b556"> 4684</a></span>&#160;<span class="preprocessor">#define RTCBCD                 (0x8000)       </span><span class="comment">/* RTC BCD  0:Binary / 1:BCD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04685"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#abb02d92660cdbd16e0808f8d14faefeb"> 4685</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCHOLD                (0x4000)       </span><span class="comment">/* RTC Hold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04686"></a><span class="lineno"> 4686</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x2000)     /* RESERVED */</span></div>
<div class="line"><a name="l04687"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4fe04b27e6c34e304cb01369fc23b60a"> 4687</a></span>&#160;<span class="preprocessor">#define RTCRDY                 (0x1000)       </span><span class="comment">/* RTC Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04688"></a><span class="lineno"> 4688</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0800)     /* RESERVED */</span></div>
<div class="line"><a name="l04689"></a><span class="lineno"> 4689</span>&#160;<span class="comment">//#define RESERVED            (0x0400)     /* RESERVED */</span></div>
<div class="line"><a name="l04690"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afe8bfc578c7f1beedc1888791c7f3482"> 4690</a></span>&#160;<span class="preprocessor">#define RTCTEV1                (0x0200)       </span><span class="comment">/* RTC Time Event 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04691"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3aebd96ae27dd3e8310dc79eac4fcec8"> 4691</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV0                (0x0100)       </span><span class="comment">/* RTC Time Event 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04692"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3aa7920abcb56e58b0bc25aacf82b451"> 4692</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOFIE                (0x0080)       </span><span class="comment">/* RTC 32kHz cyrstal oscillator fault interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04693"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac3f6f251c8b4a00ce4f758791b85600b"> 4693</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEVIE               (0x0040)       </span><span class="comment">/* RTC Time Event Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04694"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3f00f14a4103fd3910fa8cc6527766df"> 4694</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCAIE                 (0x0020)       </span><span class="comment">/* RTC Alarm Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04695"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2b4a560a78ad909cbea5598cb6126313"> 4695</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCRDYIE               (0x0010)       </span><span class="comment">/* RTC Ready Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04696"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5cce00d1de0803de8c314f6cd6bed01b"> 4696</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOFIFG               (0x0008)       </span><span class="comment">/* RTC 32kHz cyrstal oscillator fault interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04697"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0cbd04cd883cab2804ce24fb9fc41ab5"> 4697</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEVIFG              (0x0004)       </span><span class="comment">/* RTC Time Event Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04698"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad186139939be7841a27151671f9bf4e5"> 4698</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCAIFG                (0x0002)       </span><span class="comment">/* RTC Alarm Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04699"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7620975046d940e2b1b581dd68c19f4b"> 4699</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCRDYIFG              (0x0001)       </span><span class="comment">/* RTC Ready Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04700"></a><span class="lineno"> 4700</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04701"></a><span class="lineno"> 4701</span>&#160;<span class="comment">/* RTCCTL01 Control Bits */</span></div>
<div class="line"><a name="l04702"></a><span class="lineno"> 4702</span>&#160;<span class="comment">//#define RESERVED            (0x2000)     /* RESERVED */</span></div>
<div class="line"><a name="l04703"></a><span class="lineno"> 4703</span>&#160;<span class="comment">//#define RESERVED            (0x0800)     /* RESERVED */</span></div>
<div class="line"><a name="l04704"></a><span class="lineno"> 4704</span>&#160;<span class="comment">//#define RESERVED            (0x0400)     /* RESERVED */</span></div>
<div class="line"><a name="l04705"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3d8dff3abe2bce19b8fbac7ea029ed2a"> 4705</a></span>&#160;<span class="preprocessor">#define RTCOFIE_L              (0x0080)       </span><span class="comment">/* RTC 32kHz cyrstal oscillator fault interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04706"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a95b460482c4fdb4d3ad4b574cb5514bc"> 4706</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEVIE_L             (0x0040)       </span><span class="comment">/* RTC Time Event Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04707"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4a01d385b118428379b8463c4d2fa34a"> 4707</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCAIE_L               (0x0020)       </span><span class="comment">/* RTC Alarm Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04708"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa7585ee841a8a6c20da80a1bea93f362"> 4708</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCRDYIE_L             (0x0010)       </span><span class="comment">/* RTC Ready Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04709"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae1f5dfea7af04ef730636886108b460c"> 4709</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOFIFG_L             (0x0008)       </span><span class="comment">/* RTC 32kHz cyrstal oscillator fault interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04710"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a312784c65afa6eb5e9908c7202c3ab37"> 4710</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEVIFG_L            (0x0004)       </span><span class="comment">/* RTC Time Event Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04711"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a716755159216bafbde6b1b1f68a2582a"> 4711</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCAIFG_L              (0x0002)       </span><span class="comment">/* RTC Alarm Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04712"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae03c9f11aa6b2330272494f7dbf25b9c"> 4712</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCRDYIFG_L            (0x0001)       </span><span class="comment">/* RTC Ready Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04713"></a><span class="lineno"> 4713</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04714"></a><span class="lineno"> 4714</span>&#160;<span class="comment">/* RTCCTL01 Control Bits */</span></div>
<div class="line"><a name="l04715"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aad5eed82533988992af2bb9a18fa46a4"> 4715</a></span>&#160;<span class="preprocessor">#define RTCBCD_H               (0x0080)       </span><span class="comment">/* RTC BCD  0:Binary / 1:BCD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04716"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3c99106a9cf94c825c6ecd480942d980"> 4716</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCHOLD_H              (0x0040)       </span><span class="comment">/* RTC Hold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04717"></a><span class="lineno"> 4717</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x2000)     /* RESERVED */</span></div>
<div class="line"><a name="l04718"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a42427c40d69b940b9e31d63a12697c71"> 4718</a></span>&#160;<span class="preprocessor">#define RTCRDY_H               (0x0010)       </span><span class="comment">/* RTC Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04719"></a><span class="lineno"> 4719</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0800)     /* RESERVED */</span></div>
<div class="line"><a name="l04720"></a><span class="lineno"> 4720</span>&#160;<span class="comment">//#define RESERVED            (0x0400)     /* RESERVED */</span></div>
<div class="line"><a name="l04721"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a01ad04f17774da0c47ce92fa566d84f7"> 4721</a></span>&#160;<span class="preprocessor">#define RTCTEV1_H              (0x0002)       </span><span class="comment">/* RTC Time Event 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04722"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a697d112ed2ef859ccc300bc8ea3a09d6"> 4722</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV0_H              (0x0001)       </span><span class="comment">/* RTC Time Event 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04723"></a><span class="lineno"> 4723</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04724"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a155c3f7aca7fde221f766475cd26d4e4"> 4724</a></span>&#160;<span class="preprocessor">#define RTCTEV_0               (0x0000)       </span><span class="comment">/* RTC Time Event: 0 (Min. changed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04725"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7a1b9c88348f09cdd59890d359f0f115"> 4725</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV_1               (0x0100)       </span><span class="comment">/* RTC Time Event: 1 (Hour changed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04726"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aeaaabdf54bc6b21789def8bbfe5fef95"> 4726</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV_2               (0x0200)       </span><span class="comment">/* RTC Time Event: 2 (12:00 changed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04727"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a153d8d015cc2396d7b081d2e0ba3bee4"> 4727</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV_3               (0x0300)       </span><span class="comment">/* RTC Time Event: 3 (00:00 changed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04728"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aee424c44ba80d854572beb7677966244"> 4728</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV__MIN            (0x0000)       </span><span class="comment">/* RTC Time Event: 0 (Min. changed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04729"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a44b1260136198f8e3a529eb40e1c7a91"> 4729</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV__HOUR           (0x0100)       </span><span class="comment">/* RTC Time Event: 1 (Hour changed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04730"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5c34965599ace8aa0608d2ce49ea6086"> 4730</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV__0000           (0x0200)       </span><span class="comment">/* RTC Time Event: 2 (00:00 changed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04731"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#acd2a8fee0c47789c6237b24f7740a71e"> 4731</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV__1200           (0x0300)       </span><span class="comment">/* RTC Time Event: 3 (12:00 changed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04732"></a><span class="lineno"> 4732</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04733"></a><span class="lineno"> 4733</span>&#160;<span class="comment">/* RTCCTL23 Control Bits */</span></div>
<div class="line"><a name="l04734"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a31bf0dc99a1d8a5d77311fafc13f2b56"> 4734</a></span>&#160;<span class="preprocessor">#define RTCCALF1               (0x0200)       </span><span class="comment">/* RTC Calibration Frequency Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04735"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af5ed6b05efe5b92abd77af1f02dcd8c4"> 4735</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCALF0               (0x0100)       </span><span class="comment">/* RTC Calibration Frequency Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04736"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a997217f19beea1021bd14e220880e775"> 4736</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCALS                (0x0080)       </span><span class="comment">/* RTC Calibration Sign */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04737"></a><span class="lineno"> 4737</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0040)</span></div>
<div class="line"><a name="l04738"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aea956a13427c2e5a10983d2aa54752d5"> 4738</a></span>&#160;<span class="preprocessor">#define RTCCAL5                (0x0020)       </span><span class="comment">/* RTC Calibration Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04739"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2d08b1b702bb8329bf99e1e80486b6fa"> 4739</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCAL4                (0x0010)       </span><span class="comment">/* RTC Calibration Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04740"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af8f1dba548663cf1a29ce25a9e3552cc"> 4740</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCAL3                (0x0008)       </span><span class="comment">/* RTC Calibration Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04741"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a81ebf0c34c94a20be76a88fef46aa663"> 4741</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCAL2                (0x0004)       </span><span class="comment">/* RTC Calibration Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04742"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9c0f886f4cc67e40baabaf09205f7b53"> 4742</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCAL1                (0x0002)       </span><span class="comment">/* RTC Calibration Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04743"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3e800bd0450f06b630baab23539a084f"> 4743</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCAL0                (0x0001)       </span><span class="comment">/* RTC Calibration Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04744"></a><span class="lineno"> 4744</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04745"></a><span class="lineno"> 4745</span>&#160;<span class="comment">/* RTCCTL23 Control Bits */</span></div>
<div class="line"><a name="l04746"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aae865257e69c7f925c85dd3dff4af915"> 4746</a></span>&#160;<span class="preprocessor">#define RTCCALS_L              (0x0080)       </span><span class="comment">/* RTC Calibration Sign */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04747"></a><span class="lineno"> 4747</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0040)</span></div>
<div class="line"><a name="l04748"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a34d199ca61599a7512133aca813c7fb7"> 4748</a></span>&#160;<span class="preprocessor">#define RTCCAL5_L              (0x0020)       </span><span class="comment">/* RTC Calibration Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04749"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a617290fcd6763a87c1b740741ca3a46d"> 4749</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCAL4_L              (0x0010)       </span><span class="comment">/* RTC Calibration Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04750"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a97f77f9a0460313eb046b2804ea219f3"> 4750</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCAL3_L              (0x0008)       </span><span class="comment">/* RTC Calibration Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04751"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2b3017c4aaadab68c10174c37e631ebe"> 4751</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCAL2_L              (0x0004)       </span><span class="comment">/* RTC Calibration Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04752"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac1622a6a7b7ebf4d6d8e449dae6c1b81"> 4752</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCAL1_L              (0x0002)       </span><span class="comment">/* RTC Calibration Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04753"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a95f2f00b1b7a1e3bcd180f7ca6a7f925"> 4753</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCAL0_L              (0x0001)       </span><span class="comment">/* RTC Calibration Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04754"></a><span class="lineno"> 4754</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04755"></a><span class="lineno"> 4755</span>&#160;<span class="comment">/* RTCCTL23 Control Bits */</span></div>
<div class="line"><a name="l04756"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0d5129e69d3a967f75f2c425b4af9386"> 4756</a></span>&#160;<span class="preprocessor">#define RTCCALF1_H             (0x0002)       </span><span class="comment">/* RTC Calibration Frequency Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04757"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a29ef5a9738fd75560a271aae1c5d26bd"> 4757</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCALF0_H             (0x0001)       </span><span class="comment">/* RTC Calibration Frequency Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04758"></a><span class="lineno"> 4758</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0040)</span></div>
<div class="line"><a name="l04759"></a><span class="lineno"> 4759</span>&#160;</div>
<div class="line"><a name="l04760"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#abed403866d53132f688951dded9492e4"> 4760</a></span>&#160;<span class="preprocessor">#define RTCCALF_0              (0x0000)       </span><span class="comment">/* RTC Calibration Frequency: No Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04761"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a984ef4044cfd13b50cc3a58a92d03775"> 4761</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCALF_1              (0x0100)       </span><span class="comment">/* RTC Calibration Frequency: 512 Hz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04762"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a29b61b4352caf5f00b61060e22a5176f"> 4762</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCALF_2              (0x0200)       </span><span class="comment">/* RTC Calibration Frequency: 256 Hz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04763"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a69596bd3760b6f25332dd55314b50059"> 4763</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCALF_3              (0x0300)       </span><span class="comment">/* RTC Calibration Frequency: 1 Hz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04764"></a><span class="lineno"> 4764</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04765"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a84d8dd5061c60cf4ec7aaf26f45cf35a"> 4765</a></span>&#160;<span class="preprocessor">#define RTCAE                  (0x80)         </span><span class="comment">/* Real Time Clock Alarm enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04766"></a><span class="lineno"> 4766</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04767"></a><span class="lineno"> 4767</span>&#160;<span class="comment">/* RTCPS0CTL Control Bits */</span></div>
<div class="line"><a name="l04768"></a><span class="lineno"> 4768</span>&#160;<span class="comment">//#define Reserved          (0x0080)</span></div>
<div class="line"><a name="l04769"></a><span class="lineno"> 4769</span>&#160;<span class="comment">//#define Reserved          (0x0040)</span></div>
<div class="line"><a name="l04770"></a><span class="lineno"> 4770</span>&#160;<span class="comment">//#define Reserved          (0x0020)</span></div>
<div class="line"><a name="l04771"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8df540a1b771cc337fad101d5e652bcc"> 4771</a></span>&#160;<span class="preprocessor">#define RT0IP2                 (0x0010)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04772"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a80a624384d9c1a27789263cb91aca1ce"> 4772</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP1                 (0x0008)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04773"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9f3e3a68929ede6af6c884121f8af180"> 4773</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP0                 (0x0004)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04774"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a739b7de6c7ee2986ceb5c32e2d325dfa"> 4774</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PSIE                (0x0002)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04775"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a353de96b0083615a72a29bec48838c5c"> 4775</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PSIFG               (0x0001)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04776"></a><span class="lineno"> 4776</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04777"></a><span class="lineno"> 4777</span>&#160;<span class="comment">/* RTCPS0CTL Control Bits */</span></div>
<div class="line"><a name="l04778"></a><span class="lineno"> 4778</span>&#160;<span class="comment">//#define Reserved          (0x0080)</span></div>
<div class="line"><a name="l04779"></a><span class="lineno"> 4779</span>&#160;<span class="comment">//#define Reserved          (0x0040)</span></div>
<div class="line"><a name="l04780"></a><span class="lineno"> 4780</span>&#160;<span class="comment">//#define Reserved          (0x0020)</span></div>
<div class="line"><a name="l04781"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab7df5c8acbfd81e7e37f186eab096bca"> 4781</a></span>&#160;<span class="preprocessor">#define RT0IP2_L               (0x0010)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04782"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1ccb8d85394bf76b6a4bef75c2add1c0"> 4782</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP1_L               (0x0008)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04783"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab12cd83d6c13080785cfbcfe9b0dc28a"> 4783</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP0_L               (0x0004)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04784"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aaa7d6ff8d4649059a0246ff66a1c5b13"> 4784</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PSIE_L              (0x0002)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04785"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a690db286ec3ec7f981c5ba2904aa275b"> 4785</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PSIFG_L             (0x0001)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04786"></a><span class="lineno"> 4786</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04787"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a49b91f57249723afeff5b46124acd510"> 4787</a></span>&#160;<span class="preprocessor">#define RT0IP_0                (0x0000)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04788"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a99150fa82b59ef7f6a4001749d582034"> 4788</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP_1                (0x0004)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04789"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa682448376f9bf9ba94d155af2729d5d"> 4789</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP_2                (0x0008)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04790"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2d602e36864e87dbafb28882c85e7933"> 4790</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP_3                (0x000C)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04791"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab6fef48e0f35ee1640149ea68dea99c0"> 4791</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP_4                (0x0010)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04792"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a79aafe44119b27513e9d2e33b99d369d"> 4792</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP_5                (0x0014)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /64 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04793"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a991860554488c62b6ff17762847279e0"> 4793</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP_6                (0x0018)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /128 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04794"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9cc85af88552d737aeeedd1212f828d0"> 4794</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP_7                (0x001C)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /256 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04795"></a><span class="lineno"> 4795</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04796"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af53438e7f9f37d824b1d2809d9242309"> 4796</a></span>&#160;<span class="preprocessor">#define RT0IP__2               (0x0000)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04797"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a86f4dbf044879346310e1e4b21c74e32"> 4797</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP__4               (0x0004)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04798"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afb5b4587c8a50224d4f87c253fe3f3fc"> 4798</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP__8               (0x0008)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04799"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a812d1db6ce449c4c6bfdaf333bc81014"> 4799</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP__16              (0x000C)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04800"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aadf3d0e2c34139752ec3d5fbccd4b544"> 4800</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP__32              (0x0010)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04801"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa5c1446b0bd262d2ebb8b9ec16c604a8"> 4801</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP__64              (0x0014)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /64 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04802"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9cb28ff767ae37c885e4adf71af6d769"> 4802</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP__128             (0x0018)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /128 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04803"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6e1fc265c7f04d70dc41793eb791acce"> 4803</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP__256             (0x001C)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /256 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04804"></a><span class="lineno"> 4804</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04805"></a><span class="lineno"> 4805</span>&#160;<span class="comment">/* RTCPS1CTL Control Bits */</span></div>
<div class="line"><a name="l04806"></a><span class="lineno"> 4806</span>&#160;<span class="comment">//#define Reserved          (0x0080)</span></div>
<div class="line"><a name="l04807"></a><span class="lineno"> 4807</span>&#160;<span class="comment">//#define Reserved          (0x0040)</span></div>
<div class="line"><a name="l04808"></a><span class="lineno"> 4808</span>&#160;<span class="comment">//#define Reserved          (0x0020)</span></div>
<div class="line"><a name="l04809"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3157982f465304ead10028351803a229"> 4809</a></span>&#160;<span class="preprocessor">#define RT1IP2                 (0x0010)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04810"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a33268db844853c351d507192bce69115"> 4810</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP1                 (0x0008)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04811"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab2ce5078897e9e5742f6fb1d97e68d0f"> 4811</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP0                 (0x0004)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04812"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6298dd14e6cc5368f6717a8832649e0a"> 4812</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PSIE                (0x0002)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04813"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab0f50da5338a47ca2c58f09f6a2ec2c8"> 4813</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PSIFG               (0x0001)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04814"></a><span class="lineno"> 4814</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04815"></a><span class="lineno"> 4815</span>&#160;<span class="comment">/* RTCPS1CTL Control Bits */</span></div>
<div class="line"><a name="l04816"></a><span class="lineno"> 4816</span>&#160;<span class="comment">//#define Reserved          (0x0080)</span></div>
<div class="line"><a name="l04817"></a><span class="lineno"> 4817</span>&#160;<span class="comment">//#define Reserved          (0x0040)</span></div>
<div class="line"><a name="l04818"></a><span class="lineno"> 4818</span>&#160;<span class="comment">//#define Reserved          (0x0020)</span></div>
<div class="line"><a name="l04819"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aaf5b1fa50ac81d910c042fb993d9f89e"> 4819</a></span>&#160;<span class="preprocessor">#define RT1IP2_L               (0x0010)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04820"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#adde344bfc9ab9cee71bd7c3c1166f738"> 4820</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP1_L               (0x0008)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04821"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aae72b296ea33e6a93cc3c92ba9966c1b"> 4821</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP0_L               (0x0004)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04822"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0bc5d9e7719ed3f3f92133c8278b6a80"> 4822</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PSIE_L              (0x0002)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04823"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a57fb6f392fedbd36f2e5f231beea06a1"> 4823</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PSIFG_L             (0x0001)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04824"></a><span class="lineno"> 4824</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04825"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab2365b5e8b31825bc8b24206d84f5d7b"> 4825</a></span>&#160;<span class="preprocessor">#define RT1IP_0                (0x0000)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04826"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6d79f36d40336d8889d8f1d2e723477b"> 4826</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP_1                (0x0004)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04827"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aed68aa96a094d209cc824f30c3f9298e"> 4827</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP_2                (0x0008)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04828"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab5ea58c1f8d7f56f163aaca4cfa9b8c3"> 4828</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP_3                (0x000C)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04829"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a81a79b9f3e8e73fc1df5951a48210ee1"> 4829</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP_4                (0x0010)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04830"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a98475ccefdef43152a0eab0aad5b514c"> 4830</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP_5                (0x0014)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /64 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04831"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#adfc775ba97b610b642629f7fc112c10d"> 4831</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP_6                (0x0018)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /128 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04832"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4dd97b54dd1fd4234fd3ad499521c76c"> 4832</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP_7                (0x001C)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /256 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04833"></a><span class="lineno"> 4833</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04834"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4939f48ca90973948ff20a09179a1bc0"> 4834</a></span>&#160;<span class="preprocessor">#define RT1IP__2               (0x0000)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04835"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a49a271cb3a953ca64daa4c77431248c2"> 4835</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP__4               (0x0004)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04836"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9d4d7a087691a3b61e916106ef9179a9"> 4836</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP__8               (0x0008)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04837"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af81a89efbb5ace2e790356007f713a7e"> 4837</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP__16              (0x000C)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04838"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5fba4509ab5849d6edfbaca450d55221"> 4838</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP__32              (0x0010)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04839"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a35550403ae047bd48e96a698a081f1ef"> 4839</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP__64              (0x0014)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /64 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04840"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2e548aaf979f728b27e0067d49e5521a"> 4840</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP__128             (0x0018)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /128 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04841"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9b91ccb4f682007d64a2f27fda62f215"> 4841</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP__256             (0x001C)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /256 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04842"></a><span class="lineno"> 4842</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04843"></a><span class="lineno"> 4843</span>&#160;<span class="comment">/* RTC Definitions */</span></div>
<div class="line"><a name="l04844"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a22d13d48cd82bde3ffdec106ac3b6856"> 4844</a></span>&#160;<span class="preprocessor">#define RTCIV_NONE             (0x0000)       </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04845"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5734d7c4fc2f5654e0ec37cc29f3f227"> 4845</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCIV_RTCRDYIFG        (0x0002)       </span><span class="comment">/* RTC ready: RTCRDYIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04846"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1a97ba9e19816cb8644cd3381d0a4020"> 4846</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCIV_RTCTEVIFG        (0x0004)       </span><span class="comment">/* RTC interval timer: RTCTEVIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04847"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a71e95875f5aaf4f6e9930366ce5b35a8"> 4847</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCIV_RTCAIFG          (0x0006)       </span><span class="comment">/* RTC user alarm: RTCAIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04848"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aad2fa6290cbfd32551d75478b9fe17b4"> 4848</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCIV_RT0PSIFG         (0x0008)       </span><span class="comment">/* RTC prescaler 0: RT0PSIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04849"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8f6274959c834437bc6d044213af0525"> 4849</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCIV_RT1PSIFG         (0x000A)       </span><span class="comment">/* RTC prescaler 1: RT1PSIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04850"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac38b62abd0fa22121793e0e0ff464988"> 4850</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCIV_RTCOFIFG         (0x000C)       </span><span class="comment">/* RTC Oscillator fault */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04851"></a><span class="lineno"> 4851</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04852"></a><span class="lineno"> 4852</span>&#160;<span class="comment">/* Legacy Definitions */</span></div>
<div class="line"><a name="l04853"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2d9736cf9a8625de2b2b4d432df7ea60"> 4853</a></span>&#160;<span class="preprocessor">#define RTC_NONE               (0x0000)       </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04854"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#addcb9d30a1feceec836f1b4def919e62"> 4854</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_RTCRDYIFG          (0x0002)       </span><span class="comment">/* RTC ready: RTCRDYIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04855"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a59244f3880918d55bb07a75546a6a501"> 4855</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_RTCTEVIFG          (0x0004)       </span><span class="comment">/* RTC interval timer: RTCTEVIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04856"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aeae074045be5962e4f297ff365fc6536"> 4856</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_RTCAIFG            (0x0006)       </span><span class="comment">/* RTC user alarm: RTCAIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04857"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa43fdc0a3415202cacce24eff1834c01"> 4857</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_RT0PSIFG           (0x0008)       </span><span class="comment">/* RTC prescaler 0: RT0PSIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04858"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7399d4125d679ac49be87ebd57948247"> 4858</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_RT1PSIFG           (0x000A)       </span><span class="comment">/* RTC prescaler 1: RT1PSIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04859"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad302f37e8bc5ff097e48268f39ad2294"> 4859</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_RTCOFIFG           (0x000C)       </span><span class="comment">/* RTC Oscillator fault */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04860"></a><span class="lineno"> 4860</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04861"></a><span class="lineno"> 4861</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l04862"></a><span class="lineno"> 4862</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l04863"></a><span class="lineno"> 4863</span>&#160;<span class="comment">* Real Time Clock</span></div>
<div class="line"><a name="l04864"></a><span class="lineno"> 4864</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l04865"></a><span class="lineno"> 4865</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_RTC_C__          </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04866"></a><span class="lineno"> 4866</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04867"></a><span class="lineno"> 4867</span>&#160;<span class="preprocessor">#define OFS_RTCCTL0            (0x0000)       </span><span class="comment">/* Real Timer Clock Control 0/Key */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04868"></a><span class="lineno"> 4868</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCCTL0_L          OFS_RTCCTL0</span></div>
<div class="line"><a name="l04869"></a><span class="lineno"> 4869</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCCTL0_H          OFS_RTCCTL0+1</span></div>
<div class="line"><a name="l04870"></a><span class="lineno"> 4870</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCCTL13           (0x0002)       </span><span class="comment">/* Real Timer Clock Control 1/3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04871"></a><span class="lineno"> 4871</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCCTL13_L         OFS_RTCCTL13</span></div>
<div class="line"><a name="l04872"></a><span class="lineno"> 4872</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCCTL13_H         OFS_RTCCTL13+1</span></div>
<div class="line"><a name="l04873"></a><span class="lineno"> 4873</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCTL1                RTCCTL13_L</span></div>
<div class="line"><a name="l04874"></a><span class="lineno"> 4874</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCTL3                RTCCTL13_H</span></div>
<div class="line"><a name="l04875"></a><span class="lineno"> 4875</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCOCAL            (0x0004)       </span><span class="comment">/* Real Timer Clock Offset Calibartion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04876"></a><span class="lineno"> 4876</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCOCAL_L          OFS_RTCOCAL</span></div>
<div class="line"><a name="l04877"></a><span class="lineno"> 4877</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCOCAL_H          OFS_RTCOCAL+1</span></div>
<div class="line"><a name="l04878"></a><span class="lineno"> 4878</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCTCMP            (0x0006)       </span><span class="comment">/* Real Timer Temperature Compensation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04879"></a><span class="lineno"> 4879</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCTCMP_L          OFS_RTCTCMP</span></div>
<div class="line"><a name="l04880"></a><span class="lineno"> 4880</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCTCMP_H          OFS_RTCTCMP+1</span></div>
<div class="line"><a name="l04881"></a><span class="lineno"> 4881</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS0CTL          (0x0008)       </span><span class="comment">/* Real Timer Prescale Timer 0 Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04882"></a><span class="lineno"> 4882</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS0CTL_L        OFS_RTCPS0CTL</span></div>
<div class="line"><a name="l04883"></a><span class="lineno"> 4883</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS0CTL_H        OFS_RTCPS0CTL+1</span></div>
<div class="line"><a name="l04884"></a><span class="lineno"> 4884</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS1CTL          (0x000A)       </span><span class="comment">/* Real Timer Prescale Timer 1 Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04885"></a><span class="lineno"> 4885</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS1CTL_L        OFS_RTCPS1CTL</span></div>
<div class="line"><a name="l04886"></a><span class="lineno"> 4886</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS1CTL_H        OFS_RTCPS1CTL+1</span></div>
<div class="line"><a name="l04887"></a><span class="lineno"> 4887</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS              (0x000C)       </span><span class="comment">/* Real Timer Prescale Timer Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04888"></a><span class="lineno"> 4888</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS_L            OFS_RTCPS</span></div>
<div class="line"><a name="l04889"></a><span class="lineno"> 4889</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS_H            OFS_RTCPS+1</span></div>
<div class="line"><a name="l04890"></a><span class="lineno"> 4890</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCIV              (0x000E)       </span><span class="comment">/* Real Time Clock Interrupt Vector */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04891"></a><span class="lineno"> 4891</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCTIM0            (0x0010)       </span><span class="comment">/* Real Time Clock Time 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04892"></a><span class="lineno"> 4892</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCTIM0_L          OFS_RTCTIM0</span></div>
<div class="line"><a name="l04893"></a><span class="lineno"> 4893</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCTIM0_H          OFS_RTCTIM0+1</span></div>
<div class="line"><a name="l04894"></a><span class="lineno"> 4894</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCTIM1            (0x0012)       </span><span class="comment">/* Real Time Clock Time 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04895"></a><span class="lineno"> 4895</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCTIM1_L          OFS_RTCTIM1</span></div>
<div class="line"><a name="l04896"></a><span class="lineno"> 4896</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCTIM1_H          OFS_RTCTIM1+1</span></div>
<div class="line"><a name="l04897"></a><span class="lineno"> 4897</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCDATE            (0x0014)       </span><span class="comment">/* Real Time Clock Date */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04898"></a><span class="lineno"> 4898</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCDATE_L          OFS_RTCDATE</span></div>
<div class="line"><a name="l04899"></a><span class="lineno"> 4899</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCDATE_H          OFS_RTCDATE+1</span></div>
<div class="line"><a name="l04900"></a><span class="lineno"> 4900</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCYEAR            (0x0016)       </span><span class="comment">/* Real Time Clock Year */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04901"></a><span class="lineno"> 4901</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCYEAR_L          OFS_RTCYEAR</span></div>
<div class="line"><a name="l04902"></a><span class="lineno"> 4902</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCYEAR_H          OFS_RTCYEAR+1</span></div>
<div class="line"><a name="l04903"></a><span class="lineno"> 4903</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCAMINHR          (0x0018)       </span><span class="comment">/* Real Time Clock Alarm Min/Hour */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04904"></a><span class="lineno"> 4904</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCAMINHR_L        OFS_RTCAMINHR</span></div>
<div class="line"><a name="l04905"></a><span class="lineno"> 4905</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCAMINHR_H        OFS_RTCAMINHR+1</span></div>
<div class="line"><a name="l04906"></a><span class="lineno"> 4906</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCADOWDAY         (0x001A)       </span><span class="comment">/* Real Time Clock Alarm day of week/day */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04907"></a><span class="lineno"> 4907</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCADOWDAY_L       OFS_RTCADOWDAY</span></div>
<div class="line"><a name="l04908"></a><span class="lineno"> 4908</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCADOWDAY_H       OFS_RTCADOWDAY+1</span></div>
<div class="line"><a name="l04909"></a><span class="lineno"> 4909</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_BIN2BCD            (0x001C)       </span><span class="comment">/* Real Time Binary-to-BCD conversion register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04910"></a><span class="lineno"> 4910</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_BCD2BIN            (0x001E)       </span><span class="comment">/* Real Time BCD-to-binary conversion register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04911"></a><span class="lineno"> 4911</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCSEC             (0x0010)</span></div>
<div class="line"><a name="l04912"></a><span class="lineno"> 4912</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCMIN             (0x0011)</span></div>
<div class="line"><a name="l04913"></a><span class="lineno"> 4913</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCHOUR            (0x0012)</span></div>
<div class="line"><a name="l04914"></a><span class="lineno"> 4914</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCDOW             (0x0013)</span></div>
<div class="line"><a name="l04915"></a><span class="lineno"> 4915</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCDAY             (0x0014)</span></div>
<div class="line"><a name="l04916"></a><span class="lineno"> 4916</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCMON             (0x0015)</span></div>
<div class="line"><a name="l04917"></a><span class="lineno"> 4917</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCAMIN            (0x0018)</span></div>
<div class="line"><a name="l04918"></a><span class="lineno"> 4918</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCAHOUR           (0x0019)</span></div>
<div class="line"><a name="l04919"></a><span class="lineno"> 4919</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCADOW            (0x001A)</span></div>
<div class="line"><a name="l04920"></a><span class="lineno"> 4920</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCADAY            (0x001B)</span></div>
<div class="line"><a name="l04921"></a><span class="lineno"> 4921</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04922"></a><span class="lineno"> 4922</span>&#160;<span class="preprocessor">#define RTCSEC                 RTCTIM0_L</span></div>
<div class="line"><a name="l04923"></a><span class="lineno"> 4923</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCMIN                 RTCTIM0_H</span></div>
<div class="line"><a name="l04924"></a><span class="lineno"> 4924</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCHOUR                RTCTIM1_L</span></div>
<div class="line"><a name="l04925"></a><span class="lineno"> 4925</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCDOW                 RTCTIM1_H</span></div>
<div class="line"><a name="l04926"></a><span class="lineno"> 4926</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCDAY                 RTCDATE_L</span></div>
<div class="line"><a name="l04927"></a><span class="lineno"> 4927</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCMON                 RTCDATE_H</span></div>
<div class="line"><a name="l04928"></a><span class="lineno"> 4928</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCYEARL               RTCYEAR_L</span></div>
<div class="line"><a name="l04929"></a><span class="lineno"> 4929</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PS                  RTCPS_L</span></div>
<div class="line"><a name="l04930"></a><span class="lineno"> 4930</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PS                  RTCPS_H</span></div>
<div class="line"><a name="l04931"></a><span class="lineno"> 4931</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCAMIN                RTCAMINHR_L    </span><span class="comment">/* Real Time Clock Alarm Min */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04932"></a><span class="lineno"> 4932</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCAHOUR               RTCAMINHR_H    </span><span class="comment">/* Real Time Clock Alarm Hour */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04933"></a><span class="lineno"> 4933</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCADOW                RTCADOWDAY_L   </span><span class="comment">/* Real Time Clock Alarm day of week */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04934"></a><span class="lineno"> 4934</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCADAY                RTCADOWDAY_H   </span><span class="comment">/* Real Time Clock Alarm day */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04935"></a><span class="lineno"> 4935</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04936"></a><span class="lineno"> 4936</span>&#160;<span class="comment">/* RTCCTL0 Control Bits */</span></div>
<div class="line"><a name="l04937"></a><span class="lineno"> 4937</span>&#160;<span class="preprocessor">#define RTCOFIE                (0x0080)       </span><span class="comment">/* RTC 32kHz cyrstal oscillator fault interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04938"></a><span class="lineno"> 4938</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEVIE               (0x0040)       </span><span class="comment">/* RTC Time Event Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04939"></a><span class="lineno"> 4939</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCAIE                 (0x0020)       </span><span class="comment">/* RTC Alarm Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04940"></a><span class="lineno"> 4940</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCRDYIE               (0x0010)       </span><span class="comment">/* RTC Ready Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04941"></a><span class="lineno"> 4941</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOFIFG               (0x0008)       </span><span class="comment">/* RTC 32kHz cyrstal oscillator fault interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04942"></a><span class="lineno"> 4942</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEVIFG              (0x0004)       </span><span class="comment">/* RTC Time Event Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04943"></a><span class="lineno"> 4943</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCAIFG                (0x0002)       </span><span class="comment">/* RTC Alarm Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04944"></a><span class="lineno"> 4944</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCRDYIFG              (0x0001)       </span><span class="comment">/* RTC Ready Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04945"></a><span class="lineno"> 4945</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04946"></a><span class="lineno"> 4946</span>&#160;<span class="comment">/* RTCCTL0 Control Bits */</span></div>
<div class="line"><a name="l04947"></a><span class="lineno"> 4947</span>&#160;<span class="preprocessor">#define RTCOFIE_L              (0x0080)       </span><span class="comment">/* RTC 32kHz cyrstal oscillator fault interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04948"></a><span class="lineno"> 4948</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEVIE_L             (0x0040)       </span><span class="comment">/* RTC Time Event Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04949"></a><span class="lineno"> 4949</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCAIE_L               (0x0020)       </span><span class="comment">/* RTC Alarm Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04950"></a><span class="lineno"> 4950</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCRDYIE_L             (0x0010)       </span><span class="comment">/* RTC Ready Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04951"></a><span class="lineno"> 4951</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOFIFG_L             (0x0008)       </span><span class="comment">/* RTC 32kHz cyrstal oscillator fault interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04952"></a><span class="lineno"> 4952</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEVIFG_L            (0x0004)       </span><span class="comment">/* RTC Time Event Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04953"></a><span class="lineno"> 4953</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCAIFG_L              (0x0002)       </span><span class="comment">/* RTC Alarm Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04954"></a><span class="lineno"> 4954</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCRDYIFG_L            (0x0001)       </span><span class="comment">/* RTC Ready Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04955"></a><span class="lineno"> 4955</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04956"></a><span class="lineno"> 4956</span>&#160;<span class="preprocessor">#define RTCKEY                 (0xA500)       </span><span class="comment">/* RTC Key for RTC write access */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04957"></a><span class="lineno"> 4957</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCKEY_H               (0xA5)         </span><span class="comment">/* RTC Key for RTC write access (high word) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04958"></a><span class="lineno"> 4958</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04959"></a><span class="lineno"> 4959</span>&#160;<span class="comment">/* RTCCTL13 Control Bits */</span></div>
<div class="line"><a name="l04960"></a><span class="lineno"> 4960</span>&#160;<span class="preprocessor">#define RTCCALF1               (0x0200)       </span><span class="comment">/* RTC Calibration Frequency Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04961"></a><span class="lineno"> 4961</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCALF0               (0x0100)       </span><span class="comment">/* RTC Calibration Frequency Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04962"></a><span class="lineno"> 4962</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCBCD                 (0x0080)       </span><span class="comment">/* RTC BCD  0:Binary / 1:BCD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04963"></a><span class="lineno"> 4963</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCHOLD                (0x0040)       </span><span class="comment">/* RTC Hold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04964"></a><span class="lineno"> 4964</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCMODE                (0x0020)       </span><span class="comment">/* RTC Mode 0:Counter / 1: Calendar */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04965"></a><span class="lineno"> 4965</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCRDY                 (0x0010)       </span><span class="comment">/* RTC Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04966"></a><span class="lineno"> 4966</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCSSEL1               (0x0008)       </span><span class="comment">/* RTC Source Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04967"></a><span class="lineno"> 4967</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCSSEL0               (0x0004)       </span><span class="comment">/* RTC Source Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04968"></a><span class="lineno"> 4968</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV1                (0x0002)       </span><span class="comment">/* RTC Time Event 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04969"></a><span class="lineno"> 4969</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV0                (0x0001)       </span><span class="comment">/* RTC Time Event 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04970"></a><span class="lineno"> 4970</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04971"></a><span class="lineno"> 4971</span>&#160;<span class="comment">/* RTCCTL13 Control Bits */</span></div>
<div class="line"><a name="l04972"></a><span class="lineno"> 4972</span>&#160;<span class="preprocessor">#define RTCBCD_L               (0x0080)       </span><span class="comment">/* RTC BCD  0:Binary / 1:BCD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04973"></a><span class="lineno"> 4973</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCHOLD_L              (0x0040)       </span><span class="comment">/* RTC Hold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04974"></a><span class="lineno"> 4974</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCMODE_L              (0x0020)       </span><span class="comment">/* RTC Mode 0:Counter / 1: Calendar */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04975"></a><span class="lineno"> 4975</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCRDY_L               (0x0010)       </span><span class="comment">/* RTC Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04976"></a><span class="lineno"> 4976</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCSSEL1_L             (0x0008)       </span><span class="comment">/* RTC Source Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04977"></a><span class="lineno"> 4977</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCSSEL0_L             (0x0004)       </span><span class="comment">/* RTC Source Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04978"></a><span class="lineno"> 4978</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV1_L              (0x0002)       </span><span class="comment">/* RTC Time Event 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04979"></a><span class="lineno"> 4979</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV0_L              (0x0001)       </span><span class="comment">/* RTC Time Event 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04980"></a><span class="lineno"> 4980</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04981"></a><span class="lineno"> 4981</span>&#160;<span class="comment">/* RTCCTL13 Control Bits */</span></div>
<div class="line"><a name="l04982"></a><span class="lineno"> 4982</span>&#160;<span class="preprocessor">#define RTCCALF1_H             (0x0002)       </span><span class="comment">/* RTC Calibration Frequency Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04983"></a><span class="lineno"> 4983</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCALF0_H             (0x0001)       </span><span class="comment">/* RTC Calibration Frequency Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04984"></a><span class="lineno"> 4984</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04985"></a><span class="lineno"> 4985</span>&#160;<span class="preprocessor">#define RTCSSEL_0              (0x0000)       </span><span class="comment">/* RTC Source Select ACLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04986"></a><span class="lineno"> 4986</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCSSEL_1              (0x0004)       </span><span class="comment">/* RTC Source Select SMCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04987"></a><span class="lineno"> 4987</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCSSEL_2              (0x0008)       </span><span class="comment">/* RTC Source Select RT1PS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04988"></a><span class="lineno"> 4988</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCSSEL_3              (0x000C)       </span><span class="comment">/* RTC Source Select RT1PS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04989"></a><span class="lineno"> 4989</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCSSEL__ACLK          (0x0000)       </span><span class="comment">/* RTC Source Select ACLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04990"></a><span class="lineno"> 4990</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCSSEL__SMCLK         (0x0004)       </span><span class="comment">/* RTC Source Select SMCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04991"></a><span class="lineno"> 4991</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCSSEL__RT1PS         (0x0008)       </span><span class="comment">/* RTC Source Select RT1PS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04992"></a><span class="lineno"> 4992</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04993"></a><span class="lineno"> 4993</span>&#160;<span class="preprocessor">#define RTCTEV_0               (0x0000)       </span><span class="comment">/* RTC Time Event: 0 (Min. changed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04994"></a><span class="lineno"> 4994</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV_1               (0x0001)       </span><span class="comment">/* RTC Time Event: 1 (Hour changed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04995"></a><span class="lineno"> 4995</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV_2               (0x0002)       </span><span class="comment">/* RTC Time Event: 2 (12:00 changed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04996"></a><span class="lineno"> 4996</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV_3               (0x0003)       </span><span class="comment">/* RTC Time Event: 3 (00:00 changed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04997"></a><span class="lineno"> 4997</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV__MIN            (0x0000)       </span><span class="comment">/* RTC Time Event: 0 (Min. changed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04998"></a><span class="lineno"> 4998</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV__HOUR           (0x0001)       </span><span class="comment">/* RTC Time Event: 1 (Hour changed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04999"></a><span class="lineno"> 4999</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV__0000           (0x0002)       </span><span class="comment">/* RTC Time Event: 2 (00:00 changed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05000"></a><span class="lineno"> 5000</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV__1200           (0x0003)       </span><span class="comment">/* RTC Time Event: 3 (12:00 changed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05001"></a><span class="lineno"> 5001</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05002"></a><span class="lineno"> 5002</span>&#160;<span class="preprocessor">#define RTCCALF_0              (0x0000)       </span><span class="comment">/* RTC Calibration Frequency: No Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05003"></a><span class="lineno"> 5003</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCALF_1              (0x0100)       </span><span class="comment">/* RTC Calibration Frequency: 512 Hz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05004"></a><span class="lineno"> 5004</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCALF_2              (0x0200)       </span><span class="comment">/* RTC Calibration Frequency: 256 Hz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05005"></a><span class="lineno"> 5005</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCALF_3              (0x0300)       </span><span class="comment">/* RTC Calibration Frequency: 1 Hz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05006"></a><span class="lineno"> 5006</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05007"></a><span class="lineno"> 5007</span>&#160;<span class="comment">/* RTCOCAL Control Bits */</span></div>
<div class="line"><a name="l05008"></a><span class="lineno"> 5008</span>&#160;<span class="preprocessor">#define RTCOCALS               (0x8000)       </span><span class="comment">/* RTC Offset Calibration Sign */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05009"></a><span class="lineno"> 5009</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOCAL7               (0x0080)       </span><span class="comment">/* RTC Offset Calibration Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05010"></a><span class="lineno"> 5010</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOCAL6               (0x0040)       </span><span class="comment">/* RTC Offset Calibration Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05011"></a><span class="lineno"> 5011</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOCAL5               (0x0020)       </span><span class="comment">/* RTC Offset Calibration Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05012"></a><span class="lineno"> 5012</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOCAL4               (0x0010)       </span><span class="comment">/* RTC Offset Calibration Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05013"></a><span class="lineno"> 5013</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOCAL3               (0x0008)       </span><span class="comment">/* RTC Offset Calibration Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05014"></a><span class="lineno"> 5014</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOCAL2               (0x0004)       </span><span class="comment">/* RTC Offset Calibration Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05015"></a><span class="lineno"> 5015</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOCAL1               (0x0002)       </span><span class="comment">/* RTC Offset Calibration Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05016"></a><span class="lineno"> 5016</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOCAL0               (0x0001)       </span><span class="comment">/* RTC Offset Calibration Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05017"></a><span class="lineno"> 5017</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05018"></a><span class="lineno"> 5018</span>&#160;<span class="comment">/* RTCOCAL Control Bits */</span></div>
<div class="line"><a name="l05019"></a><span class="lineno"> 5019</span>&#160;<span class="preprocessor">#define RTCOCAL7_L             (0x0080)       </span><span class="comment">/* RTC Offset Calibration Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05020"></a><span class="lineno"> 5020</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOCAL6_L             (0x0040)       </span><span class="comment">/* RTC Offset Calibration Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05021"></a><span class="lineno"> 5021</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOCAL5_L             (0x0020)       </span><span class="comment">/* RTC Offset Calibration Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05022"></a><span class="lineno"> 5022</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOCAL4_L             (0x0010)       </span><span class="comment">/* RTC Offset Calibration Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05023"></a><span class="lineno"> 5023</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOCAL3_L             (0x0008)       </span><span class="comment">/* RTC Offset Calibration Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05024"></a><span class="lineno"> 5024</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOCAL2_L             (0x0004)       </span><span class="comment">/* RTC Offset Calibration Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05025"></a><span class="lineno"> 5025</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOCAL1_L             (0x0002)       </span><span class="comment">/* RTC Offset Calibration Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05026"></a><span class="lineno"> 5026</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOCAL0_L             (0x0001)       </span><span class="comment">/* RTC Offset Calibration Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05027"></a><span class="lineno"> 5027</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05028"></a><span class="lineno"> 5028</span>&#160;<span class="comment">/* RTCOCAL Control Bits */</span></div>
<div class="line"><a name="l05029"></a><span class="lineno"> 5029</span>&#160;<span class="preprocessor">#define RTCOCALS_H             (0x0080)       </span><span class="comment">/* RTC Offset Calibration Sign */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05030"></a><span class="lineno"> 5030</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05031"></a><span class="lineno"> 5031</span>&#160;<span class="comment">/* RTCTCMP Control Bits */</span></div>
<div class="line"><a name="l05032"></a><span class="lineno"> 5032</span>&#160;<span class="preprocessor">#define RTCTCMPS               (0x8000)       </span><span class="comment">/* RTC Temperature Compensation Sign */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05033"></a><span class="lineno"> 5033</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTCRDY               (0x4000)       </span><span class="comment">/* RTC Temperature compensation ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05034"></a><span class="lineno"> 5034</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTCOK                (0x2000)       </span><span class="comment">/* RTC Temperature compensation write OK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05035"></a><span class="lineno"> 5035</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTCMP7               (0x0080)       </span><span class="comment">/* RTC Temperature Compensation Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05036"></a><span class="lineno"> 5036</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTCMP6               (0x0040)       </span><span class="comment">/* RTC Temperature Compensation Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05037"></a><span class="lineno"> 5037</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTCMP5               (0x0020)       </span><span class="comment">/* RTC Temperature Compensation Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05038"></a><span class="lineno"> 5038</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTCMP4               (0x0010)       </span><span class="comment">/* RTC Temperature Compensation Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05039"></a><span class="lineno"> 5039</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTCMP3               (0x0008)       </span><span class="comment">/* RTC Temperature Compensation Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05040"></a><span class="lineno"> 5040</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTCMP2               (0x0004)       </span><span class="comment">/* RTC Temperature Compensation Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05041"></a><span class="lineno"> 5041</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTCMP1               (0x0002)       </span><span class="comment">/* RTC Temperature Compensation Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05042"></a><span class="lineno"> 5042</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTCMP0               (0x0001)       </span><span class="comment">/* RTC Temperature Compensation Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05043"></a><span class="lineno"> 5043</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05044"></a><span class="lineno"> 5044</span>&#160;<span class="comment">/* RTCTCMP Control Bits */</span></div>
<div class="line"><a name="l05045"></a><span class="lineno"> 5045</span>&#160;<span class="preprocessor">#define RTCTCMP7_L             (0x0080)       </span><span class="comment">/* RTC Temperature Compensation Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05046"></a><span class="lineno"> 5046</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTCMP6_L             (0x0040)       </span><span class="comment">/* RTC Temperature Compensation Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05047"></a><span class="lineno"> 5047</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTCMP5_L             (0x0020)       </span><span class="comment">/* RTC Temperature Compensation Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05048"></a><span class="lineno"> 5048</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTCMP4_L             (0x0010)       </span><span class="comment">/* RTC Temperature Compensation Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05049"></a><span class="lineno"> 5049</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTCMP3_L             (0x0008)       </span><span class="comment">/* RTC Temperature Compensation Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05050"></a><span class="lineno"> 5050</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTCMP2_L             (0x0004)       </span><span class="comment">/* RTC Temperature Compensation Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05051"></a><span class="lineno"> 5051</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTCMP1_L             (0x0002)       </span><span class="comment">/* RTC Temperature Compensation Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05052"></a><span class="lineno"> 5052</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTCMP0_L             (0x0001)       </span><span class="comment">/* RTC Temperature Compensation Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05053"></a><span class="lineno"> 5053</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05054"></a><span class="lineno"> 5054</span>&#160;<span class="comment">/* RTCTCMP Control Bits */</span></div>
<div class="line"><a name="l05055"></a><span class="lineno"> 5055</span>&#160;<span class="preprocessor">#define RTCTCMPS_H             (0x0080)       </span><span class="comment">/* RTC Temperature Compensation Sign */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05056"></a><span class="lineno"> 5056</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTCRDY_H             (0x0040)       </span><span class="comment">/* RTC Temperature compensation ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05057"></a><span class="lineno"> 5057</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTCOK_H              (0x0020)       </span><span class="comment">/* RTC Temperature compensation write OK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05058"></a><span class="lineno"> 5058</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05059"></a><span class="lineno"> 5059</span>&#160;<span class="preprocessor">#define RTCAE                  (0x80)         </span><span class="comment">/* Real Time Clock Alarm enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05060"></a><span class="lineno"> 5060</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05061"></a><span class="lineno"> 5061</span>&#160;<span class="comment">/* RTCPS0CTL Control Bits */</span></div>
<div class="line"><a name="l05062"></a><span class="lineno"> 5062</span>&#160;<span class="comment">//#define Reserved          (0x8000)</span></div>
<div class="line"><a name="l05063"></a><span class="lineno"> 5063</span>&#160;<span class="comment">//#define Reserved          (0x4000)</span></div>
<div class="line"><a name="l05064"></a><span class="lineno"> 5064</span>&#160;<span class="preprocessor">#define RT0PSDIV2              (0x2000)       </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05065"></a><span class="lineno"> 5065</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PSDIV1              (0x1000)       </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05066"></a><span class="lineno"> 5066</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PSDIV0              (0x0800)       </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05067"></a><span class="lineno"> 5067</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0400)</span></div>
<div class="line"><a name="l05068"></a><span class="lineno"> 5068</span>&#160;<span class="comment">//#define Reserved          (0x0200)</span></div>
<div class="line"><a name="l05069"></a><span class="lineno"> 5069</span>&#160;<span class="preprocessor">#define RT0PSHOLD              (0x0100)       </span><span class="comment">/* RTC Prescale Timer 0 Hold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05070"></a><span class="lineno"> 5070</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0080)</span></div>
<div class="line"><a name="l05071"></a><span class="lineno"> 5071</span>&#160;<span class="comment">//#define Reserved          (0x0040)</span></div>
<div class="line"><a name="l05072"></a><span class="lineno"> 5072</span>&#160;<span class="comment">//#define Reserved          (0x0020)</span></div>
<div class="line"><a name="l05073"></a><span class="lineno"> 5073</span>&#160;<span class="preprocessor">#define RT0IP2                 (0x0010)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05074"></a><span class="lineno"> 5074</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP1                 (0x0008)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05075"></a><span class="lineno"> 5075</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP0                 (0x0004)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05076"></a><span class="lineno"> 5076</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PSIE                (0x0002)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05077"></a><span class="lineno"> 5077</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PSIFG               (0x0001)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05078"></a><span class="lineno"> 5078</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05079"></a><span class="lineno"> 5079</span>&#160;<span class="comment">/* RTCPS0CTL Control Bits */</span></div>
<div class="line"><a name="l05080"></a><span class="lineno"> 5080</span>&#160;<span class="comment">//#define Reserved          (0x8000)</span></div>
<div class="line"><a name="l05081"></a><span class="lineno"> 5081</span>&#160;<span class="comment">//#define Reserved          (0x4000)</span></div>
<div class="line"><a name="l05082"></a><span class="lineno"> 5082</span>&#160;<span class="comment">//#define Reserved          (0x0400)</span></div>
<div class="line"><a name="l05083"></a><span class="lineno"> 5083</span>&#160;<span class="comment">//#define Reserved          (0x0200)</span></div>
<div class="line"><a name="l05084"></a><span class="lineno"> 5084</span>&#160;<span class="comment">//#define Reserved          (0x0080)</span></div>
<div class="line"><a name="l05085"></a><span class="lineno"> 5085</span>&#160;<span class="comment">//#define Reserved          (0x0040)</span></div>
<div class="line"><a name="l05086"></a><span class="lineno"> 5086</span>&#160;<span class="comment">//#define Reserved          (0x0020)</span></div>
<div class="line"><a name="l05087"></a><span class="lineno"> 5087</span>&#160;<span class="preprocessor">#define RT0IP2_L               (0x0010)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05088"></a><span class="lineno"> 5088</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP1_L               (0x0008)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05089"></a><span class="lineno"> 5089</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP0_L               (0x0004)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05090"></a><span class="lineno"> 5090</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PSIE_L              (0x0002)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05091"></a><span class="lineno"> 5091</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PSIFG_L             (0x0001)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05092"></a><span class="lineno"> 5092</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05093"></a><span class="lineno"> 5093</span>&#160;<span class="comment">/* RTCPS0CTL Control Bits */</span></div>
<div class="line"><a name="l05094"></a><span class="lineno"> 5094</span>&#160;<span class="comment">//#define Reserved          (0x8000)</span></div>
<div class="line"><a name="l05095"></a><span class="lineno"> 5095</span>&#160;<span class="comment">//#define Reserved          (0x4000)</span></div>
<div class="line"><a name="l05096"></a><span class="lineno"> 5096</span>&#160;<span class="preprocessor">#define RT0PSDIV2_H            (0x0020)       </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05097"></a><span class="lineno"> 5097</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PSDIV1_H            (0x0010)       </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05098"></a><span class="lineno"> 5098</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PSDIV0_H            (0x0008)       </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05099"></a><span class="lineno"> 5099</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0400)</span></div>
<div class="line"><a name="l05100"></a><span class="lineno"> 5100</span>&#160;<span class="comment">//#define Reserved          (0x0200)</span></div>
<div class="line"><a name="l05101"></a><span class="lineno"> 5101</span>&#160;<span class="preprocessor">#define RT0PSHOLD_H            (0x0001)       </span><span class="comment">/* RTC Prescale Timer 0 Hold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05102"></a><span class="lineno"> 5102</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0080)</span></div>
<div class="line"><a name="l05103"></a><span class="lineno"> 5103</span>&#160;<span class="comment">//#define Reserved          (0x0040)</span></div>
<div class="line"><a name="l05104"></a><span class="lineno"> 5104</span>&#160;<span class="comment">//#define Reserved          (0x0020)</span></div>
<div class="line"><a name="l05105"></a><span class="lineno"> 5105</span>&#160;</div>
<div class="line"><a name="l05106"></a><span class="lineno"> 5106</span>&#160;<span class="preprocessor">#define RT0IP_0                (0x0000)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05107"></a><span class="lineno"> 5107</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP_1                (0x0004)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05108"></a><span class="lineno"> 5108</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP_2                (0x0008)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05109"></a><span class="lineno"> 5109</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP_3                (0x000C)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05110"></a><span class="lineno"> 5110</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP_4                (0x0010)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05111"></a><span class="lineno"> 5111</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP_5                (0x0014)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /64 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05112"></a><span class="lineno"> 5112</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP_6                (0x0018)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /128 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05113"></a><span class="lineno"> 5113</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP_7                (0x001C)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /256 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05114"></a><span class="lineno"> 5114</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05115"></a><span class="lineno"> 5115</span>&#160;<span class="comment">/* RTCPS1CTL Control Bits */</span></div>
<div class="line"><a name="l05116"></a><span class="lineno"> 5116</span>&#160;<span class="preprocessor">#define RT1SSEL1               (0x8000)       </span><span class="comment">/* RTC Prescale Timer 1 Source Select Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05117"></a><span class="lineno"> 5117</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1SSEL0               (0x4000)       </span><span class="comment">/* RTC Prescale Timer 1 Source Select Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05118"></a><span class="lineno"> 5118</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PSDIV2              (0x2000)       </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05119"></a><span class="lineno"> 5119</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PSDIV1              (0x1000)       </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05120"></a><span class="lineno"> 5120</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PSDIV0              (0x0800)       </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05121"></a><span class="lineno"> 5121</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0400)</span></div>
<div class="line"><a name="l05122"></a><span class="lineno"> 5122</span>&#160;<span class="comment">//#define Reserved          (0x0200)</span></div>
<div class="line"><a name="l05123"></a><span class="lineno"> 5123</span>&#160;<span class="preprocessor">#define RT1PSHOLD              (0x0100)       </span><span class="comment">/* RTC Prescale Timer 1 Hold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05124"></a><span class="lineno"> 5124</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0080)</span></div>
<div class="line"><a name="l05125"></a><span class="lineno"> 5125</span>&#160;<span class="comment">//#define Reserved          (0x0040)</span></div>
<div class="line"><a name="l05126"></a><span class="lineno"> 5126</span>&#160;<span class="comment">//#define Reserved          (0x0020)</span></div>
<div class="line"><a name="l05127"></a><span class="lineno"> 5127</span>&#160;<span class="preprocessor">#define RT1IP2                 (0x0010)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05128"></a><span class="lineno"> 5128</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP1                 (0x0008)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05129"></a><span class="lineno"> 5129</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP0                 (0x0004)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05130"></a><span class="lineno"> 5130</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PSIE                (0x0002)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05131"></a><span class="lineno"> 5131</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PSIFG               (0x0001)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05132"></a><span class="lineno"> 5132</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05133"></a><span class="lineno"> 5133</span>&#160;<span class="comment">/* RTCPS1CTL Control Bits */</span></div>
<div class="line"><a name="l05134"></a><span class="lineno"> 5134</span>&#160;<span class="comment">//#define Reserved          (0x0400)</span></div>
<div class="line"><a name="l05135"></a><span class="lineno"> 5135</span>&#160;<span class="comment">//#define Reserved          (0x0200)</span></div>
<div class="line"><a name="l05136"></a><span class="lineno"> 5136</span>&#160;<span class="comment">//#define Reserved          (0x0080)</span></div>
<div class="line"><a name="l05137"></a><span class="lineno"> 5137</span>&#160;<span class="comment">//#define Reserved          (0x0040)</span></div>
<div class="line"><a name="l05138"></a><span class="lineno"> 5138</span>&#160;<span class="comment">//#define Reserved          (0x0020)</span></div>
<div class="line"><a name="l05139"></a><span class="lineno"> 5139</span>&#160;<span class="preprocessor">#define RT1IP2_L               (0x0010)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05140"></a><span class="lineno"> 5140</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP1_L               (0x0008)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05141"></a><span class="lineno"> 5141</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP0_L               (0x0004)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05142"></a><span class="lineno"> 5142</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PSIE_L              (0x0002)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05143"></a><span class="lineno"> 5143</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PSIFG_L             (0x0001)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05144"></a><span class="lineno"> 5144</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05145"></a><span class="lineno"> 5145</span>&#160;<span class="comment">/* RTCPS1CTL Control Bits */</span></div>
<div class="line"><a name="l05146"></a><span class="lineno"> 5146</span>&#160;<span class="preprocessor">#define RT1SSEL1_H             (0x0080)       </span><span class="comment">/* RTC Prescale Timer 1 Source Select Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05147"></a><span class="lineno"> 5147</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1SSEL0_H             (0x0040)       </span><span class="comment">/* RTC Prescale Timer 1 Source Select Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05148"></a><span class="lineno"> 5148</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PSDIV2_H            (0x0020)       </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05149"></a><span class="lineno"> 5149</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PSDIV1_H            (0x0010)       </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05150"></a><span class="lineno"> 5150</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PSDIV0_H            (0x0008)       </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05151"></a><span class="lineno"> 5151</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0400)</span></div>
<div class="line"><a name="l05152"></a><span class="lineno"> 5152</span>&#160;<span class="comment">//#define Reserved          (0x0200)</span></div>
<div class="line"><a name="l05153"></a><span class="lineno"> 5153</span>&#160;<span class="preprocessor">#define RT1PSHOLD_H            (0x0001)       </span><span class="comment">/* RTC Prescale Timer 1 Hold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05154"></a><span class="lineno"> 5154</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0080)</span></div>
<div class="line"><a name="l05155"></a><span class="lineno"> 5155</span>&#160;<span class="comment">//#define Reserved          (0x0040)</span></div>
<div class="line"><a name="l05156"></a><span class="lineno"> 5156</span>&#160;<span class="comment">//#define Reserved          (0x0020)</span></div>
<div class="line"><a name="l05157"></a><span class="lineno"> 5157</span>&#160;</div>
<div class="line"><a name="l05158"></a><span class="lineno"> 5158</span>&#160;<span class="preprocessor">#define RT1IP_0                (0x0000)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05159"></a><span class="lineno"> 5159</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP_1                (0x0004)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05160"></a><span class="lineno"> 5160</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP_2                (0x0008)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05161"></a><span class="lineno"> 5161</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP_3                (0x000C)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05162"></a><span class="lineno"> 5162</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP_4                (0x0010)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05163"></a><span class="lineno"> 5163</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP_5                (0x0014)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /64 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05164"></a><span class="lineno"> 5164</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP_6                (0x0018)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /128 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05165"></a><span class="lineno"> 5165</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP_7                (0x001C)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /256 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05166"></a><span class="lineno"> 5166</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05167"></a><span class="lineno"> 5167</span>&#160;<span class="comment">/* RTC Definitions */</span></div>
<div class="line"><a name="l05168"></a><span class="lineno"> 5168</span>&#160;<span class="preprocessor">#define RTCIV_NONE             (0x0000)       </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05169"></a><span class="lineno"> 5169</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCIV_RTCOFIFG         (0x0002)       </span><span class="comment">/* RTC Osc fault: RTCOFIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05170"></a><span class="lineno"> 5170</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCIV_RTCRDYIFG        (0x0004)       </span><span class="comment">/* RTC ready: RTCRDYIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05171"></a><span class="lineno"> 5171</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCIV_RTCTEVIFG        (0x0006)       </span><span class="comment">/* RTC interval timer: RTCTEVIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05172"></a><span class="lineno"> 5172</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCIV_RTCAIFG          (0x0008)       </span><span class="comment">/* RTC user alarm: RTCAIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05173"></a><span class="lineno"> 5173</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCIV_RT0PSIFG         (0x000A)       </span><span class="comment">/* RTC prescaler 0: RT0PSIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05174"></a><span class="lineno"> 5174</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCIV_RT1PSIFG         (0x000C)       </span><span class="comment">/* RTC prescaler 1: RT1PSIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05175"></a><span class="lineno"> 5175</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05176"></a><span class="lineno"> 5176</span>&#160;<span class="comment">/* Legacy Definitions */</span></div>
<div class="line"><a name="l05177"></a><span class="lineno"> 5177</span>&#160;<span class="preprocessor">#define RTC_NONE               (0x0000)       </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05178"></a><span class="lineno"> 5178</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_RTCOFIFG           (0x0002)       </span><span class="comment">/* RTC Osc fault: RTCOFIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05179"></a><span class="lineno"> 5179</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_RTCRDYIFG          (0x0004)       </span><span class="comment">/* RTC ready: RTCRDYIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05180"></a><span class="lineno"> 5180</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_RTCTEVIFG          (0x0006)       </span><span class="comment">/* RTC interval timer: RTCTEVIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05181"></a><span class="lineno"> 5181</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_RTCAIFG            (0x0008)       </span><span class="comment">/* RTC user alarm: RTCAIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05182"></a><span class="lineno"> 5182</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_RT0PSIFG           (0x000A)       </span><span class="comment">/* RTC prescaler 0: RT0PSIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05183"></a><span class="lineno"> 5183</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_RT1PSIFG           (0x000C)       </span><span class="comment">/* RTC prescaler 1: RT1PSIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05184"></a><span class="lineno"> 5184</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05185"></a><span class="lineno"> 5185</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l05186"></a><span class="lineno"> 5186</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l05187"></a><span class="lineno"> 5187</span>&#160;<span class="comment">* SFR - Special Function Register Module</span></div>
<div class="line"><a name="l05188"></a><span class="lineno"> 5188</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l05189"></a><span class="lineno"> 5189</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_SFR__            </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05190"></a><span class="lineno"> 5190</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05191"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6ed2d20072c6cffec659eff367789144"> 5191</a></span>&#160;<span class="preprocessor">#define OFS_SFRIE1             (0x0000)       </span><span class="comment">/* Interrupt Enable 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05192"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9917ce8ebba1f54aa524077d89a0524b"> 5192</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SFRIE1_L           OFS_SFRIE1</span></div>
<div class="line"><a name="l05193"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a96f031032d20f9f27e5f96bd301d30a2"> 5193</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SFRIE1_H           OFS_SFRIE1+1</span></div>
<div class="line"><a name="l05194"></a><span class="lineno"> 5194</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05195"></a><span class="lineno"> 5195</span>&#160;<span class="comment">/* SFRIE1 Control Bits */</span></div>
<div class="line"><a name="l05196"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab74209efcc9b0d273e44515c09ca9219"> 5196</a></span>&#160;<span class="preprocessor">#define WDTIE                  (0x0001)       </span><span class="comment">/* WDT Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05197"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab066cf7af33154ecefe4d60258c88819"> 5197</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFIE                   (0x0002)       </span><span class="comment">/* Osc Fault Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05198"></a><span class="lineno"> 5198</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0004)</span></div>
<div class="line"><a name="l05199"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8d4c0233fc8e918dda795706fbdf1fb5"> 5199</a></span>&#160;<span class="preprocessor">#define VMAIE                  (0x0008)       </span><span class="comment">/* Vacant Memory Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05200"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a118048d5ce4a24dacaed04244c16a935"> 5200</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NMIIE                  (0x0010)       </span><span class="comment">/* NMI Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05201"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a82176a431ba3ae1b79ef5e367316409f"> 5201</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define JMBINIE                (0x0040)       </span><span class="comment">/* JTAG Mail Box input Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05202"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af438ec95f1dd9dee70d673cb1443fbc9"> 5202</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define JMBOUTIE               (0x0080)       </span><span class="comment">/* JTAG Mail Box output Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05203"></a><span class="lineno"> 5203</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05204"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a36436a2ccfa78c9b68e181b1a231afa5"> 5204</a></span>&#160;<span class="preprocessor">#define WDTIE_L                (0x0001)       </span><span class="comment">/* WDT Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05205"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab7c3c6b51e60d8aef049136277716dd5"> 5205</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFIE_L                 (0x0002)       </span><span class="comment">/* Osc Fault Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05206"></a><span class="lineno"> 5206</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0004)</span></div>
<div class="line"><a name="l05207"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a31e8e6c82fc78816fa0eb6cfdaa58cfc"> 5207</a></span>&#160;<span class="preprocessor">#define VMAIE_L                (0x0008)       </span><span class="comment">/* Vacant Memory Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05208"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab9e7e25df69b48df018aea3c086b8e8f"> 5208</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NMIIE_L                (0x0010)       </span><span class="comment">/* NMI Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05209"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8ad7e4c24154ddeb50da66f7ecb48e3d"> 5209</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define JMBINIE_L              (0x0040)       </span><span class="comment">/* JTAG Mail Box input Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05210"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6e0eb3d84b72c6126edeb82bd5de8652"> 5210</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define JMBOUTIE_L             (0x0080)       </span><span class="comment">/* JTAG Mail Box output Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05211"></a><span class="lineno"> 5211</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05212"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac02f1f805304c565935951ab151fff63"> 5212</a></span>&#160;<span class="preprocessor">#define OFS_SFRIFG1            (0x0002)       </span><span class="comment">/* Interrupt Flag 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05213"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7d51b56111159d8eed1ab8906c1c3099"> 5213</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SFRIFG1_L          OFS_SFRIFG1</span></div>
<div class="line"><a name="l05214"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aaefa64d09ff9c575d868fbb68d128db2"> 5214</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SFRIFG1_H          OFS_SFRIFG1+1</span></div>
<div class="line"><a name="l05215"></a><span class="lineno"> 5215</span>&#160;<span class="preprocessor"></span><span class="comment">/* SFRIFG1 Control Bits */</span></div>
<div class="line"><a name="l05216"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af9ed659059eee81941b3ee453c84968c"> 5216</a></span>&#160;<span class="preprocessor">#define WDTIFG                 (0x0001)       </span><span class="comment">/* WDT Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05217"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab5ea12efc56ad0fb6afcd9a6c3dd134b"> 5217</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFIFG                  (0x0002)       </span><span class="comment">/* Osc Fault Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05218"></a><span class="lineno"> 5218</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0004)</span></div>
<div class="line"><a name="l05219"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a81e0b319f0d45759e0aa1f4a10f8fac5"> 5219</a></span>&#160;<span class="preprocessor">#define VMAIFG                 (0x0008)       </span><span class="comment">/* Vacant Memory Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05220"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab030e9aac536543b4d68ffa923bf7a30"> 5220</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NMIIFG                 (0x0010)       </span><span class="comment">/* NMI Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05221"></a><span class="lineno"> 5221</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0020)</span></div>
<div class="line"><a name="l05222"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aac35c554afd4aed29d9b18890d4b33fb"> 5222</a></span>&#160;<span class="preprocessor">#define JMBINIFG               (0x0040)       </span><span class="comment">/* JTAG Mail Box input Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05223"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#abf5d0fcabb799bc4774b7f5261812da8"> 5223</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define JMBOUTIFG              (0x0080)       </span><span class="comment">/* JTAG Mail Box output Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05224"></a><span class="lineno"> 5224</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05225"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#adc61fe0a1970368a90c8ccc48b3ccff5"> 5225</a></span>&#160;<span class="preprocessor">#define WDTIFG_L               (0x0001)       </span><span class="comment">/* WDT Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05226"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af2d52c21362999d6d6dc877bf35d8663"> 5226</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFIFG_L                (0x0002)       </span><span class="comment">/* Osc Fault Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05227"></a><span class="lineno"> 5227</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0004)</span></div>
<div class="line"><a name="l05228"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9b05971a3a9567131e6beb1a6a4eda04"> 5228</a></span>&#160;<span class="preprocessor">#define VMAIFG_L               (0x0008)       </span><span class="comment">/* Vacant Memory Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05229"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a27642a1c20a4f23538215198f774ea06"> 5229</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NMIIFG_L               (0x0010)       </span><span class="comment">/* NMI Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05230"></a><span class="lineno"> 5230</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0020)</span></div>
<div class="line"><a name="l05231"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aedd08455635591870e6a72c543a7c4c0"> 5231</a></span>&#160;<span class="preprocessor">#define JMBINIFG_L             (0x0040)       </span><span class="comment">/* JTAG Mail Box input Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05232"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afaa7ff4c123bad10d53572e32afa2718"> 5232</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define JMBOUTIFG_L            (0x0080)       </span><span class="comment">/* JTAG Mail Box output Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05233"></a><span class="lineno"> 5233</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05234"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#acd660f2dfb7bd21787670366c4f2aa67"> 5234</a></span>&#160;<span class="preprocessor">#define OFS_SFRRPCR            (0x0004)       </span><span class="comment">/* RESET Pin Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05235"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4de258eebc8a48e1809111925fa3b46e"> 5235</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SFRRPCR_L          OFS_SFRRPCR</span></div>
<div class="line"><a name="l05236"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae82dec804d53803dd06bc9c1ee8e8f63"> 5236</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SFRRPCR_H          OFS_SFRRPCR+1</span></div>
<div class="line"><a name="l05237"></a><span class="lineno"> 5237</span>&#160;<span class="preprocessor"></span><span class="comment">/* SFRRPCR Control Bits */</span></div>
<div class="line"><a name="l05238"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aafc76cd3e63443c3a5fd18e7b33ed8b8"> 5238</a></span>&#160;<span class="preprocessor">#define SYSNMI                 (0x0001)       </span><span class="comment">/* NMI select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05239"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a667c3f3d869b58df0171dbb66693bd6b"> 5239</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSNMIIES              (0x0002)       </span><span class="comment">/* NMI edge select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05240"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a10656af97e427ad597da2aabe8a6c755"> 5240</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSRSTUP               (0x0004)       </span><span class="comment">/* RESET Pin pull down/up select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05241"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a009aedc37e00666459fbcecf5dba2c6e"> 5241</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSRSTRE               (0x0008)       </span><span class="comment">/* RESET Pin Resistor enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05242"></a><span class="lineno"> 5242</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05243"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab4c6bd0107a98693637a1945cc2f1f0b"> 5243</a></span>&#160;<span class="preprocessor">#define SYSNMI_L               (0x0001)       </span><span class="comment">/* NMI select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05244"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a80378895b885ed7ba64ed0155df87a96"> 5244</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSNMIIES_L            (0x0002)       </span><span class="comment">/* NMI edge select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05245"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab138176fe6b85905e92df6f015de01ca"> 5245</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSRSTUP_L             (0x0004)       </span><span class="comment">/* RESET Pin pull down/up select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05246"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5c10b408fce6721d4c4f588fb9df54fb"> 5246</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSRSTRE_L             (0x0008)       </span><span class="comment">/* RESET Pin Resistor enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05247"></a><span class="lineno"> 5247</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05248"></a><span class="lineno"> 5248</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l05249"></a><span class="lineno"> 5249</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l05250"></a><span class="lineno"> 5250</span>&#160;<span class="comment">* SYS - System Module</span></div>
<div class="line"><a name="l05251"></a><span class="lineno"> 5251</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l05252"></a><span class="lineno"> 5252</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_SYS__            </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05253"></a><span class="lineno"> 5253</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05254"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8a4b6e8f203c1ff2cb52e2738bab8bb4"> 5254</a></span>&#160;<span class="preprocessor">#define OFS_SYSCTL             (0x0000)       </span><span class="comment">/* System control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05255"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a62d724705315307ee395ded73100eb40"> 5255</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSCTL_L           OFS_SYSCTL</span></div>
<div class="line"><a name="l05256"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a30d579dabaa1fe0ac112a88dfed578d6"> 5256</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSCTL_H           OFS_SYSCTL+1</span></div>
<div class="line"><a name="l05257"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac827cac688a1e87e5c28255af6f9bb9b"> 5257</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSBSLC            (0x0002)       </span><span class="comment">/* Boot strap configuration area */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05258"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#abbdd29c186e34c9ffecb1ba842f106d5"> 5258</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSBSLC_L          OFS_SYSBSLC</span></div>
<div class="line"><a name="l05259"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a407a3cd21d63836a04753bdbba714167"> 5259</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSBSLC_H          OFS_SYSBSLC+1</span></div>
<div class="line"><a name="l05260"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3f2ea62ed9887a5e6cdd279f4c51fc8a"> 5260</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSJMBC            (0x0006)       </span><span class="comment">/* JTAG mailbox control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05261"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7ed9be3d79d0f37462b77d3b3b7c80fb"> 5261</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSJMBC_L          OFS_SYSJMBC</span></div>
<div class="line"><a name="l05262"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a53268c5457db10041780aa9eead39bbd"> 5262</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSJMBC_H          OFS_SYSJMBC+1</span></div>
<div class="line"><a name="l05263"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3cc29bac48114e664c7797cec1ca4fa6"> 5263</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSJMBI0           (0x0008)       </span><span class="comment">/* JTAG mailbox input 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05264"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab37c7ed5db197d9c3337a5954acd8460"> 5264</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSJMBI0_L         OFS_SYSJMBI0</span></div>
<div class="line"><a name="l05265"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7354b5c1f2e076771641a4985485ac1b"> 5265</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSJMBI0_H         OFS_SYSJMBI0+1</span></div>
<div class="line"><a name="l05266"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0f4a493cd6d6762aa04d65b79a2c147d"> 5266</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSJMBI1           (0x000A)       </span><span class="comment">/* JTAG mailbox input 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05267"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af73e8b48f7caccb76589e18f94c2e4d0"> 5267</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSJMBI1_L         OFS_SYSJMBI1</span></div>
<div class="line"><a name="l05268"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afe47c942c302ba5d0ee9d2ea1d6a4a3d"> 5268</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSJMBI1_H         OFS_SYSJMBI1+1</span></div>
<div class="line"><a name="l05269"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a84a3b059eb52c98f30b9ed772681d33a"> 5269</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSJMBO0           (0x000C)       </span><span class="comment">/* JTAG mailbox output 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05270"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae22fee6f55adc41ec722327838be9d6f"> 5270</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSJMBO0_L         OFS_SYSJMBO0</span></div>
<div class="line"><a name="l05271"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6c766d0c0c4d65804d18ba4bbddfe890"> 5271</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSJMBO0_H         OFS_SYSJMBO0+1</span></div>
<div class="line"><a name="l05272"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a93276d6d82accec069ed541519ef4f57"> 5272</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSJMBO1           (0x000E)       </span><span class="comment">/* JTAG mailbox output 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05273"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab1282a15a14114d16d01f07368a8409b"> 5273</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSJMBO1_L         OFS_SYSJMBO1</span></div>
<div class="line"><a name="l05274"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9d7acba0097ccc8294afe2f5664e6281"> 5274</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSJMBO1_H         OFS_SYSJMBO1+1</span></div>
<div class="line"><a name="l05275"></a><span class="lineno"> 5275</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05276"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a73eb7128df5ea6232c2dfe08efd28910"> 5276</a></span>&#160;<span class="preprocessor">#define OFS_SYSBERRIV          (0x0018)       </span><span class="comment">/* Bus Error vector generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05277"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4815419be4c7491cdb0bc667e4d34e6a"> 5277</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSBERRIV_L        OFS_SYSBERRIV</span></div>
<div class="line"><a name="l05278"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab4fcb82b13fbee59528f254fa0997a9c"> 5278</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSBERRIV_H        OFS_SYSBERRIV+1</span></div>
<div class="line"><a name="l05279"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad96bac11125b13f6df5c307eb0d6b7db"> 5279</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSUNIV            (0x001A)       </span><span class="comment">/* User NMI vector generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05280"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae5b2897a07ffb9bc833e97dced849acf"> 5280</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSUNIV_L          OFS_SYSUNIV</span></div>
<div class="line"><a name="l05281"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0506da51c1f11626834e4a8819d4991d"> 5281</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSUNIV_H          OFS_SYSUNIV+1</span></div>
<div class="line"><a name="l05282"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3a149a2c266a3e9caa7accafdfa9cc9d"> 5282</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSSNIV            (0x001C)       </span><span class="comment">/* System NMI vector generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05283"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a15aaf972748c004920b4af305e41259c"> 5283</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSSNIV_L          OFS_SYSSNIV</span></div>
<div class="line"><a name="l05284"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad4e335f6ba88abeaa6a14615212813a8"> 5284</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSSNIV_H          OFS_SYSSNIV+1</span></div>
<div class="line"><a name="l05285"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a75f3bb50f06e39b9b7a18a51c1bdc241"> 5285</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSRSTIV           (0x001E)       </span><span class="comment">/* Reset vector generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05286"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#acae0d5bb36b89dfab67481fb327b3bf7"> 5286</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSRSTIV_L         OFS_SYSRSTIV</span></div>
<div class="line"><a name="l05287"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a789f91f011ad5067788619dec3b8f68e"> 5287</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSRSTIV_H         OFS_SYSRSTIV+1</span></div>
<div class="line"><a name="l05288"></a><span class="lineno"> 5288</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05289"></a><span class="lineno"> 5289</span>&#160;<span class="comment">/* SYSCTL Control Bits */</span></div>
<div class="line"><a name="l05290"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4eb76842b7864e05e8f677d60931e258"> 5290</a></span>&#160;<span class="preprocessor">#define SYSRIVECT              (0x0001)       </span><span class="comment">/* SYS - RAM based interrupt vectors */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05291"></a><span class="lineno"> 5291</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0002)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05292"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a27d1609a871d5a60e1e30c5d698da779"> 5292</a></span>&#160;<span class="preprocessor">#define SYSPMMPE               (0x0004)       </span><span class="comment">/* SYS - PMM access protect */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05293"></a><span class="lineno"> 5293</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0008)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05294"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aabcbbe1f502c1636b0e0e51e4c3524d3"> 5294</a></span>&#160;<span class="preprocessor">#define SYSBSLIND              (0x0010)       </span><span class="comment">/* SYS - TCK/RST indication detected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05295"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2585aaa2ee293d488f33c783168bc45d"> 5295</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSJTAGPIN             (0x0020)       </span><span class="comment">/* SYS - Dedicated JTAG pins enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05296"></a><span class="lineno"> 5296</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0040)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05297"></a><span class="lineno"> 5297</span>&#160;<span class="comment">//#define RESERVED            (0x0080)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05298"></a><span class="lineno"> 5298</span>&#160;<span class="comment">//#define RESERVED            (0x0100)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05299"></a><span class="lineno"> 5299</span>&#160;<span class="comment">//#define RESERVED            (0x0200)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05300"></a><span class="lineno"> 5300</span>&#160;<span class="comment">//#define RESERVED            (0x0400)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05301"></a><span class="lineno"> 5301</span>&#160;<span class="comment">//#define RESERVED            (0x0800)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05302"></a><span class="lineno"> 5302</span>&#160;<span class="comment">//#define RESERVED            (0x1000)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05303"></a><span class="lineno"> 5303</span>&#160;<span class="comment">//#define RESERVED            (0x2000)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05304"></a><span class="lineno"> 5304</span>&#160;<span class="comment">//#define RESERVED            (0x4000)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05305"></a><span class="lineno"> 5305</span>&#160;<span class="comment">//#define RESERVED            (0x8000)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05306"></a><span class="lineno"> 5306</span>&#160;</div>
<div class="line"><a name="l05307"></a><span class="lineno"> 5307</span>&#160;<span class="comment">/* SYSCTL Control Bits */</span></div>
<div class="line"><a name="l05308"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3bfb28f112c2708086a45629cfce0ec3"> 5308</a></span>&#160;<span class="preprocessor">#define SYSRIVECT_L            (0x0001)       </span><span class="comment">/* SYS - RAM based interrupt vectors */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05309"></a><span class="lineno"> 5309</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0002)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05310"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2a6d0b7d635972c646c4131f8c04302b"> 5310</a></span>&#160;<span class="preprocessor">#define SYSPMMPE_L             (0x0004)       </span><span class="comment">/* SYS - PMM access protect */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05311"></a><span class="lineno"> 5311</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0008)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05312"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa64542ff9d89211e0f6121b239692575"> 5312</a></span>&#160;<span class="preprocessor">#define SYSBSLIND_L            (0x0010)       </span><span class="comment">/* SYS - TCK/RST indication detected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05313"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6f7ae0621c87b0df028f418051ec2b99"> 5313</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSJTAGPIN_L           (0x0020)       </span><span class="comment">/* SYS - Dedicated JTAG pins enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05314"></a><span class="lineno"> 5314</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0040)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05315"></a><span class="lineno"> 5315</span>&#160;<span class="comment">//#define RESERVED            (0x0080)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05316"></a><span class="lineno"> 5316</span>&#160;<span class="comment">//#define RESERVED            (0x0100)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05317"></a><span class="lineno"> 5317</span>&#160;<span class="comment">//#define RESERVED            (0x0200)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05318"></a><span class="lineno"> 5318</span>&#160;<span class="comment">//#define RESERVED            (0x0400)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05319"></a><span class="lineno"> 5319</span>&#160;<span class="comment">//#define RESERVED            (0x0800)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05320"></a><span class="lineno"> 5320</span>&#160;<span class="comment">//#define RESERVED            (0x1000)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05321"></a><span class="lineno"> 5321</span>&#160;<span class="comment">//#define RESERVED            (0x2000)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05322"></a><span class="lineno"> 5322</span>&#160;<span class="comment">//#define RESERVED            (0x4000)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05323"></a><span class="lineno"> 5323</span>&#160;<span class="comment">//#define RESERVED            (0x8000)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05324"></a><span class="lineno"> 5324</span>&#160;</div>
<div class="line"><a name="l05325"></a><span class="lineno"> 5325</span>&#160;<span class="comment">/* SYSBSLC Control Bits */</span></div>
<div class="line"><a name="l05326"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4266a4a221efef078dcd07689c9535b8"> 5326</a></span>&#160;<span class="preprocessor">#define SYSBSLSIZE0            (0x0001)       </span><span class="comment">/* SYS - BSL Protection Size 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05327"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5d49a0cf51a58454f1b3c15a83623b2e"> 5327</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSBSLSIZE1            (0x0002)       </span><span class="comment">/* SYS - BSL Protection Size 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05328"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a071df8043bf164b240d377e6acfe06e4"> 5328</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSBSLR                (0x0004)       </span><span class="comment">/* SYS - RAM assigned to BSL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05329"></a><span class="lineno"> 5329</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0008)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05330"></a><span class="lineno"> 5330</span>&#160;<span class="comment">//#define RESERVED            (0x0010)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05331"></a><span class="lineno"> 5331</span>&#160;<span class="comment">//#define RESERVED            (0x0020)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05332"></a><span class="lineno"> 5332</span>&#160;<span class="comment">//#define RESERVED            (0x0040)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05333"></a><span class="lineno"> 5333</span>&#160;<span class="comment">//#define RESERVED            (0x0080)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05334"></a><span class="lineno"> 5334</span>&#160;<span class="comment">//#define RESERVED            (0x0100)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05335"></a><span class="lineno"> 5335</span>&#160;<span class="comment">//#define RESERVED            (0x0200)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05336"></a><span class="lineno"> 5336</span>&#160;<span class="comment">//#define RESERVED            (0x0400)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05337"></a><span class="lineno"> 5337</span>&#160;<span class="comment">//#define RESERVED            (0x0800)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05338"></a><span class="lineno"> 5338</span>&#160;<span class="comment">//#define RESERVED            (0x1000)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05339"></a><span class="lineno"> 5339</span>&#160;<span class="comment">//#define RESERVED            (0x2000)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05340"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6a129d7a4103693cec3bd0ee9daef6f2"> 5340</a></span>&#160;<span class="preprocessor">#define SYSBSLOFF              (0x4000)       </span><span class="comment">/* SYS - BSL Memory disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05341"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9b4f66a4d099686c674cc9588843c71c"> 5341</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSBSLPE               (0x8000)       </span><span class="comment">/* SYS - BSL Memory protection enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05342"></a><span class="lineno"> 5342</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05343"></a><span class="lineno"> 5343</span>&#160;<span class="comment">/* SYSBSLC Control Bits */</span></div>
<div class="line"><a name="l05344"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aaa6ce80b0e7e2ca4bb5a45f2392db4c2"> 5344</a></span>&#160;<span class="preprocessor">#define SYSBSLSIZE0_L          (0x0001)       </span><span class="comment">/* SYS - BSL Protection Size 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05345"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a12fed764ab179801004136ba069cc4d2"> 5345</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSBSLSIZE1_L          (0x0002)       </span><span class="comment">/* SYS - BSL Protection Size 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05346"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aea4499a21ea73758d20d76e358cc41c5"> 5346</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSBSLR_L              (0x0004)       </span><span class="comment">/* SYS - RAM assigned to BSL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05347"></a><span class="lineno"> 5347</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0008)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05348"></a><span class="lineno"> 5348</span>&#160;<span class="comment">//#define RESERVED            (0x0010)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05349"></a><span class="lineno"> 5349</span>&#160;<span class="comment">//#define RESERVED            (0x0020)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05350"></a><span class="lineno"> 5350</span>&#160;<span class="comment">//#define RESERVED            (0x0040)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05351"></a><span class="lineno"> 5351</span>&#160;<span class="comment">//#define RESERVED            (0x0080)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05352"></a><span class="lineno"> 5352</span>&#160;<span class="comment">//#define RESERVED            (0x0100)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05353"></a><span class="lineno"> 5353</span>&#160;<span class="comment">//#define RESERVED            (0x0200)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05354"></a><span class="lineno"> 5354</span>&#160;<span class="comment">//#define RESERVED            (0x0400)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05355"></a><span class="lineno"> 5355</span>&#160;<span class="comment">//#define RESERVED            (0x0800)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05356"></a><span class="lineno"> 5356</span>&#160;<span class="comment">//#define RESERVED            (0x1000)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05357"></a><span class="lineno"> 5357</span>&#160;<span class="comment">//#define RESERVED            (0x2000)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05358"></a><span class="lineno"> 5358</span>&#160;</div>
<div class="line"><a name="l05359"></a><span class="lineno"> 5359</span>&#160;<span class="comment">/* SYSBSLC Control Bits */</span></div>
<div class="line"><a name="l05360"></a><span class="lineno"> 5360</span>&#160;<span class="comment">//#define RESERVED            (0x0008)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05361"></a><span class="lineno"> 5361</span>&#160;<span class="comment">//#define RESERVED            (0x0010)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05362"></a><span class="lineno"> 5362</span>&#160;<span class="comment">//#define RESERVED            (0x0020)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05363"></a><span class="lineno"> 5363</span>&#160;<span class="comment">//#define RESERVED            (0x0040)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05364"></a><span class="lineno"> 5364</span>&#160;<span class="comment">//#define RESERVED            (0x0080)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05365"></a><span class="lineno"> 5365</span>&#160;<span class="comment">//#define RESERVED            (0x0100)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05366"></a><span class="lineno"> 5366</span>&#160;<span class="comment">//#define RESERVED            (0x0200)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05367"></a><span class="lineno"> 5367</span>&#160;<span class="comment">//#define RESERVED            (0x0400)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05368"></a><span class="lineno"> 5368</span>&#160;<span class="comment">//#define RESERVED            (0x0800)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05369"></a><span class="lineno"> 5369</span>&#160;<span class="comment">//#define RESERVED            (0x1000)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05370"></a><span class="lineno"> 5370</span>&#160;<span class="comment">//#define RESERVED            (0x2000)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05371"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab768a33b5411eae552f71bd9ae97185b"> 5371</a></span>&#160;<span class="preprocessor">#define SYSBSLOFF_H            (0x0040)       </span><span class="comment">/* SYS - BSL Memory disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05372"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9cd3cf672e3ea2aea13b9b2ff30cd148"> 5372</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSBSLPE_H             (0x0080)       </span><span class="comment">/* SYS - BSL Memory protection enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05373"></a><span class="lineno"> 5373</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05374"></a><span class="lineno"> 5374</span>&#160;<span class="comment">/* SYSJMBC Control Bits */</span></div>
<div class="line"><a name="l05375"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afef4e3b022cb5d66af65e7e025183484"> 5375</a></span>&#160;<span class="preprocessor">#define JMBIN0FG               (0x0001)       </span><span class="comment">/* SYS - Incoming JTAG Mailbox 0 Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05376"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab6fb4648dd4de775646a4f0ea4daef3f"> 5376</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define JMBIN1FG               (0x0002)       </span><span class="comment">/* SYS - Incoming JTAG Mailbox 1 Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05377"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a67bba6fe75e41c3824d0c9166c15fcb6"> 5377</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define JMBOUT0FG              (0x0004)       </span><span class="comment">/* SYS - Outgoing JTAG Mailbox 0 Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05378"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a518929196965c424dcf873193986f3b4"> 5378</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define JMBOUT1FG              (0x0008)       </span><span class="comment">/* SYS - Outgoing JTAG Mailbox 1 Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05379"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5cd7d5e854e69ea2db9ac39c2148a06f"> 5379</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define JMBMODE                (0x0010)       </span><span class="comment">/* SYS - JMB 16/32 Bit Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05380"></a><span class="lineno"> 5380</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0020)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05381"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6947ab4ae35277711d7db4fcea706b0f"> 5381</a></span>&#160;<span class="preprocessor">#define JMBCLR0OFF             (0x0040)       </span><span class="comment">/* SYS - Incoming JTAG Mailbox 0 Flag auto-clear disalbe */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05382"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a25f329db5b762104981e46048be11170"> 5382</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define JMBCLR1OFF             (0x0080)       </span><span class="comment">/* SYS - Incoming JTAG Mailbox 1 Flag auto-clear disalbe */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05383"></a><span class="lineno"> 5383</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0100)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05384"></a><span class="lineno"> 5384</span>&#160;<span class="comment">//#define RESERVED            (0x0200)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05385"></a><span class="lineno"> 5385</span>&#160;<span class="comment">//#define RESERVED            (0x0400)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05386"></a><span class="lineno"> 5386</span>&#160;<span class="comment">//#define RESERVED            (0x0800)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05387"></a><span class="lineno"> 5387</span>&#160;<span class="comment">//#define RESERVED            (0x1000)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05388"></a><span class="lineno"> 5388</span>&#160;<span class="comment">//#define RESERVED            (0x2000)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05389"></a><span class="lineno"> 5389</span>&#160;<span class="comment">//#define RESERVED            (0x4000)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05390"></a><span class="lineno"> 5390</span>&#160;<span class="comment">//#define RESERVED            (0x8000)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05391"></a><span class="lineno"> 5391</span>&#160;</div>
<div class="line"><a name="l05392"></a><span class="lineno"> 5392</span>&#160;<span class="comment">/* SYSJMBC Control Bits */</span></div>
<div class="line"><a name="l05393"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a22e47470e1b8259a85ec075e8f4b5eee"> 5393</a></span>&#160;<span class="preprocessor">#define JMBIN0FG_L             (0x0001)       </span><span class="comment">/* SYS - Incoming JTAG Mailbox 0 Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05394"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab72671a4300f770472444fe2f0347728"> 5394</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define JMBIN1FG_L             (0x0002)       </span><span class="comment">/* SYS - Incoming JTAG Mailbox 1 Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05395"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a642a9bdb3907bb85c3cded68cdf58d07"> 5395</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define JMBOUT0FG_L            (0x0004)       </span><span class="comment">/* SYS - Outgoing JTAG Mailbox 0 Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05396"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a802cb991cee12ba0b13886225b3657d0"> 5396</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define JMBOUT1FG_L            (0x0008)       </span><span class="comment">/* SYS - Outgoing JTAG Mailbox 1 Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05397"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#abd75c82b5cea9e368c6d948ef590dae3"> 5397</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define JMBMODE_L              (0x0010)       </span><span class="comment">/* SYS - JMB 16/32 Bit Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05398"></a><span class="lineno"> 5398</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0020)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05399"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#acd43100008baf56dca3fb1f4f6e4474b"> 5399</a></span>&#160;<span class="preprocessor">#define JMBCLR0OFF_L           (0x0040)       </span><span class="comment">/* SYS - Incoming JTAG Mailbox 0 Flag auto-clear disalbe */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05400"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a830d408d5a2e1b3eaf02f487f03b748e"> 5400</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define JMBCLR1OFF_L           (0x0080)       </span><span class="comment">/* SYS - Incoming JTAG Mailbox 1 Flag auto-clear disalbe */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05401"></a><span class="lineno"> 5401</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0100)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05402"></a><span class="lineno"> 5402</span>&#160;<span class="comment">//#define RESERVED            (0x0200)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05403"></a><span class="lineno"> 5403</span>&#160;<span class="comment">//#define RESERVED            (0x0400)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05404"></a><span class="lineno"> 5404</span>&#160;<span class="comment">//#define RESERVED            (0x0800)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05405"></a><span class="lineno"> 5405</span>&#160;<span class="comment">//#define RESERVED            (0x1000)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05406"></a><span class="lineno"> 5406</span>&#160;<span class="comment">//#define RESERVED            (0x2000)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05407"></a><span class="lineno"> 5407</span>&#160;<span class="comment">//#define RESERVED            (0x4000)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05408"></a><span class="lineno"> 5408</span>&#160;<span class="comment">//#define RESERVED            (0x8000)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l05409"></a><span class="lineno"> 5409</span>&#160;</div>
<div class="line"><a name="l05410"></a><span class="lineno"> 5410</span>&#160;</div>
<div class="line"><a name="l05411"></a><span class="lineno"> 5411</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l05412"></a><span class="lineno"> 5412</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l05413"></a><span class="lineno"> 5413</span>&#160;<span class="comment">* Timerx_A7</span></div>
<div class="line"><a name="l05414"></a><span class="lineno"> 5414</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l05415"></a><span class="lineno"> 5415</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_TxA7__            </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05416"></a><span class="lineno"> 5416</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05417"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a904a6b9dfdde23aa1075fb7a0402c808"> 5417</a></span>&#160;<span class="preprocessor">#define OFS_TAxCTL             (0x0000)       </span><span class="comment">/* Timerx_A7 Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05418"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aeef6e065270c70186030bee17cccc319"> 5418</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TAxCCTL0           (0x0002)       </span><span class="comment">/* Timerx_A7 Capture/Compare Control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05419"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#abd4827f0ee28c460fdd400e79aab612c"> 5419</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TAxCCTL1           (0x0004)       </span><span class="comment">/* Timerx_A7 Capture/Compare Control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05420"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa5513bf176c6cfd8f84f9fb2d6fc006a"> 5420</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TAxCCTL2           (0x0006)       </span><span class="comment">/* Timerx_A7 Capture/Compare Control 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05421"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#abeaa170b7c856cde20c7a5d8f58986fd"> 5421</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TAxCCTL3           (0x0008)       </span><span class="comment">/* Timerx_A7 Capture/Compare Control 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05422"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3549194ce0cd1ff0a93014294ea74ed4"> 5422</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TAxCCTL4           (0x000A)       </span><span class="comment">/* Timerx_A7 Capture/Compare Control 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05423"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a620461532b7763081155224c7a7f2d77"> 5423</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TAxCCTL5           (0x000C)       </span><span class="comment">/* Timerx_A7 Capture/Compare Control 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05424"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0e5fd49816e281d4093b57376e319614"> 5424</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TAxCCTL6           (0x000E)       </span><span class="comment">/* Timerx_A7 Capture/Compare Control 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05425"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a801df62fcb2e7940e48954c22ae04c51"> 5425</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TAxR               (0x0010)       </span><span class="comment">/* Timerx_A7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05426"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a39092db9a4cb16ee44cf22cd1fc78a43"> 5426</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TAxCCR0            (0x0012)       </span><span class="comment">/* Timerx_A7 Capture/Compare 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05427"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a60857a8ac3b064bb47445b2eea9292d0"> 5427</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TAxCCR1            (0x0014)       </span><span class="comment">/* Timerx_A7 Capture/Compare 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05428"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#adea72971963e396685951c64e82081ca"> 5428</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TAxCCR2            (0x0016)       </span><span class="comment">/* Timerx_A7 Capture/Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05429"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a959d2b8dd8bb69a05c933869b1c8cb9d"> 5429</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TAxCCR3            (0x0018)       </span><span class="comment">/* Timerx_A7 Capture/Compare 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05430"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac0829825ed9e23b78fe05214cabf8b6f"> 5430</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TAxCCR4            (0x001A)       </span><span class="comment">/* Timerx_A7 Capture/Compare 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05431"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3e5c7bd509fdfc83a64a778935cffa3d"> 5431</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TAxCCR5            (0x001C)       </span><span class="comment">/* Timerx_A7 Capture/Compare 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05432"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4a3ca93da7ac24daa1eb2d121e46e054"> 5432</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TAxCCR6            (0x001E)       </span><span class="comment">/* Timerx_A7 Capture/Compare 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05433"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0cd0ad3a3f26716ff3b39d451ba124ea"> 5433</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TAxIV              (0x002E)       </span><span class="comment">/* Timerx_A7 Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05434"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9ff7aef19427380dc0afffd37fec16ff"> 5434</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TAxEX0             (0x0020)       </span><span class="comment">/* Timerx_A7 Expansion Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05435"></a><span class="lineno"> 5435</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05436"></a><span class="lineno"> 5436</span>&#160;<span class="comment">/* Bits are already defined within the Timer0_Ax */</span></div>
<div class="line"><a name="l05437"></a><span class="lineno"> 5437</span>&#160;</div>
<div class="line"><a name="l05438"></a><span class="lineno"> 5438</span>&#160;<span class="comment">/* TAxIV Definitions */</span></div>
<div class="line"><a name="l05439"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae1bc4cb999b79a68db06bffb618bdb67"> 5439</a></span>&#160;<span class="preprocessor">#define TAxIV_NONE             (0x0000)       </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05440"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6181a23fb5356367653f0be74725a78c"> 5440</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAxIV_TACCR1           (0x0002)       </span><span class="comment">/* TAxCCR1_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05441"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5e9c232647c8908a66c8a12ce1a37d97"> 5441</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAxIV_TACCR2           (0x0004)       </span><span class="comment">/* TAxCCR2_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05442"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a522eebab3674767a6853e66a66c55c81"> 5442</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAxIV_TACCR3           (0x0006)       </span><span class="comment">/* TAxCCR3_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05443"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a44a75339df79fd194bd2f17a857d4ff6"> 5443</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAxIV_TACCR4           (0x0008)       </span><span class="comment">/* TAxCCR4_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05444"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a50caec3a83bf6976054aa049ebac9ee8"> 5444</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAxIV_TACCR5           (0x000A)       </span><span class="comment">/* TAxCCR5_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05445"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae9559e3760b74ea9788eac21685cadd7"> 5445</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAxIV_TACCR6           (0x000C)       </span><span class="comment">/* TAxCCR6_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05446"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4a202fa7a78140a562861742eadff903"> 5446</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAxIV_TAIFG            (0x000E)       </span><span class="comment">/* TAxIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05447"></a><span class="lineno"> 5447</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05448"></a><span class="lineno"> 5448</span>&#160;<span class="comment">/* Legacy Defines */</span></div>
<div class="line"><a name="l05449"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab48757dfaea4690ade2304f737278290"> 5449</a></span>&#160;<span class="preprocessor">#define TAxIV_TAxCCR1          (0x0002)       </span><span class="comment">/* TAxCCR1_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05450"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5f59d4019527da0fd7cfefb7acc90d72"> 5450</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAxIV_TAxCCR2          (0x0004)       </span><span class="comment">/* TAxCCR2_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05451"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af9d2706cd9e29c9b606d4312872d71b8"> 5451</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAxIV_TAxCCR3          (0x0006)       </span><span class="comment">/* TAxCCR3_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05452"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa3048cb365fc215bd81a16385898c85d"> 5452</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAxIV_TAxCCR4          (0x0008)       </span><span class="comment">/* TAxCCR4_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05453"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a33dbebfc2177af3a4b766ab3ba57c00e"> 5453</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAxIV_TAxCCR5          (0x000A)       </span><span class="comment">/* TAxCCR5_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05454"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5d2131dba8e7a8cdb52a60d4902c4645"> 5454</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAxIV_TAxCCR6          (0x000C)       </span><span class="comment">/* TAxCCR6_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05455"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2756b7d212f3b3c0cf6cf47bebc1b5b1"> 5455</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAxIV_TAxIFG           (0x000E)       </span><span class="comment">/* TAxIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05456"></a><span class="lineno"> 5456</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05457"></a><span class="lineno"> 5457</span>&#160;<span class="comment">/* TAxCTL Control Bits */</span></div>
<div class="line"><a name="l05458"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0b0e68d18ef37d739c0e227c52628d08"> 5458</a></span>&#160;<span class="preprocessor">#define TASSEL1                (0x0200)       </span><span class="comment">/* Timer A clock source select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05459"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5c30b6b10dac8bf5dd1f6493a9462ca9"> 5459</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TASSEL0                (0x0100)       </span><span class="comment">/* Timer A clock source select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05460"></a><span class="lineno"> 5460</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID1                    (0x0080)       </span><span class="comment">/* Timer A clock input divider 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05461"></a><span class="lineno"> 5461</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID0                    (0x0040)       </span><span class="comment">/* Timer A clock input divider 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05462"></a><span class="lineno"> 5462</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC1                    (0x0020)       </span><span class="comment">/* Timer A mode control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05463"></a><span class="lineno"> 5463</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC0                    (0x0010)       </span><span class="comment">/* Timer A mode control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05464"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7607a8cc10f5baee93b1238d067d6660"> 5464</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TACLR                  (0x0004)       </span><span class="comment">/* Timer A counter clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05465"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a02ea12e4823f3e8d6d432b3b14a88014"> 5465</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAIE                   (0x0002)       </span><span class="comment">/* Timer A counter interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05466"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad9ab8a5f37e34bbf12c70385c51fec85"> 5466</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAIFG                  (0x0001)       </span><span class="comment">/* Timer A counter interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05467"></a><span class="lineno"> 5467</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05468"></a><span class="lineno"> 5468</span>&#160;<span class="preprocessor">#define MC_0                   (0*0x10u)      </span><span class="comment">/* Timer A mode control: 0 - Stop */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05469"></a><span class="lineno"> 5469</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC_1                   (1*0x10u)      </span><span class="comment">/* Timer A mode control: 1 - Up to CCR0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05470"></a><span class="lineno"> 5470</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC_2                   (2*0x10u)      </span><span class="comment">/* Timer A mode control: 2 - Continuous up */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05471"></a><span class="lineno"> 5471</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC_3                   (3*0x10u)      </span><span class="comment">/* Timer A mode control: 3 - Up/Down */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05472"></a><span class="lineno"> 5472</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID_0                   (0*0x40u)      </span><span class="comment">/* Timer A input divider: 0 - /1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05473"></a><span class="lineno"> 5473</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID_1                   (1*0x40u)      </span><span class="comment">/* Timer A input divider: 1 - /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05474"></a><span class="lineno"> 5474</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID_2                   (2*0x40u)      </span><span class="comment">/* Timer A input divider: 2 - /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05475"></a><span class="lineno"> 5475</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID_3                   (3*0x40u)      </span><span class="comment">/* Timer A input divider: 3 - /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05476"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9aaa836fa69872a02ff5ee34acc02b4b"> 5476</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TASSEL_0               (0*0x100u)     </span><span class="comment">/* Timer A clock source select: 0 - TACLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05477"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a49bfbda859edc7236f16819ab9144039"> 5477</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TASSEL_1               (1*0x100u)     </span><span class="comment">/* Timer A clock source select: 1 - ACLK  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05478"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a486e5a5ea3e899fff65c28faf305c8c1"> 5478</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TASSEL_2               (2*0x100u)     </span><span class="comment">/* Timer A clock source select: 2 - SMCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05479"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6e36fa1ab2cf6df4d23a279e033559e7"> 5479</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TASSEL_3               (3*0x100u)     </span><span class="comment">/* Timer A clock source select: 3 - INCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05480"></a><span class="lineno"> 5480</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC__STOP               (0*0x10u)      </span><span class="comment">/* Timer A mode control: 0 - Stop */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05481"></a><span class="lineno"> 5481</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC__UP                 (1*0x10u)      </span><span class="comment">/* Timer A mode control: 1 - Up to CCR0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05482"></a><span class="lineno"> 5482</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC__CONTINUOUS         (2*0x10u)      </span><span class="comment">/* Timer A mode control: 2 - Continuous up */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05483"></a><span class="lineno"> 5483</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC__CONTINOUS          (2*0x10u)      </span><span class="comment">/* Legacy define */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05484"></a><span class="lineno"> 5484</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC__UPDOWN             (3*0x10u)      </span><span class="comment">/* Timer A mode control: 3 - Up/Down */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05485"></a><span class="lineno"> 5485</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID__1                  (0*0x40u)      </span><span class="comment">/* Timer A input divider: 0 - /1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05486"></a><span class="lineno"> 5486</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID__2                  (1*0x40u)      </span><span class="comment">/* Timer A input divider: 1 - /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05487"></a><span class="lineno"> 5487</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID__4                  (2*0x40u)      </span><span class="comment">/* Timer A input divider: 2 - /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05488"></a><span class="lineno"> 5488</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID__8                  (3*0x40u)      </span><span class="comment">/* Timer A input divider: 3 - /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05489"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa067c27543bed6e2c3d8eca00e0c27d1"> 5489</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TASSEL__TACLK          (0*0x100u)     </span><span class="comment">/* Timer A clock source select: 0 - TACLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05490"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8f96332f6515bc86ed194126da7d82b9"> 5490</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TASSEL__ACLK           (1*0x100u)     </span><span class="comment">/* Timer A clock source select: 1 - ACLK  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05491"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afd295defc3847b9e454d1033804e1d8a"> 5491</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TASSEL__SMCLK          (2*0x100u)     </span><span class="comment">/* Timer A clock source select: 2 - SMCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05492"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a16bd0c2dcc683f59175541cc6b39addb"> 5492</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TASSEL__INCLK          (3*0x100u)     </span><span class="comment">/* Timer A clock source select: 3 - INCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05493"></a><span class="lineno"> 5493</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05494"></a><span class="lineno"> 5494</span>&#160;<span class="comment">/* TAxCCTLx Control Bits */</span></div>
<div class="line"><a name="l05495"></a><span class="lineno"> 5495</span>&#160;<span class="preprocessor">#define CM1                    (0x8000)       </span><span class="comment">/* Capture mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05496"></a><span class="lineno"> 5496</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CM0                    (0x4000)       </span><span class="comment">/* Capture mode 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05497"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa9c8f17f2a87ad2845779b4923eaa935"> 5497</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCIS1                  (0x2000)       </span><span class="comment">/* Capture input select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05498"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4e8056d10a025188ff958a69f6917e1b"> 5498</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCIS0                  (0x1000)       </span><span class="comment">/* Capture input select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05499"></a><span class="lineno"> 5499</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCS                    (0x0800)       </span><span class="comment">/* Capture sychronize */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05500"></a><span class="lineno"> 5500</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCCI                   (0x0400)       </span><span class="comment">/* Latched capture signal (read) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05501"></a><span class="lineno"> 5501</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAP                    (0x0100)       </span><span class="comment">/* Capture mode: 1 /Compare mode : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05502"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa49d939c4ca20b7a5ee1324af8d0254a"> 5502</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD2                (0x0080)       </span><span class="comment">/* Output mode 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05503"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a08afb72e7571d1c9380175eca0a5349c"> 5503</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD1                (0x0040)       </span><span class="comment">/* Output mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05504"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a489b35c385ecc427fe8ed149779ff8d2"> 5504</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD0                (0x0020)       </span><span class="comment">/* Output mode 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05505"></a><span class="lineno"> 5505</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCIE                   (0x0010)       </span><span class="comment">/* Capture/compare interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05506"></a><span class="lineno"> 5506</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCI                    (0x0008)       </span><span class="comment">/* Capture input signal (read) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05507"></a><span class="lineno"> 5507</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUT                    (0x0004)       </span><span class="comment">/* PWM Output signal if output mode 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05508"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1b0fda8ba947077492614595b1371c99"> 5508</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define COV                    (0x0002)       </span><span class="comment">/* Capture/compare overflow flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05509"></a><span class="lineno"> 5509</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCIFG                  (0x0001)       </span><span class="comment">/* Capture/compare interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05510"></a><span class="lineno"> 5510</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05511"></a><span class="lineno"> 5511</span>&#160;<span class="preprocessor">#define OUTMOD_0               (0*0x20u)      </span><span class="comment">/* PWM output mode: 0 - output only */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05512"></a><span class="lineno"> 5512</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_1               (1*0x20u)      </span><span class="comment">/* PWM output mode: 1 - set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05513"></a><span class="lineno"> 5513</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_2               (2*0x20u)      </span><span class="comment">/* PWM output mode: 2 - PWM toggle/reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05514"></a><span class="lineno"> 5514</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_3               (3*0x20u)      </span><span class="comment">/* PWM output mode: 3 - PWM set/reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05515"></a><span class="lineno"> 5515</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_4               (4*0x20u)      </span><span class="comment">/* PWM output mode: 4 - toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05516"></a><span class="lineno"> 5516</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_5               (5*0x20u)      </span><span class="comment">/* PWM output mode: 5 - Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05517"></a><span class="lineno"> 5517</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_6               (6*0x20u)      </span><span class="comment">/* PWM output mode: 6 - PWM toggle/set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05518"></a><span class="lineno"> 5518</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_7               (7*0x20u)      </span><span class="comment">/* PWM output mode: 7 - PWM reset/set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05519"></a><span class="lineno"> 5519</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCIS_0                 (0*0x1000u)    </span><span class="comment">/* Capture input select: 0 - CCIxA */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05520"></a><span class="lineno"> 5520</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCIS_1                 (1*0x1000u)    </span><span class="comment">/* Capture input select: 1 - CCIxB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05521"></a><span class="lineno"> 5521</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCIS_2                 (2*0x1000u)    </span><span class="comment">/* Capture input select: 2 - GND */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05522"></a><span class="lineno"> 5522</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCIS_3                 (3*0x1000u)    </span><span class="comment">/* Capture input select: 3 - Vcc */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05523"></a><span class="lineno"> 5523</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CM_0                   (0*0x4000u)    </span><span class="comment">/* Capture mode: 0 - disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05524"></a><span class="lineno"> 5524</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CM_1                   (1*0x4000u)    </span><span class="comment">/* Capture mode: 1 - pos. edge */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05525"></a><span class="lineno"> 5525</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CM_2                   (2*0x4000u)    </span><span class="comment">/* Capture mode: 1 - neg. edge */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05526"></a><span class="lineno"> 5526</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CM_3                   (3*0x4000u)    </span><span class="comment">/* Capture mode: 1 - both edges */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05527"></a><span class="lineno"> 5527</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05528"></a><span class="lineno"> 5528</span>&#160;<span class="comment">/* TAxEX0 Control Bits */</span></div>
<div class="line"><a name="l05529"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af3786bb344b573190aa5cc0c0a1b7585"> 5529</a></span>&#160;<span class="preprocessor">#define TAIDEX0                (0x0001)       </span><span class="comment">/* Timer A Input divider expansion Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05530"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ace0013c244fb31847c0a9a1803158a26"> 5530</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAIDEX1                (0x0002)       </span><span class="comment">/* Timer A Input divider expansion Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05531"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#abe8d4e87136e22495a49adcf875bbb0e"> 5531</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAIDEX2                (0x0004)       </span><span class="comment">/* Timer A Input divider expansion Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05532"></a><span class="lineno"> 5532</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05533"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a873123b2d3d7922a4aeee0c0550bcfc4"> 5533</a></span>&#160;<span class="preprocessor">#define TAIDEX_0               (0*0x0001u)    </span><span class="comment">/* Timer A Input divider expansion : /1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05534"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a84f64ded9f8aa1cae18c708e1f63e286"> 5534</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAIDEX_1               (1*0x0001u)    </span><span class="comment">/* Timer A Input divider expansion : /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05535"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae1f8014cb2b9cb1f1b26401ac9b13b47"> 5535</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAIDEX_2               (2*0x0001u)    </span><span class="comment">/* Timer A Input divider expansion : /3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05536"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5f68674f5032e454a610fc499289e9c5"> 5536</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAIDEX_3               (3*0x0001u)    </span><span class="comment">/* Timer A Input divider expansion : /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05537"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3b8e062c74e33efe3c93f1e69c08a30c"> 5537</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAIDEX_4               (4*0x0001u)    </span><span class="comment">/* Timer A Input divider expansion : /5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05538"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa0e4eda482f0e5bd4b8eb99926c2c4cc"> 5538</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAIDEX_5               (5*0x0001u)    </span><span class="comment">/* Timer A Input divider expansion : /6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05539"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab778a02f12dd56c34da71d2696678a86"> 5539</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAIDEX_6               (6*0x0001u)    </span><span class="comment">/* Timer A Input divider expansion : /7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05540"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a99048dbdd8ae1329fd961a6bfaf85e0c"> 5540</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAIDEX_7               (7*0x0001u)    </span><span class="comment">/* Timer A Input divider expansion : /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05541"></a><span class="lineno"> 5541</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05542"></a><span class="lineno"> 5542</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l05543"></a><span class="lineno"> 5543</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l05544"></a><span class="lineno"> 5544</span>&#160;<span class="comment">* Timerx_B7</span></div>
<div class="line"><a name="l05545"></a><span class="lineno"> 5545</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l05546"></a><span class="lineno"> 5546</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_TxB7__            </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05547"></a><span class="lineno"> 5547</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05548"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3dfa8d7d37effd39f82fcf097c15861b"> 5548</a></span>&#160;<span class="preprocessor">#define OFS_TBxCTL             (0x0000)       </span><span class="comment">/* Timerx_B7 Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05549"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2abf440ffad7e27e0f7f44759f1d3118"> 5549</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TBxCCTL0           (0x0002)       </span><span class="comment">/* Timerx_B7 Capture/Compare Control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05550"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aec1e22473299d61aaecddd6bcf5ad90b"> 5550</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TBxCCTL1           (0x0004)       </span><span class="comment">/* Timerx_B7 Capture/Compare Control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05551"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0a1f52295c24cd185f4c921db8528728"> 5551</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TBxCCTL2           (0x0006)       </span><span class="comment">/* Timerx_B7 Capture/Compare Control 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05552"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a610ff30faed304e7e195144cc6abf086"> 5552</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TBxCCTL3           (0x0008)       </span><span class="comment">/* Timerx_B7 Capture/Compare Control 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05553"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0592d047d23dc4cddfd29f8fccf02a01"> 5553</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TBxCCTL4           (0x000A)       </span><span class="comment">/* Timerx_B7 Capture/Compare Control 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05554"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac63b7804bd10743690727bf210094d5d"> 5554</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TBxCCTL5           (0x000C)       </span><span class="comment">/* Timerx_B7 Capture/Compare Control 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05555"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa7761bd1b55f00933fb69ba306a47620"> 5555</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TBxCCTL6           (0x000E)       </span><span class="comment">/* Timerx_B7 Capture/Compare Control 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05556"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3570f79e13c31c850567e58a23d2ee6c"> 5556</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TBxR               (0x0010)       </span><span class="comment">/* Timerx_B7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05557"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af5b2074d9c9a5cf1beb1b56ec6187810"> 5557</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TBxCCR0            (0x0012)       </span><span class="comment">/* Timerx_B7 Capture/Compare 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05558"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aaa9ab3c5d9678daa06eaeb34a2661897"> 5558</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TBxCCR1            (0x0014)       </span><span class="comment">/* Timerx_B7 Capture/Compare 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05559"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a527f322672949d44793f795b9b084527"> 5559</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TBxCCR2            (0x0016)       </span><span class="comment">/* Timerx_B7 Capture/Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05560"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a729b236b6d6e8b4dad7ae34a1a004a83"> 5560</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TBxCCR3            (0x0018)       </span><span class="comment">/* Timerx_B7 Capture/Compare 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05561"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afc5f5df2f517403fd197bb7f57a1f0d9"> 5561</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TBxCCR4            (0x001A)       </span><span class="comment">/* Timerx_B7 Capture/Compare 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05562"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a78b13b3d20cf50cca39325e08bf30ac1"> 5562</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TBxCCR5            (0x001C)       </span><span class="comment">/* Timerx_B7 Capture/Compare 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05563"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9fcb635c994433d080556d8929e02869"> 5563</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TBxCCR6            (0x001E)       </span><span class="comment">/* Timerx_B7 Capture/Compare 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05564"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aabbe5f0397e1151c94b50833b9e0fcf4"> 5564</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TBxIV              (0x002E)       </span><span class="comment">/* Timerx_B7 Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05565"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7ebe1e45d671659e650b822272f205f1"> 5565</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TBxEX0             (0x0020)       </span><span class="comment">/* Timerx_B7 Expansion Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05566"></a><span class="lineno"> 5566</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05567"></a><span class="lineno"> 5567</span>&#160;<span class="comment">/* Bits are already defined within the Timer0_Ax */</span></div>
<div class="line"><a name="l05568"></a><span class="lineno"> 5568</span>&#160;</div>
<div class="line"><a name="l05569"></a><span class="lineno"> 5569</span>&#160;<span class="comment">/* TBxIV Definitions */</span></div>
<div class="line"><a name="l05570"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a18f2457eed70c67fab47dc6352ef625e"> 5570</a></span>&#160;<span class="preprocessor">#define TBxIV_NONE             (0x0000)       </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05571"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a12f01bc171f1d4140619113d0bd9040e"> 5571</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBxIV_TBCCR1           (0x0002)       </span><span class="comment">/* TBxCCR1_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05572"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3165effcaff242299764f6761dc0dc0a"> 5572</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBxIV_TBCCR2           (0x0004)       </span><span class="comment">/* TBxCCR2_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05573"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a24bdddf2eca596f6db815f7ec75fefa7"> 5573</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBxIV_TBCCR3           (0x0006)       </span><span class="comment">/* TBxCCR3_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05574"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#adeccf762d0725434c91d2318aa8c01e2"> 5574</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBxIV_TBCCR4           (0x0008)       </span><span class="comment">/* TBxCCR4_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05575"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#abfe78f1a7a5934253f88b14e96026559"> 5575</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBxIV_TBCCR5           (0x000A)       </span><span class="comment">/* TBxCCR5_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05576"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a777e3c002b80c61c1b055473d87dda83"> 5576</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBxIV_TBCCR6           (0x000C)       </span><span class="comment">/* TBxCCR6_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05577"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4a9d63e846c06b09c5963333b2c14291"> 5577</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBxIV_TBIFG            (0x000E)       </span><span class="comment">/* TBxIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05578"></a><span class="lineno"> 5578</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05579"></a><span class="lineno"> 5579</span>&#160;<span class="comment">/* Legacy Defines */</span></div>
<div class="line"><a name="l05580"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab4a7a264d737da372a4396fe4e733aad"> 5580</a></span>&#160;<span class="preprocessor">#define TBxIV_TBxCCR1          (0x0002)       </span><span class="comment">/* TBxCCR1_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05581"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0e0cef9a66921a5202cd12f2a7f8bf28"> 5581</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBxIV_TBxCCR2          (0x0004)       </span><span class="comment">/* TBxCCR2_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05582"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0c8702c65d05e8ab04aa30bb523bc49a"> 5582</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBxIV_TBxCCR3          (0x0006)       </span><span class="comment">/* TBxCCR3_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05583"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac6237264a290eb3c25f5dda135f2778c"> 5583</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBxIV_TBxCCR4          (0x0008)       </span><span class="comment">/* TBxCCR4_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05584"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7a16cfce0ac9799e966848ed8e470911"> 5584</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBxIV_TBxCCR5          (0x000A)       </span><span class="comment">/* TBxCCR5_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05585"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa765ba42fec19eb32fc30b6aee61a162"> 5585</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBxIV_TBxCCR6          (0x000C)       </span><span class="comment">/* TBxCCR6_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05586"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a425e8cdd2b274ef430486b944a3fecad"> 5586</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBxIV_TBxIFG           (0x000E)       </span><span class="comment">/* TBxIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05587"></a><span class="lineno"> 5587</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05588"></a><span class="lineno"> 5588</span>&#160;<span class="comment">/* TBxCTL Control Bits */</span></div>
<div class="line"><a name="l05589"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a21d4442aec3398954340f8dba4783bf0"> 5589</a></span>&#160;<span class="preprocessor">#define TBCLGRP1               (0x4000)       </span><span class="comment">/* Timer_B7 Compare latch load group 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05590"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae0d99bd1dc4b4f56e587e95f9f30079c"> 5590</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBCLGRP0               (0x2000)       </span><span class="comment">/* Timer_B7 Compare latch load group 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05591"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac3f0e20e7c9fdb1310edb00fa0a18cf8"> 5591</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CNTL1                  (0x1000)       </span><span class="comment">/* Counter lenght 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05592"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab34a6b25056e8ca34dfed4765b0de252"> 5592</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CNTL0                  (0x0800)       </span><span class="comment">/* Counter lenght 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05593"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae49710ed11c17f5370ff3fbb630bfec2"> 5593</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBSSEL1                (0x0200)       </span><span class="comment">/* Clock source 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05594"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afa278f2eb78879be207bb67bd6765b7e"> 5594</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBSSEL0                (0x0100)       </span><span class="comment">/* Clock source 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05595"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae1db4abc5cbdcc8cab4bad4d9dc85fdc"> 5595</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBCLR                  (0x0004)       </span><span class="comment">/* Timer_B7 counter clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05596"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a507d5cafa45714068c27b8b8f0b54392"> 5596</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBIE                   (0x0002)       </span><span class="comment">/* Timer_B7 interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05597"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6e5699a01cb00e7a311d287759d80c43"> 5597</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBIFG                  (0x0001)       </span><span class="comment">/* Timer_B7 interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05598"></a><span class="lineno"> 5598</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05599"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a42248c96c074104ad2b888092a33fec3"> 5599</a></span>&#160;<span class="preprocessor">#define SHR1                   (0x4000)       </span><span class="comment">/* Timer_B7 Compare latch load group 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05600"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa8f77cd2fdd87fe092e634a2ec00f7f0"> 5600</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SHR0                   (0x2000)       </span><span class="comment">/* Timer_B7 Compare latch load group 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05601"></a><span class="lineno"> 5601</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05602"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a68ce5b91da7a9e2bcf2a1f461a30a65e"> 5602</a></span>&#160;<span class="preprocessor">#define TBSSEL_0               (0*0x0100u)    </span><span class="comment">/* Clock Source: TBCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05603"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0bbc7555b6671fa5034cbdb868db18b2"> 5603</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBSSEL_1               (1*0x0100u)    </span><span class="comment">/* Clock Source: ACLK  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05604"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a225c7b32e23f89e7f4815e3033f24123"> 5604</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBSSEL_2               (2*0x0100u)    </span><span class="comment">/* Clock Source: SMCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05605"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af0f650542019484ab98adf29b62303b4"> 5605</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBSSEL_3               (3*0x0100u)    </span><span class="comment">/* Clock Source: INCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05606"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6b207bd240b8efb093c18d82eae04b43"> 5606</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CNTL_0                 (0*0x0800u)    </span><span class="comment">/* Counter lenght: 16 bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05607"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a964a2188c29274fa686cf8b782c2499e"> 5607</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CNTL_1                 (1*0x0800u)    </span><span class="comment">/* Counter lenght: 12 bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05608"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8317a5c70fe228a493481dfbc498cf44"> 5608</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CNTL_2                 (2*0x0800u)    </span><span class="comment">/* Counter lenght: 10 bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05609"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3ec68fb67e572f60764f24cd04783dcc"> 5609</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CNTL_3                 (3*0x0800u)    </span><span class="comment">/* Counter lenght:  8 bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05610"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#acf4a3a3f1150dfd3106c0c6754d4de21"> 5610</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SHR_0                  (0*0x2000u)    </span><span class="comment">/* Timer_B7 Group: 0 - individually */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05611"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7ae59800be6e825b5223694cd4c4f76b"> 5611</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SHR_1                  (1*0x2000u)    </span><span class="comment">/* Timer_B7 Group: 1 - 3 groups (1-2, 3-4, 5-6) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05612"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3e21ba8d9c0ce9af7523feb0cd67164f"> 5612</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SHR_2                  (2*0x2000u)    </span><span class="comment">/* Timer_B7 Group: 2 - 2 groups (1-3, 4-6)*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05613"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab0e924b777719a680b7254711654bcfc"> 5613</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SHR_3                  (3*0x2000u)    </span><span class="comment">/* Timer_B7 Group: 3 - 1 group (all) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05614"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a85aade1071ad222ecdf710f36e1815ba"> 5614</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBCLGRP_0              (0*0x2000u)    </span><span class="comment">/* Timer_B7 Group: 0 - individually */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05615"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7b8276a74625d75a328e5fa45ec5a944"> 5615</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBCLGRP_1              (1*0x2000u)    </span><span class="comment">/* Timer_B7 Group: 1 - 3 groups (1-2, 3-4, 5-6) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05616"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#addf43a3d9808ce9a5d6afb8347461254"> 5616</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBCLGRP_2              (2*0x2000u)    </span><span class="comment">/* Timer_B7 Group: 2 - 2 groups (1-3, 4-6)*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05617"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aefd0c2abee4b9b10657023ea2e2687b8"> 5617</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBCLGRP_3              (3*0x2000u)    </span><span class="comment">/* Timer_B7 Group: 3 - 1 group (all) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05618"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2c30d4b47913d1da7dc219746515c9c6"> 5618</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBSSEL__TBCLK          (0*0x100u)     </span><span class="comment">/* Timer0_B7 clock source select: 0 - TBCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05619"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#abc6a828df4f306d9c0d1ecd66cddb7b0"> 5619</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBSSEL__TACLK          (0*0x100u)     </span><span class="comment">/* Timer0_B7 clock source select: 0 - TBCLK (legacy) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05620"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab9d5bb452814f34426de984d76defb8d"> 5620</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBSSEL__ACLK           (1*0x100u)     </span><span class="comment">/* Timer_B7 clock source select: 1 - ACLK  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05621"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a96523df016c0e41205f0e3d82467831a"> 5621</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBSSEL__SMCLK          (2*0x100u)     </span><span class="comment">/* Timer_B7 clock source select: 2 - SMCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05622"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a98d0ca2759945b6df5a4f60548d8073b"> 5622</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBSSEL__INCLK          (3*0x100u)     </span><span class="comment">/* Timer_B7 clock source select: 3 - INCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05623"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae6f2743a7bfe9a25d2ee46f5f5c38053"> 5623</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CNTL__16               (0*0x0800u)    </span><span class="comment">/* Counter lenght: 16 bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05624"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa812d0393dc07bb57eaf30d9196d1406"> 5624</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CNTL__12               (1*0x0800u)    </span><span class="comment">/* Counter lenght: 12 bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05625"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aee7aa78147c955b33aa18f7151c961cd"> 5625</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CNTL__10               (2*0x0800u)    </span><span class="comment">/* Counter lenght: 10 bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05626"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af6e605fa7b951212b518ee0bc9e5210c"> 5626</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CNTL__8                (3*0x0800u)    </span><span class="comment">/* Counter lenght:  8 bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05627"></a><span class="lineno"> 5627</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05628"></a><span class="lineno"> 5628</span>&#160;<span class="comment">/* Additional Timer B Control Register bits are defined in Timer A */</span></div>
<div class="line"><a name="l05629"></a><span class="lineno"> 5629</span>&#160;<span class="comment">/* TBxCCTLx Control Bits */</span></div>
<div class="line"><a name="l05630"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1b8e5b5e6594c304be4ac9f1d3efafd5"> 5630</a></span>&#160;<span class="preprocessor">#define CLLD1                  (0x0400)       </span><span class="comment">/* Compare latch load source 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05631"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a03fbf2595d525d86138abc2f6c4c13f7"> 5631</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLLD0                  (0x0200)       </span><span class="comment">/* Compare latch load source 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05632"></a><span class="lineno"> 5632</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05633"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a78c66bafe06d6d928abcb729a0e81af8"> 5633</a></span>&#160;<span class="preprocessor">#define SLSHR1                 (0x0400)       </span><span class="comment">/* Compare latch load source 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05634"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae6b4de4549e12c5e1166c90e244c65a3"> 5634</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SLSHR0                 (0x0200)       </span><span class="comment">/* Compare latch load source 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05635"></a><span class="lineno"> 5635</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05636"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad8d05ff094101d3a2c16fa6bda180f8b"> 5636</a></span>&#160;<span class="preprocessor">#define SLSHR_0                (0*0x0200u)    </span><span class="comment">/* Compare latch load sourec : 0 - immediate */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05637"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5533c4a654006de20900508c7d35d00b"> 5637</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SLSHR_1                (1*0x0200u)    </span><span class="comment">/* Compare latch load sourec : 1 - TBR counts to 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05638"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af409eb4347989e77310efa574bc5d717"> 5638</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SLSHR_2                (2*0x0200u)    </span><span class="comment">/* Compare latch load sourec : 2 - up/down */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05639"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4260cf4c9c2317984d873b16ba0080ea"> 5639</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SLSHR_3                (3*0x0200u)    </span><span class="comment">/* Compare latch load sourec : 3 - TBR counts to TBCTL0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05640"></a><span class="lineno"> 5640</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05641"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a72ac24e9922f4b1575695dbc347b60e1"> 5641</a></span>&#160;<span class="preprocessor">#define CLLD_0                 (0*0x0200u)    </span><span class="comment">/* Compare latch load sourec : 0 - immediate */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05642"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a21dd401dd8d5e1327e754183097157b4"> 5642</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLLD_1                 (1*0x0200u)    </span><span class="comment">/* Compare latch load sourec : 1 - TBR counts to 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05643"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a25a27fc4761f67e8a7dbbc4ba8fabbf8"> 5643</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLLD_2                 (2*0x0200u)    </span><span class="comment">/* Compare latch load sourec : 2 - up/down */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05644"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa17a8da15ce9d45d20ee8b54f2ca64f2"> 5644</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLLD_3                 (3*0x0200u)    </span><span class="comment">/* Compare latch load sourec : 3 - TBR counts to TBCTL0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05645"></a><span class="lineno"> 5645</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05646"></a><span class="lineno"> 5646</span>&#160;<span class="comment">/* TBxEX0 Control Bits */</span></div>
<div class="line"><a name="l05647"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa292a112fb1c357056f6244d4cbbc716"> 5647</a></span>&#160;<span class="preprocessor">#define TBIDEX0                (0x0001)       </span><span class="comment">/* Timer_B7 Input divider expansion Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05648"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0e20f394a501845759ef8f95b8728061"> 5648</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBIDEX1                (0x0002)       </span><span class="comment">/* Timer_B7 Input divider expansion Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05649"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9b74794ad2b3b44b4884604ee7244e82"> 5649</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBIDEX2                (0x0004)       </span><span class="comment">/* Timer_B7 Input divider expansion Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05650"></a><span class="lineno"> 5650</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05651"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae7f9a169ea9b7dd8ff780954fc7be63f"> 5651</a></span>&#160;<span class="preprocessor">#define TBIDEX_0               (0*0x0001u)    </span><span class="comment">/* Timer_B7 Input divider expansion : /1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05652"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad03c1c86f180694bb1bda30a1ff1e716"> 5652</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBIDEX_1               (1*0x0001u)    </span><span class="comment">/* Timer_B7 Input divider expansion : /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05653"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6f996bf6755607c88a33dea2ed811171"> 5653</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBIDEX_2               (2*0x0001u)    </span><span class="comment">/* Timer_B7 Input divider expansion : /3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05654"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa078f11d22a687ea1dec44e6a7757542"> 5654</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBIDEX_3               (3*0x0001u)    </span><span class="comment">/* Timer_B7 Input divider expansion : /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05655"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab3dd691259694092a66800762b16fd6b"> 5655</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBIDEX_4               (4*0x0001u)    </span><span class="comment">/* Timer_B7 Input divider expansion : /5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05656"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a785308727a6c8d9a0df9c1533c6a9283"> 5656</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBIDEX_5               (5*0x0001u)    </span><span class="comment">/* Timer_B7 Input divider expansion : /6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05657"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a22330090209d3a90896a5e5d33d6e67c"> 5657</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBIDEX_6               (6*0x0001u)    </span><span class="comment">/* Timer_B7 Input divider expansion : /7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05658"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2bbbb61918c23ccaad7ae1f40fb96d8c"> 5658</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBIDEX_7               (7*0x0001u)    </span><span class="comment">/* Timer_B7 Input divider expansion : /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05659"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a488fbe76b6a60456ee6ec94596b733c4"> 5659</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBIDEX__1              (0*0x0001u)    </span><span class="comment">/* Timer_B7 Input divider expansion : /1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05660"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1cd360f667be28571b4e4b3a74b6c6fb"> 5660</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBIDEX__2              (1*0x0001u)    </span><span class="comment">/* Timer_B7 Input divider expansion : /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05661"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8596155a8b32eedb86ae721e8b2d9e7b"> 5661</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBIDEX__3              (2*0x0001u)    </span><span class="comment">/* Timer_B7 Input divider expansion : /3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05662"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a94e74988025b9f85717e06cbcecc7a08"> 5662</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBIDEX__4              (3*0x0001u)    </span><span class="comment">/* Timer_B7 Input divider expansion : /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05663"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aacf3f6839bb4a07fcfc5aa51414ba794"> 5663</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBIDEX__5              (4*0x0001u)    </span><span class="comment">/* Timer_B7 Input divider expansion : /5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05664"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8341cc5bacec47b736b7b4eb5b968c2b"> 5664</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBIDEX__6              (5*0x0001u)    </span><span class="comment">/* Timer_B7 Input divider expansion : /6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05665"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a184262b9998b4fdeda457293d5060332"> 5665</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBIDEX__7              (6*0x0001u)    </span><span class="comment">/* Timer_B7 Input divider expansion : /7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05666"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aff466581461e34c42e3629528f463350"> 5666</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBIDEX__8              (7*0x0001u)    </span><span class="comment">/* Timer_B7 Input divider expansion : /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05667"></a><span class="lineno"> 5667</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05668"></a><span class="lineno"> 5668</span>&#160;</div>
<div class="line"><a name="l05669"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae9e0e1185f86f6ae7aa50b109fc423cc"> 5669</a></span>&#160;<span class="preprocessor">#define ID1                    (0x0080)       </span><span class="comment">/* Timer B clock input divider 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05670"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a021046fa13e45fe71b336b6bb4d00853"> 5670</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID0                    (0x0040)       </span><span class="comment">/* Timer B clock input divider 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05671"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a605de8bd4c1e03b12e8acdc7f940315a"> 5671</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC1                    (0x0020)       </span><span class="comment">/* Timer B mode control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05672"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#adbabe68524253053e23c4335c4c23006"> 5672</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC0                    (0x0010)       </span><span class="comment">/* Timer B mode control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05673"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a54863c9fc1ef5c1f5a78463be763b60d"> 5673</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC__STOP               (0*0x10u)      </span><span class="comment">/* Timer B mode control: 0 - Stop */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05674"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a71ad6e9743ac726669082e8d0a32ab62"> 5674</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC__UP                 (1*0x10u)      </span><span class="comment">/* Timer B mode control: 1 - Up to CCR0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05675"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afbce775909a378317f79785d08faed79"> 5675</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC__CONTINUOUS         (2*0x10u)      </span><span class="comment">/* Timer B mode control: 2 - Continuous up */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05676"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afeb5838239c020cd90d31e0429b6159e"> 5676</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC__CONTINOUS          (2*0x10u)      </span><span class="comment">/* Legacy define */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05677"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0ccba23925ecf96b721cf5fae8e3ef90"> 5677</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC__UPDOWN             (3*0x10u)      </span><span class="comment">/* Timer B mode control: 3 - Up/Down */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05678"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab007bdb892562f6c5f7c4198b99caa57"> 5678</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CM1                    (0x8000)       </span><span class="comment">/* Capture mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05679"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#abb028d575f70b61a80d0e87a9f8200cf"> 5679</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CM0                    (0x4000)       </span><span class="comment">/* Capture mode 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05680"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3b2ed176100dbd3914f8d0a6a1da50fc"> 5680</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC_0                   (0*0x10u)      </span><span class="comment">/* Timer B mode control: 0 - Stop */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05681"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac74d5cf24d8aeca91ba722e5229657f2"> 5681</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC_1                   (1*0x10u)      </span><span class="comment">/* Timer B mode control: 1 - Up to CCR0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05682"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad367be228fa82c3f35290c9141138710"> 5682</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC_2                   (2*0x10u)      </span><span class="comment">/* Timer B mode control: 2 - Continuous up */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05683"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5870c8117eb8e885036a6cb254f07716"> 5683</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC_3                   (3*0x10u)      </span><span class="comment">/* Timer B mode control: 3 - Up/Down */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05684"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3aa216f6d9b942391fc15090d23256e5"> 5684</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAP                    (0x0100)       </span><span class="comment">/* Capture mode: 1 /Compare mode : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05685"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#add8c598d5197e4a93d162b92886a4ebb"> 5685</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCIE                   (0x0010)       </span><span class="comment">/* Capture/compare interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05686"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a55f8164d2f3c7c021c080c7733dd5b2c"> 5686</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCIFG                  (0x0001)       </span><span class="comment">/* Capture/compare interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05687"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9ba6a151f54a33e229f22f57bba8c7f2"> 5687</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCIS_0                 (0*0x1000u)</span></div>
<div class="line"><a name="l05688"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#acaab9ff42b856835386744831ae42aa7"> 5688</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCIS_1                 (1*0x1000u)</span></div>
<div class="line"><a name="l05689"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a26c18e08c3435e4213ff28a7ec1f3f23"> 5689</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCIS_2                 (2*0x1000u)</span></div>
<div class="line"><a name="l05690"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#adf7be74196631e38799cdff9b8699115"> 5690</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCIS_3                 (3*0x1000u)</span></div>
<div class="line"><a name="l05691"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae4ac4996357d9a077b9dd574bf68ce81"> 5691</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CM_0                   (0*0x4000u)    </span><span class="comment">/* Capture mode: 0 - disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05692"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a87b9b380895c28ba129dcb85d222f13c"> 5692</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CM_1                   (1*0x4000u)    </span><span class="comment">/* Capture mode: 1 - pos. edge */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05693"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2b1b82d027be49a47ecead06bf6e8750"> 5693</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CM_2                   (2*0x4000u)    </span><span class="comment">/* Capture mode: 1 - neg. edge */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05694"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4a1110659312c37b3e6ed09d8b6d83f6"> 5694</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CM_3                   (3*0x4000u)    </span><span class="comment">/* Capture mode: 1 - both edges */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05695"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aec78e7a9e90a406a56f859ee456e8eae"> 5695</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUT                    (0x0004)       </span><span class="comment">/* PWM Output signal if output mode 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05696"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab6b5a1275a8a4f3b423735be13cfd088"> 5696</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_0               (0*0x20u)      </span><span class="comment">/* PWM output mode: 0 - output only */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05697"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad2569da73cf82b4b56598b4aaaaa7b65"> 5697</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_1               (1*0x20u)      </span><span class="comment">/* PWM output mode: 1 - set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05698"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0826d934613ae687a76908aef84a1e07"> 5698</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_2               (2*0x20u)      </span><span class="comment">/* PWM output mode: 2 - PWM toggle/reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05699"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aaa16e48c1b1804f8dc5a2696d4185549"> 5699</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_3               (3*0x20u)      </span><span class="comment">/* PWM output mode: 3 - PWM set/reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05700"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7571c82b1e1603ad944f6ea1c8ef1c51"> 5700</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_4               (4*0x20u)      </span><span class="comment">/* PWM output mode: 4 - toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05701"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af64a3dd5ad57a9cb6b6ea631c74d77c3"> 5701</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_5               (5*0x20u)      </span><span class="comment">/* PWM output mode: 5 - Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05702"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad1452bc24eed82a51a5d2c08563454d5"> 5702</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_6               (6*0x20u)      </span><span class="comment">/* PWM output mode: 6 - PWM toggle/set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05703"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a04e3415b67621a5ec3077e821a4767c4"> 5703</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_7               (7*0x20u)      </span><span class="comment">/* PWM output mode: 7 - PWM reset/set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05704"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a88c8d8afb2796d7b1864df203e7fb5d3"> 5704</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCCI                   (0x0400)       </span><span class="comment">/* Latched capture signal (read) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05705"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a57d06a9e6a8f5abc296f987d4552894c"> 5705</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCS                    (0x0800)       </span><span class="comment">/* Capture sychronize */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05706"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afb6b7d45cb8d55b36621b55eb3ef5d02"> 5706</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCI                    (0x0008)       </span><span class="comment">/* Capture input signal (read) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05707"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#abc6c90c44f1d1ba635a0a99cfb1ccbb5"> 5707</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID__1                  (0*0x40u)      </span><span class="comment">/* Timer B input divider: 0 - /1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05708"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a458481f046f7f88323874b1bb416f40c"> 5708</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID__2                  (1*0x40u)      </span><span class="comment">/* Timer B input divider: 1 - /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05709"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a86bdf84d42f0606ad81106f74c2078e2"> 5709</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID__4                  (2*0x40u)      </span><span class="comment">/* Timer B input divider: 2 - /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05710"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a77b0534fd6be1c88d078e585c249fde0"> 5710</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID__8                  (3*0x40u)      </span><span class="comment">/* Timer B input divider: 3 - /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05711"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af427c62226a83d08842f752d7a478394"> 5711</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID_0                   (0*0x40u)      </span><span class="comment">/* Timer B input divider: 0 - /1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05712"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a340ae0fcd839f336e6174c275bfca131"> 5712</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID_1                   (1*0x40u)      </span><span class="comment">/* Timer B input divider: 1 - /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05713"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9299cab2bdde6c3c3bb272b0cb5530b5"> 5713</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID_2                   (2*0x40u)      </span><span class="comment">/* Timer B input divider: 2 - /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05714"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a598923d302dfb7410d59cd349a022c16"> 5714</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID_3                   (3*0x40u)      </span><span class="comment">/* Timer B input divider: 3 - /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05715"></a><span class="lineno"> 5715</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05716"></a><span class="lineno"> 5716</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l05717"></a><span class="lineno"> 5717</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l05718"></a><span class="lineno"> 5718</span>&#160;<span class="comment">* USCI Ax</span></div>
<div class="line"><a name="l05719"></a><span class="lineno"> 5719</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l05720"></a><span class="lineno"> 5720</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_EUSCI_Ax__      </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05721"></a><span class="lineno"> 5721</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05722"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4ab86a5598521128cd9270955d4b1cb0"> 5722</a></span>&#160;<span class="preprocessor">#define OFS_UCAxCTLW0          (0x0000)       </span><span class="comment">/* USCI Ax Control Word Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05723"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af3c6355cea7ace48c98e7a503fca73f3"> 5723</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxCTLW0_L        OFS_UCAxCTLW0</span></div>
<div class="line"><a name="l05724"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac6cf3554628c946dc5e1bc1921ac5755"> 5724</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxCTLW0_H        OFS_UCAxCTLW0+1</span></div>
<div class="line"><a name="l05725"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a36ec4a7d7148a6a6732cb137b829b532"> 5725</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxCTL0           (0x0001)</span></div>
<div class="line"><a name="l05726"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afdac4af93a50fac2a7f74de4a0360249"> 5726</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxCTL1           (0x0000)</span></div>
<div class="line"><a name="l05727"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af396abaeff770866497e753364c379dd"> 5727</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCAxCTL1               UCAxCTLW0_L    </span><span class="comment">/* USCI Ax Control Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05728"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6684b9d3ee5b249b9c96a208eabe2c91"> 5728</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCAxCTL0               UCAxCTLW0_H    </span><span class="comment">/* USCI Ax Control Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05729"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#abd0bd9443a80f96da95850610092c793"> 5729</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxCTLW1          (0x0002)       </span><span class="comment">/* USCI Ax Control Word Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05730"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a726357c890f85c6d17af9eab59be7e6d"> 5730</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxCTLW1_L        OFS_UCAxCTLW1</span></div>
<div class="line"><a name="l05731"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1a593280d2852ee03d8d9f7da5d853aa"> 5731</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxCTLW1_H        OFS_UCAxCTLW1+1</span></div>
<div class="line"><a name="l05732"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aba3b79c48e09574d5825aa305590b709"> 5732</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxBRW            (0x0006)       </span><span class="comment">/* USCI Ax Baud Word Rate 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05733"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5be5c0c34bf38a3774cc386d66a4b750"> 5733</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxBRW_L          OFS_UCAxBRW</span></div>
<div class="line"><a name="l05734"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7bc8614e9964c9d5d8d5a1f3e1b5da86"> 5734</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxBRW_H          OFS_UCAxBRW+1</span></div>
<div class="line"><a name="l05735"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3ce1b646515453e3a5d0bf518372ebfb"> 5735</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxBR0            (0x0006)</span></div>
<div class="line"><a name="l05736"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a47741caf04dcbc03e45348aefd09b206"> 5736</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxBR1            (0x0007)</span></div>
<div class="line"><a name="l05737"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1b8c594dfa352408bde261e2b422b944"> 5737</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCAxBR0                UCAxBRW_L      </span><span class="comment">/* USCI Ax Baud Rate 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05738"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a64269a445d788a89eb48e0f85d55a68d"> 5738</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCAxBR1                UCAxBRW_H      </span><span class="comment">/* USCI Ax Baud Rate 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05739"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a719c113d31cdb7e55ad62d0cbbd7c68c"> 5739</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxMCTLW          (0x0008)       </span><span class="comment">/* USCI Ax Modulation Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05740"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a58349ad63b0d8ea1b6ad8c6ad92230fc"> 5740</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxMCTLW_L        OFS_UCAxMCTLW</span></div>
<div class="line"><a name="l05741"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a27d132633972c218bbf8b787f49661a1"> 5741</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxMCTLW_H        OFS_UCAxMCTLW+1</span></div>
<div class="line"><a name="l05742"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a193dec2a4713072e1bdeb19ac180e71c"> 5742</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxSTATW          (0x000A)       </span><span class="comment">/* USCI Ax Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05743"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab61adf23c0746df96a079cbd3d5a64a0"> 5743</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxRXBUF          (0x000C)       </span><span class="comment">/* USCI Ax Receive Buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05744"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6822509986c1e251b9b20617ad81fac8"> 5744</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxRXBUF_L        OFS_UCAxRXBUF</span></div>
<div class="line"><a name="l05745"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a93afe7ce8a28bc308a09de4ceb048b5c"> 5745</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxRXBUF_H        OFS_UCAxRXBUF+1</span></div>
<div class="line"><a name="l05746"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a814a477e90226bc66c3fce40f022d762"> 5746</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxTXBUF          (0x000E)       </span><span class="comment">/* USCI Ax Transmit Buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05747"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a371607443d0f70a716a6b2a769cc1f9d"> 5747</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxTXBUF_L        OFS_UCAxTXBUF</span></div>
<div class="line"><a name="l05748"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a97dfc64e35fe1541efdeb2e04e6d84c4"> 5748</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxTXBUF_H        OFS_UCAxTXBUF+1</span></div>
<div class="line"><a name="l05749"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad871fc772f53a852bb9734b56799819d"> 5749</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxABCTL          (0x0010)       </span><span class="comment">/* USCI Ax LIN Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05750"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#acca2ba1b3973ee5b4c2c9265a79306ba"> 5750</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIRCTL          (0x0012)       </span><span class="comment">/* USCI Ax IrDA Transmit Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05751"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a72de0e9c0ac946ba17025929890a24e2"> 5751</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIRCTL_L        OFS_UCAxIRCTL</span></div>
<div class="line"><a name="l05752"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6b65f82264f4906e8706b89d5cfe1487"> 5752</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIRCTL_H        OFS_UCAxIRCTL+1</span></div>
<div class="line"><a name="l05753"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9e8630cb1814f615e414169b5191fed7"> 5753</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIRTCTL         (0x0012)</span></div>
<div class="line"><a name="l05754"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5a2ba45d130782dce5c8b180b23f7009"> 5754</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIRRCTL         (0x0013)</span></div>
<div class="line"><a name="l05755"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a82386af05739bbe2b3e6a39340f8c8b1"> 5755</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCAxIRTCTL             UCAxIRCTL_L    </span><span class="comment">/* USCI Ax IrDA Transmit Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05756"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0e737012bc262f9c5823d954eef84f51"> 5756</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCAxIRRCTL             UCAxIRCTL_H    </span><span class="comment">/* USCI Ax IrDA Receive Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05757"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#abd4c49a7a244d5c3a19d373ec7f79470"> 5757</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIE             (0x001A)       </span><span class="comment">/* USCI Ax Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05758"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab9cbbdedfd4fb55a21d6fccc86cf479c"> 5758</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIE_L           OFS_UCAxIE</span></div>
<div class="line"><a name="l05759"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a853c9630d20c38ae383a280f4b324d11"> 5759</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIE_H           OFS_UCAxIE+1</span></div>
<div class="line"><a name="l05760"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5be3758d2457f5e3513208582d2030f0"> 5760</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIFG            (0x001C)       </span><span class="comment">/* USCI Ax Interrupt Flags Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05761"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab6dc90ea9bf40956e088a7ecc9fc3361"> 5761</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIFG_L          OFS_UCAxIFG</span></div>
<div class="line"><a name="l05762"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#acdd602855ae1016921dec1da2153d98c"> 5762</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIFG_H          OFS_UCAxIFG+1</span></div>
<div class="line"><a name="l05763"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a008dc3073533eacec47d073e78aafb25"> 5763</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIE__UART       (0x001A)</span></div>
<div class="line"><a name="l05764"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac49655a54167eab32535734ca216b52f"> 5764</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIE__UART_L     OFS_UCAxIE__UART</span></div>
<div class="line"><a name="l05765"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6e98ca30ba881b3a5819de508b38b733"> 5765</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIE__UART_H     OFS_UCAxIE__UART+1</span></div>
<div class="line"><a name="l05766"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3e784d501d8aaba759b9cf0fdefb4b48"> 5766</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIFG__UART      (0x001C)</span></div>
<div class="line"><a name="l05767"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af4956d8fb4a36562deafb7402277da70"> 5767</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIFG__UART_L    OFS_UCAxIFG__UART</span></div>
<div class="line"><a name="l05768"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac7599ed7e68462e403916fb36c32d35e"> 5768</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIFG__UART_H    OFS_UCAxIFG__UART+1</span></div>
<div class="line"><a name="l05769"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a76f56e31e51662cba2fb08f0c629b91b"> 5769</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIV             (0x001E)       </span><span class="comment">/* USCI Ax Interrupt Vector Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05770"></a><span class="lineno"> 5770</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05771"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a02d91e2d6876f4f3c7c14c8a61a91617"> 5771</a></span>&#160;<span class="preprocessor">#define OFS_UCAxCTLW0__SPI     (0x0000)</span></div>
<div class="line"><a name="l05772"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af9e6cef5791f82c7b1f3104493c4858b"> 5772</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxCTLW0__SPI_L   OFS_UCAxCTLW0__SPI</span></div>
<div class="line"><a name="l05773"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a670e192419b026c3211de596e4ca1bd0"> 5773</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxCTLW0__SPI_H   OFS_UCAxCTLW0__SPI+1</span></div>
<div class="line"><a name="l05774"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aadf6820632b09d500a8482112947c8d3"> 5774</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxCTL0__SPI      (0x0001)</span></div>
<div class="line"><a name="l05775"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa97acb658cf42164f723264e1aba1937"> 5775</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxCTL1__SPI      (0x0000)</span></div>
<div class="line"><a name="l05776"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ace430f953b96334cf1f9639a9e676c66"> 5776</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxBRW__SPI       (0x0006)</span></div>
<div class="line"><a name="l05777"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1c6f5fa62ec82a06dac959b0d3b20917"> 5777</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxBRW__SPI_L     OFS_UCAxBRW__SPI</span></div>
<div class="line"><a name="l05778"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a71b910a30af8d11b60d25f789453acc3"> 5778</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxBRW__SPI_H     OFS_UCAxBRW__SPI+1</span></div>
<div class="line"><a name="l05779"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aabda61a042693563ed455794f82f7b16"> 5779</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxBR0__SPI       (0x0006)</span></div>
<div class="line"><a name="l05780"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a56b30a9fef29904d45ddeaaf4c648804"> 5780</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxBR1__SPI       (0x0007)</span></div>
<div class="line"><a name="l05781"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aab3160e1464221ad57d5ec28cbf4c0b2"> 5781</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxSTATW__SPI     (0x000A)</span></div>
<div class="line"><a name="l05782"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac0823a601f8826b0f0b1358ef8b320c9"> 5782</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxRXBUF__SPI     (0x000C)</span></div>
<div class="line"><a name="l05783"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac8ededfa7420483ef23394aaf185d741"> 5783</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxRXBUF__SPI_L   OFS_UCAxRXBUF__SPI</span></div>
<div class="line"><a name="l05784"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a164fb8e2383b1fa719a02f062685768c"> 5784</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxRXBUF__SPI_H   OFS_UCAxRXBUF__SPI+1</span></div>
<div class="line"><a name="l05785"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa7a4c6bbb54b0f5272bde4e545658694"> 5785</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxTXBUF__SPI     (0x000E)</span></div>
<div class="line"><a name="l05786"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a04a6b4f3cb93bea9c5f9acd26346042c"> 5786</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxTXBUF__SPI_L   OFS_UCAxTXBUF__SPI</span></div>
<div class="line"><a name="l05787"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a47459defe879eb616497a9237fd33767"> 5787</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxTXBUF__SPI_H   OFS_UCAxTXBUF__SPI+1</span></div>
<div class="line"><a name="l05788"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a97717a8a7c0f2c4668736f2d694937f5"> 5788</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIE__SPI        (0x001A)</span></div>
<div class="line"><a name="l05789"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7a94327b6700a6986ea23f3d487b26bf"> 5789</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIFG__SPI       (0x001C)</span></div>
<div class="line"><a name="l05790"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2e7b6b3f049ab9bd56dce1f3de0ddc66"> 5790</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIV__SPI        (0x001E)</span></div>
<div class="line"><a name="l05791"></a><span class="lineno"> 5791</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05792"></a><span class="lineno"> 5792</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l05793"></a><span class="lineno"> 5793</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l05794"></a><span class="lineno"> 5794</span>&#160;<span class="comment">* USCI Bx</span></div>
<div class="line"><a name="l05795"></a><span class="lineno"> 5795</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l05796"></a><span class="lineno"> 5796</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_EUSCI_Bx__       </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05797"></a><span class="lineno"> 5797</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05798"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac2ad9365c8d69203e096b5335ca02ed4"> 5798</a></span>&#160;<span class="preprocessor">#define OFS_UCBxCTLW0__SPI     (0x0000)</span></div>
<div class="line"><a name="l05799"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a26b9887f1d951195d3b83dadfef76655"> 5799</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxCTLW0__SPI_L   OFS_UCBxCTLW0__SPI</span></div>
<div class="line"><a name="l05800"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5dd37faedb942a5e126c3cc3fb0b8cf9"> 5800</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxCTLW0__SPI_H   OFS_UCBxCTLW0__SPI+1</span></div>
<div class="line"><a name="l05801"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6a356276a03290e0dd6b2d13d38a02f2"> 5801</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxCTL0__SPI      (0x0001)</span></div>
<div class="line"><a name="l05802"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a38f672c533109f3ad443a3ae67deea93"> 5802</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxCTL1__SPI      (0x0000)</span></div>
<div class="line"><a name="l05803"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2f2c8e5ea8af3fcd446cf7301146c05b"> 5803</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxBRW__SPI       (0x0006)</span></div>
<div class="line"><a name="l05804"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af6f7f43851c7b697c8818d810f3e1bbe"> 5804</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxBRW__SPI_L     OFS_UCBxBRW__SPI</span></div>
<div class="line"><a name="l05805"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5f197cb50962e2f4a45ee7a7de5e7f78"> 5805</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxBRW__SPI_H     OFS_UCBxBRW__SPI+1</span></div>
<div class="line"><a name="l05806"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a500c87d7e55290ad0a96fd2d355314c9"> 5806</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxBR0__SPI       (0x0006)</span></div>
<div class="line"><a name="l05807"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afbb5eade8f981e5d2d1a00c3b8852fce"> 5807</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxBR1__SPI       (0x0007)</span></div>
<div class="line"><a name="l05808"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a40b1afc5fb4ff6b7a922ce5cf64c3d05"> 5808</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxSTATW__SPI     (0x0008)</span></div>
<div class="line"><a name="l05809"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa8bea863d4a8946dc863729c9be81452"> 5809</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxSTATW__SPI_L   OFS_UCBxSTATW__SPI</span></div>
<div class="line"><a name="l05810"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a408ec20658efefd807d8ff61e590f93e"> 5810</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxSTATW__SPI_H   OFS_UCBxSTATW__SPI+1</span></div>
<div class="line"><a name="l05811"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#acce953b222f039b124d264b3fd24aa1e"> 5811</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxRXBUF__SPI     (0x000C)</span></div>
<div class="line"><a name="l05812"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab754fb01cbe2b108df196f5c6a1391c1"> 5812</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxRXBUF__SPI_L   OFS_UCBxRXBUF__SPI</span></div>
<div class="line"><a name="l05813"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac0e225d1e90175e19989dbf644545c75"> 5813</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxRXBUF__SPI_H   OFS_UCBxRXBUF__SPI+1</span></div>
<div class="line"><a name="l05814"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a26798c2aecc80db4b7b862f9eed93ac8"> 5814</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxTXBUF__SPI     (0x000E)</span></div>
<div class="line"><a name="l05815"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a91da03309b8e0770ca86c8be2e23d3d7"> 5815</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxTXBUF__SPI_L   OFS_UCBxTXBUF__SPI</span></div>
<div class="line"><a name="l05816"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#acf39d1276bc4cd2ed22996bb8c0ec111"> 5816</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxTXBUF__SPI_H   OFS_UCBxTXBUF__SPI+1</span></div>
<div class="line"><a name="l05817"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae76b9444480e97b1b278c44b7f0f5a8e"> 5817</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIE__SPI        (0x002A)</span></div>
<div class="line"><a name="l05818"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a29037a3ba6840059d6ff60589cc53e1d"> 5818</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIE__SPI_L      OFS_UCBxIE__SPI</span></div>
<div class="line"><a name="l05819"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a49fb99127d3cd7a7f9ec7c4fd5c6a467"> 5819</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIE__SPI_H      OFS_UCBxIE__SPI+1</span></div>
<div class="line"><a name="l05820"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a83aa0cfbbdb76b1afd251657b4c8d47c"> 5820</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIFG__SPI       (0x002C)</span></div>
<div class="line"><a name="l05821"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5e35c21a48d38600c1580b43d8722bcb"> 5821</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIFG__SPI_L     OFS_UCBxIFG__SPI</span></div>
<div class="line"><a name="l05822"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac0baec68b56e76102dd553673ce39b51"> 5822</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIFG__SPI_H     OFS_UCBxIFG__SPI+1</span></div>
<div class="line"><a name="l05823"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9c3c007588a9632bb72540e83f69c879"> 5823</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIV__SPI        (0x002E)</span></div>
<div class="line"><a name="l05824"></a><span class="lineno"> 5824</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05825"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a06c03726ba5ccaf7985cb43e67be0761"> 5825</a></span>&#160;<span class="preprocessor">#define OFS_UCBxCTLW0          (0x0000)       </span><span class="comment">/* USCI Bx Control Word Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05826"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a00d0bc7f764b54f2dc07e285b8613f22"> 5826</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxCTLW0_L        OFS_UCBxCTLW0</span></div>
<div class="line"><a name="l05827"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9edaf10dceb8d4294e20296fe85663dc"> 5827</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxCTLW0_H        OFS_UCBxCTLW0+1</span></div>
<div class="line"><a name="l05828"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a371f5305eafd8f08b97969dab2351627"> 5828</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxCTL0           (0x0001)</span></div>
<div class="line"><a name="l05829"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa44bd49e3af9caf3ce3e9005c7318eb5"> 5829</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxCTL1           (0x0000)</span></div>
<div class="line"><a name="l05830"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7aee76ea210b57f376ea5ecf8ea90655"> 5830</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBxCTL1               UCBxCTLW0_L    </span><span class="comment">/* USCI Bx Control Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05831"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad5ad20b2123ddfbe31c9a5ce540fbfc2"> 5831</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBxCTL0               UCBxCTLW0_H    </span><span class="comment">/* USCI Bx Control Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05832"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5214b348fae2457c3f78a6bb5607679d"> 5832</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxCTLW1          (0x0002)       </span><span class="comment">/* USCI Bx Control Word Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05833"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#acac03ad3bac9acbbea54bfcd0467829a"> 5833</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxCTLW1_L        OFS_UCBxCTLW1</span></div>
<div class="line"><a name="l05834"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1e2ce358cf4ce75e42e0f5dc0fbf94dd"> 5834</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxCTLW1_H        OFS_UCBxCTLW1+1</span></div>
<div class="line"><a name="l05835"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2dd1dd8f9fbde1b7a60725d5b701db06"> 5835</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxBRW            (0x0006)       </span><span class="comment">/* USCI Bx Baud Word Rate 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05836"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#abe89872aefe60617ac21f42402d28db3"> 5836</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxBRW_L          OFS_UCBxBRW</span></div>
<div class="line"><a name="l05837"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5a0806f7da0d6f0f1e5a99ea226a89e4"> 5837</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxBRW_H          OFS_UCBxBRW+1</span></div>
<div class="line"><a name="l05838"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a70af776a998ffaee4e57e8d1a24914f9"> 5838</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxBR0            (0x0006)</span></div>
<div class="line"><a name="l05839"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#abdc4b6bcbf73a62f10503f609824c795"> 5839</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxBR1            (0x0007)</span></div>
<div class="line"><a name="l05840"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3beeacbb80bcf3b5df8cafaa468a84ee"> 5840</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBxBR0                UCBxBRW_L      </span><span class="comment">/* USCI Bx Baud Rate 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05841"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3d66f8b9a1459017249bb3aa26daccfe"> 5841</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBxBR1                UCBxBRW_H      </span><span class="comment">/* USCI Bx Baud Rate 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05842"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a723fb32b6641d53ffa76f22a0dcc174d"> 5842</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxSTATW          (0x0008)       </span><span class="comment">/* USCI Bx Status Word Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05843"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab3764e8aa427027e71cdee40ba6efcd6"> 5843</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxSTATW_L        OFS_UCBxSTATW</span></div>
<div class="line"><a name="l05844"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7ce58cea0c326d03f7f1166be569b03f"> 5844</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxSTATW_H        OFS_UCBxSTATW+1</span></div>
<div class="line"><a name="l05845"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa7dc7486273820883a9a703cd2987fc8"> 5845</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxSTATW__I2C     (0x0008)</span></div>
<div class="line"><a name="l05846"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae3c46c2850bda8dfceb28b27d45289cc"> 5846</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxSTAT__I2C      (0x0008)</span></div>
<div class="line"><a name="l05847"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8604ff6e88c3683c6db8e6cf0aac1776"> 5847</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxBCNT__I2C      (0x0009)</span></div>
<div class="line"><a name="l05848"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1ab190f5ce6337364e9cd122bd5d3303"> 5848</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBxSTAT               UCBxSTATW_L    </span><span class="comment">/* USCI Bx Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05849"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4fabcb4a17e5c8559e4f747aa5649254"> 5849</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBxBCNT               UCBxSTATW_H    </span><span class="comment">/* USCI Bx Byte Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05850"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a40328014a78c8ae8cece266788091ae0"> 5850</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxTBCNT          (0x000A)       </span><span class="comment">/* USCI Bx Byte Counter Threshold Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05851"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ade1f61733167df4e0ed79d1c7c7b0d8d"> 5851</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxTBCNT_L        OFS_UCBxTBCNT</span></div>
<div class="line"><a name="l05852"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac736bb0916deb8e63328c541f6c5598f"> 5852</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxTBCNT_H        OFS_UCBxTBCNT+1</span></div>
<div class="line"><a name="l05853"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a857d0ad560c22248331d38f16d7092f9"> 5853</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxRXBUF          (0x000C)       </span><span class="comment">/* USCI Bx Receive Buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05854"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a95e5881a7538fe39c159673c37c13ae0"> 5854</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxRXBUF_L        OFS_UCBxRXBUF</span></div>
<div class="line"><a name="l05855"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a360abc49c6b944cb588e654c6ebf3417"> 5855</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxRXBUF_H        OFS_UCBxRXBUF+1</span></div>
<div class="line"><a name="l05856"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a754d0fb67d3fca33f0411d5f46a683d7"> 5856</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxTXBUF          (0x000E)       </span><span class="comment">/* USCI Bx Transmit Buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05857"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af5f4dc46477e7c97284eca13be6fd211"> 5857</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxTXBUF_L        OFS_UCBxTXBUF</span></div>
<div class="line"><a name="l05858"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a02bdae5612af84959fc13c45b5d7f287"> 5858</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxTXBUF_H        OFS_UCBxTXBUF+1</span></div>
<div class="line"><a name="l05859"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac4b38448c776d37b3fcb9b0d0d42ea83"> 5859</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxI2COA0         (0x0014)       </span><span class="comment">/* USCI Bx I2C Own Address 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05860"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a78fab9c77f085bcca2a6103c991ad898"> 5860</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxI2COA0_L       OFS_UCBxI2COA0</span></div>
<div class="line"><a name="l05861"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad5c21900d9128f2c13202112ad32f6a8"> 5861</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxI2COA0_H       OFS_UCBxI2COA0+1</span></div>
<div class="line"><a name="l05862"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aeb0498c1e43a856ad0506b81c06ec813"> 5862</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxI2COA1         (0x0016)       </span><span class="comment">/* USCI Bx I2C Own Address 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05863"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a71c8fc2c6c94abd5686933263c02c8d6"> 5863</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxI2COA1_L       OFS_UCBxI2COA1</span></div>
<div class="line"><a name="l05864"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#adb8eac44e7342ee34e8c8f55fa6f8e0b"> 5864</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxI2COA1_H       OFS_UCBxI2COA1+1</span></div>
<div class="line"><a name="l05865"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a44cf9cbecb662da96e1fc69fde10a9d2"> 5865</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxI2COA2         (0x0018)       </span><span class="comment">/* USCI Bx I2C Own Address 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05866"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac5cbcc2288fef362dc3cc1890ac27448"> 5866</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxI2COA2_L       OFS_UCBxI2COA2</span></div>
<div class="line"><a name="l05867"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4857c3ea5be0dc0b34cd0cf0a523e474"> 5867</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxI2COA2_H       OFS_UCBxI2COA2+1</span></div>
<div class="line"><a name="l05868"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7e1f32836949e88a9045263b17311bab"> 5868</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxI2COA3         (0x001A)       </span><span class="comment">/* USCI Bx I2C Own Address 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05869"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a512a862c316dc81103f20a8101bdf232"> 5869</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxI2COA3_L       OFS_UCBxI2COA3</span></div>
<div class="line"><a name="l05870"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5026e826b4d1b99721fcf4707c25d955"> 5870</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxI2COA3_H       OFS_UCBxI2COA3+1</span></div>
<div class="line"><a name="l05871"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5c3fcc5724ff4bc6375031a3d942972c"> 5871</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxADDRX          (0x001C)       </span><span class="comment">/* USCI Bx Received Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05872"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab8ac4edef6f35c9355fb63090494c318"> 5872</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxADDRX_L        OFS_UCBxADDRX</span></div>
<div class="line"><a name="l05873"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a89c3bc397ae9123d149ccd37b8f4ced4"> 5873</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxADDRX_H        OFS_UCBxADDRX+1</span></div>
<div class="line"><a name="l05874"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac457f7f46b4f754996b84de0c0c5c555"> 5874</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxADDMASK        (0x001E)       </span><span class="comment">/* USCI Bx Address Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05875"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac6f37b5a71f3d8927c3b95c18dbab599"> 5875</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxADDMASK_L      OFS_UCBxADDMASK</span></div>
<div class="line"><a name="l05876"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a608a3c32f45fe0acdf002aa7047e8711"> 5876</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxADDMASK_H      OFS_UCBxADDMASK+1</span></div>
<div class="line"><a name="l05877"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7cf9338656bb86d8ad1ec938b9c24962"> 5877</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxI2CSA          (0x0020)       </span><span class="comment">/* USCI Bx I2C Slave Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05878"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#acfb0a4819eb2657514069574fb8d49d3"> 5878</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxI2CSA_L        OFS_UCBxI2CSA</span></div>
<div class="line"><a name="l05879"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab4df5ae9d5e9489e846af0c6bf67229b"> 5879</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxI2CSA_H        OFS_UCBxI2CSA+1</span></div>
<div class="line"><a name="l05880"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab358e6f685aacf496912341db6679c82"> 5880</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIE             (0x002A)       </span><span class="comment">/* USCI Bx Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05881"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ada16816c16c8dcf93adc8a310f412348"> 5881</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIE_L           OFS_UCBxIE</span></div>
<div class="line"><a name="l05882"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#acd4aa48c7a0165e8446c2f4161174741"> 5882</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIE_H           OFS_UCBxIE+1</span></div>
<div class="line"><a name="l05883"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2fa6ac94204d41c99b88ebcc6a055ae9"> 5883</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIFG            (0x002C)       </span><span class="comment">/* USCI Bx Interrupt Flags Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05884"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac1767f01b85c1d7cc6a6e77b7ba6e467"> 5884</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIFG_L          OFS_UCBxIFG</span></div>
<div class="line"><a name="l05885"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7e4823ac0e18692f7a40ee5c96af75e9"> 5885</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIFG_H          OFS_UCBxIFG+1</span></div>
<div class="line"><a name="l05886"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab9aff7c640b798f8d8ae66f6fb5360a9"> 5886</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIE__I2C        (0x002A)</span></div>
<div class="line"><a name="l05887"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8de32715cec579cf00fa0f5250b0d1df"> 5887</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIE__I2C_L      OFS_UCBxIE__I2C</span></div>
<div class="line"><a name="l05888"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aabb1c21eb41b4581586af9a595edaa94"> 5888</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIE__I2C_H      OFS_UCBxIE__I2C+1</span></div>
<div class="line"><a name="l05889"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afaff2f6c81eb021bbd28b3aede4c5dd7"> 5889</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIFG__I2C       (0x002C)</span></div>
<div class="line"><a name="l05890"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ada7d70fa7a11d88d7c488bc8a892cbad"> 5890</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIFG__I2C_L     OFS_UCBxIFG__I2C</span></div>
<div class="line"><a name="l05891"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab4ba41de9c453a73b38c1c67c8d8826f"> 5891</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIFG__I2C_H     OFS_UCBxIFG__I2C+1</span></div>
<div class="line"><a name="l05892"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa7214df9d541d04b35d1bfe081caa545"> 5892</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIV             (0x002E)       </span><span class="comment">/* USCI Bx Interrupt Vector Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05893"></a><span class="lineno"> 5893</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05894"></a><span class="lineno"> 5894</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l05895"></a><span class="lineno"> 5895</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#if (defined(__MSP430_HAS_EUSCI_Ax__) || defined(__MSP430_HAS_EUSCI_Bx__))</span></div>
<div class="line"><a name="l05896"></a><span class="lineno"> 5896</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05897"></a><span class="lineno"> 5897</span>&#160;<span class="comment">// UCAxCTLW0 UART-Mode Control Bits</span></div>
<div class="line"><a name="l05898"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7fb6b3fbbb7fd56c8f11792ffb3e3d6c"> 5898</a></span>&#160;<span class="preprocessor">#define UCPEN                  (0x8000)       </span><span class="comment">/* Async. Mode: Parity enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05899"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a05da44320219dcbc56214c9fd424a219"> 5899</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCPAR                  (0x4000)       </span><span class="comment">/* Async. Mode: Parity     0:odd / 1:even */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05900"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a199ca0dc5cd21e551af5c23d9beec934"> 5900</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCMSB                  (0x2000)       </span><span class="comment">/* Async. Mode: MSB first  0:LSB / 1:MSB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05901"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad69178fe7f891cc7fa438e804cbf92a4"> 5901</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UC7BIT                 (0x1000)       </span><span class="comment">/* Async. Mode: Data Bits  0:8-bits / 1:7-bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05902"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a17059906b161d93c430b7ee875e0f356"> 5902</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSPB                  (0x0800)       </span><span class="comment">/* Async. Mode: Stop Bits  0:one / 1: two */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05903"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a42f9ff56e2a51f5f23172d9e022eb9d3"> 5903</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCMODE1                (0x0400)       </span><span class="comment">/* Async. Mode: USCI Mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05904"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae7c62a73b40e065045c7ce2c2dc4ee54"> 5904</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCMODE0                (0x0200)       </span><span class="comment">/* Async. Mode: USCI Mode 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05905"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a13fabf0a0544eb82d9e0896ef8e818c5"> 5905</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSYNC                 (0x0100)       </span><span class="comment">/* Sync-Mode  0:UART-Mode / 1:SPI-Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05906"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a847437387b4f7e066bece3a6d16dd629"> 5906</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSSEL1                (0x0080)       </span><span class="comment">/* USCI 0 Clock Source Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05907"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#abf16135c2738ff3fc116ad82cf48c196"> 5907</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSSEL0                (0x0040)       </span><span class="comment">/* USCI 0 Clock Source Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05908"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae54706b57b264155a533ba8673b8ed96"> 5908</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXEIE                (0x0020)       </span><span class="comment">/* RX Error interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05909"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac4f7aaa4d67ed80a4099d40e2dde3ccc"> 5909</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRKIE                (0x0010)       </span><span class="comment">/* Break interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05910"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6d58a8e741c77478dafc016c41fd57b2"> 5910</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCDORM                 (0x0008)       </span><span class="comment">/* Dormant (Sleep) Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05911"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#acaeea39b1576322937c0b9fb40f25def"> 5911</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXADDR               (0x0004)       </span><span class="comment">/* Send next Data as Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05912"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0cabfd22bb4e9eeec238096778f3481a"> 5912</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXBRK                (0x0002)       </span><span class="comment">/* Send next Data as Break */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05913"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5ed16d537b5b0bc2315389cea834a1a0"> 5913</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSWRST                (0x0001)       </span><span class="comment">/* USCI Software Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05914"></a><span class="lineno"> 5914</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05915"></a><span class="lineno"> 5915</span>&#160;<span class="comment">// UCAxCTLW0 UART-Mode Control Bits</span></div>
<div class="line"><a name="l05916"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6ad21136e361b888d22330da22af809e"> 5916</a></span>&#160;<span class="preprocessor">#define UCSSEL1_L              (0x0080)       </span><span class="comment">/* USCI 0 Clock Source Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05917"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a90f24e03349142905c48d72610eaa7d2"> 5917</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSSEL0_L              (0x0040)       </span><span class="comment">/* USCI 0 Clock Source Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05918"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4913f71d3ad6a689345ca64ab3a9815a"> 5918</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXEIE_L              (0x0020)       </span><span class="comment">/* RX Error interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05919"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a73ee51d61bdb3d9df1f05e8e36fff01c"> 5919</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRKIE_L              (0x0010)       </span><span class="comment">/* Break interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05920"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0cd4603aea7a1f2f97fe341108e3649d"> 5920</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCDORM_L               (0x0008)       </span><span class="comment">/* Dormant (Sleep) Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05921"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8b78b4e0d70bbb64687107fbdb5fe927"> 5921</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXADDR_L             (0x0004)       </span><span class="comment">/* Send next Data as Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05922"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1ec3388fe3a1fd66bbf192dbc57d5528"> 5922</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXBRK_L              (0x0002)       </span><span class="comment">/* Send next Data as Break */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05923"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab9de182e755fc7ffd9b3f543fc6f52f2"> 5923</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSWRST_L              (0x0001)       </span><span class="comment">/* USCI Software Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05924"></a><span class="lineno"> 5924</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05925"></a><span class="lineno"> 5925</span>&#160;<span class="comment">// UCAxCTLW0 UART-Mode Control Bits</span></div>
<div class="line"><a name="l05926"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a34a25e4ba8c2573e3a658e30f882c110"> 5926</a></span>&#160;<span class="preprocessor">#define UCPEN_H                (0x0080)       </span><span class="comment">/* Async. Mode: Parity enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05927"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a40feb435070c3e94cc11bdd9011e8b81"> 5927</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCPAR_H                (0x0040)       </span><span class="comment">/* Async. Mode: Parity     0:odd / 1:even */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05928"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6562daedbc1af28302e85e1777483fb3"> 5928</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCMSB_H                (0x0020)       </span><span class="comment">/* Async. Mode: MSB first  0:LSB / 1:MSB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05929"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#adf5e51ac1412af742c2647ea69eb3be4"> 5929</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UC7BIT_H               (0x0010)       </span><span class="comment">/* Async. Mode: Data Bits  0:8-bits / 1:7-bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05930"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad4655f7900a8bc3bc6b9f13f4f152116"> 5930</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSPB_H                (0x0008)       </span><span class="comment">/* Async. Mode: Stop Bits  0:one / 1: two */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05931"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aec79a2e94f6de6d5ffdcace34f7ad8f2"> 5931</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCMODE1_H              (0x0004)       </span><span class="comment">/* Async. Mode: USCI Mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05932"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8da843935b66d01d92a8ab534acfb1f4"> 5932</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCMODE0_H              (0x0002)       </span><span class="comment">/* Async. Mode: USCI Mode 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05933"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af8baa5a3b2ac5e0b1407e178918a0d59"> 5933</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSYNC_H               (0x0001)       </span><span class="comment">/* Sync-Mode  0:UART-Mode / 1:SPI-Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05934"></a><span class="lineno"> 5934</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05935"></a><span class="lineno"> 5935</span>&#160;<span class="comment">// UCxxCTLW0 SPI-Mode Control Bits</span></div>
<div class="line"><a name="l05936"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a51ab25e3e65cd1bb9863b0e6d0b7b6bd"> 5936</a></span>&#160;<span class="preprocessor">#define UCCKPH                 (0x8000)       </span><span class="comment">/* Sync. Mode: Clock Phase */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05937"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab4313a6c37c97ba5cdba16c4ca56b517"> 5937</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCCKPL                 (0x4000)       </span><span class="comment">/* Sync. Mode: Clock Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05938"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a83010f7d75e7283b79244ce5a4fa7870"> 5938</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCMST                  (0x0800)       </span><span class="comment">/* Sync. Mode: Master Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05939"></a><span class="lineno"> 5939</span>&#160;<span class="preprocessor"></span><span class="comment">//#define res               (0x0020)    /* reserved */</span></div>
<div class="line"><a name="l05940"></a><span class="lineno"> 5940</span>&#160;<span class="comment">//#define res               (0x0010)    /* reserved */</span></div>
<div class="line"><a name="l05941"></a><span class="lineno"> 5941</span>&#160;<span class="comment">//#define res               (0x0008)    /* reserved */</span></div>
<div class="line"><a name="l05942"></a><span class="lineno"> 5942</span>&#160;<span class="comment">//#define res               (0x0004)    /* reserved */</span></div>
<div class="line"><a name="l05943"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a79ee71255420290478cab23fbce237f7"> 5943</a></span>&#160;<span class="preprocessor">#define UCSTEM                 (0x0002)       </span><span class="comment">/* USCI STE Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05944"></a><span class="lineno"> 5944</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05945"></a><span class="lineno"> 5945</span>&#160;<span class="comment">// UCBxCTLW0 I2C-Mode Control Bits</span></div>
<div class="line"><a name="l05946"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7aaa4e5d0a84cda0e759fe84dc059a75"> 5946</a></span>&#160;<span class="preprocessor">#define UCA10                  (0x8000)       </span><span class="comment">/* 10-bit Address Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05947"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6eb866cf9b13ba1891a0184afa7ca19b"> 5947</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSLA10                (0x4000)       </span><span class="comment">/* 10-bit Slave Address Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05948"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a678176f3eb3226c0bb5bd5812e553b07"> 5948</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCMM                   (0x2000)       </span><span class="comment">/* Multi-Master Environment */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05949"></a><span class="lineno"> 5949</span>&#160;<span class="preprocessor"></span><span class="comment">//#define res               (0x1000)    /* reserved */</span></div>
<div class="line"><a name="l05950"></a><span class="lineno"> 5950</span>&#160;<span class="comment">//#define res               (0x0100)    /* reserved */</span></div>
<div class="line"><a name="l05951"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9fbef7c6bc9c25d0823ecdba5178877a"> 5951</a></span>&#160;<span class="preprocessor">#define UCTXACK                (0x0020)       </span><span class="comment">/* Transmit ACK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05952"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a311c1dc057c97e3b6e6e8fafaa82ffcd"> 5952</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTR                   (0x0010)       </span><span class="comment">/* Transmit/Receive Select/Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05953"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9047505c0b45bd40203b5bcb99c0f9e4"> 5953</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXNACK               (0x0008)       </span><span class="comment">/* Transmit NACK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05954"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4f09a606879b645c1a3fd42d9cf30b97"> 5954</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXSTP                (0x0004)       </span><span class="comment">/* Transmit STOP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05955"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a29b01fc2d0d6715b33ba6f2d2a4e5e02"> 5955</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXSTT                (0x0002)       </span><span class="comment">/* Transmit START */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05956"></a><span class="lineno"> 5956</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05957"></a><span class="lineno"> 5957</span>&#160;<span class="comment">// UCBxCTLW0 I2C-Mode Control Bits</span></div>
<div class="line"><a name="l05958"></a><span class="lineno"> 5958</span>&#160;<span class="comment">//#define res               (0x1000)    /* reserved */</span></div>
<div class="line"><a name="l05959"></a><span class="lineno"> 5959</span>&#160;<span class="comment">//#define res               (0x0100)    /* reserved */</span></div>
<div class="line"><a name="l05960"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab05bd019eedee5df8b37f9f894edb868"> 5960</a></span>&#160;<span class="preprocessor">#define UCTXACK_L              (0x0020)       </span><span class="comment">/* Transmit ACK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05961"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a86a94f451679111344a4acd7c8a661a2"> 5961</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTR_L                 (0x0010)       </span><span class="comment">/* Transmit/Receive Select/Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05962"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2f159a3f085c2c18b9e3dfc07d96a5a2"> 5962</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXNACK_L             (0x0008)       </span><span class="comment">/* Transmit NACK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05963"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a12f96208f0501aabdb8a0b4a45079774"> 5963</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXSTP_L              (0x0004)       </span><span class="comment">/* Transmit STOP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05964"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad87be2c58cc91c9830bf24f4a3d934cb"> 5964</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXSTT_L              (0x0002)       </span><span class="comment">/* Transmit START */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05965"></a><span class="lineno"> 5965</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05966"></a><span class="lineno"> 5966</span>&#160;<span class="comment">// UCBxCTLW0 I2C-Mode Control Bits</span></div>
<div class="line"><a name="l05967"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3ba9f907dade4f19739ea291d64ae3b4"> 5967</a></span>&#160;<span class="preprocessor">#define UCA10_H                (0x0080)       </span><span class="comment">/* 10-bit Address Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05968"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3a4ba73a83a70f37db61844942a561f6"> 5968</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSLA10_H              (0x0040)       </span><span class="comment">/* 10-bit Slave Address Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05969"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3cc956ab165e98bcd2473b08c3245e8f"> 5969</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCMM_H                 (0x0020)       </span><span class="comment">/* Multi-Master Environment */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05970"></a><span class="lineno"> 5970</span>&#160;<span class="preprocessor"></span><span class="comment">//#define res               (0x1000)    /* reserved */</span></div>
<div class="line"><a name="l05971"></a><span class="lineno"> 5971</span>&#160;<span class="comment">//#define res               (0x0100)    /* reserved */</span></div>
<div class="line"><a name="l05972"></a><span class="lineno"> 5972</span>&#160;</div>
<div class="line"><a name="l05973"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2f02e983d228152bb8491fb6cb0f1228"> 5973</a></span>&#160;<span class="preprocessor">#define UCMODE_0               (0x0000)       </span><span class="comment">/* Sync. Mode: USCI Mode: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05974"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a207fbbe8ef93ccdd9774348ba0794b08"> 5974</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCMODE_1               (0x0200)       </span><span class="comment">/* Sync. Mode: USCI Mode: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05975"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a57df40fcf2c24a4605e30a900d2b239e"> 5975</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCMODE_2               (0x0400)       </span><span class="comment">/* Sync. Mode: USCI Mode: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05976"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a760c41f322f6e332a3bf8c5a269e1837"> 5976</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCMODE_3               (0x0600)       </span><span class="comment">/* Sync. Mode: USCI Mode: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05977"></a><span class="lineno"> 5977</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05978"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afc67af00f443bcf35e6864137fc64056"> 5978</a></span>&#160;<span class="preprocessor">#define UCSSEL_0               (0x0000)       </span><span class="comment">/* USCI 0 Clock Source: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05979"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a73c578a990628e924d98da6dffaf0629"> 5979</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSSEL_1               (0x0040)       </span><span class="comment">/* USCI 0 Clock Source: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05980"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1d80b08053e2c8dcad61e17d520da303"> 5980</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSSEL_2               (0x0080)       </span><span class="comment">/* USCI 0 Clock Source: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05981"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae659974d98f91adde08c264fe5fa8165"> 5981</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSSEL_3               (0x00C0)       </span><span class="comment">/* USCI 0 Clock Source: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05982"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a13fa9b9ab47cb8ae4eec8a0ab529b585"> 5982</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSSEL__UCLK           (0x0000)       </span><span class="comment">/* USCI 0 Clock Source: UCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05983"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0f626fe9582cd1346b2f6835b7b10925"> 5983</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSSEL__ACLK           (0x0040)       </span><span class="comment">/* USCI 0 Clock Source: ACLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05984"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#abe57498c220324a8ac4e7e4a46328216"> 5984</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSSEL__SMCLK          (0x0080)       </span><span class="comment">/* USCI 0 Clock Source: SMCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05985"></a><span class="lineno"> 5985</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05986"></a><span class="lineno"> 5986</span>&#160;<span class="comment">// UCAxCTLW1 UART-Mode Control Bits</span></div>
<div class="line"><a name="l05987"></a><span class="lineno"> 5987</span>&#160;<span class="preprocessor">#define UCGLIT1                (0x0002)       </span><span class="comment">/* USCI Deglitch Time Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05988"></a><span class="lineno"> 5988</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCGLIT0                (0x0001)       </span><span class="comment">/* USCI Deglitch Time Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05989"></a><span class="lineno"> 5989</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05990"></a><span class="lineno"> 5990</span>&#160;<span class="comment">// UCAxCTLW1 UART-Mode Control Bits</span></div>
<div class="line"><a name="l05991"></a><span class="lineno"> 5991</span>&#160;<span class="preprocessor">#define UCGLIT1_L              (0x0002)       </span><span class="comment">/* USCI Deglitch Time Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05992"></a><span class="lineno"> 5992</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCGLIT0_L              (0x0001)       </span><span class="comment">/* USCI Deglitch Time Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05993"></a><span class="lineno"> 5993</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05994"></a><span class="lineno"> 5994</span>&#160;<span class="comment">// UCBxCTLW1 I2C-Mode Control Bits</span></div>
<div class="line"><a name="l05995"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a099ec0912beccfe702f247e15ef23245"> 5995</a></span>&#160;<span class="preprocessor">#define UCETXINT               (0x0100)       </span><span class="comment">/* USCI Early UCTXIFG0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05996"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7e319f36da133c9a18ce7ac8bff1f4a4"> 5996</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCCLTO1                (0x0080)       </span><span class="comment">/* USCI Clock low timeout Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05997"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8c1288af80493511552cc1bc9ee480cb"> 5997</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCCLTO0                (0x0040)       </span><span class="comment">/* USCI Clock low timeout Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05998"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad7daacac5d5dca8927d61b83a7c65900"> 5998</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSTPNACK              (0x0020)       </span><span class="comment">/* USCI Acknowledge Stop last byte */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05999"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6876e7802640c4966395f74e6a0c6c7d"> 5999</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSWACK                (0x0010)       </span><span class="comment">/* USCI Software controlled ACK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06000"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a04500b38737a54221405205c552680dd"> 6000</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCASTP1                (0x0008)       </span><span class="comment">/* USCI Automatic Stop condition generation Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06001"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aee0eb64e4d2777c8aaa1d38d3cdf599c"> 6001</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCASTP0                (0x0004)       </span><span class="comment">/* USCI Automatic Stop condition generation Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06002"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ade2090ac8c5d7f806402d48542fa9628"> 6002</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCGLIT1                (0x0002)       </span><span class="comment">/* USCI Deglitch time Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06003"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0e93cf72362993adb61beced50672bb2"> 6003</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCGLIT0                (0x0001)       </span><span class="comment">/* USCI Deglitch time Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06004"></a><span class="lineno"> 6004</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06005"></a><span class="lineno"> 6005</span>&#160;<span class="comment">// UCBxCTLW1 I2C-Mode Control Bits</span></div>
<div class="line"><a name="l06006"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a76d8a38d7a208aded44a67fdef0b5392"> 6006</a></span>&#160;<span class="preprocessor">#define UCCLTO1_L              (0x0080)       </span><span class="comment">/* USCI Clock low timeout Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06007"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aca1cf5887a67b6b3f23ee786c1db7660"> 6007</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCCLTO0_L              (0x0040)       </span><span class="comment">/* USCI Clock low timeout Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06008"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa88e3f2c7d34b1b6cdba8c4b6653209c"> 6008</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSTPNACK_L            (0x0020)       </span><span class="comment">/* USCI Acknowledge Stop last byte */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06009"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8c303450a66bab5780a67a11727fd8ef"> 6009</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSWACK_L              (0x0010)       </span><span class="comment">/* USCI Software controlled ACK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06010"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a668476a2fbca32c476e5d9529fea0d9e"> 6010</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCASTP1_L              (0x0008)       </span><span class="comment">/* USCI Automatic Stop condition generation Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06011"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5909592b6ff0188b051012f66f0e79a6"> 6011</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCASTP0_L              (0x0004)       </span><span class="comment">/* USCI Automatic Stop condition generation Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06012"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a29d79cfd4ee60bfd941a04621ad4ae15"> 6012</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCGLIT1_L              (0x0002)       </span><span class="comment">/* USCI Deglitch time Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06013"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aee8e9e0091d583f36a73c2faa72ec8bf"> 6013</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCGLIT0_L              (0x0001)       </span><span class="comment">/* USCI Deglitch time Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06014"></a><span class="lineno"> 6014</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06015"></a><span class="lineno"> 6015</span>&#160;<span class="comment">// UCBxCTLW1 I2C-Mode Control Bits</span></div>
<div class="line"><a name="l06016"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2615cfc5a90b1b0838dcb94be5f89df1"> 6016</a></span>&#160;<span class="preprocessor">#define UCETXINT_H             (0x0001)       </span><span class="comment">/* USCI Early UCTXIFG0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06017"></a><span class="lineno"> 6017</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06018"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a152878110822bf8d0d88196cdee1e41b"> 6018</a></span>&#160;<span class="preprocessor">#define UCGLIT_0               (0x0000)       </span><span class="comment">/* USCI Deglitch time: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06019"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac384e49c6f2331d312d7332b528e2faa"> 6019</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCGLIT_1               (0x0001)       </span><span class="comment">/* USCI Deglitch time: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06020"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2d703e5046307a5f96f650de7f44af28"> 6020</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCGLIT_2               (0x0002)       </span><span class="comment">/* USCI Deglitch time: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06021"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6010003e3ba1204f793fbe2e97c4189d"> 6021</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCGLIT_3               (0x0003)       </span><span class="comment">/* USCI Deglitch time: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06022"></a><span class="lineno"> 6022</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06023"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a435325b518f7a4c0822549764d414564"> 6023</a></span>&#160;<span class="preprocessor">#define UCASTP_0               (0x0000)       </span><span class="comment">/* USCI Automatic Stop condition generation: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06024"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a43981b2d12cf3da73977c82e3699afa1"> 6024</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCASTP_1               (0x0004)       </span><span class="comment">/* USCI Automatic Stop condition generation: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06025"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a57d2676ef49d86296e31b29af402b7df"> 6025</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCASTP_2               (0x0008)       </span><span class="comment">/* USCI Automatic Stop condition generation: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06026"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af3c4be716e6eb890c25e9c050f31e2dc"> 6026</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCASTP_3               (0x000C)       </span><span class="comment">/* USCI Automatic Stop condition generation: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06027"></a><span class="lineno"> 6027</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06028"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa55df3e567715561f8c7954e04fc06a4"> 6028</a></span>&#160;<span class="preprocessor">#define UCCLTO_0               (0x0000)       </span><span class="comment">/* USCI Clock low timeout: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06029"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a33ee9efbf324dd75bc9ded49faff923a"> 6029</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCCLTO_1               (0x0040)       </span><span class="comment">/* USCI Clock low timeout: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06030"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9bbc054809f7d60ef744802f11e6d7ac"> 6030</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCCLTO_2               (0x0080)       </span><span class="comment">/* USCI Clock low timeout: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06031"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a58c582c078ad396a44751d8f1dc8ef60"> 6031</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCCLTO_3               (0x00C0)       </span><span class="comment">/* USCI Clock low timeout: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06032"></a><span class="lineno"> 6032</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06033"></a><span class="lineno"> 6033</span>&#160;<span class="comment">/* UCAxMCTLW Control Bits */</span></div>
<div class="line"><a name="l06034"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad0ff9df1df88074e62f26d8a6b61e0ef"> 6034</a></span>&#160;<span class="preprocessor">#define UCBRS7                 (0x8000)       </span><span class="comment">/* USCI Second Stage Modulation Select 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06035"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af8b5658ec246032fa93e33de53096a0c"> 6035</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS6                 (0x4000)       </span><span class="comment">/* USCI Second Stage Modulation Select 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06036"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae05b67dced193417b51dc98f1a302ab5"> 6036</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS5                 (0x2000)       </span><span class="comment">/* USCI Second Stage Modulation Select 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06037"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#acc9f7776a09f3bf517e69aae5b8664c0"> 6037</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS4                 (0x1000)       </span><span class="comment">/* USCI Second Stage Modulation Select 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06038"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7637d87a9e5d13e39bdaf7eece2a633b"> 6038</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS3                 (0x0800)       </span><span class="comment">/* USCI Second Stage Modulation Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06039"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#acc6701b0c6d9c81ae08c96bd7e225aff"> 6039</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS2                 (0x0400)       </span><span class="comment">/* USCI Second Stage Modulation Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06040"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac076b7ebd3abd116ea62a8936d517500"> 6040</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS1                 (0x0200)       </span><span class="comment">/* USCI Second Stage Modulation Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06041"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae27903702e6f9ebd4dfbf8fd323c0a88"> 6041</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS0                 (0x0100)       </span><span class="comment">/* USCI Second Stage Modulation Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06042"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4408d07b05a23e57068b1d285503ce60"> 6042</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF3                 (0x0080)       </span><span class="comment">/* USCI First Stage Modulation Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06043"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a40a2661da2e5244abfe5e1c74a3aac4d"> 6043</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF2                 (0x0040)       </span><span class="comment">/* USCI First Stage Modulation Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06044"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a17208d428772ae7445f645966181217a"> 6044</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF1                 (0x0020)       </span><span class="comment">/* USCI First Stage Modulation Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06045"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a36581e17f67455f5dc03be51ca47025c"> 6045</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF0                 (0x0010)       </span><span class="comment">/* USCI First Stage Modulation Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06046"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0b03700b79b767caf7154e4e96d61276"> 6046</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOS16                 (0x0001)       </span><span class="comment">/* USCI 16-times Oversampling enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06047"></a><span class="lineno"> 6047</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06048"></a><span class="lineno"> 6048</span>&#160;<span class="comment">/* UCAxMCTLW Control Bits */</span></div>
<div class="line"><a name="l06049"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac2205d0f23adae25d6806d1b4c59ccfd"> 6049</a></span>&#160;<span class="preprocessor">#define UCBRF3_L               (0x0080)       </span><span class="comment">/* USCI First Stage Modulation Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06050"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a67ea6ac1b764b2535018ccf0585f80e9"> 6050</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF2_L               (0x0040)       </span><span class="comment">/* USCI First Stage Modulation Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06051"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa60e1d35ad51f480642ff2fcef8048de"> 6051</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF1_L               (0x0020)       </span><span class="comment">/* USCI First Stage Modulation Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06052"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab2392ae21d66c80b91c5fe1d9b70ccec"> 6052</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF0_L               (0x0010)       </span><span class="comment">/* USCI First Stage Modulation Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06053"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a919db13b38c062a685b27f9c47a2411f"> 6053</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOS16_L               (0x0001)       </span><span class="comment">/* USCI 16-times Oversampling enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06054"></a><span class="lineno"> 6054</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06055"></a><span class="lineno"> 6055</span>&#160;<span class="comment">/* UCAxMCTLW Control Bits */</span></div>
<div class="line"><a name="l06056"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a83ed827a086ad87ed9f31e8a891fc6dd"> 6056</a></span>&#160;<span class="preprocessor">#define UCBRS7_H               (0x0080)       </span><span class="comment">/* USCI Second Stage Modulation Select 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06057"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a248a0ed661de569020d082c74e3c3a8a"> 6057</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS6_H               (0x0040)       </span><span class="comment">/* USCI Second Stage Modulation Select 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06058"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a724998aebb3007f13e998c6d6c44d53b"> 6058</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS5_H               (0x0020)       </span><span class="comment">/* USCI Second Stage Modulation Select 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06059"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#adc680a41114ca5eb92d12cf927758864"> 6059</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS4_H               (0x0010)       </span><span class="comment">/* USCI Second Stage Modulation Select 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06060"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2541bc27c1a32b603a39806cbf423456"> 6060</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS3_H               (0x0008)       </span><span class="comment">/* USCI Second Stage Modulation Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06061"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa185729e5d5195f429400b42307ce7ba"> 6061</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS2_H               (0x0004)       </span><span class="comment">/* USCI Second Stage Modulation Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06062"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3f91e3ebb44c594896cc637c1b77434a"> 6062</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS1_H               (0x0002)       </span><span class="comment">/* USCI Second Stage Modulation Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06063"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7a498d088f81eda28fbb95de40c3a5da"> 6063</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS0_H               (0x0001)       </span><span class="comment">/* USCI Second Stage Modulation Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06064"></a><span class="lineno"> 6064</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06065"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4fc653be8a64ea940d2cf2471d293dc9"> 6065</a></span>&#160;<span class="preprocessor">#define UCBRF_0                (0x00)         </span><span class="comment">/* USCI First Stage Modulation: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06066"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#acc7c7c82c39a1bfc744c7cc70fcf5538"> 6066</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_1                (0x10)         </span><span class="comment">/* USCI First Stage Modulation: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06067"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a963b53bdf37504320ec6a5139cc7938a"> 6067</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_2                (0x20)         </span><span class="comment">/* USCI First Stage Modulation: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06068"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a880cc6131eea504b1d153b8914651c22"> 6068</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_3                (0x30)         </span><span class="comment">/* USCI First Stage Modulation: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06069"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a361fac0c8b173e09cc852e023b6428dc"> 6069</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_4                (0x40)         </span><span class="comment">/* USCI First Stage Modulation: 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06070"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8035233f6f1e30ece00703060422490b"> 6070</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_5                (0x50)         </span><span class="comment">/* USCI First Stage Modulation: 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06071"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#add3ba091a140acdf8173f6f0585d6785"> 6071</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_6                (0x60)         </span><span class="comment">/* USCI First Stage Modulation: 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06072"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0d84224ce1273bb07de0fc61e3f0e4cf"> 6072</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_7                (0x70)         </span><span class="comment">/* USCI First Stage Modulation: 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06073"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aaa5a4206271567279ffe60427e7674e4"> 6073</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_8                (0x80)         </span><span class="comment">/* USCI First Stage Modulation: 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06074"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7a93826ded110a057038c77b6f6505d1"> 6074</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_9                (0x90)         </span><span class="comment">/* USCI First Stage Modulation: 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06075"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aaf607b8775ece328fafb1c841a2d8959"> 6075</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_10               (0xA0)         </span><span class="comment">/* USCI First Stage Modulation: A */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06076"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a245fe9b5eeaea55856bcb9528196942c"> 6076</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_11               (0xB0)         </span><span class="comment">/* USCI First Stage Modulation: B */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06077"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1833b13696cdde3098b048b8cfcbcc3d"> 6077</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_12               (0xC0)         </span><span class="comment">/* USCI First Stage Modulation: C */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06078"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8e0c5e3778ca4add4e180ad11f972836"> 6078</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_13               (0xD0)         </span><span class="comment">/* USCI First Stage Modulation: D */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06079"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a22ee82a97b0f09bc0369ee12dd785267"> 6079</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_14               (0xE0)         </span><span class="comment">/* USCI First Stage Modulation: E */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06080"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac9c004757456785ee5c65b5e16d69bf6"> 6080</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_15               (0xF0)         </span><span class="comment">/* USCI First Stage Modulation: F */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06081"></a><span class="lineno"> 6081</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06082"></a><span class="lineno"> 6082</span>&#160;<span class="comment">/* UCAxSTATW Control Bits */</span></div>
<div class="line"><a name="l06083"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae085d44dc023baad3b7c17e8da7aa6a5"> 6083</a></span>&#160;<span class="preprocessor">#define UCLISTEN               (0x0080)       </span><span class="comment">/* USCI Listen mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06084"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8eba4323e39b8f5b2fc6120b58310ba5"> 6084</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCFE                   (0x0040)       </span><span class="comment">/* USCI Frame Error Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06085"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af6cb2162cfafbf147ec28f39bc356ba8"> 6085</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOE                   (0x0020)       </span><span class="comment">/* USCI Overrun Error Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06086"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae5eed65048711c570c134f944a13ab57"> 6086</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCPE                   (0x0010)       </span><span class="comment">/* USCI Parity Error Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06087"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ada7b81fb11a9cafee09d8cdddbd1bd8a"> 6087</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRK                  (0x0008)       </span><span class="comment">/* USCI Break received */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06088"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a84ad357d23c96c81325f76fcd79c646f"> 6088</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXERR                (0x0004)       </span><span class="comment">/* USCI RX Error Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06089"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ada5d77bcc1b35c10a0bcc18eb29862eb"> 6089</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDR                 (0x0002)       </span><span class="comment">/* USCI Address received Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06090"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9ae5503cf88ab5680e1bbb5f49e59e67"> 6090</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBUSY                 (0x0001)       </span><span class="comment">/* USCI Busy Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06091"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a83c683af4314d47842847c90c289f449"> 6091</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIDLE                 (0x0002)       </span><span class="comment">/* USCI Idle line detected Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06092"></a><span class="lineno"> 6092</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06093"></a><span class="lineno"> 6093</span>&#160;<span class="comment">/* UCBxSTATW I2C Control Bits */</span></div>
<div class="line"><a name="l06094"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae7cef8438ec42f18bbbb4f0d6783aa6c"> 6094</a></span>&#160;<span class="preprocessor">#define UCBCNT7                (0x8000)       </span><span class="comment">/* USCI Byte Counter Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06095"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afc5d18ed4829928bb1ed36cbb4ed81a0"> 6095</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBCNT6                (0x4000)       </span><span class="comment">/* USCI Byte Counter Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06096"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa2da59215bcddefe18166ea94ec03a93"> 6096</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBCNT5                (0x2000)       </span><span class="comment">/* USCI Byte Counter Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06097"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a062da7a045e94b9e810f52f116b3f613"> 6097</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBCNT4                (0x1000)       </span><span class="comment">/* USCI Byte Counter Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06098"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a21d3ec36724ab8b3e966b9ec7e37a105"> 6098</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBCNT3                (0x0800)       </span><span class="comment">/* USCI Byte Counter Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06099"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2aba6fde74a54bd59aa1f1c25e40f425"> 6099</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBCNT2                (0x0400)       </span><span class="comment">/* USCI Byte Counter Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06100"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a14d80b0636ab8522005c87725725be71"> 6100</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBCNT1                (0x0200)       </span><span class="comment">/* USCI Byte Counter Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06101"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a40c95c9fdbe0f45bcd521d43f9cfb458"> 6101</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBCNT0                (0x0100)       </span><span class="comment">/* USCI Byte Counter Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06102"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a34cb4b920b18fde5c1f2a2fe00a9fa89"> 6102</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSCLLOW               (0x0040)       </span><span class="comment">/* SCL low */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06103"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a365242c9fc30f5ee5135968394e580f7"> 6103</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCGC                   (0x0020)       </span><span class="comment">/* General Call address received Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06104"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1d9592d79881ade638e6bbe2f5d19efa"> 6104</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBBUSY                (0x0010)       </span><span class="comment">/* Bus Busy Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06105"></a><span class="lineno"> 6105</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06106"></a><span class="lineno"> 6106</span>&#160;<span class="comment">/* UCBxTBCNT I2C Control Bits */</span></div>
<div class="line"><a name="l06107"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a27f1fb62a0d2f2e4acf9e132478bf39d"> 6107</a></span>&#160;<span class="preprocessor">#define UCTBCNT7               (0x0080)       </span><span class="comment">/* USCI Byte Counter Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06108"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad477d4045cf7e09b9bbe65e632ef13ef"> 6108</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTBCNT6               (0x0040)       </span><span class="comment">/* USCI Byte Counter Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06109"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7e098b0e392bf606ad70bb8f28973c61"> 6109</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTBCNT5               (0x0020)       </span><span class="comment">/* USCI Byte Counter Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06110"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6a1e15492d7f03701be53d57f61d84c1"> 6110</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTBCNT4               (0x0010)       </span><span class="comment">/* USCI Byte Counter Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06111"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#abd4f26f5ef43b63d9e33f516389110b5"> 6111</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTBCNT3               (0x0008)       </span><span class="comment">/* USCI Byte Counter Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06112"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8378a3791b037c131d300a1c638739bd"> 6112</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTBCNT2               (0x0004)       </span><span class="comment">/* USCI Byte Counter Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06113"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afbcc44a6d1568863b0267213fe129cce"> 6113</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTBCNT1               (0x0002)       </span><span class="comment">/* USCI Byte Counter Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06114"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa6081adecca2a04c8179b9ad8833d27c"> 6114</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTBCNT0               (0x0001)       </span><span class="comment">/* USCI Byte Counter Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06115"></a><span class="lineno"> 6115</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06116"></a><span class="lineno"> 6116</span>&#160;<span class="comment">/* UCAxIRCTL Control Bits */</span></div>
<div class="line"><a name="l06117"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a87d3b2fdebe96ec52bfc65000d765f9e"> 6117</a></span>&#160;<span class="preprocessor">#define UCIRRXFL5              (0x8000)       </span><span class="comment">/* IRDA Receive Filter Length 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06118"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa83fd3a68ad9430c72c124964829d647"> 6118</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXFL4              (0x4000)       </span><span class="comment">/* IRDA Receive Filter Length 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06119"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae8861eba5f1e56d2d7b3d92dc9b38493"> 6119</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXFL3              (0x2000)       </span><span class="comment">/* IRDA Receive Filter Length 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06120"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1d4128ac2bf039306346144a065be92b"> 6120</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXFL2              (0x1000)       </span><span class="comment">/* IRDA Receive Filter Length 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06121"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae14cc4e637b513c43f90f2ad9c27d8e2"> 6121</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXFL1              (0x0800)       </span><span class="comment">/* IRDA Receive Filter Length 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06122"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afd5376421befbeaaff0989659acb89a7"> 6122</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXFL0              (0x0400)       </span><span class="comment">/* IRDA Receive Filter Length 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06123"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aff6da73b1dfca37a6994b6239a41d3e3"> 6123</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXPL               (0x0200)       </span><span class="comment">/* IRDA Receive Input Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06124"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0e49a3dac01669021d009ae679dc5d71"> 6124</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXFE               (0x0100)       </span><span class="comment">/* IRDA Receive Filter enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06125"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab4af2a43b89e2a5d5da389ddddab7862"> 6125</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRTXPL5              (0x0080)       </span><span class="comment">/* IRDA Transmit Pulse Length 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06126"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8a91974e5e0e11d5f1f6621871b2aee4"> 6126</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRTXPL4              (0x0040)       </span><span class="comment">/* IRDA Transmit Pulse Length 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06127"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a14deb1ebc9bb5db24444a90a7f47fea2"> 6127</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRTXPL3              (0x0020)       </span><span class="comment">/* IRDA Transmit Pulse Length 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06128"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab8ddc881f9612939211f21663b873a82"> 6128</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRTXPL2              (0x0010)       </span><span class="comment">/* IRDA Transmit Pulse Length 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06129"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2923815fcf54a0c125fa6e165ef09d4e"> 6129</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRTXPL1              (0x0008)       </span><span class="comment">/* IRDA Transmit Pulse Length 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06130"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0fe03ec309cde7e68fcd071a5e4dc965"> 6130</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRTXPL0              (0x0004)       </span><span class="comment">/* IRDA Transmit Pulse Length 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06131"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a91913c7686c3db97a2fcd5362b697d79"> 6131</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRTXCLK              (0x0002)       </span><span class="comment">/* IRDA Transmit Pulse Clock Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06132"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a79bc9df6c8baa0e2cd1929e2244c8fc0"> 6132</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIREN                 (0x0001)       </span><span class="comment">/* IRDA Encoder/Decoder enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06133"></a><span class="lineno"> 6133</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06134"></a><span class="lineno"> 6134</span>&#160;<span class="comment">/* UCAxIRCTL Control Bits */</span></div>
<div class="line"><a name="l06135"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3d239fb4158910ecc08d3109b94f91ed"> 6135</a></span>&#160;<span class="preprocessor">#define UCIRTXPL5_L            (0x0080)       </span><span class="comment">/* IRDA Transmit Pulse Length 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06136"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a30e14fd4aba980b4b286de539ce1558e"> 6136</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRTXPL4_L            (0x0040)       </span><span class="comment">/* IRDA Transmit Pulse Length 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06137"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab10f2d707c3357d11075b8917ce8c24d"> 6137</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRTXPL3_L            (0x0020)       </span><span class="comment">/* IRDA Transmit Pulse Length 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06138"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a361496bae3e6aaf31d66d9559f1bf94b"> 6138</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRTXPL2_L            (0x0010)       </span><span class="comment">/* IRDA Transmit Pulse Length 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06139"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9852d2aa8b627c3d30a0515a54e1423f"> 6139</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRTXPL1_L            (0x0008)       </span><span class="comment">/* IRDA Transmit Pulse Length 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06140"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1400ad36e6632ece0797e52d836b11b8"> 6140</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRTXPL0_L            (0x0004)       </span><span class="comment">/* IRDA Transmit Pulse Length 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06141"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0d9dac50f30980303c7add08b58c4dcb"> 6141</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRTXCLK_L            (0x0002)       </span><span class="comment">/* IRDA Transmit Pulse Clock Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06142"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aab7584aad452f9497d1bfa397b6f69c3"> 6142</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIREN_L               (0x0001)       </span><span class="comment">/* IRDA Encoder/Decoder enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06143"></a><span class="lineno"> 6143</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06144"></a><span class="lineno"> 6144</span>&#160;<span class="comment">/* UCAxIRCTL Control Bits */</span></div>
<div class="line"><a name="l06145"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7c11f7bbeff2ab59bd4d5d53629d868c"> 6145</a></span>&#160;<span class="preprocessor">#define UCIRRXFL5_H            (0x0080)       </span><span class="comment">/* IRDA Receive Filter Length 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06146"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4f300707123fa09ea6424e54684eb158"> 6146</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXFL4_H            (0x0040)       </span><span class="comment">/* IRDA Receive Filter Length 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06147"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8e3ff6519f767f3f33bd0fb73d9d772d"> 6147</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXFL3_H            (0x0020)       </span><span class="comment">/* IRDA Receive Filter Length 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06148"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad433e68d880a955c3cd0997d8923fe94"> 6148</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXFL2_H            (0x0010)       </span><span class="comment">/* IRDA Receive Filter Length 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06149"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1ed78e2816cc75cfd021afd0f7b07443"> 6149</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXFL1_H            (0x0008)       </span><span class="comment">/* IRDA Receive Filter Length 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06150"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac3c2e184756fe97644b1a55472072094"> 6150</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXFL0_H            (0x0004)       </span><span class="comment">/* IRDA Receive Filter Length 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06151"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8aa964173900e467e4def6d3d3076fb6"> 6151</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXPL_H             (0x0002)       </span><span class="comment">/* IRDA Receive Input Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06152"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5e89323bb0e15263076ce7f3a71684fa"> 6152</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXFE_H             (0x0001)       </span><span class="comment">/* IRDA Receive Filter enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06153"></a><span class="lineno"> 6153</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06154"></a><span class="lineno"> 6154</span>&#160;<span class="comment">/* UCAxABCTL Control Bits */</span></div>
<div class="line"><a name="l06155"></a><span class="lineno"> 6155</span>&#160;<span class="comment">//#define res               (0x80)    /* reserved */</span></div>
<div class="line"><a name="l06156"></a><span class="lineno"> 6156</span>&#160;<span class="comment">//#define res               (0x40)    /* reserved */</span></div>
<div class="line"><a name="l06157"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afb5328c617d763ceccd98432daacab20"> 6157</a></span>&#160;<span class="preprocessor">#define UCDELIM1               (0x20)         </span><span class="comment">/* Break Sync Delimiter 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06158"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab5f69bbf65646554040de549c8eec3f9"> 6158</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCDELIM0               (0x10)         </span><span class="comment">/* Break Sync Delimiter 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06159"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a330c3954a27b153b17b4a83815eb502b"> 6159</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSTOE                 (0x08)         </span><span class="comment">/* Sync-Field Timeout error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06160"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa02211aae2addea00ba79924f3b19045"> 6160</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBTOE                 (0x04)         </span><span class="comment">/* Break Timeout error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06161"></a><span class="lineno"> 6161</span>&#160;<span class="preprocessor"></span><span class="comment">//#define res               (0x02)    /* reserved */</span></div>
<div class="line"><a name="l06162"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#adeeeeed290c44855540b9ca36d71978f"> 6162</a></span>&#160;<span class="preprocessor">#define UCABDEN                (0x01)         </span><span class="comment">/* Auto Baud Rate detect enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06163"></a><span class="lineno"> 6163</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06164"></a><span class="lineno"> 6164</span>&#160;<span class="comment">/* UCBxI2COA0 Control Bits */</span></div>
<div class="line"><a name="l06165"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7ca82d1b80751597351fb7f9e7a42a19"> 6165</a></span>&#160;<span class="preprocessor">#define UCGCEN                 (0x8000)       </span><span class="comment">/* I2C General Call enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06166"></a><span class="lineno"> 6166</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOAEN                 (0x0400)       </span><span class="comment">/* I2C Own Address enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06167"></a><span class="lineno"> 6167</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA9                  (0x0200)       </span><span class="comment">/* I2C Own Address Bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06168"></a><span class="lineno"> 6168</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA8                  (0x0100)       </span><span class="comment">/* I2C Own Address Bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06169"></a><span class="lineno"> 6169</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA7                  (0x0080)       </span><span class="comment">/* I2C Own Address Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06170"></a><span class="lineno"> 6170</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA6                  (0x0040)       </span><span class="comment">/* I2C Own Address Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06171"></a><span class="lineno"> 6171</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA5                  (0x0020)       </span><span class="comment">/* I2C Own Address Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06172"></a><span class="lineno"> 6172</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA4                  (0x0010)       </span><span class="comment">/* I2C Own Address Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06173"></a><span class="lineno"> 6173</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA3                  (0x0008)       </span><span class="comment">/* I2C Own Address Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06174"></a><span class="lineno"> 6174</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA2                  (0x0004)       </span><span class="comment">/* I2C Own Address Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06175"></a><span class="lineno"> 6175</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA1                  (0x0002)       </span><span class="comment">/* I2C Own Address Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06176"></a><span class="lineno"> 6176</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA0                  (0x0001)       </span><span class="comment">/* I2C Own Address Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06177"></a><span class="lineno"> 6177</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06178"></a><span class="lineno"> 6178</span>&#160;<span class="comment">/* UCBxI2COA0 Control Bits */</span></div>
<div class="line"><a name="l06179"></a><span class="lineno"> 6179</span>&#160;<span class="preprocessor">#define UCOA7_L                (0x0080)       </span><span class="comment">/* I2C Own Address Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06180"></a><span class="lineno"> 6180</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA6_L                (0x0040)       </span><span class="comment">/* I2C Own Address Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06181"></a><span class="lineno"> 6181</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA5_L                (0x0020)       </span><span class="comment">/* I2C Own Address Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06182"></a><span class="lineno"> 6182</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA4_L                (0x0010)       </span><span class="comment">/* I2C Own Address Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06183"></a><span class="lineno"> 6183</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA3_L                (0x0008)       </span><span class="comment">/* I2C Own Address Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06184"></a><span class="lineno"> 6184</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA2_L                (0x0004)       </span><span class="comment">/* I2C Own Address Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06185"></a><span class="lineno"> 6185</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA1_L                (0x0002)       </span><span class="comment">/* I2C Own Address Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06186"></a><span class="lineno"> 6186</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA0_L                (0x0001)       </span><span class="comment">/* I2C Own Address Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06187"></a><span class="lineno"> 6187</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06188"></a><span class="lineno"> 6188</span>&#160;<span class="comment">/* UCBxI2COA0 Control Bits */</span></div>
<div class="line"><a name="l06189"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af1e9c50f01b78a7afe062d32bc12a30e"> 6189</a></span>&#160;<span class="preprocessor">#define UCGCEN_H               (0x0080)       </span><span class="comment">/* I2C General Call enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06190"></a><span class="lineno"> 6190</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOAEN_H               (0x0004)       </span><span class="comment">/* I2C Own Address enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06191"></a><span class="lineno"> 6191</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA9_H                (0x0002)       </span><span class="comment">/* I2C Own Address Bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06192"></a><span class="lineno"> 6192</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA8_H                (0x0001)       </span><span class="comment">/* I2C Own Address Bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06193"></a><span class="lineno"> 6193</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06194"></a><span class="lineno"> 6194</span>&#160;<span class="comment">/* UCBxI2COAx Control Bits */</span></div>
<div class="line"><a name="l06195"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a453e0b858cdb1a3e2dcf9f92432bdd76"> 6195</a></span>&#160;<span class="preprocessor">#define UCOAEN                 (0x0400)       </span><span class="comment">/* I2C Own Address enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06196"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad1267b49d9249bf11e74031be96e31b8"> 6196</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA9                  (0x0200)       </span><span class="comment">/* I2C Own Address Bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06197"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a702a180caec4004d3f9b0d010cd9ffd8"> 6197</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA8                  (0x0100)       </span><span class="comment">/* I2C Own Address Bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06198"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a33df4713e6d3a7f213eab756bd4ad92f"> 6198</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA7                  (0x0080)       </span><span class="comment">/* I2C Own Address Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06199"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0724c1818b59a7fa568da48f3a50983a"> 6199</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA6                  (0x0040)       </span><span class="comment">/* I2C Own Address Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06200"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aca78f8b03492172d593c6a272533a000"> 6200</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA5                  (0x0020)       </span><span class="comment">/* I2C Own Address Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06201"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a076aebed65faeef44c4ffc1ac92a0c63"> 6201</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA4                  (0x0010)       </span><span class="comment">/* I2C Own Address Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06202"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a18c433d1f5cc8c90b57b06e6906def36"> 6202</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA3                  (0x0008)       </span><span class="comment">/* I2C Own Address Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06203"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a72c4b733295c5cd896c79638eaeae0b5"> 6203</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA2                  (0x0004)       </span><span class="comment">/* I2C Own Address Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06204"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aedf7d29569e22eaf504e9d19852edf27"> 6204</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA1                  (0x0002)       </span><span class="comment">/* I2C Own Address Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06205"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a71eac9172783e6d6d757eee9a2e1529a"> 6205</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA0                  (0x0001)       </span><span class="comment">/* I2C Own Address Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06206"></a><span class="lineno"> 6206</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06207"></a><span class="lineno"> 6207</span>&#160;<span class="comment">/* UCBxI2COAx Control Bits */</span></div>
<div class="line"><a name="l06208"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa2d192c17d0e940a51e28a03bfe38b58"> 6208</a></span>&#160;<span class="preprocessor">#define UCOA7_L                (0x0080)       </span><span class="comment">/* I2C Own Address Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06209"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a708c06ddda05d2a740e3242bdb304d51"> 6209</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA6_L                (0x0040)       </span><span class="comment">/* I2C Own Address Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06210"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8d03c06d7bbdcca2be15e039f2cde027"> 6210</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA5_L                (0x0020)       </span><span class="comment">/* I2C Own Address Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06211"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5e63f53590870c6c2f4a918c3c4df29e"> 6211</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA4_L                (0x0010)       </span><span class="comment">/* I2C Own Address Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06212"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5eb93c32f6d99a59240bdb634f38ae09"> 6212</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA3_L                (0x0008)       </span><span class="comment">/* I2C Own Address Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06213"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a39910f39ddebb891b0b1ab1b12419ca3"> 6213</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA2_L                (0x0004)       </span><span class="comment">/* I2C Own Address Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06214"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a21c0cecedb7de23aeb61a5fac461b328"> 6214</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA1_L                (0x0002)       </span><span class="comment">/* I2C Own Address Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06215"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a787f05608b7e54253d67637bc2eddf8f"> 6215</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA0_L                (0x0001)       </span><span class="comment">/* I2C Own Address Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06216"></a><span class="lineno"> 6216</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06217"></a><span class="lineno"> 6217</span>&#160;<span class="comment">/* UCBxI2COAx Control Bits */</span></div>
<div class="line"><a name="l06218"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5a42df07223aa10f61f8007e830b2229"> 6218</a></span>&#160;<span class="preprocessor">#define UCOAEN_H               (0x0004)       </span><span class="comment">/* I2C Own Address enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06219"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#abd56c75a1fb025ab9e88e26a90b0f7e4"> 6219</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA9_H                (0x0002)       </span><span class="comment">/* I2C Own Address Bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06220"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a09862b727f612fb2a85bfd7e4309dd43"> 6220</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA8_H                (0x0001)       </span><span class="comment">/* I2C Own Address Bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06221"></a><span class="lineno"> 6221</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06222"></a><span class="lineno"> 6222</span>&#160;<span class="comment">/* UCBxADDRX Control Bits */</span></div>
<div class="line"><a name="l06223"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a424c034edf16f22a49d8df97fb429f9e"> 6223</a></span>&#160;<span class="preprocessor">#define UCADDRX9               (0x0200)       </span><span class="comment">/* I2C Receive Address Bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06224"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0a4590fd7addbe1d631f76f74d4c6a6c"> 6224</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX8               (0x0100)       </span><span class="comment">/* I2C Receive Address Bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06225"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae4cc236b98a6c9440d6c53382971644a"> 6225</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX7               (0x0080)       </span><span class="comment">/* I2C Receive Address Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06226"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9415b835ffd4ff7aed94a4dfeeb567c8"> 6226</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX6               (0x0040)       </span><span class="comment">/* I2C Receive Address Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06227"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a494f77f92d3bfd17d544bee2ffd7a6b6"> 6227</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX5               (0x0020)       </span><span class="comment">/* I2C Receive Address Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06228"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a49c2b4676ca8f2c8c1446024d7827464"> 6228</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX4               (0x0010)       </span><span class="comment">/* I2C Receive Address Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06229"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1afc1e49a1b23ccc4192a2c7c2dd05a3"> 6229</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX3               (0x0008)       </span><span class="comment">/* I2C Receive Address Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06230"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0ddb048b2f4901a9804df6b83064a461"> 6230</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX2               (0x0004)       </span><span class="comment">/* I2C Receive Address Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06231"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3951e8ea7ae7cb545c657f2a1a11fb51"> 6231</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX1               (0x0002)       </span><span class="comment">/* I2C Receive Address Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06232"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a107cdf1a4104cc05802904ab7cdacd8e"> 6232</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX0               (0x0001)       </span><span class="comment">/* I2C Receive Address Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06233"></a><span class="lineno"> 6233</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06234"></a><span class="lineno"> 6234</span>&#160;<span class="comment">/* UCBxADDRX Control Bits */</span></div>
<div class="line"><a name="l06235"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa3b9bf253948b8b870fe6bfb05425e60"> 6235</a></span>&#160;<span class="preprocessor">#define UCADDRX7_L             (0x0080)       </span><span class="comment">/* I2C Receive Address Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06236"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2bc487bac859a4900f462d2c1df7c43c"> 6236</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX6_L             (0x0040)       </span><span class="comment">/* I2C Receive Address Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06237"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a56aeda9458b9dd3e873f76fa8bb62331"> 6237</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX5_L             (0x0020)       </span><span class="comment">/* I2C Receive Address Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06238"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab221554751cca65ca96852443e7e4f24"> 6238</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX4_L             (0x0010)       </span><span class="comment">/* I2C Receive Address Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06239"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a537ae4efc2e8a2f82902ccdbe30d6d86"> 6239</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX3_L             (0x0008)       </span><span class="comment">/* I2C Receive Address Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06240"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0006d0a31b50c8cf37c45e3dad8fef0c"> 6240</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX2_L             (0x0004)       </span><span class="comment">/* I2C Receive Address Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06241"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2e59e46221201c365610f9dccb4e71c4"> 6241</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX1_L             (0x0002)       </span><span class="comment">/* I2C Receive Address Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06242"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2581a211f2ae4ba92ba202f9a56170ae"> 6242</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX0_L             (0x0001)       </span><span class="comment">/* I2C Receive Address Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06243"></a><span class="lineno"> 6243</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06244"></a><span class="lineno"> 6244</span>&#160;<span class="comment">/* UCBxADDRX Control Bits */</span></div>
<div class="line"><a name="l06245"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae81f280e7bd049393f0db24a2cff2443"> 6245</a></span>&#160;<span class="preprocessor">#define UCADDRX9_H             (0x0002)       </span><span class="comment">/* I2C Receive Address Bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06246"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a31d6e60fa4affcbdeaf61feea771f388"> 6246</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX8_H             (0x0001)       </span><span class="comment">/* I2C Receive Address Bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06247"></a><span class="lineno"> 6247</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06248"></a><span class="lineno"> 6248</span>&#160;<span class="comment">/* UCBxADDMASK Control Bits */</span></div>
<div class="line"><a name="l06249"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6be3c92090bb9da45dd2d440b40f73a8"> 6249</a></span>&#160;<span class="preprocessor">#define UCADDMASK9             (0x0200)       </span><span class="comment">/* I2C Address Mask Bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06250"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a934a946cb326f5e257ed37bbfd36a76a"> 6250</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK8             (0x0100)       </span><span class="comment">/* I2C Address Mask Bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06251"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a34fca3a1bb8991fca6628b37212d1956"> 6251</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK7             (0x0080)       </span><span class="comment">/* I2C Address Mask Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06252"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af98df2a47411b3a2cc8608dcbad11ceb"> 6252</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK6             (0x0040)       </span><span class="comment">/* I2C Address Mask Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06253"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a031fe87f7e2dcae6be19d98b736edda8"> 6253</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK5             (0x0020)       </span><span class="comment">/* I2C Address Mask Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06254"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae784f9ff59cb31fb7bffb64263f423c6"> 6254</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK4             (0x0010)       </span><span class="comment">/* I2C Address Mask Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06255"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4f77dd39d1acf9be2018e391d161799e"> 6255</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK3             (0x0008)       </span><span class="comment">/* I2C Address Mask Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06256"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#adcb2888ea11c3b42bd3b45bcebe6c584"> 6256</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK2             (0x0004)       </span><span class="comment">/* I2C Address Mask Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06257"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6455dae83b1a1469d7b8426aabb85341"> 6257</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK1             (0x0002)       </span><span class="comment">/* I2C Address Mask Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06258"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6b878e773238ce34d895d96b9c760be1"> 6258</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK0             (0x0001)       </span><span class="comment">/* I2C Address Mask Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06259"></a><span class="lineno"> 6259</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06260"></a><span class="lineno"> 6260</span>&#160;<span class="comment">/* UCBxADDMASK Control Bits */</span></div>
<div class="line"><a name="l06261"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a56d79f7ecf5e135a2f262e21d54c2c22"> 6261</a></span>&#160;<span class="preprocessor">#define UCADDMASK7_L           (0x0080)       </span><span class="comment">/* I2C Address Mask Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06262"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afefa901f943f5de58749cf6effe824c2"> 6262</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK6_L           (0x0040)       </span><span class="comment">/* I2C Address Mask Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06263"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac10ddb049b3254274bb5ee87ca4af72f"> 6263</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK5_L           (0x0020)       </span><span class="comment">/* I2C Address Mask Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06264"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6f9f748bddf1bc6d625ae1f4be6354c8"> 6264</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK4_L           (0x0010)       </span><span class="comment">/* I2C Address Mask Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06265"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae30bfe45aed1f2ddef30e6036d5c9b8c"> 6265</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK3_L           (0x0008)       </span><span class="comment">/* I2C Address Mask Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06266"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a463e00cc55eb37be4d78c5f4d63f7ba9"> 6266</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK2_L           (0x0004)       </span><span class="comment">/* I2C Address Mask Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06267"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0414a2c1b3eddbe4b35cc76cd7705f7e"> 6267</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK1_L           (0x0002)       </span><span class="comment">/* I2C Address Mask Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06268"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a09dfe49673cacbb888781e5caf035645"> 6268</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK0_L           (0x0001)       </span><span class="comment">/* I2C Address Mask Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06269"></a><span class="lineno"> 6269</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06270"></a><span class="lineno"> 6270</span>&#160;<span class="comment">/* UCBxADDMASK Control Bits */</span></div>
<div class="line"><a name="l06271"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a10ba6b0ef99e345813a24218d1820471"> 6271</a></span>&#160;<span class="preprocessor">#define UCADDMASK9_H           (0x0002)       </span><span class="comment">/* I2C Address Mask Bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06272"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6cdb557d69554e85bb74c210b7497601"> 6272</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK8_H           (0x0001)       </span><span class="comment">/* I2C Address Mask Bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06273"></a><span class="lineno"> 6273</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06274"></a><span class="lineno"> 6274</span>&#160;<span class="comment">/* UCBxI2CSA Control Bits */</span></div>
<div class="line"><a name="l06275"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4f2c05616fa7a6f40976bfcfdb26484b"> 6275</a></span>&#160;<span class="preprocessor">#define UCSA9                  (0x0200)       </span><span class="comment">/* I2C Slave Address Bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06276"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7c0e8b37403f927740711a4b6e96c587"> 6276</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA8                  (0x0100)       </span><span class="comment">/* I2C Slave Address Bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06277"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4785e47a3bd98904891307075358506b"> 6277</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA7                  (0x0080)       </span><span class="comment">/* I2C Slave Address Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06278"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a41536b70ab3f0d5c8f44a21aa1c28fb6"> 6278</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA6                  (0x0040)       </span><span class="comment">/* I2C Slave Address Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06279"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aef723f772b964be95b1111c343454ad1"> 6279</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA5                  (0x0020)       </span><span class="comment">/* I2C Slave Address Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06280"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a813c806a3731761ac8a946585a44250d"> 6280</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA4                  (0x0010)       </span><span class="comment">/* I2C Slave Address Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06281"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1fd0206b817f75b420b231e3c00659ae"> 6281</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA3                  (0x0008)       </span><span class="comment">/* I2C Slave Address Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06282"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aad2fe387d794752fd2629628cd7f26aa"> 6282</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA2                  (0x0004)       </span><span class="comment">/* I2C Slave Address Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06283"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa5daaad6fd339addfb7fb9718d931bda"> 6283</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA1                  (0x0002)       </span><span class="comment">/* I2C Slave Address Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06284"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae299acfa6145b342f61f66151b69de10"> 6284</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA0                  (0x0001)       </span><span class="comment">/* I2C Slave Address Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06285"></a><span class="lineno"> 6285</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06286"></a><span class="lineno"> 6286</span>&#160;<span class="comment">/* UCBxI2CSA Control Bits */</span></div>
<div class="line"><a name="l06287"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac2d3afa1acc5767930194c099c13dd5a"> 6287</a></span>&#160;<span class="preprocessor">#define UCSA7_L                (0x0080)       </span><span class="comment">/* I2C Slave Address Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06288"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a56f059d88e0fc75da9a145c05f51fa63"> 6288</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA6_L                (0x0040)       </span><span class="comment">/* I2C Slave Address Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06289"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae2eb2fa656cb84e44317d23f6e625b5a"> 6289</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA5_L                (0x0020)       </span><span class="comment">/* I2C Slave Address Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06290"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a903b4f417728853b35198686a347d495"> 6290</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA4_L                (0x0010)       </span><span class="comment">/* I2C Slave Address Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06291"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7944488b1efae23bce5120523def3be2"> 6291</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA3_L                (0x0008)       </span><span class="comment">/* I2C Slave Address Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06292"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3e378ef2f3f39d946d5925c51b7b665c"> 6292</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA2_L                (0x0004)       </span><span class="comment">/* I2C Slave Address Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06293"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3fa579d6fe4d918bfa58eb9370d30991"> 6293</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA1_L                (0x0002)       </span><span class="comment">/* I2C Slave Address Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06294"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afa0a87b720017eabdf49647c7838b39b"> 6294</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA0_L                (0x0001)       </span><span class="comment">/* I2C Slave Address Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06295"></a><span class="lineno"> 6295</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06296"></a><span class="lineno"> 6296</span>&#160;<span class="comment">/* UCBxI2CSA Control Bits */</span></div>
<div class="line"><a name="l06297"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#acaed3b240a46db34396f1b7ad2afd85a"> 6297</a></span>&#160;<span class="preprocessor">#define UCSA9_H                (0x0002)       </span><span class="comment">/* I2C Slave Address Bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06298"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab7f2aed244b5c504fbd361c59db90b2b"> 6298</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA8_H                (0x0001)       </span><span class="comment">/* I2C Slave Address Bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06299"></a><span class="lineno"> 6299</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06300"></a><span class="lineno"> 6300</span>&#160;<span class="comment">/* UCAxIE UART Control Bits */</span></div>
<div class="line"><a name="l06301"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab06e4879e63387314239b1d5456f505f"> 6301</a></span>&#160;<span class="preprocessor">#define UCTXCPTIE              (0x0008)       </span><span class="comment">/* UART Transmit Complete Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06302"></a><span class="lineno"> 6302</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSTTIE                (0x0004)       </span><span class="comment">/* UART Start Bit Interrupt Enalble */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06303"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6ca4c79c701e7f5505d1297702b1deb7"> 6303</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXIE                 (0x0002)       </span><span class="comment">/* UART Transmit Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06304"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad98473de149e0c0eafdfe9c1d4e4bc13"> 6304</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXIE                 (0x0001)       </span><span class="comment">/* UART Receive Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06305"></a><span class="lineno"> 6305</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06306"></a><span class="lineno"> 6306</span>&#160;<span class="comment">/* UCAxIE/UCBxIE SPI Control Bits */</span></div>
<div class="line"><a name="l06307"></a><span class="lineno"> 6307</span>&#160;</div>
<div class="line"><a name="l06308"></a><span class="lineno"> 6308</span>&#160;<span class="comment">/* UCBxIE I2C Control Bits */</span></div>
<div class="line"><a name="l06309"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a57be624e4818c758e4b1911c05cf85e1"> 6309</a></span>&#160;<span class="preprocessor">#define UCBIT9IE               (0x4000)       </span><span class="comment">/* I2C Bit 9 Position Interrupt Enable 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06310"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1642445ea92106e134418b532f51e731"> 6310</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXIE3                (0x2000)       </span><span class="comment">/* I2C Transmit Interrupt Enable 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06311"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a727801517f9df1011f147058fc242c48"> 6311</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXIE3                (0x1000)       </span><span class="comment">/* I2C Receive Interrupt Enable 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06312"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3cdbceb5b234b66acfa3d02062411a16"> 6312</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXIE2                (0x0800)       </span><span class="comment">/* I2C Transmit Interrupt Enable 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06313"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a369f3fdabdb5c5ffcb193591234077dd"> 6313</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXIE2                (0x0400)       </span><span class="comment">/* I2C Receive Interrupt Enable 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06314"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afc10813672358dd5be129019e315f0ca"> 6314</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXIE1                (0x0200)       </span><span class="comment">/* I2C Transmit Interrupt Enable 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06315"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#add37ee6fd8640a309a275e6ba226efa2"> 6315</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXIE1                (0x0100)       </span><span class="comment">/* I2C Receive Interrupt Enable 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06316"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab25c3ecbe623bfab3597f86354812d28"> 6316</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCCLTOIE               (0x0080)       </span><span class="comment">/* I2C Clock Low Timeout interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06317"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af56a167f12767f17cfef268d93dfd6e6"> 6317</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBCNTIE               (0x0040)       </span><span class="comment">/* I2C Automatic stop assertion interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06318"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a807b95c77966b1a98602f758dd3574c3"> 6318</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCNACKIE               (0x0020)       </span><span class="comment">/* I2C NACK Condition interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06319"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af15d0aea857d03c13db91c4a9cc09d30"> 6319</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCALIE                 (0x0010)       </span><span class="comment">/* I2C Arbitration Lost interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06320"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5582dba1b54706acaef2ee956de19b56"> 6320</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSTPIE                (0x0008)       </span><span class="comment">/* I2C STOP Condition interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06321"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac42e8480323eb6fb27540dbc63c4683d"> 6321</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSTTIE                (0x0004)       </span><span class="comment">/* I2C START Condition interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06322"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa41617538d722931e262fcf255ead024"> 6322</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXIE0                (0x0002)       </span><span class="comment">/* I2C Transmit Interrupt Enable 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06323"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af8f4cd872738ebaf2d8c5eacf886c15b"> 6323</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXIE0                (0x0001)       </span><span class="comment">/* I2C Receive Interrupt Enable 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06324"></a><span class="lineno"> 6324</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06325"></a><span class="lineno"> 6325</span>&#160;<span class="comment">/* UCAxIFG UART Control Bits */</span></div>
<div class="line"><a name="l06326"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad6bd2a160b43ecac27ad4f8597258cba"> 6326</a></span>&#160;<span class="preprocessor">#define UCTXCPTIFG             (0x0008)       </span><span class="comment">/* UART Transmit Complete Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06327"></a><span class="lineno"> 6327</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSTTIFG               (0x0004)       </span><span class="comment">/* UART Start Bit Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06328"></a><span class="lineno"> 6328</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXIFG                (0x0002)       </span><span class="comment">/* UART Transmit Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06329"></a><span class="lineno"> 6329</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXIFG                (0x0001)       </span><span class="comment">/* UART Receive Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06330"></a><span class="lineno"> 6330</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06331"></a><span class="lineno"> 6331</span>&#160;<span class="comment">/* UCAxIFG/UCBxIFG SPI Control Bits */</span></div>
<div class="line"><a name="l06332"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a75aabfe7574015e407c4c33a8ed39b87"> 6332</a></span>&#160;<span class="preprocessor">#define UCTXIFG                (0x0002)       </span><span class="comment">/* SPI Transmit Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06333"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aec002d2c3f94454804b4438c0cddafe8"> 6333</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXIFG                (0x0001)       </span><span class="comment">/* SPI Receive Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06334"></a><span class="lineno"> 6334</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06335"></a><span class="lineno"> 6335</span>&#160;<span class="comment">/* UCBxIFG Control Bits */</span></div>
<div class="line"><a name="l06336"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0739ef436ba3ffa7c211b019ddbf524c"> 6336</a></span>&#160;<span class="preprocessor">#define UCBIT9IFG              (0x4000)       </span><span class="comment">/* I2C Bit 9 Possition Interrupt Flag 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06337"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8e916c9ab951a1dbcd6c70fbf51dd7ca"> 6337</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXIFG3               (0x2000)       </span><span class="comment">/* I2C Transmit Interrupt Flag 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06338"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af82f51253135bfb50715140a02dcb407"> 6338</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXIFG3               (0x1000)       </span><span class="comment">/* I2C Receive Interrupt Flag 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06339"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4c73697d52e3e6cd3a3bd5bce0e5dcf9"> 6339</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXIFG2               (0x0800)       </span><span class="comment">/* I2C Transmit Interrupt Flag 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06340"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8ce38d51b051ee05720adea37d2798df"> 6340</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXIFG2               (0x0400)       </span><span class="comment">/* I2C Receive Interrupt Flag 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06341"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a826b92d6da7ac533292b802de22ed6ee"> 6341</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXIFG1               (0x0200)       </span><span class="comment">/* I2C Transmit Interrupt Flag 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06342"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac1935981de3064d0488b4a1bfccdcc79"> 6342</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXIFG1               (0x0100)       </span><span class="comment">/* I2C Receive Interrupt Flag 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06343"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0ae6248557136f9398cea3e4251339ff"> 6343</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCCLTOIFG              (0x0080)       </span><span class="comment">/* I2C Clock low Timeout interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06344"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a609fa01b94dc3b06861dbf0ea2a32307"> 6344</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBCNTIFG              (0x0040)       </span><span class="comment">/* I2C Byte counter interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06345"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#abcf889d04bb8c7e834a6c97919a27206"> 6345</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCNACKIFG              (0x0020)       </span><span class="comment">/* I2C NACK Condition interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06346"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1110f82dacad8e86491fe3a183ca6767"> 6346</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCALIFG                (0x0010)       </span><span class="comment">/* I2C Arbitration Lost interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06347"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a58eea93e916c37e9a53b1a867a952460"> 6347</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSTPIFG               (0x0008)       </span><span class="comment">/* I2C STOP Condition interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06348"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#adb0fe432e6af4f5e1e8074c10cfae5cf"> 6348</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSTTIFG               (0x0004)       </span><span class="comment">/* I2C START Condition interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06349"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aef2318afb8008ff546c3a84c00863344"> 6349</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXIFG0               (0x0002)       </span><span class="comment">/* I2C Transmit Interrupt Flag 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06350"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aee25ddb379c33829a03433af934bdd7a"> 6350</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXIFG0               (0x0001)       </span><span class="comment">/* I2C Receive Interrupt Flag 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06351"></a><span class="lineno"> 6351</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06352"></a><span class="lineno"> 6352</span>&#160;<span class="comment">/* USCI UART Definitions */</span></div>
<div class="line"><a name="l06353"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a46f6de64041bdd0523af9d653bd3d939"> 6353</a></span>&#160;<span class="preprocessor">#define USCI_NONE              (0x0000)       </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06354"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4774554e16714f447f43e917413e73af"> 6354</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_UART_UCRXIFG      (0x0002)       </span><span class="comment">/* USCI UCRXIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06355"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a40ab1fd995e5dd45d7b2264d7882c0a1"> 6355</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_UART_UCTXIFG      (0x0004)       </span><span class="comment">/* USCI UCTXIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06356"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7b004407145f98a46a558de25541f881"> 6356</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_UART_UCSTTIFG     (0x0006)       </span><span class="comment">/* USCI UCSTTIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06357"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac8662f6231a596d23d498d73b890e165"> 6357</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_UART_UCTXCPTIFG   (0x0008)       </span><span class="comment">/* USCI UCTXCPTIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06358"></a><span class="lineno"> 6358</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06359"></a><span class="lineno"> 6359</span>&#160;<span class="comment">/* USCI SPI Definitions */</span></div>
<div class="line"><a name="l06360"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aeedbb8c2537fda4307cde48b272b9103"> 6360</a></span>&#160;<span class="preprocessor">#define USCI_SPI_UCRXIFG       (0x0002)       </span><span class="comment">/* USCI UCRXIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06361"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9d8fbd96560e1146a9890b6087726c4a"> 6361</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_SPI_UCTXIFG       (0x0004)       </span><span class="comment">/* USCI UCTXIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06362"></a><span class="lineno"> 6362</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06363"></a><span class="lineno"> 6363</span>&#160;<span class="comment">/* USCI I2C Definitions */</span></div>
<div class="line"><a name="l06364"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8224b68ea3728b2f506e8866b7ebc805"> 6364</a></span>&#160;<span class="preprocessor">#define USCI_I2C_UCALIFG       (0x0002)       </span><span class="comment">/* USCI I2C Mode: UCALIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06365"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a596ff18ecfb547771443b154de66750f"> 6365</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCNACKIFG     (0x0004)       </span><span class="comment">/* USCI I2C Mode: UCNACKIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06366"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#acf6bc5e7c75434543c77f0feb69bfe6b"> 6366</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCSTTIFG      (0x0006)       </span><span class="comment">/* USCI I2C Mode: UCSTTIFG*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06367"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af5c1c13d3c62c626e11cffba71cad0ac"> 6367</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCSTPIFG      (0x0008)       </span><span class="comment">/* USCI I2C Mode: UCSTPIFG*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06368"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6e8f516aad8259936da766f8b4093f7a"> 6368</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCRXIFG3      (0x000A)       </span><span class="comment">/* USCI I2C Mode: UCRXIFG3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06369"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7ff4e463d9c3ea789361113775c34ada"> 6369</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCTXIFG3      (0x000C)       </span><span class="comment">/* USCI I2C Mode: UCTXIFG3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06370"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a82c93ba2ae6f926cf5d4c6eefff9750d"> 6370</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCRXIFG2      (0x000E)       </span><span class="comment">/* USCI I2C Mode: UCRXIFG2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06371"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a631f062d8d50ff40b9956dccf5d2eef1"> 6371</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCTXIFG2      (0x0010)       </span><span class="comment">/* USCI I2C Mode: UCTXIFG2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06372"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab33b81ceb0321a3aee5c1419a4422be3"> 6372</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCRXIFG1      (0x0012)       </span><span class="comment">/* USCI I2C Mode: UCRXIFG1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06373"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5e8c573d21174018d886085aad486686"> 6373</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCTXIFG1      (0x0014)       </span><span class="comment">/* USCI I2C Mode: UCTXIFG1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06374"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab3a1403eee38b94e39b1a837451c6240"> 6374</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCRXIFG0      (0x0016)       </span><span class="comment">/* USCI I2C Mode: UCRXIFG0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06375"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae9432fb2b91c053289e71b33338ec97e"> 6375</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCTXIFG0      (0x0018)       </span><span class="comment">/* USCI I2C Mode: UCTXIFG0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06376"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#abf0348e728c3934e9e858570f3450144"> 6376</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCBCNTIFG     (0x001A)       </span><span class="comment">/* USCI I2C Mode: UCBCNTIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06377"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ade5a5696805599105b7e5584fd57f582"> 6377</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCCLTOIFG     (0x001C)       </span><span class="comment">/* USCI I2C Mode: UCCLTOIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06378"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a06ade0875f7cb0e2d93817f87b0e6010"> 6378</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCBIT9IFG     (0x001E)       </span><span class="comment">/* USCI I2C Mode: UCBIT9IFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06379"></a><span class="lineno"> 6379</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06380"></a><span class="lineno"> 6380</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l06381"></a><span class="lineno"> 6381</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l06382"></a><span class="lineno"> 6382</span>&#160;<span class="comment">* WATCHDOG TIMER A</span></div>
<div class="line"><a name="l06383"></a><span class="lineno"> 6383</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l06384"></a><span class="lineno"> 6384</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_WDT_A__          </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06385"></a><span class="lineno"> 6385</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06386"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad2f66d5f7365b9a0577db65376442c5d"> 6386</a></span>&#160;<span class="preprocessor">#define OFS_WDTCTL             (0x000C)       </span><span class="comment">/* Watchdog Timer Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06387"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad65c94424e3031e60d3b49463ff4f466"> 6387</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_WDTCTL_L           OFS_WDTCTL</span></div>
<div class="line"><a name="l06388"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9d5bf66992071a3ca73295768e6e3b58"> 6388</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_WDTCTL_H           OFS_WDTCTL+1</span></div>
<div class="line"><a name="l06389"></a><span class="lineno"> 6389</span>&#160;<span class="preprocessor"></span><span class="comment">/* The bit names have been prefixed with &quot;WDT&quot; */</span></div>
<div class="line"><a name="l06390"></a><span class="lineno"> 6390</span>&#160;<span class="comment">/* WDTCTL Control Bits */</span></div>
<div class="line"><a name="l06391"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a48d95a61a18a31b3b1f58d4dd748dc36"> 6391</a></span>&#160;<span class="preprocessor">#define WDTIS0                 (0x0001)       </span><span class="comment">/* WDT - Timer Interval Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06392"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7267af954dbc64c6569376baf2624fcd"> 6392</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTIS1                 (0x0002)       </span><span class="comment">/* WDT - Timer Interval Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06393"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401"> 6393</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTIS2                 (0x0004)       </span><span class="comment">/* WDT - Timer Interval Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06394"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94"> 6394</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTCNTCL               (0x0008)       </span><span class="comment">/* WDT - Timer Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06395"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8515ee8943dee4b6402faffe8482266f"> 6395</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTTMSEL               (0x0010)       </span><span class="comment">/* WDT - Timer Mode Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06396"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0206b1a722f01da26652f8b9403bf706"> 6396</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTSSEL0               (0x0020)       </span><span class="comment">/* WDT - Timer Clock Source Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06397"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0fa491348630f0b0001a24ec9a0d2df6"> 6397</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTSSEL1               (0x0040)       </span><span class="comment">/* WDT - Timer Clock Source Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06398"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a828ad95ff2264e83fff9d2442e11d0a4"> 6398</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTHOLD                (0x0080)       </span><span class="comment">/* WDT - Timer hold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06399"></a><span class="lineno"> 6399</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06400"></a><span class="lineno"> 6400</span>&#160;<span class="comment">/* WDTCTL Control Bits */</span></div>
<div class="line"><a name="l06401"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a114d6cf83a00f06631ef737d9924a9a4"> 6401</a></span>&#160;<span class="preprocessor">#define WDTIS0_L               (0x0001)       </span><span class="comment">/* WDT - Timer Interval Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06402"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aadb79f695639192192b31748b58d4f00"> 6402</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTIS1_L               (0x0002)       </span><span class="comment">/* WDT - Timer Interval Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06403"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aeb4754dce12bd3d0beb711f1ed586597"> 6403</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTIS2_L               (0x0004)       </span><span class="comment">/* WDT - Timer Interval Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06404"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#acabd203a418fdb3b55f4d39936e0ef00"> 6404</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTCNTCL_L             (0x0008)       </span><span class="comment">/* WDT - Timer Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06405"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#acbf5c47b2c1b495728a47fca4cf218c7"> 6405</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTTMSEL_L             (0x0010)       </span><span class="comment">/* WDT - Timer Mode Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06406"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a68f120130540cb8b5a16b7308905618b"> 6406</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTSSEL0_L             (0x0020)       </span><span class="comment">/* WDT - Timer Clock Source Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06407"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afcb1db0be8f682de13462aaab6828a66"> 6407</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTSSEL1_L             (0x0040)       </span><span class="comment">/* WDT - Timer Clock Source Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06408"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae608f8908c8b88d33c871e8eb1f08809"> 6408</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTHOLD_L              (0x0080)       </span><span class="comment">/* WDT - Timer hold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06409"></a><span class="lineno"> 6409</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06410"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86"> 6410</a></span>&#160;<span class="preprocessor">#define WDTPW                  (0x5A00)</span></div>
<div class="line"><a name="l06411"></a><span class="lineno"> 6411</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06412"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad4344e99513ef0c97fe3d82e5f19fbce"> 6412</a></span>&#160;<span class="preprocessor">#define WDTIS_0                (0*0x0001u)    </span><span class="comment">/* WDT - Timer Interval Select: /2G */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06413"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad419fd7daba845f5a844bb312128942d"> 6413</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTIS_1                (1*0x0001u)    </span><span class="comment">/* WDT - Timer Interval Select: /128M */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06414"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8f7c07569badf9caaa17c92878b60f79"> 6414</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTIS_2                (2*0x0001u)    </span><span class="comment">/* WDT - Timer Interval Select: /8192k */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06415"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afa486b8fb8a6c389a281ad295be2112e"> 6415</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTIS_3                (3*0x0001u)    </span><span class="comment">/* WDT - Timer Interval Select: /512k */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06416"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#acc674820fbf1a5caf571a0f1f1e561d1"> 6416</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTIS_4                (4*0x0001u)    </span><span class="comment">/* WDT - Timer Interval Select: /32k */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06417"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad436e5db9e5d4644d0fea5e9e8974121"> 6417</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTIS_5                (5*0x0001u)    </span><span class="comment">/* WDT - Timer Interval Select: /8192 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06418"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a59cdc6b85521efbc5670a68a322f9c59"> 6418</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTIS_6                (6*0x0001u)    </span><span class="comment">/* WDT - Timer Interval Select: /512 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06419"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a71542fd9695a3cfec3db23112cf9c73d"> 6419</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTIS_7                (7*0x0001u)    </span><span class="comment">/* WDT - Timer Interval Select: /64 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06420"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ace554c323bb109ac5eeb11331face467"> 6420</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTIS__2G              (0*0x0001u)    </span><span class="comment">/* WDT - Timer Interval Select: /2G */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06421"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5e20ac12d3387bea286e5727221231f6"> 6421</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTIS__128M            (1*0x0001u)    </span><span class="comment">/* WDT - Timer Interval Select: /128M */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06422"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a112e314dca55be7d8a165b98035695ed"> 6422</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTIS__8192K           (2*0x0001u)    </span><span class="comment">/* WDT - Timer Interval Select: /8192k */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06423"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#abd6f768026df1be247dce267b9acf01f"> 6423</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTIS__512K            (3*0x0001u)    </span><span class="comment">/* WDT - Timer Interval Select: /512k */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06424"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab4e447b7eb99626de9023dfd45a7ff24"> 6424</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTIS__32K             (4*0x0001u)    </span><span class="comment">/* WDT - Timer Interval Select: /32k */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06425"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0441912e98d06ff722fa49df8497d118"> 6425</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTIS__8192            (5*0x0001u)    </span><span class="comment">/* WDT - Timer Interval Select: /8192 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06426"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0cd332ff8ac6ea6470703013eefd5d94"> 6426</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTIS__512             (6*0x0001u)    </span><span class="comment">/* WDT - Timer Interval Select: /512 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06427"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a2be71b51892d0d8df2970df699f4d45f"> 6427</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTIS__64              (7*0x0001u)    </span><span class="comment">/* WDT - Timer Interval Select: /64 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06428"></a><span class="lineno"> 6428</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06429"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa3e5e48fd896c1bb1b5a8f5a87aacbd8"> 6429</a></span>&#160;<span class="preprocessor">#define WDTSSEL_0              (0*0x0020u)    </span><span class="comment">/* WDT - Timer Clock Source Select: SMCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06430"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad3823c38958f53abb4cdcae9ad063471"> 6430</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTSSEL_1              (1*0x0020u)    </span><span class="comment">/* WDT - Timer Clock Source Select: ACLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06431"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9b0f69147bc04a806056d23711d3e883"> 6431</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTSSEL_2              (2*0x0020u)    </span><span class="comment">/* WDT - Timer Clock Source Select: VLO_CLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06432"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae34548009de80f955195f27ecf843dea"> 6432</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTSSEL_3              (3*0x0020u)    </span><span class="comment">/* WDT - Timer Clock Source Select: reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06433"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7a85cee2c94cc958d2b37b8944d071e2"> 6433</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTSSEL__SMCLK         (0*0x0020u)    </span><span class="comment">/* WDT - Timer Clock Source Select: SMCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06434"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a894b918149fa06ef63d0a4ca835287f3"> 6434</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTSSEL__ACLK          (1*0x0020u)    </span><span class="comment">/* WDT - Timer Clock Source Select: ACLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06435"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a61e6baec23528e9b6eb9a2ba37a7fa38"> 6435</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTSSEL__VLO           (2*0x0020u)    </span><span class="comment">/* WDT - Timer Clock Source Select: VLO_CLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06436"></a><span class="lineno"> 6436</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06437"></a><span class="lineno"> 6437</span>&#160;<span class="comment">/* WDT-interval times [1ms] coded with Bits 0-2 */</span></div>
<div class="line"><a name="l06438"></a><span class="lineno"> 6438</span>&#160;<span class="comment">/* WDT is clocked by fSMCLK (assumed 1MHz) */</span></div>
<div class="line"><a name="l06439"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8ad7fce92237f747de12fe7c4b39bc04"> 6439</a></span>&#160;<span class="preprocessor">#define WDT_MDLY_32         (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS2)                         </span><span class="comment">/* 32ms interval (default) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06440"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4ec025dd4289bf1e2083e0563136268b"> 6440</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDT_MDLY_8          (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS2+WDTIS0)                  </span><span class="comment">/* 8ms     &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06441"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ace11c301d6e1e3162b1239d645e97c5b"> 6441</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDT_MDLY_0_5        (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS2+WDTIS1)                  </span><span class="comment">/* 0.5ms   &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06442"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab02c656e88af035996ea5917077426bc"> 6442</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDT_MDLY_0_064      (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS2+WDTIS1+WDTIS0)           </span><span class="comment">/* 0.064ms &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06443"></a><span class="lineno"> 6443</span>&#160;<span class="preprocessor"></span><span class="comment">/* WDT is clocked by fACLK (assumed 32KHz) */</span></div>
<div class="line"><a name="l06444"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1344f6dc6d787174163e1b46473428b6"> 6444</a></span>&#160;<span class="preprocessor">#define WDT_ADLY_1000       (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS2+WDTSSEL0)                </span><span class="comment">/* 1000ms  &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06445"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1031d4a9a951dd04b6c2bafe5875ac2e"> 6445</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDT_ADLY_250        (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS2+WDTSSEL0+WDTIS0)         </span><span class="comment">/* 250ms   &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06446"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a125e7b704eaea55d87677f75bdb29feb"> 6446</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDT_ADLY_16         (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS2+WDTSSEL0+WDTIS1)         </span><span class="comment">/* 16ms    &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06447"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a58991561855e4927b3ffb5c407765859"> 6447</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDT_ADLY_1_9        (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS2+WDTSSEL0+WDTIS1+WDTIS0)  </span><span class="comment">/* 1.9ms   &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06448"></a><span class="lineno"> 6448</span>&#160;<span class="preprocessor"></span><span class="comment">/* Watchdog mode -&gt; reset after expired time */</span></div>
<div class="line"><a name="l06449"></a><span class="lineno"> 6449</span>&#160;<span class="comment">/* WDT is clocked by fSMCLK (assumed 1MHz) */</span></div>
<div class="line"><a name="l06450"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a8b86276617a1a7feebb81218ab4cd3b0"> 6450</a></span>&#160;<span class="preprocessor">#define WDT_MRST_32         (WDTPW+WDTCNTCL+WDTIS2)                                  </span><span class="comment">/* 32ms interval (default) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06451"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a15214cc0e5d6c6834399c3a7c40386e3"> 6451</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDT_MRST_8          (WDTPW+WDTCNTCL+WDTIS2+WDTIS0)                           </span><span class="comment">/* 8ms     &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06452"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1e377d6605a1694ad61a723b8941b206"> 6452</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDT_MRST_0_5        (WDTPW+WDTCNTCL+WDTIS2+WDTIS1)                           </span><span class="comment">/* 0.5ms   &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06453"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a799f88f6dae1d6cb6fb57b6e61fdefef"> 6453</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDT_MRST_0_064      (WDTPW+WDTCNTCL+WDTIS2+WDTIS1+WDTIS0)                    </span><span class="comment">/* 0.064ms &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06454"></a><span class="lineno"> 6454</span>&#160;<span class="preprocessor"></span><span class="comment">/* WDT is clocked by fACLK (assumed 32KHz) */</span></div>
<div class="line"><a name="l06455"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad8076d3f6c36282c3e866c910717b3ce"> 6455</a></span>&#160;<span class="preprocessor">#define WDT_ARST_1000       (WDTPW+WDTCNTCL+WDTSSEL0+WDTIS2)                         </span><span class="comment">/* 1000ms  &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06456"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aa4545588dd3b5430f07b9b3397c70698"> 6456</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDT_ARST_250        (WDTPW+WDTCNTCL+WDTSSEL0+WDTIS2+WDTIS0)                  </span><span class="comment">/* 250ms   &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06457"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3dd4fb072594e97a48042f9716180c08"> 6457</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDT_ARST_16         (WDTPW+WDTCNTCL+WDTSSEL0+WDTIS2+WDTIS1)                  </span><span class="comment">/* 16ms    &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06458"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac28cfe91830b1e7f71269bf39f307928"> 6458</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDT_ARST_1_9        (WDTPW+WDTCNTCL+WDTSSEL0+WDTIS2+WDTIS1+WDTIS0)           </span><span class="comment">/* 1.9ms   &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06459"></a><span class="lineno"> 6459</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06460"></a><span class="lineno"> 6460</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l06461"></a><span class="lineno"> 6461</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06462"></a><span class="lineno"> 6462</span>&#160;<span class="comment">/************************************************************</span></div>
<div class="line"><a name="l06463"></a><span class="lineno"> 6463</span>&#160;<span class="comment">* TLV Descriptors</span></div>
<div class="line"><a name="l06464"></a><span class="lineno"> 6464</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l06465"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0bc48132eb990536a25383fd032baeec"> 6465</a></span>&#160;<span class="preprocessor">#define __MSP430_HAS_TLV__                    </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06466"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a90ebe81c73e5c54216ddfd624972a1e9"> 6466</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_BASE               __MSP430_BASEADDRESS_TLV__</span></div>
<div class="line"><a name="l06467"></a><span class="lineno"> 6467</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06468"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a3f2902197dc6ef9f691916b1454006ca"> 6468</a></span>&#160;<span class="preprocessor">#define TLV_START              (0x1A08)       </span><span class="comment">/* Start Address of the TLV structure */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06469"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac95ecb647a4c1f1cc41685af4248b58d"> 6469</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_END                (0x1AFF)       </span><span class="comment">/* End Address of the TLV structure */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06470"></a><span class="lineno"> 6470</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06471"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#adfce44c423e1a442442325211403dbd2"> 6471</a></span>&#160;<span class="preprocessor">#define TLV_LDTAG              (0x01)         </span><span class="comment">/*  Legacy descriptor (1xx, 2xx, 4xx families) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06472"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aece20c9fedfc40f829fba7bbe11c4772"> 6472</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_PDTAG              (0x02)         </span><span class="comment">/*  Peripheral discovery descriptor */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06473"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afc5e3f9b2bccb75bad5652c44e395dac"> 6473</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_Reserved3          (0x03)         </span><span class="comment">/*  Future usage */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06474"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4741ab60ec343caf1f262d2aa942f43f"> 6474</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_Reserved4          (0x04)         </span><span class="comment">/*  Future usage */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06475"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afe47d4196e2c9ea6638a7e946b4d43a7"> 6475</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_BLANK              (0x05)         </span><span class="comment">/*  Blank descriptor */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06476"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae44afc4b678039295dddb989012aa0c8"> 6476</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_Reserved6          (0x06)         </span><span class="comment">/*  Future usage */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06477"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a22a9fa59a7d8e3727234864bcb82c316"> 6477</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_Reserved7          (0x07)         </span><span class="comment">/*  Serial Number */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06478"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aeaec1507ca60b9cefdd050d3d8760778"> 6478</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_DIERECORD          (0x08)         </span><span class="comment">/*  Die Record  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06479"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a74b01a17793b5bde9e6e16001996e3b4"> 6479</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_ADCCAL             (0x11)         </span><span class="comment">/*  ADC12 calibration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06480"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a705977844312a275696f04a03d0f8342"> 6480</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_ADC12CAL           (0x11)         </span><span class="comment">/*  ADC12 calibration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06481"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aee14810940aa9ee4f2543886d1cb2253"> 6481</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_REFCAL             (0x12)         </span><span class="comment">/*  REF calibration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06482"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a437b56896ac8bbd6a752a8a41c9af769"> 6482</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_ADC10CAL           (0x13)         </span><span class="comment">/*  ADC10 calibration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06483"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4673c48d6981b108694ce0085ca04170"> 6483</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_TIMERDCAL          (0x15)         </span><span class="comment">/*  TIMER_D calibration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06484"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ace35a875a10e42a450af150d7ee54788"> 6484</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_TAGEXT             (0xFE)         </span><span class="comment">/*  Tag extender */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06485"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4a5e6daa859fbdab835deb50cc02d935"> 6485</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_TAGEND             (0xFF)         </span><span class="comment">/*  Tag End of Table */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06486"></a><span class="lineno"> 6486</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06487"></a><span class="lineno"> 6487</span>&#160;<span class="comment">/************************************************************</span></div>
<div class="line"><a name="l06488"></a><span class="lineno"> 6488</span>&#160;<span class="comment">* Interrupt Vectors (offset from 0xFF80)</span></div>
<div class="line"><a name="l06489"></a><span class="lineno"> 6489</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l06490"></a><span class="lineno"> 6490</span>&#160;</div>
<div class="line"><a name="l06491"></a><span class="lineno"> 6491</span>&#160;<span class="preprocessor">#pragma diag_suppress 1107</span></div>
<div class="line"><a name="l06492"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#af5d9b2ff8a57d56b639d3ad670116757"> 6492</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VECTOR_NAME(name)             name##_ptr</span></div>
<div class="line"><a name="l06493"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a1dc596b181345ba4a55863d2b9d20270"> 6493</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIT_PRAGMA(x)                _Pragma(#x)</span></div>
<div class="line"><a name="l06494"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afd0fe1696cf4ad417a75a631c780a32f"> 6494</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CREATE_VECTOR(name)           void * const VECTOR_NAME(name) = (void *)(long)&amp;name</span></div>
<div class="line"><a name="l06495"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#afca7bef61e92acd9c422728386d2c46b"> 6495</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PLACE_VECTOR(vector,section)  EMIT_PRAGMA(DATA_SECTION(vector,section))</span></div>
<div class="line"><a name="l06496"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a584631e796a416e96df9346eab62dd3b"> 6496</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PLACE_INTERRUPT(func)         EMIT_PRAGMA(CODE_SECTION(func,&quot;.text:_isr&quot;))</span></div>
<div class="line"><a name="l06497"></a><span class="lineno"><a class="line" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aab94346c461d7b7df781f7c5216d4bd8"> 6497</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ISR_VECTOR(func,offset)       CREATE_VECTOR(func); \</span></div>
<div class="line"><a name="l06498"></a><span class="lineno"> 6498</span>&#160;<span class="preprocessor">                                      PLACE_VECTOR(VECTOR_NAME(func), offset) \</span></div>
<div class="line"><a name="l06499"></a><span class="lineno"> 6499</span>&#160;<span class="preprocessor">                                      PLACE_INTERRUPT(func)</span></div>
<div class="line"><a name="l06500"></a><span class="lineno"> 6500</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06501"></a><span class="lineno"> 6501</span>&#160;</div>
<div class="line"><a name="l06502"></a><span class="lineno"> 6502</span>&#160;<span class="comment">/************************************************************</span></div>
<div class="line"><a name="l06503"></a><span class="lineno"> 6503</span>&#160;<span class="comment">* End of Modules</span></div>
<div class="line"><a name="l06504"></a><span class="lineno"> 6504</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l06505"></a><span class="lineno"> 6505</span>&#160;</div>
<div class="line"><a name="l06506"></a><span class="lineno"> 6506</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l06507"></a><span class="lineno"> 6507</span>&#160;<span class="preprocessor"></span>}</div>
<div class="line"><a name="l06508"></a><span class="lineno"> 6508</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* extern &quot;C&quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06509"></a><span class="lineno"> 6509</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06510"></a><span class="lineno"> 6510</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* #ifndef __msp430FR5XX_FR6XXGENERIC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06511"></a><span class="lineno"> 6511</span>&#160;<span class="preprocessor"></span></div>
<div class="ttc" id="_c_c_s_2msp430fr5xx__6xxgeneric_8h_html_a9e6f5a2032fd69c81e069503a01bf9f8"><div class="ttname"><a href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a9e6f5a2032fd69c81e069503a01bf9f8">__SFR_FARPTR</a></div><div class="ttdeci">void(* __SFR_FARPTR)()</div><div class="ttdef"><b>Definition:</b> CCS/msp430fr5xx_6xxgeneric.h:67</div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1" /><small>
Copyright  2014, Texas Instruments Incorporated</small>
</body>
</html>
