

================================================================
== Vitis HLS Report for 'fftStageKernelS2S_16_4_0_0_0_2_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_30_16_5_3_0_87'
================================================================
* Date:           Thu Jan 27 12:44:13 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.983 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_BFLYs_LOOP  |        ?|        ?|         7|          1|          1|     ?|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fftOutData_local, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %p_fftInData_reOrdered, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%br_ln151 = br void %rewind_header" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:151]   --->   Operation 11 'br' 'br_ln151' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.98>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void, i1 0, void, i1 1, void"   --->   Operation 12 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%k1 = phi i32 0, void, i32 %k, void, i32 0, void"   --->   Operation 13 'phi' 'k1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %do_init, void, void %rewind_init"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fftOutData_local, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %p_fftInData_reOrdered, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln151 = br void" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:151]   --->   Operation 17 'br' 'br_ln151' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln136 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 18 'specpipeline' 'specpipeline_ln136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln136 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 19 'specloopname' 'specloopname_ln136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i256P0A, i256 %p_fftInData_reOrdered, i32 1" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 20 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 8> <FIFO>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln153 = br i1 %tmp, void, void" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:153]   --->   Operation 21 'br' 'br_ln153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.88ns)   --->   "%k_2 = add i32 %k1, i32 4294967295" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:154]   --->   Operation 22 'add' 'k_2' <Predicate = (!tmp)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.38ns)   --->   "%br_ln155 = br void" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:155]   --->   Operation 23 'br' 'br_ln155' <Predicate = (!tmp)> <Delay = 0.38>
ST_2 : Operation 24 [1/1] (1.14ns)   --->   "%p_fftInData_reOrdered_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %p_fftInData_reOrdered" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 24 'read' 'p_fftInData_reOrdered_read' <Predicate = (tmp)> <Delay = 1.14> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 8> <FIFO>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%X_of_ns_M_real_V_0 = trunc i256 %p_fftInData_reOrdered_read" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 25 'trunc' 'X_of_ns_M_real_V_0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%X_of_ns_M_imag_V_0 = partselect i27 @_ssdm_op_PartSelect.i27.i256.i32.i32, i256 %p_fftInData_reOrdered_read, i32 32, i32 58" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 26 'partselect' 'X_of_ns_M_imag_V_0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%X_of_ns_M_real_V_1 = partselect i27 @_ssdm_op_PartSelect.i27.i256.i32.i32, i256 %p_fftInData_reOrdered_read, i32 64, i32 90" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 27 'partselect' 'X_of_ns_M_real_V_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%X_of_ns_M_imag_V_1 = partselect i27 @_ssdm_op_PartSelect.i27.i256.i32.i32, i256 %p_fftInData_reOrdered_read, i32 96, i32 122" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 28 'partselect' 'X_of_ns_M_imag_V_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%X_of_ns_M_real_V_2 = partselect i27 @_ssdm_op_PartSelect.i27.i256.i32.i32, i256 %p_fftInData_reOrdered_read, i32 128, i32 154" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 29 'partselect' 'X_of_ns_M_real_V_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%X_of_ns_M_imag_V_2 = partselect i27 @_ssdm_op_PartSelect.i27.i256.i32.i32, i256 %p_fftInData_reOrdered_read, i32 160, i32 186" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 30 'partselect' 'X_of_ns_M_imag_V_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%X_of_ns_M_real_V_3 = partselect i27 @_ssdm_op_PartSelect.i27.i256.i32.i32, i256 %p_fftInData_reOrdered_read, i32 192, i32 218" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 31 'partselect' 'X_of_ns_M_real_V_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%X_of_ns_M_imag_V_3 = partselect i27 @_ssdm_op_PartSelect.i27.i256.i32.i32, i256 %p_fftInData_reOrdered_read, i32 224, i32 250" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 32 'partselect' 'X_of_ns_M_imag_V_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln151 = trunc i32 %k1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:151]   --->   Operation 33 'trunc' 'trunc_ln151' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.38ns)   --->   "%br_ln0 = br void"   --->   Operation 34 'br' 'br_ln0' <Predicate = (tmp)> <Delay = 0.38>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node k)   --->   "%k_1 = phi i32 %k1, void, i32 %k_2, void"   --->   Operation 35 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.88ns) (out node of the LUT)   --->   "%k = add i32 %k_1, i32 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:151]   --->   Operation 36 'add' 'k' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_96 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %k, i32 2, i32 31" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:151]   --->   Operation 37 'partselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.83ns)   --->   "%icmp_ln151 = icmp_slt  i30 %tmp_96, i30 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:151]   --->   Operation 38 'icmp' 'icmp_ln151' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln151 = br i1 %icmp_ln151, void, void %rewind_header" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:151]   --->   Operation 39 'br' 'br_ln151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln189 = br void %rewind_header" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:189]   --->   Operation 40 'br' 'br_ln189' <Predicate = (!icmp_ln151)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.67>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln717 = sext i27 %X_of_ns_M_real_V_0" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 41 'sext' 'sext_ln717' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln717_1 = sext i27 %X_of_ns_M_imag_V_0" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 42 'sext' 'sext_ln717_1' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln717_2 = sext i27 %X_of_ns_M_real_V_1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 43 'sext' 'sext_ln717_2' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%r_V_34 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i27.i16, i27 %X_of_ns_M_imag_V_1, i16 0" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 44 'bitconcatenate' 'r_V_34' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln1168 = sext i43 %r_V_34" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 45 'sext' 'sext_ln1168' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln717_3 = sext i27 %X_of_ns_M_imag_V_1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 46 'sext' 'sext_ln717_3' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.85ns)   --->   "%add_ln712 = add i28 %sext_ln717_2, i28 %sext_ln717" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1275->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 47 'add' 'add_ln712' <Predicate = (tmp)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.85ns)   --->   "%add_ln712_1 = add i28 %sext_ln717_3, i28 %sext_ln717_1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1275->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 48 'add' 'add_ln712_1' <Predicate = (tmp)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln1245 = sext i27 %X_of_ns_M_real_V_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1275->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 49 'sext' 'sext_ln1245' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln1245_1 = sext i27 %X_of_ns_M_real_V_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1275->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 50 'sext' 'sext_ln1245_1' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.85ns)   --->   "%add_ln712_2 = add i28 %sext_ln1245, i28 %sext_ln1245_1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1275->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 51 'add' 'add_ln712_2' <Predicate = (tmp)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln1245_2 = sext i27 %X_of_ns_M_imag_V_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1275->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 52 'sext' 'sext_ln1245_2' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln1245_3 = sext i27 %X_of_ns_M_imag_V_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1275->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 53 'sext' 'sext_ln1245_3' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.85ns)   --->   "%add_ln712_3 = add i28 %sext_ln1245_2, i28 %sext_ln1245_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1275->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 54 'add' 'add_ln712_3' <Predicate = (tmp)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln712 = sext i28 %add_ln712_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 55 'sext' 'sext_ln712' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln712_15 = sext i28 %add_ln712" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 56 'sext' 'sext_ln712_15' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.85ns)   --->   "%bflyOutData_M_real_V_0 = add i29 %sext_ln712, i29 %sext_ln712_15" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 57 'add' 'bflyOutData_M_real_V_0' <Predicate = (tmp)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln712_16 = sext i28 %add_ln712_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 58 'sext' 'sext_ln712_16' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln712_17 = sext i28 %add_ln712_1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 59 'sext' 'sext_ln712_17' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.85ns)   --->   "%bflyOutData_M_imag_V_0 = add i29 %sext_ln712_16, i29 %sext_ln712_17" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 60 'add' 'bflyOutData_M_imag_V_0' <Predicate = (tmp)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.96ns)   --->   "%r_V_35 = sub i44 0, i44 %sext_ln1168" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 61 'sub' 'r_V_35' <Predicate = (tmp)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i27.i16, i27 %X_of_ns_M_real_V_1, i16 0" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 62 'bitconcatenate' 'shl_ln' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i43 %shl_ln" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 63 'sext' 'sext_ln1171' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.96ns)   --->   "%r_V = sub i44 0, i44 %sext_ln1171" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 64 'sub' 'r_V' <Predicate = (tmp)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%p_val_V_18 = partselect i28 @_ssdm_op_PartSelect.i28.i44.i32.i32, i44 %r_V, i32 16, i32 43" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 65 'partselect' 'p_val_V_18' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%shl_ln1171_1 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i27.i16, i27 %X_of_ns_M_real_V_2, i16 0" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 66 'bitconcatenate' 'shl_ln1171_1' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln1171_29 = sext i43 %shl_ln1171_1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 67 'sext' 'sext_ln1171_29' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.96ns)   --->   "%r_V_29 = sub i44 0, i44 %sext_ln1171_29" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 68 'sub' 'r_V_29' <Predicate = (tmp)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%p_val_V_19 = partselect i28 @_ssdm_op_PartSelect.i28.i44.i32.i32, i44 %r_V_29, i32 16, i32 43" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 69 'partselect' 'p_val_V_19' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%shl_ln1171_2 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i27.i16, i27 %X_of_ns_M_imag_V_2, i16 0" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 70 'bitconcatenate' 'shl_ln1171_2' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1171_30 = sext i43 %shl_ln1171_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 71 'sext' 'sext_ln1171_30' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.96ns)   --->   "%r_V_30 = sub i44 0, i44 %sext_ln1171_30" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 72 'sub' 'r_V_30' <Predicate = (tmp)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%p_val_V_20 = partselect i28 @_ssdm_op_PartSelect.i28.i44.i32.i32, i44 %r_V_30, i32 16, i32 43" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 73 'partselect' 'p_val_V_20' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%r_V_36 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i27.i16, i27 %X_of_ns_M_imag_V_3, i16 0" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 74 'bitconcatenate' 'r_V_36' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln1168_1 = sext i43 %r_V_36" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 75 'sext' 'sext_ln1168_1' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.96ns)   --->   "%ret_V = sub i44 0, i44 %sext_ln1168_1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 76 'sub' 'ret_V' <Predicate = (tmp)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%p_val_V_21 = partselect i28 @_ssdm_op_PartSelect.i28.i44.i32.i32, i44 %ret_V, i32 16, i32 43" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 77 'partselect' 'p_val_V_21' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.85ns)   --->   "%add_ln712_6 = add i28 %sext_ln717_3, i28 %sext_ln717" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1275->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 78 'add' 'add_ln712_6' <Predicate = (tmp)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.85ns)   --->   "%add_ln712_7 = add i28 %p_val_V_18, i28 %sext_ln717_1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1275->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 79 'add' 'add_ln712_7' <Predicate = (tmp)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.85ns)   --->   "%add_ln712_8 = add i28 %p_val_V_21, i28 %p_val_V_19" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1275->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 80 'add' 'add_ln712_8' <Predicate = (tmp)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.85ns)   --->   "%add_ln712_9 = add i28 %p_val_V_20, i28 %sext_ln1245" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1275->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 81 'add' 'add_ln712_9' <Predicate = (tmp)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln712_18 = sext i28 %add_ln712_8" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 82 'sext' 'sext_ln712_18' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln712_19 = sext i28 %add_ln712_6" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 83 'sext' 'sext_ln712_19' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.85ns)   --->   "%bflyOutData_M_real_V_1 = add i29 %sext_ln712_18, i29 %sext_ln712_19" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 84 'add' 'bflyOutData_M_real_V_1' <Predicate = (tmp)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln712_20 = sext i28 %add_ln712_9" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 85 'sext' 'sext_ln712_20' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln712_21 = sext i28 %add_ln712_7" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 86 'sext' 'sext_ln712_21' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.85ns)   --->   "%bflyOutData_M_imag_V_1 = add i29 %sext_ln712_20, i29 %sext_ln712_21" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 87 'add' 'bflyOutData_M_imag_V_1' <Predicate = (tmp)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%p_val_V_22 = partselect i28 @_ssdm_op_PartSelect.i28.i44.i32.i32, i44 %r_V_35, i32 16, i32 43" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 88 'partselect' 'p_val_V_22' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%shl_ln1171_4 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i27.i16, i27 %X_of_ns_M_real_V_3, i16 0" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 89 'bitconcatenate' 'shl_ln1171_4' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln1171_31 = sext i43 %shl_ln1171_4" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 90 'sext' 'sext_ln1171_31' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.96ns)   --->   "%r_V_32 = sub i44 0, i44 %sext_ln1171_31" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 91 'sub' 'r_V_32' <Predicate = (tmp)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%p_val_V_23 = partselect i28 @_ssdm_op_PartSelect.i28.i44.i32.i32, i44 %r_V_32, i32 16, i32 43" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 92 'partselect' 'p_val_V_23' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.85ns)   --->   "%add_ln712_12 = add i28 %p_val_V_18, i28 %sext_ln717" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1275->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 93 'add' 'add_ln712_12' <Predicate = (tmp)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.85ns)   --->   "%add_ln712_13 = add i28 %p_val_V_22, i28 %sext_ln717_1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1275->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 94 'add' 'add_ln712_13' <Predicate = (tmp)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.85ns)   --->   "%add_ln712_14 = add i28 %p_val_V_23, i28 %sext_ln1245_1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1275->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 95 'add' 'add_ln712_14' <Predicate = (tmp)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.85ns)   --->   "%add_ln712_15 = add i28 %p_val_V_21, i28 %sext_ln1245_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1275->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 96 'add' 'add_ln712_15' <Predicate = (tmp)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln712_22 = sext i28 %add_ln712_14" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 97 'sext' 'sext_ln712_22' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln712_23 = sext i28 %add_ln712_12" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 98 'sext' 'sext_ln712_23' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.85ns)   --->   "%bflyOutData_M_real_V_2 = add i29 %sext_ln712_22, i29 %sext_ln712_23" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 99 'add' 'bflyOutData_M_real_V_2' <Predicate = (tmp)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln712_24 = sext i28 %add_ln712_15" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 100 'sext' 'sext_ln712_24' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln712_25 = sext i28 %add_ln712_13" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 101 'sext' 'sext_ln712_25' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.85ns)   --->   "%bflyOutData_M_imag_V_2 = add i29 %sext_ln712_24, i29 %sext_ln712_25" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 102 'add' 'bflyOutData_M_imag_V_2' <Predicate = (tmp)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.85ns)   --->   "%add_ln712_18 = add i28 %p_val_V_22, i28 %sext_ln717" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1275->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 103 'add' 'add_ln712_18' <Predicate = (tmp)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.85ns)   --->   "%add_ln712_19 = add i28 %sext_ln717_2, i28 %sext_ln717_1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1275->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 104 'add' 'add_ln712_19' <Predicate = (tmp)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.85ns)   --->   "%add_ln712_20 = add i28 %p_val_V_19, i28 %sext_ln1245_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1275->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 105 'add' 'add_ln712_20' <Predicate = (tmp)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.85ns)   --->   "%add_ln712_21 = add i28 %p_val_V_23, i28 %p_val_V_20" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1275->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 106 'add' 'add_ln712_21' <Predicate = (tmp)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln712_26 = sext i28 %add_ln712_20" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 107 'sext' 'sext_ln712_26' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln712_27 = sext i28 %add_ln712_18" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 108 'sext' 'sext_ln712_27' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.85ns)   --->   "%bflyOutData_M_real_V_3 = add i29 %sext_ln712_26, i29 %sext_ln712_27" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 109 'add' 'bflyOutData_M_real_V_3' <Predicate = (tmp)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln712_28 = sext i28 %add_ln712_21" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 110 'sext' 'sext_ln712_28' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln712_29 = sext i28 %add_ln712_19" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 111 'sext' 'sext_ln712_29' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.85ns)   --->   "%bflyOutData_M_imag_V_3 = add i29 %sext_ln712_28, i29 %sext_ln712_29" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 112 'add' 'bflyOutData_M_imag_V_3' <Predicate = (tmp)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.82>
ST_4 : Operation 113 [5/5] (2.82ns)   --->   "%call_ret1 = call i240 @twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> > >, i29 %bflyOutData_M_real_V_0, i29 %bflyOutData_M_real_V_1, i29 %bflyOutData_M_real_V_2, i29 %bflyOutData_M_real_V_3, i29 %bflyOutData_M_imag_V_0, i29 %bflyOutData_M_imag_V_1, i29 %bflyOutData_M_imag_V_2, i29 %bflyOutData_M_imag_V_3, i18 %twiddleObj_twiddleTable_M_imag_V, i4 %trunc_ln151" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:176]   --->   Operation 113 'call' 'call_ret1' <Predicate = (tmp)> <Delay = 2.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.82>
ST_5 : Operation 114 [4/5] (2.82ns)   --->   "%call_ret1 = call i240 @twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> > >, i29 %bflyOutData_M_real_V_0, i29 %bflyOutData_M_real_V_1, i29 %bflyOutData_M_real_V_2, i29 %bflyOutData_M_real_V_3, i29 %bflyOutData_M_imag_V_0, i29 %bflyOutData_M_imag_V_1, i29 %bflyOutData_M_imag_V_2, i29 %bflyOutData_M_imag_V_3, i18 %twiddleObj_twiddleTable_M_imag_V, i4 %trunc_ln151" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:176]   --->   Operation 114 'call' 'call_ret1' <Predicate = (tmp)> <Delay = 2.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 2.82>
ST_6 : Operation 115 [3/5] (2.82ns)   --->   "%call_ret1 = call i240 @twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> > >, i29 %bflyOutData_M_real_V_0, i29 %bflyOutData_M_real_V_1, i29 %bflyOutData_M_real_V_2, i29 %bflyOutData_M_real_V_3, i29 %bflyOutData_M_imag_V_0, i29 %bflyOutData_M_imag_V_1, i29 %bflyOutData_M_imag_V_2, i29 %bflyOutData_M_imag_V_3, i18 %twiddleObj_twiddleTable_M_imag_V, i4 %trunc_ln151" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:176]   --->   Operation 115 'call' 'call_ret1' <Predicate = (tmp)> <Delay = 2.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 2.82>
ST_7 : Operation 116 [2/5] (2.82ns)   --->   "%call_ret1 = call i240 @twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> > >, i29 %bflyOutData_M_real_V_0, i29 %bflyOutData_M_real_V_1, i29 %bflyOutData_M_real_V_2, i29 %bflyOutData_M_real_V_3, i29 %bflyOutData_M_imag_V_0, i29 %bflyOutData_M_imag_V_1, i29 %bflyOutData_M_imag_V_2, i29 %bflyOutData_M_imag_V_3, i18 %twiddleObj_twiddleTable_M_imag_V, i4 %trunc_ln151" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:176]   --->   Operation 116 'call' 'call_ret1' <Predicate = (tmp)> <Delay = 2.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 2.10>
ST_8 : Operation 117 [1/5] (0.95ns)   --->   "%call_ret1 = call i240 @twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> > >, i29 %bflyOutData_M_real_V_0, i29 %bflyOutData_M_real_V_1, i29 %bflyOutData_M_real_V_2, i29 %bflyOutData_M_real_V_3, i29 %bflyOutData_M_imag_V_0, i29 %bflyOutData_M_imag_V_1, i29 %bflyOutData_M_imag_V_2, i29 %bflyOutData_M_imag_V_3, i18 %twiddleObj_twiddleTable_M_imag_V, i4 %trunc_ln151" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:176]   --->   Operation 117 'call' 'call_ret1' <Predicate = (tmp)> <Delay = 0.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%complexExpMulOut_M_real_V_0 = extractvalue i240 %call_ret1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:176]   --->   Operation 118 'extractvalue' 'complexExpMulOut_M_real_V_0' <Predicate = (tmp)> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%complexExpMulOut_M_real_V_1 = extractvalue i240 %call_ret1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:176]   --->   Operation 119 'extractvalue' 'complexExpMulOut_M_real_V_1' <Predicate = (tmp)> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%complexExpMulOut_M_real_V_2 = extractvalue i240 %call_ret1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:176]   --->   Operation 120 'extractvalue' 'complexExpMulOut_M_real_V_2' <Predicate = (tmp)> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%complexExpMulOut_M_real_V_3 = extractvalue i240 %call_ret1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:176]   --->   Operation 121 'extractvalue' 'complexExpMulOut_M_real_V_3' <Predicate = (tmp)> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%complexExpMulOut_M_imag_V_0 = extractvalue i240 %call_ret1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:176]   --->   Operation 122 'extractvalue' 'complexExpMulOut_M_imag_V_0' <Predicate = (tmp)> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%complexExpMulOut_M_imag_V_1 = extractvalue i240 %call_ret1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:176]   --->   Operation 123 'extractvalue' 'complexExpMulOut_M_imag_V_1' <Predicate = (tmp)> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%complexExpMulOut_M_imag_V_2 = extractvalue i240 %call_ret1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:176]   --->   Operation 124 'extractvalue' 'complexExpMulOut_M_imag_V_2' <Predicate = (tmp)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%complexExpMulOut_M_imag_V_3 = extractvalue i240 %call_ret1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:176]   --->   Operation 125 'extractvalue' 'complexExpMulOut_M_imag_V_3' <Predicate = (tmp)> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i254 @_ssdm_op_BitConcatenate.i254.i30.i2.i30.i2.i30.i2.i30.i2.i30.i2.i30.i2.i30.i2.i30, i30 %complexExpMulOut_M_imag_V_3, i2 0, i30 %complexExpMulOut_M_real_V_3, i2 0, i30 %complexExpMulOut_M_imag_V_2, i2 0, i30 %complexExpMulOut_M_real_V_2, i2 0, i30 %complexExpMulOut_M_imag_V_1, i2 0, i30 %complexExpMulOut_M_real_V_1, i2 0, i30 %complexExpMulOut_M_imag_V_0, i2 0, i30 %complexExpMulOut_M_real_V_0" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 126 'bitconcatenate' 'tmp_s' <Predicate = (tmp)> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i254 %tmp_s" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 127 'zext' 'zext_ln174' <Predicate = (tmp)> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (1.14ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fftOutData_local, i256 %zext_ln174" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 128 'write' 'write_ln174' <Predicate = (tmp)> <Delay = 1.14> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 8> <FIFO>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%return_ln189 = return void @_ssdm_op_Return" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:189]   --->   Operation 129 'return' 'return_ln189' <Predicate = (!icmp_ln151)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('do_init') [8]  (0.387 ns)

 <State 2>: 2.98ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:151) [9]  (0 ns)
	'add' operation ('k', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:154) [21]  (0.88 ns)
	multiplexor before 'phi' operation ('k') with incoming values : ('k', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:154) ('k', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:151) [120]  (0.387 ns)
	'phi' operation ('k') with incoming values : ('k', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:154) ('k', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:151) [120]  (0 ns)
	'add' operation ('k', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:151) [121]  (0.88 ns)
	'icmp' operation ('icmp_ln151', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:151) [123]  (0.836 ns)

 <State 3>: 2.67ns
The critical path consists of the following:
	'sub' operation ('r.V', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174) [60]  (0.962 ns)
	'add' operation ('add_ln712_8', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1275->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174) [72]  (0.856 ns)
	'add' operation ('p_bflyOutdata._M_real.V[1]', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:174) [76]  (0.856 ns)

 <State 4>: 2.83ns
The critical path consists of the following:
	'call' operation ('call_ret1', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:176) to 'twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> > >' [106]  (2.83 ns)

 <State 5>: 2.83ns
The critical path consists of the following:
	'call' operation ('call_ret1', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:176) to 'twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> > >' [106]  (2.83 ns)

 <State 6>: 2.83ns
The critical path consists of the following:
	'call' operation ('call_ret1', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:176) to 'twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> > >' [106]  (2.83 ns)

 <State 7>: 2.83ns
The critical path consists of the following:
	'call' operation ('call_ret1', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:176) to 'twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> > >' [106]  (2.83 ns)

 <State 8>: 2.1ns
The critical path consists of the following:
	'call' operation ('call_ret1', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:176) to 'twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> > >' [106]  (0.959 ns)
	fifo write operation ('write_ln174', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'fftOutData_local' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) [117]  (1.14 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
