[Keyword]: restoring_div_R2

[Design Category]: Arithmetic Circuits

[Design Function Description]:
The design implements a 64-bit restoring division algorithm. It calculates the quotient and remainder when a 64-bit dividend is divided by a 64-bit divisor. The algorithm uses a series of shifts and subtractions to perform the division operation.

[Input Signal Description]:
- clk: Clock signal used to synchronize the operations.
- reset: Active low reset signal to initialize the quotient and remainder.
- Dividend [63:0]: 64-bit input representing the number to be divided.
- Divisor [63:0]: 64-bit input representing the number by which the dividend is divided.

[Output Signal Description]:
- Quotient [63:0]: 64-bit output representing the result of the division (the number of times the divisor fits into the dividend).
- Remainder [63:0]: 64-bit output representing the remainder of the division (what is left after the division).


[Design Detail]:
module restoring_div_R2(clk, reset, Dividend, Divisor, Quotient, Remainder);
	input clk, reset;
	input [63:0] Dividend, Divisor;

	output [63:0] Quotient, Remainder;
	reg [63:0] Quotient, Remainder;

	reg [63:0] p, a, temp;
	integer i;

	always @(posedge clk, negedge reset)
	begin
		if( !reset )
		begin
			Quotient <= 0;
			Remainder <= 0;
		end
		else
		begin
			Quotient <= a;
			Remainder <= p;
		end
	end

	always @(*)
	begin
		a = Dividend;
		p = 0;

		for(i = 0; i < 64; i = i+1)
		begin
			//Shift Left carrying a's MSB into p's LSB
			p = (p << 1) | a[63];
			a = a << 1;

			//store value in case we have to restore
			temp = p;

			//Subtract
			p = p - Divisor;

			if( p[63] ) // if p < 0
				p = temp; //restore value
			else
				a = a | 1;
		end	
	end
				
endmodule
	
module restoring_div_R2_tb;
	reg clk, reset;
	reg [63:0] dividend, divisor;
	wire [63:0] quotient, remainder;

	restoring_div_R2 divider(clk, reset, dividend, divisor, quotient, remainder);

	initial
		forever #1 clk = ~clk;

	initial
		$monitor("%0d / %0d: q = %0d, r = %0d", dividend, divisor, quotient, remainder);

	initial
	begin
		clk = 0;
		reset = 0;

		#1;
		reset = 1;
		dividend = 87;
		divisor = 5;

		#5;
		dividend = 59;
		divisor = 20;

		#5;
		dividend = 64'hFFFF_FFFF_FFFF_FFFF;
		divisor = 2;

		#5;
		dividend = 32'h1234_5678;
		divisor = 1;

		#5;
		divisor = dividend;
	
		#5;
		$finish;
	end

endmodule
