
Vaja14.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c35c  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00073a24  0800c53c  0800c53c  0001c53c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0807ff60  0807ff60  00090090  2**0
                  CONTENTS
  4 .ARM          00000000  0807ff60  0807ff60  00090090  2**0
                  CONTENTS
  5 .preinit_array 00000000  0807ff60  0807ff60  00090090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0807ff60  0807ff60  0008ff60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0807ff64  0807ff64  0008ff64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  0807ff68  00090000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000ca8  20000090  0807fff8  00090090  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000d38  0807fff8  00090d38  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00090090  2**0
                  CONTENTS, READONLY
 12 .debug_info   00027238  00000000  00000000  000900c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000058f3  00000000  00000000  000b72f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002758  00000000  00000000  000bcbf0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000024e0  00000000  00000000  000bf348  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00033705  00000000  00000000  000c1828  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00028f28  00000000  00000000  000f4f2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0013170b  00000000  00000000  0011de55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0024f560  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000b5c8  00000000  00000000  0024f5b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000090 	.word	0x20000090
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800c524 	.word	0x0800c524

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000094 	.word	0x20000094
 800021c:	0800c524 	.word	0x0800c524

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2uiz>:
 8000b98:	004a      	lsls	r2, r1, #1
 8000b9a:	d211      	bcs.n	8000bc0 <__aeabi_d2uiz+0x28>
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d211      	bcs.n	8000bc6 <__aeabi_d2uiz+0x2e>
 8000ba2:	d50d      	bpl.n	8000bc0 <__aeabi_d2uiz+0x28>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d40e      	bmi.n	8000bcc <__aeabi_d2uiz+0x34>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	fa23 f002 	lsr.w	r0, r3, r2
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bca:	d102      	bne.n	8000bd2 <__aeabi_d2uiz+0x3a>
 8000bcc:	f04f 30ff 	mov.w	r0, #4294967295
 8000bd0:	4770      	bx	lr
 8000bd2:	f04f 0000 	mov.w	r0, #0
 8000bd6:	4770      	bx	lr

08000bd8 <Game>:
// ------------- Public function implementations --------------


// Funkcija, ki implementira nad-avtomat Game().
void Game()
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b082      	sub	sp, #8
 8000bdc:	af00      	add	r7, sp, #0


	// PomoĹžna spremenljivka, kamor bomo shranjevali vrnjeno izhodno
	// vrednost pod-avtomatov (tj. "exit value").
	// Hkrati z definicijo spremenljivke poskrbimo ĹĄe za inicializacijo zaÄetne vrednosti.
	uint8_t exit_value = 0;
 8000bde:	2300      	movs	r3, #0
 8000be0:	71fb      	strb	r3, [r7, #7]


	// Avtomat stanj implementiramo s pomoÄjo "switch-case" stavka, s katerim
	// zelo enostavno doseĹžemo izvajanja le tistega dela kode, ki pripada
	// toÄno doloÄenemu stanju avtomata.
	switch (state)
 8000be2:	4b21      	ldr	r3, [pc, #132]	; (8000c68 <Game+0x90>)
 8000be4:	781b      	ldrb	r3, [r3, #0]
 8000be6:	2b02      	cmp	r3, #2
 8000be8:	d01c      	beq.n	8000c24 <Game+0x4c>
 8000bea:	2b02      	cmp	r3, #2
 8000bec:	dc25      	bgt.n	8000c3a <Game+0x62>
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d002      	beq.n	8000bf8 <Game+0x20>
 8000bf2:	2b01      	cmp	r3, #1
 8000bf4:	d00b      	beq.n	8000c0e <Game+0x36>
 8000bf6:	e020      	b.n	8000c3a <Game+0x62>
	{

		case GAME_INTRO_STATE:

			// Znotraj tega stanja izvajamo pod-avtomat Intro().
			exit_value = Intro();
 8000bf8:	f000 f83a 	bl	8000c70 <Intro>
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	71fb      	strb	r3, [r7, #7]

			// Äe pod-avtomat vrne vrednost razliÄno od niÄ,
			// avtomat Game() preide v naslednje stanje.
			if (exit_value != 0)
 8000c00:	79fb      	ldrb	r3, [r7, #7]
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d027      	beq.n	8000c56 <Game+0x7e>
				state = GAME_PLAY_STATE;
 8000c06:	4b18      	ldr	r3, [pc, #96]	; (8000c68 <Game+0x90>)
 8000c08:	2201      	movs	r2, #1
 8000c0a:	701a      	strb	r2, [r3, #0]

		break;
 8000c0c:	e023      	b.n	8000c56 <Game+0x7e>


		case GAME_PLAY_STATE:

			// Znotraj tega stanja izvajamo pod-avtomat GamePlay().
			exit_value = GamePlay();
 8000c0e:	f000 f945 	bl	8000e9c <GamePlay>
 8000c12:	4603      	mov	r3, r0
 8000c14:	71fb      	strb	r3, [r7, #7]

			// Äe pod-avtomat vrne vrednost razliÄno od niÄ,
			// avtomat Game() preide v naslednje stanje.
			if (exit_value != 0)
 8000c16:	79fb      	ldrb	r3, [r7, #7]
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d01e      	beq.n	8000c5a <Game+0x82>
				state = GAME_OVER_STATE;
 8000c1c:	4b12      	ldr	r3, [pc, #72]	; (8000c68 <Game+0x90>)
 8000c1e:	2202      	movs	r2, #2
 8000c20:	701a      	strb	r2, [r3, #0]

		break;
 8000c22:	e01a      	b.n	8000c5a <Game+0x82>


		case GAME_OVER_STATE:

			// Znotraj tega stanja izvajamo pod-avtomat GameOver().
			exit_value = GameOver();
 8000c24:	f000 fa5a 	bl	80010dc <GameOver>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	71fb      	strb	r3, [r7, #7]

			// Äe pod-avtomat vrne vrednost razliÄno od niÄ,
			// avtomat Game() preide v naslednje stanje.
			if (exit_value != 0)
 8000c2c:	79fb      	ldrb	r3, [r7, #7]
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d015      	beq.n	8000c5e <Game+0x86>
				state = GAME_INTRO_STATE;
 8000c32:	4b0d      	ldr	r3, [pc, #52]	; (8000c68 <Game+0x90>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	701a      	strb	r2, [r3, #0]

		break;
 8000c38:	e011      	b.n	8000c5e <Game+0x86>
		// To napako javimo preko SCI vmesnika. Vidite, da SCI vmesnik uporabljamo
		// za realno-Äasni nadzor nad napakami aplikacije preko serijskega terminala.
		default:

			// Javimo vir napake in vrednost nedefiniranega stanja, v katerem se je naĹĄel avtomat.
			printf("Game(): Error - undefined state (%d)", state);
 8000c3a:	4b0b      	ldr	r3, [pc, #44]	; (8000c68 <Game+0x90>)
 8000c3c:	781b      	ldrb	r3, [r3, #0]
 8000c3e:	4619      	mov	r1, r3
 8000c40:	480a      	ldr	r0, [pc, #40]	; (8000c6c <Game+0x94>)
 8000c42:	f00a fa45 	bl	800b0d0 <iprintf>

			// Ustavimo izvajanje z namenom, da razvojnik lahko opazi neobiÄajno obnaĹĄanje aplikacije.
			HAL_Delay(5000);
 8000c46:	f241 3088 	movw	r0, #5000	; 0x1388
 8000c4a:	f003 fb05 	bl	8004258 <HAL_Delay>

			// In na koncu avomat restiramo tako, da ga postavimo v zaÄetno stanje.
			state = GAME_INTRO_STATE;
 8000c4e:	4b06      	ldr	r3, [pc, #24]	; (8000c68 <Game+0x90>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	701a      	strb	r2, [r3, #0]
			//exit_value = 0;

		break;
 8000c54:	e004      	b.n	8000c60 <Game+0x88>
		break;
 8000c56:	bf00      	nop
 8000c58:	e002      	b.n	8000c60 <Game+0x88>
		break;
 8000c5a:	bf00      	nop
 8000c5c:	e000      	b.n	8000c60 <Game+0x88>
		break;
 8000c5e:	bf00      	nop
	}
}
 8000c60:	bf00      	nop
 8000c62:	3708      	adds	r7, #8
 8000c64:	46bd      	mov	sp, r7
 8000c66:	bd80      	pop	{r7, pc}
 8000c68:	200000ac 	.word	0x200000ac
 8000c6c:	0800c53c 	.word	0x0800c53c

08000c70 <Intro>:



// Funkcija, ki implementira pod-avtomat Intro().
uint8_t Intro()
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b082      	sub	sp, #8
 8000c74:	af00      	add	r7, sp, #0


	// PomoĹžna spremenljivka, kamor bomo shranjevali vrnjeno izhodno
	// vrednost pod-avtomatov (tj. "exit value").
	// Hkrati z definicijo spremenljivke poskrbimo ĹĄe za inicializacijo zaÄetne vrednosti.
	uint8_t exit_value = 0;
 8000c76:	2300      	movs	r3, #0
 8000c78:	71fb      	strb	r3, [r7, #7]

	// PomoĹžna spremenljivka, kjer bomo hranili informacijo o pritisnjeni tipki.
	buttons_enum_t	key = BTN_NONE;
 8000c7a:	2307      	movs	r3, #7
 8000c7c:	71bb      	strb	r3, [r7, #6]
	static uint8_t LED_stage = 0;

	// Avtomat stanj implementiramo s pomoÄjo "switch-case" stavka, s katerim
	// zelo enostavno doseĹžemo izvajanja le tistega dela kode, ki pripada
	// toÄno doloÄenemu stanju avtomata.
	switch (state)
 8000c7e:	4b58      	ldr	r3, [pc, #352]	; (8000de0 <Intro+0x170>)
 8000c80:	781b      	ldrb	r3, [r3, #0]
 8000c82:	2b04      	cmp	r3, #4
 8000c84:	f200 8096 	bhi.w	8000db4 <Intro+0x144>
 8000c88:	a201      	add	r2, pc, #4	; (adr r2, 8000c90 <Intro+0x20>)
 8000c8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c8e:	bf00      	nop
 8000c90:	08000ca5 	.word	0x08000ca5
 8000c94:	08000cbd 	.word	0x08000cbd
 8000c98:	08000cd9 	.word	0x08000cd9
 8000c9c:	08000cf5 	.word	0x08000cf5
 8000ca0:	08000da3 	.word	0x08000da3
		// Inicializacija vseh podaktovnih struktur igre, risanje "splash screen" zaslona
	 	// ter priĹžig vseh LEDic.
		case INTRO_INIT:

			// Opravila stanja.
			OBJ_init();		// Namig: inicializacijo podatkovnih struktur (tj. objektov)
 8000ca4:	f001 fb23 	bl	80022ee <OBJ_init>
						// lahko izvedete s klicem ene same funkcije.
			LEDs_write(255);
 8000ca8:	20ff      	movs	r0, #255	; 0xff
 8000caa:	f008 fc1b 	bl	80094e4 <LEDs_write>



			// Ob koncu tega stanja priÄnemo z merjenjem Äasa premora, ki sledi
			// (tj. sproĹžimo uro ĹĄtoparico tako, da postavimo Äasovni zaznamek - "time mark").
			TIMUT_stopwatch_set_time_mark(&stopwatch);
 8000cae:	484d      	ldr	r0, [pc, #308]	; (8000de4 <Intro+0x174>)
 8000cb0:	f009 fb4a 	bl	800a348 <TIMUT_stopwatch_set_time_mark>

			// DoloÄimo naslednje stanje ter "exit" vrednost.
			state = INTRO_WAIT_BEFORE_KBD_ACTIVE;
 8000cb4:	4b4a      	ldr	r3, [pc, #296]	; (8000de0 <Intro+0x170>)
 8000cb6:	2201      	movs	r2, #1
 8000cb8:	701a      	strb	r2, [r3, #0]
			//exit_value = 0;

		break;
 8000cba:	e08c      	b.n	8000dd6 <Intro+0x166>

		// Premor pred aktivacijo tipkovnice, ÄiĹĄÄenje medpomnilnika tipkovnice.
		case INTRO_WAIT_BEFORE_KBD_ACTIVE:

			// V tem stanju preverjamo, ali se je premor Ĺže iztekel.
			if ( TIMUT_stopwatch_has_X_ms_passed(&stopwatch, INTRO_DELAY_BEFORE_KBD_ACTIVE) )
 8000cbc:	2100      	movs	r1, #0
 8000cbe:	4849      	ldr	r0, [pc, #292]	; (8000de4 <Intro+0x174>)
 8000cc0:	f009 fb5f 	bl	800a382 <TIMUT_stopwatch_has_X_ms_passed>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	f000 8082 	beq.w	8000dd0 <Intro+0x160>
			{
				// Äe se je premor Ĺže iztekel,

				// poÄistimo medpomnilnik tipkovnice.
				KBD_flush();
 8000ccc:	f008 ffb0 	bl	8009c30 <KBD_flush>

				// ter doloÄimo naslednje stanje in "exit" vrednost.
				state = INTRO_PRESS_ANY_KEY;
 8000cd0:	4b43      	ldr	r3, [pc, #268]	; (8000de0 <Intro+0x170>)
 8000cd2:	2202      	movs	r2, #2
 8000cd4:	701a      	strb	r2, [r3, #0]
				//exit_value = 0;

			}

		break;
 8000cd6:	e07b      	b.n	8000dd0 <Intro+0x160>
		case INTRO_PRESS_ANY_KEY:

			// Opravila stanja.
					// Namig: Napis "Press any key" je shranjen v obliki "sprite-a". PreuÄite,
												// v katerem od objektov se skriva ta "sprite".
			GFX_draw_gfx_object(&splash_screen);
 8000cd8:	4843      	ldr	r0, [pc, #268]	; (8000de8 <Intro+0x178>)
 8000cda:	f000 fb8e 	bl	80013fa <GFX_draw_gfx_object>
			GFX_draw_one_gfx_object_on_background(&press_any_key_sprite, &background);
 8000cde:	4943      	ldr	r1, [pc, #268]	; (8000dec <Intro+0x17c>)
 8000ce0:	4843      	ldr	r0, [pc, #268]	; (8000df0 <Intro+0x180>)
 8000ce2:	f001 f8b5 	bl	8001e50 <GFX_draw_one_gfx_object_on_background>

			TIMUT_stopwatch_set_time_mark(&stopwatch);
 8000ce6:	483f      	ldr	r0, [pc, #252]	; (8000de4 <Intro+0x174>)
 8000ce8:	f009 fb2e 	bl	800a348 <TIMUT_stopwatch_set_time_mark>
			// DoloÄimo naslednje stanje ter "exit" vrednost.
			state = INTRO_WAIT_FOR_ANY_KEY;
 8000cec:	4b3c      	ldr	r3, [pc, #240]	; (8000de0 <Intro+0x170>)
 8000cee:	2203      	movs	r2, #3
 8000cf0:	701a      	strb	r2, [r3, #0]
			//exit_value = 0;

		break;
 8000cf2:	e070      	b.n	8000dd6 <Intro+0x166>


		// Äakanje na pritisk tipke.
		case INTRO_WAIT_FOR_ANY_KEY:
//*
			if(TIMUT_stopwatch_has_another_X_ms_passed(&stopwatch, 100))
 8000cf4:	2164      	movs	r1, #100	; 0x64
 8000cf6:	483b      	ldr	r0, [pc, #236]	; (8000de4 <Intro+0x174>)
 8000cf8:	f009 fb57 	bl	800a3aa <TIMUT_stopwatch_has_another_X_ms_passed>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d041      	beq.n	8000d86 <Intro+0x116>
			{
				switch(LED_stage)
 8000d02:	4b3c      	ldr	r3, [pc, #240]	; (8000df4 <Intro+0x184>)
 8000d04:	781b      	ldrb	r3, [r3, #0]
 8000d06:	2b05      	cmp	r3, #5
 8000d08:	d840      	bhi.n	8000d8c <Intro+0x11c>
 8000d0a:	a201      	add	r2, pc, #4	; (adr r2, 8000d10 <Intro+0xa0>)
 8000d0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d10:	08000d29 	.word	0x08000d29
 8000d14:	08000d3d 	.word	0x08000d3d
 8000d18:	08000d5f 	.word	0x08000d5f
 8000d1c:	08000d73 	.word	0x08000d73
 8000d20:	08000d5f 	.word	0x08000d5f
 8000d24:	08000d3d 	.word	0x08000d3d
				{
				case 0:
					LEDs_write(0b10000001);
 8000d28:	2081      	movs	r0, #129	; 0x81
 8000d2a:	f008 fbdb 	bl	80094e4 <LEDs_write>
					LED_stage ++;
 8000d2e:	4b31      	ldr	r3, [pc, #196]	; (8000df4 <Intro+0x184>)
 8000d30:	781b      	ldrb	r3, [r3, #0]
 8000d32:	3301      	adds	r3, #1
 8000d34:	b2da      	uxtb	r2, r3
 8000d36:	4b2f      	ldr	r3, [pc, #188]	; (8000df4 <Intro+0x184>)
 8000d38:	701a      	strb	r2, [r3, #0]
				break;
 8000d3a:	e027      	b.n	8000d8c <Intro+0x11c>

				case 1:
				case 5:
					LEDs_write(0b01000010);
 8000d3c:	2042      	movs	r0, #66	; 0x42
 8000d3e:	f008 fbd1 	bl	80094e4 <LEDs_write>
					LED_stage ++;
 8000d42:	4b2c      	ldr	r3, [pc, #176]	; (8000df4 <Intro+0x184>)
 8000d44:	781b      	ldrb	r3, [r3, #0]
 8000d46:	3301      	adds	r3, #1
 8000d48:	b2da      	uxtb	r2, r3
 8000d4a:	4b2a      	ldr	r3, [pc, #168]	; (8000df4 <Intro+0x184>)
 8000d4c:	701a      	strb	r2, [r3, #0]
					if(LED_stage == 6)
 8000d4e:	4b29      	ldr	r3, [pc, #164]	; (8000df4 <Intro+0x184>)
 8000d50:	781b      	ldrb	r3, [r3, #0]
 8000d52:	2b06      	cmp	r3, #6
 8000d54:	d119      	bne.n	8000d8a <Intro+0x11a>
						LED_stage = 0;
 8000d56:	4b27      	ldr	r3, [pc, #156]	; (8000df4 <Intro+0x184>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	701a      	strb	r2, [r3, #0]
				break;
 8000d5c:	e015      	b.n	8000d8a <Intro+0x11a>

				case 2:
				case 4:
					LEDs_write(0b00100100);
 8000d5e:	2024      	movs	r0, #36	; 0x24
 8000d60:	f008 fbc0 	bl	80094e4 <LEDs_write>
					LED_stage ++;
 8000d64:	4b23      	ldr	r3, [pc, #140]	; (8000df4 <Intro+0x184>)
 8000d66:	781b      	ldrb	r3, [r3, #0]
 8000d68:	3301      	adds	r3, #1
 8000d6a:	b2da      	uxtb	r2, r3
 8000d6c:	4b21      	ldr	r3, [pc, #132]	; (8000df4 <Intro+0x184>)
 8000d6e:	701a      	strb	r2, [r3, #0]
				break;
 8000d70:	e00c      	b.n	8000d8c <Intro+0x11c>

				case 3:
					LEDs_write(0b00011000);
 8000d72:	2018      	movs	r0, #24
 8000d74:	f008 fbb6 	bl	80094e4 <LEDs_write>
					LED_stage ++;
 8000d78:	4b1e      	ldr	r3, [pc, #120]	; (8000df4 <Intro+0x184>)
 8000d7a:	781b      	ldrb	r3, [r3, #0]
 8000d7c:	3301      	adds	r3, #1
 8000d7e:	b2da      	uxtb	r2, r3
 8000d80:	4b1c      	ldr	r3, [pc, #112]	; (8000df4 <Intro+0x184>)
 8000d82:	701a      	strb	r2, [r3, #0]
				break;
 8000d84:	e002      	b.n	8000d8c <Intro+0x11c>

				}
			}
 8000d86:	bf00      	nop
 8000d88:	e000      	b.n	8000d8c <Intro+0x11c>
				break;
 8000d8a:	bf00      	nop

			// V tem stanju preverjamo, Äe je bila pritisnjena katerakoli tipka.

			// Preberemo informacijo o pritisnjenih tipkah iz medpomnilnika tipkovnice.
			// (Skeniranje tipkovnice se izvaja avtomatsko v sklopu periodic_services.c modula.)
			key = KBD_get_pressed_key();
 8000d8c:	f008 ff3c 	bl	8009c08 <KBD_get_pressed_key>
 8000d90:	4603      	mov	r3, r0
 8000d92:	71bb      	strb	r3, [r7, #6]

			// In Äe je bila pritisnjena katerakoli tipka
			if ( key != BTN_NONE )
 8000d94:	79bb      	ldrb	r3, [r7, #6]
 8000d96:	2b07      	cmp	r3, #7
 8000d98:	d01c      	beq.n	8000dd4 <Intro+0x164>
			{

				// doloÄimo naslednje stanje in "exit" vrednost.
				state = INTRO_LEDS_OFF;
 8000d9a:	4b11      	ldr	r3, [pc, #68]	; (8000de0 <Intro+0x170>)
 8000d9c:	2204      	movs	r2, #4
 8000d9e:	701a      	strb	r2, [r3, #0]
				//exit_value = 0;

			}

		break;
 8000da0:	e018      	b.n	8000dd4 <Intro+0x164>

		// Ugasnitev vseh LEDic
		case INTRO_LEDS_OFF:

			// Opravila stanja.
			LEDs_write(0);
 8000da2:	2000      	movs	r0, #0
 8000da4:	f008 fb9e 	bl	80094e4 <LEDs_write>

			// DoloÄimo naslednje stanje ter "exit" vrednost.

			// V tej toÄki se je izvajanje pod-avtomata zakljuÄilo.
			// Stanje avtomata nastavimo na zaÄetno stanje in nastavimo "exit" vrednost 1.
			state = INTRO_INIT;
 8000da8:	4b0d      	ldr	r3, [pc, #52]	; (8000de0 <Intro+0x170>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	701a      	strb	r2, [r3, #0]
			exit_value = 1;
 8000dae:	2301      	movs	r3, #1
 8000db0:	71fb      	strb	r3, [r7, #7]

		break;
 8000db2:	e010      	b.n	8000dd6 <Intro+0x166>
		// To napako javimo preko SCI vmesnika. Vidite, da SCI vmesnik uporabljamo
		// za realno-Äasni nadzor nad napakami aplikacije preko serijskega terminala.
		default:

			// Javimo vir napake in vrednost nedefiniranega stanja, v katerem se je naĹĄel avtomat.
			printf("Intro(): Error - unknown state (%d)", state);
 8000db4:	4b0a      	ldr	r3, [pc, #40]	; (8000de0 <Intro+0x170>)
 8000db6:	781b      	ldrb	r3, [r3, #0]
 8000db8:	4619      	mov	r1, r3
 8000dba:	480f      	ldr	r0, [pc, #60]	; (8000df8 <Intro+0x188>)
 8000dbc:	f00a f988 	bl	800b0d0 <iprintf>

			// Ustavimo izvajanje z namenom, da razvojnik lahko opazi neobiÄajno obnaĹĄanje aplikacije.
			HAL_Delay(5000);
 8000dc0:	f241 3088 	movw	r0, #5000	; 0x1388
 8000dc4:	f003 fa48 	bl	8004258 <HAL_Delay>

			// In na koncu avomat restiramo tako, da ga postavimo v zaÄetno stanje.
			state = INTRO_INIT;
 8000dc8:	4b05      	ldr	r3, [pc, #20]	; (8000de0 <Intro+0x170>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	701a      	strb	r2, [r3, #0]
			//exit_value = 0;

		break;
 8000dce:	e002      	b.n	8000dd6 <Intro+0x166>
		break;
 8000dd0:	bf00      	nop
 8000dd2:	e000      	b.n	8000dd6 <Intro+0x166>
		break;
 8000dd4:	bf00      	nop


	// Vrnemo zgoraj nastavljeno "exit_value" vrednost nad-avtomatu.
	// Tako bo nad-avtomat vedel, ali mora ĹĄe zaganjati ta pod-avtomat ali
	// pa mora preiti v naslednje stanje.
	return exit_value;
 8000dd6:	79fb      	ldrb	r3, [r7, #7]

}
 8000dd8:	4618      	mov	r0, r3
 8000dda:	3708      	adds	r7, #8
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	bd80      	pop	{r7, pc}
 8000de0:	200000ad 	.word	0x200000ad
 8000de4:	200000b0 	.word	0x200000b0
 8000de8:	20000154 	.word	0x20000154
 8000dec:	200001a0 	.word	0x200001a0
 8000df0:	20000238 	.word	0x20000238
 8000df4:	200000b8 	.word	0x200000b8
 8000df8:	0800c564 	.word	0x0800c564

08000dfc <GamePlay_UpdateChanges.0>:

	// Ugnezdena funkcija GamePlay_UpdateChanges() poskrbi, da se objekti, ki jih algoritem igre spreminja,
	// posodobijo: tako njihovi parametri kot njihov prikaz na zaslonu.

	void GamePlay_UpdateChanges(void)
	{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b082      	sub	sp, #8
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	f8c7 c004 	str.w	ip, [r7, #4]


		// PAZITE: parametre objektov in njihov izris osvežujemo periodično s
		// točno določeno periodo osveževanja. Tako dosežemo, da igrica vedno teče
		// z enako hitrostjo, neodvisno od hitrosti procesorja (tj. od hitrosti sistemske ure).
		if ( TIMUT_stopwatch_has_another_X_ms_passed( &update_stopwatch, settings.game_play_update_period) )
 8000e06:	4b1c      	ldr	r3, [pc, #112]	; (8000e78 <GamePlay_UpdateChanges.0+0x7c>)
 8000e08:	689b      	ldr	r3, [r3, #8]
 8000e0a:	4619      	mov	r1, r3
 8000e0c:	481b      	ldr	r0, [pc, #108]	; (8000e7c <GamePlay_UpdateChanges.0+0x80>)
 8000e0e:	f009 facc 	bl	800a3aa <TIMUT_stopwatch_has_another_X_ms_passed>
 8000e12:	4603      	mov	r3, r0
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d02b      	beq.n	8000e70 <GamePlay_UpdateChanges.0+0x74>

			// Posodobimo parametre objektov s pomočjo GFX modula.

				// Posodobimo lokacijo tarče.
					// DOPOLNI done
			GFX_update_moving_gfx_object_location(&target.gfx_object);
 8000e18:	4819      	ldr	r0, [pc, #100]	; (8000e80 <GamePlay_UpdateChanges.0+0x84>)
 8000e1a:	f000 fdad 	bl	8001978 <GFX_update_moving_gfx_object_location>

			// Posodobimo parametre objektov s pomočjo OBJ modula.

				// Posodobimo lokacijo namerka.
					// DOPOLNI done
			OBJ_crosshair_set_center_location_with_joystick();
 8000e1e:	f001 fd43 	bl	80028a8 <OBJ_crosshair_set_center_location_with_joystick>

				// Posodobimo razdaljo med namerkom in tarčo.
			// DOPOLNI done
			OBJ_crosshair_update_distance_to_target();
 8000e22:	f001 fd81 	bl	8002928 <OBJ_crosshair_update_distance_to_target>

				// Posodobimo vrednost "progress bar" indiktorja, ki kaže,
				// koliko časa je še na voljo za igranje.
					// DOPOLNI done
			 OBJ_set_timeout_bar_value(100 - (TIMUT_get_stopwatch_elapsed_time(&stopwatch)*100) / settings.game_play_time);
 8000e26:	4817      	ldr	r0, [pc, #92]	; (8000e84 <GamePlay_UpdateChanges.0+0x88>)
 8000e28:	f009 fae3 	bl	800a3f2 <TIMUT_get_stopwatch_elapsed_time>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2264      	movs	r2, #100	; 0x64
 8000e30:	fb03 f202 	mul.w	r2, r3, r2
 8000e34:	4b10      	ldr	r3, [pc, #64]	; (8000e78 <GamePlay_UpdateChanges.0+0x7c>)
 8000e36:	685b      	ldr	r3, [r3, #4]
 8000e38:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e3c:	b2db      	uxtb	r3, r3
 8000e3e:	f1c3 0364 	rsb	r3, r3, #100	; 0x64
 8000e42:	b2db      	uxtb	r3, r3
 8000e44:	4618      	mov	r0, r3
 8000e46:	f001 fedb 	bl	8002c00 <OBJ_set_timeout_bar_value>

				// Posodobimo vrednost doseženih točk.
					// DOPOLNI done
			 OBJ_set_score_text_value(game_status.score);
 8000e4a:	4b0f      	ldr	r3, [pc, #60]	; (8000e88 <GamePlay_UpdateChanges.0+0x8c>)
 8000e4c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e50:	4618      	mov	r0, r3
 8000e52:	f001 fe3b 	bl	8002acc <OBJ_set_score_text_value>


			// Izrišemo posodobljene objekte na zaslon s pomočjo GFX modula.

				// Izris namerka in tarče na ozadje.
			 GFX_draw_two_gfx_objects_on_background(&crosshair.gfx_object, &target.gfx_object, &background);
 8000e56:	4a0d      	ldr	r2, [pc, #52]	; (8000e8c <GamePlay_UpdateChanges.0+0x90>)
 8000e58:	4909      	ldr	r1, [pc, #36]	; (8000e80 <GamePlay_UpdateChanges.0+0x84>)
 8000e5a:	480d      	ldr	r0, [pc, #52]	; (8000e90 <GamePlay_UpdateChanges.0+0x94>)
 8000e5c:	f001 f83e 	bl	8001edc <GFX_draw_two_gfx_objects_on_background>


				// Izris vrednosti doseženih točk.
			 GFX_display_text_object(&score_text);
 8000e60:	480c      	ldr	r0, [pc, #48]	; (8000e94 <GamePlay_UpdateChanges.0+0x98>)
 8000e62:	f001 f97f 	bl	8002164 <GFX_display_text_object>

				// Izris "progress bar" indikatorja preostalega časa za igranje.
					// DOPOLNI

			 GFX_display_progress_bar(&timeout_bar);
 8000e66:	480c      	ldr	r0, [pc, #48]	; (8000e98 <GamePlay_UpdateChanges.0+0x9c>)
 8000e68:	f001 f9a0 	bl	80021ac <GFX_display_progress_bar>
			 		LEDs_write(	11100111b	);
			 	 else if(crosshair.distance_to_target_center <=35)
			 		LEDs_write(	11111111b	);*/


			 GamePlay_Update_Aiming_LED_Indicator();
 8000e6c:	f000 f9ca 	bl	8001204 <GamePlay_Update_Aiming_LED_Indicator>
		}

	}
 8000e70:	bf00      	nop
 8000e72:	3708      	adds	r7, #8
 8000e74:	46bd      	mov	sp, r7
 8000e76:	bd80      	pop	{r7, pc}
 8000e78:	2000011c 	.word	0x2000011c
 8000e7c:	200000c4 	.word	0x200000c4
 8000e80:	200004c0 	.word	0x200004c0
 8000e84:	200000bc 	.word	0x200000bc
 8000e88:	2000012c 	.word	0x2000012c
 8000e8c:	200001a0 	.word	0x200001a0
 8000e90:	20000470 	.word	0x20000470
 8000e94:	20000524 	.word	0x20000524
 8000e98:	20000368 	.word	0x20000368

08000e9c <GamePlay>:
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b082      	sub	sp, #8
 8000ea0:	af00      	add	r7, sp, #0
uint8_t GamePlay()
 8000ea2:	f107 0310 	add.w	r3, r7, #16
 8000ea6:	603b      	str	r3, [r7, #0]
	uint8_t exit_value = 0;
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	71fb      	strb	r3, [r7, #7]
	buttons_enum_t	key = BTN_NONE;
 8000eac:	2307      	movs	r3, #7
 8000eae:	71bb      	strb	r3, [r7, #6]


	// --------------- Implementacija algoritma "igranja igre" z avtomatom stanj ------------------------

	// Avtomat stanj implementiramo s pomočjo "switch-case" stavka.
	switch (state)
 8000eb0:	4b7c      	ldr	r3, [pc, #496]	; (80010a4 <GamePlay+0x208>)
 8000eb2:	781b      	ldrb	r3, [r3, #0]
 8000eb4:	2b08      	cmp	r3, #8
 8000eb6:	f200 80db 	bhi.w	8001070 <GamePlay+0x1d4>
 8000eba:	a201      	add	r2, pc, #4	; (adr r2, 8000ec0 <GamePlay+0x24>)
 8000ebc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ec0:	08000ee5 	.word	0x08000ee5
 8000ec4:	08000f09 	.word	0x08000f09
 8000ec8:	08000f25 	.word	0x08000f25
 8000ecc:	08000f55 	.word	0x08000f55
 8000ed0:	08000f85 	.word	0x08000f85
 8000ed4:	08000fa5 	.word	0x08000fa5
 8000ed8:	08000fb3 	.word	0x08000fb3
 8000edc:	08000fcb 	.word	0x08000fcb
 8000ee0:	08001049 	.word	0x08001049
		//		- izpišemo trenutno število točk
		case GAMEPLAY_INIT:

			// Opravila stanja.
				// DOPOLNI
			MATH_init_random_generator();
 8000ee4:	f001 f999 	bl	800221a <MATH_init_random_generator>
			GFX_draw_gfx_object(&background);
 8000ee8:	486f      	ldr	r0, [pc, #444]	; (80010a8 <GamePlay+0x20c>)
 8000eea:	f000 fa86 	bl	80013fa <GFX_draw_gfx_object>
			GFX_display_progress_bar(&timeout_bar);
 8000eee:	486f      	ldr	r0, [pc, #444]	; (80010ac <GamePlay+0x210>)
 8000ef0:	f001 f95c 	bl	80021ac <GFX_display_progress_bar>
			GFX_display_text_object(&score_box_title); //maybe
 8000ef4:	486e      	ldr	r0, [pc, #440]	; (80010b0 <GamePlay+0x214>)
 8000ef6:	f001 f935 	bl	8002164 <GFX_display_text_object>
			GFX_display_text_object(&score_text);
 8000efa:	486e      	ldr	r0, [pc, #440]	; (80010b4 <GamePlay+0x218>)
 8000efc:	f001 f932 	bl	8002164 <GFX_display_text_object>

			// Določimo naslednje stanje ter "exit" vrednost.
				// DOPOLNI done
			state = GAMEPLAY_COUNTDOWN_3;
 8000f00:	4b68      	ldr	r3, [pc, #416]	; (80010a4 <GamePlay+0x208>)
 8000f02:	2201      	movs	r2, #1
 8000f04:	701a      	strb	r2, [r3, #0]
			//exit_value = 0;

		break;
 8000f06:	e0c8      	b.n	800109a <GamePlay+0x1fe>

		case GAMEPLAY_COUNTDOWN_3:

					// Opravila stanja.
						// DOPOLNI
					TIMUT_stopwatch_set_time_mark(&stopwatch);
 8000f08:	486b      	ldr	r0, [pc, #428]	; (80010b8 <GamePlay+0x21c>)
 8000f0a:	f009 fa1d 	bl	800a348 <TIMUT_stopwatch_set_time_mark>
					GFX_draw_one_gfx_object_on_background(&countdown_digit_3_sprite, &background);
 8000f0e:	4966      	ldr	r1, [pc, #408]	; (80010a8 <GamePlay+0x20c>)
 8000f10:	486a      	ldr	r0, [pc, #424]	; (80010bc <GamePlay+0x220>)
 8000f12:	f000 ff9d 	bl	8001e50 <GFX_draw_one_gfx_object_on_background>
					LEDs_write(0b11111111);
 8000f16:	20ff      	movs	r0, #255	; 0xff
 8000f18:	f008 fae4 	bl	80094e4 <LEDs_write>
					// Določimo naslednje stanje ter "exit" vrednost.
						// DOPOLNI done
					state = GAMEPLAY_COUNTDOWN_2;
 8000f1c:	4b61      	ldr	r3, [pc, #388]	; (80010a4 <GamePlay+0x208>)
 8000f1e:	2202      	movs	r2, #2
 8000f20:	701a      	strb	r2, [r3, #0]
					//exit_value = 0;

				break;
 8000f22:	e0ba      	b.n	800109a <GamePlay+0x1fe>
		case GAMEPLAY_COUNTDOWN_2:

					// Opravila stanja.
						// DOPOLNI

					if(TIMUT_stopwatch_has_another_X_ms_passed(&stopwatch, 1000))
 8000f24:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000f28:	4863      	ldr	r0, [pc, #396]	; (80010b8 <GamePlay+0x21c>)
 8000f2a:	f009 fa3e 	bl	800a3aa <TIMUT_stopwatch_has_another_X_ms_passed>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	f000 80ab 	beq.w	800108c <GamePlay+0x1f0>
					{
						GFX_clear_gfx_object_on_background(&countdown_digit_3_sprite, &background);
 8000f36:	495c      	ldr	r1, [pc, #368]	; (80010a8 <GamePlay+0x20c>)
 8000f38:	4860      	ldr	r0, [pc, #384]	; (80010bc <GamePlay+0x220>)
 8000f3a:	f001 f8af 	bl	800209c <GFX_clear_gfx_object_on_background>
						GFX_draw_one_gfx_object_on_background(&countdown_digit_2_sprite, &background);
 8000f3e:	495a      	ldr	r1, [pc, #360]	; (80010a8 <GamePlay+0x20c>)
 8000f40:	485f      	ldr	r0, [pc, #380]	; (80010c0 <GamePlay+0x224>)
 8000f42:	f000 ff85 	bl	8001e50 <GFX_draw_one_gfx_object_on_background>
						LEDs_write(0b00111100);
 8000f46:	203c      	movs	r0, #60	; 0x3c
 8000f48:	f008 facc 	bl	80094e4 <LEDs_write>
					// Določimo naslednje stanje ter "exit" vrednost.
						// DOPOLNI done
						state = GAMEPLAY_COUNTDOWN_1;
 8000f4c:	4b55      	ldr	r3, [pc, #340]	; (80010a4 <GamePlay+0x208>)
 8000f4e:	2203      	movs	r2, #3
 8000f50:	701a      	strb	r2, [r3, #0]
					}
						//exit_value = 0;

				break;
 8000f52:	e09b      	b.n	800108c <GamePlay+0x1f0>

		case GAMEPLAY_COUNTDOWN_1:

					// Opravila stanja.
						// DOPOLNI
					if(TIMUT_stopwatch_has_another_X_ms_passed(&stopwatch, 1000))
 8000f54:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000f58:	4857      	ldr	r0, [pc, #348]	; (80010b8 <GamePlay+0x21c>)
 8000f5a:	f009 fa26 	bl	800a3aa <TIMUT_stopwatch_has_another_X_ms_passed>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	f000 8095 	beq.w	8001090 <GamePlay+0x1f4>
					{
						GFX_clear_gfx_object_on_background(&countdown_digit_2_sprite, &background);
 8000f66:	4950      	ldr	r1, [pc, #320]	; (80010a8 <GamePlay+0x20c>)
 8000f68:	4855      	ldr	r0, [pc, #340]	; (80010c0 <GamePlay+0x224>)
 8000f6a:	f001 f897 	bl	800209c <GFX_clear_gfx_object_on_background>
						GFX_draw_one_gfx_object_on_background(&countdown_digit_1_sprite, &background);
 8000f6e:	494e      	ldr	r1, [pc, #312]	; (80010a8 <GamePlay+0x20c>)
 8000f70:	4854      	ldr	r0, [pc, #336]	; (80010c4 <GamePlay+0x228>)
 8000f72:	f000 ff6d 	bl	8001e50 <GFX_draw_one_gfx_object_on_background>
						LEDs_write(0b00000000);
 8000f76:	2000      	movs	r0, #0
 8000f78:	f008 fab4 	bl	80094e4 <LEDs_write>
						// Določimo naslednje stanje ter "exit" vrednost.
						// DOPOLNI done
						state = GAMEPLAY_COUNTDOWN_CLEAR;
 8000f7c:	4b49      	ldr	r3, [pc, #292]	; (80010a4 <GamePlay+0x208>)
 8000f7e:	2204      	movs	r2, #4
 8000f80:	701a      	strb	r2, [r3, #0]
						//exit_value = 0;
					}

				break;
 8000f82:	e085      	b.n	8001090 <GamePlay+0x1f4>

		case GAMEPLAY_COUNTDOWN_CLEAR:

					// Opravila stanja.
						// DOPOLNI
					if(TIMUT_stopwatch_has_another_X_ms_passed(&stopwatch, 1000))
 8000f84:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000f88:	484b      	ldr	r0, [pc, #300]	; (80010b8 <GamePlay+0x21c>)
 8000f8a:	f009 fa0e 	bl	800a3aa <TIMUT_stopwatch_has_another_X_ms_passed>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d07f      	beq.n	8001094 <GamePlay+0x1f8>
					{
						GFX_clear_gfx_object_on_background(&countdown_digit_1_sprite, &background);
 8000f94:	4944      	ldr	r1, [pc, #272]	; (80010a8 <GamePlay+0x20c>)
 8000f96:	484b      	ldr	r0, [pc, #300]	; (80010c4 <GamePlay+0x228>)
 8000f98:	f001 f880 	bl	800209c <GFX_clear_gfx_object_on_background>


						// Določimo naslednje stanje ter "exit" vrednost.
						// DOPOLNI done
						state = GAMEPLAY_START_MEASURING_GAMEPLAY_TIME;
 8000f9c:	4b41      	ldr	r3, [pc, #260]	; (80010a4 <GamePlay+0x208>)
 8000f9e:	2205      	movs	r2, #5
 8000fa0:	701a      	strb	r2, [r3, #0]
						//exit_value = 0;
					}
				break;
 8000fa2:	e077      	b.n	8001094 <GamePlay+0x1f8>

		case GAMEPLAY_START_MEASURING_GAMEPLAY_TIME:

					// Opravila stanja.
						// DOPOLNI
			TIMUT_stopwatch_set_time_mark(&stopwatch);
 8000fa4:	4844      	ldr	r0, [pc, #272]	; (80010b8 <GamePlay+0x21c>)
 8000fa6:	f009 f9cf 	bl	800a348 <TIMUT_stopwatch_set_time_mark>


					// Določimo naslednje stanje ter "exit" vrednost.
						// DOPOLNI done
					state = GAMEPLAY_SPAWN_TARGET;
 8000faa:	4b3e      	ldr	r3, [pc, #248]	; (80010a4 <GamePlay+0x208>)
 8000fac:	2206      	movs	r2, #6
 8000fae:	701a      	strb	r2, [r3, #0]
					//exit_value = 0;

				break;
 8000fb0:	e073      	b.n	800109a <GamePlay+0x1fe>

		case GAMEPLAY_SPAWN_TARGET:

					// Opravila stanja.
						// DOPOLNI
				OBJ_spawn_target();
 8000fb2:	f001 fd03 	bl	80029bc <OBJ_spawn_target>
				KBD_flush();
 8000fb6:	f008 fe3b 	bl	8009c30 <KBD_flush>
				GFX_draw_one_gfx_object_on_background(&target.gfx_object, &background);
 8000fba:	493b      	ldr	r1, [pc, #236]	; (80010a8 <GamePlay+0x20c>)
 8000fbc:	4842      	ldr	r0, [pc, #264]	; (80010c8 <GamePlay+0x22c>)
 8000fbe:	f000 ff47 	bl	8001e50 <GFX_draw_one_gfx_object_on_background>
					// Določimo naslednje stanje ter "exit" vrednost.
						// DOPOLNI done
				state = GAMEPLAY_SHOOT_TARGET;
 8000fc2:	4b38      	ldr	r3, [pc, #224]	; (80010a4 <GamePlay+0x208>)
 8000fc4:	2207      	movs	r2, #7
 8000fc6:	701a      	strb	r2, [r3, #0]
				//exit_value = 0;

				break;
 8000fc8:	e067      	b.n	800109a <GamePlay+0x1fe>

					// Opravila stanja.



				GamePlay_UpdateChanges();
 8000fca:	463b      	mov	r3, r7
 8000fcc:	469c      	mov	ip, r3
 8000fce:	f7ff ff15 	bl	8000dfc <GamePlay_UpdateChanges.0>


				key = KBD_get_pressed_key();
 8000fd2:	f008 fe19 	bl	8009c08 <KBD_get_pressed_key>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	71bb      	strb	r3, [r7, #6]

				if( key != BTN_NONE )
 8000fda:	79bb      	ldrb	r3, [r7, #6]
 8000fdc:	2b07      	cmp	r3, #7
 8000fde:	d026      	beq.n	800102e <GamePlay+0x192>
				{
					if(OBJ_is_crosshair_on_target())
 8000fe0:	f001 fcbe 	bl	8002960 <OBJ_is_crosshair_on_target>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d014      	beq.n	8001014 <GamePlay+0x178>
					{
						game_status.score += target.points;
 8000fea:	4b38      	ldr	r3, [pc, #224]	; (80010cc <GamePlay+0x230>)
 8000fec:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ff0:	b29a      	uxth	r2, r3
 8000ff2:	4b35      	ldr	r3, [pc, #212]	; (80010c8 <GamePlay+0x22c>)
 8000ff4:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8000ff8:	b29b      	uxth	r3, r3
 8000ffa:	4413      	add	r3, r2
 8000ffc:	b29b      	uxth	r3, r3
 8000ffe:	b21a      	sxth	r2, r3
 8001000:	4b32      	ldr	r3, [pc, #200]	; (80010cc <GamePlay+0x230>)
 8001002:	801a      	strh	r2, [r3, #0]
						state = GAMEPLAY_SPAWN_TARGET;
 8001004:	4b27      	ldr	r3, [pc, #156]	; (80010a4 <GamePlay+0x208>)
 8001006:	2206      	movs	r2, #6
 8001008:	701a      	strb	r2, [r3, #0]
						GFX_clear_gfx_object_on_background(&target.gfx_object, &background);
 800100a:	4927      	ldr	r1, [pc, #156]	; (80010a8 <GamePlay+0x20c>)
 800100c:	482e      	ldr	r0, [pc, #184]	; (80010c8 <GamePlay+0x22c>)
 800100e:	f001 f845 	bl	800209c <GFX_clear_gfx_object_on_background>
 8001012:	e00c      	b.n	800102e <GamePlay+0x192>

					}
					else
					{
						game_status.score -= settings.missed_shot_penalty;
 8001014:	4b2d      	ldr	r3, [pc, #180]	; (80010cc <GamePlay+0x230>)
 8001016:	f9b3 3000 	ldrsh.w	r3, [r3]
 800101a:	b29a      	uxth	r2, r3
 800101c:	4b2c      	ldr	r3, [pc, #176]	; (80010d0 <GamePlay+0x234>)
 800101e:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001022:	b29b      	uxth	r3, r3
 8001024:	1ad3      	subs	r3, r2, r3
 8001026:	b29b      	uxth	r3, r3
 8001028:	b21a      	sxth	r2, r3
 800102a:	4b28      	ldr	r3, [pc, #160]	; (80010cc <GamePlay+0x230>)
 800102c:	801a      	strh	r2, [r3, #0]

				}



				if(TIMUT_stopwatch_has_X_ms_passed(&stopwatch, settings.game_play_time))
 800102e:	4b28      	ldr	r3, [pc, #160]	; (80010d0 <GamePlay+0x234>)
 8001030:	685b      	ldr	r3, [r3, #4]
 8001032:	4619      	mov	r1, r3
 8001034:	4820      	ldr	r0, [pc, #128]	; (80010b8 <GamePlay+0x21c>)
 8001036:	f009 f9a4 	bl	800a382 <TIMUT_stopwatch_has_X_ms_passed>
 800103a:	4603      	mov	r3, r0
 800103c:	2b00      	cmp	r3, #0
 800103e:	d02b      	beq.n	8001098 <GamePlay+0x1fc>
				{
					// Določimo naslednje stanje ter "exit" vrednost.
					state = GAMEPLAY_BEFORE_GAME_OVER;
 8001040:	4b18      	ldr	r3, [pc, #96]	; (80010a4 <GamePlay+0x208>)
 8001042:	2208      	movs	r2, #8
 8001044:	701a      	strb	r2, [r3, #0]
					//exit_value = 0;
				}
				break;
 8001046:	e027      	b.n	8001098 <GamePlay+0x1fc>
			case GAMEPLAY_BEFORE_GAME_OVER:

					// Opravila stanja.


				OBJ_set_timeout_bar_value(0);
 8001048:	2000      	movs	r0, #0
 800104a:	f001 fdd9 	bl	8002c00 <OBJ_set_timeout_bar_value>
				GFX_display_progress_bar(&timeout_bar); //Posodobimo progress bar da je enak 0
 800104e:	4817      	ldr	r0, [pc, #92]	; (80010ac <GamePlay+0x210>)
 8001050:	f001 f8ac 	bl	80021ac <GFX_display_progress_bar>

				GFX_clear_gfx_object_on_background(&target.gfx_object, &background); 		//Pobrise zadno tarčo
 8001054:	4914      	ldr	r1, [pc, #80]	; (80010a8 <GamePlay+0x20c>)
 8001056:	481c      	ldr	r0, [pc, #112]	; (80010c8 <GamePlay+0x22c>)
 8001058:	f001 f820 	bl	800209c <GFX_clear_gfx_object_on_background>
				GFX_clear_gfx_object_on_background(&crosshair.gfx_object, &background); 	//Pobrise zadji croshair
 800105c:	4912      	ldr	r1, [pc, #72]	; (80010a8 <GamePlay+0x20c>)
 800105e:	481d      	ldr	r0, [pc, #116]	; (80010d4 <GamePlay+0x238>)
 8001060:	f001 f81c 	bl	800209c <GFX_clear_gfx_object_on_background>

					// Določimo naslednje stanje ter "exit" vrednost.
						// DOPOLNI done
				state = GAMEPLAY_INIT;
 8001064:	4b0f      	ldr	r3, [pc, #60]	; (80010a4 <GamePlay+0x208>)
 8001066:	2200      	movs	r2, #0
 8001068:	701a      	strb	r2, [r3, #0]
				exit_value = 1;
 800106a:	2301      	movs	r3, #1
 800106c:	71fb      	strb	r3, [r7, #7]

				break;
 800106e:	e014      	b.n	800109a <GamePlay+0x1fe>

		// Varovalka za nedefinirana stanja.
		default:

			// Javimo vir napake in vrednost nedefiniranega stanja, v katerem se je našel avtomat.
			printf("GamePlay(): Error - unknown state (%d)", state);
 8001070:	4b0c      	ldr	r3, [pc, #48]	; (80010a4 <GamePlay+0x208>)
 8001072:	781b      	ldrb	r3, [r3, #0]
 8001074:	4619      	mov	r1, r3
 8001076:	4818      	ldr	r0, [pc, #96]	; (80010d8 <GamePlay+0x23c>)
 8001078:	f00a f82a 	bl	800b0d0 <iprintf>

			// Ustavimo izvajanje z namenom, da razvojnik lahko opazi neobičajno obnašanje aplikacije.
			HAL_Delay(5000);
 800107c:	f241 3088 	movw	r0, #5000	; 0x1388
 8001080:	f003 f8ea 	bl	8004258 <HAL_Delay>

			// In na koncu avomat restiramo tako, da ga postavimo v začetno stanje.
			state = GAMEPLAY_INIT;
 8001084:	4b07      	ldr	r3, [pc, #28]	; (80010a4 <GamePlay+0x208>)
 8001086:	2200      	movs	r2, #0
 8001088:	701a      	strb	r2, [r3, #0]
			//exit_value = 0;

		break;
 800108a:	e006      	b.n	800109a <GamePlay+0x1fe>
				break;
 800108c:	bf00      	nop
 800108e:	e004      	b.n	800109a <GamePlay+0x1fe>
				break;
 8001090:	bf00      	nop
 8001092:	e002      	b.n	800109a <GamePlay+0x1fe>
				break;
 8001094:	bf00      	nop
 8001096:	e000      	b.n	800109a <GamePlay+0x1fe>
				break;
 8001098:	bf00      	nop

	}


	// Vrnemo "exit value" pod-avtomata.
	return exit_value;
 800109a:	79fb      	ldrb	r3, [r7, #7]


}
 800109c:	4618      	mov	r0, r3
 800109e:	3708      	adds	r7, #8
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	200000b9 	.word	0x200000b9
 80010a8:	200001a0 	.word	0x200001a0
 80010ac:	20000368 	.word	0x20000368
 80010b0:	20000510 	.word	0x20000510
 80010b4:	20000524 	.word	0x20000524
 80010b8:	200000bc 	.word	0x200000bc
 80010bc:	2000031c 	.word	0x2000031c
 80010c0:	200002d0 	.word	0x200002d0
 80010c4:	20000284 	.word	0x20000284
 80010c8:	200004c0 	.word	0x200004c0
 80010cc:	2000012c 	.word	0x2000012c
 80010d0:	2000011c 	.word	0x2000011c
 80010d4:	20000470 	.word	0x20000470
 80010d8:	0800c588 	.word	0x0800c588

080010dc <GameOver>:



// Funkcija, ki implementira pod-avtomat GameOver().
uint8_t GameOver()
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b086      	sub	sp, #24
 80010e0:	af00      	add	r7, sp, #0

	//typedef enum GAMEOVER_states {GAMEOVER_SCREEN, GAMEOVER_WAIT_BEFORE_LEDS_OFF, GAMEOVER_LEDS_OFF, GAMEOVER_WAIT_FOR_ANY_KEY} GAMEOVER_states_t;
	// PomoĹžna spremenljivka, kamor bomo shranjevali vrnjeno izhodno
	// vrednost pod-avtomatov (tj. "exit value").
	// Hkrati z definicijo spremenljivke poskrbimo ĹĄe za inicializacijo zaÄetne vrednosti.
	uint8_t exit_value = 0;
 80010e2:	2300      	movs	r3, #0
 80010e4:	75fb      	strb	r3, [r7, #23]
	stopwatch_handle_t    stopwatch;
	stopwatch_handle_t    stopwatchLEDS;

	static uint8_t LED_stage = 0;

	switch (state)
 80010e6:	4b42      	ldr	r3, [pc, #264]	; (80011f0 <GameOver+0x114>)
 80010e8:	781b      	ldrb	r3, [r3, #0]
 80010ea:	2b03      	cmp	r3, #3
 80010ec:	d869      	bhi.n	80011c2 <GameOver+0xe6>
 80010ee:	a201      	add	r2, pc, #4	; (adr r2, 80010f4 <GameOver+0x18>)
 80010f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010f4:	08001105 	.word	0x08001105
 80010f8:	08001125 	.word	0x08001125
 80010fc:	0800114b 	.word	0x0800114b
 8001100:	08001167 	.word	0x08001167
		{

			case GAMEOVER_SCREEN:
				//opravila stanja
				GFX_draw_one_gfx_object_on_background(&game_over_sprite, &background);
 8001104:	493b      	ldr	r1, [pc, #236]	; (80011f4 <GameOver+0x118>)
 8001106:	483c      	ldr	r0, [pc, #240]	; (80011f8 <GameOver+0x11c>)
 8001108:	f000 fea2 	bl	8001e50 <GFX_draw_one_gfx_object_on_background>

				LEDs_on(0xFF);
 800110c:	20ff      	movs	r0, #255	; 0xff
 800110e:	f008 f98d 	bl	800942c <LEDs_on>
				TIMUT_stopwatch_set_time_mark(&stopwatch);
 8001112:	f107 030c 	add.w	r3, r7, #12
 8001116:	4618      	mov	r0, r3
 8001118:	f009 f916 	bl	800a348 <TIMUT_stopwatch_set_time_mark>
				// Določimo naslednje stanje ter "exit" vrednost.

				// V tej točki se je izvajanje pod-avtomata zaključilo.
				// Stanje avtomata nastavimo na začetno stanje in nastavimo "exit" vrednost 1.
				state = GAMEOVER_WAIT_BEFORE_LEDS_OFF;
 800111c:	4b34      	ldr	r3, [pc, #208]	; (80011f0 <GameOver+0x114>)
 800111e:	2201      	movs	r2, #1
 8001120:	701a      	strb	r2, [r3, #0]
				//exit_value = 0;

			break;
 8001122:	e05f      	b.n	80011e4 <GameOver+0x108>

			case GAMEOVER_WAIT_BEFORE_LEDS_OFF:
				// Opravila stanja.
				KBD_flush();
 8001124:	f008 fd84 	bl	8009c30 <KBD_flush>

				LEDs_on(0xFF);
 8001128:	20ff      	movs	r0, #255	; 0xff
 800112a:	f008 f97f 	bl	800942c <LEDs_on>


				if(TIMUT_stopwatch_has_X_ms_passed(&stopwatch, 1000))
 800112e:	f107 030c 	add.w	r3, r7, #12
 8001132:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001136:	4618      	mov	r0, r3
 8001138:	f009 f923 	bl	800a382 <TIMUT_stopwatch_has_X_ms_passed>
 800113c:	4603      	mov	r3, r0
 800113e:	2b00      	cmp	r3, #0
 8001140:	d04d      	beq.n	80011de <GameOver+0x102>
				{
				  state = GAMEOVER_LEDS_OFF;
 8001142:	4b2b      	ldr	r3, [pc, #172]	; (80011f0 <GameOver+0x114>)
 8001144:	2202      	movs	r2, #2
 8001146:	701a      	strb	r2, [r3, #0]
				  //exit_value = 0;
				}

			break;
 8001148:	e049      	b.n	80011de <GameOver+0x102>


			case GAMEOVER_LEDS_OFF:
				LEDs_off(0xFF);
 800114a:	20ff      	movs	r0, #255	; 0xff
 800114c:	f008 f99c 	bl	8009488 <LEDs_off>
				TIMUT_stopwatch_set_time_mark(&stopwatch);
 8001150:	f107 030c 	add.w	r3, r7, #12
 8001154:	4618      	mov	r0, r3
 8001156:	f009 f8f7 	bl	800a348 <TIMUT_stopwatch_set_time_mark>
				//TIMUT_stopwatch_set_time_mark(&stopwatchLEDS);
				KBD_flush();
 800115a:	f008 fd69 	bl	8009c30 <KBD_flush>

				state = GAMEOVER_WAIT_FOR_ANY_KEY;
 800115e:	4b24      	ldr	r3, [pc, #144]	; (80011f0 <GameOver+0x114>)
 8001160:	2203      	movs	r2, #3
 8001162:	701a      	strb	r2, [r3, #0]
				//exit_value = 0;
			break;
 8001164:	e03e      	b.n	80011e4 <GameOver+0x108>


			case GAMEOVER_WAIT_FOR_ANY_KEY:
//*
				if(TIMUT_stopwatch_has_another_X_ms_passed(&stopwatchLEDS, 200))
 8001166:	1d3b      	adds	r3, r7, #4
 8001168:	21c8      	movs	r1, #200	; 0xc8
 800116a:	4618      	mov	r0, r3
 800116c:	f009 f91d 	bl	800a3aa <TIMUT_stopwatch_has_another_X_ms_passed>
 8001170:	4603      	mov	r3, r0
 8001172:	2b00      	cmp	r3, #0
 8001174:	d010      	beq.n	8001198 <GameOver+0xbc>
				{
					if(LED_stage == 0)
 8001176:	4b21      	ldr	r3, [pc, #132]	; (80011fc <GameOver+0x120>)
 8001178:	781b      	ldrb	r3, [r3, #0]
 800117a:	2b00      	cmp	r3, #0
 800117c:	d106      	bne.n	800118c <GameOver+0xb0>
					{
						LEDs_write(0b10100101);
 800117e:	20a5      	movs	r0, #165	; 0xa5
 8001180:	f008 f9b0 	bl	80094e4 <LEDs_write>
						LED_stage = 1;
 8001184:	4b1d      	ldr	r3, [pc, #116]	; (80011fc <GameOver+0x120>)
 8001186:	2201      	movs	r2, #1
 8001188:	701a      	strb	r2, [r3, #0]
 800118a:	e005      	b.n	8001198 <GameOver+0xbc>
					}
					else
					{
						LEDs_write(0b01011010);
 800118c:	205a      	movs	r0, #90	; 0x5a
 800118e:	f008 f9a9 	bl	80094e4 <LEDs_write>
						LED_stage = 0;
 8001192:	4b1a      	ldr	r3, [pc, #104]	; (80011fc <GameOver+0x120>)
 8001194:	2200      	movs	r2, #0
 8001196:	701a      	strb	r2, [r3, #0]
					}
				}

//*/
				if(TIMUT_stopwatch_has_X_ms_passed(&stopwatch, 10000) || KBD_get_pressed_key() != BTN_NONE)
 8001198:	f107 030c 	add.w	r3, r7, #12
 800119c:	f242 7110 	movw	r1, #10000	; 0x2710
 80011a0:	4618      	mov	r0, r3
 80011a2:	f009 f8ee 	bl	800a382 <TIMUT_stopwatch_has_X_ms_passed>
 80011a6:	4603      	mov	r3, r0
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d104      	bne.n	80011b6 <GameOver+0xda>
 80011ac:	f008 fd2c 	bl	8009c08 <KBD_get_pressed_key>
 80011b0:	4603      	mov	r3, r0
 80011b2:	2b07      	cmp	r3, #7
 80011b4:	d015      	beq.n	80011e2 <GameOver+0x106>
				{
					//cas 10 s je pretekel
					exit_value = 1;
 80011b6:	2301      	movs	r3, #1
 80011b8:	75fb      	strb	r3, [r7, #23]
					state = GAMEOVER_SCREEN;
 80011ba:	4b0d      	ldr	r3, [pc, #52]	; (80011f0 <GameOver+0x114>)
 80011bc:	2200      	movs	r2, #0
 80011be:	701a      	strb	r2, [r3, #0]
					 //state = GAMEOVER_WAIT_FOR_ANY_KEY; //same stage
					 //exit_value = 0;
				}


			break;
 80011c0:	e00f      	b.n	80011e2 <GameOver+0x106>
			// To napako javimo preko SCI vmesnika. Vidite, da SCI vmesnik uporabljamo
			// za realno-Äasni nadzor nad napakami aplikacije preko serijskega terminala.
			default:

				// Javimo vir napake in vrednost nedefiniranega stanja, v katerem se je naĹĄel avtomat.
				printf("Intro(): Error - unknown state (%d)", state);
 80011c2:	4b0b      	ldr	r3, [pc, #44]	; (80011f0 <GameOver+0x114>)
 80011c4:	781b      	ldrb	r3, [r3, #0]
 80011c6:	4619      	mov	r1, r3
 80011c8:	480d      	ldr	r0, [pc, #52]	; (8001200 <GameOver+0x124>)
 80011ca:	f009 ff81 	bl	800b0d0 <iprintf>

				// Ustavimo izvajanje z namenom, da razvojnik lahko opazi neobiÄajno obnaĹĄanje aplikacije.
				HAL_Delay(5000);
 80011ce:	f241 3088 	movw	r0, #5000	; 0x1388
 80011d2:	f003 f841 	bl	8004258 <HAL_Delay>

				// In na koncu avomat restiramo tako, da ga postavimo v zaÄetno stanje.
				state = GAMEOVER_SCREEN;
 80011d6:	4b06      	ldr	r3, [pc, #24]	; (80011f0 <GameOver+0x114>)
 80011d8:	2200      	movs	r2, #0
 80011da:	701a      	strb	r2, [r3, #0]
				//exit_value = 0;

			break;
 80011dc:	e002      	b.n	80011e4 <GameOver+0x108>
			break;
 80011de:	bf00      	nop
 80011e0:	e000      	b.n	80011e4 <GameOver+0x108>
			break;
 80011e2:	bf00      	nop


		}

	return exit_value;
 80011e4:	7dfb      	ldrb	r3, [r7, #23]

}
 80011e6:	4618      	mov	r0, r3
 80011e8:	3718      	adds	r7, #24
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	200000cc 	.word	0x200000cc
 80011f4:	200001a0 	.word	0x200001a0
 80011f8:	200001ec 	.word	0x200001ec
 80011fc:	200000cd 	.word	0x200000cd
 8001200:	0800c564 	.word	0x0800c564

08001204 <GamePlay_Update_Aiming_LED_Indicator>:


// Funkcija GamePlay_Update_Aiming_LED_Indicator() posodobi stanje LED indikatorja
// točnosti namerka: bolj kot je namerek na tarči, več LEDic bo prižganih.
void GamePlay_Update_Aiming_LED_Indicator(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b084      	sub	sp, #16
 8001208:	af00      	add	r7, sp, #0
	int16_t percent_distance;
	int16_t percent_vicinity;

	uint8_t number_of_LEDs_on;

	uint8_t bitmask_right = 0;
 800120a:	2300      	movs	r3, #0
 800120c:	733b      	strb	r3, [r7, #12]
	uint8_t bitmask_left = 0;
 800120e:	2300      	movs	r3, #0
 8001210:	72bb      	strb	r3, [r7, #10]
	uint8_t bitmask;


	// Izračunamo relativno oddaljenost tarče
	percent_distance = (crosshair.distance_to_target_center * 100) / NOMINAL_DISTANCE_BETWEEN_TARGET_AND_CROSSHAIR;
 8001212:	4b27      	ldr	r3, [pc, #156]	; (80012b0 <GamePlay_Update_Aiming_LED_Indicator+0xac>)
 8001214:	f8b3 304c 	ldrh.w	r3, [r3, #76]	; 0x4c
 8001218:	461a      	mov	r2, r3
 800121a:	2364      	movs	r3, #100	; 0x64
 800121c:	fb02 f303 	mul.w	r3, r2, r3
 8001220:	4a24      	ldr	r2, [pc, #144]	; (80012b4 <GamePlay_Update_Aiming_LED_Indicator+0xb0>)
 8001222:	fb82 1203 	smull	r1, r2, r2, r3
 8001226:	1112      	asrs	r2, r2, #4
 8001228:	17db      	asrs	r3, r3, #31
 800122a:	1ad3      	subs	r3, r2, r3
 800122c:	81fb      	strh	r3, [r7, #14]


	// Porežemo prevelike vrednosti.
	if (percent_distance > 100)
 800122e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001232:	2b64      	cmp	r3, #100	; 0x64
 8001234:	dd01      	ble.n	800123a <GamePlay_Update_Aiming_LED_Indicator+0x36>
		percent_distance = 100;
 8001236:	2364      	movs	r3, #100	; 0x64
 8001238:	81fb      	strh	r3, [r7, #14]


	// in jo pretvorimo v "relativno bližino tarče".
	percent_vicinity = 100 - percent_distance;
 800123a:	89fb      	ldrh	r3, [r7, #14]
 800123c:	f1c3 0364 	rsb	r3, r3, #100	; 0x64
 8001240:	b29b      	uxth	r3, r3
 8001242:	813b      	strh	r3, [r7, #8]


	// Preračunamo, koliko LEDic je potrebno prižgati za dano "relativno bližino tarče".
	number_of_LEDs_on = ( (1 + NUM_OF_LEDS/2) * percent_vicinity ) / 100;
 8001244:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001248:	4a1b      	ldr	r2, [pc, #108]	; (80012b8 <GamePlay_Update_Aiming_LED_Indicator+0xb4>)
 800124a:	fb82 1203 	smull	r1, r2, r2, r3
 800124e:	10d2      	asrs	r2, r2, #3
 8001250:	17db      	asrs	r3, r3, #31
 8001252:	1ad3      	subs	r3, r2, r3
 8001254:	737b      	strb	r3, [r7, #13]

	// Porežemo prevelike vrednosti.
	if (number_of_LEDs_on  > (NUM_OF_LEDS/2) )
 8001256:	7b7b      	ldrb	r3, [r7, #13]
 8001258:	2b04      	cmp	r3, #4
 800125a:	d901      	bls.n	8001260 <GamePlay_Update_Aiming_LED_Indicator+0x5c>
		number_of_LEDs_on = (NUM_OF_LEDS/2);
 800125c:	2304      	movs	r3, #4
 800125e:	737b      	strb	r3, [r7, #13]


	// Tvorimo bitno masko za prižig štirih LEDic na desni strani.
	for(uint8_t i = 1; i <= number_of_LEDs_on ; i++ )
 8001260:	2301      	movs	r3, #1
 8001262:	72fb      	strb	r3, [r7, #11]
 8001264:	e009      	b.n	800127a <GamePlay_Update_Aiming_LED_Indicator+0x76>
	{
		bitmask_right |= 1;
 8001266:	7b3b      	ldrb	r3, [r7, #12]
 8001268:	f043 0301 	orr.w	r3, r3, #1
 800126c:	733b      	strb	r3, [r7, #12]
		bitmask_right = bitmask_right << 1;
 800126e:	7b3b      	ldrb	r3, [r7, #12]
 8001270:	005b      	lsls	r3, r3, #1
 8001272:	733b      	strb	r3, [r7, #12]
	for(uint8_t i = 1; i <= number_of_LEDs_on ; i++ )
 8001274:	7afb      	ldrb	r3, [r7, #11]
 8001276:	3301      	adds	r3, #1
 8001278:	72fb      	strb	r3, [r7, #11]
 800127a:	7afa      	ldrb	r2, [r7, #11]
 800127c:	7b7b      	ldrb	r3, [r7, #13]
 800127e:	429a      	cmp	r2, r3
 8001280:	d9f1      	bls.n	8001266 <GamePlay_Update_Aiming_LED_Indicator+0x62>
	}
	bitmask_right = bitmask_right >> 1;
 8001282:	7b3b      	ldrb	r3, [r7, #12]
 8001284:	085b      	lsrs	r3, r3, #1
 8001286:	733b      	strb	r3, [r7, #12]


	// Tvorimo bitno masko za prižig štirih LEDic na levi strani.
	bitmask_left = bitmask_right << (8 - number_of_LEDs_on);
 8001288:	7b3a      	ldrb	r2, [r7, #12]
 800128a:	7b7b      	ldrb	r3, [r7, #13]
 800128c:	f1c3 0308 	rsb	r3, r3, #8
 8001290:	fa02 f303 	lsl.w	r3, r2, r3
 8001294:	72bb      	strb	r3, [r7, #10]

	// Bitni maski združimo v eno samo masko
	bitmask = bitmask_right | bitmask_left;
 8001296:	7b3a      	ldrb	r2, [r7, #12]
 8001298:	7abb      	ldrb	r3, [r7, #10]
 800129a:	4313      	orrs	r3, r2
 800129c:	71fb      	strb	r3, [r7, #7]


	// in jo uporabimo za prižig LEDic.
	LEDs_write(bitmask);
 800129e:	79fb      	ldrb	r3, [r7, #7]
 80012a0:	4618      	mov	r0, r3
 80012a2:	f008 f91f 	bl	80094e4 <LEDs_write>

}
 80012a6:	bf00      	nop
 80012a8:	3710      	adds	r7, #16
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}
 80012ae:	bf00      	nop
 80012b0:	20000470 	.word	0x20000470
 80012b4:	1b4e81b5 	.word	0x1b4e81b5
 80012b8:	66666667 	.word	0x66666667

080012bc <GFX_get_image_pixel>:
	ILI9341_SetDisplayWindow(x, y, image->size_x, image->size_y);
	ILI9341_SendData((LCD_IO_Data_t*) image->image_array, image->size);
}

// coordinates (x_img,y_img) are given in the image coordinate system
uint16_t GFX_get_image_pixel(image_object_t *img, int16_t x_img, int16_t y_img) {
 80012bc:	b480      	push	{r7}
 80012be:	b085      	sub	sp, #20
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
 80012c4:	460b      	mov	r3, r1
 80012c6:	807b      	strh	r3, [r7, #2]
 80012c8:	4613      	mov	r3, r2
 80012ca:	803b      	strh	r3, [r7, #0]
	uint32_t i;

	// coordinates (x_img,y_img) are from image coordinate system
	if (((x_img >= 0) && (x_img < img->size_x))
 80012cc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	db20      	blt.n	8001316 <GFX_get_image_pixel+0x5a>
 80012d4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80012d8:	687a      	ldr	r2, [r7, #4]
 80012da:	8892      	ldrh	r2, [r2, #4]
 80012dc:	4293      	cmp	r3, r2
 80012de:	da1a      	bge.n	8001316 <GFX_get_image_pixel+0x5a>
			&& ((y_img >= 0) && (y_img < img->size_y))) {
 80012e0:	f9b7 3000 	ldrsh.w	r3, [r7]
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	db16      	blt.n	8001316 <GFX_get_image_pixel+0x5a>
 80012e8:	f9b7 3000 	ldrsh.w	r3, [r7]
 80012ec:	687a      	ldr	r2, [r7, #4]
 80012ee:	88d2      	ldrh	r2, [r2, #6]
 80012f0:	4293      	cmp	r3, r2
 80012f2:	da10      	bge.n	8001316 <GFX_get_image_pixel+0x5a>

		// calculate the "linear index" of the pixel at (x, y) coordinate
		i = y_img * img->size_x + x_img;
 80012f4:	f9b7 3000 	ldrsh.w	r3, [r7]
 80012f8:	687a      	ldr	r2, [r7, #4]
 80012fa:	8892      	ldrh	r2, [r2, #4]
 80012fc:	fb03 f202 	mul.w	r2, r3, r2
 8001300:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001304:	4413      	add	r3, r2
 8001306:	60fb      	str	r3, [r7, #12]

		// return the pixel at that index from the image array
		return img->image_array[i];
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681a      	ldr	r2, [r3, #0]
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	005b      	lsls	r3, r3, #1
 8001310:	4413      	add	r3, r2
 8001312:	881b      	ldrh	r3, [r3, #0]
 8001314:	e001      	b.n	800131a <GFX_get_image_pixel+0x5e>
	}

	else {
		// return transparent pixel if pixel location lies outside the image
		return IMG_TRANSPARENT_COLOR_CODE;
 8001316:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
	}

}
 800131a:	4618      	mov	r0, r3
 800131c:	3714      	adds	r7, #20
 800131e:	46bd      	mov	sp, r7
 8001320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001324:	4770      	bx	lr

08001326 <GFX_get_image_part>:

//todo: tole spodaj ne bo delovalo dobro za negativne x oz. y
void GFX_get_image_part(image_object_t *img, int16_t x, int16_t y,
		uint16_t size_x, uint16_t size_y, uint16_t *sub_image_array) {
 8001326:	b590      	push	{r4, r7, lr}
 8001328:	b087      	sub	sp, #28
 800132a:	af00      	add	r7, sp, #0
 800132c:	60f8      	str	r0, [r7, #12]
 800132e:	4608      	mov	r0, r1
 8001330:	4611      	mov	r1, r2
 8001332:	461a      	mov	r2, r3
 8001334:	4603      	mov	r3, r0
 8001336:	817b      	strh	r3, [r7, #10]
 8001338:	460b      	mov	r3, r1
 800133a:	813b      	strh	r3, [r7, #8]
 800133c:	4613      	mov	r3, r2
 800133e:	80fb      	strh	r3, [r7, #6]
	uint32_t i = 0;
 8001340:	2300      	movs	r3, #0
 8001342:	617b      	str	r3, [r7, #20]

	// make sure image part lies inside the image
	if (y + size_y > img->size_y)
 8001344:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8001348:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800134a:	4413      	add	r3, r2
 800134c:	68fa      	ldr	r2, [r7, #12]
 800134e:	88d2      	ldrh	r2, [r2, #6]
 8001350:	4293      	cmp	r3, r2
 8001352:	dc33      	bgt.n	80013bc <GFX_get_image_part+0x96>
		return;

	if (x + size_x > img->size_x)
 8001354:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001358:	88fb      	ldrh	r3, [r7, #6]
 800135a:	4413      	add	r3, r2
 800135c:	68fa      	ldr	r2, [r7, #12]
 800135e:	8892      	ldrh	r2, [r2, #4]
 8001360:	4293      	cmp	r3, r2
 8001362:	dc2d      	bgt.n	80013c0 <GFX_get_image_part+0x9a>
		return;

	// go over all required rows
	for (uint16_t row = y; row < (y + size_y); row++) {
 8001364:	893b      	ldrh	r3, [r7, #8]
 8001366:	827b      	strh	r3, [r7, #18]
 8001368:	e020      	b.n	80013ac <GFX_get_image_part+0x86>
		// for each row, go over all required columns
		for (uint16_t column = x; column < (x + size_x); column++) {
 800136a:	897b      	ldrh	r3, [r7, #10]
 800136c:	823b      	strh	r3, [r7, #16]
 800136e:	e013      	b.n	8001398 <GFX_get_image_part+0x72>

			sub_image_array[i] = GFX_get_image_pixel(img, column, row);
 8001370:	f9b7 1010 	ldrsh.w	r1, [r7, #16]
 8001374:	f9b7 0012 	ldrsh.w	r0, [r7, #18]
 8001378:	697b      	ldr	r3, [r7, #20]
 800137a:	005b      	lsls	r3, r3, #1
 800137c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800137e:	18d4      	adds	r4, r2, r3
 8001380:	4602      	mov	r2, r0
 8001382:	68f8      	ldr	r0, [r7, #12]
 8001384:	f7ff ff9a 	bl	80012bc <GFX_get_image_pixel>
 8001388:	4603      	mov	r3, r0
 800138a:	8023      	strh	r3, [r4, #0]
			i++;
 800138c:	697b      	ldr	r3, [r7, #20]
 800138e:	3301      	adds	r3, #1
 8001390:	617b      	str	r3, [r7, #20]
		for (uint16_t column = x; column < (x + size_x); column++) {
 8001392:	8a3b      	ldrh	r3, [r7, #16]
 8001394:	3301      	adds	r3, #1
 8001396:	823b      	strh	r3, [r7, #16]
 8001398:	8a3a      	ldrh	r2, [r7, #16]
 800139a:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 800139e:	88fb      	ldrh	r3, [r7, #6]
 80013a0:	440b      	add	r3, r1
 80013a2:	429a      	cmp	r2, r3
 80013a4:	dbe4      	blt.n	8001370 <GFX_get_image_part+0x4a>
	for (uint16_t row = y; row < (y + size_y); row++) {
 80013a6:	8a7b      	ldrh	r3, [r7, #18]
 80013a8:	3301      	adds	r3, #1
 80013aa:	827b      	strh	r3, [r7, #18]
 80013ac:	8a7a      	ldrh	r2, [r7, #18]
 80013ae:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 80013b2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80013b4:	440b      	add	r3, r1
 80013b6:	429a      	cmp	r2, r3
 80013b8:	dbd7      	blt.n	800136a <GFX_get_image_part+0x44>
 80013ba:	e002      	b.n	80013c2 <GFX_get_image_part+0x9c>
		return;
 80013bc:	bf00      	nop
 80013be:	e000      	b.n	80013c2 <GFX_get_image_part+0x9c>
		return;
 80013c0:	bf00      	nop
		}

	}

}
 80013c2:	371c      	adds	r7, #28
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd90      	pop	{r4, r7, pc}

080013c8 <GFX_allocate_image_buffer>:

uint16_t* GFX_allocate_image_buffer(uint32_t size_px) {
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b082      	sub	sp, #8
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
	return ((uint16_t*) malloc(size_px * sizeof(uint16_t)));
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	005b      	lsls	r3, r3, #1
 80013d4:	4618      	mov	r0, r3
 80013d6:	f009 fd75 	bl	800aec4 <malloc>
 80013da:	4603      	mov	r3, r0
}
 80013dc:	4618      	mov	r0, r3
 80013de:	3708      	adds	r7, #8
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bd80      	pop	{r7, pc}

080013e4 <GFX_deallocate_image_buffer>:

void GFX_deallocate_image_buffer(uint16_t *ptr) {
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b082      	sub	sp, #8
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
	free(ptr);
 80013ec:	6878      	ldr	r0, [r7, #4]
 80013ee:	f009 fd71 	bl	800aed4 <free>
}
 80013f2:	bf00      	nop
 80013f4:	3708      	adds	r7, #8
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}

080013fa <GFX_draw_gfx_object>:

// ----------- GRAPHICAL OBJECT RELATED FUNCTIONALITY ---------

void GFX_draw_gfx_object(graphic_object_t *gfx_object) {
 80013fa:	b580      	push	{r7, lr}
 80013fc:	b082      	sub	sp, #8
 80013fe:	af00      	add	r7, sp, #0
 8001400:	6078      	str	r0, [r7, #4]

	ILI9341_SetDisplayWindow(gfx_object->location.x_min,
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001408:	4618      	mov	r0, r3
			gfx_object->location.y_min, gfx_object->image.size_x,
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
	ILI9341_SetDisplayWindow(gfx_object->location.x_min,
 8001410:	4619      	mov	r1, r3
			gfx_object->location.y_min, gfx_object->image.size_x,
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	889b      	ldrh	r3, [r3, #4]
	ILI9341_SetDisplayWindow(gfx_object->location.x_min,
 8001416:	461a      	mov	r2, r3
			gfx_object->image.size_y);
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	88db      	ldrh	r3, [r3, #6]
	ILI9341_SetDisplayWindow(gfx_object->location.x_min,
 800141c:	f008 fe34 	bl	800a088 <ILI9341_SetDisplayWindow>

	ILI9341_SendData((LCD_IO_Data_t*) gfx_object->image.image_array,
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681a      	ldr	r2, [r3, #0]
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	689b      	ldr	r3, [r3, #8]
 8001428:	4619      	mov	r1, r3
 800142a:	4610      	mov	r0, r2
 800142c:	f008 fdb3 	bl	8009f96 <ILI9341_SendData>
			gfx_object->image.size);
}
 8001430:	bf00      	nop
 8001432:	3708      	adds	r7, #8
 8001434:	46bd      	mov	sp, r7
 8001436:	bd80      	pop	{r7, pc}

08001438 <GFX_save_gfx_object_location>:

void GFX_save_gfx_object_location(graphic_object_t *gfx_object) {
 8001438:	b480      	push	{r7}
 800143a:	b083      	sub	sp, #12
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
	gfx_object->location_old.x_min = gfx_object->location.x_min;
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	831a      	strh	r2, [r3, #24]
	gfx_object->location_old.y_min = gfx_object->location.y_min;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	835a      	strh	r2, [r3, #26]

	gfx_object->location_old.x_max = gfx_object->location.x_max;
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	f9b3 2010 	ldrsh.w	r2, [r3, #16]
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	839a      	strh	r2, [r3, #28]
	gfx_object->location_old.y_max = gfx_object->location.y_max;
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	f9b3 2012 	ldrsh.w	r2, [r3, #18]
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	83da      	strh	r2, [r3, #30]

	gfx_object->location_old.x_center = gfx_object->location.x_center;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	f9b3 2014 	ldrsh.w	r2, [r3, #20]
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	841a      	strh	r2, [r3, #32]
	gfx_object->location_old.y_center = gfx_object->location.y_center;
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	f9b3 2016 	ldrsh.w	r2, [r3, #22]
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	845a      	strh	r2, [r3, #34]	; 0x22

}
 800147c:	bf00      	nop
 800147e:	370c      	adds	r7, #12
 8001480:	46bd      	mov	sp, r7
 8001482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001486:	4770      	bx	lr

08001488 <GFX_init_location_restrictions>:

}

// the limiting values are still allowed
void GFX_init_location_restrictions(graphic_object_t *gfx_object,
		location_t *canvas_location) {
 8001488:	b5b0      	push	{r4, r5, r7, lr}
 800148a:	b082      	sub	sp, #8
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
 8001490:	6039      	str	r1, [r7, #0]
	// top left corner restrictions
	gfx_object->top_left_limits.X_MIN = canvas_location->x_min;
 8001492:	683b      	ldr	r3, [r7, #0]
 8001494:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001498:	b29a      	uxth	r2, r3
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	861a      	strh	r2, [r3, #48]	; 0x30
	gfx_object->top_left_limits.Y_MIN = canvas_location->y_min;
 800149e:	683b      	ldr	r3, [r7, #0]
 80014a0:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80014a4:	b29a      	uxth	r2, r3
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	86da      	strh	r2, [r3, #54]	; 0x36

	gfx_object->top_left_limits.X_MAX = canvas_location->x_max
 80014aa:	683b      	ldr	r3, [r7, #0]
 80014ac:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80014b0:	b29a      	uxth	r2, r3
			- gfx_object->image.size_x;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	889b      	ldrh	r3, [r3, #4]
 80014b6:	1ad3      	subs	r3, r2, r3
 80014b8:	b29a      	uxth	r2, r3
	gfx_object->top_left_limits.X_MAX = canvas_location->x_max
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	865a      	strh	r2, [r3, #50]	; 0x32
	gfx_object->top_left_limits.Y_MAX = canvas_location->y_max
 80014be:	683b      	ldr	r3, [r7, #0]
 80014c0:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80014c4:	b29a      	uxth	r2, r3
			- gfx_object->image.size_y;
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	88db      	ldrh	r3, [r3, #6]
 80014ca:	1ad3      	subs	r3, r2, r3
 80014cc:	b29a      	uxth	r2, r3
	gfx_object->top_left_limits.Y_MAX = canvas_location->y_max
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	871a      	strh	r2, [r3, #56]	; 0x38

	gfx_object->top_left_limits.X_RANGE = gfx_object->top_left_limits.X_MAX
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
			- gfx_object->top_left_limits.X_MIN;
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 80014da:	1ad3      	subs	r3, r2, r3
 80014dc:	b29a      	uxth	r2, r3
	gfx_object->top_left_limits.X_RANGE = gfx_object->top_left_limits.X_MAX
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	869a      	strh	r2, [r3, #52]	; 0x34
	gfx_object->top_left_limits.Y_RANGE = gfx_object->top_left_limits.Y_MAX
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	8f1a      	ldrh	r2, [r3, #56]	; 0x38
			- gfx_object->top_left_limits.Y_MIN;
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80014ea:	1ad3      	subs	r3, r2, r3
 80014ec:	b29a      	uxth	r2, r3
	gfx_object->top_left_limits.Y_RANGE = gfx_object->top_left_limits.Y_MAX
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	875a      	strh	r2, [r3, #58]	; 0x3a

	// center point restrictions
	gfx_object->center_limits.X_MIN = canvas_location->x_min
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	f9b3 3000 	ldrsh.w	r3, [r3]
			+ ceil(gfx_object->image.size_x / 2);
 80014f8:	4618      	mov	r0, r3
 80014fa:	f7ff f833 	bl	8000564 <__aeabi_i2d>
 80014fe:	4604      	mov	r4, r0
 8001500:	460d      	mov	r5, r1
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	889b      	ldrh	r3, [r3, #4]
 8001506:	085b      	lsrs	r3, r3, #1
 8001508:	b29b      	uxth	r3, r3
 800150a:	4618      	mov	r0, r3
 800150c:	f7ff f82a 	bl	8000564 <__aeabi_i2d>
 8001510:	4602      	mov	r2, r0
 8001512:	460b      	mov	r3, r1
 8001514:	4620      	mov	r0, r4
 8001516:	4629      	mov	r1, r5
 8001518:	f7fe fed8 	bl	80002cc <__adddf3>
 800151c:	4602      	mov	r2, r0
 800151e:	460b      	mov	r3, r1
	gfx_object->center_limits.X_MIN = canvas_location->x_min
 8001520:	4610      	mov	r0, r2
 8001522:	4619      	mov	r1, r3
 8001524:	f7ff fb38 	bl	8000b98 <__aeabi_d2uiz>
 8001528:	4603      	mov	r3, r0
 800152a:	b29a      	uxth	r2, r3
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	879a      	strh	r2, [r3, #60]	; 0x3c
	gfx_object->center_limits.Y_MIN = canvas_location->y_min
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
			+ ceil(gfx_object->image.size_y / 2);
 8001536:	4618      	mov	r0, r3
 8001538:	f7ff f814 	bl	8000564 <__aeabi_i2d>
 800153c:	4604      	mov	r4, r0
 800153e:	460d      	mov	r5, r1
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	88db      	ldrh	r3, [r3, #6]
 8001544:	085b      	lsrs	r3, r3, #1
 8001546:	b29b      	uxth	r3, r3
 8001548:	4618      	mov	r0, r3
 800154a:	f7ff f80b 	bl	8000564 <__aeabi_i2d>
 800154e:	4602      	mov	r2, r0
 8001550:	460b      	mov	r3, r1
 8001552:	4620      	mov	r0, r4
 8001554:	4629      	mov	r1, r5
 8001556:	f7fe feb9 	bl	80002cc <__adddf3>
 800155a:	4602      	mov	r2, r0
 800155c:	460b      	mov	r3, r1
	gfx_object->center_limits.Y_MIN = canvas_location->y_min
 800155e:	4610      	mov	r0, r2
 8001560:	4619      	mov	r1, r3
 8001562:	f7ff fb19 	bl	8000b98 <__aeabi_d2uiz>
 8001566:	4603      	mov	r3, r0
 8001568:	b29a      	uxth	r2, r3
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42

	gfx_object->center_limits.X_MAX = canvas_location->x_max
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
			- ceil(gfx_object->image.size_x / 2);
 8001576:	4618      	mov	r0, r3
 8001578:	f7fe fff4 	bl	8000564 <__aeabi_i2d>
 800157c:	4604      	mov	r4, r0
 800157e:	460d      	mov	r5, r1
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	889b      	ldrh	r3, [r3, #4]
 8001584:	085b      	lsrs	r3, r3, #1
 8001586:	b29b      	uxth	r3, r3
 8001588:	4618      	mov	r0, r3
 800158a:	f7fe ffeb 	bl	8000564 <__aeabi_i2d>
 800158e:	4602      	mov	r2, r0
 8001590:	460b      	mov	r3, r1
 8001592:	4620      	mov	r0, r4
 8001594:	4629      	mov	r1, r5
 8001596:	f7fe fe97 	bl	80002c8 <__aeabi_dsub>
 800159a:	4602      	mov	r2, r0
 800159c:	460b      	mov	r3, r1
	gfx_object->center_limits.X_MAX = canvas_location->x_max
 800159e:	4610      	mov	r0, r2
 80015a0:	4619      	mov	r1, r3
 80015a2:	f7ff faf9 	bl	8000b98 <__aeabi_d2uiz>
 80015a6:	4603      	mov	r3, r0
 80015a8:	b29a      	uxth	r2, r3
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	87da      	strh	r2, [r3, #62]	; 0x3e
	gfx_object->center_limits.Y_MAX = canvas_location->y_max
 80015ae:	683b      	ldr	r3, [r7, #0]
 80015b0:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
			- ceil(gfx_object->image.size_y / 2);
 80015b4:	4618      	mov	r0, r3
 80015b6:	f7fe ffd5 	bl	8000564 <__aeabi_i2d>
 80015ba:	4604      	mov	r4, r0
 80015bc:	460d      	mov	r5, r1
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	88db      	ldrh	r3, [r3, #6]
 80015c2:	085b      	lsrs	r3, r3, #1
 80015c4:	b29b      	uxth	r3, r3
 80015c6:	4618      	mov	r0, r3
 80015c8:	f7fe ffcc 	bl	8000564 <__aeabi_i2d>
 80015cc:	4602      	mov	r2, r0
 80015ce:	460b      	mov	r3, r1
 80015d0:	4620      	mov	r0, r4
 80015d2:	4629      	mov	r1, r5
 80015d4:	f7fe fe78 	bl	80002c8 <__aeabi_dsub>
 80015d8:	4602      	mov	r2, r0
 80015da:	460b      	mov	r3, r1
	gfx_object->center_limits.Y_MAX = canvas_location->y_max
 80015dc:	4610      	mov	r0, r2
 80015de:	4619      	mov	r1, r3
 80015e0:	f7ff fada 	bl	8000b98 <__aeabi_d2uiz>
 80015e4:	4603      	mov	r3, r0
 80015e6:	b29a      	uxth	r2, r3
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

	gfx_object->center_limits.X_RANGE = gfx_object->center_limits.X_MAX
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	8fda      	ldrh	r2, [r3, #62]	; 0x3e
			- gfx_object->center_limits.X_MIN;
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80015f6:	1ad3      	subs	r3, r2, r3
 80015f8:	b29a      	uxth	r2, r3
	gfx_object->center_limits.X_RANGE = gfx_object->center_limits.X_MAX
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
	gfx_object->center_limits.Y_RANGE = gfx_object->center_limits.Y_MAX
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
			- gfx_object->center_limits.Y_MIN;
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 800160c:	1ad3      	subs	r3, r2, r3
 800160e:	b29a      	uxth	r2, r3
	gfx_object->center_limits.Y_RANGE = gfx_object->center_limits.Y_MAX
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

}
 8001616:	bf00      	nop
 8001618:	3708      	adds	r7, #8
 800161a:	46bd      	mov	sp, r7
 800161c:	bdb0      	pop	{r4, r5, r7, pc}

0800161e <GFX_is_point_inside_location>:

uint8_t GFX_is_point_inside_location(location_t *location, int16_t x, int16_t y) {
 800161e:	b480      	push	{r7}
 8001620:	b083      	sub	sp, #12
 8001622:	af00      	add	r7, sp, #0
 8001624:	6078      	str	r0, [r7, #4]
 8001626:	460b      	mov	r3, r1
 8001628:	807b      	strh	r3, [r7, #2]
 800162a:	4613      	mov	r3, r2
 800162c:	803b      	strh	r3, [r7, #0]
	if ((x >= location->x_min) && (x <= location->x_max)
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001634:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001638:	429a      	cmp	r2, r3
 800163a:	db16      	blt.n	800166a <GFX_is_point_inside_location+0x4c>
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001642:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001646:	429a      	cmp	r2, r3
 8001648:	dc0f      	bgt.n	800166a <GFX_is_point_inside_location+0x4c>
			&& (y >= location->y_min) && (y <= location->y_max)) {
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001650:	f9b7 2000 	ldrsh.w	r2, [r7]
 8001654:	429a      	cmp	r2, r3
 8001656:	db08      	blt.n	800166a <GFX_is_point_inside_location+0x4c>
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800165e:	f9b7 2000 	ldrsh.w	r2, [r7]
 8001662:	429a      	cmp	r2, r3
 8001664:	dc01      	bgt.n	800166a <GFX_is_point_inside_location+0x4c>
		return 1;	// the point (x,y) is inside location
 8001666:	2301      	movs	r3, #1
 8001668:	e000      	b.n	800166c <GFX_is_point_inside_location+0x4e>
	} else
		return 0;	// the point (x,y) is outside location
 800166a:	2300      	movs	r3, #0
}
 800166c:	4618      	mov	r0, r3
 800166e:	370c      	adds	r7, #12
 8001670:	46bd      	mov	sp, r7
 8001672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001676:	4770      	bx	lr

08001678 <GFX_is_location_inside_object_restrictions>:

uint8_t GFX_is_location_inside_object_restrictions(
		location_restriction_t *restrictions, int16_t x, int16_t y) {
 8001678:	b480      	push	{r7}
 800167a:	b083      	sub	sp, #12
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
 8001680:	460b      	mov	r3, r1
 8001682:	807b      	strh	r3, [r7, #2]
 8001684:	4613      	mov	r3, r2
 8001686:	803b      	strh	r3, [r7, #0]
	if ((x >= restrictions->X_MIN) && (x <= restrictions->X_MAX)
 8001688:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800168c:	687a      	ldr	r2, [r7, #4]
 800168e:	8812      	ldrh	r2, [r2, #0]
 8001690:	4293      	cmp	r3, r2
 8001692:	db13      	blt.n	80016bc <GFX_is_location_inside_object_restrictions+0x44>
 8001694:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001698:	687a      	ldr	r2, [r7, #4]
 800169a:	8852      	ldrh	r2, [r2, #2]
 800169c:	4293      	cmp	r3, r2
 800169e:	dc0d      	bgt.n	80016bc <GFX_is_location_inside_object_restrictions+0x44>
			&& (y >= restrictions->Y_MIN) && (y <= restrictions->Y_MAX)) {
 80016a0:	f9b7 3000 	ldrsh.w	r3, [r7]
 80016a4:	687a      	ldr	r2, [r7, #4]
 80016a6:	88d2      	ldrh	r2, [r2, #6]
 80016a8:	4293      	cmp	r3, r2
 80016aa:	db07      	blt.n	80016bc <GFX_is_location_inside_object_restrictions+0x44>
 80016ac:	f9b7 3000 	ldrsh.w	r3, [r7]
 80016b0:	687a      	ldr	r2, [r7, #4]
 80016b2:	8912      	ldrh	r2, [r2, #8]
 80016b4:	4293      	cmp	r3, r2
 80016b6:	dc01      	bgt.n	80016bc <GFX_is_location_inside_object_restrictions+0x44>
		return 1;	// the location is inside restrictions
 80016b8:	2301      	movs	r3, #1
 80016ba:	e000      	b.n	80016be <GFX_is_location_inside_object_restrictions+0x46>
	} else
		return 0;	// the location is not inside restrictions
 80016bc:	2300      	movs	r3, #0
}
 80016be:	4618      	mov	r0, r3
 80016c0:	370c      	adds	r7, #12
 80016c2:	46bd      	mov	sp, r7
 80016c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c8:	4770      	bx	lr

080016ca <GFX_set_gfx_object_location>:

uint8_t GFX_set_gfx_object_location(graphic_object_t *gfx_object, int16_t x,
		int16_t y) {
 80016ca:	b580      	push	{r7, lr}
 80016cc:	b082      	sub	sp, #8
 80016ce:	af00      	add	r7, sp, #0
 80016d0:	6078      	str	r0, [r7, #4]
 80016d2:	460b      	mov	r3, r1
 80016d4:	807b      	strh	r3, [r7, #2]
 80016d6:	4613      	mov	r3, r2
 80016d8:	803b      	strh	r3, [r7, #0]

	// check if the new location is within restrictions
	if (GFX_is_location_inside_object_restrictions(&gfx_object->top_left_limits,
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	3330      	adds	r3, #48	; 0x30
 80016de:	f9b7 2000 	ldrsh.w	r2, [r7]
 80016e2:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 80016e6:	4618      	mov	r0, r3
 80016e8:	f7ff ffc6 	bl	8001678 <GFX_is_location_inside_object_restrictions>
 80016ec:	4603      	mov	r3, r0
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d037      	beq.n	8001762 <GFX_set_gfx_object_location+0x98>
			x, y)) {
		// within restrictions -> object can be placed

		// set the new object location
		gfx_object->location.x_min = x;
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	887a      	ldrh	r2, [r7, #2]
 80016f6:	819a      	strh	r2, [r3, #12]
		gfx_object->location.y_min = y;
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	883a      	ldrh	r2, [r7, #0]
 80016fc:	81da      	strh	r2, [r3, #14]

		gfx_object->location.x_max = gfx_object->location.x_min
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001704:	b29a      	uxth	r2, r3
				+ gfx_object->image.size_x;
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	889b      	ldrh	r3, [r3, #4]
 800170a:	4413      	add	r3, r2
 800170c:	b29b      	uxth	r3, r3
 800170e:	b21a      	sxth	r2, r3
		gfx_object->location.x_max = gfx_object->location.x_min
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	821a      	strh	r2, [r3, #16]
		gfx_object->location.y_max = gfx_object->location.y_min
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800171a:	b29a      	uxth	r2, r3
				+ gfx_object->image.size_y;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	88db      	ldrh	r3, [r3, #6]
 8001720:	4413      	add	r3, r2
 8001722:	b29b      	uxth	r3, r3
 8001724:	b21a      	sxth	r2, r3
		gfx_object->location.y_max = gfx_object->location.y_min
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	825a      	strh	r2, [r3, #18]

		gfx_object->location.x_center = gfx_object->location.x_min
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001730:	b29a      	uxth	r2, r3
				+ gfx_object->image.size_x / 2;
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	889b      	ldrh	r3, [r3, #4]
 8001736:	085b      	lsrs	r3, r3, #1
 8001738:	b29b      	uxth	r3, r3
 800173a:	4413      	add	r3, r2
 800173c:	b29b      	uxth	r3, r3
 800173e:	b21a      	sxth	r2, r3
		gfx_object->location.x_center = gfx_object->location.x_min
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	829a      	strh	r2, [r3, #20]
		gfx_object->location.y_center = gfx_object->location.y_min
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800174a:	b29a      	uxth	r2, r3
				+ gfx_object->image.size_y / 2;
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	88db      	ldrh	r3, [r3, #6]
 8001750:	085b      	lsrs	r3, r3, #1
 8001752:	b29b      	uxth	r3, r3
 8001754:	4413      	add	r3, r2
 8001756:	b29b      	uxth	r3, r3
 8001758:	b21a      	sxth	r2, r3
		gfx_object->location.y_center = gfx_object->location.y_min
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	82da      	strh	r2, [r3, #22]

		return 1;	// placement successful
 800175e:	2301      	movs	r3, #1
 8001760:	e000      	b.n	8001764 <GFX_set_gfx_object_location+0x9a>
	} else {
		// new location is outside the restrictions -> object will not be placed

		return 0;	// placement not successful
 8001762:	2300      	movs	r3, #0
	}

}
 8001764:	4618      	mov	r0, r3
 8001766:	3708      	adds	r7, #8
 8001768:	46bd      	mov	sp, r7
 800176a:	bd80      	pop	{r7, pc}

0800176c <GFX_init_gfx_object_location>:

uint8_t GFX_init_gfx_object_location(graphic_object_t *gfx_object, int16_t x,
		int16_t y) {
 800176c:	b580      	push	{r7, lr}
 800176e:	b084      	sub	sp, #16
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
 8001774:	460b      	mov	r3, r1
 8001776:	807b      	strh	r3, [r7, #2]
 8001778:	4613      	mov	r3, r2
 800177a:	803b      	strh	r3, [r7, #0]
	uint8_t return_value;

	return_value = GFX_set_gfx_object_location(gfx_object, x, y);
 800177c:	f9b7 2000 	ldrsh.w	r2, [r7]
 8001780:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001784:	4619      	mov	r1, r3
 8001786:	6878      	ldr	r0, [r7, #4]
 8001788:	f7ff ff9f 	bl	80016ca <GFX_set_gfx_object_location>
 800178c:	4603      	mov	r3, r0
 800178e:	73fb      	strb	r3, [r7, #15]

	if (return_value) {
 8001790:	7bfb      	ldrb	r3, [r7, #15]
 8001792:	2b00      	cmp	r3, #0
 8001794:	d002      	beq.n	800179c <GFX_init_gfx_object_location+0x30>
		// remember the initial object location
		GFX_save_gfx_object_location(gfx_object);
 8001796:	6878      	ldr	r0, [r7, #4]
 8001798:	f7ff fe4e 	bl	8001438 <GFX_save_gfx_object_location>
	}

	return return_value;
 800179c:	7bfb      	ldrb	r3, [r7, #15]

}
 800179e:	4618      	mov	r0, r3
 80017a0:	3710      	adds	r7, #16
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}

080017a6 <GFX_set_gfx_object_center_location>:

uint8_t GFX_set_gfx_object_center_location(graphic_object_t *gfx_object,
		int16_t x, int16_t y) {
 80017a6:	b580      	push	{r7, lr}
 80017a8:	b082      	sub	sp, #8
 80017aa:	af00      	add	r7, sp, #0
 80017ac:	6078      	str	r0, [r7, #4]
 80017ae:	460b      	mov	r3, r1
 80017b0:	807b      	strh	r3, [r7, #2]
 80017b2:	4613      	mov	r3, r2
 80017b4:	803b      	strh	r3, [r7, #0]
	// check if the new location is within restrictions
	if (GFX_is_location_inside_object_restrictions(&gfx_object->center_limits,
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	333c      	adds	r3, #60	; 0x3c
 80017ba:	f9b7 2000 	ldrsh.w	r2, [r7]
 80017be:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 80017c2:	4618      	mov	r0, r3
 80017c4:	f7ff ff58 	bl	8001678 <GFX_is_location_inside_object_restrictions>
 80017c8:	4603      	mov	r3, r0
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d037      	beq.n	800183e <GFX_set_gfx_object_center_location+0x98>
			x, y)) {
		// within restrictions -> object can be placed

		// set the new object location
		gfx_object->location.x_center = x;
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	887a      	ldrh	r2, [r7, #2]
 80017d2:	829a      	strh	r2, [r3, #20]
		gfx_object->location.y_center = y;
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	883a      	ldrh	r2, [r7, #0]
 80017d8:	82da      	strh	r2, [r3, #22]

		gfx_object->location.x_min = gfx_object->location.x_center
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80017e0:	b29a      	uxth	r2, r3
				- gfx_object->image.size_x / 2;
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	889b      	ldrh	r3, [r3, #4]
 80017e6:	085b      	lsrs	r3, r3, #1
 80017e8:	b29b      	uxth	r3, r3
 80017ea:	1ad3      	subs	r3, r2, r3
 80017ec:	b29b      	uxth	r3, r3
 80017ee:	b21a      	sxth	r2, r3
		gfx_object->location.x_min = gfx_object->location.x_center
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	819a      	strh	r2, [r3, #12]
		gfx_object->location.y_min = gfx_object->location.y_center
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 80017fa:	b29a      	uxth	r2, r3
				- gfx_object->image.size_y / 2;
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	88db      	ldrh	r3, [r3, #6]
 8001800:	085b      	lsrs	r3, r3, #1
 8001802:	b29b      	uxth	r3, r3
 8001804:	1ad3      	subs	r3, r2, r3
 8001806:	b29b      	uxth	r3, r3
 8001808:	b21a      	sxth	r2, r3
		gfx_object->location.y_min = gfx_object->location.y_center
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	81da      	strh	r2, [r3, #14]

		gfx_object->location.x_max = gfx_object->location.x_min
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001814:	b29a      	uxth	r2, r3
				+ gfx_object->image.size_x;
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	889b      	ldrh	r3, [r3, #4]
 800181a:	4413      	add	r3, r2
 800181c:	b29b      	uxth	r3, r3
 800181e:	b21a      	sxth	r2, r3
		gfx_object->location.x_max = gfx_object->location.x_min
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	821a      	strh	r2, [r3, #16]
		gfx_object->location.y_max = gfx_object->location.y_min
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800182a:	b29a      	uxth	r2, r3
				+ gfx_object->image.size_y;
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	88db      	ldrh	r3, [r3, #6]
 8001830:	4413      	add	r3, r2
 8001832:	b29b      	uxth	r3, r3
 8001834:	b21a      	sxth	r2, r3
		gfx_object->location.y_max = gfx_object->location.y_min
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	825a      	strh	r2, [r3, #18]

		return 1;	// placement successful
 800183a:	2301      	movs	r3, #1
 800183c:	e000      	b.n	8001840 <GFX_set_gfx_object_center_location+0x9a>

	} else {
		// new location is outside the restrictions -> object will not be placed

		return 0;	// placement not successful
 800183e:	2300      	movs	r3, #0
	}
}
 8001840:	4618      	mov	r0, r3
 8001842:	3708      	adds	r7, #8
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}

08001848 <GFX_init_gfx_object_center_location>:

uint8_t GFX_init_gfx_object_center_location(graphic_object_t *gfx_object,
		int16_t x, int16_t y) {
 8001848:	b580      	push	{r7, lr}
 800184a:	b084      	sub	sp, #16
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
 8001850:	460b      	mov	r3, r1
 8001852:	807b      	strh	r3, [r7, #2]
 8001854:	4613      	mov	r3, r2
 8001856:	803b      	strh	r3, [r7, #0]
	uint8_t return_value;

	return_value = GFX_set_gfx_object_center_location(gfx_object, x, y);
 8001858:	f9b7 2000 	ldrsh.w	r2, [r7]
 800185c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001860:	4619      	mov	r1, r3
 8001862:	6878      	ldr	r0, [r7, #4]
 8001864:	f7ff ff9f 	bl	80017a6 <GFX_set_gfx_object_center_location>
 8001868:	4603      	mov	r3, r0
 800186a:	73fb      	strb	r3, [r7, #15]

	if (return_value) {
 800186c:	7bfb      	ldrb	r3, [r7, #15]
 800186e:	2b00      	cmp	r3, #0
 8001870:	d002      	beq.n	8001878 <GFX_init_gfx_object_center_location+0x30>
		// remember the initial object location
		GFX_save_gfx_object_location(gfx_object);
 8001872:	6878      	ldr	r0, [r7, #4]
 8001874:	f7ff fde0 	bl	8001438 <GFX_save_gfx_object_location>
	}

	return return_value;
 8001878:	7bfb      	ldrb	r3, [r7, #15]
}
 800187a:	4618      	mov	r0, r3
 800187c:	3710      	adds	r7, #16
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}

08001882 <GFX_move_gfx_object_center>:
	return GFX_set_gfx_object_location(gfx_object, x, y);

}

uint8_t GFX_move_gfx_object_center(graphic_object_t *gfx_object, int16_t x,
		int16_t y) {
 8001882:	b580      	push	{r7, lr}
 8001884:	b082      	sub	sp, #8
 8001886:	af00      	add	r7, sp, #0
 8001888:	6078      	str	r0, [r7, #4]
 800188a:	460b      	mov	r3, r1
 800188c:	807b      	strh	r3, [r7, #2]
 800188e:	4613      	mov	r3, r2
 8001890:	803b      	strh	r3, [r7, #0]

	// remember the current object location
	GFX_save_gfx_object_location(gfx_object);
 8001892:	6878      	ldr	r0, [r7, #4]
 8001894:	f7ff fdd0 	bl	8001438 <GFX_save_gfx_object_location>

	// set the new object center location
	return GFX_set_gfx_object_center_location(gfx_object, x, y);
 8001898:	f9b7 2000 	ldrsh.w	r2, [r7]
 800189c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80018a0:	4619      	mov	r1, r3
 80018a2:	6878      	ldr	r0, [r7, #4]
 80018a4:	f7ff ff7f 	bl	80017a6 <GFX_set_gfx_object_center_location>
 80018a8:	4603      	mov	r3, r0

}
 80018aa:	4618      	mov	r0, r3
 80018ac:	3708      	adds	r7, #8
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bd80      	pop	{r7, pc}

080018b2 <GFX_set_gfx_object_velocity>:

void GFX_set_gfx_object_velocity(graphic_object_t *gfx_object,
		int8_t velocity_x, int8_t velocity_y) {
 80018b2:	b480      	push	{r7}
 80018b4:	b083      	sub	sp, #12
 80018b6:	af00      	add	r7, sp, #0
 80018b8:	6078      	str	r0, [r7, #4]
 80018ba:	460b      	mov	r3, r1
 80018bc:	70fb      	strb	r3, [r7, #3]
 80018be:	4613      	mov	r3, r2
 80018c0:	70bb      	strb	r3, [r7, #2]
	gfx_object->velocity.x = velocity_x;
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	78fa      	ldrb	r2, [r7, #3]
 80018c6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	gfx_object->velocity.y = velocity_y;
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	78ba      	ldrb	r2, [r7, #2]
 80018ce:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
}
 80018d2:	bf00      	nop
 80018d4:	370c      	adds	r7, #12
 80018d6:	46bd      	mov	sp, r7
 80018d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018dc:	4770      	bx	lr

080018de <GFX_move_location>:

void GFX_move_location(location_t *location, location_t *location_new,
		int16_t dx, int16_t dy) {
 80018de:	b480      	push	{r7}
 80018e0:	b085      	sub	sp, #20
 80018e2:	af00      	add	r7, sp, #0
 80018e4:	60f8      	str	r0, [r7, #12]
 80018e6:	60b9      	str	r1, [r7, #8]
 80018e8:	4611      	mov	r1, r2
 80018ea:	461a      	mov	r2, r3
 80018ec:	460b      	mov	r3, r1
 80018ee:	80fb      	strh	r3, [r7, #6]
 80018f0:	4613      	mov	r3, r2
 80018f2:	80bb      	strh	r3, [r7, #4]
	location_new->x_min = location->x_min + dx;
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018fa:	b29a      	uxth	r2, r3
 80018fc:	88fb      	ldrh	r3, [r7, #6]
 80018fe:	4413      	add	r3, r2
 8001900:	b29b      	uxth	r3, r3
 8001902:	b21a      	sxth	r2, r3
 8001904:	68bb      	ldr	r3, [r7, #8]
 8001906:	801a      	strh	r2, [r3, #0]
	location_new->x_max = location->x_max + dx;
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800190e:	b29a      	uxth	r2, r3
 8001910:	88fb      	ldrh	r3, [r7, #6]
 8001912:	4413      	add	r3, r2
 8001914:	b29b      	uxth	r3, r3
 8001916:	b21a      	sxth	r2, r3
 8001918:	68bb      	ldr	r3, [r7, #8]
 800191a:	809a      	strh	r2, [r3, #4]
	location_new->x_center = location->x_center + dx;
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001922:	b29a      	uxth	r2, r3
 8001924:	88fb      	ldrh	r3, [r7, #6]
 8001926:	4413      	add	r3, r2
 8001928:	b29b      	uxth	r3, r3
 800192a:	b21a      	sxth	r2, r3
 800192c:	68bb      	ldr	r3, [r7, #8]
 800192e:	811a      	strh	r2, [r3, #8]

	location_new->y_min = location->y_min + dy;
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001936:	b29a      	uxth	r2, r3
 8001938:	88bb      	ldrh	r3, [r7, #4]
 800193a:	4413      	add	r3, r2
 800193c:	b29b      	uxth	r3, r3
 800193e:	b21a      	sxth	r2, r3
 8001940:	68bb      	ldr	r3, [r7, #8]
 8001942:	805a      	strh	r2, [r3, #2]
	location_new->y_max = location->y_max + dy;
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800194a:	b29a      	uxth	r2, r3
 800194c:	88bb      	ldrh	r3, [r7, #4]
 800194e:	4413      	add	r3, r2
 8001950:	b29b      	uxth	r3, r3
 8001952:	b21a      	sxth	r2, r3
 8001954:	68bb      	ldr	r3, [r7, #8]
 8001956:	80da      	strh	r2, [r3, #6]
	location_new->y_center = location->y_center + dy;
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800195e:	b29a      	uxth	r2, r3
 8001960:	88bb      	ldrh	r3, [r7, #4]
 8001962:	4413      	add	r3, r2
 8001964:	b29b      	uxth	r3, r3
 8001966:	b21a      	sxth	r2, r3
 8001968:	68bb      	ldr	r3, [r7, #8]
 800196a:	815a      	strh	r2, [r3, #10]
}
 800196c:	bf00      	nop
 800196e:	3714      	adds	r7, #20
 8001970:	46bd      	mov	sp, r7
 8001972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001976:	4770      	bx	lr

08001978 <GFX_update_moving_gfx_object_location>:

uint8_t GFX_update_moving_gfx_object_location(graphic_object_t *gfx_object) {
 8001978:	b580      	push	{r7, lr}
 800197a:	b084      	sub	sp, #16
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]

	uint8_t object_placement_successful;

	// remember the current object location
	GFX_save_gfx_object_location(gfx_object);
 8001980:	6878      	ldr	r0, [r7, #4]
 8001982:	f7ff fd59 	bl	8001438 <GFX_save_gfx_object_location>

	// calculate the new object location according to the object velocity
	// simplified for now
	// mind the inversion of the y-axis!
	GFX_move_location(&gfx_object->location, &gfx_object->location_new,
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	f103 000c 	add.w	r0, r3, #12
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	f103 0124 	add.w	r1, r3, #36	; 0x24
			gfx_object->velocity.x, -gfx_object->velocity.y);
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	f993 3048 	ldrsb.w	r3, [r3, #72]	; 0x48
	GFX_move_location(&gfx_object->location, &gfx_object->location_new,
 8001998:	b21a      	sxth	r2, r3
			gfx_object->velocity.x, -gfx_object->velocity.y);
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	f993 3049 	ldrsb.w	r3, [r3, #73]	; 0x49
 80019a0:	b29b      	uxth	r3, r3
	GFX_move_location(&gfx_object->location, &gfx_object->location_new,
 80019a2:	425b      	negs	r3, r3
 80019a4:	b29b      	uxth	r3, r3
 80019a6:	b21b      	sxth	r3, r3
 80019a8:	f7ff ff99 	bl	80018de <GFX_move_location>

	// set the new object location
	object_placement_successful = GFX_set_gfx_object_location(gfx_object,
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	f9b3 1024 	ldrsh.w	r1, [r3, #36]	; 0x24
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	; 0x26
 80019b8:	461a      	mov	r2, r3
 80019ba:	6878      	ldr	r0, [r7, #4]
 80019bc:	f7ff fe85 	bl	80016ca <GFX_set_gfx_object_location>
 80019c0:	4603      	mov	r3, r0
 80019c2:	73fb      	strb	r3, [r7, #15]
			gfx_object->location_new.x_min, gfx_object->location_new.y_min);

	// if object placement not successful (i.e. new location is not within object location restrictions)
	if (!object_placement_successful) {
 80019c4:	7bfb      	ldrb	r3, [r7, #15]
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d118      	bne.n	80019fc <GFX_update_moving_gfx_object_location+0x84>
		switch (gfx_object->edge_behavior) {
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 80019d0:	2b02      	cmp	r3, #2
 80019d2:	d00f      	beq.n	80019f4 <GFX_update_moving_gfx_object_location+0x7c>
 80019d4:	2b02      	cmp	r3, #2
 80019d6:	dc0f      	bgt.n	80019f8 <GFX_update_moving_gfx_object_location+0x80>
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d002      	beq.n	80019e2 <GFX_update_moving_gfx_object_location+0x6a>
 80019dc:	2b01      	cmp	r3, #1
 80019de:	d007      	beq.n	80019f0 <GFX_update_moving_gfx_object_location+0x78>
 80019e0:	e00a      	b.n	80019f8 <GFX_update_moving_gfx_object_location+0x80>

		case EDGE_BOUNCE:

			object_placement_successful = GFX_bounce_moving_object_from_edge(
 80019e2:	6878      	ldr	r0, [r7, #4]
 80019e4:	f000 f80f 	bl	8001a06 <GFX_bounce_moving_object_from_edge>
 80019e8:	4603      	mov	r3, r0
 80019ea:	73fb      	strb	r3, [r7, #15]
					gfx_object);

			return object_placement_successful;
 80019ec:	7bfb      	ldrb	r3, [r7, #15]
 80019ee:	e006      	b.n	80019fe <GFX_update_moving_gfx_object_location+0x86>

			break;

		case EDGE_CROSS:

			return object_placement_successful;
 80019f0:	7bfb      	ldrb	r3, [r7, #15]
 80019f2:	e004      	b.n	80019fe <GFX_update_moving_gfx_object_location+0x86>

			break;

		case EDGE_IGNORE:

			return object_placement_successful;
 80019f4:	7bfb      	ldrb	r3, [r7, #15]
 80019f6:	e002      	b.n	80019fe <GFX_update_moving_gfx_object_location+0x86>

			break;

		default:

			return object_placement_successful;
 80019f8:	7bfb      	ldrb	r3, [r7, #15]
 80019fa:	e000      	b.n	80019fe <GFX_update_moving_gfx_object_location+0x86>
			break;

		}

	} else
		return object_placement_successful;
 80019fc:	7bfb      	ldrb	r3, [r7, #15]

}
 80019fe:	4618      	mov	r0, r3
 8001a00:	3710      	adds	r7, #16
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}

08001a06 <GFX_bounce_moving_object_from_edge>:

uint8_t GFX_bounce_moving_object_from_edge(graphic_object_t *gfx_object) {
 8001a06:	b580      	push	{r7, lr}
 8001a08:	b084      	sub	sp, #16
 8001a0a:	af00      	add	r7, sp, #0
 8001a0c:	6078      	str	r0, [r7, #4]
	int16_t dx, dy;

	// determine the location of the bounced object

	// considering max restrictions
	dx = gfx_object->location_new.x_min - gfx_object->top_left_limits.X_MAX;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 8001a14:	b29a      	uxth	r2, r3
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8001a1a:	1ad3      	subs	r3, r2, r3
 8001a1c:	b29b      	uxth	r3, r3
 8001a1e:	817b      	strh	r3, [r7, #10]
	if (dx >= 0) {
 8001a20:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	db1b      	blt.n	8001a60 <GFX_bounce_moving_object_from_edge+0x5a>
		// calculate the coordinate of the bounced object
		x = gfx_object->location_new.x_min - 2 * dx;
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 8001a2e:	b29a      	uxth	r2, r3
 8001a30:	897b      	ldrh	r3, [r7, #10]
 8001a32:	005b      	lsls	r3, r3, #1
 8001a34:	b29b      	uxth	r3, r3
 8001a36:	1ad3      	subs	r3, r2, r3
 8001a38:	b29b      	uxth	r3, r3
 8001a3a:	81fb      	strh	r3, [r7, #14]
		y = gfx_object->location_new.y_min;
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001a40:	81bb      	strh	r3, [r7, #12]

		// change the direction of the velocity component
		GFX_set_gfx_object_velocity(gfx_object, -gfx_object->velocity.x,
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	f993 3048 	ldrsb.w	r3, [r3, #72]	; 0x48
 8001a48:	b2db      	uxtb	r3, r3
 8001a4a:	425b      	negs	r3, r3
 8001a4c:	b2db      	uxtb	r3, r3
 8001a4e:	b259      	sxtb	r1, r3
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	f993 3049 	ldrsb.w	r3, [r3, #73]	; 0x49
 8001a56:	461a      	mov	r2, r3
 8001a58:	6878      	ldr	r0, [r7, #4]
 8001a5a:	f7ff ff2a 	bl	80018b2 <GFX_set_gfx_object_velocity>
 8001a5e:	e027      	b.n	8001ab0 <GFX_bounce_moving_object_from_edge+0xaa>
				gfx_object->velocity.y);

	} else {
		// consdering min restrictions

		dx = gfx_object->location_new.x_min - gfx_object->top_left_limits.X_MIN;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 8001a66:	b29a      	uxth	r2, r3
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8001a6c:	1ad3      	subs	r3, r2, r3
 8001a6e:	b29b      	uxth	r3, r3
 8001a70:	817b      	strh	r3, [r7, #10]
		if (dx <= 0) {
 8001a72:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	dc1a      	bgt.n	8001ab0 <GFX_bounce_moving_object_from_edge+0xaa>
			// calculate the coordinate of the bounced object
			x = gfx_object->location_new.x_min - 2 * dx;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 8001a80:	b29a      	uxth	r2, r3
 8001a82:	897b      	ldrh	r3, [r7, #10]
 8001a84:	005b      	lsls	r3, r3, #1
 8001a86:	b29b      	uxth	r3, r3
 8001a88:	1ad3      	subs	r3, r2, r3
 8001a8a:	b29b      	uxth	r3, r3
 8001a8c:	81fb      	strh	r3, [r7, #14]
			y = gfx_object->location_new.y_min;
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001a92:	81bb      	strh	r3, [r7, #12]

			// change the direction of the velocity component
			GFX_set_gfx_object_velocity(gfx_object, -gfx_object->velocity.x,
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	f993 3048 	ldrsb.w	r3, [r3, #72]	; 0x48
 8001a9a:	b2db      	uxtb	r3, r3
 8001a9c:	425b      	negs	r3, r3
 8001a9e:	b2db      	uxtb	r3, r3
 8001aa0:	b259      	sxtb	r1, r3
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	f993 3049 	ldrsb.w	r3, [r3, #73]	; 0x49
 8001aa8:	461a      	mov	r2, r3
 8001aaa:	6878      	ldr	r0, [r7, #4]
 8001aac:	f7ff ff01 	bl	80018b2 <GFX_set_gfx_object_velocity>
					gfx_object->velocity.y);
		}
	}

	// considering max restrictions
	dy = gfx_object->location_new.y_min - gfx_object->top_left_limits.Y_MAX;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	; 0x26
 8001ab6:	b29a      	uxth	r2, r3
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8001abc:	1ad3      	subs	r3, r2, r3
 8001abe:	b29b      	uxth	r3, r3
 8001ac0:	813b      	strh	r3, [r7, #8]
	if (dy >= 0) {
 8001ac2:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	db1b      	blt.n	8001b02 <GFX_bounce_moving_object_from_edge+0xfc>
		// calculate the coordinate of the bounced object
		x = gfx_object->location_new.x_min;
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001ace:	81fb      	strh	r3, [r7, #14]
		y = gfx_object->location_new.y_min - 2 * dy;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	; 0x26
 8001ad6:	b29a      	uxth	r2, r3
 8001ad8:	893b      	ldrh	r3, [r7, #8]
 8001ada:	005b      	lsls	r3, r3, #1
 8001adc:	b29b      	uxth	r3, r3
 8001ade:	1ad3      	subs	r3, r2, r3
 8001ae0:	b29b      	uxth	r3, r3
 8001ae2:	81bb      	strh	r3, [r7, #12]

		// change the direction of the velocity component
		GFX_set_gfx_object_velocity(gfx_object, gfx_object->velocity.x,
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	f993 1048 	ldrsb.w	r1, [r3, #72]	; 0x48
				-gfx_object->velocity.y);
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	f993 3049 	ldrsb.w	r3, [r3, #73]	; 0x49
 8001af0:	b2db      	uxtb	r3, r3
		GFX_set_gfx_object_velocity(gfx_object, gfx_object->velocity.x,
 8001af2:	425b      	negs	r3, r3
 8001af4:	b2db      	uxtb	r3, r3
 8001af6:	b25b      	sxtb	r3, r3
 8001af8:	461a      	mov	r2, r3
 8001afa:	6878      	ldr	r0, [r7, #4]
 8001afc:	f7ff fed9 	bl	80018b2 <GFX_set_gfx_object_velocity>
 8001b00:	e027      	b.n	8001b52 <GFX_bounce_moving_object_from_edge+0x14c>
	} else {
		// consdering min restrictions
		dy = gfx_object->location_new.y_min - gfx_object->top_left_limits.Y_MIN;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	; 0x26
 8001b08:	b29a      	uxth	r2, r3
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001b0e:	1ad3      	subs	r3, r2, r3
 8001b10:	b29b      	uxth	r3, r3
 8001b12:	813b      	strh	r3, [r7, #8]
		if (dy <= 0) {
 8001b14:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	dc1a      	bgt.n	8001b52 <GFX_bounce_moving_object_from_edge+0x14c>
			// calculate the coordinate of the bounced object
			x = gfx_object->location_new.x_min;
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001b20:	81fb      	strh	r3, [r7, #14]
			y = gfx_object->location_new.y_min - 2 * dy;
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	; 0x26
 8001b28:	b29a      	uxth	r2, r3
 8001b2a:	893b      	ldrh	r3, [r7, #8]
 8001b2c:	005b      	lsls	r3, r3, #1
 8001b2e:	b29b      	uxth	r3, r3
 8001b30:	1ad3      	subs	r3, r2, r3
 8001b32:	b29b      	uxth	r3, r3
 8001b34:	81bb      	strh	r3, [r7, #12]

			// change the direction of the velocity component
			GFX_set_gfx_object_velocity(gfx_object, gfx_object->velocity.x,
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	f993 1048 	ldrsb.w	r1, [r3, #72]	; 0x48
					-gfx_object->velocity.y);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	f993 3049 	ldrsb.w	r3, [r3, #73]	; 0x49
 8001b42:	b2db      	uxtb	r3, r3
			GFX_set_gfx_object_velocity(gfx_object, gfx_object->velocity.x,
 8001b44:	425b      	negs	r3, r3
 8001b46:	b2db      	uxtb	r3, r3
 8001b48:	b25b      	sxtb	r3, r3
 8001b4a:	461a      	mov	r2, r3
 8001b4c:	6878      	ldr	r0, [r7, #4]
 8001b4e:	f7ff feb0 	bl	80018b2 <GFX_set_gfx_object_velocity>
		}

	}

	// place the bounced object in this new location
	return GFX_set_gfx_object_location(gfx_object, x, y);
 8001b52:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001b56:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001b5a:	4619      	mov	r1, r3
 8001b5c:	6878      	ldr	r0, [r7, #4]
 8001b5e:	f7ff fdb4 	bl	80016ca <GFX_set_gfx_object_location>
 8001b62:	4603      	mov	r3, r0

}
 8001b64:	4618      	mov	r0, r3
 8001b66:	3710      	adds	r7, #16
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bd80      	pop	{r7, pc}

08001b6c <GFX_get_object_movement_area>:

void GFX_get_object_movement_area(graphic_object_t *gfx_object,
		location_t *object_movement_area) {
 8001b6c:	b480      	push	{r7}
 8001b6e:	b083      	sub	sp, #12
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
 8001b74:	6039      	str	r1, [r7, #0]
	object_movement_area->x_min =
			(gfx_object->location.x_min < gfx_object->location_old.x_min) ?
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	f9b3 2018 	ldrsh.w	r2, [r3, #24]
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
					gfx_object->location.x_min : gfx_object->location_old.x_min;
 8001b82:	4293      	cmp	r3, r2
 8001b84:	bfa8      	it	ge
 8001b86:	4613      	movge	r3, r2
 8001b88:	b21a      	sxth	r2, r3
	object_movement_area->x_min =
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	801a      	strh	r2, [r3, #0]
	object_movement_area->y_min =
			(gfx_object->location.y_min < gfx_object->location_old.y_min) ?
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	f9b3 201a 	ldrsh.w	r2, [r3, #26]
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
					gfx_object->location.y_min : gfx_object->location_old.y_min;
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	bfa8      	it	ge
 8001b9e:	4613      	movge	r3, r2
 8001ba0:	b21a      	sxth	r2, r3
	object_movement_area->y_min =
 8001ba2:	683b      	ldr	r3, [r7, #0]
 8001ba4:	805a      	strh	r2, [r3, #2]

	object_movement_area->x_max =
			(gfx_object->location.x_max > gfx_object->location_old.x_max) ?
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	f9b3 201c 	ldrsh.w	r2, [r3, #28]
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
					gfx_object->location.x_max : gfx_object->location_old.x_max;
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	bfb8      	it	lt
 8001bb6:	4613      	movlt	r3, r2
 8001bb8:	b21a      	sxth	r2, r3
	object_movement_area->x_max =
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	809a      	strh	r2, [r3, #4]
	object_movement_area->y_max =
			(gfx_object->location.y_max > gfx_object->location_old.y_max) ?
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	f9b3 201e 	ldrsh.w	r2, [r3, #30]
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
					gfx_object->location.y_max : gfx_object->location_old.y_max;
 8001bca:	4293      	cmp	r3, r2
 8001bcc:	bfb8      	it	lt
 8001bce:	4613      	movlt	r3, r2
 8001bd0:	b21a      	sxth	r2, r3
	object_movement_area->y_max =
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	80da      	strh	r2, [r3, #6]

	object_movement_area->x_center = (object_movement_area->x_max
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001bdc:	461a      	mov	r2, r3
			- object_movement_area->x_min) / 2;
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001be4:	1ad3      	subs	r3, r2, r3
 8001be6:	0fda      	lsrs	r2, r3, #31
 8001be8:	4413      	add	r3, r2
 8001bea:	105b      	asrs	r3, r3, #1
	object_movement_area->x_center = (object_movement_area->x_max
 8001bec:	b21a      	sxth	r2, r3
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	811a      	strh	r2, [r3, #8]
	object_movement_area->y_center = (object_movement_area->y_max
 8001bf2:	683b      	ldr	r3, [r7, #0]
 8001bf4:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001bf8:	461a      	mov	r2, r3
			- object_movement_area->y_min) / 2;
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001c00:	1ad3      	subs	r3, r2, r3
 8001c02:	0fda      	lsrs	r2, r3, #31
 8001c04:	4413      	add	r3, r2
 8001c06:	105b      	asrs	r3, r3, #1
	object_movement_area->y_center = (object_movement_area->y_max
 8001c08:	b21a      	sxth	r2, r3
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	815a      	strh	r2, [r3, #10]
}
 8001c0e:	bf00      	nop
 8001c10:	370c      	adds	r7, #12
 8001c12:	46bd      	mov	sp, r7
 8001c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c18:	4770      	bx	lr

08001c1a <GFX_absolute_coordinates_to_object_coordinates>:

void GFX_absolute_coordinates_to_object_coordinates(graphic_object_t *object,
		int16_t x_abs, int16_t y_abs, int16_t *x_obj, int16_t *y_obj) {
 8001c1a:	b480      	push	{r7}
 8001c1c:	b085      	sub	sp, #20
 8001c1e:	af00      	add	r7, sp, #0
 8001c20:	60f8      	str	r0, [r7, #12]
 8001c22:	607b      	str	r3, [r7, #4]
 8001c24:	460b      	mov	r3, r1
 8001c26:	817b      	strh	r3, [r7, #10]
 8001c28:	4613      	mov	r3, r2
 8001c2a:	813b      	strh	r3, [r7, #8]

	*x_obj = x_abs - object->location.x_min;
 8001c2c:	897a      	ldrh	r2, [r7, #10]
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001c34:	b29b      	uxth	r3, r3
 8001c36:	1ad3      	subs	r3, r2, r3
 8001c38:	b29b      	uxth	r3, r3
 8001c3a:	b21a      	sxth	r2, r3
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	801a      	strh	r2, [r3, #0]
	*y_obj = y_abs - object->location.y_min;
 8001c40:	893a      	ldrh	r2, [r7, #8]
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001c48:	b29b      	uxth	r3, r3
 8001c4a:	1ad3      	subs	r3, r2, r3
 8001c4c:	b29b      	uxth	r3, r3
 8001c4e:	b21a      	sxth	r2, r3
 8001c50:	69bb      	ldr	r3, [r7, #24]
 8001c52:	801a      	strh	r2, [r3, #0]
}
 8001c54:	bf00      	nop
 8001c56:	3714      	adds	r7, #20
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5e:	4770      	bx	lr

08001c60 <GFX_are_locations_overlapping>:

uint8_t GFX_are_locations_overlapping(location_t *location_A,
		location_t *location_B) {
 8001c60:	b480      	push	{r7}
 8001c62:	b083      	sub	sp, #12
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
 8001c68:	6039      	str	r1, [r7, #0]

	if ((location_A->x_min > location_B->x_max) ||	// Cond1. If A's left edge is to the right of the B's right edge, - then A is Totally to right Of B
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001c76:	429a      	cmp	r2, r3
 8001c78:	dc17      	bgt.n	8001caa <GFX_are_locations_overlapping+0x4a>
			(location_A->x_max < location_B->x_min) ||	// Cond2. If A's right edge is to the left of the B's left edge, - then A is Totally to left Of B
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	f9b3 3000 	ldrsh.w	r3, [r3]
	if ((location_A->x_min > location_B->x_max) ||	// Cond1. If A's left edge is to the right of the B's right edge, - then A is Totally to right Of B
 8001c86:	429a      	cmp	r2, r3
 8001c88:	db0f      	blt.n	8001caa <GFX_are_locations_overlapping+0x4a>
			(location_A->y_max < location_B->y_min) ||	// Cond3. If A's top edge is below B's bottom edge, - then A is Totally below B
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
			(location_A->x_max < location_B->x_min) ||	// Cond2. If A's right edge is to the left of the B's left edge, - then A is Totally to left Of B
 8001c96:	429a      	cmp	r2, r3
 8001c98:	db07      	blt.n	8001caa <GFX_are_locations_overlapping+0x4a>
			(location_A->y_min > location_B->y_max))// Cond4. If A's bottom edge is above B's top edge, - then A is Totally above B
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
			(location_A->y_max < location_B->y_min) ||	// Cond3. If A's top edge is below B's bottom edge, - then A is Totally below B
 8001ca6:	429a      	cmp	r2, r3
 8001ca8:	dd01      	ble.n	8001cae <GFX_are_locations_overlapping+0x4e>
			{
		return 0;	// not overlapping
 8001caa:	2300      	movs	r3, #0
 8001cac:	e000      	b.n	8001cb0 <GFX_are_locations_overlapping+0x50>
	} else
		return 1;	// overlapping
 8001cae:	2301      	movs	r3, #1

}
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	370c      	adds	r7, #12
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cba:	4770      	bx	lr

08001cbc <GFX_allocate_partial_frame_buffer_for_display_area>:
			&object_B->location);

}

void GFX_allocate_partial_frame_buffer_for_display_area(
		location_t *area_location) {
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b082      	sub	sp, #8
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]

	// set the location of the partial frame buffer to coincide with the area location
	partial_frame_buffer.location.x_min = area_location->x_min;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001cca:	4b24      	ldr	r3, [pc, #144]	; (8001d5c <GFX_allocate_partial_frame_buffer_for_display_area+0xa0>)
 8001ccc:	819a      	strh	r2, [r3, #12]
	partial_frame_buffer.location.x_max = area_location->x_max;
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 8001cd4:	4b21      	ldr	r3, [pc, #132]	; (8001d5c <GFX_allocate_partial_frame_buffer_for_display_area+0xa0>)
 8001cd6:	821a      	strh	r2, [r3, #16]

	partial_frame_buffer.location.y_min = area_location->y_min;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8001cde:	4b1f      	ldr	r3, [pc, #124]	; (8001d5c <GFX_allocate_partial_frame_buffer_for_display_area+0xa0>)
 8001ce0:	81da      	strh	r2, [r3, #14]
	partial_frame_buffer.location.y_max = area_location->y_max;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 8001ce8:	4b1c      	ldr	r3, [pc, #112]	; (8001d5c <GFX_allocate_partial_frame_buffer_for_display_area+0xa0>)
 8001cea:	825a      	strh	r2, [r3, #18]

	partial_frame_buffer.location.x_center = area_location->x_center;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	f9b3 2008 	ldrsh.w	r2, [r3, #8]
 8001cf2:	4b1a      	ldr	r3, [pc, #104]	; (8001d5c <GFX_allocate_partial_frame_buffer_for_display_area+0xa0>)
 8001cf4:	829a      	strh	r2, [r3, #20]
	partial_frame_buffer.location.y_center = area_location->y_center;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 8001cfc:	4b17      	ldr	r3, [pc, #92]	; (8001d5c <GFX_allocate_partial_frame_buffer_for_display_area+0xa0>)
 8001cfe:	82da      	strh	r2, [r3, #22]

	// set the partial frame image buffer size
	partial_frame_buffer.image.size_x = partial_frame_buffer.location.x_max
 8001d00:	4b16      	ldr	r3, [pc, #88]	; (8001d5c <GFX_allocate_partial_frame_buffer_for_display_area+0xa0>)
 8001d02:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001d06:	b29a      	uxth	r2, r3
			- partial_frame_buffer.location.x_min;
 8001d08:	4b14      	ldr	r3, [pc, #80]	; (8001d5c <GFX_allocate_partial_frame_buffer_for_display_area+0xa0>)
 8001d0a:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001d0e:	b29b      	uxth	r3, r3
 8001d10:	1ad3      	subs	r3, r2, r3
 8001d12:	b29a      	uxth	r2, r3
	partial_frame_buffer.image.size_x = partial_frame_buffer.location.x_max
 8001d14:	4b11      	ldr	r3, [pc, #68]	; (8001d5c <GFX_allocate_partial_frame_buffer_for_display_area+0xa0>)
 8001d16:	809a      	strh	r2, [r3, #4]
	partial_frame_buffer.image.size_y = partial_frame_buffer.location.y_max
 8001d18:	4b10      	ldr	r3, [pc, #64]	; (8001d5c <GFX_allocate_partial_frame_buffer_for_display_area+0xa0>)
 8001d1a:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001d1e:	b29a      	uxth	r2, r3
			- partial_frame_buffer.location.y_min;
 8001d20:	4b0e      	ldr	r3, [pc, #56]	; (8001d5c <GFX_allocate_partial_frame_buffer_for_display_area+0xa0>)
 8001d22:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001d26:	b29b      	uxth	r3, r3
 8001d28:	1ad3      	subs	r3, r2, r3
 8001d2a:	b29a      	uxth	r2, r3
	partial_frame_buffer.image.size_y = partial_frame_buffer.location.y_max
 8001d2c:	4b0b      	ldr	r3, [pc, #44]	; (8001d5c <GFX_allocate_partial_frame_buffer_for_display_area+0xa0>)
 8001d2e:	80da      	strh	r2, [r3, #6]
	partial_frame_buffer.image.size = partial_frame_buffer.image.size_x
 8001d30:	4b0a      	ldr	r3, [pc, #40]	; (8001d5c <GFX_allocate_partial_frame_buffer_for_display_area+0xa0>)
 8001d32:	889b      	ldrh	r3, [r3, #4]
 8001d34:	461a      	mov	r2, r3
			* partial_frame_buffer.image.size_y;
 8001d36:	4b09      	ldr	r3, [pc, #36]	; (8001d5c <GFX_allocate_partial_frame_buffer_for_display_area+0xa0>)
 8001d38:	88db      	ldrh	r3, [r3, #6]
 8001d3a:	fb02 f303 	mul.w	r3, r2, r3
 8001d3e:	461a      	mov	r2, r3
	partial_frame_buffer.image.size = partial_frame_buffer.image.size_x
 8001d40:	4b06      	ldr	r3, [pc, #24]	; (8001d5c <GFX_allocate_partial_frame_buffer_for_display_area+0xa0>)
 8001d42:	609a      	str	r2, [r3, #8]

	// allocate memory for the part of the frame, i.e. prepare the image buffer
	partial_frame_buffer.image.image_array = GFX_allocate_image_buffer(
 8001d44:	4b05      	ldr	r3, [pc, #20]	; (8001d5c <GFX_allocate_partial_frame_buffer_for_display_area+0xa0>)
 8001d46:	689b      	ldr	r3, [r3, #8]
 8001d48:	4618      	mov	r0, r3
 8001d4a:	f7ff fb3d 	bl	80013c8 <GFX_allocate_image_buffer>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	4a02      	ldr	r2, [pc, #8]	; (8001d5c <GFX_allocate_partial_frame_buffer_for_display_area+0xa0>)
 8001d52:	6013      	str	r3, [r2, #0]
			partial_frame_buffer.image.size);

}
 8001d54:	bf00      	nop
 8001d56:	3708      	adds	r7, #8
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}
 8001d5c:	200000d0 	.word	0x200000d0

08001d60 <GFX_copy_image_part_to_partial_frame_buffer>:

void GFX_copy_image_part_to_partial_frame_buffer(image_object_t *image) {
 8001d60:	b590      	push	{r4, r7, lr}
 8001d62:	b085      	sub	sp, #20
 8001d64:	af02      	add	r7, sp, #8
 8001d66:	6078      	str	r0, [r7, #4]
	GFX_get_image_part(image, partial_frame_buffer.location.x_min,
 8001d68:	4b0b      	ldr	r3, [pc, #44]	; (8001d98 <GFX_copy_image_part_to_partial_frame_buffer+0x38>)
 8001d6a:	f9b3 100c 	ldrsh.w	r1, [r3, #12]
 8001d6e:	4b0a      	ldr	r3, [pc, #40]	; (8001d98 <GFX_copy_image_part_to_partial_frame_buffer+0x38>)
 8001d70:	f9b3 000e 	ldrsh.w	r0, [r3, #14]
 8001d74:	4b08      	ldr	r3, [pc, #32]	; (8001d98 <GFX_copy_image_part_to_partial_frame_buffer+0x38>)
 8001d76:	889c      	ldrh	r4, [r3, #4]
 8001d78:	4b07      	ldr	r3, [pc, #28]	; (8001d98 <GFX_copy_image_part_to_partial_frame_buffer+0x38>)
 8001d7a:	88db      	ldrh	r3, [r3, #6]
 8001d7c:	4a06      	ldr	r2, [pc, #24]	; (8001d98 <GFX_copy_image_part_to_partial_frame_buffer+0x38>)
 8001d7e:	6812      	ldr	r2, [r2, #0]
 8001d80:	9201      	str	r2, [sp, #4]
 8001d82:	9300      	str	r3, [sp, #0]
 8001d84:	4623      	mov	r3, r4
 8001d86:	4602      	mov	r2, r0
 8001d88:	6878      	ldr	r0, [r7, #4]
 8001d8a:	f7ff facc 	bl	8001326 <GFX_get_image_part>
			partial_frame_buffer.location.y_min,
			partial_frame_buffer.image.size_x,
			partial_frame_buffer.image.size_y,
			partial_frame_buffer.image.image_array);
}
 8001d8e:	bf00      	nop
 8001d90:	370c      	adds	r7, #12
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd90      	pop	{r4, r7, pc}
 8001d96:	bf00      	nop
 8001d98:	200000d0 	.word	0x200000d0

08001d9c <GFX_partial_frame_buffer_overlay_object>:

void GFX_partial_frame_buffer_overlay_object(graphic_object_t *object) {
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b088      	sub	sp, #32
 8001da0:	af02      	add	r7, sp, #8
 8001da2:	6078      	str	r0, [r7, #4]

	uint32_t i = 0;
 8001da4:	2300      	movs	r3, #0
 8001da6:	617b      	str	r3, [r7, #20]
	uint16_t pixel;

	// overlay the graphical object image over the part of the existing image in the partial frame buffer

	// go over all the required rows of the partial frame buffer image
	for (uint16_t y_abs = partial_frame_buffer.location.y_min;
 8001da8:	4b22      	ldr	r3, [pc, #136]	; (8001e34 <GFX_partial_frame_buffer_overlay_object+0x98>)
 8001daa:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001dae:	827b      	strh	r3, [r7, #18]
 8001db0:	e035      	b.n	8001e1e <GFX_partial_frame_buffer_overlay_object+0x82>
			y_abs < partial_frame_buffer.location.y_max; y_abs++) {
		// for each row, go over all required columns
		for (uint16_t x_abs = partial_frame_buffer.location.x_min;
 8001db2:	4b20      	ldr	r3, [pc, #128]	; (8001e34 <GFX_partial_frame_buffer_overlay_object+0x98>)
 8001db4:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001db8:	823b      	strh	r3, [r7, #16]
 8001dba:	e027      	b.n	8001e0c <GFX_partial_frame_buffer_overlay_object+0x70>
				x_abs < partial_frame_buffer.location.x_max; x_abs++) {
			// overlay the object pixel

			// get the graphical object image pixel at this current (column, row)
			GFX_absolute_coordinates_to_object_coordinates(object, x_abs, y_abs,
 8001dbc:	f9b7 1010 	ldrsh.w	r1, [r7, #16]
 8001dc0:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8001dc4:	f107 000c 	add.w	r0, r7, #12
 8001dc8:	f107 030a 	add.w	r3, r7, #10
 8001dcc:	9300      	str	r3, [sp, #0]
 8001dce:	4603      	mov	r3, r0
 8001dd0:	6878      	ldr	r0, [r7, #4]
 8001dd2:	f7ff ff22 	bl	8001c1a <GFX_absolute_coordinates_to_object_coordinates>
					&x_obj, &y_obj);
			pixel = GFX_get_image_pixel(&object->image, x_obj, y_obj);
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8001ddc:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001de0:	4618      	mov	r0, r3
 8001de2:	f7ff fa6b 	bl	80012bc <GFX_get_image_pixel>
 8001de6:	4603      	mov	r3, r0
 8001de8:	81fb      	strh	r3, [r7, #14]

			// overlay the pixel only if it is not transparent
			if (pixel != IMG_TRANSPARENT_COLOR_CODE)
 8001dea:	89fb      	ldrh	r3, [r7, #14]
 8001dec:	f5b3 6ffc 	cmp.w	r3, #2016	; 0x7e0
 8001df0:	d006      	beq.n	8001e00 <GFX_partial_frame_buffer_overlay_object+0x64>
				partial_frame_buffer.image.image_array[i] = pixel;
 8001df2:	4b10      	ldr	r3, [pc, #64]	; (8001e34 <GFX_partial_frame_buffer_overlay_object+0x98>)
 8001df4:	681a      	ldr	r2, [r3, #0]
 8001df6:	697b      	ldr	r3, [r7, #20]
 8001df8:	005b      	lsls	r3, r3, #1
 8001dfa:	4413      	add	r3, r2
 8001dfc:	89fa      	ldrh	r2, [r7, #14]
 8001dfe:	801a      	strh	r2, [r3, #0]

			// update the buffer linear index
			i++;
 8001e00:	697b      	ldr	r3, [r7, #20]
 8001e02:	3301      	adds	r3, #1
 8001e04:	617b      	str	r3, [r7, #20]
				x_abs < partial_frame_buffer.location.x_max; x_abs++) {
 8001e06:	8a3b      	ldrh	r3, [r7, #16]
 8001e08:	3301      	adds	r3, #1
 8001e0a:	823b      	strh	r3, [r7, #16]
 8001e0c:	8a3b      	ldrh	r3, [r7, #16]
 8001e0e:	4a09      	ldr	r2, [pc, #36]	; (8001e34 <GFX_partial_frame_buffer_overlay_object+0x98>)
 8001e10:	f9b2 2010 	ldrsh.w	r2, [r2, #16]
		for (uint16_t x_abs = partial_frame_buffer.location.x_min;
 8001e14:	4293      	cmp	r3, r2
 8001e16:	dbd1      	blt.n	8001dbc <GFX_partial_frame_buffer_overlay_object+0x20>
			y_abs < partial_frame_buffer.location.y_max; y_abs++) {
 8001e18:	8a7b      	ldrh	r3, [r7, #18]
 8001e1a:	3301      	adds	r3, #1
 8001e1c:	827b      	strh	r3, [r7, #18]
 8001e1e:	8a7b      	ldrh	r3, [r7, #18]
 8001e20:	4a04      	ldr	r2, [pc, #16]	; (8001e34 <GFX_partial_frame_buffer_overlay_object+0x98>)
 8001e22:	f9b2 2012 	ldrsh.w	r2, [r2, #18]
	for (uint16_t y_abs = partial_frame_buffer.location.y_min;
 8001e26:	4293      	cmp	r3, r2
 8001e28:	dbc3      	blt.n	8001db2 <GFX_partial_frame_buffer_overlay_object+0x16>
		}
	}

}
 8001e2a:	bf00      	nop
 8001e2c:	bf00      	nop
 8001e2e:	3718      	adds	r7, #24
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bd80      	pop	{r7, pc}
 8001e34:	200000d0 	.word	0x200000d0

08001e38 <GFX_deallocate_partial_frame_buffer>:

void GFX_deallocate_partial_frame_buffer(void) {
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	af00      	add	r7, sp, #0
	// de-allocate memory for the partial frame buffer
	GFX_deallocate_image_buffer(partial_frame_buffer.image.image_array);
 8001e3c:	4b03      	ldr	r3, [pc, #12]	; (8001e4c <GFX_deallocate_partial_frame_buffer+0x14>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	4618      	mov	r0, r3
 8001e42:	f7ff facf 	bl	80013e4 <GFX_deallocate_image_buffer>
}
 8001e46:	bf00      	nop
 8001e48:	bd80      	pop	{r7, pc}
 8001e4a:	bf00      	nop
 8001e4c:	200000d0 	.word	0x200000d0

08001e50 <GFX_draw_one_gfx_object_on_background>:

void GFX_draw_one_gfx_object_on_background(graphic_object_t *object,
		graphic_object_t *bckgnd) {
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b086      	sub	sp, #24
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
 8001e58:	6039      	str	r1, [r7, #0]
	location_t area;

	// If the object did not move much, the new object location might overlap with
	// the old object location. This means that we must redraw the entire movement are
	// and cannot treat the new location separately from the old location.
	if (GFX_are_locations_overlapping(&object->location_old,
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	f103 0218 	add.w	r2, r3, #24
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	330c      	adds	r3, #12
 8001e64:	4619      	mov	r1, r3
 8001e66:	4610      	mov	r0, r2
 8001e68:	f7ff fefa 	bl	8001c60 <GFX_are_locations_overlapping>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d017      	beq.n	8001ea2 <GFX_draw_one_gfx_object_on_background+0x52>
			&object->location)) {

		// specify the frame buffer graphic object parameters
		// consider that the object can be moving! -> the buffer area must
		// contain both old object area and new object area!
		GFX_get_object_movement_area(object, &area);
 8001e72:	f107 030c 	add.w	r3, r7, #12
 8001e76:	4619      	mov	r1, r3
 8001e78:	6878      	ldr	r0, [r7, #4]
 8001e7a:	f7ff fe77 	bl	8001b6c <GFX_get_object_movement_area>

		// allocate the partial frame buffer for the required area of the display
		GFX_allocate_partial_frame_buffer_for_display_area(&area);
 8001e7e:	f107 030c 	add.w	r3, r7, #12
 8001e82:	4618      	mov	r0, r3
 8001e84:	f7ff ff1a 	bl	8001cbc <GFX_allocate_partial_frame_buffer_for_display_area>

		// copy the appropriate part of the background image to the buffer
		GFX_copy_image_part_to_partial_frame_buffer(&bckgnd->image);
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	f7ff ff68 	bl	8001d60 <GFX_copy_image_part_to_partial_frame_buffer>

		// and now overlay the object image over the partial frame buffer image
		GFX_partial_frame_buffer_overlay_object(object);
 8001e90:	6878      	ldr	r0, [r7, #4]
 8001e92:	f7ff ff83 	bl	8001d9c <GFX_partial_frame_buffer_overlay_object>

		// display the partial frame buffer object
		GFX_draw_gfx_object(&partial_frame_buffer);
 8001e96:	4810      	ldr	r0, [pc, #64]	; (8001ed8 <GFX_draw_one_gfx_object_on_background+0x88>)
 8001e98:	f7ff faaf 	bl	80013fa <GFX_draw_gfx_object>

		// de-allocate memory for the partial frame buffer
		GFX_deallocate_partial_frame_buffer();
 8001e9c:	f7ff ffcc 	bl	8001e38 <GFX_deallocate_partial_frame_buffer>
		// de-allocate memory for the partial frame buffer
		GFX_deallocate_partial_frame_buffer();

	}

}
 8001ea0:	e016      	b.n	8001ed0 <GFX_draw_one_gfx_object_on_background+0x80>
		GFX_clear_location_on_background(&object->location_old, bckgnd);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	3318      	adds	r3, #24
 8001ea6:	6839      	ldr	r1, [r7, #0]
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f000 f8dd 	bl	8002068 <GFX_clear_location_on_background>
		GFX_allocate_partial_frame_buffer_for_display_area(&object->location);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	330c      	adds	r3, #12
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	f7ff ff02 	bl	8001cbc <GFX_allocate_partial_frame_buffer_for_display_area>
		GFX_copy_image_part_to_partial_frame_buffer(&bckgnd->image);
 8001eb8:	683b      	ldr	r3, [r7, #0]
 8001eba:	4618      	mov	r0, r3
 8001ebc:	f7ff ff50 	bl	8001d60 <GFX_copy_image_part_to_partial_frame_buffer>
		GFX_partial_frame_buffer_overlay_object(object);
 8001ec0:	6878      	ldr	r0, [r7, #4]
 8001ec2:	f7ff ff6b 	bl	8001d9c <GFX_partial_frame_buffer_overlay_object>
		GFX_draw_gfx_object(&partial_frame_buffer);
 8001ec6:	4804      	ldr	r0, [pc, #16]	; (8001ed8 <GFX_draw_one_gfx_object_on_background+0x88>)
 8001ec8:	f7ff fa97 	bl	80013fa <GFX_draw_gfx_object>
		GFX_deallocate_partial_frame_buffer();
 8001ecc:	f7ff ffb4 	bl	8001e38 <GFX_deallocate_partial_frame_buffer>
}
 8001ed0:	bf00      	nop
 8001ed2:	3718      	adds	r7, #24
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bd80      	pop	{r7, pc}
 8001ed8:	200000d0 	.word	0x200000d0

08001edc <GFX_draw_two_gfx_objects_on_background>:

void GFX_draw_two_gfx_objects_on_background(graphic_object_t *front_object,
		graphic_object_t *middle_object, graphic_object_t *bckgnd) {
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b08e      	sub	sp, #56	; 0x38
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	60f8      	str	r0, [r7, #12]
 8001ee4:	60b9      	str	r1, [r7, #8]
 8001ee6:	607a      	str	r2, [r7, #4]
	// the information about the movement areas of the two objects
	location_t front_object_movement_area;
	location_t middle_object_movement_area;

	// determine movement areas for each object
	GFX_get_object_movement_area(front_object, &front_object_movement_area);
 8001ee8:	f107 0320 	add.w	r3, r7, #32
 8001eec:	4619      	mov	r1, r3
 8001eee:	68f8      	ldr	r0, [r7, #12]
 8001ef0:	f7ff fe3c 	bl	8001b6c <GFX_get_object_movement_area>
	GFX_get_object_movement_area(middle_object, &middle_object_movement_area);
 8001ef4:	f107 0314 	add.w	r3, r7, #20
 8001ef8:	4619      	mov	r1, r3
 8001efa:	68b8      	ldr	r0, [r7, #8]
 8001efc:	f7ff fe36 	bl	8001b6c <GFX_get_object_movement_area>

	// if movement areas of the objects are not overlapping
	if (!GFX_are_locations_overlapping(&front_object_movement_area,
 8001f00:	f107 0214 	add.w	r2, r7, #20
 8001f04:	f107 0320 	add.w	r3, r7, #32
 8001f08:	4611      	mov	r1, r2
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f7ff fea8 	bl	8001c60 <GFX_are_locations_overlapping>
 8001f10:	4603      	mov	r3, r0
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d108      	bne.n	8001f28 <GFX_draw_two_gfx_objects_on_background+0x4c>
			&middle_object_movement_area)) {
		// display these two objects on the background separately
		GFX_draw_one_gfx_object_on_background(front_object, bckgnd);
 8001f16:	6879      	ldr	r1, [r7, #4]
 8001f18:	68f8      	ldr	r0, [r7, #12]
 8001f1a:	f7ff ff99 	bl	8001e50 <GFX_draw_one_gfx_object_on_background>
		GFX_draw_one_gfx_object_on_background(middle_object, bckgnd);
 8001f1e:	6879      	ldr	r1, [r7, #4]
 8001f20:	68b8      	ldr	r0, [r7, #8]
 8001f22:	f7ff ff95 	bl	8001e50 <GFX_draw_one_gfx_object_on_background>
		// de-allocate memory for the partial frame buffer
		GFX_deallocate_partial_frame_buffer();

	}

}
 8001f26:	e033      	b.n	8001f90 <GFX_draw_two_gfx_objects_on_background+0xb4>
		GFX_get_object_movement_area(middle_object, &area);
 8001f28:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f2c:	4619      	mov	r1, r3
 8001f2e:	68b8      	ldr	r0, [r7, #8]
 8001f30:	f7ff fe1c 	bl	8001b6c <GFX_get_object_movement_area>
		GFX_allocate_partial_frame_buffer_for_display_area(&area);
 8001f34:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f38:	4618      	mov	r0, r3
 8001f3a:	f7ff febf 	bl	8001cbc <GFX_allocate_partial_frame_buffer_for_display_area>
		GFX_copy_image_part_to_partial_frame_buffer(&bckgnd->image);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	4618      	mov	r0, r3
 8001f42:	f7ff ff0d 	bl	8001d60 <GFX_copy_image_part_to_partial_frame_buffer>
		GFX_partial_frame_buffer_overlay_object(middle_object);
 8001f46:	68b8      	ldr	r0, [r7, #8]
 8001f48:	f7ff ff28 	bl	8001d9c <GFX_partial_frame_buffer_overlay_object>
		GFX_partial_frame_buffer_overlay_object(front_object);
 8001f4c:	68f8      	ldr	r0, [r7, #12]
 8001f4e:	f7ff ff25 	bl	8001d9c <GFX_partial_frame_buffer_overlay_object>
		GFX_draw_gfx_object(&partial_frame_buffer);
 8001f52:	4811      	ldr	r0, [pc, #68]	; (8001f98 <GFX_draw_two_gfx_objects_on_background+0xbc>)
 8001f54:	f7ff fa51 	bl	80013fa <GFX_draw_gfx_object>
		GFX_deallocate_partial_frame_buffer();
 8001f58:	f7ff ff6e 	bl	8001e38 <GFX_deallocate_partial_frame_buffer>
		GFX_get_object_movement_area(front_object, &area);
 8001f5c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f60:	4619      	mov	r1, r3
 8001f62:	68f8      	ldr	r0, [r7, #12]
 8001f64:	f7ff fe02 	bl	8001b6c <GFX_get_object_movement_area>
		GFX_allocate_partial_frame_buffer_for_display_area(&area);
 8001f68:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	f7ff fea5 	bl	8001cbc <GFX_allocate_partial_frame_buffer_for_display_area>
		GFX_copy_image_part_to_partial_frame_buffer(&bckgnd->image);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	4618      	mov	r0, r3
 8001f76:	f7ff fef3 	bl	8001d60 <GFX_copy_image_part_to_partial_frame_buffer>
		GFX_partial_frame_buffer_overlay_object(middle_object);
 8001f7a:	68b8      	ldr	r0, [r7, #8]
 8001f7c:	f7ff ff0e 	bl	8001d9c <GFX_partial_frame_buffer_overlay_object>
		GFX_partial_frame_buffer_overlay_object(front_object);
 8001f80:	68f8      	ldr	r0, [r7, #12]
 8001f82:	f7ff ff0b 	bl	8001d9c <GFX_partial_frame_buffer_overlay_object>
		GFX_draw_gfx_object(&partial_frame_buffer);
 8001f86:	4804      	ldr	r0, [pc, #16]	; (8001f98 <GFX_draw_two_gfx_objects_on_background+0xbc>)
 8001f88:	f7ff fa37 	bl	80013fa <GFX_draw_gfx_object>
		GFX_deallocate_partial_frame_buffer();
 8001f8c:	f7ff ff54 	bl	8001e38 <GFX_deallocate_partial_frame_buffer>
}
 8001f90:	bf00      	nop
 8001f92:	3738      	adds	r7, #56	; 0x38
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bd80      	pop	{r7, pc}
 8001f98:	200000d0 	.word	0x200000d0

08001f9c <GFX_clear_area_on_background>:

void GFX_clear_area_on_background(int16_t x_min, int16_t y_min, int16_t x_max,
		int16_t y_max, graphic_object_t *bckgnd) {
 8001f9c:	b5b0      	push	{r4, r5, r7, lr}
 8001f9e:	b084      	sub	sp, #16
 8001fa0:	af02      	add	r7, sp, #8
 8001fa2:	4604      	mov	r4, r0
 8001fa4:	4608      	mov	r0, r1
 8001fa6:	4611      	mov	r1, r2
 8001fa8:	461a      	mov	r2, r3
 8001faa:	4623      	mov	r3, r4
 8001fac:	80fb      	strh	r3, [r7, #6]
 8001fae:	4603      	mov	r3, r0
 8001fb0:	80bb      	strh	r3, [r7, #4]
 8001fb2:	460b      	mov	r3, r1
 8001fb4:	807b      	strh	r3, [r7, #2]
 8001fb6:	4613      	mov	r3, r2
 8001fb8:	803b      	strh	r3, [r7, #0]
	// specify the frame buffer graphic object parameters
	// the buffer image dimensions is the same as current object dimensions
	partial_frame_buffer.location.x_min = x_min;
 8001fba:	4a2a      	ldr	r2, [pc, #168]	; (8002064 <GFX_clear_area_on_background+0xc8>)
 8001fbc:	88fb      	ldrh	r3, [r7, #6]
 8001fbe:	8193      	strh	r3, [r2, #12]
	partial_frame_buffer.location.y_min = y_min;
 8001fc0:	4a28      	ldr	r2, [pc, #160]	; (8002064 <GFX_clear_area_on_background+0xc8>)
 8001fc2:	88bb      	ldrh	r3, [r7, #4]
 8001fc4:	81d3      	strh	r3, [r2, #14]

	partial_frame_buffer.location.x_max = x_max;
 8001fc6:	4a27      	ldr	r2, [pc, #156]	; (8002064 <GFX_clear_area_on_background+0xc8>)
 8001fc8:	887b      	ldrh	r3, [r7, #2]
 8001fca:	8213      	strh	r3, [r2, #16]
	partial_frame_buffer.location.y_max = y_max;
 8001fcc:	4a25      	ldr	r2, [pc, #148]	; (8002064 <GFX_clear_area_on_background+0xc8>)
 8001fce:	883b      	ldrh	r3, [r7, #0]
 8001fd0:	8253      	strh	r3, [r2, #18]

	// prepare the partial frame image buffer for the area of the current object
	partial_frame_buffer.image.size_x = partial_frame_buffer.location.x_max
 8001fd2:	4b24      	ldr	r3, [pc, #144]	; (8002064 <GFX_clear_area_on_background+0xc8>)
 8001fd4:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001fd8:	b29a      	uxth	r2, r3
			- partial_frame_buffer.location.x_min;
 8001fda:	4b22      	ldr	r3, [pc, #136]	; (8002064 <GFX_clear_area_on_background+0xc8>)
 8001fdc:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001fe0:	b29b      	uxth	r3, r3
 8001fe2:	1ad3      	subs	r3, r2, r3
 8001fe4:	b29a      	uxth	r2, r3
	partial_frame_buffer.image.size_x = partial_frame_buffer.location.x_max
 8001fe6:	4b1f      	ldr	r3, [pc, #124]	; (8002064 <GFX_clear_area_on_background+0xc8>)
 8001fe8:	809a      	strh	r2, [r3, #4]
	partial_frame_buffer.image.size_y = partial_frame_buffer.location.y_max
 8001fea:	4b1e      	ldr	r3, [pc, #120]	; (8002064 <GFX_clear_area_on_background+0xc8>)
 8001fec:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001ff0:	b29a      	uxth	r2, r3
			- partial_frame_buffer.location.y_min;
 8001ff2:	4b1c      	ldr	r3, [pc, #112]	; (8002064 <GFX_clear_area_on_background+0xc8>)
 8001ff4:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001ff8:	b29b      	uxth	r3, r3
 8001ffa:	1ad3      	subs	r3, r2, r3
 8001ffc:	b29a      	uxth	r2, r3
	partial_frame_buffer.image.size_y = partial_frame_buffer.location.y_max
 8001ffe:	4b19      	ldr	r3, [pc, #100]	; (8002064 <GFX_clear_area_on_background+0xc8>)
 8002000:	80da      	strh	r2, [r3, #6]
	partial_frame_buffer.image.size = partial_frame_buffer.image.size_x
 8002002:	4b18      	ldr	r3, [pc, #96]	; (8002064 <GFX_clear_area_on_background+0xc8>)
 8002004:	889b      	ldrh	r3, [r3, #4]
 8002006:	461a      	mov	r2, r3
			* partial_frame_buffer.image.size_y;
 8002008:	4b16      	ldr	r3, [pc, #88]	; (8002064 <GFX_clear_area_on_background+0xc8>)
 800200a:	88db      	ldrh	r3, [r3, #6]
 800200c:	fb02 f303 	mul.w	r3, r2, r3
 8002010:	461a      	mov	r2, r3
	partial_frame_buffer.image.size = partial_frame_buffer.image.size_x
 8002012:	4b14      	ldr	r3, [pc, #80]	; (8002064 <GFX_clear_area_on_background+0xc8>)
 8002014:	609a      	str	r2, [r3, #8]

	// allocate memory for the part of the frame, i.e. prepare the image buffer
	partial_frame_buffer.image.image_array = GFX_allocate_image_buffer(
 8002016:	4b13      	ldr	r3, [pc, #76]	; (8002064 <GFX_clear_area_on_background+0xc8>)
 8002018:	689b      	ldr	r3, [r3, #8]
 800201a:	4618      	mov	r0, r3
 800201c:	f7ff f9d4 	bl	80013c8 <GFX_allocate_image_buffer>
 8002020:	4603      	mov	r3, r0
 8002022:	4a10      	ldr	r2, [pc, #64]	; (8002064 <GFX_clear_area_on_background+0xc8>)
 8002024:	6013      	str	r3, [r2, #0]
			partial_frame_buffer.image.size);

	// copy the appropriate part of the background image to the buffer
	GFX_get_image_part(&bckgnd->image, partial_frame_buffer.location.x_min,
 8002026:	69b8      	ldr	r0, [r7, #24]
 8002028:	4b0e      	ldr	r3, [pc, #56]	; (8002064 <GFX_clear_area_on_background+0xc8>)
 800202a:	f9b3 100c 	ldrsh.w	r1, [r3, #12]
 800202e:	4b0d      	ldr	r3, [pc, #52]	; (8002064 <GFX_clear_area_on_background+0xc8>)
 8002030:	f9b3 400e 	ldrsh.w	r4, [r3, #14]
 8002034:	4b0b      	ldr	r3, [pc, #44]	; (8002064 <GFX_clear_area_on_background+0xc8>)
 8002036:	889d      	ldrh	r5, [r3, #4]
 8002038:	4b0a      	ldr	r3, [pc, #40]	; (8002064 <GFX_clear_area_on_background+0xc8>)
 800203a:	88db      	ldrh	r3, [r3, #6]
 800203c:	4a09      	ldr	r2, [pc, #36]	; (8002064 <GFX_clear_area_on_background+0xc8>)
 800203e:	6812      	ldr	r2, [r2, #0]
 8002040:	9201      	str	r2, [sp, #4]
 8002042:	9300      	str	r3, [sp, #0]
 8002044:	462b      	mov	r3, r5
 8002046:	4622      	mov	r2, r4
 8002048:	f7ff f96d 	bl	8001326 <GFX_get_image_part>
			partial_frame_buffer.image.size_x,
			partial_frame_buffer.image.size_y,
			partial_frame_buffer.image.image_array);

	// display the partial frame buffer
	GFX_draw_gfx_object(&partial_frame_buffer);
 800204c:	4805      	ldr	r0, [pc, #20]	; (8002064 <GFX_clear_area_on_background+0xc8>)
 800204e:	f7ff f9d4 	bl	80013fa <GFX_draw_gfx_object>

	// de-allocate memory for the partial frame buffer
	GFX_deallocate_image_buffer(partial_frame_buffer.image.image_array);
 8002052:	4b04      	ldr	r3, [pc, #16]	; (8002064 <GFX_clear_area_on_background+0xc8>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	4618      	mov	r0, r3
 8002058:	f7ff f9c4 	bl	80013e4 <GFX_deallocate_image_buffer>

}
 800205c:	bf00      	nop
 800205e:	3708      	adds	r7, #8
 8002060:	46bd      	mov	sp, r7
 8002062:	bdb0      	pop	{r4, r5, r7, pc}
 8002064:	200000d0 	.word	0x200000d0

08002068 <GFX_clear_location_on_background>:

void GFX_clear_location_on_background(location_t *location,
		graphic_object_t *bckgnd) {
 8002068:	b590      	push	{r4, r7, lr}
 800206a:	b085      	sub	sp, #20
 800206c:	af02      	add	r7, sp, #8
 800206e:	6078      	str	r0, [r7, #4]
 8002070:	6039      	str	r1, [r7, #0]
	GFX_clear_area_on_background(location->x_min, location->y_min,
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	f9b3 0000 	ldrsh.w	r0, [r3]
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	f9b3 1002 	ldrsh.w	r1, [r3, #2]
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	f9b3 4006 	ldrsh.w	r4, [r3, #6]
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	9300      	str	r3, [sp, #0]
 800208e:	4623      	mov	r3, r4
 8002090:	f7ff ff84 	bl	8001f9c <GFX_clear_area_on_background>
			location->x_max, location->y_max, bckgnd);
}
 8002094:	bf00      	nop
 8002096:	370c      	adds	r7, #12
 8002098:	46bd      	mov	sp, r7
 800209a:	bd90      	pop	{r4, r7, pc}

0800209c <GFX_clear_gfx_object_on_background>:

void GFX_clear_gfx_object_on_background(graphic_object_t *object,
		graphic_object_t *bckgnd) {
 800209c:	b5b0      	push	{r4, r5, r7, lr}
 800209e:	b084      	sub	sp, #16
 80020a0:	af02      	add	r7, sp, #8
 80020a2:	6078      	str	r0, [r7, #4]
 80020a4:	6039      	str	r1, [r7, #0]

	// specify the frame buffer graphic object parameters
	// the buffer image dimensions is the same as current object dimensions
	partial_frame_buffer.location.x_min = object->location.x_min;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
 80020ac:	4b2c      	ldr	r3, [pc, #176]	; (8002160 <GFX_clear_gfx_object_on_background+0xc4>)
 80020ae:	819a      	strh	r2, [r3, #12]
	partial_frame_buffer.location.y_min = object->location.y_min;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 80020b6:	4b2a      	ldr	r3, [pc, #168]	; (8002160 <GFX_clear_gfx_object_on_background+0xc4>)
 80020b8:	81da      	strh	r2, [r3, #14]

	partial_frame_buffer.location.x_max = object->location.x_max;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	f9b3 2010 	ldrsh.w	r2, [r3, #16]
 80020c0:	4b27      	ldr	r3, [pc, #156]	; (8002160 <GFX_clear_gfx_object_on_background+0xc4>)
 80020c2:	821a      	strh	r2, [r3, #16]
	partial_frame_buffer.location.y_max = object->location.y_max;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	f9b3 2012 	ldrsh.w	r2, [r3, #18]
 80020ca:	4b25      	ldr	r3, [pc, #148]	; (8002160 <GFX_clear_gfx_object_on_background+0xc4>)
 80020cc:	825a      	strh	r2, [r3, #18]

	// prepare the partial frame image buffer for the area of the current object
	partial_frame_buffer.image.size_x = partial_frame_buffer.location.x_max
 80020ce:	4b24      	ldr	r3, [pc, #144]	; (8002160 <GFX_clear_gfx_object_on_background+0xc4>)
 80020d0:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80020d4:	b29a      	uxth	r2, r3
			- partial_frame_buffer.location.x_min;
 80020d6:	4b22      	ldr	r3, [pc, #136]	; (8002160 <GFX_clear_gfx_object_on_background+0xc4>)
 80020d8:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80020dc:	b29b      	uxth	r3, r3
 80020de:	1ad3      	subs	r3, r2, r3
 80020e0:	b29a      	uxth	r2, r3
	partial_frame_buffer.image.size_x = partial_frame_buffer.location.x_max
 80020e2:	4b1f      	ldr	r3, [pc, #124]	; (8002160 <GFX_clear_gfx_object_on_background+0xc4>)
 80020e4:	809a      	strh	r2, [r3, #4]
	partial_frame_buffer.image.size_y = partial_frame_buffer.location.y_max
 80020e6:	4b1e      	ldr	r3, [pc, #120]	; (8002160 <GFX_clear_gfx_object_on_background+0xc4>)
 80020e8:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80020ec:	b29a      	uxth	r2, r3
			- partial_frame_buffer.location.y_min;
 80020ee:	4b1c      	ldr	r3, [pc, #112]	; (8002160 <GFX_clear_gfx_object_on_background+0xc4>)
 80020f0:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80020f4:	b29b      	uxth	r3, r3
 80020f6:	1ad3      	subs	r3, r2, r3
 80020f8:	b29a      	uxth	r2, r3
	partial_frame_buffer.image.size_y = partial_frame_buffer.location.y_max
 80020fa:	4b19      	ldr	r3, [pc, #100]	; (8002160 <GFX_clear_gfx_object_on_background+0xc4>)
 80020fc:	80da      	strh	r2, [r3, #6]
	partial_frame_buffer.image.size = partial_frame_buffer.image.size_x
 80020fe:	4b18      	ldr	r3, [pc, #96]	; (8002160 <GFX_clear_gfx_object_on_background+0xc4>)
 8002100:	889b      	ldrh	r3, [r3, #4]
 8002102:	461a      	mov	r2, r3
			* partial_frame_buffer.image.size_y;
 8002104:	4b16      	ldr	r3, [pc, #88]	; (8002160 <GFX_clear_gfx_object_on_background+0xc4>)
 8002106:	88db      	ldrh	r3, [r3, #6]
 8002108:	fb02 f303 	mul.w	r3, r2, r3
 800210c:	461a      	mov	r2, r3
	partial_frame_buffer.image.size = partial_frame_buffer.image.size_x
 800210e:	4b14      	ldr	r3, [pc, #80]	; (8002160 <GFX_clear_gfx_object_on_background+0xc4>)
 8002110:	609a      	str	r2, [r3, #8]

	// allocate memory for the part of the frame, i.e. prepare the image buffer
	partial_frame_buffer.image.image_array = GFX_allocate_image_buffer(
 8002112:	4b13      	ldr	r3, [pc, #76]	; (8002160 <GFX_clear_gfx_object_on_background+0xc4>)
 8002114:	689b      	ldr	r3, [r3, #8]
 8002116:	4618      	mov	r0, r3
 8002118:	f7ff f956 	bl	80013c8 <GFX_allocate_image_buffer>
 800211c:	4603      	mov	r3, r0
 800211e:	4a10      	ldr	r2, [pc, #64]	; (8002160 <GFX_clear_gfx_object_on_background+0xc4>)
 8002120:	6013      	str	r3, [r2, #0]
			partial_frame_buffer.image.size);

	// copy the appropriate part of the background image to the buffer
	GFX_get_image_part(&bckgnd->image, partial_frame_buffer.location.x_min,
 8002122:	6838      	ldr	r0, [r7, #0]
 8002124:	4b0e      	ldr	r3, [pc, #56]	; (8002160 <GFX_clear_gfx_object_on_background+0xc4>)
 8002126:	f9b3 100c 	ldrsh.w	r1, [r3, #12]
 800212a:	4b0d      	ldr	r3, [pc, #52]	; (8002160 <GFX_clear_gfx_object_on_background+0xc4>)
 800212c:	f9b3 400e 	ldrsh.w	r4, [r3, #14]
 8002130:	4b0b      	ldr	r3, [pc, #44]	; (8002160 <GFX_clear_gfx_object_on_background+0xc4>)
 8002132:	889d      	ldrh	r5, [r3, #4]
 8002134:	4b0a      	ldr	r3, [pc, #40]	; (8002160 <GFX_clear_gfx_object_on_background+0xc4>)
 8002136:	88db      	ldrh	r3, [r3, #6]
 8002138:	4a09      	ldr	r2, [pc, #36]	; (8002160 <GFX_clear_gfx_object_on_background+0xc4>)
 800213a:	6812      	ldr	r2, [r2, #0]
 800213c:	9201      	str	r2, [sp, #4]
 800213e:	9300      	str	r3, [sp, #0]
 8002140:	462b      	mov	r3, r5
 8002142:	4622      	mov	r2, r4
 8002144:	f7ff f8ef 	bl	8001326 <GFX_get_image_part>
			partial_frame_buffer.image.size_x,
			partial_frame_buffer.image.size_y,
			partial_frame_buffer.image.image_array);

	// display the partial frame buffer
	GFX_draw_gfx_object(&partial_frame_buffer);
 8002148:	4805      	ldr	r0, [pc, #20]	; (8002160 <GFX_clear_gfx_object_on_background+0xc4>)
 800214a:	f7ff f956 	bl	80013fa <GFX_draw_gfx_object>

	// de-allocate memory for the partial frame buffer
	GFX_deallocate_image_buffer(partial_frame_buffer.image.image_array);
 800214e:	4b04      	ldr	r3, [pc, #16]	; (8002160 <GFX_clear_gfx_object_on_background+0xc4>)
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	4618      	mov	r0, r3
 8002154:	f7ff f946 	bl	80013e4 <GFX_deallocate_image_buffer>

}
 8002158:	bf00      	nop
 800215a:	3708      	adds	r7, #8
 800215c:	46bd      	mov	sp, r7
 800215e:	bdb0      	pop	{r4, r5, r7, pc}
 8002160:	200000d0 	.word	0x200000d0

08002164 <GFX_display_text_object>:
	// draw objects in their new location
	GFX_draw_two_gfx_objects_on_background(front_object, middle_object, bckgnd);

}

void GFX_display_text_object(text_object_t *txt_object) {
 8002164:	b580      	push	{r7, lr}
 8002166:	b082      	sub	sp, #8
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]

	UG_FontSelect(txt_object->font);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	689b      	ldr	r3, [r3, #8]
 8002170:	4618      	mov	r0, r3
 8002172:	f008 f9cb 	bl	800a50c <UG_FontSelect>
	UG_SetForecolor(txt_object->fore_color);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	68db      	ldr	r3, [r3, #12]
 800217a:	4618      	mov	r0, r3
 800217c:	f008 fad6 	bl	800a72c <UG_SetForecolor>
	UG_SetBackcolor(txt_object->back_color);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	691b      	ldr	r3, [r3, #16]
 8002184:	4618      	mov	r0, r3
 8002186:	f008 fae1 	bl	800a74c <UG_SetBackcolor>

	UG_PutString(txt_object->x_min, txt_object->y_min, txt_object->text);
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002190:	4618      	mov	r0, r3
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8002198:	4619      	mov	r1, r3
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	461a      	mov	r2, r3
 80021a0:	f008 fa3a 	bl	800a618 <UG_PutString>

}
 80021a4:	bf00      	nop
 80021a6:	3708      	adds	r7, #8
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bd80      	pop	{r7, pc}

080021ac <GFX_display_progress_bar>:

void GFX_display_progress_bar(progress_bar_t *progress_bar) {
 80021ac:	b590      	push	{r4, r7, lr}
 80021ae:	b085      	sub	sp, #20
 80021b0:	af02      	add	r7, sp, #8
 80021b2:	6078      	str	r0, [r7, #4]

	UG_FillFrame(progress_bar->bar.x_min, progress_bar->bar.y_min,
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80021ba:	4618      	mov	r0, r3
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80021c2:	4619      	mov	r1, r3
			progress_bar->bar.x_max, progress_bar->bar.y_max,
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
	UG_FillFrame(progress_bar->bar.x_min, progress_bar->bar.y_min,
 80021ca:	461a      	mov	r2, r3
			progress_bar->bar.x_max, progress_bar->bar.y_max,
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
	UG_FillFrame(progress_bar->bar.x_min, progress_bar->bar.y_min,
 80021d2:	461c      	mov	r4, r3
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	691b      	ldr	r3, [r3, #16]
 80021d8:	9300      	str	r3, [sp, #0]
 80021da:	4623      	mov	r3, r4
 80021dc:	f008 f9c8 	bl	800a570 <UG_FillFrame>
			progress_bar->bar.color);

	UG_FillFrame(progress_bar->bar.x_max, progress_bar->bar.y_min,
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80021e6:	4618      	mov	r0, r3
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80021ee:	4619      	mov	r1, r3
			progress_bar->bar.x_min + progress_bar->full_length_px,
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80021f6:	461a      	mov	r2, r3
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	785b      	ldrb	r3, [r3, #1]
	UG_FillFrame(progress_bar->bar.x_max, progress_bar->bar.y_min,
 80021fc:	441a      	add	r2, r3
			progress_bar->bar.y_max, progress_bar->background_color);
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
	UG_FillFrame(progress_bar->bar.x_max, progress_bar->bar.y_min,
 8002204:	461c      	mov	r4, r3
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	695b      	ldr	r3, [r3, #20]
 800220a:	9300      	str	r3, [sp, #0]
 800220c:	4623      	mov	r3, r4
 800220e:	f008 f9af 	bl	800a570 <UG_FillFrame>
}
 8002212:	bf00      	nop
 8002214:	370c      	adds	r7, #12
 8002216:	46bd      	mov	sp, r7
 8002218:	bd90      	pop	{r4, r7, pc}

0800221a <MATH_init_random_generator>:




void MATH_init_random_generator(void)
{
 800221a:	b580      	push	{r7, lr}
 800221c:	af00      	add	r7, sp, #0
	// use the current millisecond tick counter as a seed for random generator
	srand( HAL_GetTick() );
 800221e:	f002 f80f 	bl	8004240 <HAL_GetTick>
 8002222:	4603      	mov	r3, r0
 8002224:	4618      	mov	r0, r3
 8002226:	f008 ff6b 	bl	800b100 <srand>
}
 800222a:	bf00      	nop
 800222c:	bd80      	pop	{r7, pc}

0800222e <MATH_random_integer_number_from_interval>:




int32_t MATH_random_integer_number_from_interval(int32_t x_min, int32_t x_max)
{
 800222e:	b580      	push	{r7, lr}
 8002230:	b084      	sub	sp, #16
 8002232:	af00      	add	r7, sp, #0
 8002234:	6078      	str	r0, [r7, #4]
 8002236:	6039      	str	r1, [r7, #0]
	uint32_t	interval_length;



	interval_length = x_max - x_min;
 8002238:	683a      	ldr	r2, [r7, #0]
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	1ad3      	subs	r3, r2, r3
 800223e:	60fb      	str	r3, [r7, #12]

	return   ( x_min + ( rand() % (interval_length + 1) ) );
 8002240:	f008 ff8c 	bl	800b15c <rand>
 8002244:	4603      	mov	r3, r0
 8002246:	461a      	mov	r2, r3
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	3301      	adds	r3, #1
 800224c:	fbb2 f1f3 	udiv	r1, r2, r3
 8002250:	fb01 f303 	mul.w	r3, r1, r3
 8002254:	1ad2      	subs	r2, r2, r3
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	4413      	add	r3, r2

}
 800225a:	4618      	mov	r0, r3
 800225c:	3710      	adds	r7, #16
 800225e:	46bd      	mov	sp, r7
 8002260:	bd80      	pop	{r7, pc}

08002262 <MATH_random_sign>:


int8_t MATH_random_sign(void)
{
 8002262:	b580      	push	{r7, lr}
 8002264:	af00      	add	r7, sp, #0
	if ( rand() > (RAND_MAX/2) )
 8002266:	f008 ff79 	bl	800b15c <rand>
 800226a:	4603      	mov	r3, r0
 800226c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002270:	db01      	blt.n	8002276 <MATH_random_sign+0x14>
	{
		return 1;
 8002272:	2301      	movs	r3, #1
 8002274:	e001      	b.n	800227a <MATH_random_sign+0x18>
	}
	else
	{
		return -1;
 8002276:	f04f 33ff 	mov.w	r3, #4294967295
	}

}
 800227a:	4618      	mov	r0, r3
 800227c:	bd80      	pop	{r7, pc}

0800227e <MATH_calculate_distance_between_points>:




uint32_t MATH_calculate_distance_between_points(int16_t x1, int16_t y1, int16_t x2, int16_t y2)
{
 800227e:	b590      	push	{r4, r7, lr}
 8002280:	b087      	sub	sp, #28
 8002282:	af00      	add	r7, sp, #0
 8002284:	4604      	mov	r4, r0
 8002286:	4608      	mov	r0, r1
 8002288:	4611      	mov	r1, r2
 800228a:	461a      	mov	r2, r3
 800228c:	4623      	mov	r3, r4
 800228e:	80fb      	strh	r3, [r7, #6]
 8002290:	4603      	mov	r3, r0
 8002292:	80bb      	strh	r3, [r7, #4]
 8002294:	460b      	mov	r3, r1
 8002296:	807b      	strh	r3, [r7, #2]
 8002298:	4613      	mov	r3, r2
 800229a:	803b      	strh	r3, [r7, #0]
	uint32_t dx, dy, distance;

	dx = x1 - x2;
 800229c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80022a0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80022a4:	1ad3      	subs	r3, r2, r3
 80022a6:	617b      	str	r3, [r7, #20]
	dy = y1 - y2;
 80022a8:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80022ac:	f9b7 3000 	ldrsh.w	r3, [r7]
 80022b0:	1ad3      	subs	r3, r2, r3
 80022b2:	613b      	str	r3, [r7, #16]


	distance = ( (uint32_t) sqrt( dx*dx + dy*dy ) );
 80022b4:	697b      	ldr	r3, [r7, #20]
 80022b6:	fb03 f203 	mul.w	r2, r3, r3
 80022ba:	693b      	ldr	r3, [r7, #16]
 80022bc:	fb03 f303 	mul.w	r3, r3, r3
 80022c0:	4413      	add	r3, r2
 80022c2:	4618      	mov	r0, r3
 80022c4:	f7fe f93e 	bl	8000544 <__aeabi_ui2d>
 80022c8:	4602      	mov	r2, r0
 80022ca:	460b      	mov	r3, r1
 80022cc:	ec43 2b10 	vmov	d0, r2, r3
 80022d0:	f008 fcf0 	bl	800acb4 <sqrt>
 80022d4:	ec53 2b10 	vmov	r2, r3, d0
 80022d8:	4610      	mov	r0, r2
 80022da:	4619      	mov	r1, r3
 80022dc:	f7fe fc5c 	bl	8000b98 <__aeabi_d2uiz>
 80022e0:	4603      	mov	r3, r0
 80022e2:	60fb      	str	r3, [r7, #12]

	return distance;
 80022e4:	68fb      	ldr	r3, [r7, #12]

}
 80022e6:	4618      	mov	r0, r3
 80022e8:	371c      	adds	r7, #28
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd90      	pop	{r4, r7, pc}

080022ee <OBJ_init>:

// ------------- Public function implementations --------------

// init all the objects
void OBJ_init(void)
{
 80022ee:	b580      	push	{r7, lr}
 80022f0:	af00      	add	r7, sp, #0
	// init settings
	OBJ_init_settings();
 80022f2:	f000 f81d 	bl	8002330 <OBJ_init_settings>
	OBJ_init_game_status();
 80022f6:	f000 f83b 	bl	8002370 <OBJ_init_game_status>
	OBJ_init_canvas();
 80022fa:	f000 f845 	bl	8002388 <OBJ_init_canvas>

	// full screen images
	OBJ_init_splash_screen();
 80022fe:	f000 f8a1 	bl	8002444 <OBJ_init_splash_screen>
	OBJ_init_background();
 8002302:	f000 f8cf 	bl	80024a4 <OBJ_init_background>

	// sprites
	OBJ_init_game_over_sprite();
 8002306:	f000 f8fd 	bl	8002504 <OBJ_init_game_over_sprite>
	OBJ_init_press_any_key_sprite();
 800230a:	f000 f92b 	bl	8002564 <OBJ_init_press_any_key_sprite>
	OBJ_init_arduinos();
 800230e:	f000 f9e9 	bl	80026e4 <OBJ_init_arduinos>
	OBJ_init_crosshair();
 8002312:	f000 fa8f 	bl	8002834 <OBJ_init_crosshair>
	OBJ_init_countdown_digit_sprites();
 8002316:	f000 f955 	bl	80025c4 <OBJ_init_countdown_digit_sprites>


	// text boxes
	OBJ_init_score_box_title();
 800231a:	f000 fbb7 	bl	8002a8c <OBJ_init_score_box_title>
	OBJ_init_score_text();
 800231e:	f000 fbef 	bl	8002b00 <OBJ_init_score_text>

	OBJ_init_time_box_title();
 8002322:	f000 fc0d 	bl	8002b40 <OBJ_init_time_box_title>


	// init progress bar
	OBJ_init_timeout_bar();
 8002326:	f000 fc2f 	bl	8002b88 <OBJ_init_timeout_bar>


}
 800232a:	bf00      	nop
 800232c:	bd80      	pop	{r7, pc}
	...

08002330 <OBJ_init_settings>:
// ---------------- OBJECTS for SETTINGS ----------------



void OBJ_init_settings(void)
{
 8002330:	b480      	push	{r7}
 8002332:	af00      	add	r7, sp, #0
	// set the min/max limits for velocity of moving objects
	settings.abs_velocity_min.x = 1;
 8002334:	4b0d      	ldr	r3, [pc, #52]	; (800236c <OBJ_init_settings+0x3c>)
 8002336:	2201      	movs	r2, #1
 8002338:	701a      	strb	r2, [r3, #0]
	settings.abs_velocity_min.y = 1;
 800233a:	4b0c      	ldr	r3, [pc, #48]	; (800236c <OBJ_init_settings+0x3c>)
 800233c:	2201      	movs	r2, #1
 800233e:	705a      	strb	r2, [r3, #1]

	settings.abs_velocity_max.x = 4;
 8002340:	4b0a      	ldr	r3, [pc, #40]	; (800236c <OBJ_init_settings+0x3c>)
 8002342:	2204      	movs	r2, #4
 8002344:	709a      	strb	r2, [r3, #2]
	settings.abs_velocity_max.y = 4;
 8002346:	4b09      	ldr	r3, [pc, #36]	; (800236c <OBJ_init_settings+0x3c>)
 8002348:	2204      	movs	r2, #4
 800234a:	70da      	strb	r2, [r3, #3]

	// set timing parameters
	settings.game_play_time = 20000; 			// duration for game play (in milliseconds)
 800234c:	4b07      	ldr	r3, [pc, #28]	; (800236c <OBJ_init_settings+0x3c>)
 800234e:	f644 6220 	movw	r2, #20000	; 0x4e20
 8002352:	605a      	str	r2, [r3, #4]
	settings.game_play_update_period = 10;		// duration between game play updates (in milliseconds)
 8002354:	4b05      	ldr	r3, [pc, #20]	; (800236c <OBJ_init_settings+0x3c>)
 8002356:	220a      	movs	r2, #10
 8002358:	609a      	str	r2, [r3, #8]

	// missed shot penalty
	settings.missed_shot_penalty = 50;
 800235a:	4b04      	ldr	r3, [pc, #16]	; (800236c <OBJ_init_settings+0x3c>)
 800235c:	2232      	movs	r2, #50	; 0x32
 800235e:	819a      	strh	r2, [r3, #12]

}
 8002360:	bf00      	nop
 8002362:	46bd      	mov	sp, r7
 8002364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002368:	4770      	bx	lr
 800236a:	bf00      	nop
 800236c:	2000011c 	.word	0x2000011c

08002370 <OBJ_init_game_status>:




void OBJ_init_game_status(void)
{
 8002370:	b480      	push	{r7}
 8002372:	af00      	add	r7, sp, #0
	game_status.score = 0;
 8002374:	4b03      	ldr	r3, [pc, #12]	; (8002384 <OBJ_init_game_status+0x14>)
 8002376:	2200      	movs	r2, #0
 8002378:	801a      	strh	r2, [r3, #0]
}
 800237a:	bf00      	nop
 800237c:	46bd      	mov	sp, r7
 800237e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002382:	4770      	bx	lr
 8002384:	2000012c 	.word	0x2000012c

08002388 <OBJ_init_canvas>:



// object "constructor"
void OBJ_init_canvas(void)
{
 8002388:	b480      	push	{r7}
 800238a:	af00      	add	r7, sp, #0
	// whole area
		canvas.whole_area.x_min = 0;
 800238c:	4b2c      	ldr	r3, [pc, #176]	; (8002440 <OBJ_init_canvas+0xb8>)
 800238e:	2200      	movs	r2, #0
 8002390:	801a      	strh	r2, [r3, #0]
		canvas.whole_area.y_min = 0;
 8002392:	4b2b      	ldr	r3, [pc, #172]	; (8002440 <OBJ_init_canvas+0xb8>)
 8002394:	2200      	movs	r2, #0
 8002396:	805a      	strh	r2, [r3, #2]

		canvas.whole_area.x_max = DISPLAY_SIZE_X - 1;
 8002398:	4b29      	ldr	r3, [pc, #164]	; (8002440 <OBJ_init_canvas+0xb8>)
 800239a:	f240 123f 	movw	r2, #319	; 0x13f
 800239e:	809a      	strh	r2, [r3, #4]
		canvas.whole_area.y_max = DISPLAY_SIZE_Y - 1;
 80023a0:	4b27      	ldr	r3, [pc, #156]	; (8002440 <OBJ_init_canvas+0xb8>)
 80023a2:	22ef      	movs	r2, #239	; 0xef
 80023a4:	80da      	strh	r2, [r3, #6]

		canvas.whole_area.x_center = DISPLAY_CENTER_X;
 80023a6:	4b26      	ldr	r3, [pc, #152]	; (8002440 <OBJ_init_canvas+0xb8>)
 80023a8:	229f      	movs	r2, #159	; 0x9f
 80023aa:	811a      	strh	r2, [r3, #8]
		canvas.whole_area.y_center = DISPLAY_CENTER_Y;
 80023ac:	4b24      	ldr	r3, [pc, #144]	; (8002440 <OBJ_init_canvas+0xb8>)
 80023ae:	2277      	movs	r2, #119	; 0x77
 80023b0:	815a      	strh	r2, [r3, #10]



	// above ground area
		canvas.above_ground.x_min = 0;
 80023b2:	4b23      	ldr	r3, [pc, #140]	; (8002440 <OBJ_init_canvas+0xb8>)
 80023b4:	2200      	movs	r2, #0
 80023b6:	819a      	strh	r2, [r3, #12]
		canvas.above_ground.y_min = 0;
 80023b8:	4b21      	ldr	r3, [pc, #132]	; (8002440 <OBJ_init_canvas+0xb8>)
 80023ba:	2200      	movs	r2, #0
 80023bc:	81da      	strh	r2, [r3, #14]

		canvas.above_ground.x_max = canvas.whole_area.x_max;
 80023be:	4b20      	ldr	r3, [pc, #128]	; (8002440 <OBJ_init_canvas+0xb8>)
 80023c0:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 80023c4:	4b1e      	ldr	r3, [pc, #120]	; (8002440 <OBJ_init_canvas+0xb8>)
 80023c6:	821a      	strh	r2, [r3, #16]
		canvas.above_ground.y_max = 200;
 80023c8:	4b1d      	ldr	r3, [pc, #116]	; (8002440 <OBJ_init_canvas+0xb8>)
 80023ca:	22c8      	movs	r2, #200	; 0xc8
 80023cc:	825a      	strh	r2, [r3, #18]

		canvas.above_ground.x_center = DISPLAY_CENTER_X;
 80023ce:	4b1c      	ldr	r3, [pc, #112]	; (8002440 <OBJ_init_canvas+0xb8>)
 80023d0:	229f      	movs	r2, #159	; 0x9f
 80023d2:	829a      	strh	r2, [r3, #20]
		canvas.above_ground.y_center = canvas.above_ground.y_max/2;
 80023d4:	4b1a      	ldr	r3, [pc, #104]	; (8002440 <OBJ_init_canvas+0xb8>)
 80023d6:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80023da:	0fda      	lsrs	r2, r3, #31
 80023dc:	4413      	add	r3, r2
 80023de:	105b      	asrs	r3, r3, #1
 80023e0:	b21a      	sxth	r2, r3
 80023e2:	4b17      	ldr	r3, [pc, #92]	; (8002440 <OBJ_init_canvas+0xb8>)
 80023e4:	82da      	strh	r2, [r3, #22]


	// below ground area
		canvas.below_ground.x_min = 0;
 80023e6:	4b16      	ldr	r3, [pc, #88]	; (8002440 <OBJ_init_canvas+0xb8>)
 80023e8:	2200      	movs	r2, #0
 80023ea:	831a      	strh	r2, [r3, #24]
		canvas.below_ground.y_min = canvas.above_ground.y_max + 1;
 80023ec:	4b14      	ldr	r3, [pc, #80]	; (8002440 <OBJ_init_canvas+0xb8>)
 80023ee:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80023f2:	b29b      	uxth	r3, r3
 80023f4:	3301      	adds	r3, #1
 80023f6:	b29b      	uxth	r3, r3
 80023f8:	b21a      	sxth	r2, r3
 80023fa:	4b11      	ldr	r3, [pc, #68]	; (8002440 <OBJ_init_canvas+0xb8>)
 80023fc:	835a      	strh	r2, [r3, #26]

		canvas.below_ground.x_max = canvas.whole_area.x_max;
 80023fe:	4b10      	ldr	r3, [pc, #64]	; (8002440 <OBJ_init_canvas+0xb8>)
 8002400:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 8002404:	4b0e      	ldr	r3, [pc, #56]	; (8002440 <OBJ_init_canvas+0xb8>)
 8002406:	839a      	strh	r2, [r3, #28]
		canvas.below_ground.y_max = canvas.whole_area.y_max;
 8002408:	4b0d      	ldr	r3, [pc, #52]	; (8002440 <OBJ_init_canvas+0xb8>)
 800240a:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 800240e:	4b0c      	ldr	r3, [pc, #48]	; (8002440 <OBJ_init_canvas+0xb8>)
 8002410:	83da      	strh	r2, [r3, #30]

		canvas.below_ground.x_center = DISPLAY_CENTER_X;
 8002412:	4b0b      	ldr	r3, [pc, #44]	; (8002440 <OBJ_init_canvas+0xb8>)
 8002414:	229f      	movs	r2, #159	; 0x9f
 8002416:	841a      	strh	r2, [r3, #32]
		canvas.below_ground.y_center = (canvas.below_ground.y_max - canvas.below_ground.y_min) / 2;
 8002418:	4b09      	ldr	r3, [pc, #36]	; (8002440 <OBJ_init_canvas+0xb8>)
 800241a:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 800241e:	461a      	mov	r2, r3
 8002420:	4b07      	ldr	r3, [pc, #28]	; (8002440 <OBJ_init_canvas+0xb8>)
 8002422:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 8002426:	1ad3      	subs	r3, r2, r3
 8002428:	0fda      	lsrs	r2, r3, #31
 800242a:	4413      	add	r3, r2
 800242c:	105b      	asrs	r3, r3, #1
 800242e:	b21a      	sxth	r2, r3
 8002430:	4b03      	ldr	r3, [pc, #12]	; (8002440 <OBJ_init_canvas+0xb8>)
 8002432:	845a      	strh	r2, [r3, #34]	; 0x22
}
 8002434:	bf00      	nop
 8002436:	46bd      	mov	sp, r7
 8002438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243c:	4770      	bx	lr
 800243e:	bf00      	nop
 8002440:	20000130 	.word	0x20000130

08002444 <OBJ_init_splash_screen>:
// ------------------ FULL SCREEN IMAGES ----------------------


// object "constructor"
void OBJ_init_splash_screen(void)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	af00      	add	r7, sp, #0
	// init graphic object

		// init image
		splash_screen.image.image_array = (uint16_t*) splash_screen_img;
 8002448:	4b13      	ldr	r3, [pc, #76]	; (8002498 <OBJ_init_splash_screen+0x54>)
 800244a:	4a14      	ldr	r2, [pc, #80]	; (800249c <OBJ_init_splash_screen+0x58>)
 800244c:	601a      	str	r2, [r3, #0]

		splash_screen.image.size_x = 320;
 800244e:	4b12      	ldr	r3, [pc, #72]	; (8002498 <OBJ_init_splash_screen+0x54>)
 8002450:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002454:	809a      	strh	r2, [r3, #4]
		splash_screen.image.size_y = 240;
 8002456:	4b10      	ldr	r3, [pc, #64]	; (8002498 <OBJ_init_splash_screen+0x54>)
 8002458:	22f0      	movs	r2, #240	; 0xf0
 800245a:	80da      	strh	r2, [r3, #6]
		splash_screen.image.size = splash_screen.image.size_x * splash_screen.image.size_y;
 800245c:	4b0e      	ldr	r3, [pc, #56]	; (8002498 <OBJ_init_splash_screen+0x54>)
 800245e:	889b      	ldrh	r3, [r3, #4]
 8002460:	461a      	mov	r2, r3
 8002462:	4b0d      	ldr	r3, [pc, #52]	; (8002498 <OBJ_init_splash_screen+0x54>)
 8002464:	88db      	ldrh	r3, [r3, #6]
 8002466:	fb02 f303 	mul.w	r3, r2, r3
 800246a:	461a      	mov	r2, r3
 800246c:	4b0a      	ldr	r3, [pc, #40]	; (8002498 <OBJ_init_splash_screen+0x54>)
 800246e:	609a      	str	r2, [r3, #8]

		// init the graphic object location
		GFX_init_location_restrictions (&splash_screen, &canvas.whole_area );
 8002470:	490b      	ldr	r1, [pc, #44]	; (80024a0 <OBJ_init_splash_screen+0x5c>)
 8002472:	4809      	ldr	r0, [pc, #36]	; (8002498 <OBJ_init_splash_screen+0x54>)
 8002474:	f7ff f808 	bl	8001488 <GFX_init_location_restrictions>
		GFX_init_gfx_object_location( &splash_screen, 0, 0);
 8002478:	2200      	movs	r2, #0
 800247a:	2100      	movs	r1, #0
 800247c:	4806      	ldr	r0, [pc, #24]	; (8002498 <OBJ_init_splash_screen+0x54>)
 800247e:	f7ff f975 	bl	800176c <GFX_init_gfx_object_location>


		// set the initial object velocity
		GFX_set_gfx_object_velocity(&splash_screen, 0, 0);
 8002482:	2200      	movs	r2, #0
 8002484:	2100      	movs	r1, #0
 8002486:	4804      	ldr	r0, [pc, #16]	; (8002498 <OBJ_init_splash_screen+0x54>)
 8002488:	f7ff fa13 	bl	80018b2 <GFX_set_gfx_object_velocity>

		// set edge parameters
		splash_screen.edge_behavior = EDGE_IGNORE;
 800248c:	4b02      	ldr	r3, [pc, #8]	; (8002498 <OBJ_init_splash_screen+0x54>)
 800248e:	2202      	movs	r2, #2
 8002490:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a



}
 8002494:	bf00      	nop
 8002496:	bd80      	pop	{r7, pc}
 8002498:	20000154 	.word	0x20000154
 800249c:	0800c5f0 	.word	0x0800c5f0
 80024a0:	20000130 	.word	0x20000130

080024a4 <OBJ_init_background>:



// object "constructor"
void OBJ_init_background(void)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	af00      	add	r7, sp, #0
	// init graphic object

		// init image
		background.image.image_array = (uint16_t*) background_img;
 80024a8:	4b13      	ldr	r3, [pc, #76]	; (80024f8 <OBJ_init_background+0x54>)
 80024aa:	4a14      	ldr	r2, [pc, #80]	; (80024fc <OBJ_init_background+0x58>)
 80024ac:	601a      	str	r2, [r3, #0]

		background.image.size_x = 320;
 80024ae:	4b12      	ldr	r3, [pc, #72]	; (80024f8 <OBJ_init_background+0x54>)
 80024b0:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80024b4:	809a      	strh	r2, [r3, #4]
		background.image.size_y = 240;
 80024b6:	4b10      	ldr	r3, [pc, #64]	; (80024f8 <OBJ_init_background+0x54>)
 80024b8:	22f0      	movs	r2, #240	; 0xf0
 80024ba:	80da      	strh	r2, [r3, #6]
		background.image.size = background.image.size_x * background.image.size_y;
 80024bc:	4b0e      	ldr	r3, [pc, #56]	; (80024f8 <OBJ_init_background+0x54>)
 80024be:	889b      	ldrh	r3, [r3, #4]
 80024c0:	461a      	mov	r2, r3
 80024c2:	4b0d      	ldr	r3, [pc, #52]	; (80024f8 <OBJ_init_background+0x54>)
 80024c4:	88db      	ldrh	r3, [r3, #6]
 80024c6:	fb02 f303 	mul.w	r3, r2, r3
 80024ca:	461a      	mov	r2, r3
 80024cc:	4b0a      	ldr	r3, [pc, #40]	; (80024f8 <OBJ_init_background+0x54>)
 80024ce:	609a      	str	r2, [r3, #8]

		// init the graphic object location
		GFX_init_location_restrictions (&background, &canvas.whole_area );
 80024d0:	490b      	ldr	r1, [pc, #44]	; (8002500 <OBJ_init_background+0x5c>)
 80024d2:	4809      	ldr	r0, [pc, #36]	; (80024f8 <OBJ_init_background+0x54>)
 80024d4:	f7fe ffd8 	bl	8001488 <GFX_init_location_restrictions>
		GFX_init_gfx_object_location( &background, 0, 0);
 80024d8:	2200      	movs	r2, #0
 80024da:	2100      	movs	r1, #0
 80024dc:	4806      	ldr	r0, [pc, #24]	; (80024f8 <OBJ_init_background+0x54>)
 80024de:	f7ff f945 	bl	800176c <GFX_init_gfx_object_location>


		// set the initial object velocity
		GFX_set_gfx_object_velocity(&background, 0, 0);
 80024e2:	2200      	movs	r2, #0
 80024e4:	2100      	movs	r1, #0
 80024e6:	4804      	ldr	r0, [pc, #16]	; (80024f8 <OBJ_init_background+0x54>)
 80024e8:	f7ff f9e3 	bl	80018b2 <GFX_set_gfx_object_velocity>

		// set edge parameters
		background.edge_behavior = EDGE_IGNORE;
 80024ec:	4b02      	ldr	r3, [pc, #8]	; (80024f8 <OBJ_init_background+0x54>)
 80024ee:	2202      	movs	r2, #2
 80024f0:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a


}
 80024f4:	bf00      	nop
 80024f6:	bd80      	pop	{r7, pc}
 80024f8:	200001a0 	.word	0x200001a0
 80024fc:	08031df0 	.word	0x08031df0
 8002500:	20000130 	.word	0x20000130

08002504 <OBJ_init_game_over_sprite>:
// In computer graphics, a sprite is a two-dimensional bitmap that is
// integrated into a larger scene, most often in a 2D video game.

// object "constructor"
void OBJ_init_game_over_sprite(void)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	af00      	add	r7, sp, #0
	// init graphic object

		// init image
		game_over_sprite.image.image_array = (uint16_t*) game_over_img;
 8002508:	4b13      	ldr	r3, [pc, #76]	; (8002558 <OBJ_init_game_over_sprite+0x54>)
 800250a:	4a14      	ldr	r2, [pc, #80]	; (800255c <OBJ_init_game_over_sprite+0x58>)
 800250c:	601a      	str	r2, [r3, #0]

		game_over_sprite.image.size_x = 242;
 800250e:	4b12      	ldr	r3, [pc, #72]	; (8002558 <OBJ_init_game_over_sprite+0x54>)
 8002510:	22f2      	movs	r2, #242	; 0xf2
 8002512:	809a      	strh	r2, [r3, #4]
		game_over_sprite.image.size_y = 81;
 8002514:	4b10      	ldr	r3, [pc, #64]	; (8002558 <OBJ_init_game_over_sprite+0x54>)
 8002516:	2251      	movs	r2, #81	; 0x51
 8002518:	80da      	strh	r2, [r3, #6]
		game_over_sprite.image.size = game_over_sprite.image.size_x * game_over_sprite.image.size_y;
 800251a:	4b0f      	ldr	r3, [pc, #60]	; (8002558 <OBJ_init_game_over_sprite+0x54>)
 800251c:	889b      	ldrh	r3, [r3, #4]
 800251e:	461a      	mov	r2, r3
 8002520:	4b0d      	ldr	r3, [pc, #52]	; (8002558 <OBJ_init_game_over_sprite+0x54>)
 8002522:	88db      	ldrh	r3, [r3, #6]
 8002524:	fb02 f303 	mul.w	r3, r2, r3
 8002528:	461a      	mov	r2, r3
 800252a:	4b0b      	ldr	r3, [pc, #44]	; (8002558 <OBJ_init_game_over_sprite+0x54>)
 800252c:	609a      	str	r2, [r3, #8]

		// init the graphic object location
		GFX_init_location_restrictions ( &game_over_sprite, &canvas.whole_area );
 800252e:	490c      	ldr	r1, [pc, #48]	; (8002560 <OBJ_init_game_over_sprite+0x5c>)
 8002530:	4809      	ldr	r0, [pc, #36]	; (8002558 <OBJ_init_game_over_sprite+0x54>)
 8002532:	f7fe ffa9 	bl	8001488 <GFX_init_location_restrictions>
		GFX_init_gfx_object_location( &game_over_sprite, 39, 53 );
 8002536:	2235      	movs	r2, #53	; 0x35
 8002538:	2127      	movs	r1, #39	; 0x27
 800253a:	4807      	ldr	r0, [pc, #28]	; (8002558 <OBJ_init_game_over_sprite+0x54>)
 800253c:	f7ff f916 	bl	800176c <GFX_init_gfx_object_location>



		// set the initial object velocity
		GFX_set_gfx_object_velocity(&game_over_sprite, 0, 0);
 8002540:	2200      	movs	r2, #0
 8002542:	2100      	movs	r1, #0
 8002544:	4804      	ldr	r0, [pc, #16]	; (8002558 <OBJ_init_game_over_sprite+0x54>)
 8002546:	f7ff f9b4 	bl	80018b2 <GFX_set_gfx_object_velocity>


		// set edge parameters
		game_over_sprite.edge_behavior = EDGE_IGNORE;
 800254a:	4b03      	ldr	r3, [pc, #12]	; (8002558 <OBJ_init_game_over_sprite+0x54>)
 800254c:	2202      	movs	r2, #2
 800254e:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
}
 8002552:	bf00      	nop
 8002554:	bd80      	pop	{r7, pc}
 8002556:	bf00      	nop
 8002558:	200001ec 	.word	0x200001ec
 800255c:	0805bb5c 	.word	0x0805bb5c
 8002560:	20000130 	.word	0x20000130

08002564 <OBJ_init_press_any_key_sprite>:



// object "constructor"
void OBJ_init_press_any_key_sprite(void)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	af00      	add	r7, sp, #0
	// init graphic object

		// init image
		press_any_key_sprite.image.image_array = (uint16_t*) press_any_key_img;
 8002568:	4b13      	ldr	r3, [pc, #76]	; (80025b8 <OBJ_init_press_any_key_sprite+0x54>)
 800256a:	4a14      	ldr	r2, [pc, #80]	; (80025bc <OBJ_init_press_any_key_sprite+0x58>)
 800256c:	601a      	str	r2, [r3, #0]

		press_any_key_sprite.image.size_x = 260;
 800256e:	4b12      	ldr	r3, [pc, #72]	; (80025b8 <OBJ_init_press_any_key_sprite+0x54>)
 8002570:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002574:	809a      	strh	r2, [r3, #4]
		press_any_key_sprite.image.size_y = 23;
 8002576:	4b10      	ldr	r3, [pc, #64]	; (80025b8 <OBJ_init_press_any_key_sprite+0x54>)
 8002578:	2217      	movs	r2, #23
 800257a:	80da      	strh	r2, [r3, #6]
		press_any_key_sprite.image.size = press_any_key_sprite.image.size_x * press_any_key_sprite.image.size_y;
 800257c:	4b0e      	ldr	r3, [pc, #56]	; (80025b8 <OBJ_init_press_any_key_sprite+0x54>)
 800257e:	889b      	ldrh	r3, [r3, #4]
 8002580:	461a      	mov	r2, r3
 8002582:	4b0d      	ldr	r3, [pc, #52]	; (80025b8 <OBJ_init_press_any_key_sprite+0x54>)
 8002584:	88db      	ldrh	r3, [r3, #6]
 8002586:	fb02 f303 	mul.w	r3, r2, r3
 800258a:	461a      	mov	r2, r3
 800258c:	4b0a      	ldr	r3, [pc, #40]	; (80025b8 <OBJ_init_press_any_key_sprite+0x54>)
 800258e:	609a      	str	r2, [r3, #8]

		// init the graphic object location
		GFX_init_location_restrictions (&press_any_key_sprite, &canvas.whole_area );
 8002590:	490b      	ldr	r1, [pc, #44]	; (80025c0 <OBJ_init_press_any_key_sprite+0x5c>)
 8002592:	4809      	ldr	r0, [pc, #36]	; (80025b8 <OBJ_init_press_any_key_sprite+0x54>)
 8002594:	f7fe ff78 	bl	8001488 <GFX_init_location_restrictions>
		GFX_init_gfx_object_location( &press_any_key_sprite, 30, 150);
 8002598:	2296      	movs	r2, #150	; 0x96
 800259a:	211e      	movs	r1, #30
 800259c:	4806      	ldr	r0, [pc, #24]	; (80025b8 <OBJ_init_press_any_key_sprite+0x54>)
 800259e:	f7ff f8e5 	bl	800176c <GFX_init_gfx_object_location>


		// set the initial object velocity
		GFX_set_gfx_object_velocity(&press_any_key_sprite, 0, 0);
 80025a2:	2200      	movs	r2, #0
 80025a4:	2100      	movs	r1, #0
 80025a6:	4804      	ldr	r0, [pc, #16]	; (80025b8 <OBJ_init_press_any_key_sprite+0x54>)
 80025a8:	f7ff f983 	bl	80018b2 <GFX_set_gfx_object_velocity>


		// set edge parameters
		press_any_key_sprite.edge_behavior = EDGE_IGNORE;
 80025ac:	4b02      	ldr	r3, [pc, #8]	; (80025b8 <OBJ_init_press_any_key_sprite+0x54>)
 80025ae:	2202      	movs	r2, #2
 80025b0:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a

}
 80025b4:	bf00      	nop
 80025b6:	bd80      	pop	{r7, pc}
 80025b8:	20000238 	.word	0x20000238
 80025bc:	08065480 	.word	0x08065480
 80025c0:	20000130 	.word	0x20000130

080025c4 <OBJ_init_countdown_digit_sprites>:



// object "constructor"
void OBJ_init_countdown_digit_sprites(void)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	af00      	add	r7, sp, #0
	// init graphic object

		// init image
		countdown_digit_1_sprite.image.image_array = (uint16_t*) digit_1_img;
 80025c8:	4b3f      	ldr	r3, [pc, #252]	; (80026c8 <OBJ_init_countdown_digit_sprites+0x104>)
 80025ca:	4a40      	ldr	r2, [pc, #256]	; (80026cc <OBJ_init_countdown_digit_sprites+0x108>)
 80025cc:	601a      	str	r2, [r3, #0]

		countdown_digit_1_sprite.image.size_x = 33;
 80025ce:	4b3e      	ldr	r3, [pc, #248]	; (80026c8 <OBJ_init_countdown_digit_sprites+0x104>)
 80025d0:	2221      	movs	r2, #33	; 0x21
 80025d2:	809a      	strh	r2, [r3, #4]
		countdown_digit_1_sprite.image.size_y = 70;
 80025d4:	4b3c      	ldr	r3, [pc, #240]	; (80026c8 <OBJ_init_countdown_digit_sprites+0x104>)
 80025d6:	2246      	movs	r2, #70	; 0x46
 80025d8:	80da      	strh	r2, [r3, #6]
		countdown_digit_1_sprite.image.size = countdown_digit_1_sprite.image.size_x * countdown_digit_1_sprite.image.size_y;
 80025da:	4b3b      	ldr	r3, [pc, #236]	; (80026c8 <OBJ_init_countdown_digit_sprites+0x104>)
 80025dc:	889b      	ldrh	r3, [r3, #4]
 80025de:	461a      	mov	r2, r3
 80025e0:	4b39      	ldr	r3, [pc, #228]	; (80026c8 <OBJ_init_countdown_digit_sprites+0x104>)
 80025e2:	88db      	ldrh	r3, [r3, #6]
 80025e4:	fb02 f303 	mul.w	r3, r2, r3
 80025e8:	461a      	mov	r2, r3
 80025ea:	4b37      	ldr	r3, [pc, #220]	; (80026c8 <OBJ_init_countdown_digit_sprites+0x104>)
 80025ec:	609a      	str	r2, [r3, #8]

		// init the graphic object location
		GFX_init_location_restrictions (&countdown_digit_1_sprite, &canvas.whole_area );
 80025ee:	4938      	ldr	r1, [pc, #224]	; (80026d0 <OBJ_init_countdown_digit_sprites+0x10c>)
 80025f0:	4835      	ldr	r0, [pc, #212]	; (80026c8 <OBJ_init_countdown_digit_sprites+0x104>)
 80025f2:	f7fe ff49 	bl	8001488 <GFX_init_location_restrictions>
		GFX_init_gfx_object_center_location( &countdown_digit_1_sprite, canvas.above_ground.x_center, canvas.above_ground.y_center);
 80025f6:	4b36      	ldr	r3, [pc, #216]	; (80026d0 <OBJ_init_countdown_digit_sprites+0x10c>)
 80025f8:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80025fc:	4a34      	ldr	r2, [pc, #208]	; (80026d0 <OBJ_init_countdown_digit_sprites+0x10c>)
 80025fe:	f9b2 2016 	ldrsh.w	r2, [r2, #22]
 8002602:	4619      	mov	r1, r3
 8002604:	4830      	ldr	r0, [pc, #192]	; (80026c8 <OBJ_init_countdown_digit_sprites+0x104>)
 8002606:	f7ff f91f 	bl	8001848 <GFX_init_gfx_object_center_location>


		// set the initial object velocity
		GFX_set_gfx_object_velocity(&countdown_digit_1_sprite, 0, 0);
 800260a:	2200      	movs	r2, #0
 800260c:	2100      	movs	r1, #0
 800260e:	482e      	ldr	r0, [pc, #184]	; (80026c8 <OBJ_init_countdown_digit_sprites+0x104>)
 8002610:	f7ff f94f 	bl	80018b2 <GFX_set_gfx_object_velocity>


		// set edge parameters
		countdown_digit_1_sprite.edge_behavior = EDGE_IGNORE;
 8002614:	4b2c      	ldr	r3, [pc, #176]	; (80026c8 <OBJ_init_countdown_digit_sprites+0x104>)
 8002616:	2202      	movs	r2, #2
 8002618:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a


	// init graphic object

		// init image
		countdown_digit_2_sprite.image.image_array = (uint16_t*) digit_2_img;
 800261c:	4b2d      	ldr	r3, [pc, #180]	; (80026d4 <OBJ_init_countdown_digit_sprites+0x110>)
 800261e:	4a2e      	ldr	r2, [pc, #184]	; (80026d8 <OBJ_init_countdown_digit_sprites+0x114>)
 8002620:	601a      	str	r2, [r3, #0]

		countdown_digit_2_sprite.image.size_x = 70;
 8002622:	4b2c      	ldr	r3, [pc, #176]	; (80026d4 <OBJ_init_countdown_digit_sprites+0x110>)
 8002624:	2246      	movs	r2, #70	; 0x46
 8002626:	809a      	strh	r2, [r3, #4]
		countdown_digit_2_sprite.image.size_y = 70;
 8002628:	4b2a      	ldr	r3, [pc, #168]	; (80026d4 <OBJ_init_countdown_digit_sprites+0x110>)
 800262a:	2246      	movs	r2, #70	; 0x46
 800262c:	80da      	strh	r2, [r3, #6]
		countdown_digit_2_sprite.image.size = countdown_digit_2_sprite.image.size_x * countdown_digit_2_sprite.image.size_y;
 800262e:	4b29      	ldr	r3, [pc, #164]	; (80026d4 <OBJ_init_countdown_digit_sprites+0x110>)
 8002630:	889b      	ldrh	r3, [r3, #4]
 8002632:	461a      	mov	r2, r3
 8002634:	4b27      	ldr	r3, [pc, #156]	; (80026d4 <OBJ_init_countdown_digit_sprites+0x110>)
 8002636:	88db      	ldrh	r3, [r3, #6]
 8002638:	fb02 f303 	mul.w	r3, r2, r3
 800263c:	461a      	mov	r2, r3
 800263e:	4b25      	ldr	r3, [pc, #148]	; (80026d4 <OBJ_init_countdown_digit_sprites+0x110>)
 8002640:	609a      	str	r2, [r3, #8]

		// init the graphic object location
		GFX_init_location_restrictions (&countdown_digit_2_sprite, &canvas.whole_area );
 8002642:	4923      	ldr	r1, [pc, #140]	; (80026d0 <OBJ_init_countdown_digit_sprites+0x10c>)
 8002644:	4823      	ldr	r0, [pc, #140]	; (80026d4 <OBJ_init_countdown_digit_sprites+0x110>)
 8002646:	f7fe ff1f 	bl	8001488 <GFX_init_location_restrictions>
		GFX_init_gfx_object_center_location( &countdown_digit_2_sprite, canvas.above_ground.x_center, canvas.above_ground.y_center);
 800264a:	4b21      	ldr	r3, [pc, #132]	; (80026d0 <OBJ_init_countdown_digit_sprites+0x10c>)
 800264c:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8002650:	4a1f      	ldr	r2, [pc, #124]	; (80026d0 <OBJ_init_countdown_digit_sprites+0x10c>)
 8002652:	f9b2 2016 	ldrsh.w	r2, [r2, #22]
 8002656:	4619      	mov	r1, r3
 8002658:	481e      	ldr	r0, [pc, #120]	; (80026d4 <OBJ_init_countdown_digit_sprites+0x110>)
 800265a:	f7ff f8f5 	bl	8001848 <GFX_init_gfx_object_center_location>


		// set the initial object velocity
		GFX_set_gfx_object_velocity(&countdown_digit_2_sprite, 0, 0);
 800265e:	2200      	movs	r2, #0
 8002660:	2100      	movs	r1, #0
 8002662:	481c      	ldr	r0, [pc, #112]	; (80026d4 <OBJ_init_countdown_digit_sprites+0x110>)
 8002664:	f7ff f925 	bl	80018b2 <GFX_set_gfx_object_velocity>


		// set edge parameters
		countdown_digit_2_sprite.edge_behavior = EDGE_IGNORE;
 8002668:	4b1a      	ldr	r3, [pc, #104]	; (80026d4 <OBJ_init_countdown_digit_sprites+0x110>)
 800266a:	2202      	movs	r2, #2
 800266c:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a


	// init graphic object

		// init image
		countdown_digit_3_sprite.image.image_array = (uint16_t*) digit_3_img;
 8002670:	4b1a      	ldr	r3, [pc, #104]	; (80026dc <OBJ_init_countdown_digit_sprites+0x118>)
 8002672:	4a1b      	ldr	r2, [pc, #108]	; (80026e0 <OBJ_init_countdown_digit_sprites+0x11c>)
 8002674:	601a      	str	r2, [r3, #0]

		countdown_digit_3_sprite.image.size_x = 69;
 8002676:	4b19      	ldr	r3, [pc, #100]	; (80026dc <OBJ_init_countdown_digit_sprites+0x118>)
 8002678:	2245      	movs	r2, #69	; 0x45
 800267a:	809a      	strh	r2, [r3, #4]
		countdown_digit_3_sprite.image.size_y = 70;
 800267c:	4b17      	ldr	r3, [pc, #92]	; (80026dc <OBJ_init_countdown_digit_sprites+0x118>)
 800267e:	2246      	movs	r2, #70	; 0x46
 8002680:	80da      	strh	r2, [r3, #6]
		countdown_digit_3_sprite.image.size = countdown_digit_3_sprite.image.size_x * countdown_digit_3_sprite.image.size_y;
 8002682:	4b16      	ldr	r3, [pc, #88]	; (80026dc <OBJ_init_countdown_digit_sprites+0x118>)
 8002684:	889b      	ldrh	r3, [r3, #4]
 8002686:	461a      	mov	r2, r3
 8002688:	4b14      	ldr	r3, [pc, #80]	; (80026dc <OBJ_init_countdown_digit_sprites+0x118>)
 800268a:	88db      	ldrh	r3, [r3, #6]
 800268c:	fb02 f303 	mul.w	r3, r2, r3
 8002690:	461a      	mov	r2, r3
 8002692:	4b12      	ldr	r3, [pc, #72]	; (80026dc <OBJ_init_countdown_digit_sprites+0x118>)
 8002694:	609a      	str	r2, [r3, #8]

		// init the graphic object location
		GFX_init_location_restrictions (&countdown_digit_3_sprite, &canvas.whole_area );
 8002696:	490e      	ldr	r1, [pc, #56]	; (80026d0 <OBJ_init_countdown_digit_sprites+0x10c>)
 8002698:	4810      	ldr	r0, [pc, #64]	; (80026dc <OBJ_init_countdown_digit_sprites+0x118>)
 800269a:	f7fe fef5 	bl	8001488 <GFX_init_location_restrictions>
		GFX_init_gfx_object_center_location( &countdown_digit_3_sprite, canvas.above_ground.x_center, canvas.above_ground.y_center);
 800269e:	4b0c      	ldr	r3, [pc, #48]	; (80026d0 <OBJ_init_countdown_digit_sprites+0x10c>)
 80026a0:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80026a4:	4a0a      	ldr	r2, [pc, #40]	; (80026d0 <OBJ_init_countdown_digit_sprites+0x10c>)
 80026a6:	f9b2 2016 	ldrsh.w	r2, [r2, #22]
 80026aa:	4619      	mov	r1, r3
 80026ac:	480b      	ldr	r0, [pc, #44]	; (80026dc <OBJ_init_countdown_digit_sprites+0x118>)
 80026ae:	f7ff f8cb 	bl	8001848 <GFX_init_gfx_object_center_location>


		// set the initial object velocity
		GFX_set_gfx_object_velocity(&countdown_digit_3_sprite, 0, 0);
 80026b2:	2200      	movs	r2, #0
 80026b4:	2100      	movs	r1, #0
 80026b6:	4809      	ldr	r0, [pc, #36]	; (80026dc <OBJ_init_countdown_digit_sprites+0x118>)
 80026b8:	f7ff f8fb 	bl	80018b2 <GFX_set_gfx_object_velocity>


		// set edge parameters
		countdown_digit_3_sprite.edge_behavior = EDGE_IGNORE;
 80026bc:	4b07      	ldr	r3, [pc, #28]	; (80026dc <OBJ_init_countdown_digit_sprites+0x118>)
 80026be:	2202      	movs	r2, #2
 80026c0:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a



}
 80026c4:	bf00      	nop
 80026c6:	bd80      	pop	{r7, pc}
 80026c8:	20000284 	.word	0x20000284
 80026cc:	08068338 	.word	0x08068338
 80026d0:	20000130 	.word	0x20000130
 80026d4:	200002d0 	.word	0x200002d0
 80026d8:	08069544 	.word	0x08069544
 80026dc:	2000031c 	.word	0x2000031c
 80026e0:	0806bb8c 	.word	0x0806bb8c

080026e4 <OBJ_init_arduinos>:




void OBJ_init_arduinos(void)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	af00      	add	r7, sp, #0
	// --- arduino UNO ---

		// init graphic object

			// init image
			arduino[UNO].gfx_object.image.image_array = (uint16_t*) arduino_uno_img;
 80026e8:	4b4a      	ldr	r3, [pc, #296]	; (8002814 <OBJ_init_arduinos+0x130>)
 80026ea:	4a4b      	ldr	r2, [pc, #300]	; (8002818 <OBJ_init_arduinos+0x134>)
 80026ec:	601a      	str	r2, [r3, #0]

			arduino[UNO].gfx_object.image.size_x = 60;
 80026ee:	4b49      	ldr	r3, [pc, #292]	; (8002814 <OBJ_init_arduinos+0x130>)
 80026f0:	223c      	movs	r2, #60	; 0x3c
 80026f2:	809a      	strh	r2, [r3, #4]
			arduino[UNO].gfx_object.image.size_y = 42;
 80026f4:	4b47      	ldr	r3, [pc, #284]	; (8002814 <OBJ_init_arduinos+0x130>)
 80026f6:	222a      	movs	r2, #42	; 0x2a
 80026f8:	80da      	strh	r2, [r3, #6]
			arduino[UNO].gfx_object.image.size = arduino[UNO].gfx_object.image.size_x * arduino[UNO].gfx_object.image.size_y;
 80026fa:	4b46      	ldr	r3, [pc, #280]	; (8002814 <OBJ_init_arduinos+0x130>)
 80026fc:	889b      	ldrh	r3, [r3, #4]
 80026fe:	461a      	mov	r2, r3
 8002700:	4b44      	ldr	r3, [pc, #272]	; (8002814 <OBJ_init_arduinos+0x130>)
 8002702:	88db      	ldrh	r3, [r3, #6]
 8002704:	fb02 f303 	mul.w	r3, r2, r3
 8002708:	461a      	mov	r2, r3
 800270a:	4b42      	ldr	r3, [pc, #264]	; (8002814 <OBJ_init_arduinos+0x130>)
 800270c:	609a      	str	r2, [r3, #8]

			// init the graphic object location
			GFX_init_location_restrictions(&arduino[UNO].gfx_object, &canvas.above_ground );
 800270e:	4943      	ldr	r1, [pc, #268]	; (800281c <OBJ_init_arduinos+0x138>)
 8002710:	4840      	ldr	r0, [pc, #256]	; (8002814 <OBJ_init_arduinos+0x130>)
 8002712:	f7fe feb9 	bl	8001488 <GFX_init_location_restrictions>
			GFX_init_gfx_object_center_location(&arduino[UNO].gfx_object, canvas.above_ground.x_center, canvas.above_ground.y_center);
 8002716:	4b42      	ldr	r3, [pc, #264]	; (8002820 <OBJ_init_arduinos+0x13c>)
 8002718:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800271c:	4a40      	ldr	r2, [pc, #256]	; (8002820 <OBJ_init_arduinos+0x13c>)
 800271e:	f9b2 2016 	ldrsh.w	r2, [r2, #22]
 8002722:	4619      	mov	r1, r3
 8002724:	483b      	ldr	r0, [pc, #236]	; (8002814 <OBJ_init_arduinos+0x130>)
 8002726:	f7ff f88f 	bl	8001848 <GFX_init_gfx_object_center_location>

			// set the initial object velocity
			GFX_set_gfx_object_velocity(&arduino[UNO].gfx_object, 0, 0);
 800272a:	2200      	movs	r2, #0
 800272c:	2100      	movs	r1, #0
 800272e:	4839      	ldr	r0, [pc, #228]	; (8002814 <OBJ_init_arduinos+0x130>)
 8002730:	f7ff f8bf 	bl	80018b2 <GFX_set_gfx_object_velocity>


			// set edge parameters
			arduino[UNO].gfx_object.edge_behavior = EDGE_BOUNCE;
 8002734:	4b37      	ldr	r3, [pc, #220]	; (8002814 <OBJ_init_arduinos+0x130>)
 8002736:	2200      	movs	r2, #0
 8002738:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a



		// init arduino specific parameters
			arduino[UNO].points = 100;
 800273c:	4b35      	ldr	r3, [pc, #212]	; (8002814 <OBJ_init_arduinos+0x130>)
 800273e:	2264      	movs	r2, #100	; 0x64
 8002740:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	// --- arduino MEGA ---

		// init graphic object

			// init image
			arduino[MEGA].gfx_object.image.image_array = (uint16_t*) arduino_mega_img;
 8002744:	4b33      	ldr	r3, [pc, #204]	; (8002814 <OBJ_init_arduinos+0x130>)
 8002746:	4a37      	ldr	r2, [pc, #220]	; (8002824 <OBJ_init_arduinos+0x140>)
 8002748:	651a      	str	r2, [r3, #80]	; 0x50

			arduino[MEGA].gfx_object.image.size_x = 70;
 800274a:	4b32      	ldr	r3, [pc, #200]	; (8002814 <OBJ_init_arduinos+0x130>)
 800274c:	2246      	movs	r2, #70	; 0x46
 800274e:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
			arduino[MEGA].gfx_object.image.size_y = 34;
 8002752:	4b30      	ldr	r3, [pc, #192]	; (8002814 <OBJ_init_arduinos+0x130>)
 8002754:	2222      	movs	r2, #34	; 0x22
 8002756:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
			arduino[MEGA].gfx_object.image.size =  arduino[MEGA].gfx_object.image.size_x * arduino[MEGA].gfx_object.image.size_y;
 800275a:	4b2e      	ldr	r3, [pc, #184]	; (8002814 <OBJ_init_arduinos+0x130>)
 800275c:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8002760:	461a      	mov	r2, r3
 8002762:	4b2c      	ldr	r3, [pc, #176]	; (8002814 <OBJ_init_arduinos+0x130>)
 8002764:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8002768:	fb02 f303 	mul.w	r3, r2, r3
 800276c:	461a      	mov	r2, r3
 800276e:	4b29      	ldr	r3, [pc, #164]	; (8002814 <OBJ_init_arduinos+0x130>)
 8002770:	659a      	str	r2, [r3, #88]	; 0x58

			// init the graphic object location
			GFX_init_location_restrictions(&arduino[MEGA].gfx_object, &canvas.above_ground );
 8002772:	492a      	ldr	r1, [pc, #168]	; (800281c <OBJ_init_arduinos+0x138>)
 8002774:	482c      	ldr	r0, [pc, #176]	; (8002828 <OBJ_init_arduinos+0x144>)
 8002776:	f7fe fe87 	bl	8001488 <GFX_init_location_restrictions>
			GFX_init_gfx_object_center_location(&arduino[MEGA].gfx_object, canvas.above_ground.x_center, canvas.above_ground.y_center);
 800277a:	4b29      	ldr	r3, [pc, #164]	; (8002820 <OBJ_init_arduinos+0x13c>)
 800277c:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8002780:	4a27      	ldr	r2, [pc, #156]	; (8002820 <OBJ_init_arduinos+0x13c>)
 8002782:	f9b2 2016 	ldrsh.w	r2, [r2, #22]
 8002786:	4619      	mov	r1, r3
 8002788:	4827      	ldr	r0, [pc, #156]	; (8002828 <OBJ_init_arduinos+0x144>)
 800278a:	f7ff f85d 	bl	8001848 <GFX_init_gfx_object_center_location>



			// set the initial object velocity
			GFX_set_gfx_object_velocity(&arduino[MEGA].gfx_object, 0, 0);
 800278e:	2200      	movs	r2, #0
 8002790:	2100      	movs	r1, #0
 8002792:	4825      	ldr	r0, [pc, #148]	; (8002828 <OBJ_init_arduinos+0x144>)
 8002794:	f7ff f88d 	bl	80018b2 <GFX_set_gfx_object_velocity>


			// set edge parameters
			arduino[MEGA].gfx_object.edge_behavior = EDGE_BOUNCE;
 8002798:	4b1e      	ldr	r3, [pc, #120]	; (8002814 <OBJ_init_arduinos+0x130>)
 800279a:	2200      	movs	r2, #0
 800279c:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a


		// init arduino specific parameters
			arduino[MEGA].points = 125;
 80027a0:	4b1c      	ldr	r3, [pc, #112]	; (8002814 <OBJ_init_arduinos+0x130>)
 80027a2:	227d      	movs	r2, #125	; 0x7d
 80027a4:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
	// --- arduino NANO ---

		// init graphic object

			// init image
			arduino[NANO].gfx_object.image.image_array = (uint16_t*) arduino_nano_img;
 80027a8:	4b1a      	ldr	r3, [pc, #104]	; (8002814 <OBJ_init_arduinos+0x130>)
 80027aa:	4a20      	ldr	r2, [pc, #128]	; (800282c <OBJ_init_arduinos+0x148>)
 80027ac:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

			arduino[NANO].gfx_object.image.size_x = 70;
 80027b0:	4b18      	ldr	r3, [pc, #96]	; (8002814 <OBJ_init_arduinos+0x130>)
 80027b2:	2246      	movs	r2, #70	; 0x46
 80027b4:	f8a3 20a4 	strh.w	r2, [r3, #164]	; 0xa4
			arduino[NANO].gfx_object.image.size_y = 28;
 80027b8:	4b16      	ldr	r3, [pc, #88]	; (8002814 <OBJ_init_arduinos+0x130>)
 80027ba:	221c      	movs	r2, #28
 80027bc:	f8a3 20a6 	strh.w	r2, [r3, #166]	; 0xa6
			arduino[NANO].gfx_object.image.size =  arduino[NANO].gfx_object.image.size_x * arduino[NANO].gfx_object.image.size_y;
 80027c0:	4b14      	ldr	r3, [pc, #80]	; (8002814 <OBJ_init_arduinos+0x130>)
 80027c2:	f8b3 30a4 	ldrh.w	r3, [r3, #164]	; 0xa4
 80027c6:	461a      	mov	r2, r3
 80027c8:	4b12      	ldr	r3, [pc, #72]	; (8002814 <OBJ_init_arduinos+0x130>)
 80027ca:	f8b3 30a6 	ldrh.w	r3, [r3, #166]	; 0xa6
 80027ce:	fb02 f303 	mul.w	r3, r2, r3
 80027d2:	461a      	mov	r2, r3
 80027d4:	4b0f      	ldr	r3, [pc, #60]	; (8002814 <OBJ_init_arduinos+0x130>)
 80027d6:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8

			// init the graphic object location
			GFX_init_location_restrictions (&arduino[NANO].gfx_object, &canvas.above_ground );
 80027da:	4910      	ldr	r1, [pc, #64]	; (800281c <OBJ_init_arduinos+0x138>)
 80027dc:	4814      	ldr	r0, [pc, #80]	; (8002830 <OBJ_init_arduinos+0x14c>)
 80027de:	f7fe fe53 	bl	8001488 <GFX_init_location_restrictions>
			GFX_init_gfx_object_center_location(&arduino[NANO].gfx_object, canvas.above_ground.x_center, canvas.above_ground.y_center);
 80027e2:	4b0f      	ldr	r3, [pc, #60]	; (8002820 <OBJ_init_arduinos+0x13c>)
 80027e4:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80027e8:	4a0d      	ldr	r2, [pc, #52]	; (8002820 <OBJ_init_arduinos+0x13c>)
 80027ea:	f9b2 2016 	ldrsh.w	r2, [r2, #22]
 80027ee:	4619      	mov	r1, r3
 80027f0:	480f      	ldr	r0, [pc, #60]	; (8002830 <OBJ_init_arduinos+0x14c>)
 80027f2:	f7ff f829 	bl	8001848 <GFX_init_gfx_object_center_location>



			// set the initial object velocity
			GFX_set_gfx_object_velocity(&arduino[NANO].gfx_object, 0, 0);
 80027f6:	2200      	movs	r2, #0
 80027f8:	2100      	movs	r1, #0
 80027fa:	480d      	ldr	r0, [pc, #52]	; (8002830 <OBJ_init_arduinos+0x14c>)
 80027fc:	f7ff f859 	bl	80018b2 <GFX_set_gfx_object_velocity>


			// set edge parameters
			arduino[NANO].gfx_object.edge_behavior = EDGE_BOUNCE;
 8002800:	4b04      	ldr	r3, [pc, #16]	; (8002814 <OBJ_init_arduinos+0x130>)
 8002802:	2200      	movs	r2, #0
 8002804:	f883 20ea 	strb.w	r2, [r3, #234]	; 0xea



		// init arduino specific parameters
			arduino[NANO].points = 75;
 8002808:	4b02      	ldr	r3, [pc, #8]	; (8002814 <OBJ_init_arduinos+0x130>)
 800280a:	224b      	movs	r2, #75	; 0x4b
 800280c:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec

}
 8002810:	bf00      	nop
 8002812:	bd80      	pop	{r7, pc}
 8002814:	20000380 	.word	0x20000380
 8002818:	080597d8 	.word	0x080597d8
 800281c:	2000013c 	.word	0x2000013c
 8002820:	20000130 	.word	0x20000130
 8002824:	080575f0 	.word	0x080575f0
 8002828:	200003d0 	.word	0x200003d0
 800282c:	08058888 	.word	0x08058888
 8002830:	20000420 	.word	0x20000420

08002834 <OBJ_init_crosshair>:
// --------- CROSSHAIR -----------


// object "constructor"
void OBJ_init_crosshair(void)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	af00      	add	r7, sp, #0
	// init graphic object

		// init image
		crosshair.gfx_object.image.image_array = (uint16_t*) crosshair_img;
 8002838:	4b17      	ldr	r3, [pc, #92]	; (8002898 <OBJ_init_crosshair+0x64>)
 800283a:	4a18      	ldr	r2, [pc, #96]	; (800289c <OBJ_init_crosshair+0x68>)
 800283c:	601a      	str	r2, [r3, #0]

		crosshair.gfx_object.image.size_x = 45;
 800283e:	4b16      	ldr	r3, [pc, #88]	; (8002898 <OBJ_init_crosshair+0x64>)
 8002840:	222d      	movs	r2, #45	; 0x2d
 8002842:	809a      	strh	r2, [r3, #4]
		crosshair.gfx_object.image.size_y = 45;
 8002844:	4b14      	ldr	r3, [pc, #80]	; (8002898 <OBJ_init_crosshair+0x64>)
 8002846:	222d      	movs	r2, #45	; 0x2d
 8002848:	80da      	strh	r2, [r3, #6]
		crosshair.gfx_object.image.size = crosshair.gfx_object.image.size_x * crosshair.gfx_object.image.size_y;
 800284a:	4b13      	ldr	r3, [pc, #76]	; (8002898 <OBJ_init_crosshair+0x64>)
 800284c:	889b      	ldrh	r3, [r3, #4]
 800284e:	461a      	mov	r2, r3
 8002850:	4b11      	ldr	r3, [pc, #68]	; (8002898 <OBJ_init_crosshair+0x64>)
 8002852:	88db      	ldrh	r3, [r3, #6]
 8002854:	fb02 f303 	mul.w	r3, r2, r3
 8002858:	461a      	mov	r2, r3
 800285a:	4b0f      	ldr	r3, [pc, #60]	; (8002898 <OBJ_init_crosshair+0x64>)
 800285c:	609a      	str	r2, [r3, #8]

		// init the graphic object location
		GFX_init_location_restrictions (&crosshair.gfx_object, &canvas.above_ground );
 800285e:	4910      	ldr	r1, [pc, #64]	; (80028a0 <OBJ_init_crosshair+0x6c>)
 8002860:	480d      	ldr	r0, [pc, #52]	; (8002898 <OBJ_init_crosshair+0x64>)
 8002862:	f7fe fe11 	bl	8001488 <GFX_init_location_restrictions>
		GFX_init_gfx_object_center_location(&crosshair.gfx_object, canvas.above_ground.x_center, canvas.above_ground.y_center);
 8002866:	4b0f      	ldr	r3, [pc, #60]	; (80028a4 <OBJ_init_crosshair+0x70>)
 8002868:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800286c:	4a0d      	ldr	r2, [pc, #52]	; (80028a4 <OBJ_init_crosshair+0x70>)
 800286e:	f9b2 2016 	ldrsh.w	r2, [r2, #22]
 8002872:	4619      	mov	r1, r3
 8002874:	4808      	ldr	r0, [pc, #32]	; (8002898 <OBJ_init_crosshair+0x64>)
 8002876:	f7fe ffe7 	bl	8001848 <GFX_init_gfx_object_center_location>

		// set the initial object velocity
		GFX_set_gfx_object_velocity(&crosshair.gfx_object, 0, 0);
 800287a:	2200      	movs	r2, #0
 800287c:	2100      	movs	r1, #0
 800287e:	4806      	ldr	r0, [pc, #24]	; (8002898 <OBJ_init_crosshair+0x64>)
 8002880:	f7ff f817 	bl	80018b2 <GFX_set_gfx_object_velocity>


		// set edge parameters
		crosshair.gfx_object.edge_behavior = EDGE_IGNORE;
 8002884:	4b04      	ldr	r3, [pc, #16]	; (8002898 <OBJ_init_crosshair+0x64>)
 8002886:	2202      	movs	r2, #2
 8002888:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a


	// init crosshair specific parameters
		crosshair.distance_to_target_center = 0;
 800288c:	4b02      	ldr	r3, [pc, #8]	; (8002898 <OBJ_init_crosshair+0x64>)
 800288e:	2200      	movs	r2, #0
 8002890:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

}
 8002894:	bf00      	nop
 8002896:	bd80      	pop	{r7, pc}
 8002898:	20000470 	.word	0x20000470
 800289c:	0805ab88 	.word	0x0805ab88
 80028a0:	2000013c 	.word	0x2000013c
 80028a4:	20000130 	.word	0x20000130

080028a8 <OBJ_crosshair_set_center_location_with_joystick>:




void OBJ_crosshair_set_center_location_with_joystick(void)
{
 80028a8:	b5b0      	push	{r4, r5, r7, lr}
 80028aa:	b082      	sub	sp, #8
 80028ac:	af00      	add	r7, sp, #0

	int16_t x, y;

	// calculate the new crosshair center location using the joystick relative position
	x = crosshair.gfx_object.center_limits.X_MIN + ( crosshair.gfx_object.center_limits.X_RANGE * JOY_get_axis_position(X) ) / 100;
 80028ae:	4b1c      	ldr	r3, [pc, #112]	; (8002920 <OBJ_crosshair_set_center_location_with_joystick+0x78>)
 80028b0:	8f9c      	ldrh	r4, [r3, #60]	; 0x3c
 80028b2:	4b1b      	ldr	r3, [pc, #108]	; (8002920 <OBJ_crosshair_set_center_location_with_joystick+0x78>)
 80028b4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80028b8:	461d      	mov	r5, r3
 80028ba:	2000      	movs	r0, #0
 80028bc:	f007 f89c 	bl	80099f8 <JOY_get_axis_position>
 80028c0:	4603      	mov	r3, r0
 80028c2:	fb05 f303 	mul.w	r3, r5, r3
 80028c6:	4a17      	ldr	r2, [pc, #92]	; (8002924 <OBJ_crosshair_set_center_location_with_joystick+0x7c>)
 80028c8:	fb82 1203 	smull	r1, r2, r2, r3
 80028cc:	1152      	asrs	r2, r2, #5
 80028ce:	17db      	asrs	r3, r3, #31
 80028d0:	1ad3      	subs	r3, r2, r3
 80028d2:	b29b      	uxth	r3, r3
 80028d4:	4423      	add	r3, r4
 80028d6:	b29b      	uxth	r3, r3
 80028d8:	80fb      	strh	r3, [r7, #6]
	y = crosshair.gfx_object.center_limits.Y_MAX - ( crosshair.gfx_object.center_limits.Y_RANGE * JOY_get_axis_position(Y) ) / 100;
 80028da:	4b11      	ldr	r3, [pc, #68]	; (8002920 <OBJ_crosshair_set_center_location_with_joystick+0x78>)
 80028dc:	f8b3 4044 	ldrh.w	r4, [r3, #68]	; 0x44
 80028e0:	4b0f      	ldr	r3, [pc, #60]	; (8002920 <OBJ_crosshair_set_center_location_with_joystick+0x78>)
 80028e2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80028e6:	461d      	mov	r5, r3
 80028e8:	2001      	movs	r0, #1
 80028ea:	f007 f885 	bl	80099f8 <JOY_get_axis_position>
 80028ee:	4603      	mov	r3, r0
 80028f0:	fb05 f303 	mul.w	r3, r5, r3
 80028f4:	4a0b      	ldr	r2, [pc, #44]	; (8002924 <OBJ_crosshair_set_center_location_with_joystick+0x7c>)
 80028f6:	fb82 1203 	smull	r1, r2, r2, r3
 80028fa:	1152      	asrs	r2, r2, #5
 80028fc:	17db      	asrs	r3, r3, #31
 80028fe:	1a9b      	subs	r3, r3, r2
 8002900:	b29b      	uxth	r3, r3
 8002902:	4423      	add	r3, r4
 8002904:	b29b      	uxth	r3, r3
 8002906:	80bb      	strh	r3, [r7, #4]


	// move the chrosshair graphic object to this new location
	GFX_move_gfx_object_center( &crosshair.gfx_object, x, y);
 8002908:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800290c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002910:	4619      	mov	r1, r3
 8002912:	4803      	ldr	r0, [pc, #12]	; (8002920 <OBJ_crosshair_set_center_location_with_joystick+0x78>)
 8002914:	f7fe ffb5 	bl	8001882 <GFX_move_gfx_object_center>

}
 8002918:	bf00      	nop
 800291a:	3708      	adds	r7, #8
 800291c:	46bd      	mov	sp, r7
 800291e:	bdb0      	pop	{r4, r5, r7, pc}
 8002920:	20000470 	.word	0x20000470
 8002924:	51eb851f 	.word	0x51eb851f

08002928 <OBJ_crosshair_update_distance_to_target>:



void OBJ_crosshair_update_distance_to_target(void)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	af00      	add	r7, sp, #0
	crosshair.distance_to_target_center =
			MATH_calculate_distance_between_points(	crosshair.gfx_object.location.x_center,
 800292c:	4b0a      	ldr	r3, [pc, #40]	; (8002958 <OBJ_crosshair_update_distance_to_target+0x30>)
 800292e:	f9b3 0014 	ldrsh.w	r0, [r3, #20]
 8002932:	4b09      	ldr	r3, [pc, #36]	; (8002958 <OBJ_crosshair_update_distance_to_target+0x30>)
 8002934:	f9b3 1016 	ldrsh.w	r1, [r3, #22]
 8002938:	4b08      	ldr	r3, [pc, #32]	; (800295c <OBJ_crosshair_update_distance_to_target+0x34>)
 800293a:	f9b3 2014 	ldrsh.w	r2, [r3, #20]
 800293e:	4b07      	ldr	r3, [pc, #28]	; (800295c <OBJ_crosshair_update_distance_to_target+0x34>)
 8002940:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8002944:	f7ff fc9b 	bl	800227e <MATH_calculate_distance_between_points>
 8002948:	4603      	mov	r3, r0
	crosshair.distance_to_target_center =
 800294a:	b29a      	uxth	r2, r3
 800294c:	4b02      	ldr	r3, [pc, #8]	; (8002958 <OBJ_crosshair_update_distance_to_target+0x30>)
 800294e:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
													crosshair.gfx_object.location.y_center,
													target.gfx_object.location.x_center,
													target.gfx_object.location.y_center);

}
 8002952:	bf00      	nop
 8002954:	bd80      	pop	{r7, pc}
 8002956:	bf00      	nop
 8002958:	20000470 	.word	0x20000470
 800295c:	200004c0 	.word	0x200004c0

08002960 <OBJ_is_crosshair_on_target>:



uint8_t OBJ_is_crosshair_on_target(void)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	af00      	add	r7, sp, #0
	return GFX_is_point_inside_location( &target.gfx_object.location, crosshair.gfx_object.location.x_center, crosshair.gfx_object.location.y_center);
 8002964:	4b06      	ldr	r3, [pc, #24]	; (8002980 <OBJ_is_crosshair_on_target+0x20>)
 8002966:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800296a:	4a05      	ldr	r2, [pc, #20]	; (8002980 <OBJ_is_crosshair_on_target+0x20>)
 800296c:	f9b2 2016 	ldrsh.w	r2, [r2, #22]
 8002970:	4619      	mov	r1, r3
 8002972:	4804      	ldr	r0, [pc, #16]	; (8002984 <OBJ_is_crosshair_on_target+0x24>)
 8002974:	f7fe fe53 	bl	800161e <GFX_is_point_inside_location>
 8002978:	4603      	mov	r3, r0
}
 800297a:	4618      	mov	r0, r3
 800297c:	bd80      	pop	{r7, pc}
 800297e:	bf00      	nop
 8002980:	20000470 	.word	0x20000470
 8002984:	200004cc 	.word	0x200004cc

08002988 <OBJ_init_target>:



// object "constructor"
void OBJ_init_target(arduino_types_enum_t type)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b082      	sub	sp, #8
 800298c:	af00      	add	r7, sp, #0
 800298e:	4603      	mov	r3, r0
 8002990:	71fb      	strb	r3, [r7, #7]
	// copy the arduino object into the target object
	memcpy( &target, &arduino[type], sizeof(arduino_object_t) );
 8002992:	79fa      	ldrb	r2, [r7, #7]
 8002994:	4613      	mov	r3, r2
 8002996:	009b      	lsls	r3, r3, #2
 8002998:	4413      	add	r3, r2
 800299a:	011b      	lsls	r3, r3, #4
 800299c:	4a05      	ldr	r2, [pc, #20]	; (80029b4 <OBJ_init_target+0x2c>)
 800299e:	4413      	add	r3, r2
 80029a0:	2250      	movs	r2, #80	; 0x50
 80029a2:	4619      	mov	r1, r3
 80029a4:	4804      	ldr	r0, [pc, #16]	; (80029b8 <OBJ_init_target+0x30>)
 80029a6:	f008 fa9d 	bl	800aee4 <memcpy>
}
 80029aa:	bf00      	nop
 80029ac:	3708      	adds	r7, #8
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bd80      	pop	{r7, pc}
 80029b2:	bf00      	nop
 80029b4:	20000380 	.word	0x20000380
 80029b8:	200004c0 	.word	0x200004c0

080029bc <OBJ_spawn_target>:




void OBJ_spawn_target(void)
{
 80029bc:	b590      	push	{r4, r7, lr}
 80029be:	b083      	sub	sp, #12
 80029c0:	af00      	add	r7, sp, #0
	arduino_types_enum_t arduino_type;
	int16_t x, y;

	// generate a target from a random arduino
	arduino_type = MATH_random_integer_number_from_interval(0, NUM_OF_ARDUINO_TYPES - 1);
 80029c2:	2102      	movs	r1, #2
 80029c4:	2000      	movs	r0, #0
 80029c6:	f7ff fc32 	bl	800222e <MATH_random_integer_number_from_interval>
 80029ca:	4603      	mov	r3, r0
 80029cc:	71fb      	strb	r3, [r7, #7]

	OBJ_init_target(arduino_type);
 80029ce:	79fb      	ldrb	r3, [r7, #7]
 80029d0:	4618      	mov	r0, r3
 80029d2:	f7ff ffd9 	bl	8002988 <OBJ_init_target>


	// randomize the target position
	x = MATH_random_integer_number_from_interval(target.gfx_object.center_limits.X_MIN, target.gfx_object.center_limits.X_MAX);
 80029d6:	4b2b      	ldr	r3, [pc, #172]	; (8002a84 <OBJ_spawn_target+0xc8>)
 80029d8:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80029da:	461a      	mov	r2, r3
 80029dc:	4b29      	ldr	r3, [pc, #164]	; (8002a84 <OBJ_spawn_target+0xc8>)
 80029de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80029e0:	4619      	mov	r1, r3
 80029e2:	4610      	mov	r0, r2
 80029e4:	f7ff fc23 	bl	800222e <MATH_random_integer_number_from_interval>
 80029e8:	4603      	mov	r3, r0
 80029ea:	80bb      	strh	r3, [r7, #4]
	y = MATH_random_integer_number_from_interval(target.gfx_object.center_limits.Y_MIN, target.gfx_object.center_limits.Y_MAX);
 80029ec:	4b25      	ldr	r3, [pc, #148]	; (8002a84 <OBJ_spawn_target+0xc8>)
 80029ee:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 80029f2:	461a      	mov	r2, r3
 80029f4:	4b23      	ldr	r3, [pc, #140]	; (8002a84 <OBJ_spawn_target+0xc8>)
 80029f6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80029fa:	4619      	mov	r1, r3
 80029fc:	4610      	mov	r0, r2
 80029fe:	f7ff fc16 	bl	800222e <MATH_random_integer_number_from_interval>
 8002a02:	4603      	mov	r3, r0
 8002a04:	807b      	strh	r3, [r7, #2]

	GFX_init_gfx_object_center_location( &target.gfx_object, x, y );
 8002a06:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8002a0a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002a0e:	4619      	mov	r1, r3
 8002a10:	481c      	ldr	r0, [pc, #112]	; (8002a84 <OBJ_spawn_target+0xc8>)
 8002a12:	f7fe ff19 	bl	8001848 <GFX_init_gfx_object_center_location>




	// randomize the target velocity
	x = MATH_random_sign() * MATH_random_integer_number_from_interval(settings.abs_velocity_min.x, settings.abs_velocity_max.x);
 8002a16:	f7ff fc24 	bl	8002262 <MATH_random_sign>
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	b29c      	uxth	r4, r3
 8002a1e:	4b1a      	ldr	r3, [pc, #104]	; (8002a88 <OBJ_spawn_target+0xcc>)
 8002a20:	f993 3000 	ldrsb.w	r3, [r3]
 8002a24:	461a      	mov	r2, r3
 8002a26:	4b18      	ldr	r3, [pc, #96]	; (8002a88 <OBJ_spawn_target+0xcc>)
 8002a28:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8002a2c:	4619      	mov	r1, r3
 8002a2e:	4610      	mov	r0, r2
 8002a30:	f7ff fbfd 	bl	800222e <MATH_random_integer_number_from_interval>
 8002a34:	4603      	mov	r3, r0
 8002a36:	b29b      	uxth	r3, r3
 8002a38:	fb14 f303 	smulbb	r3, r4, r3
 8002a3c:	b29b      	uxth	r3, r3
 8002a3e:	80bb      	strh	r3, [r7, #4]
	y = MATH_random_sign() * MATH_random_integer_number_from_interval(settings.abs_velocity_min.y, settings.abs_velocity_max.y);
 8002a40:	f7ff fc0f 	bl	8002262 <MATH_random_sign>
 8002a44:	4603      	mov	r3, r0
 8002a46:	b29c      	uxth	r4, r3
 8002a48:	4b0f      	ldr	r3, [pc, #60]	; (8002a88 <OBJ_spawn_target+0xcc>)
 8002a4a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8002a4e:	461a      	mov	r2, r3
 8002a50:	4b0d      	ldr	r3, [pc, #52]	; (8002a88 <OBJ_spawn_target+0xcc>)
 8002a52:	f993 3003 	ldrsb.w	r3, [r3, #3]
 8002a56:	4619      	mov	r1, r3
 8002a58:	4610      	mov	r0, r2
 8002a5a:	f7ff fbe8 	bl	800222e <MATH_random_integer_number_from_interval>
 8002a5e:	4603      	mov	r3, r0
 8002a60:	b29b      	uxth	r3, r3
 8002a62:	fb14 f303 	smulbb	r3, r4, r3
 8002a66:	b29b      	uxth	r3, r3
 8002a68:	807b      	strh	r3, [r7, #2]

	GFX_set_gfx_object_velocity( &target.gfx_object, x, y );
 8002a6a:	88bb      	ldrh	r3, [r7, #4]
 8002a6c:	b25b      	sxtb	r3, r3
 8002a6e:	887a      	ldrh	r2, [r7, #2]
 8002a70:	b252      	sxtb	r2, r2
 8002a72:	4619      	mov	r1, r3
 8002a74:	4803      	ldr	r0, [pc, #12]	; (8002a84 <OBJ_spawn_target+0xc8>)
 8002a76:	f7fe ff1c 	bl	80018b2 <GFX_set_gfx_object_velocity>

}
 8002a7a:	bf00      	nop
 8002a7c:	370c      	adds	r7, #12
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd90      	pop	{r4, r7, pc}
 8002a82:	bf00      	nop
 8002a84:	200004c0 	.word	0x200004c0
 8002a88:	2000011c 	.word	0x2000011c

08002a8c <OBJ_init_score_box_title>:


// ------- Score text --------

void OBJ_init_score_box_title(void)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	af00      	add	r7, sp, #0
	static char str[]= "SCORE";

	score_box_title.text = str;
 8002a90:	4b0b      	ldr	r3, [pc, #44]	; (8002ac0 <OBJ_init_score_box_title+0x34>)
 8002a92:	4a0c      	ldr	r2, [pc, #48]	; (8002ac4 <OBJ_init_score_box_title+0x38>)
 8002a94:	601a      	str	r2, [r3, #0]

	score_box_title.x_min = 243;
 8002a96:	4b0a      	ldr	r3, [pc, #40]	; (8002ac0 <OBJ_init_score_box_title+0x34>)
 8002a98:	22f3      	movs	r2, #243	; 0xf3
 8002a9a:	809a      	strh	r2, [r3, #4]
	score_box_title.y_min = 205;
 8002a9c:	4b08      	ldr	r3, [pc, #32]	; (8002ac0 <OBJ_init_score_box_title+0x34>)
 8002a9e:	22cd      	movs	r2, #205	; 0xcd
 8002aa0:	80da      	strh	r2, [r3, #6]

	score_box_title.fore_color = C_WHITE;
 8002aa2:	4b07      	ldr	r3, [pc, #28]	; (8002ac0 <OBJ_init_score_box_title+0x34>)
 8002aa4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002aa8:	60da      	str	r2, [r3, #12]
	score_box_title.back_color = C_BLACK;
 8002aaa:	4b05      	ldr	r3, [pc, #20]	; (8002ac0 <OBJ_init_score_box_title+0x34>)
 8002aac:	2200      	movs	r2, #0
 8002aae:	611a      	str	r2, [r3, #16]

	score_box_title.font = (UG_FONT*) &FONT_7X12;
 8002ab0:	4b03      	ldr	r3, [pc, #12]	; (8002ac0 <OBJ_init_score_box_title+0x34>)
 8002ab2:	4a05      	ldr	r2, [pc, #20]	; (8002ac8 <OBJ_init_score_box_title+0x3c>)
 8002ab4:	609a      	str	r2, [r3, #8]
}
 8002ab6:	bf00      	nop
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002abe:	4770      	bx	lr
 8002ac0:	20000510 	.word	0x20000510
 8002ac4:	20000000 	.word	0x20000000
 8002ac8:	0807fda8 	.word	0x0807fda8

08002acc <OBJ_set_score_text_value>:



void OBJ_set_score_text_value(int16_t score)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b082      	sub	sp, #8
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	80fb      	strh	r3, [r7, #6]
	static char str[6];

	sprintf(str, "%5i", score);
 8002ad6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002ada:	461a      	mov	r2, r3
 8002adc:	4905      	ldr	r1, [pc, #20]	; (8002af4 <OBJ_set_score_text_value+0x28>)
 8002ade:	4806      	ldr	r0, [pc, #24]	; (8002af8 <OBJ_set_score_text_value+0x2c>)
 8002ae0:	f008 fc50 	bl	800b384 <siprintf>
	score_text.text = str;
 8002ae4:	4b05      	ldr	r3, [pc, #20]	; (8002afc <OBJ_set_score_text_value+0x30>)
 8002ae6:	4a04      	ldr	r2, [pc, #16]	; (8002af8 <OBJ_set_score_text_value+0x2c>)
 8002ae8:	601a      	str	r2, [r3, #0]

}
 8002aea:	bf00      	nop
 8002aec:	3708      	adds	r7, #8
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bd80      	pop	{r7, pc}
 8002af2:	bf00      	nop
 8002af4:	0800c5b0 	.word	0x0800c5b0
 8002af8:	2000054c 	.word	0x2000054c
 8002afc:	20000524 	.word	0x20000524

08002b00 <OBJ_init_score_text>:


void OBJ_init_score_text(void)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	af00      	add	r7, sp, #0
	OBJ_set_score_text_value( game_status.score );
 8002b04:	4b0b      	ldr	r3, [pc, #44]	; (8002b34 <OBJ_init_score_text+0x34>)
 8002b06:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	f7ff ffde 	bl	8002acc <OBJ_set_score_text_value>

	score_text.x_min = 242;
 8002b10:	4b09      	ldr	r3, [pc, #36]	; (8002b38 <OBJ_init_score_text+0x38>)
 8002b12:	22f2      	movs	r2, #242	; 0xf2
 8002b14:	809a      	strh	r2, [r3, #4]
	score_text.y_min = 219;
 8002b16:	4b08      	ldr	r3, [pc, #32]	; (8002b38 <OBJ_init_score_text+0x38>)
 8002b18:	22db      	movs	r2, #219	; 0xdb
 8002b1a:	80da      	strh	r2, [r3, #6]

	score_text.fore_color = C_WHITE;
 8002b1c:	4b06      	ldr	r3, [pc, #24]	; (8002b38 <OBJ_init_score_text+0x38>)
 8002b1e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002b22:	60da      	str	r2, [r3, #12]
	score_text.back_color = C_BLACK;
 8002b24:	4b04      	ldr	r3, [pc, #16]	; (8002b38 <OBJ_init_score_text+0x38>)
 8002b26:	2200      	movs	r2, #0
 8002b28:	611a      	str	r2, [r3, #16]

	score_text.font = (UG_FONT*) &FONT_8X8;
 8002b2a:	4b03      	ldr	r3, [pc, #12]	; (8002b38 <OBJ_init_score_text+0x38>)
 8002b2c:	4a03      	ldr	r2, [pc, #12]	; (8002b3c <OBJ_init_score_text+0x3c>)
 8002b2e:	609a      	str	r2, [r3, #8]
}
 8002b30:	bf00      	nop
 8002b32:	bd80      	pop	{r7, pc}
 8002b34:	2000012c 	.word	0x2000012c
 8002b38:	20000524 	.word	0x20000524
 8002b3c:	0807fdc4 	.word	0x0807fdc4

08002b40 <OBJ_init_time_box_title>:

// ---- Time box text ------


void OBJ_init_time_box_title(void)
{
 8002b40:	b480      	push	{r7}
 8002b42:	af00      	add	r7, sp, #0
	static char str[]= "TIME";

	time_box_title.text = str;
 8002b44:	4b0c      	ldr	r3, [pc, #48]	; (8002b78 <OBJ_init_time_box_title+0x38>)
 8002b46:	4a0d      	ldr	r2, [pc, #52]	; (8002b7c <OBJ_init_time_box_title+0x3c>)
 8002b48:	601a      	str	r2, [r3, #0]

	time_box_title.x_min = 57;
 8002b4a:	4b0b      	ldr	r3, [pc, #44]	; (8002b78 <OBJ_init_time_box_title+0x38>)
 8002b4c:	2239      	movs	r2, #57	; 0x39
 8002b4e:	809a      	strh	r2, [r3, #4]
	time_box_title.y_min = score_box_title.y_min;
 8002b50:	4b0b      	ldr	r3, [pc, #44]	; (8002b80 <OBJ_init_time_box_title+0x40>)
 8002b52:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 8002b56:	4b08      	ldr	r3, [pc, #32]	; (8002b78 <OBJ_init_time_box_title+0x38>)
 8002b58:	80da      	strh	r2, [r3, #6]

	time_box_title.fore_color = C_WHITE;
 8002b5a:	4b07      	ldr	r3, [pc, #28]	; (8002b78 <OBJ_init_time_box_title+0x38>)
 8002b5c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002b60:	60da      	str	r2, [r3, #12]
	time_box_title.back_color = C_BLACK;
 8002b62:	4b05      	ldr	r3, [pc, #20]	; (8002b78 <OBJ_init_time_box_title+0x38>)
 8002b64:	2200      	movs	r2, #0
 8002b66:	611a      	str	r2, [r3, #16]

	time_box_title.font = (UG_FONT*) &FONT_7X12;
 8002b68:	4b03      	ldr	r3, [pc, #12]	; (8002b78 <OBJ_init_time_box_title+0x38>)
 8002b6a:	4a06      	ldr	r2, [pc, #24]	; (8002b84 <OBJ_init_time_box_title+0x44>)
 8002b6c:	609a      	str	r2, [r3, #8]
}
 8002b6e:	bf00      	nop
 8002b70:	46bd      	mov	sp, r7
 8002b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b76:	4770      	bx	lr
 8002b78:	20000538 	.word	0x20000538
 8002b7c:	20000008 	.word	0x20000008
 8002b80:	20000510 	.word	0x20000510
 8002b84:	0807fda8 	.word	0x0807fda8

08002b88 <OBJ_init_timeout_bar>:

// ---- Timeout progress bar ------


void OBJ_init_timeout_bar(void)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	af00      	add	r7, sp, #0
	timeout_bar.value_percent = 100;
 8002b8c:	4b1b      	ldr	r3, [pc, #108]	; (8002bfc <OBJ_init_timeout_bar+0x74>)
 8002b8e:	2264      	movs	r2, #100	; 0x64
 8002b90:	701a      	strb	r2, [r3, #0]
	timeout_bar.full_length_px = 137;
 8002b92:	4b1a      	ldr	r3, [pc, #104]	; (8002bfc <OBJ_init_timeout_bar+0x74>)
 8002b94:	2289      	movs	r2, #137	; 0x89
 8002b96:	705a      	strb	r2, [r3, #1]


	timeout_bar.bar.x_min = 54;
 8002b98:	4b18      	ldr	r3, [pc, #96]	; (8002bfc <OBJ_init_timeout_bar+0x74>)
 8002b9a:	2236      	movs	r2, #54	; 0x36
 8002b9c:	809a      	strh	r2, [r3, #4]
	timeout_bar.bar.y_min = 217;
 8002b9e:	4b17      	ldr	r3, [pc, #92]	; (8002bfc <OBJ_init_timeout_bar+0x74>)
 8002ba0:	22d9      	movs	r2, #217	; 0xd9
 8002ba2:	80da      	strh	r2, [r3, #6]

	timeout_bar.bar.length = timeout_bar.full_length_px;
 8002ba4:	4b15      	ldr	r3, [pc, #84]	; (8002bfc <OBJ_init_timeout_bar+0x74>)
 8002ba6:	785a      	ldrb	r2, [r3, #1]
 8002ba8:	4b14      	ldr	r3, [pc, #80]	; (8002bfc <OBJ_init_timeout_bar+0x74>)
 8002baa:	731a      	strb	r2, [r3, #12]
	timeout_bar.bar.height = 10;
 8002bac:	4b13      	ldr	r3, [pc, #76]	; (8002bfc <OBJ_init_timeout_bar+0x74>)
 8002bae:	220a      	movs	r2, #10
 8002bb0:	735a      	strb	r2, [r3, #13]

	timeout_bar.bar.x_max = timeout_bar.bar.x_min + timeout_bar.bar.length;
 8002bb2:	4b12      	ldr	r3, [pc, #72]	; (8002bfc <OBJ_init_timeout_bar+0x74>)
 8002bb4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002bb8:	b29a      	uxth	r2, r3
 8002bba:	4b10      	ldr	r3, [pc, #64]	; (8002bfc <OBJ_init_timeout_bar+0x74>)
 8002bbc:	7b1b      	ldrb	r3, [r3, #12]
 8002bbe:	b29b      	uxth	r3, r3
 8002bc0:	4413      	add	r3, r2
 8002bc2:	b29b      	uxth	r3, r3
 8002bc4:	b21a      	sxth	r2, r3
 8002bc6:	4b0d      	ldr	r3, [pc, #52]	; (8002bfc <OBJ_init_timeout_bar+0x74>)
 8002bc8:	811a      	strh	r2, [r3, #8]
	timeout_bar.bar.y_max = timeout_bar.bar.y_min + timeout_bar.bar.height;
 8002bca:	4b0c      	ldr	r3, [pc, #48]	; (8002bfc <OBJ_init_timeout_bar+0x74>)
 8002bcc:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8002bd0:	b29a      	uxth	r2, r3
 8002bd2:	4b0a      	ldr	r3, [pc, #40]	; (8002bfc <OBJ_init_timeout_bar+0x74>)
 8002bd4:	7b5b      	ldrb	r3, [r3, #13]
 8002bd6:	b29b      	uxth	r3, r3
 8002bd8:	4413      	add	r3, r2
 8002bda:	b29b      	uxth	r3, r3
 8002bdc:	b21a      	sxth	r2, r3
 8002bde:	4b07      	ldr	r3, [pc, #28]	; (8002bfc <OBJ_init_timeout_bar+0x74>)
 8002be0:	815a      	strh	r2, [r3, #10]

	timeout_bar.bar.color = C_RED;
 8002be2:	4b06      	ldr	r3, [pc, #24]	; (8002bfc <OBJ_init_timeout_bar+0x74>)
 8002be4:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8002be8:	611a      	str	r2, [r3, #16]

	timeout_bar.background_color = C_BLACK;
 8002bea:	4b04      	ldr	r3, [pc, #16]	; (8002bfc <OBJ_init_timeout_bar+0x74>)
 8002bec:	2200      	movs	r2, #0
 8002bee:	615a      	str	r2, [r3, #20]

}
 8002bf0:	bf00      	nop
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf8:	4770      	bx	lr
 8002bfa:	bf00      	nop
 8002bfc:	20000368 	.word	0x20000368

08002c00 <OBJ_set_timeout_bar_value>:




void OBJ_set_timeout_bar_value(uint8_t value)
{
 8002c00:	b480      	push	{r7}
 8002c02:	b083      	sub	sp, #12
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	4603      	mov	r3, r0
 8002c08:	71fb      	strb	r3, [r7, #7]
	if (value <= 100 )
 8002c0a:	79fb      	ldrb	r3, [r7, #7]
 8002c0c:	2b64      	cmp	r3, #100	; 0x64
 8002c0e:	d81e      	bhi.n	8002c4e <OBJ_set_timeout_bar_value+0x4e>
	{
		timeout_bar.value_percent = value;
 8002c10:	4a12      	ldr	r2, [pc, #72]	; (8002c5c <OBJ_set_timeout_bar_value+0x5c>)
 8002c12:	79fb      	ldrb	r3, [r7, #7]
 8002c14:	7013      	strb	r3, [r2, #0]

		timeout_bar.bar.length = (timeout_bar.full_length_px * timeout_bar.value_percent) / 100;
 8002c16:	4b11      	ldr	r3, [pc, #68]	; (8002c5c <OBJ_set_timeout_bar_value+0x5c>)
 8002c18:	785b      	ldrb	r3, [r3, #1]
 8002c1a:	461a      	mov	r2, r3
 8002c1c:	4b0f      	ldr	r3, [pc, #60]	; (8002c5c <OBJ_set_timeout_bar_value+0x5c>)
 8002c1e:	781b      	ldrb	r3, [r3, #0]
 8002c20:	fb02 f303 	mul.w	r3, r2, r3
 8002c24:	4a0e      	ldr	r2, [pc, #56]	; (8002c60 <OBJ_set_timeout_bar_value+0x60>)
 8002c26:	fb82 1203 	smull	r1, r2, r2, r3
 8002c2a:	1152      	asrs	r2, r2, #5
 8002c2c:	17db      	asrs	r3, r3, #31
 8002c2e:	1ad3      	subs	r3, r2, r3
 8002c30:	b2da      	uxtb	r2, r3
 8002c32:	4b0a      	ldr	r3, [pc, #40]	; (8002c5c <OBJ_set_timeout_bar_value+0x5c>)
 8002c34:	731a      	strb	r2, [r3, #12]

		timeout_bar.bar.x_max = timeout_bar.bar.x_min + timeout_bar.bar.length;
 8002c36:	4b09      	ldr	r3, [pc, #36]	; (8002c5c <OBJ_set_timeout_bar_value+0x5c>)
 8002c38:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002c3c:	b29a      	uxth	r2, r3
 8002c3e:	4b07      	ldr	r3, [pc, #28]	; (8002c5c <OBJ_set_timeout_bar_value+0x5c>)
 8002c40:	7b1b      	ldrb	r3, [r3, #12]
 8002c42:	b29b      	uxth	r3, r3
 8002c44:	4413      	add	r3, r2
 8002c46:	b29b      	uxth	r3, r3
 8002c48:	b21a      	sxth	r2, r3
 8002c4a:	4b04      	ldr	r3, [pc, #16]	; (8002c5c <OBJ_set_timeout_bar_value+0x5c>)
 8002c4c:	811a      	strh	r2, [r3, #8]

	}
}
 8002c4e:	bf00      	nop
 8002c50:	370c      	adds	r7, #12
 8002c52:	46bd      	mov	sp, r7
 8002c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c58:	4770      	bx	lr
 8002c5a:	bf00      	nop
 8002c5c:	20000368 	.word	0x20000368
 8002c60:	51eb851f 	.word	0x51eb851f

08002c64 <__NVIC_GetPriorityGrouping>:
	/**
	 \brief   Get Priority Grouping
	 \details Reads the priority grouping field from the NVIC Interrupt Controller.
	 \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
	 */
	__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void) {
 8002c64:	b480      	push	{r7}
 8002c66:	af00      	add	r7, sp, #0
		return ((uint32_t) ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk)
 8002c68:	4b04      	ldr	r3, [pc, #16]	; (8002c7c <__NVIC_GetPriorityGrouping+0x18>)
 8002c6a:	68db      	ldr	r3, [r3, #12]
 8002c6c:	0a1b      	lsrs	r3, r3, #8
 8002c6e:	f003 0307 	and.w	r3, r3, #7
				>> SCB_AIRCR_PRIGROUP_Pos));
	}
 8002c72:	4618      	mov	r0, r3
 8002c74:	46bd      	mov	sp, r7
 8002c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7a:	4770      	bx	lr
 8002c7c:	e000ed00 	.word	0xe000ed00

08002c80 <__NVIC_EnableIRQ>:
	 \brief   Enable Interrupt
	 \details Enables a device specific interrupt in the NVIC interrupt controller.
	 \param [in]      IRQn  Device specific interrupt number.
	 \note    IRQn must not be negative.
	 */
	__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) {
 8002c80:	b480      	push	{r7}
 8002c82:	b083      	sub	sp, #12
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	4603      	mov	r3, r0
 8002c88:	71fb      	strb	r3, [r7, #7]
		if ((int32_t) (IRQn) >= 0) {
 8002c8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	db0b      	blt.n	8002caa <__NVIC_EnableIRQ+0x2a>
			__COMPILER_BARRIER();
			NVIC->ISER[(((uint32_t) IRQn) >> 5UL)] = (uint32_t) (1UL
					<< (((uint32_t) IRQn) & 0x1FUL));
 8002c92:	79fb      	ldrb	r3, [r7, #7]
 8002c94:	f003 021f 	and.w	r2, r3, #31
			NVIC->ISER[(((uint32_t) IRQn) >> 5UL)] = (uint32_t) (1UL
 8002c98:	4907      	ldr	r1, [pc, #28]	; (8002cb8 <__NVIC_EnableIRQ+0x38>)
 8002c9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c9e:	095b      	lsrs	r3, r3, #5
 8002ca0:	2001      	movs	r0, #1
 8002ca2:	fa00 f202 	lsl.w	r2, r0, r2
 8002ca6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			__COMPILER_BARRIER();
		}
	}
 8002caa:	bf00      	nop
 8002cac:	370c      	adds	r7, #12
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb4:	4770      	bx	lr
 8002cb6:	bf00      	nop
 8002cb8:	e000e100 	.word	0xe000e100

08002cbc <__NVIC_SetPriority>:
	 or negative to specify a processor exception.
	 \param [in]      IRQn  Interrupt number.
	 \param [in]  priority  Priority to set.
	 \note    The priority cannot be set for every processor exception.
	 */
	__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) {
 8002cbc:	b480      	push	{r7}
 8002cbe:	b083      	sub	sp, #12
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	6039      	str	r1, [r7, #0]
 8002cc6:	71fb      	strb	r3, [r7, #7]
		if ((int32_t) (IRQn) >= 0) {
 8002cc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	db0a      	blt.n	8002ce6 <__NVIC_SetPriority+0x2a>
			NVIC->IP[((uint32_t) IRQn)] = (uint8_t) ((priority
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	b2da      	uxtb	r2, r3
 8002cd4:	490c      	ldr	r1, [pc, #48]	; (8002d08 <__NVIC_SetPriority+0x4c>)
 8002cd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cda:	0112      	lsls	r2, r2, #4
 8002cdc:	b2d2      	uxtb	r2, r2
 8002cde:	440b      	add	r3, r1
 8002ce0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
					<< (8U - __NVIC_PRIO_BITS)) & (uint32_t) 0xFFUL);
		} else {
			SCB->SHP[(((uint32_t) IRQn) & 0xFUL) - 4UL] = (uint8_t) ((priority
					<< (8U - __NVIC_PRIO_BITS)) & (uint32_t) 0xFFUL);
		}
	}
 8002ce4:	e00a      	b.n	8002cfc <__NVIC_SetPriority+0x40>
			SCB->SHP[(((uint32_t) IRQn) & 0xFUL) - 4UL] = (uint8_t) ((priority
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	b2da      	uxtb	r2, r3
 8002cea:	4908      	ldr	r1, [pc, #32]	; (8002d0c <__NVIC_SetPriority+0x50>)
 8002cec:	79fb      	ldrb	r3, [r7, #7]
 8002cee:	f003 030f 	and.w	r3, r3, #15
 8002cf2:	3b04      	subs	r3, #4
 8002cf4:	0112      	lsls	r2, r2, #4
 8002cf6:	b2d2      	uxtb	r2, r2
 8002cf8:	440b      	add	r3, r1
 8002cfa:	761a      	strb	r2, [r3, #24]
	}
 8002cfc:	bf00      	nop
 8002cfe:	370c      	adds	r7, #12
 8002d00:	46bd      	mov	sp, r7
 8002d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d06:	4770      	bx	lr
 8002d08:	e000e100 	.word	0xe000e100
 8002d0c:	e000ed00 	.word	0xe000ed00

08002d10 <NVIC_EncodePriority>:
	 \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
	 \param [in]       SubPriority  Subpriority value (starting from 0).
	 \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
	 */
	__STATIC_INLINE uint32_t NVIC_EncodePriority(uint32_t PriorityGroup,
			uint32_t PreemptPriority, uint32_t SubPriority) {
 8002d10:	b480      	push	{r7}
 8002d12:	b089      	sub	sp, #36	; 0x24
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	60f8      	str	r0, [r7, #12]
 8002d18:	60b9      	str	r1, [r7, #8]
 8002d1a:	607a      	str	r2, [r7, #4]
		uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t) 0x07UL); /* only values 0..7 are used          */
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	f003 0307 	and.w	r3, r3, #7
 8002d22:	61fb      	str	r3, [r7, #28]
		uint32_t PreemptPriorityBits;
		uint32_t SubPriorityBits;

		PreemptPriorityBits =
				((7UL - PriorityGroupTmp) > (uint32_t) (__NVIC_PRIO_BITS)) ?
 8002d24:	69fb      	ldr	r3, [r7, #28]
 8002d26:	f1c3 0307 	rsb	r3, r3, #7
		PreemptPriorityBits =
 8002d2a:	2b04      	cmp	r3, #4
 8002d2c:	bf28      	it	cs
 8002d2e:	2304      	movcs	r3, #4
 8002d30:	61bb      	str	r3, [r7, #24]
						(uint32_t) (__NVIC_PRIO_BITS) :
						(uint32_t) (7UL - PriorityGroupTmp);
		SubPriorityBits =
				((PriorityGroupTmp + (uint32_t) (__NVIC_PRIO_BITS))
 8002d32:	69fb      	ldr	r3, [r7, #28]
 8002d34:	3304      	adds	r3, #4
						< (uint32_t) 7UL) ?
						(uint32_t) 0UL :
 8002d36:	2b06      	cmp	r3, #6
 8002d38:	d902      	bls.n	8002d40 <NVIC_EncodePriority+0x30>
 8002d3a:	69fb      	ldr	r3, [r7, #28]
 8002d3c:	3b03      	subs	r3, #3
 8002d3e:	e000      	b.n	8002d42 <NVIC_EncodePriority+0x32>
 8002d40:	2300      	movs	r3, #0
		SubPriorityBits =
 8002d42:	617b      	str	r3, [r7, #20]
						(uint32_t) ((PriorityGroupTmp - 7UL)
								+ (uint32_t) (__NVIC_PRIO_BITS));

		return (((PreemptPriority
				& (uint32_t) ((1UL << (PreemptPriorityBits)) - 1UL))
 8002d44:	f04f 32ff 	mov.w	r2, #4294967295
 8002d48:	69bb      	ldr	r3, [r7, #24]
 8002d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d4e:	43da      	mvns	r2, r3
 8002d50:	68bb      	ldr	r3, [r7, #8]
 8002d52:	401a      	ands	r2, r3
				<< SubPriorityBits)
 8002d54:	697b      	ldr	r3, [r7, #20]
 8002d56:	409a      	lsls	r2, r3
				| ((SubPriority & (uint32_t) ((1UL << (SubPriorityBits)) - 1UL))));
 8002d58:	f04f 31ff 	mov.w	r1, #4294967295
 8002d5c:	697b      	ldr	r3, [r7, #20]
 8002d5e:	fa01 f303 	lsl.w	r3, r1, r3
 8002d62:	43d9      	mvns	r1, r3
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	400b      	ands	r3, r1
 8002d68:	4313      	orrs	r3, r2
	}
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	3724      	adds	r7, #36	; 0x24
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d74:	4770      	bx	lr

08002d76 <LL_TIM_DisableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
 8002d76:	b480      	push	{r7}
 8002d78:	b083      	sub	sp, #12
 8002d7a:	af00      	add	r7, sp, #0
 8002d7c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	601a      	str	r2, [r3, #0]
}
 8002d8a:	bf00      	nop
 8002d8c:	370c      	adds	r7, #12
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d94:	4770      	bx	lr
	...

08002d98 <LL_TIM_OC_DisableFast>:
  *         @arg @ref LL_TIM_CHANNEL_CH5
  *         @arg @ref LL_TIM_CHANNEL_CH6
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8002d98:	b480      	push	{r7}
 8002d9a:	b085      	sub	sp, #20
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
 8002da0:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	2b01      	cmp	r3, #1
 8002da6:	d02e      	beq.n	8002e06 <LL_TIM_OC_DisableFast+0x6e>
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	2b04      	cmp	r3, #4
 8002dac:	d029      	beq.n	8002e02 <LL_TIM_OC_DisableFast+0x6a>
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	2b10      	cmp	r3, #16
 8002db2:	d024      	beq.n	8002dfe <LL_TIM_OC_DisableFast+0x66>
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	2b40      	cmp	r3, #64	; 0x40
 8002db8:	d01f      	beq.n	8002dfa <LL_TIM_OC_DisableFast+0x62>
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002dc0:	d019      	beq.n	8002df6 <LL_TIM_OC_DisableFast+0x5e>
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002dc8:	d013      	beq.n	8002df2 <LL_TIM_OC_DisableFast+0x5a>
 8002dca:	683b      	ldr	r3, [r7, #0]
 8002dcc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002dd0:	d00d      	beq.n	8002dee <LL_TIM_OC_DisableFast+0x56>
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002dd8:	d007      	beq.n	8002dea <LL_TIM_OC_DisableFast+0x52>
 8002dda:	683b      	ldr	r3, [r7, #0]
 8002ddc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002de0:	d101      	bne.n	8002de6 <LL_TIM_OC_DisableFast+0x4e>
 8002de2:	2308      	movs	r3, #8
 8002de4:	e010      	b.n	8002e08 <LL_TIM_OC_DisableFast+0x70>
 8002de6:	2309      	movs	r3, #9
 8002de8:	e00e      	b.n	8002e08 <LL_TIM_OC_DisableFast+0x70>
 8002dea:	2307      	movs	r3, #7
 8002dec:	e00c      	b.n	8002e08 <LL_TIM_OC_DisableFast+0x70>
 8002dee:	2306      	movs	r3, #6
 8002df0:	e00a      	b.n	8002e08 <LL_TIM_OC_DisableFast+0x70>
 8002df2:	2305      	movs	r3, #5
 8002df4:	e008      	b.n	8002e08 <LL_TIM_OC_DisableFast+0x70>
 8002df6:	2304      	movs	r3, #4
 8002df8:	e006      	b.n	8002e08 <LL_TIM_OC_DisableFast+0x70>
 8002dfa:	2303      	movs	r3, #3
 8002dfc:	e004      	b.n	8002e08 <LL_TIM_OC_DisableFast+0x70>
 8002dfe:	2302      	movs	r3, #2
 8002e00:	e002      	b.n	8002e08 <LL_TIM_OC_DisableFast+0x70>
 8002e02:	2301      	movs	r3, #1
 8002e04:	e000      	b.n	8002e08 <LL_TIM_OC_DisableFast+0x70>
 8002e06:	2300      	movs	r3, #0
 8002e08:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	3318      	adds	r3, #24
 8002e0e:	4619      	mov	r1, r3
 8002e10:	7bfb      	ldrb	r3, [r7, #15]
 8002e12:	4a0b      	ldr	r2, [pc, #44]	; (8002e40 <LL_TIM_OC_DisableFast+0xa8>)
 8002e14:	5cd3      	ldrb	r3, [r2, r3]
 8002e16:	440b      	add	r3, r1
 8002e18:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8002e1a:	68bb      	ldr	r3, [r7, #8]
 8002e1c:	681a      	ldr	r2, [r3, #0]
 8002e1e:	7bfb      	ldrb	r3, [r7, #15]
 8002e20:	4908      	ldr	r1, [pc, #32]	; (8002e44 <LL_TIM_OC_DisableFast+0xac>)
 8002e22:	5ccb      	ldrb	r3, [r1, r3]
 8002e24:	4619      	mov	r1, r3
 8002e26:	2304      	movs	r3, #4
 8002e28:	408b      	lsls	r3, r1
 8002e2a:	43db      	mvns	r3, r3
 8002e2c:	401a      	ands	r2, r3
 8002e2e:	68bb      	ldr	r3, [r7, #8]
 8002e30:	601a      	str	r2, [r3, #0]

}
 8002e32:	bf00      	nop
 8002e34:	3714      	adds	r7, #20
 8002e36:	46bd      	mov	sp, r7
 8002e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3c:	4770      	bx	lr
 8002e3e:	bf00      	nop
 8002e40:	0806e148 	.word	0x0806e148
 8002e44:	0806e154 	.word	0x0806e154

08002e48 <LL_TIM_OC_EnablePreload>:
  *         @arg @ref LL_TIM_CHANNEL_CH5
  *         @arg @ref LL_TIM_CHANNEL_CH6
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8002e48:	b480      	push	{r7}
 8002e4a:	b085      	sub	sp, #20
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
 8002e50:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	2b01      	cmp	r3, #1
 8002e56:	d02e      	beq.n	8002eb6 <LL_TIM_OC_EnablePreload+0x6e>
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	2b04      	cmp	r3, #4
 8002e5c:	d029      	beq.n	8002eb2 <LL_TIM_OC_EnablePreload+0x6a>
 8002e5e:	683b      	ldr	r3, [r7, #0]
 8002e60:	2b10      	cmp	r3, #16
 8002e62:	d024      	beq.n	8002eae <LL_TIM_OC_EnablePreload+0x66>
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	2b40      	cmp	r3, #64	; 0x40
 8002e68:	d01f      	beq.n	8002eaa <LL_TIM_OC_EnablePreload+0x62>
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002e70:	d019      	beq.n	8002ea6 <LL_TIM_OC_EnablePreload+0x5e>
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e78:	d013      	beq.n	8002ea2 <LL_TIM_OC_EnablePreload+0x5a>
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e80:	d00d      	beq.n	8002e9e <LL_TIM_OC_EnablePreload+0x56>
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002e88:	d007      	beq.n	8002e9a <LL_TIM_OC_EnablePreload+0x52>
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e90:	d101      	bne.n	8002e96 <LL_TIM_OC_EnablePreload+0x4e>
 8002e92:	2308      	movs	r3, #8
 8002e94:	e010      	b.n	8002eb8 <LL_TIM_OC_EnablePreload+0x70>
 8002e96:	2309      	movs	r3, #9
 8002e98:	e00e      	b.n	8002eb8 <LL_TIM_OC_EnablePreload+0x70>
 8002e9a:	2307      	movs	r3, #7
 8002e9c:	e00c      	b.n	8002eb8 <LL_TIM_OC_EnablePreload+0x70>
 8002e9e:	2306      	movs	r3, #6
 8002ea0:	e00a      	b.n	8002eb8 <LL_TIM_OC_EnablePreload+0x70>
 8002ea2:	2305      	movs	r3, #5
 8002ea4:	e008      	b.n	8002eb8 <LL_TIM_OC_EnablePreload+0x70>
 8002ea6:	2304      	movs	r3, #4
 8002ea8:	e006      	b.n	8002eb8 <LL_TIM_OC_EnablePreload+0x70>
 8002eaa:	2303      	movs	r3, #3
 8002eac:	e004      	b.n	8002eb8 <LL_TIM_OC_EnablePreload+0x70>
 8002eae:	2302      	movs	r3, #2
 8002eb0:	e002      	b.n	8002eb8 <LL_TIM_OC_EnablePreload+0x70>
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	e000      	b.n	8002eb8 <LL_TIM_OC_EnablePreload+0x70>
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	3318      	adds	r3, #24
 8002ebe:	4619      	mov	r1, r3
 8002ec0:	7bfb      	ldrb	r3, [r7, #15]
 8002ec2:	4a0a      	ldr	r2, [pc, #40]	; (8002eec <LL_TIM_OC_EnablePreload+0xa4>)
 8002ec4:	5cd3      	ldrb	r3, [r2, r3]
 8002ec6:	440b      	add	r3, r1
 8002ec8:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8002eca:	68bb      	ldr	r3, [r7, #8]
 8002ecc:	681a      	ldr	r2, [r3, #0]
 8002ece:	7bfb      	ldrb	r3, [r7, #15]
 8002ed0:	4907      	ldr	r1, [pc, #28]	; (8002ef0 <LL_TIM_OC_EnablePreload+0xa8>)
 8002ed2:	5ccb      	ldrb	r3, [r1, r3]
 8002ed4:	4619      	mov	r1, r3
 8002ed6:	2308      	movs	r3, #8
 8002ed8:	408b      	lsls	r3, r1
 8002eda:	431a      	orrs	r2, r3
 8002edc:	68bb      	ldr	r3, [r7, #8]
 8002ede:	601a      	str	r2, [r3, #0]
}
 8002ee0:	bf00      	nop
 8002ee2:	3714      	adds	r7, #20
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eea:	4770      	bx	lr
 8002eec:	0806e148 	.word	0x0806e148
 8002ef0:	0806e154 	.word	0x0806e154

08002ef4 <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	b083      	sub	sp, #12
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
 8002efc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	689b      	ldr	r3, [r3, #8]
 8002f02:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8002f06:	f023 0307 	bic.w	r3, r3, #7
 8002f0a:	683a      	ldr	r2, [r7, #0]
 8002f0c:	431a      	orrs	r2, r3
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	609a      	str	r2, [r3, #8]
}
 8002f12:	bf00      	nop
 8002f14:	370c      	adds	r7, #12
 8002f16:	46bd      	mov	sp, r7
 8002f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1c:	4770      	bx	lr

08002f1e <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC4REF
  *         @arg @ref LL_TIM_TRGO_ENCODERCLK
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 8002f1e:	b480      	push	{r7}
 8002f20:	b083      	sub	sp, #12
 8002f22:	af00      	add	r7, sp, #0
 8002f24:	6078      	str	r0, [r7, #4]
 8002f26:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	685b      	ldr	r3, [r3, #4]
 8002f2c:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8002f30:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f34:	683a      	ldr	r2, [r7, #0]
 8002f36:	431a      	orrs	r2, r3
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	605a      	str	r2, [r3, #4]
}
 8002f3c:	bf00      	nop
 8002f3e:	370c      	adds	r7, #12
 8002f40:	46bd      	mov	sp, r7
 8002f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f46:	4770      	bx	lr

08002f48 <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 8002f48:	b480      	push	{r7}
 8002f4a:	b083      	sub	sp, #12
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	689b      	ldr	r3, [r3, #8]
 8002f54:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	609a      	str	r2, [r3, #8]
}
 8002f5c:	bf00      	nop
 8002f5e:	370c      	adds	r7, #12
 8002f60:	46bd      	mov	sp, r7
 8002f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f66:	4770      	bx	lr

08002f68 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	b083      	sub	sp, #12
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f043 0201 	orr.w	r2, r3, #1
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	601a      	str	r2, [r3, #0]
}
 8002f7c:	bf00      	nop
 8002f7e:	370c      	adds	r7, #12
 8002f80:	46bd      	mov	sp, r7
 8002f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f86:	4770      	bx	lr

08002f88 <LL_USART_DisableFIFO>:
  * @rmtoll CR1          FIFOEN        LL_USART_DisableFIFO
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableFIFO(USART_TypeDef *USARTx)
{
 8002f88:	b480      	push	{r7}
 8002f8a:	b083      	sub	sp, #12
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	601a      	str	r2, [r3, #0]
}
 8002f9c:	bf00      	nop
 8002f9e:	370c      	adds	r7, #12
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa6:	4770      	bx	lr

08002fa8 <LL_USART_SetTXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetTXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	b089      	sub	sp, #36	; 0x24
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
 8002fb0:	6039      	str	r1, [r7, #0]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	3308      	adds	r3, #8
 8002fb6:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	e853 3f00 	ldrex	r3, [r3]
 8002fbe:	60bb      	str	r3, [r7, #8]
   return(result);
 8002fc0:	68bb      	ldr	r3, [r7, #8]
 8002fc2:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	075b      	lsls	r3, r3, #29
 8002fca:	4313      	orrs	r3, r2
 8002fcc:	61fb      	str	r3, [r7, #28]
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	3308      	adds	r3, #8
 8002fd2:	69fa      	ldr	r2, [r7, #28]
 8002fd4:	61ba      	str	r2, [r7, #24]
 8002fd6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fd8:	6979      	ldr	r1, [r7, #20]
 8002fda:	69ba      	ldr	r2, [r7, #24]
 8002fdc:	e841 2300 	strex	r3, r2, [r1]
 8002fe0:	613b      	str	r3, [r7, #16]
   return(result);
 8002fe2:	693b      	ldr	r3, [r7, #16]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d1e4      	bne.n	8002fb2 <LL_USART_SetTXFIFOThreshold+0xa>
}
 8002fe8:	bf00      	nop
 8002fea:	bf00      	nop
 8002fec:	3724      	adds	r7, #36	; 0x24
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff4:	4770      	bx	lr

08002ff6 <LL_USART_SetRXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetRXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 8002ff6:	b480      	push	{r7}
 8002ff8:	b089      	sub	sp, #36	; 0x24
 8002ffa:	af00      	add	r7, sp, #0
 8002ffc:	6078      	str	r0, [r7, #4]
 8002ffe:	6039      	str	r1, [r7, #0]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	3308      	adds	r3, #8
 8003004:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	e853 3f00 	ldrex	r3, [r3]
 800300c:	60bb      	str	r3, [r7, #8]
   return(result);
 800300e:	68bb      	ldr	r3, [r7, #8]
 8003010:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	065b      	lsls	r3, r3, #25
 8003018:	4313      	orrs	r3, r2
 800301a:	61fb      	str	r3, [r7, #28]
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	3308      	adds	r3, #8
 8003020:	69fa      	ldr	r2, [r7, #28]
 8003022:	61ba      	str	r2, [r7, #24]
 8003024:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003026:	6979      	ldr	r1, [r7, #20]
 8003028:	69ba      	ldr	r2, [r7, #24]
 800302a:	e841 2300 	strex	r3, r2, [r1]
 800302e:	613b      	str	r3, [r7, #16]
   return(result);
 8003030:	693b      	ldr	r3, [r7, #16]
 8003032:	2b00      	cmp	r3, #0
 8003034:	d1e4      	bne.n	8003000 <LL_USART_SetRXFIFOThreshold+0xa>
}
 8003036:	bf00      	nop
 8003038:	bf00      	nop
 800303a:	3724      	adds	r7, #36	; 0x24
 800303c:	46bd      	mov	sp, r7
 800303e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003042:	4770      	bx	lr

08003044 <LL_USART_DisableOverrunDetect>:
  * @rmtoll CR3          OVRDIS        LL_USART_DisableOverrunDetect
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableOverrunDetect(USART_TypeDef *USARTx)
{
 8003044:	b480      	push	{r7}
 8003046:	b083      	sub	sp, #12
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR3, USART_CR3_OVRDIS);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	689b      	ldr	r3, [r3, #8]
 8003050:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	609a      	str	r2, [r3, #8]
}
 8003058:	bf00      	nop
 800305a:	370c      	adds	r7, #12
 800305c:	46bd      	mov	sp, r7
 800305e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003062:	4770      	bx	lr

08003064 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8003064:	b480      	push	{r7}
 8003066:	b083      	sub	sp, #12
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
  */
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	685b      	ldr	r3, [r3, #4]
 8003070:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	689b      	ldr	r3, [r3, #8]
 800307c:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	609a      	str	r2, [r3, #8]
}
 8003084:	bf00      	nop
 8003086:	370c      	adds	r7, #12
 8003088:	46bd      	mov	sp, r7
 800308a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308e:	4770      	bx	lr

08003090 <LL_USART_IsActiveFlag_TEACK>:
  * @rmtoll ISR          TEACK         LL_USART_IsActiveFlag_TEACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(USART_TypeDef *USARTx)
{
 8003090:	b480      	push	{r7}
 8003092:	b083      	sub	sp, #12
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	69db      	ldr	r3, [r3, #28]
 800309c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80030a0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80030a4:	d101      	bne.n	80030aa <LL_USART_IsActiveFlag_TEACK+0x1a>
 80030a6:	2301      	movs	r3, #1
 80030a8:	e000      	b.n	80030ac <LL_USART_IsActiveFlag_TEACK+0x1c>
 80030aa:	2300      	movs	r3, #0
}
 80030ac:	4618      	mov	r0, r3
 80030ae:	370c      	adds	r7, #12
 80030b0:	46bd      	mov	sp, r7
 80030b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b6:	4770      	bx	lr

080030b8 <LL_USART_IsActiveFlag_REACK>:
  * @rmtoll ISR          REACK         LL_USART_IsActiveFlag_REACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_REACK(USART_TypeDef *USARTx)
{
 80030b8:	b480      	push	{r7}
 80030ba:	b083      	sub	sp, #12
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	69db      	ldr	r3, [r3, #28]
 80030c4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80030c8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80030cc:	d101      	bne.n	80030d2 <LL_USART_IsActiveFlag_REACK+0x1a>
 80030ce:	2301      	movs	r3, #1
 80030d0:	e000      	b.n	80030d4 <LL_USART_IsActiveFlag_REACK+0x1c>
 80030d2:	2300      	movs	r3, #0
}
 80030d4:	4618      	mov	r0, r3
 80030d6:	370c      	adds	r7, #12
 80030d8:	46bd      	mov	sp, r7
 80030da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030de:	4770      	bx	lr

080030e0 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80030e0:	b480      	push	{r7}
 80030e2:	b083      	sub	sp, #12
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
 80030e8:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	683a      	ldr	r2, [r7, #0]
 80030ee:	629a      	str	r2, [r3, #40]	; 0x28
}
 80030f0:	bf00      	nop
 80030f2:	370c      	adds	r7, #12
 80030f4:	46bd      	mov	sp, r7
 80030f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fa:	4770      	bx	lr

080030fc <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 80030fc:	b480      	push	{r7}
 80030fe:	b085      	sub	sp, #20
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8003104:	4b08      	ldr	r3, [pc, #32]	; (8003128 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8003106:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003108:	4907      	ldr	r1, [pc, #28]	; (8003128 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	4313      	orrs	r3, r2
 800310e:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8003110:	4b05      	ldr	r3, [pc, #20]	; (8003128 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8003112:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	4013      	ands	r3, r2
 8003118:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800311a:	68fb      	ldr	r3, [r7, #12]
}
 800311c:	bf00      	nop
 800311e:	3714      	adds	r7, #20
 8003120:	46bd      	mov	sp, r7
 8003122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003126:	4770      	bx	lr
 8003128:	40021000 	.word	0x40021000

0800312c <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 800312c:	b480      	push	{r7}
 800312e:	b085      	sub	sp, #20
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8003134:	4b08      	ldr	r3, [pc, #32]	; (8003158 <LL_APB1_GRP1_EnableClock+0x2c>)
 8003136:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003138:	4907      	ldr	r1, [pc, #28]	; (8003158 <LL_APB1_GRP1_EnableClock+0x2c>)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	4313      	orrs	r3, r2
 800313e:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8003140:	4b05      	ldr	r3, [pc, #20]	; (8003158 <LL_APB1_GRP1_EnableClock+0x2c>)
 8003142:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	4013      	ands	r3, r2
 8003148:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800314a:	68fb      	ldr	r3, [r7, #12]
}
 800314c:	bf00      	nop
 800314e:	3714      	adds	r7, #20
 8003150:	46bd      	mov	sp, r7
 8003152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003156:	4770      	bx	lr
 8003158:	40021000 	.word	0x40021000

0800315c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003160:	f001 f809 	bl	8004176 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003164:	f000 f832 	bl	80031cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003168:	f000 fb6a 	bl	8003840 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 800316c:	f000 fa2e 	bl	80035cc <MX_USART3_UART_Init>
  MX_TIM6_Init();
 8003170:	f000 f9f2 	bl	8003558 <MX_TIM6_Init>
  MX_TIM4_Init();
 8003174:	f000 f980 	bl	8003478 <MX_TIM4_Init>
  MX_FMC_Init();
 8003178:	f000 fafa 	bl	8003770 <MX_FMC_Init>
  MX_DMA_Init();
 800317c:	f000 face 	bl	800371c <MX_DMA_Init>
  MX_ADC4_Init();
 8003180:	f000 f870 	bl	8003264 <MX_ADC4_Init>
  MX_TIM1_Init();
 8003184:	f000 f924 	bl	80033d0 <MX_TIM1_Init>
  MX_SPI1_Init();
 8003188:	f000 f8e4 	bl	8003354 <MX_SPI1_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

/////	INIT FUNCTIONS	 //////////////////////////////////
  LED_init();
 800318c:	f006 f8e0 	bl	8009350 <LED_init>
  KBD_init();
 8003190:	f006 fc7c 	bl	8009a8c <KBD_init>
  SCI_init();
 8003194:	f006 fa3e 	bl	8009614 <SCI_init>
  PSERV_init();
 8003198:	f007 f8b2 	bl	800a300 <PSERV_init>
  PSERV_enable(); 	//ZaĹžene periodic services (branje tipkovnice)
 800319c:	f007 f8c0 	bl	800a320 <PSERV_enable>
  LCD_Init(); 		//Vsebuje tudi init za backlight
 80031a0:	f006 fd8d 	bl	8009cbe <LCD_Init>
  LCD_uGUI_init();
 80031a4:	f006 fdc8 	bl	8009d38 <LCD_uGUI_init>
  JOY_init(&hadc4, &htim1);
 80031a8:	4906      	ldr	r1, [pc, #24]	; (80031c4 <main+0x68>)
 80031aa:	4807      	ldr	r0, [pc, #28]	; (80031c8 <main+0x6c>)
 80031ac:	f006 fba0 	bl	80098f0 <JOY_init>


  LCD_uGUI_demo_Misko3();
 80031b0:	f006 fdd8 	bl	8009d64 <LCD_uGUI_demo_Misko3>
  HAL_Delay(1000);
 80031b4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80031b8:	f001 f84e 	bl	8004258 <HAL_Delay>
	  //HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI); //pospravi qC v spanje
	  //LCD_TCH_demo();
	  //JOY_SCI_send_status();
	  //HAL_Delay(100);

	  Game();
 80031bc:	f7fd fd0c 	bl	8000bd8 <Game>
 80031c0:	e7fc      	b.n	80031bc <main+0x60>
 80031c2:	bf00      	nop
 80031c4:	20000684 	.word	0x20000684
 80031c8:	20000554 	.word	0x20000554

080031cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b094      	sub	sp, #80	; 0x50
 80031d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80031d2:	f107 0318 	add.w	r3, r7, #24
 80031d6:	2238      	movs	r2, #56	; 0x38
 80031d8:	2100      	movs	r1, #0
 80031da:	4618      	mov	r0, r3
 80031dc:	f007 fe90 	bl	800af00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80031e0:	1d3b      	adds	r3, r7, #4
 80031e2:	2200      	movs	r2, #0
 80031e4:	601a      	str	r2, [r3, #0]
 80031e6:	605a      	str	r2, [r3, #4]
 80031e8:	609a      	str	r2, [r3, #8]
 80031ea:	60da      	str	r2, [r3, #12]
 80031ec:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80031ee:	f44f 7000 	mov.w	r0, #512	; 0x200
 80031f2:	f003 f877 	bl	80062e4 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80031f6:	2302      	movs	r3, #2
 80031f8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80031fa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80031fe:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003200:	2340      	movs	r3, #64	; 0x40
 8003202:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003204:	2302      	movs	r3, #2
 8003206:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003208:	2302      	movs	r3, #2
 800320a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800320c:	2304      	movs	r3, #4
 800320e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 72;
 8003210:	2348      	movs	r3, #72	; 0x48
 8003212:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003214:	2302      	movs	r3, #2
 8003216:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8003218:	2302      	movs	r3, #2
 800321a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800321c:	2302      	movs	r3, #2
 800321e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003220:	f107 0318 	add.w	r3, r7, #24
 8003224:	4618      	mov	r0, r3
 8003226:	f003 f911 	bl	800644c <HAL_RCC_OscConfig>
 800322a:	4603      	mov	r3, r0
 800322c:	2b00      	cmp	r3, #0
 800322e:	d001      	beq.n	8003234 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8003230:	f000 fc54 	bl	8003adc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003234:	230f      	movs	r3, #15
 8003236:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003238:	2303      	movs	r3, #3
 800323a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800323c:	2300      	movs	r3, #0
 800323e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003240:	2300      	movs	r3, #0
 8003242:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003244:	2300      	movs	r3, #0
 8003246:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8003248:	1d3b      	adds	r3, r7, #4
 800324a:	2104      	movs	r1, #4
 800324c:	4618      	mov	r0, r3
 800324e:	f003 fc15 	bl	8006a7c <HAL_RCC_ClockConfig>
 8003252:	4603      	mov	r3, r0
 8003254:	2b00      	cmp	r3, #0
 8003256:	d001      	beq.n	800325c <SystemClock_Config+0x90>
  {
    Error_Handler();
 8003258:	f000 fc40 	bl	8003adc <Error_Handler>
  }
}
 800325c:	bf00      	nop
 800325e:	3750      	adds	r7, #80	; 0x50
 8003260:	46bd      	mov	sp, r7
 8003262:	bd80      	pop	{r7, pc}

08003264 <MX_ADC4_Init>:
  * @brief ADC4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC4_Init(void)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b088      	sub	sp, #32
 8003268:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC4_Init 0 */

  /* USER CODE END ADC4_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800326a:	463b      	mov	r3, r7
 800326c:	2220      	movs	r2, #32
 800326e:	2100      	movs	r1, #0
 8003270:	4618      	mov	r0, r3
 8003272:	f007 fe45 	bl	800af00 <memset>
  /* USER CODE BEGIN ADC4_Init 1 */

  /* USER CODE END ADC4_Init 1 */
  /** Common config
  */
  hadc4.Instance = ADC4;
 8003276:	4b33      	ldr	r3, [pc, #204]	; (8003344 <MX_ADC4_Init+0xe0>)
 8003278:	4a33      	ldr	r2, [pc, #204]	; (8003348 <MX_ADC4_Init+0xe4>)
 800327a:	601a      	str	r2, [r3, #0]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800327c:	4b31      	ldr	r3, [pc, #196]	; (8003344 <MX_ADC4_Init+0xe0>)
 800327e:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8003282:	605a      	str	r2, [r3, #4]
  hadc4.Init.Resolution = ADC_RESOLUTION_12B;
 8003284:	4b2f      	ldr	r3, [pc, #188]	; (8003344 <MX_ADC4_Init+0xe0>)
 8003286:	2200      	movs	r2, #0
 8003288:	609a      	str	r2, [r3, #8]
  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800328a:	4b2e      	ldr	r3, [pc, #184]	; (8003344 <MX_ADC4_Init+0xe0>)
 800328c:	2200      	movs	r2, #0
 800328e:	60da      	str	r2, [r3, #12]
  hadc4.Init.GainCompensation = 0;
 8003290:	4b2c      	ldr	r3, [pc, #176]	; (8003344 <MX_ADC4_Init+0xe0>)
 8003292:	2200      	movs	r2, #0
 8003294:	611a      	str	r2, [r3, #16]
  hadc4.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8003296:	4b2b      	ldr	r3, [pc, #172]	; (8003344 <MX_ADC4_Init+0xe0>)
 8003298:	2201      	movs	r2, #1
 800329a:	615a      	str	r2, [r3, #20]
  hadc4.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800329c:	4b29      	ldr	r3, [pc, #164]	; (8003344 <MX_ADC4_Init+0xe0>)
 800329e:	2204      	movs	r2, #4
 80032a0:	619a      	str	r2, [r3, #24]
  hadc4.Init.LowPowerAutoWait = DISABLE;
 80032a2:	4b28      	ldr	r3, [pc, #160]	; (8003344 <MX_ADC4_Init+0xe0>)
 80032a4:	2200      	movs	r2, #0
 80032a6:	771a      	strb	r2, [r3, #28]
  hadc4.Init.ContinuousConvMode = DISABLE;
 80032a8:	4b26      	ldr	r3, [pc, #152]	; (8003344 <MX_ADC4_Init+0xe0>)
 80032aa:	2200      	movs	r2, #0
 80032ac:	775a      	strb	r2, [r3, #29]
  hadc4.Init.NbrOfConversion = 2;
 80032ae:	4b25      	ldr	r3, [pc, #148]	; (8003344 <MX_ADC4_Init+0xe0>)
 80032b0:	2202      	movs	r2, #2
 80032b2:	621a      	str	r2, [r3, #32]
  hadc4.Init.DiscontinuousConvMode = DISABLE;
 80032b4:	4b23      	ldr	r3, [pc, #140]	; (8003344 <MX_ADC4_Init+0xe0>)
 80032b6:	2200      	movs	r2, #0
 80032b8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc4.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T1_TRGO;
 80032bc:	4b21      	ldr	r3, [pc, #132]	; (8003344 <MX_ADC4_Init+0xe0>)
 80032be:	f44f 62a4 	mov.w	r2, #1312	; 0x520
 80032c2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80032c4:	4b1f      	ldr	r3, [pc, #124]	; (8003344 <MX_ADC4_Init+0xe0>)
 80032c6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80032ca:	631a      	str	r2, [r3, #48]	; 0x30
  hadc4.Init.DMAContinuousRequests = ENABLE;
 80032cc:	4b1d      	ldr	r3, [pc, #116]	; (8003344 <MX_ADC4_Init+0xe0>)
 80032ce:	2201      	movs	r2, #1
 80032d0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc4.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80032d4:	4b1b      	ldr	r3, [pc, #108]	; (8003344 <MX_ADC4_Init+0xe0>)
 80032d6:	2200      	movs	r2, #0
 80032d8:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc4.Init.OversamplingMode = DISABLE;
 80032da:	4b1a      	ldr	r3, [pc, #104]	; (8003344 <MX_ADC4_Init+0xe0>)
 80032dc:	2200      	movs	r2, #0
 80032de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc4) != HAL_OK)
 80032e2:	4818      	ldr	r0, [pc, #96]	; (8003344 <MX_ADC4_Init+0xe0>)
 80032e4:	f001 fa22 	bl	800472c <HAL_ADC_Init>
 80032e8:	4603      	mov	r3, r0
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d001      	beq.n	80032f2 <MX_ADC4_Init+0x8e>
  {
    Error_Handler();
 80032ee:	f000 fbf5 	bl	8003adc <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80032f2:	4b16      	ldr	r3, [pc, #88]	; (800334c <MX_ADC4_Init+0xe8>)
 80032f4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80032f6:	2306      	movs	r3, #6
 80032f8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 80032fa:	2307      	movs	r3, #7
 80032fc:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80032fe:	237f      	movs	r3, #127	; 0x7f
 8003300:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8003302:	2304      	movs	r3, #4
 8003304:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8003306:	2300      	movs	r3, #0
 8003308:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 800330a:	463b      	mov	r3, r7
 800330c:	4619      	mov	r1, r3
 800330e:	480d      	ldr	r0, [pc, #52]	; (8003344 <MX_ADC4_Init+0xe0>)
 8003310:	f001 fcc0 	bl	8004c94 <HAL_ADC_ConfigChannel>
 8003314:	4603      	mov	r3, r0
 8003316:	2b00      	cmp	r3, #0
 8003318:	d001      	beq.n	800331e <MX_ADC4_Init+0xba>
  {
    Error_Handler();
 800331a:	f000 fbdf 	bl	8003adc <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800331e:	4b0c      	ldr	r3, [pc, #48]	; (8003350 <MX_ADC4_Init+0xec>)
 8003320:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8003322:	230c      	movs	r3, #12
 8003324:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8003326:	463b      	mov	r3, r7
 8003328:	4619      	mov	r1, r3
 800332a:	4806      	ldr	r0, [pc, #24]	; (8003344 <MX_ADC4_Init+0xe0>)
 800332c:	f001 fcb2 	bl	8004c94 <HAL_ADC_ConfigChannel>
 8003330:	4603      	mov	r3, r0
 8003332:	2b00      	cmp	r3, #0
 8003334:	d001      	beq.n	800333a <MX_ADC4_Init+0xd6>
  {
    Error_Handler();
 8003336:	f000 fbd1 	bl	8003adc <Error_Handler>
  }
  /* USER CODE BEGIN ADC4_Init 2 */

  /* USER CODE END ADC4_Init 2 */

}
 800333a:	bf00      	nop
 800333c:	3720      	adds	r7, #32
 800333e:	46bd      	mov	sp, r7
 8003340:	bd80      	pop	{r7, pc}
 8003342:	bf00      	nop
 8003344:	20000554 	.word	0x20000554
 8003348:	50000500 	.word	0x50000500
 800334c:	10c00010 	.word	0x10c00010
 8003350:	14f00020 	.word	0x14f00020

08003354 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8003358:	4b1b      	ldr	r3, [pc, #108]	; (80033c8 <MX_SPI1_Init+0x74>)
 800335a:	4a1c      	ldr	r2, [pc, #112]	; (80033cc <MX_SPI1_Init+0x78>)
 800335c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800335e:	4b1a      	ldr	r3, [pc, #104]	; (80033c8 <MX_SPI1_Init+0x74>)
 8003360:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003364:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003366:	4b18      	ldr	r3, [pc, #96]	; (80033c8 <MX_SPI1_Init+0x74>)
 8003368:	2200      	movs	r2, #0
 800336a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800336c:	4b16      	ldr	r3, [pc, #88]	; (80033c8 <MX_SPI1_Init+0x74>)
 800336e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8003372:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003374:	4b14      	ldr	r3, [pc, #80]	; (80033c8 <MX_SPI1_Init+0x74>)
 8003376:	2200      	movs	r2, #0
 8003378:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800337a:	4b13      	ldr	r3, [pc, #76]	; (80033c8 <MX_SPI1_Init+0x74>)
 800337c:	2200      	movs	r2, #0
 800337e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003380:	4b11      	ldr	r3, [pc, #68]	; (80033c8 <MX_SPI1_Init+0x74>)
 8003382:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003386:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8003388:	4b0f      	ldr	r3, [pc, #60]	; (80033c8 <MX_SPI1_Init+0x74>)
 800338a:	2228      	movs	r2, #40	; 0x28
 800338c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800338e:	4b0e      	ldr	r3, [pc, #56]	; (80033c8 <MX_SPI1_Init+0x74>)
 8003390:	2200      	movs	r2, #0
 8003392:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003394:	4b0c      	ldr	r3, [pc, #48]	; (80033c8 <MX_SPI1_Init+0x74>)
 8003396:	2200      	movs	r2, #0
 8003398:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800339a:	4b0b      	ldr	r3, [pc, #44]	; (80033c8 <MX_SPI1_Init+0x74>)
 800339c:	2200      	movs	r2, #0
 800339e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80033a0:	4b09      	ldr	r3, [pc, #36]	; (80033c8 <MX_SPI1_Init+0x74>)
 80033a2:	2207      	movs	r2, #7
 80033a4:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80033a6:	4b08      	ldr	r3, [pc, #32]	; (80033c8 <MX_SPI1_Init+0x74>)
 80033a8:	2200      	movs	r2, #0
 80033aa:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80033ac:	4b06      	ldr	r3, [pc, #24]	; (80033c8 <MX_SPI1_Init+0x74>)
 80033ae:	2200      	movs	r2, #0
 80033b0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80033b2:	4805      	ldr	r0, [pc, #20]	; (80033c8 <MX_SPI1_Init+0x74>)
 80033b4:	f003 ff94 	bl	80072e0 <HAL_SPI_Init>
 80033b8:	4603      	mov	r3, r0
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d001      	beq.n	80033c2 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80033be:	f000 fb8d 	bl	8003adc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80033c2:	bf00      	nop
 80033c4:	bd80      	pop	{r7, pc}
 80033c6:	bf00      	nop
 80033c8:	20000620 	.word	0x20000620
 80033cc:	40013000 	.word	0x40013000

080033d0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b088      	sub	sp, #32
 80033d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80033d6:	f107 0310 	add.w	r3, r7, #16
 80033da:	2200      	movs	r2, #0
 80033dc:	601a      	str	r2, [r3, #0]
 80033de:	605a      	str	r2, [r3, #4]
 80033e0:	609a      	str	r2, [r3, #8]
 80033e2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80033e4:	1d3b      	adds	r3, r7, #4
 80033e6:	2200      	movs	r2, #0
 80033e8:	601a      	str	r2, [r3, #0]
 80033ea:	605a      	str	r2, [r3, #4]
 80033ec:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80033ee:	4b20      	ldr	r3, [pc, #128]	; (8003470 <MX_TIM1_Init+0xa0>)
 80033f0:	4a20      	ldr	r2, [pc, #128]	; (8003474 <MX_TIM1_Init+0xa4>)
 80033f2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 14399;
 80033f4:	4b1e      	ldr	r3, [pc, #120]	; (8003470 <MX_TIM1_Init+0xa0>)
 80033f6:	f643 023f 	movw	r2, #14399	; 0x383f
 80033fa:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80033fc:	4b1c      	ldr	r3, [pc, #112]	; (8003470 <MX_TIM1_Init+0xa0>)
 80033fe:	2200      	movs	r2, #0
 8003400:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 90;
 8003402:	4b1b      	ldr	r3, [pc, #108]	; (8003470 <MX_TIM1_Init+0xa0>)
 8003404:	225a      	movs	r2, #90	; 0x5a
 8003406:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003408:	4b19      	ldr	r3, [pc, #100]	; (8003470 <MX_TIM1_Init+0xa0>)
 800340a:	2200      	movs	r2, #0
 800340c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800340e:	4b18      	ldr	r3, [pc, #96]	; (8003470 <MX_TIM1_Init+0xa0>)
 8003410:	2200      	movs	r2, #0
 8003412:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003414:	4b16      	ldr	r3, [pc, #88]	; (8003470 <MX_TIM1_Init+0xa0>)
 8003416:	2200      	movs	r2, #0
 8003418:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800341a:	4815      	ldr	r0, [pc, #84]	; (8003470 <MX_TIM1_Init+0xa0>)
 800341c:	f004 f853 	bl	80074c6 <HAL_TIM_Base_Init>
 8003420:	4603      	mov	r3, r0
 8003422:	2b00      	cmp	r3, #0
 8003424:	d001      	beq.n	800342a <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8003426:	f000 fb59 	bl	8003adc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800342a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800342e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003430:	f107 0310 	add.w	r3, r7, #16
 8003434:	4619      	mov	r1, r3
 8003436:	480e      	ldr	r0, [pc, #56]	; (8003470 <MX_TIM1_Init+0xa0>)
 8003438:	f004 f90c 	bl	8007654 <HAL_TIM_ConfigClockSource>
 800343c:	4603      	mov	r3, r0
 800343e:	2b00      	cmp	r3, #0
 8003440:	d001      	beq.n	8003446 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8003442:	f000 fb4b 	bl	8003adc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8003446:	2320      	movs	r3, #32
 8003448:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800344a:	2300      	movs	r3, #0
 800344c:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800344e:	2300      	movs	r3, #0
 8003450:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003452:	1d3b      	adds	r3, r7, #4
 8003454:	4619      	mov	r1, r3
 8003456:	4806      	ldr	r0, [pc, #24]	; (8003470 <MX_TIM1_Init+0xa0>)
 8003458:	f004 fb56 	bl	8007b08 <HAL_TIMEx_MasterConfigSynchronization>
 800345c:	4603      	mov	r3, r0
 800345e:	2b00      	cmp	r3, #0
 8003460:	d001      	beq.n	8003466 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8003462:	f000 fb3b 	bl	8003adc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8003466:	bf00      	nop
 8003468:	3720      	adds	r7, #32
 800346a:	46bd      	mov	sp, r7
 800346c:	bd80      	pop	{r7, pc}
 800346e:	bf00      	nop
 8003470:	20000684 	.word	0x20000684
 8003474:	40012c00 	.word	0x40012c00

08003478 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b094      	sub	sp, #80	; 0x50
 800347c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800347e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003482:	2200      	movs	r2, #0
 8003484:	601a      	str	r2, [r3, #0]
 8003486:	605a      	str	r2, [r3, #4]
 8003488:	609a      	str	r2, [r3, #8]
 800348a:	60da      	str	r2, [r3, #12]
 800348c:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 800348e:	f107 031c 	add.w	r3, r7, #28
 8003492:	2220      	movs	r2, #32
 8003494:	2100      	movs	r1, #0
 8003496:	4618      	mov	r0, r3
 8003498:	f007 fd32 	bl	800af00 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800349c:	1d3b      	adds	r3, r7, #4
 800349e:	2200      	movs	r2, #0
 80034a0:	601a      	str	r2, [r3, #0]
 80034a2:	605a      	str	r2, [r3, #4]
 80034a4:	609a      	str	r2, [r3, #8]
 80034a6:	60da      	str	r2, [r3, #12]
 80034a8:	611a      	str	r2, [r3, #16]
 80034aa:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM4);
 80034ac:	2004      	movs	r0, #4
 80034ae:	f7ff fe3d 	bl	800312c <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  TIM_InitStruct.Prescaler = 1439;
 80034b2:	f240 539f 	movw	r3, #1439	; 0x59f
 80034b6:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80034b8:	2300      	movs	r3, #0
 80034ba:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 99;
 80034bc:	2363      	movs	r3, #99	; 0x63
 80034be:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80034c0:	2300      	movs	r3, #0
 80034c2:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 80034c4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80034c8:	4619      	mov	r1, r3
 80034ca:	4821      	ldr	r0, [pc, #132]	; (8003550 <MX_TIM4_Init+0xd8>)
 80034cc:	f005 fa06 	bl	80088dc <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM4);
 80034d0:	481f      	ldr	r0, [pc, #124]	; (8003550 <MX_TIM4_Init+0xd8>)
 80034d2:	f7ff fc50 	bl	8002d76 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM4, LL_TIM_CLOCKSOURCE_INTERNAL);
 80034d6:	2100      	movs	r1, #0
 80034d8:	481d      	ldr	r0, [pc, #116]	; (8003550 <MX_TIM4_Init+0xd8>)
 80034da:	f7ff fd0b 	bl	8002ef4 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM4, LL_TIM_CHANNEL_CH1);
 80034de:	2101      	movs	r1, #1
 80034e0:	481b      	ldr	r0, [pc, #108]	; (8003550 <MX_TIM4_Init+0xd8>)
 80034e2:	f7ff fcb1 	bl	8002e48 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 80034e6:	2360      	movs	r3, #96	; 0x60
 80034e8:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80034ea:	2300      	movs	r3, #0
 80034ec:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80034ee:	2300      	movs	r3, #0
 80034f0:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 80034f2:	2300      	movs	r3, #0
 80034f4:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 80034f6:	2300      	movs	r3, #0
 80034f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM4, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 80034fa:	f107 031c 	add.w	r3, r7, #28
 80034fe:	461a      	mov	r2, r3
 8003500:	2101      	movs	r1, #1
 8003502:	4813      	ldr	r0, [pc, #76]	; (8003550 <MX_TIM4_Init+0xd8>)
 8003504:	f005 fa8c 	bl	8008a20 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM4, LL_TIM_CHANNEL_CH1);
 8003508:	2101      	movs	r1, #1
 800350a:	4811      	ldr	r0, [pc, #68]	; (8003550 <MX_TIM4_Init+0xd8>)
 800350c:	f7ff fc44 	bl	8002d98 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM4, LL_TIM_TRGO_RESET);
 8003510:	2100      	movs	r1, #0
 8003512:	480f      	ldr	r0, [pc, #60]	; (8003550 <MX_TIM4_Init+0xd8>)
 8003514:	f7ff fd03 	bl	8002f1e <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM4);
 8003518:	480d      	ldr	r0, [pc, #52]	; (8003550 <MX_TIM4_Init+0xd8>)
 800351a:	f7ff fd15 	bl	8002f48 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 800351e:	2002      	movs	r0, #2
 8003520:	f7ff fdec 	bl	80030fc <LL_AHB2_GRP1_EnableClock>
  /**TIM4 GPIO Configuration
  PB6   ------> TIM4_CH1
  */
  GPIO_InitStruct.Pin = LCD_BKLT_Pin;
 8003524:	2340      	movs	r3, #64	; 0x40
 8003526:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003528:	2302      	movs	r3, #2
 800352a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800352c:	2300      	movs	r3, #0
 800352e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003530:	2300      	movs	r3, #0
 8003532:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003534:	2300      	movs	r3, #0
 8003536:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8003538:	2302      	movs	r3, #2
 800353a:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(LCD_BKLT_GPIO_Port, &GPIO_InitStruct);
 800353c:	1d3b      	adds	r3, r7, #4
 800353e:	4619      	mov	r1, r3
 8003540:	4804      	ldr	r0, [pc, #16]	; (8003554 <MX_TIM4_Init+0xdc>)
 8003542:	f004 fe1e 	bl	8008182 <LL_GPIO_Init>

}
 8003546:	bf00      	nop
 8003548:	3750      	adds	r7, #80	; 0x50
 800354a:	46bd      	mov	sp, r7
 800354c:	bd80      	pop	{r7, pc}
 800354e:	bf00      	nop
 8003550:	40000800 	.word	0x40000800
 8003554:	48000400 	.word	0x48000400

08003558 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b086      	sub	sp, #24
 800355c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800355e:	1d3b      	adds	r3, r7, #4
 8003560:	2200      	movs	r2, #0
 8003562:	601a      	str	r2, [r3, #0]
 8003564:	605a      	str	r2, [r3, #4]
 8003566:	609a      	str	r2, [r3, #8]
 8003568:	60da      	str	r2, [r3, #12]
 800356a:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM6);
 800356c:	2010      	movs	r0, #16
 800356e:	f7ff fddd 	bl	800312c <LL_APB1_GRP1_EnableClock>

  /* TIM6 interrupt Init */
  NVIC_SetPriority(TIM6_DAC_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),15, 0));
 8003572:	f7ff fb77 	bl	8002c64 <__NVIC_GetPriorityGrouping>
 8003576:	4603      	mov	r3, r0
 8003578:	2200      	movs	r2, #0
 800357a:	210f      	movs	r1, #15
 800357c:	4618      	mov	r0, r3
 800357e:	f7ff fbc7 	bl	8002d10 <NVIC_EncodePriority>
 8003582:	4603      	mov	r3, r0
 8003584:	4619      	mov	r1, r3
 8003586:	2036      	movs	r0, #54	; 0x36
 8003588:	f7ff fb98 	bl	8002cbc <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800358c:	2036      	movs	r0, #54	; 0x36
 800358e:	f7ff fb77 	bl	8002c80 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  TIM_InitStruct.Prescaler = 143;
 8003592:	238f      	movs	r3, #143	; 0x8f
 8003594:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8003596:	2300      	movs	r3, #0
 8003598:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 49999;
 800359a:	f24c 334f 	movw	r3, #49999	; 0xc34f
 800359e:	60fb      	str	r3, [r7, #12]
  LL_TIM_Init(TIM6, &TIM_InitStruct);
 80035a0:	1d3b      	adds	r3, r7, #4
 80035a2:	4619      	mov	r1, r3
 80035a4:	4808      	ldr	r0, [pc, #32]	; (80035c8 <MX_TIM6_Init+0x70>)
 80035a6:	f005 f999 	bl	80088dc <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM6);
 80035aa:	4807      	ldr	r0, [pc, #28]	; (80035c8 <MX_TIM6_Init+0x70>)
 80035ac:	f7ff fbe3 	bl	8002d76 <LL_TIM_DisableARRPreload>
  LL_TIM_SetTriggerOutput(TIM6, LL_TIM_TRGO_RESET);
 80035b0:	2100      	movs	r1, #0
 80035b2:	4805      	ldr	r0, [pc, #20]	; (80035c8 <MX_TIM6_Init+0x70>)
 80035b4:	f7ff fcb3 	bl	8002f1e <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM6);
 80035b8:	4803      	ldr	r0, [pc, #12]	; (80035c8 <MX_TIM6_Init+0x70>)
 80035ba:	f7ff fcc5 	bl	8002f48 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80035be:	bf00      	nop
 80035c0:	3718      	adds	r7, #24
 80035c2:	46bd      	mov	sp, r7
 80035c4:	bd80      	pop	{r7, pc}
 80035c6:	bf00      	nop
 80035c8:	40001000 	.word	0x40001000

080035cc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b0a4      	sub	sp, #144	; 0x90
 80035d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART3_Init 0 */

  /* USER CODE END USART3_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 80035d2:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80035d6:	2220      	movs	r2, #32
 80035d8:	2100      	movs	r1, #0
 80035da:	4618      	mov	r0, r3
 80035dc:	f007 fc90 	bl	800af00 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035e0:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80035e4:	2200      	movs	r2, #0
 80035e6:	601a      	str	r2, [r3, #0]
 80035e8:	605a      	str	r2, [r3, #4]
 80035ea:	609a      	str	r2, [r3, #8]
 80035ec:	60da      	str	r2, [r3, #12]
 80035ee:	611a      	str	r2, [r3, #16]
 80035f0:	615a      	str	r2, [r3, #20]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80035f2:	1d3b      	adds	r3, r7, #4
 80035f4:	2254      	movs	r2, #84	; 0x54
 80035f6:	2100      	movs	r1, #0
 80035f8:	4618      	mov	r0, r3
 80035fa:	f007 fc81 	bl	800af00 <memset>

  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80035fe:	2304      	movs	r3, #4
 8003600:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8003602:	2300      	movs	r3, #0
 8003604:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003606:	1d3b      	adds	r3, r7, #4
 8003608:	4618      	mov	r0, r3
 800360a:	f003 fc1b 	bl	8006e44 <HAL_RCCEx_PeriphCLKConfig>
 800360e:	4603      	mov	r3, r0
 8003610:	2b00      	cmp	r3, #0
 8003612:	d001      	beq.n	8003618 <MX_USART3_UART_Init+0x4c>
  {
    Error_Handler();
 8003614:	f000 fa62 	bl	8003adc <Error_Handler>
  }

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART3);
 8003618:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800361c:	f7ff fd86 	bl	800312c <LL_APB1_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8003620:	2002      	movs	r0, #2
 8003622:	f7ff fd6b 	bl	80030fc <LL_AHB2_GRP1_EnableClock>
  /**USART3 GPIO Configuration
  PB8-BOOT0   ------> USART3_RX
  PB9   ------> USART3_TX
  */
  GPIO_InitStruct.Pin = USART_3_RX_Pin;
 8003626:	f44f 7380 	mov.w	r3, #256	; 0x100
 800362a:	65bb      	str	r3, [r7, #88]	; 0x58
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800362c:	2302      	movs	r3, #2
 800362e:	65fb      	str	r3, [r7, #92]	; 0x5c
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8003630:	2300      	movs	r3, #0
 8003632:	663b      	str	r3, [r7, #96]	; 0x60
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003634:	2300      	movs	r3, #0
 8003636:	667b      	str	r3, [r7, #100]	; 0x64
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003638:	2300      	movs	r3, #0
 800363a:	66bb      	str	r3, [r7, #104]	; 0x68
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 800363c:	2307      	movs	r3, #7
 800363e:	66fb      	str	r3, [r7, #108]	; 0x6c
  LL_GPIO_Init(USART_3_RX_GPIO_Port, &GPIO_InitStruct);
 8003640:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8003644:	4619      	mov	r1, r3
 8003646:	4833      	ldr	r0, [pc, #204]	; (8003714 <MX_USART3_UART_Init+0x148>)
 8003648:	f004 fd9b 	bl	8008182 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = USART_3_TX_Pin;
 800364c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003650:	65bb      	str	r3, [r7, #88]	; 0x58
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003652:	2302      	movs	r3, #2
 8003654:	65fb      	str	r3, [r7, #92]	; 0x5c
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8003656:	2300      	movs	r3, #0
 8003658:	663b      	str	r3, [r7, #96]	; 0x60
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800365a:	2300      	movs	r3, #0
 800365c:	667b      	str	r3, [r7, #100]	; 0x64
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800365e:	2300      	movs	r3, #0
 8003660:	66bb      	str	r3, [r7, #104]	; 0x68
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8003662:	2307      	movs	r3, #7
 8003664:	66fb      	str	r3, [r7, #108]	; 0x6c
  LL_GPIO_Init(USART_3_TX_GPIO_Port, &GPIO_InitStruct);
 8003666:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800366a:	4619      	mov	r1, r3
 800366c:	4829      	ldr	r0, [pc, #164]	; (8003714 <MX_USART3_UART_Init+0x148>)
 800366e:	f004 fd88 	bl	8008182 <LL_GPIO_Init>

  /* USART3 interrupt Init */
  NVIC_SetPriority(USART3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8003672:	f7ff faf7 	bl	8002c64 <__NVIC_GetPriorityGrouping>
 8003676:	4603      	mov	r3, r0
 8003678:	2200      	movs	r2, #0
 800367a:	2100      	movs	r1, #0
 800367c:	4618      	mov	r0, r3
 800367e:	f7ff fb47 	bl	8002d10 <NVIC_EncodePriority>
 8003682:	4603      	mov	r3, r0
 8003684:	4619      	mov	r1, r3
 8003686:	2027      	movs	r0, #39	; 0x27
 8003688:	f7ff fb18 	bl	8002cbc <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART3_IRQn);
 800368c:	2027      	movs	r0, #39	; 0x27
 800368e:	f7ff faf7 	bl	8002c80 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  USART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 8003692:	2300      	movs	r3, #0
 8003694:	673b      	str	r3, [r7, #112]	; 0x70
  USART_InitStruct.BaudRate = 115200;
 8003696:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800369a:	677b      	str	r3, [r7, #116]	; 0x74
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 800369c:	2300      	movs	r3, #0
 800369e:	67bb      	str	r3, [r7, #120]	; 0x78
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80036a0:	2300      	movs	r3, #0
 80036a2:	67fb      	str	r3, [r7, #124]	; 0x7c
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80036a4:	2300      	movs	r3, #0
 80036a6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80036aa:	230c      	movs	r3, #12
 80036ac:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80036b0:	2300      	movs	r3, #0
 80036b2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80036b6:	2300      	movs	r3, #0
 80036b8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  LL_USART_Init(USART3, &USART_InitStruct);
 80036bc:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80036c0:	4619      	mov	r1, r3
 80036c2:	4815      	ldr	r0, [pc, #84]	; (8003718 <MX_USART3_UART_Init+0x14c>)
 80036c4:	f005 fda2 	bl	800920c <LL_USART_Init>
  LL_USART_SetTXFIFOThreshold(USART3, LL_USART_FIFOTHRESHOLD_1_8);
 80036c8:	2100      	movs	r1, #0
 80036ca:	4813      	ldr	r0, [pc, #76]	; (8003718 <MX_USART3_UART_Init+0x14c>)
 80036cc:	f7ff fc6c 	bl	8002fa8 <LL_USART_SetTXFIFOThreshold>
  LL_USART_SetRXFIFOThreshold(USART3, LL_USART_FIFOTHRESHOLD_1_8);
 80036d0:	2100      	movs	r1, #0
 80036d2:	4811      	ldr	r0, [pc, #68]	; (8003718 <MX_USART3_UART_Init+0x14c>)
 80036d4:	f7ff fc8f 	bl	8002ff6 <LL_USART_SetRXFIFOThreshold>
  LL_USART_DisableFIFO(USART3);
 80036d8:	480f      	ldr	r0, [pc, #60]	; (8003718 <MX_USART3_UART_Init+0x14c>)
 80036da:	f7ff fc55 	bl	8002f88 <LL_USART_DisableFIFO>
  LL_USART_DisableOverrunDetect(USART3);
 80036de:	480e      	ldr	r0, [pc, #56]	; (8003718 <MX_USART3_UART_Init+0x14c>)
 80036e0:	f7ff fcb0 	bl	8003044 <LL_USART_DisableOverrunDetect>
  LL_USART_ConfigAsyncMode(USART3);
 80036e4:	480c      	ldr	r0, [pc, #48]	; (8003718 <MX_USART3_UART_Init+0x14c>)
 80036e6:	f7ff fcbd 	bl	8003064 <LL_USART_ConfigAsyncMode>

  /* USER CODE BEGIN WKUPType USART3 */

  /* USER CODE END WKUPType USART3 */

  LL_USART_Enable(USART3);
 80036ea:	480b      	ldr	r0, [pc, #44]	; (8003718 <MX_USART3_UART_Init+0x14c>)
 80036ec:	f7ff fc3c 	bl	8002f68 <LL_USART_Enable>

  /* Polling USART3 initialisation */
  while((!(LL_USART_IsActiveFlag_TEACK(USART3))) || (!(LL_USART_IsActiveFlag_REACK(USART3))))
 80036f0:	bf00      	nop
 80036f2:	4809      	ldr	r0, [pc, #36]	; (8003718 <MX_USART3_UART_Init+0x14c>)
 80036f4:	f7ff fccc 	bl	8003090 <LL_USART_IsActiveFlag_TEACK>
 80036f8:	4603      	mov	r3, r0
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d0f9      	beq.n	80036f2 <MX_USART3_UART_Init+0x126>
 80036fe:	4806      	ldr	r0, [pc, #24]	; (8003718 <MX_USART3_UART_Init+0x14c>)
 8003700:	f7ff fcda 	bl	80030b8 <LL_USART_IsActiveFlag_REACK>
 8003704:	4603      	mov	r3, r0
 8003706:	2b00      	cmp	r3, #0
 8003708:	d0f3      	beq.n	80036f2 <MX_USART3_UART_Init+0x126>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800370a:	bf00      	nop
 800370c:	bf00      	nop
 800370e:	3790      	adds	r7, #144	; 0x90
 8003710:	46bd      	mov	sp, r7
 8003712:	bd80      	pop	{r7, pc}
 8003714:	48000400 	.word	0x48000400
 8003718:	40004800 	.word	0x40004800

0800371c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800371c:	b580      	push	{r7, lr}
 800371e:	b082      	sub	sp, #8
 8003720:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8003722:	4b12      	ldr	r3, [pc, #72]	; (800376c <MX_DMA_Init+0x50>)
 8003724:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003726:	4a11      	ldr	r2, [pc, #68]	; (800376c <MX_DMA_Init+0x50>)
 8003728:	f043 0304 	orr.w	r3, r3, #4
 800372c:	6493      	str	r3, [r2, #72]	; 0x48
 800372e:	4b0f      	ldr	r3, [pc, #60]	; (800376c <MX_DMA_Init+0x50>)
 8003730:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003732:	f003 0304 	and.w	r3, r3, #4
 8003736:	607b      	str	r3, [r7, #4]
 8003738:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800373a:	4b0c      	ldr	r3, [pc, #48]	; (800376c <MX_DMA_Init+0x50>)
 800373c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800373e:	4a0b      	ldr	r2, [pc, #44]	; (800376c <MX_DMA_Init+0x50>)
 8003740:	f043 0301 	orr.w	r3, r3, #1
 8003744:	6493      	str	r3, [r2, #72]	; 0x48
 8003746:	4b09      	ldr	r3, [pc, #36]	; (800376c <MX_DMA_Init+0x50>)
 8003748:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800374a:	f003 0301 	and.w	r3, r3, #1
 800374e:	603b      	str	r3, [r7, #0]
 8003750:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003752:	2200      	movs	r2, #0
 8003754:	2100      	movs	r1, #0
 8003756:	200b      	movs	r0, #11
 8003758:	f002 f99b 	bl	8005a92 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800375c:	200b      	movs	r0, #11
 800375e:	f002 f9b2 	bl	8005ac6 <HAL_NVIC_EnableIRQ>

}
 8003762:	bf00      	nop
 8003764:	3708      	adds	r7, #8
 8003766:	46bd      	mov	sp, r7
 8003768:	bd80      	pop	{r7, pc}
 800376a:	bf00      	nop
 800376c:	40021000 	.word	0x40021000

08003770 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8003770:	b580      	push	{r7, lr}
 8003772:	b088      	sub	sp, #32
 8003774:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_NORSRAM_TimingTypeDef Timing = {0};
 8003776:	463b      	mov	r3, r7
 8003778:	2220      	movs	r2, #32
 800377a:	2100      	movs	r1, #0
 800377c:	4618      	mov	r0, r3
 800377e:	f007 fbbf 	bl	800af00 <memset>

  /* USER CODE END FMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FMC_NORSRAM_DEVICE;
 8003782:	4b2d      	ldr	r3, [pc, #180]	; (8003838 <MX_FMC_Init+0xc8>)
 8003784:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8003788:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 800378a:	4b2b      	ldr	r3, [pc, #172]	; (8003838 <MX_FMC_Init+0xc8>)
 800378c:	4a2b      	ldr	r2, [pc, #172]	; (800383c <MX_FMC_Init+0xcc>)
 800378e:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FMC_NORSRAM_BANK1;
 8003790:	4b29      	ldr	r3, [pc, #164]	; (8003838 <MX_FMC_Init+0xc8>)
 8003792:	2200      	movs	r2, #0
 8003794:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 8003796:	4b28      	ldr	r3, [pc, #160]	; (8003838 <MX_FMC_Init+0xc8>)
 8003798:	2200      	movs	r2, #0
 800379a:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 800379c:	4b26      	ldr	r3, [pc, #152]	; (8003838 <MX_FMC_Init+0xc8>)
 800379e:	2200      	movs	r2, #0
 80037a0:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 80037a2:	4b25      	ldr	r3, [pc, #148]	; (8003838 <MX_FMC_Init+0xc8>)
 80037a4:	2210      	movs	r2, #16
 80037a6:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 80037a8:	4b23      	ldr	r3, [pc, #140]	; (8003838 <MX_FMC_Init+0xc8>)
 80037aa:	2200      	movs	r2, #0
 80037ac:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 80037ae:	4b22      	ldr	r3, [pc, #136]	; (8003838 <MX_FMC_Init+0xc8>)
 80037b0:	2200      	movs	r2, #0
 80037b2:	61da      	str	r2, [r3, #28]
  hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 80037b4:	4b20      	ldr	r3, [pc, #128]	; (8003838 <MX_FMC_Init+0xc8>)
 80037b6:	2200      	movs	r2, #0
 80037b8:	621a      	str	r2, [r3, #32]
  hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 80037ba:	4b1f      	ldr	r3, [pc, #124]	; (8003838 <MX_FMC_Init+0xc8>)
 80037bc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80037c0:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 80037c2:	4b1d      	ldr	r3, [pc, #116]	; (8003838 <MX_FMC_Init+0xc8>)
 80037c4:	2200      	movs	r2, #0
 80037c6:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 80037c8:	4b1b      	ldr	r3, [pc, #108]	; (8003838 <MX_FMC_Init+0xc8>)
 80037ca:	2200      	movs	r2, #0
 80037cc:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 80037ce:	4b1a      	ldr	r3, [pc, #104]	; (8003838 <MX_FMC_Init+0xc8>)
 80037d0:	2200      	movs	r2, #0
 80037d2:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 80037d4:	4b18      	ldr	r3, [pc, #96]	; (8003838 <MX_FMC_Init+0xc8>)
 80037d6:	2200      	movs	r2, #0
 80037d8:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 80037da:	4b17      	ldr	r3, [pc, #92]	; (8003838 <MX_FMC_Init+0xc8>)
 80037dc:	2200      	movs	r2, #0
 80037de:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 80037e0:	4b15      	ldr	r3, [pc, #84]	; (8003838 <MX_FMC_Init+0xc8>)
 80037e2:	2200      	movs	r2, #0
 80037e4:	63da      	str	r2, [r3, #60]	; 0x3c
  hsram1.Init.NBLSetupTime = 0;
 80037e6:	4b14      	ldr	r3, [pc, #80]	; (8003838 <MX_FMC_Init+0xc8>)
 80037e8:	2200      	movs	r2, #0
 80037ea:	645a      	str	r2, [r3, #68]	; 0x44
  hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 80037ec:	4b12      	ldr	r3, [pc, #72]	; (8003838 <MX_FMC_Init+0xc8>)
 80037ee:	2200      	movs	r2, #0
 80037f0:	641a      	str	r2, [r3, #64]	; 0x40
  hsram1.Init.MaxChipSelectPulse = DISABLE;
 80037f2:	4b11      	ldr	r3, [pc, #68]	; (8003838 <MX_FMC_Init+0xc8>)
 80037f4:	2200      	movs	r2, #0
 80037f6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  /* Timing */
  Timing.AddressSetupTime = 1;
 80037fa:	2301      	movs	r3, #1
 80037fc:	603b      	str	r3, [r7, #0]
  Timing.AddressHoldTime = 15;
 80037fe:	230f      	movs	r3, #15
 8003800:	607b      	str	r3, [r7, #4]
  Timing.DataSetupTime = 1;
 8003802:	2301      	movs	r3, #1
 8003804:	60bb      	str	r3, [r7, #8]
  Timing.DataHoldTime = 1;
 8003806:	2301      	movs	r3, #1
 8003808:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 1;
 800380a:	2301      	movs	r3, #1
 800380c:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 800380e:	2310      	movs	r3, #16
 8003810:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8003812:	2311      	movs	r3, #17
 8003814:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FMC_ACCESS_MODE_A;
 8003816:	2300      	movs	r3, #0
 8003818:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 800381a:	463b      	mov	r3, r7
 800381c:	2200      	movs	r2, #0
 800381e:	4619      	mov	r1, r3
 8003820:	4805      	ldr	r0, [pc, #20]	; (8003838 <MX_FMC_Init+0xc8>)
 8003822:	f003 fe08 	bl	8007436 <HAL_SRAM_Init>
 8003826:	4603      	mov	r3, r0
 8003828:	2b00      	cmp	r3, #0
 800382a:	d001      	beq.n	8003830 <MX_FMC_Init+0xc0>
  {
    Error_Handler( );
 800382c:	f000 f956 	bl	8003adc <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8003830:	bf00      	nop
 8003832:	3720      	adds	r7, #32
 8003834:	46bd      	mov	sp, r7
 8003836:	bd80      	pop	{r7, pc}
 8003838:	200006d0 	.word	0x200006d0
 800383c:	a0000104 	.word	0xa0000104

08003840 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b086      	sub	sp, #24
 8003844:	af00      	add	r7, sp, #0
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003846:	463b      	mov	r3, r7
 8003848:	2200      	movs	r2, #0
 800384a:	601a      	str	r2, [r3, #0]
 800384c:	605a      	str	r2, [r3, #4]
 800384e:	609a      	str	r2, [r3, #8]
 8003850:	60da      	str	r2, [r3, #12]
 8003852:	611a      	str	r2, [r3, #16]
 8003854:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8003856:	2004      	movs	r0, #4
 8003858:	f7ff fc50 	bl	80030fc <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOF);
 800385c:	2020      	movs	r0, #32
 800385e:	f7ff fc4d 	bl	80030fc <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOE);
 8003862:	2010      	movs	r0, #16
 8003864:	f7ff fc4a 	bl	80030fc <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8003868:	2002      	movs	r0, #2
 800386a:	f7ff fc47 	bl	80030fc <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOD);
 800386e:	2008      	movs	r0, #8
 8003870:	f7ff fc44 	bl	80030fc <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOG);
 8003874:	2040      	movs	r0, #64	; 0x40
 8003876:	f7ff fc41 	bl	80030fc <LL_AHB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(LED_1_GPIO_Port, LED_1_Pin);
 800387a:	2108      	movs	r1, #8
 800387c:	4892      	ldr	r0, [pc, #584]	; (8003ac8 <MX_GPIO_Init+0x288>)
 800387e:	f7ff fc2f 	bl	80030e0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED_2_GPIO_Port, LED_2_Pin);
 8003882:	2110      	movs	r1, #16
 8003884:	4890      	ldr	r0, [pc, #576]	; (8003ac8 <MX_GPIO_Init+0x288>)
 8003886:	f7ff fc2b 	bl	80030e0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED_3_GPIO_Port, LED_3_Pin);
 800388a:	2120      	movs	r1, #32
 800388c:	488e      	ldr	r0, [pc, #568]	; (8003ac8 <MX_GPIO_Init+0x288>)
 800388e:	f7ff fc27 	bl	80030e0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED_4_GPIO_Port, LED_4_Pin);
 8003892:	2101      	movs	r1, #1
 8003894:	488d      	ldr	r0, [pc, #564]	; (8003acc <MX_GPIO_Init+0x28c>)
 8003896:	f7ff fc23 	bl	80030e0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED_5_GPIO_Port, LED_5_Pin);
 800389a:	2102      	movs	r1, #2
 800389c:	488b      	ldr	r0, [pc, #556]	; (8003acc <MX_GPIO_Init+0x28c>)
 800389e:	f7ff fc1f 	bl	80030e0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED_6_GPIO_Port, LED_6_Pin);
 80038a2:	2104      	movs	r1, #4
 80038a4:	4889      	ldr	r0, [pc, #548]	; (8003acc <MX_GPIO_Init+0x28c>)
 80038a6:	f7ff fc1b 	bl	80030e0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED_7_GPIO_Port, LED_7_Pin);
 80038aa:	2108      	movs	r1, #8
 80038ac:	4887      	ldr	r0, [pc, #540]	; (8003acc <MX_GPIO_Init+0x28c>)
 80038ae:	f7ff fc17 	bl	80030e0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED_0_GPIO_Port, LED_0_Pin);
 80038b2:	2104      	movs	r1, #4
 80038b4:	4884      	ldr	r0, [pc, #528]	; (8003ac8 <MX_GPIO_Init+0x288>)
 80038b6:	f7ff fc13 	bl	80030e0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LCD_RST_GPIO_Port, LCD_RST_Pin);
 80038ba:	2108      	movs	r1, #8
 80038bc:	4884      	ldr	r0, [pc, #528]	; (8003ad0 <MX_GPIO_Init+0x290>)
 80038be:	f7ff fc0f 	bl	80030e0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TCH_pending_request_GPIO_Port, TCH_pending_request_Pin);
 80038c2:	2140      	movs	r1, #64	; 0x40
 80038c4:	4882      	ldr	r0, [pc, #520]	; (8003ad0 <MX_GPIO_Init+0x290>)
 80038c6:	f7ff fc0b 	bl	80030e0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TCH_ChipSelect_GPIO_Port, TCH_ChipSelect_Pin);
 80038ca:	2102      	movs	r1, #2
 80038cc:	4881      	ldr	r0, [pc, #516]	; (8003ad4 <MX_GPIO_Init+0x294>)
 80038ce:	f7ff fc07 	bl	80030e0 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = JOY_BTN_Pin;
 80038d2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80038d6:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80038d8:	2300      	movs	r3, #0
 80038da:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80038dc:	2301      	movs	r3, #1
 80038de:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(JOY_BTN_GPIO_Port, &GPIO_InitStruct);
 80038e0:	463b      	mov	r3, r7
 80038e2:	4619      	mov	r1, r3
 80038e4:	4879      	ldr	r0, [pc, #484]	; (8003acc <MX_GPIO_Init+0x28c>)
 80038e6:	f004 fc4c 	bl	8008182 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BTN_ESC_Pin;
 80038ea:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80038ee:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80038f0:	2300      	movs	r3, #0
 80038f2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80038f4:	2301      	movs	r3, #1
 80038f6:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(BTN_ESC_GPIO_Port, &GPIO_InitStruct);
 80038f8:	463b      	mov	r3, r7
 80038fa:	4619      	mov	r1, r3
 80038fc:	4873      	ldr	r0, [pc, #460]	; (8003acc <MX_GPIO_Init+0x28c>)
 80038fe:	f004 fc40 	bl	8008182 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BTN_OK_Pin;
 8003902:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003906:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8003908:	2300      	movs	r3, #0
 800390a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800390c:	2301      	movs	r3, #1
 800390e:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(BTN_OK_GPIO_Port, &GPIO_InitStruct);
 8003910:	463b      	mov	r3, r7
 8003912:	4619      	mov	r1, r3
 8003914:	486d      	ldr	r0, [pc, #436]	; (8003acc <MX_GPIO_Init+0x28c>)
 8003916:	f004 fc34 	bl	8008182 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_1_Pin;
 800391a:	2308      	movs	r3, #8
 800391c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800391e:	2301      	movs	r3, #1
 8003920:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8003922:	2300      	movs	r3, #0
 8003924:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003926:	2300      	movs	r3, #0
 8003928:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800392a:	2300      	movs	r3, #0
 800392c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED_1_GPIO_Port, &GPIO_InitStruct);
 800392e:	463b      	mov	r3, r7
 8003930:	4619      	mov	r1, r3
 8003932:	4865      	ldr	r0, [pc, #404]	; (8003ac8 <MX_GPIO_Init+0x288>)
 8003934:	f004 fc25 	bl	8008182 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_2_Pin;
 8003938:	2310      	movs	r3, #16
 800393a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800393c:	2301      	movs	r3, #1
 800393e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8003940:	2300      	movs	r3, #0
 8003942:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003944:	2300      	movs	r3, #0
 8003946:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003948:	2300      	movs	r3, #0
 800394a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED_2_GPIO_Port, &GPIO_InitStruct);
 800394c:	463b      	mov	r3, r7
 800394e:	4619      	mov	r1, r3
 8003950:	485d      	ldr	r0, [pc, #372]	; (8003ac8 <MX_GPIO_Init+0x288>)
 8003952:	f004 fc16 	bl	8008182 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_3_Pin;
 8003956:	2320      	movs	r3, #32
 8003958:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800395a:	2301      	movs	r3, #1
 800395c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800395e:	2300      	movs	r3, #0
 8003960:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003962:	2300      	movs	r3, #0
 8003964:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003966:	2300      	movs	r3, #0
 8003968:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED_3_GPIO_Port, &GPIO_InitStruct);
 800396a:	463b      	mov	r3, r7
 800396c:	4619      	mov	r1, r3
 800396e:	4856      	ldr	r0, [pc, #344]	; (8003ac8 <MX_GPIO_Init+0x288>)
 8003970:	f004 fc07 	bl	8008182 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_4_Pin;
 8003974:	2301      	movs	r3, #1
 8003976:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8003978:	2301      	movs	r3, #1
 800397a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800397c:	2300      	movs	r3, #0
 800397e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003980:	2300      	movs	r3, #0
 8003982:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003984:	2300      	movs	r3, #0
 8003986:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED_4_GPIO_Port, &GPIO_InitStruct);
 8003988:	463b      	mov	r3, r7
 800398a:	4619      	mov	r1, r3
 800398c:	484f      	ldr	r0, [pc, #316]	; (8003acc <MX_GPIO_Init+0x28c>)
 800398e:	f004 fbf8 	bl	8008182 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_5_Pin;
 8003992:	2302      	movs	r3, #2
 8003994:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8003996:	2301      	movs	r3, #1
 8003998:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800399a:	2300      	movs	r3, #0
 800399c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800399e:	2300      	movs	r3, #0
 80039a0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80039a2:	2300      	movs	r3, #0
 80039a4:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED_5_GPIO_Port, &GPIO_InitStruct);
 80039a6:	463b      	mov	r3, r7
 80039a8:	4619      	mov	r1, r3
 80039aa:	4848      	ldr	r0, [pc, #288]	; (8003acc <MX_GPIO_Init+0x28c>)
 80039ac:	f004 fbe9 	bl	8008182 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_6_Pin;
 80039b0:	2304      	movs	r3, #4
 80039b2:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80039b4:	2301      	movs	r3, #1
 80039b6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80039b8:	2300      	movs	r3, #0
 80039ba:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80039bc:	2300      	movs	r3, #0
 80039be:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80039c0:	2300      	movs	r3, #0
 80039c2:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED_6_GPIO_Port, &GPIO_InitStruct);
 80039c4:	463b      	mov	r3, r7
 80039c6:	4619      	mov	r1, r3
 80039c8:	4840      	ldr	r0, [pc, #256]	; (8003acc <MX_GPIO_Init+0x28c>)
 80039ca:	f004 fbda 	bl	8008182 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_7_Pin;
 80039ce:	2308      	movs	r3, #8
 80039d0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80039d2:	2301      	movs	r3, #1
 80039d4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80039d6:	2300      	movs	r3, #0
 80039d8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80039da:	2300      	movs	r3, #0
 80039dc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80039de:	2300      	movs	r3, #0
 80039e0:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED_7_GPIO_Port, &GPIO_InitStruct);
 80039e2:	463b      	mov	r3, r7
 80039e4:	4619      	mov	r1, r3
 80039e6:	4839      	ldr	r0, [pc, #228]	; (8003acc <MX_GPIO_Init+0x28c>)
 80039e8:	f004 fbcb 	bl	8008182 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_0_Pin;
 80039ec:	2304      	movs	r3, #4
 80039ee:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80039f0:	2301      	movs	r3, #1
 80039f2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80039f4:	2300      	movs	r3, #0
 80039f6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80039f8:	2300      	movs	r3, #0
 80039fa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80039fc:	2300      	movs	r3, #0
 80039fe:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED_0_GPIO_Port, &GPIO_InitStruct);
 8003a00:	463b      	mov	r3, r7
 8003a02:	4619      	mov	r1, r3
 8003a04:	4830      	ldr	r0, [pc, #192]	; (8003ac8 <MX_GPIO_Init+0x288>)
 8003a06:	f004 fbbc 	bl	8008182 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BTN_UP_Pin;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8003a0e:	2300      	movs	r3, #0
 8003a10:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8003a12:	2301      	movs	r3, #1
 8003a14:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(BTN_UP_GPIO_Port, &GPIO_InitStruct);
 8003a16:	463b      	mov	r3, r7
 8003a18:	4619      	mov	r1, r3
 8003a1a:	482f      	ldr	r0, [pc, #188]	; (8003ad8 <MX_GPIO_Init+0x298>)
 8003a1c:	f004 fbb1 	bl	8008182 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BTN_DOWN_Pin;
 8003a20:	2302      	movs	r3, #2
 8003a22:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8003a24:	2300      	movs	r3, #0
 8003a26:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8003a28:	2301      	movs	r3, #1
 8003a2a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(BTN_DOWN_GPIO_Port, &GPIO_InitStruct);
 8003a2c:	463b      	mov	r3, r7
 8003a2e:	4619      	mov	r1, r3
 8003a30:	4829      	ldr	r0, [pc, #164]	; (8003ad8 <MX_GPIO_Init+0x298>)
 8003a32:	f004 fba6 	bl	8008182 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BTN_LEFT_Pin;
 8003a36:	2340      	movs	r3, #64	; 0x40
 8003a38:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8003a3e:	2301      	movs	r3, #1
 8003a40:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(BTN_LEFT_GPIO_Port, &GPIO_InitStruct);
 8003a42:	463b      	mov	r3, r7
 8003a44:	4619      	mov	r1, r3
 8003a46:	4824      	ldr	r0, [pc, #144]	; (8003ad8 <MX_GPIO_Init+0x298>)
 8003a48:	f004 fb9b 	bl	8008182 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BTN_RIGHT_Pin;
 8003a4c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003a50:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8003a52:	2300      	movs	r3, #0
 8003a54:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8003a56:	2301      	movs	r3, #1
 8003a58:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(BTN_RIGHT_GPIO_Port, &GPIO_InitStruct);
 8003a5a:	463b      	mov	r3, r7
 8003a5c:	4619      	mov	r1, r3
 8003a5e:	481e      	ldr	r0, [pc, #120]	; (8003ad8 <MX_GPIO_Init+0x298>)
 8003a60:	f004 fb8f 	bl	8008182 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LCD_RST_Pin;
 8003a64:	2308      	movs	r3, #8
 8003a66:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8003a68:	2301      	movs	r3, #1
 8003a6a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8003a6c:	2300      	movs	r3, #0
 8003a6e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003a70:	2300      	movs	r3, #0
 8003a72:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003a74:	2300      	movs	r3, #0
 8003a76:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LCD_RST_GPIO_Port, &GPIO_InitStruct);
 8003a78:	463b      	mov	r3, r7
 8003a7a:	4619      	mov	r1, r3
 8003a7c:	4814      	ldr	r0, [pc, #80]	; (8003ad0 <MX_GPIO_Init+0x290>)
 8003a7e:	f004 fb80 	bl	8008182 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TCH_pending_request_Pin;
 8003a82:	2340      	movs	r3, #64	; 0x40
 8003a84:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8003a86:	2301      	movs	r3, #1
 8003a88:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003a8e:	2300      	movs	r3, #0
 8003a90:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003a92:	2300      	movs	r3, #0
 8003a94:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(TCH_pending_request_GPIO_Port, &GPIO_InitStruct);
 8003a96:	463b      	mov	r3, r7
 8003a98:	4619      	mov	r1, r3
 8003a9a:	480d      	ldr	r0, [pc, #52]	; (8003ad0 <MX_GPIO_Init+0x290>)
 8003a9c:	f004 fb71 	bl	8008182 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TCH_ChipSelect_Pin;
 8003aa0:	2302      	movs	r3, #2
 8003aa2:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8003aa4:	2301      	movs	r3, #1
 8003aa6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003aac:	2300      	movs	r3, #0
 8003aae:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003ab0:	2300      	movs	r3, #0
 8003ab2:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(TCH_ChipSelect_GPIO_Port, &GPIO_InitStruct);
 8003ab4:	463b      	mov	r3, r7
 8003ab6:	4619      	mov	r1, r3
 8003ab8:	4806      	ldr	r0, [pc, #24]	; (8003ad4 <MX_GPIO_Init+0x294>)
 8003aba:	f004 fb62 	bl	8008182 <LL_GPIO_Init>

}
 8003abe:	bf00      	nop
 8003ac0:	3718      	adds	r7, #24
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	bd80      	pop	{r7, pc}
 8003ac6:	bf00      	nop
 8003ac8:	48001400 	.word	0x48001400
 8003acc:	48000800 	.word	0x48000800
 8003ad0:	48000c00 	.word	0x48000c00
 8003ad4:	48001000 	.word	0x48001000
 8003ad8:	48001800 	.word	0x48001800

08003adc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003adc:	b480      	push	{r7}
 8003ade:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8003ae0:	b672      	cpsid	i
}
 8003ae2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003ae4:	e7fe      	b.n	8003ae4 <Error_Handler+0x8>
	...

08003ae8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b082      	sub	sp, #8
 8003aec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003aee:	4b0f      	ldr	r3, [pc, #60]	; (8003b2c <HAL_MspInit+0x44>)
 8003af0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003af2:	4a0e      	ldr	r2, [pc, #56]	; (8003b2c <HAL_MspInit+0x44>)
 8003af4:	f043 0301 	orr.w	r3, r3, #1
 8003af8:	6613      	str	r3, [r2, #96]	; 0x60
 8003afa:	4b0c      	ldr	r3, [pc, #48]	; (8003b2c <HAL_MspInit+0x44>)
 8003afc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003afe:	f003 0301 	and.w	r3, r3, #1
 8003b02:	607b      	str	r3, [r7, #4]
 8003b04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003b06:	4b09      	ldr	r3, [pc, #36]	; (8003b2c <HAL_MspInit+0x44>)
 8003b08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b0a:	4a08      	ldr	r2, [pc, #32]	; (8003b2c <HAL_MspInit+0x44>)
 8003b0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b10:	6593      	str	r3, [r2, #88]	; 0x58
 8003b12:	4b06      	ldr	r3, [pc, #24]	; (8003b2c <HAL_MspInit+0x44>)
 8003b14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b1a:	603b      	str	r3, [r7, #0]
 8003b1c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8003b1e:	f002 fc85 	bl	800642c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003b22:	bf00      	nop
 8003b24:	3708      	adds	r7, #8
 8003b26:	46bd      	mov	sp, r7
 8003b28:	bd80      	pop	{r7, pc}
 8003b2a:	bf00      	nop
 8003b2c:	40021000 	.word	0x40021000

08003b30 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b09e      	sub	sp, #120	; 0x78
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b38:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	601a      	str	r2, [r3, #0]
 8003b40:	605a      	str	r2, [r3, #4]
 8003b42:	609a      	str	r2, [r3, #8]
 8003b44:	60da      	str	r2, [r3, #12]
 8003b46:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003b48:	f107 0310 	add.w	r3, r7, #16
 8003b4c:	2254      	movs	r2, #84	; 0x54
 8003b4e:	2100      	movs	r1, #0
 8003b50:	4618      	mov	r0, r3
 8003b52:	f007 f9d5 	bl	800af00 <memset>
  if(hadc->Instance==ADC4)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	4a33      	ldr	r2, [pc, #204]	; (8003c28 <HAL_ADC_MspInit+0xf8>)
 8003b5c:	4293      	cmp	r3, r2
 8003b5e:	d15f      	bne.n	8003c20 <HAL_ADC_MspInit+0xf0>
  /* USER CODE BEGIN ADC4_MspInit 0 */

  /* USER CODE END ADC4_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 8003b60:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003b64:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 8003b66:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8003b6a:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003b6c:	f107 0310 	add.w	r3, r7, #16
 8003b70:	4618      	mov	r0, r3
 8003b72:	f003 f967 	bl	8006e44 <HAL_RCCEx_PeriphCLKConfig>
 8003b76:	4603      	mov	r3, r0
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d001      	beq.n	8003b80 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8003b7c:	f7ff ffae 	bl	8003adc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC345_CLK_ENABLE();
 8003b80:	4b2a      	ldr	r3, [pc, #168]	; (8003c2c <HAL_ADC_MspInit+0xfc>)
 8003b82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b84:	4a29      	ldr	r2, [pc, #164]	; (8003c2c <HAL_ADC_MspInit+0xfc>)
 8003b86:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003b8a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003b8c:	4b27      	ldr	r3, [pc, #156]	; (8003c2c <HAL_ADC_MspInit+0xfc>)
 8003b8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b90:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b94:	60fb      	str	r3, [r7, #12]
 8003b96:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b98:	4b24      	ldr	r3, [pc, #144]	; (8003c2c <HAL_ADC_MspInit+0xfc>)
 8003b9a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b9c:	4a23      	ldr	r2, [pc, #140]	; (8003c2c <HAL_ADC_MspInit+0xfc>)
 8003b9e:	f043 0302 	orr.w	r3, r3, #2
 8003ba2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003ba4:	4b21      	ldr	r3, [pc, #132]	; (8003c2c <HAL_ADC_MspInit+0xfc>)
 8003ba6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ba8:	f003 0302 	and.w	r3, r3, #2
 8003bac:	60bb      	str	r3, [r7, #8]
 8003bae:	68bb      	ldr	r3, [r7, #8]
    /**ADC4 GPIO Configuration
    PB14     ------> ADC4_IN4
    PB15     ------> ADC4_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8003bb0:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8003bb4:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003bb6:	2303      	movs	r3, #3
 8003bb8:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bba:	2300      	movs	r3, #0
 8003bbc:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003bbe:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8003bc2:	4619      	mov	r1, r3
 8003bc4:	481a      	ldr	r0, [pc, #104]	; (8003c30 <HAL_ADC_MspInit+0x100>)
 8003bc6:	f002 fa0b 	bl	8005fe0 <HAL_GPIO_Init>

    /* ADC4 DMA Init */
    /* ADC4 Init */
    hdma_adc4.Instance = DMA1_Channel1;
 8003bca:	4b1a      	ldr	r3, [pc, #104]	; (8003c34 <HAL_ADC_MspInit+0x104>)
 8003bcc:	4a1a      	ldr	r2, [pc, #104]	; (8003c38 <HAL_ADC_MspInit+0x108>)
 8003bce:	601a      	str	r2, [r3, #0]
    hdma_adc4.Init.Request = DMA_REQUEST_ADC4;
 8003bd0:	4b18      	ldr	r3, [pc, #96]	; (8003c34 <HAL_ADC_MspInit+0x104>)
 8003bd2:	2226      	movs	r2, #38	; 0x26
 8003bd4:	605a      	str	r2, [r3, #4]
    hdma_adc4.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003bd6:	4b17      	ldr	r3, [pc, #92]	; (8003c34 <HAL_ADC_MspInit+0x104>)
 8003bd8:	2200      	movs	r2, #0
 8003bda:	609a      	str	r2, [r3, #8]
    hdma_adc4.Init.PeriphInc = DMA_PINC_DISABLE;
 8003bdc:	4b15      	ldr	r3, [pc, #84]	; (8003c34 <HAL_ADC_MspInit+0x104>)
 8003bde:	2200      	movs	r2, #0
 8003be0:	60da      	str	r2, [r3, #12]
    hdma_adc4.Init.MemInc = DMA_MINC_ENABLE;
 8003be2:	4b14      	ldr	r3, [pc, #80]	; (8003c34 <HAL_ADC_MspInit+0x104>)
 8003be4:	2280      	movs	r2, #128	; 0x80
 8003be6:	611a      	str	r2, [r3, #16]
    hdma_adc4.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003be8:	4b12      	ldr	r3, [pc, #72]	; (8003c34 <HAL_ADC_MspInit+0x104>)
 8003bea:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003bee:	615a      	str	r2, [r3, #20]
    hdma_adc4.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003bf0:	4b10      	ldr	r3, [pc, #64]	; (8003c34 <HAL_ADC_MspInit+0x104>)
 8003bf2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003bf6:	619a      	str	r2, [r3, #24]
    hdma_adc4.Init.Mode = DMA_CIRCULAR;
 8003bf8:	4b0e      	ldr	r3, [pc, #56]	; (8003c34 <HAL_ADC_MspInit+0x104>)
 8003bfa:	2220      	movs	r2, #32
 8003bfc:	61da      	str	r2, [r3, #28]
    hdma_adc4.Init.Priority = DMA_PRIORITY_LOW;
 8003bfe:	4b0d      	ldr	r3, [pc, #52]	; (8003c34 <HAL_ADC_MspInit+0x104>)
 8003c00:	2200      	movs	r2, #0
 8003c02:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc4) != HAL_OK)
 8003c04:	480b      	ldr	r0, [pc, #44]	; (8003c34 <HAL_ADC_MspInit+0x104>)
 8003c06:	f001 ff79 	bl	8005afc <HAL_DMA_Init>
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d001      	beq.n	8003c14 <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 8003c10:	f7ff ff64 	bl	8003adc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc4);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	4a07      	ldr	r2, [pc, #28]	; (8003c34 <HAL_ADC_MspInit+0x104>)
 8003c18:	655a      	str	r2, [r3, #84]	; 0x54
 8003c1a:	4a06      	ldr	r2, [pc, #24]	; (8003c34 <HAL_ADC_MspInit+0x104>)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC4_MspInit 1 */

  /* USER CODE END ADC4_MspInit 1 */
  }

}
 8003c20:	bf00      	nop
 8003c22:	3778      	adds	r7, #120	; 0x78
 8003c24:	46bd      	mov	sp, r7
 8003c26:	bd80      	pop	{r7, pc}
 8003c28:	50000500 	.word	0x50000500
 8003c2c:	40021000 	.word	0x40021000
 8003c30:	48000400 	.word	0x48000400
 8003c34:	200005c0 	.word	0x200005c0
 8003c38:	40020008 	.word	0x40020008

08003c3c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b08a      	sub	sp, #40	; 0x28
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c44:	f107 0314 	add.w	r3, r7, #20
 8003c48:	2200      	movs	r2, #0
 8003c4a:	601a      	str	r2, [r3, #0]
 8003c4c:	605a      	str	r2, [r3, #4]
 8003c4e:	609a      	str	r2, [r3, #8]
 8003c50:	60da      	str	r2, [r3, #12]
 8003c52:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	4a17      	ldr	r2, [pc, #92]	; (8003cb8 <HAL_SPI_MspInit+0x7c>)
 8003c5a:	4293      	cmp	r3, r2
 8003c5c:	d127      	bne.n	8003cae <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003c5e:	4b17      	ldr	r3, [pc, #92]	; (8003cbc <HAL_SPI_MspInit+0x80>)
 8003c60:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c62:	4a16      	ldr	r2, [pc, #88]	; (8003cbc <HAL_SPI_MspInit+0x80>)
 8003c64:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003c68:	6613      	str	r3, [r2, #96]	; 0x60
 8003c6a:	4b14      	ldr	r3, [pc, #80]	; (8003cbc <HAL_SPI_MspInit+0x80>)
 8003c6c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c6e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003c72:	613b      	str	r3, [r7, #16]
 8003c74:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8003c76:	4b11      	ldr	r3, [pc, #68]	; (8003cbc <HAL_SPI_MspInit+0x80>)
 8003c78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c7a:	4a10      	ldr	r2, [pc, #64]	; (8003cbc <HAL_SPI_MspInit+0x80>)
 8003c7c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003c80:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003c82:	4b0e      	ldr	r3, [pc, #56]	; (8003cbc <HAL_SPI_MspInit+0x80>)
 8003c84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c8a:	60fb      	str	r3, [r7, #12]
 8003c8c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PG2     ------> SPI1_SCK
    PG3     ------> SPI1_MISO
    PG4     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 8003c8e:	231c      	movs	r3, #28
 8003c90:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c92:	2302      	movs	r3, #2
 8003c94:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c96:	2300      	movs	r3, #0
 8003c98:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003c9e:	2305      	movs	r3, #5
 8003ca0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003ca2:	f107 0314 	add.w	r3, r7, #20
 8003ca6:	4619      	mov	r1, r3
 8003ca8:	4805      	ldr	r0, [pc, #20]	; (8003cc0 <HAL_SPI_MspInit+0x84>)
 8003caa:	f002 f999 	bl	8005fe0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8003cae:	bf00      	nop
 8003cb0:	3728      	adds	r7, #40	; 0x28
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	bd80      	pop	{r7, pc}
 8003cb6:	bf00      	nop
 8003cb8:	40013000 	.word	0x40013000
 8003cbc:	40021000 	.word	0x40021000
 8003cc0:	48001800 	.word	0x48001800

08003cc4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003cc4:	b480      	push	{r7}
 8003cc6:	b085      	sub	sp, #20
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	4a0a      	ldr	r2, [pc, #40]	; (8003cfc <HAL_TIM_Base_MspInit+0x38>)
 8003cd2:	4293      	cmp	r3, r2
 8003cd4:	d10b      	bne.n	8003cee <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003cd6:	4b0a      	ldr	r3, [pc, #40]	; (8003d00 <HAL_TIM_Base_MspInit+0x3c>)
 8003cd8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003cda:	4a09      	ldr	r2, [pc, #36]	; (8003d00 <HAL_TIM_Base_MspInit+0x3c>)
 8003cdc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003ce0:	6613      	str	r3, [r2, #96]	; 0x60
 8003ce2:	4b07      	ldr	r3, [pc, #28]	; (8003d00 <HAL_TIM_Base_MspInit+0x3c>)
 8003ce4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ce6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003cea:	60fb      	str	r3, [r7, #12]
 8003cec:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8003cee:	bf00      	nop
 8003cf0:	3714      	adds	r7, #20
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf8:	4770      	bx	lr
 8003cfa:	bf00      	nop
 8003cfc:	40012c00 	.word	0x40012c00
 8003d00:	40021000 	.word	0x40021000

08003d04 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b086      	sub	sp, #24
 8003d08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8003d0a:	1d3b      	adds	r3, r7, #4
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	601a      	str	r2, [r3, #0]
 8003d10:	605a      	str	r2, [r3, #4]
 8003d12:	609a      	str	r2, [r3, #8]
 8003d14:	60da      	str	r2, [r3, #12]
 8003d16:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8003d18:	4b23      	ldr	r3, [pc, #140]	; (8003da8 <HAL_FMC_MspInit+0xa4>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d13e      	bne.n	8003d9e <HAL_FMC_MspInit+0x9a>
    return;
  }
  FMC_Initialized = 1;
 8003d20:	4b21      	ldr	r3, [pc, #132]	; (8003da8 <HAL_FMC_MspInit+0xa4>)
 8003d22:	2201      	movs	r2, #1
 8003d24:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8003d26:	4b21      	ldr	r3, [pc, #132]	; (8003dac <HAL_FMC_MspInit+0xa8>)
 8003d28:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d2a:	4a20      	ldr	r2, [pc, #128]	; (8003dac <HAL_FMC_MspInit+0xa8>)
 8003d2c:	f043 0301 	orr.w	r3, r3, #1
 8003d30:	6513      	str	r3, [r2, #80]	; 0x50
 8003d32:	4b1e      	ldr	r3, [pc, #120]	; (8003dac <HAL_FMC_MspInit+0xa8>)
 8003d34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d36:	f003 0301 	and.w	r3, r3, #1
 8003d3a:	603b      	str	r3, [r7, #0]
 8003d3c:	683b      	ldr	r3, [r7, #0]
  PD1   ------> FMC_D3
  PD4   ------> FMC_NOE
  PD5   ------> FMC_NWE
  PD7   ------> FMC_NE1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8003d3e:	f64f 7380 	movw	r3, #65408	; 0xff80
 8003d42:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d44:	2302      	movs	r3, #2
 8003d46:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d48:	2300      	movs	r3, #0
 8003d4a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d4c:	2303      	movs	r3, #3
 8003d4e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8003d50:	230c      	movs	r3, #12
 8003d52:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003d54:	1d3b      	adds	r3, r7, #4
 8003d56:	4619      	mov	r1, r3
 8003d58:	4815      	ldr	r0, [pc, #84]	; (8003db0 <HAL_FMC_MspInit+0xac>)
 8003d5a:	f002 f941 	bl	8005fe0 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8003d5e:	f24c 73b3 	movw	r3, #51123	; 0xc7b3
 8003d62:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d64:	2302      	movs	r3, #2
 8003d66:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d68:	2300      	movs	r3, #0
 8003d6a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d6c:	2303      	movs	r3, #3
 8003d6e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8003d70:	230c      	movs	r3, #12
 8003d72:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003d74:	1d3b      	adds	r3, r7, #4
 8003d76:	4619      	mov	r1, r3
 8003d78:	480e      	ldr	r0, [pc, #56]	; (8003db4 <HAL_FMC_MspInit+0xb0>)
 8003d7a:	f002 f931 	bl	8005fe0 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8003d7e:	2320      	movs	r3, #32
 8003d80:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d82:	2302      	movs	r3, #2
 8003d84:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d86:	2300      	movs	r3, #0
 8003d88:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d8a:	2303      	movs	r3, #3
 8003d8c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8003d8e:	230c      	movs	r3, #12
 8003d90:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003d92:	1d3b      	adds	r3, r7, #4
 8003d94:	4619      	mov	r1, r3
 8003d96:	4808      	ldr	r0, [pc, #32]	; (8003db8 <HAL_FMC_MspInit+0xb4>)
 8003d98:	f002 f922 	bl	8005fe0 <HAL_GPIO_Init>
 8003d9c:	e000      	b.n	8003da0 <HAL_FMC_MspInit+0x9c>
    return;
 8003d9e:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8003da0:	3718      	adds	r7, #24
 8003da2:	46bd      	mov	sp, r7
 8003da4:	bd80      	pop	{r7, pc}
 8003da6:	bf00      	nop
 8003da8:	20000728 	.word	0x20000728
 8003dac:	40021000 	.word	0x40021000
 8003db0:	48001000 	.word	0x48001000
 8003db4:	48000c00 	.word	0x48000c00
 8003db8:	48001800 	.word	0x48001800

08003dbc <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b082      	sub	sp, #8
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8003dc4:	f7ff ff9e 	bl	8003d04 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8003dc8:	bf00      	nop
 8003dca:	3708      	adds	r7, #8
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	bd80      	pop	{r7, pc}

08003dd0 <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 8003dd0:	b480      	push	{r7}
 8003dd2:	b083      	sub	sp, #12
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	f06f 0201 	mvn.w	r2, #1
 8003dde:	611a      	str	r2, [r3, #16]
}
 8003de0:	bf00      	nop
 8003de2:	370c      	adds	r7, #12
 8003de4:	46bd      	mov	sp, r7
 8003de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dea:	4770      	bx	lr

08003dec <LL_TIM_IsActiveFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_IsActiveFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(TIM_TypeDef *TIMx)
{
 8003dec:	b480      	push	{r7}
 8003dee:	b083      	sub	sp, #12
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	691b      	ldr	r3, [r3, #16]
 8003df8:	f003 0301 	and.w	r3, r3, #1
 8003dfc:	2b01      	cmp	r3, #1
 8003dfe:	d101      	bne.n	8003e04 <LL_TIM_IsActiveFlag_UPDATE+0x18>
 8003e00:	2301      	movs	r3, #1
 8003e02:	e000      	b.n	8003e06 <LL_TIM_IsActiveFlag_UPDATE+0x1a>
 8003e04:	2300      	movs	r3, #0
}
 8003e06:	4618      	mov	r0, r3
 8003e08:	370c      	adds	r7, #12
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e10:	4770      	bx	lr

08003e12 <LL_TIM_IsEnabledIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_IsEnabledIT_UPDATE
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_UPDATE(TIM_TypeDef *TIMx)
{
 8003e12:	b480      	push	{r7}
 8003e14:	b083      	sub	sp, #12
 8003e16:	af00      	add	r7, sp, #0
 8003e18:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->DIER, TIM_DIER_UIE) == (TIM_DIER_UIE)) ? 1UL : 0UL);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	68db      	ldr	r3, [r3, #12]
 8003e1e:	f003 0301 	and.w	r3, r3, #1
 8003e22:	2b01      	cmp	r3, #1
 8003e24:	d101      	bne.n	8003e2a <LL_TIM_IsEnabledIT_UPDATE+0x18>
 8003e26:	2301      	movs	r3, #1
 8003e28:	e000      	b.n	8003e2c <LL_TIM_IsEnabledIT_UPDATE+0x1a>
 8003e2a:	2300      	movs	r3, #0
}
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	370c      	adds	r7, #12
 8003e30:	46bd      	mov	sp, r7
 8003e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e36:	4770      	bx	lr

08003e38 <LL_USART_IsActiveFlag_RXNE_RXFNE>:
{
 8003e38:	b480      	push	{r7}
 8003e3a:	b083      	sub	sp, #12
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE_RXFNE) == (USART_ISR_RXNE_RXFNE)) ? 1UL : 0UL);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	69db      	ldr	r3, [r3, #28]
 8003e44:	f003 0320 	and.w	r3, r3, #32
 8003e48:	2b20      	cmp	r3, #32
 8003e4a:	d101      	bne.n	8003e50 <LL_USART_IsActiveFlag_RXNE_RXFNE+0x18>
 8003e4c:	2301      	movs	r3, #1
 8003e4e:	e000      	b.n	8003e52 <LL_USART_IsActiveFlag_RXNE_RXFNE+0x1a>
 8003e50:	2300      	movs	r3, #0
}
 8003e52:	4618      	mov	r0, r3
 8003e54:	370c      	adds	r7, #12
 8003e56:	46bd      	mov	sp, r7
 8003e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5c:	4770      	bx	lr

08003e5e <LL_USART_IsActiveFlag_TXE_TXFNF>:
{
 8003e5e:	b480      	push	{r7}
 8003e60:	b083      	sub	sp, #12
 8003e62:	af00      	add	r7, sp, #0
 8003e64:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	69db      	ldr	r3, [r3, #28]
 8003e6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e6e:	2b80      	cmp	r3, #128	; 0x80
 8003e70:	d101      	bne.n	8003e76 <LL_USART_IsActiveFlag_TXE_TXFNF+0x18>
 8003e72:	2301      	movs	r3, #1
 8003e74:	e000      	b.n	8003e78 <LL_USART_IsActiveFlag_TXE_TXFNF+0x1a>
 8003e76:	2300      	movs	r3, #0
}
 8003e78:	4618      	mov	r0, r3
 8003e7a:	370c      	adds	r7, #12
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e82:	4770      	bx	lr

08003e84 <LL_USART_IsEnabledIT_RXNE_RXFNE>:
  * @rmtoll CR1        RXNEIE_RXFNEIE  LL_USART_IsEnabledIT_RXNE_RXFNE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_RXNE_RXFNE(USART_TypeDef *USARTx)
{
 8003e84:	b480      	push	{r7}
 8003e86:	b083      	sub	sp, #12
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE) == (USART_CR1_RXNEIE_RXFNEIE)) ? 1UL : 0UL);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f003 0320 	and.w	r3, r3, #32
 8003e94:	2b20      	cmp	r3, #32
 8003e96:	d101      	bne.n	8003e9c <LL_USART_IsEnabledIT_RXNE_RXFNE+0x18>
 8003e98:	2301      	movs	r3, #1
 8003e9a:	e000      	b.n	8003e9e <LL_USART_IsEnabledIT_RXNE_RXFNE+0x1a>
 8003e9c:	2300      	movs	r3, #0
}
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	370c      	adds	r7, #12
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea8:	4770      	bx	lr

08003eaa <LL_USART_IsEnabledIT_TXE_TXFNF>:
  * @rmtoll CR1         TXEIE_TXFNFIE  LL_USART_IsEnabledIT_TXE_TXFNF
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_TXE_TXFNF(USART_TypeDef *USARTx)
{
 8003eaa:	b480      	push	{r7}
 8003eac:	b083      	sub	sp, #12
 8003eae:	af00      	add	r7, sp, #0
 8003eb0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_TXEIE_TXFNFIE) == (USART_CR1_TXEIE_TXFNFIE)) ? 1UL : 0UL);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003eba:	2b80      	cmp	r3, #128	; 0x80
 8003ebc:	d101      	bne.n	8003ec2 <LL_USART_IsEnabledIT_TXE_TXFNF+0x18>
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	e000      	b.n	8003ec4 <LL_USART_IsEnabledIT_TXE_TXFNF+0x1a>
 8003ec2:	2300      	movs	r3, #0
}
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	370c      	adds	r7, #12
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ece:	4770      	bx	lr

08003ed0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003ed4:	e7fe      	b.n	8003ed4 <NMI_Handler+0x4>

08003ed6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003ed6:	b480      	push	{r7}
 8003ed8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003eda:	e7fe      	b.n	8003eda <HardFault_Handler+0x4>

08003edc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003edc:	b480      	push	{r7}
 8003ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003ee0:	e7fe      	b.n	8003ee0 <MemManage_Handler+0x4>

08003ee2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003ee2:	b480      	push	{r7}
 8003ee4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003ee6:	e7fe      	b.n	8003ee6 <BusFault_Handler+0x4>

08003ee8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003ee8:	b480      	push	{r7}
 8003eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003eec:	e7fe      	b.n	8003eec <UsageFault_Handler+0x4>

08003eee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003eee:	b480      	push	{r7}
 8003ef0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003ef2:	bf00      	nop
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efa:	4770      	bx	lr

08003efc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003efc:	b480      	push	{r7}
 8003efe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003f00:	bf00      	nop
 8003f02:	46bd      	mov	sp, r7
 8003f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f08:	4770      	bx	lr

08003f0a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003f0a:	b480      	push	{r7}
 8003f0c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003f0e:	bf00      	nop
 8003f10:	46bd      	mov	sp, r7
 8003f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f16:	4770      	bx	lr

08003f18 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003f1c:	f000 f97e 	bl	800421c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003f20:	bf00      	nop
 8003f22:	bd80      	pop	{r7, pc}

08003f24 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc4);
 8003f28:	4802      	ldr	r0, [pc, #8]	; (8003f34 <DMA1_Channel1_IRQHandler+0x10>)
 8003f2a:	f001 ff0a 	bl	8005d42 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003f2e:	bf00      	nop
 8003f30:	bd80      	pop	{r7, pc}
 8003f32:	bf00      	nop
 8003f34:	200005c0 	.word	0x200005c0

08003f38 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	af00      	add	r7, sp, #0

	// ------ Odzivanje na novo-sprejeti podatek (zastavica RXNE = Receive data register not empty) -------


		// Najprej preverimo, �?e je ta specifi�?na prekinitev sploh omogo�?ena. Uporabimo LL funkcijo.
		if( LL_USART_IsEnabledIT_RXNE_RXFNE(USART3) )		// sploh omogo�?ena prekinitev ob RXNE?
 8003f3c:	480e      	ldr	r0, [pc, #56]	; (8003f78 <USART3_IRQHandler+0x40>)
 8003f3e:	f7ff ffa1 	bl	8003e84 <LL_USART_IsEnabledIT_RXNE_RXFNE>
 8003f42:	4603      	mov	r3, r0
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d007      	beq.n	8003f58 <USART3_IRQHandler+0x20>
		{
			// Če je prekinitev omogo�?ena, potem preverimo še, �?e je postavljena ustrezna zastavica.
			if( LL_USART_IsActiveFlag_RXNE_RXFNE (USART3) )	// postavljena zastavica RXNE?
 8003f48:	480b      	ldr	r0, [pc, #44]	; (8003f78 <USART3_IRQHandler+0x40>)
 8003f4a:	f7ff ff75 	bl	8003e38 <LL_USART_IsActiveFlag_RXNE_RXFNE>
 8003f4e:	4603      	mov	r3, r0
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d001      	beq.n	8003f58 <USART3_IRQHandler+0x20>
			{
				// Če je ta specifi�?na prekinitev omogo�?ena in �?e je postavljena zastavica tega specifi�?nega
				// prekinitvenega dogodka, potem se odzovemo s klicem ustrezne "callback" rutine.

					// DOPOLNI done
				SCI_receive_char_Callback();
 8003f54:	f005 fbd4 	bl	8009700 <SCI_receive_char_Callback>


	// ------ Odzivanje na sprostitev oddajnega podatkovnega registra TDR (zastavica TXE = Transmitter Empty) -------

		// Najprej preverimo, �?e je ta specifi�?na prekinitev sploh omogo�?ena. Uporabimo LL funkcijo.
		if( LL_USART_IsEnabledIT_TXE_TXFNF (USART3) )		// sploh omogo�?ena prekinitev ob TXE?
 8003f58:	4807      	ldr	r0, [pc, #28]	; (8003f78 <USART3_IRQHandler+0x40>)
 8003f5a:	f7ff ffa6 	bl	8003eaa <LL_USART_IsEnabledIT_TXE_TXFNF>
 8003f5e:	4603      	mov	r3, r0
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d007      	beq.n	8003f74 <USART3_IRQHandler+0x3c>
		{
			// Če je prekinitev omogo�?ena, potem preverimo še, �?e je postavljena ustrezna zastavica.
			if( LL_USART_IsActiveFlag_TXE_TXFNF(USART3) )		// postavljena zastavica TXE?
 8003f64:	4804      	ldr	r0, [pc, #16]	; (8003f78 <USART3_IRQHandler+0x40>)
 8003f66:	f7ff ff7a 	bl	8003e5e <LL_USART_IsActiveFlag_TXE_TXFNF>
 8003f6a:	4603      	mov	r3, r0
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d001      	beq.n	8003f74 <USART3_IRQHandler+0x3c>
			{
				// Če je ta specifi�?na prekinitev omogo�?ena in �?e je postavljena zastavica tega specifi�?nega
				// prekinitvenega dogodka, potem se odzovemo s klicem ustrezne "callback" rutine.

					// DOPOLNI done
				SCI_transmit_char_Callback();
 8003f70:	f005 fbd8 	bl	8009724 <SCI_transmit_char_Callback>

  /* USER CODE END USART3_IRQn 0 */
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8003f74:	bf00      	nop
 8003f76:	bd80      	pop	{r7, pc}
 8003f78:	40004800 	.word	0x40004800

08003f7c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

	if( LL_TIM_IsEnabledIT_UPDATE (TIM6) )
 8003f80:	4809      	ldr	r0, [pc, #36]	; (8003fa8 <TIM6_DAC_IRQHandler+0x2c>)
 8003f82:	f7ff ff46 	bl	8003e12 <LL_TIM_IsEnabledIT_UPDATE>
 8003f86:	4603      	mov	r3, r0
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d00a      	beq.n	8003fa2 <TIM6_DAC_IRQHandler+0x26>
	{

		if( LL_TIM_IsActiveFlag_UPDATE (TIM6) )
 8003f8c:	4806      	ldr	r0, [pc, #24]	; (8003fa8 <TIM6_DAC_IRQHandler+0x2c>)
 8003f8e:	f7ff ff2d 	bl	8003dec <LL_TIM_IsActiveFlag_UPDATE>
 8003f92:	4603      	mov	r3, r0
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d004      	beq.n	8003fa2 <TIM6_DAC_IRQHandler+0x26>
		{

			PSERV_run_services_Callback();
 8003f98:	f006 f9ce 	bl	800a338 <PSERV_run_services_Callback>
			LL_TIM_ClearFlag_UPDATE(TIM6);
 8003f9c:	4802      	ldr	r0, [pc, #8]	; (8003fa8 <TIM6_DAC_IRQHandler+0x2c>)
 8003f9e:	f7ff ff17 	bl	8003dd0 <LL_TIM_ClearFlag_UPDATE>
  /* USER CODE END TIM6_DAC_IRQn 0 */

  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003fa2:	bf00      	nop
 8003fa4:	bd80      	pop	{r7, pc}
 8003fa6:	bf00      	nop
 8003fa8:	40001000 	.word	0x40001000

08003fac <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003fac:	b480      	push	{r7}
 8003fae:	af00      	add	r7, sp, #0
	return 1;
 8003fb0:	2301      	movs	r3, #1
}
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fba:	4770      	bx	lr

08003fbc <_kill>:

int _kill(int pid, int sig)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b082      	sub	sp, #8
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
 8003fc4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003fc6:	f006 ff53 	bl	800ae70 <__errno>
 8003fca:	4603      	mov	r3, r0
 8003fcc:	2216      	movs	r2, #22
 8003fce:	601a      	str	r2, [r3, #0]
	return -1;
 8003fd0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003fd4:	4618      	mov	r0, r3
 8003fd6:	3708      	adds	r7, #8
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	bd80      	pop	{r7, pc}

08003fdc <_exit>:

void _exit (int status)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b082      	sub	sp, #8
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003fe4:	f04f 31ff 	mov.w	r1, #4294967295
 8003fe8:	6878      	ldr	r0, [r7, #4]
 8003fea:	f7ff ffe7 	bl	8003fbc <_kill>
	while (1) {}		/* Make sure we hang here */
 8003fee:	e7fe      	b.n	8003fee <_exit+0x12>

08003ff0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b086      	sub	sp, #24
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	60f8      	str	r0, [r7, #12]
 8003ff8:	60b9      	str	r1, [r7, #8]
 8003ffa:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	617b      	str	r3, [r7, #20]
 8004000:	e00a      	b.n	8004018 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8004002:	f3af 8000 	nop.w
 8004006:	4601      	mov	r1, r0
 8004008:	68bb      	ldr	r3, [r7, #8]
 800400a:	1c5a      	adds	r2, r3, #1
 800400c:	60ba      	str	r2, [r7, #8]
 800400e:	b2ca      	uxtb	r2, r1
 8004010:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004012:	697b      	ldr	r3, [r7, #20]
 8004014:	3301      	adds	r3, #1
 8004016:	617b      	str	r3, [r7, #20]
 8004018:	697a      	ldr	r2, [r7, #20]
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	429a      	cmp	r2, r3
 800401e:	dbf0      	blt.n	8004002 <_read+0x12>
	}

return len;
 8004020:	687b      	ldr	r3, [r7, #4]
}
 8004022:	4618      	mov	r0, r3
 8004024:	3718      	adds	r7, #24
 8004026:	46bd      	mov	sp, r7
 8004028:	bd80      	pop	{r7, pc}

0800402a <_close>:
	}
	return len;
}

int _close(int file)
{
 800402a:	b480      	push	{r7}
 800402c:	b083      	sub	sp, #12
 800402e:	af00      	add	r7, sp, #0
 8004030:	6078      	str	r0, [r7, #4]
	return -1;
 8004032:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004036:	4618      	mov	r0, r3
 8004038:	370c      	adds	r7, #12
 800403a:	46bd      	mov	sp, r7
 800403c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004040:	4770      	bx	lr

08004042 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004042:	b480      	push	{r7}
 8004044:	b083      	sub	sp, #12
 8004046:	af00      	add	r7, sp, #0
 8004048:	6078      	str	r0, [r7, #4]
 800404a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800404c:	683b      	ldr	r3, [r7, #0]
 800404e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004052:	605a      	str	r2, [r3, #4]
	return 0;
 8004054:	2300      	movs	r3, #0
}
 8004056:	4618      	mov	r0, r3
 8004058:	370c      	adds	r7, #12
 800405a:	46bd      	mov	sp, r7
 800405c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004060:	4770      	bx	lr

08004062 <_isatty>:

int _isatty(int file)
{
 8004062:	b480      	push	{r7}
 8004064:	b083      	sub	sp, #12
 8004066:	af00      	add	r7, sp, #0
 8004068:	6078      	str	r0, [r7, #4]
	return 1;
 800406a:	2301      	movs	r3, #1
}
 800406c:	4618      	mov	r0, r3
 800406e:	370c      	adds	r7, #12
 8004070:	46bd      	mov	sp, r7
 8004072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004076:	4770      	bx	lr

08004078 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004078:	b480      	push	{r7}
 800407a:	b085      	sub	sp, #20
 800407c:	af00      	add	r7, sp, #0
 800407e:	60f8      	str	r0, [r7, #12]
 8004080:	60b9      	str	r1, [r7, #8]
 8004082:	607a      	str	r2, [r7, #4]
	return 0;
 8004084:	2300      	movs	r3, #0
}
 8004086:	4618      	mov	r0, r3
 8004088:	3714      	adds	r7, #20
 800408a:	46bd      	mov	sp, r7
 800408c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004090:	4770      	bx	lr
	...

08004094 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b086      	sub	sp, #24
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800409c:	4a14      	ldr	r2, [pc, #80]	; (80040f0 <_sbrk+0x5c>)
 800409e:	4b15      	ldr	r3, [pc, #84]	; (80040f4 <_sbrk+0x60>)
 80040a0:	1ad3      	subs	r3, r2, r3
 80040a2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80040a4:	697b      	ldr	r3, [r7, #20]
 80040a6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80040a8:	4b13      	ldr	r3, [pc, #76]	; (80040f8 <_sbrk+0x64>)
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d102      	bne.n	80040b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80040b0:	4b11      	ldr	r3, [pc, #68]	; (80040f8 <_sbrk+0x64>)
 80040b2:	4a12      	ldr	r2, [pc, #72]	; (80040fc <_sbrk+0x68>)
 80040b4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80040b6:	4b10      	ldr	r3, [pc, #64]	; (80040f8 <_sbrk+0x64>)
 80040b8:	681a      	ldr	r2, [r3, #0]
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	4413      	add	r3, r2
 80040be:	693a      	ldr	r2, [r7, #16]
 80040c0:	429a      	cmp	r2, r3
 80040c2:	d207      	bcs.n	80040d4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80040c4:	f006 fed4 	bl	800ae70 <__errno>
 80040c8:	4603      	mov	r3, r0
 80040ca:	220c      	movs	r2, #12
 80040cc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80040ce:	f04f 33ff 	mov.w	r3, #4294967295
 80040d2:	e009      	b.n	80040e8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80040d4:	4b08      	ldr	r3, [pc, #32]	; (80040f8 <_sbrk+0x64>)
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80040da:	4b07      	ldr	r3, [pc, #28]	; (80040f8 <_sbrk+0x64>)
 80040dc:	681a      	ldr	r2, [r3, #0]
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	4413      	add	r3, r2
 80040e2:	4a05      	ldr	r2, [pc, #20]	; (80040f8 <_sbrk+0x64>)
 80040e4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80040e6:	68fb      	ldr	r3, [r7, #12]
}
 80040e8:	4618      	mov	r0, r3
 80040ea:	3718      	adds	r7, #24
 80040ec:	46bd      	mov	sp, r7
 80040ee:	bd80      	pop	{r7, pc}
 80040f0:	20020000 	.word	0x20020000
 80040f4:	00000400 	.word	0x00000400
 80040f8:	2000072c 	.word	0x2000072c
 80040fc:	20000d38 	.word	0x20000d38

08004100 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8004100:	b480      	push	{r7}
 8004102:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004104:	4b06      	ldr	r3, [pc, #24]	; (8004120 <SystemInit+0x20>)
 8004106:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800410a:	4a05      	ldr	r2, [pc, #20]	; (8004120 <SystemInit+0x20>)
 800410c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004110:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004114:	bf00      	nop
 8004116:	46bd      	mov	sp, r7
 8004118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411c:	4770      	bx	lr
 800411e:	bf00      	nop
 8004120:	e000ed00 	.word	0xe000ed00

08004124 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004124:	480d      	ldr	r0, [pc, #52]	; (800415c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8004126:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004128:	480d      	ldr	r0, [pc, #52]	; (8004160 <LoopForever+0x6>)
  ldr r1, =_edata
 800412a:	490e      	ldr	r1, [pc, #56]	; (8004164 <LoopForever+0xa>)
  ldr r2, =_sidata
 800412c:	4a0e      	ldr	r2, [pc, #56]	; (8004168 <LoopForever+0xe>)
  movs r3, #0
 800412e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8004130:	e002      	b.n	8004138 <LoopCopyDataInit>

08004132 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004132:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004134:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004136:	3304      	adds	r3, #4

08004138 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004138:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800413a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800413c:	d3f9      	bcc.n	8004132 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800413e:	4a0b      	ldr	r2, [pc, #44]	; (800416c <LoopForever+0x12>)
  ldr r4, =_ebss
 8004140:	4c0b      	ldr	r4, [pc, #44]	; (8004170 <LoopForever+0x16>)
  movs r3, #0
 8004142:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004144:	e001      	b.n	800414a <LoopFillZerobss>

08004146 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004146:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004148:	3204      	adds	r2, #4

0800414a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800414a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800414c:	d3fb      	bcc.n	8004146 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800414e:	f7ff ffd7 	bl	8004100 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004152:	f006 fe93 	bl	800ae7c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004156:	f7ff f801 	bl	800315c <main>

0800415a <LoopForever>:

LoopForever:
    b LoopForever
 800415a:	e7fe      	b.n	800415a <LoopForever>
  ldr   r0, =_estack
 800415c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004160:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004164:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8004168:	0807ff68 	.word	0x0807ff68
  ldr r2, =_sbss
 800416c:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8004170:	20000d38 	.word	0x20000d38

08004174 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004174:	e7fe      	b.n	8004174 <ADC1_2_IRQHandler>

08004176 <HAL_Init>:
 *         Once done, time base tick starts incrementing: the tick variable counter is incremented
 *         each 1ms in the SysTick_Handler() interrupt handler.
 *
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_Init(void) {
 8004176:	b580      	push	{r7, lr}
 8004178:	b082      	sub	sp, #8
 800417a:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef status = HAL_OK;
 800417c:	2300      	movs	r3, #0
 800417e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

	/* Set Interrupt Group Priority */
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004180:	2003      	movs	r0, #3
 8004182:	f001 fc7b 	bl	8005a7c <HAL_NVIC_SetPriorityGrouping>

	/* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
	if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK) {
 8004186:	200e      	movs	r0, #14
 8004188:	f000 f80e 	bl	80041a8 <HAL_InitTick>
 800418c:	4603      	mov	r3, r0
 800418e:	2b00      	cmp	r3, #0
 8004190:	d002      	beq.n	8004198 <HAL_Init+0x22>
		status = HAL_ERROR;
 8004192:	2301      	movs	r3, #1
 8004194:	71fb      	strb	r3, [r7, #7]
 8004196:	e001      	b.n	800419c <HAL_Init+0x26>
	} else {
		/* Init the low level hardware */
		HAL_MspInit();
 8004198:	f7ff fca6 	bl	8003ae8 <HAL_MspInit>
	}

	/* Return function status */
	return status;
 800419c:	79fb      	ldrb	r3, [r7, #7]

}
 800419e:	4618      	mov	r0, r3
 80041a0:	3708      	adds	r7, #8
 80041a2:	46bd      	mov	sp, r7
 80041a4:	bd80      	pop	{r7, pc}
	...

080041a8 <HAL_InitTick>:
 *       The function is declared as __weak  to be overwritten  in case of other
 *       implementation  in user file.
 * @param TickPriority: Tick interrupt priority.
 * @retval HAL status
 */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority) {
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b084      	sub	sp, #16
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef status = HAL_OK;
 80041b0:	2300      	movs	r3, #0
 80041b2:	73fb      	strb	r3, [r7, #15]

	if (uwTickFreq != 0U) {
 80041b4:	4b16      	ldr	r3, [pc, #88]	; (8004210 <HAL_InitTick+0x68>)
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d022      	beq.n	8004202 <HAL_InitTick+0x5a>
		/* Configure the SysTick to have interrupt in 1ms time basis*/
		if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U) {
 80041bc:	4b15      	ldr	r3, [pc, #84]	; (8004214 <HAL_InitTick+0x6c>)
 80041be:	681a      	ldr	r2, [r3, #0]
 80041c0:	4b13      	ldr	r3, [pc, #76]	; (8004210 <HAL_InitTick+0x68>)
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80041c8:	fbb1 f3f3 	udiv	r3, r1, r3
 80041cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80041d0:	4618      	mov	r0, r3
 80041d2:	f001 fc86 	bl	8005ae2 <HAL_SYSTICK_Config>
 80041d6:	4603      	mov	r3, r0
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d10f      	bne.n	80041fc <HAL_InitTick+0x54>
			/* Configure the SysTick IRQ priority */
			if (TickPriority < (1UL << __NVIC_PRIO_BITS)) {
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2b0f      	cmp	r3, #15
 80041e0:	d809      	bhi.n	80041f6 <HAL_InitTick+0x4e>
				HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80041e2:	2200      	movs	r2, #0
 80041e4:	6879      	ldr	r1, [r7, #4]
 80041e6:	f04f 30ff 	mov.w	r0, #4294967295
 80041ea:	f001 fc52 	bl	8005a92 <HAL_NVIC_SetPriority>
				uwTickPrio = TickPriority;
 80041ee:	4a0a      	ldr	r2, [pc, #40]	; (8004218 <HAL_InitTick+0x70>)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6013      	str	r3, [r2, #0]
 80041f4:	e007      	b.n	8004206 <HAL_InitTick+0x5e>
			} else {
				status = HAL_ERROR;
 80041f6:	2301      	movs	r3, #1
 80041f8:	73fb      	strb	r3, [r7, #15]
 80041fa:	e004      	b.n	8004206 <HAL_InitTick+0x5e>
			}
		} else {
			status = HAL_ERROR;
 80041fc:	2301      	movs	r3, #1
 80041fe:	73fb      	strb	r3, [r7, #15]
 8004200:	e001      	b.n	8004206 <HAL_InitTick+0x5e>
		}
	} else {
		status = HAL_ERROR;
 8004202:	2301      	movs	r3, #1
 8004204:	73fb      	strb	r3, [r7, #15]
	}

	/* Return function status */
	return status;
 8004206:	7bfb      	ldrb	r3, [r7, #15]
}
 8004208:	4618      	mov	r0, r3
 800420a:	3710      	adds	r7, #16
 800420c:	46bd      	mov	sp, r7
 800420e:	bd80      	pop	{r7, pc}
 8004210:	20000018 	.word	0x20000018
 8004214:	20000010 	.word	0x20000010
 8004218:	20000014 	.word	0x20000014

0800421c <HAL_IncTick>:
 *       in SysTick ISR.
 * @note This function is declared as __weak to be overwritten in case of other
 *      implementations in user file.
 * @retval None
 */
__weak void HAL_IncTick(void) {
 800421c:	b480      	push	{r7}
 800421e:	af00      	add	r7, sp, #0
	uwTick += uwTickFreq;
 8004220:	4b05      	ldr	r3, [pc, #20]	; (8004238 <HAL_IncTick+0x1c>)
 8004222:	681a      	ldr	r2, [r3, #0]
 8004224:	4b05      	ldr	r3, [pc, #20]	; (800423c <HAL_IncTick+0x20>)
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	4413      	add	r3, r2
 800422a:	4a03      	ldr	r2, [pc, #12]	; (8004238 <HAL_IncTick+0x1c>)
 800422c:	6013      	str	r3, [r2, #0]
}
 800422e:	bf00      	nop
 8004230:	46bd      	mov	sp, r7
 8004232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004236:	4770      	bx	lr
 8004238:	20000730 	.word	0x20000730
 800423c:	20000018 	.word	0x20000018

08004240 <HAL_GetTick>:
 * @brief Provides a tick value in millisecond.
 * @note This function is declared as __weak to be overwritten in case of other
 *       implementations in user file.
 * @retval tick value
 */
__weak uint32_t HAL_GetTick(void) {
 8004240:	b480      	push	{r7}
 8004242:	af00      	add	r7, sp, #0
	return uwTick;
 8004244:	4b03      	ldr	r3, [pc, #12]	; (8004254 <HAL_GetTick+0x14>)
 8004246:	681b      	ldr	r3, [r3, #0]
}
 8004248:	4618      	mov	r0, r3
 800424a:	46bd      	mov	sp, r7
 800424c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004250:	4770      	bx	lr
 8004252:	bf00      	nop
 8004254:	20000730 	.word	0x20000730

08004258 <HAL_Delay>:
 * @note This function is declared as __weak to be overwritten in case of other
 *       implementations in user file.
 * @param Delay specifies the delay time length, in milliseconds.
 * @retval None
 */
__weak void HAL_Delay(uint32_t Delay) {
 8004258:	b580      	push	{r7, lr}
 800425a:	b084      	sub	sp, #16
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
	uint32_t tickstart = HAL_GetTick();
 8004260:	f7ff ffee 	bl	8004240 <HAL_GetTick>
 8004264:	60b8      	str	r0, [r7, #8]
	uint32_t wait = Delay;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	60fb      	str	r3, [r7, #12]

	/* Add a freq to guarantee minimum wait */
	if (wait < HAL_MAX_DELAY) {
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004270:	d004      	beq.n	800427c <HAL_Delay+0x24>
		wait += (uint32_t) (uwTickFreq);
 8004272:	4b09      	ldr	r3, [pc, #36]	; (8004298 <HAL_Delay+0x40>)
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	68fa      	ldr	r2, [r7, #12]
 8004278:	4413      	add	r3, r2
 800427a:	60fb      	str	r3, [r7, #12]
	}

	while ((HAL_GetTick() - tickstart) < wait) {
 800427c:	bf00      	nop
 800427e:	f7ff ffdf 	bl	8004240 <HAL_GetTick>
 8004282:	4602      	mov	r2, r0
 8004284:	68bb      	ldr	r3, [r7, #8]
 8004286:	1ad3      	subs	r3, r2, r3
 8004288:	68fa      	ldr	r2, [r7, #12]
 800428a:	429a      	cmp	r2, r3
 800428c:	d8f7      	bhi.n	800427e <HAL_Delay+0x26>
	}
}
 800428e:	bf00      	nop
 8004290:	bf00      	nop
 8004292:	3710      	adds	r7, #16
 8004294:	46bd      	mov	sp, r7
 8004296:	bd80      	pop	{r7, pc}
 8004298:	20000018 	.word	0x20000018

0800429c <LL_ADC_SetCommonClock>:
 *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
 *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
 * @retval None
 */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON,
		uint32_t CommonClock) {
 800429c:	b480      	push	{r7}
 800429e:	b083      	sub	sp, #12
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
 80042a4:	6039      	str	r1, [r7, #0]
	MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	689b      	ldr	r3, [r3, #8]
 80042aa:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	431a      	orrs	r2, r3
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	609a      	str	r2, [r3, #8]
}
 80042b6:	bf00      	nop
 80042b8:	370c      	adds	r7, #12
 80042ba:	46bd      	mov	sp, r7
 80042bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c0:	4770      	bx	lr

080042c2 <LL_ADC_SetCommonPathInternalCh>:
 *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
 *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
 * @retval None
 */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(
		ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal) {
 80042c2:	b480      	push	{r7}
 80042c4:	b083      	sub	sp, #12
 80042c6:	af00      	add	r7, sp, #0
 80042c8:	6078      	str	r0, [r7, #4]
 80042ca:	6039      	str	r1, [r7, #0]
	MODIFY_REG(ADCxy_COMMON->CCR,
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	689b      	ldr	r3, [r3, #8]
 80042d0:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80042d4:	683b      	ldr	r3, [r7, #0]
 80042d6:	431a      	orrs	r2, r3
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	609a      	str	r2, [r3, #8]
			ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
}
 80042dc:	bf00      	nop
 80042de:	370c      	adds	r7, #12
 80042e0:	46bd      	mov	sp, r7
 80042e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e6:	4770      	bx	lr

080042e8 <LL_ADC_GetCommonPathInternalCh>:
 *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
 *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
 *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
 */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(
		ADC_Common_TypeDef *ADCxy_COMMON) {
 80042e8:	b480      	push	{r7}
 80042ea:	b083      	sub	sp, #12
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
	return (uint32_t) (READ_BIT(ADCxy_COMMON->CCR,
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	689b      	ldr	r3, [r3, #8]
 80042f4:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
			ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
}
 80042f8:	4618      	mov	r0, r3
 80042fa:	370c      	adds	r7, #12
 80042fc:	46bd      	mov	sp, r7
 80042fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004302:	4770      	bx	lr

08004304 <LL_ADC_SetOffset>:
 *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
 * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
 * @retval None
 */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety,
		uint32_t Channel, uint32_t OffsetLevel) {
 8004304:	b480      	push	{r7}
 8004306:	b087      	sub	sp, #28
 8004308:	af00      	add	r7, sp, #0
 800430a:	60f8      	str	r0, [r7, #12]
 800430c:	60b9      	str	r1, [r7, #8]
 800430e:	607a      	str	r2, [r7, #4]
 8004310:	603b      	str	r3, [r7, #0]
	__IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	3360      	adds	r3, #96	; 0x60
 8004316:	461a      	mov	r2, r3
 8004318:	68bb      	ldr	r3, [r7, #8]
 800431a:	009b      	lsls	r3, r3, #2
 800431c:	4413      	add	r3, r2
 800431e:	617b      	str	r3, [r7, #20]

	MODIFY_REG(*preg,
 8004320:	697b      	ldr	r3, [r7, #20]
 8004322:	681a      	ldr	r2, [r3, #0]
 8004324:	4b08      	ldr	r3, [pc, #32]	; (8004348 <LL_ADC_SetOffset+0x44>)
 8004326:	4013      	ands	r3, r2
 8004328:	687a      	ldr	r2, [r7, #4]
 800432a:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800432e:	683a      	ldr	r2, [r7, #0]
 8004330:	430a      	orrs	r2, r1
 8004332:	4313      	orrs	r3, r2
 8004334:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004338:	697b      	ldr	r3, [r7, #20]
 800433a:	601a      	str	r2, [r3, #0]
			ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
			ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800433c:	bf00      	nop
 800433e:	371c      	adds	r7, #28
 8004340:	46bd      	mov	sp, r7
 8004342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004346:	4770      	bx	lr
 8004348:	03fff000 	.word	0x03fff000

0800434c <LL_ADC_GetOffsetChannel>:
 *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
 *                      comparison with internal channel parameter to be done
 *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
 */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx,
		uint32_t Offsety) {
 800434c:	b480      	push	{r7}
 800434e:	b085      	sub	sp, #20
 8004350:	af00      	add	r7, sp, #0
 8004352:	6078      	str	r0, [r7, #4]
 8004354:	6039      	str	r1, [r7, #0]
	const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	3360      	adds	r3, #96	; 0x60
 800435a:	461a      	mov	r2, r3
 800435c:	683b      	ldr	r3, [r7, #0]
 800435e:	009b      	lsls	r3, r3, #2
 8004360:	4413      	add	r3, r2
 8004362:	60fb      	str	r3, [r7, #12]

	return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 800436c:	4618      	mov	r0, r3
 800436e:	3714      	adds	r7, #20
 8004370:	46bd      	mov	sp, r7
 8004372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004376:	4770      	bx	lr

08004378 <LL_ADC_SetOffsetState>:
 *         @arg @ref LL_ADC_OFFSET_DISABLE
 *         @arg @ref LL_ADC_OFFSET_ENABLE
 * @retval None
 */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety,
		uint32_t OffsetState) {
 8004378:	b480      	push	{r7}
 800437a:	b087      	sub	sp, #28
 800437c:	af00      	add	r7, sp, #0
 800437e:	60f8      	str	r0, [r7, #12]
 8004380:	60b9      	str	r1, [r7, #8]
 8004382:	607a      	str	r2, [r7, #4]
	__IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	3360      	adds	r3, #96	; 0x60
 8004388:	461a      	mov	r2, r3
 800438a:	68bb      	ldr	r3, [r7, #8]
 800438c:	009b      	lsls	r3, r3, #2
 800438e:	4413      	add	r3, r2
 8004390:	617b      	str	r3, [r7, #20]

	MODIFY_REG(*preg, ADC_OFR1_OFFSET1_EN, OffsetState);
 8004392:	697b      	ldr	r3, [r7, #20]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	431a      	orrs	r2, r3
 800439e:	697b      	ldr	r3, [r7, #20]
 80043a0:	601a      	str	r2, [r3, #0]
}
 80043a2:	bf00      	nop
 80043a4:	371c      	adds	r7, #28
 80043a6:	46bd      	mov	sp, r7
 80043a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ac:	4770      	bx	lr

080043ae <LL_ADC_SetOffsetSign>:
 *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
 *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
 * @retval None
 */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety,
		uint32_t OffsetSign) {
 80043ae:	b480      	push	{r7}
 80043b0:	b087      	sub	sp, #28
 80043b2:	af00      	add	r7, sp, #0
 80043b4:	60f8      	str	r0, [r7, #12]
 80043b6:	60b9      	str	r1, [r7, #8]
 80043b8:	607a      	str	r2, [r7, #4]
	__IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	3360      	adds	r3, #96	; 0x60
 80043be:	461a      	mov	r2, r3
 80043c0:	68bb      	ldr	r3, [r7, #8]
 80043c2:	009b      	lsls	r3, r3, #2
 80043c4:	4413      	add	r3, r2
 80043c6:	617b      	str	r3, [r7, #20]

	MODIFY_REG(*preg, ADC_OFR1_OFFSETPOS, OffsetSign);
 80043c8:	697b      	ldr	r3, [r7, #20]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	431a      	orrs	r2, r3
 80043d4:	697b      	ldr	r3, [r7, #20]
 80043d6:	601a      	str	r2, [r3, #0]
}
 80043d8:	bf00      	nop
 80043da:	371c      	adds	r7, #28
 80043dc:	46bd      	mov	sp, r7
 80043de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e2:	4770      	bx	lr

080043e4 <LL_ADC_SetOffsetSaturation>:
 *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
 *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
 * @retval None
 */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx,
		uint32_t Offsety, uint32_t OffsetSaturation) {
 80043e4:	b480      	push	{r7}
 80043e6:	b087      	sub	sp, #28
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	60f8      	str	r0, [r7, #12]
 80043ec:	60b9      	str	r1, [r7, #8]
 80043ee:	607a      	str	r2, [r7, #4]
	__IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	3360      	adds	r3, #96	; 0x60
 80043f4:	461a      	mov	r2, r3
 80043f6:	68bb      	ldr	r3, [r7, #8]
 80043f8:	009b      	lsls	r3, r3, #2
 80043fa:	4413      	add	r3, r2
 80043fc:	617b      	str	r3, [r7, #20]

	MODIFY_REG(*preg, ADC_OFR1_SATEN, OffsetSaturation);
 80043fe:	697b      	ldr	r3, [r7, #20]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	431a      	orrs	r2, r3
 800440a:	697b      	ldr	r3, [r7, #20]
 800440c:	601a      	str	r2, [r3, #0]
}
 800440e:	bf00      	nop
 8004410:	371c      	adds	r7, #28
 8004412:	46bd      	mov	sp, r7
 8004414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004418:	4770      	bx	lr

0800441a <LL_ADC_SetSamplingTimeCommonConfig>:
 *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
 *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
 * @retval None
 */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx,
		uint32_t SamplingTimeCommonConfig) {
 800441a:	b480      	push	{r7}
 800441c:	b083      	sub	sp, #12
 800441e:	af00      	add	r7, sp, #0
 8004420:	6078      	str	r0, [r7, #4]
 8004422:	6039      	str	r1, [r7, #0]
	MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	695b      	ldr	r3, [r3, #20]
 8004428:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800442c:	683b      	ldr	r3, [r7, #0]
 800442e:	431a      	orrs	r2, r3
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	615a      	str	r2, [r3, #20]
}
 8004434:	bf00      	nop
 8004436:	370c      	adds	r7, #12
 8004438:	46bd      	mov	sp, r7
 800443a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443e:	4770      	bx	lr

08004440 <LL_ADC_REG_IsTriggerSourceSWStart>:
 * @rmtoll CFGR     EXTEN          LL_ADC_REG_IsTriggerSourceSWStart
 * @param  ADCx ADC instance
 * @retval Value "0" if trigger source external trigger
 *         Value "1" if trigger source SW start.
 */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx) {
 8004440:	b480      	push	{r7}
 8004442:	b083      	sub	sp, #12
 8004444:	af00      	add	r7, sp, #0
 8004446:	6078      	str	r0, [r7, #4]
	return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	68db      	ldr	r3, [r3, #12]
 800444c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
			== (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004450:	2b00      	cmp	r3, #0
 8004452:	d101      	bne.n	8004458 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8004454:	2301      	movs	r3, #1
 8004456:	e000      	b.n	800445a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8004458:	2300      	movs	r3, #0
}
 800445a:	4618      	mov	r0, r3
 800445c:	370c      	adds	r7, #12
 800445e:	46bd      	mov	sp, r7
 8004460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004464:	4770      	bx	lr

08004466 <LL_ADC_REG_SetSequencerRanks>:
 *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
 *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
 * @retval None
 */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx,
		uint32_t Rank, uint32_t Channel) {
 8004466:	b480      	push	{r7}
 8004468:	b087      	sub	sp, #28
 800446a:	af00      	add	r7, sp, #0
 800446c:	60f8      	str	r0, [r7, #12]
 800446e:	60b9      	str	r1, [r7, #8]
 8004470:	607a      	str	r2, [r7, #4]
	/* Set bits with content of parameter "Channel" with bits position          */
	/* in register and register position depending on parameter "Rank".         */
	/* Parameters "Rank" and "Channel" are used with masks because containing   */
	/* other bits reserved for other purpose.                                   */
	__IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	3330      	adds	r3, #48	; 0x30
 8004476:	461a      	mov	r2, r3
 8004478:	68bb      	ldr	r3, [r7, #8]
 800447a:	0a1b      	lsrs	r3, r3, #8
 800447c:	009b      	lsls	r3, r3, #2
 800447e:	f003 030c 	and.w	r3, r3, #12
 8004482:	4413      	add	r3, r2
 8004484:	617b      	str	r3, [r7, #20]
			((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

	MODIFY_REG(*preg,
 8004486:	697b      	ldr	r3, [r7, #20]
 8004488:	681a      	ldr	r2, [r3, #0]
 800448a:	68bb      	ldr	r3, [r7, #8]
 800448c:	f003 031f 	and.w	r3, r3, #31
 8004490:	211f      	movs	r1, #31
 8004492:	fa01 f303 	lsl.w	r3, r1, r3
 8004496:	43db      	mvns	r3, r3
 8004498:	401a      	ands	r2, r3
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	0e9b      	lsrs	r3, r3, #26
 800449e:	f003 011f 	and.w	r1, r3, #31
 80044a2:	68bb      	ldr	r3, [r7, #8]
 80044a4:	f003 031f 	and.w	r3, r3, #31
 80044a8:	fa01 f303 	lsl.w	r3, r1, r3
 80044ac:	431a      	orrs	r2, r3
 80044ae:	697b      	ldr	r3, [r7, #20]
 80044b0:	601a      	str	r2, [r3, #0]
			ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
			((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80044b2:	bf00      	nop
 80044b4:	371c      	adds	r7, #28
 80044b6:	46bd      	mov	sp, r7
 80044b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044bc:	4770      	bx	lr

080044be <LL_ADC_SetChannelSamplingTime>:
 *             can be replaced by 3.5 ADC clock cycles.
 *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
 * @retval None
 */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx,
		uint32_t Channel, uint32_t SamplingTime) {
 80044be:	b480      	push	{r7}
 80044c0:	b087      	sub	sp, #28
 80044c2:	af00      	add	r7, sp, #0
 80044c4:	60f8      	str	r0, [r7, #12]
 80044c6:	60b9      	str	r1, [r7, #8]
 80044c8:	607a      	str	r2, [r7, #4]
	/* Set bits with content of parameter "SamplingTime" with bits position     */
	/* in register and register position depending on parameter "Channel".      */
	/* Parameter "Channel" is used with masks because containing                */
	/* other bits reserved for other purpose.                                   */
	__IO uint32_t *preg =
			__ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	3314      	adds	r3, #20
 80044ce:	461a      	mov	r2, r3
 80044d0:	68bb      	ldr	r3, [r7, #8]
 80044d2:	0e5b      	lsrs	r3, r3, #25
 80044d4:	009b      	lsls	r3, r3, #2
 80044d6:	f003 0304 	and.w	r3, r3, #4
 80044da:	4413      	add	r3, r2
	__IO uint32_t *preg =
 80044dc:	617b      	str	r3, [r7, #20]
					((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

	MODIFY_REG(*preg,
 80044de:	697b      	ldr	r3, [r7, #20]
 80044e0:	681a      	ldr	r2, [r3, #0]
 80044e2:	68bb      	ldr	r3, [r7, #8]
 80044e4:	0d1b      	lsrs	r3, r3, #20
 80044e6:	f003 031f 	and.w	r3, r3, #31
 80044ea:	2107      	movs	r1, #7
 80044ec:	fa01 f303 	lsl.w	r3, r1, r3
 80044f0:	43db      	mvns	r3, r3
 80044f2:	401a      	ands	r2, r3
 80044f4:	68bb      	ldr	r3, [r7, #8]
 80044f6:	0d1b      	lsrs	r3, r3, #20
 80044f8:	f003 031f 	and.w	r3, r3, #31
 80044fc:	6879      	ldr	r1, [r7, #4]
 80044fe:	fa01 f303 	lsl.w	r3, r1, r3
 8004502:	431a      	orrs	r2, r3
 8004504:	697b      	ldr	r3, [r7, #20]
 8004506:	601a      	str	r2, [r3, #0]
			ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
			SamplingTime << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8004508:	bf00      	nop
 800450a:	371c      	adds	r7, #28
 800450c:	46bd      	mov	sp, r7
 800450e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004512:	4770      	bx	lr

08004514 <LL_ADC_SetChannelSingleDiff>:
 *         @arg @ref LL_ADC_SINGLE_ENDED
 *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
 * @retval None
 */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx,
		uint32_t Channel, uint32_t SingleDiff) {
 8004514:	b480      	push	{r7}
 8004516:	b085      	sub	sp, #20
 8004518:	af00      	add	r7, sp, #0
 800451a:	60f8      	str	r0, [r7, #12]
 800451c:	60b9      	str	r1, [r7, #8]
 800451e:	607a      	str	r2, [r7, #4]
	/* Bits for single or differential mode selection for each channel are set  */
	/* to 1 only when the differential mode is selected, and to 0 when the      */
	/* single mode is selected.                                                 */

	if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED) {
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	4a0f      	ldr	r2, [pc, #60]	; (8004560 <LL_ADC_SetChannelSingleDiff+0x4c>)
 8004524:	4293      	cmp	r3, r2
 8004526:	d10a      	bne.n	800453e <LL_ADC_SetChannelSingleDiff+0x2a>
		SET_BIT(ADCx->DIFSEL, Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800452e:	68bb      	ldr	r3, [r7, #8]
 8004530:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004534:	431a      	orrs	r2, r3
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
	} else {
		CLEAR_BIT(ADCx->DIFSEL, Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
	}
}
 800453c:	e00a      	b.n	8004554 <LL_ADC_SetChannelSingleDiff+0x40>
		CLEAR_BIT(ADCx->DIFSEL, Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8004544:	68bb      	ldr	r3, [r7, #8]
 8004546:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800454a:	43db      	mvns	r3, r3
 800454c:	401a      	ands	r2, r3
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8004554:	bf00      	nop
 8004556:	3714      	adds	r7, #20
 8004558:	46bd      	mov	sp, r7
 800455a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455e:	4770      	bx	lr
 8004560:	407f0000 	.word	0x407f0000

08004564 <LL_ADC_GetMultimode>:
 *         @arg @ref LL_ADC_MULTI_DUAL_INJ_ALTERN
 *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
 *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
 *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
 */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON) {
 8004564:	b480      	push	{r7}
 8004566:	b083      	sub	sp, #12
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
	return (uint32_t) (READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	689b      	ldr	r3, [r3, #8]
 8004570:	f003 031f 	and.w	r3, r3, #31
}
 8004574:	4618      	mov	r0, r3
 8004576:	370c      	adds	r7, #12
 8004578:	46bd      	mov	sp, r7
 800457a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457e:	4770      	bx	lr

08004580 <LL_ADC_DisableDeepPowerDown>:
 *         ADC must be ADC disabled.
 * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
 * @param  ADCx ADC instance
 * @retval None
 */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx) {
 8004580:	b480      	push	{r7}
 8004582:	b083      	sub	sp, #12
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
	/* Note: Write register with some additional bits forced to state reset     */
	/*       instead of modifying only the selected bit for this function,      */
	/*       to not interfere with bits with HW property "rs".                  */
	CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	689b      	ldr	r3, [r3, #8]
 800458c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8004590:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004594:	687a      	ldr	r2, [r7, #4]
 8004596:	6093      	str	r3, [r2, #8]
}
 8004598:	bf00      	nop
 800459a:	370c      	adds	r7, #12
 800459c:	46bd      	mov	sp, r7
 800459e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a2:	4770      	bx	lr

080045a4 <LL_ADC_IsDeepPowerDownEnabled>:
 * @brief  Get the selected ADC instance deep power down state.
 * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
 * @param  ADCx ADC instance
 * @retval 0: deep power down is disabled, 1: deep power down is enabled.
 */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx) {
 80045a4:	b480      	push	{r7}
 80045a6:	b083      	sub	sp, #12
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
	return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	689b      	ldr	r3, [r3, #8]
 80045b0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80045b4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80045b8:	d101      	bne.n	80045be <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80045ba:	2301      	movs	r3, #1
 80045bc:	e000      	b.n	80045c0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80045be:	2300      	movs	r3, #0
}
 80045c0:	4618      	mov	r0, r3
 80045c2:	370c      	adds	r7, #12
 80045c4:	46bd      	mov	sp, r7
 80045c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ca:	4770      	bx	lr

080045cc <LL_ADC_EnableInternalRegulator>:
 *         ADC must be ADC disabled.
 * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
 * @param  ADCx ADC instance
 * @retval None
 */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx) {
 80045cc:	b480      	push	{r7}
 80045ce:	b083      	sub	sp, #12
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	6078      	str	r0, [r7, #4]
	/* Note: Write register with some additional bits forced to state reset     */
	/*       instead of modifying only the selected bit for this function,      */
	/*       to not interfere with bits with HW property "rs".                  */
	MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADVREGEN);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	689b      	ldr	r3, [r3, #8]
 80045d8:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80045dc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80045e0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	609a      	str	r2, [r3, #8]
}
 80045e8:	bf00      	nop
 80045ea:	370c      	adds	r7, #12
 80045ec:	46bd      	mov	sp, r7
 80045ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f2:	4770      	bx	lr

080045f4 <LL_ADC_IsInternalRegulatorEnabled>:
 * @brief  Get the selected ADC instance internal voltage regulator state.
 * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
 * @param  ADCx ADC instance
 * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
 */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx) {
 80045f4:	b480      	push	{r7}
 80045f6:	b083      	sub	sp, #12
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]
	return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ?
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	689b      	ldr	r3, [r3, #8]
 8004600:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
			1UL : 0UL);
 8004604:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004608:	d101      	bne.n	800460e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800460a:	2301      	movs	r3, #1
 800460c:	e000      	b.n	8004610 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800460e:	2300      	movs	r3, #0
}
 8004610:	4618      	mov	r0, r3
 8004612:	370c      	adds	r7, #12
 8004614:	46bd      	mov	sp, r7
 8004616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461a:	4770      	bx	lr

0800461c <LL_ADC_Enable>:
 *         ADC must be ADC disabled and ADC internal voltage regulator enabled.
 * @rmtoll CR       ADEN           LL_ADC_Enable
 * @param  ADCx ADC instance
 * @retval None
 */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx) {
 800461c:	b480      	push	{r7}
 800461e:	b083      	sub	sp, #12
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
	/* Note: Write register with some additional bits forced to state reset     */
	/*       instead of modifying only the selected bit for this function,      */
	/*       to not interfere with bits with HW property "rs".                  */
	MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADEN);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	689b      	ldr	r3, [r3, #8]
 8004628:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800462c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004630:	f043 0201 	orr.w	r2, r3, #1
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	609a      	str	r2, [r3, #8]
}
 8004638:	bf00      	nop
 800463a:	370c      	adds	r7, #12
 800463c:	46bd      	mov	sp, r7
 800463e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004642:	4770      	bx	lr

08004644 <LL_ADC_Disable>:
 *         on either groups regular or injected.
 * @rmtoll CR       ADDIS          LL_ADC_Disable
 * @param  ADCx ADC instance
 * @retval None
 */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx) {
 8004644:	b480      	push	{r7}
 8004646:	b083      	sub	sp, #12
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
	/* Note: Write register with some additional bits forced to state reset     */
	/*       instead of modifying only the selected bit for this function,      */
	/*       to not interfere with bits with HW property "rs".                  */
	MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADDIS);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	689b      	ldr	r3, [r3, #8]
 8004650:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004654:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004658:	f043 0202 	orr.w	r2, r3, #2
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	609a      	str	r2, [r3, #8]
}
 8004660:	bf00      	nop
 8004662:	370c      	adds	r7, #12
 8004664:	46bd      	mov	sp, r7
 8004666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466a:	4770      	bx	lr

0800466c <LL_ADC_IsEnabled>:
 *         (not only core clock: this ADC has a dual clock domain)
 * @rmtoll CR       ADEN           LL_ADC_IsEnabled
 * @param  ADCx ADC instance
 * @retval 0: ADC is disabled, 1: ADC is enabled.
 */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx) {
 800466c:	b480      	push	{r7}
 800466e:	b083      	sub	sp, #12
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
	return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	689b      	ldr	r3, [r3, #8]
 8004678:	f003 0301 	and.w	r3, r3, #1
 800467c:	2b01      	cmp	r3, #1
 800467e:	d101      	bne.n	8004684 <LL_ADC_IsEnabled+0x18>
 8004680:	2301      	movs	r3, #1
 8004682:	e000      	b.n	8004686 <LL_ADC_IsEnabled+0x1a>
 8004684:	2300      	movs	r3, #0
}
 8004686:	4618      	mov	r0, r3
 8004688:	370c      	adds	r7, #12
 800468a:	46bd      	mov	sp, r7
 800468c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004690:	4770      	bx	lr

08004692 <LL_ADC_IsDisableOngoing>:
 * @brief  Get the selected ADC instance disable state.
 * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
 * @param  ADCx ADC instance
 * @retval 0: no ADC disable command on going.
 */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx) {
 8004692:	b480      	push	{r7}
 8004694:	b083      	sub	sp, #12
 8004696:	af00      	add	r7, sp, #0
 8004698:	6078      	str	r0, [r7, #4]
	return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	689b      	ldr	r3, [r3, #8]
 800469e:	f003 0302 	and.w	r3, r3, #2
 80046a2:	2b02      	cmp	r3, #2
 80046a4:	d101      	bne.n	80046aa <LL_ADC_IsDisableOngoing+0x18>
 80046a6:	2301      	movs	r3, #1
 80046a8:	e000      	b.n	80046ac <LL_ADC_IsDisableOngoing+0x1a>
 80046aa:	2300      	movs	r3, #0
}
 80046ac:	4618      	mov	r0, r3
 80046ae:	370c      	adds	r7, #12
 80046b0:	46bd      	mov	sp, r7
 80046b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b6:	4770      	bx	lr

080046b8 <LL_ADC_REG_StartConversion>:
 *         without ADC disable command on going.
 * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
 * @param  ADCx ADC instance
 * @retval None
 */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx) {
 80046b8:	b480      	push	{r7}
 80046ba:	b083      	sub	sp, #12
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
	/* Note: Write register with some additional bits forced to state reset     */
	/*       instead of modifying only the selected bit for this function,      */
	/*       to not interfere with bits with HW property "rs".                  */
	MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADSTART);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	689b      	ldr	r3, [r3, #8]
 80046c4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80046c8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80046cc:	f043 0204 	orr.w	r2, r3, #4
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	609a      	str	r2, [r3, #8]
}
 80046d4:	bf00      	nop
 80046d6:	370c      	adds	r7, #12
 80046d8:	46bd      	mov	sp, r7
 80046da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046de:	4770      	bx	lr

080046e0 <LL_ADC_REG_IsConversionOngoing>:
 * @brief  Get ADC group regular conversion state.
 * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
 * @param  ADCx ADC instance
 * @retval 0: no conversion is on going on ADC group regular.
 */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx) {
 80046e0:	b480      	push	{r7}
 80046e2:	b083      	sub	sp, #12
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
	return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	689b      	ldr	r3, [r3, #8]
 80046ec:	f003 0304 	and.w	r3, r3, #4
 80046f0:	2b04      	cmp	r3, #4
 80046f2:	d101      	bne.n	80046f8 <LL_ADC_REG_IsConversionOngoing+0x18>
 80046f4:	2301      	movs	r3, #1
 80046f6:	e000      	b.n	80046fa <LL_ADC_REG_IsConversionOngoing+0x1a>
 80046f8:	2300      	movs	r3, #0
}
 80046fa:	4618      	mov	r0, r3
 80046fc:	370c      	adds	r7, #12
 80046fe:	46bd      	mov	sp, r7
 8004700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004704:	4770      	bx	lr

08004706 <LL_ADC_INJ_IsConversionOngoing>:
 * @brief  Get ADC group injected conversion state.
 * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
 * @param  ADCx ADC instance
 * @retval 0: no conversion is on going on ADC group injected.
 */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx) {
 8004706:	b480      	push	{r7}
 8004708:	b083      	sub	sp, #12
 800470a:	af00      	add	r7, sp, #0
 800470c:	6078      	str	r0, [r7, #4]
	return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ?
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	689b      	ldr	r3, [r3, #8]
 8004712:	f003 0308 	and.w	r3, r3, #8
			1UL : 0UL);
 8004716:	2b08      	cmp	r3, #8
 8004718:	d101      	bne.n	800471e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800471a:	2301      	movs	r3, #1
 800471c:	e000      	b.n	8004720 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800471e:	2300      	movs	r3, #0
}
 8004720:	4618      	mov	r0, r3
 8004722:	370c      	adds	r7, #12
 8004724:	46bd      	mov	sp, r7
 8004726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472a:	4770      	bx	lr

0800472c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800472c:	b590      	push	{r4, r7, lr}
 800472e:	b089      	sub	sp, #36	; 0x24
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004734:	2300      	movs	r3, #0
 8004736:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8004738:	2300      	movs	r3, #0
 800473a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2b00      	cmp	r3, #0
 8004740:	d101      	bne.n	8004746 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8004742:	2301      	movs	r3, #1
 8004744:	e1af      	b.n	8004aa6 <HAL_ADC_Init+0x37a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	695b      	ldr	r3, [r3, #20]
 800474a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004750:	2b00      	cmp	r3, #0
 8004752:	d109      	bne.n	8004768 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004754:	6878      	ldr	r0, [r7, #4]
 8004756:	f7ff f9eb 	bl	8003b30 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	2200      	movs	r2, #0
 800475e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2200      	movs	r2, #0
 8004764:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	4618      	mov	r0, r3
 800476e:	f7ff ff19 	bl	80045a4 <LL_ADC_IsDeepPowerDownEnabled>
 8004772:	4603      	mov	r3, r0
 8004774:	2b00      	cmp	r3, #0
 8004776:	d004      	beq.n	8004782 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	4618      	mov	r0, r3
 800477e:	f7ff feff 	bl	8004580 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	4618      	mov	r0, r3
 8004788:	f7ff ff34 	bl	80045f4 <LL_ADC_IsInternalRegulatorEnabled>
 800478c:	4603      	mov	r3, r0
 800478e:	2b00      	cmp	r3, #0
 8004790:	d115      	bne.n	80047be <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	4618      	mov	r0, r3
 8004798:	f7ff ff18 	bl	80045cc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800479c:	4b9f      	ldr	r3, [pc, #636]	; (8004a1c <HAL_ADC_Init+0x2f0>)
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	099b      	lsrs	r3, r3, #6
 80047a2:	4a9f      	ldr	r2, [pc, #636]	; (8004a20 <HAL_ADC_Init+0x2f4>)
 80047a4:	fba2 2303 	umull	r2, r3, r2, r3
 80047a8:	099b      	lsrs	r3, r3, #6
 80047aa:	3301      	adds	r3, #1
 80047ac:	005b      	lsls	r3, r3, #1
 80047ae:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80047b0:	e002      	b.n	80047b8 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80047b2:	68bb      	ldr	r3, [r7, #8]
 80047b4:	3b01      	subs	r3, #1
 80047b6:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80047b8:	68bb      	ldr	r3, [r7, #8]
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d1f9      	bne.n	80047b2 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	4618      	mov	r0, r3
 80047c4:	f7ff ff16 	bl	80045f4 <LL_ADC_IsInternalRegulatorEnabled>
 80047c8:	4603      	mov	r3, r0
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d10d      	bne.n	80047ea <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047d2:	f043 0210 	orr.w	r2, r3, #16
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80047de:	f043 0201 	orr.w	r2, r3, #1
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 80047e6:	2301      	movs	r3, #1
 80047e8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	4618      	mov	r0, r3
 80047f0:	f7ff ff76 	bl	80046e0 <LL_ADC_REG_IsConversionOngoing>
 80047f4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047fa:	f003 0310 	and.w	r3, r3, #16
 80047fe:	2b00      	cmp	r3, #0
 8004800:	f040 8148 	bne.w	8004a94 <HAL_ADC_Init+0x368>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8004804:	697b      	ldr	r3, [r7, #20]
 8004806:	2b00      	cmp	r3, #0
 8004808:	f040 8144 	bne.w	8004a94 <HAL_ADC_Init+0x368>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004810:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8004814:	f043 0202 	orr.w	r2, r3, #2
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	4618      	mov	r0, r3
 8004822:	f7ff ff23 	bl	800466c <LL_ADC_IsEnabled>
 8004826:	4603      	mov	r3, r0
 8004828:	2b00      	cmp	r3, #0
 800482a:	d141      	bne.n	80048b0 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004834:	d004      	beq.n	8004840 <HAL_ADC_Init+0x114>
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	4a7a      	ldr	r2, [pc, #488]	; (8004a24 <HAL_ADC_Init+0x2f8>)
 800483c:	4293      	cmp	r3, r2
 800483e:	d10f      	bne.n	8004860 <HAL_ADC_Init+0x134>
 8004840:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8004844:	f7ff ff12 	bl	800466c <LL_ADC_IsEnabled>
 8004848:	4604      	mov	r4, r0
 800484a:	4876      	ldr	r0, [pc, #472]	; (8004a24 <HAL_ADC_Init+0x2f8>)
 800484c:	f7ff ff0e 	bl	800466c <LL_ADC_IsEnabled>
 8004850:	4603      	mov	r3, r0
 8004852:	4323      	orrs	r3, r4
 8004854:	2b00      	cmp	r3, #0
 8004856:	bf0c      	ite	eq
 8004858:	2301      	moveq	r3, #1
 800485a:	2300      	movne	r3, #0
 800485c:	b2db      	uxtb	r3, r3
 800485e:	e012      	b.n	8004886 <HAL_ADC_Init+0x15a>
 8004860:	4871      	ldr	r0, [pc, #452]	; (8004a28 <HAL_ADC_Init+0x2fc>)
 8004862:	f7ff ff03 	bl	800466c <LL_ADC_IsEnabled>
 8004866:	4604      	mov	r4, r0
 8004868:	4870      	ldr	r0, [pc, #448]	; (8004a2c <HAL_ADC_Init+0x300>)
 800486a:	f7ff feff 	bl	800466c <LL_ADC_IsEnabled>
 800486e:	4603      	mov	r3, r0
 8004870:	431c      	orrs	r4, r3
 8004872:	486f      	ldr	r0, [pc, #444]	; (8004a30 <HAL_ADC_Init+0x304>)
 8004874:	f7ff fefa 	bl	800466c <LL_ADC_IsEnabled>
 8004878:	4603      	mov	r3, r0
 800487a:	4323      	orrs	r3, r4
 800487c:	2b00      	cmp	r3, #0
 800487e:	bf0c      	ite	eq
 8004880:	2301      	moveq	r3, #1
 8004882:	2300      	movne	r3, #0
 8004884:	b2db      	uxtb	r3, r3
 8004886:	2b00      	cmp	r3, #0
 8004888:	d012      	beq.n	80048b0 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004892:	d004      	beq.n	800489e <HAL_ADC_Init+0x172>
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	4a62      	ldr	r2, [pc, #392]	; (8004a24 <HAL_ADC_Init+0x2f8>)
 800489a:	4293      	cmp	r3, r2
 800489c:	d101      	bne.n	80048a2 <HAL_ADC_Init+0x176>
 800489e:	4a65      	ldr	r2, [pc, #404]	; (8004a34 <HAL_ADC_Init+0x308>)
 80048a0:	e000      	b.n	80048a4 <HAL_ADC_Init+0x178>
 80048a2:	4a65      	ldr	r2, [pc, #404]	; (8004a38 <HAL_ADC_Init+0x30c>)
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	685b      	ldr	r3, [r3, #4]
 80048a8:	4619      	mov	r1, r3
 80048aa:	4610      	mov	r0, r2
 80048ac:	f7ff fcf6 	bl	800429c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	7f5b      	ldrb	r3, [r3, #29]
 80048b4:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80048ba:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 80048c0:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 80048c6:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80048ce:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80048d0:	4313      	orrs	r3, r2
 80048d2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80048da:	2b01      	cmp	r3, #1
 80048dc:	d106      	bne.n	80048ec <HAL_ADC_Init+0x1c0>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048e2:	3b01      	subs	r3, #1
 80048e4:	045b      	lsls	r3, r3, #17
 80048e6:	69ba      	ldr	r2, [r7, #24]
 80048e8:	4313      	orrs	r3, r2
 80048ea:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d009      	beq.n	8004908 <HAL_ADC_Init+0x1dc>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048f8:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004900:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004902:	69ba      	ldr	r2, [r7, #24]
 8004904:	4313      	orrs	r3, r2
 8004906:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	68da      	ldr	r2, [r3, #12]
 800490e:	4b4b      	ldr	r3, [pc, #300]	; (8004a3c <HAL_ADC_Init+0x310>)
 8004910:	4013      	ands	r3, r2
 8004912:	687a      	ldr	r2, [r7, #4]
 8004914:	6812      	ldr	r2, [r2, #0]
 8004916:	69b9      	ldr	r1, [r7, #24]
 8004918:	430b      	orrs	r3, r1
 800491a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	691b      	ldr	r3, [r3, #16]
 8004922:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	430a      	orrs	r2, r1
 8004930:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	4618      	mov	r0, r3
 8004938:	f7ff fed2 	bl	80046e0 <LL_ADC_REG_IsConversionOngoing>
 800493c:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	4618      	mov	r0, r3
 8004944:	f7ff fedf 	bl	8004706 <LL_ADC_INJ_IsConversionOngoing>
 8004948:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800494a:	693b      	ldr	r3, [r7, #16]
 800494c:	2b00      	cmp	r3, #0
 800494e:	d17f      	bne.n	8004a50 <HAL_ADC_Init+0x324>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	2b00      	cmp	r3, #0
 8004954:	d17c      	bne.n	8004a50 <HAL_ADC_Init+0x324>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800495a:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004962:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8004964:	4313      	orrs	r3, r2
 8004966:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	68db      	ldr	r3, [r3, #12]
 800496e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004972:	f023 0302 	bic.w	r3, r3, #2
 8004976:	687a      	ldr	r2, [r7, #4]
 8004978:	6812      	ldr	r2, [r2, #0]
 800497a:	69b9      	ldr	r1, [r7, #24]
 800497c:	430b      	orrs	r3, r1
 800497e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	691b      	ldr	r3, [r3, #16]
 8004984:	2b00      	cmp	r3, #0
 8004986:	d017      	beq.n	80049b8 <HAL_ADC_Init+0x28c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	691a      	ldr	r2, [r3, #16]
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8004996:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80049a0:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80049a4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80049a8:	687a      	ldr	r2, [r7, #4]
 80049aa:	6911      	ldr	r1, [r2, #16]
 80049ac:	687a      	ldr	r2, [r7, #4]
 80049ae:	6812      	ldr	r2, [r2, #0]
 80049b0:	430b      	orrs	r3, r1
 80049b2:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 80049b6:	e013      	b.n	80049e0 <HAL_ADC_Init+0x2b4>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	691a      	ldr	r2, [r3, #16]
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80049c6:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80049d0:	687a      	ldr	r2, [r7, #4]
 80049d2:	6812      	ldr	r2, [r2, #0]
 80049d4:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80049d8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80049dc:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80049e6:	2b01      	cmp	r3, #1
 80049e8:	d12a      	bne.n	8004a40 <HAL_ADC_Init+0x314>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	691b      	ldr	r3, [r3, #16]
 80049f0:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80049f4:	f023 0304 	bic.w	r3, r3, #4
 80049f8:	687a      	ldr	r2, [r7, #4]
 80049fa:	6c51      	ldr	r1, [r2, #68]	; 0x44
 80049fc:	687a      	ldr	r2, [r7, #4]
 80049fe:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8004a00:	4311      	orrs	r1, r2
 8004a02:	687a      	ldr	r2, [r7, #4]
 8004a04:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8004a06:	4311      	orrs	r1, r2
 8004a08:	687a      	ldr	r2, [r7, #4]
 8004a0a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004a0c:	430a      	orrs	r2, r1
 8004a0e:	431a      	orrs	r2, r3
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f042 0201 	orr.w	r2, r2, #1
 8004a18:	611a      	str	r2, [r3, #16]
 8004a1a:	e019      	b.n	8004a50 <HAL_ADC_Init+0x324>
 8004a1c:	20000010 	.word	0x20000010
 8004a20:	053e2d63 	.word	0x053e2d63
 8004a24:	50000100 	.word	0x50000100
 8004a28:	50000400 	.word	0x50000400
 8004a2c:	50000500 	.word	0x50000500
 8004a30:	50000600 	.word	0x50000600
 8004a34:	50000300 	.word	0x50000300
 8004a38:	50000700 	.word	0x50000700
 8004a3c:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	691a      	ldr	r2, [r3, #16]
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f022 0201 	bic.w	r2, r2, #1
 8004a4e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	695b      	ldr	r3, [r3, #20]
 8004a54:	2b01      	cmp	r3, #1
 8004a56:	d10c      	bne.n	8004a72 <HAL_ADC_Init+0x346>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a5e:	f023 010f 	bic.w	r1, r3, #15
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6a1b      	ldr	r3, [r3, #32]
 8004a66:	1e5a      	subs	r2, r3, #1
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	430a      	orrs	r2, r1
 8004a6e:	631a      	str	r2, [r3, #48]	; 0x30
 8004a70:	e007      	b.n	8004a82 <HAL_ADC_Init+0x356>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f022 020f 	bic.w	r2, r2, #15
 8004a80:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a86:	f023 0303 	bic.w	r3, r3, #3
 8004a8a:	f043 0201 	orr.w	r2, r3, #1
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	65da      	str	r2, [r3, #92]	; 0x5c
 8004a92:	e007      	b.n	8004aa4 <HAL_ADC_Init+0x378>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a98:	f043 0210 	orr.w	r2, r3, #16
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8004aa0:	2301      	movs	r3, #1
 8004aa2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8004aa4:	7ffb      	ldrb	r3, [r7, #31]
}
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	3724      	adds	r7, #36	; 0x24
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	bd90      	pop	{r4, r7, pc}
 8004aae:	bf00      	nop

08004ab0 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	b086      	sub	sp, #24
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	60f8      	str	r0, [r7, #12]
 8004ab8:	60b9      	str	r1, [r7, #8]
 8004aba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004ac4:	d004      	beq.n	8004ad0 <HAL_ADC_Start_DMA+0x20>
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	4a5a      	ldr	r2, [pc, #360]	; (8004c34 <HAL_ADC_Start_DMA+0x184>)
 8004acc:	4293      	cmp	r3, r2
 8004ace:	d101      	bne.n	8004ad4 <HAL_ADC_Start_DMA+0x24>
 8004ad0:	4b59      	ldr	r3, [pc, #356]	; (8004c38 <HAL_ADC_Start_DMA+0x188>)
 8004ad2:	e000      	b.n	8004ad6 <HAL_ADC_Start_DMA+0x26>
 8004ad4:	4b59      	ldr	r3, [pc, #356]	; (8004c3c <HAL_ADC_Start_DMA+0x18c>)
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	f7ff fd44 	bl	8004564 <LL_ADC_GetMultimode>
 8004adc:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	f7ff fdfc 	bl	80046e0 <LL_ADC_REG_IsConversionOngoing>
 8004ae8:	4603      	mov	r3, r0
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	f040 809b 	bne.w	8004c26 <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8004af6:	2b01      	cmp	r3, #1
 8004af8:	d101      	bne.n	8004afe <HAL_ADC_Start_DMA+0x4e>
 8004afa:	2302      	movs	r3, #2
 8004afc:	e096      	b.n	8004c2c <HAL_ADC_Start_DMA+0x17c>
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	2201      	movs	r2, #1
 8004b02:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	4a4d      	ldr	r2, [pc, #308]	; (8004c40 <HAL_ADC_Start_DMA+0x190>)
 8004b0c:	4293      	cmp	r3, r2
 8004b0e:	d008      	beq.n	8004b22 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004b10:	693b      	ldr	r3, [r7, #16]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d005      	beq.n	8004b22 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004b16:	693b      	ldr	r3, [r7, #16]
 8004b18:	2b05      	cmp	r3, #5
 8004b1a:	d002      	beq.n	8004b22 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004b1c:	693b      	ldr	r3, [r7, #16]
 8004b1e:	2b09      	cmp	r3, #9
 8004b20:	d17a      	bne.n	8004c18 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8004b22:	68f8      	ldr	r0, [r7, #12]
 8004b24:	f000 fcf6 	bl	8005514 <ADC_Enable>
 8004b28:	4603      	mov	r3, r0
 8004b2a:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8004b2c:	7dfb      	ldrb	r3, [r7, #23]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d16d      	bne.n	8004c0e <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b36:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004b3a:	f023 0301 	bic.w	r3, r3, #1
 8004b3e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	4a3a      	ldr	r2, [pc, #232]	; (8004c34 <HAL_ADC_Start_DMA+0x184>)
 8004b4c:	4293      	cmp	r3, r2
 8004b4e:	d009      	beq.n	8004b64 <HAL_ADC_Start_DMA+0xb4>
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	4a3b      	ldr	r2, [pc, #236]	; (8004c44 <HAL_ADC_Start_DMA+0x194>)
 8004b56:	4293      	cmp	r3, r2
 8004b58:	d002      	beq.n	8004b60 <HAL_ADC_Start_DMA+0xb0>
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	e003      	b.n	8004b68 <HAL_ADC_Start_DMA+0xb8>
 8004b60:	4b39      	ldr	r3, [pc, #228]	; (8004c48 <HAL_ADC_Start_DMA+0x198>)
 8004b62:	e001      	b.n	8004b68 <HAL_ADC_Start_DMA+0xb8>
 8004b64:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8004b68:	68fa      	ldr	r2, [r7, #12]
 8004b6a:	6812      	ldr	r2, [r2, #0]
 8004b6c:	4293      	cmp	r3, r2
 8004b6e:	d002      	beq.n	8004b76 <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004b70:	693b      	ldr	r3, [r7, #16]
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d105      	bne.n	8004b82 <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b7a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b86:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d006      	beq.n	8004b9c <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b92:	f023 0206 	bic.w	r2, r3, #6
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	661a      	str	r2, [r3, #96]	; 0x60
 8004b9a:	e002      	b.n	8004ba2 <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ba6:	4a29      	ldr	r2, [pc, #164]	; (8004c4c <HAL_ADC_Start_DMA+0x19c>)
 8004ba8:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bae:	4a28      	ldr	r2, [pc, #160]	; (8004c50 <HAL_ADC_Start_DMA+0x1a0>)
 8004bb0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bb6:	4a27      	ldr	r2, [pc, #156]	; (8004c54 <HAL_ADC_Start_DMA+0x1a4>)
 8004bb8:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	221c      	movs	r2, #28
 8004bc0:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	685a      	ldr	r2, [r3, #4]
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f042 0210 	orr.w	r2, r2, #16
 8004bd8:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	68da      	ldr	r2, [r3, #12]
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f042 0201 	orr.w	r2, r2, #1
 8004be8:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	3340      	adds	r3, #64	; 0x40
 8004bf4:	4619      	mov	r1, r3
 8004bf6:	68ba      	ldr	r2, [r7, #8]
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	f001 f827 	bl	8005c4c <HAL_DMA_Start_IT>
 8004bfe:	4603      	mov	r3, r0
 8004c00:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	4618      	mov	r0, r3
 8004c08:	f7ff fd56 	bl	80046b8 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8004c0c:	e00d      	b.n	8004c2a <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	2200      	movs	r2, #0
 8004c12:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 8004c16:	e008      	b.n	8004c2a <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8004c18:	2301      	movs	r3, #1
 8004c1a:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	2200      	movs	r2, #0
 8004c20:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8004c24:	e001      	b.n	8004c2a <HAL_ADC_Start_DMA+0x17a>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004c26:	2302      	movs	r3, #2
 8004c28:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8004c2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	3718      	adds	r7, #24
 8004c30:	46bd      	mov	sp, r7
 8004c32:	bd80      	pop	{r7, pc}
 8004c34:	50000100 	.word	0x50000100
 8004c38:	50000300 	.word	0x50000300
 8004c3c:	50000700 	.word	0x50000700
 8004c40:	50000600 	.word	0x50000600
 8004c44:	50000500 	.word	0x50000500
 8004c48:	50000400 	.word	0x50000400
 8004c4c:	08005697 	.word	0x08005697
 8004c50:	0800576f 	.word	0x0800576f
 8004c54:	0800578b 	.word	0x0800578b

08004c58 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004c58:	b480      	push	{r7}
 8004c5a:	b083      	sub	sp, #12
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8004c60:	bf00      	nop
 8004c62:	370c      	adds	r7, #12
 8004c64:	46bd      	mov	sp, r7
 8004c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6a:	4770      	bx	lr

08004c6c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004c6c:	b480      	push	{r7}
 8004c6e:	b083      	sub	sp, #12
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8004c74:	bf00      	nop
 8004c76:	370c      	adds	r7, #12
 8004c78:	46bd      	mov	sp, r7
 8004c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7e:	4770      	bx	lr

08004c80 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004c80:	b480      	push	{r7}
 8004c82:	b083      	sub	sp, #12
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004c88:	bf00      	nop
 8004c8a:	370c      	adds	r7, #12
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c92:	4770      	bx	lr

08004c94 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8004c94:	b580      	push	{r7, lr}
 8004c96:	b0b6      	sub	sp, #216	; 0xd8
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	6078      	str	r0, [r7, #4]
 8004c9c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004c9e:	2300      	movs	r3, #0
 8004ca0:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8004cae:	2b01      	cmp	r3, #1
 8004cb0:	d102      	bne.n	8004cb8 <HAL_ADC_ConfigChannel+0x24>
 8004cb2:	2302      	movs	r3, #2
 8004cb4:	f000 bc13 	b.w	80054de <HAL_ADC_ConfigChannel+0x84a>
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2201      	movs	r2, #1
 8004cbc:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	4618      	mov	r0, r3
 8004cc6:	f7ff fd0b 	bl	80046e0 <LL_ADC_REG_IsConversionOngoing>
 8004cca:	4603      	mov	r3, r0
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	f040 83f3 	bne.w	80054b8 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	6818      	ldr	r0, [r3, #0]
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	6859      	ldr	r1, [r3, #4]
 8004cda:	683b      	ldr	r3, [r7, #0]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	461a      	mov	r2, r3
 8004ce0:	f7ff fbc1 	bl	8004466 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	4618      	mov	r0, r3
 8004cea:	f7ff fcf9 	bl	80046e0 <LL_ADC_REG_IsConversionOngoing>
 8004cee:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	4618      	mov	r0, r3
 8004cf8:	f7ff fd05 	bl	8004706 <LL_ADC_INJ_IsConversionOngoing>
 8004cfc:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004d00:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	f040 81d9 	bne.w	80050bc <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004d0a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	f040 81d4 	bne.w	80050bc <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	689b      	ldr	r3, [r3, #8]
 8004d18:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004d1c:	d10f      	bne.n	8004d3e <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6818      	ldr	r0, [r3, #0]
 8004d22:	683b      	ldr	r3, [r7, #0]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	2200      	movs	r2, #0
 8004d28:	4619      	mov	r1, r3
 8004d2a:	f7ff fbc8 	bl	80044be <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8004d36:	4618      	mov	r0, r3
 8004d38:	f7ff fb6f 	bl	800441a <LL_ADC_SetSamplingTimeCommonConfig>
 8004d3c:	e00e      	b.n	8004d5c <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6818      	ldr	r0, [r3, #0]
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	6819      	ldr	r1, [r3, #0]
 8004d46:	683b      	ldr	r3, [r7, #0]
 8004d48:	689b      	ldr	r3, [r3, #8]
 8004d4a:	461a      	mov	r2, r3
 8004d4c:	f7ff fbb7 	bl	80044be <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	2100      	movs	r1, #0
 8004d56:	4618      	mov	r0, r3
 8004d58:	f7ff fb5f 	bl	800441a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	695a      	ldr	r2, [r3, #20]
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	68db      	ldr	r3, [r3, #12]
 8004d66:	08db      	lsrs	r3, r3, #3
 8004d68:	f003 0303 	and.w	r3, r3, #3
 8004d6c:	005b      	lsls	r3, r3, #1
 8004d6e:	fa02 f303 	lsl.w	r3, r2, r3
 8004d72:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004d76:	683b      	ldr	r3, [r7, #0]
 8004d78:	691b      	ldr	r3, [r3, #16]
 8004d7a:	2b04      	cmp	r3, #4
 8004d7c:	d022      	beq.n	8004dc4 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6818      	ldr	r0, [r3, #0]
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	6919      	ldr	r1, [r3, #16]
 8004d86:	683b      	ldr	r3, [r7, #0]
 8004d88:	681a      	ldr	r2, [r3, #0]
 8004d8a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004d8e:	f7ff fab9 	bl	8004304 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	6818      	ldr	r0, [r3, #0]
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	6919      	ldr	r1, [r3, #16]
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	699b      	ldr	r3, [r3, #24]
 8004d9e:	461a      	mov	r2, r3
 8004da0:	f7ff fb05 	bl	80043ae <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	6818      	ldr	r0, [r3, #0]
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	6919      	ldr	r1, [r3, #16]
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	7f1b      	ldrb	r3, [r3, #28]
 8004db0:	2b01      	cmp	r3, #1
 8004db2:	d102      	bne.n	8004dba <HAL_ADC_ConfigChannel+0x126>
 8004db4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004db8:	e000      	b.n	8004dbc <HAL_ADC_ConfigChannel+0x128>
 8004dba:	2300      	movs	r3, #0
 8004dbc:	461a      	mov	r2, r3
 8004dbe:	f7ff fb11 	bl	80043e4 <LL_ADC_SetOffsetSaturation>
 8004dc2:	e17b      	b.n	80050bc <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	2100      	movs	r1, #0
 8004dca:	4618      	mov	r0, r3
 8004dcc:	f7ff fabe 	bl	800434c <LL_ADC_GetOffsetChannel>
 8004dd0:	4603      	mov	r3, r0
 8004dd2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d10a      	bne.n	8004df0 <HAL_ADC_ConfigChannel+0x15c>
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	2100      	movs	r1, #0
 8004de0:	4618      	mov	r0, r3
 8004de2:	f7ff fab3 	bl	800434c <LL_ADC_GetOffsetChannel>
 8004de6:	4603      	mov	r3, r0
 8004de8:	0e9b      	lsrs	r3, r3, #26
 8004dea:	f003 021f 	and.w	r2, r3, #31
 8004dee:	e01e      	b.n	8004e2e <HAL_ADC_ConfigChannel+0x19a>
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	2100      	movs	r1, #0
 8004df6:	4618      	mov	r0, r3
 8004df8:	f7ff faa8 	bl	800434c <LL_ADC_GetOffsetChannel>
 8004dfc:	4603      	mov	r3, r0
 8004dfe:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e02:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8004e06:	fa93 f3a3 	rbit	r3, r3
 8004e0a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  return result;
 8004e0e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8004e12:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  if (value == 0U)
 8004e16:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d101      	bne.n	8004e22 <HAL_ADC_ConfigChannel+0x18e>
    return 32U;
 8004e1e:	2320      	movs	r3, #32
 8004e20:	e004      	b.n	8004e2c <HAL_ADC_ConfigChannel+0x198>
  return __builtin_clz(value);
 8004e22:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004e26:	fab3 f383 	clz	r3, r3
 8004e2a:	b2db      	uxtb	r3, r3
 8004e2c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d105      	bne.n	8004e46 <HAL_ADC_ConfigChannel+0x1b2>
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	0e9b      	lsrs	r3, r3, #26
 8004e40:	f003 031f 	and.w	r3, r3, #31
 8004e44:	e018      	b.n	8004e78 <HAL_ADC_ConfigChannel+0x1e4>
 8004e46:	683b      	ldr	r3, [r7, #0]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e4e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8004e52:	fa93 f3a3 	rbit	r3, r3
 8004e56:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8004e5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004e5e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8004e62:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d101      	bne.n	8004e6e <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8004e6a:	2320      	movs	r3, #32
 8004e6c:	e004      	b.n	8004e78 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8004e6e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8004e72:	fab3 f383 	clz	r3, r3
 8004e76:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004e78:	429a      	cmp	r2, r3
 8004e7a:	d106      	bne.n	8004e8a <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	2200      	movs	r2, #0
 8004e82:	2100      	movs	r1, #0
 8004e84:	4618      	mov	r0, r3
 8004e86:	f7ff fa77 	bl	8004378 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	2101      	movs	r1, #1
 8004e90:	4618      	mov	r0, r3
 8004e92:	f7ff fa5b 	bl	800434c <LL_ADC_GetOffsetChannel>
 8004e96:	4603      	mov	r3, r0
 8004e98:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d10a      	bne.n	8004eb6 <HAL_ADC_ConfigChannel+0x222>
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	2101      	movs	r1, #1
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	f7ff fa50 	bl	800434c <LL_ADC_GetOffsetChannel>
 8004eac:	4603      	mov	r3, r0
 8004eae:	0e9b      	lsrs	r3, r3, #26
 8004eb0:	f003 021f 	and.w	r2, r3, #31
 8004eb4:	e01e      	b.n	8004ef4 <HAL_ADC_ConfigChannel+0x260>
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	2101      	movs	r1, #1
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	f7ff fa45 	bl	800434c <LL_ADC_GetOffsetChannel>
 8004ec2:	4603      	mov	r3, r0
 8004ec4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ec8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004ecc:	fa93 f3a3 	rbit	r3, r3
 8004ed0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8004ed4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004ed8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8004edc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d101      	bne.n	8004ee8 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8004ee4:	2320      	movs	r3, #32
 8004ee6:	e004      	b.n	8004ef2 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8004ee8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004eec:	fab3 f383 	clz	r3, r3
 8004ef0:	b2db      	uxtb	r3, r3
 8004ef2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004ef4:	683b      	ldr	r3, [r7, #0]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d105      	bne.n	8004f0c <HAL_ADC_ConfigChannel+0x278>
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	0e9b      	lsrs	r3, r3, #26
 8004f06:	f003 031f 	and.w	r3, r3, #31
 8004f0a:	e018      	b.n	8004f3e <HAL_ADC_ConfigChannel+0x2aa>
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f14:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004f18:	fa93 f3a3 	rbit	r3, r3
 8004f1c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8004f20:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004f24:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8004f28:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d101      	bne.n	8004f34 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8004f30:	2320      	movs	r3, #32
 8004f32:	e004      	b.n	8004f3e <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8004f34:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004f38:	fab3 f383 	clz	r3, r3
 8004f3c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004f3e:	429a      	cmp	r2, r3
 8004f40:	d106      	bne.n	8004f50 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	2200      	movs	r2, #0
 8004f48:	2101      	movs	r1, #1
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	f7ff fa14 	bl	8004378 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	2102      	movs	r1, #2
 8004f56:	4618      	mov	r0, r3
 8004f58:	f7ff f9f8 	bl	800434c <LL_ADC_GetOffsetChannel>
 8004f5c:	4603      	mov	r3, r0
 8004f5e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d10a      	bne.n	8004f7c <HAL_ADC_ConfigChannel+0x2e8>
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	2102      	movs	r1, #2
 8004f6c:	4618      	mov	r0, r3
 8004f6e:	f7ff f9ed 	bl	800434c <LL_ADC_GetOffsetChannel>
 8004f72:	4603      	mov	r3, r0
 8004f74:	0e9b      	lsrs	r3, r3, #26
 8004f76:	f003 021f 	and.w	r2, r3, #31
 8004f7a:	e01e      	b.n	8004fba <HAL_ADC_ConfigChannel+0x326>
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	2102      	movs	r1, #2
 8004f82:	4618      	mov	r0, r3
 8004f84:	f7ff f9e2 	bl	800434c <LL_ADC_GetOffsetChannel>
 8004f88:	4603      	mov	r3, r0
 8004f8a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f8e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004f92:	fa93 f3a3 	rbit	r3, r3
 8004f96:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8004f9a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004f9e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8004fa2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d101      	bne.n	8004fae <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8004faa:	2320      	movs	r3, #32
 8004fac:	e004      	b.n	8004fb8 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8004fae:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004fb2:	fab3 f383 	clz	r3, r3
 8004fb6:	b2db      	uxtb	r3, r3
 8004fb8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d105      	bne.n	8004fd2 <HAL_ADC_ConfigChannel+0x33e>
 8004fc6:	683b      	ldr	r3, [r7, #0]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	0e9b      	lsrs	r3, r3, #26
 8004fcc:	f003 031f 	and.w	r3, r3, #31
 8004fd0:	e016      	b.n	8005000 <HAL_ADC_ConfigChannel+0x36c>
 8004fd2:	683b      	ldr	r3, [r7, #0]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fda:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004fde:	fa93 f3a3 	rbit	r3, r3
 8004fe2:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8004fe4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004fe6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8004fea:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d101      	bne.n	8004ff6 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8004ff2:	2320      	movs	r3, #32
 8004ff4:	e004      	b.n	8005000 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8004ff6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004ffa:	fab3 f383 	clz	r3, r3
 8004ffe:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005000:	429a      	cmp	r2, r3
 8005002:	d106      	bne.n	8005012 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	2200      	movs	r2, #0
 800500a:	2102      	movs	r1, #2
 800500c:	4618      	mov	r0, r3
 800500e:	f7ff f9b3 	bl	8004378 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	2103      	movs	r1, #3
 8005018:	4618      	mov	r0, r3
 800501a:	f7ff f997 	bl	800434c <LL_ADC_GetOffsetChannel>
 800501e:	4603      	mov	r3, r0
 8005020:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005024:	2b00      	cmp	r3, #0
 8005026:	d10a      	bne.n	800503e <HAL_ADC_ConfigChannel+0x3aa>
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	2103      	movs	r1, #3
 800502e:	4618      	mov	r0, r3
 8005030:	f7ff f98c 	bl	800434c <LL_ADC_GetOffsetChannel>
 8005034:	4603      	mov	r3, r0
 8005036:	0e9b      	lsrs	r3, r3, #26
 8005038:	f003 021f 	and.w	r2, r3, #31
 800503c:	e017      	b.n	800506e <HAL_ADC_ConfigChannel+0x3da>
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	2103      	movs	r1, #3
 8005044:	4618      	mov	r0, r3
 8005046:	f7ff f981 	bl	800434c <LL_ADC_GetOffsetChannel>
 800504a:	4603      	mov	r3, r0
 800504c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800504e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005050:	fa93 f3a3 	rbit	r3, r3
 8005054:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8005056:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005058:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 800505a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800505c:	2b00      	cmp	r3, #0
 800505e:	d101      	bne.n	8005064 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8005060:	2320      	movs	r3, #32
 8005062:	e003      	b.n	800506c <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8005064:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005066:	fab3 f383 	clz	r3, r3
 800506a:	b2db      	uxtb	r3, r3
 800506c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800506e:	683b      	ldr	r3, [r7, #0]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005076:	2b00      	cmp	r3, #0
 8005078:	d105      	bne.n	8005086 <HAL_ADC_ConfigChannel+0x3f2>
 800507a:	683b      	ldr	r3, [r7, #0]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	0e9b      	lsrs	r3, r3, #26
 8005080:	f003 031f 	and.w	r3, r3, #31
 8005084:	e011      	b.n	80050aa <HAL_ADC_ConfigChannel+0x416>
 8005086:	683b      	ldr	r3, [r7, #0]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800508c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800508e:	fa93 f3a3 	rbit	r3, r3
 8005092:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8005094:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005096:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8005098:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800509a:	2b00      	cmp	r3, #0
 800509c:	d101      	bne.n	80050a2 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 800509e:	2320      	movs	r3, #32
 80050a0:	e003      	b.n	80050aa <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 80050a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80050a4:	fab3 f383 	clz	r3, r3
 80050a8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80050aa:	429a      	cmp	r2, r3
 80050ac:	d106      	bne.n	80050bc <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	2200      	movs	r2, #0
 80050b4:	2103      	movs	r1, #3
 80050b6:	4618      	mov	r0, r3
 80050b8:	f7ff f95e 	bl	8004378 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	4618      	mov	r0, r3
 80050c2:	f7ff fad3 	bl	800466c <LL_ADC_IsEnabled>
 80050c6:	4603      	mov	r3, r0
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	f040 813d 	bne.w	8005348 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6818      	ldr	r0, [r3, #0]
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	6819      	ldr	r1, [r3, #0]
 80050d6:	683b      	ldr	r3, [r7, #0]
 80050d8:	68db      	ldr	r3, [r3, #12]
 80050da:	461a      	mov	r2, r3
 80050dc:	f7ff fa1a 	bl	8004514 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	68db      	ldr	r3, [r3, #12]
 80050e4:	4aa2      	ldr	r2, [pc, #648]	; (8005370 <HAL_ADC_ConfigChannel+0x6dc>)
 80050e6:	4293      	cmp	r3, r2
 80050e8:	f040 812e 	bne.w	8005348 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80050f0:	683b      	ldr	r3, [r7, #0]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d10b      	bne.n	8005114 <HAL_ADC_ConfigChannel+0x480>
 80050fc:	683b      	ldr	r3, [r7, #0]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	0e9b      	lsrs	r3, r3, #26
 8005102:	3301      	adds	r3, #1
 8005104:	f003 031f 	and.w	r3, r3, #31
 8005108:	2b09      	cmp	r3, #9
 800510a:	bf94      	ite	ls
 800510c:	2301      	movls	r3, #1
 800510e:	2300      	movhi	r3, #0
 8005110:	b2db      	uxtb	r3, r3
 8005112:	e019      	b.n	8005148 <HAL_ADC_ConfigChannel+0x4b4>
 8005114:	683b      	ldr	r3, [r7, #0]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800511a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800511c:	fa93 f3a3 	rbit	r3, r3
 8005120:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8005122:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005124:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8005126:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005128:	2b00      	cmp	r3, #0
 800512a:	d101      	bne.n	8005130 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 800512c:	2320      	movs	r3, #32
 800512e:	e003      	b.n	8005138 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8005130:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005132:	fab3 f383 	clz	r3, r3
 8005136:	b2db      	uxtb	r3, r3
 8005138:	3301      	adds	r3, #1
 800513a:	f003 031f 	and.w	r3, r3, #31
 800513e:	2b09      	cmp	r3, #9
 8005140:	bf94      	ite	ls
 8005142:	2301      	movls	r3, #1
 8005144:	2300      	movhi	r3, #0
 8005146:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005148:	2b00      	cmp	r3, #0
 800514a:	d079      	beq.n	8005240 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005154:	2b00      	cmp	r3, #0
 8005156:	d107      	bne.n	8005168 <HAL_ADC_ConfigChannel+0x4d4>
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	0e9b      	lsrs	r3, r3, #26
 800515e:	3301      	adds	r3, #1
 8005160:	069b      	lsls	r3, r3, #26
 8005162:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005166:	e015      	b.n	8005194 <HAL_ADC_ConfigChannel+0x500>
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800516e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005170:	fa93 f3a3 	rbit	r3, r3
 8005174:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8005176:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005178:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 800517a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800517c:	2b00      	cmp	r3, #0
 800517e:	d101      	bne.n	8005184 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8005180:	2320      	movs	r3, #32
 8005182:	e003      	b.n	800518c <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8005184:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005186:	fab3 f383 	clz	r3, r3
 800518a:	b2db      	uxtb	r3, r3
 800518c:	3301      	adds	r3, #1
 800518e:	069b      	lsls	r3, r3, #26
 8005190:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005194:	683b      	ldr	r3, [r7, #0]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800519c:	2b00      	cmp	r3, #0
 800519e:	d109      	bne.n	80051b4 <HAL_ADC_ConfigChannel+0x520>
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	0e9b      	lsrs	r3, r3, #26
 80051a6:	3301      	adds	r3, #1
 80051a8:	f003 031f 	and.w	r3, r3, #31
 80051ac:	2101      	movs	r1, #1
 80051ae:	fa01 f303 	lsl.w	r3, r1, r3
 80051b2:	e017      	b.n	80051e4 <HAL_ADC_ConfigChannel+0x550>
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051ba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80051bc:	fa93 f3a3 	rbit	r3, r3
 80051c0:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 80051c2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80051c4:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 80051c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d101      	bne.n	80051d0 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 80051cc:	2320      	movs	r3, #32
 80051ce:	e003      	b.n	80051d8 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 80051d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80051d2:	fab3 f383 	clz	r3, r3
 80051d6:	b2db      	uxtb	r3, r3
 80051d8:	3301      	adds	r3, #1
 80051da:	f003 031f 	and.w	r3, r3, #31
 80051de:	2101      	movs	r1, #1
 80051e0:	fa01 f303 	lsl.w	r3, r1, r3
 80051e4:	ea42 0103 	orr.w	r1, r2, r3
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d10a      	bne.n	800520a <HAL_ADC_ConfigChannel+0x576>
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	0e9b      	lsrs	r3, r3, #26
 80051fa:	3301      	adds	r3, #1
 80051fc:	f003 021f 	and.w	r2, r3, #31
 8005200:	4613      	mov	r3, r2
 8005202:	005b      	lsls	r3, r3, #1
 8005204:	4413      	add	r3, r2
 8005206:	051b      	lsls	r3, r3, #20
 8005208:	e018      	b.n	800523c <HAL_ADC_ConfigChannel+0x5a8>
 800520a:	683b      	ldr	r3, [r7, #0]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005210:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005212:	fa93 f3a3 	rbit	r3, r3
 8005216:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8005218:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800521a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 800521c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800521e:	2b00      	cmp	r3, #0
 8005220:	d101      	bne.n	8005226 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8005222:	2320      	movs	r3, #32
 8005224:	e003      	b.n	800522e <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8005226:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005228:	fab3 f383 	clz	r3, r3
 800522c:	b2db      	uxtb	r3, r3
 800522e:	3301      	adds	r3, #1
 8005230:	f003 021f 	and.w	r2, r3, #31
 8005234:	4613      	mov	r3, r2
 8005236:	005b      	lsls	r3, r3, #1
 8005238:	4413      	add	r3, r2
 800523a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800523c:	430b      	orrs	r3, r1
 800523e:	e07e      	b.n	800533e <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005240:	683b      	ldr	r3, [r7, #0]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005248:	2b00      	cmp	r3, #0
 800524a:	d107      	bne.n	800525c <HAL_ADC_ConfigChannel+0x5c8>
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	0e9b      	lsrs	r3, r3, #26
 8005252:	3301      	adds	r3, #1
 8005254:	069b      	lsls	r3, r3, #26
 8005256:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800525a:	e015      	b.n	8005288 <HAL_ADC_ConfigChannel+0x5f4>
 800525c:	683b      	ldr	r3, [r7, #0]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005262:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005264:	fa93 f3a3 	rbit	r3, r3
 8005268:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 800526a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800526c:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 800526e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005270:	2b00      	cmp	r3, #0
 8005272:	d101      	bne.n	8005278 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8005274:	2320      	movs	r3, #32
 8005276:	e003      	b.n	8005280 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8005278:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800527a:	fab3 f383 	clz	r3, r3
 800527e:	b2db      	uxtb	r3, r3
 8005280:	3301      	adds	r3, #1
 8005282:	069b      	lsls	r3, r3, #26
 8005284:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005290:	2b00      	cmp	r3, #0
 8005292:	d109      	bne.n	80052a8 <HAL_ADC_ConfigChannel+0x614>
 8005294:	683b      	ldr	r3, [r7, #0]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	0e9b      	lsrs	r3, r3, #26
 800529a:	3301      	adds	r3, #1
 800529c:	f003 031f 	and.w	r3, r3, #31
 80052a0:	2101      	movs	r1, #1
 80052a2:	fa01 f303 	lsl.w	r3, r1, r3
 80052a6:	e017      	b.n	80052d8 <HAL_ADC_ConfigChannel+0x644>
 80052a8:	683b      	ldr	r3, [r7, #0]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052ae:	6a3b      	ldr	r3, [r7, #32]
 80052b0:	fa93 f3a3 	rbit	r3, r3
 80052b4:	61fb      	str	r3, [r7, #28]
  return result;
 80052b6:	69fb      	ldr	r3, [r7, #28]
 80052b8:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80052ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d101      	bne.n	80052c4 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 80052c0:	2320      	movs	r3, #32
 80052c2:	e003      	b.n	80052cc <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 80052c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052c6:	fab3 f383 	clz	r3, r3
 80052ca:	b2db      	uxtb	r3, r3
 80052cc:	3301      	adds	r3, #1
 80052ce:	f003 031f 	and.w	r3, r3, #31
 80052d2:	2101      	movs	r1, #1
 80052d4:	fa01 f303 	lsl.w	r3, r1, r3
 80052d8:	ea42 0103 	orr.w	r1, r2, r3
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d10d      	bne.n	8005304 <HAL_ADC_ConfigChannel+0x670>
 80052e8:	683b      	ldr	r3, [r7, #0]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	0e9b      	lsrs	r3, r3, #26
 80052ee:	3301      	adds	r3, #1
 80052f0:	f003 021f 	and.w	r2, r3, #31
 80052f4:	4613      	mov	r3, r2
 80052f6:	005b      	lsls	r3, r3, #1
 80052f8:	4413      	add	r3, r2
 80052fa:	3b1e      	subs	r3, #30
 80052fc:	051b      	lsls	r3, r3, #20
 80052fe:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005302:	e01b      	b.n	800533c <HAL_ADC_ConfigChannel+0x6a8>
 8005304:	683b      	ldr	r3, [r7, #0]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800530a:	697b      	ldr	r3, [r7, #20]
 800530c:	fa93 f3a3 	rbit	r3, r3
 8005310:	613b      	str	r3, [r7, #16]
  return result;
 8005312:	693b      	ldr	r3, [r7, #16]
 8005314:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005316:	69bb      	ldr	r3, [r7, #24]
 8005318:	2b00      	cmp	r3, #0
 800531a:	d101      	bne.n	8005320 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 800531c:	2320      	movs	r3, #32
 800531e:	e003      	b.n	8005328 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8005320:	69bb      	ldr	r3, [r7, #24]
 8005322:	fab3 f383 	clz	r3, r3
 8005326:	b2db      	uxtb	r3, r3
 8005328:	3301      	adds	r3, #1
 800532a:	f003 021f 	and.w	r2, r3, #31
 800532e:	4613      	mov	r3, r2
 8005330:	005b      	lsls	r3, r3, #1
 8005332:	4413      	add	r3, r2
 8005334:	3b1e      	subs	r3, #30
 8005336:	051b      	lsls	r3, r3, #20
 8005338:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800533c:	430b      	orrs	r3, r1
 800533e:	683a      	ldr	r2, [r7, #0]
 8005340:	6892      	ldr	r2, [r2, #8]
 8005342:	4619      	mov	r1, r3
 8005344:	f7ff f8bb 	bl	80044be <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	681a      	ldr	r2, [r3, #0]
 800534c:	4b09      	ldr	r3, [pc, #36]	; (8005374 <HAL_ADC_ConfigChannel+0x6e0>)
 800534e:	4013      	ands	r3, r2
 8005350:	2b00      	cmp	r3, #0
 8005352:	f000 80be 	beq.w	80054d2 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800535e:	d004      	beq.n	800536a <HAL_ADC_ConfigChannel+0x6d6>
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	4a04      	ldr	r2, [pc, #16]	; (8005378 <HAL_ADC_ConfigChannel+0x6e4>)
 8005366:	4293      	cmp	r3, r2
 8005368:	d10a      	bne.n	8005380 <HAL_ADC_ConfigChannel+0x6ec>
 800536a:	4b04      	ldr	r3, [pc, #16]	; (800537c <HAL_ADC_ConfigChannel+0x6e8>)
 800536c:	e009      	b.n	8005382 <HAL_ADC_ConfigChannel+0x6ee>
 800536e:	bf00      	nop
 8005370:	407f0000 	.word	0x407f0000
 8005374:	80080000 	.word	0x80080000
 8005378:	50000100 	.word	0x50000100
 800537c:	50000300 	.word	0x50000300
 8005380:	4b59      	ldr	r3, [pc, #356]	; (80054e8 <HAL_ADC_ConfigChannel+0x854>)
 8005382:	4618      	mov	r0, r3
 8005384:	f7fe ffb0 	bl	80042e8 <LL_ADC_GetCommonPathInternalCh>
 8005388:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	4a56      	ldr	r2, [pc, #344]	; (80054ec <HAL_ADC_ConfigChannel+0x858>)
 8005392:	4293      	cmp	r3, r2
 8005394:	d004      	beq.n	80053a0 <HAL_ADC_ConfigChannel+0x70c>
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	4a55      	ldr	r2, [pc, #340]	; (80054f0 <HAL_ADC_ConfigChannel+0x85c>)
 800539c:	4293      	cmp	r3, r2
 800539e:	d13a      	bne.n	8005416 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80053a0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80053a4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d134      	bne.n	8005416 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80053b4:	d005      	beq.n	80053c2 <HAL_ADC_ConfigChannel+0x72e>
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	4a4e      	ldr	r2, [pc, #312]	; (80054f4 <HAL_ADC_ConfigChannel+0x860>)
 80053bc:	4293      	cmp	r3, r2
 80053be:	f040 8085 	bne.w	80054cc <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80053ca:	d004      	beq.n	80053d6 <HAL_ADC_ConfigChannel+0x742>
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	4a49      	ldr	r2, [pc, #292]	; (80054f8 <HAL_ADC_ConfigChannel+0x864>)
 80053d2:	4293      	cmp	r3, r2
 80053d4:	d101      	bne.n	80053da <HAL_ADC_ConfigChannel+0x746>
 80053d6:	4a49      	ldr	r2, [pc, #292]	; (80054fc <HAL_ADC_ConfigChannel+0x868>)
 80053d8:	e000      	b.n	80053dc <HAL_ADC_ConfigChannel+0x748>
 80053da:	4a43      	ldr	r2, [pc, #268]	; (80054e8 <HAL_ADC_ConfigChannel+0x854>)
 80053dc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80053e0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80053e4:	4619      	mov	r1, r3
 80053e6:	4610      	mov	r0, r2
 80053e8:	f7fe ff6b 	bl	80042c2 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80053ec:	4b44      	ldr	r3, [pc, #272]	; (8005500 <HAL_ADC_ConfigChannel+0x86c>)
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	099b      	lsrs	r3, r3, #6
 80053f2:	4a44      	ldr	r2, [pc, #272]	; (8005504 <HAL_ADC_ConfigChannel+0x870>)
 80053f4:	fba2 2303 	umull	r2, r3, r2, r3
 80053f8:	099b      	lsrs	r3, r3, #6
 80053fa:	1c5a      	adds	r2, r3, #1
 80053fc:	4613      	mov	r3, r2
 80053fe:	005b      	lsls	r3, r3, #1
 8005400:	4413      	add	r3, r2
 8005402:	009b      	lsls	r3, r3, #2
 8005404:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005406:	e002      	b.n	800540e <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	3b01      	subs	r3, #1
 800540c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	2b00      	cmp	r3, #0
 8005412:	d1f9      	bne.n	8005408 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005414:	e05a      	b.n	80054cc <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	4a3b      	ldr	r2, [pc, #236]	; (8005508 <HAL_ADC_ConfigChannel+0x874>)
 800541c:	4293      	cmp	r3, r2
 800541e:	d125      	bne.n	800546c <HAL_ADC_ConfigChannel+0x7d8>
 8005420:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005424:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005428:	2b00      	cmp	r3, #0
 800542a:	d11f      	bne.n	800546c <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	4a31      	ldr	r2, [pc, #196]	; (80054f8 <HAL_ADC_ConfigChannel+0x864>)
 8005432:	4293      	cmp	r3, r2
 8005434:	d104      	bne.n	8005440 <HAL_ADC_ConfigChannel+0x7ac>
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	4a34      	ldr	r2, [pc, #208]	; (800550c <HAL_ADC_ConfigChannel+0x878>)
 800543c:	4293      	cmp	r3, r2
 800543e:	d047      	beq.n	80054d0 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005448:	d004      	beq.n	8005454 <HAL_ADC_ConfigChannel+0x7c0>
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	4a2a      	ldr	r2, [pc, #168]	; (80054f8 <HAL_ADC_ConfigChannel+0x864>)
 8005450:	4293      	cmp	r3, r2
 8005452:	d101      	bne.n	8005458 <HAL_ADC_ConfigChannel+0x7c4>
 8005454:	4a29      	ldr	r2, [pc, #164]	; (80054fc <HAL_ADC_ConfigChannel+0x868>)
 8005456:	e000      	b.n	800545a <HAL_ADC_ConfigChannel+0x7c6>
 8005458:	4a23      	ldr	r2, [pc, #140]	; (80054e8 <HAL_ADC_ConfigChannel+0x854>)
 800545a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800545e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005462:	4619      	mov	r1, r3
 8005464:	4610      	mov	r0, r2
 8005466:	f7fe ff2c 	bl	80042c2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800546a:	e031      	b.n	80054d0 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 800546c:	683b      	ldr	r3, [r7, #0]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	4a27      	ldr	r2, [pc, #156]	; (8005510 <HAL_ADC_ConfigChannel+0x87c>)
 8005472:	4293      	cmp	r3, r2
 8005474:	d12d      	bne.n	80054d2 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005476:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800547a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800547e:	2b00      	cmp	r3, #0
 8005480:	d127      	bne.n	80054d2 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	4a1c      	ldr	r2, [pc, #112]	; (80054f8 <HAL_ADC_ConfigChannel+0x864>)
 8005488:	4293      	cmp	r3, r2
 800548a:	d022      	beq.n	80054d2 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005494:	d004      	beq.n	80054a0 <HAL_ADC_ConfigChannel+0x80c>
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	4a17      	ldr	r2, [pc, #92]	; (80054f8 <HAL_ADC_ConfigChannel+0x864>)
 800549c:	4293      	cmp	r3, r2
 800549e:	d101      	bne.n	80054a4 <HAL_ADC_ConfigChannel+0x810>
 80054a0:	4a16      	ldr	r2, [pc, #88]	; (80054fc <HAL_ADC_ConfigChannel+0x868>)
 80054a2:	e000      	b.n	80054a6 <HAL_ADC_ConfigChannel+0x812>
 80054a4:	4a10      	ldr	r2, [pc, #64]	; (80054e8 <HAL_ADC_ConfigChannel+0x854>)
 80054a6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80054aa:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80054ae:	4619      	mov	r1, r3
 80054b0:	4610      	mov	r0, r2
 80054b2:	f7fe ff06 	bl	80042c2 <LL_ADC_SetCommonPathInternalCh>
 80054b6:	e00c      	b.n	80054d2 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054bc:	f043 0220 	orr.w	r2, r3, #32
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80054c4:	2301      	movs	r3, #1
 80054c6:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 80054ca:	e002      	b.n	80054d2 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80054cc:	bf00      	nop
 80054ce:	e000      	b.n	80054d2 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80054d0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2200      	movs	r2, #0
 80054d6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80054da:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 80054de:	4618      	mov	r0, r3
 80054e0:	37d8      	adds	r7, #216	; 0xd8
 80054e2:	46bd      	mov	sp, r7
 80054e4:	bd80      	pop	{r7, pc}
 80054e6:	bf00      	nop
 80054e8:	50000700 	.word	0x50000700
 80054ec:	c3210000 	.word	0xc3210000
 80054f0:	90c00010 	.word	0x90c00010
 80054f4:	50000600 	.word	0x50000600
 80054f8:	50000100 	.word	0x50000100
 80054fc:	50000300 	.word	0x50000300
 8005500:	20000010 	.word	0x20000010
 8005504:	053e2d63 	.word	0x053e2d63
 8005508:	c7520000 	.word	0xc7520000
 800550c:	50000500 	.word	0x50000500
 8005510:	cb840000 	.word	0xcb840000

08005514 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8005514:	b580      	push	{r7, lr}
 8005516:	b084      	sub	sp, #16
 8005518:	af00      	add	r7, sp, #0
 800551a:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	4618      	mov	r0, r3
 8005522:	f7ff f8a3 	bl	800466c <LL_ADC_IsEnabled>
 8005526:	4603      	mov	r3, r0
 8005528:	2b00      	cmp	r3, #0
 800552a:	d14d      	bne.n	80055c8 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	689a      	ldr	r2, [r3, #8]
 8005532:	4b28      	ldr	r3, [pc, #160]	; (80055d4 <ADC_Enable+0xc0>)
 8005534:	4013      	ands	r3, r2
 8005536:	2b00      	cmp	r3, #0
 8005538:	d00d      	beq.n	8005556 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800553e:	f043 0210 	orr.w	r2, r3, #16
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800554a:	f043 0201 	orr.w	r2, r3, #1
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8005552:	2301      	movs	r3, #1
 8005554:	e039      	b.n	80055ca <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	4618      	mov	r0, r3
 800555c:	f7ff f85e 	bl	800461c <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8005560:	f7fe fe6e 	bl	8004240 <HAL_GetTick>
 8005564:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005566:	e028      	b.n	80055ba <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	4618      	mov	r0, r3
 800556e:	f7ff f87d 	bl	800466c <LL_ADC_IsEnabled>
 8005572:	4603      	mov	r3, r0
 8005574:	2b00      	cmp	r3, #0
 8005576:	d104      	bne.n	8005582 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	4618      	mov	r0, r3
 800557e:	f7ff f84d 	bl	800461c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005582:	f7fe fe5d 	bl	8004240 <HAL_GetTick>
 8005586:	4602      	mov	r2, r0
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	1ad3      	subs	r3, r2, r3
 800558c:	2b02      	cmp	r3, #2
 800558e:	d914      	bls.n	80055ba <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f003 0301 	and.w	r3, r3, #1
 800559a:	2b01      	cmp	r3, #1
 800559c:	d00d      	beq.n	80055ba <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055a2:	f043 0210 	orr.w	r2, r3, #16
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80055ae:	f043 0201 	orr.w	r2, r3, #1
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 80055b6:	2301      	movs	r3, #1
 80055b8:	e007      	b.n	80055ca <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f003 0301 	and.w	r3, r3, #1
 80055c4:	2b01      	cmp	r3, #1
 80055c6:	d1cf      	bne.n	8005568 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80055c8:	2300      	movs	r3, #0
}
 80055ca:	4618      	mov	r0, r3
 80055cc:	3710      	adds	r7, #16
 80055ce:	46bd      	mov	sp, r7
 80055d0:	bd80      	pop	{r7, pc}
 80055d2:	bf00      	nop
 80055d4:	8000003f 	.word	0x8000003f

080055d8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80055d8:	b580      	push	{r7, lr}
 80055da:	b084      	sub	sp, #16
 80055dc:	af00      	add	r7, sp, #0
 80055de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	4618      	mov	r0, r3
 80055e6:	f7ff f854 	bl	8004692 <LL_ADC_IsDisableOngoing>
 80055ea:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	4618      	mov	r0, r3
 80055f2:	f7ff f83b 	bl	800466c <LL_ADC_IsEnabled>
 80055f6:	4603      	mov	r3, r0
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d047      	beq.n	800568c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d144      	bne.n	800568c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	689b      	ldr	r3, [r3, #8]
 8005608:	f003 030d 	and.w	r3, r3, #13
 800560c:	2b01      	cmp	r3, #1
 800560e:	d10c      	bne.n	800562a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	4618      	mov	r0, r3
 8005616:	f7ff f815 	bl	8004644 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	2203      	movs	r2, #3
 8005620:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005622:	f7fe fe0d 	bl	8004240 <HAL_GetTick>
 8005626:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005628:	e029      	b.n	800567e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800562e:	f043 0210 	orr.w	r2, r3, #16
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	65da      	str	r2, [r3, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800563a:	f043 0201 	orr.w	r2, r3, #1
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_ERROR;
 8005642:	2301      	movs	r3, #1
 8005644:	e023      	b.n	800568e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005646:	f7fe fdfb 	bl	8004240 <HAL_GetTick>
 800564a:	4602      	mov	r2, r0
 800564c:	68bb      	ldr	r3, [r7, #8]
 800564e:	1ad3      	subs	r3, r2, r3
 8005650:	2b02      	cmp	r3, #2
 8005652:	d914      	bls.n	800567e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	689b      	ldr	r3, [r3, #8]
 800565a:	f003 0301 	and.w	r3, r3, #1
 800565e:	2b00      	cmp	r3, #0
 8005660:	d00d      	beq.n	800567e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005666:	f043 0210 	orr.w	r2, r3, #16
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005672:	f043 0201 	orr.w	r2, r3, #1
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 800567a:	2301      	movs	r3, #1
 800567c:	e007      	b.n	800568e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	689b      	ldr	r3, [r3, #8]
 8005684:	f003 0301 	and.w	r3, r3, #1
 8005688:	2b00      	cmp	r3, #0
 800568a:	d1dc      	bne.n	8005646 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800568c:	2300      	movs	r3, #0
}
 800568e:	4618      	mov	r0, r3
 8005690:	3710      	adds	r7, #16
 8005692:	46bd      	mov	sp, r7
 8005694:	bd80      	pop	{r7, pc}

08005696 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8005696:	b580      	push	{r7, lr}
 8005698:	b084      	sub	sp, #16
 800569a:	af00      	add	r7, sp, #0
 800569c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056a2:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056a8:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d14b      	bne.n	8005748 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056b4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f003 0308 	and.w	r3, r3, #8
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d021      	beq.n	800570e <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	4618      	mov	r0, r3
 80056d0:	f7fe feb6 	bl	8004440 <LL_ADC_REG_IsTriggerSourceSWStart>
 80056d4:	4603      	mov	r3, r0
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d032      	beq.n	8005740 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	68db      	ldr	r3, [r3, #12]
 80056e0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d12b      	bne.n	8005740 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056ec:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056f8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d11f      	bne.n	8005740 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005704:	f043 0201 	orr.w	r2, r3, #1
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	65da      	str	r2, [r3, #92]	; 0x5c
 800570c:	e018      	b.n	8005740 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	68db      	ldr	r3, [r3, #12]
 8005714:	f003 0302 	and.w	r3, r3, #2
 8005718:	2b00      	cmp	r3, #0
 800571a:	d111      	bne.n	8005740 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005720:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800572c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005730:	2b00      	cmp	r3, #0
 8005732:	d105      	bne.n	8005740 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005738:	f043 0201 	orr.w	r2, r3, #1
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005740:	68f8      	ldr	r0, [r7, #12]
 8005742:	f7ff fa89 	bl	8004c58 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8005746:	e00e      	b.n	8005766 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800574c:	f003 0310 	and.w	r3, r3, #16
 8005750:	2b00      	cmp	r3, #0
 8005752:	d003      	beq.n	800575c <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8005754:	68f8      	ldr	r0, [r7, #12]
 8005756:	f7ff fa93 	bl	8004c80 <HAL_ADC_ErrorCallback>
}
 800575a:	e004      	b.n	8005766 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005760:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005762:	6878      	ldr	r0, [r7, #4]
 8005764:	4798      	blx	r3
}
 8005766:	bf00      	nop
 8005768:	3710      	adds	r7, #16
 800576a:	46bd      	mov	sp, r7
 800576c:	bd80      	pop	{r7, pc}

0800576e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800576e:	b580      	push	{r7, lr}
 8005770:	b084      	sub	sp, #16
 8005772:	af00      	add	r7, sp, #0
 8005774:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800577a:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800577c:	68f8      	ldr	r0, [r7, #12]
 800577e:	f7ff fa75 	bl	8004c6c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005782:	bf00      	nop
 8005784:	3710      	adds	r7, #16
 8005786:	46bd      	mov	sp, r7
 8005788:	bd80      	pop	{r7, pc}

0800578a <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800578a:	b580      	push	{r7, lr}
 800578c:	b084      	sub	sp, #16
 800578e:	af00      	add	r7, sp, #0
 8005790:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005796:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800579c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80057a8:	f043 0204 	orr.w	r2, r3, #4
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80057b0:	68f8      	ldr	r0, [r7, #12]
 80057b2:	f7ff fa65 	bl	8004c80 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80057b6:	bf00      	nop
 80057b8:	3710      	adds	r7, #16
 80057ba:	46bd      	mov	sp, r7
 80057bc:	bd80      	pop	{r7, pc}

080057be <LL_ADC_StartCalibration>:
		uint32_t SingleDiff) {
 80057be:	b480      	push	{r7}
 80057c0:	b083      	sub	sp, #12
 80057c2:	af00      	add	r7, sp, #0
 80057c4:	6078      	str	r0, [r7, #4]
 80057c6:	6039      	str	r1, [r7, #0]
	MODIFY_REG(ADCx->CR, ADC_CR_ADCALDIF | ADC_CR_BITS_PROPERTY_RS,
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	689b      	ldr	r3, [r3, #8]
 80057cc:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80057d0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80057d4:	683a      	ldr	r2, [r7, #0]
 80057d6:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80057da:	4313      	orrs	r3, r2
 80057dc:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	609a      	str	r2, [r3, #8]
}
 80057e4:	bf00      	nop
 80057e6:	370c      	adds	r7, #12
 80057e8:	46bd      	mov	sp, r7
 80057ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ee:	4770      	bx	lr

080057f0 <LL_ADC_IsCalibrationOnGoing>:
__STATIC_INLINE uint32_t LL_ADC_IsCalibrationOnGoing(ADC_TypeDef *ADCx) {
 80057f0:	b480      	push	{r7}
 80057f2:	b083      	sub	sp, #12
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	6078      	str	r0, [r7, #4]
	return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	689b      	ldr	r3, [r3, #8]
 80057fc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005800:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005804:	d101      	bne.n	800580a <LL_ADC_IsCalibrationOnGoing+0x1a>
 8005806:	2301      	movs	r3, #1
 8005808:	e000      	b.n	800580c <LL_ADC_IsCalibrationOnGoing+0x1c>
 800580a:	2300      	movs	r3, #0
}
 800580c:	4618      	mov	r0, r3
 800580e:	370c      	adds	r7, #12
 8005810:	46bd      	mov	sp, r7
 8005812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005816:	4770      	bx	lr

08005818 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8005818:	b580      	push	{r7, lr}
 800581a:	b084      	sub	sp, #16
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
 8005820:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8005822:	2300      	movs	r3, #0
 8005824:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800582c:	2b01      	cmp	r3, #1
 800582e:	d101      	bne.n	8005834 <HAL_ADCEx_Calibration_Start+0x1c>
 8005830:	2302      	movs	r3, #2
 8005832:	e04d      	b.n	80058d0 <HAL_ADCEx_Calibration_Start+0xb8>
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2201      	movs	r2, #1
 8005838:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800583c:	6878      	ldr	r0, [r7, #4]
 800583e:	f7ff fecb 	bl	80055d8 <ADC_Disable>
 8005842:	4603      	mov	r3, r0
 8005844:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8005846:	7bfb      	ldrb	r3, [r7, #15]
 8005848:	2b00      	cmp	r3, #0
 800584a:	d136      	bne.n	80058ba <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005850:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8005854:	f023 0302 	bic.w	r3, r3, #2
 8005858:	f043 0202 	orr.w	r2, r3, #2
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	65da      	str	r2, [r3, #92]	; 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	6839      	ldr	r1, [r7, #0]
 8005866:	4618      	mov	r0, r3
 8005868:	f7ff ffa9 	bl	80057be <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800586c:	e014      	b.n	8005898 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800586e:	68bb      	ldr	r3, [r7, #8]
 8005870:	3301      	adds	r3, #1
 8005872:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8005874:	68bb      	ldr	r3, [r7, #8]
 8005876:	4a18      	ldr	r2, [pc, #96]	; (80058d8 <HAL_ADCEx_Calibration_Start+0xc0>)
 8005878:	4293      	cmp	r3, r2
 800587a:	d90d      	bls.n	8005898 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005880:	f023 0312 	bic.w	r3, r3, #18
 8005884:	f043 0210 	orr.w	r2, r3, #16
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	65da      	str	r2, [r3, #92]	; 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2200      	movs	r2, #0
 8005890:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8005894:	2301      	movs	r3, #1
 8005896:	e01b      	b.n	80058d0 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	4618      	mov	r0, r3
 800589e:	f7ff ffa7 	bl	80057f0 <LL_ADC_IsCalibrationOnGoing>
 80058a2:	4603      	mov	r3, r0
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d1e2      	bne.n	800586e <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80058ac:	f023 0303 	bic.w	r3, r3, #3
 80058b0:	f043 0201 	orr.w	r2, r3, #1
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	65da      	str	r2, [r3, #92]	; 0x5c
 80058b8:	e005      	b.n	80058c6 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80058be:	f043 0210 	orr.w	r2, r3, #16
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2200      	movs	r2, #0
 80058ca:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80058ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80058d0:	4618      	mov	r0, r3
 80058d2:	3710      	adds	r7, #16
 80058d4:	46bd      	mov	sp, r7
 80058d6:	bd80      	pop	{r7, pc}
 80058d8:	0004de01 	.word	0x0004de01

080058dc <__NVIC_SetPriorityGrouping>:
	__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup) {
 80058dc:	b480      	push	{r7}
 80058de:	b085      	sub	sp, #20
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
		uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t) 0x07UL); /* only values 0..7 are used          */
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	f003 0307 	and.w	r3, r3, #7
 80058ea:	60fb      	str	r3, [r7, #12]
		reg_value = SCB->AIRCR; /* read old register configuration    */
 80058ec:	4b0c      	ldr	r3, [pc, #48]	; (8005920 <__NVIC_SetPriorityGrouping+0x44>)
 80058ee:	68db      	ldr	r3, [r3, #12]
 80058f0:	60bb      	str	r3, [r7, #8]
		reg_value &= ~((uint32_t) (SCB_AIRCR_VECTKEY_Msk
 80058f2:	68ba      	ldr	r2, [r7, #8]
 80058f4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80058f8:	4013      	ands	r3, r2
 80058fa:	60bb      	str	r3, [r7, #8]
				| (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)); /* Insert write key and priority group */
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	021a      	lsls	r2, r3, #8
 8005900:	68bb      	ldr	r3, [r7, #8]
 8005902:	4313      	orrs	r3, r2
		reg_value = (reg_value | ((uint32_t) 0x5FAUL << SCB_AIRCR_VECTKEY_Pos)
 8005904:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005908:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800590c:	60bb      	str	r3, [r7, #8]
		SCB->AIRCR = reg_value;
 800590e:	4a04      	ldr	r2, [pc, #16]	; (8005920 <__NVIC_SetPriorityGrouping+0x44>)
 8005910:	68bb      	ldr	r3, [r7, #8]
 8005912:	60d3      	str	r3, [r2, #12]
	}
 8005914:	bf00      	nop
 8005916:	3714      	adds	r7, #20
 8005918:	46bd      	mov	sp, r7
 800591a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591e:	4770      	bx	lr
 8005920:	e000ed00 	.word	0xe000ed00

08005924 <__NVIC_GetPriorityGrouping>:
	__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void) {
 8005924:	b480      	push	{r7}
 8005926:	af00      	add	r7, sp, #0
		return ((uint32_t) ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk)
 8005928:	4b04      	ldr	r3, [pc, #16]	; (800593c <__NVIC_GetPriorityGrouping+0x18>)
 800592a:	68db      	ldr	r3, [r3, #12]
 800592c:	0a1b      	lsrs	r3, r3, #8
 800592e:	f003 0307 	and.w	r3, r3, #7
	}
 8005932:	4618      	mov	r0, r3
 8005934:	46bd      	mov	sp, r7
 8005936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593a:	4770      	bx	lr
 800593c:	e000ed00 	.word	0xe000ed00

08005940 <__NVIC_EnableIRQ>:
	__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) {
 8005940:	b480      	push	{r7}
 8005942:	b083      	sub	sp, #12
 8005944:	af00      	add	r7, sp, #0
 8005946:	4603      	mov	r3, r0
 8005948:	71fb      	strb	r3, [r7, #7]
		if ((int32_t) (IRQn) >= 0) {
 800594a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800594e:	2b00      	cmp	r3, #0
 8005950:	db0b      	blt.n	800596a <__NVIC_EnableIRQ+0x2a>
					<< (((uint32_t) IRQn) & 0x1FUL));
 8005952:	79fb      	ldrb	r3, [r7, #7]
 8005954:	f003 021f 	and.w	r2, r3, #31
			NVIC->ISER[(((uint32_t) IRQn) >> 5UL)] = (uint32_t) (1UL
 8005958:	4907      	ldr	r1, [pc, #28]	; (8005978 <__NVIC_EnableIRQ+0x38>)
 800595a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800595e:	095b      	lsrs	r3, r3, #5
 8005960:	2001      	movs	r0, #1
 8005962:	fa00 f202 	lsl.w	r2, r0, r2
 8005966:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	}
 800596a:	bf00      	nop
 800596c:	370c      	adds	r7, #12
 800596e:	46bd      	mov	sp, r7
 8005970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005974:	4770      	bx	lr
 8005976:	bf00      	nop
 8005978:	e000e100 	.word	0xe000e100

0800597c <__NVIC_SetPriority>:
	__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) {
 800597c:	b480      	push	{r7}
 800597e:	b083      	sub	sp, #12
 8005980:	af00      	add	r7, sp, #0
 8005982:	4603      	mov	r3, r0
 8005984:	6039      	str	r1, [r7, #0]
 8005986:	71fb      	strb	r3, [r7, #7]
		if ((int32_t) (IRQn) >= 0) {
 8005988:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800598c:	2b00      	cmp	r3, #0
 800598e:	db0a      	blt.n	80059a6 <__NVIC_SetPriority+0x2a>
			NVIC->IP[((uint32_t) IRQn)] = (uint8_t) ((priority
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	b2da      	uxtb	r2, r3
 8005994:	490c      	ldr	r1, [pc, #48]	; (80059c8 <__NVIC_SetPriority+0x4c>)
 8005996:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800599a:	0112      	lsls	r2, r2, #4
 800599c:	b2d2      	uxtb	r2, r2
 800599e:	440b      	add	r3, r1
 80059a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
	}
 80059a4:	e00a      	b.n	80059bc <__NVIC_SetPriority+0x40>
			SCB->SHP[(((uint32_t) IRQn) & 0xFUL) - 4UL] = (uint8_t) ((priority
 80059a6:	683b      	ldr	r3, [r7, #0]
 80059a8:	b2da      	uxtb	r2, r3
 80059aa:	4908      	ldr	r1, [pc, #32]	; (80059cc <__NVIC_SetPriority+0x50>)
 80059ac:	79fb      	ldrb	r3, [r7, #7]
 80059ae:	f003 030f 	and.w	r3, r3, #15
 80059b2:	3b04      	subs	r3, #4
 80059b4:	0112      	lsls	r2, r2, #4
 80059b6:	b2d2      	uxtb	r2, r2
 80059b8:	440b      	add	r3, r1
 80059ba:	761a      	strb	r2, [r3, #24]
	}
 80059bc:	bf00      	nop
 80059be:	370c      	adds	r7, #12
 80059c0:	46bd      	mov	sp, r7
 80059c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c6:	4770      	bx	lr
 80059c8:	e000e100 	.word	0xe000e100
 80059cc:	e000ed00 	.word	0xe000ed00

080059d0 <NVIC_EncodePriority>:
			uint32_t PreemptPriority, uint32_t SubPriority) {
 80059d0:	b480      	push	{r7}
 80059d2:	b089      	sub	sp, #36	; 0x24
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	60f8      	str	r0, [r7, #12]
 80059d8:	60b9      	str	r1, [r7, #8]
 80059da:	607a      	str	r2, [r7, #4]
		uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t) 0x07UL); /* only values 0..7 are used          */
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	f003 0307 	and.w	r3, r3, #7
 80059e2:	61fb      	str	r3, [r7, #28]
				((7UL - PriorityGroupTmp) > (uint32_t) (__NVIC_PRIO_BITS)) ?
 80059e4:	69fb      	ldr	r3, [r7, #28]
 80059e6:	f1c3 0307 	rsb	r3, r3, #7
		PreemptPriorityBits =
 80059ea:	2b04      	cmp	r3, #4
 80059ec:	bf28      	it	cs
 80059ee:	2304      	movcs	r3, #4
 80059f0:	61bb      	str	r3, [r7, #24]
				((PriorityGroupTmp + (uint32_t) (__NVIC_PRIO_BITS))
 80059f2:	69fb      	ldr	r3, [r7, #28]
 80059f4:	3304      	adds	r3, #4
						(uint32_t) 0UL :
 80059f6:	2b06      	cmp	r3, #6
 80059f8:	d902      	bls.n	8005a00 <NVIC_EncodePriority+0x30>
 80059fa:	69fb      	ldr	r3, [r7, #28]
 80059fc:	3b03      	subs	r3, #3
 80059fe:	e000      	b.n	8005a02 <NVIC_EncodePriority+0x32>
 8005a00:	2300      	movs	r3, #0
		SubPriorityBits =
 8005a02:	617b      	str	r3, [r7, #20]
				& (uint32_t) ((1UL << (PreemptPriorityBits)) - 1UL))
 8005a04:	f04f 32ff 	mov.w	r2, #4294967295
 8005a08:	69bb      	ldr	r3, [r7, #24]
 8005a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8005a0e:	43da      	mvns	r2, r3
 8005a10:	68bb      	ldr	r3, [r7, #8]
 8005a12:	401a      	ands	r2, r3
				<< SubPriorityBits)
 8005a14:	697b      	ldr	r3, [r7, #20]
 8005a16:	409a      	lsls	r2, r3
				| ((SubPriority & (uint32_t) ((1UL << (SubPriorityBits)) - 1UL))));
 8005a18:	f04f 31ff 	mov.w	r1, #4294967295
 8005a1c:	697b      	ldr	r3, [r7, #20]
 8005a1e:	fa01 f303 	lsl.w	r3, r1, r3
 8005a22:	43d9      	mvns	r1, r3
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	400b      	ands	r3, r1
 8005a28:	4313      	orrs	r3, r2
	}
 8005a2a:	4618      	mov	r0, r3
 8005a2c:	3724      	adds	r7, #36	; 0x24
 8005a2e:	46bd      	mov	sp, r7
 8005a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a34:	4770      	bx	lr
	...

08005a38 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005a38:	b580      	push	{r7, lr}
 8005a3a:	b082      	sub	sp, #8
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	3b01      	subs	r3, #1
 8005a44:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005a48:	d301      	bcc.n	8005a4e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005a4a:	2301      	movs	r3, #1
 8005a4c:	e00f      	b.n	8005a6e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005a4e:	4a0a      	ldr	r2, [pc, #40]	; (8005a78 <SysTick_Config+0x40>)
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	3b01      	subs	r3, #1
 8005a54:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005a56:	210f      	movs	r1, #15
 8005a58:	f04f 30ff 	mov.w	r0, #4294967295
 8005a5c:	f7ff ff8e 	bl	800597c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005a60:	4b05      	ldr	r3, [pc, #20]	; (8005a78 <SysTick_Config+0x40>)
 8005a62:	2200      	movs	r2, #0
 8005a64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005a66:	4b04      	ldr	r3, [pc, #16]	; (8005a78 <SysTick_Config+0x40>)
 8005a68:	2207      	movs	r2, #7
 8005a6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005a6c:	2300      	movs	r3, #0
}
 8005a6e:	4618      	mov	r0, r3
 8005a70:	3708      	adds	r7, #8
 8005a72:	46bd      	mov	sp, r7
 8005a74:	bd80      	pop	{r7, pc}
 8005a76:	bf00      	nop
 8005a78:	e000e010 	.word	0xe000e010

08005a7c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005a7c:	b580      	push	{r7, lr}
 8005a7e:	b082      	sub	sp, #8
 8005a80:	af00      	add	r7, sp, #0
 8005a82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005a84:	6878      	ldr	r0, [r7, #4]
 8005a86:	f7ff ff29 	bl	80058dc <__NVIC_SetPriorityGrouping>
}
 8005a8a:	bf00      	nop
 8005a8c:	3708      	adds	r7, #8
 8005a8e:	46bd      	mov	sp, r7
 8005a90:	bd80      	pop	{r7, pc}

08005a92 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005a92:	b580      	push	{r7, lr}
 8005a94:	b086      	sub	sp, #24
 8005a96:	af00      	add	r7, sp, #0
 8005a98:	4603      	mov	r3, r0
 8005a9a:	60b9      	str	r1, [r7, #8]
 8005a9c:	607a      	str	r2, [r7, #4]
 8005a9e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005aa0:	f7ff ff40 	bl	8005924 <__NVIC_GetPriorityGrouping>
 8005aa4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005aa6:	687a      	ldr	r2, [r7, #4]
 8005aa8:	68b9      	ldr	r1, [r7, #8]
 8005aaa:	6978      	ldr	r0, [r7, #20]
 8005aac:	f7ff ff90 	bl	80059d0 <NVIC_EncodePriority>
 8005ab0:	4602      	mov	r2, r0
 8005ab2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005ab6:	4611      	mov	r1, r2
 8005ab8:	4618      	mov	r0, r3
 8005aba:	f7ff ff5f 	bl	800597c <__NVIC_SetPriority>
}
 8005abe:	bf00      	nop
 8005ac0:	3718      	adds	r7, #24
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	bd80      	pop	{r7, pc}

08005ac6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005ac6:	b580      	push	{r7, lr}
 8005ac8:	b082      	sub	sp, #8
 8005aca:	af00      	add	r7, sp, #0
 8005acc:	4603      	mov	r3, r0
 8005ace:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005ad0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ad4:	4618      	mov	r0, r3
 8005ad6:	f7ff ff33 	bl	8005940 <__NVIC_EnableIRQ>
}
 8005ada:	bf00      	nop
 8005adc:	3708      	adds	r7, #8
 8005ade:	46bd      	mov	sp, r7
 8005ae0:	bd80      	pop	{r7, pc}

08005ae2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005ae2:	b580      	push	{r7, lr}
 8005ae4:	b082      	sub	sp, #8
 8005ae6:	af00      	add	r7, sp, #0
 8005ae8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005aea:	6878      	ldr	r0, [r7, #4]
 8005aec:	f7ff ffa4 	bl	8005a38 <SysTick_Config>
 8005af0:	4603      	mov	r3, r0
}
 8005af2:	4618      	mov	r0, r3
 8005af4:	3708      	adds	r7, #8
 8005af6:	46bd      	mov	sp, r7
 8005af8:	bd80      	pop	{r7, pc}
	...

08005afc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b084      	sub	sp, #16
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d101      	bne.n	8005b0e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005b0a:	2301      	movs	r3, #1
 8005b0c:	e08d      	b.n	8005c2a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	461a      	mov	r2, r3
 8005b14:	4b47      	ldr	r3, [pc, #284]	; (8005c34 <HAL_DMA_Init+0x138>)
 8005b16:	429a      	cmp	r2, r3
 8005b18:	d80f      	bhi.n	8005b3a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	461a      	mov	r2, r3
 8005b20:	4b45      	ldr	r3, [pc, #276]	; (8005c38 <HAL_DMA_Init+0x13c>)
 8005b22:	4413      	add	r3, r2
 8005b24:	4a45      	ldr	r2, [pc, #276]	; (8005c3c <HAL_DMA_Init+0x140>)
 8005b26:	fba2 2303 	umull	r2, r3, r2, r3
 8005b2a:	091b      	lsrs	r3, r3, #4
 8005b2c:	009a      	lsls	r2, r3, #2
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	4a42      	ldr	r2, [pc, #264]	; (8005c40 <HAL_DMA_Init+0x144>)
 8005b36:	641a      	str	r2, [r3, #64]	; 0x40
 8005b38:	e00e      	b.n	8005b58 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	461a      	mov	r2, r3
 8005b40:	4b40      	ldr	r3, [pc, #256]	; (8005c44 <HAL_DMA_Init+0x148>)
 8005b42:	4413      	add	r3, r2
 8005b44:	4a3d      	ldr	r2, [pc, #244]	; (8005c3c <HAL_DMA_Init+0x140>)
 8005b46:	fba2 2303 	umull	r2, r3, r2, r3
 8005b4a:	091b      	lsrs	r3, r3, #4
 8005b4c:	009a      	lsls	r2, r3, #2
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	4a3c      	ldr	r2, [pc, #240]	; (8005c48 <HAL_DMA_Init+0x14c>)
 8005b56:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2202      	movs	r2, #2
 8005b5c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8005b6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b72:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8005b7c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	691b      	ldr	r3, [r3, #16]
 8005b82:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005b88:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	699b      	ldr	r3, [r3, #24]
 8005b8e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005b94:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	6a1b      	ldr	r3, [r3, #32]
 8005b9a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005b9c:	68fa      	ldr	r2, [r7, #12]
 8005b9e:	4313      	orrs	r3, r2
 8005ba0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	68fa      	ldr	r2, [r7, #12]
 8005ba8:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005baa:	6878      	ldr	r0, [r7, #4]
 8005bac:	f000 f9b6 	bl	8005f1c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	689b      	ldr	r3, [r3, #8]
 8005bb4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005bb8:	d102      	bne.n	8005bc0 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	2200      	movs	r2, #0
 8005bbe:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	685a      	ldr	r2, [r3, #4]
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005bc8:	b2d2      	uxtb	r2, r2
 8005bca:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005bd0:	687a      	ldr	r2, [r7, #4]
 8005bd2:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8005bd4:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	685b      	ldr	r3, [r3, #4]
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d010      	beq.n	8005c00 <HAL_DMA_Init+0x104>
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	685b      	ldr	r3, [r3, #4]
 8005be2:	2b04      	cmp	r3, #4
 8005be4:	d80c      	bhi.n	8005c00 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8005be6:	6878      	ldr	r0, [r7, #4]
 8005be8:	f000 f9d6 	bl	8005f98 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005bf8:	687a      	ldr	r2, [r7, #4]
 8005bfa:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8005bfc:	605a      	str	r2, [r3, #4]
 8005bfe:	e008      	b.n	8005c12 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2200      	movs	r2, #0
 8005c04:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	2200      	movs	r2, #0
 8005c0a:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2200      	movs	r2, #0
 8005c10:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	2200      	movs	r2, #0
 8005c16:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2201      	movs	r2, #1
 8005c1c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2200      	movs	r2, #0
 8005c24:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8005c28:	2300      	movs	r3, #0
}
 8005c2a:	4618      	mov	r0, r3
 8005c2c:	3710      	adds	r7, #16
 8005c2e:	46bd      	mov	sp, r7
 8005c30:	bd80      	pop	{r7, pc}
 8005c32:	bf00      	nop
 8005c34:	40020407 	.word	0x40020407
 8005c38:	bffdfff8 	.word	0xbffdfff8
 8005c3c:	cccccccd 	.word	0xcccccccd
 8005c40:	40020000 	.word	0x40020000
 8005c44:	bffdfbf8 	.word	0xbffdfbf8
 8005c48:	40020400 	.word	0x40020400

08005c4c <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8005c4c:	b580      	push	{r7, lr}
 8005c4e:	b086      	sub	sp, #24
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	60f8      	str	r0, [r7, #12]
 8005c54:	60b9      	str	r1, [r7, #8]
 8005c56:	607a      	str	r2, [r7, #4]
 8005c58:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005c64:	2b01      	cmp	r3, #1
 8005c66:	d101      	bne.n	8005c6c <HAL_DMA_Start_IT+0x20>
 8005c68:	2302      	movs	r3, #2
 8005c6a:	e066      	b.n	8005d3a <HAL_DMA_Start_IT+0xee>
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	2201      	movs	r2, #1
 8005c70:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005c7a:	b2db      	uxtb	r3, r3
 8005c7c:	2b01      	cmp	r3, #1
 8005c7e:	d155      	bne.n	8005d2c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	2202      	movs	r2, #2
 8005c84:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	2200      	movs	r2, #0
 8005c8c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	681a      	ldr	r2, [r3, #0]
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	f022 0201 	bic.w	r2, r2, #1
 8005c9c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005c9e:	683b      	ldr	r3, [r7, #0]
 8005ca0:	687a      	ldr	r2, [r7, #4]
 8005ca2:	68b9      	ldr	r1, [r7, #8]
 8005ca4:	68f8      	ldr	r0, [r7, #12]
 8005ca6:	f000 f8fb 	bl	8005ea0 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d008      	beq.n	8005cc4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	681a      	ldr	r2, [r3, #0]
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	f042 020e 	orr.w	r2, r2, #14
 8005cc0:	601a      	str	r2, [r3, #0]
 8005cc2:	e00f      	b.n	8005ce4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	681a      	ldr	r2, [r3, #0]
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f022 0204 	bic.w	r2, r2, #4
 8005cd2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	681a      	ldr	r2, [r3, #0]
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f042 020a 	orr.w	r2, r2, #10
 8005ce2:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d007      	beq.n	8005d02 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005cf6:	681a      	ldr	r2, [r3, #0]
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005cfc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005d00:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d007      	beq.n	8005d1a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d0e:	681a      	ldr	r2, [r3, #0]
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d14:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005d18:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	681a      	ldr	r2, [r3, #0]
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	f042 0201 	orr.w	r2, r2, #1
 8005d28:	601a      	str	r2, [r3, #0]
 8005d2a:	e005      	b.n	8005d38 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	2200      	movs	r2, #0
 8005d30:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005d34:	2302      	movs	r3, #2
 8005d36:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8005d38:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d3a:	4618      	mov	r0, r3
 8005d3c:	3718      	adds	r7, #24
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	bd80      	pop	{r7, pc}

08005d42 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005d42:	b580      	push	{r7, lr}
 8005d44:	b084      	sub	sp, #16
 8005d46:	af00      	add	r7, sp, #0
 8005d48:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d5e:	f003 031f 	and.w	r3, r3, #31
 8005d62:	2204      	movs	r2, #4
 8005d64:	409a      	lsls	r2, r3
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	4013      	ands	r3, r2
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d026      	beq.n	8005dbc <HAL_DMA_IRQHandler+0x7a>
 8005d6e:	68bb      	ldr	r3, [r7, #8]
 8005d70:	f003 0304 	and.w	r3, r3, #4
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d021      	beq.n	8005dbc <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f003 0320 	and.w	r3, r3, #32
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d107      	bne.n	8005d96 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	681a      	ldr	r2, [r3, #0]
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f022 0204 	bic.w	r2, r2, #4
 8005d94:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d9a:	f003 021f 	and.w	r2, r3, #31
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005da2:	2104      	movs	r1, #4
 8005da4:	fa01 f202 	lsl.w	r2, r1, r2
 8005da8:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d071      	beq.n	8005e96 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005db6:	6878      	ldr	r0, [r7, #4]
 8005db8:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8005dba:	e06c      	b.n	8005e96 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005dc0:	f003 031f 	and.w	r3, r3, #31
 8005dc4:	2202      	movs	r2, #2
 8005dc6:	409a      	lsls	r2, r3
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	4013      	ands	r3, r2
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d02e      	beq.n	8005e2e <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8005dd0:	68bb      	ldr	r3, [r7, #8]
 8005dd2:	f003 0302 	and.w	r3, r3, #2
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d029      	beq.n	8005e2e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f003 0320 	and.w	r3, r3, #32
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d10b      	bne.n	8005e00 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	681a      	ldr	r2, [r3, #0]
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f022 020a 	bic.w	r2, r2, #10
 8005df6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2201      	movs	r2, #1
 8005dfc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e04:	f003 021f 	and.w	r2, r3, #31
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e0c:	2102      	movs	r1, #2
 8005e0e:	fa01 f202 	lsl.w	r2, r1, r2
 8005e12:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	2200      	movs	r2, #0
 8005e18:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d038      	beq.n	8005e96 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e28:	6878      	ldr	r0, [r7, #4]
 8005e2a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8005e2c:	e033      	b.n	8005e96 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e32:	f003 031f 	and.w	r3, r3, #31
 8005e36:	2208      	movs	r2, #8
 8005e38:	409a      	lsls	r2, r3
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	4013      	ands	r3, r2
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d02a      	beq.n	8005e98 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8005e42:	68bb      	ldr	r3, [r7, #8]
 8005e44:	f003 0308 	and.w	r3, r3, #8
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d025      	beq.n	8005e98 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	681a      	ldr	r2, [r3, #0]
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	f022 020e 	bic.w	r2, r2, #14
 8005e5a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e60:	f003 021f 	and.w	r2, r3, #31
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e68:	2101      	movs	r1, #1
 8005e6a:	fa01 f202 	lsl.w	r2, r1, r2
 8005e6e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2201      	movs	r2, #1
 8005e74:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2201      	movs	r2, #1
 8005e7a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	2200      	movs	r2, #0
 8005e82:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d004      	beq.n	8005e98 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e92:	6878      	ldr	r0, [r7, #4]
 8005e94:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005e96:	bf00      	nop
 8005e98:	bf00      	nop
}
 8005e9a:	3710      	adds	r7, #16
 8005e9c:	46bd      	mov	sp, r7
 8005e9e:	bd80      	pop	{r7, pc}

08005ea0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005ea0:	b480      	push	{r7}
 8005ea2:	b085      	sub	sp, #20
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	60f8      	str	r0, [r7, #12]
 8005ea8:	60b9      	str	r1, [r7, #8]
 8005eaa:	607a      	str	r2, [r7, #4]
 8005eac:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005eb2:	68fa      	ldr	r2, [r7, #12]
 8005eb4:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8005eb6:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d004      	beq.n	8005eca <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ec4:	68fa      	ldr	r2, [r7, #12]
 8005ec6:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8005ec8:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ece:	f003 021f 	and.w	r2, r3, #31
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ed6:	2101      	movs	r1, #1
 8005ed8:	fa01 f202 	lsl.w	r2, r1, r2
 8005edc:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	683a      	ldr	r2, [r7, #0]
 8005ee4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	689b      	ldr	r3, [r3, #8]
 8005eea:	2b10      	cmp	r3, #16
 8005eec:	d108      	bne.n	8005f00 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	687a      	ldr	r2, [r7, #4]
 8005ef4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	68ba      	ldr	r2, [r7, #8]
 8005efc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005efe:	e007      	b.n	8005f10 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	68ba      	ldr	r2, [r7, #8]
 8005f06:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	687a      	ldr	r2, [r7, #4]
 8005f0e:	60da      	str	r2, [r3, #12]
}
 8005f10:	bf00      	nop
 8005f12:	3714      	adds	r7, #20
 8005f14:	46bd      	mov	sp, r7
 8005f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f1a:	4770      	bx	lr

08005f1c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005f1c:	b480      	push	{r7}
 8005f1e:	b087      	sub	sp, #28
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	461a      	mov	r2, r3
 8005f2a:	4b16      	ldr	r3, [pc, #88]	; (8005f84 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8005f2c:	429a      	cmp	r2, r3
 8005f2e:	d802      	bhi.n	8005f36 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8005f30:	4b15      	ldr	r3, [pc, #84]	; (8005f88 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8005f32:	617b      	str	r3, [r7, #20]
 8005f34:	e001      	b.n	8005f3a <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8005f36:	4b15      	ldr	r3, [pc, #84]	; (8005f8c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8005f38:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8005f3a:	697b      	ldr	r3, [r7, #20]
 8005f3c:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	b2db      	uxtb	r3, r3
 8005f44:	3b08      	subs	r3, #8
 8005f46:	4a12      	ldr	r2, [pc, #72]	; (8005f90 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8005f48:	fba2 2303 	umull	r2, r3, r2, r3
 8005f4c:	091b      	lsrs	r3, r3, #4
 8005f4e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f54:	089b      	lsrs	r3, r3, #2
 8005f56:	009a      	lsls	r2, r3, #2
 8005f58:	693b      	ldr	r3, [r7, #16]
 8005f5a:	4413      	add	r3, r2
 8005f5c:	461a      	mov	r2, r3
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	4a0b      	ldr	r2, [pc, #44]	; (8005f94 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8005f66:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	f003 031f 	and.w	r3, r3, #31
 8005f6e:	2201      	movs	r2, #1
 8005f70:	409a      	lsls	r2, r3
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	651a      	str	r2, [r3, #80]	; 0x50
}
 8005f76:	bf00      	nop
 8005f78:	371c      	adds	r7, #28
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f80:	4770      	bx	lr
 8005f82:	bf00      	nop
 8005f84:	40020407 	.word	0x40020407
 8005f88:	40020800 	.word	0x40020800
 8005f8c:	40020820 	.word	0x40020820
 8005f90:	cccccccd 	.word	0xcccccccd
 8005f94:	40020880 	.word	0x40020880

08005f98 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005f98:	b480      	push	{r7}
 8005f9a:	b085      	sub	sp, #20
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	685b      	ldr	r3, [r3, #4]
 8005fa4:	b2db      	uxtb	r3, r3
 8005fa6:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005fa8:	68fa      	ldr	r2, [r7, #12]
 8005faa:	4b0b      	ldr	r3, [pc, #44]	; (8005fd8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8005fac:	4413      	add	r3, r2
 8005fae:	009b      	lsls	r3, r3, #2
 8005fb0:	461a      	mov	r2, r3
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	4a08      	ldr	r2, [pc, #32]	; (8005fdc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8005fba:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	3b01      	subs	r3, #1
 8005fc0:	f003 031f 	and.w	r3, r3, #31
 8005fc4:	2201      	movs	r2, #1
 8005fc6:	409a      	lsls	r2, r3
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8005fcc:	bf00      	nop
 8005fce:	3714      	adds	r7, #20
 8005fd0:	46bd      	mov	sp, r7
 8005fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd6:	4770      	bx	lr
 8005fd8:	1000823f 	.word	0x1000823f
 8005fdc:	40020940 	.word	0x40020940

08005fe0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005fe0:	b480      	push	{r7}
 8005fe2:	b087      	sub	sp, #28
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	6078      	str	r0, [r7, #4]
 8005fe8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005fea:	2300      	movs	r3, #0
 8005fec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005fee:	e15a      	b.n	80062a6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005ff0:	683b      	ldr	r3, [r7, #0]
 8005ff2:	681a      	ldr	r2, [r3, #0]
 8005ff4:	2101      	movs	r1, #1
 8005ff6:	697b      	ldr	r3, [r7, #20]
 8005ff8:	fa01 f303 	lsl.w	r3, r1, r3
 8005ffc:	4013      	ands	r3, r2
 8005ffe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	2b00      	cmp	r3, #0
 8006004:	f000 814c 	beq.w	80062a0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	685b      	ldr	r3, [r3, #4]
 800600c:	f003 0303 	and.w	r3, r3, #3
 8006010:	2b01      	cmp	r3, #1
 8006012:	d005      	beq.n	8006020 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006014:	683b      	ldr	r3, [r7, #0]
 8006016:	685b      	ldr	r3, [r3, #4]
 8006018:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800601c:	2b02      	cmp	r3, #2
 800601e:	d130      	bne.n	8006082 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	689b      	ldr	r3, [r3, #8]
 8006024:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006026:	697b      	ldr	r3, [r7, #20]
 8006028:	005b      	lsls	r3, r3, #1
 800602a:	2203      	movs	r2, #3
 800602c:	fa02 f303 	lsl.w	r3, r2, r3
 8006030:	43db      	mvns	r3, r3
 8006032:	693a      	ldr	r2, [r7, #16]
 8006034:	4013      	ands	r3, r2
 8006036:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006038:	683b      	ldr	r3, [r7, #0]
 800603a:	68da      	ldr	r2, [r3, #12]
 800603c:	697b      	ldr	r3, [r7, #20]
 800603e:	005b      	lsls	r3, r3, #1
 8006040:	fa02 f303 	lsl.w	r3, r2, r3
 8006044:	693a      	ldr	r2, [r7, #16]
 8006046:	4313      	orrs	r3, r2
 8006048:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	693a      	ldr	r2, [r7, #16]
 800604e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	685b      	ldr	r3, [r3, #4]
 8006054:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006056:	2201      	movs	r2, #1
 8006058:	697b      	ldr	r3, [r7, #20]
 800605a:	fa02 f303 	lsl.w	r3, r2, r3
 800605e:	43db      	mvns	r3, r3
 8006060:	693a      	ldr	r2, [r7, #16]
 8006062:	4013      	ands	r3, r2
 8006064:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006066:	683b      	ldr	r3, [r7, #0]
 8006068:	685b      	ldr	r3, [r3, #4]
 800606a:	091b      	lsrs	r3, r3, #4
 800606c:	f003 0201 	and.w	r2, r3, #1
 8006070:	697b      	ldr	r3, [r7, #20]
 8006072:	fa02 f303 	lsl.w	r3, r2, r3
 8006076:	693a      	ldr	r2, [r7, #16]
 8006078:	4313      	orrs	r3, r2
 800607a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	693a      	ldr	r2, [r7, #16]
 8006080:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006082:	683b      	ldr	r3, [r7, #0]
 8006084:	685b      	ldr	r3, [r3, #4]
 8006086:	f003 0303 	and.w	r3, r3, #3
 800608a:	2b03      	cmp	r3, #3
 800608c:	d017      	beq.n	80060be <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	68db      	ldr	r3, [r3, #12]
 8006092:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006094:	697b      	ldr	r3, [r7, #20]
 8006096:	005b      	lsls	r3, r3, #1
 8006098:	2203      	movs	r2, #3
 800609a:	fa02 f303 	lsl.w	r3, r2, r3
 800609e:	43db      	mvns	r3, r3
 80060a0:	693a      	ldr	r2, [r7, #16]
 80060a2:	4013      	ands	r3, r2
 80060a4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80060a6:	683b      	ldr	r3, [r7, #0]
 80060a8:	689a      	ldr	r2, [r3, #8]
 80060aa:	697b      	ldr	r3, [r7, #20]
 80060ac:	005b      	lsls	r3, r3, #1
 80060ae:	fa02 f303 	lsl.w	r3, r2, r3
 80060b2:	693a      	ldr	r2, [r7, #16]
 80060b4:	4313      	orrs	r3, r2
 80060b6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	693a      	ldr	r2, [r7, #16]
 80060bc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80060be:	683b      	ldr	r3, [r7, #0]
 80060c0:	685b      	ldr	r3, [r3, #4]
 80060c2:	f003 0303 	and.w	r3, r3, #3
 80060c6:	2b02      	cmp	r3, #2
 80060c8:	d123      	bne.n	8006112 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80060ca:	697b      	ldr	r3, [r7, #20]
 80060cc:	08da      	lsrs	r2, r3, #3
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	3208      	adds	r2, #8
 80060d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80060d6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80060d8:	697b      	ldr	r3, [r7, #20]
 80060da:	f003 0307 	and.w	r3, r3, #7
 80060de:	009b      	lsls	r3, r3, #2
 80060e0:	220f      	movs	r2, #15
 80060e2:	fa02 f303 	lsl.w	r3, r2, r3
 80060e6:	43db      	mvns	r3, r3
 80060e8:	693a      	ldr	r2, [r7, #16]
 80060ea:	4013      	ands	r3, r2
 80060ec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80060ee:	683b      	ldr	r3, [r7, #0]
 80060f0:	691a      	ldr	r2, [r3, #16]
 80060f2:	697b      	ldr	r3, [r7, #20]
 80060f4:	f003 0307 	and.w	r3, r3, #7
 80060f8:	009b      	lsls	r3, r3, #2
 80060fa:	fa02 f303 	lsl.w	r3, r2, r3
 80060fe:	693a      	ldr	r2, [r7, #16]
 8006100:	4313      	orrs	r3, r2
 8006102:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8006104:	697b      	ldr	r3, [r7, #20]
 8006106:	08da      	lsrs	r2, r3, #3
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	3208      	adds	r2, #8
 800610c:	6939      	ldr	r1, [r7, #16]
 800610e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006118:	697b      	ldr	r3, [r7, #20]
 800611a:	005b      	lsls	r3, r3, #1
 800611c:	2203      	movs	r2, #3
 800611e:	fa02 f303 	lsl.w	r3, r2, r3
 8006122:	43db      	mvns	r3, r3
 8006124:	693a      	ldr	r2, [r7, #16]
 8006126:	4013      	ands	r3, r2
 8006128:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800612a:	683b      	ldr	r3, [r7, #0]
 800612c:	685b      	ldr	r3, [r3, #4]
 800612e:	f003 0203 	and.w	r2, r3, #3
 8006132:	697b      	ldr	r3, [r7, #20]
 8006134:	005b      	lsls	r3, r3, #1
 8006136:	fa02 f303 	lsl.w	r3, r2, r3
 800613a:	693a      	ldr	r2, [r7, #16]
 800613c:	4313      	orrs	r3, r2
 800613e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	693a      	ldr	r2, [r7, #16]
 8006144:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006146:	683b      	ldr	r3, [r7, #0]
 8006148:	685b      	ldr	r3, [r3, #4]
 800614a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800614e:	2b00      	cmp	r3, #0
 8006150:	f000 80a6 	beq.w	80062a0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006154:	4b5b      	ldr	r3, [pc, #364]	; (80062c4 <HAL_GPIO_Init+0x2e4>)
 8006156:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006158:	4a5a      	ldr	r2, [pc, #360]	; (80062c4 <HAL_GPIO_Init+0x2e4>)
 800615a:	f043 0301 	orr.w	r3, r3, #1
 800615e:	6613      	str	r3, [r2, #96]	; 0x60
 8006160:	4b58      	ldr	r3, [pc, #352]	; (80062c4 <HAL_GPIO_Init+0x2e4>)
 8006162:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006164:	f003 0301 	and.w	r3, r3, #1
 8006168:	60bb      	str	r3, [r7, #8]
 800616a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800616c:	4a56      	ldr	r2, [pc, #344]	; (80062c8 <HAL_GPIO_Init+0x2e8>)
 800616e:	697b      	ldr	r3, [r7, #20]
 8006170:	089b      	lsrs	r3, r3, #2
 8006172:	3302      	adds	r3, #2
 8006174:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006178:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800617a:	697b      	ldr	r3, [r7, #20]
 800617c:	f003 0303 	and.w	r3, r3, #3
 8006180:	009b      	lsls	r3, r3, #2
 8006182:	220f      	movs	r2, #15
 8006184:	fa02 f303 	lsl.w	r3, r2, r3
 8006188:	43db      	mvns	r3, r3
 800618a:	693a      	ldr	r2, [r7, #16]
 800618c:	4013      	ands	r3, r2
 800618e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8006196:	d01f      	beq.n	80061d8 <HAL_GPIO_Init+0x1f8>
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	4a4c      	ldr	r2, [pc, #304]	; (80062cc <HAL_GPIO_Init+0x2ec>)
 800619c:	4293      	cmp	r3, r2
 800619e:	d019      	beq.n	80061d4 <HAL_GPIO_Init+0x1f4>
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	4a4b      	ldr	r2, [pc, #300]	; (80062d0 <HAL_GPIO_Init+0x2f0>)
 80061a4:	4293      	cmp	r3, r2
 80061a6:	d013      	beq.n	80061d0 <HAL_GPIO_Init+0x1f0>
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	4a4a      	ldr	r2, [pc, #296]	; (80062d4 <HAL_GPIO_Init+0x2f4>)
 80061ac:	4293      	cmp	r3, r2
 80061ae:	d00d      	beq.n	80061cc <HAL_GPIO_Init+0x1ec>
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	4a49      	ldr	r2, [pc, #292]	; (80062d8 <HAL_GPIO_Init+0x2f8>)
 80061b4:	4293      	cmp	r3, r2
 80061b6:	d007      	beq.n	80061c8 <HAL_GPIO_Init+0x1e8>
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	4a48      	ldr	r2, [pc, #288]	; (80062dc <HAL_GPIO_Init+0x2fc>)
 80061bc:	4293      	cmp	r3, r2
 80061be:	d101      	bne.n	80061c4 <HAL_GPIO_Init+0x1e4>
 80061c0:	2305      	movs	r3, #5
 80061c2:	e00a      	b.n	80061da <HAL_GPIO_Init+0x1fa>
 80061c4:	2306      	movs	r3, #6
 80061c6:	e008      	b.n	80061da <HAL_GPIO_Init+0x1fa>
 80061c8:	2304      	movs	r3, #4
 80061ca:	e006      	b.n	80061da <HAL_GPIO_Init+0x1fa>
 80061cc:	2303      	movs	r3, #3
 80061ce:	e004      	b.n	80061da <HAL_GPIO_Init+0x1fa>
 80061d0:	2302      	movs	r3, #2
 80061d2:	e002      	b.n	80061da <HAL_GPIO_Init+0x1fa>
 80061d4:	2301      	movs	r3, #1
 80061d6:	e000      	b.n	80061da <HAL_GPIO_Init+0x1fa>
 80061d8:	2300      	movs	r3, #0
 80061da:	697a      	ldr	r2, [r7, #20]
 80061dc:	f002 0203 	and.w	r2, r2, #3
 80061e0:	0092      	lsls	r2, r2, #2
 80061e2:	4093      	lsls	r3, r2
 80061e4:	693a      	ldr	r2, [r7, #16]
 80061e6:	4313      	orrs	r3, r2
 80061e8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80061ea:	4937      	ldr	r1, [pc, #220]	; (80062c8 <HAL_GPIO_Init+0x2e8>)
 80061ec:	697b      	ldr	r3, [r7, #20]
 80061ee:	089b      	lsrs	r3, r3, #2
 80061f0:	3302      	adds	r3, #2
 80061f2:	693a      	ldr	r2, [r7, #16]
 80061f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80061f8:	4b39      	ldr	r3, [pc, #228]	; (80062e0 <HAL_GPIO_Init+0x300>)
 80061fa:	689b      	ldr	r3, [r3, #8]
 80061fc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	43db      	mvns	r3, r3
 8006202:	693a      	ldr	r2, [r7, #16]
 8006204:	4013      	ands	r3, r2
 8006206:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006208:	683b      	ldr	r3, [r7, #0]
 800620a:	685b      	ldr	r3, [r3, #4]
 800620c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006210:	2b00      	cmp	r3, #0
 8006212:	d003      	beq.n	800621c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8006214:	693a      	ldr	r2, [r7, #16]
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	4313      	orrs	r3, r2
 800621a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800621c:	4a30      	ldr	r2, [pc, #192]	; (80062e0 <HAL_GPIO_Init+0x300>)
 800621e:	693b      	ldr	r3, [r7, #16]
 8006220:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8006222:	4b2f      	ldr	r3, [pc, #188]	; (80062e0 <HAL_GPIO_Init+0x300>)
 8006224:	68db      	ldr	r3, [r3, #12]
 8006226:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	43db      	mvns	r3, r3
 800622c:	693a      	ldr	r2, [r7, #16]
 800622e:	4013      	ands	r3, r2
 8006230:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006232:	683b      	ldr	r3, [r7, #0]
 8006234:	685b      	ldr	r3, [r3, #4]
 8006236:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800623a:	2b00      	cmp	r3, #0
 800623c:	d003      	beq.n	8006246 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800623e:	693a      	ldr	r2, [r7, #16]
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	4313      	orrs	r3, r2
 8006244:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006246:	4a26      	ldr	r2, [pc, #152]	; (80062e0 <HAL_GPIO_Init+0x300>)
 8006248:	693b      	ldr	r3, [r7, #16]
 800624a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800624c:	4b24      	ldr	r3, [pc, #144]	; (80062e0 <HAL_GPIO_Init+0x300>)
 800624e:	685b      	ldr	r3, [r3, #4]
 8006250:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	43db      	mvns	r3, r3
 8006256:	693a      	ldr	r2, [r7, #16]
 8006258:	4013      	ands	r3, r2
 800625a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800625c:	683b      	ldr	r3, [r7, #0]
 800625e:	685b      	ldr	r3, [r3, #4]
 8006260:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006264:	2b00      	cmp	r3, #0
 8006266:	d003      	beq.n	8006270 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8006268:	693a      	ldr	r2, [r7, #16]
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	4313      	orrs	r3, r2
 800626e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006270:	4a1b      	ldr	r2, [pc, #108]	; (80062e0 <HAL_GPIO_Init+0x300>)
 8006272:	693b      	ldr	r3, [r7, #16]
 8006274:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8006276:	4b1a      	ldr	r3, [pc, #104]	; (80062e0 <HAL_GPIO_Init+0x300>)
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	43db      	mvns	r3, r3
 8006280:	693a      	ldr	r2, [r7, #16]
 8006282:	4013      	ands	r3, r2
 8006284:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006286:	683b      	ldr	r3, [r7, #0]
 8006288:	685b      	ldr	r3, [r3, #4]
 800628a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800628e:	2b00      	cmp	r3, #0
 8006290:	d003      	beq.n	800629a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8006292:	693a      	ldr	r2, [r7, #16]
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	4313      	orrs	r3, r2
 8006298:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800629a:	4a11      	ldr	r2, [pc, #68]	; (80062e0 <HAL_GPIO_Init+0x300>)
 800629c:	693b      	ldr	r3, [r7, #16]
 800629e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80062a0:	697b      	ldr	r3, [r7, #20]
 80062a2:	3301      	adds	r3, #1
 80062a4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80062a6:	683b      	ldr	r3, [r7, #0]
 80062a8:	681a      	ldr	r2, [r3, #0]
 80062aa:	697b      	ldr	r3, [r7, #20]
 80062ac:	fa22 f303 	lsr.w	r3, r2, r3
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	f47f ae9d 	bne.w	8005ff0 <HAL_GPIO_Init+0x10>
  }
}
 80062b6:	bf00      	nop
 80062b8:	bf00      	nop
 80062ba:	371c      	adds	r7, #28
 80062bc:	46bd      	mov	sp, r7
 80062be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c2:	4770      	bx	lr
 80062c4:	40021000 	.word	0x40021000
 80062c8:	40010000 	.word	0x40010000
 80062cc:	48000400 	.word	0x48000400
 80062d0:	48000800 	.word	0x48000800
 80062d4:	48000c00 	.word	0x48000c00
 80062d8:	48001000 	.word	0x48001000
 80062dc:	48001400 	.word	0x48001400
 80062e0:	40010400 	.word	0x40010400

080062e4 <HAL_PWREx_ControlVoltageScaling>:
 * @note  When moving from Range 2 to Range 1, the API waits for VOSF flag to be
 *        cleared before returning the status. If the flag is not cleared within
 *        50 microseconds, HAL_TIMEOUT status is reported.
 * @retval HAL Status
 */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling) {
 80062e4:	b480      	push	{r7}
 80062e6:	b085      	sub	sp, #20
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
	uint32_t wait_loop_index;

	assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

	if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) {
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d141      	bne.n	8006376 <HAL_PWREx_ControlVoltageScaling+0x92>
		/* If current range is range 2 */
		if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2) {
 80062f2:	4b4b      	ldr	r3, [pc, #300]	; (8006420 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80062fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80062fe:	d131      	bne.n	8006364 <HAL_PWREx_ControlVoltageScaling+0x80>
			/* Make sure Range 1 Boost is enabled */
			CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006300:	4b47      	ldr	r3, [pc, #284]	; (8006420 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006302:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006306:	4a46      	ldr	r2, [pc, #280]	; (8006420 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006308:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800630c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

			/* Set Range 1 */
			MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006310:	4b43      	ldr	r3, [pc, #268]	; (8006420 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006318:	4a41      	ldr	r2, [pc, #260]	; (8006420 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800631a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800631e:	6013      	str	r3, [r2, #0]

			/* Wait until VOSF is cleared */
			wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock)
 8006320:	4b40      	ldr	r3, [pc, #256]	; (8006424 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	2232      	movs	r2, #50	; 0x32
 8006326:	fb02 f303 	mul.w	r3, r2, r3
					/ 1000000U) + 1U;
 800632a:	4a3f      	ldr	r2, [pc, #252]	; (8006428 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800632c:	fba2 2303 	umull	r2, r3, r2, r3
 8006330:	0c9b      	lsrs	r3, r3, #18
			wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock)
 8006332:	3301      	adds	r3, #1
 8006334:	60fb      	str	r3, [r7, #12]
			while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006336:	e002      	b.n	800633e <HAL_PWREx_ControlVoltageScaling+0x5a>
					&& (wait_loop_index != 0U)) {
				wait_loop_index--;
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	3b01      	subs	r3, #1
 800633c:	60fb      	str	r3, [r7, #12]
			while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800633e:	4b38      	ldr	r3, [pc, #224]	; (8006420 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006340:	695b      	ldr	r3, [r3, #20]
 8006342:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006346:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800634a:	d102      	bne.n	8006352 <HAL_PWREx_ControlVoltageScaling+0x6e>
					&& (wait_loop_index != 0U)) {
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	2b00      	cmp	r3, #0
 8006350:	d1f2      	bne.n	8006338 <HAL_PWREx_ControlVoltageScaling+0x54>
			}
			if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) {
 8006352:	4b33      	ldr	r3, [pc, #204]	; (8006420 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006354:	695b      	ldr	r3, [r3, #20]
 8006356:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800635a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800635e:	d158      	bne.n	8006412 <HAL_PWREx_ControlVoltageScaling+0x12e>
				return HAL_TIMEOUT;
 8006360:	2303      	movs	r3, #3
 8006362:	e057      	b.n	8006414 <HAL_PWREx_ControlVoltageScaling+0x130>
			}
		}
		/* If current range is range 1 normal or boost mode */
		else {
			/* Enable Range 1 Boost (no issue if bit already reset) */
			CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006364:	4b2e      	ldr	r3, [pc, #184]	; (8006420 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006366:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800636a:	4a2d      	ldr	r2, [pc, #180]	; (8006420 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800636c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006370:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8006374:	e04d      	b.n	8006412 <HAL_PWREx_ControlVoltageScaling+0x12e>
		}
	} else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1) {
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800637c:	d141      	bne.n	8006402 <HAL_PWREx_ControlVoltageScaling+0x11e>
		/* If current range is range 2 */
		if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2) {
 800637e:	4b28      	ldr	r3, [pc, #160]	; (8006420 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006386:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800638a:	d131      	bne.n	80063f0 <HAL_PWREx_ControlVoltageScaling+0x10c>
			/* Make sure Range 1 Boost is disabled */
			SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800638c:	4b24      	ldr	r3, [pc, #144]	; (8006420 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800638e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006392:	4a23      	ldr	r2, [pc, #140]	; (8006420 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006394:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006398:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

			/* Set Range 1 */
			MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800639c:	4b20      	ldr	r3, [pc, #128]	; (8006420 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80063a4:	4a1e      	ldr	r2, [pc, #120]	; (8006420 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80063a6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80063aa:	6013      	str	r3, [r2, #0]

			/* Wait until VOSF is cleared */
			wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock)
 80063ac:	4b1d      	ldr	r3, [pc, #116]	; (8006424 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	2232      	movs	r2, #50	; 0x32
 80063b2:	fb02 f303 	mul.w	r3, r2, r3
					/ 1000000U) + 1U;
 80063b6:	4a1c      	ldr	r2, [pc, #112]	; (8006428 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80063b8:	fba2 2303 	umull	r2, r3, r2, r3
 80063bc:	0c9b      	lsrs	r3, r3, #18
			wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock)
 80063be:	3301      	adds	r3, #1
 80063c0:	60fb      	str	r3, [r7, #12]
			while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80063c2:	e002      	b.n	80063ca <HAL_PWREx_ControlVoltageScaling+0xe6>
					&& (wait_loop_index != 0U)) {
				wait_loop_index--;
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	3b01      	subs	r3, #1
 80063c8:	60fb      	str	r3, [r7, #12]
			while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80063ca:	4b15      	ldr	r3, [pc, #84]	; (8006420 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80063cc:	695b      	ldr	r3, [r3, #20]
 80063ce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80063d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80063d6:	d102      	bne.n	80063de <HAL_PWREx_ControlVoltageScaling+0xfa>
					&& (wait_loop_index != 0U)) {
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d1f2      	bne.n	80063c4 <HAL_PWREx_ControlVoltageScaling+0xe0>
			}
			if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) {
 80063de:	4b10      	ldr	r3, [pc, #64]	; (8006420 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80063e0:	695b      	ldr	r3, [r3, #20]
 80063e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80063e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80063ea:	d112      	bne.n	8006412 <HAL_PWREx_ControlVoltageScaling+0x12e>
				return HAL_TIMEOUT;
 80063ec:	2303      	movs	r3, #3
 80063ee:	e011      	b.n	8006414 <HAL_PWREx_ControlVoltageScaling+0x130>
			}
		}
		/* If current range is range 1 normal or boost mode */
		else {
			/* Disable Range 1 Boost (no issue if bit already set) */
			SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80063f0:	4b0b      	ldr	r3, [pc, #44]	; (8006420 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80063f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80063f6:	4a0a      	ldr	r2, [pc, #40]	; (8006420 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80063f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80063fc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8006400:	e007      	b.n	8006412 <HAL_PWREx_ControlVoltageScaling+0x12e>
		}
	} else {
		/* Set Range 2 */
		MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006402:	4b07      	ldr	r3, [pc, #28]	; (8006420 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800640a:	4a05      	ldr	r2, [pc, #20]	; (8006420 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800640c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006410:	6013      	str	r3, [r2, #0]
		/* No need to wait for VOSF to be cleared for this transition */
		/* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
	}

	return HAL_OK;
 8006412:	2300      	movs	r3, #0
}
 8006414:	4618      	mov	r0, r3
 8006416:	3714      	adds	r7, #20
 8006418:	46bd      	mov	sp, r7
 800641a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641e:	4770      	bx	lr
 8006420:	40007000 	.word	0x40007000
 8006424:	20000010 	.word	0x20000010
 8006428:	431bde83 	.word	0x431bde83

0800642c <HAL_PWREx_DisableUCPDDeadBattery>:
 *       It is recommended to disable it in all cases, either to stop this pull-down
 *       or to hand over control to the UCPD (which should therefore be
 *       initialized before doing the disable).
 * @retval None
 */
void HAL_PWREx_DisableUCPDDeadBattery(void) {
 800642c:	b480      	push	{r7}
 800642e:	af00      	add	r7, sp, #0
	/* Write 1 to disable the USB Type-C dead battery pull-down behavior */
	SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8006430:	4b05      	ldr	r3, [pc, #20]	; (8006448 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8006432:	689b      	ldr	r3, [r3, #8]
 8006434:	4a04      	ldr	r2, [pc, #16]	; (8006448 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8006436:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800643a:	6093      	str	r3, [r2, #8]
}
 800643c:	bf00      	nop
 800643e:	46bd      	mov	sp, r7
 8006440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006444:	4770      	bx	lr
 8006446:	bf00      	nop
 8006448:	40007000 	.word	0x40007000

0800644c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800644c:	b580      	push	{r7, lr}
 800644e:	b088      	sub	sp, #32
 8006450:	af00      	add	r7, sp, #0
 8006452:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	2b00      	cmp	r3, #0
 8006458:	d101      	bne.n	800645e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800645a:	2301      	movs	r3, #1
 800645c:	e306      	b.n	8006a6c <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	f003 0301 	and.w	r3, r3, #1
 8006466:	2b00      	cmp	r3, #0
 8006468:	d075      	beq.n	8006556 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800646a:	4b97      	ldr	r3, [pc, #604]	; (80066c8 <HAL_RCC_OscConfig+0x27c>)
 800646c:	689b      	ldr	r3, [r3, #8]
 800646e:	f003 030c 	and.w	r3, r3, #12
 8006472:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006474:	4b94      	ldr	r3, [pc, #592]	; (80066c8 <HAL_RCC_OscConfig+0x27c>)
 8006476:	68db      	ldr	r3, [r3, #12]
 8006478:	f003 0303 	and.w	r3, r3, #3
 800647c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800647e:	69bb      	ldr	r3, [r7, #24]
 8006480:	2b0c      	cmp	r3, #12
 8006482:	d102      	bne.n	800648a <HAL_RCC_OscConfig+0x3e>
 8006484:	697b      	ldr	r3, [r7, #20]
 8006486:	2b03      	cmp	r3, #3
 8006488:	d002      	beq.n	8006490 <HAL_RCC_OscConfig+0x44>
 800648a:	69bb      	ldr	r3, [r7, #24]
 800648c:	2b08      	cmp	r3, #8
 800648e:	d10b      	bne.n	80064a8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006490:	4b8d      	ldr	r3, [pc, #564]	; (80066c8 <HAL_RCC_OscConfig+0x27c>)
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006498:	2b00      	cmp	r3, #0
 800649a:	d05b      	beq.n	8006554 <HAL_RCC_OscConfig+0x108>
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	685b      	ldr	r3, [r3, #4]
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d157      	bne.n	8006554 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80064a4:	2301      	movs	r3, #1
 80064a6:	e2e1      	b.n	8006a6c <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	685b      	ldr	r3, [r3, #4]
 80064ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80064b0:	d106      	bne.n	80064c0 <HAL_RCC_OscConfig+0x74>
 80064b2:	4b85      	ldr	r3, [pc, #532]	; (80066c8 <HAL_RCC_OscConfig+0x27c>)
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	4a84      	ldr	r2, [pc, #528]	; (80066c8 <HAL_RCC_OscConfig+0x27c>)
 80064b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80064bc:	6013      	str	r3, [r2, #0]
 80064be:	e01d      	b.n	80064fc <HAL_RCC_OscConfig+0xb0>
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	685b      	ldr	r3, [r3, #4]
 80064c4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80064c8:	d10c      	bne.n	80064e4 <HAL_RCC_OscConfig+0x98>
 80064ca:	4b7f      	ldr	r3, [pc, #508]	; (80066c8 <HAL_RCC_OscConfig+0x27c>)
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	4a7e      	ldr	r2, [pc, #504]	; (80066c8 <HAL_RCC_OscConfig+0x27c>)
 80064d0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80064d4:	6013      	str	r3, [r2, #0]
 80064d6:	4b7c      	ldr	r3, [pc, #496]	; (80066c8 <HAL_RCC_OscConfig+0x27c>)
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	4a7b      	ldr	r2, [pc, #492]	; (80066c8 <HAL_RCC_OscConfig+0x27c>)
 80064dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80064e0:	6013      	str	r3, [r2, #0]
 80064e2:	e00b      	b.n	80064fc <HAL_RCC_OscConfig+0xb0>
 80064e4:	4b78      	ldr	r3, [pc, #480]	; (80066c8 <HAL_RCC_OscConfig+0x27c>)
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	4a77      	ldr	r2, [pc, #476]	; (80066c8 <HAL_RCC_OscConfig+0x27c>)
 80064ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80064ee:	6013      	str	r3, [r2, #0]
 80064f0:	4b75      	ldr	r3, [pc, #468]	; (80066c8 <HAL_RCC_OscConfig+0x27c>)
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	4a74      	ldr	r2, [pc, #464]	; (80066c8 <HAL_RCC_OscConfig+0x27c>)
 80064f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80064fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	685b      	ldr	r3, [r3, #4]
 8006500:	2b00      	cmp	r3, #0
 8006502:	d013      	beq.n	800652c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006504:	f7fd fe9c 	bl	8004240 <HAL_GetTick>
 8006508:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800650a:	e008      	b.n	800651e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800650c:	f7fd fe98 	bl	8004240 <HAL_GetTick>
 8006510:	4602      	mov	r2, r0
 8006512:	693b      	ldr	r3, [r7, #16]
 8006514:	1ad3      	subs	r3, r2, r3
 8006516:	2b64      	cmp	r3, #100	; 0x64
 8006518:	d901      	bls.n	800651e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800651a:	2303      	movs	r3, #3
 800651c:	e2a6      	b.n	8006a6c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800651e:	4b6a      	ldr	r3, [pc, #424]	; (80066c8 <HAL_RCC_OscConfig+0x27c>)
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006526:	2b00      	cmp	r3, #0
 8006528:	d0f0      	beq.n	800650c <HAL_RCC_OscConfig+0xc0>
 800652a:	e014      	b.n	8006556 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800652c:	f7fd fe88 	bl	8004240 <HAL_GetTick>
 8006530:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006532:	e008      	b.n	8006546 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006534:	f7fd fe84 	bl	8004240 <HAL_GetTick>
 8006538:	4602      	mov	r2, r0
 800653a:	693b      	ldr	r3, [r7, #16]
 800653c:	1ad3      	subs	r3, r2, r3
 800653e:	2b64      	cmp	r3, #100	; 0x64
 8006540:	d901      	bls.n	8006546 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006542:	2303      	movs	r3, #3
 8006544:	e292      	b.n	8006a6c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006546:	4b60      	ldr	r3, [pc, #384]	; (80066c8 <HAL_RCC_OscConfig+0x27c>)
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800654e:	2b00      	cmp	r3, #0
 8006550:	d1f0      	bne.n	8006534 <HAL_RCC_OscConfig+0xe8>
 8006552:	e000      	b.n	8006556 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006554:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	f003 0302 	and.w	r3, r3, #2
 800655e:	2b00      	cmp	r3, #0
 8006560:	d075      	beq.n	800664e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006562:	4b59      	ldr	r3, [pc, #356]	; (80066c8 <HAL_RCC_OscConfig+0x27c>)
 8006564:	689b      	ldr	r3, [r3, #8]
 8006566:	f003 030c 	and.w	r3, r3, #12
 800656a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800656c:	4b56      	ldr	r3, [pc, #344]	; (80066c8 <HAL_RCC_OscConfig+0x27c>)
 800656e:	68db      	ldr	r3, [r3, #12]
 8006570:	f003 0303 	and.w	r3, r3, #3
 8006574:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8006576:	69bb      	ldr	r3, [r7, #24]
 8006578:	2b0c      	cmp	r3, #12
 800657a:	d102      	bne.n	8006582 <HAL_RCC_OscConfig+0x136>
 800657c:	697b      	ldr	r3, [r7, #20]
 800657e:	2b02      	cmp	r3, #2
 8006580:	d002      	beq.n	8006588 <HAL_RCC_OscConfig+0x13c>
 8006582:	69bb      	ldr	r3, [r7, #24]
 8006584:	2b04      	cmp	r3, #4
 8006586:	d11f      	bne.n	80065c8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006588:	4b4f      	ldr	r3, [pc, #316]	; (80066c8 <HAL_RCC_OscConfig+0x27c>)
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006590:	2b00      	cmp	r3, #0
 8006592:	d005      	beq.n	80065a0 <HAL_RCC_OscConfig+0x154>
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	68db      	ldr	r3, [r3, #12]
 8006598:	2b00      	cmp	r3, #0
 800659a:	d101      	bne.n	80065a0 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800659c:	2301      	movs	r3, #1
 800659e:	e265      	b.n	8006a6c <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80065a0:	4b49      	ldr	r3, [pc, #292]	; (80066c8 <HAL_RCC_OscConfig+0x27c>)
 80065a2:	685b      	ldr	r3, [r3, #4]
 80065a4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	691b      	ldr	r3, [r3, #16]
 80065ac:	061b      	lsls	r3, r3, #24
 80065ae:	4946      	ldr	r1, [pc, #280]	; (80066c8 <HAL_RCC_OscConfig+0x27c>)
 80065b0:	4313      	orrs	r3, r2
 80065b2:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80065b4:	4b45      	ldr	r3, [pc, #276]	; (80066cc <HAL_RCC_OscConfig+0x280>)
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	4618      	mov	r0, r3
 80065ba:	f7fd fdf5 	bl	80041a8 <HAL_InitTick>
 80065be:	4603      	mov	r3, r0
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d043      	beq.n	800664c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80065c4:	2301      	movs	r3, #1
 80065c6:	e251      	b.n	8006a6c <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	68db      	ldr	r3, [r3, #12]
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d023      	beq.n	8006618 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80065d0:	4b3d      	ldr	r3, [pc, #244]	; (80066c8 <HAL_RCC_OscConfig+0x27c>)
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	4a3c      	ldr	r2, [pc, #240]	; (80066c8 <HAL_RCC_OscConfig+0x27c>)
 80065d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80065da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065dc:	f7fd fe30 	bl	8004240 <HAL_GetTick>
 80065e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80065e2:	e008      	b.n	80065f6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80065e4:	f7fd fe2c 	bl	8004240 <HAL_GetTick>
 80065e8:	4602      	mov	r2, r0
 80065ea:	693b      	ldr	r3, [r7, #16]
 80065ec:	1ad3      	subs	r3, r2, r3
 80065ee:	2b02      	cmp	r3, #2
 80065f0:	d901      	bls.n	80065f6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80065f2:	2303      	movs	r3, #3
 80065f4:	e23a      	b.n	8006a6c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80065f6:	4b34      	ldr	r3, [pc, #208]	; (80066c8 <HAL_RCC_OscConfig+0x27c>)
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d0f0      	beq.n	80065e4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006602:	4b31      	ldr	r3, [pc, #196]	; (80066c8 <HAL_RCC_OscConfig+0x27c>)
 8006604:	685b      	ldr	r3, [r3, #4]
 8006606:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	691b      	ldr	r3, [r3, #16]
 800660e:	061b      	lsls	r3, r3, #24
 8006610:	492d      	ldr	r1, [pc, #180]	; (80066c8 <HAL_RCC_OscConfig+0x27c>)
 8006612:	4313      	orrs	r3, r2
 8006614:	604b      	str	r3, [r1, #4]
 8006616:	e01a      	b.n	800664e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006618:	4b2b      	ldr	r3, [pc, #172]	; (80066c8 <HAL_RCC_OscConfig+0x27c>)
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	4a2a      	ldr	r2, [pc, #168]	; (80066c8 <HAL_RCC_OscConfig+0x27c>)
 800661e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006622:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006624:	f7fd fe0c 	bl	8004240 <HAL_GetTick>
 8006628:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800662a:	e008      	b.n	800663e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800662c:	f7fd fe08 	bl	8004240 <HAL_GetTick>
 8006630:	4602      	mov	r2, r0
 8006632:	693b      	ldr	r3, [r7, #16]
 8006634:	1ad3      	subs	r3, r2, r3
 8006636:	2b02      	cmp	r3, #2
 8006638:	d901      	bls.n	800663e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800663a:	2303      	movs	r3, #3
 800663c:	e216      	b.n	8006a6c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800663e:	4b22      	ldr	r3, [pc, #136]	; (80066c8 <HAL_RCC_OscConfig+0x27c>)
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006646:	2b00      	cmp	r3, #0
 8006648:	d1f0      	bne.n	800662c <HAL_RCC_OscConfig+0x1e0>
 800664a:	e000      	b.n	800664e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800664c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	f003 0308 	and.w	r3, r3, #8
 8006656:	2b00      	cmp	r3, #0
 8006658:	d041      	beq.n	80066de <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	695b      	ldr	r3, [r3, #20]
 800665e:	2b00      	cmp	r3, #0
 8006660:	d01c      	beq.n	800669c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006662:	4b19      	ldr	r3, [pc, #100]	; (80066c8 <HAL_RCC_OscConfig+0x27c>)
 8006664:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006668:	4a17      	ldr	r2, [pc, #92]	; (80066c8 <HAL_RCC_OscConfig+0x27c>)
 800666a:	f043 0301 	orr.w	r3, r3, #1
 800666e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006672:	f7fd fde5 	bl	8004240 <HAL_GetTick>
 8006676:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006678:	e008      	b.n	800668c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800667a:	f7fd fde1 	bl	8004240 <HAL_GetTick>
 800667e:	4602      	mov	r2, r0
 8006680:	693b      	ldr	r3, [r7, #16]
 8006682:	1ad3      	subs	r3, r2, r3
 8006684:	2b02      	cmp	r3, #2
 8006686:	d901      	bls.n	800668c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006688:	2303      	movs	r3, #3
 800668a:	e1ef      	b.n	8006a6c <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800668c:	4b0e      	ldr	r3, [pc, #56]	; (80066c8 <HAL_RCC_OscConfig+0x27c>)
 800668e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006692:	f003 0302 	and.w	r3, r3, #2
 8006696:	2b00      	cmp	r3, #0
 8006698:	d0ef      	beq.n	800667a <HAL_RCC_OscConfig+0x22e>
 800669a:	e020      	b.n	80066de <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800669c:	4b0a      	ldr	r3, [pc, #40]	; (80066c8 <HAL_RCC_OscConfig+0x27c>)
 800669e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80066a2:	4a09      	ldr	r2, [pc, #36]	; (80066c8 <HAL_RCC_OscConfig+0x27c>)
 80066a4:	f023 0301 	bic.w	r3, r3, #1
 80066a8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066ac:	f7fd fdc8 	bl	8004240 <HAL_GetTick>
 80066b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80066b2:	e00d      	b.n	80066d0 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80066b4:	f7fd fdc4 	bl	8004240 <HAL_GetTick>
 80066b8:	4602      	mov	r2, r0
 80066ba:	693b      	ldr	r3, [r7, #16]
 80066bc:	1ad3      	subs	r3, r2, r3
 80066be:	2b02      	cmp	r3, #2
 80066c0:	d906      	bls.n	80066d0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80066c2:	2303      	movs	r3, #3
 80066c4:	e1d2      	b.n	8006a6c <HAL_RCC_OscConfig+0x620>
 80066c6:	bf00      	nop
 80066c8:	40021000 	.word	0x40021000
 80066cc:	20000014 	.word	0x20000014
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80066d0:	4b8c      	ldr	r3, [pc, #560]	; (8006904 <HAL_RCC_OscConfig+0x4b8>)
 80066d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80066d6:	f003 0302 	and.w	r3, r3, #2
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d1ea      	bne.n	80066b4 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	f003 0304 	and.w	r3, r3, #4
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	f000 80a6 	beq.w	8006838 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80066ec:	2300      	movs	r3, #0
 80066ee:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80066f0:	4b84      	ldr	r3, [pc, #528]	; (8006904 <HAL_RCC_OscConfig+0x4b8>)
 80066f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80066f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d101      	bne.n	8006700 <HAL_RCC_OscConfig+0x2b4>
 80066fc:	2301      	movs	r3, #1
 80066fe:	e000      	b.n	8006702 <HAL_RCC_OscConfig+0x2b6>
 8006700:	2300      	movs	r3, #0
 8006702:	2b00      	cmp	r3, #0
 8006704:	d00d      	beq.n	8006722 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006706:	4b7f      	ldr	r3, [pc, #508]	; (8006904 <HAL_RCC_OscConfig+0x4b8>)
 8006708:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800670a:	4a7e      	ldr	r2, [pc, #504]	; (8006904 <HAL_RCC_OscConfig+0x4b8>)
 800670c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006710:	6593      	str	r3, [r2, #88]	; 0x58
 8006712:	4b7c      	ldr	r3, [pc, #496]	; (8006904 <HAL_RCC_OscConfig+0x4b8>)
 8006714:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006716:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800671a:	60fb      	str	r3, [r7, #12]
 800671c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800671e:	2301      	movs	r3, #1
 8006720:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006722:	4b79      	ldr	r3, [pc, #484]	; (8006908 <HAL_RCC_OscConfig+0x4bc>)
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800672a:	2b00      	cmp	r3, #0
 800672c:	d118      	bne.n	8006760 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800672e:	4b76      	ldr	r3, [pc, #472]	; (8006908 <HAL_RCC_OscConfig+0x4bc>)
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	4a75      	ldr	r2, [pc, #468]	; (8006908 <HAL_RCC_OscConfig+0x4bc>)
 8006734:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006738:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800673a:	f7fd fd81 	bl	8004240 <HAL_GetTick>
 800673e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006740:	e008      	b.n	8006754 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006742:	f7fd fd7d 	bl	8004240 <HAL_GetTick>
 8006746:	4602      	mov	r2, r0
 8006748:	693b      	ldr	r3, [r7, #16]
 800674a:	1ad3      	subs	r3, r2, r3
 800674c:	2b02      	cmp	r3, #2
 800674e:	d901      	bls.n	8006754 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8006750:	2303      	movs	r3, #3
 8006752:	e18b      	b.n	8006a6c <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006754:	4b6c      	ldr	r3, [pc, #432]	; (8006908 <HAL_RCC_OscConfig+0x4bc>)
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800675c:	2b00      	cmp	r3, #0
 800675e:	d0f0      	beq.n	8006742 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	689b      	ldr	r3, [r3, #8]
 8006764:	2b01      	cmp	r3, #1
 8006766:	d108      	bne.n	800677a <HAL_RCC_OscConfig+0x32e>
 8006768:	4b66      	ldr	r3, [pc, #408]	; (8006904 <HAL_RCC_OscConfig+0x4b8>)
 800676a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800676e:	4a65      	ldr	r2, [pc, #404]	; (8006904 <HAL_RCC_OscConfig+0x4b8>)
 8006770:	f043 0301 	orr.w	r3, r3, #1
 8006774:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006778:	e024      	b.n	80067c4 <HAL_RCC_OscConfig+0x378>
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	689b      	ldr	r3, [r3, #8]
 800677e:	2b05      	cmp	r3, #5
 8006780:	d110      	bne.n	80067a4 <HAL_RCC_OscConfig+0x358>
 8006782:	4b60      	ldr	r3, [pc, #384]	; (8006904 <HAL_RCC_OscConfig+0x4b8>)
 8006784:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006788:	4a5e      	ldr	r2, [pc, #376]	; (8006904 <HAL_RCC_OscConfig+0x4b8>)
 800678a:	f043 0304 	orr.w	r3, r3, #4
 800678e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006792:	4b5c      	ldr	r3, [pc, #368]	; (8006904 <HAL_RCC_OscConfig+0x4b8>)
 8006794:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006798:	4a5a      	ldr	r2, [pc, #360]	; (8006904 <HAL_RCC_OscConfig+0x4b8>)
 800679a:	f043 0301 	orr.w	r3, r3, #1
 800679e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80067a2:	e00f      	b.n	80067c4 <HAL_RCC_OscConfig+0x378>
 80067a4:	4b57      	ldr	r3, [pc, #348]	; (8006904 <HAL_RCC_OscConfig+0x4b8>)
 80067a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067aa:	4a56      	ldr	r2, [pc, #344]	; (8006904 <HAL_RCC_OscConfig+0x4b8>)
 80067ac:	f023 0301 	bic.w	r3, r3, #1
 80067b0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80067b4:	4b53      	ldr	r3, [pc, #332]	; (8006904 <HAL_RCC_OscConfig+0x4b8>)
 80067b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067ba:	4a52      	ldr	r2, [pc, #328]	; (8006904 <HAL_RCC_OscConfig+0x4b8>)
 80067bc:	f023 0304 	bic.w	r3, r3, #4
 80067c0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	689b      	ldr	r3, [r3, #8]
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d016      	beq.n	80067fa <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80067cc:	f7fd fd38 	bl	8004240 <HAL_GetTick>
 80067d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80067d2:	e00a      	b.n	80067ea <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80067d4:	f7fd fd34 	bl	8004240 <HAL_GetTick>
 80067d8:	4602      	mov	r2, r0
 80067da:	693b      	ldr	r3, [r7, #16]
 80067dc:	1ad3      	subs	r3, r2, r3
 80067de:	f241 3288 	movw	r2, #5000	; 0x1388
 80067e2:	4293      	cmp	r3, r2
 80067e4:	d901      	bls.n	80067ea <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80067e6:	2303      	movs	r3, #3
 80067e8:	e140      	b.n	8006a6c <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80067ea:	4b46      	ldr	r3, [pc, #280]	; (8006904 <HAL_RCC_OscConfig+0x4b8>)
 80067ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067f0:	f003 0302 	and.w	r3, r3, #2
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d0ed      	beq.n	80067d4 <HAL_RCC_OscConfig+0x388>
 80067f8:	e015      	b.n	8006826 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80067fa:	f7fd fd21 	bl	8004240 <HAL_GetTick>
 80067fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006800:	e00a      	b.n	8006818 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006802:	f7fd fd1d 	bl	8004240 <HAL_GetTick>
 8006806:	4602      	mov	r2, r0
 8006808:	693b      	ldr	r3, [r7, #16]
 800680a:	1ad3      	subs	r3, r2, r3
 800680c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006810:	4293      	cmp	r3, r2
 8006812:	d901      	bls.n	8006818 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8006814:	2303      	movs	r3, #3
 8006816:	e129      	b.n	8006a6c <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006818:	4b3a      	ldr	r3, [pc, #232]	; (8006904 <HAL_RCC_OscConfig+0x4b8>)
 800681a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800681e:	f003 0302 	and.w	r3, r3, #2
 8006822:	2b00      	cmp	r3, #0
 8006824:	d1ed      	bne.n	8006802 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006826:	7ffb      	ldrb	r3, [r7, #31]
 8006828:	2b01      	cmp	r3, #1
 800682a:	d105      	bne.n	8006838 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800682c:	4b35      	ldr	r3, [pc, #212]	; (8006904 <HAL_RCC_OscConfig+0x4b8>)
 800682e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006830:	4a34      	ldr	r2, [pc, #208]	; (8006904 <HAL_RCC_OscConfig+0x4b8>)
 8006832:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006836:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	f003 0320 	and.w	r3, r3, #32
 8006840:	2b00      	cmp	r3, #0
 8006842:	d03c      	beq.n	80068be <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	699b      	ldr	r3, [r3, #24]
 8006848:	2b00      	cmp	r3, #0
 800684a:	d01c      	beq.n	8006886 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800684c:	4b2d      	ldr	r3, [pc, #180]	; (8006904 <HAL_RCC_OscConfig+0x4b8>)
 800684e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006852:	4a2c      	ldr	r2, [pc, #176]	; (8006904 <HAL_RCC_OscConfig+0x4b8>)
 8006854:	f043 0301 	orr.w	r3, r3, #1
 8006858:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800685c:	f7fd fcf0 	bl	8004240 <HAL_GetTick>
 8006860:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006862:	e008      	b.n	8006876 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006864:	f7fd fcec 	bl	8004240 <HAL_GetTick>
 8006868:	4602      	mov	r2, r0
 800686a:	693b      	ldr	r3, [r7, #16]
 800686c:	1ad3      	subs	r3, r2, r3
 800686e:	2b02      	cmp	r3, #2
 8006870:	d901      	bls.n	8006876 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8006872:	2303      	movs	r3, #3
 8006874:	e0fa      	b.n	8006a6c <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006876:	4b23      	ldr	r3, [pc, #140]	; (8006904 <HAL_RCC_OscConfig+0x4b8>)
 8006878:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800687c:	f003 0302 	and.w	r3, r3, #2
 8006880:	2b00      	cmp	r3, #0
 8006882:	d0ef      	beq.n	8006864 <HAL_RCC_OscConfig+0x418>
 8006884:	e01b      	b.n	80068be <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006886:	4b1f      	ldr	r3, [pc, #124]	; (8006904 <HAL_RCC_OscConfig+0x4b8>)
 8006888:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800688c:	4a1d      	ldr	r2, [pc, #116]	; (8006904 <HAL_RCC_OscConfig+0x4b8>)
 800688e:	f023 0301 	bic.w	r3, r3, #1
 8006892:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006896:	f7fd fcd3 	bl	8004240 <HAL_GetTick>
 800689a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800689c:	e008      	b.n	80068b0 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800689e:	f7fd fccf 	bl	8004240 <HAL_GetTick>
 80068a2:	4602      	mov	r2, r0
 80068a4:	693b      	ldr	r3, [r7, #16]
 80068a6:	1ad3      	subs	r3, r2, r3
 80068a8:	2b02      	cmp	r3, #2
 80068aa:	d901      	bls.n	80068b0 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80068ac:	2303      	movs	r3, #3
 80068ae:	e0dd      	b.n	8006a6c <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80068b0:	4b14      	ldr	r3, [pc, #80]	; (8006904 <HAL_RCC_OscConfig+0x4b8>)
 80068b2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80068b6:	f003 0302 	and.w	r3, r3, #2
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d1ef      	bne.n	800689e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	69db      	ldr	r3, [r3, #28]
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	f000 80d1 	beq.w	8006a6a <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80068c8:	4b0e      	ldr	r3, [pc, #56]	; (8006904 <HAL_RCC_OscConfig+0x4b8>)
 80068ca:	689b      	ldr	r3, [r3, #8]
 80068cc:	f003 030c 	and.w	r3, r3, #12
 80068d0:	2b0c      	cmp	r3, #12
 80068d2:	f000 808b 	beq.w	80069ec <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	69db      	ldr	r3, [r3, #28]
 80068da:	2b02      	cmp	r3, #2
 80068dc:	d15e      	bne.n	800699c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80068de:	4b09      	ldr	r3, [pc, #36]	; (8006904 <HAL_RCC_OscConfig+0x4b8>)
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	4a08      	ldr	r2, [pc, #32]	; (8006904 <HAL_RCC_OscConfig+0x4b8>)
 80068e4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80068e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068ea:	f7fd fca9 	bl	8004240 <HAL_GetTick>
 80068ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80068f0:	e00c      	b.n	800690c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80068f2:	f7fd fca5 	bl	8004240 <HAL_GetTick>
 80068f6:	4602      	mov	r2, r0
 80068f8:	693b      	ldr	r3, [r7, #16]
 80068fa:	1ad3      	subs	r3, r2, r3
 80068fc:	2b02      	cmp	r3, #2
 80068fe:	d905      	bls.n	800690c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8006900:	2303      	movs	r3, #3
 8006902:	e0b3      	b.n	8006a6c <HAL_RCC_OscConfig+0x620>
 8006904:	40021000 	.word	0x40021000
 8006908:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800690c:	4b59      	ldr	r3, [pc, #356]	; (8006a74 <HAL_RCC_OscConfig+0x628>)
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006914:	2b00      	cmp	r3, #0
 8006916:	d1ec      	bne.n	80068f2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006918:	4b56      	ldr	r3, [pc, #344]	; (8006a74 <HAL_RCC_OscConfig+0x628>)
 800691a:	68da      	ldr	r2, [r3, #12]
 800691c:	4b56      	ldr	r3, [pc, #344]	; (8006a78 <HAL_RCC_OscConfig+0x62c>)
 800691e:	4013      	ands	r3, r2
 8006920:	687a      	ldr	r2, [r7, #4]
 8006922:	6a11      	ldr	r1, [r2, #32]
 8006924:	687a      	ldr	r2, [r7, #4]
 8006926:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006928:	3a01      	subs	r2, #1
 800692a:	0112      	lsls	r2, r2, #4
 800692c:	4311      	orrs	r1, r2
 800692e:	687a      	ldr	r2, [r7, #4]
 8006930:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8006932:	0212      	lsls	r2, r2, #8
 8006934:	4311      	orrs	r1, r2
 8006936:	687a      	ldr	r2, [r7, #4]
 8006938:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800693a:	0852      	lsrs	r2, r2, #1
 800693c:	3a01      	subs	r2, #1
 800693e:	0552      	lsls	r2, r2, #21
 8006940:	4311      	orrs	r1, r2
 8006942:	687a      	ldr	r2, [r7, #4]
 8006944:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006946:	0852      	lsrs	r2, r2, #1
 8006948:	3a01      	subs	r2, #1
 800694a:	0652      	lsls	r2, r2, #25
 800694c:	4311      	orrs	r1, r2
 800694e:	687a      	ldr	r2, [r7, #4]
 8006950:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8006952:	06d2      	lsls	r2, r2, #27
 8006954:	430a      	orrs	r2, r1
 8006956:	4947      	ldr	r1, [pc, #284]	; (8006a74 <HAL_RCC_OscConfig+0x628>)
 8006958:	4313      	orrs	r3, r2
 800695a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800695c:	4b45      	ldr	r3, [pc, #276]	; (8006a74 <HAL_RCC_OscConfig+0x628>)
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	4a44      	ldr	r2, [pc, #272]	; (8006a74 <HAL_RCC_OscConfig+0x628>)
 8006962:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006966:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006968:	4b42      	ldr	r3, [pc, #264]	; (8006a74 <HAL_RCC_OscConfig+0x628>)
 800696a:	68db      	ldr	r3, [r3, #12]
 800696c:	4a41      	ldr	r2, [pc, #260]	; (8006a74 <HAL_RCC_OscConfig+0x628>)
 800696e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006972:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006974:	f7fd fc64 	bl	8004240 <HAL_GetTick>
 8006978:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800697a:	e008      	b.n	800698e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800697c:	f7fd fc60 	bl	8004240 <HAL_GetTick>
 8006980:	4602      	mov	r2, r0
 8006982:	693b      	ldr	r3, [r7, #16]
 8006984:	1ad3      	subs	r3, r2, r3
 8006986:	2b02      	cmp	r3, #2
 8006988:	d901      	bls.n	800698e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800698a:	2303      	movs	r3, #3
 800698c:	e06e      	b.n	8006a6c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800698e:	4b39      	ldr	r3, [pc, #228]	; (8006a74 <HAL_RCC_OscConfig+0x628>)
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006996:	2b00      	cmp	r3, #0
 8006998:	d0f0      	beq.n	800697c <HAL_RCC_OscConfig+0x530>
 800699a:	e066      	b.n	8006a6a <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800699c:	4b35      	ldr	r3, [pc, #212]	; (8006a74 <HAL_RCC_OscConfig+0x628>)
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	4a34      	ldr	r2, [pc, #208]	; (8006a74 <HAL_RCC_OscConfig+0x628>)
 80069a2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80069a6:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80069a8:	4b32      	ldr	r3, [pc, #200]	; (8006a74 <HAL_RCC_OscConfig+0x628>)
 80069aa:	68db      	ldr	r3, [r3, #12]
 80069ac:	4a31      	ldr	r2, [pc, #196]	; (8006a74 <HAL_RCC_OscConfig+0x628>)
 80069ae:	f023 0303 	bic.w	r3, r3, #3
 80069b2:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80069b4:	4b2f      	ldr	r3, [pc, #188]	; (8006a74 <HAL_RCC_OscConfig+0x628>)
 80069b6:	68db      	ldr	r3, [r3, #12]
 80069b8:	4a2e      	ldr	r2, [pc, #184]	; (8006a74 <HAL_RCC_OscConfig+0x628>)
 80069ba:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80069be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80069c2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069c4:	f7fd fc3c 	bl	8004240 <HAL_GetTick>
 80069c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80069ca:	e008      	b.n	80069de <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80069cc:	f7fd fc38 	bl	8004240 <HAL_GetTick>
 80069d0:	4602      	mov	r2, r0
 80069d2:	693b      	ldr	r3, [r7, #16]
 80069d4:	1ad3      	subs	r3, r2, r3
 80069d6:	2b02      	cmp	r3, #2
 80069d8:	d901      	bls.n	80069de <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 80069da:	2303      	movs	r3, #3
 80069dc:	e046      	b.n	8006a6c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80069de:	4b25      	ldr	r3, [pc, #148]	; (8006a74 <HAL_RCC_OscConfig+0x628>)
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d1f0      	bne.n	80069cc <HAL_RCC_OscConfig+0x580>
 80069ea:	e03e      	b.n	8006a6a <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	69db      	ldr	r3, [r3, #28]
 80069f0:	2b01      	cmp	r3, #1
 80069f2:	d101      	bne.n	80069f8 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 80069f4:	2301      	movs	r3, #1
 80069f6:	e039      	b.n	8006a6c <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80069f8:	4b1e      	ldr	r3, [pc, #120]	; (8006a74 <HAL_RCC_OscConfig+0x628>)
 80069fa:	68db      	ldr	r3, [r3, #12]
 80069fc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80069fe:	697b      	ldr	r3, [r7, #20]
 8006a00:	f003 0203 	and.w	r2, r3, #3
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	6a1b      	ldr	r3, [r3, #32]
 8006a08:	429a      	cmp	r2, r3
 8006a0a:	d12c      	bne.n	8006a66 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006a0c:	697b      	ldr	r3, [r7, #20]
 8006a0e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a16:	3b01      	subs	r3, #1
 8006a18:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006a1a:	429a      	cmp	r2, r3
 8006a1c:	d123      	bne.n	8006a66 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006a1e:	697b      	ldr	r3, [r7, #20]
 8006a20:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a28:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006a2a:	429a      	cmp	r2, r3
 8006a2c:	d11b      	bne.n	8006a66 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006a2e:	697b      	ldr	r3, [r7, #20]
 8006a30:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a38:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006a3a:	429a      	cmp	r2, r3
 8006a3c:	d113      	bne.n	8006a66 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006a3e:	697b      	ldr	r3, [r7, #20]
 8006a40:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a48:	085b      	lsrs	r3, r3, #1
 8006a4a:	3b01      	subs	r3, #1
 8006a4c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006a4e:	429a      	cmp	r2, r3
 8006a50:	d109      	bne.n	8006a66 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006a52:	697b      	ldr	r3, [r7, #20]
 8006a54:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a5c:	085b      	lsrs	r3, r3, #1
 8006a5e:	3b01      	subs	r3, #1
 8006a60:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006a62:	429a      	cmp	r2, r3
 8006a64:	d001      	beq.n	8006a6a <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 8006a66:	2301      	movs	r3, #1
 8006a68:	e000      	b.n	8006a6c <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 8006a6a:	2300      	movs	r3, #0
}
 8006a6c:	4618      	mov	r0, r3
 8006a6e:	3720      	adds	r7, #32
 8006a70:	46bd      	mov	sp, r7
 8006a72:	bd80      	pop	{r7, pc}
 8006a74:	40021000 	.word	0x40021000
 8006a78:	019f800c 	.word	0x019f800c

08006a7c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006a7c:	b580      	push	{r7, lr}
 8006a7e:	b086      	sub	sp, #24
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	6078      	str	r0, [r7, #4]
 8006a84:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8006a86:	2300      	movs	r3, #0
 8006a88:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d101      	bne.n	8006a94 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006a90:	2301      	movs	r3, #1
 8006a92:	e11e      	b.n	8006cd2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006a94:	4b91      	ldr	r3, [pc, #580]	; (8006cdc <HAL_RCC_ClockConfig+0x260>)
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	f003 030f 	and.w	r3, r3, #15
 8006a9c:	683a      	ldr	r2, [r7, #0]
 8006a9e:	429a      	cmp	r2, r3
 8006aa0:	d910      	bls.n	8006ac4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006aa2:	4b8e      	ldr	r3, [pc, #568]	; (8006cdc <HAL_RCC_ClockConfig+0x260>)
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	f023 020f 	bic.w	r2, r3, #15
 8006aaa:	498c      	ldr	r1, [pc, #560]	; (8006cdc <HAL_RCC_ClockConfig+0x260>)
 8006aac:	683b      	ldr	r3, [r7, #0]
 8006aae:	4313      	orrs	r3, r2
 8006ab0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006ab2:	4b8a      	ldr	r3, [pc, #552]	; (8006cdc <HAL_RCC_ClockConfig+0x260>)
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	f003 030f 	and.w	r3, r3, #15
 8006aba:	683a      	ldr	r2, [r7, #0]
 8006abc:	429a      	cmp	r2, r3
 8006abe:	d001      	beq.n	8006ac4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006ac0:	2301      	movs	r3, #1
 8006ac2:	e106      	b.n	8006cd2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	f003 0301 	and.w	r3, r3, #1
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d073      	beq.n	8006bb8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	685b      	ldr	r3, [r3, #4]
 8006ad4:	2b03      	cmp	r3, #3
 8006ad6:	d129      	bne.n	8006b2c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006ad8:	4b81      	ldr	r3, [pc, #516]	; (8006ce0 <HAL_RCC_ClockConfig+0x264>)
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d101      	bne.n	8006ae8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8006ae4:	2301      	movs	r3, #1
 8006ae6:	e0f4      	b.n	8006cd2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8006ae8:	f000 f966 	bl	8006db8 <RCC_GetSysClockFreqFromPLLSource>
 8006aec:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8006aee:	693b      	ldr	r3, [r7, #16]
 8006af0:	4a7c      	ldr	r2, [pc, #496]	; (8006ce4 <HAL_RCC_ClockConfig+0x268>)
 8006af2:	4293      	cmp	r3, r2
 8006af4:	d93f      	bls.n	8006b76 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006af6:	4b7a      	ldr	r3, [pc, #488]	; (8006ce0 <HAL_RCC_ClockConfig+0x264>)
 8006af8:	689b      	ldr	r3, [r3, #8]
 8006afa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d009      	beq.n	8006b16 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d033      	beq.n	8006b76 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d12f      	bne.n	8006b76 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006b16:	4b72      	ldr	r3, [pc, #456]	; (8006ce0 <HAL_RCC_ClockConfig+0x264>)
 8006b18:	689b      	ldr	r3, [r3, #8]
 8006b1a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006b1e:	4a70      	ldr	r2, [pc, #448]	; (8006ce0 <HAL_RCC_ClockConfig+0x264>)
 8006b20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006b24:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8006b26:	2380      	movs	r3, #128	; 0x80
 8006b28:	617b      	str	r3, [r7, #20]
 8006b2a:	e024      	b.n	8006b76 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	685b      	ldr	r3, [r3, #4]
 8006b30:	2b02      	cmp	r3, #2
 8006b32:	d107      	bne.n	8006b44 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006b34:	4b6a      	ldr	r3, [pc, #424]	; (8006ce0 <HAL_RCC_ClockConfig+0x264>)
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d109      	bne.n	8006b54 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006b40:	2301      	movs	r3, #1
 8006b42:	e0c6      	b.n	8006cd2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006b44:	4b66      	ldr	r3, [pc, #408]	; (8006ce0 <HAL_RCC_ClockConfig+0x264>)
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d101      	bne.n	8006b54 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006b50:	2301      	movs	r3, #1
 8006b52:	e0be      	b.n	8006cd2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8006b54:	f000 f8ce 	bl	8006cf4 <HAL_RCC_GetSysClockFreq>
 8006b58:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8006b5a:	693b      	ldr	r3, [r7, #16]
 8006b5c:	4a61      	ldr	r2, [pc, #388]	; (8006ce4 <HAL_RCC_ClockConfig+0x268>)
 8006b5e:	4293      	cmp	r3, r2
 8006b60:	d909      	bls.n	8006b76 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006b62:	4b5f      	ldr	r3, [pc, #380]	; (8006ce0 <HAL_RCC_ClockConfig+0x264>)
 8006b64:	689b      	ldr	r3, [r3, #8]
 8006b66:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006b6a:	4a5d      	ldr	r2, [pc, #372]	; (8006ce0 <HAL_RCC_ClockConfig+0x264>)
 8006b6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006b70:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8006b72:	2380      	movs	r3, #128	; 0x80
 8006b74:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006b76:	4b5a      	ldr	r3, [pc, #360]	; (8006ce0 <HAL_RCC_ClockConfig+0x264>)
 8006b78:	689b      	ldr	r3, [r3, #8]
 8006b7a:	f023 0203 	bic.w	r2, r3, #3
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	685b      	ldr	r3, [r3, #4]
 8006b82:	4957      	ldr	r1, [pc, #348]	; (8006ce0 <HAL_RCC_ClockConfig+0x264>)
 8006b84:	4313      	orrs	r3, r2
 8006b86:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006b88:	f7fd fb5a 	bl	8004240 <HAL_GetTick>
 8006b8c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b8e:	e00a      	b.n	8006ba6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006b90:	f7fd fb56 	bl	8004240 <HAL_GetTick>
 8006b94:	4602      	mov	r2, r0
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	1ad3      	subs	r3, r2, r3
 8006b9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b9e:	4293      	cmp	r3, r2
 8006ba0:	d901      	bls.n	8006ba6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8006ba2:	2303      	movs	r3, #3
 8006ba4:	e095      	b.n	8006cd2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006ba6:	4b4e      	ldr	r3, [pc, #312]	; (8006ce0 <HAL_RCC_ClockConfig+0x264>)
 8006ba8:	689b      	ldr	r3, [r3, #8]
 8006baa:	f003 020c 	and.w	r2, r3, #12
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	685b      	ldr	r3, [r3, #4]
 8006bb2:	009b      	lsls	r3, r3, #2
 8006bb4:	429a      	cmp	r2, r3
 8006bb6:	d1eb      	bne.n	8006b90 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	f003 0302 	and.w	r3, r3, #2
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d023      	beq.n	8006c0c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	f003 0304 	and.w	r3, r3, #4
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d005      	beq.n	8006bdc <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006bd0:	4b43      	ldr	r3, [pc, #268]	; (8006ce0 <HAL_RCC_ClockConfig+0x264>)
 8006bd2:	689b      	ldr	r3, [r3, #8]
 8006bd4:	4a42      	ldr	r2, [pc, #264]	; (8006ce0 <HAL_RCC_ClockConfig+0x264>)
 8006bd6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8006bda:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	f003 0308 	and.w	r3, r3, #8
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d007      	beq.n	8006bf8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8006be8:	4b3d      	ldr	r3, [pc, #244]	; (8006ce0 <HAL_RCC_ClockConfig+0x264>)
 8006bea:	689b      	ldr	r3, [r3, #8]
 8006bec:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8006bf0:	4a3b      	ldr	r2, [pc, #236]	; (8006ce0 <HAL_RCC_ClockConfig+0x264>)
 8006bf2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8006bf6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006bf8:	4b39      	ldr	r3, [pc, #228]	; (8006ce0 <HAL_RCC_ClockConfig+0x264>)
 8006bfa:	689b      	ldr	r3, [r3, #8]
 8006bfc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	689b      	ldr	r3, [r3, #8]
 8006c04:	4936      	ldr	r1, [pc, #216]	; (8006ce0 <HAL_RCC_ClockConfig+0x264>)
 8006c06:	4313      	orrs	r3, r2
 8006c08:	608b      	str	r3, [r1, #8]
 8006c0a:	e008      	b.n	8006c1e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8006c0c:	697b      	ldr	r3, [r7, #20]
 8006c0e:	2b80      	cmp	r3, #128	; 0x80
 8006c10:	d105      	bne.n	8006c1e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8006c12:	4b33      	ldr	r3, [pc, #204]	; (8006ce0 <HAL_RCC_ClockConfig+0x264>)
 8006c14:	689b      	ldr	r3, [r3, #8]
 8006c16:	4a32      	ldr	r2, [pc, #200]	; (8006ce0 <HAL_RCC_ClockConfig+0x264>)
 8006c18:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006c1c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006c1e:	4b2f      	ldr	r3, [pc, #188]	; (8006cdc <HAL_RCC_ClockConfig+0x260>)
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	f003 030f 	and.w	r3, r3, #15
 8006c26:	683a      	ldr	r2, [r7, #0]
 8006c28:	429a      	cmp	r2, r3
 8006c2a:	d21d      	bcs.n	8006c68 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c2c:	4b2b      	ldr	r3, [pc, #172]	; (8006cdc <HAL_RCC_ClockConfig+0x260>)
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	f023 020f 	bic.w	r2, r3, #15
 8006c34:	4929      	ldr	r1, [pc, #164]	; (8006cdc <HAL_RCC_ClockConfig+0x260>)
 8006c36:	683b      	ldr	r3, [r7, #0]
 8006c38:	4313      	orrs	r3, r2
 8006c3a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006c3c:	f7fd fb00 	bl	8004240 <HAL_GetTick>
 8006c40:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c42:	e00a      	b.n	8006c5a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006c44:	f7fd fafc 	bl	8004240 <HAL_GetTick>
 8006c48:	4602      	mov	r2, r0
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	1ad3      	subs	r3, r2, r3
 8006c4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c52:	4293      	cmp	r3, r2
 8006c54:	d901      	bls.n	8006c5a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8006c56:	2303      	movs	r3, #3
 8006c58:	e03b      	b.n	8006cd2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c5a:	4b20      	ldr	r3, [pc, #128]	; (8006cdc <HAL_RCC_ClockConfig+0x260>)
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	f003 030f 	and.w	r3, r3, #15
 8006c62:	683a      	ldr	r2, [r7, #0]
 8006c64:	429a      	cmp	r2, r3
 8006c66:	d1ed      	bne.n	8006c44 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	f003 0304 	and.w	r3, r3, #4
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d008      	beq.n	8006c86 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006c74:	4b1a      	ldr	r3, [pc, #104]	; (8006ce0 <HAL_RCC_ClockConfig+0x264>)
 8006c76:	689b      	ldr	r3, [r3, #8]
 8006c78:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	68db      	ldr	r3, [r3, #12]
 8006c80:	4917      	ldr	r1, [pc, #92]	; (8006ce0 <HAL_RCC_ClockConfig+0x264>)
 8006c82:	4313      	orrs	r3, r2
 8006c84:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	f003 0308 	and.w	r3, r3, #8
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d009      	beq.n	8006ca6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006c92:	4b13      	ldr	r3, [pc, #76]	; (8006ce0 <HAL_RCC_ClockConfig+0x264>)
 8006c94:	689b      	ldr	r3, [r3, #8]
 8006c96:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	691b      	ldr	r3, [r3, #16]
 8006c9e:	00db      	lsls	r3, r3, #3
 8006ca0:	490f      	ldr	r1, [pc, #60]	; (8006ce0 <HAL_RCC_ClockConfig+0x264>)
 8006ca2:	4313      	orrs	r3, r2
 8006ca4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006ca6:	f000 f825 	bl	8006cf4 <HAL_RCC_GetSysClockFreq>
 8006caa:	4602      	mov	r2, r0
 8006cac:	4b0c      	ldr	r3, [pc, #48]	; (8006ce0 <HAL_RCC_ClockConfig+0x264>)
 8006cae:	689b      	ldr	r3, [r3, #8]
 8006cb0:	091b      	lsrs	r3, r3, #4
 8006cb2:	f003 030f 	and.w	r3, r3, #15
 8006cb6:	490c      	ldr	r1, [pc, #48]	; (8006ce8 <HAL_RCC_ClockConfig+0x26c>)
 8006cb8:	5ccb      	ldrb	r3, [r1, r3]
 8006cba:	f003 031f 	and.w	r3, r3, #31
 8006cbe:	fa22 f303 	lsr.w	r3, r2, r3
 8006cc2:	4a0a      	ldr	r2, [pc, #40]	; (8006cec <HAL_RCC_ClockConfig+0x270>)
 8006cc4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8006cc6:	4b0a      	ldr	r3, [pc, #40]	; (8006cf0 <HAL_RCC_ClockConfig+0x274>)
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	4618      	mov	r0, r3
 8006ccc:	f7fd fa6c 	bl	80041a8 <HAL_InitTick>
 8006cd0:	4603      	mov	r3, r0
}
 8006cd2:	4618      	mov	r0, r3
 8006cd4:	3718      	adds	r7, #24
 8006cd6:	46bd      	mov	sp, r7
 8006cd8:	bd80      	pop	{r7, pc}
 8006cda:	bf00      	nop
 8006cdc:	40022000 	.word	0x40022000
 8006ce0:	40021000 	.word	0x40021000
 8006ce4:	04c4b400 	.word	0x04c4b400
 8006ce8:	0806e160 	.word	0x0806e160
 8006cec:	20000010 	.word	0x20000010
 8006cf0:	20000014 	.word	0x20000014

08006cf4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006cf4:	b480      	push	{r7}
 8006cf6:	b087      	sub	sp, #28
 8006cf8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8006cfa:	4b2c      	ldr	r3, [pc, #176]	; (8006dac <HAL_RCC_GetSysClockFreq+0xb8>)
 8006cfc:	689b      	ldr	r3, [r3, #8]
 8006cfe:	f003 030c 	and.w	r3, r3, #12
 8006d02:	2b04      	cmp	r3, #4
 8006d04:	d102      	bne.n	8006d0c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006d06:	4b2a      	ldr	r3, [pc, #168]	; (8006db0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006d08:	613b      	str	r3, [r7, #16]
 8006d0a:	e047      	b.n	8006d9c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8006d0c:	4b27      	ldr	r3, [pc, #156]	; (8006dac <HAL_RCC_GetSysClockFreq+0xb8>)
 8006d0e:	689b      	ldr	r3, [r3, #8]
 8006d10:	f003 030c 	and.w	r3, r3, #12
 8006d14:	2b08      	cmp	r3, #8
 8006d16:	d102      	bne.n	8006d1e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006d18:	4b26      	ldr	r3, [pc, #152]	; (8006db4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8006d1a:	613b      	str	r3, [r7, #16]
 8006d1c:	e03e      	b.n	8006d9c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8006d1e:	4b23      	ldr	r3, [pc, #140]	; (8006dac <HAL_RCC_GetSysClockFreq+0xb8>)
 8006d20:	689b      	ldr	r3, [r3, #8]
 8006d22:	f003 030c 	and.w	r3, r3, #12
 8006d26:	2b0c      	cmp	r3, #12
 8006d28:	d136      	bne.n	8006d98 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006d2a:	4b20      	ldr	r3, [pc, #128]	; (8006dac <HAL_RCC_GetSysClockFreq+0xb8>)
 8006d2c:	68db      	ldr	r3, [r3, #12]
 8006d2e:	f003 0303 	and.w	r3, r3, #3
 8006d32:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006d34:	4b1d      	ldr	r3, [pc, #116]	; (8006dac <HAL_RCC_GetSysClockFreq+0xb8>)
 8006d36:	68db      	ldr	r3, [r3, #12]
 8006d38:	091b      	lsrs	r3, r3, #4
 8006d3a:	f003 030f 	and.w	r3, r3, #15
 8006d3e:	3301      	adds	r3, #1
 8006d40:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	2b03      	cmp	r3, #3
 8006d46:	d10c      	bne.n	8006d62 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006d48:	4a1a      	ldr	r2, [pc, #104]	; (8006db4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8006d4a:	68bb      	ldr	r3, [r7, #8]
 8006d4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d50:	4a16      	ldr	r2, [pc, #88]	; (8006dac <HAL_RCC_GetSysClockFreq+0xb8>)
 8006d52:	68d2      	ldr	r2, [r2, #12]
 8006d54:	0a12      	lsrs	r2, r2, #8
 8006d56:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006d5a:	fb02 f303 	mul.w	r3, r2, r3
 8006d5e:	617b      	str	r3, [r7, #20]
      break;
 8006d60:	e00c      	b.n	8006d7c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006d62:	4a13      	ldr	r2, [pc, #76]	; (8006db0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006d64:	68bb      	ldr	r3, [r7, #8]
 8006d66:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d6a:	4a10      	ldr	r2, [pc, #64]	; (8006dac <HAL_RCC_GetSysClockFreq+0xb8>)
 8006d6c:	68d2      	ldr	r2, [r2, #12]
 8006d6e:	0a12      	lsrs	r2, r2, #8
 8006d70:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006d74:	fb02 f303 	mul.w	r3, r2, r3
 8006d78:	617b      	str	r3, [r7, #20]
      break;
 8006d7a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006d7c:	4b0b      	ldr	r3, [pc, #44]	; (8006dac <HAL_RCC_GetSysClockFreq+0xb8>)
 8006d7e:	68db      	ldr	r3, [r3, #12]
 8006d80:	0e5b      	lsrs	r3, r3, #25
 8006d82:	f003 0303 	and.w	r3, r3, #3
 8006d86:	3301      	adds	r3, #1
 8006d88:	005b      	lsls	r3, r3, #1
 8006d8a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8006d8c:	697a      	ldr	r2, [r7, #20]
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d94:	613b      	str	r3, [r7, #16]
 8006d96:	e001      	b.n	8006d9c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8006d98:	2300      	movs	r3, #0
 8006d9a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8006d9c:	693b      	ldr	r3, [r7, #16]
}
 8006d9e:	4618      	mov	r0, r3
 8006da0:	371c      	adds	r7, #28
 8006da2:	46bd      	mov	sp, r7
 8006da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da8:	4770      	bx	lr
 8006daa:	bf00      	nop
 8006dac:	40021000 	.word	0x40021000
 8006db0:	00f42400 	.word	0x00f42400
 8006db4:	007a1200 	.word	0x007a1200

08006db8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8006db8:	b480      	push	{r7}
 8006dba:	b087      	sub	sp, #28
 8006dbc:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006dbe:	4b1e      	ldr	r3, [pc, #120]	; (8006e38 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006dc0:	68db      	ldr	r3, [r3, #12]
 8006dc2:	f003 0303 	and.w	r3, r3, #3
 8006dc6:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006dc8:	4b1b      	ldr	r3, [pc, #108]	; (8006e38 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006dca:	68db      	ldr	r3, [r3, #12]
 8006dcc:	091b      	lsrs	r3, r3, #4
 8006dce:	f003 030f 	and.w	r3, r3, #15
 8006dd2:	3301      	adds	r3, #1
 8006dd4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8006dd6:	693b      	ldr	r3, [r7, #16]
 8006dd8:	2b03      	cmp	r3, #3
 8006dda:	d10c      	bne.n	8006df6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006ddc:	4a17      	ldr	r2, [pc, #92]	; (8006e3c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006de4:	4a14      	ldr	r2, [pc, #80]	; (8006e38 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006de6:	68d2      	ldr	r2, [r2, #12]
 8006de8:	0a12      	lsrs	r2, r2, #8
 8006dea:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006dee:	fb02 f303 	mul.w	r3, r2, r3
 8006df2:	617b      	str	r3, [r7, #20]
    break;
 8006df4:	e00c      	b.n	8006e10 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006df6:	4a12      	ldr	r2, [pc, #72]	; (8006e40 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8006dfe:	4a0e      	ldr	r2, [pc, #56]	; (8006e38 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006e00:	68d2      	ldr	r2, [r2, #12]
 8006e02:	0a12      	lsrs	r2, r2, #8
 8006e04:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006e08:	fb02 f303 	mul.w	r3, r2, r3
 8006e0c:	617b      	str	r3, [r7, #20]
    break;
 8006e0e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006e10:	4b09      	ldr	r3, [pc, #36]	; (8006e38 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006e12:	68db      	ldr	r3, [r3, #12]
 8006e14:	0e5b      	lsrs	r3, r3, #25
 8006e16:	f003 0303 	and.w	r3, r3, #3
 8006e1a:	3301      	adds	r3, #1
 8006e1c:	005b      	lsls	r3, r3, #1
 8006e1e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8006e20:	697a      	ldr	r2, [r7, #20]
 8006e22:	68bb      	ldr	r3, [r7, #8]
 8006e24:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e28:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8006e2a:	687b      	ldr	r3, [r7, #4]
}
 8006e2c:	4618      	mov	r0, r3
 8006e2e:	371c      	adds	r7, #28
 8006e30:	46bd      	mov	sp, r7
 8006e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e36:	4770      	bx	lr
 8006e38:	40021000 	.word	0x40021000
 8006e3c:	007a1200 	.word	0x007a1200
 8006e40:	00f42400 	.word	0x00f42400

08006e44 <HAL_RCCEx_PeriphCLKConfig>:
 *         the RTC clock source: in this case the access to Backup domain is enabled.
 *
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(
		RCC_PeriphCLKInitTypeDef *PeriphClkInit) {
 8006e44:	b580      	push	{r7, lr}
 8006e46:	b086      	sub	sp, #24
 8006e48:	af00      	add	r7, sp, #0
 8006e4a:	6078      	str	r0, [r7, #4]
	uint32_t tmpregister;
	uint32_t tickstart;
	HAL_StatusTypeDef ret = HAL_OK; /* Intermediate status */
 8006e4c:	2300      	movs	r3, #0
 8006e4e:	74fb      	strb	r3, [r7, #19]
	HAL_StatusTypeDef status = HAL_OK; /* Final status */
 8006e50:	2300      	movs	r3, #0
 8006e52:	74bb      	strb	r3, [r7, #18]

	/* Check the parameters */
	assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

	/*-------------------------- RTC clock source configuration ----------------------*/
	if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC)
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	f000 8098 	beq.w	8006f92 <HAL_RCCEx_PeriphCLKConfig+0x14e>
			== RCC_PERIPHCLK_RTC) {
		FlagStatus pwrclkchanged = RESET;
 8006e62:	2300      	movs	r3, #0
 8006e64:	747b      	strb	r3, [r7, #17]

		/* Check for RTC Parameters used to output RTCCLK */
		assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

		/* Enable Power Clock */
		if (__HAL_RCC_PWR_IS_CLK_DISABLED()) {
 8006e66:	4b43      	ldr	r3, [pc, #268]	; (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006e68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d10d      	bne.n	8006e8e <HAL_RCCEx_PeriphCLKConfig+0x4a>
			__HAL_RCC_PWR_CLK_ENABLE();
 8006e72:	4b40      	ldr	r3, [pc, #256]	; (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006e74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e76:	4a3f      	ldr	r2, [pc, #252]	; (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006e78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006e7c:	6593      	str	r3, [r2, #88]	; 0x58
 8006e7e:	4b3d      	ldr	r3, [pc, #244]	; (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006e80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006e86:	60bb      	str	r3, [r7, #8]
 8006e88:	68bb      	ldr	r3, [r7, #8]
			pwrclkchanged = SET;
 8006e8a:	2301      	movs	r3, #1
 8006e8c:	747b      	strb	r3, [r7, #17]
		}

		/* Enable write access to Backup domain */
		SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006e8e:	4b3a      	ldr	r3, [pc, #232]	; (8006f78 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	4a39      	ldr	r2, [pc, #228]	; (8006f78 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006e94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006e98:	6013      	str	r3, [r2, #0]

		/* Wait for Backup domain Write protection disable */
		tickstart = HAL_GetTick();
 8006e9a:	f7fd f9d1 	bl	8004240 <HAL_GetTick>
 8006e9e:	60f8      	str	r0, [r7, #12]

		while ((PWR->CR1 & PWR_CR1_DBP) == 0U) {
 8006ea0:	e009      	b.n	8006eb6 <HAL_RCCEx_PeriphCLKConfig+0x72>
			if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE) {
 8006ea2:	f7fd f9cd 	bl	8004240 <HAL_GetTick>
 8006ea6:	4602      	mov	r2, r0
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	1ad3      	subs	r3, r2, r3
 8006eac:	2b02      	cmp	r3, #2
 8006eae:	d902      	bls.n	8006eb6 <HAL_RCCEx_PeriphCLKConfig+0x72>
				ret = HAL_TIMEOUT;
 8006eb0:	2303      	movs	r3, #3
 8006eb2:	74fb      	strb	r3, [r7, #19]
				break;
 8006eb4:	e005      	b.n	8006ec2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
		while ((PWR->CR1 & PWR_CR1_DBP) == 0U) {
 8006eb6:	4b30      	ldr	r3, [pc, #192]	; (8006f78 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d0ef      	beq.n	8006ea2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
			}
		}

		if (ret == HAL_OK) {
 8006ec2:	7cfb      	ldrb	r3, [r7, #19]
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d159      	bne.n	8006f7c <HAL_RCCEx_PeriphCLKConfig+0x138>
			/* Reset the Backup domain only if the RTC Clock source selection is modified from default */
			tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006ec8:	4b2a      	ldr	r3, [pc, #168]	; (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006eca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ece:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006ed2:	617b      	str	r3, [r7, #20]

			if ((tmpregister != RCC_RTCCLKSOURCE_NONE)
 8006ed4:	697b      	ldr	r3, [r7, #20]
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d01e      	beq.n	8006f18 <HAL_RCCEx_PeriphCLKConfig+0xd4>
					&& (tmpregister != PeriphClkInit->RTCClockSelection)) {
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006ede:	697a      	ldr	r2, [r7, #20]
 8006ee0:	429a      	cmp	r2, r3
 8006ee2:	d019      	beq.n	8006f18 <HAL_RCCEx_PeriphCLKConfig+0xd4>
				/* Store the content of BDCR register before the reset of Backup Domain */
				tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006ee4:	4b23      	ldr	r3, [pc, #140]	; (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006ee6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006eea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006eee:	617b      	str	r3, [r7, #20]
				/* RTC Clock selection can be changed only if the Backup Domain is reset */
				__HAL_RCC_BACKUPRESET_FORCE();
 8006ef0:	4b20      	ldr	r3, [pc, #128]	; (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006ef2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ef6:	4a1f      	ldr	r2, [pc, #124]	; (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006ef8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006efc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
				__HAL_RCC_BACKUPRESET_RELEASE();
 8006f00:	4b1c      	ldr	r3, [pc, #112]	; (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006f02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f06:	4a1b      	ldr	r2, [pc, #108]	; (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006f08:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006f0c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
				/* Restore the Content of BDCR register */
				RCC->BDCR = tmpregister;
 8006f10:	4a18      	ldr	r2, [pc, #96]	; (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006f12:	697b      	ldr	r3, [r7, #20]
 8006f14:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
			}

			/* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
			if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON)) {
 8006f18:	697b      	ldr	r3, [r7, #20]
 8006f1a:	f003 0301 	and.w	r3, r3, #1
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d016      	beq.n	8006f50 <HAL_RCCEx_PeriphCLKConfig+0x10c>
				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 8006f22:	f7fd f98d 	bl	8004240 <HAL_GetTick>
 8006f26:	60f8      	str	r0, [r7, #12]

				/* Wait till LSE is ready */
				while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U) {
 8006f28:	e00b      	b.n	8006f42 <HAL_RCCEx_PeriphCLKConfig+0xfe>
					if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE) {
 8006f2a:	f7fd f989 	bl	8004240 <HAL_GetTick>
 8006f2e:	4602      	mov	r2, r0
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	1ad3      	subs	r3, r2, r3
 8006f34:	f241 3288 	movw	r2, #5000	; 0x1388
 8006f38:	4293      	cmp	r3, r2
 8006f3a:	d902      	bls.n	8006f42 <HAL_RCCEx_PeriphCLKConfig+0xfe>
						ret = HAL_TIMEOUT;
 8006f3c:	2303      	movs	r3, #3
 8006f3e:	74fb      	strb	r3, [r7, #19]
						break;
 8006f40:	e006      	b.n	8006f50 <HAL_RCCEx_PeriphCLKConfig+0x10c>
				while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U) {
 8006f42:	4b0c      	ldr	r3, [pc, #48]	; (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006f44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f48:	f003 0302 	and.w	r3, r3, #2
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d0ec      	beq.n	8006f2a <HAL_RCCEx_PeriphCLKConfig+0xe6>
					}
				}
			}

			if (ret == HAL_OK) {
 8006f50:	7cfb      	ldrb	r3, [r7, #19]
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d10b      	bne.n	8006f6e <HAL_RCCEx_PeriphCLKConfig+0x12a>
				/* Apply new RTC clock source selection */
				__HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006f56:	4b07      	ldr	r3, [pc, #28]	; (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006f58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f5c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006f64:	4903      	ldr	r1, [pc, #12]	; (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006f66:	4313      	orrs	r3, r2
 8006f68:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8006f6c:	e008      	b.n	8006f80 <HAL_RCCEx_PeriphCLKConfig+0x13c>
			} else {
				/* set overall return value */
				status = ret;
 8006f6e:	7cfb      	ldrb	r3, [r7, #19]
 8006f70:	74bb      	strb	r3, [r7, #18]
 8006f72:	e005      	b.n	8006f80 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006f74:	40021000 	.word	0x40021000
 8006f78:	40007000 	.word	0x40007000
			}
		} else {
			/* set overall return value */
			status = ret;
 8006f7c:	7cfb      	ldrb	r3, [r7, #19]
 8006f7e:	74bb      	strb	r3, [r7, #18]
		}

		/* Restore clock configuration if changed */
		if (pwrclkchanged == SET) {
 8006f80:	7c7b      	ldrb	r3, [r7, #17]
 8006f82:	2b01      	cmp	r3, #1
 8006f84:	d105      	bne.n	8006f92 <HAL_RCCEx_PeriphCLKConfig+0x14e>
			__HAL_RCC_PWR_CLK_DISABLE();
 8006f86:	4ba7      	ldr	r3, [pc, #668]	; (8007224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006f88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f8a:	4aa6      	ldr	r2, [pc, #664]	; (8007224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006f8c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006f90:	6593      	str	r3, [r2, #88]	; 0x58
		}
	}

	/*-------------------------- USART1 clock source configuration -------------------*/
	if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1)
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	f003 0301 	and.w	r3, r3, #1
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d00a      	beq.n	8006fb4 <HAL_RCCEx_PeriphCLKConfig+0x170>
		/* Check the parameters */
		assert_param(
				IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

		/* Configure the USART1 clock source */
		__HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006f9e:	4ba1      	ldr	r3, [pc, #644]	; (8007224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006fa0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006fa4:	f023 0203 	bic.w	r2, r3, #3
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	685b      	ldr	r3, [r3, #4]
 8006fac:	499d      	ldr	r1, [pc, #628]	; (8007224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006fae:	4313      	orrs	r3, r2
 8006fb0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
	}

	/*-------------------------- USART2 clock source configuration -------------------*/
	if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2)
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	f003 0302 	and.w	r3, r3, #2
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d00a      	beq.n	8006fd6 <HAL_RCCEx_PeriphCLKConfig+0x192>
		/* Check the parameters */
		assert_param(
				IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

		/* Configure the USART2 clock source */
		__HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006fc0:	4b98      	ldr	r3, [pc, #608]	; (8007224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006fc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006fc6:	f023 020c 	bic.w	r2, r3, #12
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	689b      	ldr	r3, [r3, #8]
 8006fce:	4995      	ldr	r1, [pc, #596]	; (8007224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006fd0:	4313      	orrs	r3, r2
 8006fd2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
	}

	/*-------------------------- USART3 clock source configuration -------------------*/
	if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3)
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	f003 0304 	and.w	r3, r3, #4
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d00a      	beq.n	8006ff8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
		/* Check the parameters */
		assert_param(
				IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

		/* Configure the USART3 clock source */
		__HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006fe2:	4b90      	ldr	r3, [pc, #576]	; (8007224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006fe4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006fe8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	68db      	ldr	r3, [r3, #12]
 8006ff0:	498c      	ldr	r1, [pc, #560]	; (8007224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006ff2:	4313      	orrs	r3, r2
 8006ff4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
	}

#if defined(UART4)
	/*-------------------------- UART4 clock source configuration --------------------*/
	if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4)
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	f003 0308 	and.w	r3, r3, #8
 8007000:	2b00      	cmp	r3, #0
 8007002:	d00a      	beq.n	800701a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
			== RCC_PERIPHCLK_UART4) {
		/* Check the parameters */
		assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

		/* Configure the UART4 clock source */
		__HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007004:	4b87      	ldr	r3, [pc, #540]	; (8007224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007006:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800700a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	691b      	ldr	r3, [r3, #16]
 8007012:	4984      	ldr	r1, [pc, #528]	; (8007224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007014:	4313      	orrs	r3, r2
 8007016:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

	/*-------------------------- UART5 clock source configuration --------------------*/
	if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5)
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	f003 0310 	and.w	r3, r3, #16
 8007022:	2b00      	cmp	r3, #0
 8007024:	d00a      	beq.n	800703c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
			== RCC_PERIPHCLK_UART5) {
		/* Check the parameters */
		assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

		/* Configure the UART5 clock source */
		__HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007026:	4b7f      	ldr	r3, [pc, #508]	; (8007224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007028:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800702c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	695b      	ldr	r3, [r3, #20]
 8007034:	497b      	ldr	r1, [pc, #492]	; (8007224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007036:	4313      	orrs	r3, r2
 8007038:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
	}

#endif /* UART5 */

	/*-------------------------- LPUART1 clock source configuration ------------------*/
	if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1)
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	f003 0320 	and.w	r3, r3, #32
 8007044:	2b00      	cmp	r3, #0
 8007046:	d00a      	beq.n	800705e <HAL_RCCEx_PeriphCLKConfig+0x21a>
		/* Check the parameters */
		assert_param(
				IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

		/* Configure the LPUAR1 clock source */
		__HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007048:	4b76      	ldr	r3, [pc, #472]	; (8007224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800704a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800704e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	699b      	ldr	r3, [r3, #24]
 8007056:	4973      	ldr	r1, [pc, #460]	; (8007224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007058:	4313      	orrs	r3, r2
 800705a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
	}

	/*-------------------------- I2C1 clock source configuration ---------------------*/
	if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1)
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007066:	2b00      	cmp	r3, #0
 8007068:	d00a      	beq.n	8007080 <HAL_RCCEx_PeriphCLKConfig+0x23c>
			== RCC_PERIPHCLK_I2C1) {
		/* Check the parameters */
		assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

		/* Configure the I2C1 clock source */
		__HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800706a:	4b6e      	ldr	r3, [pc, #440]	; (8007224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800706c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007070:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	69db      	ldr	r3, [r3, #28]
 8007078:	496a      	ldr	r1, [pc, #424]	; (8007224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800707a:	4313      	orrs	r3, r2
 800707c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
	}

	/*-------------------------- I2C2 clock source configuration ---------------------*/
	if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2)
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007088:	2b00      	cmp	r3, #0
 800708a:	d00a      	beq.n	80070a2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
			== RCC_PERIPHCLK_I2C2) {
		/* Check the parameters */
		assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

		/* Configure the I2C2 clock source */
		__HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800708c:	4b65      	ldr	r3, [pc, #404]	; (8007224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800708e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007092:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	6a1b      	ldr	r3, [r3, #32]
 800709a:	4962      	ldr	r1, [pc, #392]	; (8007224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800709c:	4313      	orrs	r3, r2
 800709e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
	}

	/*-------------------------- I2C3 clock source configuration ---------------------*/
	if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3)
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d00a      	beq.n	80070c4 <HAL_RCCEx_PeriphCLKConfig+0x280>
			== RCC_PERIPHCLK_I2C3) {
		/* Check the parameters */
		assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

		/* Configure the I2C3 clock source */
		__HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80070ae:	4b5d      	ldr	r3, [pc, #372]	; (8007224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80070b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070b4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070bc:	4959      	ldr	r1, [pc, #356]	; (8007224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80070be:	4313      	orrs	r3, r2
 80070c0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
	}

#if defined(I2C4)  

	/*-------------------------- I2C4 clock source configuration ---------------------*/
	if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4)
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d00a      	beq.n	80070e6 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
			== RCC_PERIPHCLK_I2C4) {
		/* Check the parameters */
		assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

		/* Configure the I2C4 clock source */
		__HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80070d0:	4b54      	ldr	r3, [pc, #336]	; (8007224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80070d2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80070d6:	f023 0203 	bic.w	r2, r3, #3
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070de:	4951      	ldr	r1, [pc, #324]	; (8007224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80070e0:	4313      	orrs	r3, r2
 80070e2:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
	}

#endif /* I2C4 */

	/*-------------------------- LPTIM1 clock source configuration ---------------------*/
	if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1)
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d00a      	beq.n	8007108 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
		/* Check the parameters */
		assert_param(
				IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

		/* Configure the LPTIM1 clock source */
		__HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80070f2:	4b4c      	ldr	r3, [pc, #304]	; (8007224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80070f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070f8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007100:	4948      	ldr	r1, [pc, #288]	; (8007224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007102:	4313      	orrs	r3, r2
 8007104:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
	}

	/*-------------------------- SAI1 clock source configuration ---------------------*/
	if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1)
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007110:	2b00      	cmp	r3, #0
 8007112:	d015      	beq.n	8007140 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
			== RCC_PERIPHCLK_SAI1) {
		/* Check the parameters */
		assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

		/* Configure the SAI1 interface clock source */
		__HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007114:	4b43      	ldr	r3, [pc, #268]	; (8007224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007116:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800711a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007122:	4940      	ldr	r1, [pc, #256]	; (8007224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007124:	4313      	orrs	r3, r2
 8007126:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

		if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL) {
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800712e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007132:	d105      	bne.n	8007140 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
			/* Enable PLL48M1CLK output */
			__HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007134:	4b3b      	ldr	r3, [pc, #236]	; (8007224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007136:	68db      	ldr	r3, [r3, #12]
 8007138:	4a3a      	ldr	r2, [pc, #232]	; (8007224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800713a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800713e:	60d3      	str	r3, [r2, #12]
		}
	}

	/*-------------------------- I2S clock source configuration ---------------------*/
	if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S)
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007148:	2b00      	cmp	r3, #0
 800714a:	d015      	beq.n	8007178 <HAL_RCCEx_PeriphCLKConfig+0x334>
			== RCC_PERIPHCLK_I2S) {
		/* Check the parameters */
		assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

		/* Configure the I2S interface clock source */
		__HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800714c:	4b35      	ldr	r3, [pc, #212]	; (8007224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800714e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007152:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800715a:	4932      	ldr	r1, [pc, #200]	; (8007224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800715c:	4313      	orrs	r3, r2
 800715e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

		if (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL) {
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007166:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800716a:	d105      	bne.n	8007178 <HAL_RCCEx_PeriphCLKConfig+0x334>
			/* Enable PLL48M1CLK output */
			__HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800716c:	4b2d      	ldr	r3, [pc, #180]	; (8007224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800716e:	68db      	ldr	r3, [r3, #12]
 8007170:	4a2c      	ldr	r2, [pc, #176]	; (8007224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007172:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007176:	60d3      	str	r3, [r2, #12]
		}
	}

#if defined(FDCAN1)
	/*-------------------------- FDCAN clock source configuration ---------------------*/
	if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN)
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007180:	2b00      	cmp	r3, #0
 8007182:	d015      	beq.n	80071b0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
			== RCC_PERIPHCLK_FDCAN) {
		/* Check the parameters */
		assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

		/* Configure the FDCAN interface clock source */
		__HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007184:	4b27      	ldr	r3, [pc, #156]	; (8007224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007186:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800718a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007192:	4924      	ldr	r1, [pc, #144]	; (8007224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007194:	4313      	orrs	r3, r2
 8007196:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

		if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL) {
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800719e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80071a2:	d105      	bne.n	80071b0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
			/* Enable PLL48M1CLK output */
			__HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80071a4:	4b1f      	ldr	r3, [pc, #124]	; (8007224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80071a6:	68db      	ldr	r3, [r3, #12]
 80071a8:	4a1e      	ldr	r2, [pc, #120]	; (8007224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80071aa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80071ae:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

	/*-------------------------- USB clock source configuration ----------------------*/
	if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB)
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d015      	beq.n	80071e8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
			== (RCC_PERIPHCLK_USB)) {
		assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
		__HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80071bc:	4b19      	ldr	r3, [pc, #100]	; (8007224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80071be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80071c2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80071ca:	4916      	ldr	r1, [pc, #88]	; (8007224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80071cc:	4313      	orrs	r3, r2
 80071ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

		if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL) {
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80071d6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80071da:	d105      	bne.n	80071e8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
			/* Enable PLL48M1CLK output */
			__HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80071dc:	4b11      	ldr	r3, [pc, #68]	; (8007224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80071de:	68db      	ldr	r3, [r3, #12]
 80071e0:	4a10      	ldr	r2, [pc, #64]	; (8007224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80071e2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80071e6:	60d3      	str	r3, [r2, #12]
	}

#endif /* USB */

	/*-------------------------- RNG clock source configuration ----------------------*/
	if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG)
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d019      	beq.n	8007228 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
			== (RCC_PERIPHCLK_RNG)) {
		assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
		__HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80071f4:	4b0b      	ldr	r3, [pc, #44]	; (8007224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80071f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80071fa:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007202:	4908      	ldr	r1, [pc, #32]	; (8007224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007204:	4313      	orrs	r3, r2
 8007206:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

		if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL) {
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800720e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007212:	d109      	bne.n	8007228 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
			/* Enable PLL48M1CLK output */
			__HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007214:	4b03      	ldr	r3, [pc, #12]	; (8007224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007216:	68db      	ldr	r3, [r3, #12]
 8007218:	4a02      	ldr	r2, [pc, #8]	; (8007224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800721a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800721e:	60d3      	str	r3, [r2, #12]
 8007220:	e002      	b.n	8007228 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8007222:	bf00      	nop
 8007224:	40021000 	.word	0x40021000
		}
	}

	/*-------------------------- ADC12 clock source configuration ----------------------*/
	if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12)
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007230:	2b00      	cmp	r3, #0
 8007232:	d015      	beq.n	8007260 <HAL_RCCEx_PeriphCLKConfig+0x41c>
			== RCC_PERIPHCLK_ADC12) {
		/* Check the parameters */
		assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

		/* Configure the ADC12 interface clock source */
		__HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8007234:	4b29      	ldr	r3, [pc, #164]	; (80072dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007236:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800723a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007242:	4926      	ldr	r1, [pc, #152]	; (80072dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007244:	4313      	orrs	r3, r2
 8007246:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

		if (PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL) {
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800724e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007252:	d105      	bne.n	8007260 <HAL_RCCEx_PeriphCLKConfig+0x41c>
			/* Enable PLLADCCLK output */
			__HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007254:	4b21      	ldr	r3, [pc, #132]	; (80072dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007256:	68db      	ldr	r3, [r3, #12]
 8007258:	4a20      	ldr	r2, [pc, #128]	; (80072dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800725a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800725e:	60d3      	str	r3, [r2, #12]
		}
	}

#if defined(ADC345_COMMON)
	/*-------------------------- ADC345 clock source configuration ----------------------*/
	if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345)
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007268:	2b00      	cmp	r3, #0
 800726a:	d015      	beq.n	8007298 <HAL_RCCEx_PeriphCLKConfig+0x454>
		/* Check the parameters */
		assert_param(
				IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

		/* Configure the ADC345 interface clock source */
		__HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800726c:	4b1b      	ldr	r3, [pc, #108]	; (80072dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800726e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007272:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800727a:	4918      	ldr	r1, [pc, #96]	; (80072dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800727c:	4313      	orrs	r3, r2
 800727e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

		if (PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL) {
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007286:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800728a:	d105      	bne.n	8007298 <HAL_RCCEx_PeriphCLKConfig+0x454>
			/* Enable PLLADCCLK output */
			__HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800728c:	4b13      	ldr	r3, [pc, #76]	; (80072dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800728e:	68db      	ldr	r3, [r3, #12]
 8007290:	4a12      	ldr	r2, [pc, #72]	; (80072dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007292:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007296:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

	/*-------------------------- QuadSPIx clock source configuration ----------------*/
	if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI)
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d015      	beq.n	80072d0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
			== RCC_PERIPHCLK_QSPI) {
		/* Check the parameters */
		assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

		/* Configure the QuadSPI clock source */
		__HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80072a4:	4b0d      	ldr	r3, [pc, #52]	; (80072dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80072a6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80072aa:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80072b2:	490a      	ldr	r1, [pc, #40]	; (80072dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80072b4:	4313      	orrs	r3, r2
 80072b6:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

		if (PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL) {
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80072be:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80072c2:	d105      	bne.n	80072d0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
			/* Enable PLL48M1CLK output */
			__HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80072c4:	4b05      	ldr	r3, [pc, #20]	; (80072dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80072c6:	68db      	ldr	r3, [r3, #12]
 80072c8:	4a04      	ldr	r2, [pc, #16]	; (80072dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80072ca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80072ce:	60d3      	str	r3, [r2, #12]
		}
	}

#endif /* QUADSPI */

	return status;
 80072d0:	7cbb      	ldrb	r3, [r7, #18]
}
 80072d2:	4618      	mov	r0, r3
 80072d4:	3718      	adds	r7, #24
 80072d6:	46bd      	mov	sp, r7
 80072d8:	bd80      	pop	{r7, pc}
 80072da:	bf00      	nop
 80072dc:	40021000 	.word	0x40021000

080072e0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80072e0:	b580      	push	{r7, lr}
 80072e2:	b084      	sub	sp, #16
 80072e4:	af00      	add	r7, sp, #0
 80072e6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d101      	bne.n	80072f2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80072ee:	2301      	movs	r3, #1
 80072f0:	e09d      	b.n	800742e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d108      	bne.n	800730c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	685b      	ldr	r3, [r3, #4]
 80072fe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007302:	d009      	beq.n	8007318 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	2200      	movs	r2, #0
 8007308:	61da      	str	r2, [r3, #28]
 800730a:	e005      	b.n	8007318 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	2200      	movs	r2, #0
 8007310:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	2200      	movs	r2, #0
 8007316:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	2200      	movs	r2, #0
 800731c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007324:	b2db      	uxtb	r3, r3
 8007326:	2b00      	cmp	r3, #0
 8007328:	d106      	bne.n	8007338 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	2200      	movs	r2, #0
 800732e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007332:	6878      	ldr	r0, [r7, #4]
 8007334:	f7fc fc82 	bl	8003c3c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	2202      	movs	r2, #2
 800733c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	681a      	ldr	r2, [r3, #0]
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800734e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	68db      	ldr	r3, [r3, #12]
 8007354:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007358:	d902      	bls.n	8007360 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800735a:	2300      	movs	r3, #0
 800735c:	60fb      	str	r3, [r7, #12]
 800735e:	e002      	b.n	8007366 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007360:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007364:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	68db      	ldr	r3, [r3, #12]
 800736a:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800736e:	d007      	beq.n	8007380 <HAL_SPI_Init+0xa0>
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	68db      	ldr	r3, [r3, #12]
 8007374:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007378:	d002      	beq.n	8007380 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	2200      	movs	r2, #0
 800737e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	685b      	ldr	r3, [r3, #4]
 8007384:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	689b      	ldr	r3, [r3, #8]
 800738c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8007390:	431a      	orrs	r2, r3
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	691b      	ldr	r3, [r3, #16]
 8007396:	f003 0302 	and.w	r3, r3, #2
 800739a:	431a      	orrs	r2, r3
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	695b      	ldr	r3, [r3, #20]
 80073a0:	f003 0301 	and.w	r3, r3, #1
 80073a4:	431a      	orrs	r2, r3
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	699b      	ldr	r3, [r3, #24]
 80073aa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80073ae:	431a      	orrs	r2, r3
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	69db      	ldr	r3, [r3, #28]
 80073b4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80073b8:	431a      	orrs	r2, r3
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	6a1b      	ldr	r3, [r3, #32]
 80073be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80073c2:	ea42 0103 	orr.w	r1, r2, r3
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073ca:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	430a      	orrs	r2, r1
 80073d4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	699b      	ldr	r3, [r3, #24]
 80073da:	0c1b      	lsrs	r3, r3, #16
 80073dc:	f003 0204 	and.w	r2, r3, #4
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073e4:	f003 0310 	and.w	r3, r3, #16
 80073e8:	431a      	orrs	r2, r3
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80073ee:	f003 0308 	and.w	r3, r3, #8
 80073f2:	431a      	orrs	r2, r3
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	68db      	ldr	r3, [r3, #12]
 80073f8:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80073fc:	ea42 0103 	orr.w	r1, r2, r3
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	430a      	orrs	r2, r1
 800740c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	69da      	ldr	r2, [r3, #28]
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800741c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	2200      	movs	r2, #0
 8007422:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	2201      	movs	r2, #1
 8007428:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800742c:	2300      	movs	r3, #0
}
 800742e:	4618      	mov	r0, r3
 8007430:	3710      	adds	r7, #16
 8007432:	46bd      	mov	sp, r7
 8007434:	bd80      	pop	{r7, pc}

08007436 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8007436:	b580      	push	{r7, lr}
 8007438:	b084      	sub	sp, #16
 800743a:	af00      	add	r7, sp, #0
 800743c:	60f8      	str	r0, [r7, #12]
 800743e:	60b9      	str	r1, [r7, #8]
 8007440:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	2b00      	cmp	r3, #0
 8007446:	d101      	bne.n	800744c <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 8007448:	2301      	movs	r3, #1
 800744a:	e038      	b.n	80074be <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007452:	b2db      	uxtb	r3, r3
 8007454:	2b00      	cmp	r3, #0
 8007456:	d106      	bne.n	8007466 <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	2200      	movs	r2, #0
 800745c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8007460:	68f8      	ldr	r0, [r7, #12]
 8007462:	f7fc fcab 	bl	8003dbc <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	681a      	ldr	r2, [r3, #0]
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	3308      	adds	r3, #8
 800746e:	4619      	mov	r1, r3
 8007470:	4610      	mov	r0, r2
 8007472:	f000 fbdf 	bl	8007c34 <FMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	6818      	ldr	r0, [r3, #0]
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	689b      	ldr	r3, [r3, #8]
 800747e:	461a      	mov	r2, r3
 8007480:	68b9      	ldr	r1, [r7, #8]
 8007482:	f000 fca7 	bl	8007dd4 <FMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	6858      	ldr	r0, [r3, #4]
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	689a      	ldr	r2, [r3, #8]
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007492:	6879      	ldr	r1, [r7, #4]
 8007494:	f000 fcf0 	bl	8007e78 <FMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	68fa      	ldr	r2, [r7, #12]
 800749e:	6892      	ldr	r2, [r2, #8]
 80074a0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	68fa      	ldr	r2, [r7, #12]
 80074aa:	6892      	ldr	r2, [r2, #8]
 80074ac:	f041 0101 	orr.w	r1, r1, #1
 80074b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	2201      	movs	r2, #1
 80074b8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80074bc:	2300      	movs	r3, #0
}
 80074be:	4618      	mov	r0, r3
 80074c0:	3710      	adds	r7, #16
 80074c2:	46bd      	mov	sp, r7
 80074c4:	bd80      	pop	{r7, pc}

080074c6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80074c6:	b580      	push	{r7, lr}
 80074c8:	b082      	sub	sp, #8
 80074ca:	af00      	add	r7, sp, #0
 80074cc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d101      	bne.n	80074d8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80074d4:	2301      	movs	r3, #1
 80074d6:	e049      	b.n	800756c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80074de:	b2db      	uxtb	r3, r3
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d106      	bne.n	80074f2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	2200      	movs	r2, #0
 80074e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80074ec:	6878      	ldr	r0, [r7, #4]
 80074ee:	f7fc fbe9 	bl	8003cc4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	2202      	movs	r2, #2
 80074f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681a      	ldr	r2, [r3, #0]
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	3304      	adds	r3, #4
 8007502:	4619      	mov	r1, r3
 8007504:	4610      	mov	r0, r2
 8007506:	f000 f9bb 	bl	8007880 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	2201      	movs	r2, #1
 800750e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	2201      	movs	r2, #1
 8007516:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	2201      	movs	r2, #1
 800751e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	2201      	movs	r2, #1
 8007526:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	2201      	movs	r2, #1
 800752e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	2201      	movs	r2, #1
 8007536:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	2201      	movs	r2, #1
 800753e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	2201      	movs	r2, #1
 8007546:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	2201      	movs	r2, #1
 800754e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	2201      	movs	r2, #1
 8007556:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	2201      	movs	r2, #1
 800755e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	2201      	movs	r2, #1
 8007566:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800756a:	2300      	movs	r3, #0
}
 800756c:	4618      	mov	r0, r3
 800756e:	3708      	adds	r7, #8
 8007570:	46bd      	mov	sp, r7
 8007572:	bd80      	pop	{r7, pc}

08007574 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007574:	b480      	push	{r7}
 8007576:	b085      	sub	sp, #20
 8007578:	af00      	add	r7, sp, #0
 800757a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007582:	b2db      	uxtb	r3, r3
 8007584:	2b01      	cmp	r3, #1
 8007586:	d001      	beq.n	800758c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007588:	2301      	movs	r3, #1
 800758a:	e04c      	b.n	8007626 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	2202      	movs	r2, #2
 8007590:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	4a26      	ldr	r2, [pc, #152]	; (8007634 <HAL_TIM_Base_Start+0xc0>)
 800759a:	4293      	cmp	r3, r2
 800759c:	d022      	beq.n	80075e4 <HAL_TIM_Base_Start+0x70>
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80075a6:	d01d      	beq.n	80075e4 <HAL_TIM_Base_Start+0x70>
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	4a22      	ldr	r2, [pc, #136]	; (8007638 <HAL_TIM_Base_Start+0xc4>)
 80075ae:	4293      	cmp	r3, r2
 80075b0:	d018      	beq.n	80075e4 <HAL_TIM_Base_Start+0x70>
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	4a21      	ldr	r2, [pc, #132]	; (800763c <HAL_TIM_Base_Start+0xc8>)
 80075b8:	4293      	cmp	r3, r2
 80075ba:	d013      	beq.n	80075e4 <HAL_TIM_Base_Start+0x70>
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	4a1f      	ldr	r2, [pc, #124]	; (8007640 <HAL_TIM_Base_Start+0xcc>)
 80075c2:	4293      	cmp	r3, r2
 80075c4:	d00e      	beq.n	80075e4 <HAL_TIM_Base_Start+0x70>
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	4a1e      	ldr	r2, [pc, #120]	; (8007644 <HAL_TIM_Base_Start+0xd0>)
 80075cc:	4293      	cmp	r3, r2
 80075ce:	d009      	beq.n	80075e4 <HAL_TIM_Base_Start+0x70>
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	4a1c      	ldr	r2, [pc, #112]	; (8007648 <HAL_TIM_Base_Start+0xd4>)
 80075d6:	4293      	cmp	r3, r2
 80075d8:	d004      	beq.n	80075e4 <HAL_TIM_Base_Start+0x70>
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	4a1b      	ldr	r2, [pc, #108]	; (800764c <HAL_TIM_Base_Start+0xd8>)
 80075e0:	4293      	cmp	r3, r2
 80075e2:	d115      	bne.n	8007610 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	689a      	ldr	r2, [r3, #8]
 80075ea:	4b19      	ldr	r3, [pc, #100]	; (8007650 <HAL_TIM_Base_Start+0xdc>)
 80075ec:	4013      	ands	r3, r2
 80075ee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	2b06      	cmp	r3, #6
 80075f4:	d015      	beq.n	8007622 <HAL_TIM_Base_Start+0xae>
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80075fc:	d011      	beq.n	8007622 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	681a      	ldr	r2, [r3, #0]
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	f042 0201 	orr.w	r2, r2, #1
 800760c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800760e:	e008      	b.n	8007622 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	681a      	ldr	r2, [r3, #0]
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	f042 0201 	orr.w	r2, r2, #1
 800761e:	601a      	str	r2, [r3, #0]
 8007620:	e000      	b.n	8007624 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007622:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007624:	2300      	movs	r3, #0
}
 8007626:	4618      	mov	r0, r3
 8007628:	3714      	adds	r7, #20
 800762a:	46bd      	mov	sp, r7
 800762c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007630:	4770      	bx	lr
 8007632:	bf00      	nop
 8007634:	40012c00 	.word	0x40012c00
 8007638:	40000400 	.word	0x40000400
 800763c:	40000800 	.word	0x40000800
 8007640:	40000c00 	.word	0x40000c00
 8007644:	40013400 	.word	0x40013400
 8007648:	40014000 	.word	0x40014000
 800764c:	40015000 	.word	0x40015000
 8007650:	00010007 	.word	0x00010007

08007654 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007654:	b580      	push	{r7, lr}
 8007656:	b084      	sub	sp, #16
 8007658:	af00      	add	r7, sp, #0
 800765a:	6078      	str	r0, [r7, #4]
 800765c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800765e:	2300      	movs	r3, #0
 8007660:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007668:	2b01      	cmp	r3, #1
 800766a:	d101      	bne.n	8007670 <HAL_TIM_ConfigClockSource+0x1c>
 800766c:	2302      	movs	r3, #2
 800766e:	e0f6      	b.n	800785e <HAL_TIM_ConfigClockSource+0x20a>
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	2201      	movs	r2, #1
 8007674:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	2202      	movs	r2, #2
 800767c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	689b      	ldr	r3, [r3, #8]
 8007686:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007688:	68bb      	ldr	r3, [r7, #8]
 800768a:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800768e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007692:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007694:	68bb      	ldr	r3, [r7, #8]
 8007696:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800769a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	68ba      	ldr	r2, [r7, #8]
 80076a2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80076a4:	683b      	ldr	r3, [r7, #0]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	4a6f      	ldr	r2, [pc, #444]	; (8007868 <HAL_TIM_ConfigClockSource+0x214>)
 80076aa:	4293      	cmp	r3, r2
 80076ac:	f000 80c1 	beq.w	8007832 <HAL_TIM_ConfigClockSource+0x1de>
 80076b0:	4a6d      	ldr	r2, [pc, #436]	; (8007868 <HAL_TIM_ConfigClockSource+0x214>)
 80076b2:	4293      	cmp	r3, r2
 80076b4:	f200 80c6 	bhi.w	8007844 <HAL_TIM_ConfigClockSource+0x1f0>
 80076b8:	4a6c      	ldr	r2, [pc, #432]	; (800786c <HAL_TIM_ConfigClockSource+0x218>)
 80076ba:	4293      	cmp	r3, r2
 80076bc:	f000 80b9 	beq.w	8007832 <HAL_TIM_ConfigClockSource+0x1de>
 80076c0:	4a6a      	ldr	r2, [pc, #424]	; (800786c <HAL_TIM_ConfigClockSource+0x218>)
 80076c2:	4293      	cmp	r3, r2
 80076c4:	f200 80be 	bhi.w	8007844 <HAL_TIM_ConfigClockSource+0x1f0>
 80076c8:	4a69      	ldr	r2, [pc, #420]	; (8007870 <HAL_TIM_ConfigClockSource+0x21c>)
 80076ca:	4293      	cmp	r3, r2
 80076cc:	f000 80b1 	beq.w	8007832 <HAL_TIM_ConfigClockSource+0x1de>
 80076d0:	4a67      	ldr	r2, [pc, #412]	; (8007870 <HAL_TIM_ConfigClockSource+0x21c>)
 80076d2:	4293      	cmp	r3, r2
 80076d4:	f200 80b6 	bhi.w	8007844 <HAL_TIM_ConfigClockSource+0x1f0>
 80076d8:	4a66      	ldr	r2, [pc, #408]	; (8007874 <HAL_TIM_ConfigClockSource+0x220>)
 80076da:	4293      	cmp	r3, r2
 80076dc:	f000 80a9 	beq.w	8007832 <HAL_TIM_ConfigClockSource+0x1de>
 80076e0:	4a64      	ldr	r2, [pc, #400]	; (8007874 <HAL_TIM_ConfigClockSource+0x220>)
 80076e2:	4293      	cmp	r3, r2
 80076e4:	f200 80ae 	bhi.w	8007844 <HAL_TIM_ConfigClockSource+0x1f0>
 80076e8:	4a63      	ldr	r2, [pc, #396]	; (8007878 <HAL_TIM_ConfigClockSource+0x224>)
 80076ea:	4293      	cmp	r3, r2
 80076ec:	f000 80a1 	beq.w	8007832 <HAL_TIM_ConfigClockSource+0x1de>
 80076f0:	4a61      	ldr	r2, [pc, #388]	; (8007878 <HAL_TIM_ConfigClockSource+0x224>)
 80076f2:	4293      	cmp	r3, r2
 80076f4:	f200 80a6 	bhi.w	8007844 <HAL_TIM_ConfigClockSource+0x1f0>
 80076f8:	4a60      	ldr	r2, [pc, #384]	; (800787c <HAL_TIM_ConfigClockSource+0x228>)
 80076fa:	4293      	cmp	r3, r2
 80076fc:	f000 8099 	beq.w	8007832 <HAL_TIM_ConfigClockSource+0x1de>
 8007700:	4a5e      	ldr	r2, [pc, #376]	; (800787c <HAL_TIM_ConfigClockSource+0x228>)
 8007702:	4293      	cmp	r3, r2
 8007704:	f200 809e 	bhi.w	8007844 <HAL_TIM_ConfigClockSource+0x1f0>
 8007708:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800770c:	f000 8091 	beq.w	8007832 <HAL_TIM_ConfigClockSource+0x1de>
 8007710:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8007714:	f200 8096 	bhi.w	8007844 <HAL_TIM_ConfigClockSource+0x1f0>
 8007718:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800771c:	f000 8089 	beq.w	8007832 <HAL_TIM_ConfigClockSource+0x1de>
 8007720:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007724:	f200 808e 	bhi.w	8007844 <HAL_TIM_ConfigClockSource+0x1f0>
 8007728:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800772c:	d03e      	beq.n	80077ac <HAL_TIM_ConfigClockSource+0x158>
 800772e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007732:	f200 8087 	bhi.w	8007844 <HAL_TIM_ConfigClockSource+0x1f0>
 8007736:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800773a:	f000 8086 	beq.w	800784a <HAL_TIM_ConfigClockSource+0x1f6>
 800773e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007742:	d87f      	bhi.n	8007844 <HAL_TIM_ConfigClockSource+0x1f0>
 8007744:	2b70      	cmp	r3, #112	; 0x70
 8007746:	d01a      	beq.n	800777e <HAL_TIM_ConfigClockSource+0x12a>
 8007748:	2b70      	cmp	r3, #112	; 0x70
 800774a:	d87b      	bhi.n	8007844 <HAL_TIM_ConfigClockSource+0x1f0>
 800774c:	2b60      	cmp	r3, #96	; 0x60
 800774e:	d050      	beq.n	80077f2 <HAL_TIM_ConfigClockSource+0x19e>
 8007750:	2b60      	cmp	r3, #96	; 0x60
 8007752:	d877      	bhi.n	8007844 <HAL_TIM_ConfigClockSource+0x1f0>
 8007754:	2b50      	cmp	r3, #80	; 0x50
 8007756:	d03c      	beq.n	80077d2 <HAL_TIM_ConfigClockSource+0x17e>
 8007758:	2b50      	cmp	r3, #80	; 0x50
 800775a:	d873      	bhi.n	8007844 <HAL_TIM_ConfigClockSource+0x1f0>
 800775c:	2b40      	cmp	r3, #64	; 0x40
 800775e:	d058      	beq.n	8007812 <HAL_TIM_ConfigClockSource+0x1be>
 8007760:	2b40      	cmp	r3, #64	; 0x40
 8007762:	d86f      	bhi.n	8007844 <HAL_TIM_ConfigClockSource+0x1f0>
 8007764:	2b30      	cmp	r3, #48	; 0x30
 8007766:	d064      	beq.n	8007832 <HAL_TIM_ConfigClockSource+0x1de>
 8007768:	2b30      	cmp	r3, #48	; 0x30
 800776a:	d86b      	bhi.n	8007844 <HAL_TIM_ConfigClockSource+0x1f0>
 800776c:	2b20      	cmp	r3, #32
 800776e:	d060      	beq.n	8007832 <HAL_TIM_ConfigClockSource+0x1de>
 8007770:	2b20      	cmp	r3, #32
 8007772:	d867      	bhi.n	8007844 <HAL_TIM_ConfigClockSource+0x1f0>
 8007774:	2b00      	cmp	r3, #0
 8007776:	d05c      	beq.n	8007832 <HAL_TIM_ConfigClockSource+0x1de>
 8007778:	2b10      	cmp	r3, #16
 800777a:	d05a      	beq.n	8007832 <HAL_TIM_ConfigClockSource+0x1de>
 800777c:	e062      	b.n	8007844 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	6818      	ldr	r0, [r3, #0]
 8007782:	683b      	ldr	r3, [r7, #0]
 8007784:	6899      	ldr	r1, [r3, #8]
 8007786:	683b      	ldr	r3, [r7, #0]
 8007788:	685a      	ldr	r2, [r3, #4]
 800778a:	683b      	ldr	r3, [r7, #0]
 800778c:	68db      	ldr	r3, [r3, #12]
 800778e:	f000 f99b 	bl	8007ac8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	689b      	ldr	r3, [r3, #8]
 8007798:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800779a:	68bb      	ldr	r3, [r7, #8]
 800779c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80077a0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	68ba      	ldr	r2, [r7, #8]
 80077a8:	609a      	str	r2, [r3, #8]
      break;
 80077aa:	e04f      	b.n	800784c <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	6818      	ldr	r0, [r3, #0]
 80077b0:	683b      	ldr	r3, [r7, #0]
 80077b2:	6899      	ldr	r1, [r3, #8]
 80077b4:	683b      	ldr	r3, [r7, #0]
 80077b6:	685a      	ldr	r2, [r3, #4]
 80077b8:	683b      	ldr	r3, [r7, #0]
 80077ba:	68db      	ldr	r3, [r3, #12]
 80077bc:	f000 f984 	bl	8007ac8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	689a      	ldr	r2, [r3, #8]
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80077ce:	609a      	str	r2, [r3, #8]
      break;
 80077d0:	e03c      	b.n	800784c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	6818      	ldr	r0, [r3, #0]
 80077d6:	683b      	ldr	r3, [r7, #0]
 80077d8:	6859      	ldr	r1, [r3, #4]
 80077da:	683b      	ldr	r3, [r7, #0]
 80077dc:	68db      	ldr	r3, [r3, #12]
 80077de:	461a      	mov	r2, r3
 80077e0:	f000 f8f6 	bl	80079d0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	2150      	movs	r1, #80	; 0x50
 80077ea:	4618      	mov	r0, r3
 80077ec:	f000 f94f 	bl	8007a8e <TIM_ITRx_SetConfig>
      break;
 80077f0:	e02c      	b.n	800784c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	6818      	ldr	r0, [r3, #0]
 80077f6:	683b      	ldr	r3, [r7, #0]
 80077f8:	6859      	ldr	r1, [r3, #4]
 80077fa:	683b      	ldr	r3, [r7, #0]
 80077fc:	68db      	ldr	r3, [r3, #12]
 80077fe:	461a      	mov	r2, r3
 8007800:	f000 f915 	bl	8007a2e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	2160      	movs	r1, #96	; 0x60
 800780a:	4618      	mov	r0, r3
 800780c:	f000 f93f 	bl	8007a8e <TIM_ITRx_SetConfig>
      break;
 8007810:	e01c      	b.n	800784c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	6818      	ldr	r0, [r3, #0]
 8007816:	683b      	ldr	r3, [r7, #0]
 8007818:	6859      	ldr	r1, [r3, #4]
 800781a:	683b      	ldr	r3, [r7, #0]
 800781c:	68db      	ldr	r3, [r3, #12]
 800781e:	461a      	mov	r2, r3
 8007820:	f000 f8d6 	bl	80079d0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	2140      	movs	r1, #64	; 0x40
 800782a:	4618      	mov	r0, r3
 800782c:	f000 f92f 	bl	8007a8e <TIM_ITRx_SetConfig>
      break;
 8007830:	e00c      	b.n	800784c <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681a      	ldr	r2, [r3, #0]
 8007836:	683b      	ldr	r3, [r7, #0]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	4619      	mov	r1, r3
 800783c:	4610      	mov	r0, r2
 800783e:	f000 f926 	bl	8007a8e <TIM_ITRx_SetConfig>
      break;
 8007842:	e003      	b.n	800784c <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8007844:	2301      	movs	r3, #1
 8007846:	73fb      	strb	r3, [r7, #15]
      break;
 8007848:	e000      	b.n	800784c <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800784a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	2201      	movs	r2, #1
 8007850:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	2200      	movs	r2, #0
 8007858:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800785c:	7bfb      	ldrb	r3, [r7, #15]
}
 800785e:	4618      	mov	r0, r3
 8007860:	3710      	adds	r7, #16
 8007862:	46bd      	mov	sp, r7
 8007864:	bd80      	pop	{r7, pc}
 8007866:	bf00      	nop
 8007868:	00100070 	.word	0x00100070
 800786c:	00100060 	.word	0x00100060
 8007870:	00100050 	.word	0x00100050
 8007874:	00100040 	.word	0x00100040
 8007878:	00100030 	.word	0x00100030
 800787c:	00100020 	.word	0x00100020

08007880 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007880:	b480      	push	{r7}
 8007882:	b085      	sub	sp, #20
 8007884:	af00      	add	r7, sp, #0
 8007886:	6078      	str	r0, [r7, #4]
 8007888:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	4a46      	ldr	r2, [pc, #280]	; (80079ac <TIM_Base_SetConfig+0x12c>)
 8007894:	4293      	cmp	r3, r2
 8007896:	d017      	beq.n	80078c8 <TIM_Base_SetConfig+0x48>
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800789e:	d013      	beq.n	80078c8 <TIM_Base_SetConfig+0x48>
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	4a43      	ldr	r2, [pc, #268]	; (80079b0 <TIM_Base_SetConfig+0x130>)
 80078a4:	4293      	cmp	r3, r2
 80078a6:	d00f      	beq.n	80078c8 <TIM_Base_SetConfig+0x48>
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	4a42      	ldr	r2, [pc, #264]	; (80079b4 <TIM_Base_SetConfig+0x134>)
 80078ac:	4293      	cmp	r3, r2
 80078ae:	d00b      	beq.n	80078c8 <TIM_Base_SetConfig+0x48>
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	4a41      	ldr	r2, [pc, #260]	; (80079b8 <TIM_Base_SetConfig+0x138>)
 80078b4:	4293      	cmp	r3, r2
 80078b6:	d007      	beq.n	80078c8 <TIM_Base_SetConfig+0x48>
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	4a40      	ldr	r2, [pc, #256]	; (80079bc <TIM_Base_SetConfig+0x13c>)
 80078bc:	4293      	cmp	r3, r2
 80078be:	d003      	beq.n	80078c8 <TIM_Base_SetConfig+0x48>
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	4a3f      	ldr	r2, [pc, #252]	; (80079c0 <TIM_Base_SetConfig+0x140>)
 80078c4:	4293      	cmp	r3, r2
 80078c6:	d108      	bne.n	80078da <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80078ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80078d0:	683b      	ldr	r3, [r7, #0]
 80078d2:	685b      	ldr	r3, [r3, #4]
 80078d4:	68fa      	ldr	r2, [r7, #12]
 80078d6:	4313      	orrs	r3, r2
 80078d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	4a33      	ldr	r2, [pc, #204]	; (80079ac <TIM_Base_SetConfig+0x12c>)
 80078de:	4293      	cmp	r3, r2
 80078e0:	d023      	beq.n	800792a <TIM_Base_SetConfig+0xaa>
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80078e8:	d01f      	beq.n	800792a <TIM_Base_SetConfig+0xaa>
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	4a30      	ldr	r2, [pc, #192]	; (80079b0 <TIM_Base_SetConfig+0x130>)
 80078ee:	4293      	cmp	r3, r2
 80078f0:	d01b      	beq.n	800792a <TIM_Base_SetConfig+0xaa>
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	4a2f      	ldr	r2, [pc, #188]	; (80079b4 <TIM_Base_SetConfig+0x134>)
 80078f6:	4293      	cmp	r3, r2
 80078f8:	d017      	beq.n	800792a <TIM_Base_SetConfig+0xaa>
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	4a2e      	ldr	r2, [pc, #184]	; (80079b8 <TIM_Base_SetConfig+0x138>)
 80078fe:	4293      	cmp	r3, r2
 8007900:	d013      	beq.n	800792a <TIM_Base_SetConfig+0xaa>
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	4a2d      	ldr	r2, [pc, #180]	; (80079bc <TIM_Base_SetConfig+0x13c>)
 8007906:	4293      	cmp	r3, r2
 8007908:	d00f      	beq.n	800792a <TIM_Base_SetConfig+0xaa>
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	4a2d      	ldr	r2, [pc, #180]	; (80079c4 <TIM_Base_SetConfig+0x144>)
 800790e:	4293      	cmp	r3, r2
 8007910:	d00b      	beq.n	800792a <TIM_Base_SetConfig+0xaa>
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	4a2c      	ldr	r2, [pc, #176]	; (80079c8 <TIM_Base_SetConfig+0x148>)
 8007916:	4293      	cmp	r3, r2
 8007918:	d007      	beq.n	800792a <TIM_Base_SetConfig+0xaa>
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	4a2b      	ldr	r2, [pc, #172]	; (80079cc <TIM_Base_SetConfig+0x14c>)
 800791e:	4293      	cmp	r3, r2
 8007920:	d003      	beq.n	800792a <TIM_Base_SetConfig+0xaa>
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	4a26      	ldr	r2, [pc, #152]	; (80079c0 <TIM_Base_SetConfig+0x140>)
 8007926:	4293      	cmp	r3, r2
 8007928:	d108      	bne.n	800793c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007930:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007932:	683b      	ldr	r3, [r7, #0]
 8007934:	68db      	ldr	r3, [r3, #12]
 8007936:	68fa      	ldr	r2, [r7, #12]
 8007938:	4313      	orrs	r3, r2
 800793a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007942:	683b      	ldr	r3, [r7, #0]
 8007944:	695b      	ldr	r3, [r3, #20]
 8007946:	4313      	orrs	r3, r2
 8007948:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	68fa      	ldr	r2, [r7, #12]
 800794e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007950:	683b      	ldr	r3, [r7, #0]
 8007952:	689a      	ldr	r2, [r3, #8]
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007958:	683b      	ldr	r3, [r7, #0]
 800795a:	681a      	ldr	r2, [r3, #0]
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	4a12      	ldr	r2, [pc, #72]	; (80079ac <TIM_Base_SetConfig+0x12c>)
 8007964:	4293      	cmp	r3, r2
 8007966:	d013      	beq.n	8007990 <TIM_Base_SetConfig+0x110>
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	4a14      	ldr	r2, [pc, #80]	; (80079bc <TIM_Base_SetConfig+0x13c>)
 800796c:	4293      	cmp	r3, r2
 800796e:	d00f      	beq.n	8007990 <TIM_Base_SetConfig+0x110>
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	4a14      	ldr	r2, [pc, #80]	; (80079c4 <TIM_Base_SetConfig+0x144>)
 8007974:	4293      	cmp	r3, r2
 8007976:	d00b      	beq.n	8007990 <TIM_Base_SetConfig+0x110>
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	4a13      	ldr	r2, [pc, #76]	; (80079c8 <TIM_Base_SetConfig+0x148>)
 800797c:	4293      	cmp	r3, r2
 800797e:	d007      	beq.n	8007990 <TIM_Base_SetConfig+0x110>
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	4a12      	ldr	r2, [pc, #72]	; (80079cc <TIM_Base_SetConfig+0x14c>)
 8007984:	4293      	cmp	r3, r2
 8007986:	d003      	beq.n	8007990 <TIM_Base_SetConfig+0x110>
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	4a0d      	ldr	r2, [pc, #52]	; (80079c0 <TIM_Base_SetConfig+0x140>)
 800798c:	4293      	cmp	r3, r2
 800798e:	d103      	bne.n	8007998 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007990:	683b      	ldr	r3, [r7, #0]
 8007992:	691a      	ldr	r2, [r3, #16]
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	2201      	movs	r2, #1
 800799c:	615a      	str	r2, [r3, #20]
}
 800799e:	bf00      	nop
 80079a0:	3714      	adds	r7, #20
 80079a2:	46bd      	mov	sp, r7
 80079a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a8:	4770      	bx	lr
 80079aa:	bf00      	nop
 80079ac:	40012c00 	.word	0x40012c00
 80079b0:	40000400 	.word	0x40000400
 80079b4:	40000800 	.word	0x40000800
 80079b8:	40000c00 	.word	0x40000c00
 80079bc:	40013400 	.word	0x40013400
 80079c0:	40015000 	.word	0x40015000
 80079c4:	40014000 	.word	0x40014000
 80079c8:	40014400 	.word	0x40014400
 80079cc:	40014800 	.word	0x40014800

080079d0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80079d0:	b480      	push	{r7}
 80079d2:	b087      	sub	sp, #28
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	60f8      	str	r0, [r7, #12]
 80079d8:	60b9      	str	r1, [r7, #8]
 80079da:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	6a1b      	ldr	r3, [r3, #32]
 80079e0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	6a1b      	ldr	r3, [r3, #32]
 80079e6:	f023 0201 	bic.w	r2, r3, #1
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	699b      	ldr	r3, [r3, #24]
 80079f2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80079f4:	693b      	ldr	r3, [r7, #16]
 80079f6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80079fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	011b      	lsls	r3, r3, #4
 8007a00:	693a      	ldr	r2, [r7, #16]
 8007a02:	4313      	orrs	r3, r2
 8007a04:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007a06:	697b      	ldr	r3, [r7, #20]
 8007a08:	f023 030a 	bic.w	r3, r3, #10
 8007a0c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007a0e:	697a      	ldr	r2, [r7, #20]
 8007a10:	68bb      	ldr	r3, [r7, #8]
 8007a12:	4313      	orrs	r3, r2
 8007a14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	693a      	ldr	r2, [r7, #16]
 8007a1a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	697a      	ldr	r2, [r7, #20]
 8007a20:	621a      	str	r2, [r3, #32]
}
 8007a22:	bf00      	nop
 8007a24:	371c      	adds	r7, #28
 8007a26:	46bd      	mov	sp, r7
 8007a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a2c:	4770      	bx	lr

08007a2e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007a2e:	b480      	push	{r7}
 8007a30:	b087      	sub	sp, #28
 8007a32:	af00      	add	r7, sp, #0
 8007a34:	60f8      	str	r0, [r7, #12]
 8007a36:	60b9      	str	r1, [r7, #8]
 8007a38:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	6a1b      	ldr	r3, [r3, #32]
 8007a3e:	f023 0210 	bic.w	r2, r3, #16
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	699b      	ldr	r3, [r3, #24]
 8007a4a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	6a1b      	ldr	r3, [r3, #32]
 8007a50:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007a52:	697b      	ldr	r3, [r7, #20]
 8007a54:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007a58:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	031b      	lsls	r3, r3, #12
 8007a5e:	697a      	ldr	r2, [r7, #20]
 8007a60:	4313      	orrs	r3, r2
 8007a62:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007a64:	693b      	ldr	r3, [r7, #16]
 8007a66:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007a6a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007a6c:	68bb      	ldr	r3, [r7, #8]
 8007a6e:	011b      	lsls	r3, r3, #4
 8007a70:	693a      	ldr	r2, [r7, #16]
 8007a72:	4313      	orrs	r3, r2
 8007a74:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	697a      	ldr	r2, [r7, #20]
 8007a7a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	693a      	ldr	r2, [r7, #16]
 8007a80:	621a      	str	r2, [r3, #32]
}
 8007a82:	bf00      	nop
 8007a84:	371c      	adds	r7, #28
 8007a86:	46bd      	mov	sp, r7
 8007a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a8c:	4770      	bx	lr

08007a8e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007a8e:	b480      	push	{r7}
 8007a90:	b085      	sub	sp, #20
 8007a92:	af00      	add	r7, sp, #0
 8007a94:	6078      	str	r0, [r7, #4]
 8007a96:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	689b      	ldr	r3, [r3, #8]
 8007a9c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8007aa4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007aa8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007aaa:	683a      	ldr	r2, [r7, #0]
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	4313      	orrs	r3, r2
 8007ab0:	f043 0307 	orr.w	r3, r3, #7
 8007ab4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	68fa      	ldr	r2, [r7, #12]
 8007aba:	609a      	str	r2, [r3, #8]
}
 8007abc:	bf00      	nop
 8007abe:	3714      	adds	r7, #20
 8007ac0:	46bd      	mov	sp, r7
 8007ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac6:	4770      	bx	lr

08007ac8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007ac8:	b480      	push	{r7}
 8007aca:	b087      	sub	sp, #28
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	60f8      	str	r0, [r7, #12]
 8007ad0:	60b9      	str	r1, [r7, #8]
 8007ad2:	607a      	str	r2, [r7, #4]
 8007ad4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	689b      	ldr	r3, [r3, #8]
 8007ada:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007adc:	697b      	ldr	r3, [r7, #20]
 8007ade:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007ae2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007ae4:	683b      	ldr	r3, [r7, #0]
 8007ae6:	021a      	lsls	r2, r3, #8
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	431a      	orrs	r2, r3
 8007aec:	68bb      	ldr	r3, [r7, #8]
 8007aee:	4313      	orrs	r3, r2
 8007af0:	697a      	ldr	r2, [r7, #20]
 8007af2:	4313      	orrs	r3, r2
 8007af4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	697a      	ldr	r2, [r7, #20]
 8007afa:	609a      	str	r2, [r3, #8]
}
 8007afc:	bf00      	nop
 8007afe:	371c      	adds	r7, #28
 8007b00:	46bd      	mov	sp, r7
 8007b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b06:	4770      	bx	lr

08007b08 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007b08:	b480      	push	{r7}
 8007b0a:	b085      	sub	sp, #20
 8007b0c:	af00      	add	r7, sp, #0
 8007b0e:	6078      	str	r0, [r7, #4]
 8007b10:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007b18:	2b01      	cmp	r3, #1
 8007b1a:	d101      	bne.n	8007b20 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007b1c:	2302      	movs	r3, #2
 8007b1e:	e074      	b.n	8007c0a <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	2201      	movs	r2, #1
 8007b24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	2202      	movs	r2, #2
 8007b2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	685b      	ldr	r3, [r3, #4]
 8007b36:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	689b      	ldr	r3, [r3, #8]
 8007b3e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	4a34      	ldr	r2, [pc, #208]	; (8007c18 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007b46:	4293      	cmp	r3, r2
 8007b48:	d009      	beq.n	8007b5e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	4a33      	ldr	r2, [pc, #204]	; (8007c1c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007b50:	4293      	cmp	r3, r2
 8007b52:	d004      	beq.n	8007b5e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	4a31      	ldr	r2, [pc, #196]	; (8007c20 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007b5a:	4293      	cmp	r3, r2
 8007b5c:	d108      	bne.n	8007b70 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007b64:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007b66:	683b      	ldr	r3, [r7, #0]
 8007b68:	685b      	ldr	r3, [r3, #4]
 8007b6a:	68fa      	ldr	r2, [r7, #12]
 8007b6c:	4313      	orrs	r3, r2
 8007b6e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8007b76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b7a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007b7c:	683b      	ldr	r3, [r7, #0]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	68fa      	ldr	r2, [r7, #12]
 8007b82:	4313      	orrs	r3, r2
 8007b84:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	68fa      	ldr	r2, [r7, #12]
 8007b8c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	4a21      	ldr	r2, [pc, #132]	; (8007c18 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007b94:	4293      	cmp	r3, r2
 8007b96:	d022      	beq.n	8007bde <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007ba0:	d01d      	beq.n	8007bde <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	4a1f      	ldr	r2, [pc, #124]	; (8007c24 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8007ba8:	4293      	cmp	r3, r2
 8007baa:	d018      	beq.n	8007bde <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	4a1d      	ldr	r2, [pc, #116]	; (8007c28 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8007bb2:	4293      	cmp	r3, r2
 8007bb4:	d013      	beq.n	8007bde <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	4a1c      	ldr	r2, [pc, #112]	; (8007c2c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8007bbc:	4293      	cmp	r3, r2
 8007bbe:	d00e      	beq.n	8007bde <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	4a15      	ldr	r2, [pc, #84]	; (8007c1c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007bc6:	4293      	cmp	r3, r2
 8007bc8:	d009      	beq.n	8007bde <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	4a18      	ldr	r2, [pc, #96]	; (8007c30 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8007bd0:	4293      	cmp	r3, r2
 8007bd2:	d004      	beq.n	8007bde <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	4a11      	ldr	r2, [pc, #68]	; (8007c20 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007bda:	4293      	cmp	r3, r2
 8007bdc:	d10c      	bne.n	8007bf8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007bde:	68bb      	ldr	r3, [r7, #8]
 8007be0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007be4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007be6:	683b      	ldr	r3, [r7, #0]
 8007be8:	689b      	ldr	r3, [r3, #8]
 8007bea:	68ba      	ldr	r2, [r7, #8]
 8007bec:	4313      	orrs	r3, r2
 8007bee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	68ba      	ldr	r2, [r7, #8]
 8007bf6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	2201      	movs	r2, #1
 8007bfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	2200      	movs	r2, #0
 8007c04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007c08:	2300      	movs	r3, #0
}
 8007c0a:	4618      	mov	r0, r3
 8007c0c:	3714      	adds	r7, #20
 8007c0e:	46bd      	mov	sp, r7
 8007c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c14:	4770      	bx	lr
 8007c16:	bf00      	nop
 8007c18:	40012c00 	.word	0x40012c00
 8007c1c:	40013400 	.word	0x40013400
 8007c20:	40015000 	.word	0x40015000
 8007c24:	40000400 	.word	0x40000400
 8007c28:	40000800 	.word	0x40000800
 8007c2c:	40000c00 	.word	0x40000c00
 8007c30:	40014000 	.word	0x40014000

08007c34 <FMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device,
                                    FMC_NORSRAM_InitTypeDef *Init)
{
 8007c34:	b480      	push	{r7}
 8007c36:	b087      	sub	sp, #28
 8007c38:	af00      	add	r7, sp, #0
 8007c3a:	6078      	str	r0, [r7, #4]
 8007c3c:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_PAGESIZE(Init->PageSize));
  assert_param(IS_FMC_NBL_SETUPTIME(Init->NBLSetupTime));
  assert_param(IS_FUNCTIONAL_STATE(Init->MaxChipSelectPulse));

  /* Disable NORSRAM Device */
  __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
 8007c3e:	683b      	ldr	r3, [r7, #0]
 8007c40:	681a      	ldr	r2, [r3, #0]
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c48:	683a      	ldr	r2, [r7, #0]
 8007c4a:	6812      	ldr	r2, [r2, #0]
 8007c4c:	f023 0101 	bic.w	r1, r3, #1
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 8007c56:	683b      	ldr	r3, [r7, #0]
 8007c58:	689b      	ldr	r3, [r3, #8]
 8007c5a:	2b08      	cmp	r3, #8
 8007c5c:	d102      	bne.n	8007c64 <FMC_NORSRAM_Init+0x30>
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8007c5e:	2340      	movs	r3, #64	; 0x40
 8007c60:	617b      	str	r3, [r7, #20]
 8007c62:	e001      	b.n	8007c68 <FMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8007c64:	2300      	movs	r3, #0
 8007c66:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 8007c68:	683b      	ldr	r3, [r7, #0]
 8007c6a:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 8007c6c:	697b      	ldr	r3, [r7, #20]
 8007c6e:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 8007c70:	683b      	ldr	r3, [r7, #0]
 8007c72:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8007c74:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 8007c76:	683b      	ldr	r3, [r7, #0]
 8007c78:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 8007c7a:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 8007c7c:	683b      	ldr	r3, [r7, #0]
 8007c7e:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 8007c80:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 8007c82:	683b      	ldr	r3, [r7, #0]
 8007c84:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 8007c86:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 8007c88:	683b      	ldr	r3, [r7, #0]
 8007c8a:	699b      	ldr	r3, [r3, #24]
              Init->WaitSignalPolarity      | \
 8007c8c:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 8007c8e:	683b      	ldr	r3, [r7, #0]
 8007c90:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalActive        | \
 8007c92:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8007c94:	683b      	ldr	r3, [r7, #0]
 8007c96:	6a1b      	ldr	r3, [r3, #32]
              Init->WriteOperation          | \
 8007c98:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 8007c9a:	683b      	ldr	r3, [r7, #0]
 8007c9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WaitSignal              | \
 8007c9e:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 8007ca0:	683b      	ldr	r3, [r7, #0]
 8007ca2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->ExtendedMode            | \
 8007ca4:	431a      	orrs	r2, r3
              Init->WriteBurst);
 8007ca6:	683b      	ldr	r3, [r7, #0]
 8007ca8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  btcr_reg = (flashaccess                   | \
 8007caa:	4313      	orrs	r3, r2
 8007cac:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->ContinuousClock;
 8007cae:	683b      	ldr	r3, [r7, #0]
 8007cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007cb2:	693a      	ldr	r2, [r7, #16]
 8007cb4:	4313      	orrs	r3, r2
 8007cb6:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->WriteFifo;
 8007cb8:	683b      	ldr	r3, [r7, #0]
 8007cba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007cbc:	693a      	ldr	r2, [r7, #16]
 8007cbe:	4313      	orrs	r3, r2
 8007cc0:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->NBLSetupTime;
 8007cc2:	683b      	ldr	r3, [r7, #0]
 8007cc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007cc6:	693a      	ldr	r2, [r7, #16]
 8007cc8:	4313      	orrs	r3, r2
 8007cca:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->PageSize;
 8007ccc:	683b      	ldr	r3, [r7, #0]
 8007cce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cd0:	693a      	ldr	r2, [r7, #16]
 8007cd2:	4313      	orrs	r3, r2
 8007cd4:	613b      	str	r3, [r7, #16]

  mask = (FMC_BCRx_MBKEN                |
 8007cd6:	4b3e      	ldr	r3, [pc, #248]	; (8007dd0 <FMC_NORSRAM_Init+0x19c>)
 8007cd8:	60fb      	str	r3, [r7, #12]
          FMC_BCRx_WAITEN               |
          FMC_BCRx_EXTMOD               |
          FMC_BCRx_ASYNCWAIT            |
          FMC_BCRx_CBURSTRW);

  mask |= FMC_BCR1_CCLKEN;
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007ce0:	60fb      	str	r3, [r7, #12]
  mask |= FMC_BCR1_WFDIS;
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007ce8:	60fb      	str	r3, [r7, #12]
  mask |= FMC_BCRx_NBLSET;
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	f443 0340 	orr.w	r3, r3, #12582912	; 0xc00000
 8007cf0:	60fb      	str	r3, [r7, #12]
  mask |= FMC_BCRx_CPSIZE;
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8007cf8:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8007cfa:	683b      	ldr	r3, [r7, #0]
 8007cfc:	681a      	ldr	r2, [r3, #0]
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	43db      	mvns	r3, r3
 8007d08:	ea02 0103 	and.w	r1, r2, r3
 8007d0c:	683b      	ldr	r3, [r7, #0]
 8007d0e:	681a      	ldr	r2, [r3, #0]
 8007d10:	693b      	ldr	r3, [r7, #16]
 8007d12:	4319      	orrs	r1, r3
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 8007d1a:	683b      	ldr	r3, [r7, #0]
 8007d1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d1e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007d22:	d10c      	bne.n	8007d3e <FMC_NORSRAM_Init+0x10a>
 8007d24:	683b      	ldr	r3, [r7, #0]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d008      	beq.n	8007d3e <FMC_NORSRAM_Init+0x10a>
  {
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007d34:	683b      	ldr	r3, [r7, #0]
 8007d36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d38:	431a      	orrs	r2, r3
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	601a      	str	r2, [r3, #0]
  }

  if (Init->NSBank != FMC_NORSRAM_BANK1)
 8007d3e:	683b      	ldr	r3, [r7, #0]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d006      	beq.n	8007d54 <FMC_NORSRAM_Init+0x120>
  {
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	681a      	ldr	r2, [r3, #0]
 8007d4a:	683b      	ldr	r3, [r7, #0]
 8007d4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d4e:	431a      	orrs	r2, r3
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	601a      	str	r2, [r3, #0]
  }

  /* Check PSRAM chip select counter state */
  if (Init->MaxChipSelectPulse == ENABLE)
 8007d54:	683b      	ldr	r3, [r7, #0]
 8007d56:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007d5a:	2b01      	cmp	r3, #1
 8007d5c:	d12f      	bne.n	8007dbe <FMC_NORSRAM_Init+0x18a>
  {
    /* Check the parameters */
    assert_param(IS_FMC_MAX_CHIP_SELECT_PULSE_TIME(Init->MaxChipSelectPulseTime));

    /* Configure PSRAM chip select counter value */
    MODIFY_REG(Device->PCSCNTR, FMC_PCSCNTR_CSCOUNT, (uint32_t)(Init->MaxChipSelectPulseTime));
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	6a1b      	ldr	r3, [r3, #32]
 8007d62:	0c1b      	lsrs	r3, r3, #16
 8007d64:	041b      	lsls	r3, r3, #16
 8007d66:	683a      	ldr	r2, [r7, #0]
 8007d68:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8007d6a:	431a      	orrs	r2, r3
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	621a      	str	r2, [r3, #32]

    /* Enable PSRAM chip select counter for the bank */
    switch (Init->NSBank)
 8007d70:	683b      	ldr	r3, [r7, #0]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	2b04      	cmp	r3, #4
 8007d76:	d014      	beq.n	8007da2 <FMC_NORSRAM_Init+0x16e>
 8007d78:	2b04      	cmp	r3, #4
 8007d7a:	d819      	bhi.n	8007db0 <FMC_NORSRAM_Init+0x17c>
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d002      	beq.n	8007d86 <FMC_NORSRAM_Init+0x152>
 8007d80:	2b02      	cmp	r3, #2
 8007d82:	d007      	beq.n	8007d94 <FMC_NORSRAM_Init+0x160>
 8007d84:	e014      	b.n	8007db0 <FMC_NORSRAM_Init+0x17c>
    {
      case FMC_NORSRAM_BANK1 :
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB1EN);
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	6a1b      	ldr	r3, [r3, #32]
 8007d8a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	621a      	str	r2, [r3, #32]
        break;
 8007d92:	e015      	b.n	8007dc0 <FMC_NORSRAM_Init+0x18c>

      case FMC_NORSRAM_BANK2 :
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB2EN);
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	6a1b      	ldr	r3, [r3, #32]
 8007d98:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	621a      	str	r2, [r3, #32]
        break;
 8007da0:	e00e      	b.n	8007dc0 <FMC_NORSRAM_Init+0x18c>

      case FMC_NORSRAM_BANK3 :
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB3EN);
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	6a1b      	ldr	r3, [r3, #32]
 8007da6:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	621a      	str	r2, [r3, #32]
        break;
 8007dae:	e007      	b.n	8007dc0 <FMC_NORSRAM_Init+0x18c>

      default :
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB4EN);
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	6a1b      	ldr	r3, [r3, #32]
 8007db4:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	621a      	str	r2, [r3, #32]
        break;
 8007dbc:	e000      	b.n	8007dc0 <FMC_NORSRAM_Init+0x18c>
    }
  }
 8007dbe:	bf00      	nop

  return HAL_OK;
 8007dc0:	2300      	movs	r3, #0
}
 8007dc2:	4618      	mov	r0, r3
 8007dc4:	371c      	adds	r7, #28
 8007dc6:	46bd      	mov	sp, r7
 8007dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dcc:	4770      	bx	lr
 8007dce:	bf00      	nop
 8007dd0:	0008fb7f 	.word	0x0008fb7f

08007dd4 <FMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device,
                                          FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8007dd4:	b480      	push	{r7}
 8007dd6:	b087      	sub	sp, #28
 8007dd8:	af00      	add	r7, sp, #0
 8007dda:	60f8      	str	r0, [r7, #12]
 8007ddc:	60b9      	str	r1, [r7, #8]
 8007dde:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FMC_NORSRAM_BANK(Bank));

  /* Set FMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	1c5a      	adds	r2, r3, #1
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007dea:	68bb      	ldr	r3, [r7, #8]
 8007dec:	681a      	ldr	r2, [r3, #0]
 8007dee:	68bb      	ldr	r3, [r7, #8]
 8007df0:	685b      	ldr	r3, [r3, #4]
 8007df2:	011b      	lsls	r3, r3, #4
 8007df4:	431a      	orrs	r2, r3
 8007df6:	68bb      	ldr	r3, [r7, #8]
 8007df8:	689b      	ldr	r3, [r3, #8]
 8007dfa:	021b      	lsls	r3, r3, #8
 8007dfc:	431a      	orrs	r2, r3
 8007dfe:	68bb      	ldr	r3, [r7, #8]
 8007e00:	68db      	ldr	r3, [r3, #12]
 8007e02:	079b      	lsls	r3, r3, #30
 8007e04:	431a      	orrs	r2, r3
 8007e06:	68bb      	ldr	r3, [r7, #8]
 8007e08:	691b      	ldr	r3, [r3, #16]
 8007e0a:	041b      	lsls	r3, r3, #16
 8007e0c:	431a      	orrs	r2, r3
 8007e0e:	68bb      	ldr	r3, [r7, #8]
 8007e10:	695b      	ldr	r3, [r3, #20]
 8007e12:	3b01      	subs	r3, #1
 8007e14:	051b      	lsls	r3, r3, #20
 8007e16:	431a      	orrs	r2, r3
 8007e18:	68bb      	ldr	r3, [r7, #8]
 8007e1a:	699b      	ldr	r3, [r3, #24]
 8007e1c:	3b02      	subs	r3, #2
 8007e1e:	061b      	lsls	r3, r3, #24
 8007e20:	ea42 0103 	orr.w	r1, r2, r3
 8007e24:	68bb      	ldr	r3, [r7, #8]
 8007e26:	69db      	ldr	r3, [r3, #28]
 8007e28:	687a      	ldr	r2, [r7, #4]
 8007e2a:	3201      	adds	r2, #1
 8007e2c:	4319      	orrs	r1, r3
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                                                       (((Timing->CLKDivision) - 1U)     << FMC_BTRx_CLKDIV_Pos)  |
                                                       (((Timing->DataLatency) - 2U)     << FMC_BTRx_DATLAT_Pos)  |
                                                       (Timing->AccessMode)));

  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if (HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007e3c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007e40:	d113      	bne.n	8007e6a <FMC_NORSRAM_Timing_Init+0x96>
  {
    tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~((0x0FU) << FMC_BTRx_CLKDIV_Pos));
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	685b      	ldr	r3, [r3, #4]
 8007e46:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007e4a:	617b      	str	r3, [r7, #20]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FMC_BTRx_CLKDIV_Pos);
 8007e4c:	68bb      	ldr	r3, [r7, #8]
 8007e4e:	695b      	ldr	r3, [r3, #20]
 8007e50:	3b01      	subs	r3, #1
 8007e52:	051b      	lsls	r3, r3, #20
 8007e54:	697a      	ldr	r2, [r7, #20]
 8007e56:	4313      	orrs	r3, r2
 8007e58:	617b      	str	r3, [r7, #20]
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1 + 1U], FMC_BTRx_CLKDIV, tmpr);
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	685b      	ldr	r3, [r3, #4]
 8007e5e:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8007e62:	697b      	ldr	r3, [r7, #20]
 8007e64:	431a      	orrs	r2, r3
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8007e6a:	2300      	movs	r3, #0
}
 8007e6c:	4618      	mov	r0, r3
 8007e6e:	371c      	adds	r7, #28
 8007e70:	46bd      	mov	sp, r7
 8007e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e76:	4770      	bx	lr

08007e78 <FMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 8007e78:	b480      	push	{r7}
 8007e7a:	b085      	sub	sp, #20
 8007e7c:	af00      	add	r7, sp, #0
 8007e7e:	60f8      	str	r0, [r7, #12]
 8007e80:	60b9      	str	r1, [r7, #8]
 8007e82:	607a      	str	r2, [r7, #4]
 8007e84:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 8007e86:	683b      	ldr	r3, [r7, #0]
 8007e88:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007e8c:	d121      	bne.n	8007ed2 <FMC_NORSRAM_Extended_Timing_Init+0x5a>
    assert_param(IS_FMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	687a      	ldr	r2, [r7, #4]
 8007e92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e96:	f003 627f 	and.w	r2, r3, #267386880	; 0xff00000
 8007e9a:	68bb      	ldr	r3, [r7, #8]
 8007e9c:	6819      	ldr	r1, [r3, #0]
 8007e9e:	68bb      	ldr	r3, [r7, #8]
 8007ea0:	685b      	ldr	r3, [r3, #4]
 8007ea2:	011b      	lsls	r3, r3, #4
 8007ea4:	4319      	orrs	r1, r3
 8007ea6:	68bb      	ldr	r3, [r7, #8]
 8007ea8:	689b      	ldr	r3, [r3, #8]
 8007eaa:	021b      	lsls	r3, r3, #8
 8007eac:	4319      	orrs	r1, r3
 8007eae:	68bb      	ldr	r3, [r7, #8]
 8007eb0:	68db      	ldr	r3, [r3, #12]
 8007eb2:	079b      	lsls	r3, r3, #30
 8007eb4:	4319      	orrs	r1, r3
 8007eb6:	68bb      	ldr	r3, [r7, #8]
 8007eb8:	69db      	ldr	r3, [r3, #28]
 8007eba:	4319      	orrs	r1, r3
 8007ebc:	68bb      	ldr	r3, [r7, #8]
 8007ebe:	691b      	ldr	r3, [r3, #16]
 8007ec0:	041b      	lsls	r3, r3, #16
 8007ec2:	430b      	orrs	r3, r1
 8007ec4:	ea42 0103 	orr.w	r1, r2, r3
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	687a      	ldr	r2, [r7, #4]
 8007ecc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8007ed0:	e005      	b.n	8007ede <FMC_NORSRAM_Extended_Timing_Init+0x66>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FMC_BWTRx_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	687a      	ldr	r2, [r7, #4]
 8007ed6:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8007eda:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 8007ede:	2300      	movs	r3, #0
}
 8007ee0:	4618      	mov	r0, r3
 8007ee2:	3714      	adds	r7, #20
 8007ee4:	46bd      	mov	sp, r7
 8007ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eea:	4770      	bx	lr

08007eec <LL_GPIO_SetPinMode>:
{
 8007eec:	b480      	push	{r7}
 8007eee:	b08b      	sub	sp, #44	; 0x2c
 8007ef0:	af00      	add	r7, sp, #0
 8007ef2:	60f8      	str	r0, [r7, #12]
 8007ef4:	60b9      	str	r1, [r7, #8]
 8007ef6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	681a      	ldr	r2, [r3, #0]
 8007efc:	68bb      	ldr	r3, [r7, #8]
 8007efe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007f00:	697b      	ldr	r3, [r7, #20]
 8007f02:	fa93 f3a3 	rbit	r3, r3
 8007f06:	613b      	str	r3, [r7, #16]
  return result;
 8007f08:	693b      	ldr	r3, [r7, #16]
 8007f0a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8007f0c:	69bb      	ldr	r3, [r7, #24]
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d101      	bne.n	8007f16 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8007f12:	2320      	movs	r3, #32
 8007f14:	e003      	b.n	8007f1e <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8007f16:	69bb      	ldr	r3, [r7, #24]
 8007f18:	fab3 f383 	clz	r3, r3
 8007f1c:	b2db      	uxtb	r3, r3
 8007f1e:	005b      	lsls	r3, r3, #1
 8007f20:	2103      	movs	r1, #3
 8007f22:	fa01 f303 	lsl.w	r3, r1, r3
 8007f26:	43db      	mvns	r3, r3
 8007f28:	401a      	ands	r2, r3
 8007f2a:	68bb      	ldr	r3, [r7, #8]
 8007f2c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007f2e:	6a3b      	ldr	r3, [r7, #32]
 8007f30:	fa93 f3a3 	rbit	r3, r3
 8007f34:	61fb      	str	r3, [r7, #28]
  return result;
 8007f36:	69fb      	ldr	r3, [r7, #28]
 8007f38:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8007f3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d101      	bne.n	8007f44 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8007f40:	2320      	movs	r3, #32
 8007f42:	e003      	b.n	8007f4c <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8007f44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f46:	fab3 f383 	clz	r3, r3
 8007f4a:	b2db      	uxtb	r3, r3
 8007f4c:	005b      	lsls	r3, r3, #1
 8007f4e:	6879      	ldr	r1, [r7, #4]
 8007f50:	fa01 f303 	lsl.w	r3, r1, r3
 8007f54:	431a      	orrs	r2, r3
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	601a      	str	r2, [r3, #0]
}
 8007f5a:	bf00      	nop
 8007f5c:	372c      	adds	r7, #44	; 0x2c
 8007f5e:	46bd      	mov	sp, r7
 8007f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f64:	4770      	bx	lr

08007f66 <LL_GPIO_SetPinOutputType>:
{
 8007f66:	b480      	push	{r7}
 8007f68:	b085      	sub	sp, #20
 8007f6a:	af00      	add	r7, sp, #0
 8007f6c:	60f8      	str	r0, [r7, #12]
 8007f6e:	60b9      	str	r1, [r7, #8]
 8007f70:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	685a      	ldr	r2, [r3, #4]
 8007f76:	68bb      	ldr	r3, [r7, #8]
 8007f78:	43db      	mvns	r3, r3
 8007f7a:	401a      	ands	r2, r3
 8007f7c:	68bb      	ldr	r3, [r7, #8]
 8007f7e:	6879      	ldr	r1, [r7, #4]
 8007f80:	fb01 f303 	mul.w	r3, r1, r3
 8007f84:	431a      	orrs	r2, r3
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	605a      	str	r2, [r3, #4]
}
 8007f8a:	bf00      	nop
 8007f8c:	3714      	adds	r7, #20
 8007f8e:	46bd      	mov	sp, r7
 8007f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f94:	4770      	bx	lr

08007f96 <LL_GPIO_SetPinSpeed>:
{
 8007f96:	b480      	push	{r7}
 8007f98:	b08b      	sub	sp, #44	; 0x2c
 8007f9a:	af00      	add	r7, sp, #0
 8007f9c:	60f8      	str	r0, [r7, #12]
 8007f9e:	60b9      	str	r1, [r7, #8]
 8007fa0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	689a      	ldr	r2, [r3, #8]
 8007fa6:	68bb      	ldr	r3, [r7, #8]
 8007fa8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007faa:	697b      	ldr	r3, [r7, #20]
 8007fac:	fa93 f3a3 	rbit	r3, r3
 8007fb0:	613b      	str	r3, [r7, #16]
  return result;
 8007fb2:	693b      	ldr	r3, [r7, #16]
 8007fb4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8007fb6:	69bb      	ldr	r3, [r7, #24]
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d101      	bne.n	8007fc0 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8007fbc:	2320      	movs	r3, #32
 8007fbe:	e003      	b.n	8007fc8 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8007fc0:	69bb      	ldr	r3, [r7, #24]
 8007fc2:	fab3 f383 	clz	r3, r3
 8007fc6:	b2db      	uxtb	r3, r3
 8007fc8:	005b      	lsls	r3, r3, #1
 8007fca:	2103      	movs	r1, #3
 8007fcc:	fa01 f303 	lsl.w	r3, r1, r3
 8007fd0:	43db      	mvns	r3, r3
 8007fd2:	401a      	ands	r2, r3
 8007fd4:	68bb      	ldr	r3, [r7, #8]
 8007fd6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007fd8:	6a3b      	ldr	r3, [r7, #32]
 8007fda:	fa93 f3a3 	rbit	r3, r3
 8007fde:	61fb      	str	r3, [r7, #28]
  return result;
 8007fe0:	69fb      	ldr	r3, [r7, #28]
 8007fe2:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8007fe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d101      	bne.n	8007fee <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 8007fea:	2320      	movs	r3, #32
 8007fec:	e003      	b.n	8007ff6 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 8007fee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ff0:	fab3 f383 	clz	r3, r3
 8007ff4:	b2db      	uxtb	r3, r3
 8007ff6:	005b      	lsls	r3, r3, #1
 8007ff8:	6879      	ldr	r1, [r7, #4]
 8007ffa:	fa01 f303 	lsl.w	r3, r1, r3
 8007ffe:	431a      	orrs	r2, r3
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	609a      	str	r2, [r3, #8]
}
 8008004:	bf00      	nop
 8008006:	372c      	adds	r7, #44	; 0x2c
 8008008:	46bd      	mov	sp, r7
 800800a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800800e:	4770      	bx	lr

08008010 <LL_GPIO_SetPinPull>:
{
 8008010:	b480      	push	{r7}
 8008012:	b08b      	sub	sp, #44	; 0x2c
 8008014:	af00      	add	r7, sp, #0
 8008016:	60f8      	str	r0, [r7, #12]
 8008018:	60b9      	str	r1, [r7, #8]
 800801a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	68da      	ldr	r2, [r3, #12]
 8008020:	68bb      	ldr	r3, [r7, #8]
 8008022:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008024:	697b      	ldr	r3, [r7, #20]
 8008026:	fa93 f3a3 	rbit	r3, r3
 800802a:	613b      	str	r3, [r7, #16]
  return result;
 800802c:	693b      	ldr	r3, [r7, #16]
 800802e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8008030:	69bb      	ldr	r3, [r7, #24]
 8008032:	2b00      	cmp	r3, #0
 8008034:	d101      	bne.n	800803a <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8008036:	2320      	movs	r3, #32
 8008038:	e003      	b.n	8008042 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 800803a:	69bb      	ldr	r3, [r7, #24]
 800803c:	fab3 f383 	clz	r3, r3
 8008040:	b2db      	uxtb	r3, r3
 8008042:	005b      	lsls	r3, r3, #1
 8008044:	2103      	movs	r1, #3
 8008046:	fa01 f303 	lsl.w	r3, r1, r3
 800804a:	43db      	mvns	r3, r3
 800804c:	401a      	ands	r2, r3
 800804e:	68bb      	ldr	r3, [r7, #8]
 8008050:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008052:	6a3b      	ldr	r3, [r7, #32]
 8008054:	fa93 f3a3 	rbit	r3, r3
 8008058:	61fb      	str	r3, [r7, #28]
  return result;
 800805a:	69fb      	ldr	r3, [r7, #28]
 800805c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800805e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008060:	2b00      	cmp	r3, #0
 8008062:	d101      	bne.n	8008068 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8008064:	2320      	movs	r3, #32
 8008066:	e003      	b.n	8008070 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8008068:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800806a:	fab3 f383 	clz	r3, r3
 800806e:	b2db      	uxtb	r3, r3
 8008070:	005b      	lsls	r3, r3, #1
 8008072:	6879      	ldr	r1, [r7, #4]
 8008074:	fa01 f303 	lsl.w	r3, r1, r3
 8008078:	431a      	orrs	r2, r3
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	60da      	str	r2, [r3, #12]
}
 800807e:	bf00      	nop
 8008080:	372c      	adds	r7, #44	; 0x2c
 8008082:	46bd      	mov	sp, r7
 8008084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008088:	4770      	bx	lr

0800808a <LL_GPIO_SetAFPin_0_7>:
{
 800808a:	b480      	push	{r7}
 800808c:	b08b      	sub	sp, #44	; 0x2c
 800808e:	af00      	add	r7, sp, #0
 8008090:	60f8      	str	r0, [r7, #12]
 8008092:	60b9      	str	r1, [r7, #8]
 8008094:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	6a1a      	ldr	r2, [r3, #32]
 800809a:	68bb      	ldr	r3, [r7, #8]
 800809c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800809e:	697b      	ldr	r3, [r7, #20]
 80080a0:	fa93 f3a3 	rbit	r3, r3
 80080a4:	613b      	str	r3, [r7, #16]
  return result;
 80080a6:	693b      	ldr	r3, [r7, #16]
 80080a8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80080aa:	69bb      	ldr	r3, [r7, #24]
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d101      	bne.n	80080b4 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 80080b0:	2320      	movs	r3, #32
 80080b2:	e003      	b.n	80080bc <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 80080b4:	69bb      	ldr	r3, [r7, #24]
 80080b6:	fab3 f383 	clz	r3, r3
 80080ba:	b2db      	uxtb	r3, r3
 80080bc:	009b      	lsls	r3, r3, #2
 80080be:	210f      	movs	r1, #15
 80080c0:	fa01 f303 	lsl.w	r3, r1, r3
 80080c4:	43db      	mvns	r3, r3
 80080c6:	401a      	ands	r2, r3
 80080c8:	68bb      	ldr	r3, [r7, #8]
 80080ca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80080cc:	6a3b      	ldr	r3, [r7, #32]
 80080ce:	fa93 f3a3 	rbit	r3, r3
 80080d2:	61fb      	str	r3, [r7, #28]
  return result;
 80080d4:	69fb      	ldr	r3, [r7, #28]
 80080d6:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80080d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d101      	bne.n	80080e2 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 80080de:	2320      	movs	r3, #32
 80080e0:	e003      	b.n	80080ea <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 80080e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080e4:	fab3 f383 	clz	r3, r3
 80080e8:	b2db      	uxtb	r3, r3
 80080ea:	009b      	lsls	r3, r3, #2
 80080ec:	6879      	ldr	r1, [r7, #4]
 80080ee:	fa01 f303 	lsl.w	r3, r1, r3
 80080f2:	431a      	orrs	r2, r3
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	621a      	str	r2, [r3, #32]
}
 80080f8:	bf00      	nop
 80080fa:	372c      	adds	r7, #44	; 0x2c
 80080fc:	46bd      	mov	sp, r7
 80080fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008102:	4770      	bx	lr

08008104 <LL_GPIO_SetAFPin_8_15>:
{
 8008104:	b480      	push	{r7}
 8008106:	b08b      	sub	sp, #44	; 0x2c
 8008108:	af00      	add	r7, sp, #0
 800810a:	60f8      	str	r0, [r7, #12]
 800810c:	60b9      	str	r1, [r7, #8]
 800810e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008114:	68bb      	ldr	r3, [r7, #8]
 8008116:	0a1b      	lsrs	r3, r3, #8
 8008118:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800811a:	697b      	ldr	r3, [r7, #20]
 800811c:	fa93 f3a3 	rbit	r3, r3
 8008120:	613b      	str	r3, [r7, #16]
  return result;
 8008122:	693b      	ldr	r3, [r7, #16]
 8008124:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8008126:	69bb      	ldr	r3, [r7, #24]
 8008128:	2b00      	cmp	r3, #0
 800812a:	d101      	bne.n	8008130 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 800812c:	2320      	movs	r3, #32
 800812e:	e003      	b.n	8008138 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8008130:	69bb      	ldr	r3, [r7, #24]
 8008132:	fab3 f383 	clz	r3, r3
 8008136:	b2db      	uxtb	r3, r3
 8008138:	009b      	lsls	r3, r3, #2
 800813a:	210f      	movs	r1, #15
 800813c:	fa01 f303 	lsl.w	r3, r1, r3
 8008140:	43db      	mvns	r3, r3
 8008142:	401a      	ands	r2, r3
 8008144:	68bb      	ldr	r3, [r7, #8]
 8008146:	0a1b      	lsrs	r3, r3, #8
 8008148:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800814a:	6a3b      	ldr	r3, [r7, #32]
 800814c:	fa93 f3a3 	rbit	r3, r3
 8008150:	61fb      	str	r3, [r7, #28]
  return result;
 8008152:	69fb      	ldr	r3, [r7, #28]
 8008154:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8008156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008158:	2b00      	cmp	r3, #0
 800815a:	d101      	bne.n	8008160 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 800815c:	2320      	movs	r3, #32
 800815e:	e003      	b.n	8008168 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8008160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008162:	fab3 f383 	clz	r3, r3
 8008166:	b2db      	uxtb	r3, r3
 8008168:	009b      	lsls	r3, r3, #2
 800816a:	6879      	ldr	r1, [r7, #4]
 800816c:	fa01 f303 	lsl.w	r3, r1, r3
 8008170:	431a      	orrs	r2, r3
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	625a      	str	r2, [r3, #36]	; 0x24
}
 8008176:	bf00      	nop
 8008178:	372c      	adds	r7, #44	; 0x2c
 800817a:	46bd      	mov	sp, r7
 800817c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008180:	4770      	bx	lr

08008182 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8008182:	b580      	push	{r7, lr}
 8008184:	b088      	sub	sp, #32
 8008186:	af00      	add	r7, sp, #0
 8008188:	6078      	str	r0, [r7, #4]
 800818a:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800818c:	683b      	ldr	r3, [r7, #0]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008192:	693b      	ldr	r3, [r7, #16]
 8008194:	fa93 f3a3 	rbit	r3, r3
 8008198:	60fb      	str	r3, [r7, #12]
  return result;
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800819e:	697b      	ldr	r3, [r7, #20]
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d101      	bne.n	80081a8 <LL_GPIO_Init+0x26>
    return 32U;
 80081a4:	2320      	movs	r3, #32
 80081a6:	e003      	b.n	80081b0 <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 80081a8:	697b      	ldr	r3, [r7, #20]
 80081aa:	fab3 f383 	clz	r3, r3
 80081ae:	b2db      	uxtb	r3, r3
 80081b0:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80081b2:	e048      	b.n	8008246 <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 80081b4:	683b      	ldr	r3, [r7, #0]
 80081b6:	681a      	ldr	r2, [r3, #0]
 80081b8:	2101      	movs	r1, #1
 80081ba:	69fb      	ldr	r3, [r7, #28]
 80081bc:	fa01 f303 	lsl.w	r3, r1, r3
 80081c0:	4013      	ands	r3, r2
 80081c2:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 80081c4:	69bb      	ldr	r3, [r7, #24]
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d03a      	beq.n	8008240 <LL_GPIO_Init+0xbe>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80081ca:	683b      	ldr	r3, [r7, #0]
 80081cc:	685b      	ldr	r3, [r3, #4]
 80081ce:	2b01      	cmp	r3, #1
 80081d0:	d003      	beq.n	80081da <LL_GPIO_Init+0x58>
 80081d2:	683b      	ldr	r3, [r7, #0]
 80081d4:	685b      	ldr	r3, [r3, #4]
 80081d6:	2b02      	cmp	r3, #2
 80081d8:	d10e      	bne.n	80081f8 <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80081da:	683b      	ldr	r3, [r7, #0]
 80081dc:	689b      	ldr	r3, [r3, #8]
 80081de:	461a      	mov	r2, r3
 80081e0:	69b9      	ldr	r1, [r7, #24]
 80081e2:	6878      	ldr	r0, [r7, #4]
 80081e4:	f7ff fed7 	bl	8007f96 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 80081e8:	683b      	ldr	r3, [r7, #0]
 80081ea:	6819      	ldr	r1, [r3, #0]
 80081ec:	683b      	ldr	r3, [r7, #0]
 80081ee:	68db      	ldr	r3, [r3, #12]
 80081f0:	461a      	mov	r2, r3
 80081f2:	6878      	ldr	r0, [r7, #4]
 80081f4:	f7ff feb7 	bl	8007f66 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80081f8:	683b      	ldr	r3, [r7, #0]
 80081fa:	691b      	ldr	r3, [r3, #16]
 80081fc:	461a      	mov	r2, r3
 80081fe:	69b9      	ldr	r1, [r7, #24]
 8008200:	6878      	ldr	r0, [r7, #4]
 8008202:	f7ff ff05 	bl	8008010 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8008206:	683b      	ldr	r3, [r7, #0]
 8008208:	685b      	ldr	r3, [r3, #4]
 800820a:	2b02      	cmp	r3, #2
 800820c:	d111      	bne.n	8008232 <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 800820e:	69bb      	ldr	r3, [r7, #24]
 8008210:	2bff      	cmp	r3, #255	; 0xff
 8008212:	d807      	bhi.n	8008224 <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8008214:	683b      	ldr	r3, [r7, #0]
 8008216:	695b      	ldr	r3, [r3, #20]
 8008218:	461a      	mov	r2, r3
 800821a:	69b9      	ldr	r1, [r7, #24]
 800821c:	6878      	ldr	r0, [r7, #4]
 800821e:	f7ff ff34 	bl	800808a <LL_GPIO_SetAFPin_0_7>
 8008222:	e006      	b.n	8008232 <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8008224:	683b      	ldr	r3, [r7, #0]
 8008226:	695b      	ldr	r3, [r3, #20]
 8008228:	461a      	mov	r2, r3
 800822a:	69b9      	ldr	r1, [r7, #24]
 800822c:	6878      	ldr	r0, [r7, #4]
 800822e:	f7ff ff69 	bl	8008104 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8008232:	683b      	ldr	r3, [r7, #0]
 8008234:	685b      	ldr	r3, [r3, #4]
 8008236:	461a      	mov	r2, r3
 8008238:	69b9      	ldr	r1, [r7, #24]
 800823a:	6878      	ldr	r0, [r7, #4]
 800823c:	f7ff fe56 	bl	8007eec <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8008240:	69fb      	ldr	r3, [r7, #28]
 8008242:	3301      	adds	r3, #1
 8008244:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8008246:	683b      	ldr	r3, [r7, #0]
 8008248:	681a      	ldr	r2, [r3, #0]
 800824a:	69fb      	ldr	r3, [r7, #28]
 800824c:	fa22 f303 	lsr.w	r3, r2, r3
 8008250:	2b00      	cmp	r3, #0
 8008252:	d1af      	bne.n	80081b4 <LL_GPIO_Init+0x32>
  }
  return (SUCCESS);
 8008254:	2300      	movs	r3, #0
}
 8008256:	4618      	mov	r0, r3
 8008258:	3720      	adds	r7, #32
 800825a:	46bd      	mov	sp, r7
 800825c:	bd80      	pop	{r7, pc}
	...

08008260 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8008260:	b480      	push	{r7}
 8008262:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8008264:	4b07      	ldr	r3, [pc, #28]	; (8008284 <LL_RCC_HSI_IsReady+0x24>)
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800826c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008270:	d101      	bne.n	8008276 <LL_RCC_HSI_IsReady+0x16>
 8008272:	2301      	movs	r3, #1
 8008274:	e000      	b.n	8008278 <LL_RCC_HSI_IsReady+0x18>
 8008276:	2300      	movs	r3, #0
}
 8008278:	4618      	mov	r0, r3
 800827a:	46bd      	mov	sp, r7
 800827c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008280:	4770      	bx	lr
 8008282:	bf00      	nop
 8008284:	40021000 	.word	0x40021000

08008288 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8008288:	b480      	push	{r7}
 800828a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800828c:	4b07      	ldr	r3, [pc, #28]	; (80082ac <LL_RCC_LSE_IsReady+0x24>)
 800828e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008292:	f003 0302 	and.w	r3, r3, #2
 8008296:	2b02      	cmp	r3, #2
 8008298:	d101      	bne.n	800829e <LL_RCC_LSE_IsReady+0x16>
 800829a:	2301      	movs	r3, #1
 800829c:	e000      	b.n	80082a0 <LL_RCC_LSE_IsReady+0x18>
 800829e:	2300      	movs	r3, #0
}
 80082a0:	4618      	mov	r0, r3
 80082a2:	46bd      	mov	sp, r7
 80082a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a8:	4770      	bx	lr
 80082aa:	bf00      	nop
 80082ac:	40021000 	.word	0x40021000

080082b0 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80082b0:	b480      	push	{r7}
 80082b2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80082b4:	4b04      	ldr	r3, [pc, #16]	; (80082c8 <LL_RCC_GetSysClkSource+0x18>)
 80082b6:	689b      	ldr	r3, [r3, #8]
 80082b8:	f003 030c 	and.w	r3, r3, #12
}
 80082bc:	4618      	mov	r0, r3
 80082be:	46bd      	mov	sp, r7
 80082c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082c4:	4770      	bx	lr
 80082c6:	bf00      	nop
 80082c8:	40021000 	.word	0x40021000

080082cc <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 80082cc:	b480      	push	{r7}
 80082ce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80082d0:	4b04      	ldr	r3, [pc, #16]	; (80082e4 <LL_RCC_GetAHBPrescaler+0x18>)
 80082d2:	689b      	ldr	r3, [r3, #8]
 80082d4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80082d8:	4618      	mov	r0, r3
 80082da:	46bd      	mov	sp, r7
 80082dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e0:	4770      	bx	lr
 80082e2:	bf00      	nop
 80082e4:	40021000 	.word	0x40021000

080082e8 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80082e8:	b480      	push	{r7}
 80082ea:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80082ec:	4b04      	ldr	r3, [pc, #16]	; (8008300 <LL_RCC_GetAPB1Prescaler+0x18>)
 80082ee:	689b      	ldr	r3, [r3, #8]
 80082f0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 80082f4:	4618      	mov	r0, r3
 80082f6:	46bd      	mov	sp, r7
 80082f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082fc:	4770      	bx	lr
 80082fe:	bf00      	nop
 8008300:	40021000 	.word	0x40021000

08008304 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8008304:	b480      	push	{r7}
 8008306:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8008308:	4b04      	ldr	r3, [pc, #16]	; (800831c <LL_RCC_GetAPB2Prescaler+0x18>)
 800830a:	689b      	ldr	r3, [r3, #8]
 800830c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8008310:	4618      	mov	r0, r3
 8008312:	46bd      	mov	sp, r7
 8008314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008318:	4770      	bx	lr
 800831a:	bf00      	nop
 800831c:	40021000 	.word	0x40021000

08008320 <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_SYSCLK
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
 8008320:	b480      	push	{r7}
 8008322:	b083      	sub	sp, #12
 8008324:	af00      	add	r7, sp, #0
 8008326:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 8008328:	4b06      	ldr	r3, [pc, #24]	; (8008344 <LL_RCC_GetUSARTClockSource+0x24>)
 800832a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	401a      	ands	r2, r3
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	041b      	lsls	r3, r3, #16
 8008336:	4313      	orrs	r3, r2
}
 8008338:	4618      	mov	r0, r3
 800833a:	370c      	adds	r7, #12
 800833c:	46bd      	mov	sp, r7
 800833e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008342:	4770      	bx	lr
 8008344:	40021000 	.word	0x40021000

08008348 <LL_RCC_GetUARTClockSource>:
  *         @arg @ref LL_RCC_UART5_CLKSOURCE_LSE (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetUARTClockSource(uint32_t UARTx)
{
 8008348:	b480      	push	{r7}
 800834a:	b083      	sub	sp, #12
 800834c:	af00      	add	r7, sp, #0
 800834e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
 8008350:	4b06      	ldr	r3, [pc, #24]	; (800836c <LL_RCC_GetUARTClockSource+0x24>)
 8008352:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	401a      	ands	r2, r3
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	041b      	lsls	r3, r3, #16
 800835e:	4313      	orrs	r3, r2
}
 8008360:	4618      	mov	r0, r3
 8008362:	370c      	adds	r7, #12
 8008364:	46bd      	mov	sp, r7
 8008366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800836a:	4770      	bx	lr
 800836c:	40021000 	.word	0x40021000

08008370 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_NONE
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8008370:	b480      	push	{r7}
 8008372:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8008374:	4b04      	ldr	r3, [pc, #16]	; (8008388 <LL_RCC_PLL_GetMainSource+0x18>)
 8008376:	68db      	ldr	r3, [r3, #12]
 8008378:	f003 0303 	and.w	r3, r3, #3
}
 800837c:	4618      	mov	r0, r3
 800837e:	46bd      	mov	sp, r7
 8008380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008384:	4770      	bx	lr
 8008386:	bf00      	nop
 8008388:	40021000 	.word	0x40021000

0800838c <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between Min_Data = 8 and Max_Data = 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800838c:	b480      	push	{r7}
 800838e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8008390:	4b04      	ldr	r3, [pc, #16]	; (80083a4 <LL_RCC_PLL_GetN+0x18>)
 8008392:	68db      	ldr	r3, [r3, #12]
 8008394:	0a1b      	lsrs	r3, r3, #8
 8008396:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 800839a:	4618      	mov	r0, r3
 800839c:	46bd      	mov	sp, r7
 800839e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a2:	4770      	bx	lr
 80083a4:	40021000 	.word	0x40021000

080083a8 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_4
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 80083a8:	b480      	push	{r7}
 80083aa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80083ac:	4b04      	ldr	r3, [pc, #16]	; (80083c0 <LL_RCC_PLL_GetR+0x18>)
 80083ae:	68db      	ldr	r3, [r3, #12]
 80083b0:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
}
 80083b4:	4618      	mov	r0, r3
 80083b6:	46bd      	mov	sp, r7
 80083b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083bc:	4770      	bx	lr
 80083be:	bf00      	nop
 80083c0:	40021000 	.word	0x40021000

080083c4 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_14
  *         @arg @ref LL_RCC_PLLM_DIV_15
  *         @arg @ref LL_RCC_PLLM_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80083c4:	b480      	push	{r7}
 80083c6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80083c8:	4b04      	ldr	r3, [pc, #16]	; (80083dc <LL_RCC_PLL_GetDivider+0x18>)
 80083ca:	68db      	ldr	r3, [r3, #12]
 80083cc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80083d0:	4618      	mov	r0, r3
 80083d2:	46bd      	mov	sp, r7
 80083d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d8:	4770      	bx	lr
 80083da:	bf00      	nop
 80083dc:	40021000 	.word	0x40021000

080083e0 <LL_RCC_GetUSARTClockFreq>:
  *
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 80083e0:	b580      	push	{r7, lr}
 80083e2:	b084      	sub	sp, #16
 80083e4:	af00      	add	r7, sp, #0
 80083e6:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 80083e8:	2300      	movs	r3, #0
 80083ea:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	2b03      	cmp	r3, #3
 80083f0:	d132      	bne.n	8008458 <LL_RCC_GetUSARTClockFreq+0x78>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80083f2:	6878      	ldr	r0, [r7, #4]
 80083f4:	f7ff ff94 	bl	8008320 <LL_RCC_GetUSARTClockSource>
 80083f8:	4603      	mov	r3, r0
 80083fa:	f1b3 1f03 	cmp.w	r3, #196611	; 0x30003
 80083fe:	d016      	beq.n	800842e <LL_RCC_GetUSARTClockFreq+0x4e>
 8008400:	f1b3 1f03 	cmp.w	r3, #196611	; 0x30003
 8008404:	d81c      	bhi.n	8008440 <LL_RCC_GetUSARTClockFreq+0x60>
 8008406:	4a52      	ldr	r2, [pc, #328]	; (8008550 <LL_RCC_GetUSARTClockFreq+0x170>)
 8008408:	4293      	cmp	r3, r2
 800840a:	d003      	beq.n	8008414 <LL_RCC_GetUSARTClockFreq+0x34>
 800840c:	4a51      	ldr	r2, [pc, #324]	; (8008554 <LL_RCC_GetUSARTClockFreq+0x174>)
 800840e:	4293      	cmp	r3, r2
 8008410:	d004      	beq.n	800841c <LL_RCC_GetUSARTClockFreq+0x3c>
 8008412:	e015      	b.n	8008440 <LL_RCC_GetUSARTClockFreq+0x60>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8008414:	f000 f934 	bl	8008680 <RCC_GetSystemClockFreq>
 8008418:	60f8      	str	r0, [r7, #12]
        break;
 800841a:	e094      	b.n	8008546 <LL_RCC_GetUSARTClockFreq+0x166>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 800841c:	f7ff ff20 	bl	8008260 <LL_RCC_HSI_IsReady>
 8008420:	4603      	mov	r3, r0
 8008422:	2b00      	cmp	r3, #0
 8008424:	f000 8082 	beq.w	800852c <LL_RCC_GetUSARTClockFreq+0x14c>
        {
          usart_frequency = HSI_VALUE;
 8008428:	4b4b      	ldr	r3, [pc, #300]	; (8008558 <LL_RCC_GetUSARTClockFreq+0x178>)
 800842a:	60fb      	str	r3, [r7, #12]
        }
        break;
 800842c:	e07e      	b.n	800852c <LL_RCC_GetUSARTClockFreq+0x14c>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 800842e:	f7ff ff2b 	bl	8008288 <LL_RCC_LSE_IsReady>
 8008432:	4603      	mov	r3, r0
 8008434:	2b00      	cmp	r3, #0
 8008436:	d07b      	beq.n	8008530 <LL_RCC_GetUSARTClockFreq+0x150>
        {
          usart_frequency = LSE_VALUE;
 8008438:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800843c:	60fb      	str	r3, [r7, #12]
        }
        break;
 800843e:	e077      	b.n	8008530 <LL_RCC_GetUSARTClockFreq+0x150>

      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8008440:	f000 f91e 	bl	8008680 <RCC_GetSystemClockFreq>
 8008444:	4603      	mov	r3, r0
 8008446:	4618      	mov	r0, r3
 8008448:	f000 f940 	bl	80086cc <RCC_GetHCLKClockFreq>
 800844c:	4603      	mov	r3, r0
 800844e:	4618      	mov	r0, r3
 8008450:	f000 f96a 	bl	8008728 <RCC_GetPCLK2ClockFreq>
 8008454:	60f8      	str	r0, [r7, #12]
        break;
 8008456:	e076      	b.n	8008546 <LL_RCC_GetUSARTClockFreq+0x166>
    }
  }
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	2b0c      	cmp	r3, #12
 800845c:	d131      	bne.n	80084c2 <LL_RCC_GetUSARTClockFreq+0xe2>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800845e:	6878      	ldr	r0, [r7, #4]
 8008460:	f7ff ff5e 	bl	8008320 <LL_RCC_GetUSARTClockSource>
 8008464:	4603      	mov	r3, r0
 8008466:	f1b3 1f0c 	cmp.w	r3, #786444	; 0xc000c
 800846a:	d015      	beq.n	8008498 <LL_RCC_GetUSARTClockFreq+0xb8>
 800846c:	f1b3 1f0c 	cmp.w	r3, #786444	; 0xc000c
 8008470:	d81b      	bhi.n	80084aa <LL_RCC_GetUSARTClockFreq+0xca>
 8008472:	4a3a      	ldr	r2, [pc, #232]	; (800855c <LL_RCC_GetUSARTClockFreq+0x17c>)
 8008474:	4293      	cmp	r3, r2
 8008476:	d003      	beq.n	8008480 <LL_RCC_GetUSARTClockFreq+0xa0>
 8008478:	4a39      	ldr	r2, [pc, #228]	; (8008560 <LL_RCC_GetUSARTClockFreq+0x180>)
 800847a:	4293      	cmp	r3, r2
 800847c:	d004      	beq.n	8008488 <LL_RCC_GetUSARTClockFreq+0xa8>
 800847e:	e014      	b.n	80084aa <LL_RCC_GetUSARTClockFreq+0xca>
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8008480:	f000 f8fe 	bl	8008680 <RCC_GetSystemClockFreq>
 8008484:	60f8      	str	r0, [r7, #12]
        break;
 8008486:	e05e      	b.n	8008546 <LL_RCC_GetUSARTClockFreq+0x166>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8008488:	f7ff feea 	bl	8008260 <LL_RCC_HSI_IsReady>
 800848c:	4603      	mov	r3, r0
 800848e:	2b00      	cmp	r3, #0
 8008490:	d050      	beq.n	8008534 <LL_RCC_GetUSARTClockFreq+0x154>
        {
          usart_frequency = HSI_VALUE;
 8008492:	4b31      	ldr	r3, [pc, #196]	; (8008558 <LL_RCC_GetUSARTClockFreq+0x178>)
 8008494:	60fb      	str	r3, [r7, #12]
        }
        break;
 8008496:	e04d      	b.n	8008534 <LL_RCC_GetUSARTClockFreq+0x154>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8008498:	f7ff fef6 	bl	8008288 <LL_RCC_LSE_IsReady>
 800849c:	4603      	mov	r3, r0
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d04a      	beq.n	8008538 <LL_RCC_GetUSARTClockFreq+0x158>
        {
          usart_frequency = LSE_VALUE;
 80084a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80084a6:	60fb      	str	r3, [r7, #12]
        }
        break;
 80084a8:	e046      	b.n	8008538 <LL_RCC_GetUSARTClockFreq+0x158>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80084aa:	f000 f8e9 	bl	8008680 <RCC_GetSystemClockFreq>
 80084ae:	4603      	mov	r3, r0
 80084b0:	4618      	mov	r0, r3
 80084b2:	f000 f90b 	bl	80086cc <RCC_GetHCLKClockFreq>
 80084b6:	4603      	mov	r3, r0
 80084b8:	4618      	mov	r0, r3
 80084ba:	f000 f91f 	bl	80086fc <RCC_GetPCLK1ClockFreq>
 80084be:	60f8      	str	r0, [r7, #12]
        break;
 80084c0:	e041      	b.n	8008546 <LL_RCC_GetUSARTClockFreq+0x166>
    }
  }
  else
  {
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	2b30      	cmp	r3, #48	; 0x30
 80084c6:	d139      	bne.n	800853c <LL_RCC_GetUSARTClockFreq+0x15c>
    {
      /* USART3CLK clock frequency */
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80084c8:	6878      	ldr	r0, [r7, #4]
 80084ca:	f7ff ff29 	bl	8008320 <LL_RCC_GetUSARTClockSource>
 80084ce:	4603      	mov	r3, r0
 80084d0:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 80084d4:	d015      	beq.n	8008502 <LL_RCC_GetUSARTClockFreq+0x122>
 80084d6:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 80084da:	d81b      	bhi.n	8008514 <LL_RCC_GetUSARTClockFreq+0x134>
 80084dc:	4a21      	ldr	r2, [pc, #132]	; (8008564 <LL_RCC_GetUSARTClockFreq+0x184>)
 80084de:	4293      	cmp	r3, r2
 80084e0:	d003      	beq.n	80084ea <LL_RCC_GetUSARTClockFreq+0x10a>
 80084e2:	4a21      	ldr	r2, [pc, #132]	; (8008568 <LL_RCC_GetUSARTClockFreq+0x188>)
 80084e4:	4293      	cmp	r3, r2
 80084e6:	d004      	beq.n	80084f2 <LL_RCC_GetUSARTClockFreq+0x112>
 80084e8:	e014      	b.n	8008514 <LL_RCC_GetUSARTClockFreq+0x134>
      {
        case LL_RCC_USART3_CLKSOURCE_SYSCLK: /* USART3 Clock is System Clock */
          usart_frequency = RCC_GetSystemClockFreq();
 80084ea:	f000 f8c9 	bl	8008680 <RCC_GetSystemClockFreq>
 80084ee:	60f8      	str	r0, [r7, #12]
          break;
 80084f0:	e029      	b.n	8008546 <LL_RCC_GetUSARTClockFreq+0x166>

        case LL_RCC_USART3_CLKSOURCE_HSI:    /* USART3 Clock is HSI Osc. */
          if (LL_RCC_HSI_IsReady() != 0U)
 80084f2:	f7ff feb5 	bl	8008260 <LL_RCC_HSI_IsReady>
 80084f6:	4603      	mov	r3, r0
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d021      	beq.n	8008540 <LL_RCC_GetUSARTClockFreq+0x160>
          {
            usart_frequency = HSI_VALUE;
 80084fc:	4b16      	ldr	r3, [pc, #88]	; (8008558 <LL_RCC_GetUSARTClockFreq+0x178>)
 80084fe:	60fb      	str	r3, [r7, #12]
          }
          break;
 8008500:	e01e      	b.n	8008540 <LL_RCC_GetUSARTClockFreq+0x160>

        case LL_RCC_USART3_CLKSOURCE_LSE:    /* USART3 Clock is LSE Osc. */
          if (LL_RCC_LSE_IsReady() != 0U)
 8008502:	f7ff fec1 	bl	8008288 <LL_RCC_LSE_IsReady>
 8008506:	4603      	mov	r3, r0
 8008508:	2b00      	cmp	r3, #0
 800850a:	d01b      	beq.n	8008544 <LL_RCC_GetUSARTClockFreq+0x164>
          {
            usart_frequency = LSE_VALUE;
 800850c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008510:	60fb      	str	r3, [r7, #12]
          }
          break;
 8008512:	e017      	b.n	8008544 <LL_RCC_GetUSARTClockFreq+0x164>

        case LL_RCC_USART3_CLKSOURCE_PCLK1:  /* USART3 Clock is PCLK1 */
        default:
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8008514:	f000 f8b4 	bl	8008680 <RCC_GetSystemClockFreq>
 8008518:	4603      	mov	r3, r0
 800851a:	4618      	mov	r0, r3
 800851c:	f000 f8d6 	bl	80086cc <RCC_GetHCLKClockFreq>
 8008520:	4603      	mov	r3, r0
 8008522:	4618      	mov	r0, r3
 8008524:	f000 f8ea 	bl	80086fc <RCC_GetPCLK1ClockFreq>
 8008528:	60f8      	str	r0, [r7, #12]
          break;
 800852a:	e00c      	b.n	8008546 <LL_RCC_GetUSARTClockFreq+0x166>
        break;
 800852c:	bf00      	nop
 800852e:	e00a      	b.n	8008546 <LL_RCC_GetUSARTClockFreq+0x166>
        break;
 8008530:	bf00      	nop
 8008532:	e008      	b.n	8008546 <LL_RCC_GetUSARTClockFreq+0x166>
        break;
 8008534:	bf00      	nop
 8008536:	e006      	b.n	8008546 <LL_RCC_GetUSARTClockFreq+0x166>
        break;
 8008538:	bf00      	nop
 800853a:	e004      	b.n	8008546 <LL_RCC_GetUSARTClockFreq+0x166>
      }
    }
 800853c:	bf00      	nop
 800853e:	e002      	b.n	8008546 <LL_RCC_GetUSARTClockFreq+0x166>
          break;
 8008540:	bf00      	nop
 8008542:	e000      	b.n	8008546 <LL_RCC_GetUSARTClockFreq+0x166>
          break;
 8008544:	bf00      	nop
  }
  return usart_frequency;
 8008546:	68fb      	ldr	r3, [r7, #12]
}
 8008548:	4618      	mov	r0, r3
 800854a:	3710      	adds	r7, #16
 800854c:	46bd      	mov	sp, r7
 800854e:	bd80      	pop	{r7, pc}
 8008550:	00030001 	.word	0x00030001
 8008554:	00030002 	.word	0x00030002
 8008558:	00f42400 	.word	0x00f42400
 800855c:	000c0004 	.word	0x000c0004
 8008560:	000c0008 	.word	0x000c0008
 8008564:	00300010 	.word	0x00300010
 8008568:	00300020 	.word	0x00300020

0800856c <LL_RCC_GetUARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval UART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUARTClockFreq(uint32_t UARTxSource)
{
 800856c:	b580      	push	{r7, lr}
 800856e:	b084      	sub	sp, #16
 8008570:	af00      	add	r7, sp, #0
 8008572:	6078      	str	r0, [r7, #4]
  uint32_t uart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8008574:	2300      	movs	r3, #0
 8008576:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_UART_CLKSOURCE(UARTxSource));

  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	2bc0      	cmp	r3, #192	; 0xc0
 800857c:	d131      	bne.n	80085e2 <LL_RCC_GetUARTClockFreq+0x76>
  {
    /* UART4CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 800857e:	6878      	ldr	r0, [r7, #4]
 8008580:	f7ff fee2 	bl	8008348 <LL_RCC_GetUARTClockSource>
 8008584:	4603      	mov	r3, r0
 8008586:	f1b3 1fc0 	cmp.w	r3, #12583104	; 0xc000c0
 800858a:	d015      	beq.n	80085b8 <LL_RCC_GetUARTClockFreq+0x4c>
 800858c:	f1b3 1fc0 	cmp.w	r3, #12583104	; 0xc000c0
 8008590:	d81b      	bhi.n	80085ca <LL_RCC_GetUARTClockFreq+0x5e>
 8008592:	4a36      	ldr	r2, [pc, #216]	; (800866c <LL_RCC_GetUARTClockFreq+0x100>)
 8008594:	4293      	cmp	r3, r2
 8008596:	d003      	beq.n	80085a0 <LL_RCC_GetUARTClockFreq+0x34>
 8008598:	4a35      	ldr	r2, [pc, #212]	; (8008670 <LL_RCC_GetUARTClockFreq+0x104>)
 800859a:	4293      	cmp	r3, r2
 800859c:	d004      	beq.n	80085a8 <LL_RCC_GetUARTClockFreq+0x3c>
 800859e:	e014      	b.n	80085ca <LL_RCC_GetUARTClockFreq+0x5e>
    {
      case LL_RCC_UART4_CLKSOURCE_SYSCLK: /* UART4 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 80085a0:	f000 f86e 	bl	8008680 <RCC_GetSystemClockFreq>
 80085a4:	60f8      	str	r0, [r7, #12]
        break;
 80085a6:	e021      	b.n	80085ec <LL_RCC_GetUARTClockFreq+0x80>

      case LL_RCC_UART4_CLKSOURCE_HSI:    /* UART4 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 80085a8:	f7ff fe5a 	bl	8008260 <LL_RCC_HSI_IsReady>
 80085ac:	4603      	mov	r3, r0
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d019      	beq.n	80085e6 <LL_RCC_GetUARTClockFreq+0x7a>
        {
          uart_frequency = HSI_VALUE;
 80085b2:	4b30      	ldr	r3, [pc, #192]	; (8008674 <LL_RCC_GetUARTClockFreq+0x108>)
 80085b4:	60fb      	str	r3, [r7, #12]
        }
        break;
 80085b6:	e016      	b.n	80085e6 <LL_RCC_GetUARTClockFreq+0x7a>

      case LL_RCC_UART4_CLKSOURCE_LSE:    /* UART4 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 80085b8:	f7ff fe66 	bl	8008288 <LL_RCC_LSE_IsReady>
 80085bc:	4603      	mov	r3, r0
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d013      	beq.n	80085ea <LL_RCC_GetUARTClockFreq+0x7e>
        {
          uart_frequency = LSE_VALUE;
 80085c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80085c6:	60fb      	str	r3, [r7, #12]
        }
        break;
 80085c8:	e00f      	b.n	80085ea <LL_RCC_GetUARTClockFreq+0x7e>

      case LL_RCC_UART4_CLKSOURCE_PCLK1:  /* UART4 Clock is PCLK1 */
      default:
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80085ca:	f000 f859 	bl	8008680 <RCC_GetSystemClockFreq>
 80085ce:	4603      	mov	r3, r0
 80085d0:	4618      	mov	r0, r3
 80085d2:	f000 f87b 	bl	80086cc <RCC_GetHCLKClockFreq>
 80085d6:	4603      	mov	r3, r0
 80085d8:	4618      	mov	r0, r3
 80085da:	f000 f88f 	bl	80086fc <RCC_GetPCLK1ClockFreq>
 80085de:	60f8      	str	r0, [r7, #12]
        break;
 80085e0:	e004      	b.n	80085ec <LL_RCC_GetUARTClockFreq+0x80>
    }
  }
 80085e2:	bf00      	nop
 80085e4:	e002      	b.n	80085ec <LL_RCC_GetUARTClockFreq+0x80>
        break;
 80085e6:	bf00      	nop
 80085e8:	e000      	b.n	80085ec <LL_RCC_GetUARTClockFreq+0x80>
        break;
 80085ea:	bf00      	nop

#if defined(RCC_CCIPR_UART5SEL)
  if (UARTxSource == LL_RCC_UART5_CLKSOURCE)
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80085f2:	d131      	bne.n	8008658 <LL_RCC_GetUARTClockFreq+0xec>
  {
    /* UART5CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 80085f4:	6878      	ldr	r0, [r7, #4]
 80085f6:	f7ff fea7 	bl	8008348 <LL_RCC_GetUARTClockSource>
 80085fa:	4603      	mov	r3, r0
 80085fc:	f1b3 2f03 	cmp.w	r3, #50332416	; 0x3000300
 8008600:	d015      	beq.n	800862e <LL_RCC_GetUARTClockFreq+0xc2>
 8008602:	f1b3 2f03 	cmp.w	r3, #50332416	; 0x3000300
 8008606:	d81b      	bhi.n	8008640 <LL_RCC_GetUARTClockFreq+0xd4>
 8008608:	4a1b      	ldr	r2, [pc, #108]	; (8008678 <LL_RCC_GetUARTClockFreq+0x10c>)
 800860a:	4293      	cmp	r3, r2
 800860c:	d003      	beq.n	8008616 <LL_RCC_GetUARTClockFreq+0xaa>
 800860e:	4a1b      	ldr	r2, [pc, #108]	; (800867c <LL_RCC_GetUARTClockFreq+0x110>)
 8008610:	4293      	cmp	r3, r2
 8008612:	d004      	beq.n	800861e <LL_RCC_GetUARTClockFreq+0xb2>
 8008614:	e014      	b.n	8008640 <LL_RCC_GetUARTClockFreq+0xd4>
    {
      case LL_RCC_UART5_CLKSOURCE_SYSCLK: /* UART5 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 8008616:	f000 f833 	bl	8008680 <RCC_GetSystemClockFreq>
 800861a:	60f8      	str	r0, [r7, #12]
        break;
 800861c:	e021      	b.n	8008662 <LL_RCC_GetUARTClockFreq+0xf6>

      case LL_RCC_UART5_CLKSOURCE_HSI:    /* UART5 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 800861e:	f7ff fe1f 	bl	8008260 <LL_RCC_HSI_IsReady>
 8008622:	4603      	mov	r3, r0
 8008624:	2b00      	cmp	r3, #0
 8008626:	d019      	beq.n	800865c <LL_RCC_GetUARTClockFreq+0xf0>
        {
          uart_frequency = HSI_VALUE;
 8008628:	4b12      	ldr	r3, [pc, #72]	; (8008674 <LL_RCC_GetUARTClockFreq+0x108>)
 800862a:	60fb      	str	r3, [r7, #12]
        }
        break;
 800862c:	e016      	b.n	800865c <LL_RCC_GetUARTClockFreq+0xf0>

      case LL_RCC_UART5_CLKSOURCE_LSE:    /* UART5 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 800862e:	f7ff fe2b 	bl	8008288 <LL_RCC_LSE_IsReady>
 8008632:	4603      	mov	r3, r0
 8008634:	2b00      	cmp	r3, #0
 8008636:	d013      	beq.n	8008660 <LL_RCC_GetUARTClockFreq+0xf4>
        {
          uart_frequency = LSE_VALUE;
 8008638:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800863c:	60fb      	str	r3, [r7, #12]
        }
        break;
 800863e:	e00f      	b.n	8008660 <LL_RCC_GetUARTClockFreq+0xf4>

      case LL_RCC_UART5_CLKSOURCE_PCLK1:  /* UART5 Clock is PCLK1 */
      default:
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8008640:	f000 f81e 	bl	8008680 <RCC_GetSystemClockFreq>
 8008644:	4603      	mov	r3, r0
 8008646:	4618      	mov	r0, r3
 8008648:	f000 f840 	bl	80086cc <RCC_GetHCLKClockFreq>
 800864c:	4603      	mov	r3, r0
 800864e:	4618      	mov	r0, r3
 8008650:	f000 f854 	bl	80086fc <RCC_GetPCLK1ClockFreq>
 8008654:	60f8      	str	r0, [r7, #12]
        break;
 8008656:	e004      	b.n	8008662 <LL_RCC_GetUARTClockFreq+0xf6>
    }
  }
 8008658:	bf00      	nop
 800865a:	e002      	b.n	8008662 <LL_RCC_GetUARTClockFreq+0xf6>
        break;
 800865c:	bf00      	nop
 800865e:	e000      	b.n	8008662 <LL_RCC_GetUARTClockFreq+0xf6>
        break;
 8008660:	bf00      	nop
#endif /* RCC_CCIPR_UART5SEL */

  return uart_frequency;
 8008662:	68fb      	ldr	r3, [r7, #12]
}
 8008664:	4618      	mov	r0, r3
 8008666:	3710      	adds	r7, #16
 8008668:	46bd      	mov	sp, r7
 800866a:	bd80      	pop	{r7, pc}
 800866c:	00c00040 	.word	0x00c00040
 8008670:	00c00080 	.word	0x00c00080
 8008674:	00f42400 	.word	0x00f42400
 8008678:	03000100 	.word	0x03000100
 800867c:	03000200 	.word	0x03000200

08008680 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
static uint32_t RCC_GetSystemClockFreq(void)
{
 8008680:	b580      	push	{r7, lr}
 8008682:	b082      	sub	sp, #8
 8008684:	af00      	add	r7, sp, #0
  uint32_t frequency;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8008686:	f7ff fe13 	bl	80082b0 <LL_RCC_GetSysClkSource>
 800868a:	4603      	mov	r3, r0
 800868c:	2b0c      	cmp	r3, #12
 800868e:	d00c      	beq.n	80086aa <RCC_GetSystemClockFreq+0x2a>
 8008690:	2b0c      	cmp	r3, #12
 8008692:	d80e      	bhi.n	80086b2 <RCC_GetSystemClockFreq+0x32>
 8008694:	2b04      	cmp	r3, #4
 8008696:	d002      	beq.n	800869e <RCC_GetSystemClockFreq+0x1e>
 8008698:	2b08      	cmp	r3, #8
 800869a:	d003      	beq.n	80086a4 <RCC_GetSystemClockFreq+0x24>
 800869c:	e009      	b.n	80086b2 <RCC_GetSystemClockFreq+0x32>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 800869e:	4b09      	ldr	r3, [pc, #36]	; (80086c4 <RCC_GetSystemClockFreq+0x44>)
 80086a0:	607b      	str	r3, [r7, #4]
      break;
 80086a2:	e009      	b.n	80086b8 <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 80086a4:	4b08      	ldr	r3, [pc, #32]	; (80086c8 <RCC_GetSystemClockFreq+0x48>)
 80086a6:	607b      	str	r3, [r7, #4]
      break;
 80086a8:	e006      	b.n	80086b8 <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 80086aa:	f000 f853 	bl	8008754 <RCC_PLL_GetFreqDomain_SYS>
 80086ae:	6078      	str	r0, [r7, #4]
      break;
 80086b0:	e002      	b.n	80086b8 <RCC_GetSystemClockFreq+0x38>

    default:
      frequency = HSI_VALUE;
 80086b2:	4b04      	ldr	r3, [pc, #16]	; (80086c4 <RCC_GetSystemClockFreq+0x44>)
 80086b4:	607b      	str	r3, [r7, #4]
      break;
 80086b6:	bf00      	nop
  }

  return frequency;
 80086b8:	687b      	ldr	r3, [r7, #4]
}
 80086ba:	4618      	mov	r0, r3
 80086bc:	3708      	adds	r7, #8
 80086be:	46bd      	mov	sp, r7
 80086c0:	bd80      	pop	{r7, pc}
 80086c2:	bf00      	nop
 80086c4:	00f42400 	.word	0x00f42400
 80086c8:	007a1200 	.word	0x007a1200

080086cc <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 80086cc:	b580      	push	{r7, lr}
 80086ce:	b082      	sub	sp, #8
 80086d0:	af00      	add	r7, sp, #0
 80086d2:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 80086d4:	f7ff fdfa 	bl	80082cc <LL_RCC_GetAHBPrescaler>
 80086d8:	4603      	mov	r3, r0
 80086da:	091b      	lsrs	r3, r3, #4
 80086dc:	f003 030f 	and.w	r3, r3, #15
 80086e0:	4a05      	ldr	r2, [pc, #20]	; (80086f8 <RCC_GetHCLKClockFreq+0x2c>)
 80086e2:	5cd3      	ldrb	r3, [r2, r3]
 80086e4:	f003 031f 	and.w	r3, r3, #31
 80086e8:	687a      	ldr	r2, [r7, #4]
 80086ea:	fa22 f303 	lsr.w	r3, r2, r3
}
 80086ee:	4618      	mov	r0, r3
 80086f0:	3708      	adds	r7, #8
 80086f2:	46bd      	mov	sp, r7
 80086f4:	bd80      	pop	{r7, pc}
 80086f6:	bf00      	nop
 80086f8:	0806e160 	.word	0x0806e160

080086fc <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 80086fc:	b580      	push	{r7, lr}
 80086fe:	b082      	sub	sp, #8
 8008700:	af00      	add	r7, sp, #0
 8008702:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8008704:	f7ff fdf0 	bl	80082e8 <LL_RCC_GetAPB1Prescaler>
 8008708:	4603      	mov	r3, r0
 800870a:	0a1b      	lsrs	r3, r3, #8
 800870c:	4a05      	ldr	r2, [pc, #20]	; (8008724 <RCC_GetPCLK1ClockFreq+0x28>)
 800870e:	5cd3      	ldrb	r3, [r2, r3]
 8008710:	f003 031f 	and.w	r3, r3, #31
 8008714:	687a      	ldr	r2, [r7, #4]
 8008716:	fa22 f303 	lsr.w	r3, r2, r3
}
 800871a:	4618      	mov	r0, r3
 800871c:	3708      	adds	r7, #8
 800871e:	46bd      	mov	sp, r7
 8008720:	bd80      	pop	{r7, pc}
 8008722:	bf00      	nop
 8008724:	0806e170 	.word	0x0806e170

08008728 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8008728:	b580      	push	{r7, lr}
 800872a:	b082      	sub	sp, #8
 800872c:	af00      	add	r7, sp, #0
 800872e:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8008730:	f7ff fde8 	bl	8008304 <LL_RCC_GetAPB2Prescaler>
 8008734:	4603      	mov	r3, r0
 8008736:	0adb      	lsrs	r3, r3, #11
 8008738:	4a05      	ldr	r2, [pc, #20]	; (8008750 <RCC_GetPCLK2ClockFreq+0x28>)
 800873a:	5cd3      	ldrb	r3, [r2, r3]
 800873c:	f003 031f 	and.w	r3, r3, #31
 8008740:	687a      	ldr	r2, [r7, #4]
 8008742:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008746:	4618      	mov	r0, r3
 8008748:	3708      	adds	r7, #8
 800874a:	46bd      	mov	sp, r7
 800874c:	bd80      	pop	{r7, pc}
 800874e:	bf00      	nop
 8008750:	0806e170 	.word	0x0806e170

08008754 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
static uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8008754:	b590      	push	{r4, r7, lr}
 8008756:	b083      	sub	sp, #12
 8008758:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq, pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 800875a:	f7ff fe09 	bl	8008370 <LL_RCC_PLL_GetMainSource>
 800875e:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 8008760:	683b      	ldr	r3, [r7, #0]
 8008762:	2b02      	cmp	r3, #2
 8008764:	d003      	beq.n	800876e <RCC_PLL_GetFreqDomain_SYS+0x1a>
 8008766:	683b      	ldr	r3, [r7, #0]
 8008768:	2b03      	cmp	r3, #3
 800876a:	d003      	beq.n	8008774 <RCC_PLL_GetFreqDomain_SYS+0x20>
 800876c:	e005      	b.n	800877a <RCC_PLL_GetFreqDomain_SYS+0x26>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 800876e:	4b11      	ldr	r3, [pc, #68]	; (80087b4 <RCC_PLL_GetFreqDomain_SYS+0x60>)
 8008770:	607b      	str	r3, [r7, #4]
      break;
 8008772:	e005      	b.n	8008780 <RCC_PLL_GetFreqDomain_SYS+0x2c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8008774:	4b10      	ldr	r3, [pc, #64]	; (80087b8 <RCC_PLL_GetFreqDomain_SYS+0x64>)
 8008776:	607b      	str	r3, [r7, #4]
      break;
 8008778:	e002      	b.n	8008780 <RCC_PLL_GetFreqDomain_SYS+0x2c>

    default:
      pllinputfreq = HSI_VALUE;
 800877a:	4b0e      	ldr	r3, [pc, #56]	; (80087b4 <RCC_PLL_GetFreqDomain_SYS+0x60>)
 800877c:	607b      	str	r3, [r7, #4]
      break;
 800877e:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8008780:	f7ff fe04 	bl	800838c <LL_RCC_PLL_GetN>
 8008784:	4602      	mov	r2, r0
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	fb03 f402 	mul.w	r4, r3, r2
 800878c:	f7ff fe1a 	bl	80083c4 <LL_RCC_PLL_GetDivider>
 8008790:	4603      	mov	r3, r0
 8008792:	091b      	lsrs	r3, r3, #4
 8008794:	3301      	adds	r3, #1
 8008796:	fbb4 f4f3 	udiv	r4, r4, r3
 800879a:	f7ff fe05 	bl	80083a8 <LL_RCC_PLL_GetR>
 800879e:	4603      	mov	r3, r0
 80087a0:	0e5b      	lsrs	r3, r3, #25
 80087a2:	3301      	adds	r3, #1
 80087a4:	005b      	lsls	r3, r3, #1
 80087a6:	fbb4 f3f3 	udiv	r3, r4, r3
                                   LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 80087aa:	4618      	mov	r0, r3
 80087ac:	370c      	adds	r7, #12
 80087ae:	46bd      	mov	sp, r7
 80087b0:	bd90      	pop	{r4, r7, pc}
 80087b2:	bf00      	nop
 80087b4:	00f42400 	.word	0x00f42400
 80087b8:	007a1200 	.word	0x007a1200

080087bc <LL_TIM_SetPrescaler>:
{
 80087bc:	b480      	push	{r7}
 80087be:	b083      	sub	sp, #12
 80087c0:	af00      	add	r7, sp, #0
 80087c2:	6078      	str	r0, [r7, #4]
 80087c4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	683a      	ldr	r2, [r7, #0]
 80087ca:	629a      	str	r2, [r3, #40]	; 0x28
}
 80087cc:	bf00      	nop
 80087ce:	370c      	adds	r7, #12
 80087d0:	46bd      	mov	sp, r7
 80087d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087d6:	4770      	bx	lr

080087d8 <LL_TIM_SetAutoReload>:
{
 80087d8:	b480      	push	{r7}
 80087da:	b083      	sub	sp, #12
 80087dc:	af00      	add	r7, sp, #0
 80087de:	6078      	str	r0, [r7, #4]
 80087e0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	683a      	ldr	r2, [r7, #0]
 80087e6:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80087e8:	bf00      	nop
 80087ea:	370c      	adds	r7, #12
 80087ec:	46bd      	mov	sp, r7
 80087ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f2:	4770      	bx	lr

080087f4 <LL_TIM_SetRepetitionCounter>:
{
 80087f4:	b480      	push	{r7}
 80087f6:	b083      	sub	sp, #12
 80087f8:	af00      	add	r7, sp, #0
 80087fa:	6078      	str	r0, [r7, #4]
 80087fc:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	683a      	ldr	r2, [r7, #0]
 8008802:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008804:	bf00      	nop
 8008806:	370c      	adds	r7, #12
 8008808:	46bd      	mov	sp, r7
 800880a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800880e:	4770      	bx	lr

08008810 <LL_TIM_OC_SetCompareCH1>:
{
 8008810:	b480      	push	{r7}
 8008812:	b083      	sub	sp, #12
 8008814:	af00      	add	r7, sp, #0
 8008816:	6078      	str	r0, [r7, #4]
 8008818:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	683a      	ldr	r2, [r7, #0]
 800881e:	635a      	str	r2, [r3, #52]	; 0x34
}
 8008820:	bf00      	nop
 8008822:	370c      	adds	r7, #12
 8008824:	46bd      	mov	sp, r7
 8008826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800882a:	4770      	bx	lr

0800882c <LL_TIM_OC_SetCompareCH2>:
{
 800882c:	b480      	push	{r7}
 800882e:	b083      	sub	sp, #12
 8008830:	af00      	add	r7, sp, #0
 8008832:	6078      	str	r0, [r7, #4]
 8008834:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	683a      	ldr	r2, [r7, #0]
 800883a:	639a      	str	r2, [r3, #56]	; 0x38
}
 800883c:	bf00      	nop
 800883e:	370c      	adds	r7, #12
 8008840:	46bd      	mov	sp, r7
 8008842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008846:	4770      	bx	lr

08008848 <LL_TIM_OC_SetCompareCH3>:
{
 8008848:	b480      	push	{r7}
 800884a:	b083      	sub	sp, #12
 800884c:	af00      	add	r7, sp, #0
 800884e:	6078      	str	r0, [r7, #4]
 8008850:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	683a      	ldr	r2, [r7, #0]
 8008856:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8008858:	bf00      	nop
 800885a:	370c      	adds	r7, #12
 800885c:	46bd      	mov	sp, r7
 800885e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008862:	4770      	bx	lr

08008864 <LL_TIM_OC_SetCompareCH4>:
{
 8008864:	b480      	push	{r7}
 8008866:	b083      	sub	sp, #12
 8008868:	af00      	add	r7, sp, #0
 800886a:	6078      	str	r0, [r7, #4]
 800886c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	683a      	ldr	r2, [r7, #0]
 8008872:	641a      	str	r2, [r3, #64]	; 0x40
}
 8008874:	bf00      	nop
 8008876:	370c      	adds	r7, #12
 8008878:	46bd      	mov	sp, r7
 800887a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800887e:	4770      	bx	lr

08008880 <LL_TIM_OC_SetCompareCH5>:
{
 8008880:	b480      	push	{r7}
 8008882:	b083      	sub	sp, #12
 8008884:	af00      	add	r7, sp, #0
 8008886:	6078      	str	r0, [r7, #4]
 8008888:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	683a      	ldr	r2, [r7, #0]
 8008892:	649a      	str	r2, [r3, #72]	; 0x48
}
 8008894:	bf00      	nop
 8008896:	370c      	adds	r7, #12
 8008898:	46bd      	mov	sp, r7
 800889a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800889e:	4770      	bx	lr

080088a0 <LL_TIM_OC_SetCompareCH6>:
{
 80088a0:	b480      	push	{r7}
 80088a2:	b083      	sub	sp, #12
 80088a4:	af00      	add	r7, sp, #0
 80088a6:	6078      	str	r0, [r7, #4]
 80088a8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR6, CompareValue);
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	683a      	ldr	r2, [r7, #0]
 80088ae:	64da      	str	r2, [r3, #76]	; 0x4c
}
 80088b0:	bf00      	nop
 80088b2:	370c      	adds	r7, #12
 80088b4:	46bd      	mov	sp, r7
 80088b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ba:	4770      	bx	lr

080088bc <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 80088bc:	b480      	push	{r7}
 80088be:	b083      	sub	sp, #12
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	695b      	ldr	r3, [r3, #20]
 80088c8:	f043 0201 	orr.w	r2, r3, #1
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	615a      	str	r2, [r3, #20]
}
 80088d0:	bf00      	nop
 80088d2:	370c      	adds	r7, #12
 80088d4:	46bd      	mov	sp, r7
 80088d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088da:	4770      	bx	lr

080088dc <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 80088dc:	b580      	push	{r7, lr}
 80088de:	b084      	sub	sp, #16
 80088e0:	af00      	add	r7, sp, #0
 80088e2:	6078      	str	r0, [r7, #4]
 80088e4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	4a43      	ldr	r2, [pc, #268]	; (80089fc <LL_TIM_Init+0x120>)
 80088f0:	4293      	cmp	r3, r2
 80088f2:	d017      	beq.n	8008924 <LL_TIM_Init+0x48>
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80088fa:	d013      	beq.n	8008924 <LL_TIM_Init+0x48>
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	4a40      	ldr	r2, [pc, #256]	; (8008a00 <LL_TIM_Init+0x124>)
 8008900:	4293      	cmp	r3, r2
 8008902:	d00f      	beq.n	8008924 <LL_TIM_Init+0x48>
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	4a3f      	ldr	r2, [pc, #252]	; (8008a04 <LL_TIM_Init+0x128>)
 8008908:	4293      	cmp	r3, r2
 800890a:	d00b      	beq.n	8008924 <LL_TIM_Init+0x48>
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	4a3e      	ldr	r2, [pc, #248]	; (8008a08 <LL_TIM_Init+0x12c>)
 8008910:	4293      	cmp	r3, r2
 8008912:	d007      	beq.n	8008924 <LL_TIM_Init+0x48>
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	4a3d      	ldr	r2, [pc, #244]	; (8008a0c <LL_TIM_Init+0x130>)
 8008918:	4293      	cmp	r3, r2
 800891a:	d003      	beq.n	8008924 <LL_TIM_Init+0x48>
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	4a3c      	ldr	r2, [pc, #240]	; (8008a10 <LL_TIM_Init+0x134>)
 8008920:	4293      	cmp	r3, r2
 8008922:	d106      	bne.n	8008932 <LL_TIM_Init+0x56>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800892a:	683b      	ldr	r3, [r7, #0]
 800892c:	685b      	ldr	r3, [r3, #4]
 800892e:	4313      	orrs	r3, r2
 8008930:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	4a31      	ldr	r2, [pc, #196]	; (80089fc <LL_TIM_Init+0x120>)
 8008936:	4293      	cmp	r3, r2
 8008938:	d023      	beq.n	8008982 <LL_TIM_Init+0xa6>
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008940:	d01f      	beq.n	8008982 <LL_TIM_Init+0xa6>
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	4a2e      	ldr	r2, [pc, #184]	; (8008a00 <LL_TIM_Init+0x124>)
 8008946:	4293      	cmp	r3, r2
 8008948:	d01b      	beq.n	8008982 <LL_TIM_Init+0xa6>
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	4a2d      	ldr	r2, [pc, #180]	; (8008a04 <LL_TIM_Init+0x128>)
 800894e:	4293      	cmp	r3, r2
 8008950:	d017      	beq.n	8008982 <LL_TIM_Init+0xa6>
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	4a2c      	ldr	r2, [pc, #176]	; (8008a08 <LL_TIM_Init+0x12c>)
 8008956:	4293      	cmp	r3, r2
 8008958:	d013      	beq.n	8008982 <LL_TIM_Init+0xa6>
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	4a2b      	ldr	r2, [pc, #172]	; (8008a0c <LL_TIM_Init+0x130>)
 800895e:	4293      	cmp	r3, r2
 8008960:	d00f      	beq.n	8008982 <LL_TIM_Init+0xa6>
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	4a2b      	ldr	r2, [pc, #172]	; (8008a14 <LL_TIM_Init+0x138>)
 8008966:	4293      	cmp	r3, r2
 8008968:	d00b      	beq.n	8008982 <LL_TIM_Init+0xa6>
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	4a2a      	ldr	r2, [pc, #168]	; (8008a18 <LL_TIM_Init+0x13c>)
 800896e:	4293      	cmp	r3, r2
 8008970:	d007      	beq.n	8008982 <LL_TIM_Init+0xa6>
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	4a29      	ldr	r2, [pc, #164]	; (8008a1c <LL_TIM_Init+0x140>)
 8008976:	4293      	cmp	r3, r2
 8008978:	d003      	beq.n	8008982 <LL_TIM_Init+0xa6>
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	4a24      	ldr	r2, [pc, #144]	; (8008a10 <LL_TIM_Init+0x134>)
 800897e:	4293      	cmp	r3, r2
 8008980:	d106      	bne.n	8008990 <LL_TIM_Init+0xb4>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008988:	683b      	ldr	r3, [r7, #0]
 800898a:	68db      	ldr	r3, [r3, #12]
 800898c:	4313      	orrs	r3, r2
 800898e:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	68fa      	ldr	r2, [r7, #12]
 8008994:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8008996:	683b      	ldr	r3, [r7, #0]
 8008998:	689b      	ldr	r3, [r3, #8]
 800899a:	4619      	mov	r1, r3
 800899c:	6878      	ldr	r0, [r7, #4]
 800899e:	f7ff ff1b 	bl	80087d8 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 80089a2:	683b      	ldr	r3, [r7, #0]
 80089a4:	881b      	ldrh	r3, [r3, #0]
 80089a6:	4619      	mov	r1, r3
 80089a8:	6878      	ldr	r0, [r7, #4]
 80089aa:	f7ff ff07 	bl	80087bc <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	4a12      	ldr	r2, [pc, #72]	; (80089fc <LL_TIM_Init+0x120>)
 80089b2:	4293      	cmp	r3, r2
 80089b4:	d013      	beq.n	80089de <LL_TIM_Init+0x102>
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	4a14      	ldr	r2, [pc, #80]	; (8008a0c <LL_TIM_Init+0x130>)
 80089ba:	4293      	cmp	r3, r2
 80089bc:	d00f      	beq.n	80089de <LL_TIM_Init+0x102>
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	4a14      	ldr	r2, [pc, #80]	; (8008a14 <LL_TIM_Init+0x138>)
 80089c2:	4293      	cmp	r3, r2
 80089c4:	d00b      	beq.n	80089de <LL_TIM_Init+0x102>
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	4a13      	ldr	r2, [pc, #76]	; (8008a18 <LL_TIM_Init+0x13c>)
 80089ca:	4293      	cmp	r3, r2
 80089cc:	d007      	beq.n	80089de <LL_TIM_Init+0x102>
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	4a12      	ldr	r2, [pc, #72]	; (8008a1c <LL_TIM_Init+0x140>)
 80089d2:	4293      	cmp	r3, r2
 80089d4:	d003      	beq.n	80089de <LL_TIM_Init+0x102>
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	4a0d      	ldr	r2, [pc, #52]	; (8008a10 <LL_TIM_Init+0x134>)
 80089da:	4293      	cmp	r3, r2
 80089dc:	d105      	bne.n	80089ea <LL_TIM_Init+0x10e>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 80089de:	683b      	ldr	r3, [r7, #0]
 80089e0:	691b      	ldr	r3, [r3, #16]
 80089e2:	4619      	mov	r1, r3
 80089e4:	6878      	ldr	r0, [r7, #4]
 80089e6:	f7ff ff05 	bl	80087f4 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 80089ea:	6878      	ldr	r0, [r7, #4]
 80089ec:	f7ff ff66 	bl	80088bc <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 80089f0:	2300      	movs	r3, #0
}
 80089f2:	4618      	mov	r0, r3
 80089f4:	3710      	adds	r7, #16
 80089f6:	46bd      	mov	sp, r7
 80089f8:	bd80      	pop	{r7, pc}
 80089fa:	bf00      	nop
 80089fc:	40012c00 	.word	0x40012c00
 8008a00:	40000400 	.word	0x40000400
 8008a04:	40000800 	.word	0x40000800
 8008a08:	40000c00 	.word	0x40000c00
 8008a0c:	40013400 	.word	0x40013400
 8008a10:	40015000 	.word	0x40015000
 8008a14:	40014000 	.word	0x40014000
 8008a18:	40014400 	.word	0x40014400
 8008a1c:	40014800 	.word	0x40014800

08008a20 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8008a20:	b580      	push	{r7, lr}
 8008a22:	b086      	sub	sp, #24
 8008a24:	af00      	add	r7, sp, #0
 8008a26:	60f8      	str	r0, [r7, #12]
 8008a28:	60b9      	str	r1, [r7, #8]
 8008a2a:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8008a2c:	2301      	movs	r3, #1
 8008a2e:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 8008a30:	68bb      	ldr	r3, [r7, #8]
 8008a32:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008a36:	d045      	beq.n	8008ac4 <LL_TIM_OC_Init+0xa4>
 8008a38:	68bb      	ldr	r3, [r7, #8]
 8008a3a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008a3e:	d848      	bhi.n	8008ad2 <LL_TIM_OC_Init+0xb2>
 8008a40:	68bb      	ldr	r3, [r7, #8]
 8008a42:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008a46:	d036      	beq.n	8008ab6 <LL_TIM_OC_Init+0x96>
 8008a48:	68bb      	ldr	r3, [r7, #8]
 8008a4a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008a4e:	d840      	bhi.n	8008ad2 <LL_TIM_OC_Init+0xb2>
 8008a50:	68bb      	ldr	r3, [r7, #8]
 8008a52:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008a56:	d027      	beq.n	8008aa8 <LL_TIM_OC_Init+0x88>
 8008a58:	68bb      	ldr	r3, [r7, #8]
 8008a5a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008a5e:	d838      	bhi.n	8008ad2 <LL_TIM_OC_Init+0xb2>
 8008a60:	68bb      	ldr	r3, [r7, #8]
 8008a62:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008a66:	d018      	beq.n	8008a9a <LL_TIM_OC_Init+0x7a>
 8008a68:	68bb      	ldr	r3, [r7, #8]
 8008a6a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008a6e:	d830      	bhi.n	8008ad2 <LL_TIM_OC_Init+0xb2>
 8008a70:	68bb      	ldr	r3, [r7, #8]
 8008a72:	2b01      	cmp	r3, #1
 8008a74:	d003      	beq.n	8008a7e <LL_TIM_OC_Init+0x5e>
 8008a76:	68bb      	ldr	r3, [r7, #8]
 8008a78:	2b10      	cmp	r3, #16
 8008a7a:	d007      	beq.n	8008a8c <LL_TIM_OC_Init+0x6c>
      break;
    case LL_TIM_CHANNEL_CH6:
      result = OC6Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 8008a7c:	e029      	b.n	8008ad2 <LL_TIM_OC_Init+0xb2>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8008a7e:	6879      	ldr	r1, [r7, #4]
 8008a80:	68f8      	ldr	r0, [r7, #12]
 8008a82:	f000 f82d 	bl	8008ae0 <OC1Config>
 8008a86:	4603      	mov	r3, r0
 8008a88:	75fb      	strb	r3, [r7, #23]
      break;
 8008a8a:	e023      	b.n	8008ad4 <LL_TIM_OC_Init+0xb4>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8008a8c:	6879      	ldr	r1, [r7, #4]
 8008a8e:	68f8      	ldr	r0, [r7, #12]
 8008a90:	f000 f8ac 	bl	8008bec <OC2Config>
 8008a94:	4603      	mov	r3, r0
 8008a96:	75fb      	strb	r3, [r7, #23]
      break;
 8008a98:	e01c      	b.n	8008ad4 <LL_TIM_OC_Init+0xb4>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8008a9a:	6879      	ldr	r1, [r7, #4]
 8008a9c:	68f8      	ldr	r0, [r7, #12]
 8008a9e:	f000 f92f 	bl	8008d00 <OC3Config>
 8008aa2:	4603      	mov	r3, r0
 8008aa4:	75fb      	strb	r3, [r7, #23]
      break;
 8008aa6:	e015      	b.n	8008ad4 <LL_TIM_OC_Init+0xb4>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8008aa8:	6879      	ldr	r1, [r7, #4]
 8008aaa:	68f8      	ldr	r0, [r7, #12]
 8008aac:	f000 f9b2 	bl	8008e14 <OC4Config>
 8008ab0:	4603      	mov	r3, r0
 8008ab2:	75fb      	strb	r3, [r7, #23]
      break;
 8008ab4:	e00e      	b.n	8008ad4 <LL_TIM_OC_Init+0xb4>
      result = OC5Config(TIMx, TIM_OC_InitStruct);
 8008ab6:	6879      	ldr	r1, [r7, #4]
 8008ab8:	68f8      	ldr	r0, [r7, #12]
 8008aba:	f000 fa35 	bl	8008f28 <OC5Config>
 8008abe:	4603      	mov	r3, r0
 8008ac0:	75fb      	strb	r3, [r7, #23]
      break;
 8008ac2:	e007      	b.n	8008ad4 <LL_TIM_OC_Init+0xb4>
      result = OC6Config(TIMx, TIM_OC_InitStruct);
 8008ac4:	6879      	ldr	r1, [r7, #4]
 8008ac6:	68f8      	ldr	r0, [r7, #12]
 8008ac8:	f000 fa98 	bl	8008ffc <OC6Config>
 8008acc:	4603      	mov	r3, r0
 8008ace:	75fb      	strb	r3, [r7, #23]
      break;
 8008ad0:	e000      	b.n	8008ad4 <LL_TIM_OC_Init+0xb4>
      break;
 8008ad2:	bf00      	nop
  }

  return result;
 8008ad4:	7dfb      	ldrb	r3, [r7, #23]
}
 8008ad6:	4618      	mov	r0, r3
 8008ad8:	3718      	adds	r7, #24
 8008ada:	46bd      	mov	sp, r7
 8008adc:	bd80      	pop	{r7, pc}
	...

08008ae0 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8008ae0:	b580      	push	{r7, lr}
 8008ae2:	b086      	sub	sp, #24
 8008ae4:	af00      	add	r7, sp, #0
 8008ae6:	6078      	str	r0, [r7, #4]
 8008ae8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	6a1b      	ldr	r3, [r3, #32]
 8008aee:	f023 0201 	bic.w	r2, r3, #1
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	6a1b      	ldr	r3, [r3, #32]
 8008afa:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	685b      	ldr	r3, [r3, #4]
 8008b00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	699b      	ldr	r3, [r3, #24]
 8008b06:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	f023 0303 	bic.w	r3, r3, #3
 8008b0e:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008b16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008b1a:	683a      	ldr	r2, [r7, #0]
 8008b1c:	6812      	ldr	r2, [r2, #0]
 8008b1e:	4313      	orrs	r3, r2
 8008b20:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8008b22:	697b      	ldr	r3, [r7, #20]
 8008b24:	f023 0202 	bic.w	r2, r3, #2
 8008b28:	683b      	ldr	r3, [r7, #0]
 8008b2a:	691b      	ldr	r3, [r3, #16]
 8008b2c:	4313      	orrs	r3, r2
 8008b2e:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8008b30:	697b      	ldr	r3, [r7, #20]
 8008b32:	f023 0201 	bic.w	r2, r3, #1
 8008b36:	683b      	ldr	r3, [r7, #0]
 8008b38:	685b      	ldr	r3, [r3, #4]
 8008b3a:	4313      	orrs	r3, r2
 8008b3c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	4a24      	ldr	r2, [pc, #144]	; (8008bd4 <OC1Config+0xf4>)
 8008b42:	4293      	cmp	r3, r2
 8008b44:	d013      	beq.n	8008b6e <OC1Config+0x8e>
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	4a23      	ldr	r2, [pc, #140]	; (8008bd8 <OC1Config+0xf8>)
 8008b4a:	4293      	cmp	r3, r2
 8008b4c:	d00f      	beq.n	8008b6e <OC1Config+0x8e>
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	4a22      	ldr	r2, [pc, #136]	; (8008bdc <OC1Config+0xfc>)
 8008b52:	4293      	cmp	r3, r2
 8008b54:	d00b      	beq.n	8008b6e <OC1Config+0x8e>
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	4a21      	ldr	r2, [pc, #132]	; (8008be0 <OC1Config+0x100>)
 8008b5a:	4293      	cmp	r3, r2
 8008b5c:	d007      	beq.n	8008b6e <OC1Config+0x8e>
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	4a20      	ldr	r2, [pc, #128]	; (8008be4 <OC1Config+0x104>)
 8008b62:	4293      	cmp	r3, r2
 8008b64:	d003      	beq.n	8008b6e <OC1Config+0x8e>
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	4a1f      	ldr	r2, [pc, #124]	; (8008be8 <OC1Config+0x108>)
 8008b6a:	4293      	cmp	r3, r2
 8008b6c:	d11e      	bne.n	8008bac <OC1Config+0xcc>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8008b6e:	697b      	ldr	r3, [r7, #20]
 8008b70:	f023 0208 	bic.w	r2, r3, #8
 8008b74:	683b      	ldr	r3, [r7, #0]
 8008b76:	695b      	ldr	r3, [r3, #20]
 8008b78:	009b      	lsls	r3, r3, #2
 8008b7a:	4313      	orrs	r3, r2
 8008b7c:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8008b7e:	697b      	ldr	r3, [r7, #20]
 8008b80:	f023 0204 	bic.w	r2, r3, #4
 8008b84:	683b      	ldr	r3, [r7, #0]
 8008b86:	689b      	ldr	r3, [r3, #8]
 8008b88:	009b      	lsls	r3, r3, #2
 8008b8a:	4313      	orrs	r3, r2
 8008b8c:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8008b8e:	693b      	ldr	r3, [r7, #16]
 8008b90:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008b94:	683b      	ldr	r3, [r7, #0]
 8008b96:	699b      	ldr	r3, [r3, #24]
 8008b98:	4313      	orrs	r3, r2
 8008b9a:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8008b9c:	693b      	ldr	r3, [r7, #16]
 8008b9e:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8008ba2:	683b      	ldr	r3, [r7, #0]
 8008ba4:	69db      	ldr	r3, [r3, #28]
 8008ba6:	005b      	lsls	r3, r3, #1
 8008ba8:	4313      	orrs	r3, r2
 8008baa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	693a      	ldr	r2, [r7, #16]
 8008bb0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	68fa      	ldr	r2, [r7, #12]
 8008bb6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8008bb8:	683b      	ldr	r3, [r7, #0]
 8008bba:	68db      	ldr	r3, [r3, #12]
 8008bbc:	4619      	mov	r1, r3
 8008bbe:	6878      	ldr	r0, [r7, #4]
 8008bc0:	f7ff fe26 	bl	8008810 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	697a      	ldr	r2, [r7, #20]
 8008bc8:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8008bca:	2300      	movs	r3, #0
}
 8008bcc:	4618      	mov	r0, r3
 8008bce:	3718      	adds	r7, #24
 8008bd0:	46bd      	mov	sp, r7
 8008bd2:	bd80      	pop	{r7, pc}
 8008bd4:	40012c00 	.word	0x40012c00
 8008bd8:	40013400 	.word	0x40013400
 8008bdc:	40014000 	.word	0x40014000
 8008be0:	40014400 	.word	0x40014400
 8008be4:	40014800 	.word	0x40014800
 8008be8:	40015000 	.word	0x40015000

08008bec <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8008bec:	b580      	push	{r7, lr}
 8008bee:	b086      	sub	sp, #24
 8008bf0:	af00      	add	r7, sp, #0
 8008bf2:	6078      	str	r0, [r7, #4]
 8008bf4:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	6a1b      	ldr	r3, [r3, #32]
 8008bfa:	f023 0210 	bic.w	r2, r3, #16
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	6a1b      	ldr	r3, [r3, #32]
 8008c06:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	685b      	ldr	r3, [r3, #4]
 8008c0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	699b      	ldr	r3, [r3, #24]
 8008c12:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008c1a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008c22:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008c26:	683a      	ldr	r2, [r7, #0]
 8008c28:	6812      	ldr	r2, [r2, #0]
 8008c2a:	0212      	lsls	r2, r2, #8
 8008c2c:	4313      	orrs	r3, r2
 8008c2e:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8008c30:	697b      	ldr	r3, [r7, #20]
 8008c32:	f023 0220 	bic.w	r2, r3, #32
 8008c36:	683b      	ldr	r3, [r7, #0]
 8008c38:	691b      	ldr	r3, [r3, #16]
 8008c3a:	011b      	lsls	r3, r3, #4
 8008c3c:	4313      	orrs	r3, r2
 8008c3e:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8008c40:	697b      	ldr	r3, [r7, #20]
 8008c42:	f023 0210 	bic.w	r2, r3, #16
 8008c46:	683b      	ldr	r3, [r7, #0]
 8008c48:	685b      	ldr	r3, [r3, #4]
 8008c4a:	011b      	lsls	r3, r3, #4
 8008c4c:	4313      	orrs	r3, r2
 8008c4e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	4a25      	ldr	r2, [pc, #148]	; (8008ce8 <OC2Config+0xfc>)
 8008c54:	4293      	cmp	r3, r2
 8008c56:	d013      	beq.n	8008c80 <OC2Config+0x94>
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	4a24      	ldr	r2, [pc, #144]	; (8008cec <OC2Config+0x100>)
 8008c5c:	4293      	cmp	r3, r2
 8008c5e:	d00f      	beq.n	8008c80 <OC2Config+0x94>
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	4a23      	ldr	r2, [pc, #140]	; (8008cf0 <OC2Config+0x104>)
 8008c64:	4293      	cmp	r3, r2
 8008c66:	d00b      	beq.n	8008c80 <OC2Config+0x94>
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	4a22      	ldr	r2, [pc, #136]	; (8008cf4 <OC2Config+0x108>)
 8008c6c:	4293      	cmp	r3, r2
 8008c6e:	d007      	beq.n	8008c80 <OC2Config+0x94>
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	4a21      	ldr	r2, [pc, #132]	; (8008cf8 <OC2Config+0x10c>)
 8008c74:	4293      	cmp	r3, r2
 8008c76:	d003      	beq.n	8008c80 <OC2Config+0x94>
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	4a20      	ldr	r2, [pc, #128]	; (8008cfc <OC2Config+0x110>)
 8008c7c:	4293      	cmp	r3, r2
 8008c7e:	d11f      	bne.n	8008cc0 <OC2Config+0xd4>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8008c80:	697b      	ldr	r3, [r7, #20]
 8008c82:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008c86:	683b      	ldr	r3, [r7, #0]
 8008c88:	695b      	ldr	r3, [r3, #20]
 8008c8a:	019b      	lsls	r3, r3, #6
 8008c8c:	4313      	orrs	r3, r2
 8008c8e:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8008c90:	697b      	ldr	r3, [r7, #20]
 8008c92:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8008c96:	683b      	ldr	r3, [r7, #0]
 8008c98:	689b      	ldr	r3, [r3, #8]
 8008c9a:	019b      	lsls	r3, r3, #6
 8008c9c:	4313      	orrs	r3, r2
 8008c9e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8008ca0:	693b      	ldr	r3, [r7, #16]
 8008ca2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008ca6:	683b      	ldr	r3, [r7, #0]
 8008ca8:	699b      	ldr	r3, [r3, #24]
 8008caa:	009b      	lsls	r3, r3, #2
 8008cac:	4313      	orrs	r3, r2
 8008cae:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8008cb0:	693b      	ldr	r3, [r7, #16]
 8008cb2:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008cb6:	683b      	ldr	r3, [r7, #0]
 8008cb8:	69db      	ldr	r3, [r3, #28]
 8008cba:	00db      	lsls	r3, r3, #3
 8008cbc:	4313      	orrs	r3, r2
 8008cbe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	693a      	ldr	r2, [r7, #16]
 8008cc4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	68fa      	ldr	r2, [r7, #12]
 8008cca:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8008ccc:	683b      	ldr	r3, [r7, #0]
 8008cce:	68db      	ldr	r3, [r3, #12]
 8008cd0:	4619      	mov	r1, r3
 8008cd2:	6878      	ldr	r0, [r7, #4]
 8008cd4:	f7ff fdaa 	bl	800882c <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	697a      	ldr	r2, [r7, #20]
 8008cdc:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8008cde:	2300      	movs	r3, #0
}
 8008ce0:	4618      	mov	r0, r3
 8008ce2:	3718      	adds	r7, #24
 8008ce4:	46bd      	mov	sp, r7
 8008ce6:	bd80      	pop	{r7, pc}
 8008ce8:	40012c00 	.word	0x40012c00
 8008cec:	40013400 	.word	0x40013400
 8008cf0:	40014000 	.word	0x40014000
 8008cf4:	40014400 	.word	0x40014400
 8008cf8:	40014800 	.word	0x40014800
 8008cfc:	40015000 	.word	0x40015000

08008d00 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8008d00:	b580      	push	{r7, lr}
 8008d02:	b086      	sub	sp, #24
 8008d04:	af00      	add	r7, sp, #0
 8008d06:	6078      	str	r0, [r7, #4]
 8008d08:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	6a1b      	ldr	r3, [r3, #32]
 8008d0e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	6a1b      	ldr	r3, [r3, #32]
 8008d1a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	685b      	ldr	r3, [r3, #4]
 8008d20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	69db      	ldr	r3, [r3, #28]
 8008d26:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	f023 0303 	bic.w	r3, r3, #3
 8008d2e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008d36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008d3a:	683a      	ldr	r2, [r7, #0]
 8008d3c:	6812      	ldr	r2, [r2, #0]
 8008d3e:	4313      	orrs	r3, r2
 8008d40:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8008d42:	697b      	ldr	r3, [r7, #20]
 8008d44:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8008d48:	683b      	ldr	r3, [r7, #0]
 8008d4a:	691b      	ldr	r3, [r3, #16]
 8008d4c:	021b      	lsls	r3, r3, #8
 8008d4e:	4313      	orrs	r3, r2
 8008d50:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8008d52:	697b      	ldr	r3, [r7, #20]
 8008d54:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008d58:	683b      	ldr	r3, [r7, #0]
 8008d5a:	685b      	ldr	r3, [r3, #4]
 8008d5c:	021b      	lsls	r3, r3, #8
 8008d5e:	4313      	orrs	r3, r2
 8008d60:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	4a25      	ldr	r2, [pc, #148]	; (8008dfc <OC3Config+0xfc>)
 8008d66:	4293      	cmp	r3, r2
 8008d68:	d013      	beq.n	8008d92 <OC3Config+0x92>
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	4a24      	ldr	r2, [pc, #144]	; (8008e00 <OC3Config+0x100>)
 8008d6e:	4293      	cmp	r3, r2
 8008d70:	d00f      	beq.n	8008d92 <OC3Config+0x92>
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	4a23      	ldr	r2, [pc, #140]	; (8008e04 <OC3Config+0x104>)
 8008d76:	4293      	cmp	r3, r2
 8008d78:	d00b      	beq.n	8008d92 <OC3Config+0x92>
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	4a22      	ldr	r2, [pc, #136]	; (8008e08 <OC3Config+0x108>)
 8008d7e:	4293      	cmp	r3, r2
 8008d80:	d007      	beq.n	8008d92 <OC3Config+0x92>
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	4a21      	ldr	r2, [pc, #132]	; (8008e0c <OC3Config+0x10c>)
 8008d86:	4293      	cmp	r3, r2
 8008d88:	d003      	beq.n	8008d92 <OC3Config+0x92>
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	4a20      	ldr	r2, [pc, #128]	; (8008e10 <OC3Config+0x110>)
 8008d8e:	4293      	cmp	r3, r2
 8008d90:	d11f      	bne.n	8008dd2 <OC3Config+0xd2>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8008d92:	697b      	ldr	r3, [r7, #20]
 8008d94:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008d98:	683b      	ldr	r3, [r7, #0]
 8008d9a:	695b      	ldr	r3, [r3, #20]
 8008d9c:	029b      	lsls	r3, r3, #10
 8008d9e:	4313      	orrs	r3, r2
 8008da0:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8008da2:	697b      	ldr	r3, [r7, #20]
 8008da4:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008da8:	683b      	ldr	r3, [r7, #0]
 8008daa:	689b      	ldr	r3, [r3, #8]
 8008dac:	029b      	lsls	r3, r3, #10
 8008dae:	4313      	orrs	r3, r2
 8008db0:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8008db2:	693b      	ldr	r3, [r7, #16]
 8008db4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008db8:	683b      	ldr	r3, [r7, #0]
 8008dba:	699b      	ldr	r3, [r3, #24]
 8008dbc:	011b      	lsls	r3, r3, #4
 8008dbe:	4313      	orrs	r3, r2
 8008dc0:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8008dc2:	693b      	ldr	r3, [r7, #16]
 8008dc4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8008dc8:	683b      	ldr	r3, [r7, #0]
 8008dca:	69db      	ldr	r3, [r3, #28]
 8008dcc:	015b      	lsls	r3, r3, #5
 8008dce:	4313      	orrs	r3, r2
 8008dd0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	693a      	ldr	r2, [r7, #16]
 8008dd6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	68fa      	ldr	r2, [r7, #12]
 8008ddc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8008dde:	683b      	ldr	r3, [r7, #0]
 8008de0:	68db      	ldr	r3, [r3, #12]
 8008de2:	4619      	mov	r1, r3
 8008de4:	6878      	ldr	r0, [r7, #4]
 8008de6:	f7ff fd2f 	bl	8008848 <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	697a      	ldr	r2, [r7, #20]
 8008dee:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8008df0:	2300      	movs	r3, #0
}
 8008df2:	4618      	mov	r0, r3
 8008df4:	3718      	adds	r7, #24
 8008df6:	46bd      	mov	sp, r7
 8008df8:	bd80      	pop	{r7, pc}
 8008dfa:	bf00      	nop
 8008dfc:	40012c00 	.word	0x40012c00
 8008e00:	40013400 	.word	0x40013400
 8008e04:	40014000 	.word	0x40014000
 8008e08:	40014400 	.word	0x40014400
 8008e0c:	40014800 	.word	0x40014800
 8008e10:	40015000 	.word	0x40015000

08008e14 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8008e14:	b580      	push	{r7, lr}
 8008e16:	b086      	sub	sp, #24
 8008e18:	af00      	add	r7, sp, #0
 8008e1a:	6078      	str	r0, [r7, #4]
 8008e1c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	6a1b      	ldr	r3, [r3, #32]
 8008e22:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	6a1b      	ldr	r3, [r3, #32]
 8008e2e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	685b      	ldr	r3, [r3, #4]
 8008e34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	69db      	ldr	r3, [r3, #28]
 8008e3a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008e42:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008e4a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008e4e:	683a      	ldr	r2, [r7, #0]
 8008e50:	6812      	ldr	r2, [r2, #0]
 8008e52:	0212      	lsls	r2, r2, #8
 8008e54:	4313      	orrs	r3, r2
 8008e56:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8008e58:	697b      	ldr	r3, [r7, #20]
 8008e5a:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8008e5e:	683b      	ldr	r3, [r7, #0]
 8008e60:	691b      	ldr	r3, [r3, #16]
 8008e62:	031b      	lsls	r3, r3, #12
 8008e64:	4313      	orrs	r3, r2
 8008e66:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8008e68:	697b      	ldr	r3, [r7, #20]
 8008e6a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008e6e:	683b      	ldr	r3, [r7, #0]
 8008e70:	685b      	ldr	r3, [r3, #4]
 8008e72:	031b      	lsls	r3, r3, #12
 8008e74:	4313      	orrs	r3, r2
 8008e76:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	4a25      	ldr	r2, [pc, #148]	; (8008f10 <OC4Config+0xfc>)
 8008e7c:	4293      	cmp	r3, r2
 8008e7e:	d013      	beq.n	8008ea8 <OC4Config+0x94>
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	4a24      	ldr	r2, [pc, #144]	; (8008f14 <OC4Config+0x100>)
 8008e84:	4293      	cmp	r3, r2
 8008e86:	d00f      	beq.n	8008ea8 <OC4Config+0x94>
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	4a23      	ldr	r2, [pc, #140]	; (8008f18 <OC4Config+0x104>)
 8008e8c:	4293      	cmp	r3, r2
 8008e8e:	d00b      	beq.n	8008ea8 <OC4Config+0x94>
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	4a22      	ldr	r2, [pc, #136]	; (8008f1c <OC4Config+0x108>)
 8008e94:	4293      	cmp	r3, r2
 8008e96:	d007      	beq.n	8008ea8 <OC4Config+0x94>
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	4a21      	ldr	r2, [pc, #132]	; (8008f20 <OC4Config+0x10c>)
 8008e9c:	4293      	cmp	r3, r2
 8008e9e:	d003      	beq.n	8008ea8 <OC4Config+0x94>
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	4a20      	ldr	r2, [pc, #128]	; (8008f24 <OC4Config+0x110>)
 8008ea4:	4293      	cmp	r3, r2
 8008ea6:	d11f      	bne.n	8008ee8 <OC4Config+0xd4>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC4NP, TIM_OCInitStruct->OCNPolarity << 14U);
 8008ea8:	697b      	ldr	r3, [r7, #20]
 8008eaa:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8008eae:	683b      	ldr	r3, [r7, #0]
 8008eb0:	695b      	ldr	r3, [r3, #20]
 8008eb2:	039b      	lsls	r3, r3, #14
 8008eb4:	4313      	orrs	r3, r2
 8008eb6:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC4NE, TIM_OCInitStruct->OCNState << 14U);
 8008eb8:	697b      	ldr	r3, [r7, #20]
 8008eba:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8008ebe:	683b      	ldr	r3, [r7, #0]
 8008ec0:	689b      	ldr	r3, [r3, #8]
 8008ec2:	039b      	lsls	r3, r3, #14
 8008ec4:	4313      	orrs	r3, r2
 8008ec6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8008ec8:	693b      	ldr	r3, [r7, #16]
 8008eca:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8008ece:	683b      	ldr	r3, [r7, #0]
 8008ed0:	699b      	ldr	r3, [r3, #24]
 8008ed2:	019b      	lsls	r3, r3, #6
 8008ed4:	4313      	orrs	r3, r2
 8008ed6:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4N, TIM_OCInitStruct->OCNIdleState << 7U);
 8008ed8:	693b      	ldr	r3, [r7, #16]
 8008eda:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8008ede:	683b      	ldr	r3, [r7, #0]
 8008ee0:	69db      	ldr	r3, [r3, #28]
 8008ee2:	01db      	lsls	r3, r3, #7
 8008ee4:	4313      	orrs	r3, r2
 8008ee6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	693a      	ldr	r2, [r7, #16]
 8008eec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	68fa      	ldr	r2, [r7, #12]
 8008ef2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8008ef4:	683b      	ldr	r3, [r7, #0]
 8008ef6:	68db      	ldr	r3, [r3, #12]
 8008ef8:	4619      	mov	r1, r3
 8008efa:	6878      	ldr	r0, [r7, #4]
 8008efc:	f7ff fcb2 	bl	8008864 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	697a      	ldr	r2, [r7, #20]
 8008f04:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8008f06:	2300      	movs	r3, #0
}
 8008f08:	4618      	mov	r0, r3
 8008f0a:	3718      	adds	r7, #24
 8008f0c:	46bd      	mov	sp, r7
 8008f0e:	bd80      	pop	{r7, pc}
 8008f10:	40012c00 	.word	0x40012c00
 8008f14:	40013400 	.word	0x40013400
 8008f18:	40014000 	.word	0x40014000
 8008f1c:	40014400 	.word	0x40014400
 8008f20:	40014800 	.word	0x40014800
 8008f24:	40015000 	.word	0x40015000

08008f28 <OC5Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC5Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8008f28:	b580      	push	{r7, lr}
 8008f2a:	b084      	sub	sp, #16
 8008f2c:	af00      	add	r7, sp, #0
 8008f2e:	6078      	str	r0, [r7, #4]
 8008f30:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC5E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	6a1b      	ldr	r3, [r3, #32]
 8008f36:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	6a1b      	ldr	r3, [r3, #32]
 8008f42:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008f48:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 8008f4a:	68bb      	ldr	r3, [r7, #8]
 8008f4c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008f50:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008f54:	683a      	ldr	r2, [r7, #0]
 8008f56:	6812      	ldr	r2, [r2, #0]
 8008f58:	4313      	orrs	r3, r2
 8008f5a:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8008f62:	683b      	ldr	r3, [r7, #0]
 8008f64:	691b      	ldr	r3, [r3, #16]
 8008f66:	041b      	lsls	r3, r3, #16
 8008f68:	4313      	orrs	r3, r2
 8008f6a:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008f72:	683b      	ldr	r3, [r7, #0]
 8008f74:	685b      	ldr	r3, [r3, #4]
 8008f76:	041b      	lsls	r3, r3, #16
 8008f78:	4313      	orrs	r3, r2
 8008f7a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	4a19      	ldr	r2, [pc, #100]	; (8008fe4 <OC5Config+0xbc>)
 8008f80:	4293      	cmp	r3, r2
 8008f82:	d013      	beq.n	8008fac <OC5Config+0x84>
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	4a18      	ldr	r2, [pc, #96]	; (8008fe8 <OC5Config+0xc0>)
 8008f88:	4293      	cmp	r3, r2
 8008f8a:	d00f      	beq.n	8008fac <OC5Config+0x84>
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	4a17      	ldr	r2, [pc, #92]	; (8008fec <OC5Config+0xc4>)
 8008f90:	4293      	cmp	r3, r2
 8008f92:	d00b      	beq.n	8008fac <OC5Config+0x84>
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	4a16      	ldr	r2, [pc, #88]	; (8008ff0 <OC5Config+0xc8>)
 8008f98:	4293      	cmp	r3, r2
 8008f9a:	d007      	beq.n	8008fac <OC5Config+0x84>
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	4a15      	ldr	r2, [pc, #84]	; (8008ff4 <OC5Config+0xcc>)
 8008fa0:	4293      	cmp	r3, r2
 8008fa2:	d003      	beq.n	8008fac <OC5Config+0x84>
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	4a14      	ldr	r2, [pc, #80]	; (8008ff8 <OC5Config+0xd0>)
 8008fa8:	4293      	cmp	r3, r2
 8008faa:	d109      	bne.n	8008fc0 <OC5Config+0x98>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U);
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	685b      	ldr	r3, [r3, #4]
 8008fb0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008fb4:	683b      	ldr	r3, [r7, #0]
 8008fb6:	699b      	ldr	r3, [r3, #24]
 8008fb8:	021b      	lsls	r3, r3, #8
 8008fba:	431a      	orrs	r2, r3
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	605a      	str	r2, [r3, #4]

  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	68ba      	ldr	r2, [r7, #8]
 8008fc4:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH5(TIMx, TIM_OCInitStruct->CompareValue);
 8008fc6:	683b      	ldr	r3, [r7, #0]
 8008fc8:	68db      	ldr	r3, [r3, #12]
 8008fca:	4619      	mov	r1, r3
 8008fcc:	6878      	ldr	r0, [r7, #4]
 8008fce:	f7ff fc57 	bl	8008880 <LL_TIM_OC_SetCompareCH5>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	68fa      	ldr	r2, [r7, #12]
 8008fd6:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8008fd8:	2300      	movs	r3, #0
}
 8008fda:	4618      	mov	r0, r3
 8008fdc:	3710      	adds	r7, #16
 8008fde:	46bd      	mov	sp, r7
 8008fe0:	bd80      	pop	{r7, pc}
 8008fe2:	bf00      	nop
 8008fe4:	40012c00 	.word	0x40012c00
 8008fe8:	40013400 	.word	0x40013400
 8008fec:	40014000 	.word	0x40014000
 8008ff0:	40014400 	.word	0x40014400
 8008ff4:	40014800 	.word	0x40014800
 8008ff8:	40015000 	.word	0x40015000

08008ffc <OC6Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC6Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8008ffc:	b580      	push	{r7, lr}
 8008ffe:	b084      	sub	sp, #16
 8009000:	af00      	add	r7, sp, #0
 8009002:	6078      	str	r0, [r7, #4]
 8009004:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC6E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	6a1b      	ldr	r3, [r3, #32]
 800900a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	6a1b      	ldr	r3, [r3, #32]
 8009016:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800901c:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 800901e:	68bb      	ldr	r3, [r7, #8]
 8009020:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009024:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009028:	683a      	ldr	r2, [r7, #0]
 800902a:	6812      	ldr	r2, [r2, #0]
 800902c:	0212      	lsls	r2, r2, #8
 800902e:	4313      	orrs	r3, r2
 8009030:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8009038:	683b      	ldr	r3, [r7, #0]
 800903a:	691b      	ldr	r3, [r3, #16]
 800903c:	051b      	lsls	r3, r3, #20
 800903e:	4313      	orrs	r3, r2
 8009040:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8009048:	683b      	ldr	r3, [r7, #0]
 800904a:	685b      	ldr	r3, [r3, #4]
 800904c:	051b      	lsls	r3, r3, #20
 800904e:	4313      	orrs	r3, r2
 8009050:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	4a18      	ldr	r2, [pc, #96]	; (80090b8 <OC6Config+0xbc>)
 8009056:	4293      	cmp	r3, r2
 8009058:	d013      	beq.n	8009082 <OC6Config+0x86>
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	4a17      	ldr	r2, [pc, #92]	; (80090bc <OC6Config+0xc0>)
 800905e:	4293      	cmp	r3, r2
 8009060:	d00f      	beq.n	8009082 <OC6Config+0x86>
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	4a16      	ldr	r2, [pc, #88]	; (80090c0 <OC6Config+0xc4>)
 8009066:	4293      	cmp	r3, r2
 8009068:	d00b      	beq.n	8009082 <OC6Config+0x86>
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	4a15      	ldr	r2, [pc, #84]	; (80090c4 <OC6Config+0xc8>)
 800906e:	4293      	cmp	r3, r2
 8009070:	d007      	beq.n	8009082 <OC6Config+0x86>
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	4a14      	ldr	r2, [pc, #80]	; (80090c8 <OC6Config+0xcc>)
 8009076:	4293      	cmp	r3, r2
 8009078:	d003      	beq.n	8009082 <OC6Config+0x86>
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	4a13      	ldr	r2, [pc, #76]	; (80090cc <OC6Config+0xd0>)
 800907e:	4293      	cmp	r3, r2
 8009080:	d109      	bne.n	8009096 <OC6Config+0x9a>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS6, TIM_OCInitStruct->OCIdleState << 10U);
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	685b      	ldr	r3, [r3, #4]
 8009086:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800908a:	683b      	ldr	r3, [r7, #0]
 800908c:	699b      	ldr	r3, [r3, #24]
 800908e:	029b      	lsls	r3, r3, #10
 8009090:	431a      	orrs	r2, r3
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	605a      	str	r2, [r3, #4]
  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	68ba      	ldr	r2, [r7, #8]
 800909a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH6(TIMx, TIM_OCInitStruct->CompareValue);
 800909c:	683b      	ldr	r3, [r7, #0]
 800909e:	68db      	ldr	r3, [r3, #12]
 80090a0:	4619      	mov	r1, r3
 80090a2:	6878      	ldr	r0, [r7, #4]
 80090a4:	f7ff fbfc 	bl	80088a0 <LL_TIM_OC_SetCompareCH6>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	68fa      	ldr	r2, [r7, #12]
 80090ac:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80090ae:	2300      	movs	r3, #0
}
 80090b0:	4618      	mov	r0, r3
 80090b2:	3710      	adds	r7, #16
 80090b4:	46bd      	mov	sp, r7
 80090b6:	bd80      	pop	{r7, pc}
 80090b8:	40012c00 	.word	0x40012c00
 80090bc:	40013400 	.word	0x40013400
 80090c0:	40014000 	.word	0x40014000
 80090c4:	40014400 	.word	0x40014400
 80090c8:	40014800 	.word	0x40014800
 80090cc:	40015000 	.word	0x40015000

080090d0 <LL_USART_IsEnabled>:
{
 80090d0:	b480      	push	{r7}
 80090d2:	b083      	sub	sp, #12
 80090d4:	af00      	add	r7, sp, #0
 80090d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	f003 0301 	and.w	r3, r3, #1
 80090e0:	2b01      	cmp	r3, #1
 80090e2:	d101      	bne.n	80090e8 <LL_USART_IsEnabled+0x18>
 80090e4:	2301      	movs	r3, #1
 80090e6:	e000      	b.n	80090ea <LL_USART_IsEnabled+0x1a>
 80090e8:	2300      	movs	r3, #0
}
 80090ea:	4618      	mov	r0, r3
 80090ec:	370c      	adds	r7, #12
 80090ee:	46bd      	mov	sp, r7
 80090f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090f4:	4770      	bx	lr

080090f6 <LL_USART_SetPrescaler>:
{
 80090f6:	b480      	push	{r7}
 80090f8:	b083      	sub	sp, #12
 80090fa:	af00      	add	r7, sp, #0
 80090fc:	6078      	str	r0, [r7, #4]
 80090fe:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009104:	f023 030f 	bic.w	r3, r3, #15
 8009108:	683a      	ldr	r2, [r7, #0]
 800910a:	b292      	uxth	r2, r2
 800910c:	431a      	orrs	r2, r3
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8009112:	bf00      	nop
 8009114:	370c      	adds	r7, #12
 8009116:	46bd      	mov	sp, r7
 8009118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800911c:	4770      	bx	lr

0800911e <LL_USART_SetStopBitsLength>:
{
 800911e:	b480      	push	{r7}
 8009120:	b083      	sub	sp, #12
 8009122:	af00      	add	r7, sp, #0
 8009124:	6078      	str	r0, [r7, #4]
 8009126:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	685b      	ldr	r3, [r3, #4]
 800912c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8009130:	683b      	ldr	r3, [r7, #0]
 8009132:	431a      	orrs	r2, r3
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	605a      	str	r2, [r3, #4]
}
 8009138:	bf00      	nop
 800913a:	370c      	adds	r7, #12
 800913c:	46bd      	mov	sp, r7
 800913e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009142:	4770      	bx	lr

08009144 <LL_USART_SetHWFlowCtrl>:
{
 8009144:	b480      	push	{r7}
 8009146:	b083      	sub	sp, #12
 8009148:	af00      	add	r7, sp, #0
 800914a:	6078      	str	r0, [r7, #4]
 800914c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	689b      	ldr	r3, [r3, #8]
 8009152:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009156:	683b      	ldr	r3, [r7, #0]
 8009158:	431a      	orrs	r2, r3
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	609a      	str	r2, [r3, #8]
}
 800915e:	bf00      	nop
 8009160:	370c      	adds	r7, #12
 8009162:	46bd      	mov	sp, r7
 8009164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009168:	4770      	bx	lr
	...

0800916c <LL_USART_SetBaudRate>:
{
 800916c:	b480      	push	{r7}
 800916e:	b087      	sub	sp, #28
 8009170:	af00      	add	r7, sp, #0
 8009172:	60f8      	str	r0, [r7, #12]
 8009174:	60b9      	str	r1, [r7, #8]
 8009176:	607a      	str	r2, [r7, #4]
 8009178:	603b      	str	r3, [r7, #0]
  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	2b0b      	cmp	r3, #11
 800917e:	d83c      	bhi.n	80091fa <LL_USART_SetBaudRate+0x8e>
  else if (BaudRate == 0U)
 8009180:	6a3b      	ldr	r3, [r7, #32]
 8009182:	2b00      	cmp	r3, #0
 8009184:	d039      	beq.n	80091fa <LL_USART_SetBaudRate+0x8e>
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 8009186:	683b      	ldr	r3, [r7, #0]
 8009188:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800918c:	d122      	bne.n	80091d4 <LL_USART_SetBaudRate+0x68>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	b2db      	uxtb	r3, r3
 8009192:	461a      	mov	r2, r3
 8009194:	4b1c      	ldr	r3, [pc, #112]	; (8009208 <LL_USART_SetBaudRate+0x9c>)
 8009196:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800919a:	68ba      	ldr	r2, [r7, #8]
 800919c:	fbb2 f3f3 	udiv	r3, r2, r3
 80091a0:	005a      	lsls	r2, r3, #1
 80091a2:	6a3b      	ldr	r3, [r7, #32]
 80091a4:	085b      	lsrs	r3, r3, #1
 80091a6:	441a      	add	r2, r3
 80091a8:	6a3b      	ldr	r3, [r7, #32]
 80091aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80091ae:	b29b      	uxth	r3, r3
 80091b0:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 80091b2:	697a      	ldr	r2, [r7, #20]
 80091b4:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 80091b8:	4013      	ands	r3, r2
 80091ba:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80091bc:	697b      	ldr	r3, [r7, #20]
 80091be:	085b      	lsrs	r3, r3, #1
 80091c0:	b29b      	uxth	r3, r3
 80091c2:	f003 0307 	and.w	r3, r3, #7
 80091c6:	693a      	ldr	r2, [r7, #16]
 80091c8:	4313      	orrs	r3, r2
 80091ca:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	693a      	ldr	r2, [r7, #16]
 80091d0:	60da      	str	r2, [r3, #12]
}
 80091d2:	e012      	b.n	80091fa <LL_USART_SetBaudRate+0x8e>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	b2db      	uxtb	r3, r3
 80091d8:	461a      	mov	r2, r3
 80091da:	4b0b      	ldr	r3, [pc, #44]	; (8009208 <LL_USART_SetBaudRate+0x9c>)
 80091dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80091e0:	68ba      	ldr	r2, [r7, #8]
 80091e2:	fbb2 f2f3 	udiv	r2, r2, r3
 80091e6:	6a3b      	ldr	r3, [r7, #32]
 80091e8:	085b      	lsrs	r3, r3, #1
 80091ea:	441a      	add	r2, r3
 80091ec:	6a3b      	ldr	r3, [r7, #32]
 80091ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80091f2:	b29b      	uxth	r3, r3
 80091f4:	461a      	mov	r2, r3
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	60da      	str	r2, [r3, #12]
}
 80091fa:	bf00      	nop
 80091fc:	371c      	adds	r7, #28
 80091fe:	46bd      	mov	sp, r7
 8009200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009204:	4770      	bx	lr
 8009206:	bf00      	nop
 8009208:	0806e178 	.word	0x0806e178

0800920c <LL_USART_Init>:
 * @retval An ErrorStatus enumeration value:
 *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
 *          - ERROR: Problem occurred during USART Registers initialization
 */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx,
		LL_USART_InitTypeDef *USART_InitStruct) {
 800920c:	b580      	push	{r7, lr}
 800920e:	b086      	sub	sp, #24
 8009210:	af02      	add	r7, sp, #8
 8009212:	6078      	str	r0, [r7, #4]
 8009214:	6039      	str	r1, [r7, #0]
	ErrorStatus status = ERROR;
 8009216:	2301      	movs	r3, #1
 8009218:	73fb      	strb	r3, [r7, #15]
	uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 800921a:	2300      	movs	r3, #0
 800921c:	60bb      	str	r3, [r7, #8]
	assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
	assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

	/* USART needs to be in disabled state, in order to be able to configure some bits in
	 CRx registers */
	if (LL_USART_IsEnabled(USARTx) == 0U) {
 800921e:	6878      	ldr	r0, [r7, #4]
 8009220:	f7ff ff56 	bl	80090d0 <LL_USART_IsEnabled>
 8009224:	4603      	mov	r3, r0
 8009226:	2b00      	cmp	r3, #0
 8009228:	d165      	bne.n	80092f6 <LL_USART_Init+0xea>
		 * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
		 * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
		 * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
		 * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
		 */
		MODIFY_REG(USARTx->CR1,
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	681a      	ldr	r2, [r3, #0]
 800922e:	4b34      	ldr	r3, [pc, #208]	; (8009300 <LL_USART_Init+0xf4>)
 8009230:	4013      	ands	r3, r2
 8009232:	683a      	ldr	r2, [r7, #0]
 8009234:	6891      	ldr	r1, [r2, #8]
 8009236:	683a      	ldr	r2, [r7, #0]
 8009238:	6912      	ldr	r2, [r2, #16]
 800923a:	4311      	orrs	r1, r2
 800923c:	683a      	ldr	r2, [r7, #0]
 800923e:	6952      	ldr	r2, [r2, #20]
 8009240:	4311      	orrs	r1, r2
 8009242:	683a      	ldr	r2, [r7, #0]
 8009244:	69d2      	ldr	r2, [r2, #28]
 8009246:	430a      	orrs	r2, r1
 8009248:	431a      	orrs	r2, r3
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	601a      	str	r2, [r3, #0]
		/*---------------------------- USART CR2 Configuration ---------------------
		 * Configure USARTx CR2 (Stop bits) with parameters:
		 * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
		 * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
		 */
		LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800924e:	683b      	ldr	r3, [r7, #0]
 8009250:	68db      	ldr	r3, [r3, #12]
 8009252:	4619      	mov	r1, r3
 8009254:	6878      	ldr	r0, [r7, #4]
 8009256:	f7ff ff62 	bl	800911e <LL_USART_SetStopBitsLength>
		/*---------------------------- USART CR3 Configuration ---------------------
		 * Configure USARTx CR3 (Hardware Flow Control) with parameters:
		 * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
		 *   USART_InitStruct->HardwareFlowControl value.
		 */
		LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800925a:	683b      	ldr	r3, [r7, #0]
 800925c:	699b      	ldr	r3, [r3, #24]
 800925e:	4619      	mov	r1, r3
 8009260:	6878      	ldr	r0, [r7, #4]
 8009262:	f7ff ff6f 	bl	8009144 <LL_USART_SetHWFlowCtrl>

		/*---------------------------- USART BRR Configuration ---------------------
		 * Retrieve Clock frequency used for USART Peripheral
		 */
		if (USARTx == USART1) {
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	4a26      	ldr	r2, [pc, #152]	; (8009304 <LL_USART_Init+0xf8>)
 800926a:	4293      	cmp	r3, r2
 800926c:	d104      	bne.n	8009278 <LL_USART_Init+0x6c>
			periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 800926e:	2003      	movs	r0, #3
 8009270:	f7ff f8b6 	bl	80083e0 <LL_RCC_GetUSARTClockFreq>
 8009274:	60b8      	str	r0, [r7, #8]
 8009276:	e023      	b.n	80092c0 <LL_USART_Init+0xb4>
		} else if (USARTx == USART2) {
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	4a23      	ldr	r2, [pc, #140]	; (8009308 <LL_USART_Init+0xfc>)
 800927c:	4293      	cmp	r3, r2
 800927e:	d104      	bne.n	800928a <LL_USART_Init+0x7e>
			periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 8009280:	200c      	movs	r0, #12
 8009282:	f7ff f8ad 	bl	80083e0 <LL_RCC_GetUSARTClockFreq>
 8009286:	60b8      	str	r0, [r7, #8]
 8009288:	e01a      	b.n	80092c0 <LL_USART_Init+0xb4>
		} else if (USARTx == USART3) {
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	4a1f      	ldr	r2, [pc, #124]	; (800930c <LL_USART_Init+0x100>)
 800928e:	4293      	cmp	r3, r2
 8009290:	d104      	bne.n	800929c <LL_USART_Init+0x90>
			periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 8009292:	2030      	movs	r0, #48	; 0x30
 8009294:	f7ff f8a4 	bl	80083e0 <LL_RCC_GetUSARTClockFreq>
 8009298:	60b8      	str	r0, [r7, #8]
 800929a:	e011      	b.n	80092c0 <LL_USART_Init+0xb4>
		}
#if defined(UART4)
		else if (USARTx == UART4) {
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	4a1c      	ldr	r2, [pc, #112]	; (8009310 <LL_USART_Init+0x104>)
 80092a0:	4293      	cmp	r3, r2
 80092a2:	d104      	bne.n	80092ae <LL_USART_Init+0xa2>
			periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
 80092a4:	20c0      	movs	r0, #192	; 0xc0
 80092a6:	f7ff f961 	bl	800856c <LL_RCC_GetUARTClockFreq>
 80092aa:	60b8      	str	r0, [r7, #8]
 80092ac:	e008      	b.n	80092c0 <LL_USART_Init+0xb4>
		}
#endif /* UART4 */
#if defined(UART5)
		else if (USARTx == UART5) {
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	4a18      	ldr	r2, [pc, #96]	; (8009314 <LL_USART_Init+0x108>)
 80092b2:	4293      	cmp	r3, r2
 80092b4:	d104      	bne.n	80092c0 <LL_USART_Init+0xb4>
			periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART5_CLKSOURCE);
 80092b6:	f44f 7040 	mov.w	r0, #768	; 0x300
 80092ba:	f7ff f957 	bl	800856c <LL_RCC_GetUARTClockFreq>
 80092be:	60b8      	str	r0, [r7, #8]
		/* Configure the USART Baud Rate :
		 - prescaler value is required
		 - valid baud rate value (different from 0) is required
		 - Peripheral clock as returned by RCC service, should be valid (different from 0).
		 */
		if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 80092c0:	68bb      	ldr	r3, [r7, #8]
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d011      	beq.n	80092ea <LL_USART_Init+0xde>
				&& (USART_InitStruct->BaudRate != 0U)) {
 80092c6:	683b      	ldr	r3, [r7, #0]
 80092c8:	685b      	ldr	r3, [r3, #4]
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d00d      	beq.n	80092ea <LL_USART_Init+0xde>
			status = SUCCESS;
 80092ce:	2300      	movs	r3, #0
 80092d0:	73fb      	strb	r3, [r7, #15]
			LL_USART_SetBaudRate(USARTx, periphclk,
 80092d2:	683b      	ldr	r3, [r7, #0]
 80092d4:	681a      	ldr	r2, [r3, #0]
 80092d6:	683b      	ldr	r3, [r7, #0]
 80092d8:	69d9      	ldr	r1, [r3, #28]
 80092da:	683b      	ldr	r3, [r7, #0]
 80092dc:	685b      	ldr	r3, [r3, #4]
 80092de:	9300      	str	r3, [sp, #0]
 80092e0:	460b      	mov	r3, r1
 80092e2:	68b9      	ldr	r1, [r7, #8]
 80092e4:	6878      	ldr	r0, [r7, #4]
 80092e6:	f7ff ff41 	bl	800916c <LL_USART_SetBaudRate>

		/*---------------------------- USART PRESC Configuration -----------------------
		 * Configure USARTx PRESC (Prescaler) with parameters:
		 * - PrescalerValue: USART_PRESC_PRESCALER bits according to USART_InitStruct->PrescalerValue value.
		 */
		LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
 80092ea:	683b      	ldr	r3, [r7, #0]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	4619      	mov	r1, r3
 80092f0:	6878      	ldr	r0, [r7, #4]
 80092f2:	f7ff ff00 	bl	80090f6 <LL_USART_SetPrescaler>
	}
	/* Endif (=> USART not in Disabled state => return ERROR) */

	return (status);
 80092f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80092f8:	4618      	mov	r0, r3
 80092fa:	3710      	adds	r7, #16
 80092fc:	46bd      	mov	sp, r7
 80092fe:	bd80      	pop	{r7, pc}
 8009300:	efff69f3 	.word	0xefff69f3
 8009304:	40013800 	.word	0x40013800
 8009308:	40004400 	.word	0x40004400
 800930c:	40004800 	.word	0x40004800
 8009310:	40004c00 	.word	0x40004c00
 8009314:	40005000 	.word	0x40005000

08009318 <LL_GPIO_SetOutputPin>:
{
 8009318:	b480      	push	{r7}
 800931a:	b083      	sub	sp, #12
 800931c:	af00      	add	r7, sp, #0
 800931e:	6078      	str	r0, [r7, #4]
 8009320:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	683a      	ldr	r2, [r7, #0]
 8009326:	619a      	str	r2, [r3, #24]
}
 8009328:	bf00      	nop
 800932a:	370c      	adds	r7, #12
 800932c:	46bd      	mov	sp, r7
 800932e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009332:	4770      	bx	lr

08009334 <LL_GPIO_ResetOutputPin>:
{
 8009334:	b480      	push	{r7}
 8009336:	b083      	sub	sp, #12
 8009338:	af00      	add	r7, sp, #0
 800933a:	6078      	str	r0, [r7, #4]
 800933c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	683a      	ldr	r2, [r7, #0]
 8009342:	629a      	str	r2, [r3, #40]	; 0x28
}
 8009344:	bf00      	nop
 8009346:	370c      	adds	r7, #12
 8009348:	46bd      	mov	sp, r7
 800934a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800934e:	4770      	bx	lr

08009350 <LED_init>:


// Funkcija LED_init() poskrbi, da se pravilno inicializira LED_group_handle_t struktura.
// Poskrbi tudi, da se določi začetno stanje LEDic.
void LED_init(void)
{
 8009350:	b580      	push	{r7, lr}
 8009352:	af00      	add	r7, sp, #0
		// Uporabite makroje "GPIOn" in "LL_GPIO_PIN_n" iz nizko-nivojske LL knjižnice.
		// Spodaj imate primer za inicializacijo LEDice LED0.


		// LEDice na portu F
		LED_group.LEDs[LED0].pin = LL_GPIO_PIN_2;
 8009354:	4b1a      	ldr	r3, [pc, #104]	; (80093c0 <LED_init+0x70>)
 8009356:	2204      	movs	r2, #4
 8009358:	605a      	str	r2, [r3, #4]
		LED_group.LEDs[LED0].port = GPIOF;
 800935a:	4b19      	ldr	r3, [pc, #100]	; (80093c0 <LED_init+0x70>)
 800935c:	4a19      	ldr	r2, [pc, #100]	; (80093c4 <LED_init+0x74>)
 800935e:	601a      	str	r2, [r3, #0]

		LED_group.LEDs[LED1].pin = LL_GPIO_PIN_3;
 8009360:	4b17      	ldr	r3, [pc, #92]	; (80093c0 <LED_init+0x70>)
 8009362:	2208      	movs	r2, #8
 8009364:	60da      	str	r2, [r3, #12]
		LED_group.LEDs[LED1].port = GPIOF;
 8009366:	4b16      	ldr	r3, [pc, #88]	; (80093c0 <LED_init+0x70>)
 8009368:	4a16      	ldr	r2, [pc, #88]	; (80093c4 <LED_init+0x74>)
 800936a:	609a      	str	r2, [r3, #8]

		LED_group.LEDs[LED2].pin = LL_GPIO_PIN_4;
 800936c:	4b14      	ldr	r3, [pc, #80]	; (80093c0 <LED_init+0x70>)
 800936e:	2210      	movs	r2, #16
 8009370:	615a      	str	r2, [r3, #20]
		LED_group.LEDs[LED2].port = GPIOF;
 8009372:	4b13      	ldr	r3, [pc, #76]	; (80093c0 <LED_init+0x70>)
 8009374:	4a13      	ldr	r2, [pc, #76]	; (80093c4 <LED_init+0x74>)
 8009376:	611a      	str	r2, [r3, #16]

		LED_group.LEDs[LED3].pin = LL_GPIO_PIN_5;
 8009378:	4b11      	ldr	r3, [pc, #68]	; (80093c0 <LED_init+0x70>)
 800937a:	2220      	movs	r2, #32
 800937c:	61da      	str	r2, [r3, #28]
		LED_group.LEDs[LED3].port = GPIOF;
 800937e:	4b10      	ldr	r3, [pc, #64]	; (80093c0 <LED_init+0x70>)
 8009380:	4a10      	ldr	r2, [pc, #64]	; (80093c4 <LED_init+0x74>)
 8009382:	619a      	str	r2, [r3, #24]
	//-----------------------------------------------------------
		// LEDice na portu C
		LED_group.LEDs[LED4].pin = LL_GPIO_PIN_0;
 8009384:	4b0e      	ldr	r3, [pc, #56]	; (80093c0 <LED_init+0x70>)
 8009386:	2201      	movs	r2, #1
 8009388:	625a      	str	r2, [r3, #36]	; 0x24
		LED_group.LEDs[LED4].port = GPIOC;
 800938a:	4b0d      	ldr	r3, [pc, #52]	; (80093c0 <LED_init+0x70>)
 800938c:	4a0e      	ldr	r2, [pc, #56]	; (80093c8 <LED_init+0x78>)
 800938e:	621a      	str	r2, [r3, #32]

		LED_group.LEDs[LED5].pin = LL_GPIO_PIN_1;
 8009390:	4b0b      	ldr	r3, [pc, #44]	; (80093c0 <LED_init+0x70>)
 8009392:	2202      	movs	r2, #2
 8009394:	62da      	str	r2, [r3, #44]	; 0x2c
		LED_group.LEDs[LED5].port = GPIOC;
 8009396:	4b0a      	ldr	r3, [pc, #40]	; (80093c0 <LED_init+0x70>)
 8009398:	4a0b      	ldr	r2, [pc, #44]	; (80093c8 <LED_init+0x78>)
 800939a:	629a      	str	r2, [r3, #40]	; 0x28

		LED_group.LEDs[LED6].pin = LL_GPIO_PIN_2;
 800939c:	4b08      	ldr	r3, [pc, #32]	; (80093c0 <LED_init+0x70>)
 800939e:	2204      	movs	r2, #4
 80093a0:	635a      	str	r2, [r3, #52]	; 0x34
		LED_group.LEDs[LED6].port = GPIOC;
 80093a2:	4b07      	ldr	r3, [pc, #28]	; (80093c0 <LED_init+0x70>)
 80093a4:	4a08      	ldr	r2, [pc, #32]	; (80093c8 <LED_init+0x78>)
 80093a6:	631a      	str	r2, [r3, #48]	; 0x30

		LED_group.LEDs[LED7].pin = LL_GPIO_PIN_3;
 80093a8:	4b05      	ldr	r3, [pc, #20]	; (80093c0 <LED_init+0x70>)
 80093aa:	2208      	movs	r2, #8
 80093ac:	63da      	str	r2, [r3, #60]	; 0x3c
		LED_group.LEDs[LED7].port = GPIOC;
 80093ae:	4b04      	ldr	r3, [pc, #16]	; (80093c0 <LED_init+0x70>)
 80093b0:	4a05      	ldr	r2, [pc, #20]	; (80093c8 <LED_init+0x78>)
 80093b2:	639a      	str	r2, [r3, #56]	; 0x38

	// 2. Nastavite začetno stanje LEDic (t.i. privzeto stanje (angl. default state)).

		// Na začetku po inicializaciji želimo imeti vse LEDice ugasnjene.
		// Uporabi se lahko kar LEDs_write() funkcijo.
		LEDs_write(0x00);
 80093b4:	2000      	movs	r0, #0
 80093b6:	f000 f895 	bl	80094e4 <LEDs_write>

}
 80093ba:	bf00      	nop
 80093bc:	bd80      	pop	{r7, pc}
 80093be:	bf00      	nop
 80093c0:	20000734 	.word	0x20000734
 80093c4:	48001400 	.word	0x48001400
 80093c8:	48000800 	.word	0x48000800

080093cc <LED_on>:

// Funkcija LED_on() prižge tisto LEDico v skupini, ki jo specificira
// vrednost "LEDn". Vrednost "LEDn" pa je lahko eden od elementov iz
// seznama naštevnega tipa LEDs_enum_t.
void LED_on(LEDs_enum_t LEDn)
{
 80093cc:	b580      	push	{r7, lr}
 80093ce:	b082      	sub	sp, #8
 80093d0:	af00      	add	r7, sp, #0
 80093d2:	4603      	mov	r3, r0
 80093d4:	71fb      	strb	r3, [r7, #7]
	// Za prižig LEDice uporabimo sledečo nizko-nivojsko LL funkcijo:
	//
	//		void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
	//
	LL_GPIO_SetOutputPin(LED_group.LEDs[LEDn].port, LED_group.LEDs[LEDn].pin );
 80093d6:	79fb      	ldrb	r3, [r7, #7]
 80093d8:	4a07      	ldr	r2, [pc, #28]	; (80093f8 <LED_on+0x2c>)
 80093da:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80093de:	79fb      	ldrb	r3, [r7, #7]
 80093e0:	4905      	ldr	r1, [pc, #20]	; (80093f8 <LED_on+0x2c>)
 80093e2:	00db      	lsls	r3, r3, #3
 80093e4:	440b      	add	r3, r1
 80093e6:	685b      	ldr	r3, [r3, #4]
 80093e8:	4619      	mov	r1, r3
 80093ea:	4610      	mov	r0, r2
 80093ec:	f7ff ff94 	bl	8009318 <LL_GPIO_SetOutputPin>
	// zamenjate z npr. LED3 iz seznama naštevnega tipa; in tako boste s klicem zgornje
	// funkcijo postavili na visoko stanje prav tisti digitalni izhod, ki pripada
	// portu in pinu LEDice LED3.


}
 80093f0:	bf00      	nop
 80093f2:	3708      	adds	r7, #8
 80093f4:	46bd      	mov	sp, r7
 80093f6:	bd80      	pop	{r7, pc}
 80093f8:	20000734 	.word	0x20000734

080093fc <LED_off>:

// Funkcija LED_on() ugasne tisto LEDico v skupini, ki jo specificira
// vrednost "LEDn". Vrednost "LEDn" pa je lahko eden od elementov iz
// seznama naštevnega tipa LEDs_enum_t.
void LED_off(LEDs_enum_t LEDn)
{
 80093fc:	b580      	push	{r7, lr}
 80093fe:	b082      	sub	sp, #8
 8009400:	af00      	add	r7, sp, #0
 8009402:	4603      	mov	r3, r0
 8009404:	71fb      	strb	r3, [r7, #7]
	LL_GPIO_ResetOutputPin( LED_group.LEDs[LEDn].port, LED_group.LEDs[LEDn].pin );
 8009406:	79fb      	ldrb	r3, [r7, #7]
 8009408:	4a07      	ldr	r2, [pc, #28]	; (8009428 <LED_off+0x2c>)
 800940a:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800940e:	79fb      	ldrb	r3, [r7, #7]
 8009410:	4905      	ldr	r1, [pc, #20]	; (8009428 <LED_off+0x2c>)
 8009412:	00db      	lsls	r3, r3, #3
 8009414:	440b      	add	r3, r1
 8009416:	685b      	ldr	r3, [r3, #4]
 8009418:	4619      	mov	r1, r3
 800941a:	4610      	mov	r0, r2
 800941c:	f7ff ff8a 	bl	8009334 <LL_GPIO_ResetOutputPin>
}
 8009420:	bf00      	nop
 8009422:	3708      	adds	r7, #8
 8009424:	46bd      	mov	sp, r7
 8009426:	bd80      	pop	{r7, pc}
 8009428:	20000734 	.word	0x20000734

0800942c <LEDs_on>:
// S funkcijo "LEDs_on()" prižgemo le tiste LEDice v LED skupini, ki jih določa vhodni argument
// bitna maska "LED_bitmask": če je postavljen i-ti bit maske "LED_bitmask", potem prižgemo i-to
// LEDico v skupini; sicer ne spreminjamo stanja LEDice. Pri tem se upošteva enak vrstni red LEDic,
// kot je bil definiran v naštevnem tipu LEDs_enum_t.
void LEDs_on(uint8_t LED_bitmask)
{
 800942c:	b580      	push	{r7, lr}
 800942e:	b084      	sub	sp, #16
 8009430:	af00      	add	r7, sp, #0
 8009432:	4603      	mov	r3, r0
 8009434:	71fb      	strb	r3, [r7, #7]

	// Pomožna bitna maska, s katero bomo "brali" vrednosti posameznih bitov
	// vhodnega argumenta "LED_bitmask" od LSB bita proti MSB bitu.
	uint8_t bitmask = 0x01;
 8009436:	2301      	movs	r3, #1
 8009438:	73fb      	strb	r3, [r7, #15]

	// S "for" zanko se sprehodimo preko vseh LEDic v sistemu.
	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
 800943a:	2300      	movs	r3, #0
 800943c:	73bb      	strb	r3, [r7, #14]
 800943e:	e018      	b.n	8009472 <LEDs_on+0x46>
	{
		// S pomočjo pomožne maske "bitmask" preberemo stanje i-tega bita v vhodnem argumentu "LED_bitmask".
		if ( LED_bitmask & bitmask )
 8009440:	79fa      	ldrb	r2, [r7, #7]
 8009442:	7bfb      	ldrb	r3, [r7, #15]
 8009444:	4013      	ands	r3, r2
 8009446:	b2db      	uxtb	r3, r3
 8009448:	2b00      	cmp	r3, #0
 800944a:	d00c      	beq.n	8009466 <LEDs_on+0x3a>
		{
			// In če je i-ti bit v vhodnem argumentu "LED_bitmask" postavljen, prižgemo i-to LEDico.
			LL_GPIO_SetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 800944c:	7bbb      	ldrb	r3, [r7, #14]
 800944e:	4a0d      	ldr	r2, [pc, #52]	; (8009484 <LEDs_on+0x58>)
 8009450:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8009454:	7bbb      	ldrb	r3, [r7, #14]
 8009456:	490b      	ldr	r1, [pc, #44]	; (8009484 <LEDs_on+0x58>)
 8009458:	00db      	lsls	r3, r3, #3
 800945a:	440b      	add	r3, r1
 800945c:	685b      	ldr	r3, [r3, #4]
 800945e:	4619      	mov	r1, r3
 8009460:	4610      	mov	r0, r2
 8009462:	f7ff ff59 	bl	8009318 <LL_GPIO_SetOutputPin>
		}

		// In nato si pripravimo novo pomožno bitno masko za branje naslednjega bita v vhodnem argumentu.
		bitmask <<= 1;
 8009466:	7bfb      	ldrb	r3, [r7, #15]
 8009468:	005b      	lsls	r3, r3, #1
 800946a:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
 800946c:	7bbb      	ldrb	r3, [r7, #14]
 800946e:	3301      	adds	r3, #1
 8009470:	73bb      	strb	r3, [r7, #14]
 8009472:	7bbb      	ldrb	r3, [r7, #14]
 8009474:	2b07      	cmp	r3, #7
 8009476:	d9e3      	bls.n	8009440 <LEDs_on+0x14>
	}
}
 8009478:	bf00      	nop
 800947a:	bf00      	nop
 800947c:	3710      	adds	r7, #16
 800947e:	46bd      	mov	sp, r7
 8009480:	bd80      	pop	{r7, pc}
 8009482:	bf00      	nop
 8009484:	20000734 	.word	0x20000734

08009488 <LEDs_off>:
// S funkcijo "LEDs_off()" ugašamo le tiste LEDice v LED skupini, ki jih določa vhodni argument
// bitna maska "LED_bitmask": če je postavljen i-ti bit maske "LED_bitmask", potem ugasnemo i-to
// LEDico v skupini; sicer ne spreminjamo stanja LEDice. Pri tem se upošteva enak vrstni red LEDic,
// kot je bil definiran v naštevnem tipu LEDs_enum_t.
void LEDs_off(uint8_t LED_bitmask)
{
 8009488:	b580      	push	{r7, lr}
 800948a:	b084      	sub	sp, #16
 800948c:	af00      	add	r7, sp, #0
 800948e:	4603      	mov	r3, r0
 8009490:	71fb      	strb	r3, [r7, #7]
	uint8_t bitmask = 0x01;
 8009492:	2301      	movs	r3, #1
 8009494:	73fb      	strb	r3, [r7, #15]

	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
 8009496:	2300      	movs	r3, #0
 8009498:	73bb      	strb	r3, [r7, #14]
 800949a:	e018      	b.n	80094ce <LEDs_off+0x46>
		{
			// S pomočjo pomožne maske "bitmask" preberemo stanje i-tega bita v vhodnem argumentu "LED_bitmask".
			if ( LED_bitmask & bitmask )
 800949c:	79fa      	ldrb	r2, [r7, #7]
 800949e:	7bfb      	ldrb	r3, [r7, #15]
 80094a0:	4013      	ands	r3, r2
 80094a2:	b2db      	uxtb	r3, r3
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d00c      	beq.n	80094c2 <LEDs_off+0x3a>
			{
				// In če je i-ti bit v vhodnem argumentu "LED_bitmask" postavljen, prižgemo i-to LEDico.
				LL_GPIO_ResetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 80094a8:	7bbb      	ldrb	r3, [r7, #14]
 80094aa:	4a0d      	ldr	r2, [pc, #52]	; (80094e0 <LEDs_off+0x58>)
 80094ac:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80094b0:	7bbb      	ldrb	r3, [r7, #14]
 80094b2:	490b      	ldr	r1, [pc, #44]	; (80094e0 <LEDs_off+0x58>)
 80094b4:	00db      	lsls	r3, r3, #3
 80094b6:	440b      	add	r3, r1
 80094b8:	685b      	ldr	r3, [r3, #4]
 80094ba:	4619      	mov	r1, r3
 80094bc:	4610      	mov	r0, r2
 80094be:	f7ff ff39 	bl	8009334 <LL_GPIO_ResetOutputPin>
			}

			// In nato si pripravimo novo pomožno bitno masko za branje naslednjega bita v vhodnem argumentu.
			bitmask <<= 1;
 80094c2:	7bfb      	ldrb	r3, [r7, #15]
 80094c4:	005b      	lsls	r3, r3, #1
 80094c6:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
 80094c8:	7bbb      	ldrb	r3, [r7, #14]
 80094ca:	3301      	adds	r3, #1
 80094cc:	73bb      	strb	r3, [r7, #14]
 80094ce:	7bbb      	ldrb	r3, [r7, #14]
 80094d0:	2b07      	cmp	r3, #7
 80094d2:	d9e3      	bls.n	800949c <LEDs_off+0x14>




	// DOPOLNI. Reši se na enak način kot LEDs_on().
}
 80094d4:	bf00      	nop
 80094d6:	bf00      	nop
 80094d8:	3710      	adds	r7, #16
 80094da:	46bd      	mov	sp, r7
 80094dc:	bd80      	pop	{r7, pc}
 80094de:	bf00      	nop
 80094e0:	20000734 	.word	0x20000734

080094e4 <LEDs_write>:
// V primeru funkcije LEDs_write() pa vrednost vhodnega argumenta "value"
// neposredno določa, katere LEDice v LED skupini bodo prižgane ter katere
// ugasnjene po ideji: če postavljen i-ti bit vrednosti "value", potem naj
// bo prižgana i-ta LEDica; sicer naj bo ugasnjena.
void LEDs_write(uint8_t value)
{
 80094e4:	b580      	push	{r7, lr}
 80094e6:	b084      	sub	sp, #16
 80094e8:	af00      	add	r7, sp, #0
 80094ea:	4603      	mov	r3, r0
 80094ec:	71fb      	strb	r3, [r7, #7]
	uint8_t bitmask = 0x01;
 80094ee:	2301      	movs	r3, #1
 80094f0:	73fb      	strb	r3, [r7, #15]

	// S "for" zanko se sprehodimo preko vseh LEDic v sistemu.
	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
 80094f2:	2300      	movs	r3, #0
 80094f4:	73bb      	strb	r3, [r7, #14]
 80094f6:	e014      	b.n	8009522 <LEDs_write+0x3e>
	{
		// Preveri vrednost i-tega bita vhodnega argumenta "value".
		if (value & bitmask)
 80094f8:	79fa      	ldrb	r2, [r7, #7]
 80094fa:	7bfb      	ldrb	r3, [r7, #15]
 80094fc:	4013      	ands	r3, r2
 80094fe:	b2db      	uxtb	r3, r3
 8009500:	2b00      	cmp	r3, #0
 8009502:	d004      	beq.n	800950e <LEDs_write+0x2a>
		{
			// Če je i-ti bit enak 1, potem naj se prižge i-ta LEDica, pri čemer se pa
			// upošteva vrstni red LEDic, kot je bil definiran v naštevnem tipu LEDs_enum_t;

			LED_on(i);
 8009504:	7bbb      	ldrb	r3, [r7, #14]
 8009506:	4618      	mov	r0, r3
 8009508:	f7ff ff60 	bl	80093cc <LED_on>
 800950c:	e003      	b.n	8009516 <LEDs_write+0x32>
		}
		else
		{
			// sicer pa naj se i-ta LEDica ugasne.

			LED_off(i);
 800950e:	7bbb      	ldrb	r3, [r7, #14]
 8009510:	4618      	mov	r0, r3
 8009512:	f7ff ff73 	bl	80093fc <LED_off>

		}


		// In nato si pripravimo novo pomožno bitno masko za branje naslednjega bita v vhodnem argumentu.
		bitmask <<= 1;
 8009516:	7bfb      	ldrb	r3, [r7, #15]
 8009518:	005b      	lsls	r3, r3, #1
 800951a:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
 800951c:	7bbb      	ldrb	r3, [r7, #14]
 800951e:	3301      	adds	r3, #1
 8009520:	73bb      	strb	r3, [r7, #14]
 8009522:	7bbb      	ldrb	r3, [r7, #14]
 8009524:	2b07      	cmp	r3, #7
 8009526:	d9e7      	bls.n	80094f8 <LEDs_write+0x14>
	}
}
 8009528:	bf00      	nop
 800952a:	bf00      	nop
 800952c:	3710      	adds	r7, #16
 800952e:	46bd      	mov	sp, r7
 8009530:	bd80      	pop	{r7, pc}

08009532 <LL_USART_IsActiveFlag_TXE_TXFNF>:
{
 8009532:	b480      	push	{r7}
 8009534:	b083      	sub	sp, #12
 8009536:	af00      	add	r7, sp, #0
 8009538:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL);
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	69db      	ldr	r3, [r3, #28]
 800953e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009542:	2b80      	cmp	r3, #128	; 0x80
 8009544:	d101      	bne.n	800954a <LL_USART_IsActiveFlag_TXE_TXFNF+0x18>
 8009546:	2301      	movs	r3, #1
 8009548:	e000      	b.n	800954c <LL_USART_IsActiveFlag_TXE_TXFNF+0x1a>
 800954a:	2300      	movs	r3, #0
}
 800954c:	4618      	mov	r0, r3
 800954e:	370c      	adds	r7, #12
 8009550:	46bd      	mov	sp, r7
 8009552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009556:	4770      	bx	lr

08009558 <LL_USART_EnableIT_RXNE_RXFNE>:
{
 8009558:	b480      	push	{r7}
 800955a:	b089      	sub	sp, #36	; 0x24
 800955c:	af00      	add	r7, sp, #0
 800955e:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	e853 3f00 	ldrex	r3, [r3]
 800956a:	60bb      	str	r3, [r7, #8]
   return(result);
 800956c:	68bb      	ldr	r3, [r7, #8]
 800956e:	f043 0320 	orr.w	r3, r3, #32
 8009572:	61fb      	str	r3, [r7, #28]
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	69fa      	ldr	r2, [r7, #28]
 8009578:	61ba      	str	r2, [r7, #24]
 800957a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800957c:	6979      	ldr	r1, [r7, #20]
 800957e:	69ba      	ldr	r2, [r7, #24]
 8009580:	e841 2300 	strex	r3, r2, [r1]
 8009584:	613b      	str	r3, [r7, #16]
   return(result);
 8009586:	693b      	ldr	r3, [r7, #16]
 8009588:	2b00      	cmp	r3, #0
 800958a:	d1e9      	bne.n	8009560 <LL_USART_EnableIT_RXNE_RXFNE+0x8>
}
 800958c:	bf00      	nop
 800958e:	bf00      	nop
 8009590:	3724      	adds	r7, #36	; 0x24
 8009592:	46bd      	mov	sp, r7
 8009594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009598:	4770      	bx	lr

0800959a <LL_USART_DisableIT_TXE_TXFNF>:
{
 800959a:	b480      	push	{r7}
 800959c:	b089      	sub	sp, #36	; 0x24
 800959e:	af00      	add	r7, sp, #0
 80095a0:	6078      	str	r0, [r7, #4]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_TXEIE_TXFNFIE);
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	e853 3f00 	ldrex	r3, [r3]
 80095ac:	60bb      	str	r3, [r7, #8]
   return(result);
 80095ae:	68bb      	ldr	r3, [r7, #8]
 80095b0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80095b4:	61fb      	str	r3, [r7, #28]
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	69fa      	ldr	r2, [r7, #28]
 80095ba:	61ba      	str	r2, [r7, #24]
 80095bc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095be:	6979      	ldr	r1, [r7, #20]
 80095c0:	69ba      	ldr	r2, [r7, #24]
 80095c2:	e841 2300 	strex	r3, r2, [r1]
 80095c6:	613b      	str	r3, [r7, #16]
   return(result);
 80095c8:	693b      	ldr	r3, [r7, #16]
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d1e9      	bne.n	80095a2 <LL_USART_DisableIT_TXE_TXFNF+0x8>
}
 80095ce:	bf00      	nop
 80095d0:	bf00      	nop
 80095d2:	3724      	adds	r7, #36	; 0x24
 80095d4:	46bd      	mov	sp, r7
 80095d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095da:	4770      	bx	lr

080095dc <LL_USART_ReceiveData8>:
  * @rmtoll RDR          RDR           LL_USART_ReceiveData8
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(USART_TypeDef *USARTx)
{
 80095dc:	b480      	push	{r7}
 80095de:	b083      	sub	sp, #12
 80095e0:	af00      	add	r7, sp, #0
 80095e2:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095e8:	b2db      	uxtb	r3, r3
}
 80095ea:	4618      	mov	r0, r3
 80095ec:	370c      	adds	r7, #12
 80095ee:	46bd      	mov	sp, r7
 80095f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095f4:	4770      	bx	lr

080095f6 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 80095f6:	b480      	push	{r7}
 80095f8:	b083      	sub	sp, #12
 80095fa:	af00      	add	r7, sp, #0
 80095fc:	6078      	str	r0, [r7, #4]
 80095fe:	460b      	mov	r3, r1
 8009600:	70fb      	strb	r3, [r7, #3]
  USARTx->TDR = Value;
 8009602:	78fa      	ldrb	r2, [r7, #3]
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	629a      	str	r2, [r3, #40]	; 0x28
}
 8009608:	bf00      	nop
 800960a:	370c      	adds	r7, #12
 800960c:	46bd      	mov	sp, r7
 800960e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009612:	4770      	bx	lr

08009614 <SCI_init>:


// Funkcija SCI_init() poskrbi za inicializacijo SCI "handle" strukture SCI
// in modificira dolžino medpomnilnika printf() funkcije.
void SCI_init(void)
{
 8009614:	b580      	push	{r7, lr}
 8009616:	af00      	add	r7, sp, #0

		// USART vmesnik specificiramo s pred-definiranim makrojem iz LL knjižnice, podobno kot
		// smo to storili za specifikacijo GPIO porta v prejšnjih vajah.

			// DOPOLNI done
	SCI.USARTx = USART3;
 8009618:	4b0e      	ldr	r3, [pc, #56]	; (8009654 <SCI_init+0x40>)
 800961a:	4a0f      	ldr	r2, [pc, #60]	; (8009658 <SCI_init+0x44>)
 800961c:	601a      	str	r2, [r3, #0]
		// standardni izhod "stdout" s pomočjo printf() funkcije,
		// bomo nastavili na 0. Na ta način dosežemo najboljšo odzivnost
		// printf() funkcije, saj se tako ne čaka, da se medpomnilnik napolne,
		// preden se pošlje sporočilo. Sporočila bodo tako poslana takoj, ko se
		// prejme vsaj en znak.
		setvbuf(stdout, NULL, _IONBF, 0);
 800961e:	4b0f      	ldr	r3, [pc, #60]	; (800965c <SCI_init+0x48>)
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	6898      	ldr	r0, [r3, #8]
 8009624:	2300      	movs	r3, #0
 8009626:	2202      	movs	r2, #2
 8009628:	2100      	movs	r1, #0
 800962a:	f001 fde5 	bl	800b1f8 <setvbuf>

		// ----- Dodati je potrebno še dva koraka v inizializaciji:


			// 3. Inicializacija SCI medpomnilnikov  (RX and TX)
				BUF_init( &SCI_RX_buf_handle, SCI_RX_buffer, SCI_RX_BUF_LEN);	// RX SCI medpomnilnik
 800962e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009632:	490b      	ldr	r1, [pc, #44]	; (8009660 <SCI_init+0x4c>)
 8009634:	480b      	ldr	r0, [pc, #44]	; (8009664 <SCI_init+0x50>)
 8009636:	f000 f89d 	bl	8009774 <BUF_init>
				BUF_init( &SCI_TX_buf_handle, SCI_TX_buffer, SCI_TX_BUF_LEN);	// TX SCI medpomnilnik
 800963a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800963e:	490a      	ldr	r1, [pc, #40]	; (8009668 <SCI_init+0x54>)
 8009640:	480a      	ldr	r0, [pc, #40]	; (800966c <SCI_init+0x58>)
 8009642:	f000 f897 	bl	8009774 <BUF_init>
				// prekinitve ob sprejemu novega podatka presko USART enote, s katero
				// implementiramo SCI vmesnik. Uporabimo seveda primerno LL funkcijo,
				// ki omogoči prekinitve ob postavitvi RXNE zastavice.

					// DOPOLNI
				LL_USART_EnableIT_RXNE_RXFNE(SCI.USARTx);
 8009646:	4b03      	ldr	r3, [pc, #12]	; (8009654 <SCI_init+0x40>)
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	4618      	mov	r0, r3
 800964c:	f7ff ff84 	bl	8009558 <LL_USART_EnableIT_RXNE_RXFNE>
				// ko že imamo pripravljen sprejemni RX medpomnilnik, kamor se bodo ob
				// prekinitvah shranjevali novoprejeti podatki.



}
 8009650:	bf00      	nop
 8009652:	bd80      	pop	{r7, pc}
 8009654:	20000ba4 	.word	0x20000ba4
 8009658:	40004800 	.word	0x40004800
 800965c:	2000002c 	.word	0x2000002c
 8009660:	20000774 	.word	0x20000774
 8009664:	20000974 	.word	0x20000974
 8009668:	2000098c 	.word	0x2000098c
 800966c:	20000b8c 	.word	0x20000b8c

08009670 <SCI_send_byte>:

// Funkcija SCI_send_byte() pošlje en sam BAJT preko SCI vmesnika (uporabno, kadar pošiljamo binarne podatke).
// Ker SCI vmesnik implementiramo z USART vmesnikom, je potrebno pravzaprav bajt podatkov poslati z oddajnikom USART enote.
// Pri tem si pomagamo z LL funkcijo.
void SCI_send_byte(uint8_t data)
{
 8009670:	b580      	push	{r7, lr}
 8009672:	b082      	sub	sp, #8
 8009674:	af00      	add	r7, sp, #0
 8009676:	4603      	mov	r3, r0
 8009678:	71fb      	strb	r3, [r7, #7]
	// S čakanjem v zanki zagotovimo, da lahko USART oddajnik sprejme nov bajt v oddajni register.
	// Za ugotavljanje, ali je že mogoče pisati v oddajni register USART vmesnika, uporabimo ustrezno
	// nizko-nivojsko LL funkcijo za delo z USART-om.

		//	DOPOLNI done
	while(! LL_USART_IsActiveFlag_TXE_TXFNF(SCI.USARTx) );
 800967a:	bf00      	nop
 800967c:	4b09      	ldr	r3, [pc, #36]	; (80096a4 <SCI_send_byte+0x34>)
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	4618      	mov	r0, r3
 8009682:	f7ff ff56 	bl	8009532 <LL_USART_IsActiveFlag_TXE_TXFNF>
 8009686:	4603      	mov	r3, r0
 8009688:	2b00      	cmp	r3, #0
 800968a:	d0f7      	beq.n	800967c <SCI_send_byte+0xc>

	// In nato z uporabo USART vmesnika pošljemo en bajt podatkov "data". Za pošiljane podatka preko USART vmesnika
	// prav tako uporabimo ustrezno nizko-nivojsko LL funkcijo.

		//	DOPOLNI done
	LL_USART_TransmitData8 (SCI.USARTx, data);
 800968c:	4b05      	ldr	r3, [pc, #20]	; (80096a4 <SCI_send_byte+0x34>)
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	79fa      	ldrb	r2, [r7, #7]
 8009692:	4611      	mov	r1, r2
 8009694:	4618      	mov	r0, r3
 8009696:	f7ff ffae 	bl	80095f6 <LL_USART_TransmitData8>
}
 800969a:	bf00      	nop
 800969c:	3708      	adds	r7, #8
 800969e:	46bd      	mov	sp, r7
 80096a0:	bd80      	pop	{r7, pc}
 80096a2:	bf00      	nop
 80096a4:	20000ba4 	.word	0x20000ba4

080096a8 <SCI_send_bytes>:

// Funkcija SCI_send_bytes() pošlje zaporedje bajtov preko SCI vmesnika.
// Lokacija podatkov zapošiljanje je podana z vhodnim argumentom "*data",
// dolžina podatkov za pošiljanje pa je podano z vhodnim argumentom "size".
void SCI_send_bytes(uint8_t *data, uint32_t size)
{
 80096a8:	b580      	push	{r7, lr}
 80096aa:	b084      	sub	sp, #16
 80096ac:	af00      	add	r7, sp, #0
 80096ae:	6078      	str	r0, [r7, #4]
 80096b0:	6039      	str	r1, [r7, #0]
	for( int i = 0; i < size; i++ )
 80096b2:	2300      	movs	r3, #0
 80096b4:	60fb      	str	r3, [r7, #12]
 80096b6:	e009      	b.n	80096cc <SCI_send_bytes+0x24>
	{
		SCI_send_byte(data[i]);
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	687a      	ldr	r2, [r7, #4]
 80096bc:	4413      	add	r3, r2
 80096be:	781b      	ldrb	r3, [r3, #0]
 80096c0:	4618      	mov	r0, r3
 80096c2:	f7ff ffd5 	bl	8009670 <SCI_send_byte>
	for( int i = 0; i < size; i++ )
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	3301      	adds	r3, #1
 80096ca:	60fb      	str	r3, [r7, #12]
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	683a      	ldr	r2, [r7, #0]
 80096d0:	429a      	cmp	r2, r3
 80096d2:	d8f1      	bhi.n	80096b8 <SCI_send_bytes+0x10>
	}
}
 80096d4:	bf00      	nop
 80096d6:	bf00      	nop
 80096d8:	3710      	adds	r7, #16
 80096da:	46bd      	mov	sp, r7
 80096dc:	bd80      	pop	{r7, pc}

080096de <_write>:
// redefiniramo _write() funkcijo pravzaprav priredimo uporabo printf() funkcije
// tako, da pošilja sporočila na točno tak način, kakor to sami želimo.
// In mi želimo uporabljati funkcijo printf() tako, da bomo s pomočjo nje
// pošiljali formatirana sporočila preko SCI vmesnika.
int _write(int file, char *ptr, int len)
{
 80096de:	b580      	push	{r7, lr}
 80096e0:	b084      	sub	sp, #16
 80096e2:	af00      	add	r7, sp, #0
 80096e4:	60f8      	str	r0, [r7, #12]
 80096e6:	60b9      	str	r1, [r7, #8]
 80096e8:	607a      	str	r2, [r7, #4]
	// Sedaj pa uporabimo našo SCI sistemsko funkcijo SCI_send_bytes()
	// da z njo pošljemo te podatke, na katere kaže "ptr".
	// Ker naša funkcija SCI_send_bytes() uporablja drugačen tip
	// vhodnih argumentov, je potrebno poskrbeti za eksplicitno
	// pretvorbo med tipi (angl. type-casting).
	SCI_send_bytes( (uint8_t*) ptr, (uint32_t) len );
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	4619      	mov	r1, r3
 80096ee:	68b8      	ldr	r0, [r7, #8]
 80096f0:	f7ff ffda 	bl	80096a8 <SCI_send_bytes>


	// Funkcija _write() mora vrniti število uspešno poslanih
	// znakov. Tu poenostavimo in privzamemo, da je bilo uspešno
	// poslanih vseh "len" znakov.
	return len;
 80096f4:	687b      	ldr	r3, [r7, #4]
}
 80096f6:	4618      	mov	r0, r3
 80096f8:	3710      	adds	r7, #16
 80096fa:	46bd      	mov	sp, r7
 80096fc:	bd80      	pop	{r7, pc}
	...

08009700 <SCI_receive_char_Callback>:
// ------- "callback" funkcije, ki implementirajo prekinitvene rutine ---------

// Funkcija SCI_receive_char_Callback() je "callback" funkcija, ki jo bomo poklicali
// ob prekinitvah, ko bo sprejet nov znak preko USARTa, s katerim implementiramo sistemski SCI vmesnik.
void SCI_receive_char_Callback(void)
{
 8009700:	b580      	push	{r7, lr}
 8009702:	af00      	add	r7, sp, #0
	// Nato pa ta podatek shranimo v sprejemni RX medpomnilnik SCI vmesnika za nadaljno obdelavo kasneje.
	BUF_store_byte( &SCI_TX_buf_handle, received_data );
	*/

	//v eni vrstici
	BUF_store_byte( &SCI_RX_buf_handle, LL_USART_ReceiveData8(SCI.USARTx) );
 8009704:	4b05      	ldr	r3, [pc, #20]	; (800971c <SCI_receive_char_Callback+0x1c>)
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	4618      	mov	r0, r3
 800970a:	f7ff ff67 	bl	80095dc <LL_USART_ReceiveData8>
 800970e:	4603      	mov	r3, r0
 8009710:	4619      	mov	r1, r3
 8009712:	4803      	ldr	r0, [pc, #12]	; (8009720 <SCI_receive_char_Callback+0x20>)
 8009714:	f000 f859 	bl	80097ca <BUF_store_byte>
}
 8009718:	bf00      	nop
 800971a:	bd80      	pop	{r7, pc}
 800971c:	20000ba4 	.word	0x20000ba4
 8009720:	20000974 	.word	0x20000974

08009724 <SCI_transmit_char_Callback>:


// Funkcija SCI_transmit_char_Callback() je "callback" funkcija, ki jo bomo poklicali
// ob prekinitvah, ko bo oddajni register USART vmesnika prost (tj. bo lahko sprejel nov podatek).
void SCI_transmit_char_Callback(void)
{
 8009724:	b580      	push	{r7, lr}
 8009726:	b082      	sub	sp, #8
 8009728:	af00      	add	r7, sp, #0
	buf_rtrn_codes_t	return_code;			// sem shranimo rezultat poskusa branja iz medpomnilnika


	// Najprej poskusimo prebrati naslednji podatek, ki ga želimo poslati.
	// Zapomnimo si "vrnjeno kodo" (angl. return code), ki jo vrne BUF_ funkcija.
	return_code = BUF_get_byte( &SCI_TX_buf_handle, &data_to_transmit );
 800972a:	1dbb      	adds	r3, r7, #6
 800972c:	4619      	mov	r1, r3
 800972e:	480f      	ldr	r0, [pc, #60]	; (800976c <SCI_transmit_char_Callback+0x48>)
 8009730:	f000 f88a 	bl	8009848 <BUF_get_byte>
 8009734:	4603      	mov	r3, r0
 8009736:	71fb      	strb	r3, [r7, #7]

	// S pomočjo "vrnjene kode" ugotovimo, če sedaj imamo na voljo naslednji podatek za pošiljanje.
	if ( return_code == BUFFER_OK )
 8009738:	79fb      	ldrb	r3, [r7, #7]
 800973a:	2b00      	cmp	r3, #0
 800973c:	d106      	bne.n	800974c <SCI_transmit_char_Callback+0x28>
	{
		// In če je na voljo naslednji podatek, ga kar vpišemo v oddajni podatkovni register
		// USART vmesnika s pomočjo LL funkcije.

			// DOPOLNI done
		LL_USART_TransmitData8 (SCI.USARTx, data_to_transmit);
 800973e:	4b0c      	ldr	r3, [pc, #48]	; (8009770 <SCI_transmit_char_Callback+0x4c>)
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	79ba      	ldrb	r2, [r7, #6]
 8009744:	4611      	mov	r1, r2
 8009746:	4618      	mov	r0, r3
 8009748:	f7ff ff55 	bl	80095f6 <LL_USART_TransmitData8>


	// Po vsakem podatku, ki ga pošljemo, je potrebno preveriti, če smo morda
	// poslali zadnji podatek. To je pomembno, saj moramo v tem primeru ustaviti
	// "avtomatsko" pošiljanje podatkov s pomočjo prekinitev.
	if ( BUF_get_data_size( &SCI_TX_buf_handle ) == 0)
 800974c:	4807      	ldr	r0, [pc, #28]	; (800976c <SCI_transmit_char_Callback+0x48>)
 800974e:	f000 f8ad 	bl	80098ac <BUF_get_data_size>
 8009752:	4603      	mov	r3, r0
 8009754:	2b00      	cmp	r3, #0
 8009756:	d104      	bne.n	8009762 <SCI_transmit_char_Callback+0x3e>
		// saj nimamo več kaj pošiljati. Tako onemogočimo avtomatsko
		// pošiljanje iz oddajnega TX medpomnilnika SCI vmesnika s pomočjo prekinitev.
		// Uporabimo ustrezno LL funkcijo za onemogočitev prekinitve.

			//	DOPOLNI done
		LL_USART_DisableIT_TXE_TXFNF (SCI.USARTx);
 8009758:	4b05      	ldr	r3, [pc, #20]	; (8009770 <SCI_transmit_char_Callback+0x4c>)
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	4618      	mov	r0, r3
 800975e:	f7ff ff1c 	bl	800959a <LL_USART_DisableIT_TXE_TXFNF>
	}

}
 8009762:	bf00      	nop
 8009764:	3708      	adds	r7, #8
 8009766:	46bd      	mov	sp, r7
 8009768:	bd80      	pop	{r7, pc}
 800976a:	bf00      	nop
 800976c:	20000b8c 	.word	0x20000b8c
 8009770:	20000ba4 	.word	0x20000ba4

08009774 <BUF_init>:


// -------------- Public function implementations --------------

void BUF_init(buf_handle_t *buf_handle, uint8_t *buffer_ptr, uint32_t buf_length)
{
 8009774:	b580      	push	{r7, lr}
 8009776:	b084      	sub	sp, #16
 8009778:	af00      	add	r7, sp, #0
 800977a:	60f8      	str	r0, [r7, #12]
 800977c:	60b9      	str	r1, [r7, #8]
 800977e:	607a      	str	r2, [r7, #4]
	// Initialize the buffer handle according to given parameters.
	buf_handle->buffer = buffer_ptr;
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	68ba      	ldr	r2, [r7, #8]
 8009784:	601a      	str	r2, [r3, #0]
	buf_handle->length = buf_length;
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	687a      	ldr	r2, [r7, #4]
 800978a:	605a      	str	r2, [r3, #4]


	// And flush the buffer.
	BUF_flush(buf_handle);
 800978c:	68f8      	ldr	r0, [r7, #12]
 800978e:	f000 f804 	bl	800979a <BUF_flush>
}
 8009792:	bf00      	nop
 8009794:	3710      	adds	r7, #16
 8009796:	46bd      	mov	sp, r7
 8009798:	bd80      	pop	{r7, pc}

0800979a <BUF_flush>:


buf_rtrn_codes_t BUF_flush(buf_handle_t *buf_handle)
{
 800979a:	b480      	push	{r7}
 800979c:	b083      	sub	sp, #12
 800979e:	af00      	add	r7, sp, #0
 80097a0:	6078      	str	r0, [r7, #4]
	buf_handle->front = 0;
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	2200      	movs	r2, #0
 80097a6:	60da      	str	r2, [r3, #12]
	buf_handle->rear = 0;
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	2200      	movs	r2, #0
 80097ac:	609a      	str	r2, [r3, #8]
	buf_handle->data_size = 0;
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	2200      	movs	r2, #0
 80097b2:	611a      	str	r2, [r3, #16]
	buf_handle->free_size = buf_handle->length;
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	685a      	ldr	r2, [r3, #4]
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	615a      	str	r2, [r3, #20]

	return BUFFER_OK;
 80097bc:	2300      	movs	r3, #0
}
 80097be:	4618      	mov	r0, r3
 80097c0:	370c      	adds	r7, #12
 80097c2:	46bd      	mov	sp, r7
 80097c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097c8:	4770      	bx	lr

080097ca <BUF_store_byte>:



// Store one byte of data.
buf_rtrn_codes_t BUF_store_byte(buf_handle_t *buf_handle, uint8_t data)
{
 80097ca:	b480      	push	{r7}
 80097cc:	b083      	sub	sp, #12
 80097ce:	af00      	add	r7, sp, #0
 80097d0:	6078      	str	r0, [r7, #4]
 80097d2:	460b      	mov	r3, r1
 80097d4:	70fb      	strb	r3, [r7, #3]
	// check if buffer already full
	if (buf_handle->data_size >= buf_handle->length)
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	691a      	ldr	r2, [r3, #16]
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	685b      	ldr	r3, [r3, #4]
 80097de:	429a      	cmp	r2, r3
 80097e0:	d301      	bcc.n	80097e6 <BUF_store_byte+0x1c>
	{
		return BUFFER_FULL;	//-> if so, return error
 80097e2:	2301      	movs	r3, #1
 80097e4:	e02a      	b.n	800983c <BUF_store_byte+0x72>
	}
	else // Ta else je fucking useless!!
	{
		// check special case: buffer empty
		if (buf_handle->data_size == 0)
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	691b      	ldr	r3, [r3, #16]
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	d106      	bne.n	80097fc <BUF_store_byte+0x32>
		{
			buf_handle->front = 0;
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	2200      	movs	r2, #0
 80097f2:	60da      	str	r2, [r3, #12]
			buf_handle->rear = 0;
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	2200      	movs	r2, #0
 80097f8:	609a      	str	r2, [r3, #8]
 80097fa:	e00d      	b.n	8009818 <BUF_store_byte+0x4e>
		}
		else
		{
			// increase rear pointer and apply modular arithmetics
			buf_handle->rear++;
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	689b      	ldr	r3, [r3, #8]
 8009800:	1c5a      	adds	r2, r3, #1
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	609a      	str	r2, [r3, #8]

			if (buf_handle->rear >= buf_handle->length)
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	689a      	ldr	r2, [r3, #8]
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	685b      	ldr	r3, [r3, #4]
 800980e:	429a      	cmp	r2, r3
 8009810:	d302      	bcc.n	8009818 <BUF_store_byte+0x4e>
			{
				buf_handle->rear = 0;
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	2200      	movs	r2, #0
 8009816:	609a      	str	r2, [r3, #8]
			}
		}


		// by now rear pointer is ready for new data -> store data
		buf_handle->buffer[buf_handle->rear] = data;
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	681a      	ldr	r2, [r3, #0]
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	689b      	ldr	r3, [r3, #8]
 8009820:	4413      	add	r3, r2
 8009822:	78fa      	ldrb	r2, [r7, #3]
 8009824:	701a      	strb	r2, [r3, #0]

		// update data size and free size
		buf_handle->data_size++;
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	691b      	ldr	r3, [r3, #16]
 800982a:	1c5a      	adds	r2, r3, #1
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	611a      	str	r2, [r3, #16]
		buf_handle->free_size--;
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	695b      	ldr	r3, [r3, #20]
 8009834:	1e5a      	subs	r2, r3, #1
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	615a      	str	r2, [r3, #20]

		return BUFFER_OK;
 800983a:	2300      	movs	r3, #0
	}

}
 800983c:	4618      	mov	r0, r3
 800983e:	370c      	adds	r7, #12
 8009840:	46bd      	mov	sp, r7
 8009842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009846:	4770      	bx	lr

08009848 <BUF_get_byte>:



// Read one byte of data and store it to the given location.
buf_rtrn_codes_t BUF_get_byte(buf_handle_t *buf_handle, uint8_t *data)
{
 8009848:	b480      	push	{r7}
 800984a:	b083      	sub	sp, #12
 800984c:	af00      	add	r7, sp, #0
 800984e:	6078      	str	r0, [r7, #4]
 8009850:	6039      	str	r1, [r7, #0]
	// first check if buffer empty
	if (buf_handle->data_size == 0)
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	691b      	ldr	r3, [r3, #16]
 8009856:	2b00      	cmp	r3, #0
 8009858:	d101      	bne.n	800985e <BUF_get_byte+0x16>
	{
		return BUFFER_EMPTY;	// return error code and exit this function
 800985a:	2302      	movs	r3, #2
 800985c:	e020      	b.n	80098a0 <BUF_get_byte+0x58>
	}

	// else read and return data from the buffer "front"
	*data = buf_handle->buffer[buf_handle->front];	//Get data from the queue "front"
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	681a      	ldr	r2, [r3, #0]
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	68db      	ldr	r3, [r3, #12]
 8009866:	4413      	add	r3, r2
 8009868:	781a      	ldrb	r2, [r3, #0]
 800986a:	683b      	ldr	r3, [r7, #0]
 800986c:	701a      	strb	r2, [r3, #0]

	// update data size and free size
	buf_handle->data_size--;
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	691b      	ldr	r3, [r3, #16]
 8009872:	1e5a      	subs	r2, r3, #1
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	611a      	str	r2, [r3, #16]
	buf_handle->free_size++;
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	695b      	ldr	r3, [r3, #20]
 800987c:	1c5a      	adds	r2, r3, #1
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	615a      	str	r2, [r3, #20]


	// update the "front" value NOT using the modulo arithmetics but
	// using if-then instead because it is faster on uC
	buf_handle->front++;
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	68db      	ldr	r3, [r3, #12]
 8009886:	1c5a      	adds	r2, r3, #1
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	60da      	str	r2, [r3, #12]

	if (buf_handle->front >= buf_handle->length)
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	68da      	ldr	r2, [r3, #12]
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	685b      	ldr	r3, [r3, #4]
 8009894:	429a      	cmp	r2, r3
 8009896:	d302      	bcc.n	800989e <BUF_get_byte+0x56>
	{
		buf_handle->front = 0;
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	2200      	movs	r2, #0
 800989c:	60da      	str	r2, [r3, #12]
	}

	return BUFFER_OK;	// return BUFFER_OK error code
 800989e:	2300      	movs	r3, #0

}
 80098a0:	4618      	mov	r0, r3
 80098a2:	370c      	adds	r7, #12
 80098a4:	46bd      	mov	sp, r7
 80098a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098aa:	4770      	bx	lr

080098ac <BUF_get_data_size>:



// Get the number of bytes currently in the buffer queue.
uint32_t BUF_get_data_size(buf_handle_t *buf_handle)
{
 80098ac:	b480      	push	{r7}
 80098ae:	b083      	sub	sp, #12
 80098b0:	af00      	add	r7, sp, #0
 80098b2:	6078      	str	r0, [r7, #4]
	return buf_handle->data_size;
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	691b      	ldr	r3, [r3, #16]
}
 80098b8:	4618      	mov	r0, r3
 80098ba:	370c      	adds	r7, #12
 80098bc:	46bd      	mov	sp, r7
 80098be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c2:	4770      	bx	lr

080098c4 <LL_GPIO_IsInputPinSet>:
{
 80098c4:	b480      	push	{r7}
 80098c6:	b083      	sub	sp, #12
 80098c8:	af00      	add	r7, sp, #0
 80098ca:	6078      	str	r0, [r7, #4]
 80098cc:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	691a      	ldr	r2, [r3, #16]
 80098d2:	683b      	ldr	r3, [r7, #0]
 80098d4:	4013      	ands	r3, r2
 80098d6:	683a      	ldr	r2, [r7, #0]
 80098d8:	429a      	cmp	r2, r3
 80098da:	d101      	bne.n	80098e0 <LL_GPIO_IsInputPinSet+0x1c>
 80098dc:	2301      	movs	r3, #1
 80098de:	e000      	b.n	80098e2 <LL_GPIO_IsInputPinSet+0x1e>
 80098e0:	2300      	movs	r3, #0
}
 80098e2:	4618      	mov	r0, r3
 80098e4:	370c      	adds	r7, #12
 80098e6:	46bd      	mov	sp, r7
 80098e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ec:	4770      	bx	lr
	...

080098f0 <JOY_init>:
// merjenje signalov "joysticka".
// Mimogrede: inicializacijska funkcija se razlikuje od prejšnjih inicializacijskih funkcij
// v tem, da za vhodna argumenta funkcije prejme kazalce na "handle" strukture, ki so
// potrebne za delo s HAL funkcijami.
void JOY_init(ADC_HandleTypeDef *ADC_handle, TIM_HandleTypeDef *timer_handle)
{
 80098f0:	b580      	push	{r7, lr}
 80098f2:	b082      	sub	sp, #8
 80098f4:	af00      	add	r7, sp, #0
 80098f6:	6078      	str	r0, [r7, #4]
 80098f8:	6039      	str	r1, [r7, #0]
		// To storite tako, da pravilno inicializirate "handle" strukturo tipke "joysticka".
		// Uporabite makroje "GPIOn" in "LL_GPIO_PIN_n" iz nizko-nivojske LL knjižnice.
		// Postopate popolnoma enako, kot smo to storili v primeru tipkovnice.

			// DOPOLNI
	joystick.button.pin = LL_GPIO_PIN_13;
 80098fa:	4b28      	ldr	r3, [pc, #160]	; (800999c <JOY_init+0xac>)
 80098fc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8009900:	605a      	str	r2, [r3, #4]
	joystick.button.port = GPIOC;
 8009902:	4b26      	ldr	r3, [pc, #152]	; (800999c <JOY_init+0xac>)
 8009904:	4a26      	ldr	r2, [pc, #152]	; (80099a0 <JOY_init+0xb0>)
 8009906:	601a      	str	r2, [r3, #0]
 */

	// 2. Nastavitev začetnih vrednosti "joystick" sistemskih spremenljivk

		// Začetne vrednosti tipke "joysticka"
		joystick.button.state_old = JOY_BTN_SIG_VALUE_RELEASED;
 8009908:	4b24      	ldr	r3, [pc, #144]	; (800999c <JOY_init+0xac>)
 800990a:	2201      	movs	r2, #1
 800990c:	725a      	strb	r2, [r3, #9]
		joystick.button.state_new = JOY_BTN_SIG_VALUE_RELEASED;
 800990e:	4b23      	ldr	r3, [pc, #140]	; (800999c <JOY_init+0xac>)
 8009910:	2201      	movs	r2, #1
 8009912:	721a      	strb	r2, [r3, #8]
		//tukej je bil poprabek da imamo tabelo enega gumba

		// Smiselno nastavimo začetne ekstremne vrednosti pozicije "joysticka".
		joystick.position_raw_min[X] = 842 ; //da bi postavil vresnost malo pod sredino
 8009914:	4b21      	ldr	r3, [pc, #132]	; (800999c <JOY_init+0xac>)
 8009916:	f240 324a 	movw	r2, #842	; 0x34a
 800991a:	821a      	strh	r2, [r3, #16]
			// DOPOLNI done
		joystick.position_raw_min[Y] = 853;
 800991c:	4b1f      	ldr	r3, [pc, #124]	; (800999c <JOY_init+0xac>)
 800991e:	f240 3255 	movw	r2, #853	; 0x355
 8009922:	825a      	strh	r2, [r3, #18]


		joystick.position_raw_max[X] = 3223;
 8009924:	4b1d      	ldr	r3, [pc, #116]	; (800999c <JOY_init+0xac>)
 8009926:	f640 4297 	movw	r2, #3223	; 0xc97
 800992a:	829a      	strh	r2, [r3, #20]
			// DOPOLNI done
		joystick.position_raw_max[Y] = 2840;
 800992c:	4b1b      	ldr	r3, [pc, #108]	; (800999c <JOY_init+0xac>)
 800992e:	f640 3218 	movw	r2, #2840	; 0xb18
 8009932:	82da      	strh	r2, [r3, #22]
		//Vrednosti so bile nakalibriranje za vajo 13

		// Iz ekstremnim vrednosti lahko poračunamo razpon odklona (angl. axis range).
		joystick.position_raw_range[X] = joystick.position_raw_max[X] - joystick.position_raw_min[X];
 8009934:	4b19      	ldr	r3, [pc, #100]	; (800999c <JOY_init+0xac>)
 8009936:	8a9a      	ldrh	r2, [r3, #20]
 8009938:	4b18      	ldr	r3, [pc, #96]	; (800999c <JOY_init+0xac>)
 800993a:	8a1b      	ldrh	r3, [r3, #16]
 800993c:	1ad3      	subs	r3, r2, r3
 800993e:	b29a      	uxth	r2, r3
 8009940:	4b16      	ldr	r3, [pc, #88]	; (800999c <JOY_init+0xac>)
 8009942:	831a      	strh	r2, [r3, #24]

					// DOPOLNI done
		joystick.position_raw_range[Y] = joystick.position_raw_max[Y] - joystick.position_raw_min[Y];
 8009944:	4b15      	ldr	r3, [pc, #84]	; (800999c <JOY_init+0xac>)
 8009946:	8ada      	ldrh	r2, [r3, #22]
 8009948:	4b14      	ldr	r3, [pc, #80]	; (800999c <JOY_init+0xac>)
 800994a:	8a5b      	ldrh	r3, [r3, #18]
 800994c:	1ad3      	subs	r3, r2, r3
 800994e:	b29a      	uxth	r2, r3
 8009950:	4b12      	ldr	r3, [pc, #72]	; (800999c <JOY_init+0xac>)
 8009952:	835a      	strh	r2, [r3, #26]

		// Shranimo si kazalce na "handle" strukturi za AD pretvornik in časovnik,
		// ki ju uporabljamo pri implementaciji "joystick" modula.
		// Ti dve infromaciji seveda shranimo v spremenljivki "joystick handle" strukture.
		joystick.ADC = ADC_handle;
 8009954:	4a11      	ldr	r2, [pc, #68]	; (800999c <JOY_init+0xac>)
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	6213      	str	r3, [r2, #32]
		joystick.timer = timer_handle;
 800995a:	4a10      	ldr	r2, [pc, #64]	; (800999c <JOY_init+0xac>)
 800995c:	683b      	ldr	r3, [r7, #0]
 800995e:	61d3      	str	r3, [r2, #28]

	// 3. Inicializiramo medpomnilnik za tipke "joysticka"

		// Uporabimo funkcijo BUF_init(), ki določi, katera tabela se bo uporabljala kot
		// ciklični medpomnilnik ter kako dolg bo ta medpomnilnik.
		BUF_init( &joy_btn_buf_handle, joy_btn_buffer, JOY_BTN_BUF_LEN);
 8009960:	2210      	movs	r2, #16
 8009962:	4910      	ldr	r1, [pc, #64]	; (80099a4 <JOY_init+0xb4>)
 8009964:	4810      	ldr	r0, [pc, #64]	; (80099a8 <JOY_init+0xb8>)
 8009966:	f7ff ff05 	bl	8009774 <BUF_init>
		// Pri tem uporabljamo funkcije HAL knjižnice.


		// Najprej kalibriramo AD pretvornik, da bodo meritve pozicije "joysticka" bolj točne.
		// Kalibracijo izvedemo za "single-ended" vhodne signale.
		HAL_ADCEx_Calibration_Start( joystick.ADC, ADC_SINGLE_ENDED );
 800996a:	4b0c      	ldr	r3, [pc, #48]	; (800999c <JOY_init+0xac>)
 800996c:	6a1b      	ldr	r3, [r3, #32]
 800996e:	217f      	movs	r1, #127	; 0x7f
 8009970:	4618      	mov	r0, r3
 8009972:	f7fb ff51 	bl	8005818 <HAL_ADCEx_Calibration_Start>
		// AD pretovrnik v DMA načinu).
		// To storimo s klicem spodnje HAL funkcije, ki DMA enoti
		// "sporoči", s katerim AD pretvornikom bo delala, na katero mesto v pomnilniku
		// naj shranjuje rezultate AD pretvorbe ter koliko teh rezultatov bo morala prenesti
		// ob vsaki končani AD pretvorbi.
		HAL_ADC_Start_DMA(joystick.ADC, (uint32_t *) joystick.position_raw, 2 );
 8009976:	4b09      	ldr	r3, [pc, #36]	; (800999c <JOY_init+0xac>)
 8009978:	6a1b      	ldr	r3, [r3, #32]
 800997a:	2202      	movs	r2, #2
 800997c:	490b      	ldr	r1, [pc, #44]	; (80099ac <JOY_init+0xbc>)
 800997e:	4618      	mov	r0, r3
 8009980:	f7fb f896 	bl	8004ab0 <HAL_ADC_Start_DMA>


		// Na koncu pa še zaženemo časovnik, ki bo prožil AD pretvorbe.
		// S tem smo pravzaprav sprožili "avtomatsko" merjenje pozicije "joysticka".
		HAL_TIM_Base_Start( joystick.timer );
 8009984:	4b05      	ldr	r3, [pc, #20]	; (800999c <JOY_init+0xac>)
 8009986:	69db      	ldr	r3, [r3, #28]
 8009988:	4618      	mov	r0, r3
 800998a:	f7fd fdf3 	bl	8007574 <HAL_TIM_Base_Start>

		// Časovnik proži AD pretvorbe vsakih 10 milisekund.
		// Torej je smiselno počakati milisekundo dlje.

			// DOPOLNI done
		HAL_Delay(1);
 800998e:	2001      	movs	r0, #1
 8009990:	f7fa fc62 	bl	8004258 <HAL_Delay>

}
 8009994:	bf00      	nop
 8009996:	3708      	adds	r7, #8
 8009998:	46bd      	mov	sp, r7
 800999a:	bd80      	pop	{r7, pc}
 800999c:	20000ba8 	.word	0x20000ba8
 80099a0:	48000800 	.word	0x48000800
 80099a4:	20000bcc 	.word	0x20000bcc
 80099a8:	20000bdc 	.word	0x20000bdc
 80099ac:	20000bb4 	.word	0x20000bb4

080099b0 <JOY_scan_button>:
// Funkcija JOY_scan_button() prebere trenutno stanje tipke "joysticka"; ugotovi,
// ali je bila tipka pritisnjena ter shrani to informacijo v medpomnilnik
// "joysticka", da se bo kasneje lahko sistem odzval na pritisk te tipke.

void JOY_scan_button(void)
{
 80099b0:	b580      	push	{r7, lr}
 80099b2:	af00      	add	r7, sp, #0
	// Ker ima naš "joystick" le eno samo tipko, se funkcija poenostavi.

	// Trenutno, novo stanje tipke postane sedaj staro stanje tipke
	joystick.button.state_old = joystick.button.state_new ;
 80099b4:	4b0e      	ldr	r3, [pc, #56]	; (80099f0 <JOY_scan_button+0x40>)
 80099b6:	7a1a      	ldrb	r2, [r3, #8]
 80099b8:	4b0d      	ldr	r3, [pc, #52]	; (80099f0 <JOY_scan_button+0x40>)
 80099ba:	725a      	strb	r2, [r3, #9]

	// in novo, trenutno stanje tipke se prebere iz ustreznega digitalnega GPIO vhoda.
	joystick.button.state_new = LL_GPIO_IsInputPinSet( joystick.button.port, joystick.button.pin );
 80099bc:	4b0c      	ldr	r3, [pc, #48]	; (80099f0 <JOY_scan_button+0x40>)
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	4a0b      	ldr	r2, [pc, #44]	; (80099f0 <JOY_scan_button+0x40>)
 80099c2:	6852      	ldr	r2, [r2, #4]
 80099c4:	4611      	mov	r1, r2
 80099c6:	4618      	mov	r0, r3
 80099c8:	f7ff ff7c 	bl	80098c4 <LL_GPIO_IsInputPinSet>
 80099cc:	4603      	mov	r3, r0
 80099ce:	b2da      	uxtb	r2, r3
 80099d0:	4b07      	ldr	r3, [pc, #28]	; (80099f0 <JOY_scan_button+0x40>)
 80099d2:	721a      	strb	r2, [r3, #8]



	// Sedaj je potrebno preveriti, ali se je za to tipko zgodil pritisk. Pri tem si pomagajte s starim in
	// trenutnim stanjem tipke. Pomaga vam lahko tudi pomožni naštevni tip joystick_button_sig_value_t.
	if ( ( joystick.button.state_old == JOY_BTN_SIG_VALUE_RELEASED) && ( joystick.button.state_new == JOY_BTN_SIG_VALUE_PRESSED ) )
 80099d4:	4b06      	ldr	r3, [pc, #24]	; (80099f0 <JOY_scan_button+0x40>)
 80099d6:	7a5b      	ldrb	r3, [r3, #9]
 80099d8:	2b01      	cmp	r3, #1
 80099da:	d107      	bne.n	80099ec <JOY_scan_button+0x3c>
 80099dc:	4b04      	ldr	r3, [pc, #16]	; (80099f0 <JOY_scan_button+0x40>)
 80099de:	7a1b      	ldrb	r3, [r3, #8]
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d103      	bne.n	80099ec <JOY_scan_button+0x3c>
	{

		// In če zaznamo pritisk tipke, shranimo to informacijo v medpomnilnik "joystick" tipkovnice.
		// Ker ima "joystick" le eno samo tipko, shranimo vedno isto informacijo: JOY_BTN_FIRE.
		//Uporabimo funkcijo BUF_store_byte().
		BUF_store_byte( &joy_btn_buf_handle, JOY_BTN_FIRE);
 80099e4:	2100      	movs	r1, #0
 80099e6:	4803      	ldr	r0, [pc, #12]	; (80099f4 <JOY_scan_button+0x44>)
 80099e8:	f7ff feef 	bl	80097ca <BUF_store_byte>

	}
}
 80099ec:	bf00      	nop
 80099ee:	bd80      	pop	{r7, pc}
 80099f0:	20000ba8 	.word	0x20000ba8
 80099f4:	20000bdc 	.word	0x20000bdc

080099f8 <JOY_get_axis_position>:
// pozicije osi ter ekstremnih vrednosti osi, ki jih hranimo v "handle" strukturi
// "joysticka". Os "joysticka" specificiramo kot vhodni argument funkcije.
// Funkcija mora poskrbeti tudi, da so vrednosti, ki jih vračamo, vedno smiselno
// omejene na interval [0..100].
uint8_t JOY_get_axis_position(joystick_axes_enum_t axis)
{
 80099f8:	b480      	push	{r7}
 80099fa:	b085      	sub	sp, #20
 80099fc:	af00      	add	r7, sp, #0
 80099fe:	4603      	mov	r3, r0
 8009a00:	71fb      	strb	r3, [r7, #7]
	int16_t	relative_position;


	// Izračun relativne pozicije osi na procent natančno.
	// Pazite: uporablja se celoštevilska aritmetika! Operacija deljenja vrne celoštevilski količnik brez deleža zaradi ostanka!
	relative_position = (joystick.position_raw[axis] - joystick.position_raw_min[axis])*100 / joystick.position_raw_range[axis]; //delez * 100 / celota da dobis provent
 8009a02:	79fb      	ldrb	r3, [r7, #7]
 8009a04:	4a15      	ldr	r2, [pc, #84]	; (8009a5c <JOY_get_axis_position+0x64>)
 8009a06:	3304      	adds	r3, #4
 8009a08:	005b      	lsls	r3, r3, #1
 8009a0a:	4413      	add	r3, r2
 8009a0c:	889b      	ldrh	r3, [r3, #4]
 8009a0e:	4619      	mov	r1, r3
 8009a10:	79fb      	ldrb	r3, [r7, #7]
 8009a12:	4a12      	ldr	r2, [pc, #72]	; (8009a5c <JOY_get_axis_position+0x64>)
 8009a14:	3308      	adds	r3, #8
 8009a16:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009a1a:	1acb      	subs	r3, r1, r3
 8009a1c:	2264      	movs	r2, #100	; 0x64
 8009a1e:	fb02 f303 	mul.w	r3, r2, r3
 8009a22:	79fa      	ldrb	r2, [r7, #7]
 8009a24:	490d      	ldr	r1, [pc, #52]	; (8009a5c <JOY_get_axis_position+0x64>)
 8009a26:	320c      	adds	r2, #12
 8009a28:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8009a2c:	fb93 f3f2 	sdiv	r3, r3, r2
 8009a30:	81fb      	strh	r3, [r7, #14]


	// Poskrbimo še, da se vrnjena vrednost nahaja na smiselnem intervalu [0..100].

		// Obravnavamo primer, ko je trenutna meritev pozicije manjša od kalibrirane minimalne vrednosti.
		if ( relative_position > 100 )
 8009a32:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8009a36:	2b64      	cmp	r3, #100	; 0x64
 8009a38:	dd01      	ble.n	8009a3e <JOY_get_axis_position+0x46>
		{
			return 100 ;
 8009a3a:	2364      	movs	r3, #100	; 0x64
 8009a3c:	e007      	b.n	8009a4e <JOY_get_axis_position+0x56>
		}

		// Obravnavamo primer, ko je trenutna meritev pozicije večja od kalibrirane maksimalne vrednosti.
		else if ( relative_position < 0 )
 8009a3e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	da01      	bge.n	8009a4a <JOY_get_axis_position+0x52>
		{
			return 0 ;
 8009a46:	2300      	movs	r3, #0
 8009a48:	e001      	b.n	8009a4e <JOY_get_axis_position+0x56>
		}

		// Ostane le še primer, ko se izračunana relativna pozicija nahaja na intervalu [0..100].
		else
		{
			return relative_position;
 8009a4a:	89fb      	ldrh	r3, [r7, #14]
 8009a4c:	b2db      	uxtb	r3, r3
		}

}
 8009a4e:	4618      	mov	r0, r3
 8009a50:	3714      	adds	r7, #20
 8009a52:	46bd      	mov	sp, r7
 8009a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a58:	4770      	bx	lr
 8009a5a:	bf00      	nop
 8009a5c:	20000ba8 	.word	0x20000ba8

08009a60 <LL_GPIO_IsInputPinSet>:
{
 8009a60:	b480      	push	{r7}
 8009a62:	b083      	sub	sp, #12
 8009a64:	af00      	add	r7, sp, #0
 8009a66:	6078      	str	r0, [r7, #4]
 8009a68:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	691a      	ldr	r2, [r3, #16]
 8009a6e:	683b      	ldr	r3, [r7, #0]
 8009a70:	4013      	ands	r3, r2
 8009a72:	683a      	ldr	r2, [r7, #0]
 8009a74:	429a      	cmp	r2, r3
 8009a76:	d101      	bne.n	8009a7c <LL_GPIO_IsInputPinSet+0x1c>
 8009a78:	2301      	movs	r3, #1
 8009a7a:	e000      	b.n	8009a7e <LL_GPIO_IsInputPinSet+0x1e>
 8009a7c:	2300      	movs	r3, #0
}
 8009a7e:	4618      	mov	r0, r3
 8009a80:	370c      	adds	r7, #12
 8009a82:	46bd      	mov	sp, r7
 8009a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a88:	4770      	bx	lr
	...

08009a8c <KBD_init>:
// -------------- Public function implementations --------------

// Funkcija KBD_init() poskrbi, da se pravilno inicializira keyboard_handle_t strukturna spremenljivka.
// Poskrbi tudi za inicializacijo medpomnilnika tipkovnice.
//
void KBD_init(void) {
 8009a8c:	b580      	push	{r7, lr}
 8009a8e:	b082      	sub	sp, #8
 8009a90:	af00      	add	r7, sp, #0
	// Definirajte, kako so posamezne tipke povezane na GPIO pine in porte.
	// To storite tako, da pravilno inicializirate "handle" strukture posameznih tipk.
	// Uporabite makroje "GPIOn" in "LL_GPIO_PIN_n" iz nizko-nivojske LL knjižnice.

	// buttons on port C
	keyboard.buttons[BTN_ESC].pin = LL_GPIO_PIN_14;
 8009a92:	4b26      	ldr	r3, [pc, #152]	; (8009b2c <KBD_init+0xa0>)
 8009a94:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8009a98:	605a      	str	r2, [r3, #4]
	keyboard.buttons[BTN_ESC].port = GPIOC;
 8009a9a:	4b24      	ldr	r3, [pc, #144]	; (8009b2c <KBD_init+0xa0>)
 8009a9c:	4a24      	ldr	r2, [pc, #144]	; (8009b30 <KBD_init+0xa4>)
 8009a9e:	601a      	str	r2, [r3, #0]

	keyboard.buttons[BTN_OK].pin = LL_GPIO_PIN_15;
 8009aa0:	4b22      	ldr	r3, [pc, #136]	; (8009b2c <KBD_init+0xa0>)
 8009aa2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8009aa6:	611a      	str	r2, [r3, #16]
	keyboard.buttons[BTN_OK].port = GPIOC;
 8009aa8:	4b20      	ldr	r3, [pc, #128]	; (8009b2c <KBD_init+0xa0>)
 8009aaa:	4a21      	ldr	r2, [pc, #132]	; (8009b30 <KBD_init+0xa4>)
 8009aac:	60da      	str	r2, [r3, #12]

	// DOPOLNI done

	// buttons on port G
	keyboard.buttons[BTN_RIGHT].pin = LL_GPIO_PIN_8;
 8009aae:	4b1f      	ldr	r3, [pc, #124]	; (8009b2c <KBD_init+0xa0>)
 8009ab0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009ab4:	61da      	str	r2, [r3, #28]
	keyboard.buttons[BTN_RIGHT].port = GPIOG;
 8009ab6:	4b1d      	ldr	r3, [pc, #116]	; (8009b2c <KBD_init+0xa0>)
 8009ab8:	4a1e      	ldr	r2, [pc, #120]	; (8009b34 <KBD_init+0xa8>)
 8009aba:	619a      	str	r2, [r3, #24]

	keyboard.buttons[BTN_LEFT].pin = LL_GPIO_PIN_6;
 8009abc:	4b1b      	ldr	r3, [pc, #108]	; (8009b2c <KBD_init+0xa0>)
 8009abe:	2240      	movs	r2, #64	; 0x40
 8009ac0:	629a      	str	r2, [r3, #40]	; 0x28
	keyboard.buttons[BTN_LEFT].port = GPIOG;
 8009ac2:	4b1a      	ldr	r3, [pc, #104]	; (8009b2c <KBD_init+0xa0>)
 8009ac4:	4a1b      	ldr	r2, [pc, #108]	; (8009b34 <KBD_init+0xa8>)
 8009ac6:	625a      	str	r2, [r3, #36]	; 0x24

	keyboard.buttons[BTN_DOWN].pin = LL_GPIO_PIN_1;
 8009ac8:	4b18      	ldr	r3, [pc, #96]	; (8009b2c <KBD_init+0xa0>)
 8009aca:	2202      	movs	r2, #2
 8009acc:	635a      	str	r2, [r3, #52]	; 0x34
	keyboard.buttons[BTN_DOWN].port = GPIOG;
 8009ace:	4b17      	ldr	r3, [pc, #92]	; (8009b2c <KBD_init+0xa0>)
 8009ad0:	4a18      	ldr	r2, [pc, #96]	; (8009b34 <KBD_init+0xa8>)
 8009ad2:	631a      	str	r2, [r3, #48]	; 0x30

	keyboard.buttons[BTN_UP].pin = LL_GPIO_PIN_0;
 8009ad4:	4b15      	ldr	r3, [pc, #84]	; (8009b2c <KBD_init+0xa0>)
 8009ad6:	2201      	movs	r2, #1
 8009ad8:	641a      	str	r2, [r3, #64]	; 0x40
	keyboard.buttons[BTN_UP].port = GPIOG;
 8009ada:	4b14      	ldr	r3, [pc, #80]	; (8009b2c <KBD_init+0xa0>)
 8009adc:	4a15      	ldr	r2, [pc, #84]	; (8009b34 <KBD_init+0xa8>)
 8009ade:	63da      	str	r2, [r3, #60]	; 0x3c
	// DOPOLNI done

	// 2. Inicializirajte začetne vrednosti "handle" strukture za posamezne tipke v tipkovnici na sistemskem nivoju

	// Sprehodimo se preko vseh "handle" struktur za delo s posameznimi tipkami.
	for (int i = 0; i < NUM_OF_BTN; i++) {
 8009ae0:	2300      	movs	r3, #0
 8009ae2:	607b      	str	r3, [r7, #4]
 8009ae4:	e016      	b.n	8009b14 <KBD_init+0x88>
		// Ne pozabite, da v "handle" strukturah za posamezne tipke hranimo tudi vrednost prejšnjega
		// in trenutnega stanja tipk! In te vrednosti je potrebno na začetku nastaviti.
		// Smiselno jih je nastaviti na tako vrednost, kot da so tipke na začetku v sproščenem,
		// nestisnjenem stanju. In tu si lahko pomagate s pomožnim naštevnim tipom button_sig_value_t.

		keyboard.buttons[i].state_old = BTN_SIG_VALUE_RELEASED;
 8009ae6:	4911      	ldr	r1, [pc, #68]	; (8009b2c <KBD_init+0xa0>)
 8009ae8:	687a      	ldr	r2, [r7, #4]
 8009aea:	4613      	mov	r3, r2
 8009aec:	005b      	lsls	r3, r3, #1
 8009aee:	4413      	add	r3, r2
 8009af0:	009b      	lsls	r3, r3, #2
 8009af2:	440b      	add	r3, r1
 8009af4:	3308      	adds	r3, #8
 8009af6:	2201      	movs	r2, #1
 8009af8:	701a      	strb	r2, [r3, #0]
		keyboard.buttons[i].state_new = BTN_SIG_VALUE_RELEASED;
 8009afa:	490c      	ldr	r1, [pc, #48]	; (8009b2c <KBD_init+0xa0>)
 8009afc:	687a      	ldr	r2, [r7, #4]
 8009afe:	4613      	mov	r3, r2
 8009b00:	005b      	lsls	r3, r3, #1
 8009b02:	4413      	add	r3, r2
 8009b04:	009b      	lsls	r3, r3, #2
 8009b06:	440b      	add	r3, r1
 8009b08:	3309      	adds	r3, #9
 8009b0a:	2201      	movs	r2, #1
 8009b0c:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < NUM_OF_BTN; i++) {
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	3301      	adds	r3, #1
 8009b12:	607b      	str	r3, [r7, #4]
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	2b05      	cmp	r3, #5
 8009b18:	dde5      	ble.n	8009ae6 <KBD_init+0x5a>

	// 3. Inicializiramo še medpomnilnik tipkovnice.

	// Uporabimo funkcijo BUF_init(), ki določi, katera tabela se bo uporabljala kot
	// ciklični medpomnilnik ter kako dolg bo ta medpomnilnik.
	BUF_init(&kbd_buf_handle, kbd_buffer, KBD_BUF_LEN);
 8009b1a:	2220      	movs	r2, #32
 8009b1c:	4906      	ldr	r1, [pc, #24]	; (8009b38 <KBD_init+0xac>)
 8009b1e:	4807      	ldr	r0, [pc, #28]	; (8009b3c <KBD_init+0xb0>)
 8009b20:	f7ff fe28 	bl	8009774 <BUF_init>

}
 8009b24:	bf00      	nop
 8009b26:	3708      	adds	r7, #8
 8009b28:	46bd      	mov	sp, r7
 8009b2a:	bd80      	pop	{r7, pc}
 8009b2c:	20000bf4 	.word	0x20000bf4
 8009b30:	48000800 	.word	0x48000800
 8009b34:	48001800 	.word	0x48001800
 8009b38:	20000c3c 	.word	0x20000c3c
 8009b3c:	20000c5c 	.word	0x20000c5c

08009b40 <KBD_scan>:

// Funkcija KBD_scan() prebere trenutno stanje tipk v tipkovnici; ugotovi,
// katere tipke so bile pritisnjene ter shrani to informacijo v medpomnilnik
// tipkovnice, da se bo kasneje lahko sistem odzval na pritisk teh tipk.
//
void KBD_scan(void) {
 8009b40:	b580      	push	{r7, lr}
 8009b42:	b082      	sub	sp, #8
 8009b44:	af00      	add	r7, sp, #0
	// in ugotovi, ali je bila pritisnjena. Če je bila pritisnjena,
	// shrani to informacijo v medpomnilnik tipkovnice, da se bo
	// kasneje lahko sistem odzval na pritisk te tipke.

	// Sprehodimo se preko vseh "handle" struktur za delo s posameznimi tipkami.
	for (int i = 0; i < NUM_OF_BTN; i++) {
 8009b46:	2300      	movs	r3, #0
 8009b48:	607b      	str	r3, [r7, #4]
 8009b4a:	e051      	b.n	8009bf0 <KBD_scan+0xb0>
		// Znotraj zanke delamo trenutno z i-to tipko. Spremenljivka "i" je pomožni števec zanke.

		// Trenutno, novo stanje tipke postane sedaj staro stanje tipke
		keyboard.buttons[i].state_old = keyboard.buttons[i].state_new;
 8009b4c:	492c      	ldr	r1, [pc, #176]	; (8009c00 <KBD_scan+0xc0>)
 8009b4e:	687a      	ldr	r2, [r7, #4]
 8009b50:	4613      	mov	r3, r2
 8009b52:	005b      	lsls	r3, r3, #1
 8009b54:	4413      	add	r3, r2
 8009b56:	009b      	lsls	r3, r3, #2
 8009b58:	440b      	add	r3, r1
 8009b5a:	3309      	adds	r3, #9
 8009b5c:	7818      	ldrb	r0, [r3, #0]
 8009b5e:	4928      	ldr	r1, [pc, #160]	; (8009c00 <KBD_scan+0xc0>)
 8009b60:	687a      	ldr	r2, [r7, #4]
 8009b62:	4613      	mov	r3, r2
 8009b64:	005b      	lsls	r3, r3, #1
 8009b66:	4413      	add	r3, r2
 8009b68:	009b      	lsls	r3, r3, #2
 8009b6a:	440b      	add	r3, r1
 8009b6c:	3308      	adds	r3, #8
 8009b6e:	4602      	mov	r2, r0
 8009b70:	701a      	strb	r2, [r3, #0]

		// in novo, trenutno stanje tipke se prebere iz ustreznega digitalne GPIO vhoda.
		//DOPOLNI half done
		keyboard.buttons[i].state_new = LL_GPIO_IsInputPinSet(
 8009b72:	4923      	ldr	r1, [pc, #140]	; (8009c00 <KBD_scan+0xc0>)
 8009b74:	687a      	ldr	r2, [r7, #4]
 8009b76:	4613      	mov	r3, r2
 8009b78:	005b      	lsls	r3, r3, #1
 8009b7a:	4413      	add	r3, r2
 8009b7c:	009b      	lsls	r3, r3, #2
 8009b7e:	440b      	add	r3, r1
 8009b80:	6818      	ldr	r0, [r3, #0]
 8009b82:	491f      	ldr	r1, [pc, #124]	; (8009c00 <KBD_scan+0xc0>)
 8009b84:	687a      	ldr	r2, [r7, #4]
 8009b86:	4613      	mov	r3, r2
 8009b88:	005b      	lsls	r3, r3, #1
 8009b8a:	4413      	add	r3, r2
 8009b8c:	009b      	lsls	r3, r3, #2
 8009b8e:	440b      	add	r3, r1
 8009b90:	3304      	adds	r3, #4
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	4619      	mov	r1, r3
 8009b96:	f7ff ff63 	bl	8009a60 <LL_GPIO_IsInputPinSet>
 8009b9a:	4603      	mov	r3, r0
 8009b9c:	b2d8      	uxtb	r0, r3
 8009b9e:	4918      	ldr	r1, [pc, #96]	; (8009c00 <KBD_scan+0xc0>)
 8009ba0:	687a      	ldr	r2, [r7, #4]
 8009ba2:	4613      	mov	r3, r2
 8009ba4:	005b      	lsls	r3, r3, #1
 8009ba6:	4413      	add	r3, r2
 8009ba8:	009b      	lsls	r3, r3, #2
 8009baa:	440b      	add	r3, r1
 8009bac:	3309      	adds	r3, #9
 8009bae:	4602      	mov	r2, r0
 8009bb0:	701a      	strb	r2, [r3, #0]
				keyboard.buttons[i].port, keyboard.buttons[i].pin);

		// Sedaj je potrebno preveriti, ali se je za i-to tipko zgodil pritisk. Pri tem si pomagajte s starim in
		// trenutnim stanjem tipke. Pomaga vam lahko tudi pomožni naštevni tip button_sig_value_t.
		if (keyboard.buttons[i].state_new == BTN_SIG_VALUE_PRESSED
 8009bb2:	4913      	ldr	r1, [pc, #76]	; (8009c00 <KBD_scan+0xc0>)
 8009bb4:	687a      	ldr	r2, [r7, #4]
 8009bb6:	4613      	mov	r3, r2
 8009bb8:	005b      	lsls	r3, r3, #1
 8009bba:	4413      	add	r3, r2
 8009bbc:	009b      	lsls	r3, r3, #2
 8009bbe:	440b      	add	r3, r1
 8009bc0:	3309      	adds	r3, #9
 8009bc2:	781b      	ldrb	r3, [r3, #0]
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d110      	bne.n	8009bea <KBD_scan+0xaa>
				&& keyboard.buttons[i].state_old == BTN_SIG_VALUE_RELEASED) {
 8009bc8:	490d      	ldr	r1, [pc, #52]	; (8009c00 <KBD_scan+0xc0>)
 8009bca:	687a      	ldr	r2, [r7, #4]
 8009bcc:	4613      	mov	r3, r2
 8009bce:	005b      	lsls	r3, r3, #1
 8009bd0:	4413      	add	r3, r2
 8009bd2:	009b      	lsls	r3, r3, #2
 8009bd4:	440b      	add	r3, r1
 8009bd6:	3308      	adds	r3, #8
 8009bd8:	781b      	ldrb	r3, [r3, #0]
 8009bda:	2b01      	cmp	r3, #1
 8009bdc:	d105      	bne.n	8009bea <KBD_scan+0xaa>

			// In če zaznamo pritisk i-te tipke, shranimo to informacijo v medpomnilnik tipkovnice.
			// Shranimo seveda kar vrednost elementa naštevnega tipa, ki pripada obravnavani i-ti tipki.
			// In to je seveda kar vrednost pomožne spremenljivke "i". Uporabimo funkcijo BUF_store_byte().
			BUF_store_byte(&kbd_buf_handle, i);
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	b2db      	uxtb	r3, r3
 8009be2:	4619      	mov	r1, r3
 8009be4:	4807      	ldr	r0, [pc, #28]	; (8009c04 <KBD_scan+0xc4>)
 8009be6:	f7ff fdf0 	bl	80097ca <BUF_store_byte>
	for (int i = 0; i < NUM_OF_BTN; i++) {
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	3301      	adds	r3, #1
 8009bee:	607b      	str	r3, [r7, #4]
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	2b05      	cmp	r3, #5
 8009bf4:	ddaa      	ble.n	8009b4c <KBD_scan+0xc>

		}

	}

}
 8009bf6:	bf00      	nop
 8009bf8:	bf00      	nop
 8009bfa:	3708      	adds	r7, #8
 8009bfc:	46bd      	mov	sp, r7
 8009bfe:	bd80      	pop	{r7, pc}
 8009c00:	20000bf4 	.word	0x20000bf4
 8009c04:	20000c5c 	.word	0x20000c5c

08009c08 <KBD_get_pressed_key>:

// Funkcija KBD_get_pressed_key() iz medpomnilnika tipkovnice vrne
// informacijo o tem, katera je naslednja pritisnjena tipka, na katero
// se še nismo odzvali (tj. je nismo obdelali, "sprocesirali").
//
buttons_enum_t KBD_get_pressed_key(void) {
 8009c08:	b580      	push	{r7, lr}
 8009c0a:	b082      	sub	sp, #8
 8009c0c:	af00      	add	r7, sp, #0
	// bo vrnila vrednost BUFFER_OK.
	// V nasprotnem primeru sklepamo, da je bilo branje elementa iz
	// medpomnilnika neuspešno, ker je medpomnilnik prazen.

	// Torej poskusimo prebrati nov element iz medpomnilnika in ga shraniti v spremenljivko "pressed_button".
	if (BUF_get_byte(&kbd_buf_handle, &pressed_button) == BUFFER_OK) {
 8009c0e:	1dfb      	adds	r3, r7, #7
 8009c10:	4619      	mov	r1, r3
 8009c12:	4806      	ldr	r0, [pc, #24]	; (8009c2c <KBD_get_pressed_key+0x24>)
 8009c14:	f7ff fe18 	bl	8009848 <BUF_get_byte>
 8009c18:	4603      	mov	r3, r0
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d101      	bne.n	8009c22 <KBD_get_pressed_key+0x1a>
		// Če je bilo branje elementa iz medpomnilnika v spremenljivko "pressed_button"
		// uspešno (tj. vrnjen BUFFER_OK), potem je vrednost, ki jo mora funkcija
		// KBD_get_pressed_key() vrniti kar enaka vrednosti pomožne spremenljivke "pressed_button".

		return pressed_button;
 8009c1e:	79fb      	ldrb	r3, [r7, #7]
 8009c20:	e000      	b.n	8009c24 <KBD_get_pressed_key+0x1c>
		// Če pa je bilo branje elementa iz medpomnilnika v spremenljivko "pressed_button"
		// neuspešno (tj. ni bil vrnjen BUFFER_OK), potem pa sklepamo, da je medpomnilnik
		// prazen in da pravzaprav ni bila pritisnjena nobena nova tipka.
		// Funkcija KBD_get_pressed_key() mora vrniti kodo "BTN_NONE".

		return BTN_NONE;
 8009c22:	2307      	movs	r3, #7
	}

}
 8009c24:	4618      	mov	r0, r3
 8009c26:	3708      	adds	r7, #8
 8009c28:	46bd      	mov	sp, r7
 8009c2a:	bd80      	pop	{r7, pc}
 8009c2c:	20000c5c 	.word	0x20000c5c

08009c30 <KBD_flush>:

void KBD_flush(void) {
 8009c30:	b580      	push	{r7, lr}
 8009c32:	af00      	add	r7, sp, #0
	BUF_flush(&kbd_buf_handle);
 8009c34:	4802      	ldr	r0, [pc, #8]	; (8009c40 <KBD_flush+0x10>)
 8009c36:	f7ff fdb0 	bl	800979a <BUF_flush>
}
 8009c3a:	bf00      	nop
 8009c3c:	bd80      	pop	{r7, pc}
 8009c3e:	bf00      	nop
 8009c40:	20000c5c 	.word	0x20000c5c

08009c44 <LCD_IO_Init>:
/*!
 * @brief Nizkonivojska inicializacija zaslona
 * @internal
 */
static void LCD_IO_Init()
{
 8009c44:	b580      	push	{r7, lr}
 8009c46:	af00      	add	r7, sp, #0
	LCD_RST_LOW();
 8009c48:	4b06      	ldr	r3, [pc, #24]	; (8009c64 <LCD_IO_Init+0x20>)
 8009c4a:	2208      	movs	r2, #8
 8009c4c:	629a      	str	r2, [r3, #40]	; 0x28
	HAL_Delay(120);
 8009c4e:	2078      	movs	r0, #120	; 0x78
 8009c50:	f7fa fb02 	bl	8004258 <HAL_Delay>
	LCD_RST_HIGH();
 8009c54:	4b03      	ldr	r3, [pc, #12]	; (8009c64 <LCD_IO_Init+0x20>)
 8009c56:	2208      	movs	r2, #8
 8009c58:	619a      	str	r2, [r3, #24]
	HAL_Delay(120);
 8009c5a:	2078      	movs	r0, #120	; 0x78
 8009c5c:	f7fa fafc 	bl	8004258 <HAL_Delay>
}
 8009c60:	bf00      	nop
 8009c62:	bd80      	pop	{r7, pc}
 8009c64:	48000c00 	.word	0x48000c00

08009c68 <LCD_FillRect>:
 *
 * Funkcija izbere želeno območje, potem pa tolikokrat pošlje izbrano barvo,
 * kolikor slikovnih točk je potrebnih.
 */
void LCD_FillRect(uint32_t x, uint32_t y, uint32_t w, uint32_t h, uint16_t c)
{
 8009c68:	b580      	push	{r7, lr}
 8009c6a:	b086      	sub	sp, #24
 8009c6c:	af00      	add	r7, sp, #0
 8009c6e:	60f8      	str	r0, [r7, #12]
 8009c70:	60b9      	str	r1, [r7, #8]
 8009c72:	607a      	str	r2, [r7, #4]
 8009c74:	603b      	str	r3, [r7, #0]
	uint32_t max_count   = ILI9341_GetParam(LCD_AREA);     /* Št. vseh pikslov     */
 8009c76:	2002      	movs	r0, #2
 8009c78:	f000 faf2 	bl	800a260 <ILI9341_GetParam>
 8009c7c:	6138      	str	r0, [r7, #16]
	uint32_t pixel_count = ((w + 1) - x) * ((h + 1) - y);  /* Dejansko št. pikslov */
 8009c7e:	687a      	ldr	r2, [r7, #4]
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	1ad3      	subs	r3, r2, r3
 8009c84:	3301      	adds	r3, #1
 8009c86:	6839      	ldr	r1, [r7, #0]
 8009c88:	68ba      	ldr	r2, [r7, #8]
 8009c8a:	1a8a      	subs	r2, r1, r2
 8009c8c:	3201      	adds	r2, #1
 8009c8e:	fb02 f303 	mul.w	r3, r2, r3
 8009c92:	617b      	str	r3, [r7, #20]

	if(pixel_count > max_count)
 8009c94:	697a      	ldr	r2, [r7, #20]
 8009c96:	693b      	ldr	r3, [r7, #16]
 8009c98:	429a      	cmp	r2, r3
 8009c9a:	d901      	bls.n	8009ca0 <LCD_FillRect+0x38>
		pixel_count = max_count;
 8009c9c:	693b      	ldr	r3, [r7, #16]
 8009c9e:	617b      	str	r3, [r7, #20]

	// Izbor koordinat piksla
	ILI9341_SetDisplayWindow(x, y, w, h);
 8009ca0:	683b      	ldr	r3, [r7, #0]
 8009ca2:	687a      	ldr	r2, [r7, #4]
 8009ca4:	68b9      	ldr	r1, [r7, #8]
 8009ca6:	68f8      	ldr	r0, [r7, #12]
 8009ca8:	f000 f9ee 	bl	800a088 <ILI9341_SetDisplayWindow>

	ILI9341_SendRepeatedData(c, pixel_count);
 8009cac:	8c3b      	ldrh	r3, [r7, #32]
 8009cae:	6979      	ldr	r1, [r7, #20]
 8009cb0:	4618      	mov	r0, r3
 8009cb2:	f000 f992 	bl	8009fda <ILI9341_SendRepeatedData>
	//while (pixel_count) {
	//	LCD_IO_SendData((uint16_t *)&c, LCD_IO_DATA_WRITE_CYCLES);
	//	pixel_count--;
	//}
}
 8009cb6:	bf00      	nop
 8009cb8:	3718      	adds	r7, #24
 8009cba:	46bd      	mov	sp, r7
 8009cbc:	bd80      	pop	{r7, pc}

08009cbe <LCD_Init>:
 * Inicializacija nastavi privzet barvni prostor (RGB565), orientacijo zaslona, vklopi osvetlitev,
 * zapolni zaslon s črno barvo in nastavi bel tekst na črni podlagi.
 * @note Za inicializacijo posameznih strojnih enot mora poskrbeti uporabnik (npr. FMC)
 */
void LCD_Init()
{
 8009cbe:	b580      	push	{r7, lr}
 8009cc0:	af00      	add	r7, sp, #0
	// Resetiraj V/I linijo zaslona
	LCD_IO_Init();
 8009cc2:	f7ff ffbf 	bl	8009c44 <LCD_IO_Init>

	// Inicializiraj krmilnik Ili9341 v barvnem prostoru RBG565 in brez zasuka slike
	ILI9341_Init(ILI9341_COLORSPACE_RBG565, ILI9341_MISKO_ROTATE_0);
 8009cc6:	2103      	movs	r1, #3
 8009cc8:	2055      	movs	r0, #85	; 0x55
 8009cca:	f000 fa3f 	bl	800a14c <ILI9341_Init>
	ILI9341_DisplayOn();
 8009cce:	f000 faba 	bl	800a246 <ILI9341_DisplayOn>

	LCD_ClearScreen();
 8009cd2:	f000 f806 	bl	8009ce2 <LCD_ClearScreen>
	// Gornja funkcija se bo zaključila pred izbrisom celega zaslona, ker si FMC zapomni vse
	// ukaze in sporoči, da se je zaključil prenos, ne pa pošiljanje.
	// Brez zamika bo zaslon za trenutek utripnil belo. Prej:  HAL_Delay(25);
	ILI9341_WaitTransfer();
 8009cd6:	f000 faaf 	bl	800a238 <ILI9341_WaitTransfer>

	// Inicializiramo še osvetlitev LCD zaslona.
	LCD_BKLT_init();
 8009cda:	f000 f8f1 	bl	8009ec0 <LCD_BKLT_init>
}
 8009cde:	bf00      	nop
 8009ce0:	bd80      	pop	{r7, pc}

08009ce2 <LCD_ClearScreen>:

/*!
 * @brief Počisti zaslon (prebarvaj s črno barvo)
 */
void LCD_ClearScreen()
{
 8009ce2:	b590      	push	{r4, r7, lr}
 8009ce4:	b083      	sub	sp, #12
 8009ce6:	af02      	add	r7, sp, #8
    LCD_FillRect(0, 0, ILI9341_GetParam(LCD_WIDTH), ILI9341_GetParam(LCD_HEIGHT), 0);
 8009ce8:	2000      	movs	r0, #0
 8009cea:	f000 fab9 	bl	800a260 <ILI9341_GetParam>
 8009cee:	4604      	mov	r4, r0
 8009cf0:	2001      	movs	r0, #1
 8009cf2:	f000 fab5 	bl	800a260 <ILI9341_GetParam>
 8009cf6:	4603      	mov	r3, r0
 8009cf8:	2200      	movs	r2, #0
 8009cfa:	9200      	str	r2, [sp, #0]
 8009cfc:	4622      	mov	r2, r4
 8009cfe:	2100      	movs	r1, #0
 8009d00:	2000      	movs	r0, #0
 8009d02:	f7ff ffb1 	bl	8009c68 <LCD_FillRect>
}
 8009d06:	bf00      	nop
 8009d08:	3704      	adds	r7, #4
 8009d0a:	46bd      	mov	sp, r7
 8009d0c:	bd90      	pop	{r4, r7, pc}

08009d0e <UserPixelSetFunction>:
// ------ Definicija dveh temeljnih funkcij za risanje na zaslon -------


// Implementacija funkcije za izris enega samega piksla na zaslon.
void UserPixelSetFunction(UG_S16 x, UG_S16 y, UG_COLOR c)
{
 8009d0e:	b580      	push	{r7, lr}
 8009d10:	b084      	sub	sp, #16
 8009d12:	af00      	add	r7, sp, #0
 8009d14:	60f8      	str	r0, [r7, #12]
 8009d16:	60b9      	str	r1, [r7, #8]
 8009d18:	607a      	str	r2, [r7, #4]
	ILI9341_SetDisplayWindow(x, y, 1, 1);
 8009d1a:	68f8      	ldr	r0, [r7, #12]
 8009d1c:	68b9      	ldr	r1, [r7, #8]
 8009d1e:	2301      	movs	r3, #1
 8009d20:	2201      	movs	r2, #1
 8009d22:	f000 f9b1 	bl	800a088 <ILI9341_SetDisplayWindow>
	ILI9341_SendData((LCD_IO_Data_t *)&c, 1);
 8009d26:	1d3b      	adds	r3, r7, #4
 8009d28:	2101      	movs	r1, #1
 8009d2a:	4618      	mov	r0, r3
 8009d2c:	f000 f933 	bl	8009f96 <ILI9341_SendData>
}
 8009d30:	bf00      	nop
 8009d32:	3710      	adds	r7, #16
 8009d34:	46bd      	mov	sp, r7
 8009d36:	bd80      	pop	{r7, pc}

08009d38 <LCD_uGUI_init>:
// ------------ Inicializacija uGUI za delo z našim zaslonom -------------------


// Inicializacija uGUI knjižnice za delo z našim LCD zaslonom.
void LCD_uGUI_init(void)
{
 8009d38:	b598      	push	{r3, r4, r7, lr}
 8009d3a:	af00      	add	r7, sp, #0


	// Inicializacija uGUI knjižnice: registracija funkcije za izris enega piksla na zaslon,
	// specifikacija resolucije zaslona.
	UG_Init(&gui, UserPixelSetFunction, ILI9341_GetParam(LCD_WIDTH), ILI9341_GetParam(LCD_HEIGHT));
 8009d3c:	2000      	movs	r0, #0
 8009d3e:	f000 fa8f 	bl	800a260 <ILI9341_GetParam>
 8009d42:	4603      	mov	r3, r0
 8009d44:	461c      	mov	r4, r3
 8009d46:	2001      	movs	r0, #1
 8009d48:	f000 fa8a 	bl	800a260 <ILI9341_GetParam>
 8009d4c:	4603      	mov	r3, r0
 8009d4e:	4622      	mov	r2, r4
 8009d50:	4902      	ldr	r1, [pc, #8]	; (8009d5c <LCD_uGUI_init+0x24>)
 8009d52:	4803      	ldr	r0, [pc, #12]	; (8009d60 <LCD_uGUI_init+0x28>)
 8009d54:	f000 fb5a 	bl	800a40c <UG_Init>

	// Registracija funkcij za izris pravokotnika.
		//zakomentirano po navodilih 13
	//UG_DriverRegister(DRIVER_FILL_FRAME, (void *)_HW_FillFrame_);
	//UG_DriverEnable(DRIVER_FILL_FRAME);
}
 8009d58:	bf00      	nop
 8009d5a:	bd98      	pop	{r3, r4, r7, pc}
 8009d5c:	08009d0f 	.word	0x08009d0f
 8009d60:	20000c74 	.word	0x20000c74

08009d64 <LCD_uGUI_demo_Misko3>:



// Demonstracija izrisa grafike na zalon s pomočjo uGUI knjižnice.
void LCD_uGUI_demo_Misko3(void)
{
 8009d64:	b580      	push	{r7, lr}
 8009d66:	b082      	sub	sp, #8
 8009d68:	af00      	add	r7, sp, #0

	UG_FillScreen(C_BLACK);
 8009d6a:	2000      	movs	r0, #0
 8009d6c:	f000 fbe6 	bl	800a53c <UG_FillScreen>

	uint16_t pozicija_y=35, pozicija_x=150;
 8009d70:	2323      	movs	r3, #35	; 0x23
 8009d72:	80fb      	strh	r3, [r7, #6]
 8009d74:	2396      	movs	r3, #150	; 0x96
 8009d76:	80bb      	strh	r3, [r7, #4]

	UG_FontSelect(&FONT_32X53);
 8009d78:	482a      	ldr	r0, [pc, #168]	; (8009e24 <LCD_uGUI_demo_Misko3+0xc0>)
 8009d7a:	f000 fbc7 	bl	800a50c <UG_FontSelect>
	UG_SetForecolor(C_VIOLET);
 8009d7e:	f64e 401d 	movw	r0, #60445	; 0xec1d
 8009d82:	f000 fcd3 	bl	800a72c <UG_SetForecolor>
	UG_PutString(pozicija_x-90,pozicija_y,"M");
 8009d86:	88bb      	ldrh	r3, [r7, #4]
 8009d88:	3b5a      	subs	r3, #90	; 0x5a
 8009d8a:	88f9      	ldrh	r1, [r7, #6]
 8009d8c:	4a26      	ldr	r2, [pc, #152]	; (8009e28 <LCD_uGUI_demo_Misko3+0xc4>)
 8009d8e:	4618      	mov	r0, r3
 8009d90:	f000 fc42 	bl	800a618 <UG_PutString>

	UG_SetForecolor(C_BLUE);
 8009d94:	201f      	movs	r0, #31
 8009d96:	f000 fcc9 	bl	800a72c <UG_SetForecolor>
	UG_PutString(pozicija_x-60,pozicija_y,"i");
 8009d9a:	88bb      	ldrh	r3, [r7, #4]
 8009d9c:	3b3c      	subs	r3, #60	; 0x3c
 8009d9e:	88f9      	ldrh	r1, [r7, #6]
 8009da0:	4a22      	ldr	r2, [pc, #136]	; (8009e2c <LCD_uGUI_demo_Misko3+0xc8>)
 8009da2:	4618      	mov	r0, r3
 8009da4:	f000 fc38 	bl	800a618 <UG_PutString>

	UG_SetForecolor(C_CYAN);
 8009da8:	f240 70ff 	movw	r0, #2047	; 0x7ff
 8009dac:	f000 fcbe 	bl	800a72c <UG_SetForecolor>
	UG_PutString(pozicija_x-30,pozicija_y,"S");
 8009db0:	88bb      	ldrh	r3, [r7, #4]
 8009db2:	3b1e      	subs	r3, #30
 8009db4:	88f9      	ldrh	r1, [r7, #6]
 8009db6:	4a1e      	ldr	r2, [pc, #120]	; (8009e30 <LCD_uGUI_demo_Misko3+0xcc>)
 8009db8:	4618      	mov	r0, r3
 8009dba:	f000 fc2d 	bl	800a618 <UG_PutString>

	UG_SetForecolor(C_GREEN);
 8009dbe:	f44f 60fc 	mov.w	r0, #2016	; 0x7e0
 8009dc2:	f000 fcb3 	bl	800a72c <UG_SetForecolor>
	UG_PutString(pozicija_x,pozicija_y,"K");
 8009dc6:	88bb      	ldrh	r3, [r7, #4]
 8009dc8:	88f9      	ldrh	r1, [r7, #6]
 8009dca:	4a1a      	ldr	r2, [pc, #104]	; (8009e34 <LCD_uGUI_demo_Misko3+0xd0>)
 8009dcc:	4618      	mov	r0, r3
 8009dce:	f000 fc23 	bl	800a618 <UG_PutString>

	UG_SetForecolor(C_YELLOW);
 8009dd2:	f64f 70e0 	movw	r0, #65504	; 0xffe0
 8009dd6:	f000 fca9 	bl	800a72c <UG_SetForecolor>
	UG_PutString(pozicija_x+30,pozicija_y,"o");
 8009dda:	88bb      	ldrh	r3, [r7, #4]
 8009ddc:	331e      	adds	r3, #30
 8009dde:	88f9      	ldrh	r1, [r7, #6]
 8009de0:	4a15      	ldr	r2, [pc, #84]	; (8009e38 <LCD_uGUI_demo_Misko3+0xd4>)
 8009de2:	4618      	mov	r0, r3
 8009de4:	f000 fc18 	bl	800a618 <UG_PutString>

	UG_SetForecolor(C_RED);
 8009de8:	f44f 4078 	mov.w	r0, #63488	; 0xf800
 8009dec:	f000 fc9e 	bl	800a72c <UG_SetForecolor>
	UG_PutString(pozicija_x+70,pozicija_y,"3");
 8009df0:	88bb      	ldrh	r3, [r7, #4]
 8009df2:	3346      	adds	r3, #70	; 0x46
 8009df4:	88f9      	ldrh	r1, [r7, #6]
 8009df6:	4a11      	ldr	r2, [pc, #68]	; (8009e3c <LCD_uGUI_demo_Misko3+0xd8>)
 8009df8:	4618      	mov	r0, r3
 8009dfa:	f000 fc0d 	bl	800a618 <UG_PutString>

	UG_SetForecolor(C_WHITE);
 8009dfe:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8009e02:	f000 fc93 	bl	800a72c <UG_SetForecolor>
	UG_FontSelect(&FONT_16X26);
 8009e06:	480e      	ldr	r0, [pc, #56]	; (8009e40 <LCD_uGUI_demo_Misko3+0xdc>)
 8009e08:	f000 fb80 	bl	800a50c <UG_FontSelect>
	UG_PutString(10, pozicija_y+50,"To mi deli, Borut!");
 8009e0c:	88fb      	ldrh	r3, [r7, #6]
 8009e0e:	3332      	adds	r3, #50	; 0x32
 8009e10:	4a0c      	ldr	r2, [pc, #48]	; (8009e44 <LCD_uGUI_demo_Misko3+0xe0>)
 8009e12:	4619      	mov	r1, r3
 8009e14:	200a      	movs	r0, #10
 8009e16:	f000 fbff 	bl	800a618 <UG_PutString>

}
 8009e1a:	bf00      	nop
 8009e1c:	3708      	adds	r7, #8
 8009e1e:	46bd      	mov	sp, r7
 8009e20:	bd80      	pop	{r7, pc}
 8009e22:	bf00      	nop
 8009e24:	0807fdfc 	.word	0x0807fdfc
 8009e28:	0800c5b4 	.word	0x0800c5b4
 8009e2c:	0800c5b8 	.word	0x0800c5b8
 8009e30:	0800c5bc 	.word	0x0800c5bc
 8009e34:	0800c5c0 	.word	0x0800c5c0
 8009e38:	0800c5c4 	.word	0x0800c5c4
 8009e3c:	0800c5c8 	.word	0x0800c5c8
 8009e40:	0807fde0 	.word	0x0807fde0
 8009e44:	0800c5cc 	.word	0x0800c5cc

08009e48 <LL_TIM_EnableCounter>:
{
 8009e48:	b480      	push	{r7}
 8009e4a:	b083      	sub	sp, #12
 8009e4c:	af00      	add	r7, sp, #0
 8009e4e:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	f043 0201 	orr.w	r2, r3, #1
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	601a      	str	r2, [r3, #0]
}
 8009e5c:	bf00      	nop
 8009e5e:	370c      	adds	r7, #12
 8009e60:	46bd      	mov	sp, r7
 8009e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e66:	4770      	bx	lr

08009e68 <LL_TIM_CC_EnableChannel>:
{
 8009e68:	b480      	push	{r7}
 8009e6a:	b083      	sub	sp, #12
 8009e6c:	af00      	add	r7, sp, #0
 8009e6e:	6078      	str	r0, [r7, #4]
 8009e70:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	6a1a      	ldr	r2, [r3, #32]
 8009e76:	683b      	ldr	r3, [r7, #0]
 8009e78:	431a      	orrs	r2, r3
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	621a      	str	r2, [r3, #32]
}
 8009e7e:	bf00      	nop
 8009e80:	370c      	adds	r7, #12
 8009e82:	46bd      	mov	sp, r7
 8009e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e88:	4770      	bx	lr

08009e8a <LL_TIM_OC_SetCompareCH1>:
{
 8009e8a:	b480      	push	{r7}
 8009e8c:	b083      	sub	sp, #12
 8009e8e:	af00      	add	r7, sp, #0
 8009e90:	6078      	str	r0, [r7, #4]
 8009e92:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	683a      	ldr	r2, [r7, #0]
 8009e98:	635a      	str	r2, [r3, #52]	; 0x34
}
 8009e9a:	bf00      	nop
 8009e9c:	370c      	adds	r7, #12
 8009e9e:	46bd      	mov	sp, r7
 8009ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ea4:	4770      	bx	lr

08009ea6 <LL_TIM_OC_GetCompareCH1>:
{
 8009ea6:	b480      	push	{r7}
 8009ea8:	b083      	sub	sp, #12
 8009eaa:	af00      	add	r7, sp, #0
 8009eac:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(TIMx->CCR1));
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
}
 8009eb2:	4618      	mov	r0, r3
 8009eb4:	370c      	adds	r7, #12
 8009eb6:	46bd      	mov	sp, r7
 8009eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ebc:	4770      	bx	lr
	...

08009ec0 <LCD_BKLT_init>:

// Funkcija LCD_BKLT_init() poskrbi za inicializacijo "handle" strukture za upravljanje LCD osvetlitve,
// za omogočitev delovanja časovnika, omogočitev delovanja kanala časovnika ter za določitev začetne
// vrednosti jakosti osvetlitve LCD zaslona ob inicializaciji sistema.
void LCD_BKLT_init(void)
{
 8009ec0:	b580      	push	{r7, lr}
 8009ec2:	af00      	add	r7, sp, #0
		// --- Specifikacija časovnika ter kanala časovnika ---
		//
		// Ti dva parametra strukture določimo s pred-definiranima makrojema iz LL knjižnice,
		// podobno kot smo to storili v prejšnjih vajah.
		// Pozor: kanala ne podamo s številko, temveč z masko.
		LCD_backlight.timer = TIM4 ;
 8009ec4:	4b0f      	ldr	r3, [pc, #60]	; (8009f04 <LCD_BKLT_init+0x44>)
 8009ec6:	4a10      	ldr	r2, [pc, #64]	; (8009f08 <LCD_BKLT_init+0x48>)
 8009ec8:	601a      	str	r2, [r3, #0]
		LCD_backlight.timer_channel = LL_TIM_CHANNEL_CH1 ;		// namig: poglejte komentar pri implementaciji funkcije LL_TIM_CC_EnableChannel()
 8009eca:	4b0e      	ldr	r3, [pc, #56]	; (8009f04 <LCD_BKLT_init+0x44>)
 8009ecc:	2201      	movs	r2, #1
 8009ece:	605a      	str	r2, [r3, #4]

		// --- Specifikacija LL funkcij za delo s kanalom časovnika ---
		//
		// Kazalca na funkciji inicializiramo s pomočjo imen LL funkcij za nastavitev in
		// branje vrednosti za primerjavo (angl. compare value).
		LCD_backlight.SetCompare = LL_TIM_OC_SetCompareCH1;
 8009ed0:	4b0c      	ldr	r3, [pc, #48]	; (8009f04 <LCD_BKLT_init+0x44>)
 8009ed2:	4a0e      	ldr	r2, [pc, #56]	; (8009f0c <LCD_BKLT_init+0x4c>)
 8009ed4:	609a      	str	r2, [r3, #8]
		LCD_backlight.GetCompare = LL_TIM_OC_GetCompareCH1;
 8009ed6:	4b0b      	ldr	r3, [pc, #44]	; (8009f04 <LCD_BKLT_init+0x44>)
 8009ed8:	4a0d      	ldr	r2, [pc, #52]	; (8009f10 <LCD_BKLT_init+0x50>)
 8009eda:	60da      	str	r2, [r3, #12]


		// --- Specifikacija privzete vrednosti za osvetlitev zaslona ---
		//
		LCD_backlight.default_brightness = 100;		// podano v procentih
 8009edc:	4b09      	ldr	r3, [pc, #36]	; (8009f04 <LCD_BKLT_init+0x44>)
 8009ede:	2264      	movs	r2, #100	; 0x64
 8009ee0:	741a      	strb	r2, [r3, #16]
	// 2. Omogočitev delovanja časovnika, da prične s štetjem.

		// Uporabimo ustrezno LL funkcijo.

			// DOPOLNI done
		LL_TIM_EnableCounter (LCD_backlight.timer);
 8009ee2:	4b08      	ldr	r3, [pc, #32]	; (8009f04 <LCD_BKLT_init+0x44>)
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	4618      	mov	r0, r3
 8009ee8:	f7ff ffae 	bl	8009e48 <LL_TIM_EnableCounter>
	// 3. Vklop osvetlitve LCD zaslona s privzeto jakostjo osvetlitve.

		// Tu si lahko pomagamo kar z ustrezno LCD_BKLT_ za vklop osvetlitve.

			// DOPOLNI done
		LCD_BKLT_on();
 8009eec:	f000 f812 	bl	8009f14 <LCD_BKLT_on>
		// Ta kanal časovnika bo poskrbel za generacijo PWM signala na pinu mikrokrmilnika
		// po principu primerjanja vrednosti (angl. output compare functionality).
		// Uporabite ustrezno LL funkcijo.

			// DOPOLNI ???????????
		LL_TIM_CC_EnableChannel (LCD_backlight.timer, LCD_backlight.timer_channel);
 8009ef0:	4b04      	ldr	r3, [pc, #16]	; (8009f04 <LCD_BKLT_init+0x44>)
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	4a03      	ldr	r2, [pc, #12]	; (8009f04 <LCD_BKLT_init+0x44>)
 8009ef6:	6852      	ldr	r2, [r2, #4]
 8009ef8:	4611      	mov	r1, r2
 8009efa:	4618      	mov	r0, r3
 8009efc:	f7ff ffb4 	bl	8009e68 <LL_TIM_CC_EnableChannel>

}
 8009f00:	bf00      	nop
 8009f02:	bd80      	pop	{r7, pc}
 8009f04:	20000d00 	.word	0x20000d00
 8009f08:	40000800 	.word	0x40000800
 8009f0c:	08009e8b 	.word	0x08009e8b
 8009f10:	08009ea7 	.word	0x08009ea7

08009f14 <LCD_BKLT_on>:


// Funkcija LCD_BKLT_on() prižge osvetlitev LED zaslona in nastavi jakost
// osvetlitve na specificirano privzeto vrednost ("default value").
void LCD_BKLT_on(void)
{
 8009f14:	b580      	push	{r7, lr}
 8009f16:	af00      	add	r7, sp, #0
	// DOPOLNI	done

	LCD_backlight.SetCompare( LCD_backlight.timer,  LCD_backlight.default_brightness );
 8009f18:	4b04      	ldr	r3, [pc, #16]	; (8009f2c <LCD_BKLT_on+0x18>)
 8009f1a:	689b      	ldr	r3, [r3, #8]
 8009f1c:	4a03      	ldr	r2, [pc, #12]	; (8009f2c <LCD_BKLT_on+0x18>)
 8009f1e:	6812      	ldr	r2, [r2, #0]
 8009f20:	4902      	ldr	r1, [pc, #8]	; (8009f2c <LCD_BKLT_on+0x18>)
 8009f22:	7c09      	ldrb	r1, [r1, #16]
 8009f24:	4610      	mov	r0, r2
 8009f26:	4798      	blx	r3
}
 8009f28:	bf00      	nop
 8009f2a:	bd80      	pop	{r7, pc}
 8009f2c:	20000d00 	.word	0x20000d00

08009f30 <FMC_BANK1_SetAddress>:
/*!
 * @brief Nastavi spominski naslov enote FSMC
 * @param address želen naslov
 * @internal
 */
static inline void FMC_BANK1_SetAddress(LCD_IO_Data_t address) {
 8009f30:	b480      	push	{r7}
 8009f32:	b083      	sub	sp, #12
 8009f34:	af00      	add	r7, sp, #0
 8009f36:	4603      	mov	r3, r0
 8009f38:	80fb      	strh	r3, [r7, #6]
	*(LCD_IO_Data_t*) (FMC_BANK1_REG) = address;
 8009f3a:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8009f3e:	88fb      	ldrh	r3, [r7, #6]
 8009f40:	8013      	strh	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8009f42:	f3bf 8f4f 	dsb	sy
}
 8009f46:	bf00      	nop

	// Počakaj na sinhronizacijo pomnilnika
	__DSB();
}
 8009f48:	bf00      	nop
 8009f4a:	370c      	adds	r7, #12
 8009f4c:	46bd      	mov	sp, r7
 8009f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f52:	4770      	bx	lr

08009f54 <FMC_BANK1_WriteData>:
/*!
 * @brief Piši v register enote FSMC
 * @param data želen podatek
 * @internal
 */
static inline void FMC_BANK1_WriteData(LCD_IO_Data_t data) {
 8009f54:	b480      	push	{r7}
 8009f56:	b083      	sub	sp, #12
 8009f58:	af00      	add	r7, sp, #0
 8009f5a:	4603      	mov	r3, r0
 8009f5c:	80fb      	strh	r3, [r7, #6]
	*(LCD_IO_Data_t*) (FMC_BANK1_MEM) = data;
 8009f5e:	4a06      	ldr	r2, [pc, #24]	; (8009f78 <FMC_BANK1_WriteData+0x24>)
 8009f60:	88fb      	ldrh	r3, [r7, #6]
 8009f62:	8013      	strh	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8009f64:	f3bf 8f4f 	dsb	sy
}
 8009f68:	bf00      	nop

	// Počakaj na sinhronizacijo pomnilnika
	__DSB();
}
 8009f6a:	bf00      	nop
 8009f6c:	370c      	adds	r7, #12
 8009f6e:	46bd      	mov	sp, r7
 8009f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f74:	4770      	bx	lr
 8009f76:	bf00      	nop
 8009f78:	60010000 	.word	0x60010000

08009f7c <ILI9341_SetAddress>:

/*!
 * @brief Podaj spominski naslov LCD krmilniku
 * @param *address *naslov* spremenljivke, v kateri je zapisan ukaz (register)
 */
void ILI9341_SetAddress(LCD_IO_Data_t *address) {
 8009f7c:	b580      	push	{r7, lr}
 8009f7e:	b082      	sub	sp, #8
 8009f80:	af00      	add	r7, sp, #0
 8009f82:	6078      	str	r0, [r7, #4]
	// Ukazni register je le eden, zato podajanje dolžine podatka ni potrebno
	FMC_BANK1_SetAddress(*address);
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	881b      	ldrh	r3, [r3, #0]
 8009f88:	4618      	mov	r0, r3
 8009f8a:	f7ff ffd1 	bl	8009f30 <FMC_BANK1_SetAddress>
}
 8009f8e:	bf00      	nop
 8009f90:	3708      	adds	r7, #8
 8009f92:	46bd      	mov	sp, r7
 8009f94:	bd80      	pop	{r7, pc}

08009f96 <ILI9341_SendData>:
/*!
 * @brief Piši tabelo v grafični pomnilnik (GRAM) LCD krmilnika
 * @param *data  *naslov* tabele, v kateri so zapisani podatki
 * @param length dolžina tabele podatkov
 */
void ILI9341_SendData(LCD_IO_Data_t *data, uint32_t length) {
 8009f96:	b580      	push	{r7, lr}
 8009f98:	b084      	sub	sp, #16
 8009f9a:	af00      	add	r7, sp, #0
 8009f9c:	6078      	str	r0, [r7, #4]
 8009f9e:	6039      	str	r1, [r7, #0]
	uint8_t increment = LCD_IO_DATA_WRITE_CYCLES;
 8009fa0:	2301      	movs	r3, #1
 8009fa2:	72fb      	strb	r3, [r7, #11]

	for (uint32_t i = 0; i < (length / increment); i += increment)
 8009fa4:	2300      	movs	r3, #0
 8009fa6:	60fb      	str	r3, [r7, #12]
 8009fa8:	e00b      	b.n	8009fc2 <ILI9341_SendData+0x2c>
		FMC_BANK1_WriteData(data[i]);
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	005b      	lsls	r3, r3, #1
 8009fae:	687a      	ldr	r2, [r7, #4]
 8009fb0:	4413      	add	r3, r2
 8009fb2:	881b      	ldrh	r3, [r3, #0]
 8009fb4:	4618      	mov	r0, r3
 8009fb6:	f7ff ffcd 	bl	8009f54 <FMC_BANK1_WriteData>
	for (uint32_t i = 0; i < (length / increment); i += increment)
 8009fba:	7afb      	ldrb	r3, [r7, #11]
 8009fbc:	68fa      	ldr	r2, [r7, #12]
 8009fbe:	4413      	add	r3, r2
 8009fc0:	60fb      	str	r3, [r7, #12]
 8009fc2:	7afb      	ldrb	r3, [r7, #11]
 8009fc4:	683a      	ldr	r2, [r7, #0]
 8009fc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8009fca:	68fa      	ldr	r2, [r7, #12]
 8009fcc:	429a      	cmp	r2, r3
 8009fce:	d3ec      	bcc.n	8009faa <ILI9341_SendData+0x14>
}
 8009fd0:	bf00      	nop
 8009fd2:	bf00      	nop
 8009fd4:	3710      	adds	r7, #16
 8009fd6:	46bd      	mov	sp, r7
 8009fd8:	bd80      	pop	{r7, pc}

08009fda <ILI9341_SendRepeatedData>:
/*!
 * @brief Večkrat zapiši isti podatek v grafični pomnilnik (GRAM) LCD krmilnika
 * @param data spremenljivka s podatkom
 * @param num_copies število kopij, ki se pošljejo
 */
void ILI9341_SendRepeatedData(LCD_IO_Data_t data, uint32_t num_copies) {
 8009fda:	b580      	push	{r7, lr}
 8009fdc:	b084      	sub	sp, #16
 8009fde:	af00      	add	r7, sp, #0
 8009fe0:	4603      	mov	r3, r0
 8009fe2:	6039      	str	r1, [r7, #0]
 8009fe4:	80fb      	strh	r3, [r7, #6]
	uint8_t increment = LCD_IO_DATA_WRITE_CYCLES;
 8009fe6:	2301      	movs	r3, #1
 8009fe8:	72fb      	strb	r3, [r7, #11]

	for (uint32_t i = 0; i < (num_copies / increment); i += increment)
 8009fea:	2300      	movs	r3, #0
 8009fec:	60fb      	str	r3, [r7, #12]
 8009fee:	e007      	b.n	800a000 <ILI9341_SendRepeatedData+0x26>
		FMC_BANK1_WriteData(data);
 8009ff0:	88fb      	ldrh	r3, [r7, #6]
 8009ff2:	4618      	mov	r0, r3
 8009ff4:	f7ff ffae 	bl	8009f54 <FMC_BANK1_WriteData>
	for (uint32_t i = 0; i < (num_copies / increment); i += increment)
 8009ff8:	7afb      	ldrb	r3, [r7, #11]
 8009ffa:	68fa      	ldr	r2, [r7, #12]
 8009ffc:	4413      	add	r3, r2
 8009ffe:	60fb      	str	r3, [r7, #12]
 800a000:	7afb      	ldrb	r3, [r7, #11]
 800a002:	683a      	ldr	r2, [r7, #0]
 800a004:	fbb2 f3f3 	udiv	r3, r2, r3
 800a008:	68fa      	ldr	r2, [r7, #12]
 800a00a:	429a      	cmp	r2, r3
 800a00c:	d3f0      	bcc.n	8009ff0 <ILI9341_SendRepeatedData+0x16>
}
 800a00e:	bf00      	nop
 800a010:	bf00      	nop
 800a012:	3710      	adds	r7, #16
 800a014:	46bd      	mov	sp, r7
 800a016:	bd80      	pop	{r7, pc}

0800a018 <ILI9341_SetOrientation>:

/*!
 * @brief  Nastavi orientacijo zaslona.
 * @param  orientation zasuk zaslona, podan v obliki ILI9341_MISKO_ROTATE_{0,90,180,270}
 */
void ILI9341_SetOrientation(uint32_t orientation) {
 800a018:	b580      	push	{r7, lr}
 800a01a:	b084      	sub	sp, #16
 800a01c:	af00      	add	r7, sp, #0
 800a01e:	6078      	str	r0, [r7, #4]
	ILI9341_Data_t command = ILI9341_MAC; /* Memory Access Control */
 800a020:	2336      	movs	r3, #54	; 0x36
 800a022:	81fb      	strh	r3, [r7, #14]
	ILI9341_Data_t parameter = (ILI9341_Data_t) orientations[orientation];
 800a024:	4a16      	ldr	r2, [pc, #88]	; (800a080 <ILI9341_SetOrientation+0x68>)
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a02c:	b29b      	uxth	r3, r3
 800a02e:	81bb      	strh	r3, [r7, #12]

	ILI9341_SetAddress(&command);
 800a030:	f107 030e 	add.w	r3, r7, #14
 800a034:	4618      	mov	r0, r3
 800a036:	f7ff ffa1 	bl	8009f7c <ILI9341_SetAddress>
	ILI9341_SendData(&parameter, 1);
 800a03a:	f107 030c 	add.w	r3, r7, #12
 800a03e:	2101      	movs	r1, #1
 800a040:	4618      	mov	r0, r3
 800a042:	f7ff ffa8 	bl	8009f96 <ILI9341_SendData>

	switch (orientation) {
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d002      	beq.n	800a052 <ILI9341_SetOrientation+0x3a>
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	2b03      	cmp	r3, #3
 800a050:	d107      	bne.n	800a062 <ILI9341_SetOrientation+0x4a>
	case ILI9341_MISKO_ROTATE_0:
	case ILI9341_MISKO_ROTATE_270:
		LCD.width = ILI9341_HEIGHT;
 800a052:	4b0c      	ldr	r3, [pc, #48]	; (800a084 <ILI9341_SetOrientation+0x6c>)
 800a054:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800a058:	601a      	str	r2, [r3, #0]
		LCD.height = ILI9341_WIDTH;
 800a05a:	4b0a      	ldr	r3, [pc, #40]	; (800a084 <ILI9341_SetOrientation+0x6c>)
 800a05c:	22f0      	movs	r2, #240	; 0xf0
 800a05e:	605a      	str	r2, [r3, #4]
		break;
 800a060:	e007      	b.n	800a072 <ILI9341_SetOrientation+0x5a>
	default:
	case ILI9341_MISKO_ROTATE_90:
	case ILI9341_MISKO_ROTATE_180:
		LCD.width = ILI9341_WIDTH;
 800a062:	4b08      	ldr	r3, [pc, #32]	; (800a084 <ILI9341_SetOrientation+0x6c>)
 800a064:	22f0      	movs	r2, #240	; 0xf0
 800a066:	601a      	str	r2, [r3, #0]
		LCD.height = ILI9341_HEIGHT;
 800a068:	4b06      	ldr	r3, [pc, #24]	; (800a084 <ILI9341_SetOrientation+0x6c>)
 800a06a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800a06e:	605a      	str	r2, [r3, #4]
		break;
 800a070:	bf00      	nop
	}
	LCD.orientation = orientation;
 800a072:	4a04      	ldr	r2, [pc, #16]	; (800a084 <ILI9341_SetOrientation+0x6c>)
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	6093      	str	r3, [r2, #8]
}
 800a078:	bf00      	nop
 800a07a:	3710      	adds	r7, #16
 800a07c:	46bd      	mov	sp, r7
 800a07e:	bd80      	pop	{r7, pc}
 800a080:	2000001c 	.word	0x2000001c
 800a084:	20000d14 	.word	0x20000d14

0800a088 <ILI9341_SetDisplayWindow>:
 * @param  Ypos   y koordinata izhodišča
 * @param  Height višina okna
 * @param  Width  širina okna
 */
void ILI9341_SetDisplayWindow(uint32_t Xpos, uint32_t Ypos, uint32_t Width,
		uint32_t Height) {
 800a088:	b580      	push	{r7, lr}
 800a08a:	b088      	sub	sp, #32
 800a08c:	af00      	add	r7, sp, #0
 800a08e:	60f8      	str	r0, [r7, #12]
 800a090:	60b9      	str	r1, [r7, #8]
 800a092:	607a      	str	r2, [r7, #4]
 800a094:	603b      	str	r3, [r7, #0]
	ILI9341_Data_t command;
	ILI9341_Data_t parameter[4];

	/* Column addr set, 4 args, no delay: XSTART = Xpos, XEND = (Xpos + Width - 1) */
	command = ILI9341_CASET;
 800a096:	232a      	movs	r3, #42	; 0x2a
 800a098:	83fb      	strh	r3, [r7, #30]
	parameter[0] = (ILI9341_Data_t) (Xpos >> 8U);
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	0a1b      	lsrs	r3, r3, #8
 800a09e:	b29b      	uxth	r3, r3
 800a0a0:	82bb      	strh	r3, [r7, #20]
	parameter[1] = (ILI9341_Data_t) (Xpos & 0xFFU);
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	b29b      	uxth	r3, r3
 800a0a6:	b2db      	uxtb	r3, r3
 800a0a8:	b29b      	uxth	r3, r3
 800a0aa:	82fb      	strh	r3, [r7, #22]
	parameter[2] = (ILI9341_Data_t) ((Xpos + Width - 1U) >> 8U);
 800a0ac:	68fa      	ldr	r2, [r7, #12]
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	4413      	add	r3, r2
 800a0b2:	3b01      	subs	r3, #1
 800a0b4:	0a1b      	lsrs	r3, r3, #8
 800a0b6:	b29b      	uxth	r3, r3
 800a0b8:	833b      	strh	r3, [r7, #24]
	parameter[3] = (ILI9341_Data_t) ((Xpos + Width - 1U) & 0xFFU);
 800a0ba:	68fb      	ldr	r3, [r7, #12]
 800a0bc:	b29a      	uxth	r2, r3
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	b29b      	uxth	r3, r3
 800a0c2:	4413      	add	r3, r2
 800a0c4:	b29b      	uxth	r3, r3
 800a0c6:	3b01      	subs	r3, #1
 800a0c8:	b29b      	uxth	r3, r3
 800a0ca:	b2db      	uxtb	r3, r3
 800a0cc:	b29b      	uxth	r3, r3
 800a0ce:	837b      	strh	r3, [r7, #26]
	ILI9341_SetAddress(&command);
 800a0d0:	f107 031e 	add.w	r3, r7, #30
 800a0d4:	4618      	mov	r0, r3
 800a0d6:	f7ff ff51 	bl	8009f7c <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 4);
 800a0da:	f107 0314 	add.w	r3, r7, #20
 800a0de:	2104      	movs	r1, #4
 800a0e0:	4618      	mov	r0, r3
 800a0e2:	f7ff ff58 	bl	8009f96 <ILI9341_SendData>

	/* Row addr set, 4 args, no delay: YSTART = Ypos, YEND = (Ypos + Height - 1) */
	command = ILI9341_RASET;
 800a0e6:	232b      	movs	r3, #43	; 0x2b
 800a0e8:	83fb      	strh	r3, [r7, #30]
	parameter[0] = (ILI9341_Data_t) (Ypos >> 8U);
 800a0ea:	68bb      	ldr	r3, [r7, #8]
 800a0ec:	0a1b      	lsrs	r3, r3, #8
 800a0ee:	b29b      	uxth	r3, r3
 800a0f0:	82bb      	strh	r3, [r7, #20]
	parameter[1] = (ILI9341_Data_t) (Ypos & 0xFFU);
 800a0f2:	68bb      	ldr	r3, [r7, #8]
 800a0f4:	b29b      	uxth	r3, r3
 800a0f6:	b2db      	uxtb	r3, r3
 800a0f8:	b29b      	uxth	r3, r3
 800a0fa:	82fb      	strh	r3, [r7, #22]
	parameter[2] = (ILI9341_Data_t) ((Ypos + Height - 1U) >> 8U);
 800a0fc:	68ba      	ldr	r2, [r7, #8]
 800a0fe:	683b      	ldr	r3, [r7, #0]
 800a100:	4413      	add	r3, r2
 800a102:	3b01      	subs	r3, #1
 800a104:	0a1b      	lsrs	r3, r3, #8
 800a106:	b29b      	uxth	r3, r3
 800a108:	833b      	strh	r3, [r7, #24]
	parameter[3] = (ILI9341_Data_t) ((Ypos + Height - 1U) & 0xFFU);
 800a10a:	68bb      	ldr	r3, [r7, #8]
 800a10c:	b29a      	uxth	r2, r3
 800a10e:	683b      	ldr	r3, [r7, #0]
 800a110:	b29b      	uxth	r3, r3
 800a112:	4413      	add	r3, r2
 800a114:	b29b      	uxth	r3, r3
 800a116:	3b01      	subs	r3, #1
 800a118:	b29b      	uxth	r3, r3
 800a11a:	b2db      	uxtb	r3, r3
 800a11c:	b29b      	uxth	r3, r3
 800a11e:	837b      	strh	r3, [r7, #26]
	ILI9341_SetAddress(&command);
 800a120:	f107 031e 	add.w	r3, r7, #30
 800a124:	4618      	mov	r0, r3
 800a126:	f7ff ff29 	bl	8009f7c <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 4);
 800a12a:	f107 0314 	add.w	r3, r7, #20
 800a12e:	2104      	movs	r1, #4
 800a130:	4618      	mov	r0, r3
 800a132:	f7ff ff30 	bl	8009f96 <ILI9341_SendData>

	// Zapusti nastavitev okna v načinu za vpis barve v GRAM
	command = ILI9341_GRAM;
 800a136:	232c      	movs	r3, #44	; 0x2c
 800a138:	83fb      	strh	r3, [r7, #30]
	ILI9341_SetAddress(&command);
 800a13a:	f107 031e 	add.w	r3, r7, #30
 800a13e:	4618      	mov	r0, r3
 800a140:	f7ff ff1c 	bl	8009f7c <ILI9341_SetAddress>
}
 800a144:	bf00      	nop
 800a146:	3720      	adds	r7, #32
 800a148:	46bd      	mov	sp, r7
 800a14a:	bd80      	pop	{r7, pc}

0800a14c <ILI9341_Init>:
 * @brief  Inicializacija krmilnika Ili9341
 * @param  color_space želen barvni prostor (ILI9341_COLORSPACE_RBG{565,666})
 * @param  orientation orientacija zaslona
 * @internal
 */
void ILI9341_Init(uint32_t color_space, uint32_t orientation) {
 800a14c:	b580      	push	{r7, lr}
 800a14e:	b086      	sub	sp, #24
 800a150:	af00      	add	r7, sp, #0
 800a152:	6078      	str	r0, [r7, #4]
 800a154:	6039      	str	r1, [r7, #0]
	ILI9341_Data_t command;
	ILI9341_Data_t parameter[5];

	ILI9341_SetOrientation(orientation);
 800a156:	6838      	ldr	r0, [r7, #0]
 800a158:	f7ff ff5e 	bl	800a018 <ILI9341_SetOrientation>
	ILI9341_SetDisplayWindow(0U, 0U, LCD.width, LCD.height);
 800a15c:	4b35      	ldr	r3, [pc, #212]	; (800a234 <ILI9341_Init+0xe8>)
 800a15e:	681a      	ldr	r2, [r3, #0]
 800a160:	4b34      	ldr	r3, [pc, #208]	; (800a234 <ILI9341_Init+0xe8>)
 800a162:	685b      	ldr	r3, [r3, #4]
 800a164:	2100      	movs	r1, #0
 800a166:	2000      	movs	r0, #0
 800a168:	f7ff ff8e 	bl	800a088 <ILI9341_SetDisplayWindow>

	// Sleep out
	command = ILI9341_SLEEP_OUT;
 800a16c:	2311      	movs	r3, #17
 800a16e:	82fb      	strh	r3, [r7, #22]
	ILI9341_SetAddress(&command);
 800a170:	f107 0316 	add.w	r3, r7, #22
 800a174:	4618      	mov	r0, r3
 800a176:	f7ff ff01 	bl	8009f7c <ILI9341_SetAddress>
	HAL_Delay(200);
 800a17a:	20c8      	movs	r0, #200	; 0xc8
 800a17c:	f7fa f86c 	bl	8004258 <HAL_Delay>

	// Display Normal mode
	command = ILI9341_NORMAL_MODE_ON;
 800a180:	2313      	movs	r3, #19
 800a182:	82fb      	strh	r3, [r7, #22]
	ILI9341_SetAddress(&command);
 800a184:	f107 0316 	add.w	r3, r7, #22
 800a188:	4618      	mov	r0, r3
 800a18a:	f7ff fef7 	bl	8009f7c <ILI9341_SetAddress>
	HAL_Delay(100);
 800a18e:	2064      	movs	r0, #100	; 0x64
 800a190:	f7fa f862 	bl	8004258 <HAL_Delay>

	// Pixel Format
	command = ILI9341_PIXEL_FORMAT;
 800a194:	233a      	movs	r3, #58	; 0x3a
 800a196:	82fb      	strh	r3, [r7, #22]
	parameter[0] = color_space;
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	b29b      	uxth	r3, r3
 800a19c:	81bb      	strh	r3, [r7, #12]
	ILI9341_SetAddress(&command);
 800a19e:	f107 0316 	add.w	r3, r7, #22
 800a1a2:	4618      	mov	r0, r3
 800a1a4:	f7ff feea 	bl	8009f7c <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 1);
 800a1a8:	f107 030c 	add.w	r3, r7, #12
 800a1ac:	2101      	movs	r1, #1
 800a1ae:	4618      	mov	r0, r3
 800a1b0:	f7ff fef1 	bl	8009f96 <ILI9341_SendData>
	HAL_Delay(100);
 800a1b4:	2064      	movs	r0, #100	; 0x64
 800a1b6:	f7fa f84f 	bl	8004258 <HAL_Delay>

	// Update Interface control
	command = ILI9341_INTERFACE;
 800a1ba:	23f6      	movs	r3, #246	; 0xf6
 800a1bc:	82fb      	strh	r3, [r7, #22]
	parameter[0] = 0x49;
 800a1be:	2349      	movs	r3, #73	; 0x49
 800a1c0:	81bb      	strh	r3, [r7, #12]
	parameter[1] = 0;
 800a1c2:	2300      	movs	r3, #0
 800a1c4:	81fb      	strh	r3, [r7, #14]
	parameter[2] = 0x20;
 800a1c6:	2320      	movs	r3, #32
 800a1c8:	823b      	strh	r3, [r7, #16]
	ILI9341_SetAddress(&command);
 800a1ca:	f107 0316 	add.w	r3, r7, #22
 800a1ce:	4618      	mov	r0, r3
 800a1d0:	f7ff fed4 	bl	8009f7c <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 3);
 800a1d4:	f107 030c 	add.w	r3, r7, #12
 800a1d8:	2103      	movs	r1, #3
 800a1da:	4618      	mov	r0, r3
 800a1dc:	f7ff fedb 	bl	8009f96 <ILI9341_SendData>

	// Enable TE
	command = ILI9341_TEON;
 800a1e0:	2335      	movs	r3, #53	; 0x35
 800a1e2:	82fb      	strh	r3, [r7, #22]
	parameter[0] = 1; /* VSYNC + HSYNC */
 800a1e4:	2301      	movs	r3, #1
 800a1e6:	81bb      	strh	r3, [r7, #12]
	ILI9341_SetAddress(&command);
 800a1e8:	f107 0316 	add.w	r3, r7, #22
 800a1ec:	4618      	mov	r0, r3
 800a1ee:	f7ff fec5 	bl	8009f7c <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 1);
 800a1f2:	f107 030c 	add.w	r3, r7, #12
 800a1f6:	2101      	movs	r1, #1
 800a1f8:	4618      	mov	r0, r3
 800a1fa:	f7ff fecc 	bl	8009f96 <ILI9341_SendData>
	HAL_Delay(100);
 800a1fe:	2064      	movs	r0, #100	; 0x64
 800a200:	f7fa f82a 	bl	8004258 <HAL_Delay>

	// Enable TE scan line
	command = ILI9341_SET_TEAR_SCANLINE;
 800a204:	2344      	movs	r3, #68	; 0x44
 800a206:	82fb      	strh	r3, [r7, #22]
	parameter[0] = 0;
 800a208:	2300      	movs	r3, #0
 800a20a:	81bb      	strh	r3, [r7, #12]
	parameter[1] = 0;
 800a20c:	2300      	movs	r3, #0
 800a20e:	81fb      	strh	r3, [r7, #14]
	ILI9341_SetAddress(&command);
 800a210:	f107 0316 	add.w	r3, r7, #22
 800a214:	4618      	mov	r0, r3
 800a216:	f7ff feb1 	bl	8009f7c <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 2);
 800a21a:	f107 030c 	add.w	r3, r7, #12
 800a21e:	2102      	movs	r1, #2
 800a220:	4618      	mov	r0, r3
 800a222:	f7ff feb8 	bl	8009f96 <ILI9341_SendData>
	HAL_Delay(100);
 800a226:	2064      	movs	r0, #100	; 0x64
 800a228:	f7fa f816 	bl	8004258 <HAL_Delay>
}
 800a22c:	bf00      	nop
 800a22e:	3718      	adds	r7, #24
 800a230:	46bd      	mov	sp, r7
 800a232:	bd80      	pop	{r7, pc}
 800a234:	20000d14 	.word	0x20000d14

0800a238 <ILI9341_WaitTransfer>:

//! @brief Počakaj na prenos podatka FSMC->Ili9341. Možne dodelave.
void ILI9341_WaitTransfer() {
 800a238:	b580      	push	{r7, lr}
 800a23a:	af00      	add	r7, sp, #0
	// AddresSetupTime + 1 + DataSetupTime + 1. Glej `fmc.c'.
	// načeloma 6 + 1 + 5 + 1 ms (13 ms), vendar ni zadosti
	HAL_Delay(50);
 800a23c:	2032      	movs	r0, #50	; 0x32
 800a23e:	f7fa f80b 	bl	8004258 <HAL_Delay>
}
 800a242:	bf00      	nop
 800a244:	bd80      	pop	{r7, pc}

0800a246 <ILI9341_DisplayOn>:

//! @brief Strojno omogoči zaslon
void ILI9341_DisplayOn() {
 800a246:	b580      	push	{r7, lr}
 800a248:	b082      	sub	sp, #8
 800a24a:	af00      	add	r7, sp, #0
	ILI9341_Data_t command = ILI9341_DISPLAY_ON;
 800a24c:	2329      	movs	r3, #41	; 0x29
 800a24e:	80fb      	strh	r3, [r7, #6]
	ILI9341_SetAddress(&command);
 800a250:	1dbb      	adds	r3, r7, #6
 800a252:	4618      	mov	r0, r3
 800a254:	f7ff fe92 	bl	8009f7c <ILI9341_SetAddress>
}
 800a258:	bf00      	nop
 800a25a:	3708      	adds	r7, #8
 800a25c:	46bd      	mov	sp, r7
 800a25e:	bd80      	pop	{r7, pc}

0800a260 <ILI9341_GetParam>:
 * @param param parameter iz enumeratorja `LCD_Param'
 *
 * Možne opcije: LCD_WIDTH, LCD_HEIGHT, LCD_AREA, LCD_ORIENTATION.
 * @warning Zaslon mora biti predhodno inicializiran s funkcijo `LCD_Init()'!
 */
uint32_t ILI9341_GetParam(LCD_Param_t param) {
 800a260:	b480      	push	{r7}
 800a262:	b085      	sub	sp, #20
 800a264:	af00      	add	r7, sp, #0
 800a266:	4603      	mov	r3, r0
 800a268:	71fb      	strb	r3, [r7, #7]
	uint32_t value = 0;
 800a26a:	2300      	movs	r3, #0
 800a26c:	60fb      	str	r3, [r7, #12]

	switch (param) {
 800a26e:	79fb      	ldrb	r3, [r7, #7]
 800a270:	2b03      	cmp	r3, #3
 800a272:	d81b      	bhi.n	800a2ac <ILI9341_GetParam+0x4c>
 800a274:	a201      	add	r2, pc, #4	; (adr r2, 800a27c <ILI9341_GetParam+0x1c>)
 800a276:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a27a:	bf00      	nop
 800a27c:	0800a28d 	.word	0x0800a28d
 800a280:	0800a295 	.word	0x0800a295
 800a284:	0800a29d 	.word	0x0800a29d
 800a288:	0800a2a5 	.word	0x0800a2a5
	case LCD_WIDTH:
		value = LCD.width;
 800a28c:	4b0b      	ldr	r3, [pc, #44]	; (800a2bc <ILI9341_GetParam+0x5c>)
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	60fb      	str	r3, [r7, #12]
		break;
 800a292:	e00c      	b.n	800a2ae <ILI9341_GetParam+0x4e>
	case LCD_HEIGHT:
		value = LCD.height;
 800a294:	4b09      	ldr	r3, [pc, #36]	; (800a2bc <ILI9341_GetParam+0x5c>)
 800a296:	685b      	ldr	r3, [r3, #4]
 800a298:	60fb      	str	r3, [r7, #12]
		break;
 800a29a:	e008      	b.n	800a2ae <ILI9341_GetParam+0x4e>
	case LCD_AREA:
		value = ILI9341_AREA;
 800a29c:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 800a2a0:	60fb      	str	r3, [r7, #12]
		break;
 800a2a2:	e004      	b.n	800a2ae <ILI9341_GetParam+0x4e>
	case LCD_ORIENTATION:
		value = LCD.orientation;
 800a2a4:	4b05      	ldr	r3, [pc, #20]	; (800a2bc <ILI9341_GetParam+0x5c>)
 800a2a6:	689b      	ldr	r3, [r3, #8]
 800a2a8:	60fb      	str	r3, [r7, #12]
		break;
 800a2aa:	e000      	b.n	800a2ae <ILI9341_GetParam+0x4e>
	default:
		break;
 800a2ac:	bf00      	nop
	}

	return value;
 800a2ae:	68fb      	ldr	r3, [r7, #12]
}
 800a2b0:	4618      	mov	r0, r3
 800a2b2:	3714      	adds	r7, #20
 800a2b4:	46bd      	mov	sp, r7
 800a2b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ba:	4770      	bx	lr
 800a2bc:	20000d14 	.word	0x20000d14

0800a2c0 <LL_TIM_EnableCounter>:
{
 800a2c0:	b480      	push	{r7}
 800a2c2:	b083      	sub	sp, #12
 800a2c4:	af00      	add	r7, sp, #0
 800a2c6:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	681b      	ldr	r3, [r3, #0]
 800a2cc:	f043 0201 	orr.w	r2, r3, #1
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	601a      	str	r2, [r3, #0]
}
 800a2d4:	bf00      	nop
 800a2d6:	370c      	adds	r7, #12
 800a2d8:	46bd      	mov	sp, r7
 800a2da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2de:	4770      	bx	lr

0800a2e0 <LL_TIM_EnableIT_UPDATE>:
{
 800a2e0:	b480      	push	{r7}
 800a2e2:	b083      	sub	sp, #12
 800a2e4:	af00      	add	r7, sp, #0
 800a2e6:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	68db      	ldr	r3, [r3, #12]
 800a2ec:	f043 0201 	orr.w	r2, r3, #1
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	60da      	str	r2, [r3, #12]
}
 800a2f4:	bf00      	nop
 800a2f6:	370c      	adds	r7, #12
 800a2f8:	46bd      	mov	sp, r7
 800a2fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2fe:	4770      	bx	lr

0800a300 <PSERV_init>:



//	Funkcije
void PSERV_init(void) //i
{
 800a300:	b580      	push	{r7, lr}
 800a302:	af00      	add	r7, sp, #0
	PService.Timer = TIM6;
 800a304:	4b04      	ldr	r3, [pc, #16]	; (800a318 <PSERV_init+0x18>)
 800a306:	4a05      	ldr	r2, [pc, #20]	; (800a31c <PSERV_init+0x1c>)
 800a308:	601a      	str	r2, [r3, #0]
	LL_TIM_EnableCounter (PService.Timer);
 800a30a:	4b03      	ldr	r3, [pc, #12]	; (800a318 <PSERV_init+0x18>)
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	4618      	mov	r0, r3
 800a310:	f7ff ffd6 	bl	800a2c0 <LL_TIM_EnableCounter>
}
 800a314:	bf00      	nop
 800a316:	bd80      	pop	{r7, pc}
 800a318:	20000d20 	.word	0x20000d20
 800a31c:	40001000 	.word	0x40001000

0800a320 <PSERV_enable>:



void PSERV_enable(void)  //ii
{
 800a320:	b580      	push	{r7, lr}
 800a322:	af00      	add	r7, sp, #0
	LL_TIM_EnableIT_UPDATE (PService.Timer);
 800a324:	4b03      	ldr	r3, [pc, #12]	; (800a334 <PSERV_enable+0x14>)
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	4618      	mov	r0, r3
 800a32a:	f7ff ffd9 	bl	800a2e0 <LL_TIM_EnableIT_UPDATE>
}
 800a32e:	bf00      	nop
 800a330:	bd80      	pop	{r7, pc}
 800a332:	bf00      	nop
 800a334:	20000d20 	.word	0x20000d20

0800a338 <PSERV_run_services_Callback>:
{
	LL_TIM_DisableIT_UPDATE (PService.Timer);
}

void PSERV_run_services_Callback(void) //iv
{
 800a338:	b580      	push	{r7, lr}
 800a33a:	af00      	add	r7, sp, #0
	KBD_scan();
 800a33c:	f7ff fc00 	bl	8009b40 <KBD_scan>
	//KBD_demo_toggle_LEDs_if_buttons_pressed();
	JOY_scan_button();
 800a340:	f7ff fb36 	bl	80099b0 <JOY_scan_button>
}
 800a344:	bf00      	nop
 800a346:	bd80      	pop	{r7, pc}

0800a348 <TIMUT_stopwatch_set_time_mark>:
// Funkcija TIMUT_stopwatch_set_time_mark() si zabeleži trenutno
// vrednost SysTick števca in tako na nek način postavi "časovni zaznamek"
// (angl. time mark), v katerem trenutku smo z uro štoparico pričeli
// meriti čas (tj. "štopati").
void TIMUT_stopwatch_set_time_mark(stopwatch_handle_t *stopwatch)
{
 800a348:	b580      	push	{r7, lr}
 800a34a:	b082      	sub	sp, #8
 800a34c:	af00      	add	r7, sp, #0
 800a34e:	6078      	str	r0, [r7, #4]
	stopwatch->time_mark = HAL_GetTick() ;
 800a350:	f7f9 ff76 	bl	8004240 <HAL_GetTick>
 800a354:	4602      	mov	r2, r0
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	601a      	str	r2, [r3, #0]
} // a mamo kje init za štoparco
 800a35a:	bf00      	nop
 800a35c:	3708      	adds	r7, #8
 800a35e:	46bd      	mov	sp, r7
 800a360:	bd80      	pop	{r7, pc}

0800a362 <TIMUT_stopwatch_update>:


// Funkcija TIMUT_stopwatch_update() posodobi vrednost pretečenega
// časa od trenutka, kjer smo postavili časovni zaznamek ("time mark").
void TIMUT_stopwatch_update(stopwatch_handle_t *stopwatch)
{
 800a362:	b580      	push	{r7, lr}
 800a364:	b082      	sub	sp, #8
 800a366:	af00      	add	r7, sp, #0
 800a368:	6078      	str	r0, [r7, #4]
	stopwatch->elapsed_time = HAL_GetTick() - stopwatch->time_mark; // nevem če fix
 800a36a:	f7f9 ff69 	bl	8004240 <HAL_GetTick>
 800a36e:	4602      	mov	r2, r0
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	1ad2      	subs	r2, r2, r3
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	605a      	str	r2, [r3, #4]
}
 800a37a:	bf00      	nop
 800a37c:	3708      	adds	r7, #8
 800a37e:	46bd      	mov	sp, r7
 800a380:	bd80      	pop	{r7, pc}

0800a382 <TIMUT_stopwatch_has_X_ms_passed>:
// Funkcija TIMUT_stopwatch_has_X_ms_passed() preveri, ali je od postavitve
// časovnega zaznamka že preteklo "x" milisekund, kjer pa je "x" vrednost
// vhodnega parametra funkcije. Funkcija vrne vrednost 1, če je že preteklo
// "x" milisekund, sicer pa vrne 0.
uint8_t TIMUT_stopwatch_has_X_ms_passed(stopwatch_handle_t *stopwatch, uint32_t x)
{
 800a382:	b580      	push	{r7, lr}
 800a384:	b082      	sub	sp, #8
 800a386:	af00      	add	r7, sp, #0
 800a388:	6078      	str	r0, [r7, #4]
 800a38a:	6039      	str	r1, [r7, #0]
	// Najprej je potrebno posodobiti vrednost pretečenega časa.
	// Uporabite ustrezno TIMUT_ funkcijo zgoraj.

		// DOPOLNI
	TIMUT_stopwatch_update(stopwatch);
 800a38c:	6878      	ldr	r0, [r7, #4]
 800a38e:	f7ff ffe8 	bl	800a362 <TIMUT_stopwatch_update>

	// Nato se pa preveri, če je pretečeni čas večji ali manjši od "x" milisekund.
	if ( stopwatch->elapsed_time >= x) //men je logično da je > ali =
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	685b      	ldr	r3, [r3, #4]
 800a396:	683a      	ldr	r2, [r7, #0]
 800a398:	429a      	cmp	r2, r3
 800a39a:	d801      	bhi.n	800a3a0 <TIMUT_stopwatch_has_X_ms_passed+0x1e>
	{
		return 1;	// pretečeni čas je večji od "x" milisekund
 800a39c:	2301      	movs	r3, #1
 800a39e:	e000      	b.n	800a3a2 <TIMUT_stopwatch_has_X_ms_passed+0x20>
	}
	else
	{
		return 0;	// pretečeni čas je manjši od "x" milisekund
 800a3a0:	2300      	movs	r3, #0
	}

}
 800a3a2:	4618      	mov	r0, r3
 800a3a4:	3708      	adds	r7, #8
 800a3a6:	46bd      	mov	sp, r7
 800a3a8:	bd80      	pop	{r7, pc}

0800a3aa <TIMUT_stopwatch_has_another_X_ms_passed>:
// dolžine "x" in hkrati z njo ugotavljamo, ali se je trenutni interval
// že iztekel.
// Funkcija vrne vrednost 1, če je že preteklo "x" milisekund od konca prejšnjega
// intervala, sicer pa vrne 0.
uint8_t TIMUT_stopwatch_has_another_X_ms_passed(stopwatch_handle_t *stopwatch, uint32_t x)
{
 800a3aa:	b580      	push	{r7, lr}
 800a3ac:	b082      	sub	sp, #8
 800a3ae:	af00      	add	r7, sp, #0
 800a3b0:	6078      	str	r0, [r7, #4]
 800a3b2:	6039      	str	r1, [r7, #0]
	// Najprej preverimo, če je že preteklo "x" milisekund od trenutnega časovnega
	// zaznamka. Uporabimo ustrezno TIMUT_ zgoraj.
	if ( TIMUT_stopwatch_has_X_ms_passed(stopwatch, x) )
 800a3b4:	6839      	ldr	r1, [r7, #0]
 800a3b6:	6878      	ldr	r0, [r7, #4]
 800a3b8:	f7ff ffe3 	bl	800a382 <TIMUT_stopwatch_has_X_ms_passed>
 800a3bc:	4603      	mov	r3, r0
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	d012      	beq.n	800a3e8 <TIMUT_stopwatch_has_another_X_ms_passed+0x3e>

		// Če je trenutni pretečeni čas štoparice večji kot dvakratna dolžina
		// intervala "x", potem smo smo zamudili in spregledali vsaj en interval
		// v celoti! V tem primeru je smiselno, da časovni zaznamek ponovno
		// nastavimo kar na trenutno vrednost SysTick števca.
		if (stopwatch->elapsed_time >= 2*x )
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	685a      	ldr	r2, [r3, #4]
 800a3c6:	683b      	ldr	r3, [r7, #0]
 800a3c8:	005b      	lsls	r3, r3, #1
 800a3ca:	429a      	cmp	r2, r3
 800a3cc:	d304      	bcc.n	800a3d8 <TIMUT_stopwatch_has_another_X_ms_passed+0x2e>
		{
			// Ponastavi časovni zaznamek na trenutno vrednost SysTick števca.
			// Uporabi ustrezno TIMUT_ funkcijo zgoraj.

				// DOPOLNI
			TIMUT_stopwatch_set_time_mark(stopwatch);
 800a3ce:	6878      	ldr	r0, [r7, #4]
 800a3d0:	f7ff ffba 	bl	800a348 <TIMUT_stopwatch_set_time_mark>

			// In vrnemo vrednost 1, saj je preteklo več kot "x" milisekund.
			return 1;
 800a3d4:	2301      	movs	r3, #1
 800a3d6:	e008      	b.n	800a3ea <TIMUT_stopwatch_has_another_X_ms_passed+0x40>
			// manj kot "2*x" milisekund.

			// V tem primeru pa nismo zamudili nobenega intervala in je smiselno,
			// da časovni zaznamek le premaknemo za "x" dalje naprej od njegove
			// trenutne lokacije.
			stopwatch->time_mark += x;
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	681a      	ldr	r2, [r3, #0]
 800a3dc:	683b      	ldr	r3, [r7, #0]
 800a3de:	441a      	add	r2, r3
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	601a      	str	r2, [r3, #0]

			// In prav tako vrnemo vrednost 1, saj je preteklo več kot "x" milisekund.
			return 1;
 800a3e4:	2301      	movs	r3, #1
 800a3e6:	e000      	b.n	800a3ea <TIMUT_stopwatch_has_another_X_ms_passed+0x40>

	}
	else
	{
		// V tem primeru pa ni preteklo več kot "x" milisekund in zato vrnemo 0.
		return 0;
 800a3e8:	2300      	movs	r3, #0
	}

}
 800a3ea:	4618      	mov	r0, r3
 800a3ec:	3708      	adds	r7, #8
 800a3ee:	46bd      	mov	sp, r7
 800a3f0:	bd80      	pop	{r7, pc}

0800a3f2 <TIMUT_get_stopwatch_elapsed_time>:


uint32_t TIMUT_get_stopwatch_elapsed_time(stopwatch_handle_t *stopwatch)
{
 800a3f2:	b580      	push	{r7, lr}
 800a3f4:	b082      	sub	sp, #8
 800a3f6:	af00      	add	r7, sp, #0
 800a3f8:	6078      	str	r0, [r7, #4]
TIMUT_stopwatch_update(stopwatch);
 800a3fa:	6878      	ldr	r0, [r7, #4]
 800a3fc:	f7ff ffb1 	bl	800a362 <TIMUT_stopwatch_update>
return stopwatch->elapsed_time;
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	685b      	ldr	r3, [r3, #4]
}
 800a404:	4618      	mov	r0, r3
 800a406:	3708      	adds	r7, #8
 800a408:	46bd      	mov	sp, r7
 800a40a:	bd80      	pop	{r7, pc}

0800a40c <UG_Init>:
#endif



UG_S16 UG_Init( UG_GUI* g, void (*p)(UG_S16,UG_S16,UG_COLOR), UG_S16 x, UG_S16 y )
{
 800a40c:	b480      	push	{r7}
 800a40e:	b087      	sub	sp, #28
 800a410:	af00      	add	r7, sp, #0
 800a412:	60f8      	str	r0, [r7, #12]
 800a414:	60b9      	str	r1, [r7, #8]
 800a416:	607a      	str	r2, [r7, #4]
 800a418:	603b      	str	r3, [r7, #0]
   UG_U8 i;

   g->pset = (void(*)(UG_S16,UG_S16,UG_COLOR))p;
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	68ba      	ldr	r2, [r7, #8]
 800a41e:	601a      	str	r2, [r3, #0]
   g->x_dim = x;
 800a420:	68fb      	ldr	r3, [r7, #12]
 800a422:	687a      	ldr	r2, [r7, #4]
 800a424:	605a      	str	r2, [r3, #4]
   g->y_dim = y;
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	683a      	ldr	r2, [r7, #0]
 800a42a:	609a      	str	r2, [r3, #8]
   g->console.x_start = 4;
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	2204      	movs	r2, #4
 800a430:	62da      	str	r2, [r3, #44]	; 0x2c
   g->console.y_start = 4;
 800a432:	68fb      	ldr	r3, [r7, #12]
 800a434:	2204      	movs	r2, #4
 800a436:	631a      	str	r2, [r3, #48]	; 0x30
   g->console.x_end = g->x_dim - g->console.x_start-1;
 800a438:	68fb      	ldr	r3, [r7, #12]
 800a43a:	685a      	ldr	r2, [r3, #4]
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a440:	1ad3      	subs	r3, r2, r3
 800a442:	1e5a      	subs	r2, r3, #1
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	635a      	str	r2, [r3, #52]	; 0x34
   g->console.y_end = g->y_dim - g->console.x_start-1;
 800a448:	68fb      	ldr	r3, [r7, #12]
 800a44a:	689a      	ldr	r2, [r3, #8]
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a450:	1ad3      	subs	r3, r2, r3
 800a452:	1e5a      	subs	r2, r3, #1
 800a454:	68fb      	ldr	r3, [r7, #12]
 800a456:	639a      	str	r2, [r3, #56]	; 0x38
   g->console.x_pos = g->console.x_end;
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a45c:	68fb      	ldr	r3, [r7, #12]
 800a45e:	625a      	str	r2, [r3, #36]	; 0x24
   g->console.y_pos = g->console.y_end;
 800a460:	68fb      	ldr	r3, [r7, #12]
 800a462:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	629a      	str	r2, [r3, #40]	; 0x28
   g->char_h_space = 1;
 800a468:	68fb      	ldr	r3, [r7, #12]
 800a46a:	2201      	movs	r2, #1
 800a46c:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
   g->char_v_space = 1;
 800a470:	68fb      	ldr	r3, [r7, #12]
 800a472:	2201      	movs	r2, #1
 800a474:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
   g->font.p = NULL;
 800a478:	68fb      	ldr	r3, [r7, #12]
 800a47a:	2200      	movs	r2, #0
 800a47c:	645a      	str	r2, [r3, #68]	; 0x44
   g->font.char_height = 0;
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	2200      	movs	r2, #0
 800a482:	651a      	str	r2, [r3, #80]	; 0x50
   g->font.char_width = 0;
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	2200      	movs	r2, #0
 800a488:	64da      	str	r2, [r3, #76]	; 0x4c
   g->font.start_char = 0;
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	2200      	movs	r2, #0
 800a48e:	655a      	str	r2, [r3, #84]	; 0x54
   g->font.end_char = 0;
 800a490:	68fb      	ldr	r3, [r7, #12]
 800a492:	2200      	movs	r2, #0
 800a494:	659a      	str	r2, [r3, #88]	; 0x58
   g->font.widths = NULL;
 800a496:	68fb      	ldr	r3, [r7, #12]
 800a498:	2200      	movs	r2, #0
 800a49a:	65da      	str	r2, [r3, #92]	; 0x5c
   #ifdef USE_COLOR_RGB888
   g->desktop_color = 0x5E8BEf;
   #endif
   #ifdef USE_COLOR_RGB565
   g->desktop_color = 0x5C5D;
 800a49c:	68fb      	ldr	r3, [r7, #12]
 800a49e:	f645 425d 	movw	r2, #23645	; 0x5c5d
 800a4a2:	66da      	str	r2, [r3, #108]	; 0x6c
   #endif
   g->fore_color = C_WHITE;
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800a4aa:	665a      	str	r2, [r3, #100]	; 0x64
   g->back_color = C_BLACK;
 800a4ac:	68fb      	ldr	r3, [r7, #12]
 800a4ae:	2200      	movs	r2, #0
 800a4b0:	669a      	str	r2, [r3, #104]	; 0x68
   g->next_window = NULL;
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	2200      	movs	r2, #0
 800a4b6:	619a      	str	r2, [r3, #24]
   g->active_window = NULL;
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	2200      	movs	r2, #0
 800a4bc:	61da      	str	r2, [r3, #28]
   g->last_window = NULL;
 800a4be:	68fb      	ldr	r3, [r7, #12]
 800a4c0:	2200      	movs	r2, #0
 800a4c2:	621a      	str	r2, [r3, #32]

   /* Clear drivers */
   for(i=0;i<NUMBER_OF_DRIVERS;i++)
 800a4c4:	2300      	movs	r3, #0
 800a4c6:	75fb      	strb	r3, [r7, #23]
 800a4c8:	e010      	b.n	800a4ec <UG_Init+0xe0>
   {
      g->driver[i].driver = NULL;
 800a4ca:	7dfb      	ldrb	r3, [r7, #23]
 800a4cc:	68fa      	ldr	r2, [r7, #12]
 800a4ce:	330e      	adds	r3, #14
 800a4d0:	00db      	lsls	r3, r3, #3
 800a4d2:	4413      	add	r3, r2
 800a4d4:	2200      	movs	r2, #0
 800a4d6:	605a      	str	r2, [r3, #4]
      g->driver[i].state = 0;
 800a4d8:	7dfb      	ldrb	r3, [r7, #23]
 800a4da:	68fa      	ldr	r2, [r7, #12]
 800a4dc:	330e      	adds	r3, #14
 800a4de:	00db      	lsls	r3, r3, #3
 800a4e0:	4413      	add	r3, r2
 800a4e2:	2200      	movs	r2, #0
 800a4e4:	721a      	strb	r2, [r3, #8]
   for(i=0;i<NUMBER_OF_DRIVERS;i++)
 800a4e6:	7dfb      	ldrb	r3, [r7, #23]
 800a4e8:	3301      	adds	r3, #1
 800a4ea:	75fb      	strb	r3, [r7, #23]
 800a4ec:	7dfb      	ldrb	r3, [r7, #23]
 800a4ee:	2b02      	cmp	r3, #2
 800a4f0:	d9eb      	bls.n	800a4ca <UG_Init+0xbe>
   }

   gui = g;
 800a4f2:	4a05      	ldr	r2, [pc, #20]	; (800a508 <UG_Init+0xfc>)
 800a4f4:	68fb      	ldr	r3, [r7, #12]
 800a4f6:	6013      	str	r3, [r2, #0]
   return 1;
 800a4f8:	2301      	movs	r3, #1
}
 800a4fa:	4618      	mov	r0, r3
 800a4fc:	371c      	adds	r7, #28
 800a4fe:	46bd      	mov	sp, r7
 800a500:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a504:	4770      	bx	lr
 800a506:	bf00      	nop
 800a508:	20000d24 	.word	0x20000d24

0800a50c <UG_FontSelect>:
   gui = g;
   return 1;
}

void UG_FontSelect( const UG_FONT* font )
{
 800a50c:	b4b0      	push	{r4, r5, r7}
 800a50e:	b083      	sub	sp, #12
 800a510:	af00      	add	r7, sp, #0
 800a512:	6078      	str	r0, [r7, #4]
   gui->font = *font;
 800a514:	4b08      	ldr	r3, [pc, #32]	; (800a538 <UG_FontSelect+0x2c>)
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	687a      	ldr	r2, [r7, #4]
 800a51a:	f103 0444 	add.w	r4, r3, #68	; 0x44
 800a51e:	4615      	mov	r5, r2
 800a520:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a522:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a524:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800a528:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800a52c:	bf00      	nop
 800a52e:	370c      	adds	r7, #12
 800a530:	46bd      	mov	sp, r7
 800a532:	bcb0      	pop	{r4, r5, r7}
 800a534:	4770      	bx	lr
 800a536:	bf00      	nop
 800a538:	20000d24 	.word	0x20000d24

0800a53c <UG_FillScreen>:

void UG_FillScreen( UG_COLOR c )
{
 800a53c:	b580      	push	{r7, lr}
 800a53e:	b084      	sub	sp, #16
 800a540:	af02      	add	r7, sp, #8
 800a542:	6078      	str	r0, [r7, #4]
   UG_FillFrame(0,0,gui->x_dim-1,gui->y_dim-1,c);
 800a544:	4b09      	ldr	r3, [pc, #36]	; (800a56c <UG_FillScreen+0x30>)
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	685b      	ldr	r3, [r3, #4]
 800a54a:	1e5a      	subs	r2, r3, #1
 800a54c:	4b07      	ldr	r3, [pc, #28]	; (800a56c <UG_FillScreen+0x30>)
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	689b      	ldr	r3, [r3, #8]
 800a552:	1e59      	subs	r1, r3, #1
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	9300      	str	r3, [sp, #0]
 800a558:	460b      	mov	r3, r1
 800a55a:	2100      	movs	r1, #0
 800a55c:	2000      	movs	r0, #0
 800a55e:	f000 f807 	bl	800a570 <UG_FillFrame>
}
 800a562:	bf00      	nop
 800a564:	3708      	adds	r7, #8
 800a566:	46bd      	mov	sp, r7
 800a568:	bd80      	pop	{r7, pc}
 800a56a:	bf00      	nop
 800a56c:	20000d24 	.word	0x20000d24

0800a570 <UG_FillFrame>:

void UG_FillFrame( UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c )
{
 800a570:	b590      	push	{r4, r7, lr}
 800a572:	b089      	sub	sp, #36	; 0x24
 800a574:	af02      	add	r7, sp, #8
 800a576:	60f8      	str	r0, [r7, #12]
 800a578:	60b9      	str	r1, [r7, #8]
 800a57a:	607a      	str	r2, [r7, #4]
 800a57c:	603b      	str	r3, [r7, #0]
   UG_S16 n,m;

   if ( x2 < x1 )
 800a57e:	687a      	ldr	r2, [r7, #4]
 800a580:	68fb      	ldr	r3, [r7, #12]
 800a582:	429a      	cmp	r2, r3
 800a584:	da05      	bge.n	800a592 <UG_FillFrame+0x22>
   {
      n = x2;
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	617b      	str	r3, [r7, #20]
      x2 = x1;
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	607b      	str	r3, [r7, #4]
      x1 = n;
 800a58e:	697b      	ldr	r3, [r7, #20]
 800a590:	60fb      	str	r3, [r7, #12]
   }
   if ( y2 < y1 )
 800a592:	683a      	ldr	r2, [r7, #0]
 800a594:	68bb      	ldr	r3, [r7, #8]
 800a596:	429a      	cmp	r2, r3
 800a598:	da05      	bge.n	800a5a6 <UG_FillFrame+0x36>
   {
      n = y2;
 800a59a:	683b      	ldr	r3, [r7, #0]
 800a59c:	617b      	str	r3, [r7, #20]
      y2 = y1;
 800a59e:	68bb      	ldr	r3, [r7, #8]
 800a5a0:	603b      	str	r3, [r7, #0]
      y1 = n;
 800a5a2:	697b      	ldr	r3, [r7, #20]
 800a5a4:	60bb      	str	r3, [r7, #8]
   }

   /* Is hardware acceleration available? */
   if ( gui->driver[DRIVER_FILL_FRAME].state & DRIVER_ENABLED )
 800a5a6:	4b1b      	ldr	r3, [pc, #108]	; (800a614 <UG_FillFrame+0xa4>)
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a5ae:	f003 0302 	and.w	r3, r3, #2
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	d00d      	beq.n	800a5d2 <UG_FillFrame+0x62>
   {
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_FILL_FRAME].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 800a5b6:	4b17      	ldr	r3, [pc, #92]	; (800a614 <UG_FillFrame+0xa4>)
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a5bc:	461c      	mov	r4, r3
 800a5be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5c0:	9300      	str	r3, [sp, #0]
 800a5c2:	683b      	ldr	r3, [r7, #0]
 800a5c4:	687a      	ldr	r2, [r7, #4]
 800a5c6:	68b9      	ldr	r1, [r7, #8]
 800a5c8:	68f8      	ldr	r0, [r7, #12]
 800a5ca:	47a0      	blx	r4
 800a5cc:	4603      	mov	r3, r0
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d01b      	beq.n	800a60a <UG_FillFrame+0x9a>
   }

   for( m=y1; m<=y2; m++ )
 800a5d2:	68bb      	ldr	r3, [r7, #8]
 800a5d4:	613b      	str	r3, [r7, #16]
 800a5d6:	e013      	b.n	800a600 <UG_FillFrame+0x90>
   {
      for( n=x1; n<=x2; n++ )
 800a5d8:	68fb      	ldr	r3, [r7, #12]
 800a5da:	617b      	str	r3, [r7, #20]
 800a5dc:	e009      	b.n	800a5f2 <UG_FillFrame+0x82>
      {
         gui->pset(n,m,c);
 800a5de:	4b0d      	ldr	r3, [pc, #52]	; (800a614 <UG_FillFrame+0xa4>)
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a5e6:	6939      	ldr	r1, [r7, #16]
 800a5e8:	6978      	ldr	r0, [r7, #20]
 800a5ea:	4798      	blx	r3
      for( n=x1; n<=x2; n++ )
 800a5ec:	697b      	ldr	r3, [r7, #20]
 800a5ee:	3301      	adds	r3, #1
 800a5f0:	617b      	str	r3, [r7, #20]
 800a5f2:	697a      	ldr	r2, [r7, #20]
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	429a      	cmp	r2, r3
 800a5f8:	ddf1      	ble.n	800a5de <UG_FillFrame+0x6e>
   for( m=y1; m<=y2; m++ )
 800a5fa:	693b      	ldr	r3, [r7, #16]
 800a5fc:	3301      	adds	r3, #1
 800a5fe:	613b      	str	r3, [r7, #16]
 800a600:	693a      	ldr	r2, [r7, #16]
 800a602:	683b      	ldr	r3, [r7, #0]
 800a604:	429a      	cmp	r2, r3
 800a606:	dde7      	ble.n	800a5d8 <UG_FillFrame+0x68>
 800a608:	e000      	b.n	800a60c <UG_FillFrame+0x9c>
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_FILL_FRAME].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 800a60a:	bf00      	nop
      }
   }
}
 800a60c:	371c      	adds	r7, #28
 800a60e:	46bd      	mov	sp, r7
 800a610:	bd90      	pop	{r4, r7, pc}
 800a612:	bf00      	nop
 800a614:	20000d24 	.word	0x20000d24

0800a618 <UG_PutString>:
      }
   }  
}

void UG_PutString( UG_S16 x, UG_S16 y, const char* str )
{
 800a618:	b580      	push	{r7, lr}
 800a61a:	b08a      	sub	sp, #40	; 0x28
 800a61c:	af02      	add	r7, sp, #8
 800a61e:	60f8      	str	r0, [r7, #12]
 800a620:	60b9      	str	r1, [r7, #8]
 800a622:	607a      	str	r2, [r7, #4]
   UG_S16 xp,yp;
   UG_U8 cw;
   char chr;

   xp=x;
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	61fb      	str	r3, [r7, #28]
   yp=y;
 800a628:	68bb      	ldr	r3, [r7, #8]
 800a62a:	61bb      	str	r3, [r7, #24]

   while ( *str != 0 )
 800a62c:	e059      	b.n	800a6e2 <UG_PutString+0xca>
   {
      chr = *str++;
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	1c5a      	adds	r2, r3, #1
 800a632:	607a      	str	r2, [r7, #4]
 800a634:	781b      	ldrb	r3, [r3, #0]
 800a636:	75fb      	strb	r3, [r7, #23]
	  if (chr < gui->font.start_char || chr > gui->font.end_char) continue;
 800a638:	7dfa      	ldrb	r2, [r7, #23]
 800a63a:	4b2e      	ldr	r3, [pc, #184]	; (800a6f4 <UG_PutString+0xdc>)
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a640:	429a      	cmp	r2, r3
 800a642:	d34e      	bcc.n	800a6e2 <UG_PutString+0xca>
 800a644:	7dfa      	ldrb	r2, [r7, #23]
 800a646:	4b2b      	ldr	r3, [pc, #172]	; (800a6f4 <UG_PutString+0xdc>)
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a64c:	429a      	cmp	r2, r3
 800a64e:	d900      	bls.n	800a652 <UG_PutString+0x3a>
 800a650:	e047      	b.n	800a6e2 <UG_PutString+0xca>
      if ( chr == '\n' )
 800a652:	7dfb      	ldrb	r3, [r7, #23]
 800a654:	2b0a      	cmp	r3, #10
 800a656:	d104      	bne.n	800a662 <UG_PutString+0x4a>
      {
         xp = gui->x_dim;
 800a658:	4b26      	ldr	r3, [pc, #152]	; (800a6f4 <UG_PutString+0xdc>)
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	685b      	ldr	r3, [r3, #4]
 800a65e:	61fb      	str	r3, [r7, #28]
         continue;
 800a660:	e03f      	b.n	800a6e2 <UG_PutString+0xca>
      }
	  cw = gui->font.widths ? gui->font.widths[chr - gui->font.start_char] : gui->font.char_width;
 800a662:	4b24      	ldr	r3, [pc, #144]	; (800a6f4 <UG_PutString+0xdc>)
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a668:	2b00      	cmp	r3, #0
 800a66a:	d00a      	beq.n	800a682 <UG_PutString+0x6a>
 800a66c:	4b21      	ldr	r3, [pc, #132]	; (800a6f4 <UG_PutString+0xdc>)
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800a672:	7df9      	ldrb	r1, [r7, #23]
 800a674:	4b1f      	ldr	r3, [pc, #124]	; (800a6f4 <UG_PutString+0xdc>)
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a67a:	1acb      	subs	r3, r1, r3
 800a67c:	4413      	add	r3, r2
 800a67e:	781b      	ldrb	r3, [r3, #0]
 800a680:	e003      	b.n	800a68a <UG_PutString+0x72>
 800a682:	4b1c      	ldr	r3, [pc, #112]	; (800a6f4 <UG_PutString+0xdc>)
 800a684:	681b      	ldr	r3, [r3, #0]
 800a686:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a688:	b2db      	uxtb	r3, r3
 800a68a:	75bb      	strb	r3, [r7, #22]

      if ( xp + cw > gui->x_dim - 1 )
 800a68c:	4b19      	ldr	r3, [pc, #100]	; (800a6f4 <UG_PutString+0xdc>)
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	685a      	ldr	r2, [r3, #4]
 800a692:	7db9      	ldrb	r1, [r7, #22]
 800a694:	69fb      	ldr	r3, [r7, #28]
 800a696:	440b      	add	r3, r1
 800a698:	429a      	cmp	r2, r3
 800a69a:	dc0c      	bgt.n	800a6b6 <UG_PutString+0x9e>
      {
         xp = x;
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	61fb      	str	r3, [r7, #28]
         yp += gui->font.char_height+gui->char_v_space;
 800a6a0:	4b14      	ldr	r3, [pc, #80]	; (800a6f4 <UG_PutString+0xdc>)
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a6a6:	4a13      	ldr	r2, [pc, #76]	; (800a6f4 <UG_PutString+0xdc>)
 800a6a8:	6812      	ldr	r2, [r2, #0]
 800a6aa:	f992 2061 	ldrsb.w	r2, [r2, #97]	; 0x61
 800a6ae:	4413      	add	r3, r2
 800a6b0:	69ba      	ldr	r2, [r7, #24]
 800a6b2:	4413      	add	r3, r2
 800a6b4:	61bb      	str	r3, [r7, #24]
      }

      UG_PutChar(chr, xp, yp, gui->fore_color, gui->back_color);
 800a6b6:	4b0f      	ldr	r3, [pc, #60]	; (800a6f4 <UG_PutString+0xdc>)
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800a6bc:	4b0d      	ldr	r3, [pc, #52]	; (800a6f4 <UG_PutString+0xdc>)
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a6c2:	7df8      	ldrb	r0, [r7, #23]
 800a6c4:	9300      	str	r3, [sp, #0]
 800a6c6:	4613      	mov	r3, r2
 800a6c8:	69ba      	ldr	r2, [r7, #24]
 800a6ca:	69f9      	ldr	r1, [r7, #28]
 800a6cc:	f000 f814 	bl	800a6f8 <UG_PutChar>

      xp += cw + gui->char_h_space;
 800a6d0:	7dbb      	ldrb	r3, [r7, #22]
 800a6d2:	4a08      	ldr	r2, [pc, #32]	; (800a6f4 <UG_PutString+0xdc>)
 800a6d4:	6812      	ldr	r2, [r2, #0]
 800a6d6:	f992 2060 	ldrsb.w	r2, [r2, #96]	; 0x60
 800a6da:	4413      	add	r3, r2
 800a6dc:	69fa      	ldr	r2, [r7, #28]
 800a6de:	4413      	add	r3, r2
 800a6e0:	61fb      	str	r3, [r7, #28]
   while ( *str != 0 )
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	781b      	ldrb	r3, [r3, #0]
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	d1a1      	bne.n	800a62e <UG_PutString+0x16>
   }
}
 800a6ea:	bf00      	nop
 800a6ec:	bf00      	nop
 800a6ee:	3720      	adds	r7, #32
 800a6f0:	46bd      	mov	sp, r7
 800a6f2:	bd80      	pop	{r7, pc}
 800a6f4:	20000d24 	.word	0x20000d24

0800a6f8 <UG_PutChar>:

void UG_PutChar( char chr, UG_S16 x, UG_S16 y, UG_COLOR fc, UG_COLOR bc )
{
 800a6f8:	b580      	push	{r7, lr}
 800a6fa:	b086      	sub	sp, #24
 800a6fc:	af02      	add	r7, sp, #8
 800a6fe:	60b9      	str	r1, [r7, #8]
 800a700:	607a      	str	r2, [r7, #4]
 800a702:	603b      	str	r3, [r7, #0]
 800a704:	4603      	mov	r3, r0
 800a706:	73fb      	strb	r3, [r7, #15]
	_UG_PutChar(chr,x,y,fc,bc,&gui->font);
 800a708:	4b07      	ldr	r3, [pc, #28]	; (800a728 <UG_PutChar+0x30>)
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	3344      	adds	r3, #68	; 0x44
 800a70e:	7bf8      	ldrb	r0, [r7, #15]
 800a710:	9301      	str	r3, [sp, #4]
 800a712:	69bb      	ldr	r3, [r7, #24]
 800a714:	9300      	str	r3, [sp, #0]
 800a716:	683b      	ldr	r3, [r7, #0]
 800a718:	687a      	ldr	r2, [r7, #4]
 800a71a:	68b9      	ldr	r1, [r7, #8]
 800a71c:	f000 f826 	bl	800a76c <_UG_PutChar>
}
 800a720:	bf00      	nop
 800a722:	3710      	adds	r7, #16
 800a724:	46bd      	mov	sp, r7
 800a726:	bd80      	pop	{r7, pc}
 800a728:	20000d24 	.word	0x20000d24

0800a72c <UG_SetForecolor>:
{
   gui->console.back_color = c;
}

void UG_SetForecolor( UG_COLOR c )
{
 800a72c:	b480      	push	{r7}
 800a72e:	b083      	sub	sp, #12
 800a730:	af00      	add	r7, sp, #0
 800a732:	6078      	str	r0, [r7, #4]
   gui->fore_color = c;
 800a734:	4b04      	ldr	r3, [pc, #16]	; (800a748 <UG_SetForecolor+0x1c>)
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	687a      	ldr	r2, [r7, #4]
 800a73a:	665a      	str	r2, [r3, #100]	; 0x64
}
 800a73c:	bf00      	nop
 800a73e:	370c      	adds	r7, #12
 800a740:	46bd      	mov	sp, r7
 800a742:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a746:	4770      	bx	lr
 800a748:	20000d24 	.word	0x20000d24

0800a74c <UG_SetBackcolor>:

void UG_SetBackcolor( UG_COLOR c )
{
 800a74c:	b480      	push	{r7}
 800a74e:	b083      	sub	sp, #12
 800a750:	af00      	add	r7, sp, #0
 800a752:	6078      	str	r0, [r7, #4]
   gui->back_color = c;
 800a754:	4b04      	ldr	r3, [pc, #16]	; (800a768 <UG_SetBackcolor+0x1c>)
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	687a      	ldr	r2, [r7, #4]
 800a75a:	669a      	str	r2, [r3, #104]	; 0x68
}
 800a75c:	bf00      	nop
 800a75e:	370c      	adds	r7, #12
 800a760:	46bd      	mov	sp, r7
 800a762:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a766:	4770      	bx	lr
 800a768:	20000d24 	.word	0x20000d24

0800a76c <_UG_PutChar>:

/* -------------------------------------------------------------------------------- */
/* -- INTERNAL FUNCTIONS                                                         -- */
/* -------------------------------------------------------------------------------- */
void _UG_PutChar( char chr, UG_S16 x, UG_S16 y, UG_COLOR fc, UG_COLOR bc, const UG_FONT* font)
{
 800a76c:	b590      	push	{r4, r7, lr}
 800a76e:	b091      	sub	sp, #68	; 0x44
 800a770:	af00      	add	r7, sp, #0
 800a772:	60b9      	str	r1, [r7, #8]
 800a774:	607a      	str	r2, [r7, #4]
 800a776:	603b      	str	r3, [r7, #0]
 800a778:	4603      	mov	r3, r0
 800a77a:	73fb      	strb	r3, [r7, #15]
   UG_U8 b,bt;
   UG_U32 index;
   UG_COLOR color;
   void(*push_pixel)(UG_COLOR);

   bt = (UG_U8)chr;
 800a77c:	7bfb      	ldrb	r3, [r7, #15]
 800a77e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

   switch ( bt )
 800a782:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800a786:	2bfc      	cmp	r3, #252	; 0xfc
 800a788:	dc7e      	bgt.n	800a888 <_UG_PutChar+0x11c>
 800a78a:	2bd6      	cmp	r3, #214	; 0xd6
 800a78c:	da08      	bge.n	800a7a0 <_UG_PutChar+0x34>
 800a78e:	2bc4      	cmp	r3, #196	; 0xc4
 800a790:	d06e      	beq.n	800a870 <_UG_PutChar+0x104>
 800a792:	2bc4      	cmp	r3, #196	; 0xc4
 800a794:	dc78      	bgt.n	800a888 <_UG_PutChar+0x11c>
 800a796:	2bb0      	cmp	r3, #176	; 0xb0
 800a798:	d072      	beq.n	800a880 <_UG_PutChar+0x114>
 800a79a:	2bb5      	cmp	r3, #181	; 0xb5
 800a79c:	d06c      	beq.n	800a878 <_UG_PutChar+0x10c>
 800a79e:	e073      	b.n	800a888 <_UG_PutChar+0x11c>
 800a7a0:	3bd6      	subs	r3, #214	; 0xd6
 800a7a2:	2b26      	cmp	r3, #38	; 0x26
 800a7a4:	d870      	bhi.n	800a888 <_UG_PutChar+0x11c>
 800a7a6:	a201      	add	r2, pc, #4	; (adr r2, 800a7ac <_UG_PutChar+0x40>)
 800a7a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a7ac:	0800a851 	.word	0x0800a851
 800a7b0:	0800a889 	.word	0x0800a889
 800a7b4:	0800a889 	.word	0x0800a889
 800a7b8:	0800a889 	.word	0x0800a889
 800a7bc:	0800a889 	.word	0x0800a889
 800a7c0:	0800a889 	.word	0x0800a889
 800a7c4:	0800a861 	.word	0x0800a861
 800a7c8:	0800a889 	.word	0x0800a889
 800a7cc:	0800a889 	.word	0x0800a889
 800a7d0:	0800a889 	.word	0x0800a889
 800a7d4:	0800a889 	.word	0x0800a889
 800a7d8:	0800a889 	.word	0x0800a889
 800a7dc:	0800a889 	.word	0x0800a889
 800a7e0:	0800a889 	.word	0x0800a889
 800a7e4:	0800a869 	.word	0x0800a869
 800a7e8:	0800a889 	.word	0x0800a889
 800a7ec:	0800a889 	.word	0x0800a889
 800a7f0:	0800a889 	.word	0x0800a889
 800a7f4:	0800a889 	.word	0x0800a889
 800a7f8:	0800a889 	.word	0x0800a889
 800a7fc:	0800a889 	.word	0x0800a889
 800a800:	0800a889 	.word	0x0800a889
 800a804:	0800a889 	.word	0x0800a889
 800a808:	0800a889 	.word	0x0800a889
 800a80c:	0800a889 	.word	0x0800a889
 800a810:	0800a889 	.word	0x0800a889
 800a814:	0800a889 	.word	0x0800a889
 800a818:	0800a889 	.word	0x0800a889
 800a81c:	0800a889 	.word	0x0800a889
 800a820:	0800a889 	.word	0x0800a889
 800a824:	0800a889 	.word	0x0800a889
 800a828:	0800a889 	.word	0x0800a889
 800a82c:	0800a849 	.word	0x0800a849
 800a830:	0800a889 	.word	0x0800a889
 800a834:	0800a889 	.word	0x0800a889
 800a838:	0800a889 	.word	0x0800a889
 800a83c:	0800a889 	.word	0x0800a889
 800a840:	0800a889 	.word	0x0800a889
 800a844:	0800a859 	.word	0x0800a859
   {
      case 0xF6: bt = 0x94; break; // 
 800a848:	2394      	movs	r3, #148	; 0x94
 800a84a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800a84e:	e01b      	b.n	800a888 <_UG_PutChar+0x11c>
      case 0xD6: bt = 0x99; break; // 
 800a850:	2399      	movs	r3, #153	; 0x99
 800a852:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800a856:	e017      	b.n	800a888 <_UG_PutChar+0x11c>
      case 0xFC: bt = 0x81; break; // 
 800a858:	2381      	movs	r3, #129	; 0x81
 800a85a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800a85e:	e013      	b.n	800a888 <_UG_PutChar+0x11c>
      case 0xDC: bt = 0x9A; break; // 
 800a860:	239a      	movs	r3, #154	; 0x9a
 800a862:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800a866:	e00f      	b.n	800a888 <_UG_PutChar+0x11c>
      case 0xE4: bt = 0x84; break; // 
 800a868:	2384      	movs	r3, #132	; 0x84
 800a86a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800a86e:	e00b      	b.n	800a888 <_UG_PutChar+0x11c>
      case 0xC4: bt = 0x8E; break; // 
 800a870:	238e      	movs	r3, #142	; 0x8e
 800a872:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800a876:	e007      	b.n	800a888 <_UG_PutChar+0x11c>
      case 0xB5: bt = 0xE6; break; // 
 800a878:	23e6      	movs	r3, #230	; 0xe6
 800a87a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800a87e:	e003      	b.n	800a888 <_UG_PutChar+0x11c>
      case 0xB0: bt = 0xF8; break; // 
 800a880:	23f8      	movs	r3, #248	; 0xf8
 800a882:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800a886:	bf00      	nop
   }

   if (bt < font->start_char || bt > font->end_char) return;
 800a888:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800a88c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a88e:	691b      	ldr	r3, [r3, #16]
 800a890:	429a      	cmp	r2, r3
 800a892:	f0c0 8206 	bcc.w	800aca2 <_UG_PutChar+0x536>
 800a896:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800a89a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a89c:	695b      	ldr	r3, [r3, #20]
 800a89e:	429a      	cmp	r2, r3
 800a8a0:	f200 81ff 	bhi.w	800aca2 <_UG_PutChar+0x536>
   
   yo = y;
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	62fb      	str	r3, [r7, #44]	; 0x2c
   bn = font->char_width;
 800a8a8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a8aa:	689b      	ldr	r3, [r3, #8]
 800a8ac:	627b      	str	r3, [r7, #36]	; 0x24
   if ( !bn ) return;
 800a8ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	f000 81f8 	beq.w	800aca6 <_UG_PutChar+0x53a>
   bn >>= 3;
 800a8b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8b8:	08db      	lsrs	r3, r3, #3
 800a8ba:	627b      	str	r3, [r7, #36]	; 0x24
   if ( font->char_width % 8 ) bn++;
 800a8bc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a8be:	689b      	ldr	r3, [r3, #8]
 800a8c0:	f003 0307 	and.w	r3, r3, #7
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d002      	beq.n	800a8ce <_UG_PutChar+0x162>
 800a8c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8ca:	3301      	adds	r3, #1
 800a8cc:	627b      	str	r3, [r7, #36]	; 0x24
   actual_char_width = (font->widths ? font->widths[bt - font->start_char] : font->char_width);
 800a8ce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a8d0:	699b      	ldr	r3, [r3, #24]
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	d009      	beq.n	800a8ea <_UG_PutChar+0x17e>
 800a8d6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a8d8:	699a      	ldr	r2, [r3, #24]
 800a8da:	f897 1022 	ldrb.w	r1, [r7, #34]	; 0x22
 800a8de:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a8e0:	691b      	ldr	r3, [r3, #16]
 800a8e2:	1acb      	subs	r3, r1, r3
 800a8e4:	4413      	add	r3, r2
 800a8e6:	781b      	ldrb	r3, [r3, #0]
 800a8e8:	e001      	b.n	800a8ee <_UG_PutChar+0x182>
 800a8ea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a8ec:	689b      	ldr	r3, [r3, #8]
 800a8ee:	61bb      	str	r3, [r7, #24]

   /* Is hardware acceleration available? */
   if ( gui->driver[DRIVER_FILL_AREA].state & DRIVER_ENABLED )
 800a8f0:	4b90      	ldr	r3, [pc, #576]	; (800ab34 <_UG_PutChar+0x3c8>)
 800a8f2:	681b      	ldr	r3, [r3, #0]
 800a8f4:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 800a8f8:	f003 0302 	and.w	r3, r3, #2
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	f000 80e3 	beq.w	800aac8 <_UG_PutChar+0x35c>
   {
	   //(void(*)(UG_COLOR))
      push_pixel = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x,y,x+actual_char_width-1,y+font->char_height-1);
 800a902:	4b8c      	ldr	r3, [pc, #560]	; (800ab34 <_UG_PutChar+0x3c8>)
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a90a:	461c      	mov	r4, r3
 800a90c:	68ba      	ldr	r2, [r7, #8]
 800a90e:	69bb      	ldr	r3, [r7, #24]
 800a910:	4413      	add	r3, r2
 800a912:	3b01      	subs	r3, #1
 800a914:	4619      	mov	r1, r3
 800a916:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a918:	68da      	ldr	r2, [r3, #12]
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	4413      	add	r3, r2
 800a91e:	3b01      	subs	r3, #1
 800a920:	460a      	mov	r2, r1
 800a922:	6879      	ldr	r1, [r7, #4]
 800a924:	68b8      	ldr	r0, [r7, #8]
 800a926:	47a0      	blx	r4
 800a928:	4603      	mov	r3, r0
 800a92a:	613b      	str	r3, [r7, #16]
	   
      if (font->font_type == FONT_TYPE_1BPP)
 800a92c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a92e:	791b      	ldrb	r3, [r3, #4]
 800a930:	2b00      	cmp	r3, #0
 800a932:	d14f      	bne.n	800a9d4 <_UG_PutChar+0x268>
	  {
	      index = (bt - font->start_char)* font->char_height * bn;
 800a934:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800a938:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a93a:	691b      	ldr	r3, [r3, #16]
 800a93c:	1ad3      	subs	r3, r2, r3
 800a93e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800a940:	68d2      	ldr	r2, [r2, #12]
 800a942:	fb03 f202 	mul.w	r2, r3, r2
 800a946:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a948:	fb02 f303 	mul.w	r3, r2, r3
 800a94c:	61fb      	str	r3, [r7, #28]
		  for( j=0;j<font->char_height;j++ )
 800a94e:	2300      	movs	r3, #0
 800a950:	63bb      	str	r3, [r7, #56]	; 0x38
 800a952:	e038      	b.n	800a9c6 <_UG_PutChar+0x25a>
		  {
			 c=actual_char_width;
 800a954:	69bb      	ldr	r3, [r7, #24]
 800a956:	62bb      	str	r3, [r7, #40]	; 0x28
			 for( i=0;i<bn;i++ )
 800a958:	2300      	movs	r3, #0
 800a95a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a95c:	e02c      	b.n	800a9b8 <_UG_PutChar+0x24c>
			 {
				b = font->p[index++];
 800a95e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a960:	681a      	ldr	r2, [r3, #0]
 800a962:	69fb      	ldr	r3, [r7, #28]
 800a964:	1c59      	adds	r1, r3, #1
 800a966:	61f9      	str	r1, [r7, #28]
 800a968:	4413      	add	r3, r2
 800a96a:	781b      	ldrb	r3, [r3, #0]
 800a96c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
				for( k=0;(k<8) && c;k++ )
 800a970:	2300      	movs	r3, #0
 800a972:	637b      	str	r3, [r7, #52]	; 0x34
 800a974:	e017      	b.n	800a9a6 <_UG_PutChar+0x23a>
				{
				   if( b & 0x01 )
 800a976:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a97a:	f003 0301 	and.w	r3, r3, #1
 800a97e:	2b00      	cmp	r3, #0
 800a980:	d003      	beq.n	800a98a <_UG_PutChar+0x21e>
				   {
					  push_pixel(fc);
 800a982:	693b      	ldr	r3, [r7, #16]
 800a984:	6838      	ldr	r0, [r7, #0]
 800a986:	4798      	blx	r3
 800a988:	e002      	b.n	800a990 <_UG_PutChar+0x224>
				   }
				   else
				   {
					  push_pixel(bc);
 800a98a:	693b      	ldr	r3, [r7, #16]
 800a98c:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800a98e:	4798      	blx	r3
				   }
				   b >>= 1;
 800a990:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a994:	085b      	lsrs	r3, r3, #1
 800a996:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
				   c--;
 800a99a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a99c:	3b01      	subs	r3, #1
 800a99e:	62bb      	str	r3, [r7, #40]	; 0x28
				for( k=0;(k<8) && c;k++ )
 800a9a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a9a2:	3301      	adds	r3, #1
 800a9a4:	637b      	str	r3, [r7, #52]	; 0x34
 800a9a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a9a8:	2b07      	cmp	r3, #7
 800a9aa:	d802      	bhi.n	800a9b2 <_UG_PutChar+0x246>
 800a9ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9ae:	2b00      	cmp	r3, #0
 800a9b0:	d1e1      	bne.n	800a976 <_UG_PutChar+0x20a>
			 for( i=0;i<bn;i++ )
 800a9b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a9b4:	3301      	adds	r3, #1
 800a9b6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a9b8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a9ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9bc:	429a      	cmp	r2, r3
 800a9be:	d3ce      	bcc.n	800a95e <_UG_PutChar+0x1f2>
		  for( j=0;j<font->char_height;j++ )
 800a9c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9c2:	3301      	adds	r3, #1
 800a9c4:	63bb      	str	r3, [r7, #56]	; 0x38
 800a9c6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a9c8:	68db      	ldr	r3, [r3, #12]
 800a9ca:	461a      	mov	r2, r3
 800a9cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9ce:	4293      	cmp	r3, r2
 800a9d0:	d3c0      	bcc.n	800a954 <_UG_PutChar+0x1e8>
 800a9d2:	e169      	b.n	800aca8 <_UG_PutChar+0x53c>
				}
			 }
	 	 }
	  }
	  else if (font->font_type == FONT_TYPE_8BPP)
 800a9d4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a9d6:	791b      	ldrb	r3, [r3, #4]
 800a9d8:	2b01      	cmp	r3, #1
 800a9da:	f040 8165 	bne.w	800aca8 <_UG_PutChar+0x53c>
	  {
		   index = (bt - font->start_char)* font->char_height * font->char_width;
 800a9de:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800a9e2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a9e4:	691b      	ldr	r3, [r3, #16]
 800a9e6:	1ad3      	subs	r3, r2, r3
 800a9e8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800a9ea:	68d2      	ldr	r2, [r2, #12]
 800a9ec:	fb02 f303 	mul.w	r3, r2, r3
 800a9f0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800a9f2:	6892      	ldr	r2, [r2, #8]
 800a9f4:	fb02 f303 	mul.w	r3, r2, r3
 800a9f8:	61fb      	str	r3, [r7, #28]
		   for( j=0;j<font->char_height;j++ )
 800a9fa:	2300      	movs	r3, #0
 800a9fc:	63bb      	str	r3, [r7, #56]	; 0x38
 800a9fe:	e05c      	b.n	800aaba <_UG_PutChar+0x34e>
		   {
			  for( i=0;i<actual_char_width;i++ )
 800aa00:	2300      	movs	r3, #0
 800aa02:	63fb      	str	r3, [r7, #60]	; 0x3c
 800aa04:	e04a      	b.n	800aa9c <_UG_PutChar+0x330>
			  {
				 b = font->p[index++];
 800aa06:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800aa08:	681a      	ldr	r2, [r3, #0]
 800aa0a:	69fb      	ldr	r3, [r7, #28]
 800aa0c:	1c59      	adds	r1, r3, #1
 800aa0e:	61f9      	str	r1, [r7, #28]
 800aa10:	4413      	add	r3, r2
 800aa12:	781b      	ldrb	r3, [r3, #0]
 800aa14:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
				 color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 800aa18:	683b      	ldr	r3, [r7, #0]
 800aa1a:	b2db      	uxtb	r3, r3
 800aa1c:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 800aa20:	fb03 f202 	mul.w	r2, r3, r2
 800aa24:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800aa26:	b2db      	uxtb	r3, r3
 800aa28:	f897 1023 	ldrb.w	r1, [r7, #35]	; 0x23
 800aa2c:	f5c1 7180 	rsb	r1, r1, #256	; 0x100
 800aa30:	fb01 f303 	mul.w	r3, r1, r3
 800aa34:	4413      	add	r3, r2
 800aa36:	0a1b      	lsrs	r3, r3, #8
 800aa38:	b2da      	uxtb	r2, r3
				         ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     // Green
 800aa3a:	683b      	ldr	r3, [r7, #0]
 800aa3c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800aa40:	f897 1023 	ldrb.w	r1, [r7, #35]	; 0x23
 800aa44:	fb03 f101 	mul.w	r1, r3, r1
 800aa48:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800aa4a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800aa4e:	f897 0023 	ldrb.w	r0, [r7, #35]	; 0x23
 800aa52:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 800aa56:	fb00 f303 	mul.w	r3, r0, r3
 800aa5a:	440b      	add	r3, r1
 800aa5c:	0a1b      	lsrs	r3, r3, #8
 800aa5e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
				 color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 800aa62:	431a      	orrs	r2, r3
				         ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 800aa64:	683b      	ldr	r3, [r7, #0]
 800aa66:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800aa6a:	f897 1023 	ldrb.w	r1, [r7, #35]	; 0x23
 800aa6e:	fb03 f101 	mul.w	r1, r3, r1
 800aa72:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800aa74:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800aa78:	f897 0023 	ldrb.w	r0, [r7, #35]	; 0x23
 800aa7c:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 800aa80:	fb00 f303 	mul.w	r3, r0, r3
 800aa84:	440b      	add	r3, r1
 800aa86:	0a1b      	lsrs	r3, r3, #8
 800aa88:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
				 color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 800aa8c:	4313      	orrs	r3, r2
 800aa8e:	617b      	str	r3, [r7, #20]
				 push_pixel(color);
 800aa90:	693b      	ldr	r3, [r7, #16]
 800aa92:	6978      	ldr	r0, [r7, #20]
 800aa94:	4798      	blx	r3
			  for( i=0;i<actual_char_width;i++ )
 800aa96:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800aa98:	3301      	adds	r3, #1
 800aa9a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800aa9c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800aa9e:	69bb      	ldr	r3, [r7, #24]
 800aaa0:	429a      	cmp	r2, r3
 800aaa2:	d3b0      	bcc.n	800aa06 <_UG_PutChar+0x29a>
			  }
			  index += font->char_width - actual_char_width;
 800aaa4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800aaa6:	689b      	ldr	r3, [r3, #8]
 800aaa8:	461a      	mov	r2, r3
 800aaaa:	69bb      	ldr	r3, [r7, #24]
 800aaac:	1ad3      	subs	r3, r2, r3
 800aaae:	69fa      	ldr	r2, [r7, #28]
 800aab0:	4413      	add	r3, r2
 800aab2:	61fb      	str	r3, [r7, #28]
		   for( j=0;j<font->char_height;j++ )
 800aab4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aab6:	3301      	adds	r3, #1
 800aab8:	63bb      	str	r3, [r7, #56]	; 0x38
 800aaba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800aabc:	68db      	ldr	r3, [r3, #12]
 800aabe:	461a      	mov	r2, r3
 800aac0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aac2:	4293      	cmp	r3, r2
 800aac4:	d39c      	bcc.n	800aa00 <_UG_PutChar+0x294>
 800aac6:	e0ef      	b.n	800aca8 <_UG_PutChar+0x53c>
	  }
   }
   else
   {
	   /*Not accelerated output*/
	   if (font->font_type == FONT_TYPE_1BPP)
 800aac8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800aaca:	791b      	ldrb	r3, [r3, #4]
 800aacc:	2b00      	cmp	r3, #0
 800aace:	d162      	bne.n	800ab96 <_UG_PutChar+0x42a>
	   {
         index = (bt - font->start_char)* font->char_height * bn;
 800aad0:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800aad4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800aad6:	691b      	ldr	r3, [r3, #16]
 800aad8:	1ad3      	subs	r3, r2, r3
 800aada:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800aadc:	68d2      	ldr	r2, [r2, #12]
 800aade:	fb03 f202 	mul.w	r2, r3, r2
 800aae2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aae4:	fb02 f303 	mul.w	r3, r2, r3
 800aae8:	61fb      	str	r3, [r7, #28]
         for( j=0;j<font->char_height;j++ )
 800aaea:	2300      	movs	r3, #0
 800aaec:	63bb      	str	r3, [r7, #56]	; 0x38
 800aaee:	e04b      	b.n	800ab88 <_UG_PutChar+0x41c>
         {
           xo = x;
 800aaf0:	68bb      	ldr	r3, [r7, #8]
 800aaf2:	633b      	str	r3, [r7, #48]	; 0x30
           c=actual_char_width;
 800aaf4:	69bb      	ldr	r3, [r7, #24]
 800aaf6:	62bb      	str	r3, [r7, #40]	; 0x28
           for( i=0;i<bn;i++ )
 800aaf8:	2300      	movs	r3, #0
 800aafa:	63fb      	str	r3, [r7, #60]	; 0x3c
 800aafc:	e03a      	b.n	800ab74 <_UG_PutChar+0x408>
           {
             b = font->p[index++];
 800aafe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ab00:	681a      	ldr	r2, [r3, #0]
 800ab02:	69fb      	ldr	r3, [r7, #28]
 800ab04:	1c59      	adds	r1, r3, #1
 800ab06:	61f9      	str	r1, [r7, #28]
 800ab08:	4413      	add	r3, r2
 800ab0a:	781b      	ldrb	r3, [r3, #0]
 800ab0c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
             for( k=0;(k<8) && c;k++ )
 800ab10:	2300      	movs	r3, #0
 800ab12:	637b      	str	r3, [r7, #52]	; 0x34
 800ab14:	e025      	b.n	800ab62 <_UG_PutChar+0x3f6>
             {
               if( b & 0x01 )
 800ab16:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800ab1a:	f003 0301 	and.w	r3, r3, #1
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d00a      	beq.n	800ab38 <_UG_PutChar+0x3cc>
               {
                  gui->pset(xo,yo,fc);
 800ab22:	4b04      	ldr	r3, [pc, #16]	; (800ab34 <_UG_PutChar+0x3c8>)
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ab2a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ab2c:	683a      	ldr	r2, [r7, #0]
 800ab2e:	4798      	blx	r3
 800ab30:	e009      	b.n	800ab46 <_UG_PutChar+0x3da>
 800ab32:	bf00      	nop
 800ab34:	20000d24 	.word	0x20000d24
               }
               else
               {
                  gui->pset(xo,yo,bc);
 800ab38:	4b5d      	ldr	r3, [pc, #372]	; (800acb0 <_UG_PutChar+0x544>)
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ab40:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ab42:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800ab44:	4798      	blx	r3
               }
               b >>= 1;
 800ab46:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800ab4a:	085b      	lsrs	r3, r3, #1
 800ab4c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
               xo++;
 800ab50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab52:	3301      	adds	r3, #1
 800ab54:	633b      	str	r3, [r7, #48]	; 0x30
               c--;
 800ab56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab58:	3b01      	subs	r3, #1
 800ab5a:	62bb      	str	r3, [r7, #40]	; 0x28
             for( k=0;(k<8) && c;k++ )
 800ab5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ab5e:	3301      	adds	r3, #1
 800ab60:	637b      	str	r3, [r7, #52]	; 0x34
 800ab62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ab64:	2b07      	cmp	r3, #7
 800ab66:	d802      	bhi.n	800ab6e <_UG_PutChar+0x402>
 800ab68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d1d3      	bne.n	800ab16 <_UG_PutChar+0x3aa>
           for( i=0;i<bn;i++ )
 800ab6e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ab70:	3301      	adds	r3, #1
 800ab72:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ab74:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800ab76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab78:	429a      	cmp	r2, r3
 800ab7a:	d3c0      	bcc.n	800aafe <_UG_PutChar+0x392>
             }
           }
           yo++;
 800ab7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab7e:	3301      	adds	r3, #1
 800ab80:	62fb      	str	r3, [r7, #44]	; 0x2c
         for( j=0;j<font->char_height;j++ )
 800ab82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab84:	3301      	adds	r3, #1
 800ab86:	63bb      	str	r3, [r7, #56]	; 0x38
 800ab88:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ab8a:	68db      	ldr	r3, [r3, #12]
 800ab8c:	461a      	mov	r2, r3
 800ab8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab90:	4293      	cmp	r3, r2
 800ab92:	d3ad      	bcc.n	800aaf0 <_UG_PutChar+0x384>
 800ab94:	e088      	b.n	800aca8 <_UG_PutChar+0x53c>
         }
      }
      else if (font->font_type == FONT_TYPE_8BPP)
 800ab96:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ab98:	791b      	ldrb	r3, [r3, #4]
 800ab9a:	2b01      	cmp	r3, #1
 800ab9c:	f040 8084 	bne.w	800aca8 <_UG_PutChar+0x53c>
      {
         index = (bt - font->start_char)* font->char_height * font->char_width;
 800aba0:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800aba4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800aba6:	691b      	ldr	r3, [r3, #16]
 800aba8:	1ad3      	subs	r3, r2, r3
 800abaa:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800abac:	68d2      	ldr	r2, [r2, #12]
 800abae:	fb02 f303 	mul.w	r3, r2, r3
 800abb2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800abb4:	6892      	ldr	r2, [r2, #8]
 800abb6:	fb02 f303 	mul.w	r3, r2, r3
 800abba:	61fb      	str	r3, [r7, #28]
         for( j=0;j<font->char_height;j++ )
 800abbc:	2300      	movs	r3, #0
 800abbe:	63bb      	str	r3, [r7, #56]	; 0x38
 800abc0:	e068      	b.n	800ac94 <_UG_PutChar+0x528>
         {
            xo = x;
 800abc2:	68bb      	ldr	r3, [r7, #8]
 800abc4:	633b      	str	r3, [r7, #48]	; 0x30
            for( i=0;i<actual_char_width;i++ )
 800abc6:	2300      	movs	r3, #0
 800abc8:	63fb      	str	r3, [r7, #60]	; 0x3c
 800abca:	e051      	b.n	800ac70 <_UG_PutChar+0x504>
            {
               b = font->p[index++];
 800abcc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800abce:	681a      	ldr	r2, [r3, #0]
 800abd0:	69fb      	ldr	r3, [r7, #28]
 800abd2:	1c59      	adds	r1, r3, #1
 800abd4:	61f9      	str	r1, [r7, #28]
 800abd6:	4413      	add	r3, r2
 800abd8:	781b      	ldrb	r3, [r3, #0]
 800abda:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
               color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 800abde:	683b      	ldr	r3, [r7, #0]
 800abe0:	b2db      	uxtb	r3, r3
 800abe2:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 800abe6:	fb03 f202 	mul.w	r2, r3, r2
 800abea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800abec:	b2db      	uxtb	r3, r3
 800abee:	f897 1023 	ldrb.w	r1, [r7, #35]	; 0x23
 800abf2:	f5c1 7180 	rsb	r1, r1, #256	; 0x100
 800abf6:	fb01 f303 	mul.w	r3, r1, r3
 800abfa:	4413      	add	r3, r2
 800abfc:	0a1b      	lsrs	r3, r3, #8
 800abfe:	b2da      	uxtb	r2, r3
                       ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     // Green
 800ac00:	683b      	ldr	r3, [r7, #0]
 800ac02:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800ac06:	f897 1023 	ldrb.w	r1, [r7, #35]	; 0x23
 800ac0a:	fb03 f101 	mul.w	r1, r3, r1
 800ac0e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ac10:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800ac14:	f897 0023 	ldrb.w	r0, [r7, #35]	; 0x23
 800ac18:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 800ac1c:	fb00 f303 	mul.w	r3, r0, r3
 800ac20:	440b      	add	r3, r1
 800ac22:	0a1b      	lsrs	r3, r3, #8
 800ac24:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
               color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 800ac28:	431a      	orrs	r2, r3
                       ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 800ac2a:	683b      	ldr	r3, [r7, #0]
 800ac2c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800ac30:	f897 1023 	ldrb.w	r1, [r7, #35]	; 0x23
 800ac34:	fb03 f101 	mul.w	r1, r3, r1
 800ac38:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ac3a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800ac3e:	f897 0023 	ldrb.w	r0, [r7, #35]	; 0x23
 800ac42:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 800ac46:	fb00 f303 	mul.w	r3, r0, r3
 800ac4a:	440b      	add	r3, r1
 800ac4c:	0a1b      	lsrs	r3, r3, #8
 800ac4e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
               color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 800ac52:	4313      	orrs	r3, r2
 800ac54:	617b      	str	r3, [r7, #20]
               gui->pset(xo,yo,color);
 800ac56:	4b16      	ldr	r3, [pc, #88]	; (800acb0 <_UG_PutChar+0x544>)
 800ac58:	681b      	ldr	r3, [r3, #0]
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ac5e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ac60:	697a      	ldr	r2, [r7, #20]
 800ac62:	4798      	blx	r3
               xo++;
 800ac64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac66:	3301      	adds	r3, #1
 800ac68:	633b      	str	r3, [r7, #48]	; 0x30
            for( i=0;i<actual_char_width;i++ )
 800ac6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ac6c:	3301      	adds	r3, #1
 800ac6e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ac70:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800ac72:	69bb      	ldr	r3, [r7, #24]
 800ac74:	429a      	cmp	r2, r3
 800ac76:	d3a9      	bcc.n	800abcc <_UG_PutChar+0x460>
            }
            index += font->char_width - actual_char_width;
 800ac78:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ac7a:	689b      	ldr	r3, [r3, #8]
 800ac7c:	461a      	mov	r2, r3
 800ac7e:	69bb      	ldr	r3, [r7, #24]
 800ac80:	1ad3      	subs	r3, r2, r3
 800ac82:	69fa      	ldr	r2, [r7, #28]
 800ac84:	4413      	add	r3, r2
 800ac86:	61fb      	str	r3, [r7, #28]
            yo++;
 800ac88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac8a:	3301      	adds	r3, #1
 800ac8c:	62fb      	str	r3, [r7, #44]	; 0x2c
         for( j=0;j<font->char_height;j++ )
 800ac8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac90:	3301      	adds	r3, #1
 800ac92:	63bb      	str	r3, [r7, #56]	; 0x38
 800ac94:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ac96:	68db      	ldr	r3, [r3, #12]
 800ac98:	461a      	mov	r2, r3
 800ac9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac9c:	4293      	cmp	r3, r2
 800ac9e:	d390      	bcc.n	800abc2 <_UG_PutChar+0x456>
 800aca0:	e002      	b.n	800aca8 <_UG_PutChar+0x53c>
   if (bt < font->start_char || bt > font->end_char) return;
 800aca2:	bf00      	nop
 800aca4:	e000      	b.n	800aca8 <_UG_PutChar+0x53c>
   if ( !bn ) return;
 800aca6:	bf00      	nop
         }
      }
   }
}
 800aca8:	3744      	adds	r7, #68	; 0x44
 800acaa:	46bd      	mov	sp, r7
 800acac:	bd90      	pop	{r4, r7, pc}
 800acae:	bf00      	nop
 800acb0:	20000d24 	.word	0x20000d24

0800acb4 <sqrt>:
 800acb4:	b538      	push	{r3, r4, r5, lr}
 800acb6:	ed2d 8b02 	vpush	{d8}
 800acba:	ec55 4b10 	vmov	r4, r5, d0
 800acbe:	f000 f825 	bl	800ad0c <__ieee754_sqrt>
 800acc2:	4622      	mov	r2, r4
 800acc4:	462b      	mov	r3, r5
 800acc6:	4620      	mov	r0, r4
 800acc8:	4629      	mov	r1, r5
 800acca:	eeb0 8a40 	vmov.f32	s16, s0
 800acce:	eef0 8a60 	vmov.f32	s17, s1
 800acd2:	f7f5 ff4b 	bl	8000b6c <__aeabi_dcmpun>
 800acd6:	b990      	cbnz	r0, 800acfe <sqrt+0x4a>
 800acd8:	2200      	movs	r2, #0
 800acda:	2300      	movs	r3, #0
 800acdc:	4620      	mov	r0, r4
 800acde:	4629      	mov	r1, r5
 800ace0:	f7f5 ff1c 	bl	8000b1c <__aeabi_dcmplt>
 800ace4:	b158      	cbz	r0, 800acfe <sqrt+0x4a>
 800ace6:	f000 f8c3 	bl	800ae70 <__errno>
 800acea:	2321      	movs	r3, #33	; 0x21
 800acec:	6003      	str	r3, [r0, #0]
 800acee:	2200      	movs	r2, #0
 800acf0:	2300      	movs	r3, #0
 800acf2:	4610      	mov	r0, r2
 800acf4:	4619      	mov	r1, r3
 800acf6:	f7f5 fdc9 	bl	800088c <__aeabi_ddiv>
 800acfa:	ec41 0b18 	vmov	d8, r0, r1
 800acfe:	eeb0 0a48 	vmov.f32	s0, s16
 800ad02:	eef0 0a68 	vmov.f32	s1, s17
 800ad06:	ecbd 8b02 	vpop	{d8}
 800ad0a:	bd38      	pop	{r3, r4, r5, pc}

0800ad0c <__ieee754_sqrt>:
 800ad0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad10:	ec55 4b10 	vmov	r4, r5, d0
 800ad14:	4e55      	ldr	r6, [pc, #340]	; (800ae6c <__ieee754_sqrt+0x160>)
 800ad16:	43ae      	bics	r6, r5
 800ad18:	ee10 0a10 	vmov	r0, s0
 800ad1c:	ee10 3a10 	vmov	r3, s0
 800ad20:	462a      	mov	r2, r5
 800ad22:	4629      	mov	r1, r5
 800ad24:	d110      	bne.n	800ad48 <__ieee754_sqrt+0x3c>
 800ad26:	ee10 2a10 	vmov	r2, s0
 800ad2a:	462b      	mov	r3, r5
 800ad2c:	f7f5 fc84 	bl	8000638 <__aeabi_dmul>
 800ad30:	4602      	mov	r2, r0
 800ad32:	460b      	mov	r3, r1
 800ad34:	4620      	mov	r0, r4
 800ad36:	4629      	mov	r1, r5
 800ad38:	f7f5 fac8 	bl	80002cc <__adddf3>
 800ad3c:	4604      	mov	r4, r0
 800ad3e:	460d      	mov	r5, r1
 800ad40:	ec45 4b10 	vmov	d0, r4, r5
 800ad44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad48:	2d00      	cmp	r5, #0
 800ad4a:	dc10      	bgt.n	800ad6e <__ieee754_sqrt+0x62>
 800ad4c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800ad50:	4330      	orrs	r0, r6
 800ad52:	d0f5      	beq.n	800ad40 <__ieee754_sqrt+0x34>
 800ad54:	b15d      	cbz	r5, 800ad6e <__ieee754_sqrt+0x62>
 800ad56:	ee10 2a10 	vmov	r2, s0
 800ad5a:	462b      	mov	r3, r5
 800ad5c:	ee10 0a10 	vmov	r0, s0
 800ad60:	f7f5 fab2 	bl	80002c8 <__aeabi_dsub>
 800ad64:	4602      	mov	r2, r0
 800ad66:	460b      	mov	r3, r1
 800ad68:	f7f5 fd90 	bl	800088c <__aeabi_ddiv>
 800ad6c:	e7e6      	b.n	800ad3c <__ieee754_sqrt+0x30>
 800ad6e:	1512      	asrs	r2, r2, #20
 800ad70:	d074      	beq.n	800ae5c <__ieee754_sqrt+0x150>
 800ad72:	07d4      	lsls	r4, r2, #31
 800ad74:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800ad78:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800ad7c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800ad80:	bf5e      	ittt	pl
 800ad82:	0fda      	lsrpl	r2, r3, #31
 800ad84:	005b      	lslpl	r3, r3, #1
 800ad86:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800ad8a:	2400      	movs	r4, #0
 800ad8c:	0fda      	lsrs	r2, r3, #31
 800ad8e:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800ad92:	107f      	asrs	r7, r7, #1
 800ad94:	005b      	lsls	r3, r3, #1
 800ad96:	2516      	movs	r5, #22
 800ad98:	4620      	mov	r0, r4
 800ad9a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800ad9e:	1886      	adds	r6, r0, r2
 800ada0:	428e      	cmp	r6, r1
 800ada2:	bfde      	ittt	le
 800ada4:	1b89      	suble	r1, r1, r6
 800ada6:	18b0      	addle	r0, r6, r2
 800ada8:	18a4      	addle	r4, r4, r2
 800adaa:	0049      	lsls	r1, r1, #1
 800adac:	3d01      	subs	r5, #1
 800adae:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800adb2:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800adb6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800adba:	d1f0      	bne.n	800ad9e <__ieee754_sqrt+0x92>
 800adbc:	462a      	mov	r2, r5
 800adbe:	f04f 0e20 	mov.w	lr, #32
 800adc2:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800adc6:	4281      	cmp	r1, r0
 800adc8:	eb06 0c05 	add.w	ip, r6, r5
 800adcc:	dc02      	bgt.n	800add4 <__ieee754_sqrt+0xc8>
 800adce:	d113      	bne.n	800adf8 <__ieee754_sqrt+0xec>
 800add0:	459c      	cmp	ip, r3
 800add2:	d811      	bhi.n	800adf8 <__ieee754_sqrt+0xec>
 800add4:	f1bc 0f00 	cmp.w	ip, #0
 800add8:	eb0c 0506 	add.w	r5, ip, r6
 800addc:	da43      	bge.n	800ae66 <__ieee754_sqrt+0x15a>
 800adde:	2d00      	cmp	r5, #0
 800ade0:	db41      	blt.n	800ae66 <__ieee754_sqrt+0x15a>
 800ade2:	f100 0801 	add.w	r8, r0, #1
 800ade6:	1a09      	subs	r1, r1, r0
 800ade8:	459c      	cmp	ip, r3
 800adea:	bf88      	it	hi
 800adec:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800adf0:	eba3 030c 	sub.w	r3, r3, ip
 800adf4:	4432      	add	r2, r6
 800adf6:	4640      	mov	r0, r8
 800adf8:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800adfc:	f1be 0e01 	subs.w	lr, lr, #1
 800ae00:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800ae04:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800ae08:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800ae0c:	d1db      	bne.n	800adc6 <__ieee754_sqrt+0xba>
 800ae0e:	430b      	orrs	r3, r1
 800ae10:	d006      	beq.n	800ae20 <__ieee754_sqrt+0x114>
 800ae12:	1c50      	adds	r0, r2, #1
 800ae14:	bf13      	iteet	ne
 800ae16:	3201      	addne	r2, #1
 800ae18:	3401      	addeq	r4, #1
 800ae1a:	4672      	moveq	r2, lr
 800ae1c:	f022 0201 	bicne.w	r2, r2, #1
 800ae20:	1063      	asrs	r3, r4, #1
 800ae22:	0852      	lsrs	r2, r2, #1
 800ae24:	07e1      	lsls	r1, r4, #31
 800ae26:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800ae2a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800ae2e:	bf48      	it	mi
 800ae30:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800ae34:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800ae38:	4614      	mov	r4, r2
 800ae3a:	e781      	b.n	800ad40 <__ieee754_sqrt+0x34>
 800ae3c:	0ad9      	lsrs	r1, r3, #11
 800ae3e:	3815      	subs	r0, #21
 800ae40:	055b      	lsls	r3, r3, #21
 800ae42:	2900      	cmp	r1, #0
 800ae44:	d0fa      	beq.n	800ae3c <__ieee754_sqrt+0x130>
 800ae46:	02cd      	lsls	r5, r1, #11
 800ae48:	d50a      	bpl.n	800ae60 <__ieee754_sqrt+0x154>
 800ae4a:	f1c2 0420 	rsb	r4, r2, #32
 800ae4e:	fa23 f404 	lsr.w	r4, r3, r4
 800ae52:	1e55      	subs	r5, r2, #1
 800ae54:	4093      	lsls	r3, r2
 800ae56:	4321      	orrs	r1, r4
 800ae58:	1b42      	subs	r2, r0, r5
 800ae5a:	e78a      	b.n	800ad72 <__ieee754_sqrt+0x66>
 800ae5c:	4610      	mov	r0, r2
 800ae5e:	e7f0      	b.n	800ae42 <__ieee754_sqrt+0x136>
 800ae60:	0049      	lsls	r1, r1, #1
 800ae62:	3201      	adds	r2, #1
 800ae64:	e7ef      	b.n	800ae46 <__ieee754_sqrt+0x13a>
 800ae66:	4680      	mov	r8, r0
 800ae68:	e7bd      	b.n	800ade6 <__ieee754_sqrt+0xda>
 800ae6a:	bf00      	nop
 800ae6c:	7ff00000 	.word	0x7ff00000

0800ae70 <__errno>:
 800ae70:	4b01      	ldr	r3, [pc, #4]	; (800ae78 <__errno+0x8>)
 800ae72:	6818      	ldr	r0, [r3, #0]
 800ae74:	4770      	bx	lr
 800ae76:	bf00      	nop
 800ae78:	2000002c 	.word	0x2000002c

0800ae7c <__libc_init_array>:
 800ae7c:	b570      	push	{r4, r5, r6, lr}
 800ae7e:	4d0d      	ldr	r5, [pc, #52]	; (800aeb4 <__libc_init_array+0x38>)
 800ae80:	4c0d      	ldr	r4, [pc, #52]	; (800aeb8 <__libc_init_array+0x3c>)
 800ae82:	1b64      	subs	r4, r4, r5
 800ae84:	10a4      	asrs	r4, r4, #2
 800ae86:	2600      	movs	r6, #0
 800ae88:	42a6      	cmp	r6, r4
 800ae8a:	d109      	bne.n	800aea0 <__libc_init_array+0x24>
 800ae8c:	4d0b      	ldr	r5, [pc, #44]	; (800aebc <__libc_init_array+0x40>)
 800ae8e:	4c0c      	ldr	r4, [pc, #48]	; (800aec0 <__libc_init_array+0x44>)
 800ae90:	f001 fb48 	bl	800c524 <_init>
 800ae94:	1b64      	subs	r4, r4, r5
 800ae96:	10a4      	asrs	r4, r4, #2
 800ae98:	2600      	movs	r6, #0
 800ae9a:	42a6      	cmp	r6, r4
 800ae9c:	d105      	bne.n	800aeaa <__libc_init_array+0x2e>
 800ae9e:	bd70      	pop	{r4, r5, r6, pc}
 800aea0:	f855 3b04 	ldr.w	r3, [r5], #4
 800aea4:	4798      	blx	r3
 800aea6:	3601      	adds	r6, #1
 800aea8:	e7ee      	b.n	800ae88 <__libc_init_array+0xc>
 800aeaa:	f855 3b04 	ldr.w	r3, [r5], #4
 800aeae:	4798      	blx	r3
 800aeb0:	3601      	adds	r6, #1
 800aeb2:	e7f2      	b.n	800ae9a <__libc_init_array+0x1e>
 800aeb4:	0807ff60 	.word	0x0807ff60
 800aeb8:	0807ff60 	.word	0x0807ff60
 800aebc:	0807ff60 	.word	0x0807ff60
 800aec0:	0807ff64 	.word	0x0807ff64

0800aec4 <malloc>:
 800aec4:	4b02      	ldr	r3, [pc, #8]	; (800aed0 <malloc+0xc>)
 800aec6:	4601      	mov	r1, r0
 800aec8:	6818      	ldr	r0, [r3, #0]
 800aeca:	f000 b88d 	b.w	800afe8 <_malloc_r>
 800aece:	bf00      	nop
 800aed0:	2000002c 	.word	0x2000002c

0800aed4 <free>:
 800aed4:	4b02      	ldr	r3, [pc, #8]	; (800aee0 <free+0xc>)
 800aed6:	4601      	mov	r1, r0
 800aed8:	6818      	ldr	r0, [r3, #0]
 800aeda:	f000 b819 	b.w	800af10 <_free_r>
 800aede:	bf00      	nop
 800aee0:	2000002c 	.word	0x2000002c

0800aee4 <memcpy>:
 800aee4:	440a      	add	r2, r1
 800aee6:	4291      	cmp	r1, r2
 800aee8:	f100 33ff 	add.w	r3, r0, #4294967295
 800aeec:	d100      	bne.n	800aef0 <memcpy+0xc>
 800aeee:	4770      	bx	lr
 800aef0:	b510      	push	{r4, lr}
 800aef2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aef6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800aefa:	4291      	cmp	r1, r2
 800aefc:	d1f9      	bne.n	800aef2 <memcpy+0xe>
 800aefe:	bd10      	pop	{r4, pc}

0800af00 <memset>:
 800af00:	4402      	add	r2, r0
 800af02:	4603      	mov	r3, r0
 800af04:	4293      	cmp	r3, r2
 800af06:	d100      	bne.n	800af0a <memset+0xa>
 800af08:	4770      	bx	lr
 800af0a:	f803 1b01 	strb.w	r1, [r3], #1
 800af0e:	e7f9      	b.n	800af04 <memset+0x4>

0800af10 <_free_r>:
 800af10:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800af12:	2900      	cmp	r1, #0
 800af14:	d044      	beq.n	800afa0 <_free_r+0x90>
 800af16:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800af1a:	9001      	str	r0, [sp, #4]
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	f1a1 0404 	sub.w	r4, r1, #4
 800af22:	bfb8      	it	lt
 800af24:	18e4      	addlt	r4, r4, r3
 800af26:	f000 fd5d 	bl	800b9e4 <__malloc_lock>
 800af2a:	4a1e      	ldr	r2, [pc, #120]	; (800afa4 <_free_r+0x94>)
 800af2c:	9801      	ldr	r0, [sp, #4]
 800af2e:	6813      	ldr	r3, [r2, #0]
 800af30:	b933      	cbnz	r3, 800af40 <_free_r+0x30>
 800af32:	6063      	str	r3, [r4, #4]
 800af34:	6014      	str	r4, [r2, #0]
 800af36:	b003      	add	sp, #12
 800af38:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800af3c:	f000 bd58 	b.w	800b9f0 <__malloc_unlock>
 800af40:	42a3      	cmp	r3, r4
 800af42:	d908      	bls.n	800af56 <_free_r+0x46>
 800af44:	6825      	ldr	r5, [r4, #0]
 800af46:	1961      	adds	r1, r4, r5
 800af48:	428b      	cmp	r3, r1
 800af4a:	bf01      	itttt	eq
 800af4c:	6819      	ldreq	r1, [r3, #0]
 800af4e:	685b      	ldreq	r3, [r3, #4]
 800af50:	1949      	addeq	r1, r1, r5
 800af52:	6021      	streq	r1, [r4, #0]
 800af54:	e7ed      	b.n	800af32 <_free_r+0x22>
 800af56:	461a      	mov	r2, r3
 800af58:	685b      	ldr	r3, [r3, #4]
 800af5a:	b10b      	cbz	r3, 800af60 <_free_r+0x50>
 800af5c:	42a3      	cmp	r3, r4
 800af5e:	d9fa      	bls.n	800af56 <_free_r+0x46>
 800af60:	6811      	ldr	r1, [r2, #0]
 800af62:	1855      	adds	r5, r2, r1
 800af64:	42a5      	cmp	r5, r4
 800af66:	d10b      	bne.n	800af80 <_free_r+0x70>
 800af68:	6824      	ldr	r4, [r4, #0]
 800af6a:	4421      	add	r1, r4
 800af6c:	1854      	adds	r4, r2, r1
 800af6e:	42a3      	cmp	r3, r4
 800af70:	6011      	str	r1, [r2, #0]
 800af72:	d1e0      	bne.n	800af36 <_free_r+0x26>
 800af74:	681c      	ldr	r4, [r3, #0]
 800af76:	685b      	ldr	r3, [r3, #4]
 800af78:	6053      	str	r3, [r2, #4]
 800af7a:	4421      	add	r1, r4
 800af7c:	6011      	str	r1, [r2, #0]
 800af7e:	e7da      	b.n	800af36 <_free_r+0x26>
 800af80:	d902      	bls.n	800af88 <_free_r+0x78>
 800af82:	230c      	movs	r3, #12
 800af84:	6003      	str	r3, [r0, #0]
 800af86:	e7d6      	b.n	800af36 <_free_r+0x26>
 800af88:	6825      	ldr	r5, [r4, #0]
 800af8a:	1961      	adds	r1, r4, r5
 800af8c:	428b      	cmp	r3, r1
 800af8e:	bf04      	itt	eq
 800af90:	6819      	ldreq	r1, [r3, #0]
 800af92:	685b      	ldreq	r3, [r3, #4]
 800af94:	6063      	str	r3, [r4, #4]
 800af96:	bf04      	itt	eq
 800af98:	1949      	addeq	r1, r1, r5
 800af9a:	6021      	streq	r1, [r4, #0]
 800af9c:	6054      	str	r4, [r2, #4]
 800af9e:	e7ca      	b.n	800af36 <_free_r+0x26>
 800afa0:	b003      	add	sp, #12
 800afa2:	bd30      	pop	{r4, r5, pc}
 800afa4:	20000d28 	.word	0x20000d28

0800afa8 <sbrk_aligned>:
 800afa8:	b570      	push	{r4, r5, r6, lr}
 800afaa:	4e0e      	ldr	r6, [pc, #56]	; (800afe4 <sbrk_aligned+0x3c>)
 800afac:	460c      	mov	r4, r1
 800afae:	6831      	ldr	r1, [r6, #0]
 800afb0:	4605      	mov	r5, r0
 800afb2:	b911      	cbnz	r1, 800afba <sbrk_aligned+0x12>
 800afb4:	f000 f910 	bl	800b1d8 <_sbrk_r>
 800afb8:	6030      	str	r0, [r6, #0]
 800afba:	4621      	mov	r1, r4
 800afbc:	4628      	mov	r0, r5
 800afbe:	f000 f90b 	bl	800b1d8 <_sbrk_r>
 800afc2:	1c43      	adds	r3, r0, #1
 800afc4:	d00a      	beq.n	800afdc <sbrk_aligned+0x34>
 800afc6:	1cc4      	adds	r4, r0, #3
 800afc8:	f024 0403 	bic.w	r4, r4, #3
 800afcc:	42a0      	cmp	r0, r4
 800afce:	d007      	beq.n	800afe0 <sbrk_aligned+0x38>
 800afd0:	1a21      	subs	r1, r4, r0
 800afd2:	4628      	mov	r0, r5
 800afd4:	f000 f900 	bl	800b1d8 <_sbrk_r>
 800afd8:	3001      	adds	r0, #1
 800afda:	d101      	bne.n	800afe0 <sbrk_aligned+0x38>
 800afdc:	f04f 34ff 	mov.w	r4, #4294967295
 800afe0:	4620      	mov	r0, r4
 800afe2:	bd70      	pop	{r4, r5, r6, pc}
 800afe4:	20000d2c 	.word	0x20000d2c

0800afe8 <_malloc_r>:
 800afe8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800afec:	1ccd      	adds	r5, r1, #3
 800afee:	f025 0503 	bic.w	r5, r5, #3
 800aff2:	3508      	adds	r5, #8
 800aff4:	2d0c      	cmp	r5, #12
 800aff6:	bf38      	it	cc
 800aff8:	250c      	movcc	r5, #12
 800affa:	2d00      	cmp	r5, #0
 800affc:	4607      	mov	r7, r0
 800affe:	db01      	blt.n	800b004 <_malloc_r+0x1c>
 800b000:	42a9      	cmp	r1, r5
 800b002:	d905      	bls.n	800b010 <_malloc_r+0x28>
 800b004:	230c      	movs	r3, #12
 800b006:	603b      	str	r3, [r7, #0]
 800b008:	2600      	movs	r6, #0
 800b00a:	4630      	mov	r0, r6
 800b00c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b010:	4e2e      	ldr	r6, [pc, #184]	; (800b0cc <_malloc_r+0xe4>)
 800b012:	f000 fce7 	bl	800b9e4 <__malloc_lock>
 800b016:	6833      	ldr	r3, [r6, #0]
 800b018:	461c      	mov	r4, r3
 800b01a:	bb34      	cbnz	r4, 800b06a <_malloc_r+0x82>
 800b01c:	4629      	mov	r1, r5
 800b01e:	4638      	mov	r0, r7
 800b020:	f7ff ffc2 	bl	800afa8 <sbrk_aligned>
 800b024:	1c43      	adds	r3, r0, #1
 800b026:	4604      	mov	r4, r0
 800b028:	d14d      	bne.n	800b0c6 <_malloc_r+0xde>
 800b02a:	6834      	ldr	r4, [r6, #0]
 800b02c:	4626      	mov	r6, r4
 800b02e:	2e00      	cmp	r6, #0
 800b030:	d140      	bne.n	800b0b4 <_malloc_r+0xcc>
 800b032:	6823      	ldr	r3, [r4, #0]
 800b034:	4631      	mov	r1, r6
 800b036:	4638      	mov	r0, r7
 800b038:	eb04 0803 	add.w	r8, r4, r3
 800b03c:	f000 f8cc 	bl	800b1d8 <_sbrk_r>
 800b040:	4580      	cmp	r8, r0
 800b042:	d13a      	bne.n	800b0ba <_malloc_r+0xd2>
 800b044:	6821      	ldr	r1, [r4, #0]
 800b046:	3503      	adds	r5, #3
 800b048:	1a6d      	subs	r5, r5, r1
 800b04a:	f025 0503 	bic.w	r5, r5, #3
 800b04e:	3508      	adds	r5, #8
 800b050:	2d0c      	cmp	r5, #12
 800b052:	bf38      	it	cc
 800b054:	250c      	movcc	r5, #12
 800b056:	4629      	mov	r1, r5
 800b058:	4638      	mov	r0, r7
 800b05a:	f7ff ffa5 	bl	800afa8 <sbrk_aligned>
 800b05e:	3001      	adds	r0, #1
 800b060:	d02b      	beq.n	800b0ba <_malloc_r+0xd2>
 800b062:	6823      	ldr	r3, [r4, #0]
 800b064:	442b      	add	r3, r5
 800b066:	6023      	str	r3, [r4, #0]
 800b068:	e00e      	b.n	800b088 <_malloc_r+0xa0>
 800b06a:	6822      	ldr	r2, [r4, #0]
 800b06c:	1b52      	subs	r2, r2, r5
 800b06e:	d41e      	bmi.n	800b0ae <_malloc_r+0xc6>
 800b070:	2a0b      	cmp	r2, #11
 800b072:	d916      	bls.n	800b0a2 <_malloc_r+0xba>
 800b074:	1961      	adds	r1, r4, r5
 800b076:	42a3      	cmp	r3, r4
 800b078:	6025      	str	r5, [r4, #0]
 800b07a:	bf18      	it	ne
 800b07c:	6059      	strne	r1, [r3, #4]
 800b07e:	6863      	ldr	r3, [r4, #4]
 800b080:	bf08      	it	eq
 800b082:	6031      	streq	r1, [r6, #0]
 800b084:	5162      	str	r2, [r4, r5]
 800b086:	604b      	str	r3, [r1, #4]
 800b088:	4638      	mov	r0, r7
 800b08a:	f104 060b 	add.w	r6, r4, #11
 800b08e:	f000 fcaf 	bl	800b9f0 <__malloc_unlock>
 800b092:	f026 0607 	bic.w	r6, r6, #7
 800b096:	1d23      	adds	r3, r4, #4
 800b098:	1af2      	subs	r2, r6, r3
 800b09a:	d0b6      	beq.n	800b00a <_malloc_r+0x22>
 800b09c:	1b9b      	subs	r3, r3, r6
 800b09e:	50a3      	str	r3, [r4, r2]
 800b0a0:	e7b3      	b.n	800b00a <_malloc_r+0x22>
 800b0a2:	6862      	ldr	r2, [r4, #4]
 800b0a4:	42a3      	cmp	r3, r4
 800b0a6:	bf0c      	ite	eq
 800b0a8:	6032      	streq	r2, [r6, #0]
 800b0aa:	605a      	strne	r2, [r3, #4]
 800b0ac:	e7ec      	b.n	800b088 <_malloc_r+0xa0>
 800b0ae:	4623      	mov	r3, r4
 800b0b0:	6864      	ldr	r4, [r4, #4]
 800b0b2:	e7b2      	b.n	800b01a <_malloc_r+0x32>
 800b0b4:	4634      	mov	r4, r6
 800b0b6:	6876      	ldr	r6, [r6, #4]
 800b0b8:	e7b9      	b.n	800b02e <_malloc_r+0x46>
 800b0ba:	230c      	movs	r3, #12
 800b0bc:	603b      	str	r3, [r7, #0]
 800b0be:	4638      	mov	r0, r7
 800b0c0:	f000 fc96 	bl	800b9f0 <__malloc_unlock>
 800b0c4:	e7a1      	b.n	800b00a <_malloc_r+0x22>
 800b0c6:	6025      	str	r5, [r4, #0]
 800b0c8:	e7de      	b.n	800b088 <_malloc_r+0xa0>
 800b0ca:	bf00      	nop
 800b0cc:	20000d28 	.word	0x20000d28

0800b0d0 <iprintf>:
 800b0d0:	b40f      	push	{r0, r1, r2, r3}
 800b0d2:	4b0a      	ldr	r3, [pc, #40]	; (800b0fc <iprintf+0x2c>)
 800b0d4:	b513      	push	{r0, r1, r4, lr}
 800b0d6:	681c      	ldr	r4, [r3, #0]
 800b0d8:	b124      	cbz	r4, 800b0e4 <iprintf+0x14>
 800b0da:	69a3      	ldr	r3, [r4, #24]
 800b0dc:	b913      	cbnz	r3, 800b0e4 <iprintf+0x14>
 800b0de:	4620      	mov	r0, r4
 800b0e0:	f000 fb68 	bl	800b7b4 <__sinit>
 800b0e4:	ab05      	add	r3, sp, #20
 800b0e6:	9a04      	ldr	r2, [sp, #16]
 800b0e8:	68a1      	ldr	r1, [r4, #8]
 800b0ea:	9301      	str	r3, [sp, #4]
 800b0ec:	4620      	mov	r0, r4
 800b0ee:	f000 fe0b 	bl	800bd08 <_vfiprintf_r>
 800b0f2:	b002      	add	sp, #8
 800b0f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b0f8:	b004      	add	sp, #16
 800b0fa:	4770      	bx	lr
 800b0fc:	2000002c 	.word	0x2000002c

0800b100 <srand>:
 800b100:	b538      	push	{r3, r4, r5, lr}
 800b102:	4b10      	ldr	r3, [pc, #64]	; (800b144 <srand+0x44>)
 800b104:	681d      	ldr	r5, [r3, #0]
 800b106:	6bab      	ldr	r3, [r5, #56]	; 0x38
 800b108:	4604      	mov	r4, r0
 800b10a:	b9b3      	cbnz	r3, 800b13a <srand+0x3a>
 800b10c:	2018      	movs	r0, #24
 800b10e:	f7ff fed9 	bl	800aec4 <malloc>
 800b112:	4602      	mov	r2, r0
 800b114:	63a8      	str	r0, [r5, #56]	; 0x38
 800b116:	b920      	cbnz	r0, 800b122 <srand+0x22>
 800b118:	4b0b      	ldr	r3, [pc, #44]	; (800b148 <srand+0x48>)
 800b11a:	480c      	ldr	r0, [pc, #48]	; (800b14c <srand+0x4c>)
 800b11c:	2142      	movs	r1, #66	; 0x42
 800b11e:	f000 fa11 	bl	800b544 <__assert_func>
 800b122:	490b      	ldr	r1, [pc, #44]	; (800b150 <srand+0x50>)
 800b124:	4b0b      	ldr	r3, [pc, #44]	; (800b154 <srand+0x54>)
 800b126:	e9c0 1300 	strd	r1, r3, [r0]
 800b12a:	4b0b      	ldr	r3, [pc, #44]	; (800b158 <srand+0x58>)
 800b12c:	6083      	str	r3, [r0, #8]
 800b12e:	230b      	movs	r3, #11
 800b130:	8183      	strh	r3, [r0, #12]
 800b132:	2100      	movs	r1, #0
 800b134:	2001      	movs	r0, #1
 800b136:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800b13a:	6bab      	ldr	r3, [r5, #56]	; 0x38
 800b13c:	2200      	movs	r2, #0
 800b13e:	611c      	str	r4, [r3, #16]
 800b140:	615a      	str	r2, [r3, #20]
 800b142:	bd38      	pop	{r3, r4, r5, pc}
 800b144:	2000002c 	.word	0x2000002c
 800b148:	0807fe1c 	.word	0x0807fe1c
 800b14c:	0807fe33 	.word	0x0807fe33
 800b150:	abcd330e 	.word	0xabcd330e
 800b154:	e66d1234 	.word	0xe66d1234
 800b158:	0005deec 	.word	0x0005deec

0800b15c <rand>:
 800b15c:	4b16      	ldr	r3, [pc, #88]	; (800b1b8 <rand+0x5c>)
 800b15e:	b510      	push	{r4, lr}
 800b160:	681c      	ldr	r4, [r3, #0]
 800b162:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800b164:	b9b3      	cbnz	r3, 800b194 <rand+0x38>
 800b166:	2018      	movs	r0, #24
 800b168:	f7ff feac 	bl	800aec4 <malloc>
 800b16c:	63a0      	str	r0, [r4, #56]	; 0x38
 800b16e:	b928      	cbnz	r0, 800b17c <rand+0x20>
 800b170:	4602      	mov	r2, r0
 800b172:	4b12      	ldr	r3, [pc, #72]	; (800b1bc <rand+0x60>)
 800b174:	4812      	ldr	r0, [pc, #72]	; (800b1c0 <rand+0x64>)
 800b176:	214e      	movs	r1, #78	; 0x4e
 800b178:	f000 f9e4 	bl	800b544 <__assert_func>
 800b17c:	4a11      	ldr	r2, [pc, #68]	; (800b1c4 <rand+0x68>)
 800b17e:	4b12      	ldr	r3, [pc, #72]	; (800b1c8 <rand+0x6c>)
 800b180:	e9c0 2300 	strd	r2, r3, [r0]
 800b184:	4b11      	ldr	r3, [pc, #68]	; (800b1cc <rand+0x70>)
 800b186:	6083      	str	r3, [r0, #8]
 800b188:	230b      	movs	r3, #11
 800b18a:	8183      	strh	r3, [r0, #12]
 800b18c:	2201      	movs	r2, #1
 800b18e:	2300      	movs	r3, #0
 800b190:	e9c0 2304 	strd	r2, r3, [r0, #16]
 800b194:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 800b196:	4a0e      	ldr	r2, [pc, #56]	; (800b1d0 <rand+0x74>)
 800b198:	6920      	ldr	r0, [r4, #16]
 800b19a:	6963      	ldr	r3, [r4, #20]
 800b19c:	490d      	ldr	r1, [pc, #52]	; (800b1d4 <rand+0x78>)
 800b19e:	4342      	muls	r2, r0
 800b1a0:	fb01 2203 	mla	r2, r1, r3, r2
 800b1a4:	fba0 0101 	umull	r0, r1, r0, r1
 800b1a8:	1c43      	adds	r3, r0, #1
 800b1aa:	eb42 0001 	adc.w	r0, r2, r1
 800b1ae:	e9c4 3004 	strd	r3, r0, [r4, #16]
 800b1b2:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800b1b6:	bd10      	pop	{r4, pc}
 800b1b8:	2000002c 	.word	0x2000002c
 800b1bc:	0807fe1c 	.word	0x0807fe1c
 800b1c0:	0807fe33 	.word	0x0807fe33
 800b1c4:	abcd330e 	.word	0xabcd330e
 800b1c8:	e66d1234 	.word	0xe66d1234
 800b1cc:	0005deec 	.word	0x0005deec
 800b1d0:	5851f42d 	.word	0x5851f42d
 800b1d4:	4c957f2d 	.word	0x4c957f2d

0800b1d8 <_sbrk_r>:
 800b1d8:	b538      	push	{r3, r4, r5, lr}
 800b1da:	4d06      	ldr	r5, [pc, #24]	; (800b1f4 <_sbrk_r+0x1c>)
 800b1dc:	2300      	movs	r3, #0
 800b1de:	4604      	mov	r4, r0
 800b1e0:	4608      	mov	r0, r1
 800b1e2:	602b      	str	r3, [r5, #0]
 800b1e4:	f7f8 ff56 	bl	8004094 <_sbrk>
 800b1e8:	1c43      	adds	r3, r0, #1
 800b1ea:	d102      	bne.n	800b1f2 <_sbrk_r+0x1a>
 800b1ec:	682b      	ldr	r3, [r5, #0]
 800b1ee:	b103      	cbz	r3, 800b1f2 <_sbrk_r+0x1a>
 800b1f0:	6023      	str	r3, [r4, #0]
 800b1f2:	bd38      	pop	{r3, r4, r5, pc}
 800b1f4:	20000d34 	.word	0x20000d34

0800b1f8 <setvbuf>:
 800b1f8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b1fc:	461d      	mov	r5, r3
 800b1fe:	4b5d      	ldr	r3, [pc, #372]	; (800b374 <setvbuf+0x17c>)
 800b200:	681f      	ldr	r7, [r3, #0]
 800b202:	4604      	mov	r4, r0
 800b204:	460e      	mov	r6, r1
 800b206:	4690      	mov	r8, r2
 800b208:	b127      	cbz	r7, 800b214 <setvbuf+0x1c>
 800b20a:	69bb      	ldr	r3, [r7, #24]
 800b20c:	b913      	cbnz	r3, 800b214 <setvbuf+0x1c>
 800b20e:	4638      	mov	r0, r7
 800b210:	f000 fad0 	bl	800b7b4 <__sinit>
 800b214:	4b58      	ldr	r3, [pc, #352]	; (800b378 <setvbuf+0x180>)
 800b216:	429c      	cmp	r4, r3
 800b218:	d167      	bne.n	800b2ea <setvbuf+0xf2>
 800b21a:	687c      	ldr	r4, [r7, #4]
 800b21c:	f1b8 0f02 	cmp.w	r8, #2
 800b220:	d006      	beq.n	800b230 <setvbuf+0x38>
 800b222:	f1b8 0f01 	cmp.w	r8, #1
 800b226:	f200 809f 	bhi.w	800b368 <setvbuf+0x170>
 800b22a:	2d00      	cmp	r5, #0
 800b22c:	f2c0 809c 	blt.w	800b368 <setvbuf+0x170>
 800b230:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b232:	07db      	lsls	r3, r3, #31
 800b234:	d405      	bmi.n	800b242 <setvbuf+0x4a>
 800b236:	89a3      	ldrh	r3, [r4, #12]
 800b238:	0598      	lsls	r0, r3, #22
 800b23a:	d402      	bmi.n	800b242 <setvbuf+0x4a>
 800b23c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b23e:	f000 fb69 	bl	800b914 <__retarget_lock_acquire_recursive>
 800b242:	4621      	mov	r1, r4
 800b244:	4638      	mov	r0, r7
 800b246:	f000 fa21 	bl	800b68c <_fflush_r>
 800b24a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b24c:	b141      	cbz	r1, 800b260 <setvbuf+0x68>
 800b24e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b252:	4299      	cmp	r1, r3
 800b254:	d002      	beq.n	800b25c <setvbuf+0x64>
 800b256:	4638      	mov	r0, r7
 800b258:	f7ff fe5a 	bl	800af10 <_free_r>
 800b25c:	2300      	movs	r3, #0
 800b25e:	6363      	str	r3, [r4, #52]	; 0x34
 800b260:	2300      	movs	r3, #0
 800b262:	61a3      	str	r3, [r4, #24]
 800b264:	6063      	str	r3, [r4, #4]
 800b266:	89a3      	ldrh	r3, [r4, #12]
 800b268:	0619      	lsls	r1, r3, #24
 800b26a:	d503      	bpl.n	800b274 <setvbuf+0x7c>
 800b26c:	6921      	ldr	r1, [r4, #16]
 800b26e:	4638      	mov	r0, r7
 800b270:	f7ff fe4e 	bl	800af10 <_free_r>
 800b274:	89a3      	ldrh	r3, [r4, #12]
 800b276:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800b27a:	f023 0303 	bic.w	r3, r3, #3
 800b27e:	f1b8 0f02 	cmp.w	r8, #2
 800b282:	81a3      	strh	r3, [r4, #12]
 800b284:	d06c      	beq.n	800b360 <setvbuf+0x168>
 800b286:	ab01      	add	r3, sp, #4
 800b288:	466a      	mov	r2, sp
 800b28a:	4621      	mov	r1, r4
 800b28c:	4638      	mov	r0, r7
 800b28e:	f000 fb43 	bl	800b918 <__swhatbuf_r>
 800b292:	89a3      	ldrh	r3, [r4, #12]
 800b294:	4318      	orrs	r0, r3
 800b296:	81a0      	strh	r0, [r4, #12]
 800b298:	2d00      	cmp	r5, #0
 800b29a:	d130      	bne.n	800b2fe <setvbuf+0x106>
 800b29c:	9d00      	ldr	r5, [sp, #0]
 800b29e:	4628      	mov	r0, r5
 800b2a0:	f7ff fe10 	bl	800aec4 <malloc>
 800b2a4:	4606      	mov	r6, r0
 800b2a6:	2800      	cmp	r0, #0
 800b2a8:	d155      	bne.n	800b356 <setvbuf+0x15e>
 800b2aa:	f8dd 9000 	ldr.w	r9, [sp]
 800b2ae:	45a9      	cmp	r9, r5
 800b2b0:	d14a      	bne.n	800b348 <setvbuf+0x150>
 800b2b2:	f04f 35ff 	mov.w	r5, #4294967295
 800b2b6:	2200      	movs	r2, #0
 800b2b8:	60a2      	str	r2, [r4, #8]
 800b2ba:	f104 0247 	add.w	r2, r4, #71	; 0x47
 800b2be:	6022      	str	r2, [r4, #0]
 800b2c0:	6122      	str	r2, [r4, #16]
 800b2c2:	2201      	movs	r2, #1
 800b2c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b2c8:	6162      	str	r2, [r4, #20]
 800b2ca:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b2cc:	f043 0302 	orr.w	r3, r3, #2
 800b2d0:	07d2      	lsls	r2, r2, #31
 800b2d2:	81a3      	strh	r3, [r4, #12]
 800b2d4:	d405      	bmi.n	800b2e2 <setvbuf+0xea>
 800b2d6:	f413 7f00 	tst.w	r3, #512	; 0x200
 800b2da:	d102      	bne.n	800b2e2 <setvbuf+0xea>
 800b2dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b2de:	f000 fb1a 	bl	800b916 <__retarget_lock_release_recursive>
 800b2e2:	4628      	mov	r0, r5
 800b2e4:	b003      	add	sp, #12
 800b2e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b2ea:	4b24      	ldr	r3, [pc, #144]	; (800b37c <setvbuf+0x184>)
 800b2ec:	429c      	cmp	r4, r3
 800b2ee:	d101      	bne.n	800b2f4 <setvbuf+0xfc>
 800b2f0:	68bc      	ldr	r4, [r7, #8]
 800b2f2:	e793      	b.n	800b21c <setvbuf+0x24>
 800b2f4:	4b22      	ldr	r3, [pc, #136]	; (800b380 <setvbuf+0x188>)
 800b2f6:	429c      	cmp	r4, r3
 800b2f8:	bf08      	it	eq
 800b2fa:	68fc      	ldreq	r4, [r7, #12]
 800b2fc:	e78e      	b.n	800b21c <setvbuf+0x24>
 800b2fe:	2e00      	cmp	r6, #0
 800b300:	d0cd      	beq.n	800b29e <setvbuf+0xa6>
 800b302:	69bb      	ldr	r3, [r7, #24]
 800b304:	b913      	cbnz	r3, 800b30c <setvbuf+0x114>
 800b306:	4638      	mov	r0, r7
 800b308:	f000 fa54 	bl	800b7b4 <__sinit>
 800b30c:	f1b8 0f01 	cmp.w	r8, #1
 800b310:	bf08      	it	eq
 800b312:	89a3      	ldrheq	r3, [r4, #12]
 800b314:	6026      	str	r6, [r4, #0]
 800b316:	bf04      	itt	eq
 800b318:	f043 0301 	orreq.w	r3, r3, #1
 800b31c:	81a3      	strheq	r3, [r4, #12]
 800b31e:	89a2      	ldrh	r2, [r4, #12]
 800b320:	f012 0308 	ands.w	r3, r2, #8
 800b324:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800b328:	d01c      	beq.n	800b364 <setvbuf+0x16c>
 800b32a:	07d3      	lsls	r3, r2, #31
 800b32c:	bf41      	itttt	mi
 800b32e:	2300      	movmi	r3, #0
 800b330:	426d      	negmi	r5, r5
 800b332:	60a3      	strmi	r3, [r4, #8]
 800b334:	61a5      	strmi	r5, [r4, #24]
 800b336:	bf58      	it	pl
 800b338:	60a5      	strpl	r5, [r4, #8]
 800b33a:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800b33c:	f015 0501 	ands.w	r5, r5, #1
 800b340:	d115      	bne.n	800b36e <setvbuf+0x176>
 800b342:	f412 7f00 	tst.w	r2, #512	; 0x200
 800b346:	e7c8      	b.n	800b2da <setvbuf+0xe2>
 800b348:	4648      	mov	r0, r9
 800b34a:	f7ff fdbb 	bl	800aec4 <malloc>
 800b34e:	4606      	mov	r6, r0
 800b350:	2800      	cmp	r0, #0
 800b352:	d0ae      	beq.n	800b2b2 <setvbuf+0xba>
 800b354:	464d      	mov	r5, r9
 800b356:	89a3      	ldrh	r3, [r4, #12]
 800b358:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b35c:	81a3      	strh	r3, [r4, #12]
 800b35e:	e7d0      	b.n	800b302 <setvbuf+0x10a>
 800b360:	2500      	movs	r5, #0
 800b362:	e7a8      	b.n	800b2b6 <setvbuf+0xbe>
 800b364:	60a3      	str	r3, [r4, #8]
 800b366:	e7e8      	b.n	800b33a <setvbuf+0x142>
 800b368:	f04f 35ff 	mov.w	r5, #4294967295
 800b36c:	e7b9      	b.n	800b2e2 <setvbuf+0xea>
 800b36e:	2500      	movs	r5, #0
 800b370:	e7b7      	b.n	800b2e2 <setvbuf+0xea>
 800b372:	bf00      	nop
 800b374:	2000002c 	.word	0x2000002c
 800b378:	0807feec 	.word	0x0807feec
 800b37c:	0807ff0c 	.word	0x0807ff0c
 800b380:	0807fecc 	.word	0x0807fecc

0800b384 <siprintf>:
 800b384:	b40e      	push	{r1, r2, r3}
 800b386:	b500      	push	{lr}
 800b388:	b09c      	sub	sp, #112	; 0x70
 800b38a:	ab1d      	add	r3, sp, #116	; 0x74
 800b38c:	9002      	str	r0, [sp, #8]
 800b38e:	9006      	str	r0, [sp, #24]
 800b390:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b394:	4809      	ldr	r0, [pc, #36]	; (800b3bc <siprintf+0x38>)
 800b396:	9107      	str	r1, [sp, #28]
 800b398:	9104      	str	r1, [sp, #16]
 800b39a:	4909      	ldr	r1, [pc, #36]	; (800b3c0 <siprintf+0x3c>)
 800b39c:	f853 2b04 	ldr.w	r2, [r3], #4
 800b3a0:	9105      	str	r1, [sp, #20]
 800b3a2:	6800      	ldr	r0, [r0, #0]
 800b3a4:	9301      	str	r3, [sp, #4]
 800b3a6:	a902      	add	r1, sp, #8
 800b3a8:	f000 fb84 	bl	800bab4 <_svfiprintf_r>
 800b3ac:	9b02      	ldr	r3, [sp, #8]
 800b3ae:	2200      	movs	r2, #0
 800b3b0:	701a      	strb	r2, [r3, #0]
 800b3b2:	b01c      	add	sp, #112	; 0x70
 800b3b4:	f85d eb04 	ldr.w	lr, [sp], #4
 800b3b8:	b003      	add	sp, #12
 800b3ba:	4770      	bx	lr
 800b3bc:	2000002c 	.word	0x2000002c
 800b3c0:	ffff0208 	.word	0xffff0208

0800b3c4 <__swbuf_r>:
 800b3c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b3c6:	460e      	mov	r6, r1
 800b3c8:	4614      	mov	r4, r2
 800b3ca:	4605      	mov	r5, r0
 800b3cc:	b118      	cbz	r0, 800b3d6 <__swbuf_r+0x12>
 800b3ce:	6983      	ldr	r3, [r0, #24]
 800b3d0:	b90b      	cbnz	r3, 800b3d6 <__swbuf_r+0x12>
 800b3d2:	f000 f9ef 	bl	800b7b4 <__sinit>
 800b3d6:	4b21      	ldr	r3, [pc, #132]	; (800b45c <__swbuf_r+0x98>)
 800b3d8:	429c      	cmp	r4, r3
 800b3da:	d12b      	bne.n	800b434 <__swbuf_r+0x70>
 800b3dc:	686c      	ldr	r4, [r5, #4]
 800b3de:	69a3      	ldr	r3, [r4, #24]
 800b3e0:	60a3      	str	r3, [r4, #8]
 800b3e2:	89a3      	ldrh	r3, [r4, #12]
 800b3e4:	071a      	lsls	r2, r3, #28
 800b3e6:	d52f      	bpl.n	800b448 <__swbuf_r+0x84>
 800b3e8:	6923      	ldr	r3, [r4, #16]
 800b3ea:	b36b      	cbz	r3, 800b448 <__swbuf_r+0x84>
 800b3ec:	6923      	ldr	r3, [r4, #16]
 800b3ee:	6820      	ldr	r0, [r4, #0]
 800b3f0:	1ac0      	subs	r0, r0, r3
 800b3f2:	6963      	ldr	r3, [r4, #20]
 800b3f4:	b2f6      	uxtb	r6, r6
 800b3f6:	4283      	cmp	r3, r0
 800b3f8:	4637      	mov	r7, r6
 800b3fa:	dc04      	bgt.n	800b406 <__swbuf_r+0x42>
 800b3fc:	4621      	mov	r1, r4
 800b3fe:	4628      	mov	r0, r5
 800b400:	f000 f944 	bl	800b68c <_fflush_r>
 800b404:	bb30      	cbnz	r0, 800b454 <__swbuf_r+0x90>
 800b406:	68a3      	ldr	r3, [r4, #8]
 800b408:	3b01      	subs	r3, #1
 800b40a:	60a3      	str	r3, [r4, #8]
 800b40c:	6823      	ldr	r3, [r4, #0]
 800b40e:	1c5a      	adds	r2, r3, #1
 800b410:	6022      	str	r2, [r4, #0]
 800b412:	701e      	strb	r6, [r3, #0]
 800b414:	6963      	ldr	r3, [r4, #20]
 800b416:	3001      	adds	r0, #1
 800b418:	4283      	cmp	r3, r0
 800b41a:	d004      	beq.n	800b426 <__swbuf_r+0x62>
 800b41c:	89a3      	ldrh	r3, [r4, #12]
 800b41e:	07db      	lsls	r3, r3, #31
 800b420:	d506      	bpl.n	800b430 <__swbuf_r+0x6c>
 800b422:	2e0a      	cmp	r6, #10
 800b424:	d104      	bne.n	800b430 <__swbuf_r+0x6c>
 800b426:	4621      	mov	r1, r4
 800b428:	4628      	mov	r0, r5
 800b42a:	f000 f92f 	bl	800b68c <_fflush_r>
 800b42e:	b988      	cbnz	r0, 800b454 <__swbuf_r+0x90>
 800b430:	4638      	mov	r0, r7
 800b432:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b434:	4b0a      	ldr	r3, [pc, #40]	; (800b460 <__swbuf_r+0x9c>)
 800b436:	429c      	cmp	r4, r3
 800b438:	d101      	bne.n	800b43e <__swbuf_r+0x7a>
 800b43a:	68ac      	ldr	r4, [r5, #8]
 800b43c:	e7cf      	b.n	800b3de <__swbuf_r+0x1a>
 800b43e:	4b09      	ldr	r3, [pc, #36]	; (800b464 <__swbuf_r+0xa0>)
 800b440:	429c      	cmp	r4, r3
 800b442:	bf08      	it	eq
 800b444:	68ec      	ldreq	r4, [r5, #12]
 800b446:	e7ca      	b.n	800b3de <__swbuf_r+0x1a>
 800b448:	4621      	mov	r1, r4
 800b44a:	4628      	mov	r0, r5
 800b44c:	f000 f80c 	bl	800b468 <__swsetup_r>
 800b450:	2800      	cmp	r0, #0
 800b452:	d0cb      	beq.n	800b3ec <__swbuf_r+0x28>
 800b454:	f04f 37ff 	mov.w	r7, #4294967295
 800b458:	e7ea      	b.n	800b430 <__swbuf_r+0x6c>
 800b45a:	bf00      	nop
 800b45c:	0807feec 	.word	0x0807feec
 800b460:	0807ff0c 	.word	0x0807ff0c
 800b464:	0807fecc 	.word	0x0807fecc

0800b468 <__swsetup_r>:
 800b468:	4b32      	ldr	r3, [pc, #200]	; (800b534 <__swsetup_r+0xcc>)
 800b46a:	b570      	push	{r4, r5, r6, lr}
 800b46c:	681d      	ldr	r5, [r3, #0]
 800b46e:	4606      	mov	r6, r0
 800b470:	460c      	mov	r4, r1
 800b472:	b125      	cbz	r5, 800b47e <__swsetup_r+0x16>
 800b474:	69ab      	ldr	r3, [r5, #24]
 800b476:	b913      	cbnz	r3, 800b47e <__swsetup_r+0x16>
 800b478:	4628      	mov	r0, r5
 800b47a:	f000 f99b 	bl	800b7b4 <__sinit>
 800b47e:	4b2e      	ldr	r3, [pc, #184]	; (800b538 <__swsetup_r+0xd0>)
 800b480:	429c      	cmp	r4, r3
 800b482:	d10f      	bne.n	800b4a4 <__swsetup_r+0x3c>
 800b484:	686c      	ldr	r4, [r5, #4]
 800b486:	89a3      	ldrh	r3, [r4, #12]
 800b488:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b48c:	0719      	lsls	r1, r3, #28
 800b48e:	d42c      	bmi.n	800b4ea <__swsetup_r+0x82>
 800b490:	06dd      	lsls	r5, r3, #27
 800b492:	d411      	bmi.n	800b4b8 <__swsetup_r+0x50>
 800b494:	2309      	movs	r3, #9
 800b496:	6033      	str	r3, [r6, #0]
 800b498:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b49c:	81a3      	strh	r3, [r4, #12]
 800b49e:	f04f 30ff 	mov.w	r0, #4294967295
 800b4a2:	e03e      	b.n	800b522 <__swsetup_r+0xba>
 800b4a4:	4b25      	ldr	r3, [pc, #148]	; (800b53c <__swsetup_r+0xd4>)
 800b4a6:	429c      	cmp	r4, r3
 800b4a8:	d101      	bne.n	800b4ae <__swsetup_r+0x46>
 800b4aa:	68ac      	ldr	r4, [r5, #8]
 800b4ac:	e7eb      	b.n	800b486 <__swsetup_r+0x1e>
 800b4ae:	4b24      	ldr	r3, [pc, #144]	; (800b540 <__swsetup_r+0xd8>)
 800b4b0:	429c      	cmp	r4, r3
 800b4b2:	bf08      	it	eq
 800b4b4:	68ec      	ldreq	r4, [r5, #12]
 800b4b6:	e7e6      	b.n	800b486 <__swsetup_r+0x1e>
 800b4b8:	0758      	lsls	r0, r3, #29
 800b4ba:	d512      	bpl.n	800b4e2 <__swsetup_r+0x7a>
 800b4bc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b4be:	b141      	cbz	r1, 800b4d2 <__swsetup_r+0x6a>
 800b4c0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b4c4:	4299      	cmp	r1, r3
 800b4c6:	d002      	beq.n	800b4ce <__swsetup_r+0x66>
 800b4c8:	4630      	mov	r0, r6
 800b4ca:	f7ff fd21 	bl	800af10 <_free_r>
 800b4ce:	2300      	movs	r3, #0
 800b4d0:	6363      	str	r3, [r4, #52]	; 0x34
 800b4d2:	89a3      	ldrh	r3, [r4, #12]
 800b4d4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b4d8:	81a3      	strh	r3, [r4, #12]
 800b4da:	2300      	movs	r3, #0
 800b4dc:	6063      	str	r3, [r4, #4]
 800b4de:	6923      	ldr	r3, [r4, #16]
 800b4e0:	6023      	str	r3, [r4, #0]
 800b4e2:	89a3      	ldrh	r3, [r4, #12]
 800b4e4:	f043 0308 	orr.w	r3, r3, #8
 800b4e8:	81a3      	strh	r3, [r4, #12]
 800b4ea:	6923      	ldr	r3, [r4, #16]
 800b4ec:	b94b      	cbnz	r3, 800b502 <__swsetup_r+0x9a>
 800b4ee:	89a3      	ldrh	r3, [r4, #12]
 800b4f0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b4f4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b4f8:	d003      	beq.n	800b502 <__swsetup_r+0x9a>
 800b4fa:	4621      	mov	r1, r4
 800b4fc:	4630      	mov	r0, r6
 800b4fe:	f000 fa31 	bl	800b964 <__smakebuf_r>
 800b502:	89a0      	ldrh	r0, [r4, #12]
 800b504:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b508:	f010 0301 	ands.w	r3, r0, #1
 800b50c:	d00a      	beq.n	800b524 <__swsetup_r+0xbc>
 800b50e:	2300      	movs	r3, #0
 800b510:	60a3      	str	r3, [r4, #8]
 800b512:	6963      	ldr	r3, [r4, #20]
 800b514:	425b      	negs	r3, r3
 800b516:	61a3      	str	r3, [r4, #24]
 800b518:	6923      	ldr	r3, [r4, #16]
 800b51a:	b943      	cbnz	r3, 800b52e <__swsetup_r+0xc6>
 800b51c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b520:	d1ba      	bne.n	800b498 <__swsetup_r+0x30>
 800b522:	bd70      	pop	{r4, r5, r6, pc}
 800b524:	0781      	lsls	r1, r0, #30
 800b526:	bf58      	it	pl
 800b528:	6963      	ldrpl	r3, [r4, #20]
 800b52a:	60a3      	str	r3, [r4, #8]
 800b52c:	e7f4      	b.n	800b518 <__swsetup_r+0xb0>
 800b52e:	2000      	movs	r0, #0
 800b530:	e7f7      	b.n	800b522 <__swsetup_r+0xba>
 800b532:	bf00      	nop
 800b534:	2000002c 	.word	0x2000002c
 800b538:	0807feec 	.word	0x0807feec
 800b53c:	0807ff0c 	.word	0x0807ff0c
 800b540:	0807fecc 	.word	0x0807fecc

0800b544 <__assert_func>:
 800b544:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b546:	4614      	mov	r4, r2
 800b548:	461a      	mov	r2, r3
 800b54a:	4b09      	ldr	r3, [pc, #36]	; (800b570 <__assert_func+0x2c>)
 800b54c:	681b      	ldr	r3, [r3, #0]
 800b54e:	4605      	mov	r5, r0
 800b550:	68d8      	ldr	r0, [r3, #12]
 800b552:	b14c      	cbz	r4, 800b568 <__assert_func+0x24>
 800b554:	4b07      	ldr	r3, [pc, #28]	; (800b574 <__assert_func+0x30>)
 800b556:	9100      	str	r1, [sp, #0]
 800b558:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b55c:	4906      	ldr	r1, [pc, #24]	; (800b578 <__assert_func+0x34>)
 800b55e:	462b      	mov	r3, r5
 800b560:	f000 f9a6 	bl	800b8b0 <fiprintf>
 800b564:	f000 feea 	bl	800c33c <abort>
 800b568:	4b04      	ldr	r3, [pc, #16]	; (800b57c <__assert_func+0x38>)
 800b56a:	461c      	mov	r4, r3
 800b56c:	e7f3      	b.n	800b556 <__assert_func+0x12>
 800b56e:	bf00      	nop
 800b570:	2000002c 	.word	0x2000002c
 800b574:	0807fe8e 	.word	0x0807fe8e
 800b578:	0807fe9b 	.word	0x0807fe9b
 800b57c:	0807fec9 	.word	0x0807fec9

0800b580 <__sflush_r>:
 800b580:	898a      	ldrh	r2, [r1, #12]
 800b582:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b586:	4605      	mov	r5, r0
 800b588:	0710      	lsls	r0, r2, #28
 800b58a:	460c      	mov	r4, r1
 800b58c:	d458      	bmi.n	800b640 <__sflush_r+0xc0>
 800b58e:	684b      	ldr	r3, [r1, #4]
 800b590:	2b00      	cmp	r3, #0
 800b592:	dc05      	bgt.n	800b5a0 <__sflush_r+0x20>
 800b594:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b596:	2b00      	cmp	r3, #0
 800b598:	dc02      	bgt.n	800b5a0 <__sflush_r+0x20>
 800b59a:	2000      	movs	r0, #0
 800b59c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b5a0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b5a2:	2e00      	cmp	r6, #0
 800b5a4:	d0f9      	beq.n	800b59a <__sflush_r+0x1a>
 800b5a6:	2300      	movs	r3, #0
 800b5a8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b5ac:	682f      	ldr	r7, [r5, #0]
 800b5ae:	602b      	str	r3, [r5, #0]
 800b5b0:	d032      	beq.n	800b618 <__sflush_r+0x98>
 800b5b2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b5b4:	89a3      	ldrh	r3, [r4, #12]
 800b5b6:	075a      	lsls	r2, r3, #29
 800b5b8:	d505      	bpl.n	800b5c6 <__sflush_r+0x46>
 800b5ba:	6863      	ldr	r3, [r4, #4]
 800b5bc:	1ac0      	subs	r0, r0, r3
 800b5be:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b5c0:	b10b      	cbz	r3, 800b5c6 <__sflush_r+0x46>
 800b5c2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b5c4:	1ac0      	subs	r0, r0, r3
 800b5c6:	2300      	movs	r3, #0
 800b5c8:	4602      	mov	r2, r0
 800b5ca:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b5cc:	6a21      	ldr	r1, [r4, #32]
 800b5ce:	4628      	mov	r0, r5
 800b5d0:	47b0      	blx	r6
 800b5d2:	1c43      	adds	r3, r0, #1
 800b5d4:	89a3      	ldrh	r3, [r4, #12]
 800b5d6:	d106      	bne.n	800b5e6 <__sflush_r+0x66>
 800b5d8:	6829      	ldr	r1, [r5, #0]
 800b5da:	291d      	cmp	r1, #29
 800b5dc:	d82c      	bhi.n	800b638 <__sflush_r+0xb8>
 800b5de:	4a2a      	ldr	r2, [pc, #168]	; (800b688 <__sflush_r+0x108>)
 800b5e0:	40ca      	lsrs	r2, r1
 800b5e2:	07d6      	lsls	r6, r2, #31
 800b5e4:	d528      	bpl.n	800b638 <__sflush_r+0xb8>
 800b5e6:	2200      	movs	r2, #0
 800b5e8:	6062      	str	r2, [r4, #4]
 800b5ea:	04d9      	lsls	r1, r3, #19
 800b5ec:	6922      	ldr	r2, [r4, #16]
 800b5ee:	6022      	str	r2, [r4, #0]
 800b5f0:	d504      	bpl.n	800b5fc <__sflush_r+0x7c>
 800b5f2:	1c42      	adds	r2, r0, #1
 800b5f4:	d101      	bne.n	800b5fa <__sflush_r+0x7a>
 800b5f6:	682b      	ldr	r3, [r5, #0]
 800b5f8:	b903      	cbnz	r3, 800b5fc <__sflush_r+0x7c>
 800b5fa:	6560      	str	r0, [r4, #84]	; 0x54
 800b5fc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b5fe:	602f      	str	r7, [r5, #0]
 800b600:	2900      	cmp	r1, #0
 800b602:	d0ca      	beq.n	800b59a <__sflush_r+0x1a>
 800b604:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b608:	4299      	cmp	r1, r3
 800b60a:	d002      	beq.n	800b612 <__sflush_r+0x92>
 800b60c:	4628      	mov	r0, r5
 800b60e:	f7ff fc7f 	bl	800af10 <_free_r>
 800b612:	2000      	movs	r0, #0
 800b614:	6360      	str	r0, [r4, #52]	; 0x34
 800b616:	e7c1      	b.n	800b59c <__sflush_r+0x1c>
 800b618:	6a21      	ldr	r1, [r4, #32]
 800b61a:	2301      	movs	r3, #1
 800b61c:	4628      	mov	r0, r5
 800b61e:	47b0      	blx	r6
 800b620:	1c41      	adds	r1, r0, #1
 800b622:	d1c7      	bne.n	800b5b4 <__sflush_r+0x34>
 800b624:	682b      	ldr	r3, [r5, #0]
 800b626:	2b00      	cmp	r3, #0
 800b628:	d0c4      	beq.n	800b5b4 <__sflush_r+0x34>
 800b62a:	2b1d      	cmp	r3, #29
 800b62c:	d001      	beq.n	800b632 <__sflush_r+0xb2>
 800b62e:	2b16      	cmp	r3, #22
 800b630:	d101      	bne.n	800b636 <__sflush_r+0xb6>
 800b632:	602f      	str	r7, [r5, #0]
 800b634:	e7b1      	b.n	800b59a <__sflush_r+0x1a>
 800b636:	89a3      	ldrh	r3, [r4, #12]
 800b638:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b63c:	81a3      	strh	r3, [r4, #12]
 800b63e:	e7ad      	b.n	800b59c <__sflush_r+0x1c>
 800b640:	690f      	ldr	r7, [r1, #16]
 800b642:	2f00      	cmp	r7, #0
 800b644:	d0a9      	beq.n	800b59a <__sflush_r+0x1a>
 800b646:	0793      	lsls	r3, r2, #30
 800b648:	680e      	ldr	r6, [r1, #0]
 800b64a:	bf08      	it	eq
 800b64c:	694b      	ldreq	r3, [r1, #20]
 800b64e:	600f      	str	r7, [r1, #0]
 800b650:	bf18      	it	ne
 800b652:	2300      	movne	r3, #0
 800b654:	eba6 0807 	sub.w	r8, r6, r7
 800b658:	608b      	str	r3, [r1, #8]
 800b65a:	f1b8 0f00 	cmp.w	r8, #0
 800b65e:	dd9c      	ble.n	800b59a <__sflush_r+0x1a>
 800b660:	6a21      	ldr	r1, [r4, #32]
 800b662:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b664:	4643      	mov	r3, r8
 800b666:	463a      	mov	r2, r7
 800b668:	4628      	mov	r0, r5
 800b66a:	47b0      	blx	r6
 800b66c:	2800      	cmp	r0, #0
 800b66e:	dc06      	bgt.n	800b67e <__sflush_r+0xfe>
 800b670:	89a3      	ldrh	r3, [r4, #12]
 800b672:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b676:	81a3      	strh	r3, [r4, #12]
 800b678:	f04f 30ff 	mov.w	r0, #4294967295
 800b67c:	e78e      	b.n	800b59c <__sflush_r+0x1c>
 800b67e:	4407      	add	r7, r0
 800b680:	eba8 0800 	sub.w	r8, r8, r0
 800b684:	e7e9      	b.n	800b65a <__sflush_r+0xda>
 800b686:	bf00      	nop
 800b688:	20400001 	.word	0x20400001

0800b68c <_fflush_r>:
 800b68c:	b538      	push	{r3, r4, r5, lr}
 800b68e:	690b      	ldr	r3, [r1, #16]
 800b690:	4605      	mov	r5, r0
 800b692:	460c      	mov	r4, r1
 800b694:	b913      	cbnz	r3, 800b69c <_fflush_r+0x10>
 800b696:	2500      	movs	r5, #0
 800b698:	4628      	mov	r0, r5
 800b69a:	bd38      	pop	{r3, r4, r5, pc}
 800b69c:	b118      	cbz	r0, 800b6a6 <_fflush_r+0x1a>
 800b69e:	6983      	ldr	r3, [r0, #24]
 800b6a0:	b90b      	cbnz	r3, 800b6a6 <_fflush_r+0x1a>
 800b6a2:	f000 f887 	bl	800b7b4 <__sinit>
 800b6a6:	4b14      	ldr	r3, [pc, #80]	; (800b6f8 <_fflush_r+0x6c>)
 800b6a8:	429c      	cmp	r4, r3
 800b6aa:	d11b      	bne.n	800b6e4 <_fflush_r+0x58>
 800b6ac:	686c      	ldr	r4, [r5, #4]
 800b6ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b6b2:	2b00      	cmp	r3, #0
 800b6b4:	d0ef      	beq.n	800b696 <_fflush_r+0xa>
 800b6b6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b6b8:	07d0      	lsls	r0, r2, #31
 800b6ba:	d404      	bmi.n	800b6c6 <_fflush_r+0x3a>
 800b6bc:	0599      	lsls	r1, r3, #22
 800b6be:	d402      	bmi.n	800b6c6 <_fflush_r+0x3a>
 800b6c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b6c2:	f000 f927 	bl	800b914 <__retarget_lock_acquire_recursive>
 800b6c6:	4628      	mov	r0, r5
 800b6c8:	4621      	mov	r1, r4
 800b6ca:	f7ff ff59 	bl	800b580 <__sflush_r>
 800b6ce:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b6d0:	07da      	lsls	r2, r3, #31
 800b6d2:	4605      	mov	r5, r0
 800b6d4:	d4e0      	bmi.n	800b698 <_fflush_r+0xc>
 800b6d6:	89a3      	ldrh	r3, [r4, #12]
 800b6d8:	059b      	lsls	r3, r3, #22
 800b6da:	d4dd      	bmi.n	800b698 <_fflush_r+0xc>
 800b6dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b6de:	f000 f91a 	bl	800b916 <__retarget_lock_release_recursive>
 800b6e2:	e7d9      	b.n	800b698 <_fflush_r+0xc>
 800b6e4:	4b05      	ldr	r3, [pc, #20]	; (800b6fc <_fflush_r+0x70>)
 800b6e6:	429c      	cmp	r4, r3
 800b6e8:	d101      	bne.n	800b6ee <_fflush_r+0x62>
 800b6ea:	68ac      	ldr	r4, [r5, #8]
 800b6ec:	e7df      	b.n	800b6ae <_fflush_r+0x22>
 800b6ee:	4b04      	ldr	r3, [pc, #16]	; (800b700 <_fflush_r+0x74>)
 800b6f0:	429c      	cmp	r4, r3
 800b6f2:	bf08      	it	eq
 800b6f4:	68ec      	ldreq	r4, [r5, #12]
 800b6f6:	e7da      	b.n	800b6ae <_fflush_r+0x22>
 800b6f8:	0807feec 	.word	0x0807feec
 800b6fc:	0807ff0c 	.word	0x0807ff0c
 800b700:	0807fecc 	.word	0x0807fecc

0800b704 <std>:
 800b704:	2300      	movs	r3, #0
 800b706:	b510      	push	{r4, lr}
 800b708:	4604      	mov	r4, r0
 800b70a:	e9c0 3300 	strd	r3, r3, [r0]
 800b70e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b712:	6083      	str	r3, [r0, #8]
 800b714:	8181      	strh	r1, [r0, #12]
 800b716:	6643      	str	r3, [r0, #100]	; 0x64
 800b718:	81c2      	strh	r2, [r0, #14]
 800b71a:	6183      	str	r3, [r0, #24]
 800b71c:	4619      	mov	r1, r3
 800b71e:	2208      	movs	r2, #8
 800b720:	305c      	adds	r0, #92	; 0x5c
 800b722:	f7ff fbed 	bl	800af00 <memset>
 800b726:	4b05      	ldr	r3, [pc, #20]	; (800b73c <std+0x38>)
 800b728:	6263      	str	r3, [r4, #36]	; 0x24
 800b72a:	4b05      	ldr	r3, [pc, #20]	; (800b740 <std+0x3c>)
 800b72c:	62a3      	str	r3, [r4, #40]	; 0x28
 800b72e:	4b05      	ldr	r3, [pc, #20]	; (800b744 <std+0x40>)
 800b730:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b732:	4b05      	ldr	r3, [pc, #20]	; (800b748 <std+0x44>)
 800b734:	6224      	str	r4, [r4, #32]
 800b736:	6323      	str	r3, [r4, #48]	; 0x30
 800b738:	bd10      	pop	{r4, pc}
 800b73a:	bf00      	nop
 800b73c:	0800c291 	.word	0x0800c291
 800b740:	0800c2b3 	.word	0x0800c2b3
 800b744:	0800c2eb 	.word	0x0800c2eb
 800b748:	0800c30f 	.word	0x0800c30f

0800b74c <_cleanup_r>:
 800b74c:	4901      	ldr	r1, [pc, #4]	; (800b754 <_cleanup_r+0x8>)
 800b74e:	f000 b8c1 	b.w	800b8d4 <_fwalk_reent>
 800b752:	bf00      	nop
 800b754:	0800b68d 	.word	0x0800b68d

0800b758 <__sfmoreglue>:
 800b758:	b570      	push	{r4, r5, r6, lr}
 800b75a:	2268      	movs	r2, #104	; 0x68
 800b75c:	1e4d      	subs	r5, r1, #1
 800b75e:	4355      	muls	r5, r2
 800b760:	460e      	mov	r6, r1
 800b762:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b766:	f7ff fc3f 	bl	800afe8 <_malloc_r>
 800b76a:	4604      	mov	r4, r0
 800b76c:	b140      	cbz	r0, 800b780 <__sfmoreglue+0x28>
 800b76e:	2100      	movs	r1, #0
 800b770:	e9c0 1600 	strd	r1, r6, [r0]
 800b774:	300c      	adds	r0, #12
 800b776:	60a0      	str	r0, [r4, #8]
 800b778:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b77c:	f7ff fbc0 	bl	800af00 <memset>
 800b780:	4620      	mov	r0, r4
 800b782:	bd70      	pop	{r4, r5, r6, pc}

0800b784 <__sfp_lock_acquire>:
 800b784:	4801      	ldr	r0, [pc, #4]	; (800b78c <__sfp_lock_acquire+0x8>)
 800b786:	f000 b8c5 	b.w	800b914 <__retarget_lock_acquire_recursive>
 800b78a:	bf00      	nop
 800b78c:	20000d31 	.word	0x20000d31

0800b790 <__sfp_lock_release>:
 800b790:	4801      	ldr	r0, [pc, #4]	; (800b798 <__sfp_lock_release+0x8>)
 800b792:	f000 b8c0 	b.w	800b916 <__retarget_lock_release_recursive>
 800b796:	bf00      	nop
 800b798:	20000d31 	.word	0x20000d31

0800b79c <__sinit_lock_acquire>:
 800b79c:	4801      	ldr	r0, [pc, #4]	; (800b7a4 <__sinit_lock_acquire+0x8>)
 800b79e:	f000 b8b9 	b.w	800b914 <__retarget_lock_acquire_recursive>
 800b7a2:	bf00      	nop
 800b7a4:	20000d32 	.word	0x20000d32

0800b7a8 <__sinit_lock_release>:
 800b7a8:	4801      	ldr	r0, [pc, #4]	; (800b7b0 <__sinit_lock_release+0x8>)
 800b7aa:	f000 b8b4 	b.w	800b916 <__retarget_lock_release_recursive>
 800b7ae:	bf00      	nop
 800b7b0:	20000d32 	.word	0x20000d32

0800b7b4 <__sinit>:
 800b7b4:	b510      	push	{r4, lr}
 800b7b6:	4604      	mov	r4, r0
 800b7b8:	f7ff fff0 	bl	800b79c <__sinit_lock_acquire>
 800b7bc:	69a3      	ldr	r3, [r4, #24]
 800b7be:	b11b      	cbz	r3, 800b7c8 <__sinit+0x14>
 800b7c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b7c4:	f7ff bff0 	b.w	800b7a8 <__sinit_lock_release>
 800b7c8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b7cc:	6523      	str	r3, [r4, #80]	; 0x50
 800b7ce:	4b13      	ldr	r3, [pc, #76]	; (800b81c <__sinit+0x68>)
 800b7d0:	4a13      	ldr	r2, [pc, #76]	; (800b820 <__sinit+0x6c>)
 800b7d2:	681b      	ldr	r3, [r3, #0]
 800b7d4:	62a2      	str	r2, [r4, #40]	; 0x28
 800b7d6:	42a3      	cmp	r3, r4
 800b7d8:	bf04      	itt	eq
 800b7da:	2301      	moveq	r3, #1
 800b7dc:	61a3      	streq	r3, [r4, #24]
 800b7de:	4620      	mov	r0, r4
 800b7e0:	f000 f820 	bl	800b824 <__sfp>
 800b7e4:	6060      	str	r0, [r4, #4]
 800b7e6:	4620      	mov	r0, r4
 800b7e8:	f000 f81c 	bl	800b824 <__sfp>
 800b7ec:	60a0      	str	r0, [r4, #8]
 800b7ee:	4620      	mov	r0, r4
 800b7f0:	f000 f818 	bl	800b824 <__sfp>
 800b7f4:	2200      	movs	r2, #0
 800b7f6:	60e0      	str	r0, [r4, #12]
 800b7f8:	2104      	movs	r1, #4
 800b7fa:	6860      	ldr	r0, [r4, #4]
 800b7fc:	f7ff ff82 	bl	800b704 <std>
 800b800:	68a0      	ldr	r0, [r4, #8]
 800b802:	2201      	movs	r2, #1
 800b804:	2109      	movs	r1, #9
 800b806:	f7ff ff7d 	bl	800b704 <std>
 800b80a:	68e0      	ldr	r0, [r4, #12]
 800b80c:	2202      	movs	r2, #2
 800b80e:	2112      	movs	r1, #18
 800b810:	f7ff ff78 	bl	800b704 <std>
 800b814:	2301      	movs	r3, #1
 800b816:	61a3      	str	r3, [r4, #24]
 800b818:	e7d2      	b.n	800b7c0 <__sinit+0xc>
 800b81a:	bf00      	nop
 800b81c:	0807fe18 	.word	0x0807fe18
 800b820:	0800b74d 	.word	0x0800b74d

0800b824 <__sfp>:
 800b824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b826:	4607      	mov	r7, r0
 800b828:	f7ff ffac 	bl	800b784 <__sfp_lock_acquire>
 800b82c:	4b1e      	ldr	r3, [pc, #120]	; (800b8a8 <__sfp+0x84>)
 800b82e:	681e      	ldr	r6, [r3, #0]
 800b830:	69b3      	ldr	r3, [r6, #24]
 800b832:	b913      	cbnz	r3, 800b83a <__sfp+0x16>
 800b834:	4630      	mov	r0, r6
 800b836:	f7ff ffbd 	bl	800b7b4 <__sinit>
 800b83a:	3648      	adds	r6, #72	; 0x48
 800b83c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b840:	3b01      	subs	r3, #1
 800b842:	d503      	bpl.n	800b84c <__sfp+0x28>
 800b844:	6833      	ldr	r3, [r6, #0]
 800b846:	b30b      	cbz	r3, 800b88c <__sfp+0x68>
 800b848:	6836      	ldr	r6, [r6, #0]
 800b84a:	e7f7      	b.n	800b83c <__sfp+0x18>
 800b84c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b850:	b9d5      	cbnz	r5, 800b888 <__sfp+0x64>
 800b852:	4b16      	ldr	r3, [pc, #88]	; (800b8ac <__sfp+0x88>)
 800b854:	60e3      	str	r3, [r4, #12]
 800b856:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b85a:	6665      	str	r5, [r4, #100]	; 0x64
 800b85c:	f000 f859 	bl	800b912 <__retarget_lock_init_recursive>
 800b860:	f7ff ff96 	bl	800b790 <__sfp_lock_release>
 800b864:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b868:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b86c:	6025      	str	r5, [r4, #0]
 800b86e:	61a5      	str	r5, [r4, #24]
 800b870:	2208      	movs	r2, #8
 800b872:	4629      	mov	r1, r5
 800b874:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b878:	f7ff fb42 	bl	800af00 <memset>
 800b87c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b880:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b884:	4620      	mov	r0, r4
 800b886:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b888:	3468      	adds	r4, #104	; 0x68
 800b88a:	e7d9      	b.n	800b840 <__sfp+0x1c>
 800b88c:	2104      	movs	r1, #4
 800b88e:	4638      	mov	r0, r7
 800b890:	f7ff ff62 	bl	800b758 <__sfmoreglue>
 800b894:	4604      	mov	r4, r0
 800b896:	6030      	str	r0, [r6, #0]
 800b898:	2800      	cmp	r0, #0
 800b89a:	d1d5      	bne.n	800b848 <__sfp+0x24>
 800b89c:	f7ff ff78 	bl	800b790 <__sfp_lock_release>
 800b8a0:	230c      	movs	r3, #12
 800b8a2:	603b      	str	r3, [r7, #0]
 800b8a4:	e7ee      	b.n	800b884 <__sfp+0x60>
 800b8a6:	bf00      	nop
 800b8a8:	0807fe18 	.word	0x0807fe18
 800b8ac:	ffff0001 	.word	0xffff0001

0800b8b0 <fiprintf>:
 800b8b0:	b40e      	push	{r1, r2, r3}
 800b8b2:	b503      	push	{r0, r1, lr}
 800b8b4:	4601      	mov	r1, r0
 800b8b6:	ab03      	add	r3, sp, #12
 800b8b8:	4805      	ldr	r0, [pc, #20]	; (800b8d0 <fiprintf+0x20>)
 800b8ba:	f853 2b04 	ldr.w	r2, [r3], #4
 800b8be:	6800      	ldr	r0, [r0, #0]
 800b8c0:	9301      	str	r3, [sp, #4]
 800b8c2:	f000 fa21 	bl	800bd08 <_vfiprintf_r>
 800b8c6:	b002      	add	sp, #8
 800b8c8:	f85d eb04 	ldr.w	lr, [sp], #4
 800b8cc:	b003      	add	sp, #12
 800b8ce:	4770      	bx	lr
 800b8d0:	2000002c 	.word	0x2000002c

0800b8d4 <_fwalk_reent>:
 800b8d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b8d8:	4606      	mov	r6, r0
 800b8da:	4688      	mov	r8, r1
 800b8dc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b8e0:	2700      	movs	r7, #0
 800b8e2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b8e6:	f1b9 0901 	subs.w	r9, r9, #1
 800b8ea:	d505      	bpl.n	800b8f8 <_fwalk_reent+0x24>
 800b8ec:	6824      	ldr	r4, [r4, #0]
 800b8ee:	2c00      	cmp	r4, #0
 800b8f0:	d1f7      	bne.n	800b8e2 <_fwalk_reent+0xe>
 800b8f2:	4638      	mov	r0, r7
 800b8f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b8f8:	89ab      	ldrh	r3, [r5, #12]
 800b8fa:	2b01      	cmp	r3, #1
 800b8fc:	d907      	bls.n	800b90e <_fwalk_reent+0x3a>
 800b8fe:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b902:	3301      	adds	r3, #1
 800b904:	d003      	beq.n	800b90e <_fwalk_reent+0x3a>
 800b906:	4629      	mov	r1, r5
 800b908:	4630      	mov	r0, r6
 800b90a:	47c0      	blx	r8
 800b90c:	4307      	orrs	r7, r0
 800b90e:	3568      	adds	r5, #104	; 0x68
 800b910:	e7e9      	b.n	800b8e6 <_fwalk_reent+0x12>

0800b912 <__retarget_lock_init_recursive>:
 800b912:	4770      	bx	lr

0800b914 <__retarget_lock_acquire_recursive>:
 800b914:	4770      	bx	lr

0800b916 <__retarget_lock_release_recursive>:
 800b916:	4770      	bx	lr

0800b918 <__swhatbuf_r>:
 800b918:	b570      	push	{r4, r5, r6, lr}
 800b91a:	460e      	mov	r6, r1
 800b91c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b920:	2900      	cmp	r1, #0
 800b922:	b096      	sub	sp, #88	; 0x58
 800b924:	4614      	mov	r4, r2
 800b926:	461d      	mov	r5, r3
 800b928:	da08      	bge.n	800b93c <__swhatbuf_r+0x24>
 800b92a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800b92e:	2200      	movs	r2, #0
 800b930:	602a      	str	r2, [r5, #0]
 800b932:	061a      	lsls	r2, r3, #24
 800b934:	d410      	bmi.n	800b958 <__swhatbuf_r+0x40>
 800b936:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b93a:	e00e      	b.n	800b95a <__swhatbuf_r+0x42>
 800b93c:	466a      	mov	r2, sp
 800b93e:	f000 fd15 	bl	800c36c <_fstat_r>
 800b942:	2800      	cmp	r0, #0
 800b944:	dbf1      	blt.n	800b92a <__swhatbuf_r+0x12>
 800b946:	9a01      	ldr	r2, [sp, #4]
 800b948:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b94c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b950:	425a      	negs	r2, r3
 800b952:	415a      	adcs	r2, r3
 800b954:	602a      	str	r2, [r5, #0]
 800b956:	e7ee      	b.n	800b936 <__swhatbuf_r+0x1e>
 800b958:	2340      	movs	r3, #64	; 0x40
 800b95a:	2000      	movs	r0, #0
 800b95c:	6023      	str	r3, [r4, #0]
 800b95e:	b016      	add	sp, #88	; 0x58
 800b960:	bd70      	pop	{r4, r5, r6, pc}
	...

0800b964 <__smakebuf_r>:
 800b964:	898b      	ldrh	r3, [r1, #12]
 800b966:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b968:	079d      	lsls	r5, r3, #30
 800b96a:	4606      	mov	r6, r0
 800b96c:	460c      	mov	r4, r1
 800b96e:	d507      	bpl.n	800b980 <__smakebuf_r+0x1c>
 800b970:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b974:	6023      	str	r3, [r4, #0]
 800b976:	6123      	str	r3, [r4, #16]
 800b978:	2301      	movs	r3, #1
 800b97a:	6163      	str	r3, [r4, #20]
 800b97c:	b002      	add	sp, #8
 800b97e:	bd70      	pop	{r4, r5, r6, pc}
 800b980:	ab01      	add	r3, sp, #4
 800b982:	466a      	mov	r2, sp
 800b984:	f7ff ffc8 	bl	800b918 <__swhatbuf_r>
 800b988:	9900      	ldr	r1, [sp, #0]
 800b98a:	4605      	mov	r5, r0
 800b98c:	4630      	mov	r0, r6
 800b98e:	f7ff fb2b 	bl	800afe8 <_malloc_r>
 800b992:	b948      	cbnz	r0, 800b9a8 <__smakebuf_r+0x44>
 800b994:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b998:	059a      	lsls	r2, r3, #22
 800b99a:	d4ef      	bmi.n	800b97c <__smakebuf_r+0x18>
 800b99c:	f023 0303 	bic.w	r3, r3, #3
 800b9a0:	f043 0302 	orr.w	r3, r3, #2
 800b9a4:	81a3      	strh	r3, [r4, #12]
 800b9a6:	e7e3      	b.n	800b970 <__smakebuf_r+0xc>
 800b9a8:	4b0d      	ldr	r3, [pc, #52]	; (800b9e0 <__smakebuf_r+0x7c>)
 800b9aa:	62b3      	str	r3, [r6, #40]	; 0x28
 800b9ac:	89a3      	ldrh	r3, [r4, #12]
 800b9ae:	6020      	str	r0, [r4, #0]
 800b9b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b9b4:	81a3      	strh	r3, [r4, #12]
 800b9b6:	9b00      	ldr	r3, [sp, #0]
 800b9b8:	6163      	str	r3, [r4, #20]
 800b9ba:	9b01      	ldr	r3, [sp, #4]
 800b9bc:	6120      	str	r0, [r4, #16]
 800b9be:	b15b      	cbz	r3, 800b9d8 <__smakebuf_r+0x74>
 800b9c0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b9c4:	4630      	mov	r0, r6
 800b9c6:	f000 fce3 	bl	800c390 <_isatty_r>
 800b9ca:	b128      	cbz	r0, 800b9d8 <__smakebuf_r+0x74>
 800b9cc:	89a3      	ldrh	r3, [r4, #12]
 800b9ce:	f023 0303 	bic.w	r3, r3, #3
 800b9d2:	f043 0301 	orr.w	r3, r3, #1
 800b9d6:	81a3      	strh	r3, [r4, #12]
 800b9d8:	89a0      	ldrh	r0, [r4, #12]
 800b9da:	4305      	orrs	r5, r0
 800b9dc:	81a5      	strh	r5, [r4, #12]
 800b9de:	e7cd      	b.n	800b97c <__smakebuf_r+0x18>
 800b9e0:	0800b74d 	.word	0x0800b74d

0800b9e4 <__malloc_lock>:
 800b9e4:	4801      	ldr	r0, [pc, #4]	; (800b9ec <__malloc_lock+0x8>)
 800b9e6:	f7ff bf95 	b.w	800b914 <__retarget_lock_acquire_recursive>
 800b9ea:	bf00      	nop
 800b9ec:	20000d30 	.word	0x20000d30

0800b9f0 <__malloc_unlock>:
 800b9f0:	4801      	ldr	r0, [pc, #4]	; (800b9f8 <__malloc_unlock+0x8>)
 800b9f2:	f7ff bf90 	b.w	800b916 <__retarget_lock_release_recursive>
 800b9f6:	bf00      	nop
 800b9f8:	20000d30 	.word	0x20000d30

0800b9fc <__ssputs_r>:
 800b9fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ba00:	688e      	ldr	r6, [r1, #8]
 800ba02:	429e      	cmp	r6, r3
 800ba04:	4682      	mov	sl, r0
 800ba06:	460c      	mov	r4, r1
 800ba08:	4690      	mov	r8, r2
 800ba0a:	461f      	mov	r7, r3
 800ba0c:	d838      	bhi.n	800ba80 <__ssputs_r+0x84>
 800ba0e:	898a      	ldrh	r2, [r1, #12]
 800ba10:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ba14:	d032      	beq.n	800ba7c <__ssputs_r+0x80>
 800ba16:	6825      	ldr	r5, [r4, #0]
 800ba18:	6909      	ldr	r1, [r1, #16]
 800ba1a:	eba5 0901 	sub.w	r9, r5, r1
 800ba1e:	6965      	ldr	r5, [r4, #20]
 800ba20:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ba24:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ba28:	3301      	adds	r3, #1
 800ba2a:	444b      	add	r3, r9
 800ba2c:	106d      	asrs	r5, r5, #1
 800ba2e:	429d      	cmp	r5, r3
 800ba30:	bf38      	it	cc
 800ba32:	461d      	movcc	r5, r3
 800ba34:	0553      	lsls	r3, r2, #21
 800ba36:	d531      	bpl.n	800ba9c <__ssputs_r+0xa0>
 800ba38:	4629      	mov	r1, r5
 800ba3a:	f7ff fad5 	bl	800afe8 <_malloc_r>
 800ba3e:	4606      	mov	r6, r0
 800ba40:	b950      	cbnz	r0, 800ba58 <__ssputs_r+0x5c>
 800ba42:	230c      	movs	r3, #12
 800ba44:	f8ca 3000 	str.w	r3, [sl]
 800ba48:	89a3      	ldrh	r3, [r4, #12]
 800ba4a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ba4e:	81a3      	strh	r3, [r4, #12]
 800ba50:	f04f 30ff 	mov.w	r0, #4294967295
 800ba54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba58:	6921      	ldr	r1, [r4, #16]
 800ba5a:	464a      	mov	r2, r9
 800ba5c:	f7ff fa42 	bl	800aee4 <memcpy>
 800ba60:	89a3      	ldrh	r3, [r4, #12]
 800ba62:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ba66:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ba6a:	81a3      	strh	r3, [r4, #12]
 800ba6c:	6126      	str	r6, [r4, #16]
 800ba6e:	6165      	str	r5, [r4, #20]
 800ba70:	444e      	add	r6, r9
 800ba72:	eba5 0509 	sub.w	r5, r5, r9
 800ba76:	6026      	str	r6, [r4, #0]
 800ba78:	60a5      	str	r5, [r4, #8]
 800ba7a:	463e      	mov	r6, r7
 800ba7c:	42be      	cmp	r6, r7
 800ba7e:	d900      	bls.n	800ba82 <__ssputs_r+0x86>
 800ba80:	463e      	mov	r6, r7
 800ba82:	6820      	ldr	r0, [r4, #0]
 800ba84:	4632      	mov	r2, r6
 800ba86:	4641      	mov	r1, r8
 800ba88:	f000 fca4 	bl	800c3d4 <memmove>
 800ba8c:	68a3      	ldr	r3, [r4, #8]
 800ba8e:	1b9b      	subs	r3, r3, r6
 800ba90:	60a3      	str	r3, [r4, #8]
 800ba92:	6823      	ldr	r3, [r4, #0]
 800ba94:	4433      	add	r3, r6
 800ba96:	6023      	str	r3, [r4, #0]
 800ba98:	2000      	movs	r0, #0
 800ba9a:	e7db      	b.n	800ba54 <__ssputs_r+0x58>
 800ba9c:	462a      	mov	r2, r5
 800ba9e:	f000 fcb3 	bl	800c408 <_realloc_r>
 800baa2:	4606      	mov	r6, r0
 800baa4:	2800      	cmp	r0, #0
 800baa6:	d1e1      	bne.n	800ba6c <__ssputs_r+0x70>
 800baa8:	6921      	ldr	r1, [r4, #16]
 800baaa:	4650      	mov	r0, sl
 800baac:	f7ff fa30 	bl	800af10 <_free_r>
 800bab0:	e7c7      	b.n	800ba42 <__ssputs_r+0x46>
	...

0800bab4 <_svfiprintf_r>:
 800bab4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bab8:	4698      	mov	r8, r3
 800baba:	898b      	ldrh	r3, [r1, #12]
 800babc:	061b      	lsls	r3, r3, #24
 800babe:	b09d      	sub	sp, #116	; 0x74
 800bac0:	4607      	mov	r7, r0
 800bac2:	460d      	mov	r5, r1
 800bac4:	4614      	mov	r4, r2
 800bac6:	d50e      	bpl.n	800bae6 <_svfiprintf_r+0x32>
 800bac8:	690b      	ldr	r3, [r1, #16]
 800baca:	b963      	cbnz	r3, 800bae6 <_svfiprintf_r+0x32>
 800bacc:	2140      	movs	r1, #64	; 0x40
 800bace:	f7ff fa8b 	bl	800afe8 <_malloc_r>
 800bad2:	6028      	str	r0, [r5, #0]
 800bad4:	6128      	str	r0, [r5, #16]
 800bad6:	b920      	cbnz	r0, 800bae2 <_svfiprintf_r+0x2e>
 800bad8:	230c      	movs	r3, #12
 800bada:	603b      	str	r3, [r7, #0]
 800badc:	f04f 30ff 	mov.w	r0, #4294967295
 800bae0:	e0d1      	b.n	800bc86 <_svfiprintf_r+0x1d2>
 800bae2:	2340      	movs	r3, #64	; 0x40
 800bae4:	616b      	str	r3, [r5, #20]
 800bae6:	2300      	movs	r3, #0
 800bae8:	9309      	str	r3, [sp, #36]	; 0x24
 800baea:	2320      	movs	r3, #32
 800baec:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800baf0:	f8cd 800c 	str.w	r8, [sp, #12]
 800baf4:	2330      	movs	r3, #48	; 0x30
 800baf6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800bca0 <_svfiprintf_r+0x1ec>
 800bafa:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bafe:	f04f 0901 	mov.w	r9, #1
 800bb02:	4623      	mov	r3, r4
 800bb04:	469a      	mov	sl, r3
 800bb06:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bb0a:	b10a      	cbz	r2, 800bb10 <_svfiprintf_r+0x5c>
 800bb0c:	2a25      	cmp	r2, #37	; 0x25
 800bb0e:	d1f9      	bne.n	800bb04 <_svfiprintf_r+0x50>
 800bb10:	ebba 0b04 	subs.w	fp, sl, r4
 800bb14:	d00b      	beq.n	800bb2e <_svfiprintf_r+0x7a>
 800bb16:	465b      	mov	r3, fp
 800bb18:	4622      	mov	r2, r4
 800bb1a:	4629      	mov	r1, r5
 800bb1c:	4638      	mov	r0, r7
 800bb1e:	f7ff ff6d 	bl	800b9fc <__ssputs_r>
 800bb22:	3001      	adds	r0, #1
 800bb24:	f000 80aa 	beq.w	800bc7c <_svfiprintf_r+0x1c8>
 800bb28:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bb2a:	445a      	add	r2, fp
 800bb2c:	9209      	str	r2, [sp, #36]	; 0x24
 800bb2e:	f89a 3000 	ldrb.w	r3, [sl]
 800bb32:	2b00      	cmp	r3, #0
 800bb34:	f000 80a2 	beq.w	800bc7c <_svfiprintf_r+0x1c8>
 800bb38:	2300      	movs	r3, #0
 800bb3a:	f04f 32ff 	mov.w	r2, #4294967295
 800bb3e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bb42:	f10a 0a01 	add.w	sl, sl, #1
 800bb46:	9304      	str	r3, [sp, #16]
 800bb48:	9307      	str	r3, [sp, #28]
 800bb4a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bb4e:	931a      	str	r3, [sp, #104]	; 0x68
 800bb50:	4654      	mov	r4, sl
 800bb52:	2205      	movs	r2, #5
 800bb54:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb58:	4851      	ldr	r0, [pc, #324]	; (800bca0 <_svfiprintf_r+0x1ec>)
 800bb5a:	f7f4 fb61 	bl	8000220 <memchr>
 800bb5e:	9a04      	ldr	r2, [sp, #16]
 800bb60:	b9d8      	cbnz	r0, 800bb9a <_svfiprintf_r+0xe6>
 800bb62:	06d0      	lsls	r0, r2, #27
 800bb64:	bf44      	itt	mi
 800bb66:	2320      	movmi	r3, #32
 800bb68:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bb6c:	0711      	lsls	r1, r2, #28
 800bb6e:	bf44      	itt	mi
 800bb70:	232b      	movmi	r3, #43	; 0x2b
 800bb72:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bb76:	f89a 3000 	ldrb.w	r3, [sl]
 800bb7a:	2b2a      	cmp	r3, #42	; 0x2a
 800bb7c:	d015      	beq.n	800bbaa <_svfiprintf_r+0xf6>
 800bb7e:	9a07      	ldr	r2, [sp, #28]
 800bb80:	4654      	mov	r4, sl
 800bb82:	2000      	movs	r0, #0
 800bb84:	f04f 0c0a 	mov.w	ip, #10
 800bb88:	4621      	mov	r1, r4
 800bb8a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bb8e:	3b30      	subs	r3, #48	; 0x30
 800bb90:	2b09      	cmp	r3, #9
 800bb92:	d94e      	bls.n	800bc32 <_svfiprintf_r+0x17e>
 800bb94:	b1b0      	cbz	r0, 800bbc4 <_svfiprintf_r+0x110>
 800bb96:	9207      	str	r2, [sp, #28]
 800bb98:	e014      	b.n	800bbc4 <_svfiprintf_r+0x110>
 800bb9a:	eba0 0308 	sub.w	r3, r0, r8
 800bb9e:	fa09 f303 	lsl.w	r3, r9, r3
 800bba2:	4313      	orrs	r3, r2
 800bba4:	9304      	str	r3, [sp, #16]
 800bba6:	46a2      	mov	sl, r4
 800bba8:	e7d2      	b.n	800bb50 <_svfiprintf_r+0x9c>
 800bbaa:	9b03      	ldr	r3, [sp, #12]
 800bbac:	1d19      	adds	r1, r3, #4
 800bbae:	681b      	ldr	r3, [r3, #0]
 800bbb0:	9103      	str	r1, [sp, #12]
 800bbb2:	2b00      	cmp	r3, #0
 800bbb4:	bfbb      	ittet	lt
 800bbb6:	425b      	neglt	r3, r3
 800bbb8:	f042 0202 	orrlt.w	r2, r2, #2
 800bbbc:	9307      	strge	r3, [sp, #28]
 800bbbe:	9307      	strlt	r3, [sp, #28]
 800bbc0:	bfb8      	it	lt
 800bbc2:	9204      	strlt	r2, [sp, #16]
 800bbc4:	7823      	ldrb	r3, [r4, #0]
 800bbc6:	2b2e      	cmp	r3, #46	; 0x2e
 800bbc8:	d10c      	bne.n	800bbe4 <_svfiprintf_r+0x130>
 800bbca:	7863      	ldrb	r3, [r4, #1]
 800bbcc:	2b2a      	cmp	r3, #42	; 0x2a
 800bbce:	d135      	bne.n	800bc3c <_svfiprintf_r+0x188>
 800bbd0:	9b03      	ldr	r3, [sp, #12]
 800bbd2:	1d1a      	adds	r2, r3, #4
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	9203      	str	r2, [sp, #12]
 800bbd8:	2b00      	cmp	r3, #0
 800bbda:	bfb8      	it	lt
 800bbdc:	f04f 33ff 	movlt.w	r3, #4294967295
 800bbe0:	3402      	adds	r4, #2
 800bbe2:	9305      	str	r3, [sp, #20]
 800bbe4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800bcb0 <_svfiprintf_r+0x1fc>
 800bbe8:	7821      	ldrb	r1, [r4, #0]
 800bbea:	2203      	movs	r2, #3
 800bbec:	4650      	mov	r0, sl
 800bbee:	f7f4 fb17 	bl	8000220 <memchr>
 800bbf2:	b140      	cbz	r0, 800bc06 <_svfiprintf_r+0x152>
 800bbf4:	2340      	movs	r3, #64	; 0x40
 800bbf6:	eba0 000a 	sub.w	r0, r0, sl
 800bbfa:	fa03 f000 	lsl.w	r0, r3, r0
 800bbfe:	9b04      	ldr	r3, [sp, #16]
 800bc00:	4303      	orrs	r3, r0
 800bc02:	3401      	adds	r4, #1
 800bc04:	9304      	str	r3, [sp, #16]
 800bc06:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bc0a:	4826      	ldr	r0, [pc, #152]	; (800bca4 <_svfiprintf_r+0x1f0>)
 800bc0c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bc10:	2206      	movs	r2, #6
 800bc12:	f7f4 fb05 	bl	8000220 <memchr>
 800bc16:	2800      	cmp	r0, #0
 800bc18:	d038      	beq.n	800bc8c <_svfiprintf_r+0x1d8>
 800bc1a:	4b23      	ldr	r3, [pc, #140]	; (800bca8 <_svfiprintf_r+0x1f4>)
 800bc1c:	bb1b      	cbnz	r3, 800bc66 <_svfiprintf_r+0x1b2>
 800bc1e:	9b03      	ldr	r3, [sp, #12]
 800bc20:	3307      	adds	r3, #7
 800bc22:	f023 0307 	bic.w	r3, r3, #7
 800bc26:	3308      	adds	r3, #8
 800bc28:	9303      	str	r3, [sp, #12]
 800bc2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bc2c:	4433      	add	r3, r6
 800bc2e:	9309      	str	r3, [sp, #36]	; 0x24
 800bc30:	e767      	b.n	800bb02 <_svfiprintf_r+0x4e>
 800bc32:	fb0c 3202 	mla	r2, ip, r2, r3
 800bc36:	460c      	mov	r4, r1
 800bc38:	2001      	movs	r0, #1
 800bc3a:	e7a5      	b.n	800bb88 <_svfiprintf_r+0xd4>
 800bc3c:	2300      	movs	r3, #0
 800bc3e:	3401      	adds	r4, #1
 800bc40:	9305      	str	r3, [sp, #20]
 800bc42:	4619      	mov	r1, r3
 800bc44:	f04f 0c0a 	mov.w	ip, #10
 800bc48:	4620      	mov	r0, r4
 800bc4a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bc4e:	3a30      	subs	r2, #48	; 0x30
 800bc50:	2a09      	cmp	r2, #9
 800bc52:	d903      	bls.n	800bc5c <_svfiprintf_r+0x1a8>
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	d0c5      	beq.n	800bbe4 <_svfiprintf_r+0x130>
 800bc58:	9105      	str	r1, [sp, #20]
 800bc5a:	e7c3      	b.n	800bbe4 <_svfiprintf_r+0x130>
 800bc5c:	fb0c 2101 	mla	r1, ip, r1, r2
 800bc60:	4604      	mov	r4, r0
 800bc62:	2301      	movs	r3, #1
 800bc64:	e7f0      	b.n	800bc48 <_svfiprintf_r+0x194>
 800bc66:	ab03      	add	r3, sp, #12
 800bc68:	9300      	str	r3, [sp, #0]
 800bc6a:	462a      	mov	r2, r5
 800bc6c:	4b0f      	ldr	r3, [pc, #60]	; (800bcac <_svfiprintf_r+0x1f8>)
 800bc6e:	a904      	add	r1, sp, #16
 800bc70:	4638      	mov	r0, r7
 800bc72:	f3af 8000 	nop.w
 800bc76:	1c42      	adds	r2, r0, #1
 800bc78:	4606      	mov	r6, r0
 800bc7a:	d1d6      	bne.n	800bc2a <_svfiprintf_r+0x176>
 800bc7c:	89ab      	ldrh	r3, [r5, #12]
 800bc7e:	065b      	lsls	r3, r3, #25
 800bc80:	f53f af2c 	bmi.w	800badc <_svfiprintf_r+0x28>
 800bc84:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bc86:	b01d      	add	sp, #116	; 0x74
 800bc88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc8c:	ab03      	add	r3, sp, #12
 800bc8e:	9300      	str	r3, [sp, #0]
 800bc90:	462a      	mov	r2, r5
 800bc92:	4b06      	ldr	r3, [pc, #24]	; (800bcac <_svfiprintf_r+0x1f8>)
 800bc94:	a904      	add	r1, sp, #16
 800bc96:	4638      	mov	r0, r7
 800bc98:	f000 f9d4 	bl	800c044 <_printf_i>
 800bc9c:	e7eb      	b.n	800bc76 <_svfiprintf_r+0x1c2>
 800bc9e:	bf00      	nop
 800bca0:	0807ff2c 	.word	0x0807ff2c
 800bca4:	0807ff36 	.word	0x0807ff36
 800bca8:	00000000 	.word	0x00000000
 800bcac:	0800b9fd 	.word	0x0800b9fd
 800bcb0:	0807ff32 	.word	0x0807ff32

0800bcb4 <__sfputc_r>:
 800bcb4:	6893      	ldr	r3, [r2, #8]
 800bcb6:	3b01      	subs	r3, #1
 800bcb8:	2b00      	cmp	r3, #0
 800bcba:	b410      	push	{r4}
 800bcbc:	6093      	str	r3, [r2, #8]
 800bcbe:	da08      	bge.n	800bcd2 <__sfputc_r+0x1e>
 800bcc0:	6994      	ldr	r4, [r2, #24]
 800bcc2:	42a3      	cmp	r3, r4
 800bcc4:	db01      	blt.n	800bcca <__sfputc_r+0x16>
 800bcc6:	290a      	cmp	r1, #10
 800bcc8:	d103      	bne.n	800bcd2 <__sfputc_r+0x1e>
 800bcca:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bcce:	f7ff bb79 	b.w	800b3c4 <__swbuf_r>
 800bcd2:	6813      	ldr	r3, [r2, #0]
 800bcd4:	1c58      	adds	r0, r3, #1
 800bcd6:	6010      	str	r0, [r2, #0]
 800bcd8:	7019      	strb	r1, [r3, #0]
 800bcda:	4608      	mov	r0, r1
 800bcdc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bce0:	4770      	bx	lr

0800bce2 <__sfputs_r>:
 800bce2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bce4:	4606      	mov	r6, r0
 800bce6:	460f      	mov	r7, r1
 800bce8:	4614      	mov	r4, r2
 800bcea:	18d5      	adds	r5, r2, r3
 800bcec:	42ac      	cmp	r4, r5
 800bcee:	d101      	bne.n	800bcf4 <__sfputs_r+0x12>
 800bcf0:	2000      	movs	r0, #0
 800bcf2:	e007      	b.n	800bd04 <__sfputs_r+0x22>
 800bcf4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bcf8:	463a      	mov	r2, r7
 800bcfa:	4630      	mov	r0, r6
 800bcfc:	f7ff ffda 	bl	800bcb4 <__sfputc_r>
 800bd00:	1c43      	adds	r3, r0, #1
 800bd02:	d1f3      	bne.n	800bcec <__sfputs_r+0xa>
 800bd04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800bd08 <_vfiprintf_r>:
 800bd08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd0c:	460d      	mov	r5, r1
 800bd0e:	b09d      	sub	sp, #116	; 0x74
 800bd10:	4614      	mov	r4, r2
 800bd12:	4698      	mov	r8, r3
 800bd14:	4606      	mov	r6, r0
 800bd16:	b118      	cbz	r0, 800bd20 <_vfiprintf_r+0x18>
 800bd18:	6983      	ldr	r3, [r0, #24]
 800bd1a:	b90b      	cbnz	r3, 800bd20 <_vfiprintf_r+0x18>
 800bd1c:	f7ff fd4a 	bl	800b7b4 <__sinit>
 800bd20:	4b89      	ldr	r3, [pc, #548]	; (800bf48 <_vfiprintf_r+0x240>)
 800bd22:	429d      	cmp	r5, r3
 800bd24:	d11b      	bne.n	800bd5e <_vfiprintf_r+0x56>
 800bd26:	6875      	ldr	r5, [r6, #4]
 800bd28:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bd2a:	07d9      	lsls	r1, r3, #31
 800bd2c:	d405      	bmi.n	800bd3a <_vfiprintf_r+0x32>
 800bd2e:	89ab      	ldrh	r3, [r5, #12]
 800bd30:	059a      	lsls	r2, r3, #22
 800bd32:	d402      	bmi.n	800bd3a <_vfiprintf_r+0x32>
 800bd34:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bd36:	f7ff fded 	bl	800b914 <__retarget_lock_acquire_recursive>
 800bd3a:	89ab      	ldrh	r3, [r5, #12]
 800bd3c:	071b      	lsls	r3, r3, #28
 800bd3e:	d501      	bpl.n	800bd44 <_vfiprintf_r+0x3c>
 800bd40:	692b      	ldr	r3, [r5, #16]
 800bd42:	b9eb      	cbnz	r3, 800bd80 <_vfiprintf_r+0x78>
 800bd44:	4629      	mov	r1, r5
 800bd46:	4630      	mov	r0, r6
 800bd48:	f7ff fb8e 	bl	800b468 <__swsetup_r>
 800bd4c:	b1c0      	cbz	r0, 800bd80 <_vfiprintf_r+0x78>
 800bd4e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bd50:	07dc      	lsls	r4, r3, #31
 800bd52:	d50e      	bpl.n	800bd72 <_vfiprintf_r+0x6a>
 800bd54:	f04f 30ff 	mov.w	r0, #4294967295
 800bd58:	b01d      	add	sp, #116	; 0x74
 800bd5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd5e:	4b7b      	ldr	r3, [pc, #492]	; (800bf4c <_vfiprintf_r+0x244>)
 800bd60:	429d      	cmp	r5, r3
 800bd62:	d101      	bne.n	800bd68 <_vfiprintf_r+0x60>
 800bd64:	68b5      	ldr	r5, [r6, #8]
 800bd66:	e7df      	b.n	800bd28 <_vfiprintf_r+0x20>
 800bd68:	4b79      	ldr	r3, [pc, #484]	; (800bf50 <_vfiprintf_r+0x248>)
 800bd6a:	429d      	cmp	r5, r3
 800bd6c:	bf08      	it	eq
 800bd6e:	68f5      	ldreq	r5, [r6, #12]
 800bd70:	e7da      	b.n	800bd28 <_vfiprintf_r+0x20>
 800bd72:	89ab      	ldrh	r3, [r5, #12]
 800bd74:	0598      	lsls	r0, r3, #22
 800bd76:	d4ed      	bmi.n	800bd54 <_vfiprintf_r+0x4c>
 800bd78:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bd7a:	f7ff fdcc 	bl	800b916 <__retarget_lock_release_recursive>
 800bd7e:	e7e9      	b.n	800bd54 <_vfiprintf_r+0x4c>
 800bd80:	2300      	movs	r3, #0
 800bd82:	9309      	str	r3, [sp, #36]	; 0x24
 800bd84:	2320      	movs	r3, #32
 800bd86:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bd8a:	f8cd 800c 	str.w	r8, [sp, #12]
 800bd8e:	2330      	movs	r3, #48	; 0x30
 800bd90:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800bf54 <_vfiprintf_r+0x24c>
 800bd94:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bd98:	f04f 0901 	mov.w	r9, #1
 800bd9c:	4623      	mov	r3, r4
 800bd9e:	469a      	mov	sl, r3
 800bda0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bda4:	b10a      	cbz	r2, 800bdaa <_vfiprintf_r+0xa2>
 800bda6:	2a25      	cmp	r2, #37	; 0x25
 800bda8:	d1f9      	bne.n	800bd9e <_vfiprintf_r+0x96>
 800bdaa:	ebba 0b04 	subs.w	fp, sl, r4
 800bdae:	d00b      	beq.n	800bdc8 <_vfiprintf_r+0xc0>
 800bdb0:	465b      	mov	r3, fp
 800bdb2:	4622      	mov	r2, r4
 800bdb4:	4629      	mov	r1, r5
 800bdb6:	4630      	mov	r0, r6
 800bdb8:	f7ff ff93 	bl	800bce2 <__sfputs_r>
 800bdbc:	3001      	adds	r0, #1
 800bdbe:	f000 80aa 	beq.w	800bf16 <_vfiprintf_r+0x20e>
 800bdc2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bdc4:	445a      	add	r2, fp
 800bdc6:	9209      	str	r2, [sp, #36]	; 0x24
 800bdc8:	f89a 3000 	ldrb.w	r3, [sl]
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	f000 80a2 	beq.w	800bf16 <_vfiprintf_r+0x20e>
 800bdd2:	2300      	movs	r3, #0
 800bdd4:	f04f 32ff 	mov.w	r2, #4294967295
 800bdd8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bddc:	f10a 0a01 	add.w	sl, sl, #1
 800bde0:	9304      	str	r3, [sp, #16]
 800bde2:	9307      	str	r3, [sp, #28]
 800bde4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bde8:	931a      	str	r3, [sp, #104]	; 0x68
 800bdea:	4654      	mov	r4, sl
 800bdec:	2205      	movs	r2, #5
 800bdee:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bdf2:	4858      	ldr	r0, [pc, #352]	; (800bf54 <_vfiprintf_r+0x24c>)
 800bdf4:	f7f4 fa14 	bl	8000220 <memchr>
 800bdf8:	9a04      	ldr	r2, [sp, #16]
 800bdfa:	b9d8      	cbnz	r0, 800be34 <_vfiprintf_r+0x12c>
 800bdfc:	06d1      	lsls	r1, r2, #27
 800bdfe:	bf44      	itt	mi
 800be00:	2320      	movmi	r3, #32
 800be02:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800be06:	0713      	lsls	r3, r2, #28
 800be08:	bf44      	itt	mi
 800be0a:	232b      	movmi	r3, #43	; 0x2b
 800be0c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800be10:	f89a 3000 	ldrb.w	r3, [sl]
 800be14:	2b2a      	cmp	r3, #42	; 0x2a
 800be16:	d015      	beq.n	800be44 <_vfiprintf_r+0x13c>
 800be18:	9a07      	ldr	r2, [sp, #28]
 800be1a:	4654      	mov	r4, sl
 800be1c:	2000      	movs	r0, #0
 800be1e:	f04f 0c0a 	mov.w	ip, #10
 800be22:	4621      	mov	r1, r4
 800be24:	f811 3b01 	ldrb.w	r3, [r1], #1
 800be28:	3b30      	subs	r3, #48	; 0x30
 800be2a:	2b09      	cmp	r3, #9
 800be2c:	d94e      	bls.n	800becc <_vfiprintf_r+0x1c4>
 800be2e:	b1b0      	cbz	r0, 800be5e <_vfiprintf_r+0x156>
 800be30:	9207      	str	r2, [sp, #28]
 800be32:	e014      	b.n	800be5e <_vfiprintf_r+0x156>
 800be34:	eba0 0308 	sub.w	r3, r0, r8
 800be38:	fa09 f303 	lsl.w	r3, r9, r3
 800be3c:	4313      	orrs	r3, r2
 800be3e:	9304      	str	r3, [sp, #16]
 800be40:	46a2      	mov	sl, r4
 800be42:	e7d2      	b.n	800bdea <_vfiprintf_r+0xe2>
 800be44:	9b03      	ldr	r3, [sp, #12]
 800be46:	1d19      	adds	r1, r3, #4
 800be48:	681b      	ldr	r3, [r3, #0]
 800be4a:	9103      	str	r1, [sp, #12]
 800be4c:	2b00      	cmp	r3, #0
 800be4e:	bfbb      	ittet	lt
 800be50:	425b      	neglt	r3, r3
 800be52:	f042 0202 	orrlt.w	r2, r2, #2
 800be56:	9307      	strge	r3, [sp, #28]
 800be58:	9307      	strlt	r3, [sp, #28]
 800be5a:	bfb8      	it	lt
 800be5c:	9204      	strlt	r2, [sp, #16]
 800be5e:	7823      	ldrb	r3, [r4, #0]
 800be60:	2b2e      	cmp	r3, #46	; 0x2e
 800be62:	d10c      	bne.n	800be7e <_vfiprintf_r+0x176>
 800be64:	7863      	ldrb	r3, [r4, #1]
 800be66:	2b2a      	cmp	r3, #42	; 0x2a
 800be68:	d135      	bne.n	800bed6 <_vfiprintf_r+0x1ce>
 800be6a:	9b03      	ldr	r3, [sp, #12]
 800be6c:	1d1a      	adds	r2, r3, #4
 800be6e:	681b      	ldr	r3, [r3, #0]
 800be70:	9203      	str	r2, [sp, #12]
 800be72:	2b00      	cmp	r3, #0
 800be74:	bfb8      	it	lt
 800be76:	f04f 33ff 	movlt.w	r3, #4294967295
 800be7a:	3402      	adds	r4, #2
 800be7c:	9305      	str	r3, [sp, #20]
 800be7e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800bf64 <_vfiprintf_r+0x25c>
 800be82:	7821      	ldrb	r1, [r4, #0]
 800be84:	2203      	movs	r2, #3
 800be86:	4650      	mov	r0, sl
 800be88:	f7f4 f9ca 	bl	8000220 <memchr>
 800be8c:	b140      	cbz	r0, 800bea0 <_vfiprintf_r+0x198>
 800be8e:	2340      	movs	r3, #64	; 0x40
 800be90:	eba0 000a 	sub.w	r0, r0, sl
 800be94:	fa03 f000 	lsl.w	r0, r3, r0
 800be98:	9b04      	ldr	r3, [sp, #16]
 800be9a:	4303      	orrs	r3, r0
 800be9c:	3401      	adds	r4, #1
 800be9e:	9304      	str	r3, [sp, #16]
 800bea0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bea4:	482c      	ldr	r0, [pc, #176]	; (800bf58 <_vfiprintf_r+0x250>)
 800bea6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800beaa:	2206      	movs	r2, #6
 800beac:	f7f4 f9b8 	bl	8000220 <memchr>
 800beb0:	2800      	cmp	r0, #0
 800beb2:	d03f      	beq.n	800bf34 <_vfiprintf_r+0x22c>
 800beb4:	4b29      	ldr	r3, [pc, #164]	; (800bf5c <_vfiprintf_r+0x254>)
 800beb6:	bb1b      	cbnz	r3, 800bf00 <_vfiprintf_r+0x1f8>
 800beb8:	9b03      	ldr	r3, [sp, #12]
 800beba:	3307      	adds	r3, #7
 800bebc:	f023 0307 	bic.w	r3, r3, #7
 800bec0:	3308      	adds	r3, #8
 800bec2:	9303      	str	r3, [sp, #12]
 800bec4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bec6:	443b      	add	r3, r7
 800bec8:	9309      	str	r3, [sp, #36]	; 0x24
 800beca:	e767      	b.n	800bd9c <_vfiprintf_r+0x94>
 800becc:	fb0c 3202 	mla	r2, ip, r2, r3
 800bed0:	460c      	mov	r4, r1
 800bed2:	2001      	movs	r0, #1
 800bed4:	e7a5      	b.n	800be22 <_vfiprintf_r+0x11a>
 800bed6:	2300      	movs	r3, #0
 800bed8:	3401      	adds	r4, #1
 800beda:	9305      	str	r3, [sp, #20]
 800bedc:	4619      	mov	r1, r3
 800bede:	f04f 0c0a 	mov.w	ip, #10
 800bee2:	4620      	mov	r0, r4
 800bee4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bee8:	3a30      	subs	r2, #48	; 0x30
 800beea:	2a09      	cmp	r2, #9
 800beec:	d903      	bls.n	800bef6 <_vfiprintf_r+0x1ee>
 800beee:	2b00      	cmp	r3, #0
 800bef0:	d0c5      	beq.n	800be7e <_vfiprintf_r+0x176>
 800bef2:	9105      	str	r1, [sp, #20]
 800bef4:	e7c3      	b.n	800be7e <_vfiprintf_r+0x176>
 800bef6:	fb0c 2101 	mla	r1, ip, r1, r2
 800befa:	4604      	mov	r4, r0
 800befc:	2301      	movs	r3, #1
 800befe:	e7f0      	b.n	800bee2 <_vfiprintf_r+0x1da>
 800bf00:	ab03      	add	r3, sp, #12
 800bf02:	9300      	str	r3, [sp, #0]
 800bf04:	462a      	mov	r2, r5
 800bf06:	4b16      	ldr	r3, [pc, #88]	; (800bf60 <_vfiprintf_r+0x258>)
 800bf08:	a904      	add	r1, sp, #16
 800bf0a:	4630      	mov	r0, r6
 800bf0c:	f3af 8000 	nop.w
 800bf10:	4607      	mov	r7, r0
 800bf12:	1c78      	adds	r0, r7, #1
 800bf14:	d1d6      	bne.n	800bec4 <_vfiprintf_r+0x1bc>
 800bf16:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bf18:	07d9      	lsls	r1, r3, #31
 800bf1a:	d405      	bmi.n	800bf28 <_vfiprintf_r+0x220>
 800bf1c:	89ab      	ldrh	r3, [r5, #12]
 800bf1e:	059a      	lsls	r2, r3, #22
 800bf20:	d402      	bmi.n	800bf28 <_vfiprintf_r+0x220>
 800bf22:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bf24:	f7ff fcf7 	bl	800b916 <__retarget_lock_release_recursive>
 800bf28:	89ab      	ldrh	r3, [r5, #12]
 800bf2a:	065b      	lsls	r3, r3, #25
 800bf2c:	f53f af12 	bmi.w	800bd54 <_vfiprintf_r+0x4c>
 800bf30:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bf32:	e711      	b.n	800bd58 <_vfiprintf_r+0x50>
 800bf34:	ab03      	add	r3, sp, #12
 800bf36:	9300      	str	r3, [sp, #0]
 800bf38:	462a      	mov	r2, r5
 800bf3a:	4b09      	ldr	r3, [pc, #36]	; (800bf60 <_vfiprintf_r+0x258>)
 800bf3c:	a904      	add	r1, sp, #16
 800bf3e:	4630      	mov	r0, r6
 800bf40:	f000 f880 	bl	800c044 <_printf_i>
 800bf44:	e7e4      	b.n	800bf10 <_vfiprintf_r+0x208>
 800bf46:	bf00      	nop
 800bf48:	0807feec 	.word	0x0807feec
 800bf4c:	0807ff0c 	.word	0x0807ff0c
 800bf50:	0807fecc 	.word	0x0807fecc
 800bf54:	0807ff2c 	.word	0x0807ff2c
 800bf58:	0807ff36 	.word	0x0807ff36
 800bf5c:	00000000 	.word	0x00000000
 800bf60:	0800bce3 	.word	0x0800bce3
 800bf64:	0807ff32 	.word	0x0807ff32

0800bf68 <_printf_common>:
 800bf68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bf6c:	4616      	mov	r6, r2
 800bf6e:	4699      	mov	r9, r3
 800bf70:	688a      	ldr	r2, [r1, #8]
 800bf72:	690b      	ldr	r3, [r1, #16]
 800bf74:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800bf78:	4293      	cmp	r3, r2
 800bf7a:	bfb8      	it	lt
 800bf7c:	4613      	movlt	r3, r2
 800bf7e:	6033      	str	r3, [r6, #0]
 800bf80:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800bf84:	4607      	mov	r7, r0
 800bf86:	460c      	mov	r4, r1
 800bf88:	b10a      	cbz	r2, 800bf8e <_printf_common+0x26>
 800bf8a:	3301      	adds	r3, #1
 800bf8c:	6033      	str	r3, [r6, #0]
 800bf8e:	6823      	ldr	r3, [r4, #0]
 800bf90:	0699      	lsls	r1, r3, #26
 800bf92:	bf42      	ittt	mi
 800bf94:	6833      	ldrmi	r3, [r6, #0]
 800bf96:	3302      	addmi	r3, #2
 800bf98:	6033      	strmi	r3, [r6, #0]
 800bf9a:	6825      	ldr	r5, [r4, #0]
 800bf9c:	f015 0506 	ands.w	r5, r5, #6
 800bfa0:	d106      	bne.n	800bfb0 <_printf_common+0x48>
 800bfa2:	f104 0a19 	add.w	sl, r4, #25
 800bfa6:	68e3      	ldr	r3, [r4, #12]
 800bfa8:	6832      	ldr	r2, [r6, #0]
 800bfaa:	1a9b      	subs	r3, r3, r2
 800bfac:	42ab      	cmp	r3, r5
 800bfae:	dc26      	bgt.n	800bffe <_printf_common+0x96>
 800bfb0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800bfb4:	1e13      	subs	r3, r2, #0
 800bfb6:	6822      	ldr	r2, [r4, #0]
 800bfb8:	bf18      	it	ne
 800bfba:	2301      	movne	r3, #1
 800bfbc:	0692      	lsls	r2, r2, #26
 800bfbe:	d42b      	bmi.n	800c018 <_printf_common+0xb0>
 800bfc0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800bfc4:	4649      	mov	r1, r9
 800bfc6:	4638      	mov	r0, r7
 800bfc8:	47c0      	blx	r8
 800bfca:	3001      	adds	r0, #1
 800bfcc:	d01e      	beq.n	800c00c <_printf_common+0xa4>
 800bfce:	6823      	ldr	r3, [r4, #0]
 800bfd0:	68e5      	ldr	r5, [r4, #12]
 800bfd2:	6832      	ldr	r2, [r6, #0]
 800bfd4:	f003 0306 	and.w	r3, r3, #6
 800bfd8:	2b04      	cmp	r3, #4
 800bfda:	bf08      	it	eq
 800bfdc:	1aad      	subeq	r5, r5, r2
 800bfde:	68a3      	ldr	r3, [r4, #8]
 800bfe0:	6922      	ldr	r2, [r4, #16]
 800bfe2:	bf0c      	ite	eq
 800bfe4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bfe8:	2500      	movne	r5, #0
 800bfea:	4293      	cmp	r3, r2
 800bfec:	bfc4      	itt	gt
 800bfee:	1a9b      	subgt	r3, r3, r2
 800bff0:	18ed      	addgt	r5, r5, r3
 800bff2:	2600      	movs	r6, #0
 800bff4:	341a      	adds	r4, #26
 800bff6:	42b5      	cmp	r5, r6
 800bff8:	d11a      	bne.n	800c030 <_printf_common+0xc8>
 800bffa:	2000      	movs	r0, #0
 800bffc:	e008      	b.n	800c010 <_printf_common+0xa8>
 800bffe:	2301      	movs	r3, #1
 800c000:	4652      	mov	r2, sl
 800c002:	4649      	mov	r1, r9
 800c004:	4638      	mov	r0, r7
 800c006:	47c0      	blx	r8
 800c008:	3001      	adds	r0, #1
 800c00a:	d103      	bne.n	800c014 <_printf_common+0xac>
 800c00c:	f04f 30ff 	mov.w	r0, #4294967295
 800c010:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c014:	3501      	adds	r5, #1
 800c016:	e7c6      	b.n	800bfa6 <_printf_common+0x3e>
 800c018:	18e1      	adds	r1, r4, r3
 800c01a:	1c5a      	adds	r2, r3, #1
 800c01c:	2030      	movs	r0, #48	; 0x30
 800c01e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c022:	4422      	add	r2, r4
 800c024:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c028:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c02c:	3302      	adds	r3, #2
 800c02e:	e7c7      	b.n	800bfc0 <_printf_common+0x58>
 800c030:	2301      	movs	r3, #1
 800c032:	4622      	mov	r2, r4
 800c034:	4649      	mov	r1, r9
 800c036:	4638      	mov	r0, r7
 800c038:	47c0      	blx	r8
 800c03a:	3001      	adds	r0, #1
 800c03c:	d0e6      	beq.n	800c00c <_printf_common+0xa4>
 800c03e:	3601      	adds	r6, #1
 800c040:	e7d9      	b.n	800bff6 <_printf_common+0x8e>
	...

0800c044 <_printf_i>:
 800c044:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c048:	7e0f      	ldrb	r7, [r1, #24]
 800c04a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800c04c:	2f78      	cmp	r7, #120	; 0x78
 800c04e:	4691      	mov	r9, r2
 800c050:	4680      	mov	r8, r0
 800c052:	460c      	mov	r4, r1
 800c054:	469a      	mov	sl, r3
 800c056:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800c05a:	d807      	bhi.n	800c06c <_printf_i+0x28>
 800c05c:	2f62      	cmp	r7, #98	; 0x62
 800c05e:	d80a      	bhi.n	800c076 <_printf_i+0x32>
 800c060:	2f00      	cmp	r7, #0
 800c062:	f000 80d8 	beq.w	800c216 <_printf_i+0x1d2>
 800c066:	2f58      	cmp	r7, #88	; 0x58
 800c068:	f000 80a3 	beq.w	800c1b2 <_printf_i+0x16e>
 800c06c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c070:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800c074:	e03a      	b.n	800c0ec <_printf_i+0xa8>
 800c076:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800c07a:	2b15      	cmp	r3, #21
 800c07c:	d8f6      	bhi.n	800c06c <_printf_i+0x28>
 800c07e:	a101      	add	r1, pc, #4	; (adr r1, 800c084 <_printf_i+0x40>)
 800c080:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c084:	0800c0dd 	.word	0x0800c0dd
 800c088:	0800c0f1 	.word	0x0800c0f1
 800c08c:	0800c06d 	.word	0x0800c06d
 800c090:	0800c06d 	.word	0x0800c06d
 800c094:	0800c06d 	.word	0x0800c06d
 800c098:	0800c06d 	.word	0x0800c06d
 800c09c:	0800c0f1 	.word	0x0800c0f1
 800c0a0:	0800c06d 	.word	0x0800c06d
 800c0a4:	0800c06d 	.word	0x0800c06d
 800c0a8:	0800c06d 	.word	0x0800c06d
 800c0ac:	0800c06d 	.word	0x0800c06d
 800c0b0:	0800c1fd 	.word	0x0800c1fd
 800c0b4:	0800c121 	.word	0x0800c121
 800c0b8:	0800c1df 	.word	0x0800c1df
 800c0bc:	0800c06d 	.word	0x0800c06d
 800c0c0:	0800c06d 	.word	0x0800c06d
 800c0c4:	0800c21f 	.word	0x0800c21f
 800c0c8:	0800c06d 	.word	0x0800c06d
 800c0cc:	0800c121 	.word	0x0800c121
 800c0d0:	0800c06d 	.word	0x0800c06d
 800c0d4:	0800c06d 	.word	0x0800c06d
 800c0d8:	0800c1e7 	.word	0x0800c1e7
 800c0dc:	682b      	ldr	r3, [r5, #0]
 800c0de:	1d1a      	adds	r2, r3, #4
 800c0e0:	681b      	ldr	r3, [r3, #0]
 800c0e2:	602a      	str	r2, [r5, #0]
 800c0e4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c0e8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c0ec:	2301      	movs	r3, #1
 800c0ee:	e0a3      	b.n	800c238 <_printf_i+0x1f4>
 800c0f0:	6820      	ldr	r0, [r4, #0]
 800c0f2:	6829      	ldr	r1, [r5, #0]
 800c0f4:	0606      	lsls	r6, r0, #24
 800c0f6:	f101 0304 	add.w	r3, r1, #4
 800c0fa:	d50a      	bpl.n	800c112 <_printf_i+0xce>
 800c0fc:	680e      	ldr	r6, [r1, #0]
 800c0fe:	602b      	str	r3, [r5, #0]
 800c100:	2e00      	cmp	r6, #0
 800c102:	da03      	bge.n	800c10c <_printf_i+0xc8>
 800c104:	232d      	movs	r3, #45	; 0x2d
 800c106:	4276      	negs	r6, r6
 800c108:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c10c:	485e      	ldr	r0, [pc, #376]	; (800c288 <_printf_i+0x244>)
 800c10e:	230a      	movs	r3, #10
 800c110:	e019      	b.n	800c146 <_printf_i+0x102>
 800c112:	680e      	ldr	r6, [r1, #0]
 800c114:	602b      	str	r3, [r5, #0]
 800c116:	f010 0f40 	tst.w	r0, #64	; 0x40
 800c11a:	bf18      	it	ne
 800c11c:	b236      	sxthne	r6, r6
 800c11e:	e7ef      	b.n	800c100 <_printf_i+0xbc>
 800c120:	682b      	ldr	r3, [r5, #0]
 800c122:	6820      	ldr	r0, [r4, #0]
 800c124:	1d19      	adds	r1, r3, #4
 800c126:	6029      	str	r1, [r5, #0]
 800c128:	0601      	lsls	r1, r0, #24
 800c12a:	d501      	bpl.n	800c130 <_printf_i+0xec>
 800c12c:	681e      	ldr	r6, [r3, #0]
 800c12e:	e002      	b.n	800c136 <_printf_i+0xf2>
 800c130:	0646      	lsls	r6, r0, #25
 800c132:	d5fb      	bpl.n	800c12c <_printf_i+0xe8>
 800c134:	881e      	ldrh	r6, [r3, #0]
 800c136:	4854      	ldr	r0, [pc, #336]	; (800c288 <_printf_i+0x244>)
 800c138:	2f6f      	cmp	r7, #111	; 0x6f
 800c13a:	bf0c      	ite	eq
 800c13c:	2308      	moveq	r3, #8
 800c13e:	230a      	movne	r3, #10
 800c140:	2100      	movs	r1, #0
 800c142:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c146:	6865      	ldr	r5, [r4, #4]
 800c148:	60a5      	str	r5, [r4, #8]
 800c14a:	2d00      	cmp	r5, #0
 800c14c:	bfa2      	ittt	ge
 800c14e:	6821      	ldrge	r1, [r4, #0]
 800c150:	f021 0104 	bicge.w	r1, r1, #4
 800c154:	6021      	strge	r1, [r4, #0]
 800c156:	b90e      	cbnz	r6, 800c15c <_printf_i+0x118>
 800c158:	2d00      	cmp	r5, #0
 800c15a:	d04d      	beq.n	800c1f8 <_printf_i+0x1b4>
 800c15c:	4615      	mov	r5, r2
 800c15e:	fbb6 f1f3 	udiv	r1, r6, r3
 800c162:	fb03 6711 	mls	r7, r3, r1, r6
 800c166:	5dc7      	ldrb	r7, [r0, r7]
 800c168:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800c16c:	4637      	mov	r7, r6
 800c16e:	42bb      	cmp	r3, r7
 800c170:	460e      	mov	r6, r1
 800c172:	d9f4      	bls.n	800c15e <_printf_i+0x11a>
 800c174:	2b08      	cmp	r3, #8
 800c176:	d10b      	bne.n	800c190 <_printf_i+0x14c>
 800c178:	6823      	ldr	r3, [r4, #0]
 800c17a:	07de      	lsls	r6, r3, #31
 800c17c:	d508      	bpl.n	800c190 <_printf_i+0x14c>
 800c17e:	6923      	ldr	r3, [r4, #16]
 800c180:	6861      	ldr	r1, [r4, #4]
 800c182:	4299      	cmp	r1, r3
 800c184:	bfde      	ittt	le
 800c186:	2330      	movle	r3, #48	; 0x30
 800c188:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c18c:	f105 35ff 	addle.w	r5, r5, #4294967295
 800c190:	1b52      	subs	r2, r2, r5
 800c192:	6122      	str	r2, [r4, #16]
 800c194:	f8cd a000 	str.w	sl, [sp]
 800c198:	464b      	mov	r3, r9
 800c19a:	aa03      	add	r2, sp, #12
 800c19c:	4621      	mov	r1, r4
 800c19e:	4640      	mov	r0, r8
 800c1a0:	f7ff fee2 	bl	800bf68 <_printf_common>
 800c1a4:	3001      	adds	r0, #1
 800c1a6:	d14c      	bne.n	800c242 <_printf_i+0x1fe>
 800c1a8:	f04f 30ff 	mov.w	r0, #4294967295
 800c1ac:	b004      	add	sp, #16
 800c1ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c1b2:	4835      	ldr	r0, [pc, #212]	; (800c288 <_printf_i+0x244>)
 800c1b4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800c1b8:	6829      	ldr	r1, [r5, #0]
 800c1ba:	6823      	ldr	r3, [r4, #0]
 800c1bc:	f851 6b04 	ldr.w	r6, [r1], #4
 800c1c0:	6029      	str	r1, [r5, #0]
 800c1c2:	061d      	lsls	r5, r3, #24
 800c1c4:	d514      	bpl.n	800c1f0 <_printf_i+0x1ac>
 800c1c6:	07df      	lsls	r7, r3, #31
 800c1c8:	bf44      	itt	mi
 800c1ca:	f043 0320 	orrmi.w	r3, r3, #32
 800c1ce:	6023      	strmi	r3, [r4, #0]
 800c1d0:	b91e      	cbnz	r6, 800c1da <_printf_i+0x196>
 800c1d2:	6823      	ldr	r3, [r4, #0]
 800c1d4:	f023 0320 	bic.w	r3, r3, #32
 800c1d8:	6023      	str	r3, [r4, #0]
 800c1da:	2310      	movs	r3, #16
 800c1dc:	e7b0      	b.n	800c140 <_printf_i+0xfc>
 800c1de:	6823      	ldr	r3, [r4, #0]
 800c1e0:	f043 0320 	orr.w	r3, r3, #32
 800c1e4:	6023      	str	r3, [r4, #0]
 800c1e6:	2378      	movs	r3, #120	; 0x78
 800c1e8:	4828      	ldr	r0, [pc, #160]	; (800c28c <_printf_i+0x248>)
 800c1ea:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c1ee:	e7e3      	b.n	800c1b8 <_printf_i+0x174>
 800c1f0:	0659      	lsls	r1, r3, #25
 800c1f2:	bf48      	it	mi
 800c1f4:	b2b6      	uxthmi	r6, r6
 800c1f6:	e7e6      	b.n	800c1c6 <_printf_i+0x182>
 800c1f8:	4615      	mov	r5, r2
 800c1fa:	e7bb      	b.n	800c174 <_printf_i+0x130>
 800c1fc:	682b      	ldr	r3, [r5, #0]
 800c1fe:	6826      	ldr	r6, [r4, #0]
 800c200:	6961      	ldr	r1, [r4, #20]
 800c202:	1d18      	adds	r0, r3, #4
 800c204:	6028      	str	r0, [r5, #0]
 800c206:	0635      	lsls	r5, r6, #24
 800c208:	681b      	ldr	r3, [r3, #0]
 800c20a:	d501      	bpl.n	800c210 <_printf_i+0x1cc>
 800c20c:	6019      	str	r1, [r3, #0]
 800c20e:	e002      	b.n	800c216 <_printf_i+0x1d2>
 800c210:	0670      	lsls	r0, r6, #25
 800c212:	d5fb      	bpl.n	800c20c <_printf_i+0x1c8>
 800c214:	8019      	strh	r1, [r3, #0]
 800c216:	2300      	movs	r3, #0
 800c218:	6123      	str	r3, [r4, #16]
 800c21a:	4615      	mov	r5, r2
 800c21c:	e7ba      	b.n	800c194 <_printf_i+0x150>
 800c21e:	682b      	ldr	r3, [r5, #0]
 800c220:	1d1a      	adds	r2, r3, #4
 800c222:	602a      	str	r2, [r5, #0]
 800c224:	681d      	ldr	r5, [r3, #0]
 800c226:	6862      	ldr	r2, [r4, #4]
 800c228:	2100      	movs	r1, #0
 800c22a:	4628      	mov	r0, r5
 800c22c:	f7f3 fff8 	bl	8000220 <memchr>
 800c230:	b108      	cbz	r0, 800c236 <_printf_i+0x1f2>
 800c232:	1b40      	subs	r0, r0, r5
 800c234:	6060      	str	r0, [r4, #4]
 800c236:	6863      	ldr	r3, [r4, #4]
 800c238:	6123      	str	r3, [r4, #16]
 800c23a:	2300      	movs	r3, #0
 800c23c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c240:	e7a8      	b.n	800c194 <_printf_i+0x150>
 800c242:	6923      	ldr	r3, [r4, #16]
 800c244:	462a      	mov	r2, r5
 800c246:	4649      	mov	r1, r9
 800c248:	4640      	mov	r0, r8
 800c24a:	47d0      	blx	sl
 800c24c:	3001      	adds	r0, #1
 800c24e:	d0ab      	beq.n	800c1a8 <_printf_i+0x164>
 800c250:	6823      	ldr	r3, [r4, #0]
 800c252:	079b      	lsls	r3, r3, #30
 800c254:	d413      	bmi.n	800c27e <_printf_i+0x23a>
 800c256:	68e0      	ldr	r0, [r4, #12]
 800c258:	9b03      	ldr	r3, [sp, #12]
 800c25a:	4298      	cmp	r0, r3
 800c25c:	bfb8      	it	lt
 800c25e:	4618      	movlt	r0, r3
 800c260:	e7a4      	b.n	800c1ac <_printf_i+0x168>
 800c262:	2301      	movs	r3, #1
 800c264:	4632      	mov	r2, r6
 800c266:	4649      	mov	r1, r9
 800c268:	4640      	mov	r0, r8
 800c26a:	47d0      	blx	sl
 800c26c:	3001      	adds	r0, #1
 800c26e:	d09b      	beq.n	800c1a8 <_printf_i+0x164>
 800c270:	3501      	adds	r5, #1
 800c272:	68e3      	ldr	r3, [r4, #12]
 800c274:	9903      	ldr	r1, [sp, #12]
 800c276:	1a5b      	subs	r3, r3, r1
 800c278:	42ab      	cmp	r3, r5
 800c27a:	dcf2      	bgt.n	800c262 <_printf_i+0x21e>
 800c27c:	e7eb      	b.n	800c256 <_printf_i+0x212>
 800c27e:	2500      	movs	r5, #0
 800c280:	f104 0619 	add.w	r6, r4, #25
 800c284:	e7f5      	b.n	800c272 <_printf_i+0x22e>
 800c286:	bf00      	nop
 800c288:	0807ff3d 	.word	0x0807ff3d
 800c28c:	0807ff4e 	.word	0x0807ff4e

0800c290 <__sread>:
 800c290:	b510      	push	{r4, lr}
 800c292:	460c      	mov	r4, r1
 800c294:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c298:	f000 f8e6 	bl	800c468 <_read_r>
 800c29c:	2800      	cmp	r0, #0
 800c29e:	bfab      	itete	ge
 800c2a0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c2a2:	89a3      	ldrhlt	r3, [r4, #12]
 800c2a4:	181b      	addge	r3, r3, r0
 800c2a6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c2aa:	bfac      	ite	ge
 800c2ac:	6563      	strge	r3, [r4, #84]	; 0x54
 800c2ae:	81a3      	strhlt	r3, [r4, #12]
 800c2b0:	bd10      	pop	{r4, pc}

0800c2b2 <__swrite>:
 800c2b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c2b6:	461f      	mov	r7, r3
 800c2b8:	898b      	ldrh	r3, [r1, #12]
 800c2ba:	05db      	lsls	r3, r3, #23
 800c2bc:	4605      	mov	r5, r0
 800c2be:	460c      	mov	r4, r1
 800c2c0:	4616      	mov	r6, r2
 800c2c2:	d505      	bpl.n	800c2d0 <__swrite+0x1e>
 800c2c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c2c8:	2302      	movs	r3, #2
 800c2ca:	2200      	movs	r2, #0
 800c2cc:	f000 f870 	bl	800c3b0 <_lseek_r>
 800c2d0:	89a3      	ldrh	r3, [r4, #12]
 800c2d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c2d6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c2da:	81a3      	strh	r3, [r4, #12]
 800c2dc:	4632      	mov	r2, r6
 800c2de:	463b      	mov	r3, r7
 800c2e0:	4628      	mov	r0, r5
 800c2e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c2e6:	f000 b817 	b.w	800c318 <_write_r>

0800c2ea <__sseek>:
 800c2ea:	b510      	push	{r4, lr}
 800c2ec:	460c      	mov	r4, r1
 800c2ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c2f2:	f000 f85d 	bl	800c3b0 <_lseek_r>
 800c2f6:	1c43      	adds	r3, r0, #1
 800c2f8:	89a3      	ldrh	r3, [r4, #12]
 800c2fa:	bf15      	itete	ne
 800c2fc:	6560      	strne	r0, [r4, #84]	; 0x54
 800c2fe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c302:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c306:	81a3      	strheq	r3, [r4, #12]
 800c308:	bf18      	it	ne
 800c30a:	81a3      	strhne	r3, [r4, #12]
 800c30c:	bd10      	pop	{r4, pc}

0800c30e <__sclose>:
 800c30e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c312:	f000 b81b 	b.w	800c34c <_close_r>
	...

0800c318 <_write_r>:
 800c318:	b538      	push	{r3, r4, r5, lr}
 800c31a:	4d07      	ldr	r5, [pc, #28]	; (800c338 <_write_r+0x20>)
 800c31c:	4604      	mov	r4, r0
 800c31e:	4608      	mov	r0, r1
 800c320:	4611      	mov	r1, r2
 800c322:	2200      	movs	r2, #0
 800c324:	602a      	str	r2, [r5, #0]
 800c326:	461a      	mov	r2, r3
 800c328:	f7fd f9d9 	bl	80096de <_write>
 800c32c:	1c43      	adds	r3, r0, #1
 800c32e:	d102      	bne.n	800c336 <_write_r+0x1e>
 800c330:	682b      	ldr	r3, [r5, #0]
 800c332:	b103      	cbz	r3, 800c336 <_write_r+0x1e>
 800c334:	6023      	str	r3, [r4, #0]
 800c336:	bd38      	pop	{r3, r4, r5, pc}
 800c338:	20000d34 	.word	0x20000d34

0800c33c <abort>:
 800c33c:	b508      	push	{r3, lr}
 800c33e:	2006      	movs	r0, #6
 800c340:	f000 f8cc 	bl	800c4dc <raise>
 800c344:	2001      	movs	r0, #1
 800c346:	f7f7 fe49 	bl	8003fdc <_exit>
	...

0800c34c <_close_r>:
 800c34c:	b538      	push	{r3, r4, r5, lr}
 800c34e:	4d06      	ldr	r5, [pc, #24]	; (800c368 <_close_r+0x1c>)
 800c350:	2300      	movs	r3, #0
 800c352:	4604      	mov	r4, r0
 800c354:	4608      	mov	r0, r1
 800c356:	602b      	str	r3, [r5, #0]
 800c358:	f7f7 fe67 	bl	800402a <_close>
 800c35c:	1c43      	adds	r3, r0, #1
 800c35e:	d102      	bne.n	800c366 <_close_r+0x1a>
 800c360:	682b      	ldr	r3, [r5, #0]
 800c362:	b103      	cbz	r3, 800c366 <_close_r+0x1a>
 800c364:	6023      	str	r3, [r4, #0]
 800c366:	bd38      	pop	{r3, r4, r5, pc}
 800c368:	20000d34 	.word	0x20000d34

0800c36c <_fstat_r>:
 800c36c:	b538      	push	{r3, r4, r5, lr}
 800c36e:	4d07      	ldr	r5, [pc, #28]	; (800c38c <_fstat_r+0x20>)
 800c370:	2300      	movs	r3, #0
 800c372:	4604      	mov	r4, r0
 800c374:	4608      	mov	r0, r1
 800c376:	4611      	mov	r1, r2
 800c378:	602b      	str	r3, [r5, #0]
 800c37a:	f7f7 fe62 	bl	8004042 <_fstat>
 800c37e:	1c43      	adds	r3, r0, #1
 800c380:	d102      	bne.n	800c388 <_fstat_r+0x1c>
 800c382:	682b      	ldr	r3, [r5, #0]
 800c384:	b103      	cbz	r3, 800c388 <_fstat_r+0x1c>
 800c386:	6023      	str	r3, [r4, #0]
 800c388:	bd38      	pop	{r3, r4, r5, pc}
 800c38a:	bf00      	nop
 800c38c:	20000d34 	.word	0x20000d34

0800c390 <_isatty_r>:
 800c390:	b538      	push	{r3, r4, r5, lr}
 800c392:	4d06      	ldr	r5, [pc, #24]	; (800c3ac <_isatty_r+0x1c>)
 800c394:	2300      	movs	r3, #0
 800c396:	4604      	mov	r4, r0
 800c398:	4608      	mov	r0, r1
 800c39a:	602b      	str	r3, [r5, #0]
 800c39c:	f7f7 fe61 	bl	8004062 <_isatty>
 800c3a0:	1c43      	adds	r3, r0, #1
 800c3a2:	d102      	bne.n	800c3aa <_isatty_r+0x1a>
 800c3a4:	682b      	ldr	r3, [r5, #0]
 800c3a6:	b103      	cbz	r3, 800c3aa <_isatty_r+0x1a>
 800c3a8:	6023      	str	r3, [r4, #0]
 800c3aa:	bd38      	pop	{r3, r4, r5, pc}
 800c3ac:	20000d34 	.word	0x20000d34

0800c3b0 <_lseek_r>:
 800c3b0:	b538      	push	{r3, r4, r5, lr}
 800c3b2:	4d07      	ldr	r5, [pc, #28]	; (800c3d0 <_lseek_r+0x20>)
 800c3b4:	4604      	mov	r4, r0
 800c3b6:	4608      	mov	r0, r1
 800c3b8:	4611      	mov	r1, r2
 800c3ba:	2200      	movs	r2, #0
 800c3bc:	602a      	str	r2, [r5, #0]
 800c3be:	461a      	mov	r2, r3
 800c3c0:	f7f7 fe5a 	bl	8004078 <_lseek>
 800c3c4:	1c43      	adds	r3, r0, #1
 800c3c6:	d102      	bne.n	800c3ce <_lseek_r+0x1e>
 800c3c8:	682b      	ldr	r3, [r5, #0]
 800c3ca:	b103      	cbz	r3, 800c3ce <_lseek_r+0x1e>
 800c3cc:	6023      	str	r3, [r4, #0]
 800c3ce:	bd38      	pop	{r3, r4, r5, pc}
 800c3d0:	20000d34 	.word	0x20000d34

0800c3d4 <memmove>:
 800c3d4:	4288      	cmp	r0, r1
 800c3d6:	b510      	push	{r4, lr}
 800c3d8:	eb01 0402 	add.w	r4, r1, r2
 800c3dc:	d902      	bls.n	800c3e4 <memmove+0x10>
 800c3de:	4284      	cmp	r4, r0
 800c3e0:	4623      	mov	r3, r4
 800c3e2:	d807      	bhi.n	800c3f4 <memmove+0x20>
 800c3e4:	1e43      	subs	r3, r0, #1
 800c3e6:	42a1      	cmp	r1, r4
 800c3e8:	d008      	beq.n	800c3fc <memmove+0x28>
 800c3ea:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c3ee:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c3f2:	e7f8      	b.n	800c3e6 <memmove+0x12>
 800c3f4:	4402      	add	r2, r0
 800c3f6:	4601      	mov	r1, r0
 800c3f8:	428a      	cmp	r2, r1
 800c3fa:	d100      	bne.n	800c3fe <memmove+0x2a>
 800c3fc:	bd10      	pop	{r4, pc}
 800c3fe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c402:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c406:	e7f7      	b.n	800c3f8 <memmove+0x24>

0800c408 <_realloc_r>:
 800c408:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c40c:	4680      	mov	r8, r0
 800c40e:	4614      	mov	r4, r2
 800c410:	460e      	mov	r6, r1
 800c412:	b921      	cbnz	r1, 800c41e <_realloc_r+0x16>
 800c414:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c418:	4611      	mov	r1, r2
 800c41a:	f7fe bde5 	b.w	800afe8 <_malloc_r>
 800c41e:	b92a      	cbnz	r2, 800c42c <_realloc_r+0x24>
 800c420:	f7fe fd76 	bl	800af10 <_free_r>
 800c424:	4625      	mov	r5, r4
 800c426:	4628      	mov	r0, r5
 800c428:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c42c:	f000 f872 	bl	800c514 <_malloc_usable_size_r>
 800c430:	4284      	cmp	r4, r0
 800c432:	4607      	mov	r7, r0
 800c434:	d802      	bhi.n	800c43c <_realloc_r+0x34>
 800c436:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c43a:	d812      	bhi.n	800c462 <_realloc_r+0x5a>
 800c43c:	4621      	mov	r1, r4
 800c43e:	4640      	mov	r0, r8
 800c440:	f7fe fdd2 	bl	800afe8 <_malloc_r>
 800c444:	4605      	mov	r5, r0
 800c446:	2800      	cmp	r0, #0
 800c448:	d0ed      	beq.n	800c426 <_realloc_r+0x1e>
 800c44a:	42bc      	cmp	r4, r7
 800c44c:	4622      	mov	r2, r4
 800c44e:	4631      	mov	r1, r6
 800c450:	bf28      	it	cs
 800c452:	463a      	movcs	r2, r7
 800c454:	f7fe fd46 	bl	800aee4 <memcpy>
 800c458:	4631      	mov	r1, r6
 800c45a:	4640      	mov	r0, r8
 800c45c:	f7fe fd58 	bl	800af10 <_free_r>
 800c460:	e7e1      	b.n	800c426 <_realloc_r+0x1e>
 800c462:	4635      	mov	r5, r6
 800c464:	e7df      	b.n	800c426 <_realloc_r+0x1e>
	...

0800c468 <_read_r>:
 800c468:	b538      	push	{r3, r4, r5, lr}
 800c46a:	4d07      	ldr	r5, [pc, #28]	; (800c488 <_read_r+0x20>)
 800c46c:	4604      	mov	r4, r0
 800c46e:	4608      	mov	r0, r1
 800c470:	4611      	mov	r1, r2
 800c472:	2200      	movs	r2, #0
 800c474:	602a      	str	r2, [r5, #0]
 800c476:	461a      	mov	r2, r3
 800c478:	f7f7 fdba 	bl	8003ff0 <_read>
 800c47c:	1c43      	adds	r3, r0, #1
 800c47e:	d102      	bne.n	800c486 <_read_r+0x1e>
 800c480:	682b      	ldr	r3, [r5, #0]
 800c482:	b103      	cbz	r3, 800c486 <_read_r+0x1e>
 800c484:	6023      	str	r3, [r4, #0]
 800c486:	bd38      	pop	{r3, r4, r5, pc}
 800c488:	20000d34 	.word	0x20000d34

0800c48c <_raise_r>:
 800c48c:	291f      	cmp	r1, #31
 800c48e:	b538      	push	{r3, r4, r5, lr}
 800c490:	4604      	mov	r4, r0
 800c492:	460d      	mov	r5, r1
 800c494:	d904      	bls.n	800c4a0 <_raise_r+0x14>
 800c496:	2316      	movs	r3, #22
 800c498:	6003      	str	r3, [r0, #0]
 800c49a:	f04f 30ff 	mov.w	r0, #4294967295
 800c49e:	bd38      	pop	{r3, r4, r5, pc}
 800c4a0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800c4a2:	b112      	cbz	r2, 800c4aa <_raise_r+0x1e>
 800c4a4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c4a8:	b94b      	cbnz	r3, 800c4be <_raise_r+0x32>
 800c4aa:	4620      	mov	r0, r4
 800c4ac:	f000 f830 	bl	800c510 <_getpid_r>
 800c4b0:	462a      	mov	r2, r5
 800c4b2:	4601      	mov	r1, r0
 800c4b4:	4620      	mov	r0, r4
 800c4b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c4ba:	f000 b817 	b.w	800c4ec <_kill_r>
 800c4be:	2b01      	cmp	r3, #1
 800c4c0:	d00a      	beq.n	800c4d8 <_raise_r+0x4c>
 800c4c2:	1c59      	adds	r1, r3, #1
 800c4c4:	d103      	bne.n	800c4ce <_raise_r+0x42>
 800c4c6:	2316      	movs	r3, #22
 800c4c8:	6003      	str	r3, [r0, #0]
 800c4ca:	2001      	movs	r0, #1
 800c4cc:	e7e7      	b.n	800c49e <_raise_r+0x12>
 800c4ce:	2400      	movs	r4, #0
 800c4d0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c4d4:	4628      	mov	r0, r5
 800c4d6:	4798      	blx	r3
 800c4d8:	2000      	movs	r0, #0
 800c4da:	e7e0      	b.n	800c49e <_raise_r+0x12>

0800c4dc <raise>:
 800c4dc:	4b02      	ldr	r3, [pc, #8]	; (800c4e8 <raise+0xc>)
 800c4de:	4601      	mov	r1, r0
 800c4e0:	6818      	ldr	r0, [r3, #0]
 800c4e2:	f7ff bfd3 	b.w	800c48c <_raise_r>
 800c4e6:	bf00      	nop
 800c4e8:	2000002c 	.word	0x2000002c

0800c4ec <_kill_r>:
 800c4ec:	b538      	push	{r3, r4, r5, lr}
 800c4ee:	4d07      	ldr	r5, [pc, #28]	; (800c50c <_kill_r+0x20>)
 800c4f0:	2300      	movs	r3, #0
 800c4f2:	4604      	mov	r4, r0
 800c4f4:	4608      	mov	r0, r1
 800c4f6:	4611      	mov	r1, r2
 800c4f8:	602b      	str	r3, [r5, #0]
 800c4fa:	f7f7 fd5f 	bl	8003fbc <_kill>
 800c4fe:	1c43      	adds	r3, r0, #1
 800c500:	d102      	bne.n	800c508 <_kill_r+0x1c>
 800c502:	682b      	ldr	r3, [r5, #0]
 800c504:	b103      	cbz	r3, 800c508 <_kill_r+0x1c>
 800c506:	6023      	str	r3, [r4, #0]
 800c508:	bd38      	pop	{r3, r4, r5, pc}
 800c50a:	bf00      	nop
 800c50c:	20000d34 	.word	0x20000d34

0800c510 <_getpid_r>:
 800c510:	f7f7 bd4c 	b.w	8003fac <_getpid>

0800c514 <_malloc_usable_size_r>:
 800c514:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c518:	1f18      	subs	r0, r3, #4
 800c51a:	2b00      	cmp	r3, #0
 800c51c:	bfbc      	itt	lt
 800c51e:	580b      	ldrlt	r3, [r1, r0]
 800c520:	18c0      	addlt	r0, r0, r3
 800c522:	4770      	bx	lr

0800c524 <_init>:
 800c524:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c526:	bf00      	nop
 800c528:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c52a:	bc08      	pop	{r3}
 800c52c:	469e      	mov	lr, r3
 800c52e:	4770      	bx	lr

0800c530 <_fini>:
 800c530:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c532:	bf00      	nop
 800c534:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c536:	bc08      	pop	{r3}
 800c538:	469e      	mov	lr, r3
 800c53a:	4770      	bx	lr
