<stg><name>preProcessing</name>


<trans_list>

<trans id="150" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_tlast_V" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_tlast_V" val="1"/>
<literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="2" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_tlast_V" val="1"/>
<literal name="icmp_ln1065" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="3" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="5" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="9" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_tlast_V" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="2" op_0_bw="32">
<![CDATA[
entry:0 %bufferIndex_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="bufferIndex_V"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="128" op_0_bw="32">
<![CDATA[
entry:1 %len_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="len_V"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64">
<![CDATA[
entry:2 %b_M_V_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b_M_V_loc"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64">
<![CDATA[
entry:3 %b_M_V_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b_M_V_1_loc"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64">
<![CDATA[
entry:4 %b_M_V_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b_M_V_2_loc"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64">
<![CDATA[
entry:5 %b_M_V_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b_M_V_3_loc"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="64">
<![CDATA[
entry:6 %b_M_V_4_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b_M_V_4_loc"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64">
<![CDATA[
entry:7 %b_M_V_5_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b_M_V_5_loc"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64">
<![CDATA[
entry:8 %b_M_V_6_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b_M_V_6_loc"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64">
<![CDATA[
entry:9 %b_M_V_7_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b_M_V_7_loc"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64">
<![CDATA[
entry:10 %b_M_V_8_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b_M_V_8_loc"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64">
<![CDATA[
entry:11 %b_M_V_9_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b_M_V_9_loc"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64">
<![CDATA[
entry:12 %b_M_V_10_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b_M_V_10_loc"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64">
<![CDATA[
entry:13 %b_M_V_11_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b_M_V_11_loc"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64">
<![CDATA[
entry:14 %b_M_V_12_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b_M_V_12_loc"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64">
<![CDATA[
entry:15 %b_M_V_13_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b_M_V_13_loc"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:16 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i6 %tid_strm8, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:17 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tkeep_strm7, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:18 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %end_nblk_strm3, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:19 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1024 %blk_strm, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %tid_strm8, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tkeep_strm7, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %end_nblk_strm3, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %blk_strm, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="584" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i584 %input_r, void @empty_6, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="512" op_0_bw="64">
<![CDATA[
entry:25 %inputBuffer_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="inputBuffer_V"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:26 %inputBuffer_V_addr = getelementptr i512 %inputBuffer_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="inputBuffer_V_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:27 %inputBuffer_V_addr_1 = getelementptr i512 %inputBuffer_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="inputBuffer_V_addr_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:28 %store_ln86 = store i128 0, i128 %len_V

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:29 %store_ln86 = store i2 0, i2 %bufferIndex_V

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
entry:30 %br_ln86 = br void %do.body

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
do.body:0 %specloopname_ln83 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln83"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="584" op_0_bw="584" op_1_bw="584">
<![CDATA[
do.body:1 %input_r_read = read i584 @_ssdm_op_Read.axis.volatile.i584P128A, i584 %input_r

]]></Node>
<StgValue><ssdm name="input_r_read"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="512" op_0_bw="584">
<![CDATA[
do.body:2 %tmp_tdata_V = trunc i584 %input_r_read

]]></Node>
<StgValue><ssdm name="tmp_tdata_V"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="6" op_1_bw="584" op_2_bw="32" op_3_bw="32">
<![CDATA[
do.body:3 %tmp_tid_V = partselect i6 @_ssdm_op_PartSelect.i6.i584.i32.i32, i584 %input_r_read, i32 576, i32 581

]]></Node>
<StgValue><ssdm name="tmp_tid_V"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="584" op_2_bw="32">
<![CDATA[
do.body:4 %tmp_tlast_V = bitselect i1 @_ssdm_op_BitSelect.i1.i584.i32, i584 %input_r_read, i32 582

]]></Node>
<StgValue><ssdm name="tmp_tlast_V"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="584" op_2_bw="32" op_3_bw="32">
<![CDATA[
do.body:5 %tmp_tkeep_V = partselect i64 @_ssdm_op_PartSelect.i64.i584.i32.i32, i584 %input_r_read, i32 512, i32 575

]]></Node>
<StgValue><ssdm name="tmp_tkeep_V"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
do.body:6 %br_ln95 = br i1 %tmp_tlast_V, void %if.then, void %if.else32

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_tlast_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
if.then:0 %bufferIndex_V_load = load i2 %bufferIndex_V

]]></Node>
<StgValue><ssdm name="bufferIndex_V_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_tlast_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
if.then:1 %len_V_load_2 = load i128 %len_V

]]></Node>
<StgValue><ssdm name="len_V_load_2"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_tlast_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
if.then:2 %len_V_1 = add i128 %len_V_load_2, i128 64

]]></Node>
<StgValue><ssdm name="len_V_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_tlast_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.then:3 %icmp_ln1065_1 = icmp_eq  i2 %bufferIndex_V_load, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln1065_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_tlast_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then:4 %br_ln101 = br i1 %icmp_ln1065_1, void %if.end29, void %for.body

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_tlast_V" val="0"/>
<literal name="icmp_ln1065_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="512" op_0_bw="1">
<![CDATA[
for.body:0 %inp512c_V = load i1 %inputBuffer_V_addr

]]></Node>
<StgValue><ssdm name="inp512c_V"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_tlast_V" val="0"/>
<literal name="icmp_ln1065_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="512" op_0_bw="1">
<![CDATA[
for.body:1 %inp512c_V_1 = load i1 %inputBuffer_V_addr_1

]]></Node>
<StgValue><ssdm name="inp512c_V_1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_tlast_V" val="0"/>
<literal name="icmp_ln1065_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body:21 %store_ln137 = store i2 0, i2 %bufferIndex_V

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_tlast_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
if.else32:0 %len_V_load_1 = load i128 %len_V

]]></Node>
<StgValue><ssdm name="len_V_load_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_tlast_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
if.else32:1 %write_ln144 = write void @_ssdm_op_Write.ap_auto.i512P0A, i512 %last_input_tdata, i512 %tmp_tdata_V

]]></Node>
<StgValue><ssdm name="write_ln144"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_tlast_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else32:2 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %tkeep_strm7, i64 %tmp_tkeep_V

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_tlast_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="6">
<![CDATA[
if.else32:3 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i6P0A, i6 %tid_strm8, i6 %tmp_tid_V

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_tlast_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="61" op_0_bw="128">
<![CDATA[
if.else32:4 %trunc_ln232 = trunc i128 %len_V_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln232"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_tlast_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="128" op_1_bw="128">
<![CDATA[
if.else32:5 %icmp_ln1065 = icmp_eq  i128 %len_V_load_1, i128 0

]]></Node>
<StgValue><ssdm name="icmp_ln1065"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_tlast_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else32:6 %br_ln151 = br i1 %icmp_ln1065, void %if.else63, void %for.inc50

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_tlast_V" val="1"/>
<literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="7" op_0_bw="128">
<![CDATA[
if.else63:1 %trunc_ln83 = trunc i128 %len_V_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln83"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_tlast_V" val="1"/>
<literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.else63:2 %icmp_ln1069 = icmp_eq  i7 %trunc_ln83, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln1069"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_tlast_V" val="1"/>
<literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="512" op_0_bw="1">
<![CDATA[
if.else63:3 %inp512c_V_2 = load i1 %inputBuffer_V_addr

]]></Node>
<StgValue><ssdm name="inp512c_V_2"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_tlast_V" val="1"/>
<literal name="icmp_ln1065" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
for.inc50:0 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %blk_strm, i1024 9223372036854775808

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_tlast_V" val="1"/>
<literal name="icmp_ln1065" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc50:1 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %end_nblk_strm3, i1 0

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_tlast_V" val="1"/>
<literal name="icmp_ln1065" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
for.inc50:2 %br_ln177 = br void %if.end154

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="69" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="512" op_0_bw="1">
<![CDATA[
for.body:0 %inp512c_V = load i1 %inputBuffer_V_addr

]]></Node>
<StgValue><ssdm name="inp512c_V"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="512" op_0_bw="1">
<![CDATA[
for.body:1 %inp512c_V_1 = load i1 %inputBuffer_V_addr_1

]]></Node>
<StgValue><ssdm name="inp512c_V_1"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body:2 %l_V = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %inp512c_V, i32 448, i32 511

]]></Node>
<StgValue><ssdm name="l_V"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body:3 %tmp_s = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %inp512c_V, i32 384, i32 447

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body:4 %tmp_3 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %inp512c_V, i32 320, i32 383

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body:5 %tmp_4 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %inp512c_V, i32 256, i32 319

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body:6 %tmp_5 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %inp512c_V, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body:7 %tmp_6 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %inp512c_V, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body:8 %tmp_7 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %inp512c_V, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="512">
<![CDATA[
for.body:9 %trunc_ln174 = trunc i512 %inp512c_V

]]></Node>
<StgValue><ssdm name="trunc_ln174"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body:10 %tmp_9 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %inp512c_V_1, i32 448, i32 511

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body:11 %tmp_1 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %inp512c_V_1, i32 384, i32 447

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body:12 %tmp_2 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %inp512c_V_1, i32 320, i32 383

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body:13 %tmp_8 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %inp512c_V_1, i32 256, i32 319

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body:14 %tmp_10 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %inp512c_V_1, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body:15 %tmp_11 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %inp512c_V_1, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body:16 %tmp_12 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %inp512c_V_1, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="512">
<![CDATA[
for.body:17 %trunc_ln174_1 = trunc i512 %inp512c_V_1

]]></Node>
<StgValue><ssdm name="trunc_ln174_1"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1024" op_0_bw="1024" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64">
<![CDATA[
for.body:18 %or_ln174_s = bitconcatenate i1024 @_ssdm_op_BitConcatenate.i1024.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64, i64 %trunc_ln174_1, i64 %tmp_12, i64 %tmp_11, i64 %tmp_10, i64 %tmp_8, i64 %tmp_2, i64 %tmp_1, i64 %tmp_9, i64 %trunc_ln174, i64 %tmp_7, i64 %tmp_6, i64 %tmp_5, i64 %tmp_4, i64 %tmp_3, i64 %tmp_s, i64 %l_V

]]></Node>
<StgValue><ssdm name="or_ln174_s"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
for.body:19 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %blk_strm, i1024 %or_ln174_s

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.body:20 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %end_nblk_strm3, i1 0

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
for.body:22 %br_ln137 = br void %if.end29

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end29:0 %bufferIndex_V_1 = load i2 %bufferIndex_V

]]></Node>
<StgValue><ssdm name="bufferIndex_V_1"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="2">
<![CDATA[
if.end29:1 %zext_ln587 = zext i2 %bufferIndex_V_1

]]></Node>
<StgValue><ssdm name="zext_ln587"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end29:2 %inputBuffer_V_addr_2 = getelementptr i512 %inputBuffer_V, i64 0, i64 %zext_ln587

]]></Node>
<StgValue><ssdm name="inputBuffer_V_addr_2"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="512" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end29:3 %store_ln140 = store i512 %tmp_tdata_V, i1 %inputBuffer_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.end29:4 %bufferIndex_V_2 = add i2 %bufferIndex_V_1, i2 1

]]></Node>
<StgValue><ssdm name="bufferIndex_V_2"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end29:5 %store_ln143 = store i128 %len_V_1, i128 %len_V

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.end29:6 %store_ln143 = store i2 %bufferIndex_V_2, i2 %bufferIndex_V

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
if.end29:7 %br_ln143 = br void %do.cond

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
if.else63:0 %len_V_load = load i128 %len_V

]]></Node>
<StgValue><ssdm name="len_V_load"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="512" op_0_bw="1">
<![CDATA[
if.else63:3 %inp512c_V_2 = load i1 %inputBuffer_V_addr

]]></Node>
<StgValue><ssdm name="inp512c_V_2"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else63:4 %br_ln179 = br i1 %icmp_ln1069, void %for.body76, void %for.body111.preheader

]]></Node>
<StgValue><ssdm name="br_ln179"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="512" op_0_bw="1">
<![CDATA[
for.body76:0 %inp512c_V_3 = load i1 %inputBuffer_V_addr_1

]]></Node>
<StgValue><ssdm name="inp512c_V_3"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body111.preheader:15 %tmp_13 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %len_V_load, i32 61, i32 124

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="104" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="512" op_0_bw="1">
<![CDATA[
for.body76:0 %inp512c_V_3 = load i1 %inputBuffer_V_addr_1

]]></Node>
<StgValue><ssdm name="inp512c_V_3"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body76:1 %l_V_1 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %inp512c_V_2, i32 448, i32 511

]]></Node>
<StgValue><ssdm name="l_V_1"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body76:2 %tmp_14 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %inp512c_V_2, i32 384, i32 447

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body76:3 %tmp_15 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %inp512c_V_2, i32 320, i32 383

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body76:4 %tmp_16 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %inp512c_V_2, i32 256, i32 319

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body76:5 %tmp_17 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %inp512c_V_2, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body76:6 %tmp_18 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %inp512c_V_2, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body76:7 %tmp_19 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %inp512c_V_2, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="512">
<![CDATA[
for.body76:8 %trunc_ln174_2 = trunc i512 %inp512c_V_2

]]></Node>
<StgValue><ssdm name="trunc_ln174_2"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body76:9 %tmp_20 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %inp512c_V_3, i32 448, i32 511

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body76:10 %tmp_21 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %inp512c_V_3, i32 384, i32 447

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body76:11 %tmp_22 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %inp512c_V_3, i32 320, i32 383

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body76:12 %tmp_23 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %inp512c_V_3, i32 256, i32 319

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body76:13 %tmp_24 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %inp512c_V_3, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body76:14 %tmp_25 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %inp512c_V_3, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body76:15 %tmp_26 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %inp512c_V_3, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="512">
<![CDATA[
for.body76:16 %trunc_ln174_3 = trunc i512 %inp512c_V_3

]]></Node>
<StgValue><ssdm name="trunc_ln174_3"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1024" op_0_bw="1024" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64">
<![CDATA[
for.body76:17 %or_ln174_1 = bitconcatenate i1024 @_ssdm_op_BitConcatenate.i1024.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64, i64 %trunc_ln174_3, i64 %tmp_26, i64 %tmp_25, i64 %tmp_24, i64 %tmp_23, i64 %tmp_22, i64 %tmp_21, i64 %tmp_20, i64 %trunc_ln174_2, i64 %tmp_19, i64 %tmp_18, i64 %tmp_17, i64 %tmp_16, i64 %tmp_15, i64 %tmp_14, i64 %l_V_1

]]></Node>
<StgValue><ssdm name="or_ln174_1"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
for.body76:18 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %blk_strm, i1024 %or_ln174_1

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.body76:19 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %end_nblk_strm3, i1 0

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
for.body76:20 %br_ln212 = br void %if.end153

]]></Node>
<StgValue><ssdm name="br_ln212"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="125" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64">
<![CDATA[
for.body111.preheader:0 %call_ln0 = call void @preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1, i512 %inp512c_V_2, i64 %b_M_V_13_loc, i64 %b_M_V_12_loc, i64 %b_M_V_11_loc, i64 %b_M_V_10_loc, i64 %b_M_V_9_loc, i64 %b_M_V_8_loc, i64 %b_M_V_7_loc, i64 %b_M_V_6_loc, i64 %b_M_V_5_loc, i64 %b_M_V_4_loc, i64 %b_M_V_3_loc, i64 %b_M_V_2_loc, i64 %b_M_V_1_loc, i64 %b_M_V_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="126" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64">
<![CDATA[
for.body111.preheader:0 %call_ln0 = call void @preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1, i512 %inp512c_V_2, i64 %b_M_V_13_loc, i64 %b_M_V_12_loc, i64 %b_M_V_11_loc, i64 %b_M_V_10_loc, i64 %b_M_V_9_loc, i64 %b_M_V_8_loc, i64 %b_M_V_7_loc, i64 %b_M_V_6_loc, i64 %b_M_V_5_loc, i64 %b_M_V_4_loc, i64 %b_M_V_3_loc, i64 %b_M_V_2_loc, i64 %b_M_V_1_loc, i64 %b_M_V_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body111.preheader:1 %b_M_V_13_loc_load = load i64 %b_M_V_13_loc

]]></Node>
<StgValue><ssdm name="b_M_V_13_loc_load"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body111.preheader:2 %b_M_V_12_loc_load = load i64 %b_M_V_12_loc

]]></Node>
<StgValue><ssdm name="b_M_V_12_loc_load"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body111.preheader:3 %b_M_V_11_loc_load = load i64 %b_M_V_11_loc

]]></Node>
<StgValue><ssdm name="b_M_V_11_loc_load"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body111.preheader:4 %b_M_V_10_loc_load = load i64 %b_M_V_10_loc

]]></Node>
<StgValue><ssdm name="b_M_V_10_loc_load"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body111.preheader:5 %b_M_V_9_loc_load = load i64 %b_M_V_9_loc

]]></Node>
<StgValue><ssdm name="b_M_V_9_loc_load"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body111.preheader:6 %b_M_V_8_loc_load = load i64 %b_M_V_8_loc

]]></Node>
<StgValue><ssdm name="b_M_V_8_loc_load"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body111.preheader:7 %b_M_V_7_loc_load = load i64 %b_M_V_7_loc

]]></Node>
<StgValue><ssdm name="b_M_V_7_loc_load"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body111.preheader:8 %b_M_V_6_loc_load = load i64 %b_M_V_6_loc

]]></Node>
<StgValue><ssdm name="b_M_V_6_loc_load"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body111.preheader:9 %b_M_V_5_loc_load = load i64 %b_M_V_5_loc

]]></Node>
<StgValue><ssdm name="b_M_V_5_loc_load"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body111.preheader:10 %b_M_V_4_loc_load = load i64 %b_M_V_4_loc

]]></Node>
<StgValue><ssdm name="b_M_V_4_loc_load"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body111.preheader:11 %b_M_V_3_loc_load = load i64 %b_M_V_3_loc

]]></Node>
<StgValue><ssdm name="b_M_V_3_loc_load"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body111.preheader:12 %b_M_V_2_loc_load = load i64 %b_M_V_2_loc

]]></Node>
<StgValue><ssdm name="b_M_V_2_loc_load"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body111.preheader:13 %b_M_V_1_loc_load = load i64 %b_M_V_1_loc

]]></Node>
<StgValue><ssdm name="b_M_V_1_loc_load"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body111.preheader:14 %b_M_V_loc_load = load i64 %b_M_V_loc

]]></Node>
<StgValue><ssdm name="b_M_V_loc_load"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1024" op_0_bw="1024" op_1_bw="61" op_2_bw="3" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64">
<![CDATA[
for.body111.preheader:16 %or_ln174_2 = bitconcatenate i1024 @_ssdm_op_BitConcatenate.i1024.i61.i3.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64, i61 %trunc_ln232, i3 0, i64 %tmp_13, i64 %b_M_V_13_loc_load, i64 %b_M_V_12_loc_load, i64 %b_M_V_11_loc_load, i64 %b_M_V_10_loc_load, i64 %b_M_V_9_loc_load, i64 %b_M_V_8_loc_load, i64 %b_M_V_7_loc_load, i64 %b_M_V_6_loc_load, i64 %b_M_V_5_loc_load, i64 %b_M_V_4_loc_load, i64 %b_M_V_3_loc_load, i64 %b_M_V_2_loc_load, i64 %b_M_V_1_loc_load, i64 %b_M_V_loc_load

]]></Node>
<StgValue><ssdm name="or_ln174_2"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
for.body111.preheader:17 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %blk_strm, i1024 %or_ln174_2

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.body111.preheader:18 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %end_nblk_strm3, i1 0

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
for.body111.preheader:19 %br_ln0 = br void %if.end153

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
if.end153:0 %br_ln0 = br void %if.end154

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="146" st_id="9" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_tlast_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.end154:0 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %end_nblk_strm3, i1 1

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_tlast_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
if.end154:1 %br_ln0 = br void %do.cond

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
do.cond:0 %br_ln251 = br i1 %tmp_tlast_V, void %do.body, void %do.end

]]></Node>
<StgValue><ssdm name="br_ln251"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_tlast_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0">
<![CDATA[
do.end:0 %ret_ln254 = ret

]]></Node>
<StgValue><ssdm name="ret_ln254"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
