-- VHDL test case input
loop
    a <= b;
end loop;
