// Seed: 2582621113
`timescale 1 ps / 1 ps
module module_0 (
    output logic id_0,
    input id_1,
    input logic id_2,
    output id_3,
    input id_4,
    input id_5,
    output id_6,
    output id_7,
    output logic id_8,
    output id_9
);
  type_13(
      1'd0, id_2
  );
endmodule
