vhdl xil_defaultlib  \
"../../../../../verilog_lab/Oscilloscope/Oscilloscope.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/sim/design_1_rst_clk_wiz_100M_0.vhd" \

# Do not sort compile order
nosort
