
VCU-BL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ad28  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000858  0800af08  0800af08  0001af08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b760  0800b760  000201fc  2**0
                  CONTENTS
  4 .ARM          00000008  0800b760  0800b760  0001b760  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b768  0800b768  000201fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b768  0800b768  0001b768  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b76c  0800b76c  0001b76c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001fc  20000000  0800b770  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000800  200001fc  0800b96c  000201fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200009fc  0800b96c  000209fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a727  00000000  00000000  0002022c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003fae  00000000  00000000  0003a953  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001150  00000000  00000000  0003e908  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000f98  00000000  00000000  0003fa58  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002510a  00000000  00000000  000409f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00014238  00000000  00000000  00065afa  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000cdfdc  00000000  00000000  00079d32  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00147d0e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004b28  00000000  00000000  00147d8c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001fc 	.word	0x200001fc
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800aef0 	.word	0x0800aef0

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000200 	.word	0x20000200
 800021c:	0800aef0 	.word	0x0800aef0

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr

08000234 <strlen>:
 8000234:	4603      	mov	r3, r0
 8000236:	f813 2b01 	ldrb.w	r2, [r3], #1
 800023a:	2a00      	cmp	r2, #0
 800023c:	d1fb      	bne.n	8000236 <strlen+0x2>
 800023e:	1a18      	subs	r0, r3, r0
 8000240:	3801      	subs	r0, #1
 8000242:	4770      	bx	lr
	...

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	; 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800042e:	f1a4 0401 	sub.w	r4, r4, #1
 8000432:	d1e9      	bne.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_dmul>:
 8000668:	b570      	push	{r4, r5, r6, lr}
 800066a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800066e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000672:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000676:	bf1d      	ittte	ne
 8000678:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800067c:	ea94 0f0c 	teqne	r4, ip
 8000680:	ea95 0f0c 	teqne	r5, ip
 8000684:	f000 f8de 	bleq	8000844 <__aeabi_dmul+0x1dc>
 8000688:	442c      	add	r4, r5
 800068a:	ea81 0603 	eor.w	r6, r1, r3
 800068e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000692:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000696:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800069a:	bf18      	it	ne
 800069c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80006a8:	d038      	beq.n	800071c <__aeabi_dmul+0xb4>
 80006aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80006ae:	f04f 0500 	mov.w	r5, #0
 80006b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80006ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006be:	f04f 0600 	mov.w	r6, #0
 80006c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006c6:	f09c 0f00 	teq	ip, #0
 80006ca:	bf18      	it	ne
 80006cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006dc:	d204      	bcs.n	80006e8 <__aeabi_dmul+0x80>
 80006de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006e2:	416d      	adcs	r5, r5
 80006e4:	eb46 0606 	adc.w	r6, r6, r6
 80006e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000700:	bf88      	it	hi
 8000702:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000706:	d81e      	bhi.n	8000746 <__aeabi_dmul+0xde>
 8000708:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800070c:	bf08      	it	eq
 800070e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000712:	f150 0000 	adcs.w	r0, r0, #0
 8000716:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000720:	ea46 0101 	orr.w	r1, r6, r1
 8000724:	ea40 0002 	orr.w	r0, r0, r2
 8000728:	ea81 0103 	eor.w	r1, r1, r3
 800072c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000730:	bfc2      	ittt	gt
 8000732:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000736:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800073a:	bd70      	popgt	{r4, r5, r6, pc}
 800073c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000740:	f04f 0e00 	mov.w	lr, #0
 8000744:	3c01      	subs	r4, #1
 8000746:	f300 80ab 	bgt.w	80008a0 <__aeabi_dmul+0x238>
 800074a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800074e:	bfde      	ittt	le
 8000750:	2000      	movle	r0, #0
 8000752:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000756:	bd70      	pople	{r4, r5, r6, pc}
 8000758:	f1c4 0400 	rsb	r4, r4, #0
 800075c:	3c20      	subs	r4, #32
 800075e:	da35      	bge.n	80007cc <__aeabi_dmul+0x164>
 8000760:	340c      	adds	r4, #12
 8000762:	dc1b      	bgt.n	800079c <__aeabi_dmul+0x134>
 8000764:	f104 0414 	add.w	r4, r4, #20
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f305 	lsl.w	r3, r0, r5
 8000770:	fa20 f004 	lsr.w	r0, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000780:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000784:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000788:	fa21 f604 	lsr.w	r6, r1, r4
 800078c:	eb42 0106 	adc.w	r1, r2, r6
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 040c 	rsb	r4, r4, #12
 80007a0:	f1c4 0520 	rsb	r5, r4, #32
 80007a4:	fa00 f304 	lsl.w	r3, r0, r4
 80007a8:	fa20 f005 	lsr.w	r0, r0, r5
 80007ac:	fa01 f204 	lsl.w	r2, r1, r4
 80007b0:	ea40 0002 	orr.w	r0, r0, r2
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007bc:	f141 0100 	adc.w	r1, r1, #0
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f1c4 0520 	rsb	r5, r4, #32
 80007d0:	fa00 f205 	lsl.w	r2, r0, r5
 80007d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007d8:	fa20 f304 	lsr.w	r3, r0, r4
 80007dc:	fa01 f205 	lsl.w	r2, r1, r5
 80007e0:	ea43 0302 	orr.w	r3, r3, r2
 80007e4:	fa21 f004 	lsr.w	r0, r1, r4
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	fa21 f204 	lsr.w	r2, r1, r4
 80007f0:	ea20 0002 	bic.w	r0, r0, r2
 80007f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007fc:	bf08      	it	eq
 80007fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000802:	bd70      	pop	{r4, r5, r6, pc}
 8000804:	f094 0f00 	teq	r4, #0
 8000808:	d10f      	bne.n	800082a <__aeabi_dmul+0x1c2>
 800080a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800080e:	0040      	lsls	r0, r0, #1
 8000810:	eb41 0101 	adc.w	r1, r1, r1
 8000814:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3c01      	subeq	r4, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1a6>
 800081e:	ea41 0106 	orr.w	r1, r1, r6
 8000822:	f095 0f00 	teq	r5, #0
 8000826:	bf18      	it	ne
 8000828:	4770      	bxne	lr
 800082a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800082e:	0052      	lsls	r2, r2, #1
 8000830:	eb43 0303 	adc.w	r3, r3, r3
 8000834:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000838:	bf08      	it	eq
 800083a:	3d01      	subeq	r5, #1
 800083c:	d0f7      	beq.n	800082e <__aeabi_dmul+0x1c6>
 800083e:	ea43 0306 	orr.w	r3, r3, r6
 8000842:	4770      	bx	lr
 8000844:	ea94 0f0c 	teq	r4, ip
 8000848:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800084c:	bf18      	it	ne
 800084e:	ea95 0f0c 	teqne	r5, ip
 8000852:	d00c      	beq.n	800086e <__aeabi_dmul+0x206>
 8000854:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000858:	bf18      	it	ne
 800085a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085e:	d1d1      	bne.n	8000804 <__aeabi_dmul+0x19c>
 8000860:	ea81 0103 	eor.w	r1, r1, r3
 8000864:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000868:	f04f 0000 	mov.w	r0, #0
 800086c:	bd70      	pop	{r4, r5, r6, pc}
 800086e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000872:	bf06      	itte	eq
 8000874:	4610      	moveq	r0, r2
 8000876:	4619      	moveq	r1, r3
 8000878:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800087c:	d019      	beq.n	80008b2 <__aeabi_dmul+0x24a>
 800087e:	ea94 0f0c 	teq	r4, ip
 8000882:	d102      	bne.n	800088a <__aeabi_dmul+0x222>
 8000884:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000888:	d113      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800088a:	ea95 0f0c 	teq	r5, ip
 800088e:	d105      	bne.n	800089c <__aeabi_dmul+0x234>
 8000890:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000894:	bf1c      	itt	ne
 8000896:	4610      	movne	r0, r2
 8000898:	4619      	movne	r1, r3
 800089a:	d10a      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800089c:	ea81 0103 	eor.w	r1, r1, r3
 80008a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80008a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80008ac:	f04f 0000 	mov.w	r0, #0
 80008b0:	bd70      	pop	{r4, r5, r6, pc}
 80008b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80008ba:	bd70      	pop	{r4, r5, r6, pc}

080008bc <__aeabi_ddiv>:
 80008bc:	b570      	push	{r4, r5, r6, lr}
 80008be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ca:	bf1d      	ittte	ne
 80008cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008d0:	ea94 0f0c 	teqne	r4, ip
 80008d4:	ea95 0f0c 	teqne	r5, ip
 80008d8:	f000 f8a7 	bleq	8000a2a <__aeabi_ddiv+0x16e>
 80008dc:	eba4 0405 	sub.w	r4, r4, r5
 80008e0:	ea81 0e03 	eor.w	lr, r1, r3
 80008e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ec:	f000 8088 	beq.w	8000a00 <__aeabi_ddiv+0x144>
 80008f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000900:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000904:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000908:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800090c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000910:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000914:	429d      	cmp	r5, r3
 8000916:	bf08      	it	eq
 8000918:	4296      	cmpeq	r6, r2
 800091a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800091e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000922:	d202      	bcs.n	800092a <__aeabi_ddiv+0x6e>
 8000924:	085b      	lsrs	r3, r3, #1
 8000926:	ea4f 0232 	mov.w	r2, r2, rrx
 800092a:	1ab6      	subs	r6, r6, r2
 800092c:	eb65 0503 	sbc.w	r5, r5, r3
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800093a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000968:	085b      	lsrs	r3, r3, #1
 800096a:	ea4f 0232 	mov.w	r2, r2, rrx
 800096e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000972:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000976:	bf22      	ittt	cs
 8000978:	1ab6      	subcs	r6, r6, r2
 800097a:	4675      	movcs	r5, lr
 800097c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000980:	085b      	lsrs	r3, r3, #1
 8000982:	ea4f 0232 	mov.w	r2, r2, rrx
 8000986:	ebb6 0e02 	subs.w	lr, r6, r2
 800098a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800098e:	bf22      	ittt	cs
 8000990:	1ab6      	subcs	r6, r6, r2
 8000992:	4675      	movcs	r5, lr
 8000994:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000998:	ea55 0e06 	orrs.w	lr, r5, r6
 800099c:	d018      	beq.n	80009d0 <__aeabi_ddiv+0x114>
 800099e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009ba:	d1c0      	bne.n	800093e <__aeabi_ddiv+0x82>
 80009bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009c0:	d10b      	bne.n	80009da <__aeabi_ddiv+0x11e>
 80009c2:	ea41 0100 	orr.w	r1, r1, r0
 80009c6:	f04f 0000 	mov.w	r0, #0
 80009ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ce:	e7b6      	b.n	800093e <__aeabi_ddiv+0x82>
 80009d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009d4:	bf04      	itt	eq
 80009d6:	4301      	orreq	r1, r0
 80009d8:	2000      	moveq	r0, #0
 80009da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009de:	bf88      	it	hi
 80009e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009e4:	f63f aeaf 	bhi.w	8000746 <__aeabi_dmul+0xde>
 80009e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ec:	bf04      	itt	eq
 80009ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009f6:	f150 0000 	adcs.w	r0, r0, #0
 80009fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009fe:	bd70      	pop	{r4, r5, r6, pc}
 8000a00:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000a04:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a08:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a0c:	bfc2      	ittt	gt
 8000a0e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a12:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a16:	bd70      	popgt	{r4, r5, r6, pc}
 8000a18:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a1c:	f04f 0e00 	mov.w	lr, #0
 8000a20:	3c01      	subs	r4, #1
 8000a22:	e690      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a24:	ea45 0e06 	orr.w	lr, r5, r6
 8000a28:	e68d      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a2a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a2e:	ea94 0f0c 	teq	r4, ip
 8000a32:	bf08      	it	eq
 8000a34:	ea95 0f0c 	teqeq	r5, ip
 8000a38:	f43f af3b 	beq.w	80008b2 <__aeabi_dmul+0x24a>
 8000a3c:	ea94 0f0c 	teq	r4, ip
 8000a40:	d10a      	bne.n	8000a58 <__aeabi_ddiv+0x19c>
 8000a42:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a46:	f47f af34 	bne.w	80008b2 <__aeabi_dmul+0x24a>
 8000a4a:	ea95 0f0c 	teq	r5, ip
 8000a4e:	f47f af25 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a52:	4610      	mov	r0, r2
 8000a54:	4619      	mov	r1, r3
 8000a56:	e72c      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a58:	ea95 0f0c 	teq	r5, ip
 8000a5c:	d106      	bne.n	8000a6c <__aeabi_ddiv+0x1b0>
 8000a5e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a62:	f43f aefd 	beq.w	8000860 <__aeabi_dmul+0x1f8>
 8000a66:	4610      	mov	r0, r2
 8000a68:	4619      	mov	r1, r3
 8000a6a:	e722      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a6c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a76:	f47f aec5 	bne.w	8000804 <__aeabi_dmul+0x19c>
 8000a7a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a7e:	f47f af0d 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a82:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a86:	f47f aeeb 	bne.w	8000860 <__aeabi_dmul+0x1f8>
 8000a8a:	e712      	b.n	80008b2 <__aeabi_dmul+0x24a>

08000a8c <__aeabi_d2uiz>:
 8000a8c:	004a      	lsls	r2, r1, #1
 8000a8e:	d211      	bcs.n	8000ab4 <__aeabi_d2uiz+0x28>
 8000a90:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a94:	d211      	bcs.n	8000aba <__aeabi_d2uiz+0x2e>
 8000a96:	d50d      	bpl.n	8000ab4 <__aeabi_d2uiz+0x28>
 8000a98:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a9c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000aa0:	d40e      	bmi.n	8000ac0 <__aeabi_d2uiz+0x34>
 8000aa2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aaa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aae:	fa23 f002 	lsr.w	r0, r3, r2
 8000ab2:	4770      	bx	lr
 8000ab4:	f04f 0000 	mov.w	r0, #0
 8000ab8:	4770      	bx	lr
 8000aba:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000abe:	d102      	bne.n	8000ac6 <__aeabi_d2uiz+0x3a>
 8000ac0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ac4:	4770      	bx	lr
 8000ac6:	f04f 0000 	mov.w	r0, #0
 8000aca:	4770      	bx	lr

08000acc <__aeabi_d2f>:
 8000acc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ad0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad4:	bf24      	itt	cs
 8000ad6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ada:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ade:	d90d      	bls.n	8000afc <__aeabi_d2f+0x30>
 8000ae0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aec:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000af0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af4:	bf08      	it	eq
 8000af6:	f020 0001 	biceq.w	r0, r0, #1
 8000afa:	4770      	bx	lr
 8000afc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b00:	d121      	bne.n	8000b46 <__aeabi_d2f+0x7a>
 8000b02:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b06:	bfbc      	itt	lt
 8000b08:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b0c:	4770      	bxlt	lr
 8000b0e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b12:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b16:	f1c2 0218 	rsb	r2, r2, #24
 8000b1a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b22:	fa20 f002 	lsr.w	r0, r0, r2
 8000b26:	bf18      	it	ne
 8000b28:	f040 0001 	orrne.w	r0, r0, #1
 8000b2c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b30:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b34:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b38:	ea40 000c 	orr.w	r0, r0, ip
 8000b3c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b40:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b44:	e7cc      	b.n	8000ae0 <__aeabi_d2f+0x14>
 8000b46:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b4a:	d107      	bne.n	8000b5c <__aeabi_d2f+0x90>
 8000b4c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b50:	bf1e      	ittt	ne
 8000b52:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b56:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b5a:	4770      	bxne	lr
 8000b5c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b60:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b64:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b68:	4770      	bx	lr
 8000b6a:	bf00      	nop

08000b6c <__aeabi_uldivmod>:
 8000b6c:	b953      	cbnz	r3, 8000b84 <__aeabi_uldivmod+0x18>
 8000b6e:	b94a      	cbnz	r2, 8000b84 <__aeabi_uldivmod+0x18>
 8000b70:	2900      	cmp	r1, #0
 8000b72:	bf08      	it	eq
 8000b74:	2800      	cmpeq	r0, #0
 8000b76:	bf1c      	itt	ne
 8000b78:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000b7c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000b80:	f000 b972 	b.w	8000e68 <__aeabi_idiv0>
 8000b84:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b88:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b8c:	f000 f806 	bl	8000b9c <__udivmoddi4>
 8000b90:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b98:	b004      	add	sp, #16
 8000b9a:	4770      	bx	lr

08000b9c <__udivmoddi4>:
 8000b9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ba0:	9e08      	ldr	r6, [sp, #32]
 8000ba2:	4604      	mov	r4, r0
 8000ba4:	4688      	mov	r8, r1
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d14b      	bne.n	8000c42 <__udivmoddi4+0xa6>
 8000baa:	428a      	cmp	r2, r1
 8000bac:	4615      	mov	r5, r2
 8000bae:	d967      	bls.n	8000c80 <__udivmoddi4+0xe4>
 8000bb0:	fab2 f282 	clz	r2, r2
 8000bb4:	b14a      	cbz	r2, 8000bca <__udivmoddi4+0x2e>
 8000bb6:	f1c2 0720 	rsb	r7, r2, #32
 8000bba:	fa01 f302 	lsl.w	r3, r1, r2
 8000bbe:	fa20 f707 	lsr.w	r7, r0, r7
 8000bc2:	4095      	lsls	r5, r2
 8000bc4:	ea47 0803 	orr.w	r8, r7, r3
 8000bc8:	4094      	lsls	r4, r2
 8000bca:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000bce:	0c23      	lsrs	r3, r4, #16
 8000bd0:	fbb8 f7fe 	udiv	r7, r8, lr
 8000bd4:	fa1f fc85 	uxth.w	ip, r5
 8000bd8:	fb0e 8817 	mls	r8, lr, r7, r8
 8000bdc:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000be0:	fb07 f10c 	mul.w	r1, r7, ip
 8000be4:	4299      	cmp	r1, r3
 8000be6:	d909      	bls.n	8000bfc <__udivmoddi4+0x60>
 8000be8:	18eb      	adds	r3, r5, r3
 8000bea:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000bee:	f080 811b 	bcs.w	8000e28 <__udivmoddi4+0x28c>
 8000bf2:	4299      	cmp	r1, r3
 8000bf4:	f240 8118 	bls.w	8000e28 <__udivmoddi4+0x28c>
 8000bf8:	3f02      	subs	r7, #2
 8000bfa:	442b      	add	r3, r5
 8000bfc:	1a5b      	subs	r3, r3, r1
 8000bfe:	b2a4      	uxth	r4, r4
 8000c00:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c04:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c08:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c0c:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c10:	45a4      	cmp	ip, r4
 8000c12:	d909      	bls.n	8000c28 <__udivmoddi4+0x8c>
 8000c14:	192c      	adds	r4, r5, r4
 8000c16:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c1a:	f080 8107 	bcs.w	8000e2c <__udivmoddi4+0x290>
 8000c1e:	45a4      	cmp	ip, r4
 8000c20:	f240 8104 	bls.w	8000e2c <__udivmoddi4+0x290>
 8000c24:	3802      	subs	r0, #2
 8000c26:	442c      	add	r4, r5
 8000c28:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c2c:	eba4 040c 	sub.w	r4, r4, ip
 8000c30:	2700      	movs	r7, #0
 8000c32:	b11e      	cbz	r6, 8000c3c <__udivmoddi4+0xa0>
 8000c34:	40d4      	lsrs	r4, r2
 8000c36:	2300      	movs	r3, #0
 8000c38:	e9c6 4300 	strd	r4, r3, [r6]
 8000c3c:	4639      	mov	r1, r7
 8000c3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c42:	428b      	cmp	r3, r1
 8000c44:	d909      	bls.n	8000c5a <__udivmoddi4+0xbe>
 8000c46:	2e00      	cmp	r6, #0
 8000c48:	f000 80eb 	beq.w	8000e22 <__udivmoddi4+0x286>
 8000c4c:	2700      	movs	r7, #0
 8000c4e:	e9c6 0100 	strd	r0, r1, [r6]
 8000c52:	4638      	mov	r0, r7
 8000c54:	4639      	mov	r1, r7
 8000c56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c5a:	fab3 f783 	clz	r7, r3
 8000c5e:	2f00      	cmp	r7, #0
 8000c60:	d147      	bne.n	8000cf2 <__udivmoddi4+0x156>
 8000c62:	428b      	cmp	r3, r1
 8000c64:	d302      	bcc.n	8000c6c <__udivmoddi4+0xd0>
 8000c66:	4282      	cmp	r2, r0
 8000c68:	f200 80fa 	bhi.w	8000e60 <__udivmoddi4+0x2c4>
 8000c6c:	1a84      	subs	r4, r0, r2
 8000c6e:	eb61 0303 	sbc.w	r3, r1, r3
 8000c72:	2001      	movs	r0, #1
 8000c74:	4698      	mov	r8, r3
 8000c76:	2e00      	cmp	r6, #0
 8000c78:	d0e0      	beq.n	8000c3c <__udivmoddi4+0xa0>
 8000c7a:	e9c6 4800 	strd	r4, r8, [r6]
 8000c7e:	e7dd      	b.n	8000c3c <__udivmoddi4+0xa0>
 8000c80:	b902      	cbnz	r2, 8000c84 <__udivmoddi4+0xe8>
 8000c82:	deff      	udf	#255	; 0xff
 8000c84:	fab2 f282 	clz	r2, r2
 8000c88:	2a00      	cmp	r2, #0
 8000c8a:	f040 808f 	bne.w	8000dac <__udivmoddi4+0x210>
 8000c8e:	1b49      	subs	r1, r1, r5
 8000c90:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c94:	fa1f f885 	uxth.w	r8, r5
 8000c98:	2701      	movs	r7, #1
 8000c9a:	fbb1 fcfe 	udiv	ip, r1, lr
 8000c9e:	0c23      	lsrs	r3, r4, #16
 8000ca0:	fb0e 111c 	mls	r1, lr, ip, r1
 8000ca4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ca8:	fb08 f10c 	mul.w	r1, r8, ip
 8000cac:	4299      	cmp	r1, r3
 8000cae:	d907      	bls.n	8000cc0 <__udivmoddi4+0x124>
 8000cb0:	18eb      	adds	r3, r5, r3
 8000cb2:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000cb6:	d202      	bcs.n	8000cbe <__udivmoddi4+0x122>
 8000cb8:	4299      	cmp	r1, r3
 8000cba:	f200 80cd 	bhi.w	8000e58 <__udivmoddi4+0x2bc>
 8000cbe:	4684      	mov	ip, r0
 8000cc0:	1a59      	subs	r1, r3, r1
 8000cc2:	b2a3      	uxth	r3, r4
 8000cc4:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cc8:	fb0e 1410 	mls	r4, lr, r0, r1
 8000ccc:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000cd0:	fb08 f800 	mul.w	r8, r8, r0
 8000cd4:	45a0      	cmp	r8, r4
 8000cd6:	d907      	bls.n	8000ce8 <__udivmoddi4+0x14c>
 8000cd8:	192c      	adds	r4, r5, r4
 8000cda:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000cde:	d202      	bcs.n	8000ce6 <__udivmoddi4+0x14a>
 8000ce0:	45a0      	cmp	r8, r4
 8000ce2:	f200 80b6 	bhi.w	8000e52 <__udivmoddi4+0x2b6>
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	eba4 0408 	sub.w	r4, r4, r8
 8000cec:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cf0:	e79f      	b.n	8000c32 <__udivmoddi4+0x96>
 8000cf2:	f1c7 0c20 	rsb	ip, r7, #32
 8000cf6:	40bb      	lsls	r3, r7
 8000cf8:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000cfc:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d00:	fa01 f407 	lsl.w	r4, r1, r7
 8000d04:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d08:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d0c:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d10:	4325      	orrs	r5, r4
 8000d12:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d16:	0c2c      	lsrs	r4, r5, #16
 8000d18:	fb08 3319 	mls	r3, r8, r9, r3
 8000d1c:	fa1f fa8e 	uxth.w	sl, lr
 8000d20:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d24:	fb09 f40a 	mul.w	r4, r9, sl
 8000d28:	429c      	cmp	r4, r3
 8000d2a:	fa02 f207 	lsl.w	r2, r2, r7
 8000d2e:	fa00 f107 	lsl.w	r1, r0, r7
 8000d32:	d90b      	bls.n	8000d4c <__udivmoddi4+0x1b0>
 8000d34:	eb1e 0303 	adds.w	r3, lr, r3
 8000d38:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000d3c:	f080 8087 	bcs.w	8000e4e <__udivmoddi4+0x2b2>
 8000d40:	429c      	cmp	r4, r3
 8000d42:	f240 8084 	bls.w	8000e4e <__udivmoddi4+0x2b2>
 8000d46:	f1a9 0902 	sub.w	r9, r9, #2
 8000d4a:	4473      	add	r3, lr
 8000d4c:	1b1b      	subs	r3, r3, r4
 8000d4e:	b2ad      	uxth	r5, r5
 8000d50:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d54:	fb08 3310 	mls	r3, r8, r0, r3
 8000d58:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d5c:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d60:	45a2      	cmp	sl, r4
 8000d62:	d908      	bls.n	8000d76 <__udivmoddi4+0x1da>
 8000d64:	eb1e 0404 	adds.w	r4, lr, r4
 8000d68:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d6c:	d26b      	bcs.n	8000e46 <__udivmoddi4+0x2aa>
 8000d6e:	45a2      	cmp	sl, r4
 8000d70:	d969      	bls.n	8000e46 <__udivmoddi4+0x2aa>
 8000d72:	3802      	subs	r0, #2
 8000d74:	4474      	add	r4, lr
 8000d76:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d7a:	fba0 8902 	umull	r8, r9, r0, r2
 8000d7e:	eba4 040a 	sub.w	r4, r4, sl
 8000d82:	454c      	cmp	r4, r9
 8000d84:	46c2      	mov	sl, r8
 8000d86:	464b      	mov	r3, r9
 8000d88:	d354      	bcc.n	8000e34 <__udivmoddi4+0x298>
 8000d8a:	d051      	beq.n	8000e30 <__udivmoddi4+0x294>
 8000d8c:	2e00      	cmp	r6, #0
 8000d8e:	d069      	beq.n	8000e64 <__udivmoddi4+0x2c8>
 8000d90:	ebb1 050a 	subs.w	r5, r1, sl
 8000d94:	eb64 0403 	sbc.w	r4, r4, r3
 8000d98:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000d9c:	40fd      	lsrs	r5, r7
 8000d9e:	40fc      	lsrs	r4, r7
 8000da0:	ea4c 0505 	orr.w	r5, ip, r5
 8000da4:	e9c6 5400 	strd	r5, r4, [r6]
 8000da8:	2700      	movs	r7, #0
 8000daa:	e747      	b.n	8000c3c <__udivmoddi4+0xa0>
 8000dac:	f1c2 0320 	rsb	r3, r2, #32
 8000db0:	fa20 f703 	lsr.w	r7, r0, r3
 8000db4:	4095      	lsls	r5, r2
 8000db6:	fa01 f002 	lsl.w	r0, r1, r2
 8000dba:	fa21 f303 	lsr.w	r3, r1, r3
 8000dbe:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dc2:	4338      	orrs	r0, r7
 8000dc4:	0c01      	lsrs	r1, r0, #16
 8000dc6:	fbb3 f7fe 	udiv	r7, r3, lr
 8000dca:	fa1f f885 	uxth.w	r8, r5
 8000dce:	fb0e 3317 	mls	r3, lr, r7, r3
 8000dd2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dd6:	fb07 f308 	mul.w	r3, r7, r8
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	fa04 f402 	lsl.w	r4, r4, r2
 8000de0:	d907      	bls.n	8000df2 <__udivmoddi4+0x256>
 8000de2:	1869      	adds	r1, r5, r1
 8000de4:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000de8:	d22f      	bcs.n	8000e4a <__udivmoddi4+0x2ae>
 8000dea:	428b      	cmp	r3, r1
 8000dec:	d92d      	bls.n	8000e4a <__udivmoddi4+0x2ae>
 8000dee:	3f02      	subs	r7, #2
 8000df0:	4429      	add	r1, r5
 8000df2:	1acb      	subs	r3, r1, r3
 8000df4:	b281      	uxth	r1, r0
 8000df6:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dfa:	fb0e 3310 	mls	r3, lr, r0, r3
 8000dfe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e02:	fb00 f308 	mul.w	r3, r0, r8
 8000e06:	428b      	cmp	r3, r1
 8000e08:	d907      	bls.n	8000e1a <__udivmoddi4+0x27e>
 8000e0a:	1869      	adds	r1, r5, r1
 8000e0c:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000e10:	d217      	bcs.n	8000e42 <__udivmoddi4+0x2a6>
 8000e12:	428b      	cmp	r3, r1
 8000e14:	d915      	bls.n	8000e42 <__udivmoddi4+0x2a6>
 8000e16:	3802      	subs	r0, #2
 8000e18:	4429      	add	r1, r5
 8000e1a:	1ac9      	subs	r1, r1, r3
 8000e1c:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e20:	e73b      	b.n	8000c9a <__udivmoddi4+0xfe>
 8000e22:	4637      	mov	r7, r6
 8000e24:	4630      	mov	r0, r6
 8000e26:	e709      	b.n	8000c3c <__udivmoddi4+0xa0>
 8000e28:	4607      	mov	r7, r0
 8000e2a:	e6e7      	b.n	8000bfc <__udivmoddi4+0x60>
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	e6fb      	b.n	8000c28 <__udivmoddi4+0x8c>
 8000e30:	4541      	cmp	r1, r8
 8000e32:	d2ab      	bcs.n	8000d8c <__udivmoddi4+0x1f0>
 8000e34:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e38:	eb69 020e 	sbc.w	r2, r9, lr
 8000e3c:	3801      	subs	r0, #1
 8000e3e:	4613      	mov	r3, r2
 8000e40:	e7a4      	b.n	8000d8c <__udivmoddi4+0x1f0>
 8000e42:	4660      	mov	r0, ip
 8000e44:	e7e9      	b.n	8000e1a <__udivmoddi4+0x27e>
 8000e46:	4618      	mov	r0, r3
 8000e48:	e795      	b.n	8000d76 <__udivmoddi4+0x1da>
 8000e4a:	4667      	mov	r7, ip
 8000e4c:	e7d1      	b.n	8000df2 <__udivmoddi4+0x256>
 8000e4e:	4681      	mov	r9, r0
 8000e50:	e77c      	b.n	8000d4c <__udivmoddi4+0x1b0>
 8000e52:	3802      	subs	r0, #2
 8000e54:	442c      	add	r4, r5
 8000e56:	e747      	b.n	8000ce8 <__udivmoddi4+0x14c>
 8000e58:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e5c:	442b      	add	r3, r5
 8000e5e:	e72f      	b.n	8000cc0 <__udivmoddi4+0x124>
 8000e60:	4638      	mov	r0, r7
 8000e62:	e708      	b.n	8000c76 <__udivmoddi4+0xda>
 8000e64:	4637      	mov	r7, r6
 8000e66:	e6e9      	b.n	8000c3c <__udivmoddi4+0xa0>

08000e68 <__aeabi_idiv0>:
 8000e68:	4770      	bx	lr
 8000e6a:	bf00      	nop

08000e6c <FLASHER_WriteByte>:
static uint8_t FLASHER_Erase(uint32_t FirstSector, uint32_t NbOfSectors);
static uint32_t FLASHER_GetSector(uint32_t Address);
static uint32_t FLASHER_GetSectorSize(uint32_t Sector);

/* Public functions implementation ---------------------------------------------*/
static uint8_t FLASHER_WriteByte(uint8_t *ptr, uint32_t size, uint32_t address, uint32_t end) {
 8000e6c:	b590      	push	{r4, r7, lr}
 8000e6e:	b087      	sub	sp, #28
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	60f8      	str	r0, [r7, #12]
 8000e74:	60b9      	str	r1, [r7, #8]
 8000e76:	607a      	str	r2, [r7, #4]
 8000e78:	603b      	str	r3, [r7, #0]
    uint32_t *ptr32 = (uint32_t*) ptr;
 8000e7a:	68fb      	ldr	r3, [r7, #12]
 8000e7c:	617b      	str	r3, [r7, #20]
    uint32_t errors = 0;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	613b      	str	r3, [r7, #16]

    /* Unlock the Flash to enable the flash control register access *************/
    HAL_FLASH_Unlock();
 8000e82:	f002 fd5f 	bl	8003944 <HAL_FLASH_Unlock>

    /* Writing...... */
    while (size && address <= end) {
 8000e86:	e01b      	b.n	8000ec0 <FLASHER_WriteByte+0x54>
        errors += (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, address, *ptr32++) != HAL_OK);
 8000e88:	697b      	ldr	r3, [r7, #20]
 8000e8a:	1d1a      	adds	r2, r3, #4
 8000e8c:	617a      	str	r2, [r7, #20]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	f04f 0400 	mov.w	r4, #0
 8000e94:	461a      	mov	r2, r3
 8000e96:	4623      	mov	r3, r4
 8000e98:	6879      	ldr	r1, [r7, #4]
 8000e9a:	2002      	movs	r0, #2
 8000e9c:	f002 fcfe 	bl	800389c <HAL_FLASH_Program>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	bf14      	ite	ne
 8000ea6:	2301      	movne	r3, #1
 8000ea8:	2300      	moveq	r3, #0
 8000eaa:	b2db      	uxtb	r3, r3
 8000eac:	461a      	mov	r2, r3
 8000eae:	693b      	ldr	r3, [r7, #16]
 8000eb0:	4413      	add	r3, r2
 8000eb2:	613b      	str	r3, [r7, #16]

        address += 4;
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	3304      	adds	r3, #4
 8000eb8:	607b      	str	r3, [r7, #4]
        size -= 4;
 8000eba:	68bb      	ldr	r3, [r7, #8]
 8000ebc:	3b04      	subs	r3, #4
 8000ebe:	60bb      	str	r3, [r7, #8]
    while (size && address <= end) {
 8000ec0:	68bb      	ldr	r3, [r7, #8]
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d003      	beq.n	8000ece <FLASHER_WriteByte+0x62>
 8000ec6:	687a      	ldr	r2, [r7, #4]
 8000ec8:	683b      	ldr	r3, [r7, #0]
 8000eca:	429a      	cmp	r2, r3
 8000ecc:	d9dc      	bls.n	8000e88 <FLASHER_WriteByte+0x1c>
    }

    /* Indicator */
    if (!errors) {
 8000ece:	693b      	ldr	r3, [r7, #16]
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d103      	bne.n	8000edc <FLASHER_WriteByte+0x70>
        LOG_StrLn("HAL_FLASH_Program = OK");
 8000ed4:	480c      	ldr	r0, [pc, #48]	; (8000f08 <FLASHER_WriteByte+0x9c>)
 8000ed6:	f008 fcb9 	bl	800984c <LOG_StrLn>
 8000eda:	e008      	b.n	8000eee <FLASHER_WriteByte+0x82>
    } else {
        LOG_Str("HAL_FLASH_Program = ERROR:");
 8000edc:	480b      	ldr	r0, [pc, #44]	; (8000f0c <FLASHER_WriteByte+0xa0>)
 8000ede:	f008 fc9d 	bl	800981c <LOG_Str>
        LOG_Int(errors);
 8000ee2:	693b      	ldr	r3, [r7, #16]
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	f008 fc21 	bl	800972c <LOG_Int>
        LOG_Enter();
 8000eea:	f008 fc13 	bl	8009714 <LOG_Enter>
    }

    /* Lock the Flash to disable the flash control register access (recommended
     to protect the FLASH memory against possible unwanted operation) *********/
    HAL_FLASH_Lock();
 8000eee:	f002 fd4b 	bl	8003988 <HAL_FLASH_Lock>

    return (errors == 0);
 8000ef2:	693b      	ldr	r3, [r7, #16]
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	bf0c      	ite	eq
 8000ef8:	2301      	moveq	r3, #1
 8000efa:	2300      	movne	r3, #0
 8000efc:	b2db      	uxtb	r3, r3
}
 8000efe:	4618      	mov	r0, r3
 8000f00:	371c      	adds	r7, #28
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bd90      	pop	{r4, r7, pc}
 8000f06:	bf00      	nop
 8000f08:	0800af08 	.word	0x0800af08
 8000f0c:	0800af20 	.word	0x0800af20

08000f10 <FLASHER_Erase>:

static uint8_t FLASHER_Erase(uint32_t FirstSector, uint32_t NbOfSectors) {
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b08a      	sub	sp, #40	; 0x28
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
 8000f18:	6039      	str	r1, [r7, #0]
    FLASH_EraseInitTypeDef EraseInitStruct;
    uint32_t SectorError = 0;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	60fb      	str	r3, [r7, #12]
    uint8_t ret;

    /* Fill EraseInit structure*/
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	613b      	str	r3, [r7, #16]
    EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8000f22:	2302      	movs	r3, #2
 8000f24:	623b      	str	r3, [r7, #32]
    EraseInitStruct.Sector = FirstSector;
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	61bb      	str	r3, [r7, #24]
    EraseInitStruct.NbSectors = NbOfSectors;
 8000f2a:	683b      	ldr	r3, [r7, #0]
 8000f2c:	61fb      	str	r3, [r7, #28]

    /* Unlock the Flash to enable the flash control register access *************/
    HAL_FLASH_Unlock();
 8000f2e:	f002 fd09 	bl	8003944 <HAL_FLASH_Unlock>
    __HAL_FLASH_CLEAR_FLAG(
 8000f32:	4b2f      	ldr	r3, [pc, #188]	; (8000ff0 <FLASHER_Erase+0xe0>)
 8000f34:	22f3      	movs	r2, #243	; 0xf3
 8000f36:	60da      	str	r2, [r3, #12]
            FLASH_FLAG_PGPERR |
            FLASH_FLAG_PGSERR
            );

    /* Erasing......... */
    ret = (HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError) == HAL_OK);
 8000f38:	f107 020c 	add.w	r2, r7, #12
 8000f3c:	f107 0310 	add.w	r3, r7, #16
 8000f40:	4611      	mov	r1, r2
 8000f42:	4618      	mov	r0, r3
 8000f44:	f002 fe7a 	bl	8003c3c <HAL_FLASHEx_Erase>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	bf0c      	ite	eq
 8000f4e:	2301      	moveq	r3, #1
 8000f50:	2300      	movne	r3, #0
 8000f52:	b2db      	uxtb	r3, r3
 8000f54:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Handle error */
    if (!ret) {
 8000f58:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d10b      	bne.n	8000f78 <FLASHER_Erase+0x68>
         HAL_FLASH_ERROR_PGP          0x00000004U    !< Programming Parallelism error
         HAL_FLASH_ERROR_PGA          0x00000008U    !< Programming Alignment error
         HAL_FLASH_ERROR_WRP          0x00000010U    !< Write protection error
         HAL_FLASH_ERROR_OPERATION    0x00000020U    !< Operation Error
         */
        LOG_Str("HAL_FLASHEx_Erase = ERROR:0x");
 8000f60:	4824      	ldr	r0, [pc, #144]	; (8000ff4 <FLASHER_Erase+0xe4>)
 8000f62:	f008 fc5b 	bl	800981c <LOG_Str>
        LOG_Hex32(HAL_FLASH_GetError());
 8000f66:	f002 fd1f 	bl	80039a8 <HAL_FLASH_GetError>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	f008 fc2b 	bl	80097c8 <LOG_Hex32>
        LOG_Enter();
 8000f72:	f008 fbcf 	bl	8009714 <LOG_Enter>
 8000f76:	e002      	b.n	8000f7e <FLASHER_Erase+0x6e>
    } else {
        LOG_StrLn("HAL_FLASHEx_Erase = OK");
 8000f78:	481f      	ldr	r0, [pc, #124]	; (8000ff8 <FLASHER_Erase+0xe8>)
 8000f7a:	f008 fc67 	bl	800984c <LOG_StrLn>

    /* Note: If an erase operation in Flash memory also concerns data in the data or instruction cache,
     you have to make sure that these data are rewritten before they are accessed during code
     execution. If this cannot be done safely, it is recommended to flush the caches by setting the
     DCRST and ICRST bits in the FLASH_CR register. */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8000f7e:	4b1c      	ldr	r3, [pc, #112]	; (8000ff0 <FLASHER_Erase+0xe0>)
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	4a1b      	ldr	r2, [pc, #108]	; (8000ff0 <FLASHER_Erase+0xe0>)
 8000f84:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000f88:	6013      	str	r3, [r2, #0]
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8000f8a:	4b19      	ldr	r3, [pc, #100]	; (8000ff0 <FLASHER_Erase+0xe0>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	4a18      	ldr	r2, [pc, #96]	; (8000ff0 <FLASHER_Erase+0xe0>)
 8000f90:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000f94:	6013      	str	r3, [r2, #0]

    __HAL_FLASH_DATA_CACHE_RESET();
 8000f96:	4b16      	ldr	r3, [pc, #88]	; (8000ff0 <FLASHER_Erase+0xe0>)
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	4a15      	ldr	r2, [pc, #84]	; (8000ff0 <FLASHER_Erase+0xe0>)
 8000f9c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000fa0:	6013      	str	r3, [r2, #0]
 8000fa2:	4b13      	ldr	r3, [pc, #76]	; (8000ff0 <FLASHER_Erase+0xe0>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	4a12      	ldr	r2, [pc, #72]	; (8000ff0 <FLASHER_Erase+0xe0>)
 8000fa8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000fac:	6013      	str	r3, [r2, #0]
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8000fae:	4b10      	ldr	r3, [pc, #64]	; (8000ff0 <FLASHER_Erase+0xe0>)
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	4a0f      	ldr	r2, [pc, #60]	; (8000ff0 <FLASHER_Erase+0xe0>)
 8000fb4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000fb8:	6013      	str	r3, [r2, #0]
 8000fba:	4b0d      	ldr	r3, [pc, #52]	; (8000ff0 <FLASHER_Erase+0xe0>)
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	4a0c      	ldr	r2, [pc, #48]	; (8000ff0 <FLASHER_Erase+0xe0>)
 8000fc0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000fc4:	6013      	str	r3, [r2, #0]

    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000fc6:	4b0a      	ldr	r3, [pc, #40]	; (8000ff0 <FLASHER_Erase+0xe0>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	4a09      	ldr	r2, [pc, #36]	; (8000ff0 <FLASHER_Erase+0xe0>)
 8000fcc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000fd0:	6013      	str	r3, [r2, #0]
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8000fd2:	4b07      	ldr	r3, [pc, #28]	; (8000ff0 <FLASHER_Erase+0xe0>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	4a06      	ldr	r2, [pc, #24]	; (8000ff0 <FLASHER_Erase+0xe0>)
 8000fd8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000fdc:	6013      	str	r3, [r2, #0]

    /* Lock the Flash to disable the flash control register access (recommended
     to protect the FLASH memory against possible unwanted operation) *********/
    HAL_FLASH_Lock();
 8000fde:	f002 fcd3 	bl	8003988 <HAL_FLASH_Lock>

    return ret;
 8000fe2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	3728      	adds	r7, #40	; 0x28
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	40023c00 	.word	0x40023c00
 8000ff4:	0800af3c 	.word	0x0800af3c
 8000ff8:	0800af5c 	.word	0x0800af5c

08000ffc <FLASHER_GetSector>:
/**
 * @brief  Gets the sector of a given address
 * @param  None
 * @retval The sector of a given address
 */
static uint32_t FLASHER_GetSector(uint32_t Address) {
 8000ffc:	b480      	push	{r7}
 8000ffe:	b085      	sub	sp, #20
 8001000:	af00      	add	r7, sp, #0
 8001002:	6078      	str	r0, [r7, #4]
    uint32_t sector = 0;
 8001004:	2300      	movs	r3, #0
 8001006:	60fb      	str	r3, [r7, #12]

    if ((Address < ADDR_FLASH_SECTOR_1) && (Address >= ADDR_FLASH_SECTOR_0)) {
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	4a56      	ldr	r2, [pc, #344]	; (8001164 <FLASHER_GetSector+0x168>)
 800100c:	4293      	cmp	r3, r2
 800100e:	d806      	bhi.n	800101e <FLASHER_GetSector+0x22>
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001016:	d302      	bcc.n	800101e <FLASHER_GetSector+0x22>
        sector = FLASH_SECTOR_0;
 8001018:	2300      	movs	r3, #0
 800101a:	60fb      	str	r3, [r7, #12]
 800101c:	e09b      	b.n	8001156 <FLASHER_GetSector+0x15a>
    }
    else if ((Address < ADDR_FLASH_SECTOR_2) && (Address >= ADDR_FLASH_SECTOR_1)) {
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	4a51      	ldr	r2, [pc, #324]	; (8001168 <FLASHER_GetSector+0x16c>)
 8001022:	4293      	cmp	r3, r2
 8001024:	d806      	bhi.n	8001034 <FLASHER_GetSector+0x38>
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	4a4e      	ldr	r2, [pc, #312]	; (8001164 <FLASHER_GetSector+0x168>)
 800102a:	4293      	cmp	r3, r2
 800102c:	d902      	bls.n	8001034 <FLASHER_GetSector+0x38>
        sector = FLASH_SECTOR_1;
 800102e:	2301      	movs	r3, #1
 8001030:	60fb      	str	r3, [r7, #12]
 8001032:	e090      	b.n	8001156 <FLASHER_GetSector+0x15a>
    }
    else if ((Address < ADDR_FLASH_SECTOR_3) && (Address >= ADDR_FLASH_SECTOR_2)) {
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	4a4d      	ldr	r2, [pc, #308]	; (800116c <FLASHER_GetSector+0x170>)
 8001038:	4293      	cmp	r3, r2
 800103a:	d806      	bhi.n	800104a <FLASHER_GetSector+0x4e>
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	4a4a      	ldr	r2, [pc, #296]	; (8001168 <FLASHER_GetSector+0x16c>)
 8001040:	4293      	cmp	r3, r2
 8001042:	d902      	bls.n	800104a <FLASHER_GetSector+0x4e>
        sector = FLASH_SECTOR_2;
 8001044:	2302      	movs	r3, #2
 8001046:	60fb      	str	r3, [r7, #12]
 8001048:	e085      	b.n	8001156 <FLASHER_GetSector+0x15a>
    }
    else if ((Address < ADDR_FLASH_SECTOR_4) && (Address >= ADDR_FLASH_SECTOR_3)) {
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	4a48      	ldr	r2, [pc, #288]	; (8001170 <FLASHER_GetSector+0x174>)
 800104e:	4293      	cmp	r3, r2
 8001050:	d806      	bhi.n	8001060 <FLASHER_GetSector+0x64>
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	4a45      	ldr	r2, [pc, #276]	; (800116c <FLASHER_GetSector+0x170>)
 8001056:	4293      	cmp	r3, r2
 8001058:	d902      	bls.n	8001060 <FLASHER_GetSector+0x64>
        sector = FLASH_SECTOR_3;
 800105a:	2303      	movs	r3, #3
 800105c:	60fb      	str	r3, [r7, #12]
 800105e:	e07a      	b.n	8001156 <FLASHER_GetSector+0x15a>
    }
    else if ((Address < ADDR_FLASH_SECTOR_5) && (Address >= ADDR_FLASH_SECTOR_4)) {
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	4a44      	ldr	r2, [pc, #272]	; (8001174 <FLASHER_GetSector+0x178>)
 8001064:	4293      	cmp	r3, r2
 8001066:	d806      	bhi.n	8001076 <FLASHER_GetSector+0x7a>
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	4a41      	ldr	r2, [pc, #260]	; (8001170 <FLASHER_GetSector+0x174>)
 800106c:	4293      	cmp	r3, r2
 800106e:	d902      	bls.n	8001076 <FLASHER_GetSector+0x7a>
        sector = FLASH_SECTOR_4;
 8001070:	2304      	movs	r3, #4
 8001072:	60fb      	str	r3, [r7, #12]
 8001074:	e06f      	b.n	8001156 <FLASHER_GetSector+0x15a>
    }
    else if ((Address < ADDR_FLASH_SECTOR_6) && (Address >= ADDR_FLASH_SECTOR_5)) {
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	4a3f      	ldr	r2, [pc, #252]	; (8001178 <FLASHER_GetSector+0x17c>)
 800107a:	4293      	cmp	r3, r2
 800107c:	d806      	bhi.n	800108c <FLASHER_GetSector+0x90>
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	4a3c      	ldr	r2, [pc, #240]	; (8001174 <FLASHER_GetSector+0x178>)
 8001082:	4293      	cmp	r3, r2
 8001084:	d902      	bls.n	800108c <FLASHER_GetSector+0x90>
        sector = FLASH_SECTOR_5;
 8001086:	2305      	movs	r3, #5
 8001088:	60fb      	str	r3, [r7, #12]
 800108a:	e064      	b.n	8001156 <FLASHER_GetSector+0x15a>
    }
    else if ((Address < ADDR_FLASH_SECTOR_7) && (Address >= ADDR_FLASH_SECTOR_6)) {
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	4a3b      	ldr	r2, [pc, #236]	; (800117c <FLASHER_GetSector+0x180>)
 8001090:	4293      	cmp	r3, r2
 8001092:	d806      	bhi.n	80010a2 <FLASHER_GetSector+0xa6>
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	4a38      	ldr	r2, [pc, #224]	; (8001178 <FLASHER_GetSector+0x17c>)
 8001098:	4293      	cmp	r3, r2
 800109a:	d902      	bls.n	80010a2 <FLASHER_GetSector+0xa6>
        sector = FLASH_SECTOR_6;
 800109c:	2306      	movs	r3, #6
 800109e:	60fb      	str	r3, [r7, #12]
 80010a0:	e059      	b.n	8001156 <FLASHER_GetSector+0x15a>
    }
    else if ((Address < ADDR_FLASH_SECTOR_8) && (Address >= ADDR_FLASH_SECTOR_7)) {
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	4a36      	ldr	r2, [pc, #216]	; (8001180 <FLASHER_GetSector+0x184>)
 80010a6:	4293      	cmp	r3, r2
 80010a8:	d806      	bhi.n	80010b8 <FLASHER_GetSector+0xbc>
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	4a33      	ldr	r2, [pc, #204]	; (800117c <FLASHER_GetSector+0x180>)
 80010ae:	4293      	cmp	r3, r2
 80010b0:	d902      	bls.n	80010b8 <FLASHER_GetSector+0xbc>
        sector = FLASH_SECTOR_7;
 80010b2:	2307      	movs	r3, #7
 80010b4:	60fb      	str	r3, [r7, #12]
 80010b6:	e04e      	b.n	8001156 <FLASHER_GetSector+0x15a>
    }
    else if ((Address < ADDR_FLASH_SECTOR_9) && (Address >= ADDR_FLASH_SECTOR_8)) {
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	4a32      	ldr	r2, [pc, #200]	; (8001184 <FLASHER_GetSector+0x188>)
 80010bc:	4293      	cmp	r3, r2
 80010be:	d806      	bhi.n	80010ce <FLASHER_GetSector+0xd2>
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	4a2f      	ldr	r2, [pc, #188]	; (8001180 <FLASHER_GetSector+0x184>)
 80010c4:	4293      	cmp	r3, r2
 80010c6:	d902      	bls.n	80010ce <FLASHER_GetSector+0xd2>
        sector = FLASH_SECTOR_8;
 80010c8:	2308      	movs	r3, #8
 80010ca:	60fb      	str	r3, [r7, #12]
 80010cc:	e043      	b.n	8001156 <FLASHER_GetSector+0x15a>
    }
    else if ((Address < ADDR_FLASH_SECTOR_10) && (Address >= ADDR_FLASH_SECTOR_9)) {
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	4a2d      	ldr	r2, [pc, #180]	; (8001188 <FLASHER_GetSector+0x18c>)
 80010d2:	4293      	cmp	r3, r2
 80010d4:	d806      	bhi.n	80010e4 <FLASHER_GetSector+0xe8>
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	4a2a      	ldr	r2, [pc, #168]	; (8001184 <FLASHER_GetSector+0x188>)
 80010da:	4293      	cmp	r3, r2
 80010dc:	d902      	bls.n	80010e4 <FLASHER_GetSector+0xe8>
        sector = FLASH_SECTOR_9;
 80010de:	2309      	movs	r3, #9
 80010e0:	60fb      	str	r3, [r7, #12]
 80010e2:	e038      	b.n	8001156 <FLASHER_GetSector+0x15a>
    }
    else if ((Address < ADDR_FLASH_SECTOR_11) && (Address >= ADDR_FLASH_SECTOR_10)) {
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	4a29      	ldr	r2, [pc, #164]	; (800118c <FLASHER_GetSector+0x190>)
 80010e8:	4293      	cmp	r3, r2
 80010ea:	d806      	bhi.n	80010fa <FLASHER_GetSector+0xfe>
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	4a26      	ldr	r2, [pc, #152]	; (8001188 <FLASHER_GetSector+0x18c>)
 80010f0:	4293      	cmp	r3, r2
 80010f2:	d902      	bls.n	80010fa <FLASHER_GetSector+0xfe>
        sector = FLASH_SECTOR_10;
 80010f4:	230a      	movs	r3, #10
 80010f6:	60fb      	str	r3, [r7, #12]
 80010f8:	e02d      	b.n	8001156 <FLASHER_GetSector+0x15a>
    }
    else if ((Address < ADDR_FLASH_SECTOR_12) && (Address >= ADDR_FLASH_SECTOR_11)) {
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	f1b3 6f01 	cmp.w	r3, #135266304	; 0x8100000
 8001100:	d206      	bcs.n	8001110 <FLASHER_GetSector+0x114>
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	4a21      	ldr	r2, [pc, #132]	; (800118c <FLASHER_GetSector+0x190>)
 8001106:	4293      	cmp	r3, r2
 8001108:	d902      	bls.n	8001110 <FLASHER_GetSector+0x114>
        sector = FLASH_SECTOR_11;
 800110a:	230b      	movs	r3, #11
 800110c:	60fb      	str	r3, [r7, #12]
 800110e:	e022      	b.n	8001156 <FLASHER_GetSector+0x15a>
    }
    else if ((Address < ADDR_FLASH_SECTOR_13) && (Address >= ADDR_FLASH_SECTOR_12)) {
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	4a1f      	ldr	r2, [pc, #124]	; (8001190 <FLASHER_GetSector+0x194>)
 8001114:	4293      	cmp	r3, r2
 8001116:	d806      	bhi.n	8001126 <FLASHER_GetSector+0x12a>
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	f1b3 6f01 	cmp.w	r3, #135266304	; 0x8100000
 800111e:	d302      	bcc.n	8001126 <FLASHER_GetSector+0x12a>
        sector = FLASH_SECTOR_12;
 8001120:	230c      	movs	r3, #12
 8001122:	60fb      	str	r3, [r7, #12]
 8001124:	e017      	b.n	8001156 <FLASHER_GetSector+0x15a>
    }
    else if ((Address < ADDR_FLASH_SECTOR_14) && (Address >= ADDR_FLASH_SECTOR_13)) {
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	4a1a      	ldr	r2, [pc, #104]	; (8001194 <FLASHER_GetSector+0x198>)
 800112a:	4293      	cmp	r3, r2
 800112c:	d806      	bhi.n	800113c <FLASHER_GetSector+0x140>
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	4a17      	ldr	r2, [pc, #92]	; (8001190 <FLASHER_GetSector+0x194>)
 8001132:	4293      	cmp	r3, r2
 8001134:	d902      	bls.n	800113c <FLASHER_GetSector+0x140>
        sector = FLASH_SECTOR_13;
 8001136:	230d      	movs	r3, #13
 8001138:	60fb      	str	r3, [r7, #12]
 800113a:	e00c      	b.n	8001156 <FLASHER_GetSector+0x15a>
    }
    else if ((Address < ADDR_FLASH_SECTOR_15) && (Address >= ADDR_FLASH_SECTOR_14)) {
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	4a16      	ldr	r2, [pc, #88]	; (8001198 <FLASHER_GetSector+0x19c>)
 8001140:	4293      	cmp	r3, r2
 8001142:	d806      	bhi.n	8001152 <FLASHER_GetSector+0x156>
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	4a13      	ldr	r2, [pc, #76]	; (8001194 <FLASHER_GetSector+0x198>)
 8001148:	4293      	cmp	r3, r2
 800114a:	d902      	bls.n	8001152 <FLASHER_GetSector+0x156>
        sector = FLASH_SECTOR_14;
 800114c:	230e      	movs	r3, #14
 800114e:	60fb      	str	r3, [r7, #12]
 8001150:	e001      	b.n	8001156 <FLASHER_GetSector+0x15a>
    }
    else { /* (Address < FLASH_END_ADDR) && (Address >= ADDR_FLASH_SECTOR_14) */
        sector = FLASH_SECTOR_15;
 8001152:	230f      	movs	r3, #15
 8001154:	60fb      	str	r3, [r7, #12]
    }

    return sector;
 8001156:	68fb      	ldr	r3, [r7, #12]
}
 8001158:	4618      	mov	r0, r3
 800115a:	3714      	adds	r7, #20
 800115c:	46bd      	mov	sp, r7
 800115e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001162:	4770      	bx	lr
 8001164:	08003fff 	.word	0x08003fff
 8001168:	08007fff 	.word	0x08007fff
 800116c:	0800bfff 	.word	0x0800bfff
 8001170:	0800ffff 	.word	0x0800ffff
 8001174:	0801ffff 	.word	0x0801ffff
 8001178:	0803ffff 	.word	0x0803ffff
 800117c:	0805ffff 	.word	0x0805ffff
 8001180:	0807ffff 	.word	0x0807ffff
 8001184:	0809ffff 	.word	0x0809ffff
 8001188:	080bffff 	.word	0x080bffff
 800118c:	080dffff 	.word	0x080dffff
 8001190:	0811ffff 	.word	0x0811ffff
 8001194:	0813ffff 	.word	0x0813ffff
 8001198:	0815ffff 	.word	0x0815ffff

0800119c <FLASHER_EraseBkpArea>:
    }
    return sectorsize;
}

/* ============================================================= */
uint8_t FLASHER_EraseBkpArea(void) {
 800119c:	b580      	push	{r7, lr}
 800119e:	b082      	sub	sp, #8
 80011a0:	af00      	add	r7, sp, #0
    uint32_t FirstSector = 0, NbOfSectors = 0;
 80011a2:	2300      	movs	r3, #0
 80011a4:	607b      	str	r3, [r7, #4]
 80011a6:	2300      	movs	r3, #0
 80011a8:	603b      	str	r3, [r7, #0]

    /* Get the 1st sector to erase */
    FirstSector = FLASHER_GetSector(BKP_START_ADDR);
 80011aa:	480a      	ldr	r0, [pc, #40]	; (80011d4 <FLASHER_EraseBkpArea+0x38>)
 80011ac:	f7ff ff26 	bl	8000ffc <FLASHER_GetSector>
 80011b0:	6078      	str	r0, [r7, #4]
    /* Get the number of sector to erase from 1st sector*/
    NbOfSectors = FLASHER_GetSector(BKP_END_ADDR) - FirstSector + 1;
 80011b2:	4809      	ldr	r0, [pc, #36]	; (80011d8 <FLASHER_EraseBkpArea+0x3c>)
 80011b4:	f7ff ff22 	bl	8000ffc <FLASHER_GetSector>
 80011b8:	4602      	mov	r2, r0
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	1ad3      	subs	r3, r2, r3
 80011be:	3301      	adds	r3, #1
 80011c0:	603b      	str	r3, [r7, #0]
    // Erase
    return FLASHER_Erase(FirstSector, NbOfSectors);
 80011c2:	6839      	ldr	r1, [r7, #0]
 80011c4:	6878      	ldr	r0, [r7, #4]
 80011c6:	f7ff fea3 	bl	8000f10 <FLASHER_Erase>
 80011ca:	4603      	mov	r3, r0
}
 80011cc:	4618      	mov	r0, r3
 80011ce:	3708      	adds	r7, #8
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}
 80011d4:	080a0000 	.word	0x080a0000
 80011d8:	0811ffff 	.word	0x0811ffff

080011dc <FLASHER_EraseAppArea>:

uint8_t FLASHER_EraseAppArea(void) {
 80011dc:	b580      	push	{r7, lr}
 80011de:	b082      	sub	sp, #8
 80011e0:	af00      	add	r7, sp, #0
    uint32_t FirstSector = 0, NbOfSectors = 0;
 80011e2:	2300      	movs	r3, #0
 80011e4:	607b      	str	r3, [r7, #4]
 80011e6:	2300      	movs	r3, #0
 80011e8:	603b      	str	r3, [r7, #0]

    /* Get the 1st sector to erase */
    FirstSector = FLASHER_GetSector(APP_START_ADDR);
 80011ea:	480a      	ldr	r0, [pc, #40]	; (8001214 <FLASHER_EraseAppArea+0x38>)
 80011ec:	f7ff ff06 	bl	8000ffc <FLASHER_GetSector>
 80011f0:	6078      	str	r0, [r7, #4]
    /* Get the number of sector to erase from 1st sector*/
    NbOfSectors = FLASHER_GetSector(APP_END_ADDR) - FirstSector + 1;
 80011f2:	4809      	ldr	r0, [pc, #36]	; (8001218 <FLASHER_EraseAppArea+0x3c>)
 80011f4:	f7ff ff02 	bl	8000ffc <FLASHER_GetSector>
 80011f8:	4602      	mov	r2, r0
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	1ad3      	subs	r3, r2, r3
 80011fe:	3301      	adds	r3, #1
 8001200:	603b      	str	r3, [r7, #0]
    // Erase
    return FLASHER_Erase(FirstSector, NbOfSectors);
 8001202:	6839      	ldr	r1, [r7, #0]
 8001204:	6878      	ldr	r0, [r7, #4]
 8001206:	f7ff fe83 	bl	8000f10 <FLASHER_Erase>
 800120a:	4603      	mov	r3, r0
}
 800120c:	4618      	mov	r0, r3
 800120e:	3708      	adds	r7, #8
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}
 8001214:	08020000 	.word	0x08020000
 8001218:	0809ffff 	.word	0x0809ffff

0800121c <FLASHER_WriteBkpArea>:

uint8_t FLASHER_WriteBkpArea(uint8_t *ptr, uint32_t size, uint32_t offset) {
 800121c:	b580      	push	{r7, lr}
 800121e:	b086      	sub	sp, #24
 8001220:	af00      	add	r7, sp, #0
 8001222:	60f8      	str	r0, [r7, #12]
 8001224:	60b9      	str	r1, [r7, #8]
 8001226:	607a      	str	r2, [r7, #4]
    uint32_t address = BKP_START_ADDR + offset;
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 800122e:	f503 2320 	add.w	r3, r3, #655360	; 0xa0000
 8001232:	617b      	str	r3, [r7, #20]

    return FLASHER_WriteByte(ptr, size, address, BKP_END_ADDR);
 8001234:	4b05      	ldr	r3, [pc, #20]	; (800124c <FLASHER_WriteBkpArea+0x30>)
 8001236:	697a      	ldr	r2, [r7, #20]
 8001238:	68b9      	ldr	r1, [r7, #8]
 800123a:	68f8      	ldr	r0, [r7, #12]
 800123c:	f7ff fe16 	bl	8000e6c <FLASHER_WriteByte>
 8001240:	4603      	mov	r3, r0
}
 8001242:	4618      	mov	r0, r3
 8001244:	3718      	adds	r7, #24
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	0811ffff 	.word	0x0811ffff

08001250 <FLASHER_WriteAppArea>:

uint8_t FLASHER_WriteAppArea(uint8_t *ptr, uint32_t size, uint32_t offset) {
 8001250:	b580      	push	{r7, lr}
 8001252:	b086      	sub	sp, #24
 8001254:	af00      	add	r7, sp, #0
 8001256:	60f8      	str	r0, [r7, #12]
 8001258:	60b9      	str	r1, [r7, #8]
 800125a:	607a      	str	r2, [r7, #4]
    uint32_t address = APP_START_ADDR + offset;
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 8001262:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8001266:	617b      	str	r3, [r7, #20]

    return FLASHER_WriteByte(ptr, size, address, APP_END_ADDR);
 8001268:	4b05      	ldr	r3, [pc, #20]	; (8001280 <FLASHER_WriteAppArea+0x30>)
 800126a:	697a      	ldr	r2, [r7, #20]
 800126c:	68b9      	ldr	r1, [r7, #8]
 800126e:	68f8      	ldr	r0, [r7, #12]
 8001270:	f7ff fdfc 	bl	8000e6c <FLASHER_WriteByte>
 8001274:	4603      	mov	r3, r0
}
 8001276:	4618      	mov	r0, r3
 8001278:	3718      	adds	r7, #24
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	0809ffff 	.word	0x0809ffff

08001284 <FLASHER_BackupApp>:

uint8_t FLASHER_BackupApp(void) {
 8001284:	b580      	push	{r7, lr}
 8001286:	b082      	sub	sp, #8
 8001288:	af00      	add	r7, sp, #0
    uint8_t ret;
    uint8_t *ptr = (uint8_t*) APP_START_ADDR;
 800128a:	4b0b      	ldr	r3, [pc, #44]	; (80012b8 <FLASHER_BackupApp+0x34>)
 800128c:	603b      	str	r3, [r7, #0]

    ret = FLASHER_EraseBkpArea();
 800128e:	f7ff ff85 	bl	800119c <FLASHER_EraseBkpArea>
 8001292:	4603      	mov	r3, r0
 8001294:	71fb      	strb	r3, [r7, #7]

    if (ret) {
 8001296:	79fb      	ldrb	r3, [r7, #7]
 8001298:	2b00      	cmp	r3, #0
 800129a:	d007      	beq.n	80012ac <FLASHER_BackupApp+0x28>
        ret = FLASHER_WriteBkpArea(ptr, APP_MAX_SIZE, 0);
 800129c:	2200      	movs	r2, #0
 800129e:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 80012a2:	6838      	ldr	r0, [r7, #0]
 80012a4:	f7ff ffba 	bl	800121c <FLASHER_WriteBkpArea>
 80012a8:	4603      	mov	r3, r0
 80012aa:	71fb      	strb	r3, [r7, #7]
    }

    return ret;
 80012ac:	79fb      	ldrb	r3, [r7, #7]
}
 80012ae:	4618      	mov	r0, r3
 80012b0:	3708      	adds	r7, #8
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	08020000 	.word	0x08020000

080012bc <FLASHER_RestoreApp>:

uint8_t FLASHER_RestoreApp(void) {
 80012bc:	b580      	push	{r7, lr}
 80012be:	b082      	sub	sp, #8
 80012c0:	af00      	add	r7, sp, #0
    uint8_t ret;
    uint8_t *ptr = (uint8_t*) BKP_START_ADDR;
 80012c2:	4b0b      	ldr	r3, [pc, #44]	; (80012f0 <FLASHER_RestoreApp+0x34>)
 80012c4:	603b      	str	r3, [r7, #0]

    ret = FLASHER_EraseAppArea();
 80012c6:	f7ff ff89 	bl	80011dc <FLASHER_EraseAppArea>
 80012ca:	4603      	mov	r3, r0
 80012cc:	71fb      	strb	r3, [r7, #7]

    if (ret) {
 80012ce:	79fb      	ldrb	r3, [r7, #7]
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d007      	beq.n	80012e4 <FLASHER_RestoreApp+0x28>
        ret = FLASHER_WriteAppArea(ptr, APP_MAX_SIZE, 0);
 80012d4:	2200      	movs	r2, #0
 80012d6:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 80012da:	6838      	ldr	r0, [r7, #0]
 80012dc:	f7ff ffb8 	bl	8001250 <FLASHER_WriteAppArea>
 80012e0:	4603      	mov	r3, r0
 80012e2:	71fb      	strb	r3, [r7, #7]
    }

    return ret;
 80012e4:	79fb      	ldrb	r3, [r7, #7]
}
 80012e6:	4618      	mov	r0, r3
 80012e8:	3708      	adds	r7, #8
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	bf00      	nop
 80012f0:	080a0000 	.word	0x080a0000

080012f4 <FOTA_BearerInitialize>:
extern I2C_HandleTypeDef hi2c2;
extern UART_HandleTypeDef huart1;
//DMA_HandleTypeDef hdma_usart1_rx;

/* Public functions implementation --------------------------------------------*/
SIMCOM_RESULT FOTA_BearerInitialize(void) {
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b0a4      	sub	sp, #144	; 0x90
 80012f8:	af00      	add	r7, sp, #0
    SIMCOM_RESULT p;
    at_sapbr_t getBEARER, setBEARER = {
 80012fa:	4a16      	ldr	r2, [pc, #88]	; (8001354 <FOTA_BearerInitialize+0x60>)
 80012fc:	1d3b      	adds	r3, r7, #4
 80012fe:	4611      	mov	r1, r2
 8001300:	2244      	movs	r2, #68	; 0x44
 8001302:	4618      	mov	r0, r3
 8001304:	f009 f907 	bl	800a516 <memcpy>
                    .password = NET_CON_PASSWORD,
            },
    };

    // BEARER attach
    p = AT_BearerSettings(ATW, &setBEARER);
 8001308:	1d3b      	adds	r3, r7, #4
 800130a:	4619      	mov	r1, r3
 800130c:	2000      	movs	r0, #0
 800130e:	f007 fd43 	bl	8008d98 <AT_BearerSettings>
 8001312:	4603      	mov	r3, r0
 8001314:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f

    // BEARER init
    if (p > 0) {
 8001318:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 800131c:	2b00      	cmp	r3, #0
 800131e:	dd08      	ble.n	8001332 <FOTA_BearerInitialize+0x3e>
        p = AT_BearerSettings(ATR, &getBEARER);
 8001320:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001324:	4619      	mov	r1, r3
 8001326:	2001      	movs	r0, #1
 8001328:	f007 fd36 	bl	8008d98 <AT_BearerSettings>
 800132c:	4603      	mov	r3, r0
 800132e:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
    }

    if (p > 0 && getBEARER.status != SAPBR_CONNECTED) {
 8001332:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 8001336:	2b00      	cmp	r3, #0
 8001338:	dd05      	ble.n	8001346 <FOTA_BearerInitialize+0x52>
 800133a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800133c:	2b01      	cmp	r3, #1
 800133e:	d002      	beq.n	8001346 <FOTA_BearerInitialize+0x52>
        p = SIM_RESULT_ERROR;
 8001340:	2300      	movs	r3, #0
 8001342:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
    }

    return p;
 8001346:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
}
 800134a:	4618      	mov	r0, r3
 800134c:	3790      	adds	r7, #144	; 0x90
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}
 8001352:	bf00      	nop
 8001354:	0800af74 	.word	0x0800af74

08001358 <FOTA_GetChecksum>:

SIMCOM_RESULT FOTA_GetChecksum(at_ftp_t *setFTP, uint32_t *checksum) {
 8001358:	b580      	push	{r7, lr}
 800135a:	b088      	sub	sp, #32
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
 8001360:	6039      	str	r1, [r7, #0]
    SIMCOM_RESULT p;
    AT_FTP_STATE state;
    at_ftpget_t setFTPGET;

    // FTP Set file name
    sprintf(setFTP->file, "%s.crc", setFTP->version);
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	f103 0068 	add.w	r0, r3, #104	; 0x68
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	337c      	adds	r3, #124	; 0x7c
 800136c:	461a      	mov	r2, r3
 800136e:	4929      	ldr	r1, [pc, #164]	; (8001414 <FOTA_GetChecksum+0xbc>)
 8001370:	f009 f8e4 	bl	800a53c <siprintf>
    p = AT_FtpSetFile(setFTP);
 8001374:	6878      	ldr	r0, [r7, #4]
 8001376:	f007 fbdb 	bl	8008b30 <AT_FtpSetFile>
 800137a:	4603      	mov	r3, r0
 800137c:	77fb      	strb	r3, [r7, #31]

    // Open FTP Session
    if (p > 0) {
 800137e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001382:	2b00      	cmp	r3, #0
 8001384:	dd08      	ble.n	8001398 <FOTA_GetChecksum+0x40>
        setFTPGET.mode = FTPGET_OPEN;
 8001386:	2301      	movs	r3, #1
 8001388:	60bb      	str	r3, [r7, #8]
        p = AT_FtpDownload(&setFTPGET);
 800138a:	f107 0308 	add.w	r3, r7, #8
 800138e:	4618      	mov	r0, r3
 8001390:	f007 fc42 	bl	8008c18 <AT_FtpDownload>
 8001394:	4603      	mov	r3, r0
 8001396:	77fb      	strb	r3, [r7, #31]
    }

    // Read FTP File
    if (p > 0 && setFTPGET.response == FTP_READY) {
 8001398:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800139c:	2b00      	cmp	r3, #0
 800139e:	dd24      	ble.n	80013ea <FOTA_GetChecksum+0x92>
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	2b01      	cmp	r3, #1
 80013a4:	d121      	bne.n	80013ea <FOTA_GetChecksum+0x92>
        // Initiate Download
        setFTPGET.mode = FTPGET_READ;
 80013a6:	2302      	movs	r3, #2
 80013a8:	60bb      	str	r3, [r7, #8]
        setFTPGET.reqlength = 8;
 80013aa:	2308      	movs	r3, #8
 80013ac:	823b      	strh	r3, [r7, #16]
        p = AT_FtpDownload(&setFTPGET);
 80013ae:	f107 0308 	add.w	r3, r7, #8
 80013b2:	4618      	mov	r0, r3
 80013b4:	f007 fc30 	bl	8008c18 <AT_FtpDownload>
 80013b8:	4603      	mov	r3, r0
 80013ba:	77fb      	strb	r3, [r7, #31]

        if (p > 0) {
 80013bc:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	dd12      	ble.n	80013ea <FOTA_GetChecksum+0x92>
            // Copy to Buffer
            *checksum = strtoul(setFTPGET.ptr, (char**) NULL, 16);
 80013c4:	697b      	ldr	r3, [r7, #20]
 80013c6:	2210      	movs	r2, #16
 80013c8:	2100      	movs	r1, #0
 80013ca:	4618      	mov	r0, r3
 80013cc:	f009 f97c 	bl	800a6c8 <strtoul>
 80013d0:	4602      	mov	r2, r0
 80013d2:	683b      	ldr	r3, [r7, #0]
 80013d4:	601a      	str	r2, [r3, #0]

            // Indicator
            LOG_Str("FOTA:ChecksumOrigin = ");
 80013d6:	4810      	ldr	r0, [pc, #64]	; (8001418 <FOTA_GetChecksum+0xc0>)
 80013d8:	f008 fa20 	bl	800981c <LOG_Str>
            LOG_Hex32(*checksum);
 80013dc:	683b      	ldr	r3, [r7, #0]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	4618      	mov	r0, r3
 80013e2:	f008 f9f1 	bl	80097c8 <LOG_Hex32>
            LOG_Enter();
 80013e6:	f008 f995 	bl	8009714 <LOG_Enter>
        }
    }

    // Check state
    AT_FtpCurrentState(&state);
 80013ea:	f107 0318 	add.w	r3, r7, #24
 80013ee:	4618      	mov	r0, r3
 80013f0:	f007 fcc0 	bl	8008d74 <AT_FtpCurrentState>
    if (state == FTP_STATE_ESTABLISHED) {
 80013f4:	69bb      	ldr	r3, [r7, #24]
 80013f6:	2b01      	cmp	r3, #1
 80013f8:	d106      	bne.n	8001408 <FOTA_GetChecksum+0xb0>
        // Close session
        Simcom_Command("AT+FTPQUIT\r", NULL, 500, 0);
 80013fa:	2300      	movs	r3, #0
 80013fc:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001400:	2100      	movs	r1, #0
 8001402:	4806      	ldr	r0, [pc, #24]	; (800141c <FOTA_GetChecksum+0xc4>)
 8001404:	f008 fe38 	bl	800a078 <Simcom_Command>
    }

    return p;
 8001408:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800140c:	4618      	mov	r0, r3
 800140e:	3720      	adds	r7, #32
 8001410:	46bd      	mov	sp, r7
 8001412:	bd80      	pop	{r7, pc}
 8001414:	0800afb8 	.word	0x0800afb8
 8001418:	0800afc0 	.word	0x0800afc0
 800141c:	0800afd8 	.word	0x0800afd8

08001420 <FOTA_DownloadAndInstall>:

SIMCOM_RESULT FOTA_DownloadAndInstall(at_ftp_t *setFTP, uint32_t *len) {
 8001420:	b580      	push	{r7, lr}
 8001422:	b08a      	sub	sp, #40	; 0x28
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
 8001428:	6039      	str	r1, [r7, #0]
    uint32_t timer;
    AT_FTP_STATE state;
    at_ftpget_t setFTPGET;

    // FTP Set file name
    sprintf(setFTP->file, "%s.bin", setFTP->version);
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	f103 0068 	add.w	r0, r3, #104	; 0x68
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	337c      	adds	r3, #124	; 0x7c
 8001434:	461a      	mov	r2, r3
 8001436:	495a      	ldr	r1, [pc, #360]	; (80015a0 <FOTA_DownloadAndInstall+0x180>)
 8001438:	f009 f880 	bl	800a53c <siprintf>
    p = AT_FtpSetFile(setFTP);
 800143c:	6878      	ldr	r0, [r7, #4]
 800143e:	f007 fb77 	bl	8008b30 <AT_FtpSetFile>
 8001442:	4603      	mov	r3, r0
 8001444:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    // Get file size
    if (p > 0) {
 8001448:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800144c:	2b00      	cmp	r3, #0
 800144e:	dd05      	ble.n	800145c <FOTA_DownloadAndInstall+0x3c>
        p = AT_FtpFileSize(setFTP);
 8001450:	6878      	ldr	r0, [r7, #4]
 8001452:	f007 fb83 	bl	8008b5c <AT_FtpFileSize>
 8001456:	4603      	mov	r3, r0
 8001458:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    // Open FTP Session
    if (p > 0 && setFTP->size) {
 800145c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001460:	2b00      	cmp	r3, #0
 8001462:	dd0e      	ble.n	8001482 <FOTA_DownloadAndInstall+0x62>
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800146a:	2b00      	cmp	r3, #0
 800146c:	d009      	beq.n	8001482 <FOTA_DownloadAndInstall+0x62>
        setFTPGET.mode = FTPGET_OPEN;
 800146e:	2301      	movs	r3, #1
 8001470:	60fb      	str	r3, [r7, #12]
        p = AT_FtpDownload(&setFTPGET);
 8001472:	f107 030c 	add.w	r3, r7, #12
 8001476:	4618      	mov	r0, r3
 8001478:	f007 fbce 	bl	8008c18 <AT_FtpDownload>
 800147c:	4603      	mov	r3, r0
 800147e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    // Read FTP File
    if (p > 0 && setFTPGET.response == FTP_READY) {
 8001482:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001486:	2b00      	cmp	r3, #0
 8001488:	dd75      	ble.n	8001576 <FOTA_DownloadAndInstall+0x156>
 800148a:	693b      	ldr	r3, [r7, #16]
 800148c:	2b01      	cmp	r3, #1
 800148e:	d172      	bne.n	8001576 <FOTA_DownloadAndInstall+0x156>
        // Prepare, start timer
        LOG_StrLn("FOTA:Start");
 8001490:	4844      	ldr	r0, [pc, #272]	; (80015a4 <FOTA_DownloadAndInstall+0x184>)
 8001492:	f008 f9db 	bl	800984c <LOG_StrLn>
        timer = _GetTickMS();
 8001496:	f008 ffaf 	bl	800a3f8 <_GetTickMS>
 800149a:	6238      	str	r0, [r7, #32]

        // Erase APP area
        FLASHER_EraseAppArea();
 800149c:	f7ff fe9e 	bl	80011dc <FLASHER_EraseAppArea>

        // Copy chunk by chunk
        setFTPGET.mode = FTPGET_READ;
 80014a0:	2302      	movs	r3, #2
 80014a2:	60fb      	str	r3, [r7, #12]
        setFTPGET.reqlength = 1376;
 80014a4:	f44f 63ac 	mov.w	r3, #1376	; 0x560
 80014a8:	82bb      	strh	r3, [r7, #20]
        do {
            // Initiate Download
            p = AT_FtpDownload(&setFTPGET);
 80014aa:	f107 030c 	add.w	r3, r7, #12
 80014ae:	4618      	mov	r0, r3
 80014b0:	f007 fbb2 	bl	8008c18 <AT_FtpDownload>
 80014b4:	4603      	mov	r3, r0
 80014b6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

            if (p > 0 && setFTPGET.cnflength) {
 80014ba:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80014be:	2b00      	cmp	r3, #0
 80014c0:	dd34      	ble.n	800152c <FOTA_DownloadAndInstall+0x10c>
 80014c2:	8afb      	ldrh	r3, [r7, #22]
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d031      	beq.n	800152c <FOTA_DownloadAndInstall+0x10c>
                // Copy to Buffer
                FLASHER_WriteAppArea((uint8_t*) setFTPGET.ptr, setFTPGET.cnflength, *len);
 80014c8:	69b8      	ldr	r0, [r7, #24]
 80014ca:	8afb      	ldrh	r3, [r7, #22]
 80014cc:	4619      	mov	r1, r3
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	461a      	mov	r2, r3
 80014d4:	f7ff febc 	bl	8001250 <FLASHER_WriteAppArea>
                *len += setFTPGET.cnflength;
 80014d8:	683b      	ldr	r3, [r7, #0]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	8afa      	ldrh	r2, [r7, #22]
 80014de:	441a      	add	r2, r3
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	601a      	str	r2, [r3, #0]

                // Indicator
                _LedToggle();
 80014e4:	f008 ffa2 	bl	800a42c <_LedToggle>
                LOG_Str("FOTA:Progress = ");
 80014e8:	482f      	ldr	r0, [pc, #188]	; (80015a8 <FOTA_DownloadAndInstall+0x188>)
 80014ea:	f008 f997 	bl	800981c <LOG_Str>
                LOG_Int(*len);
 80014ee:	683b      	ldr	r3, [r7, #0]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	4618      	mov	r0, r3
 80014f4:	f008 f91a 	bl	800972c <LOG_Int>
                LOG_Str(" Bytes (");
 80014f8:	482c      	ldr	r0, [pc, #176]	; (80015ac <FOTA_DownloadAndInstall+0x18c>)
 80014fa:	f008 f98f 	bl	800981c <LOG_Str>
                LOG_Int(*len * 100 / setFTP->size);
 80014fe:	683b      	ldr	r3, [r7, #0]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	2264      	movs	r2, #100	; 0x64
 8001504:	fb02 f203 	mul.w	r2, r2, r3
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800150e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001512:	4618      	mov	r0, r3
 8001514:	f008 f90a 	bl	800972c <LOG_Int>
                LOG_StrLn("%)");
 8001518:	4825      	ldr	r0, [pc, #148]	; (80015b0 <FOTA_DownloadAndInstall+0x190>)
 800151a:	f008 f997 	bl	800984c <LOG_StrLn>
            } else {
                break;
            }
        } while (*len < setFTP->size);
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	681a      	ldr	r2, [r3, #0]
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001528:	429a      	cmp	r2, r3
 800152a:	d3be      	bcc.n	80014aa <FOTA_DownloadAndInstall+0x8a>

        // Check, stop timer
        if (*len && *len == setFTP->size) {
 800152c:	683b      	ldr	r3, [r7, #0]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	2b00      	cmp	r3, #0
 8001532:	d01a      	beq.n	800156a <FOTA_DownloadAndInstall+0x14a>
 8001534:	683b      	ldr	r3, [r7, #0]
 8001536:	681a      	ldr	r2, [r3, #0]
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800153e:	429a      	cmp	r2, r3
 8001540:	d113      	bne.n	800156a <FOTA_DownloadAndInstall+0x14a>
            /* Glue size information to image */
            FLASHER_WriteAppArea((uint8_t*) len, sizeof(uint32_t), SIZE_OFFSET);
 8001542:	4a1c      	ldr	r2, [pc, #112]	; (80015b4 <FOTA_DownloadAndInstall+0x194>)
 8001544:	2104      	movs	r1, #4
 8001546:	6838      	ldr	r0, [r7, #0]
 8001548:	f7ff fe82 	bl	8001250 <FLASHER_WriteAppArea>

            LOG_Str("FOTA:End = ");
 800154c:	481a      	ldr	r0, [pc, #104]	; (80015b8 <FOTA_DownloadAndInstall+0x198>)
 800154e:	f008 f965 	bl	800981c <LOG_Str>
            LOG_Int(_GetTickMS() - timer);
 8001552:	f008 ff51 	bl	800a3f8 <_GetTickMS>
 8001556:	4602      	mov	r2, r0
 8001558:	6a3b      	ldr	r3, [r7, #32]
 800155a:	1ad3      	subs	r3, r2, r3
 800155c:	4618      	mov	r0, r3
 800155e:	f008 f8e5 	bl	800972c <LOG_Int>
            LOG_StrLn("ms");
 8001562:	4816      	ldr	r0, [pc, #88]	; (80015bc <FOTA_DownloadAndInstall+0x19c>)
 8001564:	f008 f972 	bl	800984c <LOG_StrLn>
 8001568:	e005      	b.n	8001576 <FOTA_DownloadAndInstall+0x156>
        } else {
            LOG_StrLn("FOTA:Failed");
 800156a:	4815      	ldr	r0, [pc, #84]	; (80015c0 <FOTA_DownloadAndInstall+0x1a0>)
 800156c:	f008 f96e 	bl	800984c <LOG_StrLn>
            p = SIM_RESULT_ERROR;
 8001570:	2300      	movs	r3, #0
 8001572:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
    }

    // Check state
    AT_FtpCurrentState(&state);
 8001576:	f107 031c 	add.w	r3, r7, #28
 800157a:	4618      	mov	r0, r3
 800157c:	f007 fbfa 	bl	8008d74 <AT_FtpCurrentState>
    if (state == FTP_STATE_ESTABLISHED) {
 8001580:	69fb      	ldr	r3, [r7, #28]
 8001582:	2b01      	cmp	r3, #1
 8001584:	d106      	bne.n	8001594 <FOTA_DownloadAndInstall+0x174>
        // Close session
        Simcom_Command("AT+FTPQUIT\r", NULL, 500, 0);
 8001586:	2300      	movs	r3, #0
 8001588:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800158c:	2100      	movs	r1, #0
 800158e:	480d      	ldr	r0, [pc, #52]	; (80015c4 <FOTA_DownloadAndInstall+0x1a4>)
 8001590:	f008 fd72 	bl	800a078 <Simcom_Command>
    }

    return p;
 8001594:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8001598:	4618      	mov	r0, r3
 800159a:	3728      	adds	r7, #40	; 0x28
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	0800afe4 	.word	0x0800afe4
 80015a4:	0800afec 	.word	0x0800afec
 80015a8:	0800aff8 	.word	0x0800aff8
 80015ac:	0800b00c 	.word	0x0800b00c
 80015b0:	0800b018 	.word	0x0800b018
 80015b4:	0007fffc 	.word	0x0007fffc
 80015b8:	0800b01c 	.word	0x0800b01c
 80015bc:	0800b028 	.word	0x0800b028
 80015c0:	0800b02c 	.word	0x0800b02c
 80015c4:	0800afd8 	.word	0x0800afd8

080015c8 <FOTA_CompareChecksum>:

uint8_t FOTA_CompareChecksum(uint32_t checksum, uint32_t len, uint32_t address) {
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b086      	sub	sp, #24
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	60f8      	str	r0, [r7, #12]
 80015d0:	60b9      	str	r1, [r7, #8]
 80015d2:	607a      	str	r2, [r7, #4]
    uint32_t crc = 0;
 80015d4:	2300      	movs	r3, #0
 80015d6:	613b      	str	r3, [r7, #16]
    uint8_t *addr = (uint8_t*) address;
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	617b      	str	r3, [r7, #20]

    // Calculate CRC
    crc = CRC_Calculate8(addr, len, 1);
 80015dc:	2201      	movs	r2, #1
 80015de:	68b9      	ldr	r1, [r7, #8]
 80015e0:	6978      	ldr	r0, [r7, #20]
 80015e2:	f007 ff85 	bl	80094f0 <CRC_Calculate8>
 80015e6:	4603      	mov	r3, r0
 80015e8:	613b      	str	r3, [r7, #16]

    // Indicator
    LOG_Str("FOTA:Checksum = ");
 80015ea:	4816      	ldr	r0, [pc, #88]	; (8001644 <FOTA_CompareChecksum+0x7c>)
 80015ec:	f008 f916 	bl	800981c <LOG_Str>
    if (crc == checksum) {
 80015f0:	693b      	ldr	r3, [r7, #16]
 80015f2:	68fa      	ldr	r2, [r7, #12]
 80015f4:	429a      	cmp	r2, r3
 80015f6:	d10a      	bne.n	800160e <FOTA_CompareChecksum+0x46>
        LOG_StrLn("MATCH");
 80015f8:	4813      	ldr	r0, [pc, #76]	; (8001648 <FOTA_CompareChecksum+0x80>)
 80015fa:	f008 f927 	bl	800984c <LOG_StrLn>
        /* Glue checksum information to image */
        FLASHER_WriteAppArea((uint8_t*) &crc, sizeof(uint32_t), CHECKSUM_OFFSET);
 80015fe:	f107 0310 	add.w	r3, r7, #16
 8001602:	4a12      	ldr	r2, [pc, #72]	; (800164c <FOTA_CompareChecksum+0x84>)
 8001604:	2104      	movs	r1, #4
 8001606:	4618      	mov	r0, r3
 8001608:	f7ff fe22 	bl	8001250 <FLASHER_WriteAppArea>
 800160c:	e00e      	b.n	800162c <FOTA_CompareChecksum+0x64>
    } else {
        LOG_StrLn("NOT MATCH");
 800160e:	4810      	ldr	r0, [pc, #64]	; (8001650 <FOTA_CompareChecksum+0x88>)
 8001610:	f008 f91c 	bl	800984c <LOG_StrLn>
        LOG_Hex32(checksum);
 8001614:	68f8      	ldr	r0, [r7, #12]
 8001616:	f008 f8d7 	bl	80097c8 <LOG_Hex32>
        LOG_Str(" != ");
 800161a:	480e      	ldr	r0, [pc, #56]	; (8001654 <FOTA_CompareChecksum+0x8c>)
 800161c:	f008 f8fe 	bl	800981c <LOG_Str>
        LOG_Hex32(crc);
 8001620:	693b      	ldr	r3, [r7, #16]
 8001622:	4618      	mov	r0, r3
 8001624:	f008 f8d0 	bl	80097c8 <LOG_Hex32>
        LOG_Enter();
 8001628:	f008 f874 	bl	8009714 <LOG_Enter>
    }

    return (crc == checksum);
 800162c:	693b      	ldr	r3, [r7, #16]
 800162e:	68fa      	ldr	r2, [r7, #12]
 8001630:	429a      	cmp	r2, r3
 8001632:	bf0c      	ite	eq
 8001634:	2301      	moveq	r3, #1
 8001636:	2300      	movne	r3, #0
 8001638:	b2db      	uxtb	r3, r3
}
 800163a:	4618      	mov	r0, r3
 800163c:	3718      	adds	r7, #24
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	0800b038 	.word	0x0800b038
 8001648:	0800b04c 	.word	0x0800b04c
 800164c:	0007fff8 	.word	0x0007fff8
 8001650:	0800b054 	.word	0x0800b054
 8001654:	0800b060 	.word	0x0800b060

08001658 <FOTA_Reboot>:

void FOTA_Reboot(void) {
 8001658:	b580      	push	{r7, lr}
 800165a:	af00      	add	r7, sp, #0
    /* Clear backup area */
    FLASHER_EraseBkpArea();
 800165c:	f7ff fd9e 	bl	800119c <FLASHER_EraseBkpArea>
    /* Reset DFU flag */
    EEPROM_FlagDFU(EE_CMD_W, 0);
 8001660:	2100      	movs	r1, #0
 8001662:	2001      	movs	r0, #1
 8001664:	f008 f9c0 	bl	80099e8 <EEPROM_FlagDFU>

    HAL_NVIC_SystemReset();
 8001668:	f001 fcfd 	bl	8003066 <HAL_NVIC_SystemReset>
}
 800166c:	bf00      	nop
 800166e:	bd80      	pop	{r7, pc}

08001670 <FOTA_ValidImage>:

uint8_t FOTA_ValidImage(uint32_t address) {
 8001670:	b580      	push	{r7, lr}
 8001672:	b088      	sub	sp, #32
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
    uint32_t size, checksum = 0, crc = 0;
 8001678:	2300      	movs	r3, #0
 800167a:	617b      	str	r3, [r7, #20]
 800167c:	2300      	movs	r3, #0
 800167e:	613b      	str	r3, [r7, #16]
    uint8_t ret;
    uint8_t *ptr = (uint8_t*) address;
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	60fb      	str	r3, [r7, #12]

    /* Check beginning stack pointer */
    ret = IS_VALID_SP(APP_START_ADDR);
 8001684:	4b29      	ldr	r3, [pc, #164]	; (800172c <FOTA_ValidImage+0xbc>)
 8001686:	681a      	ldr	r2, [r3, #0]
 8001688:	4b29      	ldr	r3, [pc, #164]	; (8001730 <FOTA_ValidImage+0xc0>)
 800168a:	4013      	ands	r3, r2
 800168c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001690:	bf0c      	ite	eq
 8001692:	2301      	moveq	r3, #1
 8001694:	2300      	movne	r3, #0
 8001696:	b2db      	uxtb	r3, r3
 8001698:	76fb      	strb	r3, [r7, #27]

    /* Check the size */
    if (ret) {
 800169a:	7efb      	ldrb	r3, [r7, #27]
 800169c:	2b00      	cmp	r3, #0
 800169e:	d00e      	beq.n	80016be <FOTA_ValidImage+0x4e>
        /* Get the stored size information */
        size = *(uint32_t*) (address + SIZE_OFFSET);
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	f503 23ff 	add.w	r3, r3, #522240	; 0x7f800
 80016a6:	f203 73fc 	addw	r3, r3, #2044	; 0x7fc
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	61fb      	str	r3, [r7, #28]
        ret = (size < APP_MAX_SIZE );
 80016ae:	69fb      	ldr	r3, [r7, #28]
 80016b0:	4a20      	ldr	r2, [pc, #128]	; (8001734 <FOTA_ValidImage+0xc4>)
 80016b2:	4293      	cmp	r3, r2
 80016b4:	bf94      	ite	ls
 80016b6:	2301      	movls	r3, #1
 80016b8:	2300      	movhi	r3, #0
 80016ba:	b2db      	uxtb	r3, r3
 80016bc:	76fb      	strb	r3, [r7, #27]
    }

    /* Check the checksum */
    if (ret) {
 80016be:	7efb      	ldrb	r3, [r7, #27]
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d02d      	beq.n	8001720 <FOTA_ValidImage+0xb0>
        /* Get the stored checksum information */
        checksum = *(uint32_t*) (address + CHECKSUM_OFFSET);
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	f503 23ff 	add.w	r3, r3, #522240	; 0x7f800
 80016ca:	f503 63ff 	add.w	r3, r3, #2040	; 0x7f8
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	617b      	str	r3, [r7, #20]
        /* Calculate CRC */
        crc = CRC_Calculate8(ptr, size, 1);
 80016d2:	2201      	movs	r2, #1
 80016d4:	69f9      	ldr	r1, [r7, #28]
 80016d6:	68f8      	ldr	r0, [r7, #12]
 80016d8:	f007 ff0a 	bl	80094f0 <CRC_Calculate8>
 80016dc:	6138      	str	r0, [r7, #16]

        // Indicator
        LOG_Str("APP:Checksum = ");
 80016de:	4816      	ldr	r0, [pc, #88]	; (8001738 <FOTA_ValidImage+0xc8>)
 80016e0:	f008 f89c 	bl	800981c <LOG_Str>
        if (crc == checksum) {
 80016e4:	693a      	ldr	r2, [r7, #16]
 80016e6:	697b      	ldr	r3, [r7, #20]
 80016e8:	429a      	cmp	r2, r3
 80016ea:	d103      	bne.n	80016f4 <FOTA_ValidImage+0x84>
            LOG_StrLn("MATCH");
 80016ec:	4813      	ldr	r0, [pc, #76]	; (800173c <FOTA_ValidImage+0xcc>)
 80016ee:	f008 f8ad 	bl	800984c <LOG_StrLn>
 80016f2:	e00d      	b.n	8001710 <FOTA_ValidImage+0xa0>
        } else {
            LOG_StrLn("NOT MATCH");
 80016f4:	4812      	ldr	r0, [pc, #72]	; (8001740 <FOTA_ValidImage+0xd0>)
 80016f6:	f008 f8a9 	bl	800984c <LOG_StrLn>
            LOG_Hex32(checksum);
 80016fa:	6978      	ldr	r0, [r7, #20]
 80016fc:	f008 f864 	bl	80097c8 <LOG_Hex32>
            LOG_Str(" != ");
 8001700:	4810      	ldr	r0, [pc, #64]	; (8001744 <FOTA_ValidImage+0xd4>)
 8001702:	f008 f88b 	bl	800981c <LOG_Str>
            LOG_Hex32(crc);
 8001706:	6938      	ldr	r0, [r7, #16]
 8001708:	f008 f85e 	bl	80097c8 <LOG_Hex32>
            LOG_Enter();
 800170c:	f008 f802 	bl	8009714 <LOG_Enter>
        }

        ret = (checksum == crc);
 8001710:	697a      	ldr	r2, [r7, #20]
 8001712:	693b      	ldr	r3, [r7, #16]
 8001714:	429a      	cmp	r2, r3
 8001716:	bf0c      	ite	eq
 8001718:	2301      	moveq	r3, #1
 800171a:	2300      	movne	r3, #0
 800171c:	b2db      	uxtb	r3, r3
 800171e:	76fb      	strb	r3, [r7, #27]
    }

    return ret;
 8001720:	7efb      	ldrb	r3, [r7, #27]
}
 8001722:	4618      	mov	r0, r3
 8001724:	3720      	adds	r7, #32
 8001726:	46bd      	mov	sp, r7
 8001728:	bd80      	pop	{r7, pc}
 800172a:	bf00      	nop
 800172c:	08020000 	.word	0x08020000
 8001730:	2ffb0000 	.word	0x2ffb0000
 8001734:	0007ffff 	.word	0x0007ffff
 8001738:	0800b068 	.word	0x0800b068
 800173c:	0800b04c 	.word	0x0800b04c
 8001740:	0800b054 	.word	0x0800b054
 8001744:	0800b060 	.word	0x0800b060

08001748 <FOTA_InProgressDFU>:

uint8_t FOTA_InProgressDFU(void) {
 8001748:	b480      	push	{r7}
 800174a:	af00      	add	r7, sp, #0
    return IS_DFU_IN_PROGRESS(DFU_FLAG);
 800174c:	4b06      	ldr	r3, [pc, #24]	; (8001768 <FOTA_InProgressDFU+0x20>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	4a06      	ldr	r2, [pc, #24]	; (800176c <FOTA_InProgressDFU+0x24>)
 8001752:	4293      	cmp	r3, r2
 8001754:	bf0c      	ite	eq
 8001756:	2301      	moveq	r3, #1
 8001758:	2300      	movne	r3, #0
 800175a:	b2db      	uxtb	r3, r3
}
 800175c:	4618      	mov	r0, r3
 800175e:	46bd      	mov	sp, r7
 8001760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001764:	4770      	bx	lr
 8001766:	bf00      	nop
 8001768:	200002a4 	.word	0x200002a4
 800176c:	89abcdef 	.word	0x89abcdef

08001770 <FOTA_JumpToApplication>:

void FOTA_JumpToApplication(void) {
 8001770:	b580      	push	{r7, lr}
 8001772:	b084      	sub	sp, #16
 8001774:	af00      	add	r7, sp, #0
    uint32_t appStack, appEntry;

    /* Get stack & entry pointer */
    appStack = *(__IO uint32_t*) APP_START_ADDR;
 8001776:	4b13      	ldr	r3, [pc, #76]	; (80017c4 <FOTA_JumpToApplication+0x54>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	60fb      	str	r3, [r7, #12]
    appEntry = *(__IO uint32_t*) (APP_START_ADDR + 4);
 800177c:	4b12      	ldr	r3, [pc, #72]	; (80017c8 <FOTA_JumpToApplication+0x58>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	60bb      	str	r3, [r7, #8]

    /* Shutdown all peripherals */
    HAL_CRC_MspDeInit(&hcrc);
 8001782:	4812      	ldr	r0, [pc, #72]	; (80017cc <FOTA_JumpToApplication+0x5c>)
 8001784:	f000 fbe0 	bl	8001f48 <HAL_CRC_MspDeInit>
    HAL_I2C_MspDeInit(&hi2c2);
 8001788:	4811      	ldr	r0, [pc, #68]	; (80017d0 <FOTA_JumpToApplication+0x60>)
 800178a:	f000 fc51 	bl	8002030 <HAL_I2C_MspDeInit>
    HAL_UART_MspDeInit(&huart1);
 800178e:	4811      	ldr	r0, [pc, #68]	; (80017d4 <FOTA_JumpToApplication+0x64>)
 8001790:	f000 fcf0 	bl	8002174 <HAL_UART_MspDeInit>
    HAL_RCC_DeInit();
 8001794:	f004 f976 	bl	8005a84 <HAL_RCC_DeInit>
    HAL_DeInit();
 8001798:	f000 fdf0 	bl	800237c <HAL_DeInit>

    /* Reset systick */
    SysTick->CTRL = 0;
 800179c:	4b0e      	ldr	r3, [pc, #56]	; (80017d8 <FOTA_JumpToApplication+0x68>)
 800179e:	2200      	movs	r2, #0
 80017a0:	601a      	str	r2, [r3, #0]
    SysTick->LOAD = 0;
 80017a2:	4b0d      	ldr	r3, [pc, #52]	; (80017d8 <FOTA_JumpToApplication+0x68>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	605a      	str	r2, [r3, #4]
    SysTick->VAL = 0;
 80017a8:	4b0b      	ldr	r3, [pc, #44]	; (80017d8 <FOTA_JumpToApplication+0x68>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	609a      	str	r2, [r3, #8]
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	603b      	str	r3, [r7, #0]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 80017b2:	683b      	ldr	r3, [r7, #0]
 80017b4:	f383 8808 	msr	MSP, r3

    /* Set stack pointer */
    __set_MSP(appStack);

    /* Jump to user ResetHandler */
    void (*jump)(void) = (void (*)(void))(appEntry);
 80017b8:	68bb      	ldr	r3, [r7, #8]
 80017ba:	607b      	str	r3, [r7, #4]
    jump();
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	4798      	blx	r3

    /* Never reached */
    while (1)
 80017c0:	e7fe      	b.n	80017c0 <FOTA_JumpToApplication+0x50>
 80017c2:	bf00      	nop
 80017c4:	08020000 	.word	0x08020000
 80017c8:	08020004 	.word	0x08020004
 80017cc:	200002b0 	.word	0x200002b0
 80017d0:	200002b8 	.word	0x200002b8
 80017d4:	2000036c 	.word	0x2000036c
 80017d8:	e000e010 	.word	0xe000e010

080017dc <FOTA_Upgrade>:
        ;
}

SIMCOM_RESULT FOTA_Upgrade(void) {
 80017dc:	b580      	push	{r7, lr}
 80017de:	b082      	sub	sp, #8
 80017e0:	af00      	add	r7, sp, #0
    SIMCOM_RESULT p;
    uint32_t checksum;

    /* Set DFU */
    if (!FOTA_InProgressDFU()) {
 80017e2:	f7ff ffb1 	bl	8001748 <FOTA_InProgressDFU>
 80017e6:	4603      	mov	r3, r0
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d10b      	bne.n	8001804 <FOTA_Upgrade+0x28>
        EEPROM_FlagDFU(EE_CMD_W, DFU_IN_PROGRESS);
 80017ec:	4910      	ldr	r1, [pc, #64]	; (8001830 <FOTA_Upgrade+0x54>)
 80017ee:	2001      	movs	r0, #1
 80017f0:	f008 f8fa 	bl	80099e8 <EEPROM_FlagDFU>

        // Backup current application (if necessary)
        if (FOTA_ValidImage(APP_START_ADDR)) {
 80017f4:	480f      	ldr	r0, [pc, #60]	; (8001834 <FOTA_Upgrade+0x58>)
 80017f6:	f7ff ff3b 	bl	8001670 <FOTA_ValidImage>
 80017fa:	4603      	mov	r3, r0
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d001      	beq.n	8001804 <FOTA_Upgrade+0x28>
            FLASHER_BackupApp();
 8001800:	f7ff fd40 	bl	8001284 <FLASHER_BackupApp>
        }
    }
    /* Get the stored checksum information */
    checksum = *(uint32_t*) (BKP_START_ADDR + CHECKSUM_OFFSET);
 8001804:	4b0c      	ldr	r3, [pc, #48]	; (8001838 <FOTA_Upgrade+0x5c>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	607b      	str	r3, [r7, #4]

    /* Download image and install */
    p = Simcom_FOTA(checksum);
 800180a:	6878      	ldr	r0, [r7, #4]
 800180c:	f008 fb68 	bl	8009ee0 <Simcom_FOTA>
 8001810:	4603      	mov	r3, r0
 8001812:	70fb      	strb	r3, [r7, #3]

    // DFU flag reset
    if (p > 0) {
 8001814:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001818:	2b00      	cmp	r3, #0
 800181a:	dd03      	ble.n	8001824 <FOTA_Upgrade+0x48>
        EEPROM_FlagDFU(EE_CMD_W, 0);
 800181c:	2100      	movs	r1, #0
 800181e:	2001      	movs	r0, #1
 8001820:	f008 f8e2 	bl	80099e8 <EEPROM_FlagDFU>
    }

    return p;
 8001824:	f997 3003 	ldrsb.w	r3, [r7, #3]
}
 8001828:	4618      	mov	r0, r3
 800182a:	3708      	adds	r7, #8
 800182c:	46bd      	mov	sp, r7
 800182e:	bd80      	pop	{r7, pc}
 8001830:	89abcdef 	.word	0x89abcdef
 8001834:	08020000 	.word	0x08020000
 8001838:	0811fff8 	.word	0x0811fff8

0800183c <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	af00      	add	r7, sp, #0
    /* USER CODE END 1 */

    /* MCU Configuration--------------------------------------------------------*/

    /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
    HAL_Init();
 8001840:	f000 fd7a 	bl	8002338 <HAL_Init>
    /* USER CODE BEGIN Init */

    /* USER CODE END Init */

    /* Configure the system clock */
    SystemClock_Config();
 8001844:	f000 f8a6 	bl	8001994 <SystemClock_Config>
    /* USER CODE BEGIN SysInit */

    /* USER CODE END SysInit */

    /* Initialize all configured peripherals */
    MX_GPIO_Init();
 8001848:	f000 f9e2 	bl	8001c10 <MX_GPIO_Init>
    MX_DMA_Init();
 800184c:	f000 f9c0 	bl	8001bd0 <MX_DMA_Init>
    MX_CRC_Init();
 8001850:	f000 f940 	bl	8001ad4 <MX_CRC_Init>
    MX_CAN1_Init();
 8001854:	f000 f908 	bl	8001a68 <MX_CAN1_Init>
    MX_I2C2_Init();
 8001858:	f000 f950 	bl	8001afc <MX_I2C2_Init>
    MX_USART1_UART_Init();
 800185c:	f000 f98e 	bl	8001b7c <MX_USART1_UART_Init>
    /* USER CODE BEGIN 2 */
    SIMCOM_DMA_Init();
 8001860:	f006 fd64 	bl	800832c <SIMCOM_DMA_Init>
    EEPROM_Init();
 8001864:	f008 f86a 	bl	800993c <EEPROM_Init>
    CANBUS_Init();
 8001868:	f007 fdfe 	bl	8009468 <CANBUS_Init>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

    /* IAP flag has been set, initiate firmware download procedure */
    _LedWrite(1);
 800186c:	2001      	movs	r0, #1
 800186e:	f008 fdcb 	bl	800a408 <_LedWrite>
    if (*(uint32_t*) IAP_FLAG_ADDR == IAP_FLAG) {
 8001872:	4b3c      	ldr	r3, [pc, #240]	; (8001964 <main+0x128>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	4a3c      	ldr	r2, [pc, #240]	; (8001968 <main+0x12c>)
 8001878:	4293      	cmp	r3, r2
 800187a:	d127      	bne.n	80018cc <main+0x90>
        LOG_StrLn("IAP set, do FOTA.");
 800187c:	483b      	ldr	r0, [pc, #236]	; (800196c <main+0x130>)
 800187e:	f007 ffe5 	bl	800984c <LOG_StrLn>
        /* Everything went well, reset IAP flag & boot form new image */
        if (FOTA_Upgrade()) {
 8001882:	f7ff ffab 	bl	80017dc <FOTA_Upgrade>
 8001886:	4603      	mov	r3, r0
 8001888:	2b00      	cmp	r3, #0
 800188a:	d005      	beq.n	8001898 <main+0x5c>
            /* Reset IAP flag */
            *(uint32_t*) IAP_FLAG_ADDR = 0;
 800188c:	4b35      	ldr	r3, [pc, #212]	; (8001964 <main+0x128>)
 800188e:	2200      	movs	r2, #0
 8001890:	601a      	str	r2, [r3, #0]
            /* Take branching decision on next reboot */
            FOTA_Reboot();
 8001892:	f7ff fee1 	bl	8001658 <FOTA_Reboot>
 8001896:	e013      	b.n	80018c0 <main+0x84>
        }
        /* DFU failed, retry until exhausted. */
        else {
            LOG_Str("IAP failed, retry quota = ");
 8001898:	4835      	ldr	r0, [pc, #212]	; (8001970 <main+0x134>)
 800189a:	f007 ffbf 	bl	800981c <LOG_Str>
            LOG_Int(*(uint32_t*) IAP_RETRY_ADDR);
 800189e:	4b35      	ldr	r3, [pc, #212]	; (8001974 <main+0x138>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	4618      	mov	r0, r3
 80018a4:	f007 ff42 	bl	800972c <LOG_Int>
            LOG_Enter();
 80018a8:	f007 ff34 	bl	8009714 <LOG_Enter>

            /* Decrement IAP retry until exhausted */
            if (*(uint32_t*) IAP_RETRY_ADDR) {
 80018ac:	4b31      	ldr	r3, [pc, #196]	; (8001974 <main+0x138>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d005      	beq.n	80018c0 <main+0x84>
                (*(uint32_t*) IAP_RETRY_ADDR)--;
 80018b4:	4b2f      	ldr	r3, [pc, #188]	; (8001974 <main+0x138>)
 80018b6:	681a      	ldr	r2, [r3, #0]
 80018b8:	3a01      	subs	r2, #1
 80018ba:	601a      	str	r2, [r3, #0]
                HAL_NVIC_SystemReset();
 80018bc:	f001 fbd3 	bl	8003066 <HAL_NVIC_SystemReset>
            }
        }
        /* IAP flag is still set, and we ran out of retries */
        /* Reset IAP flag */
        *(uint32_t*) IAP_FLAG_ADDR = 0;
 80018c0:	4b28      	ldr	r3, [pc, #160]	; (8001964 <main+0x128>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	601a      	str	r2, [r3, #0]
        HAL_NVIC_SystemReset();
 80018c6:	f001 fbce 	bl	8003066 <HAL_NVIC_SystemReset>
 80018ca:	e048      	b.n	800195e <main+0x122>
    }
    /* Jump to application if it exist and DFU finished */
    else if (FOTA_ValidImage(APP_START_ADDR) && !FOTA_InProgressDFU()) {
 80018cc:	482a      	ldr	r0, [pc, #168]	; (8001978 <main+0x13c>)
 80018ce:	f7ff fecf 	bl	8001670 <FOTA_ValidImage>
 80018d2:	4603      	mov	r3, r0
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d00a      	beq.n	80018ee <main+0xb2>
 80018d8:	f7ff ff36 	bl	8001748 <FOTA_InProgressDFU>
 80018dc:	4603      	mov	r3, r0
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d105      	bne.n	80018ee <main+0xb2>
        LOG_StrLn("Jump to application.");
 80018e2:	4826      	ldr	r0, [pc, #152]	; (800197c <main+0x140>)
 80018e4:	f007 ffb2 	bl	800984c <LOG_StrLn>
        /* Jump sequence */
        FOTA_JumpToApplication();
 80018e8:	f7ff ff42 	bl	8001770 <FOTA_JumpToApplication>
 80018ec:	e037      	b.n	800195e <main+0x122>
    }
    /* Power reset during DFU, try once more */
    else if (FOTA_InProgressDFU()) {
 80018ee:	f7ff ff2b 	bl	8001748 <FOTA_InProgressDFU>
 80018f2:	4603      	mov	r3, r0
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d012      	beq.n	800191e <main+0xe2>
        LOG_StrLn("DFU set, do FOTA once more.");
 80018f8:	4821      	ldr	r0, [pc, #132]	; (8001980 <main+0x144>)
 80018fa:	f007 ffa7 	bl	800984c <LOG_StrLn>
        /* Everything went well, boot form new image */
        if (FOTA_Upgrade()) {
 80018fe:	f7ff ff6d 	bl	80017dc <FOTA_Upgrade>
 8001902:	4603      	mov	r3, r0
 8001904:	2b00      	cmp	r3, #0
 8001906:	d001      	beq.n	800190c <main+0xd0>
            /* Take branching decision on next reboot */
            FOTA_Reboot();
 8001908:	f7ff fea6 	bl	8001658 <FOTA_Reboot>
        }
        /* Erase partially programmed application area */
        FLASHER_EraseAppArea();
 800190c:	f7ff fc66 	bl	80011dc <FLASHER_EraseAppArea>
        /* Reset DFU flag */
        EEPROM_FlagDFU(EE_CMD_W, 0);
 8001910:	2100      	movs	r1, #0
 8001912:	2001      	movs	r0, #1
 8001914:	f008 f868 	bl	80099e8 <EEPROM_FlagDFU>
        HAL_NVIC_SystemReset();
 8001918:	f001 fba5 	bl	8003066 <HAL_NVIC_SystemReset>
 800191c:	e01f      	b.n	800195e <main+0x122>
    }
    /* Try to restore the backup */
    else {
        /* Check is the backup image valid */
        if (FOTA_ValidImage(BKP_START_ADDR)) {
 800191e:	4819      	ldr	r0, [pc, #100]	; (8001984 <main+0x148>)
 8001920:	f7ff fea6 	bl	8001670 <FOTA_ValidImage>
 8001924:	4603      	mov	r3, r0
 8001926:	2b00      	cmp	r3, #0
 8001928:	d00a      	beq.n	8001940 <main+0x104>
            LOG_StrLn("Has backed-up image, rollback.");
 800192a:	4817      	ldr	r0, [pc, #92]	; (8001988 <main+0x14c>)
 800192c:	f007 ff8e 	bl	800984c <LOG_StrLn>
            /* Restore back old image to application area */
            if (FLASHER_RestoreApp()) {
 8001930:	f7ff fcc4 	bl	80012bc <FLASHER_RestoreApp>
 8001934:	4603      	mov	r3, r0
 8001936:	2b00      	cmp	r3, #0
 8001938:	d00c      	beq.n	8001954 <main+0x118>
                /* Take branching decision on next reboot */
                FOTA_Reboot();
 800193a:	f7ff fe8d 	bl	8001658 <FOTA_Reboot>
 800193e:	e009      	b.n	8001954 <main+0x118>
            }
        } else {
            LOG_StrLn("No image at all, do FOTA.");
 8001940:	4812      	ldr	r0, [pc, #72]	; (800198c <main+0x150>)
 8001942:	f007 ff83 	bl	800984c <LOG_StrLn>
            /* Download new firmware for the first time */
            if (FOTA_Upgrade()) {
 8001946:	f7ff ff49 	bl	80017dc <FOTA_Upgrade>
 800194a:	4603      	mov	r3, r0
 800194c:	2b00      	cmp	r3, #0
 800194e:	d001      	beq.n	8001954 <main+0x118>
                /* Take branching decision on next reboot */
                FOTA_Reboot();
 8001950:	f7ff fe82 	bl	8001658 <FOTA_Reboot>
            }
        }
        HAL_NVIC_SystemReset();
 8001954:	f001 fb87 	bl	8003066 <HAL_NVIC_SystemReset>
        /* Failure indicator */
        _Error("Boot-loader failure!!");
 8001958:	480d      	ldr	r0, [pc, #52]	; (8001990 <main+0x154>)
 800195a:	f008 fd73 	bl	800a444 <_Error>
 800195e:	2300      	movs	r3, #0
    }
    /* USER CODE END 3 */
}
 8001960:	4618      	mov	r0, r3
 8001962:	bd80      	pop	{r7, pc}
 8001964:	2004fffc 	.word	0x2004fffc
 8001968:	aabbccdd 	.word	0xaabbccdd
 800196c:	0800b078 	.word	0x0800b078
 8001970:	0800b08c 	.word	0x0800b08c
 8001974:	2004fff8 	.word	0x2004fff8
 8001978:	08020000 	.word	0x08020000
 800197c:	0800b0a8 	.word	0x0800b0a8
 8001980:	0800b0c0 	.word	0x0800b0c0
 8001984:	080a0000 	.word	0x080a0000
 8001988:	0800b0dc 	.word	0x0800b0dc
 800198c:	0800b0fc 	.word	0x0800b0fc
 8001990:	0800b118 	.word	0x0800b118

08001994 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b094      	sub	sp, #80	; 0x50
 8001998:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800199a:	f107 031c 	add.w	r3, r7, #28
 800199e:	2234      	movs	r2, #52	; 0x34
 80019a0:	2100      	movs	r1, #0
 80019a2:	4618      	mov	r0, r3
 80019a4:	f008 fdc2 	bl	800a52c <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80019a8:	f107 0308 	add.w	r3, r7, #8
 80019ac:	2200      	movs	r2, #0
 80019ae:	601a      	str	r2, [r3, #0]
 80019b0:	605a      	str	r2, [r3, #4]
 80019b2:	609a      	str	r2, [r3, #8]
 80019b4:	60da      	str	r2, [r3, #12]
 80019b6:	611a      	str	r2, [r3, #16]

    /** Configure the main internal regulator output voltage
     */
    __HAL_RCC_PWR_CLK_ENABLE();
 80019b8:	2300      	movs	r3, #0
 80019ba:	607b      	str	r3, [r7, #4]
 80019bc:	4b28      	ldr	r3, [pc, #160]	; (8001a60 <SystemClock_Config+0xcc>)
 80019be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019c0:	4a27      	ldr	r2, [pc, #156]	; (8001a60 <SystemClock_Config+0xcc>)
 80019c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019c6:	6413      	str	r3, [r2, #64]	; 0x40
 80019c8:	4b25      	ldr	r3, [pc, #148]	; (8001a60 <SystemClock_Config+0xcc>)
 80019ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019d0:	607b      	str	r3, [r7, #4]
 80019d2:	687b      	ldr	r3, [r7, #4]
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80019d4:	2300      	movs	r3, #0
 80019d6:	603b      	str	r3, [r7, #0]
 80019d8:	4b22      	ldr	r3, [pc, #136]	; (8001a64 <SystemClock_Config+0xd0>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	4a21      	ldr	r2, [pc, #132]	; (8001a64 <SystemClock_Config+0xd0>)
 80019de:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80019e2:	6013      	str	r3, [r2, #0]
 80019e4:	4b1f      	ldr	r3, [pc, #124]	; (8001a64 <SystemClock_Config+0xd0>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80019ec:	603b      	str	r3, [r7, #0]
 80019ee:	683b      	ldr	r3, [r7, #0]
    /** Initializes the CPU, AHB and APB busses clocks
     */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80019f0:	2301      	movs	r3, #1
 80019f2:	61fb      	str	r3, [r7, #28]
    RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80019f4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80019f8:	623b      	str	r3, [r7, #32]
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019fa:	2302      	movs	r3, #2
 80019fc:	637b      	str	r3, [r7, #52]	; 0x34
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80019fe:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001a02:	63bb      	str	r3, [r7, #56]	; 0x38
    RCC_OscInitStruct.PLL.PLLM = 4;
 8001a04:	2304      	movs	r3, #4
 8001a06:	63fb      	str	r3, [r7, #60]	; 0x3c
    RCC_OscInitStruct.PLL.PLLN = 100;
 8001a08:	2364      	movs	r3, #100	; 0x64
 8001a0a:	643b      	str	r3, [r7, #64]	; 0x40
    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a0c:	2302      	movs	r3, #2
 8001a0e:	647b      	str	r3, [r7, #68]	; 0x44
    RCC_OscInitStruct.PLL.PLLQ = 2;
 8001a10:	2302      	movs	r3, #2
 8001a12:	64bb      	str	r3, [r7, #72]	; 0x48
    RCC_OscInitStruct.PLL.PLLR = 2;
 8001a14:	2302      	movs	r3, #2
 8001a16:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a18:	f107 031c 	add.w	r3, r7, #28
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f004 f8fd 	bl	8005c1c <HAL_RCC_OscConfig>
 8001a22:	4603      	mov	r3, r0
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d001      	beq.n	8001a2c <SystemClock_Config+0x98>
            {
        Error_Handler();
 8001a28:	f000 f9ec 	bl	8001e04 <Error_Handler>
    }
    /** Initializes the CPU, AHB and APB busses clocks
     */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001a2c:	230f      	movs	r3, #15
 8001a2e:	60bb      	str	r3, [r7, #8]
            | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a30:	2302      	movs	r3, #2
 8001a32:	60fb      	str	r3, [r7, #12]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a34:	2300      	movs	r3, #0
 8001a36:	613b      	str	r3, [r7, #16]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a38:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a3c:	617b      	str	r3, [r7, #20]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	61bb      	str	r3, [r7, #24]

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001a42:	f107 0308 	add.w	r3, r7, #8
 8001a46:	2103      	movs	r1, #3
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f003 fe29 	bl	80056a0 <HAL_RCC_ClockConfig>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d001      	beq.n	8001a58 <SystemClock_Config+0xc4>
            {
        Error_Handler();
 8001a54:	f000 f9d6 	bl	8001e04 <Error_Handler>
    }
}
 8001a58:	bf00      	nop
 8001a5a:	3750      	adds	r7, #80	; 0x50
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bd80      	pop	{r7, pc}
 8001a60:	40023800 	.word	0x40023800
 8001a64:	40007000 	.word	0x40007000

08001a68 <MX_CAN1_Init>:
 * @brief CAN1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_CAN1_Init(void)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	af00      	add	r7, sp, #0
    /* USER CODE END CAN1_Init 0 */

    /* USER CODE BEGIN CAN1_Init 1 */

    /* USER CODE END CAN1_Init 1 */
    hcan1.Instance = CAN1;
 8001a6c:	4b17      	ldr	r3, [pc, #92]	; (8001acc <MX_CAN1_Init+0x64>)
 8001a6e:	4a18      	ldr	r2, [pc, #96]	; (8001ad0 <MX_CAN1_Init+0x68>)
 8001a70:	601a      	str	r2, [r3, #0]
    hcan1.Init.Prescaler = 10;
 8001a72:	4b16      	ldr	r3, [pc, #88]	; (8001acc <MX_CAN1_Init+0x64>)
 8001a74:	220a      	movs	r2, #10
 8001a76:	605a      	str	r2, [r3, #4]
    hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001a78:	4b14      	ldr	r3, [pc, #80]	; (8001acc <MX_CAN1_Init+0x64>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	609a      	str	r2, [r3, #8]
    hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001a7e:	4b13      	ldr	r3, [pc, #76]	; (8001acc <MX_CAN1_Init+0x64>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	60da      	str	r2, [r3, #12]
    hcan1.Init.TimeSeg1 = CAN_BS1_8TQ;
 8001a84:	4b11      	ldr	r3, [pc, #68]	; (8001acc <MX_CAN1_Init+0x64>)
 8001a86:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8001a8a:	611a      	str	r2, [r3, #16]
    hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001a8c:	4b0f      	ldr	r3, [pc, #60]	; (8001acc <MX_CAN1_Init+0x64>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	615a      	str	r2, [r3, #20]
    hcan1.Init.TimeTriggeredMode = DISABLE;
 8001a92:	4b0e      	ldr	r3, [pc, #56]	; (8001acc <MX_CAN1_Init+0x64>)
 8001a94:	2200      	movs	r2, #0
 8001a96:	761a      	strb	r2, [r3, #24]
    hcan1.Init.AutoBusOff = ENABLE;
 8001a98:	4b0c      	ldr	r3, [pc, #48]	; (8001acc <MX_CAN1_Init+0x64>)
 8001a9a:	2201      	movs	r2, #1
 8001a9c:	765a      	strb	r2, [r3, #25]
    hcan1.Init.AutoWakeUp = DISABLE;
 8001a9e:	4b0b      	ldr	r3, [pc, #44]	; (8001acc <MX_CAN1_Init+0x64>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	769a      	strb	r2, [r3, #26]
    hcan1.Init.AutoRetransmission = DISABLE;
 8001aa4:	4b09      	ldr	r3, [pc, #36]	; (8001acc <MX_CAN1_Init+0x64>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	76da      	strb	r2, [r3, #27]
    hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001aaa:	4b08      	ldr	r3, [pc, #32]	; (8001acc <MX_CAN1_Init+0x64>)
 8001aac:	2200      	movs	r2, #0
 8001aae:	771a      	strb	r2, [r3, #28]
    hcan1.Init.TransmitFifoPriority = DISABLE;
 8001ab0:	4b06      	ldr	r3, [pc, #24]	; (8001acc <MX_CAN1_Init+0x64>)
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	775a      	strb	r2, [r3, #29]
    if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001ab6:	4805      	ldr	r0, [pc, #20]	; (8001acc <MX_CAN1_Init+0x64>)
 8001ab8:	f000 fd06 	bl	80024c8 <HAL_CAN_Init>
 8001abc:	4603      	mov	r3, r0
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d001      	beq.n	8001ac6 <MX_CAN1_Init+0x5e>
            {
        Error_Handler();
 8001ac2:	f000 f99f 	bl	8001e04 <Error_Handler>
    }
    /* USER CODE BEGIN CAN1_Init 2 */

    /* USER CODE END CAN1_Init 2 */

}
 8001ac6:	bf00      	nop
 8001ac8:	bd80      	pop	{r7, pc}
 8001aca:	bf00      	nop
 8001acc:	200003ac 	.word	0x200003ac
 8001ad0:	40006400 	.word	0x40006400

08001ad4 <MX_CRC_Init>:
 * @brief CRC Initialization Function
 * @param None
 * @retval None
 */
static void MX_CRC_Init(void)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	af00      	add	r7, sp, #0
    /* USER CODE END CRC_Init 0 */

    /* USER CODE BEGIN CRC_Init 1 */

    /* USER CODE END CRC_Init 1 */
    hcrc.Instance = CRC;
 8001ad8:	4b06      	ldr	r3, [pc, #24]	; (8001af4 <MX_CRC_Init+0x20>)
 8001ada:	4a07      	ldr	r2, [pc, #28]	; (8001af8 <MX_CRC_Init+0x24>)
 8001adc:	601a      	str	r2, [r3, #0]
    if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8001ade:	4805      	ldr	r0, [pc, #20]	; (8001af4 <MX_CRC_Init+0x20>)
 8001ae0:	f001 fad1 	bl	8003086 <HAL_CRC_Init>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d001      	beq.n	8001aee <MX_CRC_Init+0x1a>
            {
        Error_Handler();
 8001aea:	f000 f98b 	bl	8001e04 <Error_Handler>
    }
    /* USER CODE BEGIN CRC_Init 2 */

    /* USER CODE END CRC_Init 2 */

}
 8001aee:	bf00      	nop
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	200002b0 	.word	0x200002b0
 8001af8:	40023000 	.word	0x40023000

08001afc <MX_I2C2_Init>:
 * @brief I2C2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C2_Init(void)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	af00      	add	r7, sp, #0
    /* USER CODE END I2C2_Init 0 */

    /* USER CODE BEGIN I2C2_Init 1 */

    /* USER CODE END I2C2_Init 1 */
    hi2c2.Instance = I2C2;
 8001b00:	4b1b      	ldr	r3, [pc, #108]	; (8001b70 <MX_I2C2_Init+0x74>)
 8001b02:	4a1c      	ldr	r2, [pc, #112]	; (8001b74 <MX_I2C2_Init+0x78>)
 8001b04:	601a      	str	r2, [r3, #0]
    hi2c2.Init.ClockSpeed = 100000;
 8001b06:	4b1a      	ldr	r3, [pc, #104]	; (8001b70 <MX_I2C2_Init+0x74>)
 8001b08:	4a1b      	ldr	r2, [pc, #108]	; (8001b78 <MX_I2C2_Init+0x7c>)
 8001b0a:	605a      	str	r2, [r3, #4]
    hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001b0c:	4b18      	ldr	r3, [pc, #96]	; (8001b70 <MX_I2C2_Init+0x74>)
 8001b0e:	2200      	movs	r2, #0
 8001b10:	609a      	str	r2, [r3, #8]
    hi2c2.Init.OwnAddress1 = 0;
 8001b12:	4b17      	ldr	r3, [pc, #92]	; (8001b70 <MX_I2C2_Init+0x74>)
 8001b14:	2200      	movs	r2, #0
 8001b16:	60da      	str	r2, [r3, #12]
    hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001b18:	4b15      	ldr	r3, [pc, #84]	; (8001b70 <MX_I2C2_Init+0x74>)
 8001b1a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001b1e:	611a      	str	r2, [r3, #16]
    hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001b20:	4b13      	ldr	r3, [pc, #76]	; (8001b70 <MX_I2C2_Init+0x74>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	615a      	str	r2, [r3, #20]
    hi2c2.Init.OwnAddress2 = 0;
 8001b26:	4b12      	ldr	r3, [pc, #72]	; (8001b70 <MX_I2C2_Init+0x74>)
 8001b28:	2200      	movs	r2, #0
 8001b2a:	619a      	str	r2, [r3, #24]
    hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001b2c:	4b10      	ldr	r3, [pc, #64]	; (8001b70 <MX_I2C2_Init+0x74>)
 8001b2e:	2200      	movs	r2, #0
 8001b30:	61da      	str	r2, [r3, #28]
    hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001b32:	4b0f      	ldr	r3, [pc, #60]	; (8001b70 <MX_I2C2_Init+0x74>)
 8001b34:	2200      	movs	r2, #0
 8001b36:	621a      	str	r2, [r3, #32]
    if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001b38:	480d      	ldr	r0, [pc, #52]	; (8001b70 <MX_I2C2_Init+0x74>)
 8001b3a:	f002 fc59 	bl	80043f0 <HAL_I2C_Init>
 8001b3e:	4603      	mov	r3, r0
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d001      	beq.n	8001b48 <MX_I2C2_Init+0x4c>
            {
        Error_Handler();
 8001b44:	f000 f95e 	bl	8001e04 <Error_Handler>
    }
    /** Configure Analogue filter
     */
    if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001b48:	2100      	movs	r1, #0
 8001b4a:	4809      	ldr	r0, [pc, #36]	; (8001b70 <MX_I2C2_Init+0x74>)
 8001b4c:	f003 fd2d 	bl	80055aa <HAL_I2CEx_ConfigAnalogFilter>
 8001b50:	4603      	mov	r3, r0
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d001      	beq.n	8001b5a <MX_I2C2_Init+0x5e>
            {
        Error_Handler();
 8001b56:	f000 f955 	bl	8001e04 <Error_Handler>
    }
    /** Configure Digital filter
     */
    if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001b5a:	2100      	movs	r1, #0
 8001b5c:	4804      	ldr	r0, [pc, #16]	; (8001b70 <MX_I2C2_Init+0x74>)
 8001b5e:	f003 fd60 	bl	8005622 <HAL_I2CEx_ConfigDigitalFilter>
 8001b62:	4603      	mov	r3, r0
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d001      	beq.n	8001b6c <MX_I2C2_Init+0x70>
            {
        Error_Handler();
 8001b68:	f000 f94c 	bl	8001e04 <Error_Handler>
    }
    /* USER CODE BEGIN I2C2_Init 2 */

    /* USER CODE END I2C2_Init 2 */

}
 8001b6c:	bf00      	nop
 8001b6e:	bd80      	pop	{r7, pc}
 8001b70:	200002b8 	.word	0x200002b8
 8001b74:	40005800 	.word	0x40005800
 8001b78:	000186a0 	.word	0x000186a0

08001b7c <MX_USART1_UART_Init>:
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	af00      	add	r7, sp, #0
    /* USER CODE END USART1_Init 0 */

    /* USER CODE BEGIN USART1_Init 1 */

    /* USER CODE END USART1_Init 1 */
    huart1.Instance = USART1;
 8001b80:	4b11      	ldr	r3, [pc, #68]	; (8001bc8 <MX_USART1_UART_Init+0x4c>)
 8001b82:	4a12      	ldr	r2, [pc, #72]	; (8001bcc <MX_USART1_UART_Init+0x50>)
 8001b84:	601a      	str	r2, [r3, #0]
    huart1.Init.BaudRate = 115200;
 8001b86:	4b10      	ldr	r3, [pc, #64]	; (8001bc8 <MX_USART1_UART_Init+0x4c>)
 8001b88:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001b8c:	605a      	str	r2, [r3, #4]
    huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001b8e:	4b0e      	ldr	r3, [pc, #56]	; (8001bc8 <MX_USART1_UART_Init+0x4c>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	609a      	str	r2, [r3, #8]
    huart1.Init.StopBits = UART_STOPBITS_1;
 8001b94:	4b0c      	ldr	r3, [pc, #48]	; (8001bc8 <MX_USART1_UART_Init+0x4c>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	60da      	str	r2, [r3, #12]
    huart1.Init.Parity = UART_PARITY_NONE;
 8001b9a:	4b0b      	ldr	r3, [pc, #44]	; (8001bc8 <MX_USART1_UART_Init+0x4c>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	611a      	str	r2, [r3, #16]
    huart1.Init.Mode = UART_MODE_TX_RX;
 8001ba0:	4b09      	ldr	r3, [pc, #36]	; (8001bc8 <MX_USART1_UART_Init+0x4c>)
 8001ba2:	220c      	movs	r2, #12
 8001ba4:	615a      	str	r2, [r3, #20]
    huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ba6:	4b08      	ldr	r3, [pc, #32]	; (8001bc8 <MX_USART1_UART_Init+0x4c>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	619a      	str	r2, [r3, #24]
    huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bac:	4b06      	ldr	r3, [pc, #24]	; (8001bc8 <MX_USART1_UART_Init+0x4c>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	61da      	str	r2, [r3, #28]
    if (HAL_UART_Init(&huart1) != HAL_OK)
 8001bb2:	4805      	ldr	r0, [pc, #20]	; (8001bc8 <MX_USART1_UART_Init+0x4c>)
 8001bb4:	f004 fa74 	bl	80060a0 <HAL_UART_Init>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d001      	beq.n	8001bc2 <MX_USART1_UART_Init+0x46>
            {
        Error_Handler();
 8001bbe:	f000 f921 	bl	8001e04 <Error_Handler>
    }
    /* USER CODE BEGIN USART1_Init 2 */

    /* USER CODE END USART1_Init 2 */

}
 8001bc2:	bf00      	nop
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	bf00      	nop
 8001bc8:	2000036c 	.word	0x2000036c
 8001bcc:	40011000 	.word	0x40011000

08001bd0 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b082      	sub	sp, #8
 8001bd4:	af00      	add	r7, sp, #0

    /* DMA controller clock enable */
    __HAL_RCC_DMA2_CLK_ENABLE();
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	607b      	str	r3, [r7, #4]
 8001bda:	4b0c      	ldr	r3, [pc, #48]	; (8001c0c <MX_DMA_Init+0x3c>)
 8001bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bde:	4a0b      	ldr	r2, [pc, #44]	; (8001c0c <MX_DMA_Init+0x3c>)
 8001be0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001be4:	6313      	str	r3, [r2, #48]	; 0x30
 8001be6:	4b09      	ldr	r3, [pc, #36]	; (8001c0c <MX_DMA_Init+0x3c>)
 8001be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001bee:	607b      	str	r3, [r7, #4]
 8001bf0:	687b      	ldr	r3, [r7, #4]

    /* DMA interrupt init */
    /* DMA2_Stream2_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	2100      	movs	r1, #0
 8001bf6:	203a      	movs	r0, #58	; 0x3a
 8001bf8:	f001 f9fd 	bl	8002ff6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001bfc:	203a      	movs	r0, #58	; 0x3a
 8001bfe:	f001 fa16 	bl	800302e <HAL_NVIC_EnableIRQ>

}
 8001c02:	bf00      	nop
 8001c04:	3708      	adds	r7, #8
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	40023800 	.word	0x40023800

08001c10 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b08c      	sub	sp, #48	; 0x30
 8001c14:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001c16:	f107 031c 	add.w	r3, r7, #28
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	601a      	str	r2, [r3, #0]
 8001c1e:	605a      	str	r2, [r3, #4]
 8001c20:	609a      	str	r2, [r3, #8]
 8001c22:	60da      	str	r2, [r3, #12]
 8001c24:	611a      	str	r2, [r3, #16]

    /* GPIO Ports Clock Enable */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001c26:	2300      	movs	r3, #0
 8001c28:	61bb      	str	r3, [r7, #24]
 8001c2a:	4b70      	ldr	r3, [pc, #448]	; (8001dec <MX_GPIO_Init+0x1dc>)
 8001c2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c2e:	4a6f      	ldr	r2, [pc, #444]	; (8001dec <MX_GPIO_Init+0x1dc>)
 8001c30:	f043 0310 	orr.w	r3, r3, #16
 8001c34:	6313      	str	r3, [r2, #48]	; 0x30
 8001c36:	4b6d      	ldr	r3, [pc, #436]	; (8001dec <MX_GPIO_Init+0x1dc>)
 8001c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c3a:	f003 0310 	and.w	r3, r3, #16
 8001c3e:	61bb      	str	r3, [r7, #24]
 8001c40:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c42:	2300      	movs	r3, #0
 8001c44:	617b      	str	r3, [r7, #20]
 8001c46:	4b69      	ldr	r3, [pc, #420]	; (8001dec <MX_GPIO_Init+0x1dc>)
 8001c48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c4a:	4a68      	ldr	r2, [pc, #416]	; (8001dec <MX_GPIO_Init+0x1dc>)
 8001c4c:	f043 0304 	orr.w	r3, r3, #4
 8001c50:	6313      	str	r3, [r2, #48]	; 0x30
 8001c52:	4b66      	ldr	r3, [pc, #408]	; (8001dec <MX_GPIO_Init+0x1dc>)
 8001c54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c56:	f003 0304 	and.w	r3, r3, #4
 8001c5a:	617b      	str	r3, [r7, #20]
 8001c5c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001c5e:	2300      	movs	r3, #0
 8001c60:	613b      	str	r3, [r7, #16]
 8001c62:	4b62      	ldr	r3, [pc, #392]	; (8001dec <MX_GPIO_Init+0x1dc>)
 8001c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c66:	4a61      	ldr	r2, [pc, #388]	; (8001dec <MX_GPIO_Init+0x1dc>)
 8001c68:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001c6c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c6e:	4b5f      	ldr	r3, [pc, #380]	; (8001dec <MX_GPIO_Init+0x1dc>)
 8001c70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c76:	613b      	str	r3, [r7, #16]
 8001c78:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	60fb      	str	r3, [r7, #12]
 8001c7e:	4b5b      	ldr	r3, [pc, #364]	; (8001dec <MX_GPIO_Init+0x1dc>)
 8001c80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c82:	4a5a      	ldr	r2, [pc, #360]	; (8001dec <MX_GPIO_Init+0x1dc>)
 8001c84:	f043 0301 	orr.w	r3, r3, #1
 8001c88:	6313      	str	r3, [r2, #48]	; 0x30
 8001c8a:	4b58      	ldr	r3, [pc, #352]	; (8001dec <MX_GPIO_Init+0x1dc>)
 8001c8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c8e:	f003 0301 	and.w	r3, r3, #1
 8001c92:	60fb      	str	r3, [r7, #12]
 8001c94:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c96:	2300      	movs	r3, #0
 8001c98:	60bb      	str	r3, [r7, #8]
 8001c9a:	4b54      	ldr	r3, [pc, #336]	; (8001dec <MX_GPIO_Init+0x1dc>)
 8001c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c9e:	4a53      	ldr	r2, [pc, #332]	; (8001dec <MX_GPIO_Init+0x1dc>)
 8001ca0:	f043 0302 	orr.w	r3, r3, #2
 8001ca4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ca6:	4b51      	ldr	r3, [pc, #324]	; (8001dec <MX_GPIO_Init+0x1dc>)
 8001ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001caa:	f003 0302 	and.w	r3, r3, #2
 8001cae:	60bb      	str	r3, [r7, #8]
 8001cb0:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	607b      	str	r3, [r7, #4]
 8001cb6:	4b4d      	ldr	r3, [pc, #308]	; (8001dec <MX_GPIO_Init+0x1dc>)
 8001cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cba:	4a4c      	ldr	r2, [pc, #304]	; (8001dec <MX_GPIO_Init+0x1dc>)
 8001cbc:	f043 0308 	orr.w	r3, r3, #8
 8001cc0:	6313      	str	r3, [r2, #48]	; 0x30
 8001cc2:	4b4a      	ldr	r3, [pc, #296]	; (8001dec <MX_GPIO_Init+0x1dc>)
 8001cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cc6:	f003 0308 	and.w	r3, r3, #8
 8001cca:	607b      	str	r3, [r7, #4]
 8001ccc:	687b      	ldr	r3, [r7, #4]

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(INT_NET_PWR_GPIO_Port, INT_NET_PWR_Pin, GPIO_PIN_RESET);
 8001cce:	2200      	movs	r2, #0
 8001cd0:	2101      	movs	r1, #1
 8001cd2:	4847      	ldr	r0, [pc, #284]	; (8001df0 <MX_GPIO_Init+0x1e0>)
 8001cd4:	f002 fb58 	bl	8004388 <HAL_GPIO_WritePin>

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOB, INT_NET_RST_Pin | INT_NET_DTR_Pin, GPIO_PIN_RESET);
 8001cd8:	2200      	movs	r2, #0
 8001cda:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 8001cde:	4845      	ldr	r0, [pc, #276]	; (8001df4 <MX_GPIO_Init+0x1e4>)
 8001ce0:	f002 fb52 	bl	8004388 <HAL_GPIO_WritePin>

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(SYS_LED_GPIO_Port, SYS_LED_Pin, GPIO_PIN_RESET);
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001cea:	4843      	ldr	r0, [pc, #268]	; (8001df8 <MX_GPIO_Init+0x1e8>)
 8001cec:	f002 fb4c 	bl	8004388 <HAL_GPIO_WritePin>

    /*Configure GPIO pins : PE2 PE3 PE4 PE5
     PE6 PE7 PE8 PE9
     PE10 PE11 PE12 PE13
     PE14 PE15 PE0 PE1 */
    GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5
 8001cf0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001cf4:	61fb      	str	r3, [r7, #28]
            | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9
            | GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13
            | GPIO_PIN_14 | GPIO_PIN_15 | GPIO_PIN_0 | GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001cf6:	2303      	movs	r3, #3
 8001cf8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001cfe:	f107 031c 	add.w	r3, r7, #28
 8001d02:	4619      	mov	r1, r3
 8001d04:	483d      	ldr	r0, [pc, #244]	; (8001dfc <MX_GPIO_Init+0x1ec>)
 8001d06:	f002 f8bb 	bl	8003e80 <HAL_GPIO_Init>

    /*Configure GPIO pins : PC13 PC14 PC15 PC1
     PC2 PC3 PC4 PC5
     PC6 PC7 PC8 PC9
     PC10 PC11 PC12 */
    GPIO_InitStruct.Pin = GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15 | GPIO_PIN_1
 8001d0a:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8001d0e:	61fb      	str	r3, [r7, #28]
            | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5
            | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9
            | GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d10:	2303      	movs	r3, #3
 8001d12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d14:	2300      	movs	r3, #0
 8001d16:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d18:	f107 031c 	add.w	r3, r7, #28
 8001d1c:	4619      	mov	r1, r3
 8001d1e:	4834      	ldr	r0, [pc, #208]	; (8001df0 <MX_GPIO_Init+0x1e0>)
 8001d20:	f002 f8ae 	bl	8003e80 <HAL_GPIO_Init>

    /*Configure GPIO pin : INT_NET_PWR_Pin */
    GPIO_InitStruct.Pin = INT_NET_PWR_Pin;
 8001d24:	2301      	movs	r3, #1
 8001d26:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d28:	2301      	movs	r3, #1
 8001d2a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001d2c:	2302      	movs	r3, #2
 8001d2e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d30:	2300      	movs	r3, #0
 8001d32:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(INT_NET_PWR_GPIO_Port, &GPIO_InitStruct);
 8001d34:	f107 031c 	add.w	r3, r7, #28
 8001d38:	4619      	mov	r1, r3
 8001d3a:	482d      	ldr	r0, [pc, #180]	; (8001df0 <MX_GPIO_Init+0x1e0>)
 8001d3c:	f002 f8a0 	bl	8003e80 <HAL_GPIO_Init>

    /*Configure GPIO pins : PA0 PA1 PA2 PA3
     PA4 PA5 PA6 PA7
     PA8 PA11 PA12 PA15 */
    GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3
 8001d40:	f649 13ff 	movw	r3, #39423	; 0x99ff
 8001d44:	61fb      	str	r3, [r7, #28]
            | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7
            | GPIO_PIN_8 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d46:	2303      	movs	r3, #3
 8001d48:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d4e:	f107 031c 	add.w	r3, r7, #28
 8001d52:	4619      	mov	r1, r3
 8001d54:	482a      	ldr	r0, [pc, #168]	; (8001e00 <MX_GPIO_Init+0x1f0>)
 8001d56:	f002 f893 	bl	8003e80 <HAL_GPIO_Init>

    /*Configure GPIO pins : PB0 PB1 PB12 PB13
     PB4 PB5 PB6 PB7
     PB8 */
    GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_12 | GPIO_PIN_13
 8001d5a:	f243 13f3 	movw	r3, #12787	; 0x31f3
 8001d5e:	61fb      	str	r3, [r7, #28]
            | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7
            | GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d60:	2303      	movs	r3, #3
 8001d62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d64:	2300      	movs	r3, #0
 8001d66:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d68:	f107 031c 	add.w	r3, r7, #28
 8001d6c:	4619      	mov	r1, r3
 8001d6e:	4821      	ldr	r0, [pc, #132]	; (8001df4 <MX_GPIO_Init+0x1e4>)
 8001d70:	f002 f886 	bl	8003e80 <HAL_GPIO_Init>

    /*Configure GPIO pin : BOOT1_Pin */
    GPIO_InitStruct.Pin = BOOT1_Pin;
 8001d74:	2304      	movs	r3, #4
 8001d76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001d7c:	2302      	movs	r3, #2
 8001d7e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001d80:	f107 031c 	add.w	r3, r7, #28
 8001d84:	4619      	mov	r1, r3
 8001d86:	481b      	ldr	r0, [pc, #108]	; (8001df4 <MX_GPIO_Init+0x1e4>)
 8001d88:	f002 f87a 	bl	8003e80 <HAL_GPIO_Init>

    /*Configure GPIO pins : INT_NET_RST_Pin INT_NET_DTR_Pin */
    GPIO_InitStruct.Pin = INT_NET_RST_Pin | INT_NET_DTR_Pin;
 8001d8c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001d90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d92:	2301      	movs	r3, #1
 8001d94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001d96:	2302      	movs	r3, #2
 8001d98:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d9e:	f107 031c 	add.w	r3, r7, #28
 8001da2:	4619      	mov	r1, r3
 8001da4:	4813      	ldr	r0, [pc, #76]	; (8001df4 <MX_GPIO_Init+0x1e4>)
 8001da6:	f002 f86b 	bl	8003e80 <HAL_GPIO_Init>

    /*Configure GPIO pins : PD8 PD9 PD10 PD11
     PD12 PD14 PD15 PD2
     PD3 PD4 PD5 PD6
     PD7 */
    GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11
 8001daa:	f64d 73fc 	movw	r3, #57340	; 0xdffc
 8001dae:	61fb      	str	r3, [r7, #28]
            | GPIO_PIN_12 | GPIO_PIN_14 | GPIO_PIN_15 | GPIO_PIN_2
            | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6
            | GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001db0:	2303      	movs	r3, #3
 8001db2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db4:	2300      	movs	r3, #0
 8001db6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001db8:	f107 031c 	add.w	r3, r7, #28
 8001dbc:	4619      	mov	r1, r3
 8001dbe:	480e      	ldr	r0, [pc, #56]	; (8001df8 <MX_GPIO_Init+0x1e8>)
 8001dc0:	f002 f85e 	bl	8003e80 <HAL_GPIO_Init>

    /*Configure GPIO pin : SYS_LED_Pin */
    GPIO_InitStruct.Pin = SYS_LED_Pin;
 8001dc4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001dc8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dca:	2301      	movs	r3, #1
 8001dcc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001dce:	2302      	movs	r3, #2
 8001dd0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(SYS_LED_GPIO_Port, &GPIO_InitStruct);
 8001dd6:	f107 031c 	add.w	r3, r7, #28
 8001dda:	4619      	mov	r1, r3
 8001ddc:	4806      	ldr	r0, [pc, #24]	; (8001df8 <MX_GPIO_Init+0x1e8>)
 8001dde:	f002 f84f 	bl	8003e80 <HAL_GPIO_Init>

}
 8001de2:	bf00      	nop
 8001de4:	3730      	adds	r7, #48	; 0x30
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bd80      	pop	{r7, pc}
 8001dea:	bf00      	nop
 8001dec:	40023800 	.word	0x40023800
 8001df0:	40020800 	.word	0x40020800
 8001df4:	40020400 	.word	0x40020400
 8001df8:	40020c00 	.word	0x40020c00
 8001dfc:	40021000 	.word	0x40021000
 8001e00:	40020000 	.word	0x40020000

08001e04 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001e04:	b480      	push	{r7}
 8001e06:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */

    /* USER CODE END Error_Handler_Debug */
}
 8001e08:	bf00      	nop
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e10:	4770      	bx	lr
	...

08001e14 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e14:	b480      	push	{r7}
 8001e16:	b083      	sub	sp, #12
 8001e18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	607b      	str	r3, [r7, #4]
 8001e1e:	4b10      	ldr	r3, [pc, #64]	; (8001e60 <HAL_MspInit+0x4c>)
 8001e20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e22:	4a0f      	ldr	r2, [pc, #60]	; (8001e60 <HAL_MspInit+0x4c>)
 8001e24:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e28:	6453      	str	r3, [r2, #68]	; 0x44
 8001e2a:	4b0d      	ldr	r3, [pc, #52]	; (8001e60 <HAL_MspInit+0x4c>)
 8001e2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e2e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e32:	607b      	str	r3, [r7, #4]
 8001e34:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e36:	2300      	movs	r3, #0
 8001e38:	603b      	str	r3, [r7, #0]
 8001e3a:	4b09      	ldr	r3, [pc, #36]	; (8001e60 <HAL_MspInit+0x4c>)
 8001e3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e3e:	4a08      	ldr	r2, [pc, #32]	; (8001e60 <HAL_MspInit+0x4c>)
 8001e40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e44:	6413      	str	r3, [r2, #64]	; 0x40
 8001e46:	4b06      	ldr	r3, [pc, #24]	; (8001e60 <HAL_MspInit+0x4c>)
 8001e48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e4e:	603b      	str	r3, [r7, #0]
 8001e50:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e52:	bf00      	nop
 8001e54:	370c      	adds	r7, #12
 8001e56:	46bd      	mov	sp, r7
 8001e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5c:	4770      	bx	lr
 8001e5e:	bf00      	nop
 8001e60:	40023800 	.word	0x40023800

08001e64 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b08a      	sub	sp, #40	; 0x28
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e6c:	f107 0314 	add.w	r3, r7, #20
 8001e70:	2200      	movs	r2, #0
 8001e72:	601a      	str	r2, [r3, #0]
 8001e74:	605a      	str	r2, [r3, #4]
 8001e76:	609a      	str	r2, [r3, #8]
 8001e78:	60da      	str	r2, [r3, #12]
 8001e7a:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	4a1d      	ldr	r2, [pc, #116]	; (8001ef8 <HAL_CAN_MspInit+0x94>)
 8001e82:	4293      	cmp	r3, r2
 8001e84:	d133      	bne.n	8001eee <HAL_CAN_MspInit+0x8a>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001e86:	2300      	movs	r3, #0
 8001e88:	613b      	str	r3, [r7, #16]
 8001e8a:	4b1c      	ldr	r3, [pc, #112]	; (8001efc <HAL_CAN_MspInit+0x98>)
 8001e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e8e:	4a1b      	ldr	r2, [pc, #108]	; (8001efc <HAL_CAN_MspInit+0x98>)
 8001e90:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001e94:	6413      	str	r3, [r2, #64]	; 0x40
 8001e96:	4b19      	ldr	r3, [pc, #100]	; (8001efc <HAL_CAN_MspInit+0x98>)
 8001e98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e9e:	613b      	str	r3, [r7, #16]
 8001ea0:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	60fb      	str	r3, [r7, #12]
 8001ea6:	4b15      	ldr	r3, [pc, #84]	; (8001efc <HAL_CAN_MspInit+0x98>)
 8001ea8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eaa:	4a14      	ldr	r2, [pc, #80]	; (8001efc <HAL_CAN_MspInit+0x98>)
 8001eac:	f043 0308 	orr.w	r3, r3, #8
 8001eb0:	6313      	str	r3, [r2, #48]	; 0x30
 8001eb2:	4b12      	ldr	r3, [pc, #72]	; (8001efc <HAL_CAN_MspInit+0x98>)
 8001eb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eb6:	f003 0308 	and.w	r3, r3, #8
 8001eba:	60fb      	str	r3, [r7, #12]
 8001ebc:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration    
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001ebe:	2303      	movs	r3, #3
 8001ec0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ec2:	2302      	movs	r3, #2
 8001ec4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001eca:	2303      	movs	r3, #3
 8001ecc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001ece:	2309      	movs	r3, #9
 8001ed0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ed2:	f107 0314 	add.w	r3, r7, #20
 8001ed6:	4619      	mov	r1, r3
 8001ed8:	4809      	ldr	r0, [pc, #36]	; (8001f00 <HAL_CAN_MspInit+0x9c>)
 8001eda:	f001 ffd1 	bl	8003e80 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8001ede:	2200      	movs	r2, #0
 8001ee0:	2100      	movs	r1, #0
 8001ee2:	2014      	movs	r0, #20
 8001ee4:	f001 f887 	bl	8002ff6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001ee8:	2014      	movs	r0, #20
 8001eea:	f001 f8a0 	bl	800302e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8001eee:	bf00      	nop
 8001ef0:	3728      	adds	r7, #40	; 0x28
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}
 8001ef6:	bf00      	nop
 8001ef8:	40006400 	.word	0x40006400
 8001efc:	40023800 	.word	0x40023800
 8001f00:	40020c00 	.word	0x40020c00

08001f04 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001f04:	b480      	push	{r7}
 8001f06:	b085      	sub	sp, #20
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a0b      	ldr	r2, [pc, #44]	; (8001f40 <HAL_CRC_MspInit+0x3c>)
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d10d      	bne.n	8001f32 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001f16:	2300      	movs	r3, #0
 8001f18:	60fb      	str	r3, [r7, #12]
 8001f1a:	4b0a      	ldr	r3, [pc, #40]	; (8001f44 <HAL_CRC_MspInit+0x40>)
 8001f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f1e:	4a09      	ldr	r2, [pc, #36]	; (8001f44 <HAL_CRC_MspInit+0x40>)
 8001f20:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001f24:	6313      	str	r3, [r2, #48]	; 0x30
 8001f26:	4b07      	ldr	r3, [pc, #28]	; (8001f44 <HAL_CRC_MspInit+0x40>)
 8001f28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f2a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001f2e:	60fb      	str	r3, [r7, #12]
 8001f30:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8001f32:	bf00      	nop
 8001f34:	3714      	adds	r7, #20
 8001f36:	46bd      	mov	sp, r7
 8001f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3c:	4770      	bx	lr
 8001f3e:	bf00      	nop
 8001f40:	40023000 	.word	0x40023000
 8001f44:	40023800 	.word	0x40023800

08001f48 <HAL_CRC_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspDeInit(CRC_HandleTypeDef* hcrc)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b083      	sub	sp, #12
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	4a07      	ldr	r2, [pc, #28]	; (8001f74 <HAL_CRC_MspDeInit+0x2c>)
 8001f56:	4293      	cmp	r3, r2
 8001f58:	d105      	bne.n	8001f66 <HAL_CRC_MspDeInit+0x1e>
  {
  /* USER CODE BEGIN CRC_MspDeInit 0 */

  /* USER CODE END CRC_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_CRC_CLK_DISABLE();
 8001f5a:	4b07      	ldr	r3, [pc, #28]	; (8001f78 <HAL_CRC_MspDeInit+0x30>)
 8001f5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f5e:	4a06      	ldr	r2, [pc, #24]	; (8001f78 <HAL_CRC_MspDeInit+0x30>)
 8001f60:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001f64:	6313      	str	r3, [r2, #48]	; 0x30
  /* USER CODE BEGIN CRC_MspDeInit 1 */

  /* USER CODE END CRC_MspDeInit 1 */
  }

}
 8001f66:	bf00      	nop
 8001f68:	370c      	adds	r7, #12
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f70:	4770      	bx	lr
 8001f72:	bf00      	nop
 8001f74:	40023000 	.word	0x40023000
 8001f78:	40023800 	.word	0x40023800

08001f7c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b08a      	sub	sp, #40	; 0x28
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f84:	f107 0314 	add.w	r3, r7, #20
 8001f88:	2200      	movs	r2, #0
 8001f8a:	601a      	str	r2, [r3, #0]
 8001f8c:	605a      	str	r2, [r3, #4]
 8001f8e:	609a      	str	r2, [r3, #8]
 8001f90:	60da      	str	r2, [r3, #12]
 8001f92:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	4a22      	ldr	r2, [pc, #136]	; (8002024 <HAL_I2C_MspInit+0xa8>)
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d13d      	bne.n	800201a <HAL_I2C_MspInit+0x9e>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	613b      	str	r3, [r7, #16]
 8001fa2:	4b21      	ldr	r3, [pc, #132]	; (8002028 <HAL_I2C_MspInit+0xac>)
 8001fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa6:	4a20      	ldr	r2, [pc, #128]	; (8002028 <HAL_I2C_MspInit+0xac>)
 8001fa8:	f043 0302 	orr.w	r3, r3, #2
 8001fac:	6313      	str	r3, [r2, #48]	; 0x30
 8001fae:	4b1e      	ldr	r3, [pc, #120]	; (8002028 <HAL_I2C_MspInit+0xac>)
 8001fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fb2:	f003 0302 	and.w	r3, r3, #2
 8001fb6:	613b      	str	r3, [r7, #16]
 8001fb8:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration    
    PB10     ------> I2C2_SCL
    PB9     ------> I2C2_SDA 
    */
    GPIO_InitStruct.Pin = INT_EEPROM_SCL_Pin;
 8001fba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001fbe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001fc0:	2312      	movs	r3, #18
 8001fc2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001fc4:	2301      	movs	r3, #1
 8001fc6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fc8:	2303      	movs	r3, #3
 8001fca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001fcc:	2304      	movs	r3, #4
 8001fce:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(INT_EEPROM_SCL_GPIO_Port, &GPIO_InitStruct);
 8001fd0:	f107 0314 	add.w	r3, r7, #20
 8001fd4:	4619      	mov	r1, r3
 8001fd6:	4815      	ldr	r0, [pc, #84]	; (800202c <HAL_I2C_MspInit+0xb0>)
 8001fd8:	f001 ff52 	bl	8003e80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = INT_EEPROM_SDA_Pin;
 8001fdc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001fe0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001fe2:	2312      	movs	r3, #18
 8001fe4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001fe6:	2301      	movs	r3, #1
 8001fe8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fea:	2303      	movs	r3, #3
 8001fec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 8001fee:	2309      	movs	r3, #9
 8001ff0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(INT_EEPROM_SDA_GPIO_Port, &GPIO_InitStruct);
 8001ff2:	f107 0314 	add.w	r3, r7, #20
 8001ff6:	4619      	mov	r1, r3
 8001ff8:	480c      	ldr	r0, [pc, #48]	; (800202c <HAL_I2C_MspInit+0xb0>)
 8001ffa:	f001 ff41 	bl	8003e80 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001ffe:	2300      	movs	r3, #0
 8002000:	60fb      	str	r3, [r7, #12]
 8002002:	4b09      	ldr	r3, [pc, #36]	; (8002028 <HAL_I2C_MspInit+0xac>)
 8002004:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002006:	4a08      	ldr	r2, [pc, #32]	; (8002028 <HAL_I2C_MspInit+0xac>)
 8002008:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800200c:	6413      	str	r3, [r2, #64]	; 0x40
 800200e:	4b06      	ldr	r3, [pc, #24]	; (8002028 <HAL_I2C_MspInit+0xac>)
 8002010:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002012:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002016:	60fb      	str	r3, [r7, #12]
 8002018:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 800201a:	bf00      	nop
 800201c:	3728      	adds	r7, #40	; 0x28
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}
 8002022:	bf00      	nop
 8002024:	40005800 	.word	0x40005800
 8002028:	40023800 	.word	0x40023800
 800202c:	40020400 	.word	0x40020400

08002030 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b082      	sub	sp, #8
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C2)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a08      	ldr	r2, [pc, #32]	; (8002060 <HAL_I2C_MspDeInit+0x30>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d10a      	bne.n	8002058 <HAL_I2C_MspDeInit+0x28>
  {
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 8002042:	4b08      	ldr	r3, [pc, #32]	; (8002064 <HAL_I2C_MspDeInit+0x34>)
 8002044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002046:	4a07      	ldr	r2, [pc, #28]	; (8002064 <HAL_I2C_MspDeInit+0x34>)
 8002048:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 800204c:	6413      	str	r3, [r2, #64]	; 0x40
  
    /**I2C2 GPIO Configuration    
    PB10     ------> I2C2_SCL
    PB9     ------> I2C2_SDA 
    */
    HAL_GPIO_DeInit(GPIOB, INT_EEPROM_SCL_Pin|INT_EEPROM_SDA_Pin);
 800204e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8002052:	4805      	ldr	r0, [pc, #20]	; (8002068 <HAL_I2C_MspDeInit+0x38>)
 8002054:	f002 f8a6 	bl	80041a4 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 8002058:	bf00      	nop
 800205a:	3708      	adds	r7, #8
 800205c:	46bd      	mov	sp, r7
 800205e:	bd80      	pop	{r7, pc}
 8002060:	40005800 	.word	0x40005800
 8002064:	40023800 	.word	0x40023800
 8002068:	40020400 	.word	0x40020400

0800206c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b08a      	sub	sp, #40	; 0x28
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002074:	f107 0314 	add.w	r3, r7, #20
 8002078:	2200      	movs	r2, #0
 800207a:	601a      	str	r2, [r3, #0]
 800207c:	605a      	str	r2, [r3, #4]
 800207e:	609a      	str	r2, [r3, #8]
 8002080:	60da      	str	r2, [r3, #12]
 8002082:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	4a35      	ldr	r2, [pc, #212]	; (8002160 <HAL_UART_MspInit+0xf4>)
 800208a:	4293      	cmp	r3, r2
 800208c:	d164      	bne.n	8002158 <HAL_UART_MspInit+0xec>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800208e:	2300      	movs	r3, #0
 8002090:	613b      	str	r3, [r7, #16]
 8002092:	4b34      	ldr	r3, [pc, #208]	; (8002164 <HAL_UART_MspInit+0xf8>)
 8002094:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002096:	4a33      	ldr	r2, [pc, #204]	; (8002164 <HAL_UART_MspInit+0xf8>)
 8002098:	f043 0310 	orr.w	r3, r3, #16
 800209c:	6453      	str	r3, [r2, #68]	; 0x44
 800209e:	4b31      	ldr	r3, [pc, #196]	; (8002164 <HAL_UART_MspInit+0xf8>)
 80020a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020a2:	f003 0310 	and.w	r3, r3, #16
 80020a6:	613b      	str	r3, [r7, #16]
 80020a8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020aa:	2300      	movs	r3, #0
 80020ac:	60fb      	str	r3, [r7, #12]
 80020ae:	4b2d      	ldr	r3, [pc, #180]	; (8002164 <HAL_UART_MspInit+0xf8>)
 80020b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020b2:	4a2c      	ldr	r2, [pc, #176]	; (8002164 <HAL_UART_MspInit+0xf8>)
 80020b4:	f043 0301 	orr.w	r3, r3, #1
 80020b8:	6313      	str	r3, [r2, #48]	; 0x30
 80020ba:	4b2a      	ldr	r3, [pc, #168]	; (8002164 <HAL_UART_MspInit+0xf8>)
 80020bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020be:	f003 0301 	and.w	r3, r3, #1
 80020c2:	60fb      	str	r3, [r7, #12]
 80020c4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = INT_NET_TX_Pin|INT_NET_RX_Pin;
 80020c6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80020ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020cc:	2302      	movs	r3, #2
 80020ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d0:	2300      	movs	r3, #0
 80020d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020d4:	2303      	movs	r3, #3
 80020d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80020d8:	2307      	movs	r3, #7
 80020da:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020dc:	f107 0314 	add.w	r3, r7, #20
 80020e0:	4619      	mov	r1, r3
 80020e2:	4821      	ldr	r0, [pc, #132]	; (8002168 <HAL_UART_MspInit+0xfc>)
 80020e4:	f001 fecc 	bl	8003e80 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80020e8:	4b20      	ldr	r3, [pc, #128]	; (800216c <HAL_UART_MspInit+0x100>)
 80020ea:	4a21      	ldr	r2, [pc, #132]	; (8002170 <HAL_UART_MspInit+0x104>)
 80020ec:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80020ee:	4b1f      	ldr	r3, [pc, #124]	; (800216c <HAL_UART_MspInit+0x100>)
 80020f0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80020f4:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80020f6:	4b1d      	ldr	r3, [pc, #116]	; (800216c <HAL_UART_MspInit+0x100>)
 80020f8:	2200      	movs	r2, #0
 80020fa:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80020fc:	4b1b      	ldr	r3, [pc, #108]	; (800216c <HAL_UART_MspInit+0x100>)
 80020fe:	2200      	movs	r2, #0
 8002100:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002102:	4b1a      	ldr	r3, [pc, #104]	; (800216c <HAL_UART_MspInit+0x100>)
 8002104:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002108:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800210a:	4b18      	ldr	r3, [pc, #96]	; (800216c <HAL_UART_MspInit+0x100>)
 800210c:	2200      	movs	r2, #0
 800210e:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002110:	4b16      	ldr	r3, [pc, #88]	; (800216c <HAL_UART_MspInit+0x100>)
 8002112:	2200      	movs	r2, #0
 8002114:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8002116:	4b15      	ldr	r3, [pc, #84]	; (800216c <HAL_UART_MspInit+0x100>)
 8002118:	f44f 7280 	mov.w	r2, #256	; 0x100
 800211c:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800211e:	4b13      	ldr	r3, [pc, #76]	; (800216c <HAL_UART_MspInit+0x100>)
 8002120:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002124:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002126:	4b11      	ldr	r3, [pc, #68]	; (800216c <HAL_UART_MspInit+0x100>)
 8002128:	2200      	movs	r2, #0
 800212a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800212c:	480f      	ldr	r0, [pc, #60]	; (800216c <HAL_UART_MspInit+0x100>)
 800212e:	f000 ffc7 	bl	80030c0 <HAL_DMA_Init>
 8002132:	4603      	mov	r3, r0
 8002134:	2b00      	cmp	r3, #0
 8002136:	d001      	beq.n	800213c <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 8002138:	f7ff fe64 	bl	8001e04 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	4a0b      	ldr	r2, [pc, #44]	; (800216c <HAL_UART_MspInit+0x100>)
 8002140:	635a      	str	r2, [r3, #52]	; 0x34
 8002142:	4a0a      	ldr	r2, [pc, #40]	; (800216c <HAL_UART_MspInit+0x100>)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002148:	2200      	movs	r2, #0
 800214a:	2100      	movs	r1, #0
 800214c:	2025      	movs	r0, #37	; 0x25
 800214e:	f000 ff52 	bl	8002ff6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002152:	2025      	movs	r0, #37	; 0x25
 8002154:	f000 ff6b 	bl	800302e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002158:	bf00      	nop
 800215a:	3728      	adds	r7, #40	; 0x28
 800215c:	46bd      	mov	sp, r7
 800215e:	bd80      	pop	{r7, pc}
 8002160:	40011000 	.word	0x40011000
 8002164:	40023800 	.word	0x40023800
 8002168:	40020000 	.word	0x40020000
 800216c:	2000030c 	.word	0x2000030c
 8002170:	40026440 	.word	0x40026440

08002174 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b082      	sub	sp, #8
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART1)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4a0c      	ldr	r2, [pc, #48]	; (80021b4 <HAL_UART_MspDeInit+0x40>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d112      	bne.n	80021ac <HAL_UART_MspDeInit+0x38>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8002186:	4b0c      	ldr	r3, [pc, #48]	; (80021b8 <HAL_UART_MspDeInit+0x44>)
 8002188:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800218a:	4a0b      	ldr	r2, [pc, #44]	; (80021b8 <HAL_UART_MspDeInit+0x44>)
 800218c:	f023 0310 	bic.w	r3, r3, #16
 8002190:	6453      	str	r3, [r2, #68]	; 0x44
  
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    HAL_GPIO_DeInit(GPIOA, INT_NET_TX_Pin|INT_NET_RX_Pin);
 8002192:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8002196:	4809      	ldr	r0, [pc, #36]	; (80021bc <HAL_UART_MspDeInit+0x48>)
 8002198:	f002 f804 	bl	80041a4 <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(huart->hdmarx);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021a0:	4618      	mov	r0, r3
 80021a2:	f001 f83b 	bl	800321c <HAL_DMA_DeInit>

    /* USART1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 80021a6:	2025      	movs	r0, #37	; 0x25
 80021a8:	f000 ff4f 	bl	800304a <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }

}
 80021ac:	bf00      	nop
 80021ae:	3708      	adds	r7, #8
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bd80      	pop	{r7, pc}
 80021b4:	40011000 	.word	0x40011000
 80021b8:	40023800 	.word	0x40023800
 80021bc:	40020000 	.word	0x40020000

080021c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021c0:	b480      	push	{r7}
 80021c2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80021c4:	bf00      	nop
 80021c6:	46bd      	mov	sp, r7
 80021c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021cc:	4770      	bx	lr

080021ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021ce:	b480      	push	{r7}
 80021d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021d2:	e7fe      	b.n	80021d2 <HardFault_Handler+0x4>

080021d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021d4:	b480      	push	{r7}
 80021d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021d8:	e7fe      	b.n	80021d8 <MemManage_Handler+0x4>

080021da <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021da:	b480      	push	{r7}
 80021dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021de:	e7fe      	b.n	80021de <BusFault_Handler+0x4>

080021e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021e0:	b480      	push	{r7}
 80021e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021e4:	e7fe      	b.n	80021e4 <UsageFault_Handler+0x4>

080021e6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80021e6:	b480      	push	{r7}
 80021e8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80021ea:	bf00      	nop
 80021ec:	46bd      	mov	sp, r7
 80021ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f2:	4770      	bx	lr

080021f4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021f4:	b480      	push	{r7}
 80021f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021f8:	bf00      	nop
 80021fa:	46bd      	mov	sp, r7
 80021fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002200:	4770      	bx	lr

08002202 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002202:	b480      	push	{r7}
 8002204:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002206:	bf00      	nop
 8002208:	46bd      	mov	sp, r7
 800220a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220e:	4770      	bx	lr

08002210 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002214:	f000 f916 	bl	8002444 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002218:	bf00      	nop
 800221a:	bd80      	pop	{r7, pc}

0800221c <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002220:	4802      	ldr	r0, [pc, #8]	; (800222c <CAN1_RX0_IRQHandler+0x10>)
 8002222:	f000 fba3 	bl	800296c <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8002226:	bf00      	nop
 8002228:	bd80      	pop	{r7, pc}
 800222a:	bf00      	nop
 800222c:	200003ac 	.word	0x200003ac

08002230 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002234:	4803      	ldr	r0, [pc, #12]	; (8002244 <USART1_IRQHandler+0x14>)
 8002236:	f004 f899 	bl	800636c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
    SIMCOM_USART_IrqHandler();
 800223a:	f004 ff65 	bl	8007108 <SIMCOM_USART_IrqHandler>

  /* USER CODE END USART1_IRQn 1 */
}
 800223e:	bf00      	nop
 8002240:	bd80      	pop	{r7, pc}
 8002242:	bf00      	nop
 8002244:	2000036c 	.word	0x2000036c

08002248 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 800224c:	4803      	ldr	r0, [pc, #12]	; (800225c <DMA2_Stream2_IRQHandler+0x14>)
 800224e:	f001 f8bd 	bl	80033cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */
    SIMCOM_DMA_IrqHandler();
 8002252:	f004 ff77 	bl	8007144 <SIMCOM_DMA_IrqHandler>

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8002256:	bf00      	nop
 8002258:	bd80      	pop	{r7, pc}
 800225a:	bf00      	nop
 800225c:	2000030c 	.word	0x2000030c

08002260 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b084      	sub	sp, #16
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002268:	4b11      	ldr	r3, [pc, #68]	; (80022b0 <_sbrk+0x50>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	2b00      	cmp	r3, #0
 800226e:	d102      	bne.n	8002276 <_sbrk+0x16>
		heap_end = &end;
 8002270:	4b0f      	ldr	r3, [pc, #60]	; (80022b0 <_sbrk+0x50>)
 8002272:	4a10      	ldr	r2, [pc, #64]	; (80022b4 <_sbrk+0x54>)
 8002274:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002276:	4b0e      	ldr	r3, [pc, #56]	; (80022b0 <_sbrk+0x50>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800227c:	4b0c      	ldr	r3, [pc, #48]	; (80022b0 <_sbrk+0x50>)
 800227e:	681a      	ldr	r2, [r3, #0]
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	4413      	add	r3, r2
 8002284:	466a      	mov	r2, sp
 8002286:	4293      	cmp	r3, r2
 8002288:	d907      	bls.n	800229a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800228a:	f008 f90b 	bl	800a4a4 <__errno>
 800228e:	4602      	mov	r2, r0
 8002290:	230c      	movs	r3, #12
 8002292:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8002294:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002298:	e006      	b.n	80022a8 <_sbrk+0x48>
	}

	heap_end += incr;
 800229a:	4b05      	ldr	r3, [pc, #20]	; (80022b0 <_sbrk+0x50>)
 800229c:	681a      	ldr	r2, [r3, #0]
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	4413      	add	r3, r2
 80022a2:	4a03      	ldr	r2, [pc, #12]	; (80022b0 <_sbrk+0x50>)
 80022a4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80022a6:	68fb      	ldr	r3, [r7, #12]
}
 80022a8:	4618      	mov	r0, r3
 80022aa:	3710      	adds	r7, #16
 80022ac:	46bd      	mov	sp, r7
 80022ae:	bd80      	pop	{r7, pc}
 80022b0:	20000218 	.word	0x20000218
 80022b4:	20000a00 	.word	0x20000a00

080022b8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80022b8:	b480      	push	{r7}
 80022ba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80022bc:	4b08      	ldr	r3, [pc, #32]	; (80022e0 <SystemInit+0x28>)
 80022be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022c2:	4a07      	ldr	r2, [pc, #28]	; (80022e0 <SystemInit+0x28>)
 80022c4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80022c8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80022cc:	4b04      	ldr	r3, [pc, #16]	; (80022e0 <SystemInit+0x28>)
 80022ce:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80022d2:	609a      	str	r2, [r3, #8]
#endif
}
 80022d4:	bf00      	nop
 80022d6:	46bd      	mov	sp, r7
 80022d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022dc:	4770      	bx	lr
 80022de:	bf00      	nop
 80022e0:	e000ed00 	.word	0xe000ed00

080022e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 80022e4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800231c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 80022e8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80022ea:	e003      	b.n	80022f4 <LoopCopyDataInit>

080022ec <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80022ec:	4b0c      	ldr	r3, [pc, #48]	; (8002320 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80022ee:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80022f0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80022f2:	3104      	adds	r1, #4

080022f4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80022f4:	480b      	ldr	r0, [pc, #44]	; (8002324 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80022f6:	4b0c      	ldr	r3, [pc, #48]	; (8002328 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80022f8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80022fa:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80022fc:	d3f6      	bcc.n	80022ec <CopyDataInit>
  ldr  r2, =_sbss
 80022fe:	4a0b      	ldr	r2, [pc, #44]	; (800232c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002300:	e002      	b.n	8002308 <LoopFillZerobss>

08002302 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8002302:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002304:	f842 3b04 	str.w	r3, [r2], #4

08002308 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002308:	4b09      	ldr	r3, [pc, #36]	; (8002330 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800230a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800230c:	d3f9      	bcc.n	8002302 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800230e:	f7ff ffd3 	bl	80022b8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002312:	f008 f8cd 	bl	800a4b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002316:	f7ff fa91 	bl	800183c <main>
  bx  lr    
 800231a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 800231c:	2004fff8 	.word	0x2004fff8
  ldr  r3, =_sidata
 8002320:	0800b770 	.word	0x0800b770
  ldr  r0, =_sdata
 8002324:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002328:	200001fc 	.word	0x200001fc
  ldr  r2, =_sbss
 800232c:	200001fc 	.word	0x200001fc
  ldr  r3, = _ebss
 8002330:	200009fc 	.word	0x200009fc

08002334 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002334:	e7fe      	b.n	8002334 <ADC_IRQHandler>
	...

08002338 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800233c:	4b0e      	ldr	r3, [pc, #56]	; (8002378 <HAL_Init+0x40>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	4a0d      	ldr	r2, [pc, #52]	; (8002378 <HAL_Init+0x40>)
 8002342:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002346:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002348:	4b0b      	ldr	r3, [pc, #44]	; (8002378 <HAL_Init+0x40>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	4a0a      	ldr	r2, [pc, #40]	; (8002378 <HAL_Init+0x40>)
 800234e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002352:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002354:	4b08      	ldr	r3, [pc, #32]	; (8002378 <HAL_Init+0x40>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a07      	ldr	r2, [pc, #28]	; (8002378 <HAL_Init+0x40>)
 800235a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800235e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002360:	2003      	movs	r0, #3
 8002362:	f000 fe3d 	bl	8002fe0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002366:	2000      	movs	r0, #0
 8002368:	f000 f83c 	bl	80023e4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800236c:	f7ff fd52 	bl	8001e14 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002370:	2300      	movs	r3, #0
}
 8002372:	4618      	mov	r0, r3
 8002374:	bd80      	pop	{r7, pc}
 8002376:	bf00      	nop
 8002378:	40023c00 	.word	0x40023c00

0800237c <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8002380:	4b13      	ldr	r3, [pc, #76]	; (80023d0 <HAL_DeInit+0x54>)
 8002382:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002386:	621a      	str	r2, [r3, #32]
  __HAL_RCC_APB1_RELEASE_RESET();
 8002388:	4b11      	ldr	r3, [pc, #68]	; (80023d0 <HAL_DeInit+0x54>)
 800238a:	2200      	movs	r2, #0
 800238c:	621a      	str	r2, [r3, #32]

  __HAL_RCC_APB2_FORCE_RESET();
 800238e:	4b10      	ldr	r3, [pc, #64]	; (80023d0 <HAL_DeInit+0x54>)
 8002390:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002394:	625a      	str	r2, [r3, #36]	; 0x24
  __HAL_RCC_APB2_RELEASE_RESET();
 8002396:	4b0e      	ldr	r3, [pc, #56]	; (80023d0 <HAL_DeInit+0x54>)
 8002398:	2200      	movs	r2, #0
 800239a:	625a      	str	r2, [r3, #36]	; 0x24

  __HAL_RCC_AHB1_FORCE_RESET();
 800239c:	4b0c      	ldr	r3, [pc, #48]	; (80023d0 <HAL_DeInit+0x54>)
 800239e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80023a2:	611a      	str	r2, [r3, #16]
  __HAL_RCC_AHB1_RELEASE_RESET();
 80023a4:	4b0a      	ldr	r3, [pc, #40]	; (80023d0 <HAL_DeInit+0x54>)
 80023a6:	2200      	movs	r2, #0
 80023a8:	611a      	str	r2, [r3, #16]

  __HAL_RCC_AHB2_FORCE_RESET();
 80023aa:	4b09      	ldr	r3, [pc, #36]	; (80023d0 <HAL_DeInit+0x54>)
 80023ac:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80023b0:	615a      	str	r2, [r3, #20]
  __HAL_RCC_AHB2_RELEASE_RESET();
 80023b2:	4b07      	ldr	r3, [pc, #28]	; (80023d0 <HAL_DeInit+0x54>)
 80023b4:	2200      	movs	r2, #0
 80023b6:	615a      	str	r2, [r3, #20]

  __HAL_RCC_AHB3_FORCE_RESET();
 80023b8:	4b05      	ldr	r3, [pc, #20]	; (80023d0 <HAL_DeInit+0x54>)
 80023ba:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80023be:	619a      	str	r2, [r3, #24]
  __HAL_RCC_AHB3_RELEASE_RESET();
 80023c0:	4b03      	ldr	r3, [pc, #12]	; (80023d0 <HAL_DeInit+0x54>)
 80023c2:	2200      	movs	r2, #0
 80023c4:	619a      	str	r2, [r3, #24]

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 80023c6:	f000 f805 	bl	80023d4 <HAL_MspDeInit>
    
  /* Return function status */
  return HAL_OK;
 80023ca:	2300      	movs	r3, #0
}
 80023cc:	4618      	mov	r0, r3
 80023ce:	bd80      	pop	{r7, pc}
 80023d0:	40023800 	.word	0x40023800

080023d4 <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 80023d4:	b480      	push	{r7}
 80023d6:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */ 
}
 80023d8:	bf00      	nop
 80023da:	46bd      	mov	sp, r7
 80023dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e0:	4770      	bx	lr
	...

080023e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b082      	sub	sp, #8
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80023ec:	4b12      	ldr	r3, [pc, #72]	; (8002438 <HAL_InitTick+0x54>)
 80023ee:	681a      	ldr	r2, [r3, #0]
 80023f0:	4b12      	ldr	r3, [pc, #72]	; (800243c <HAL_InitTick+0x58>)
 80023f2:	781b      	ldrb	r3, [r3, #0]
 80023f4:	4619      	mov	r1, r3
 80023f6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80023fa:	fbb3 f3f1 	udiv	r3, r3, r1
 80023fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002402:	4618      	mov	r0, r3
 8002404:	f000 fe33 	bl	800306e <HAL_SYSTICK_Config>
 8002408:	4603      	mov	r3, r0
 800240a:	2b00      	cmp	r3, #0
 800240c:	d001      	beq.n	8002412 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800240e:	2301      	movs	r3, #1
 8002410:	e00e      	b.n	8002430 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2b0f      	cmp	r3, #15
 8002416:	d80a      	bhi.n	800242e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002418:	2200      	movs	r2, #0
 800241a:	6879      	ldr	r1, [r7, #4]
 800241c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002420:	f000 fde9 	bl	8002ff6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002424:	4a06      	ldr	r2, [pc, #24]	; (8002440 <HAL_InitTick+0x5c>)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800242a:	2300      	movs	r3, #0
 800242c:	e000      	b.n	8002430 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800242e:	2301      	movs	r3, #1
}
 8002430:	4618      	mov	r0, r3
 8002432:	3708      	adds	r7, #8
 8002434:	46bd      	mov	sp, r7
 8002436:	bd80      	pop	{r7, pc}
 8002438:	20000000 	.word	0x20000000
 800243c:	20000008 	.word	0x20000008
 8002440:	20000004 	.word	0x20000004

08002444 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002444:	b480      	push	{r7}
 8002446:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002448:	4b06      	ldr	r3, [pc, #24]	; (8002464 <HAL_IncTick+0x20>)
 800244a:	781b      	ldrb	r3, [r3, #0]
 800244c:	461a      	mov	r2, r3
 800244e:	4b06      	ldr	r3, [pc, #24]	; (8002468 <HAL_IncTick+0x24>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	4413      	add	r3, r2
 8002454:	4a04      	ldr	r2, [pc, #16]	; (8002468 <HAL_IncTick+0x24>)
 8002456:	6013      	str	r3, [r2, #0]
}
 8002458:	bf00      	nop
 800245a:	46bd      	mov	sp, r7
 800245c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002460:	4770      	bx	lr
 8002462:	bf00      	nop
 8002464:	20000008 	.word	0x20000008
 8002468:	200003d4 	.word	0x200003d4

0800246c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800246c:	b480      	push	{r7}
 800246e:	af00      	add	r7, sp, #0
  return uwTick;
 8002470:	4b03      	ldr	r3, [pc, #12]	; (8002480 <HAL_GetTick+0x14>)
 8002472:	681b      	ldr	r3, [r3, #0]
}
 8002474:	4618      	mov	r0, r3
 8002476:	46bd      	mov	sp, r7
 8002478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247c:	4770      	bx	lr
 800247e:	bf00      	nop
 8002480:	200003d4 	.word	0x200003d4

08002484 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b084      	sub	sp, #16
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800248c:	f7ff ffee 	bl	800246c <HAL_GetTick>
 8002490:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800249c:	d005      	beq.n	80024aa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800249e:	4b09      	ldr	r3, [pc, #36]	; (80024c4 <HAL_Delay+0x40>)
 80024a0:	781b      	ldrb	r3, [r3, #0]
 80024a2:	461a      	mov	r2, r3
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	4413      	add	r3, r2
 80024a8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80024aa:	bf00      	nop
 80024ac:	f7ff ffde 	bl	800246c <HAL_GetTick>
 80024b0:	4602      	mov	r2, r0
 80024b2:	68bb      	ldr	r3, [r7, #8]
 80024b4:	1ad3      	subs	r3, r2, r3
 80024b6:	68fa      	ldr	r2, [r7, #12]
 80024b8:	429a      	cmp	r2, r3
 80024ba:	d8f7      	bhi.n	80024ac <HAL_Delay+0x28>
  {
  }
}
 80024bc:	bf00      	nop
 80024be:	3710      	adds	r7, #16
 80024c0:	46bd      	mov	sp, r7
 80024c2:	bd80      	pop	{r7, pc}
 80024c4:	20000008 	.word	0x20000008

080024c8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b084      	sub	sp, #16
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d101      	bne.n	80024da <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80024d6:	2301      	movs	r3, #1
 80024d8:	e0ed      	b.n	80026b6 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80024e0:	b2db      	uxtb	r3, r3
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d102      	bne.n	80024ec <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80024e6:	6878      	ldr	r0, [r7, #4]
 80024e8:	f7ff fcbc 	bl	8001e64 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	681a      	ldr	r2, [r3, #0]
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f022 0202 	bic.w	r2, r2, #2
 80024fa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80024fc:	f7ff ffb6 	bl	800246c <HAL_GetTick>
 8002500:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002502:	e012      	b.n	800252a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002504:	f7ff ffb2 	bl	800246c <HAL_GetTick>
 8002508:	4602      	mov	r2, r0
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	1ad3      	subs	r3, r2, r3
 800250e:	2b0a      	cmp	r3, #10
 8002510:	d90b      	bls.n	800252a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002516:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	2205      	movs	r2, #5
 8002522:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002526:	2301      	movs	r3, #1
 8002528:	e0c5      	b.n	80026b6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	f003 0302 	and.w	r3, r3, #2
 8002534:	2b00      	cmp	r3, #0
 8002536:	d1e5      	bne.n	8002504 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	681a      	ldr	r2, [r3, #0]
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f042 0201 	orr.w	r2, r2, #1
 8002546:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002548:	f7ff ff90 	bl	800246c <HAL_GetTick>
 800254c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800254e:	e012      	b.n	8002576 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002550:	f7ff ff8c 	bl	800246c <HAL_GetTick>
 8002554:	4602      	mov	r2, r0
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	1ad3      	subs	r3, r2, r3
 800255a:	2b0a      	cmp	r3, #10
 800255c:	d90b      	bls.n	8002576 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002562:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	2205      	movs	r2, #5
 800256e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002572:	2301      	movs	r3, #1
 8002574:	e09f      	b.n	80026b6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	685b      	ldr	r3, [r3, #4]
 800257c:	f003 0301 	and.w	r3, r3, #1
 8002580:	2b00      	cmp	r3, #0
 8002582:	d0e5      	beq.n	8002550 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	7e1b      	ldrb	r3, [r3, #24]
 8002588:	2b01      	cmp	r3, #1
 800258a:	d108      	bne.n	800259e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	681a      	ldr	r2, [r3, #0]
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800259a:	601a      	str	r2, [r3, #0]
 800259c:	e007      	b.n	80025ae <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	681a      	ldr	r2, [r3, #0]
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80025ac:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	7e5b      	ldrb	r3, [r3, #25]
 80025b2:	2b01      	cmp	r3, #1
 80025b4:	d108      	bne.n	80025c8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	681a      	ldr	r2, [r3, #0]
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80025c4:	601a      	str	r2, [r3, #0]
 80025c6:	e007      	b.n	80025d8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	681a      	ldr	r2, [r3, #0]
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80025d6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	7e9b      	ldrb	r3, [r3, #26]
 80025dc:	2b01      	cmp	r3, #1
 80025de:	d108      	bne.n	80025f2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	681a      	ldr	r2, [r3, #0]
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f042 0220 	orr.w	r2, r2, #32
 80025ee:	601a      	str	r2, [r3, #0]
 80025f0:	e007      	b.n	8002602 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	681a      	ldr	r2, [r3, #0]
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f022 0220 	bic.w	r2, r2, #32
 8002600:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	7edb      	ldrb	r3, [r3, #27]
 8002606:	2b01      	cmp	r3, #1
 8002608:	d108      	bne.n	800261c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	681a      	ldr	r2, [r3, #0]
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f022 0210 	bic.w	r2, r2, #16
 8002618:	601a      	str	r2, [r3, #0]
 800261a:	e007      	b.n	800262c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	681a      	ldr	r2, [r3, #0]
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f042 0210 	orr.w	r2, r2, #16
 800262a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	7f1b      	ldrb	r3, [r3, #28]
 8002630:	2b01      	cmp	r3, #1
 8002632:	d108      	bne.n	8002646 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	681a      	ldr	r2, [r3, #0]
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f042 0208 	orr.w	r2, r2, #8
 8002642:	601a      	str	r2, [r3, #0]
 8002644:	e007      	b.n	8002656 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	681a      	ldr	r2, [r3, #0]
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f022 0208 	bic.w	r2, r2, #8
 8002654:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	7f5b      	ldrb	r3, [r3, #29]
 800265a:	2b01      	cmp	r3, #1
 800265c:	d108      	bne.n	8002670 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	681a      	ldr	r2, [r3, #0]
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f042 0204 	orr.w	r2, r2, #4
 800266c:	601a      	str	r2, [r3, #0]
 800266e:	e007      	b.n	8002680 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	681a      	ldr	r2, [r3, #0]
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f022 0204 	bic.w	r2, r2, #4
 800267e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	689a      	ldr	r2, [r3, #8]
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	68db      	ldr	r3, [r3, #12]
 8002688:	431a      	orrs	r2, r3
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	691b      	ldr	r3, [r3, #16]
 800268e:	431a      	orrs	r2, r3
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	695b      	ldr	r3, [r3, #20]
 8002694:	ea42 0103 	orr.w	r1, r2, r3
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	1e5a      	subs	r2, r3, #1
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	430a      	orrs	r2, r1
 80026a4:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	2200      	movs	r2, #0
 80026aa:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2201      	movs	r2, #1
 80026b0:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80026b4:	2300      	movs	r3, #0
}
 80026b6:	4618      	mov	r0, r3
 80026b8:	3710      	adds	r7, #16
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bd80      	pop	{r7, pc}
	...

080026c0 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80026c0:	b480      	push	{r7}
 80026c2:	b087      	sub	sp, #28
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
 80026c8:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80026d6:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80026d8:	7cfb      	ldrb	r3, [r7, #19]
 80026da:	2b01      	cmp	r3, #1
 80026dc:	d003      	beq.n	80026e6 <HAL_CAN_ConfigFilter+0x26>
 80026de:	7cfb      	ldrb	r3, [r7, #19]
 80026e0:	2b02      	cmp	r3, #2
 80026e2:	f040 80c7 	bne.w	8002874 <HAL_CAN_ConfigFilter+0x1b4>
    assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if defined(CAN3)
    /* Check the CAN instance */
    if (hcan->Instance == CAN3)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	4a69      	ldr	r2, [pc, #420]	; (8002890 <HAL_CAN_ConfigFilter+0x1d0>)
 80026ec:	4293      	cmp	r3, r2
 80026ee:	d001      	beq.n	80026f4 <HAL_CAN_ConfigFilter+0x34>
    }
    else
    {
      /* CAN1 and CAN2 are dual instances with 28 common filters banks */
      /* Select master instance to access the filter banks */
      can_ip = CAN1;
 80026f0:	4b68      	ldr	r3, [pc, #416]	; (8002894 <HAL_CAN_ConfigFilter+0x1d4>)
 80026f2:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80026f4:	697b      	ldr	r3, [r7, #20]
 80026f6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80026fa:	f043 0201 	orr.w	r2, r3, #1
 80026fe:	697b      	ldr	r3, [r7, #20]
 8002700:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if defined(CAN3)
    /* Check the CAN instance */
    if (can_ip == CAN1)
 8002704:	697b      	ldr	r3, [r7, #20]
 8002706:	4a63      	ldr	r2, [pc, #396]	; (8002894 <HAL_CAN_ConfigFilter+0x1d4>)
 8002708:	4293      	cmp	r3, r2
 800270a:	d111      	bne.n	8002730 <HAL_CAN_ConfigFilter+0x70>
    {
      /* Select the start filter number of CAN2 slave instance */
      CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 800270c:	697b      	ldr	r3, [r7, #20]
 800270e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002712:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8002716:	697b      	ldr	r3, [r7, #20]
 8002718:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 800271c:	697b      	ldr	r3, [r7, #20]
 800271e:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002726:	021b      	lsls	r3, r3, #8
 8002728:	431a      	orrs	r2, r3
 800272a:	697b      	ldr	r3, [r7, #20]
 800272c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	695b      	ldr	r3, [r3, #20]
 8002734:	f003 031f 	and.w	r3, r3, #31
 8002738:	2201      	movs	r2, #1
 800273a:	fa02 f303 	lsl.w	r3, r2, r3
 800273e:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002740:	697b      	ldr	r3, [r7, #20]
 8002742:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	43db      	mvns	r3, r3
 800274a:	401a      	ands	r2, r3
 800274c:	697b      	ldr	r3, [r7, #20]
 800274e:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	69db      	ldr	r3, [r3, #28]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d123      	bne.n	80027a2 <HAL_CAN_ConfigFilter+0xe2>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800275a:	697b      	ldr	r3, [r7, #20]
 800275c:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	43db      	mvns	r3, r3
 8002764:	401a      	ands	r2, r3
 8002766:	697b      	ldr	r3, [r7, #20]
 8002768:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	68db      	ldr	r3, [r3, #12]
 8002770:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	685b      	ldr	r3, [r3, #4]
 8002776:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002778:	683a      	ldr	r2, [r7, #0]
 800277a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800277c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800277e:	697b      	ldr	r3, [r7, #20]
 8002780:	3248      	adds	r2, #72	; 0x48
 8002782:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	689b      	ldr	r3, [r3, #8]
 800278a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002796:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002798:	6979      	ldr	r1, [r7, #20]
 800279a:	3348      	adds	r3, #72	; 0x48
 800279c:	00db      	lsls	r3, r3, #3
 800279e:	440b      	add	r3, r1
 80027a0:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	69db      	ldr	r3, [r3, #28]
 80027a6:	2b01      	cmp	r3, #1
 80027a8:	d122      	bne.n	80027f0 <HAL_CAN_ConfigFilter+0x130>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80027aa:	697b      	ldr	r3, [r7, #20]
 80027ac:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	431a      	orrs	r2, r3
 80027b4:	697b      	ldr	r3, [r7, #20]
 80027b6:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	685b      	ldr	r3, [r3, #4]
 80027c4:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80027c6:	683a      	ldr	r2, [r7, #0]
 80027c8:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80027ca:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80027cc:	697b      	ldr	r3, [r7, #20]
 80027ce:	3248      	adds	r2, #72	; 0x48
 80027d0:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	689b      	ldr	r3, [r3, #8]
 80027d8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	68db      	ldr	r3, [r3, #12]
 80027de:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80027e4:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80027e6:	6979      	ldr	r1, [r7, #20]
 80027e8:	3348      	adds	r3, #72	; 0x48
 80027ea:	00db      	lsls	r3, r3, #3
 80027ec:	440b      	add	r3, r1
 80027ee:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	699b      	ldr	r3, [r3, #24]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d109      	bne.n	800280c <HAL_CAN_ConfigFilter+0x14c>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80027f8:	697b      	ldr	r3, [r7, #20]
 80027fa:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	43db      	mvns	r3, r3
 8002802:	401a      	ands	r2, r3
 8002804:	697b      	ldr	r3, [r7, #20]
 8002806:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 800280a:	e007      	b.n	800281c <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800280c:	697b      	ldr	r3, [r7, #20]
 800280e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	431a      	orrs	r2, r3
 8002816:	697b      	ldr	r3, [r7, #20]
 8002818:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	691b      	ldr	r3, [r3, #16]
 8002820:	2b00      	cmp	r3, #0
 8002822:	d109      	bne.n	8002838 <HAL_CAN_ConfigFilter+0x178>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002824:	697b      	ldr	r3, [r7, #20]
 8002826:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	43db      	mvns	r3, r3
 800282e:	401a      	ands	r2, r3
 8002830:	697b      	ldr	r3, [r7, #20]
 8002832:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8002836:	e007      	b.n	8002848 <HAL_CAN_ConfigFilter+0x188>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002838:	697b      	ldr	r3, [r7, #20]
 800283a:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	431a      	orrs	r2, r3
 8002842:	697b      	ldr	r3, [r7, #20]
 8002844:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	6a1b      	ldr	r3, [r3, #32]
 800284c:	2b01      	cmp	r3, #1
 800284e:	d107      	bne.n	8002860 <HAL_CAN_ConfigFilter+0x1a0>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002850:	697b      	ldr	r3, [r7, #20]
 8002852:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	431a      	orrs	r2, r3
 800285a:	697b      	ldr	r3, [r7, #20]
 800285c:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002860:	697b      	ldr	r3, [r7, #20]
 8002862:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002866:	f023 0201 	bic.w	r2, r3, #1
 800286a:	697b      	ldr	r3, [r7, #20]
 800286c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8002870:	2300      	movs	r3, #0
 8002872:	e006      	b.n	8002882 <HAL_CAN_ConfigFilter+0x1c2>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002878:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002880:	2301      	movs	r3, #1
  }
}
 8002882:	4618      	mov	r0, r3
 8002884:	371c      	adds	r7, #28
 8002886:	46bd      	mov	sp, r7
 8002888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288c:	4770      	bx	lr
 800288e:	bf00      	nop
 8002890:	40006c00 	.word	0x40006c00
 8002894:	40006400 	.word	0x40006400

08002898 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b084      	sub	sp, #16
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80028a6:	b2db      	uxtb	r3, r3
 80028a8:	2b01      	cmp	r3, #1
 80028aa:	d12e      	bne.n	800290a <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2202      	movs	r2, #2
 80028b0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	681a      	ldr	r2, [r3, #0]
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f022 0201 	bic.w	r2, r2, #1
 80028c2:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80028c4:	f7ff fdd2 	bl	800246c <HAL_GetTick>
 80028c8:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80028ca:	e012      	b.n	80028f2 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80028cc:	f7ff fdce 	bl	800246c <HAL_GetTick>
 80028d0:	4602      	mov	r2, r0
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	1ad3      	subs	r3, r2, r3
 80028d6:	2b0a      	cmp	r3, #10
 80028d8:	d90b      	bls.n	80028f2 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028de:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	2205      	movs	r2, #5
 80028ea:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80028ee:	2301      	movs	r3, #1
 80028f0:	e012      	b.n	8002918 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	685b      	ldr	r3, [r3, #4]
 80028f8:	f003 0301 	and.w	r3, r3, #1
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d1e5      	bne.n	80028cc <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2200      	movs	r2, #0
 8002904:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8002906:	2300      	movs	r3, #0
 8002908:	e006      	b.n	8002918 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800290e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002916:	2301      	movs	r3, #1
  }
}
 8002918:	4618      	mov	r0, r3
 800291a:	3710      	adds	r7, #16
 800291c:	46bd      	mov	sp, r7
 800291e:	bd80      	pop	{r7, pc}

08002920 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002920:	b480      	push	{r7}
 8002922:	b085      	sub	sp, #20
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
 8002928:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002930:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002932:	7bfb      	ldrb	r3, [r7, #15]
 8002934:	2b01      	cmp	r3, #1
 8002936:	d002      	beq.n	800293e <HAL_CAN_ActivateNotification+0x1e>
 8002938:	7bfb      	ldrb	r3, [r7, #15]
 800293a:	2b02      	cmp	r3, #2
 800293c:	d109      	bne.n	8002952 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	6959      	ldr	r1, [r3, #20]
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	683a      	ldr	r2, [r7, #0]
 800294a:	430a      	orrs	r2, r1
 800294c:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800294e:	2300      	movs	r3, #0
 8002950:	e006      	b.n	8002960 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002956:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800295e:	2301      	movs	r3, #1
  }
}
 8002960:	4618      	mov	r0, r3
 8002962:	3714      	adds	r7, #20
 8002964:	46bd      	mov	sp, r7
 8002966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296a:	4770      	bx	lr

0800296c <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b08a      	sub	sp, #40	; 0x28
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002974:	2300      	movs	r3, #0
 8002976:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	695b      	ldr	r3, [r3, #20]
 800297e:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	689b      	ldr	r3, [r3, #8]
 800298e:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	68db      	ldr	r3, [r3, #12]
 8002996:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	691b      	ldr	r3, [r3, #16]
 800299e:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	699b      	ldr	r3, [r3, #24]
 80029a6:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80029a8:	6a3b      	ldr	r3, [r7, #32]
 80029aa:	f003 0301 	and.w	r3, r3, #1
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d07c      	beq.n	8002aac <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80029b2:	69bb      	ldr	r3, [r7, #24]
 80029b4:	f003 0301 	and.w	r3, r3, #1
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d023      	beq.n	8002a04 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	2201      	movs	r2, #1
 80029c2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80029c4:	69bb      	ldr	r3, [r7, #24]
 80029c6:	f003 0302 	and.w	r3, r3, #2
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d003      	beq.n	80029d6 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80029ce:	6878      	ldr	r0, [r7, #4]
 80029d0:	f000 f97d 	bl	8002cce <HAL_CAN_TxMailbox0CompleteCallback>
 80029d4:	e016      	b.n	8002a04 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80029d6:	69bb      	ldr	r3, [r7, #24]
 80029d8:	f003 0304 	and.w	r3, r3, #4
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d004      	beq.n	80029ea <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80029e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029e2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80029e6:	627b      	str	r3, [r7, #36]	; 0x24
 80029e8:	e00c      	b.n	8002a04 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80029ea:	69bb      	ldr	r3, [r7, #24]
 80029ec:	f003 0308 	and.w	r3, r3, #8
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d004      	beq.n	80029fe <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80029f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029f6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80029fa:	627b      	str	r3, [r7, #36]	; 0x24
 80029fc:	e002      	b.n	8002a04 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80029fe:	6878      	ldr	r0, [r7, #4]
 8002a00:	f000 f983 	bl	8002d0a <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002a04:	69bb      	ldr	r3, [r7, #24]
 8002a06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d024      	beq.n	8002a58 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002a16:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002a18:	69bb      	ldr	r3, [r7, #24]
 8002a1a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d003      	beq.n	8002a2a <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002a22:	6878      	ldr	r0, [r7, #4]
 8002a24:	f000 f95d 	bl	8002ce2 <HAL_CAN_TxMailbox1CompleteCallback>
 8002a28:	e016      	b.n	8002a58 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002a2a:	69bb      	ldr	r3, [r7, #24]
 8002a2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d004      	beq.n	8002a3e <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002a34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a36:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002a3a:	627b      	str	r3, [r7, #36]	; 0x24
 8002a3c:	e00c      	b.n	8002a58 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002a3e:	69bb      	ldr	r3, [r7, #24]
 8002a40:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d004      	beq.n	8002a52 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002a48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a4a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a4e:	627b      	str	r3, [r7, #36]	; 0x24
 8002a50:	e002      	b.n	8002a58 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002a52:	6878      	ldr	r0, [r7, #4]
 8002a54:	f000 f963 	bl	8002d1e <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002a58:	69bb      	ldr	r3, [r7, #24]
 8002a5a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d024      	beq.n	8002aac <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002a6a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002a6c:	69bb      	ldr	r3, [r7, #24]
 8002a6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d003      	beq.n	8002a7e <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002a76:	6878      	ldr	r0, [r7, #4]
 8002a78:	f000 f93d 	bl	8002cf6 <HAL_CAN_TxMailbox2CompleteCallback>
 8002a7c:	e016      	b.n	8002aac <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002a7e:	69bb      	ldr	r3, [r7, #24]
 8002a80:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d004      	beq.n	8002a92 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002a88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a8a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002a8e:	627b      	str	r3, [r7, #36]	; 0x24
 8002a90:	e00c      	b.n	8002aac <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002a92:	69bb      	ldr	r3, [r7, #24]
 8002a94:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d004      	beq.n	8002aa6 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a9e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002aa2:	627b      	str	r3, [r7, #36]	; 0x24
 8002aa4:	e002      	b.n	8002aac <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002aa6:	6878      	ldr	r0, [r7, #4]
 8002aa8:	f000 f943 	bl	8002d32 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002aac:	6a3b      	ldr	r3, [r7, #32]
 8002aae:	f003 0308 	and.w	r3, r3, #8
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d00c      	beq.n	8002ad0 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002ab6:	697b      	ldr	r3, [r7, #20]
 8002ab8:	f003 0310 	and.w	r3, r3, #16
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d007      	beq.n	8002ad0 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002ac0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ac2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002ac6:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	2210      	movs	r2, #16
 8002ace:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002ad0:	6a3b      	ldr	r3, [r7, #32]
 8002ad2:	f003 0304 	and.w	r3, r3, #4
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d00b      	beq.n	8002af2 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002ada:	697b      	ldr	r3, [r7, #20]
 8002adc:	f003 0308 	and.w	r3, r3, #8
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d006      	beq.n	8002af2 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	2208      	movs	r2, #8
 8002aea:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002aec:	6878      	ldr	r0, [r7, #4]
 8002aee:	f000 f934 	bl	8002d5a <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002af2:	6a3b      	ldr	r3, [r7, #32]
 8002af4:	f003 0302 	and.w	r3, r3, #2
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d009      	beq.n	8002b10 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	68db      	ldr	r3, [r3, #12]
 8002b02:	f003 0303 	and.w	r3, r3, #3
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d002      	beq.n	8002b10 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002b0a:	6878      	ldr	r0, [r7, #4]
 8002b0c:	f000 f91b 	bl	8002d46 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002b10:	6a3b      	ldr	r3, [r7, #32]
 8002b12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d00c      	beq.n	8002b34 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002b1a:	693b      	ldr	r3, [r7, #16]
 8002b1c:	f003 0310 	and.w	r3, r3, #16
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d007      	beq.n	8002b34 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002b24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b26:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002b2a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	2210      	movs	r2, #16
 8002b32:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002b34:	6a3b      	ldr	r3, [r7, #32]
 8002b36:	f003 0320 	and.w	r3, r3, #32
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d00b      	beq.n	8002b56 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002b3e:	693b      	ldr	r3, [r7, #16]
 8002b40:	f003 0308 	and.w	r3, r3, #8
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d006      	beq.n	8002b56 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	2208      	movs	r2, #8
 8002b4e:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002b50:	6878      	ldr	r0, [r7, #4]
 8002b52:	f000 f916 	bl	8002d82 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002b56:	6a3b      	ldr	r3, [r7, #32]
 8002b58:	f003 0310 	and.w	r3, r3, #16
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d009      	beq.n	8002b74 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	691b      	ldr	r3, [r3, #16]
 8002b66:	f003 0303 	and.w	r3, r3, #3
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d002      	beq.n	8002b74 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002b6e:	6878      	ldr	r0, [r7, #4]
 8002b70:	f000 f8fd 	bl	8002d6e <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002b74:	6a3b      	ldr	r3, [r7, #32]
 8002b76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d00b      	beq.n	8002b96 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002b7e:	69fb      	ldr	r3, [r7, #28]
 8002b80:	f003 0310 	and.w	r3, r3, #16
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d006      	beq.n	8002b96 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	2210      	movs	r2, #16
 8002b8e:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002b90:	6878      	ldr	r0, [r7, #4]
 8002b92:	f000 f900 	bl	8002d96 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002b96:	6a3b      	ldr	r3, [r7, #32]
 8002b98:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d00b      	beq.n	8002bb8 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002ba0:	69fb      	ldr	r3, [r7, #28]
 8002ba2:	f003 0308 	and.w	r3, r3, #8
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d006      	beq.n	8002bb8 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	2208      	movs	r2, #8
 8002bb0:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002bb2:	6878      	ldr	r0, [r7, #4]
 8002bb4:	f000 f8f9 	bl	8002daa <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002bb8:	6a3b      	ldr	r3, [r7, #32]
 8002bba:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d075      	beq.n	8002cae <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002bc2:	69fb      	ldr	r3, [r7, #28]
 8002bc4:	f003 0304 	and.w	r3, r3, #4
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d06c      	beq.n	8002ca6 <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002bcc:	6a3b      	ldr	r3, [r7, #32]
 8002bce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d008      	beq.n	8002be8 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d003      	beq.n	8002be8 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002be0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002be2:	f043 0301 	orr.w	r3, r3, #1
 8002be6:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002be8:	6a3b      	ldr	r3, [r7, #32]
 8002bea:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d008      	beq.n	8002c04 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d003      	beq.n	8002c04 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002bfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bfe:	f043 0302 	orr.w	r3, r3, #2
 8002c02:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002c04:	6a3b      	ldr	r3, [r7, #32]
 8002c06:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d008      	beq.n	8002c20 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d003      	beq.n	8002c20 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002c18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c1a:	f043 0304 	orr.w	r3, r3, #4
 8002c1e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002c20:	6a3b      	ldr	r3, [r7, #32]
 8002c22:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d03d      	beq.n	8002ca6 <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d038      	beq.n	8002ca6 <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002c3a:	2b30      	cmp	r3, #48	; 0x30
 8002c3c:	d017      	beq.n	8002c6e <HAL_CAN_IRQHandler+0x302>
 8002c3e:	2b30      	cmp	r3, #48	; 0x30
 8002c40:	d804      	bhi.n	8002c4c <HAL_CAN_IRQHandler+0x2e0>
 8002c42:	2b10      	cmp	r3, #16
 8002c44:	d009      	beq.n	8002c5a <HAL_CAN_IRQHandler+0x2ee>
 8002c46:	2b20      	cmp	r3, #32
 8002c48:	d00c      	beq.n	8002c64 <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002c4a:	e024      	b.n	8002c96 <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 8002c4c:	2b50      	cmp	r3, #80	; 0x50
 8002c4e:	d018      	beq.n	8002c82 <HAL_CAN_IRQHandler+0x316>
 8002c50:	2b60      	cmp	r3, #96	; 0x60
 8002c52:	d01b      	beq.n	8002c8c <HAL_CAN_IRQHandler+0x320>
 8002c54:	2b40      	cmp	r3, #64	; 0x40
 8002c56:	d00f      	beq.n	8002c78 <HAL_CAN_IRQHandler+0x30c>
            break;
 8002c58:	e01d      	b.n	8002c96 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 8002c5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c5c:	f043 0308 	orr.w	r3, r3, #8
 8002c60:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002c62:	e018      	b.n	8002c96 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002c64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c66:	f043 0310 	orr.w	r3, r3, #16
 8002c6a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002c6c:	e013      	b.n	8002c96 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002c6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c70:	f043 0320 	orr.w	r3, r3, #32
 8002c74:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002c76:	e00e      	b.n	8002c96 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 8002c78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c7a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002c7e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002c80:	e009      	b.n	8002c96 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 8002c82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002c88:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002c8a:	e004      	b.n	8002c96 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002c8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c8e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c92:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002c94:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	699a      	ldr	r2, [r3, #24]
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002ca4:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	2204      	movs	r2, #4
 8002cac:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d008      	beq.n	8002cc6 <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002cb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cba:	431a      	orrs	r2, r3
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002cc0:	6878      	ldr	r0, [r7, #4]
 8002cc2:	f000 f87c 	bl	8002dbe <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8002cc6:	bf00      	nop
 8002cc8:	3728      	adds	r7, #40	; 0x28
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd80      	pop	{r7, pc}

08002cce <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002cce:	b480      	push	{r7}
 8002cd0:	b083      	sub	sp, #12
 8002cd2:	af00      	add	r7, sp, #0
 8002cd4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8002cd6:	bf00      	nop
 8002cd8:	370c      	adds	r7, #12
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce0:	4770      	bx	lr

08002ce2 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002ce2:	b480      	push	{r7}
 8002ce4:	b083      	sub	sp, #12
 8002ce6:	af00      	add	r7, sp, #0
 8002ce8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8002cea:	bf00      	nop
 8002cec:	370c      	adds	r7, #12
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf4:	4770      	bx	lr

08002cf6 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002cf6:	b480      	push	{r7}
 8002cf8:	b083      	sub	sp, #12
 8002cfa:	af00      	add	r7, sp, #0
 8002cfc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002cfe:	bf00      	nop
 8002d00:	370c      	adds	r7, #12
 8002d02:	46bd      	mov	sp, r7
 8002d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d08:	4770      	bx	lr

08002d0a <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002d0a:	b480      	push	{r7}
 8002d0c:	b083      	sub	sp, #12
 8002d0e:	af00      	add	r7, sp, #0
 8002d10:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002d12:	bf00      	nop
 8002d14:	370c      	adds	r7, #12
 8002d16:	46bd      	mov	sp, r7
 8002d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1c:	4770      	bx	lr

08002d1e <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002d1e:	b480      	push	{r7}
 8002d20:	b083      	sub	sp, #12
 8002d22:	af00      	add	r7, sp, #0
 8002d24:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002d26:	bf00      	nop
 8002d28:	370c      	adds	r7, #12
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d30:	4770      	bx	lr

08002d32 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002d32:	b480      	push	{r7}
 8002d34:	b083      	sub	sp, #12
 8002d36:	af00      	add	r7, sp, #0
 8002d38:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002d3a:	bf00      	nop
 8002d3c:	370c      	adds	r7, #12
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d44:	4770      	bx	lr

08002d46 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002d46:	b480      	push	{r7}
 8002d48:	b083      	sub	sp, #12
 8002d4a:	af00      	add	r7, sp, #0
 8002d4c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8002d4e:	bf00      	nop
 8002d50:	370c      	adds	r7, #12
 8002d52:	46bd      	mov	sp, r7
 8002d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d58:	4770      	bx	lr

08002d5a <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8002d5a:	b480      	push	{r7}
 8002d5c:	b083      	sub	sp, #12
 8002d5e:	af00      	add	r7, sp, #0
 8002d60:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002d62:	bf00      	nop
 8002d64:	370c      	adds	r7, #12
 8002d66:	46bd      	mov	sp, r7
 8002d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6c:	4770      	bx	lr

08002d6e <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002d6e:	b480      	push	{r7}
 8002d70:	b083      	sub	sp, #12
 8002d72:	af00      	add	r7, sp, #0
 8002d74:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8002d76:	bf00      	nop
 8002d78:	370c      	adds	r7, #12
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d80:	4770      	bx	lr

08002d82 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002d82:	b480      	push	{r7}
 8002d84:	b083      	sub	sp, #12
 8002d86:	af00      	add	r7, sp, #0
 8002d88:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002d8a:	bf00      	nop
 8002d8c:	370c      	adds	r7, #12
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d94:	4770      	bx	lr

08002d96 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002d96:	b480      	push	{r7}
 8002d98:	b083      	sub	sp, #12
 8002d9a:	af00      	add	r7, sp, #0
 8002d9c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8002d9e:	bf00      	nop
 8002da0:	370c      	adds	r7, #12
 8002da2:	46bd      	mov	sp, r7
 8002da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da8:	4770      	bx	lr

08002daa <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8002daa:	b480      	push	{r7}
 8002dac:	b083      	sub	sp, #12
 8002dae:	af00      	add	r7, sp, #0
 8002db0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8002db2:	bf00      	nop
 8002db4:	370c      	adds	r7, #12
 8002db6:	46bd      	mov	sp, r7
 8002db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbc:	4770      	bx	lr

08002dbe <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8002dbe:	b480      	push	{r7}
 8002dc0:	b083      	sub	sp, #12
 8002dc2:	af00      	add	r7, sp, #0
 8002dc4:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8002dc6:	bf00      	nop
 8002dc8:	370c      	adds	r7, #12
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd0:	4770      	bx	lr
	...

08002dd4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002dd4:	b480      	push	{r7}
 8002dd6:	b085      	sub	sp, #20
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	f003 0307 	and.w	r3, r3, #7
 8002de2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002de4:	4b0c      	ldr	r3, [pc, #48]	; (8002e18 <__NVIC_SetPriorityGrouping+0x44>)
 8002de6:	68db      	ldr	r3, [r3, #12]
 8002de8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002dea:	68ba      	ldr	r2, [r7, #8]
 8002dec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002df0:	4013      	ands	r3, r2
 8002df2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002df8:	68bb      	ldr	r3, [r7, #8]
 8002dfa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002dfc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002e00:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002e04:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e06:	4a04      	ldr	r2, [pc, #16]	; (8002e18 <__NVIC_SetPriorityGrouping+0x44>)
 8002e08:	68bb      	ldr	r3, [r7, #8]
 8002e0a:	60d3      	str	r3, [r2, #12]
}
 8002e0c:	bf00      	nop
 8002e0e:	3714      	adds	r7, #20
 8002e10:	46bd      	mov	sp, r7
 8002e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e16:	4770      	bx	lr
 8002e18:	e000ed00 	.word	0xe000ed00

08002e1c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e20:	4b04      	ldr	r3, [pc, #16]	; (8002e34 <__NVIC_GetPriorityGrouping+0x18>)
 8002e22:	68db      	ldr	r3, [r3, #12]
 8002e24:	0a1b      	lsrs	r3, r3, #8
 8002e26:	f003 0307 	and.w	r3, r3, #7
}
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e32:	4770      	bx	lr
 8002e34:	e000ed00 	.word	0xe000ed00

08002e38 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	b083      	sub	sp, #12
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	4603      	mov	r3, r0
 8002e40:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	db0b      	blt.n	8002e62 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e4a:	79fb      	ldrb	r3, [r7, #7]
 8002e4c:	f003 021f 	and.w	r2, r3, #31
 8002e50:	4907      	ldr	r1, [pc, #28]	; (8002e70 <__NVIC_EnableIRQ+0x38>)
 8002e52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e56:	095b      	lsrs	r3, r3, #5
 8002e58:	2001      	movs	r0, #1
 8002e5a:	fa00 f202 	lsl.w	r2, r0, r2
 8002e5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002e62:	bf00      	nop
 8002e64:	370c      	adds	r7, #12
 8002e66:	46bd      	mov	sp, r7
 8002e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6c:	4770      	bx	lr
 8002e6e:	bf00      	nop
 8002e70:	e000e100 	.word	0xe000e100

08002e74 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002e74:	b480      	push	{r7}
 8002e76:	b083      	sub	sp, #12
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	4603      	mov	r3, r0
 8002e7c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	db10      	blt.n	8002ea8 <__NVIC_DisableIRQ+0x34>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e86:	79fb      	ldrb	r3, [r7, #7]
 8002e88:	f003 021f 	and.w	r2, r3, #31
 8002e8c:	4909      	ldr	r1, [pc, #36]	; (8002eb4 <__NVIC_DisableIRQ+0x40>)
 8002e8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e92:	095b      	lsrs	r3, r3, #5
 8002e94:	2001      	movs	r0, #1
 8002e96:	fa00 f202 	lsl.w	r2, r0, r2
 8002e9a:	3320      	adds	r3, #32
 8002e9c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002ea0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002ea4:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 8002ea8:	bf00      	nop
 8002eaa:	370c      	adds	r7, #12
 8002eac:	46bd      	mov	sp, r7
 8002eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb2:	4770      	bx	lr
 8002eb4:	e000e100 	.word	0xe000e100

08002eb8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	b083      	sub	sp, #12
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	6039      	str	r1, [r7, #0]
 8002ec2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ec4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	db0a      	blt.n	8002ee2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	b2da      	uxtb	r2, r3
 8002ed0:	490c      	ldr	r1, [pc, #48]	; (8002f04 <__NVIC_SetPriority+0x4c>)
 8002ed2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ed6:	0112      	lsls	r2, r2, #4
 8002ed8:	b2d2      	uxtb	r2, r2
 8002eda:	440b      	add	r3, r1
 8002edc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ee0:	e00a      	b.n	8002ef8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	b2da      	uxtb	r2, r3
 8002ee6:	4908      	ldr	r1, [pc, #32]	; (8002f08 <__NVIC_SetPriority+0x50>)
 8002ee8:	79fb      	ldrb	r3, [r7, #7]
 8002eea:	f003 030f 	and.w	r3, r3, #15
 8002eee:	3b04      	subs	r3, #4
 8002ef0:	0112      	lsls	r2, r2, #4
 8002ef2:	b2d2      	uxtb	r2, r2
 8002ef4:	440b      	add	r3, r1
 8002ef6:	761a      	strb	r2, [r3, #24]
}
 8002ef8:	bf00      	nop
 8002efa:	370c      	adds	r7, #12
 8002efc:	46bd      	mov	sp, r7
 8002efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f02:	4770      	bx	lr
 8002f04:	e000e100 	.word	0xe000e100
 8002f08:	e000ed00 	.word	0xe000ed00

08002f0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	b089      	sub	sp, #36	; 0x24
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	60f8      	str	r0, [r7, #12]
 8002f14:	60b9      	str	r1, [r7, #8]
 8002f16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	f003 0307 	and.w	r3, r3, #7
 8002f1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f20:	69fb      	ldr	r3, [r7, #28]
 8002f22:	f1c3 0307 	rsb	r3, r3, #7
 8002f26:	2b04      	cmp	r3, #4
 8002f28:	bf28      	it	cs
 8002f2a:	2304      	movcs	r3, #4
 8002f2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f2e:	69fb      	ldr	r3, [r7, #28]
 8002f30:	3304      	adds	r3, #4
 8002f32:	2b06      	cmp	r3, #6
 8002f34:	d902      	bls.n	8002f3c <NVIC_EncodePriority+0x30>
 8002f36:	69fb      	ldr	r3, [r7, #28]
 8002f38:	3b03      	subs	r3, #3
 8002f3a:	e000      	b.n	8002f3e <NVIC_EncodePriority+0x32>
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f40:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002f44:	69bb      	ldr	r3, [r7, #24]
 8002f46:	fa02 f303 	lsl.w	r3, r2, r3
 8002f4a:	43da      	mvns	r2, r3
 8002f4c:	68bb      	ldr	r3, [r7, #8]
 8002f4e:	401a      	ands	r2, r3
 8002f50:	697b      	ldr	r3, [r7, #20]
 8002f52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f54:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002f58:	697b      	ldr	r3, [r7, #20]
 8002f5a:	fa01 f303 	lsl.w	r3, r1, r3
 8002f5e:	43d9      	mvns	r1, r3
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f64:	4313      	orrs	r3, r2
         );
}
 8002f66:	4618      	mov	r0, r3
 8002f68:	3724      	adds	r7, #36	; 0x24
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f70:	4770      	bx	lr
	...

08002f74 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8002f74:	b480      	push	{r7}
 8002f76:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8002f78:	f3bf 8f4f 	dsb	sy
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002f7c:	4b05      	ldr	r3, [pc, #20]	; (8002f94 <__NVIC_SystemReset+0x20>)
 8002f7e:	68db      	ldr	r3, [r3, #12]
 8002f80:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002f84:	4903      	ldr	r1, [pc, #12]	; (8002f94 <__NVIC_SystemReset+0x20>)
 8002f86:	4b04      	ldr	r3, [pc, #16]	; (8002f98 <__NVIC_SystemReset+0x24>)
 8002f88:	4313      	orrs	r3, r2
 8002f8a:	60cb      	str	r3, [r1, #12]
 8002f8c:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8002f90:	bf00      	nop
 8002f92:	e7fd      	b.n	8002f90 <__NVIC_SystemReset+0x1c>
 8002f94:	e000ed00 	.word	0xe000ed00
 8002f98:	05fa0004 	.word	0x05fa0004

08002f9c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b082      	sub	sp, #8
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	3b01      	subs	r3, #1
 8002fa8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002fac:	d301      	bcc.n	8002fb2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002fae:	2301      	movs	r3, #1
 8002fb0:	e00f      	b.n	8002fd2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002fb2:	4a0a      	ldr	r2, [pc, #40]	; (8002fdc <SysTick_Config+0x40>)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	3b01      	subs	r3, #1
 8002fb8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002fba:	210f      	movs	r1, #15
 8002fbc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002fc0:	f7ff ff7a 	bl	8002eb8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002fc4:	4b05      	ldr	r3, [pc, #20]	; (8002fdc <SysTick_Config+0x40>)
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002fca:	4b04      	ldr	r3, [pc, #16]	; (8002fdc <SysTick_Config+0x40>)
 8002fcc:	2207      	movs	r2, #7
 8002fce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002fd0:	2300      	movs	r3, #0
}
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	3708      	adds	r7, #8
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	bd80      	pop	{r7, pc}
 8002fda:	bf00      	nop
 8002fdc:	e000e010 	.word	0xe000e010

08002fe0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b082      	sub	sp, #8
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002fe8:	6878      	ldr	r0, [r7, #4]
 8002fea:	f7ff fef3 	bl	8002dd4 <__NVIC_SetPriorityGrouping>
}
 8002fee:	bf00      	nop
 8002ff0:	3708      	adds	r7, #8
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	bd80      	pop	{r7, pc}

08002ff6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002ff6:	b580      	push	{r7, lr}
 8002ff8:	b086      	sub	sp, #24
 8002ffa:	af00      	add	r7, sp, #0
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	60b9      	str	r1, [r7, #8]
 8003000:	607a      	str	r2, [r7, #4]
 8003002:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003004:	2300      	movs	r3, #0
 8003006:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003008:	f7ff ff08 	bl	8002e1c <__NVIC_GetPriorityGrouping>
 800300c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800300e:	687a      	ldr	r2, [r7, #4]
 8003010:	68b9      	ldr	r1, [r7, #8]
 8003012:	6978      	ldr	r0, [r7, #20]
 8003014:	f7ff ff7a 	bl	8002f0c <NVIC_EncodePriority>
 8003018:	4602      	mov	r2, r0
 800301a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800301e:	4611      	mov	r1, r2
 8003020:	4618      	mov	r0, r3
 8003022:	f7ff ff49 	bl	8002eb8 <__NVIC_SetPriority>
}
 8003026:	bf00      	nop
 8003028:	3718      	adds	r7, #24
 800302a:	46bd      	mov	sp, r7
 800302c:	bd80      	pop	{r7, pc}

0800302e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800302e:	b580      	push	{r7, lr}
 8003030:	b082      	sub	sp, #8
 8003032:	af00      	add	r7, sp, #0
 8003034:	4603      	mov	r3, r0
 8003036:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003038:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800303c:	4618      	mov	r0, r3
 800303e:	f7ff fefb 	bl	8002e38 <__NVIC_EnableIRQ>
}
 8003042:	bf00      	nop
 8003044:	3708      	adds	r7, #8
 8003046:	46bd      	mov	sp, r7
 8003048:	bd80      	pop	{r7, pc}

0800304a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800304a:	b580      	push	{r7, lr}
 800304c:	b082      	sub	sp, #8
 800304e:	af00      	add	r7, sp, #0
 8003050:	4603      	mov	r3, r0
 8003052:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003054:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003058:	4618      	mov	r0, r3
 800305a:	f7ff ff0b 	bl	8002e74 <__NVIC_DisableIRQ>
}
 800305e:	bf00      	nop
 8003060:	3708      	adds	r7, #8
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}

08003066 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8003066:	b580      	push	{r7, lr}
 8003068:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 800306a:	f7ff ff83 	bl	8002f74 <__NVIC_SystemReset>

0800306e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800306e:	b580      	push	{r7, lr}
 8003070:	b082      	sub	sp, #8
 8003072:	af00      	add	r7, sp, #0
 8003074:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003076:	6878      	ldr	r0, [r7, #4]
 8003078:	f7ff ff90 	bl	8002f9c <SysTick_Config>
 800307c:	4603      	mov	r3, r0
}
 800307e:	4618      	mov	r0, r3
 8003080:	3708      	adds	r7, #8
 8003082:	46bd      	mov	sp, r7
 8003084:	bd80      	pop	{r7, pc}

08003086 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8003086:	b580      	push	{r7, lr}
 8003088:	b082      	sub	sp, #8
 800308a:	af00      	add	r7, sp, #0
 800308c:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	2b00      	cmp	r3, #0
 8003092:	d101      	bne.n	8003098 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8003094:	2301      	movs	r3, #1
 8003096:	e00e      	b.n	80030b6 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	795b      	ldrb	r3, [r3, #5]
 800309c:	b2db      	uxtb	r3, r3
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d105      	bne.n	80030ae <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2200      	movs	r2, #0
 80030a6:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80030a8:	6878      	ldr	r0, [r7, #4]
 80030aa:	f7fe ff2b 	bl	8001f04 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	2201      	movs	r2, #1
 80030b2:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80030b4:	2300      	movs	r3, #0
}
 80030b6:	4618      	mov	r0, r3
 80030b8:	3708      	adds	r7, #8
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bd80      	pop	{r7, pc}
	...

080030c0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b086      	sub	sp, #24
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80030c8:	2300      	movs	r3, #0
 80030ca:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80030cc:	f7ff f9ce 	bl	800246c <HAL_GetTick>
 80030d0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d101      	bne.n	80030dc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80030d8:	2301      	movs	r3, #1
 80030da:	e099      	b.n	8003210 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2200      	movs	r2, #0
 80030e0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2202      	movs	r2, #2
 80030e8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	681a      	ldr	r2, [r3, #0]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f022 0201 	bic.w	r2, r2, #1
 80030fa:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80030fc:	e00f      	b.n	800311e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80030fe:	f7ff f9b5 	bl	800246c <HAL_GetTick>
 8003102:	4602      	mov	r2, r0
 8003104:	693b      	ldr	r3, [r7, #16]
 8003106:	1ad3      	subs	r3, r2, r3
 8003108:	2b05      	cmp	r3, #5
 800310a:	d908      	bls.n	800311e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2220      	movs	r2, #32
 8003110:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	2203      	movs	r2, #3
 8003116:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800311a:	2303      	movs	r3, #3
 800311c:	e078      	b.n	8003210 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f003 0301 	and.w	r3, r3, #1
 8003128:	2b00      	cmp	r3, #0
 800312a:	d1e8      	bne.n	80030fe <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003134:	697a      	ldr	r2, [r7, #20]
 8003136:	4b38      	ldr	r3, [pc, #224]	; (8003218 <HAL_DMA_Init+0x158>)
 8003138:	4013      	ands	r3, r2
 800313a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	685a      	ldr	r2, [r3, #4]
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	689b      	ldr	r3, [r3, #8]
 8003144:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800314a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	691b      	ldr	r3, [r3, #16]
 8003150:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003156:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	699b      	ldr	r3, [r3, #24]
 800315c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003162:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6a1b      	ldr	r3, [r3, #32]
 8003168:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800316a:	697a      	ldr	r2, [r7, #20]
 800316c:	4313      	orrs	r3, r2
 800316e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003174:	2b04      	cmp	r3, #4
 8003176:	d107      	bne.n	8003188 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003180:	4313      	orrs	r3, r2
 8003182:	697a      	ldr	r2, [r7, #20]
 8003184:	4313      	orrs	r3, r2
 8003186:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	697a      	ldr	r2, [r7, #20]
 800318e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	695b      	ldr	r3, [r3, #20]
 8003196:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003198:	697b      	ldr	r3, [r7, #20]
 800319a:	f023 0307 	bic.w	r3, r3, #7
 800319e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031a4:	697a      	ldr	r2, [r7, #20]
 80031a6:	4313      	orrs	r3, r2
 80031a8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031ae:	2b04      	cmp	r3, #4
 80031b0:	d117      	bne.n	80031e2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031b6:	697a      	ldr	r2, [r7, #20]
 80031b8:	4313      	orrs	r3, r2
 80031ba:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d00e      	beq.n	80031e2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80031c4:	6878      	ldr	r0, [r7, #4]
 80031c6:	f000 faef 	bl	80037a8 <DMA_CheckFifoParam>
 80031ca:	4603      	mov	r3, r0
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d008      	beq.n	80031e2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2240      	movs	r2, #64	; 0x40
 80031d4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2201      	movs	r2, #1
 80031da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80031de:	2301      	movs	r3, #1
 80031e0:	e016      	b.n	8003210 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	697a      	ldr	r2, [r7, #20]
 80031e8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80031ea:	6878      	ldr	r0, [r7, #4]
 80031ec:	f000 faa6 	bl	800373c <DMA_CalcBaseAndBitshift>
 80031f0:	4603      	mov	r3, r0
 80031f2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031f8:	223f      	movs	r2, #63	; 0x3f
 80031fa:	409a      	lsls	r2, r3
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2200      	movs	r2, #0
 8003204:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	2201      	movs	r2, #1
 800320a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800320e:	2300      	movs	r3, #0
}
 8003210:	4618      	mov	r0, r3
 8003212:	3718      	adds	r7, #24
 8003214:	46bd      	mov	sp, r7
 8003216:	bd80      	pop	{r7, pc}
 8003218:	e010803f 	.word	0xe010803f

0800321c <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b084      	sub	sp, #16
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2b00      	cmp	r3, #0
 8003228:	d101      	bne.n	800322e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800322a:	2301      	movs	r3, #1
 800322c:	e050      	b.n	80032d0 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003234:	b2db      	uxtb	r3, r3
 8003236:	2b02      	cmp	r3, #2
 8003238:	d101      	bne.n	800323e <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 800323a:	2302      	movs	r3, #2
 800323c:	e048      	b.n	80032d0 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	681a      	ldr	r2, [r3, #0]
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f022 0201 	bic.w	r2, r2, #1
 800324c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	2200      	movs	r2, #0
 8003254:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	2200      	movs	r2, #0
 800325c:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	2200      	movs	r2, #0
 8003264:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	2200      	movs	r2, #0
 800326c:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	2200      	movs	r2, #0
 8003274:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	2221      	movs	r2, #33	; 0x21
 800327c:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800327e:	6878      	ldr	r0, [r7, #4]
 8003280:	f000 fa5c 	bl	800373c <DMA_CalcBaseAndBitshift>
 8003284:	4603      	mov	r3, r0
 8003286:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	2200      	movs	r2, #0
 800328c:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2200      	movs	r2, #0
 8003292:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2200      	movs	r2, #0
 8003298:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	2200      	movs	r2, #0
 800329e:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2200      	movs	r2, #0
 80032a4:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2200      	movs	r2, #0
 80032aa:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032b0:	223f      	movs	r2, #63	; 0x3f
 80032b2:	409a      	lsls	r2, r3
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2200      	movs	r2, #0
 80032bc:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2200      	movs	r2, #0
 80032c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2200      	movs	r2, #0
 80032ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80032ce:	2300      	movs	r3, #0
}
 80032d0:	4618      	mov	r0, r3
 80032d2:	3710      	adds	r7, #16
 80032d4:	46bd      	mov	sp, r7
 80032d6:	bd80      	pop	{r7, pc}

080032d8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	b086      	sub	sp, #24
 80032dc:	af00      	add	r7, sp, #0
 80032de:	60f8      	str	r0, [r7, #12]
 80032e0:	60b9      	str	r1, [r7, #8]
 80032e2:	607a      	str	r2, [r7, #4]
 80032e4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80032e6:	2300      	movs	r3, #0
 80032e8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032ee:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80032f6:	2b01      	cmp	r3, #1
 80032f8:	d101      	bne.n	80032fe <HAL_DMA_Start_IT+0x26>
 80032fa:	2302      	movs	r3, #2
 80032fc:	e040      	b.n	8003380 <HAL_DMA_Start_IT+0xa8>
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	2201      	movs	r2, #1
 8003302:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800330c:	b2db      	uxtb	r3, r3
 800330e:	2b01      	cmp	r3, #1
 8003310:	d12f      	bne.n	8003372 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	2202      	movs	r2, #2
 8003316:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	2200      	movs	r2, #0
 800331e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003320:	683b      	ldr	r3, [r7, #0]
 8003322:	687a      	ldr	r2, [r7, #4]
 8003324:	68b9      	ldr	r1, [r7, #8]
 8003326:	68f8      	ldr	r0, [r7, #12]
 8003328:	f000 f9da 	bl	80036e0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003330:	223f      	movs	r2, #63	; 0x3f
 8003332:	409a      	lsls	r2, r3
 8003334:	693b      	ldr	r3, [r7, #16]
 8003336:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	681a      	ldr	r2, [r3, #0]
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f042 0216 	orr.w	r2, r2, #22
 8003346:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800334c:	2b00      	cmp	r3, #0
 800334e:	d007      	beq.n	8003360 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	681a      	ldr	r2, [r3, #0]
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f042 0208 	orr.w	r2, r2, #8
 800335e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	681a      	ldr	r2, [r3, #0]
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f042 0201 	orr.w	r2, r2, #1
 800336e:	601a      	str	r2, [r3, #0]
 8003370:	e005      	b.n	800337e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	2200      	movs	r2, #0
 8003376:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800337a:	2302      	movs	r3, #2
 800337c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800337e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003380:	4618      	mov	r0, r3
 8003382:	3718      	adds	r7, #24
 8003384:	46bd      	mov	sp, r7
 8003386:	bd80      	pop	{r7, pc}

08003388 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003388:	b480      	push	{r7}
 800338a:	b083      	sub	sp, #12
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003396:	b2db      	uxtb	r3, r3
 8003398:	2b02      	cmp	r3, #2
 800339a:	d004      	beq.n	80033a6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2280      	movs	r2, #128	; 0x80
 80033a0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80033a2:	2301      	movs	r3, #1
 80033a4:	e00c      	b.n	80033c0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2205      	movs	r2, #5
 80033aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	681a      	ldr	r2, [r3, #0]
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f022 0201 	bic.w	r2, r2, #1
 80033bc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80033be:	2300      	movs	r3, #0
}
 80033c0:	4618      	mov	r0, r3
 80033c2:	370c      	adds	r7, #12
 80033c4:	46bd      	mov	sp, r7
 80033c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ca:	4770      	bx	lr

080033cc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b086      	sub	sp, #24
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80033d4:	2300      	movs	r3, #0
 80033d6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80033d8:	4b92      	ldr	r3, [pc, #584]	; (8003624 <HAL_DMA_IRQHandler+0x258>)
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4a92      	ldr	r2, [pc, #584]	; (8003628 <HAL_DMA_IRQHandler+0x25c>)
 80033de:	fba2 2303 	umull	r2, r3, r2, r3
 80033e2:	0a9b      	lsrs	r3, r3, #10
 80033e4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033ea:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80033ec:	693b      	ldr	r3, [r7, #16]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033f6:	2208      	movs	r2, #8
 80033f8:	409a      	lsls	r2, r3
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	4013      	ands	r3, r2
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d01a      	beq.n	8003438 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f003 0304 	and.w	r3, r3, #4
 800340c:	2b00      	cmp	r3, #0
 800340e:	d013      	beq.n	8003438 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	681a      	ldr	r2, [r3, #0]
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f022 0204 	bic.w	r2, r2, #4
 800341e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003424:	2208      	movs	r2, #8
 8003426:	409a      	lsls	r2, r3
 8003428:	693b      	ldr	r3, [r7, #16]
 800342a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003430:	f043 0201 	orr.w	r2, r3, #1
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800343c:	2201      	movs	r2, #1
 800343e:	409a      	lsls	r2, r3
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	4013      	ands	r3, r2
 8003444:	2b00      	cmp	r3, #0
 8003446:	d012      	beq.n	800346e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	695b      	ldr	r3, [r3, #20]
 800344e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003452:	2b00      	cmp	r3, #0
 8003454:	d00b      	beq.n	800346e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800345a:	2201      	movs	r2, #1
 800345c:	409a      	lsls	r2, r3
 800345e:	693b      	ldr	r3, [r7, #16]
 8003460:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003466:	f043 0202 	orr.w	r2, r3, #2
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003472:	2204      	movs	r2, #4
 8003474:	409a      	lsls	r2, r3
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	4013      	ands	r3, r2
 800347a:	2b00      	cmp	r3, #0
 800347c:	d012      	beq.n	80034a4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f003 0302 	and.w	r3, r3, #2
 8003488:	2b00      	cmp	r3, #0
 800348a:	d00b      	beq.n	80034a4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003490:	2204      	movs	r2, #4
 8003492:	409a      	lsls	r2, r3
 8003494:	693b      	ldr	r3, [r7, #16]
 8003496:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800349c:	f043 0204 	orr.w	r2, r3, #4
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034a8:	2210      	movs	r2, #16
 80034aa:	409a      	lsls	r2, r3
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	4013      	ands	r3, r2
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d043      	beq.n	800353c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f003 0308 	and.w	r3, r3, #8
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d03c      	beq.n	800353c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034c6:	2210      	movs	r2, #16
 80034c8:	409a      	lsls	r2, r3
 80034ca:	693b      	ldr	r3, [r7, #16]
 80034cc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d018      	beq.n	800350e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d108      	bne.n	80034fc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d024      	beq.n	800353c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034f6:	6878      	ldr	r0, [r7, #4]
 80034f8:	4798      	blx	r3
 80034fa:	e01f      	b.n	800353c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003500:	2b00      	cmp	r3, #0
 8003502:	d01b      	beq.n	800353c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003508:	6878      	ldr	r0, [r7, #4]
 800350a:	4798      	blx	r3
 800350c:	e016      	b.n	800353c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003518:	2b00      	cmp	r3, #0
 800351a:	d107      	bne.n	800352c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	681a      	ldr	r2, [r3, #0]
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f022 0208 	bic.w	r2, r2, #8
 800352a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003530:	2b00      	cmp	r3, #0
 8003532:	d003      	beq.n	800353c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003538:	6878      	ldr	r0, [r7, #4]
 800353a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003540:	2220      	movs	r2, #32
 8003542:	409a      	lsls	r2, r3
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	4013      	ands	r3, r2
 8003548:	2b00      	cmp	r3, #0
 800354a:	f000 808e 	beq.w	800366a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f003 0310 	and.w	r3, r3, #16
 8003558:	2b00      	cmp	r3, #0
 800355a:	f000 8086 	beq.w	800366a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003562:	2220      	movs	r2, #32
 8003564:	409a      	lsls	r2, r3
 8003566:	693b      	ldr	r3, [r7, #16]
 8003568:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003570:	b2db      	uxtb	r3, r3
 8003572:	2b05      	cmp	r3, #5
 8003574:	d136      	bne.n	80035e4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	681a      	ldr	r2, [r3, #0]
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f022 0216 	bic.w	r2, r2, #22
 8003584:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	695a      	ldr	r2, [r3, #20]
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003594:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800359a:	2b00      	cmp	r3, #0
 800359c:	d103      	bne.n	80035a6 <HAL_DMA_IRQHandler+0x1da>
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d007      	beq.n	80035b6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	681a      	ldr	r2, [r3, #0]
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f022 0208 	bic.w	r2, r2, #8
 80035b4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035ba:	223f      	movs	r2, #63	; 0x3f
 80035bc:	409a      	lsls	r2, r3
 80035be:	693b      	ldr	r3, [r7, #16]
 80035c0:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2200      	movs	r2, #0
 80035c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	2201      	movs	r2, #1
 80035ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d07d      	beq.n	80036d6 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80035de:	6878      	ldr	r0, [r7, #4]
 80035e0:	4798      	blx	r3
        }
        return;
 80035e2:	e078      	b.n	80036d6 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d01c      	beq.n	800362c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d108      	bne.n	8003612 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003604:	2b00      	cmp	r3, #0
 8003606:	d030      	beq.n	800366a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800360c:	6878      	ldr	r0, [r7, #4]
 800360e:	4798      	blx	r3
 8003610:	e02b      	b.n	800366a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003616:	2b00      	cmp	r3, #0
 8003618:	d027      	beq.n	800366a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800361e:	6878      	ldr	r0, [r7, #4]
 8003620:	4798      	blx	r3
 8003622:	e022      	b.n	800366a <HAL_DMA_IRQHandler+0x29e>
 8003624:	20000000 	.word	0x20000000
 8003628:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003636:	2b00      	cmp	r3, #0
 8003638:	d10f      	bne.n	800365a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	681a      	ldr	r2, [r3, #0]
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f022 0210 	bic.w	r2, r2, #16
 8003648:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2200      	movs	r2, #0
 800364e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2201      	movs	r2, #1
 8003656:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800365e:	2b00      	cmp	r3, #0
 8003660:	d003      	beq.n	800366a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003666:	6878      	ldr	r0, [r7, #4]
 8003668:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800366e:	2b00      	cmp	r3, #0
 8003670:	d032      	beq.n	80036d8 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003676:	f003 0301 	and.w	r3, r3, #1
 800367a:	2b00      	cmp	r3, #0
 800367c:	d022      	beq.n	80036c4 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	2205      	movs	r2, #5
 8003682:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	681a      	ldr	r2, [r3, #0]
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f022 0201 	bic.w	r2, r2, #1
 8003694:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003696:	68bb      	ldr	r3, [r7, #8]
 8003698:	3301      	adds	r3, #1
 800369a:	60bb      	str	r3, [r7, #8]
 800369c:	697a      	ldr	r2, [r7, #20]
 800369e:	429a      	cmp	r2, r3
 80036a0:	d307      	bcc.n	80036b2 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f003 0301 	and.w	r3, r3, #1
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d1f2      	bne.n	8003696 <HAL_DMA_IRQHandler+0x2ca>
 80036b0:	e000      	b.n	80036b4 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80036b2:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2200      	movs	r2, #0
 80036b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2201      	movs	r2, #1
 80036c0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d005      	beq.n	80036d8 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036d0:	6878      	ldr	r0, [r7, #4]
 80036d2:	4798      	blx	r3
 80036d4:	e000      	b.n	80036d8 <HAL_DMA_IRQHandler+0x30c>
        return;
 80036d6:	bf00      	nop
    }
  }
}
 80036d8:	3718      	adds	r7, #24
 80036da:	46bd      	mov	sp, r7
 80036dc:	bd80      	pop	{r7, pc}
 80036de:	bf00      	nop

080036e0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80036e0:	b480      	push	{r7}
 80036e2:	b085      	sub	sp, #20
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	60f8      	str	r0, [r7, #12]
 80036e8:	60b9      	str	r1, [r7, #8]
 80036ea:	607a      	str	r2, [r7, #4]
 80036ec:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	681a      	ldr	r2, [r3, #0]
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80036fc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	683a      	ldr	r2, [r7, #0]
 8003704:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	689b      	ldr	r3, [r3, #8]
 800370a:	2b40      	cmp	r3, #64	; 0x40
 800370c:	d108      	bne.n	8003720 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	687a      	ldr	r2, [r7, #4]
 8003714:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	68ba      	ldr	r2, [r7, #8]
 800371c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800371e:	e007      	b.n	8003730 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	68ba      	ldr	r2, [r7, #8]
 8003726:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	687a      	ldr	r2, [r7, #4]
 800372e:	60da      	str	r2, [r3, #12]
}
 8003730:	bf00      	nop
 8003732:	3714      	adds	r7, #20
 8003734:	46bd      	mov	sp, r7
 8003736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373a:	4770      	bx	lr

0800373c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800373c:	b480      	push	{r7}
 800373e:	b085      	sub	sp, #20
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	b2db      	uxtb	r3, r3
 800374a:	3b10      	subs	r3, #16
 800374c:	4a14      	ldr	r2, [pc, #80]	; (80037a0 <DMA_CalcBaseAndBitshift+0x64>)
 800374e:	fba2 2303 	umull	r2, r3, r2, r3
 8003752:	091b      	lsrs	r3, r3, #4
 8003754:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003756:	4a13      	ldr	r2, [pc, #76]	; (80037a4 <DMA_CalcBaseAndBitshift+0x68>)
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	4413      	add	r3, r2
 800375c:	781b      	ldrb	r3, [r3, #0]
 800375e:	461a      	mov	r2, r3
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	2b03      	cmp	r3, #3
 8003768:	d909      	bls.n	800377e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003772:	f023 0303 	bic.w	r3, r3, #3
 8003776:	1d1a      	adds	r2, r3, #4
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	659a      	str	r2, [r3, #88]	; 0x58
 800377c:	e007      	b.n	800378e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003786:	f023 0303 	bic.w	r3, r3, #3
 800378a:	687a      	ldr	r2, [r7, #4]
 800378c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003792:	4618      	mov	r0, r3
 8003794:	3714      	adds	r7, #20
 8003796:	46bd      	mov	sp, r7
 8003798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379c:	4770      	bx	lr
 800379e:	bf00      	nop
 80037a0:	aaaaaaab 	.word	0xaaaaaaab
 80037a4:	0800b618 	.word	0x0800b618

080037a8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80037a8:	b480      	push	{r7}
 80037aa:	b085      	sub	sp, #20
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80037b0:	2300      	movs	r3, #0
 80037b2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037b8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	699b      	ldr	r3, [r3, #24]
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d11f      	bne.n	8003802 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80037c2:	68bb      	ldr	r3, [r7, #8]
 80037c4:	2b03      	cmp	r3, #3
 80037c6:	d855      	bhi.n	8003874 <DMA_CheckFifoParam+0xcc>
 80037c8:	a201      	add	r2, pc, #4	; (adr r2, 80037d0 <DMA_CheckFifoParam+0x28>)
 80037ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037ce:	bf00      	nop
 80037d0:	080037e1 	.word	0x080037e1
 80037d4:	080037f3 	.word	0x080037f3
 80037d8:	080037e1 	.word	0x080037e1
 80037dc:	08003875 	.word	0x08003875
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037e4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d045      	beq.n	8003878 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80037ec:	2301      	movs	r3, #1
 80037ee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037f0:	e042      	b.n	8003878 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037f6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80037fa:	d13f      	bne.n	800387c <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80037fc:	2301      	movs	r3, #1
 80037fe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003800:	e03c      	b.n	800387c <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	699b      	ldr	r3, [r3, #24]
 8003806:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800380a:	d121      	bne.n	8003850 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800380c:	68bb      	ldr	r3, [r7, #8]
 800380e:	2b03      	cmp	r3, #3
 8003810:	d836      	bhi.n	8003880 <DMA_CheckFifoParam+0xd8>
 8003812:	a201      	add	r2, pc, #4	; (adr r2, 8003818 <DMA_CheckFifoParam+0x70>)
 8003814:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003818:	08003829 	.word	0x08003829
 800381c:	0800382f 	.word	0x0800382f
 8003820:	08003829 	.word	0x08003829
 8003824:	08003841 	.word	0x08003841
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003828:	2301      	movs	r3, #1
 800382a:	73fb      	strb	r3, [r7, #15]
      break;
 800382c:	e02f      	b.n	800388e <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003832:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003836:	2b00      	cmp	r3, #0
 8003838:	d024      	beq.n	8003884 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800383a:	2301      	movs	r3, #1
 800383c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800383e:	e021      	b.n	8003884 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003844:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003848:	d11e      	bne.n	8003888 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800384a:	2301      	movs	r3, #1
 800384c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800384e:	e01b      	b.n	8003888 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003850:	68bb      	ldr	r3, [r7, #8]
 8003852:	2b02      	cmp	r3, #2
 8003854:	d902      	bls.n	800385c <DMA_CheckFifoParam+0xb4>
 8003856:	2b03      	cmp	r3, #3
 8003858:	d003      	beq.n	8003862 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800385a:	e018      	b.n	800388e <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 800385c:	2301      	movs	r3, #1
 800385e:	73fb      	strb	r3, [r7, #15]
      break;
 8003860:	e015      	b.n	800388e <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003866:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800386a:	2b00      	cmp	r3, #0
 800386c:	d00e      	beq.n	800388c <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800386e:	2301      	movs	r3, #1
 8003870:	73fb      	strb	r3, [r7, #15]
      break;
 8003872:	e00b      	b.n	800388c <DMA_CheckFifoParam+0xe4>
      break;
 8003874:	bf00      	nop
 8003876:	e00a      	b.n	800388e <DMA_CheckFifoParam+0xe6>
      break;
 8003878:	bf00      	nop
 800387a:	e008      	b.n	800388e <DMA_CheckFifoParam+0xe6>
      break;
 800387c:	bf00      	nop
 800387e:	e006      	b.n	800388e <DMA_CheckFifoParam+0xe6>
      break;
 8003880:	bf00      	nop
 8003882:	e004      	b.n	800388e <DMA_CheckFifoParam+0xe6>
      break;
 8003884:	bf00      	nop
 8003886:	e002      	b.n	800388e <DMA_CheckFifoParam+0xe6>
      break;   
 8003888:	bf00      	nop
 800388a:	e000      	b.n	800388e <DMA_CheckFifoParam+0xe6>
      break;
 800388c:	bf00      	nop
    }
  } 
  
  return status; 
 800388e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003890:	4618      	mov	r0, r3
 8003892:	3714      	adds	r7, #20
 8003894:	46bd      	mov	sp, r7
 8003896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389a:	4770      	bx	lr

0800389c <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b086      	sub	sp, #24
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	60f8      	str	r0, [r7, #12]
 80038a4:	60b9      	str	r1, [r7, #8]
 80038a6:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 80038aa:	2301      	movs	r3, #1
 80038ac:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80038ae:	4b23      	ldr	r3, [pc, #140]	; (800393c <HAL_FLASH_Program+0xa0>)
 80038b0:	7e1b      	ldrb	r3, [r3, #24]
 80038b2:	2b01      	cmp	r3, #1
 80038b4:	d101      	bne.n	80038ba <HAL_FLASH_Program+0x1e>
 80038b6:	2302      	movs	r3, #2
 80038b8:	e03b      	b.n	8003932 <HAL_FLASH_Program+0x96>
 80038ba:	4b20      	ldr	r3, [pc, #128]	; (800393c <HAL_FLASH_Program+0xa0>)
 80038bc:	2201      	movs	r2, #1
 80038be:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80038c0:	f24c 3050 	movw	r0, #50000	; 0xc350
 80038c4:	f000 f87c 	bl	80039c0 <FLASH_WaitForLastOperation>
 80038c8:	4603      	mov	r3, r0
 80038ca:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 80038cc:	7dfb      	ldrb	r3, [r7, #23]
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d12b      	bne.n	800392a <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d105      	bne.n	80038e4 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 80038d8:	783b      	ldrb	r3, [r7, #0]
 80038da:	4619      	mov	r1, r3
 80038dc:	68b8      	ldr	r0, [r7, #8]
 80038de:	f000 f925 	bl	8003b2c <FLASH_Program_Byte>
 80038e2:	e016      	b.n	8003912 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	2b01      	cmp	r3, #1
 80038e8:	d105      	bne.n	80038f6 <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 80038ea:	883b      	ldrh	r3, [r7, #0]
 80038ec:	4619      	mov	r1, r3
 80038ee:	68b8      	ldr	r0, [r7, #8]
 80038f0:	f000 f8f8 	bl	8003ae4 <FLASH_Program_HalfWord>
 80038f4:	e00d      	b.n	8003912 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	2b02      	cmp	r3, #2
 80038fa:	d105      	bne.n	8003908 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	4619      	mov	r1, r3
 8003900:	68b8      	ldr	r0, [r7, #8]
 8003902:	f000 f8cd 	bl	8003aa0 <FLASH_Program_Word>
 8003906:	e004      	b.n	8003912 <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8003908:	e9d7 2300 	ldrd	r2, r3, [r7]
 800390c:	68b8      	ldr	r0, [r7, #8]
 800390e:	f000 f897 	bl	8003a40 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003912:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003916:	f000 f853 	bl	80039c0 <FLASH_WaitForLastOperation>
 800391a:	4603      	mov	r3, r0
 800391c:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 800391e:	4b08      	ldr	r3, [pc, #32]	; (8003940 <HAL_FLASH_Program+0xa4>)
 8003920:	691b      	ldr	r3, [r3, #16]
 8003922:	4a07      	ldr	r2, [pc, #28]	; (8003940 <HAL_FLASH_Program+0xa4>)
 8003924:	f023 0301 	bic.w	r3, r3, #1
 8003928:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800392a:	4b04      	ldr	r3, [pc, #16]	; (800393c <HAL_FLASH_Program+0xa0>)
 800392c:	2200      	movs	r2, #0
 800392e:	761a      	strb	r2, [r3, #24]
  
  return status;
 8003930:	7dfb      	ldrb	r3, [r7, #23]
}
 8003932:	4618      	mov	r0, r3
 8003934:	3718      	adds	r7, #24
 8003936:	46bd      	mov	sp, r7
 8003938:	bd80      	pop	{r7, pc}
 800393a:	bf00      	nop
 800393c:	200003d8 	.word	0x200003d8
 8003940:	40023c00 	.word	0x40023c00

08003944 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8003944:	b480      	push	{r7}
 8003946:	b083      	sub	sp, #12
 8003948:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800394a:	2300      	movs	r3, #0
 800394c:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800394e:	4b0b      	ldr	r3, [pc, #44]	; (800397c <HAL_FLASH_Unlock+0x38>)
 8003950:	691b      	ldr	r3, [r3, #16]
 8003952:	2b00      	cmp	r3, #0
 8003954:	da0b      	bge.n	800396e <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8003956:	4b09      	ldr	r3, [pc, #36]	; (800397c <HAL_FLASH_Unlock+0x38>)
 8003958:	4a09      	ldr	r2, [pc, #36]	; (8003980 <HAL_FLASH_Unlock+0x3c>)
 800395a:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800395c:	4b07      	ldr	r3, [pc, #28]	; (800397c <HAL_FLASH_Unlock+0x38>)
 800395e:	4a09      	ldr	r2, [pc, #36]	; (8003984 <HAL_FLASH_Unlock+0x40>)
 8003960:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003962:	4b06      	ldr	r3, [pc, #24]	; (800397c <HAL_FLASH_Unlock+0x38>)
 8003964:	691b      	ldr	r3, [r3, #16]
 8003966:	2b00      	cmp	r3, #0
 8003968:	da01      	bge.n	800396e <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 800396a:	2301      	movs	r3, #1
 800396c:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800396e:	79fb      	ldrb	r3, [r7, #7]
}
 8003970:	4618      	mov	r0, r3
 8003972:	370c      	adds	r7, #12
 8003974:	46bd      	mov	sp, r7
 8003976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397a:	4770      	bx	lr
 800397c:	40023c00 	.word	0x40023c00
 8003980:	45670123 	.word	0x45670123
 8003984:	cdef89ab 	.word	0xcdef89ab

08003988 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8003988:	b480      	push	{r7}
 800398a:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 800398c:	4b05      	ldr	r3, [pc, #20]	; (80039a4 <HAL_FLASH_Lock+0x1c>)
 800398e:	691b      	ldr	r3, [r3, #16]
 8003990:	4a04      	ldr	r2, [pc, #16]	; (80039a4 <HAL_FLASH_Lock+0x1c>)
 8003992:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003996:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8003998:	2300      	movs	r3, #0
}
 800399a:	4618      	mov	r0, r3
 800399c:	46bd      	mov	sp, r7
 800399e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a2:	4770      	bx	lr
 80039a4:	40023c00 	.word	0x40023c00

080039a8 <HAL_FLASH_GetError>:
  *            @arg HAL_FLASH_ERROR_PGA: FLASH Programming Alignment error flag
  *            @arg HAL_FLASH_ERROR_WRP: FLASH Write protected error flag
  *            @arg HAL_FLASH_ERROR_OPERATION: FLASH operation Error flag 
  */
uint32_t HAL_FLASH_GetError(void)
{ 
 80039a8:	b480      	push	{r7}
 80039aa:	af00      	add	r7, sp, #0
   return pFlash.ErrorCode;
 80039ac:	4b03      	ldr	r3, [pc, #12]	; (80039bc <HAL_FLASH_GetError+0x14>)
 80039ae:	69db      	ldr	r3, [r3, #28]
}  
 80039b0:	4618      	mov	r0, r3
 80039b2:	46bd      	mov	sp, r7
 80039b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b8:	4770      	bx	lr
 80039ba:	bf00      	nop
 80039bc:	200003d8 	.word	0x200003d8

080039c0 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b084      	sub	sp, #16
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80039c8:	2300      	movs	r3, #0
 80039ca:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80039cc:	4b1a      	ldr	r3, [pc, #104]	; (8003a38 <FLASH_WaitForLastOperation+0x78>)
 80039ce:	2200      	movs	r2, #0
 80039d0:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 80039d2:	f7fe fd4b 	bl	800246c <HAL_GetTick>
 80039d6:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80039d8:	e010      	b.n	80039fc <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80039e0:	d00c      	beq.n	80039fc <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d007      	beq.n	80039f8 <FLASH_WaitForLastOperation+0x38>
 80039e8:	f7fe fd40 	bl	800246c <HAL_GetTick>
 80039ec:	4602      	mov	r2, r0
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	1ad3      	subs	r3, r2, r3
 80039f2:	687a      	ldr	r2, [r7, #4]
 80039f4:	429a      	cmp	r2, r3
 80039f6:	d201      	bcs.n	80039fc <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 80039f8:	2303      	movs	r3, #3
 80039fa:	e019      	b.n	8003a30 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80039fc:	4b0f      	ldr	r3, [pc, #60]	; (8003a3c <FLASH_WaitForLastOperation+0x7c>)
 80039fe:	68db      	ldr	r3, [r3, #12]
 8003a00:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d1e8      	bne.n	80039da <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8003a08:	4b0c      	ldr	r3, [pc, #48]	; (8003a3c <FLASH_WaitForLastOperation+0x7c>)
 8003a0a:	68db      	ldr	r3, [r3, #12]
 8003a0c:	f003 0301 	and.w	r3, r3, #1
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d002      	beq.n	8003a1a <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8003a14:	4b09      	ldr	r3, [pc, #36]	; (8003a3c <FLASH_WaitForLastOperation+0x7c>)
 8003a16:	2201      	movs	r2, #1
 8003a18:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8003a1a:	4b08      	ldr	r3, [pc, #32]	; (8003a3c <FLASH_WaitForLastOperation+0x7c>)
 8003a1c:	68db      	ldr	r3, [r3, #12]
 8003a1e:	f403 73f9 	and.w	r3, r3, #498	; 0x1f2
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d003      	beq.n	8003a2e <FLASH_WaitForLastOperation+0x6e>
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8003a26:	f000 f8a3 	bl	8003b70 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	e000      	b.n	8003a30 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8003a2e:	2300      	movs	r3, #0
  
}  
 8003a30:	4618      	mov	r0, r3
 8003a32:	3710      	adds	r7, #16
 8003a34:	46bd      	mov	sp, r7
 8003a36:	bd80      	pop	{r7, pc}
 8003a38:	200003d8 	.word	0x200003d8
 8003a3c:	40023c00 	.word	0x40023c00

08003a40 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8003a40:	b490      	push	{r4, r7}
 8003a42:	b084      	sub	sp, #16
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	60f8      	str	r0, [r7, #12]
 8003a48:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003a4c:	4b13      	ldr	r3, [pc, #76]	; (8003a9c <FLASH_Program_DoubleWord+0x5c>)
 8003a4e:	691b      	ldr	r3, [r3, #16]
 8003a50:	4a12      	ldr	r2, [pc, #72]	; (8003a9c <FLASH_Program_DoubleWord+0x5c>)
 8003a52:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a56:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8003a58:	4b10      	ldr	r3, [pc, #64]	; (8003a9c <FLASH_Program_DoubleWord+0x5c>)
 8003a5a:	691b      	ldr	r3, [r3, #16]
 8003a5c:	4a0f      	ldr	r2, [pc, #60]	; (8003a9c <FLASH_Program_DoubleWord+0x5c>)
 8003a5e:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8003a62:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003a64:	4b0d      	ldr	r3, [pc, #52]	; (8003a9c <FLASH_Program_DoubleWord+0x5c>)
 8003a66:	691b      	ldr	r3, [r3, #16]
 8003a68:	4a0c      	ldr	r2, [pc, #48]	; (8003a9c <FLASH_Program_DoubleWord+0x5c>)
 8003a6a:	f043 0301 	orr.w	r3, r3, #1
 8003a6e:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	683a      	ldr	r2, [r7, #0]
 8003a74:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8003a76:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8003a7a:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003a7e:	f04f 0300 	mov.w	r3, #0
 8003a82:	f04f 0400 	mov.w	r4, #0
 8003a86:	0013      	movs	r3, r2
 8003a88:	2400      	movs	r4, #0
 8003a8a:	68fa      	ldr	r2, [r7, #12]
 8003a8c:	3204      	adds	r2, #4
 8003a8e:	6013      	str	r3, [r2, #0]
}
 8003a90:	bf00      	nop
 8003a92:	3710      	adds	r7, #16
 8003a94:	46bd      	mov	sp, r7
 8003a96:	bc90      	pop	{r4, r7}
 8003a98:	4770      	bx	lr
 8003a9a:	bf00      	nop
 8003a9c:	40023c00 	.word	0x40023c00

08003aa0 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8003aa0:	b480      	push	{r7}
 8003aa2:	b083      	sub	sp, #12
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
 8003aa8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003aaa:	4b0d      	ldr	r3, [pc, #52]	; (8003ae0 <FLASH_Program_Word+0x40>)
 8003aac:	691b      	ldr	r3, [r3, #16]
 8003aae:	4a0c      	ldr	r2, [pc, #48]	; (8003ae0 <FLASH_Program_Word+0x40>)
 8003ab0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ab4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8003ab6:	4b0a      	ldr	r3, [pc, #40]	; (8003ae0 <FLASH_Program_Word+0x40>)
 8003ab8:	691b      	ldr	r3, [r3, #16]
 8003aba:	4a09      	ldr	r2, [pc, #36]	; (8003ae0 <FLASH_Program_Word+0x40>)
 8003abc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003ac0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003ac2:	4b07      	ldr	r3, [pc, #28]	; (8003ae0 <FLASH_Program_Word+0x40>)
 8003ac4:	691b      	ldr	r3, [r3, #16]
 8003ac6:	4a06      	ldr	r2, [pc, #24]	; (8003ae0 <FLASH_Program_Word+0x40>)
 8003ac8:	f043 0301 	orr.w	r3, r3, #1
 8003acc:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	683a      	ldr	r2, [r7, #0]
 8003ad2:	601a      	str	r2, [r3, #0]
}
 8003ad4:	bf00      	nop
 8003ad6:	370c      	adds	r7, #12
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ade:	4770      	bx	lr
 8003ae0:	40023c00 	.word	0x40023c00

08003ae4 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8003ae4:	b480      	push	{r7}
 8003ae6:	b083      	sub	sp, #12
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
 8003aec:	460b      	mov	r3, r1
 8003aee:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003af0:	4b0d      	ldr	r3, [pc, #52]	; (8003b28 <FLASH_Program_HalfWord+0x44>)
 8003af2:	691b      	ldr	r3, [r3, #16]
 8003af4:	4a0c      	ldr	r2, [pc, #48]	; (8003b28 <FLASH_Program_HalfWord+0x44>)
 8003af6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003afa:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8003afc:	4b0a      	ldr	r3, [pc, #40]	; (8003b28 <FLASH_Program_HalfWord+0x44>)
 8003afe:	691b      	ldr	r3, [r3, #16]
 8003b00:	4a09      	ldr	r2, [pc, #36]	; (8003b28 <FLASH_Program_HalfWord+0x44>)
 8003b02:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b06:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003b08:	4b07      	ldr	r3, [pc, #28]	; (8003b28 <FLASH_Program_HalfWord+0x44>)
 8003b0a:	691b      	ldr	r3, [r3, #16]
 8003b0c:	4a06      	ldr	r2, [pc, #24]	; (8003b28 <FLASH_Program_HalfWord+0x44>)
 8003b0e:	f043 0301 	orr.w	r3, r3, #1
 8003b12:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	887a      	ldrh	r2, [r7, #2]
 8003b18:	801a      	strh	r2, [r3, #0]
}
 8003b1a:	bf00      	nop
 8003b1c:	370c      	adds	r7, #12
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b24:	4770      	bx	lr
 8003b26:	bf00      	nop
 8003b28:	40023c00 	.word	0x40023c00

08003b2c <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8003b2c:	b480      	push	{r7}
 8003b2e:	b083      	sub	sp, #12
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
 8003b34:	460b      	mov	r3, r1
 8003b36:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003b38:	4b0c      	ldr	r3, [pc, #48]	; (8003b6c <FLASH_Program_Byte+0x40>)
 8003b3a:	691b      	ldr	r3, [r3, #16]
 8003b3c:	4a0b      	ldr	r2, [pc, #44]	; (8003b6c <FLASH_Program_Byte+0x40>)
 8003b3e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b42:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8003b44:	4b09      	ldr	r3, [pc, #36]	; (8003b6c <FLASH_Program_Byte+0x40>)
 8003b46:	4a09      	ldr	r2, [pc, #36]	; (8003b6c <FLASH_Program_Byte+0x40>)
 8003b48:	691b      	ldr	r3, [r3, #16]
 8003b4a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003b4c:	4b07      	ldr	r3, [pc, #28]	; (8003b6c <FLASH_Program_Byte+0x40>)
 8003b4e:	691b      	ldr	r3, [r3, #16]
 8003b50:	4a06      	ldr	r2, [pc, #24]	; (8003b6c <FLASH_Program_Byte+0x40>)
 8003b52:	f043 0301 	orr.w	r3, r3, #1
 8003b56:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	78fa      	ldrb	r2, [r7, #3]
 8003b5c:	701a      	strb	r2, [r3, #0]
}
 8003b5e:	bf00      	nop
 8003b60:	370c      	adds	r7, #12
 8003b62:	46bd      	mov	sp, r7
 8003b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b68:	4770      	bx	lr
 8003b6a:	bf00      	nop
 8003b6c:	40023c00 	.word	0x40023c00

08003b70 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8003b70:	b480      	push	{r7}
 8003b72:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8003b74:	4b2f      	ldr	r3, [pc, #188]	; (8003c34 <FLASH_SetErrorCode+0xc4>)
 8003b76:	68db      	ldr	r3, [r3, #12]
 8003b78:	f003 0310 	and.w	r3, r3, #16
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d008      	beq.n	8003b92 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8003b80:	4b2d      	ldr	r3, [pc, #180]	; (8003c38 <FLASH_SetErrorCode+0xc8>)
 8003b82:	69db      	ldr	r3, [r3, #28]
 8003b84:	f043 0310 	orr.w	r3, r3, #16
 8003b88:	4a2b      	ldr	r2, [pc, #172]	; (8003c38 <FLASH_SetErrorCode+0xc8>)
 8003b8a:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8003b8c:	4b29      	ldr	r3, [pc, #164]	; (8003c34 <FLASH_SetErrorCode+0xc4>)
 8003b8e:	2210      	movs	r2, #16
 8003b90:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8003b92:	4b28      	ldr	r3, [pc, #160]	; (8003c34 <FLASH_SetErrorCode+0xc4>)
 8003b94:	68db      	ldr	r3, [r3, #12]
 8003b96:	f003 0320 	and.w	r3, r3, #32
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d008      	beq.n	8003bb0 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8003b9e:	4b26      	ldr	r3, [pc, #152]	; (8003c38 <FLASH_SetErrorCode+0xc8>)
 8003ba0:	69db      	ldr	r3, [r3, #28]
 8003ba2:	f043 0308 	orr.w	r3, r3, #8
 8003ba6:	4a24      	ldr	r2, [pc, #144]	; (8003c38 <FLASH_SetErrorCode+0xc8>)
 8003ba8:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8003baa:	4b22      	ldr	r3, [pc, #136]	; (8003c34 <FLASH_SetErrorCode+0xc4>)
 8003bac:	2220      	movs	r2, #32
 8003bae:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8003bb0:	4b20      	ldr	r3, [pc, #128]	; (8003c34 <FLASH_SetErrorCode+0xc4>)
 8003bb2:	68db      	ldr	r3, [r3, #12]
 8003bb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d008      	beq.n	8003bce <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8003bbc:	4b1e      	ldr	r3, [pc, #120]	; (8003c38 <FLASH_SetErrorCode+0xc8>)
 8003bbe:	69db      	ldr	r3, [r3, #28]
 8003bc0:	f043 0304 	orr.w	r3, r3, #4
 8003bc4:	4a1c      	ldr	r2, [pc, #112]	; (8003c38 <FLASH_SetErrorCode+0xc8>)
 8003bc6:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8003bc8:	4b1a      	ldr	r3, [pc, #104]	; (8003c34 <FLASH_SetErrorCode+0xc4>)
 8003bca:	2240      	movs	r2, #64	; 0x40
 8003bcc:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8003bce:	4b19      	ldr	r3, [pc, #100]	; (8003c34 <FLASH_SetErrorCode+0xc4>)
 8003bd0:	68db      	ldr	r3, [r3, #12]
 8003bd2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d008      	beq.n	8003bec <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8003bda:	4b17      	ldr	r3, [pc, #92]	; (8003c38 <FLASH_SetErrorCode+0xc8>)
 8003bdc:	69db      	ldr	r3, [r3, #28]
 8003bde:	f043 0302 	orr.w	r3, r3, #2
 8003be2:	4a15      	ldr	r2, [pc, #84]	; (8003c38 <FLASH_SetErrorCode+0xc8>)
 8003be4:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8003be6:	4b13      	ldr	r3, [pc, #76]	; (8003c34 <FLASH_SetErrorCode+0xc4>)
 8003be8:	2280      	movs	r2, #128	; 0x80
 8003bea:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 8003bec:	4b11      	ldr	r3, [pc, #68]	; (8003c34 <FLASH_SetErrorCode+0xc4>)
 8003bee:	68db      	ldr	r3, [r3, #12]
 8003bf0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d009      	beq.n	8003c0c <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8003bf8:	4b0f      	ldr	r3, [pc, #60]	; (8003c38 <FLASH_SetErrorCode+0xc8>)
 8003bfa:	69db      	ldr	r3, [r3, #28]
 8003bfc:	f043 0301 	orr.w	r3, r3, #1
 8003c00:	4a0d      	ldr	r2, [pc, #52]	; (8003c38 <FLASH_SetErrorCode+0xc8>)
 8003c02:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8003c04:	4b0b      	ldr	r3, [pc, #44]	; (8003c34 <FLASH_SetErrorCode+0xc4>)
 8003c06:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003c0a:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8003c0c:	4b09      	ldr	r3, [pc, #36]	; (8003c34 <FLASH_SetErrorCode+0xc4>)
 8003c0e:	68db      	ldr	r3, [r3, #12]
 8003c10:	f003 0302 	and.w	r3, r3, #2
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d008      	beq.n	8003c2a <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8003c18:	4b07      	ldr	r3, [pc, #28]	; (8003c38 <FLASH_SetErrorCode+0xc8>)
 8003c1a:	69db      	ldr	r3, [r3, #28]
 8003c1c:	f043 0320 	orr.w	r3, r3, #32
 8003c20:	4a05      	ldr	r2, [pc, #20]	; (8003c38 <FLASH_SetErrorCode+0xc8>)
 8003c22:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8003c24:	4b03      	ldr	r3, [pc, #12]	; (8003c34 <FLASH_SetErrorCode+0xc4>)
 8003c26:	2202      	movs	r2, #2
 8003c28:	60da      	str	r2, [r3, #12]
  }
}
 8003c2a:	bf00      	nop
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c32:	4770      	bx	lr
 8003c34:	40023c00 	.word	0x40023c00
 8003c38:	200003d8 	.word	0x200003d8

08003c3c <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b084      	sub	sp, #16
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
 8003c44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003c46:	2301      	movs	r3, #1
 8003c48:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003c4e:	4b31      	ldr	r3, [pc, #196]	; (8003d14 <HAL_FLASHEx_Erase+0xd8>)
 8003c50:	7e1b      	ldrb	r3, [r3, #24]
 8003c52:	2b01      	cmp	r3, #1
 8003c54:	d101      	bne.n	8003c5a <HAL_FLASHEx_Erase+0x1e>
 8003c56:	2302      	movs	r3, #2
 8003c58:	e058      	b.n	8003d0c <HAL_FLASHEx_Erase+0xd0>
 8003c5a:	4b2e      	ldr	r3, [pc, #184]	; (8003d14 <HAL_FLASHEx_Erase+0xd8>)
 8003c5c:	2201      	movs	r2, #1
 8003c5e:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003c60:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003c64:	f7ff feac 	bl	80039c0 <FLASH_WaitForLastOperation>
 8003c68:	4603      	mov	r3, r0
 8003c6a:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8003c6c:	7bfb      	ldrb	r3, [r7, #15]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d148      	bne.n	8003d04 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003c78:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	2b01      	cmp	r3, #1
 8003c80:	d115      	bne.n	8003cae <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	691b      	ldr	r3, [r3, #16]
 8003c86:	b2da      	uxtb	r2, r3
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	685b      	ldr	r3, [r3, #4]
 8003c8c:	4619      	mov	r1, r3
 8003c8e:	4610      	mov	r0, r2
 8003c90:	f000 f844 	bl	8003d1c <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003c94:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003c98:	f7ff fe92 	bl	80039c0 <FLASH_WaitForLastOperation>
 8003c9c:	4603      	mov	r3, r0
 8003c9e:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8003ca0:	4b1d      	ldr	r3, [pc, #116]	; (8003d18 <HAL_FLASHEx_Erase+0xdc>)
 8003ca2:	691b      	ldr	r3, [r3, #16]
 8003ca4:	4a1c      	ldr	r2, [pc, #112]	; (8003d18 <HAL_FLASHEx_Erase+0xdc>)
 8003ca6:	f023 0304 	bic.w	r3, r3, #4
 8003caa:	6113      	str	r3, [r2, #16]
 8003cac:	e028      	b.n	8003d00 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	689b      	ldr	r3, [r3, #8]
 8003cb2:	60bb      	str	r3, [r7, #8]
 8003cb4:	e01c      	b.n	8003cf0 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	691b      	ldr	r3, [r3, #16]
 8003cba:	b2db      	uxtb	r3, r3
 8003cbc:	4619      	mov	r1, r3
 8003cbe:	68b8      	ldr	r0, [r7, #8]
 8003cc0:	f000 f850 	bl	8003d64 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003cc4:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003cc8:	f7ff fe7a 	bl	80039c0 <FLASH_WaitForLastOperation>
 8003ccc:	4603      	mov	r3, r0
 8003cce:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8003cd0:	4b11      	ldr	r3, [pc, #68]	; (8003d18 <HAL_FLASHEx_Erase+0xdc>)
 8003cd2:	691b      	ldr	r3, [r3, #16]
 8003cd4:	4a10      	ldr	r2, [pc, #64]	; (8003d18 <HAL_FLASHEx_Erase+0xdc>)
 8003cd6:	f023 037a 	bic.w	r3, r3, #122	; 0x7a
 8003cda:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 8003cdc:	7bfb      	ldrb	r3, [r7, #15]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d003      	beq.n	8003cea <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	68ba      	ldr	r2, [r7, #8]
 8003ce6:	601a      	str	r2, [r3, #0]
          break;
 8003ce8:	e00a      	b.n	8003d00 <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8003cea:	68bb      	ldr	r3, [r7, #8]
 8003cec:	3301      	adds	r3, #1
 8003cee:	60bb      	str	r3, [r7, #8]
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	68da      	ldr	r2, [r3, #12]
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	689b      	ldr	r3, [r3, #8]
 8003cf8:	4413      	add	r3, r2
 8003cfa:	68ba      	ldr	r2, [r7, #8]
 8003cfc:	429a      	cmp	r2, r3
 8003cfe:	d3da      	bcc.n	8003cb6 <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 8003d00:	f000 f878 	bl	8003df4 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003d04:	4b03      	ldr	r3, [pc, #12]	; (8003d14 <HAL_FLASHEx_Erase+0xd8>)
 8003d06:	2200      	movs	r2, #0
 8003d08:	761a      	strb	r2, [r3, #24]

  return status;
 8003d0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	3710      	adds	r7, #16
 8003d10:	46bd      	mov	sp, r7
 8003d12:	bd80      	pop	{r7, pc}
 8003d14:	200003d8 	.word	0x200003d8
 8003d18:	40023c00 	.word	0x40023c00

08003d1c <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8003d1c:	b480      	push	{r7}
 8003d1e:	b083      	sub	sp, #12
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	4603      	mov	r3, r0
 8003d24:	6039      	str	r1, [r7, #0]
 8003d26:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003d28:	4b0d      	ldr	r3, [pc, #52]	; (8003d60 <FLASH_MassErase+0x44>)
 8003d2a:	691b      	ldr	r3, [r3, #16]
 8003d2c:	4a0c      	ldr	r2, [pc, #48]	; (8003d60 <FLASH_MassErase+0x44>)
 8003d2e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d32:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8003d34:	4b0a      	ldr	r3, [pc, #40]	; (8003d60 <FLASH_MassErase+0x44>)
 8003d36:	691b      	ldr	r3, [r3, #16]
 8003d38:	4a09      	ldr	r2, [pc, #36]	; (8003d60 <FLASH_MassErase+0x44>)
 8003d3a:	f043 0304 	orr.w	r3, r3, #4
 8003d3e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 8003d40:	4b07      	ldr	r3, [pc, #28]	; (8003d60 <FLASH_MassErase+0x44>)
 8003d42:	691a      	ldr	r2, [r3, #16]
 8003d44:	79fb      	ldrb	r3, [r7, #7]
 8003d46:	021b      	lsls	r3, r3, #8
 8003d48:	4313      	orrs	r3, r2
 8003d4a:	4a05      	ldr	r2, [pc, #20]	; (8003d60 <FLASH_MassErase+0x44>)
 8003d4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d50:	6113      	str	r3, [r2, #16]
}
 8003d52:	bf00      	nop
 8003d54:	370c      	adds	r7, #12
 8003d56:	46bd      	mov	sp, r7
 8003d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5c:	4770      	bx	lr
 8003d5e:	bf00      	nop
 8003d60:	40023c00 	.word	0x40023c00

08003d64 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8003d64:	b480      	push	{r7}
 8003d66:	b085      	sub	sp, #20
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
 8003d6c:	460b      	mov	r3, r1
 8003d6e:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8003d70:	2300      	movs	r3, #0
 8003d72:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8003d74:	78fb      	ldrb	r3, [r7, #3]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d102      	bne.n	8003d80 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	60fb      	str	r3, [r7, #12]
 8003d7e:	e010      	b.n	8003da2 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8003d80:	78fb      	ldrb	r3, [r7, #3]
 8003d82:	2b01      	cmp	r3, #1
 8003d84:	d103      	bne.n	8003d8e <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8003d86:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003d8a:	60fb      	str	r3, [r7, #12]
 8003d8c:	e009      	b.n	8003da2 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8003d8e:	78fb      	ldrb	r3, [r7, #3]
 8003d90:	2b02      	cmp	r3, #2
 8003d92:	d103      	bne.n	8003d9c <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8003d94:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003d98:	60fb      	str	r3, [r7, #12]
 8003d9a:	e002      	b.n	8003da2 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8003d9c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003da0:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003da2:	4b13      	ldr	r3, [pc, #76]	; (8003df0 <FLASH_Erase_Sector+0x8c>)
 8003da4:	691b      	ldr	r3, [r3, #16]
 8003da6:	4a12      	ldr	r2, [pc, #72]	; (8003df0 <FLASH_Erase_Sector+0x8c>)
 8003da8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003dac:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8003dae:	4b10      	ldr	r3, [pc, #64]	; (8003df0 <FLASH_Erase_Sector+0x8c>)
 8003db0:	691a      	ldr	r2, [r3, #16]
 8003db2:	490f      	ldr	r1, [pc, #60]	; (8003df0 <FLASH_Erase_Sector+0x8c>)
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	4313      	orrs	r3, r2
 8003db8:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8003dba:	4b0d      	ldr	r3, [pc, #52]	; (8003df0 <FLASH_Erase_Sector+0x8c>)
 8003dbc:	691b      	ldr	r3, [r3, #16]
 8003dbe:	4a0c      	ldr	r2, [pc, #48]	; (8003df0 <FLASH_Erase_Sector+0x8c>)
 8003dc0:	f023 0378 	bic.w	r3, r3, #120	; 0x78
 8003dc4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8003dc6:	4b0a      	ldr	r3, [pc, #40]	; (8003df0 <FLASH_Erase_Sector+0x8c>)
 8003dc8:	691a      	ldr	r2, [r3, #16]
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	00db      	lsls	r3, r3, #3
 8003dce:	4313      	orrs	r3, r2
 8003dd0:	4a07      	ldr	r2, [pc, #28]	; (8003df0 <FLASH_Erase_Sector+0x8c>)
 8003dd2:	f043 0302 	orr.w	r3, r3, #2
 8003dd6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8003dd8:	4b05      	ldr	r3, [pc, #20]	; (8003df0 <FLASH_Erase_Sector+0x8c>)
 8003dda:	691b      	ldr	r3, [r3, #16]
 8003ddc:	4a04      	ldr	r2, [pc, #16]	; (8003df0 <FLASH_Erase_Sector+0x8c>)
 8003dde:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003de2:	6113      	str	r3, [r2, #16]
}
 8003de4:	bf00      	nop
 8003de6:	3714      	adds	r7, #20
 8003de8:	46bd      	mov	sp, r7
 8003dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dee:	4770      	bx	lr
 8003df0:	40023c00 	.word	0x40023c00

08003df4 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8003df4:	b480      	push	{r7}
 8003df6:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 8003df8:	4b20      	ldr	r3, [pc, #128]	; (8003e7c <FLASH_FlushCaches+0x88>)
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d017      	beq.n	8003e34 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8003e04:	4b1d      	ldr	r3, [pc, #116]	; (8003e7c <FLASH_FlushCaches+0x88>)
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	4a1c      	ldr	r2, [pc, #112]	; (8003e7c <FLASH_FlushCaches+0x88>)
 8003e0a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003e0e:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8003e10:	4b1a      	ldr	r3, [pc, #104]	; (8003e7c <FLASH_FlushCaches+0x88>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4a19      	ldr	r2, [pc, #100]	; (8003e7c <FLASH_FlushCaches+0x88>)
 8003e16:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003e1a:	6013      	str	r3, [r2, #0]
 8003e1c:	4b17      	ldr	r3, [pc, #92]	; (8003e7c <FLASH_FlushCaches+0x88>)
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	4a16      	ldr	r2, [pc, #88]	; (8003e7c <FLASH_FlushCaches+0x88>)
 8003e22:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003e26:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003e28:	4b14      	ldr	r3, [pc, #80]	; (8003e7c <FLASH_FlushCaches+0x88>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	4a13      	ldr	r2, [pc, #76]	; (8003e7c <FLASH_FlushCaches+0x88>)
 8003e2e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003e32:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8003e34:	4b11      	ldr	r3, [pc, #68]	; (8003e7c <FLASH_FlushCaches+0x88>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d017      	beq.n	8003e70 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8003e40:	4b0e      	ldr	r3, [pc, #56]	; (8003e7c <FLASH_FlushCaches+0x88>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	4a0d      	ldr	r2, [pc, #52]	; (8003e7c <FLASH_FlushCaches+0x88>)
 8003e46:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003e4a:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8003e4c:	4b0b      	ldr	r3, [pc, #44]	; (8003e7c <FLASH_FlushCaches+0x88>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	4a0a      	ldr	r2, [pc, #40]	; (8003e7c <FLASH_FlushCaches+0x88>)
 8003e52:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003e56:	6013      	str	r3, [r2, #0]
 8003e58:	4b08      	ldr	r3, [pc, #32]	; (8003e7c <FLASH_FlushCaches+0x88>)
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	4a07      	ldr	r2, [pc, #28]	; (8003e7c <FLASH_FlushCaches+0x88>)
 8003e5e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003e62:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8003e64:	4b05      	ldr	r3, [pc, #20]	; (8003e7c <FLASH_FlushCaches+0x88>)
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	4a04      	ldr	r2, [pc, #16]	; (8003e7c <FLASH_FlushCaches+0x88>)
 8003e6a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003e6e:	6013      	str	r3, [r2, #0]
  }
}
 8003e70:	bf00      	nop
 8003e72:	46bd      	mov	sp, r7
 8003e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e78:	4770      	bx	lr
 8003e7a:	bf00      	nop
 8003e7c:	40023c00 	.word	0x40023c00

08003e80 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003e80:	b480      	push	{r7}
 8003e82:	b089      	sub	sp, #36	; 0x24
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
 8003e88:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003e8e:	2300      	movs	r3, #0
 8003e90:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003e92:	2300      	movs	r3, #0
 8003e94:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003e96:	2300      	movs	r3, #0
 8003e98:	61fb      	str	r3, [r7, #28]
 8003e9a:	e165      	b.n	8004168 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003e9c:	2201      	movs	r2, #1
 8003e9e:	69fb      	ldr	r3, [r7, #28]
 8003ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ea4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	697a      	ldr	r2, [r7, #20]
 8003eac:	4013      	ands	r3, r2
 8003eae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003eb0:	693a      	ldr	r2, [r7, #16]
 8003eb2:	697b      	ldr	r3, [r7, #20]
 8003eb4:	429a      	cmp	r2, r3
 8003eb6:	f040 8154 	bne.w	8004162 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	685b      	ldr	r3, [r3, #4]
 8003ebe:	2b01      	cmp	r3, #1
 8003ec0:	d00b      	beq.n	8003eda <HAL_GPIO_Init+0x5a>
 8003ec2:	683b      	ldr	r3, [r7, #0]
 8003ec4:	685b      	ldr	r3, [r3, #4]
 8003ec6:	2b02      	cmp	r3, #2
 8003ec8:	d007      	beq.n	8003eda <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003ece:	2b11      	cmp	r3, #17
 8003ed0:	d003      	beq.n	8003eda <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003ed2:	683b      	ldr	r3, [r7, #0]
 8003ed4:	685b      	ldr	r3, [r3, #4]
 8003ed6:	2b12      	cmp	r3, #18
 8003ed8:	d130      	bne.n	8003f3c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	689b      	ldr	r3, [r3, #8]
 8003ede:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003ee0:	69fb      	ldr	r3, [r7, #28]
 8003ee2:	005b      	lsls	r3, r3, #1
 8003ee4:	2203      	movs	r2, #3
 8003ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8003eea:	43db      	mvns	r3, r3
 8003eec:	69ba      	ldr	r2, [r7, #24]
 8003eee:	4013      	ands	r3, r2
 8003ef0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003ef2:	683b      	ldr	r3, [r7, #0]
 8003ef4:	68da      	ldr	r2, [r3, #12]
 8003ef6:	69fb      	ldr	r3, [r7, #28]
 8003ef8:	005b      	lsls	r3, r3, #1
 8003efa:	fa02 f303 	lsl.w	r3, r2, r3
 8003efe:	69ba      	ldr	r2, [r7, #24]
 8003f00:	4313      	orrs	r3, r2
 8003f02:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	69ba      	ldr	r2, [r7, #24]
 8003f08:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	685b      	ldr	r3, [r3, #4]
 8003f0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003f10:	2201      	movs	r2, #1
 8003f12:	69fb      	ldr	r3, [r7, #28]
 8003f14:	fa02 f303 	lsl.w	r3, r2, r3
 8003f18:	43db      	mvns	r3, r3
 8003f1a:	69ba      	ldr	r2, [r7, #24]
 8003f1c:	4013      	ands	r3, r2
 8003f1e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003f20:	683b      	ldr	r3, [r7, #0]
 8003f22:	685b      	ldr	r3, [r3, #4]
 8003f24:	091b      	lsrs	r3, r3, #4
 8003f26:	f003 0201 	and.w	r2, r3, #1
 8003f2a:	69fb      	ldr	r3, [r7, #28]
 8003f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f30:	69ba      	ldr	r2, [r7, #24]
 8003f32:	4313      	orrs	r3, r2
 8003f34:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	69ba      	ldr	r2, [r7, #24]
 8003f3a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	68db      	ldr	r3, [r3, #12]
 8003f40:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003f42:	69fb      	ldr	r3, [r7, #28]
 8003f44:	005b      	lsls	r3, r3, #1
 8003f46:	2203      	movs	r2, #3
 8003f48:	fa02 f303 	lsl.w	r3, r2, r3
 8003f4c:	43db      	mvns	r3, r3
 8003f4e:	69ba      	ldr	r2, [r7, #24]
 8003f50:	4013      	ands	r3, r2
 8003f52:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	689a      	ldr	r2, [r3, #8]
 8003f58:	69fb      	ldr	r3, [r7, #28]
 8003f5a:	005b      	lsls	r3, r3, #1
 8003f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f60:	69ba      	ldr	r2, [r7, #24]
 8003f62:	4313      	orrs	r3, r2
 8003f64:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	69ba      	ldr	r2, [r7, #24]
 8003f6a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	685b      	ldr	r3, [r3, #4]
 8003f70:	2b02      	cmp	r3, #2
 8003f72:	d003      	beq.n	8003f7c <HAL_GPIO_Init+0xfc>
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	2b12      	cmp	r3, #18
 8003f7a:	d123      	bne.n	8003fc4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003f7c:	69fb      	ldr	r3, [r7, #28]
 8003f7e:	08da      	lsrs	r2, r3, #3
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	3208      	adds	r2, #8
 8003f84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f88:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003f8a:	69fb      	ldr	r3, [r7, #28]
 8003f8c:	f003 0307 	and.w	r3, r3, #7
 8003f90:	009b      	lsls	r3, r3, #2
 8003f92:	220f      	movs	r2, #15
 8003f94:	fa02 f303 	lsl.w	r3, r2, r3
 8003f98:	43db      	mvns	r3, r3
 8003f9a:	69ba      	ldr	r2, [r7, #24]
 8003f9c:	4013      	ands	r3, r2
 8003f9e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	691a      	ldr	r2, [r3, #16]
 8003fa4:	69fb      	ldr	r3, [r7, #28]
 8003fa6:	f003 0307 	and.w	r3, r3, #7
 8003faa:	009b      	lsls	r3, r3, #2
 8003fac:	fa02 f303 	lsl.w	r3, r2, r3
 8003fb0:	69ba      	ldr	r2, [r7, #24]
 8003fb2:	4313      	orrs	r3, r2
 8003fb4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003fb6:	69fb      	ldr	r3, [r7, #28]
 8003fb8:	08da      	lsrs	r2, r3, #3
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	3208      	adds	r2, #8
 8003fbe:	69b9      	ldr	r1, [r7, #24]
 8003fc0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003fca:	69fb      	ldr	r3, [r7, #28]
 8003fcc:	005b      	lsls	r3, r3, #1
 8003fce:	2203      	movs	r2, #3
 8003fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8003fd4:	43db      	mvns	r3, r3
 8003fd6:	69ba      	ldr	r2, [r7, #24]
 8003fd8:	4013      	ands	r3, r2
 8003fda:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003fdc:	683b      	ldr	r3, [r7, #0]
 8003fde:	685b      	ldr	r3, [r3, #4]
 8003fe0:	f003 0203 	and.w	r2, r3, #3
 8003fe4:	69fb      	ldr	r3, [r7, #28]
 8003fe6:	005b      	lsls	r3, r3, #1
 8003fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8003fec:	69ba      	ldr	r2, [r7, #24]
 8003fee:	4313      	orrs	r3, r2
 8003ff0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	69ba      	ldr	r2, [r7, #24]
 8003ff6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003ff8:	683b      	ldr	r3, [r7, #0]
 8003ffa:	685b      	ldr	r3, [r3, #4]
 8003ffc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004000:	2b00      	cmp	r3, #0
 8004002:	f000 80ae 	beq.w	8004162 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004006:	2300      	movs	r3, #0
 8004008:	60fb      	str	r3, [r7, #12]
 800400a:	4b5c      	ldr	r3, [pc, #368]	; (800417c <HAL_GPIO_Init+0x2fc>)
 800400c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800400e:	4a5b      	ldr	r2, [pc, #364]	; (800417c <HAL_GPIO_Init+0x2fc>)
 8004010:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004014:	6453      	str	r3, [r2, #68]	; 0x44
 8004016:	4b59      	ldr	r3, [pc, #356]	; (800417c <HAL_GPIO_Init+0x2fc>)
 8004018:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800401a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800401e:	60fb      	str	r3, [r7, #12]
 8004020:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004022:	4a57      	ldr	r2, [pc, #348]	; (8004180 <HAL_GPIO_Init+0x300>)
 8004024:	69fb      	ldr	r3, [r7, #28]
 8004026:	089b      	lsrs	r3, r3, #2
 8004028:	3302      	adds	r3, #2
 800402a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800402e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004030:	69fb      	ldr	r3, [r7, #28]
 8004032:	f003 0303 	and.w	r3, r3, #3
 8004036:	009b      	lsls	r3, r3, #2
 8004038:	220f      	movs	r2, #15
 800403a:	fa02 f303 	lsl.w	r3, r2, r3
 800403e:	43db      	mvns	r3, r3
 8004040:	69ba      	ldr	r2, [r7, #24]
 8004042:	4013      	ands	r3, r2
 8004044:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	4a4e      	ldr	r2, [pc, #312]	; (8004184 <HAL_GPIO_Init+0x304>)
 800404a:	4293      	cmp	r3, r2
 800404c:	d025      	beq.n	800409a <HAL_GPIO_Init+0x21a>
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	4a4d      	ldr	r2, [pc, #308]	; (8004188 <HAL_GPIO_Init+0x308>)
 8004052:	4293      	cmp	r3, r2
 8004054:	d01f      	beq.n	8004096 <HAL_GPIO_Init+0x216>
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	4a4c      	ldr	r2, [pc, #304]	; (800418c <HAL_GPIO_Init+0x30c>)
 800405a:	4293      	cmp	r3, r2
 800405c:	d019      	beq.n	8004092 <HAL_GPIO_Init+0x212>
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	4a4b      	ldr	r2, [pc, #300]	; (8004190 <HAL_GPIO_Init+0x310>)
 8004062:	4293      	cmp	r3, r2
 8004064:	d013      	beq.n	800408e <HAL_GPIO_Init+0x20e>
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	4a4a      	ldr	r2, [pc, #296]	; (8004194 <HAL_GPIO_Init+0x314>)
 800406a:	4293      	cmp	r3, r2
 800406c:	d00d      	beq.n	800408a <HAL_GPIO_Init+0x20a>
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	4a49      	ldr	r2, [pc, #292]	; (8004198 <HAL_GPIO_Init+0x318>)
 8004072:	4293      	cmp	r3, r2
 8004074:	d007      	beq.n	8004086 <HAL_GPIO_Init+0x206>
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	4a48      	ldr	r2, [pc, #288]	; (800419c <HAL_GPIO_Init+0x31c>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d101      	bne.n	8004082 <HAL_GPIO_Init+0x202>
 800407e:	2306      	movs	r3, #6
 8004080:	e00c      	b.n	800409c <HAL_GPIO_Init+0x21c>
 8004082:	2307      	movs	r3, #7
 8004084:	e00a      	b.n	800409c <HAL_GPIO_Init+0x21c>
 8004086:	2305      	movs	r3, #5
 8004088:	e008      	b.n	800409c <HAL_GPIO_Init+0x21c>
 800408a:	2304      	movs	r3, #4
 800408c:	e006      	b.n	800409c <HAL_GPIO_Init+0x21c>
 800408e:	2303      	movs	r3, #3
 8004090:	e004      	b.n	800409c <HAL_GPIO_Init+0x21c>
 8004092:	2302      	movs	r3, #2
 8004094:	e002      	b.n	800409c <HAL_GPIO_Init+0x21c>
 8004096:	2301      	movs	r3, #1
 8004098:	e000      	b.n	800409c <HAL_GPIO_Init+0x21c>
 800409a:	2300      	movs	r3, #0
 800409c:	69fa      	ldr	r2, [r7, #28]
 800409e:	f002 0203 	and.w	r2, r2, #3
 80040a2:	0092      	lsls	r2, r2, #2
 80040a4:	4093      	lsls	r3, r2
 80040a6:	69ba      	ldr	r2, [r7, #24]
 80040a8:	4313      	orrs	r3, r2
 80040aa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80040ac:	4934      	ldr	r1, [pc, #208]	; (8004180 <HAL_GPIO_Init+0x300>)
 80040ae:	69fb      	ldr	r3, [r7, #28]
 80040b0:	089b      	lsrs	r3, r3, #2
 80040b2:	3302      	adds	r3, #2
 80040b4:	69ba      	ldr	r2, [r7, #24]
 80040b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80040ba:	4b39      	ldr	r3, [pc, #228]	; (80041a0 <HAL_GPIO_Init+0x320>)
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040c0:	693b      	ldr	r3, [r7, #16]
 80040c2:	43db      	mvns	r3, r3
 80040c4:	69ba      	ldr	r2, [r7, #24]
 80040c6:	4013      	ands	r3, r2
 80040c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80040ca:	683b      	ldr	r3, [r7, #0]
 80040cc:	685b      	ldr	r3, [r3, #4]
 80040ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d003      	beq.n	80040de <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80040d6:	69ba      	ldr	r2, [r7, #24]
 80040d8:	693b      	ldr	r3, [r7, #16]
 80040da:	4313      	orrs	r3, r2
 80040dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80040de:	4a30      	ldr	r2, [pc, #192]	; (80041a0 <HAL_GPIO_Init+0x320>)
 80040e0:	69bb      	ldr	r3, [r7, #24]
 80040e2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80040e4:	4b2e      	ldr	r3, [pc, #184]	; (80041a0 <HAL_GPIO_Init+0x320>)
 80040e6:	685b      	ldr	r3, [r3, #4]
 80040e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040ea:	693b      	ldr	r3, [r7, #16]
 80040ec:	43db      	mvns	r3, r3
 80040ee:	69ba      	ldr	r2, [r7, #24]
 80040f0:	4013      	ands	r3, r2
 80040f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80040f4:	683b      	ldr	r3, [r7, #0]
 80040f6:	685b      	ldr	r3, [r3, #4]
 80040f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d003      	beq.n	8004108 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8004100:	69ba      	ldr	r2, [r7, #24]
 8004102:	693b      	ldr	r3, [r7, #16]
 8004104:	4313      	orrs	r3, r2
 8004106:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004108:	4a25      	ldr	r2, [pc, #148]	; (80041a0 <HAL_GPIO_Init+0x320>)
 800410a:	69bb      	ldr	r3, [r7, #24]
 800410c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800410e:	4b24      	ldr	r3, [pc, #144]	; (80041a0 <HAL_GPIO_Init+0x320>)
 8004110:	689b      	ldr	r3, [r3, #8]
 8004112:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004114:	693b      	ldr	r3, [r7, #16]
 8004116:	43db      	mvns	r3, r3
 8004118:	69ba      	ldr	r2, [r7, #24]
 800411a:	4013      	ands	r3, r2
 800411c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	685b      	ldr	r3, [r3, #4]
 8004122:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004126:	2b00      	cmp	r3, #0
 8004128:	d003      	beq.n	8004132 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800412a:	69ba      	ldr	r2, [r7, #24]
 800412c:	693b      	ldr	r3, [r7, #16]
 800412e:	4313      	orrs	r3, r2
 8004130:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004132:	4a1b      	ldr	r2, [pc, #108]	; (80041a0 <HAL_GPIO_Init+0x320>)
 8004134:	69bb      	ldr	r3, [r7, #24]
 8004136:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004138:	4b19      	ldr	r3, [pc, #100]	; (80041a0 <HAL_GPIO_Init+0x320>)
 800413a:	68db      	ldr	r3, [r3, #12]
 800413c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800413e:	693b      	ldr	r3, [r7, #16]
 8004140:	43db      	mvns	r3, r3
 8004142:	69ba      	ldr	r2, [r7, #24]
 8004144:	4013      	ands	r3, r2
 8004146:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	685b      	ldr	r3, [r3, #4]
 800414c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004150:	2b00      	cmp	r3, #0
 8004152:	d003      	beq.n	800415c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004154:	69ba      	ldr	r2, [r7, #24]
 8004156:	693b      	ldr	r3, [r7, #16]
 8004158:	4313      	orrs	r3, r2
 800415a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800415c:	4a10      	ldr	r2, [pc, #64]	; (80041a0 <HAL_GPIO_Init+0x320>)
 800415e:	69bb      	ldr	r3, [r7, #24]
 8004160:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004162:	69fb      	ldr	r3, [r7, #28]
 8004164:	3301      	adds	r3, #1
 8004166:	61fb      	str	r3, [r7, #28]
 8004168:	69fb      	ldr	r3, [r7, #28]
 800416a:	2b0f      	cmp	r3, #15
 800416c:	f67f ae96 	bls.w	8003e9c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004170:	bf00      	nop
 8004172:	3724      	adds	r7, #36	; 0x24
 8004174:	46bd      	mov	sp, r7
 8004176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417a:	4770      	bx	lr
 800417c:	40023800 	.word	0x40023800
 8004180:	40013800 	.word	0x40013800
 8004184:	40020000 	.word	0x40020000
 8004188:	40020400 	.word	0x40020400
 800418c:	40020800 	.word	0x40020800
 8004190:	40020c00 	.word	0x40020c00
 8004194:	40021000 	.word	0x40021000
 8004198:	40021400 	.word	0x40021400
 800419c:	40021800 	.word	0x40021800
 80041a0:	40013c00 	.word	0x40013c00

080041a4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80041a4:	b480      	push	{r7}
 80041a6:	b087      	sub	sp, #28
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]
 80041ac:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80041ae:	2300      	movs	r3, #0
 80041b0:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 80041b2:	2300      	movs	r3, #0
 80041b4:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 80041b6:	2300      	movs	r3, #0
 80041b8:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80041ba:	2300      	movs	r3, #0
 80041bc:	617b      	str	r3, [r7, #20]
 80041be:	e0c7      	b.n	8004350 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80041c0:	2201      	movs	r2, #1
 80041c2:	697b      	ldr	r3, [r7, #20]
 80041c4:	fa02 f303 	lsl.w	r3, r2, r3
 80041c8:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80041ca:	683a      	ldr	r2, [r7, #0]
 80041cc:	693b      	ldr	r3, [r7, #16]
 80041ce:	4013      	ands	r3, r2
 80041d0:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80041d2:	68fa      	ldr	r2, [r7, #12]
 80041d4:	693b      	ldr	r3, [r7, #16]
 80041d6:	429a      	cmp	r2, r3
 80041d8:	f040 80b7 	bne.w	800434a <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 80041dc:	4a61      	ldr	r2, [pc, #388]	; (8004364 <HAL_GPIO_DeInit+0x1c0>)
 80041de:	697b      	ldr	r3, [r7, #20]
 80041e0:	089b      	lsrs	r3, r3, #2
 80041e2:	3302      	adds	r3, #2
 80041e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80041e8:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80041ea:	697b      	ldr	r3, [r7, #20]
 80041ec:	f003 0303 	and.w	r3, r3, #3
 80041f0:	009b      	lsls	r3, r3, #2
 80041f2:	220f      	movs	r2, #15
 80041f4:	fa02 f303 	lsl.w	r3, r2, r3
 80041f8:	68ba      	ldr	r2, [r7, #8]
 80041fa:	4013      	ands	r3, r2
 80041fc:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	4a59      	ldr	r2, [pc, #356]	; (8004368 <HAL_GPIO_DeInit+0x1c4>)
 8004202:	4293      	cmp	r3, r2
 8004204:	d025      	beq.n	8004252 <HAL_GPIO_DeInit+0xae>
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	4a58      	ldr	r2, [pc, #352]	; (800436c <HAL_GPIO_DeInit+0x1c8>)
 800420a:	4293      	cmp	r3, r2
 800420c:	d01f      	beq.n	800424e <HAL_GPIO_DeInit+0xaa>
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	4a57      	ldr	r2, [pc, #348]	; (8004370 <HAL_GPIO_DeInit+0x1cc>)
 8004212:	4293      	cmp	r3, r2
 8004214:	d019      	beq.n	800424a <HAL_GPIO_DeInit+0xa6>
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	4a56      	ldr	r2, [pc, #344]	; (8004374 <HAL_GPIO_DeInit+0x1d0>)
 800421a:	4293      	cmp	r3, r2
 800421c:	d013      	beq.n	8004246 <HAL_GPIO_DeInit+0xa2>
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	4a55      	ldr	r2, [pc, #340]	; (8004378 <HAL_GPIO_DeInit+0x1d4>)
 8004222:	4293      	cmp	r3, r2
 8004224:	d00d      	beq.n	8004242 <HAL_GPIO_DeInit+0x9e>
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	4a54      	ldr	r2, [pc, #336]	; (800437c <HAL_GPIO_DeInit+0x1d8>)
 800422a:	4293      	cmp	r3, r2
 800422c:	d007      	beq.n	800423e <HAL_GPIO_DeInit+0x9a>
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	4a53      	ldr	r2, [pc, #332]	; (8004380 <HAL_GPIO_DeInit+0x1dc>)
 8004232:	4293      	cmp	r3, r2
 8004234:	d101      	bne.n	800423a <HAL_GPIO_DeInit+0x96>
 8004236:	2306      	movs	r3, #6
 8004238:	e00c      	b.n	8004254 <HAL_GPIO_DeInit+0xb0>
 800423a:	2307      	movs	r3, #7
 800423c:	e00a      	b.n	8004254 <HAL_GPIO_DeInit+0xb0>
 800423e:	2305      	movs	r3, #5
 8004240:	e008      	b.n	8004254 <HAL_GPIO_DeInit+0xb0>
 8004242:	2304      	movs	r3, #4
 8004244:	e006      	b.n	8004254 <HAL_GPIO_DeInit+0xb0>
 8004246:	2303      	movs	r3, #3
 8004248:	e004      	b.n	8004254 <HAL_GPIO_DeInit+0xb0>
 800424a:	2302      	movs	r3, #2
 800424c:	e002      	b.n	8004254 <HAL_GPIO_DeInit+0xb0>
 800424e:	2301      	movs	r3, #1
 8004250:	e000      	b.n	8004254 <HAL_GPIO_DeInit+0xb0>
 8004252:	2300      	movs	r3, #0
 8004254:	697a      	ldr	r2, [r7, #20]
 8004256:	f002 0203 	and.w	r2, r2, #3
 800425a:	0092      	lsls	r2, r2, #2
 800425c:	4093      	lsls	r3, r2
 800425e:	68ba      	ldr	r2, [r7, #8]
 8004260:	429a      	cmp	r2, r3
 8004262:	d132      	bne.n	80042ca <HAL_GPIO_DeInit+0x126>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8004264:	4b47      	ldr	r3, [pc, #284]	; (8004384 <HAL_GPIO_DeInit+0x1e0>)
 8004266:	681a      	ldr	r2, [r3, #0]
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	43db      	mvns	r3, r3
 800426c:	4945      	ldr	r1, [pc, #276]	; (8004384 <HAL_GPIO_DeInit+0x1e0>)
 800426e:	4013      	ands	r3, r2
 8004270:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8004272:	4b44      	ldr	r3, [pc, #272]	; (8004384 <HAL_GPIO_DeInit+0x1e0>)
 8004274:	685a      	ldr	r2, [r3, #4]
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	43db      	mvns	r3, r3
 800427a:	4942      	ldr	r1, [pc, #264]	; (8004384 <HAL_GPIO_DeInit+0x1e0>)
 800427c:	4013      	ands	r3, r2
 800427e:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8004280:	4b40      	ldr	r3, [pc, #256]	; (8004384 <HAL_GPIO_DeInit+0x1e0>)
 8004282:	689a      	ldr	r2, [r3, #8]
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	43db      	mvns	r3, r3
 8004288:	493e      	ldr	r1, [pc, #248]	; (8004384 <HAL_GPIO_DeInit+0x1e0>)
 800428a:	4013      	ands	r3, r2
 800428c:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800428e:	4b3d      	ldr	r3, [pc, #244]	; (8004384 <HAL_GPIO_DeInit+0x1e0>)
 8004290:	68da      	ldr	r2, [r3, #12]
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	43db      	mvns	r3, r3
 8004296:	493b      	ldr	r1, [pc, #236]	; (8004384 <HAL_GPIO_DeInit+0x1e0>)
 8004298:	4013      	ands	r3, r2
 800429a:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 800429c:	697b      	ldr	r3, [r7, #20]
 800429e:	f003 0303 	and.w	r3, r3, #3
 80042a2:	009b      	lsls	r3, r3, #2
 80042a4:	220f      	movs	r2, #15
 80042a6:	fa02 f303 	lsl.w	r3, r2, r3
 80042aa:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80042ac:	4a2d      	ldr	r2, [pc, #180]	; (8004364 <HAL_GPIO_DeInit+0x1c0>)
 80042ae:	697b      	ldr	r3, [r7, #20]
 80042b0:	089b      	lsrs	r3, r3, #2
 80042b2:	3302      	adds	r3, #2
 80042b4:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80042b8:	68bb      	ldr	r3, [r7, #8]
 80042ba:	43da      	mvns	r2, r3
 80042bc:	4829      	ldr	r0, [pc, #164]	; (8004364 <HAL_GPIO_DeInit+0x1c0>)
 80042be:	697b      	ldr	r3, [r7, #20]
 80042c0:	089b      	lsrs	r3, r3, #2
 80042c2:	400a      	ands	r2, r1
 80042c4:	3302      	adds	r3, #2
 80042c6:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681a      	ldr	r2, [r3, #0]
 80042ce:	697b      	ldr	r3, [r7, #20]
 80042d0:	005b      	lsls	r3, r3, #1
 80042d2:	2103      	movs	r1, #3
 80042d4:	fa01 f303 	lsl.w	r3, r1, r3
 80042d8:	43db      	mvns	r3, r3
 80042da:	401a      	ands	r2, r3
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80042e0:	697b      	ldr	r3, [r7, #20]
 80042e2:	08da      	lsrs	r2, r3, #3
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	3208      	adds	r2, #8
 80042e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80042ec:	697b      	ldr	r3, [r7, #20]
 80042ee:	f003 0307 	and.w	r3, r3, #7
 80042f2:	009b      	lsls	r3, r3, #2
 80042f4:	220f      	movs	r2, #15
 80042f6:	fa02 f303 	lsl.w	r3, r2, r3
 80042fa:	43db      	mvns	r3, r3
 80042fc:	697a      	ldr	r2, [r7, #20]
 80042fe:	08d2      	lsrs	r2, r2, #3
 8004300:	4019      	ands	r1, r3
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	3208      	adds	r2, #8
 8004306:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	68da      	ldr	r2, [r3, #12]
 800430e:	697b      	ldr	r3, [r7, #20]
 8004310:	005b      	lsls	r3, r3, #1
 8004312:	2103      	movs	r1, #3
 8004314:	fa01 f303 	lsl.w	r3, r1, r3
 8004318:	43db      	mvns	r3, r3
 800431a:	401a      	ands	r2, r3
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	685a      	ldr	r2, [r3, #4]
 8004324:	2101      	movs	r1, #1
 8004326:	697b      	ldr	r3, [r7, #20]
 8004328:	fa01 f303 	lsl.w	r3, r1, r3
 800432c:	43db      	mvns	r3, r3
 800432e:	401a      	ands	r2, r3
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	689a      	ldr	r2, [r3, #8]
 8004338:	697b      	ldr	r3, [r7, #20]
 800433a:	005b      	lsls	r3, r3, #1
 800433c:	2103      	movs	r1, #3
 800433e:	fa01 f303 	lsl.w	r3, r1, r3
 8004342:	43db      	mvns	r3, r3
 8004344:	401a      	ands	r2, r3
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800434a:	697b      	ldr	r3, [r7, #20]
 800434c:	3301      	adds	r3, #1
 800434e:	617b      	str	r3, [r7, #20]
 8004350:	697b      	ldr	r3, [r7, #20]
 8004352:	2b0f      	cmp	r3, #15
 8004354:	f67f af34 	bls.w	80041c0 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8004358:	bf00      	nop
 800435a:	371c      	adds	r7, #28
 800435c:	46bd      	mov	sp, r7
 800435e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004362:	4770      	bx	lr
 8004364:	40013800 	.word	0x40013800
 8004368:	40020000 	.word	0x40020000
 800436c:	40020400 	.word	0x40020400
 8004370:	40020800 	.word	0x40020800
 8004374:	40020c00 	.word	0x40020c00
 8004378:	40021000 	.word	0x40021000
 800437c:	40021400 	.word	0x40021400
 8004380:	40021800 	.word	0x40021800
 8004384:	40013c00 	.word	0x40013c00

08004388 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004388:	b480      	push	{r7}
 800438a:	b083      	sub	sp, #12
 800438c:	af00      	add	r7, sp, #0
 800438e:	6078      	str	r0, [r7, #4]
 8004390:	460b      	mov	r3, r1
 8004392:	807b      	strh	r3, [r7, #2]
 8004394:	4613      	mov	r3, r2
 8004396:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004398:	787b      	ldrb	r3, [r7, #1]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d003      	beq.n	80043a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800439e:	887a      	ldrh	r2, [r7, #2]
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80043a4:	e003      	b.n	80043ae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80043a6:	887b      	ldrh	r3, [r7, #2]
 80043a8:	041a      	lsls	r2, r3, #16
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	619a      	str	r2, [r3, #24]
}
 80043ae:	bf00      	nop
 80043b0:	370c      	adds	r7, #12
 80043b2:	46bd      	mov	sp, r7
 80043b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b8:	4770      	bx	lr

080043ba <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80043ba:	b480      	push	{r7}
 80043bc:	b083      	sub	sp, #12
 80043be:	af00      	add	r7, sp, #0
 80043c0:	6078      	str	r0, [r7, #4]
 80043c2:	460b      	mov	r3, r1
 80043c4:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	695a      	ldr	r2, [r3, #20]
 80043ca:	887b      	ldrh	r3, [r7, #2]
 80043cc:	401a      	ands	r2, r3
 80043ce:	887b      	ldrh	r3, [r7, #2]
 80043d0:	429a      	cmp	r2, r3
 80043d2:	d104      	bne.n	80043de <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80043d4:	887b      	ldrh	r3, [r7, #2]
 80043d6:	041a      	lsls	r2, r3, #16
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 80043dc:	e002      	b.n	80043e4 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 80043de:	887a      	ldrh	r2, [r7, #2]
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	619a      	str	r2, [r3, #24]
}
 80043e4:	bf00      	nop
 80043e6:	370c      	adds	r7, #12
 80043e8:	46bd      	mov	sp, r7
 80043ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ee:	4770      	bx	lr

080043f0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b084      	sub	sp, #16
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d101      	bne.n	8004402 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80043fe:	2301      	movs	r3, #1
 8004400:	e11f      	b.n	8004642 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004408:	b2db      	uxtb	r3, r3
 800440a:	2b00      	cmp	r3, #0
 800440c:	d106      	bne.n	800441c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	2200      	movs	r2, #0
 8004412:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004416:	6878      	ldr	r0, [r7, #4]
 8004418:	f7fd fdb0 	bl	8001f7c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2224      	movs	r2, #36	; 0x24
 8004420:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	681a      	ldr	r2, [r3, #0]
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f022 0201 	bic.w	r2, r2, #1
 8004432:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	681a      	ldr	r2, [r3, #0]
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004442:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	681a      	ldr	r2, [r3, #0]
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004452:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004454:	f001 faee 	bl	8005a34 <HAL_RCC_GetPCLK1Freq>
 8004458:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	685b      	ldr	r3, [r3, #4]
 800445e:	4a7b      	ldr	r2, [pc, #492]	; (800464c <HAL_I2C_Init+0x25c>)
 8004460:	4293      	cmp	r3, r2
 8004462:	d807      	bhi.n	8004474 <HAL_I2C_Init+0x84>
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	4a7a      	ldr	r2, [pc, #488]	; (8004650 <HAL_I2C_Init+0x260>)
 8004468:	4293      	cmp	r3, r2
 800446a:	bf94      	ite	ls
 800446c:	2301      	movls	r3, #1
 800446e:	2300      	movhi	r3, #0
 8004470:	b2db      	uxtb	r3, r3
 8004472:	e006      	b.n	8004482 <HAL_I2C_Init+0x92>
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	4a77      	ldr	r2, [pc, #476]	; (8004654 <HAL_I2C_Init+0x264>)
 8004478:	4293      	cmp	r3, r2
 800447a:	bf94      	ite	ls
 800447c:	2301      	movls	r3, #1
 800447e:	2300      	movhi	r3, #0
 8004480:	b2db      	uxtb	r3, r3
 8004482:	2b00      	cmp	r3, #0
 8004484:	d001      	beq.n	800448a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004486:	2301      	movs	r3, #1
 8004488:	e0db      	b.n	8004642 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	4a72      	ldr	r2, [pc, #456]	; (8004658 <HAL_I2C_Init+0x268>)
 800448e:	fba2 2303 	umull	r2, r3, r2, r3
 8004492:	0c9b      	lsrs	r3, r3, #18
 8004494:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	685b      	ldr	r3, [r3, #4]
 800449c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	68ba      	ldr	r2, [r7, #8]
 80044a6:	430a      	orrs	r2, r1
 80044a8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	6a1b      	ldr	r3, [r3, #32]
 80044b0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	685b      	ldr	r3, [r3, #4]
 80044b8:	4a64      	ldr	r2, [pc, #400]	; (800464c <HAL_I2C_Init+0x25c>)
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d802      	bhi.n	80044c4 <HAL_I2C_Init+0xd4>
 80044be:	68bb      	ldr	r3, [r7, #8]
 80044c0:	3301      	adds	r3, #1
 80044c2:	e009      	b.n	80044d8 <HAL_I2C_Init+0xe8>
 80044c4:	68bb      	ldr	r3, [r7, #8]
 80044c6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80044ca:	fb02 f303 	mul.w	r3, r2, r3
 80044ce:	4a63      	ldr	r2, [pc, #396]	; (800465c <HAL_I2C_Init+0x26c>)
 80044d0:	fba2 2303 	umull	r2, r3, r2, r3
 80044d4:	099b      	lsrs	r3, r3, #6
 80044d6:	3301      	adds	r3, #1
 80044d8:	687a      	ldr	r2, [r7, #4]
 80044da:	6812      	ldr	r2, [r2, #0]
 80044dc:	430b      	orrs	r3, r1
 80044de:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	69db      	ldr	r3, [r3, #28]
 80044e6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80044ea:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	685b      	ldr	r3, [r3, #4]
 80044f2:	4956      	ldr	r1, [pc, #344]	; (800464c <HAL_I2C_Init+0x25c>)
 80044f4:	428b      	cmp	r3, r1
 80044f6:	d80d      	bhi.n	8004514 <HAL_I2C_Init+0x124>
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	1e59      	subs	r1, r3, #1
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	685b      	ldr	r3, [r3, #4]
 8004500:	005b      	lsls	r3, r3, #1
 8004502:	fbb1 f3f3 	udiv	r3, r1, r3
 8004506:	3301      	adds	r3, #1
 8004508:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800450c:	2b04      	cmp	r3, #4
 800450e:	bf38      	it	cc
 8004510:	2304      	movcc	r3, #4
 8004512:	e04f      	b.n	80045b4 <HAL_I2C_Init+0x1c4>
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	689b      	ldr	r3, [r3, #8]
 8004518:	2b00      	cmp	r3, #0
 800451a:	d111      	bne.n	8004540 <HAL_I2C_Init+0x150>
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	1e58      	subs	r0, r3, #1
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6859      	ldr	r1, [r3, #4]
 8004524:	460b      	mov	r3, r1
 8004526:	005b      	lsls	r3, r3, #1
 8004528:	440b      	add	r3, r1
 800452a:	fbb0 f3f3 	udiv	r3, r0, r3
 800452e:	3301      	adds	r3, #1
 8004530:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004534:	2b00      	cmp	r3, #0
 8004536:	bf0c      	ite	eq
 8004538:	2301      	moveq	r3, #1
 800453a:	2300      	movne	r3, #0
 800453c:	b2db      	uxtb	r3, r3
 800453e:	e012      	b.n	8004566 <HAL_I2C_Init+0x176>
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	1e58      	subs	r0, r3, #1
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	6859      	ldr	r1, [r3, #4]
 8004548:	460b      	mov	r3, r1
 800454a:	009b      	lsls	r3, r3, #2
 800454c:	440b      	add	r3, r1
 800454e:	0099      	lsls	r1, r3, #2
 8004550:	440b      	add	r3, r1
 8004552:	fbb0 f3f3 	udiv	r3, r0, r3
 8004556:	3301      	adds	r3, #1
 8004558:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800455c:	2b00      	cmp	r3, #0
 800455e:	bf0c      	ite	eq
 8004560:	2301      	moveq	r3, #1
 8004562:	2300      	movne	r3, #0
 8004564:	b2db      	uxtb	r3, r3
 8004566:	2b00      	cmp	r3, #0
 8004568:	d001      	beq.n	800456e <HAL_I2C_Init+0x17e>
 800456a:	2301      	movs	r3, #1
 800456c:	e022      	b.n	80045b4 <HAL_I2C_Init+0x1c4>
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	689b      	ldr	r3, [r3, #8]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d10e      	bne.n	8004594 <HAL_I2C_Init+0x1a4>
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	1e58      	subs	r0, r3, #1
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	6859      	ldr	r1, [r3, #4]
 800457e:	460b      	mov	r3, r1
 8004580:	005b      	lsls	r3, r3, #1
 8004582:	440b      	add	r3, r1
 8004584:	fbb0 f3f3 	udiv	r3, r0, r3
 8004588:	3301      	adds	r3, #1
 800458a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800458e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004592:	e00f      	b.n	80045b4 <HAL_I2C_Init+0x1c4>
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	1e58      	subs	r0, r3, #1
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	6859      	ldr	r1, [r3, #4]
 800459c:	460b      	mov	r3, r1
 800459e:	009b      	lsls	r3, r3, #2
 80045a0:	440b      	add	r3, r1
 80045a2:	0099      	lsls	r1, r3, #2
 80045a4:	440b      	add	r3, r1
 80045a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80045aa:	3301      	adds	r3, #1
 80045ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80045b0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80045b4:	6879      	ldr	r1, [r7, #4]
 80045b6:	6809      	ldr	r1, [r1, #0]
 80045b8:	4313      	orrs	r3, r2
 80045ba:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	69da      	ldr	r2, [r3, #28]
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6a1b      	ldr	r3, [r3, #32]
 80045ce:	431a      	orrs	r2, r3
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	430a      	orrs	r2, r1
 80045d6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	689b      	ldr	r3, [r3, #8]
 80045de:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80045e2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80045e6:	687a      	ldr	r2, [r7, #4]
 80045e8:	6911      	ldr	r1, [r2, #16]
 80045ea:	687a      	ldr	r2, [r7, #4]
 80045ec:	68d2      	ldr	r2, [r2, #12]
 80045ee:	4311      	orrs	r1, r2
 80045f0:	687a      	ldr	r2, [r7, #4]
 80045f2:	6812      	ldr	r2, [r2, #0]
 80045f4:	430b      	orrs	r3, r1
 80045f6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	68db      	ldr	r3, [r3, #12]
 80045fe:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	695a      	ldr	r2, [r3, #20]
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	699b      	ldr	r3, [r3, #24]
 800460a:	431a      	orrs	r2, r3
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	430a      	orrs	r2, r1
 8004612:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	681a      	ldr	r2, [r3, #0]
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f042 0201 	orr.w	r2, r2, #1
 8004622:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2200      	movs	r2, #0
 8004628:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	2220      	movs	r2, #32
 800462e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2200      	movs	r2, #0
 8004636:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2200      	movs	r2, #0
 800463c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004640:	2300      	movs	r3, #0
}
 8004642:	4618      	mov	r0, r3
 8004644:	3710      	adds	r7, #16
 8004646:	46bd      	mov	sp, r7
 8004648:	bd80      	pop	{r7, pc}
 800464a:	bf00      	nop
 800464c:	000186a0 	.word	0x000186a0
 8004650:	001e847f 	.word	0x001e847f
 8004654:	003d08ff 	.word	0x003d08ff
 8004658:	431bde83 	.word	0x431bde83
 800465c:	10624dd3 	.word	0x10624dd3

08004660 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b088      	sub	sp, #32
 8004664:	af02      	add	r7, sp, #8
 8004666:	60f8      	str	r0, [r7, #12]
 8004668:	4608      	mov	r0, r1
 800466a:	4611      	mov	r1, r2
 800466c:	461a      	mov	r2, r3
 800466e:	4603      	mov	r3, r0
 8004670:	817b      	strh	r3, [r7, #10]
 8004672:	460b      	mov	r3, r1
 8004674:	813b      	strh	r3, [r7, #8]
 8004676:	4613      	mov	r3, r2
 8004678:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800467a:	f7fd fef7 	bl	800246c <HAL_GetTick>
 800467e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004686:	b2db      	uxtb	r3, r3
 8004688:	2b20      	cmp	r3, #32
 800468a:	f040 80d9 	bne.w	8004840 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800468e:	697b      	ldr	r3, [r7, #20]
 8004690:	9300      	str	r3, [sp, #0]
 8004692:	2319      	movs	r3, #25
 8004694:	2201      	movs	r2, #1
 8004696:	496d      	ldr	r1, [pc, #436]	; (800484c <HAL_I2C_Mem_Write+0x1ec>)
 8004698:	68f8      	ldr	r0, [r7, #12]
 800469a:	f000 fda9 	bl	80051f0 <I2C_WaitOnFlagUntilTimeout>
 800469e:	4603      	mov	r3, r0
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d001      	beq.n	80046a8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80046a4:	2302      	movs	r3, #2
 80046a6:	e0cc      	b.n	8004842 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80046ae:	2b01      	cmp	r3, #1
 80046b0:	d101      	bne.n	80046b6 <HAL_I2C_Mem_Write+0x56>
 80046b2:	2302      	movs	r3, #2
 80046b4:	e0c5      	b.n	8004842 <HAL_I2C_Mem_Write+0x1e2>
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	2201      	movs	r2, #1
 80046ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f003 0301 	and.w	r3, r3, #1
 80046c8:	2b01      	cmp	r3, #1
 80046ca:	d007      	beq.n	80046dc <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	681a      	ldr	r2, [r3, #0]
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f042 0201 	orr.w	r2, r2, #1
 80046da:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	681a      	ldr	r2, [r3, #0]
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80046ea:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	2221      	movs	r2, #33	; 0x21
 80046f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	2240      	movs	r2, #64	; 0x40
 80046f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	2200      	movs	r2, #0
 8004700:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	6a3a      	ldr	r2, [r7, #32]
 8004706:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800470c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004712:	b29a      	uxth	r2, r3
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	4a4d      	ldr	r2, [pc, #308]	; (8004850 <HAL_I2C_Mem_Write+0x1f0>)
 800471c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800471e:	88f8      	ldrh	r0, [r7, #6]
 8004720:	893a      	ldrh	r2, [r7, #8]
 8004722:	8979      	ldrh	r1, [r7, #10]
 8004724:	697b      	ldr	r3, [r7, #20]
 8004726:	9301      	str	r3, [sp, #4]
 8004728:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800472a:	9300      	str	r3, [sp, #0]
 800472c:	4603      	mov	r3, r0
 800472e:	68f8      	ldr	r0, [r7, #12]
 8004730:	f000 fbe4 	bl	8004efc <I2C_RequestMemoryWrite>
 8004734:	4603      	mov	r3, r0
 8004736:	2b00      	cmp	r3, #0
 8004738:	d052      	beq.n	80047e0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800473a:	2301      	movs	r3, #1
 800473c:	e081      	b.n	8004842 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800473e:	697a      	ldr	r2, [r7, #20]
 8004740:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004742:	68f8      	ldr	r0, [r7, #12]
 8004744:	f000 fe2a 	bl	800539c <I2C_WaitOnTXEFlagUntilTimeout>
 8004748:	4603      	mov	r3, r0
 800474a:	2b00      	cmp	r3, #0
 800474c:	d00d      	beq.n	800476a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004752:	2b04      	cmp	r3, #4
 8004754:	d107      	bne.n	8004766 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	681a      	ldr	r2, [r3, #0]
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004764:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004766:	2301      	movs	r3, #1
 8004768:	e06b      	b.n	8004842 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800476e:	781a      	ldrb	r2, [r3, #0]
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800477a:	1c5a      	adds	r2, r3, #1
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004784:	3b01      	subs	r3, #1
 8004786:	b29a      	uxth	r2, r3
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004790:	b29b      	uxth	r3, r3
 8004792:	3b01      	subs	r3, #1
 8004794:	b29a      	uxth	r2, r3
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	695b      	ldr	r3, [r3, #20]
 80047a0:	f003 0304 	and.w	r3, r3, #4
 80047a4:	2b04      	cmp	r3, #4
 80047a6:	d11b      	bne.n	80047e0 <HAL_I2C_Mem_Write+0x180>
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d017      	beq.n	80047e0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047b4:	781a      	ldrb	r2, [r3, #0]
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047c0:	1c5a      	adds	r2, r3, #1
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047ca:	3b01      	subs	r3, #1
 80047cc:	b29a      	uxth	r2, r3
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047d6:	b29b      	uxth	r3, r3
 80047d8:	3b01      	subs	r3, #1
 80047da:	b29a      	uxth	r2, r3
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d1aa      	bne.n	800473e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80047e8:	697a      	ldr	r2, [r7, #20]
 80047ea:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80047ec:	68f8      	ldr	r0, [r7, #12]
 80047ee:	f000 fe16 	bl	800541e <I2C_WaitOnBTFFlagUntilTimeout>
 80047f2:	4603      	mov	r3, r0
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d00d      	beq.n	8004814 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047fc:	2b04      	cmp	r3, #4
 80047fe:	d107      	bne.n	8004810 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	681a      	ldr	r2, [r3, #0]
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800480e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004810:	2301      	movs	r3, #1
 8004812:	e016      	b.n	8004842 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	681a      	ldr	r2, [r3, #0]
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004822:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	2220      	movs	r2, #32
 8004828:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	2200      	movs	r2, #0
 8004830:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	2200      	movs	r2, #0
 8004838:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800483c:	2300      	movs	r3, #0
 800483e:	e000      	b.n	8004842 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004840:	2302      	movs	r3, #2
  }
}
 8004842:	4618      	mov	r0, r3
 8004844:	3718      	adds	r7, #24
 8004846:	46bd      	mov	sp, r7
 8004848:	bd80      	pop	{r7, pc}
 800484a:	bf00      	nop
 800484c:	00100002 	.word	0x00100002
 8004850:	ffff0000 	.word	0xffff0000

08004854 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b08c      	sub	sp, #48	; 0x30
 8004858:	af02      	add	r7, sp, #8
 800485a:	60f8      	str	r0, [r7, #12]
 800485c:	4608      	mov	r0, r1
 800485e:	4611      	mov	r1, r2
 8004860:	461a      	mov	r2, r3
 8004862:	4603      	mov	r3, r0
 8004864:	817b      	strh	r3, [r7, #10]
 8004866:	460b      	mov	r3, r1
 8004868:	813b      	strh	r3, [r7, #8]
 800486a:	4613      	mov	r3, r2
 800486c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800486e:	f7fd fdfd 	bl	800246c <HAL_GetTick>
 8004872:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800487a:	b2db      	uxtb	r3, r3
 800487c:	2b20      	cmp	r3, #32
 800487e:	f040 8208 	bne.w	8004c92 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004882:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004884:	9300      	str	r3, [sp, #0]
 8004886:	2319      	movs	r3, #25
 8004888:	2201      	movs	r2, #1
 800488a:	497b      	ldr	r1, [pc, #492]	; (8004a78 <HAL_I2C_Mem_Read+0x224>)
 800488c:	68f8      	ldr	r0, [r7, #12]
 800488e:	f000 fcaf 	bl	80051f0 <I2C_WaitOnFlagUntilTimeout>
 8004892:	4603      	mov	r3, r0
 8004894:	2b00      	cmp	r3, #0
 8004896:	d001      	beq.n	800489c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004898:	2302      	movs	r3, #2
 800489a:	e1fb      	b.n	8004c94 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80048a2:	2b01      	cmp	r3, #1
 80048a4:	d101      	bne.n	80048aa <HAL_I2C_Mem_Read+0x56>
 80048a6:	2302      	movs	r3, #2
 80048a8:	e1f4      	b.n	8004c94 <HAL_I2C_Mem_Read+0x440>
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	2201      	movs	r2, #1
 80048ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f003 0301 	and.w	r3, r3, #1
 80048bc:	2b01      	cmp	r3, #1
 80048be:	d007      	beq.n	80048d0 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	681a      	ldr	r2, [r3, #0]
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f042 0201 	orr.w	r2, r2, #1
 80048ce:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	681a      	ldr	r2, [r3, #0]
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80048de:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	2222      	movs	r2, #34	; 0x22
 80048e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	2240      	movs	r2, #64	; 0x40
 80048ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	2200      	movs	r2, #0
 80048f4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80048fa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8004900:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004906:	b29a      	uxth	r2, r3
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	4a5b      	ldr	r2, [pc, #364]	; (8004a7c <HAL_I2C_Mem_Read+0x228>)
 8004910:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004912:	88f8      	ldrh	r0, [r7, #6]
 8004914:	893a      	ldrh	r2, [r7, #8]
 8004916:	8979      	ldrh	r1, [r7, #10]
 8004918:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800491a:	9301      	str	r3, [sp, #4]
 800491c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800491e:	9300      	str	r3, [sp, #0]
 8004920:	4603      	mov	r3, r0
 8004922:	68f8      	ldr	r0, [r7, #12]
 8004924:	f000 fb7e 	bl	8005024 <I2C_RequestMemoryRead>
 8004928:	4603      	mov	r3, r0
 800492a:	2b00      	cmp	r3, #0
 800492c:	d001      	beq.n	8004932 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800492e:	2301      	movs	r3, #1
 8004930:	e1b0      	b.n	8004c94 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004936:	2b00      	cmp	r3, #0
 8004938:	d113      	bne.n	8004962 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800493a:	2300      	movs	r3, #0
 800493c:	623b      	str	r3, [r7, #32]
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	695b      	ldr	r3, [r3, #20]
 8004944:	623b      	str	r3, [r7, #32]
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	699b      	ldr	r3, [r3, #24]
 800494c:	623b      	str	r3, [r7, #32]
 800494e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	681a      	ldr	r2, [r3, #0]
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800495e:	601a      	str	r2, [r3, #0]
 8004960:	e184      	b.n	8004c6c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004966:	2b01      	cmp	r3, #1
 8004968:	d11b      	bne.n	80049a2 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	681a      	ldr	r2, [r3, #0]
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004978:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800497a:	2300      	movs	r3, #0
 800497c:	61fb      	str	r3, [r7, #28]
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	695b      	ldr	r3, [r3, #20]
 8004984:	61fb      	str	r3, [r7, #28]
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	699b      	ldr	r3, [r3, #24]
 800498c:	61fb      	str	r3, [r7, #28]
 800498e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	681a      	ldr	r2, [r3, #0]
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800499e:	601a      	str	r2, [r3, #0]
 80049a0:	e164      	b.n	8004c6c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049a6:	2b02      	cmp	r3, #2
 80049a8:	d11b      	bne.n	80049e2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	681a      	ldr	r2, [r3, #0]
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80049b8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	681a      	ldr	r2, [r3, #0]
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80049c8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049ca:	2300      	movs	r3, #0
 80049cc:	61bb      	str	r3, [r7, #24]
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	695b      	ldr	r3, [r3, #20]
 80049d4:	61bb      	str	r3, [r7, #24]
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	699b      	ldr	r3, [r3, #24]
 80049dc:	61bb      	str	r3, [r7, #24]
 80049de:	69bb      	ldr	r3, [r7, #24]
 80049e0:	e144      	b.n	8004c6c <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049e2:	2300      	movs	r3, #0
 80049e4:	617b      	str	r3, [r7, #20]
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	695b      	ldr	r3, [r3, #20]
 80049ec:	617b      	str	r3, [r7, #20]
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	699b      	ldr	r3, [r3, #24]
 80049f4:	617b      	str	r3, [r7, #20]
 80049f6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80049f8:	e138      	b.n	8004c6c <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049fe:	2b03      	cmp	r3, #3
 8004a00:	f200 80f1 	bhi.w	8004be6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a08:	2b01      	cmp	r3, #1
 8004a0a:	d123      	bne.n	8004a54 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a0e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004a10:	68f8      	ldr	r0, [r7, #12]
 8004a12:	f000 fd45 	bl	80054a0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004a16:	4603      	mov	r3, r0
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d001      	beq.n	8004a20 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004a1c:	2301      	movs	r3, #1
 8004a1e:	e139      	b.n	8004c94 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	691a      	ldr	r2, [r3, #16]
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a2a:	b2d2      	uxtb	r2, r2
 8004a2c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a32:	1c5a      	adds	r2, r3, #1
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a3c:	3b01      	subs	r3, #1
 8004a3e:	b29a      	uxth	r2, r3
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a48:	b29b      	uxth	r3, r3
 8004a4a:	3b01      	subs	r3, #1
 8004a4c:	b29a      	uxth	r2, r3
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004a52:	e10b      	b.n	8004c6c <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a58:	2b02      	cmp	r3, #2
 8004a5a:	d14e      	bne.n	8004afa <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004a5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a5e:	9300      	str	r3, [sp, #0]
 8004a60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a62:	2200      	movs	r2, #0
 8004a64:	4906      	ldr	r1, [pc, #24]	; (8004a80 <HAL_I2C_Mem_Read+0x22c>)
 8004a66:	68f8      	ldr	r0, [r7, #12]
 8004a68:	f000 fbc2 	bl	80051f0 <I2C_WaitOnFlagUntilTimeout>
 8004a6c:	4603      	mov	r3, r0
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d008      	beq.n	8004a84 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8004a72:	2301      	movs	r3, #1
 8004a74:	e10e      	b.n	8004c94 <HAL_I2C_Mem_Read+0x440>
 8004a76:	bf00      	nop
 8004a78:	00100002 	.word	0x00100002
 8004a7c:	ffff0000 	.word	0xffff0000
 8004a80:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	681a      	ldr	r2, [r3, #0]
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a92:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	691a      	ldr	r2, [r3, #16]
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a9e:	b2d2      	uxtb	r2, r2
 8004aa0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aa6:	1c5a      	adds	r2, r3, #1
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ab0:	3b01      	subs	r3, #1
 8004ab2:	b29a      	uxth	r2, r3
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004abc:	b29b      	uxth	r3, r3
 8004abe:	3b01      	subs	r3, #1
 8004ac0:	b29a      	uxth	r2, r3
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	691a      	ldr	r2, [r3, #16]
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ad0:	b2d2      	uxtb	r2, r2
 8004ad2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ad8:	1c5a      	adds	r2, r3, #1
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ae2:	3b01      	subs	r3, #1
 8004ae4:	b29a      	uxth	r2, r3
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004aee:	b29b      	uxth	r3, r3
 8004af0:	3b01      	subs	r3, #1
 8004af2:	b29a      	uxth	r2, r3
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004af8:	e0b8      	b.n	8004c6c <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004afc:	9300      	str	r3, [sp, #0]
 8004afe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b00:	2200      	movs	r2, #0
 8004b02:	4966      	ldr	r1, [pc, #408]	; (8004c9c <HAL_I2C_Mem_Read+0x448>)
 8004b04:	68f8      	ldr	r0, [r7, #12]
 8004b06:	f000 fb73 	bl	80051f0 <I2C_WaitOnFlagUntilTimeout>
 8004b0a:	4603      	mov	r3, r0
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d001      	beq.n	8004b14 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004b10:	2301      	movs	r3, #1
 8004b12:	e0bf      	b.n	8004c94 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	681a      	ldr	r2, [r3, #0]
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004b22:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	691a      	ldr	r2, [r3, #16]
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b2e:	b2d2      	uxtb	r2, r2
 8004b30:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b36:	1c5a      	adds	r2, r3, #1
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b40:	3b01      	subs	r3, #1
 8004b42:	b29a      	uxth	r2, r3
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b4c:	b29b      	uxth	r3, r3
 8004b4e:	3b01      	subs	r3, #1
 8004b50:	b29a      	uxth	r2, r3
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004b56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b58:	9300      	str	r3, [sp, #0]
 8004b5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	494f      	ldr	r1, [pc, #316]	; (8004c9c <HAL_I2C_Mem_Read+0x448>)
 8004b60:	68f8      	ldr	r0, [r7, #12]
 8004b62:	f000 fb45 	bl	80051f0 <I2C_WaitOnFlagUntilTimeout>
 8004b66:	4603      	mov	r3, r0
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d001      	beq.n	8004b70 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004b6c:	2301      	movs	r3, #1
 8004b6e:	e091      	b.n	8004c94 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	681a      	ldr	r2, [r3, #0]
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b7e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	691a      	ldr	r2, [r3, #16]
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b8a:	b2d2      	uxtb	r2, r2
 8004b8c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b92:	1c5a      	adds	r2, r3, #1
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b9c:	3b01      	subs	r3, #1
 8004b9e:	b29a      	uxth	r2, r3
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ba8:	b29b      	uxth	r3, r3
 8004baa:	3b01      	subs	r3, #1
 8004bac:	b29a      	uxth	r2, r3
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	691a      	ldr	r2, [r3, #16]
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bbc:	b2d2      	uxtb	r2, r2
 8004bbe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bc4:	1c5a      	adds	r2, r3, #1
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bce:	3b01      	subs	r3, #1
 8004bd0:	b29a      	uxth	r2, r3
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bda:	b29b      	uxth	r3, r3
 8004bdc:	3b01      	subs	r3, #1
 8004bde:	b29a      	uxth	r2, r3
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004be4:	e042      	b.n	8004c6c <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004be6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004be8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004bea:	68f8      	ldr	r0, [r7, #12]
 8004bec:	f000 fc58 	bl	80054a0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004bf0:	4603      	mov	r3, r0
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d001      	beq.n	8004bfa <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004bf6:	2301      	movs	r3, #1
 8004bf8:	e04c      	b.n	8004c94 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	691a      	ldr	r2, [r3, #16]
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c04:	b2d2      	uxtb	r2, r2
 8004c06:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c0c:	1c5a      	adds	r2, r3, #1
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c16:	3b01      	subs	r3, #1
 8004c18:	b29a      	uxth	r2, r3
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c22:	b29b      	uxth	r3, r3
 8004c24:	3b01      	subs	r3, #1
 8004c26:	b29a      	uxth	r2, r3
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	695b      	ldr	r3, [r3, #20]
 8004c32:	f003 0304 	and.w	r3, r3, #4
 8004c36:	2b04      	cmp	r3, #4
 8004c38:	d118      	bne.n	8004c6c <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	691a      	ldr	r2, [r3, #16]
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c44:	b2d2      	uxtb	r2, r2
 8004c46:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c4c:	1c5a      	adds	r2, r3, #1
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c56:	3b01      	subs	r3, #1
 8004c58:	b29a      	uxth	r2, r3
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c62:	b29b      	uxth	r3, r3
 8004c64:	3b01      	subs	r3, #1
 8004c66:	b29a      	uxth	r2, r3
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	f47f aec2 	bne.w	80049fa <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	2220      	movs	r2, #32
 8004c7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	2200      	movs	r2, #0
 8004c82:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	2200      	movs	r2, #0
 8004c8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004c8e:	2300      	movs	r3, #0
 8004c90:	e000      	b.n	8004c94 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8004c92:	2302      	movs	r3, #2
  }
}
 8004c94:	4618      	mov	r0, r3
 8004c96:	3728      	adds	r7, #40	; 0x28
 8004c98:	46bd      	mov	sp, r7
 8004c9a:	bd80      	pop	{r7, pc}
 8004c9c:	00010004 	.word	0x00010004

08004ca0 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b08a      	sub	sp, #40	; 0x28
 8004ca4:	af02      	add	r7, sp, #8
 8004ca6:	60f8      	str	r0, [r7, #12]
 8004ca8:	607a      	str	r2, [r7, #4]
 8004caa:	603b      	str	r3, [r7, #0]
 8004cac:	460b      	mov	r3, r1
 8004cae:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8004cb0:	f7fd fbdc 	bl	800246c <HAL_GetTick>
 8004cb4:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004cc0:	b2db      	uxtb	r3, r3
 8004cc2:	2b20      	cmp	r3, #32
 8004cc4:	f040 8110 	bne.w	8004ee8 <HAL_I2C_IsDeviceReady+0x248>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004cc8:	69fb      	ldr	r3, [r7, #28]
 8004cca:	9300      	str	r3, [sp, #0]
 8004ccc:	2319      	movs	r3, #25
 8004cce:	2201      	movs	r2, #1
 8004cd0:	4988      	ldr	r1, [pc, #544]	; (8004ef4 <HAL_I2C_IsDeviceReady+0x254>)
 8004cd2:	68f8      	ldr	r0, [r7, #12]
 8004cd4:	f000 fa8c 	bl	80051f0 <I2C_WaitOnFlagUntilTimeout>
 8004cd8:	4603      	mov	r3, r0
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d001      	beq.n	8004ce2 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8004cde:	2302      	movs	r3, #2
 8004ce0:	e103      	b.n	8004eea <HAL_I2C_IsDeviceReady+0x24a>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ce8:	2b01      	cmp	r3, #1
 8004cea:	d101      	bne.n	8004cf0 <HAL_I2C_IsDeviceReady+0x50>
 8004cec:	2302      	movs	r3, #2
 8004cee:	e0fc      	b.n	8004eea <HAL_I2C_IsDeviceReady+0x24a>
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	2201      	movs	r2, #1
 8004cf4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f003 0301 	and.w	r3, r3, #1
 8004d02:	2b01      	cmp	r3, #1
 8004d04:	d007      	beq.n	8004d16 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	681a      	ldr	r2, [r3, #0]
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f042 0201 	orr.w	r2, r2, #1
 8004d14:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	681a      	ldr	r2, [r3, #0]
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004d24:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	2224      	movs	r2, #36	; 0x24
 8004d2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	2200      	movs	r2, #0
 8004d32:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	4a70      	ldr	r2, [pc, #448]	; (8004ef8 <HAL_I2C_IsDeviceReady+0x258>)
 8004d38:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	681a      	ldr	r2, [r3, #0]
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004d48:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8004d4a:	69fb      	ldr	r3, [r7, #28]
 8004d4c:	9300      	str	r3, [sp, #0]
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	2200      	movs	r2, #0
 8004d52:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004d56:	68f8      	ldr	r0, [r7, #12]
 8004d58:	f000 fa4a 	bl	80051f0 <I2C_WaitOnFlagUntilTimeout>
 8004d5c:	4603      	mov	r3, r0
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d00c      	beq.n	8004d7c <HAL_I2C_IsDeviceReady+0xdc>
      {
        if (hi2c->Instance->CR1 & I2C_CR1_START)
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d003      	beq.n	8004d78 <HAL_I2C_IsDeviceReady+0xd8>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004d76:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8004d78:	2303      	movs	r3, #3
 8004d7a:	e0b6      	b.n	8004eea <HAL_I2C_IsDeviceReady+0x24a>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004d7c:	897b      	ldrh	r3, [r7, #10]
 8004d7e:	b2db      	uxtb	r3, r3
 8004d80:	461a      	mov	r2, r3
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004d8a:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8004d8c:	f7fd fb6e 	bl	800246c <HAL_GetTick>
 8004d90:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	695b      	ldr	r3, [r3, #20]
 8004d98:	f003 0302 	and.w	r3, r3, #2
 8004d9c:	2b02      	cmp	r3, #2
 8004d9e:	bf0c      	ite	eq
 8004da0:	2301      	moveq	r3, #1
 8004da2:	2300      	movne	r3, #0
 8004da4:	b2db      	uxtb	r3, r3
 8004da6:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	695b      	ldr	r3, [r3, #20]
 8004dae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004db2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004db6:	bf0c      	ite	eq
 8004db8:	2301      	moveq	r3, #1
 8004dba:	2300      	movne	r3, #0
 8004dbc:	b2db      	uxtb	r3, r3
 8004dbe:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004dc0:	e025      	b.n	8004e0e <HAL_I2C_IsDeviceReady+0x16e>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004dc2:	f7fd fb53 	bl	800246c <HAL_GetTick>
 8004dc6:	4602      	mov	r2, r0
 8004dc8:	69fb      	ldr	r3, [r7, #28]
 8004dca:	1ad3      	subs	r3, r2, r3
 8004dcc:	683a      	ldr	r2, [r7, #0]
 8004dce:	429a      	cmp	r2, r3
 8004dd0:	d302      	bcc.n	8004dd8 <HAL_I2C_IsDeviceReady+0x138>
 8004dd2:	683b      	ldr	r3, [r7, #0]
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d103      	bne.n	8004de0 <HAL_I2C_IsDeviceReady+0x140>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	22a0      	movs	r2, #160	; 0xa0
 8004ddc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	695b      	ldr	r3, [r3, #20]
 8004de6:	f003 0302 	and.w	r3, r3, #2
 8004dea:	2b02      	cmp	r3, #2
 8004dec:	bf0c      	ite	eq
 8004dee:	2301      	moveq	r3, #1
 8004df0:	2300      	movne	r3, #0
 8004df2:	b2db      	uxtb	r3, r3
 8004df4:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	695b      	ldr	r3, [r3, #20]
 8004dfc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e00:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e04:	bf0c      	ite	eq
 8004e06:	2301      	moveq	r3, #1
 8004e08:	2300      	movne	r3, #0
 8004e0a:	b2db      	uxtb	r3, r3
 8004e0c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e14:	b2db      	uxtb	r3, r3
 8004e16:	2ba0      	cmp	r3, #160	; 0xa0
 8004e18:	d005      	beq.n	8004e26 <HAL_I2C_IsDeviceReady+0x186>
 8004e1a:	7dfb      	ldrb	r3, [r7, #23]
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d102      	bne.n	8004e26 <HAL_I2C_IsDeviceReady+0x186>
 8004e20:	7dbb      	ldrb	r3, [r7, #22]
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d0cd      	beq.n	8004dc2 <HAL_I2C_IsDeviceReady+0x122>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	2220      	movs	r2, #32
 8004e2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	695b      	ldr	r3, [r3, #20]
 8004e34:	f003 0302 	and.w	r3, r3, #2
 8004e38:	2b02      	cmp	r3, #2
 8004e3a:	d129      	bne.n	8004e90 <HAL_I2C_IsDeviceReady+0x1f0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	681a      	ldr	r2, [r3, #0]
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e4a:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e4c:	2300      	movs	r3, #0
 8004e4e:	613b      	str	r3, [r7, #16]
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	695b      	ldr	r3, [r3, #20]
 8004e56:	613b      	str	r3, [r7, #16]
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	699b      	ldr	r3, [r3, #24]
 8004e5e:	613b      	str	r3, [r7, #16]
 8004e60:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004e62:	69fb      	ldr	r3, [r7, #28]
 8004e64:	9300      	str	r3, [sp, #0]
 8004e66:	2319      	movs	r3, #25
 8004e68:	2201      	movs	r2, #1
 8004e6a:	4922      	ldr	r1, [pc, #136]	; (8004ef4 <HAL_I2C_IsDeviceReady+0x254>)
 8004e6c:	68f8      	ldr	r0, [r7, #12]
 8004e6e:	f000 f9bf 	bl	80051f0 <I2C_WaitOnFlagUntilTimeout>
 8004e72:	4603      	mov	r3, r0
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d001      	beq.n	8004e7c <HAL_I2C_IsDeviceReady+0x1dc>
        {
          return HAL_ERROR;
 8004e78:	2301      	movs	r3, #1
 8004e7a:	e036      	b.n	8004eea <HAL_I2C_IsDeviceReady+0x24a>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	2220      	movs	r2, #32
 8004e80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	2200      	movs	r2, #0
 8004e88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8004e8c:	2300      	movs	r3, #0
 8004e8e:	e02c      	b.n	8004eea <HAL_I2C_IsDeviceReady+0x24a>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	681a      	ldr	r2, [r3, #0]
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e9e:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004ea8:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004eaa:	69fb      	ldr	r3, [r7, #28]
 8004eac:	9300      	str	r3, [sp, #0]
 8004eae:	2319      	movs	r3, #25
 8004eb0:	2201      	movs	r2, #1
 8004eb2:	4910      	ldr	r1, [pc, #64]	; (8004ef4 <HAL_I2C_IsDeviceReady+0x254>)
 8004eb4:	68f8      	ldr	r0, [r7, #12]
 8004eb6:	f000 f99b 	bl	80051f0 <I2C_WaitOnFlagUntilTimeout>
 8004eba:	4603      	mov	r3, r0
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d001      	beq.n	8004ec4 <HAL_I2C_IsDeviceReady+0x224>
        {
          return HAL_ERROR;
 8004ec0:	2301      	movs	r3, #1
 8004ec2:	e012      	b.n	8004eea <HAL_I2C_IsDeviceReady+0x24a>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8004ec4:	69bb      	ldr	r3, [r7, #24]
 8004ec6:	3301      	adds	r3, #1
 8004ec8:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8004eca:	69ba      	ldr	r2, [r7, #24]
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	429a      	cmp	r2, r3
 8004ed0:	f4ff af33 	bcc.w	8004d3a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	2220      	movs	r2, #32
 8004ed8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	2200      	movs	r2, #0
 8004ee0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004ee4:	2301      	movs	r3, #1
 8004ee6:	e000      	b.n	8004eea <HAL_I2C_IsDeviceReady+0x24a>
  }
  else
  {
    return HAL_BUSY;
 8004ee8:	2302      	movs	r3, #2
  }
}
 8004eea:	4618      	mov	r0, r3
 8004eec:	3720      	adds	r7, #32
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	bd80      	pop	{r7, pc}
 8004ef2:	bf00      	nop
 8004ef4:	00100002 	.word	0x00100002
 8004ef8:	ffff0000 	.word	0xffff0000

08004efc <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b088      	sub	sp, #32
 8004f00:	af02      	add	r7, sp, #8
 8004f02:	60f8      	str	r0, [r7, #12]
 8004f04:	4608      	mov	r0, r1
 8004f06:	4611      	mov	r1, r2
 8004f08:	461a      	mov	r2, r3
 8004f0a:	4603      	mov	r3, r0
 8004f0c:	817b      	strh	r3, [r7, #10]
 8004f0e:	460b      	mov	r3, r1
 8004f10:	813b      	strh	r3, [r7, #8]
 8004f12:	4613      	mov	r3, r2
 8004f14:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	681a      	ldr	r2, [r3, #0]
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004f24:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004f26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f28:	9300      	str	r3, [sp, #0]
 8004f2a:	6a3b      	ldr	r3, [r7, #32]
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004f32:	68f8      	ldr	r0, [r7, #12]
 8004f34:	f000 f95c 	bl	80051f0 <I2C_WaitOnFlagUntilTimeout>
 8004f38:	4603      	mov	r3, r0
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d00c      	beq.n	8004f58 <I2C_RequestMemoryWrite+0x5c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d003      	beq.n	8004f54 <I2C_RequestMemoryWrite+0x58>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004f52:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004f54:	2303      	movs	r3, #3
 8004f56:	e05f      	b.n	8005018 <I2C_RequestMemoryWrite+0x11c>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004f58:	897b      	ldrh	r3, [r7, #10]
 8004f5a:	b2db      	uxtb	r3, r3
 8004f5c:	461a      	mov	r2, r3
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004f66:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004f68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f6a:	6a3a      	ldr	r2, [r7, #32]
 8004f6c:	492c      	ldr	r1, [pc, #176]	; (8005020 <I2C_RequestMemoryWrite+0x124>)
 8004f6e:	68f8      	ldr	r0, [r7, #12]
 8004f70:	f000 f995 	bl	800529e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004f74:	4603      	mov	r3, r0
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d001      	beq.n	8004f7e <I2C_RequestMemoryWrite+0x82>
  {
    return HAL_ERROR;
 8004f7a:	2301      	movs	r3, #1
 8004f7c:	e04c      	b.n	8005018 <I2C_RequestMemoryWrite+0x11c>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f7e:	2300      	movs	r3, #0
 8004f80:	617b      	str	r3, [r7, #20]
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	695b      	ldr	r3, [r3, #20]
 8004f88:	617b      	str	r3, [r7, #20]
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	699b      	ldr	r3, [r3, #24]
 8004f90:	617b      	str	r3, [r7, #20]
 8004f92:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004f94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f96:	6a39      	ldr	r1, [r7, #32]
 8004f98:	68f8      	ldr	r0, [r7, #12]
 8004f9a:	f000 f9ff 	bl	800539c <I2C_WaitOnTXEFlagUntilTimeout>
 8004f9e:	4603      	mov	r3, r0
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d00d      	beq.n	8004fc0 <I2C_RequestMemoryWrite+0xc4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fa8:	2b04      	cmp	r3, #4
 8004faa:	d107      	bne.n	8004fbc <I2C_RequestMemoryWrite+0xc0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	681a      	ldr	r2, [r3, #0]
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004fba:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004fbc:	2301      	movs	r3, #1
 8004fbe:	e02b      	b.n	8005018 <I2C_RequestMemoryWrite+0x11c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004fc0:	88fb      	ldrh	r3, [r7, #6]
 8004fc2:	2b01      	cmp	r3, #1
 8004fc4:	d105      	bne.n	8004fd2 <I2C_RequestMemoryWrite+0xd6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004fc6:	893b      	ldrh	r3, [r7, #8]
 8004fc8:	b2da      	uxtb	r2, r3
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	611a      	str	r2, [r3, #16]
 8004fd0:	e021      	b.n	8005016 <I2C_RequestMemoryWrite+0x11a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004fd2:	893b      	ldrh	r3, [r7, #8]
 8004fd4:	0a1b      	lsrs	r3, r3, #8
 8004fd6:	b29b      	uxth	r3, r3
 8004fd8:	b2da      	uxtb	r2, r3
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004fe0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004fe2:	6a39      	ldr	r1, [r7, #32]
 8004fe4:	68f8      	ldr	r0, [r7, #12]
 8004fe6:	f000 f9d9 	bl	800539c <I2C_WaitOnTXEFlagUntilTimeout>
 8004fea:	4603      	mov	r3, r0
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d00d      	beq.n	800500c <I2C_RequestMemoryWrite+0x110>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ff4:	2b04      	cmp	r3, #4
 8004ff6:	d107      	bne.n	8005008 <I2C_RequestMemoryWrite+0x10c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	681a      	ldr	r2, [r3, #0]
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005006:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005008:	2301      	movs	r3, #1
 800500a:	e005      	b.n	8005018 <I2C_RequestMemoryWrite+0x11c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800500c:	893b      	ldrh	r3, [r7, #8]
 800500e:	b2da      	uxtb	r2, r3
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005016:	2300      	movs	r3, #0
}
 8005018:	4618      	mov	r0, r3
 800501a:	3718      	adds	r7, #24
 800501c:	46bd      	mov	sp, r7
 800501e:	bd80      	pop	{r7, pc}
 8005020:	00010002 	.word	0x00010002

08005024 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005024:	b580      	push	{r7, lr}
 8005026:	b088      	sub	sp, #32
 8005028:	af02      	add	r7, sp, #8
 800502a:	60f8      	str	r0, [r7, #12]
 800502c:	4608      	mov	r0, r1
 800502e:	4611      	mov	r1, r2
 8005030:	461a      	mov	r2, r3
 8005032:	4603      	mov	r3, r0
 8005034:	817b      	strh	r3, [r7, #10]
 8005036:	460b      	mov	r3, r1
 8005038:	813b      	strh	r3, [r7, #8]
 800503a:	4613      	mov	r3, r2
 800503c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	681a      	ldr	r2, [r3, #0]
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800504c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	681a      	ldr	r2, [r3, #0]
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800505c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800505e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005060:	9300      	str	r3, [sp, #0]
 8005062:	6a3b      	ldr	r3, [r7, #32]
 8005064:	2200      	movs	r2, #0
 8005066:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800506a:	68f8      	ldr	r0, [r7, #12]
 800506c:	f000 f8c0 	bl	80051f0 <I2C_WaitOnFlagUntilTimeout>
 8005070:	4603      	mov	r3, r0
 8005072:	2b00      	cmp	r3, #0
 8005074:	d00c      	beq.n	8005090 <I2C_RequestMemoryRead+0x6c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005080:	2b00      	cmp	r3, #0
 8005082:	d003      	beq.n	800508c <I2C_RequestMemoryRead+0x68>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	f44f 7200 	mov.w	r2, #512	; 0x200
 800508a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800508c:	2303      	movs	r3, #3
 800508e:	e0a9      	b.n	80051e4 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005090:	897b      	ldrh	r3, [r7, #10]
 8005092:	b2db      	uxtb	r3, r3
 8005094:	461a      	mov	r2, r3
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800509e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80050a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050a2:	6a3a      	ldr	r2, [r7, #32]
 80050a4:	4951      	ldr	r1, [pc, #324]	; (80051ec <I2C_RequestMemoryRead+0x1c8>)
 80050a6:	68f8      	ldr	r0, [r7, #12]
 80050a8:	f000 f8f9 	bl	800529e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80050ac:	4603      	mov	r3, r0
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d001      	beq.n	80050b6 <I2C_RequestMemoryRead+0x92>
  {
    return HAL_ERROR;
 80050b2:	2301      	movs	r3, #1
 80050b4:	e096      	b.n	80051e4 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80050b6:	2300      	movs	r3, #0
 80050b8:	617b      	str	r3, [r7, #20]
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	695b      	ldr	r3, [r3, #20]
 80050c0:	617b      	str	r3, [r7, #20]
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	699b      	ldr	r3, [r3, #24]
 80050c8:	617b      	str	r3, [r7, #20]
 80050ca:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80050cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80050ce:	6a39      	ldr	r1, [r7, #32]
 80050d0:	68f8      	ldr	r0, [r7, #12]
 80050d2:	f000 f963 	bl	800539c <I2C_WaitOnTXEFlagUntilTimeout>
 80050d6:	4603      	mov	r3, r0
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d00d      	beq.n	80050f8 <I2C_RequestMemoryRead+0xd4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050e0:	2b04      	cmp	r3, #4
 80050e2:	d107      	bne.n	80050f4 <I2C_RequestMemoryRead+0xd0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	681a      	ldr	r2, [r3, #0]
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80050f2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80050f4:	2301      	movs	r3, #1
 80050f6:	e075      	b.n	80051e4 <I2C_RequestMemoryRead+0x1c0>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80050f8:	88fb      	ldrh	r3, [r7, #6]
 80050fa:	2b01      	cmp	r3, #1
 80050fc:	d105      	bne.n	800510a <I2C_RequestMemoryRead+0xe6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80050fe:	893b      	ldrh	r3, [r7, #8]
 8005100:	b2da      	uxtb	r2, r3
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	611a      	str	r2, [r3, #16]
 8005108:	e021      	b.n	800514e <I2C_RequestMemoryRead+0x12a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800510a:	893b      	ldrh	r3, [r7, #8]
 800510c:	0a1b      	lsrs	r3, r3, #8
 800510e:	b29b      	uxth	r3, r3
 8005110:	b2da      	uxtb	r2, r3
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005118:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800511a:	6a39      	ldr	r1, [r7, #32]
 800511c:	68f8      	ldr	r0, [r7, #12]
 800511e:	f000 f93d 	bl	800539c <I2C_WaitOnTXEFlagUntilTimeout>
 8005122:	4603      	mov	r3, r0
 8005124:	2b00      	cmp	r3, #0
 8005126:	d00d      	beq.n	8005144 <I2C_RequestMemoryRead+0x120>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800512c:	2b04      	cmp	r3, #4
 800512e:	d107      	bne.n	8005140 <I2C_RequestMemoryRead+0x11c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	681a      	ldr	r2, [r3, #0]
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800513e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005140:	2301      	movs	r3, #1
 8005142:	e04f      	b.n	80051e4 <I2C_RequestMemoryRead+0x1c0>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005144:	893b      	ldrh	r3, [r7, #8]
 8005146:	b2da      	uxtb	r2, r3
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800514e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005150:	6a39      	ldr	r1, [r7, #32]
 8005152:	68f8      	ldr	r0, [r7, #12]
 8005154:	f000 f922 	bl	800539c <I2C_WaitOnTXEFlagUntilTimeout>
 8005158:	4603      	mov	r3, r0
 800515a:	2b00      	cmp	r3, #0
 800515c:	d00d      	beq.n	800517a <I2C_RequestMemoryRead+0x156>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005162:	2b04      	cmp	r3, #4
 8005164:	d107      	bne.n	8005176 <I2C_RequestMemoryRead+0x152>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	681a      	ldr	r2, [r3, #0]
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005174:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005176:	2301      	movs	r3, #1
 8005178:	e034      	b.n	80051e4 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	681a      	ldr	r2, [r3, #0]
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005188:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800518a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800518c:	9300      	str	r3, [sp, #0]
 800518e:	6a3b      	ldr	r3, [r7, #32]
 8005190:	2200      	movs	r2, #0
 8005192:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005196:	68f8      	ldr	r0, [r7, #12]
 8005198:	f000 f82a 	bl	80051f0 <I2C_WaitOnFlagUntilTimeout>
 800519c:	4603      	mov	r3, r0
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d00c      	beq.n	80051bc <I2C_RequestMemoryRead+0x198>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d003      	beq.n	80051b8 <I2C_RequestMemoryRead+0x194>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80051b6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80051b8:	2303      	movs	r3, #3
 80051ba:	e013      	b.n	80051e4 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80051bc:	897b      	ldrh	r3, [r7, #10]
 80051be:	b2db      	uxtb	r3, r3
 80051c0:	f043 0301 	orr.w	r3, r3, #1
 80051c4:	b2da      	uxtb	r2, r3
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80051cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051ce:	6a3a      	ldr	r2, [r7, #32]
 80051d0:	4906      	ldr	r1, [pc, #24]	; (80051ec <I2C_RequestMemoryRead+0x1c8>)
 80051d2:	68f8      	ldr	r0, [r7, #12]
 80051d4:	f000 f863 	bl	800529e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80051d8:	4603      	mov	r3, r0
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d001      	beq.n	80051e2 <I2C_RequestMemoryRead+0x1be>
  {
    return HAL_ERROR;
 80051de:	2301      	movs	r3, #1
 80051e0:	e000      	b.n	80051e4 <I2C_RequestMemoryRead+0x1c0>
  }

  return HAL_OK;
 80051e2:	2300      	movs	r3, #0
}
 80051e4:	4618      	mov	r0, r3
 80051e6:	3718      	adds	r7, #24
 80051e8:	46bd      	mov	sp, r7
 80051ea:	bd80      	pop	{r7, pc}
 80051ec:	00010002 	.word	0x00010002

080051f0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	b084      	sub	sp, #16
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	60f8      	str	r0, [r7, #12]
 80051f8:	60b9      	str	r1, [r7, #8]
 80051fa:	603b      	str	r3, [r7, #0]
 80051fc:	4613      	mov	r3, r2
 80051fe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005200:	e025      	b.n	800524e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005202:	683b      	ldr	r3, [r7, #0]
 8005204:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005208:	d021      	beq.n	800524e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800520a:	f7fd f92f 	bl	800246c <HAL_GetTick>
 800520e:	4602      	mov	r2, r0
 8005210:	69bb      	ldr	r3, [r7, #24]
 8005212:	1ad3      	subs	r3, r2, r3
 8005214:	683a      	ldr	r2, [r7, #0]
 8005216:	429a      	cmp	r2, r3
 8005218:	d302      	bcc.n	8005220 <I2C_WaitOnFlagUntilTimeout+0x30>
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	2b00      	cmp	r3, #0
 800521e:	d116      	bne.n	800524e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	2200      	movs	r2, #0
 8005224:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	2220      	movs	r2, #32
 800522a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	2200      	movs	r2, #0
 8005232:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800523a:	f043 0220 	orr.w	r2, r3, #32
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	2200      	movs	r2, #0
 8005246:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800524a:	2301      	movs	r3, #1
 800524c:	e023      	b.n	8005296 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800524e:	68bb      	ldr	r3, [r7, #8]
 8005250:	0c1b      	lsrs	r3, r3, #16
 8005252:	b2db      	uxtb	r3, r3
 8005254:	2b01      	cmp	r3, #1
 8005256:	d10d      	bne.n	8005274 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	695b      	ldr	r3, [r3, #20]
 800525e:	43da      	mvns	r2, r3
 8005260:	68bb      	ldr	r3, [r7, #8]
 8005262:	4013      	ands	r3, r2
 8005264:	b29b      	uxth	r3, r3
 8005266:	2b00      	cmp	r3, #0
 8005268:	bf0c      	ite	eq
 800526a:	2301      	moveq	r3, #1
 800526c:	2300      	movne	r3, #0
 800526e:	b2db      	uxtb	r3, r3
 8005270:	461a      	mov	r2, r3
 8005272:	e00c      	b.n	800528e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	699b      	ldr	r3, [r3, #24]
 800527a:	43da      	mvns	r2, r3
 800527c:	68bb      	ldr	r3, [r7, #8]
 800527e:	4013      	ands	r3, r2
 8005280:	b29b      	uxth	r3, r3
 8005282:	2b00      	cmp	r3, #0
 8005284:	bf0c      	ite	eq
 8005286:	2301      	moveq	r3, #1
 8005288:	2300      	movne	r3, #0
 800528a:	b2db      	uxtb	r3, r3
 800528c:	461a      	mov	r2, r3
 800528e:	79fb      	ldrb	r3, [r7, #7]
 8005290:	429a      	cmp	r2, r3
 8005292:	d0b6      	beq.n	8005202 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005294:	2300      	movs	r3, #0
}
 8005296:	4618      	mov	r0, r3
 8005298:	3710      	adds	r7, #16
 800529a:	46bd      	mov	sp, r7
 800529c:	bd80      	pop	{r7, pc}

0800529e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800529e:	b580      	push	{r7, lr}
 80052a0:	b084      	sub	sp, #16
 80052a2:	af00      	add	r7, sp, #0
 80052a4:	60f8      	str	r0, [r7, #12]
 80052a6:	60b9      	str	r1, [r7, #8]
 80052a8:	607a      	str	r2, [r7, #4]
 80052aa:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80052ac:	e051      	b.n	8005352 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	695b      	ldr	r3, [r3, #20]
 80052b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80052b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80052bc:	d123      	bne.n	8005306 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	681a      	ldr	r2, [r3, #0]
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80052cc:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80052d6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	2200      	movs	r2, #0
 80052dc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	2220      	movs	r2, #32
 80052e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	2200      	movs	r2, #0
 80052ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052f2:	f043 0204 	orr.w	r2, r3, #4
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	2200      	movs	r2, #0
 80052fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005302:	2301      	movs	r3, #1
 8005304:	e046      	b.n	8005394 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800530c:	d021      	beq.n	8005352 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800530e:	f7fd f8ad 	bl	800246c <HAL_GetTick>
 8005312:	4602      	mov	r2, r0
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	1ad3      	subs	r3, r2, r3
 8005318:	687a      	ldr	r2, [r7, #4]
 800531a:	429a      	cmp	r2, r3
 800531c:	d302      	bcc.n	8005324 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2b00      	cmp	r3, #0
 8005322:	d116      	bne.n	8005352 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	2200      	movs	r2, #0
 8005328:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	2220      	movs	r2, #32
 800532e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	2200      	movs	r2, #0
 8005336:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800533e:	f043 0220 	orr.w	r2, r3, #32
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	2200      	movs	r2, #0
 800534a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800534e:	2301      	movs	r3, #1
 8005350:	e020      	b.n	8005394 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005352:	68bb      	ldr	r3, [r7, #8]
 8005354:	0c1b      	lsrs	r3, r3, #16
 8005356:	b2db      	uxtb	r3, r3
 8005358:	2b01      	cmp	r3, #1
 800535a:	d10c      	bne.n	8005376 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	695b      	ldr	r3, [r3, #20]
 8005362:	43da      	mvns	r2, r3
 8005364:	68bb      	ldr	r3, [r7, #8]
 8005366:	4013      	ands	r3, r2
 8005368:	b29b      	uxth	r3, r3
 800536a:	2b00      	cmp	r3, #0
 800536c:	bf14      	ite	ne
 800536e:	2301      	movne	r3, #1
 8005370:	2300      	moveq	r3, #0
 8005372:	b2db      	uxtb	r3, r3
 8005374:	e00b      	b.n	800538e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	699b      	ldr	r3, [r3, #24]
 800537c:	43da      	mvns	r2, r3
 800537e:	68bb      	ldr	r3, [r7, #8]
 8005380:	4013      	ands	r3, r2
 8005382:	b29b      	uxth	r3, r3
 8005384:	2b00      	cmp	r3, #0
 8005386:	bf14      	ite	ne
 8005388:	2301      	movne	r3, #1
 800538a:	2300      	moveq	r3, #0
 800538c:	b2db      	uxtb	r3, r3
 800538e:	2b00      	cmp	r3, #0
 8005390:	d18d      	bne.n	80052ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005392:	2300      	movs	r3, #0
}
 8005394:	4618      	mov	r0, r3
 8005396:	3710      	adds	r7, #16
 8005398:	46bd      	mov	sp, r7
 800539a:	bd80      	pop	{r7, pc}

0800539c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b084      	sub	sp, #16
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	60f8      	str	r0, [r7, #12]
 80053a4:	60b9      	str	r1, [r7, #8]
 80053a6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80053a8:	e02d      	b.n	8005406 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80053aa:	68f8      	ldr	r0, [r7, #12]
 80053ac:	f000 f8ce 	bl	800554c <I2C_IsAcknowledgeFailed>
 80053b0:	4603      	mov	r3, r0
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d001      	beq.n	80053ba <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80053b6:	2301      	movs	r3, #1
 80053b8:	e02d      	b.n	8005416 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80053ba:	68bb      	ldr	r3, [r7, #8]
 80053bc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80053c0:	d021      	beq.n	8005406 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053c2:	f7fd f853 	bl	800246c <HAL_GetTick>
 80053c6:	4602      	mov	r2, r0
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	1ad3      	subs	r3, r2, r3
 80053cc:	68ba      	ldr	r2, [r7, #8]
 80053ce:	429a      	cmp	r2, r3
 80053d0:	d302      	bcc.n	80053d8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80053d2:	68bb      	ldr	r3, [r7, #8]
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d116      	bne.n	8005406 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	2200      	movs	r2, #0
 80053dc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	2220      	movs	r2, #32
 80053e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	2200      	movs	r2, #0
 80053ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053f2:	f043 0220 	orr.w	r2, r3, #32
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	2200      	movs	r2, #0
 80053fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005402:	2301      	movs	r3, #1
 8005404:	e007      	b.n	8005416 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	695b      	ldr	r3, [r3, #20]
 800540c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005410:	2b80      	cmp	r3, #128	; 0x80
 8005412:	d1ca      	bne.n	80053aa <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005414:	2300      	movs	r3, #0
}
 8005416:	4618      	mov	r0, r3
 8005418:	3710      	adds	r7, #16
 800541a:	46bd      	mov	sp, r7
 800541c:	bd80      	pop	{r7, pc}

0800541e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800541e:	b580      	push	{r7, lr}
 8005420:	b084      	sub	sp, #16
 8005422:	af00      	add	r7, sp, #0
 8005424:	60f8      	str	r0, [r7, #12]
 8005426:	60b9      	str	r1, [r7, #8]
 8005428:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800542a:	e02d      	b.n	8005488 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800542c:	68f8      	ldr	r0, [r7, #12]
 800542e:	f000 f88d 	bl	800554c <I2C_IsAcknowledgeFailed>
 8005432:	4603      	mov	r3, r0
 8005434:	2b00      	cmp	r3, #0
 8005436:	d001      	beq.n	800543c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005438:	2301      	movs	r3, #1
 800543a:	e02d      	b.n	8005498 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800543c:	68bb      	ldr	r3, [r7, #8]
 800543e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005442:	d021      	beq.n	8005488 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005444:	f7fd f812 	bl	800246c <HAL_GetTick>
 8005448:	4602      	mov	r2, r0
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	1ad3      	subs	r3, r2, r3
 800544e:	68ba      	ldr	r2, [r7, #8]
 8005450:	429a      	cmp	r2, r3
 8005452:	d302      	bcc.n	800545a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005454:	68bb      	ldr	r3, [r7, #8]
 8005456:	2b00      	cmp	r3, #0
 8005458:	d116      	bne.n	8005488 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	2200      	movs	r2, #0
 800545e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	2220      	movs	r2, #32
 8005464:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	2200      	movs	r2, #0
 800546c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005474:	f043 0220 	orr.w	r2, r3, #32
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	2200      	movs	r2, #0
 8005480:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005484:	2301      	movs	r3, #1
 8005486:	e007      	b.n	8005498 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	695b      	ldr	r3, [r3, #20]
 800548e:	f003 0304 	and.w	r3, r3, #4
 8005492:	2b04      	cmp	r3, #4
 8005494:	d1ca      	bne.n	800542c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005496:	2300      	movs	r3, #0
}
 8005498:	4618      	mov	r0, r3
 800549a:	3710      	adds	r7, #16
 800549c:	46bd      	mov	sp, r7
 800549e:	bd80      	pop	{r7, pc}

080054a0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80054a0:	b580      	push	{r7, lr}
 80054a2:	b084      	sub	sp, #16
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	60f8      	str	r0, [r7, #12]
 80054a8:	60b9      	str	r1, [r7, #8]
 80054aa:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80054ac:	e042      	b.n	8005534 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	695b      	ldr	r3, [r3, #20]
 80054b4:	f003 0310 	and.w	r3, r3, #16
 80054b8:	2b10      	cmp	r3, #16
 80054ba:	d119      	bne.n	80054f0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f06f 0210 	mvn.w	r2, #16
 80054c4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	2200      	movs	r2, #0
 80054ca:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	2220      	movs	r2, #32
 80054d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	2200      	movs	r2, #0
 80054d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	2200      	movs	r2, #0
 80054e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80054ec:	2301      	movs	r3, #1
 80054ee:	e029      	b.n	8005544 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054f0:	f7fc ffbc 	bl	800246c <HAL_GetTick>
 80054f4:	4602      	mov	r2, r0
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	1ad3      	subs	r3, r2, r3
 80054fa:	68ba      	ldr	r2, [r7, #8]
 80054fc:	429a      	cmp	r2, r3
 80054fe:	d302      	bcc.n	8005506 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005500:	68bb      	ldr	r3, [r7, #8]
 8005502:	2b00      	cmp	r3, #0
 8005504:	d116      	bne.n	8005534 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	2200      	movs	r2, #0
 800550a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	2220      	movs	r2, #32
 8005510:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	2200      	movs	r2, #0
 8005518:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005520:	f043 0220 	orr.w	r2, r3, #32
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	2200      	movs	r2, #0
 800552c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005530:	2301      	movs	r3, #1
 8005532:	e007      	b.n	8005544 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	695b      	ldr	r3, [r3, #20]
 800553a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800553e:	2b40      	cmp	r3, #64	; 0x40
 8005540:	d1b5      	bne.n	80054ae <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005542:	2300      	movs	r3, #0
}
 8005544:	4618      	mov	r0, r3
 8005546:	3710      	adds	r7, #16
 8005548:	46bd      	mov	sp, r7
 800554a:	bd80      	pop	{r7, pc}

0800554c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800554c:	b480      	push	{r7}
 800554e:	b083      	sub	sp, #12
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	695b      	ldr	r3, [r3, #20]
 800555a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800555e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005562:	d11b      	bne.n	800559c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800556c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	2200      	movs	r2, #0
 8005572:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2220      	movs	r2, #32
 8005578:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2200      	movs	r2, #0
 8005580:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005588:	f043 0204 	orr.w	r2, r3, #4
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2200      	movs	r2, #0
 8005594:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005598:	2301      	movs	r3, #1
 800559a:	e000      	b.n	800559e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800559c:	2300      	movs	r3, #0
}
 800559e:	4618      	mov	r0, r3
 80055a0:	370c      	adds	r7, #12
 80055a2:	46bd      	mov	sp, r7
 80055a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a8:	4770      	bx	lr

080055aa <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80055aa:	b480      	push	{r7}
 80055ac:	b083      	sub	sp, #12
 80055ae:	af00      	add	r7, sp, #0
 80055b0:	6078      	str	r0, [r7, #4]
 80055b2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055ba:	b2db      	uxtb	r3, r3
 80055bc:	2b20      	cmp	r3, #32
 80055be:	d129      	bne.n	8005614 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2224      	movs	r2, #36	; 0x24
 80055c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	681a      	ldr	r2, [r3, #0]
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	f022 0201 	bic.w	r2, r2, #1
 80055d6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f022 0210 	bic.w	r2, r2, #16
 80055e6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	683a      	ldr	r2, [r7, #0]
 80055f4:	430a      	orrs	r2, r1
 80055f6:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	681a      	ldr	r2, [r3, #0]
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	f042 0201 	orr.w	r2, r2, #1
 8005606:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2220      	movs	r2, #32
 800560c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005610:	2300      	movs	r3, #0
 8005612:	e000      	b.n	8005616 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8005614:	2302      	movs	r3, #2
  }
}
 8005616:	4618      	mov	r0, r3
 8005618:	370c      	adds	r7, #12
 800561a:	46bd      	mov	sp, r7
 800561c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005620:	4770      	bx	lr

08005622 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005622:	b480      	push	{r7}
 8005624:	b085      	sub	sp, #20
 8005626:	af00      	add	r7, sp, #0
 8005628:	6078      	str	r0, [r7, #4]
 800562a:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 800562c:	2300      	movs	r3, #0
 800562e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005636:	b2db      	uxtb	r3, r3
 8005638:	2b20      	cmp	r3, #32
 800563a:	d12a      	bne.n	8005692 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2224      	movs	r2, #36	; 0x24
 8005640:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	681a      	ldr	r2, [r3, #0]
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f022 0201 	bic.w	r2, r2, #1
 8005652:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800565a:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 800565c:	89fb      	ldrh	r3, [r7, #14]
 800565e:	f023 030f 	bic.w	r3, r3, #15
 8005662:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8005664:	683b      	ldr	r3, [r7, #0]
 8005666:	b29a      	uxth	r2, r3
 8005668:	89fb      	ldrh	r3, [r7, #14]
 800566a:	4313      	orrs	r3, r2
 800566c:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	89fa      	ldrh	r2, [r7, #14]
 8005674:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	681a      	ldr	r2, [r3, #0]
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f042 0201 	orr.w	r2, r2, #1
 8005684:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	2220      	movs	r2, #32
 800568a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800568e:	2300      	movs	r3, #0
 8005690:	e000      	b.n	8005694 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8005692:	2302      	movs	r3, #2
  }
}
 8005694:	4618      	mov	r0, r3
 8005696:	3714      	adds	r7, #20
 8005698:	46bd      	mov	sp, r7
 800569a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569e:	4770      	bx	lr

080056a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80056a0:	b580      	push	{r7, lr}
 80056a2:	b084      	sub	sp, #16
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	6078      	str	r0, [r7, #4]
 80056a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d101      	bne.n	80056b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80056b0:	2301      	movs	r3, #1
 80056b2:	e0cc      	b.n	800584e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80056b4:	4b68      	ldr	r3, [pc, #416]	; (8005858 <HAL_RCC_ClockConfig+0x1b8>)
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f003 030f 	and.w	r3, r3, #15
 80056bc:	683a      	ldr	r2, [r7, #0]
 80056be:	429a      	cmp	r2, r3
 80056c0:	d90c      	bls.n	80056dc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80056c2:	4b65      	ldr	r3, [pc, #404]	; (8005858 <HAL_RCC_ClockConfig+0x1b8>)
 80056c4:	683a      	ldr	r2, [r7, #0]
 80056c6:	b2d2      	uxtb	r2, r2
 80056c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80056ca:	4b63      	ldr	r3, [pc, #396]	; (8005858 <HAL_RCC_ClockConfig+0x1b8>)
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f003 030f 	and.w	r3, r3, #15
 80056d2:	683a      	ldr	r2, [r7, #0]
 80056d4:	429a      	cmp	r2, r3
 80056d6:	d001      	beq.n	80056dc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80056d8:	2301      	movs	r3, #1
 80056da:	e0b8      	b.n	800584e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f003 0302 	and.w	r3, r3, #2
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d020      	beq.n	800572a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f003 0304 	and.w	r3, r3, #4
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d005      	beq.n	8005700 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80056f4:	4b59      	ldr	r3, [pc, #356]	; (800585c <HAL_RCC_ClockConfig+0x1bc>)
 80056f6:	689b      	ldr	r3, [r3, #8]
 80056f8:	4a58      	ldr	r2, [pc, #352]	; (800585c <HAL_RCC_ClockConfig+0x1bc>)
 80056fa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80056fe:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f003 0308 	and.w	r3, r3, #8
 8005708:	2b00      	cmp	r3, #0
 800570a:	d005      	beq.n	8005718 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800570c:	4b53      	ldr	r3, [pc, #332]	; (800585c <HAL_RCC_ClockConfig+0x1bc>)
 800570e:	689b      	ldr	r3, [r3, #8]
 8005710:	4a52      	ldr	r2, [pc, #328]	; (800585c <HAL_RCC_ClockConfig+0x1bc>)
 8005712:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005716:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005718:	4b50      	ldr	r3, [pc, #320]	; (800585c <HAL_RCC_ClockConfig+0x1bc>)
 800571a:	689b      	ldr	r3, [r3, #8]
 800571c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	689b      	ldr	r3, [r3, #8]
 8005724:	494d      	ldr	r1, [pc, #308]	; (800585c <HAL_RCC_ClockConfig+0x1bc>)
 8005726:	4313      	orrs	r3, r2
 8005728:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f003 0301 	and.w	r3, r3, #1
 8005732:	2b00      	cmp	r3, #0
 8005734:	d044      	beq.n	80057c0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	685b      	ldr	r3, [r3, #4]
 800573a:	2b01      	cmp	r3, #1
 800573c:	d107      	bne.n	800574e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800573e:	4b47      	ldr	r3, [pc, #284]	; (800585c <HAL_RCC_ClockConfig+0x1bc>)
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005746:	2b00      	cmp	r3, #0
 8005748:	d119      	bne.n	800577e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800574a:	2301      	movs	r3, #1
 800574c:	e07f      	b.n	800584e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	685b      	ldr	r3, [r3, #4]
 8005752:	2b02      	cmp	r3, #2
 8005754:	d003      	beq.n	800575e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800575a:	2b03      	cmp	r3, #3
 800575c:	d107      	bne.n	800576e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800575e:	4b3f      	ldr	r3, [pc, #252]	; (800585c <HAL_RCC_ClockConfig+0x1bc>)
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005766:	2b00      	cmp	r3, #0
 8005768:	d109      	bne.n	800577e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800576a:	2301      	movs	r3, #1
 800576c:	e06f      	b.n	800584e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800576e:	4b3b      	ldr	r3, [pc, #236]	; (800585c <HAL_RCC_ClockConfig+0x1bc>)
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	f003 0302 	and.w	r3, r3, #2
 8005776:	2b00      	cmp	r3, #0
 8005778:	d101      	bne.n	800577e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800577a:	2301      	movs	r3, #1
 800577c:	e067      	b.n	800584e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800577e:	4b37      	ldr	r3, [pc, #220]	; (800585c <HAL_RCC_ClockConfig+0x1bc>)
 8005780:	689b      	ldr	r3, [r3, #8]
 8005782:	f023 0203 	bic.w	r2, r3, #3
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	685b      	ldr	r3, [r3, #4]
 800578a:	4934      	ldr	r1, [pc, #208]	; (800585c <HAL_RCC_ClockConfig+0x1bc>)
 800578c:	4313      	orrs	r3, r2
 800578e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005790:	f7fc fe6c 	bl	800246c <HAL_GetTick>
 8005794:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005796:	e00a      	b.n	80057ae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005798:	f7fc fe68 	bl	800246c <HAL_GetTick>
 800579c:	4602      	mov	r2, r0
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	1ad3      	subs	r3, r2, r3
 80057a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80057a6:	4293      	cmp	r3, r2
 80057a8:	d901      	bls.n	80057ae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80057aa:	2303      	movs	r3, #3
 80057ac:	e04f      	b.n	800584e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80057ae:	4b2b      	ldr	r3, [pc, #172]	; (800585c <HAL_RCC_ClockConfig+0x1bc>)
 80057b0:	689b      	ldr	r3, [r3, #8]
 80057b2:	f003 020c 	and.w	r2, r3, #12
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	685b      	ldr	r3, [r3, #4]
 80057ba:	009b      	lsls	r3, r3, #2
 80057bc:	429a      	cmp	r2, r3
 80057be:	d1eb      	bne.n	8005798 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80057c0:	4b25      	ldr	r3, [pc, #148]	; (8005858 <HAL_RCC_ClockConfig+0x1b8>)
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f003 030f 	and.w	r3, r3, #15
 80057c8:	683a      	ldr	r2, [r7, #0]
 80057ca:	429a      	cmp	r2, r3
 80057cc:	d20c      	bcs.n	80057e8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80057ce:	4b22      	ldr	r3, [pc, #136]	; (8005858 <HAL_RCC_ClockConfig+0x1b8>)
 80057d0:	683a      	ldr	r2, [r7, #0]
 80057d2:	b2d2      	uxtb	r2, r2
 80057d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80057d6:	4b20      	ldr	r3, [pc, #128]	; (8005858 <HAL_RCC_ClockConfig+0x1b8>)
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f003 030f 	and.w	r3, r3, #15
 80057de:	683a      	ldr	r2, [r7, #0]
 80057e0:	429a      	cmp	r2, r3
 80057e2:	d001      	beq.n	80057e8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80057e4:	2301      	movs	r3, #1
 80057e6:	e032      	b.n	800584e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	f003 0304 	and.w	r3, r3, #4
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d008      	beq.n	8005806 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80057f4:	4b19      	ldr	r3, [pc, #100]	; (800585c <HAL_RCC_ClockConfig+0x1bc>)
 80057f6:	689b      	ldr	r3, [r3, #8]
 80057f8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	68db      	ldr	r3, [r3, #12]
 8005800:	4916      	ldr	r1, [pc, #88]	; (800585c <HAL_RCC_ClockConfig+0x1bc>)
 8005802:	4313      	orrs	r3, r2
 8005804:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	f003 0308 	and.w	r3, r3, #8
 800580e:	2b00      	cmp	r3, #0
 8005810:	d009      	beq.n	8005826 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005812:	4b12      	ldr	r3, [pc, #72]	; (800585c <HAL_RCC_ClockConfig+0x1bc>)
 8005814:	689b      	ldr	r3, [r3, #8]
 8005816:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	691b      	ldr	r3, [r3, #16]
 800581e:	00db      	lsls	r3, r3, #3
 8005820:	490e      	ldr	r1, [pc, #56]	; (800585c <HAL_RCC_ClockConfig+0x1bc>)
 8005822:	4313      	orrs	r3, r2
 8005824:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005826:	f000 f821 	bl	800586c <HAL_RCC_GetSysClockFreq>
 800582a:	4601      	mov	r1, r0
 800582c:	4b0b      	ldr	r3, [pc, #44]	; (800585c <HAL_RCC_ClockConfig+0x1bc>)
 800582e:	689b      	ldr	r3, [r3, #8]
 8005830:	091b      	lsrs	r3, r3, #4
 8005832:	f003 030f 	and.w	r3, r3, #15
 8005836:	4a0a      	ldr	r2, [pc, #40]	; (8005860 <HAL_RCC_ClockConfig+0x1c0>)
 8005838:	5cd3      	ldrb	r3, [r2, r3]
 800583a:	fa21 f303 	lsr.w	r3, r1, r3
 800583e:	4a09      	ldr	r2, [pc, #36]	; (8005864 <HAL_RCC_ClockConfig+0x1c4>)
 8005840:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005842:	4b09      	ldr	r3, [pc, #36]	; (8005868 <HAL_RCC_ClockConfig+0x1c8>)
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	4618      	mov	r0, r3
 8005848:	f7fc fdcc 	bl	80023e4 <HAL_InitTick>

  return HAL_OK;
 800584c:	2300      	movs	r3, #0
}
 800584e:	4618      	mov	r0, r3
 8005850:	3710      	adds	r7, #16
 8005852:	46bd      	mov	sp, r7
 8005854:	bd80      	pop	{r7, pc}
 8005856:	bf00      	nop
 8005858:	40023c00 	.word	0x40023c00
 800585c:	40023800 	.word	0x40023800
 8005860:	0800b600 	.word	0x0800b600
 8005864:	20000000 	.word	0x20000000
 8005868:	20000004 	.word	0x20000004

0800586c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800586c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800586e:	b085      	sub	sp, #20
 8005870:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005872:	2300      	movs	r3, #0
 8005874:	607b      	str	r3, [r7, #4]
 8005876:	2300      	movs	r3, #0
 8005878:	60fb      	str	r3, [r7, #12]
 800587a:	2300      	movs	r3, #0
 800587c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800587e:	2300      	movs	r3, #0
 8005880:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005882:	4b63      	ldr	r3, [pc, #396]	; (8005a10 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005884:	689b      	ldr	r3, [r3, #8]
 8005886:	f003 030c 	and.w	r3, r3, #12
 800588a:	2b04      	cmp	r3, #4
 800588c:	d007      	beq.n	800589e <HAL_RCC_GetSysClockFreq+0x32>
 800588e:	2b08      	cmp	r3, #8
 8005890:	d008      	beq.n	80058a4 <HAL_RCC_GetSysClockFreq+0x38>
 8005892:	2b00      	cmp	r3, #0
 8005894:	f040 80b4 	bne.w	8005a00 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005898:	4b5e      	ldr	r3, [pc, #376]	; (8005a14 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800589a:	60bb      	str	r3, [r7, #8]
       break;
 800589c:	e0b3      	b.n	8005a06 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800589e:	4b5e      	ldr	r3, [pc, #376]	; (8005a18 <HAL_RCC_GetSysClockFreq+0x1ac>)
 80058a0:	60bb      	str	r3, [r7, #8]
      break;
 80058a2:	e0b0      	b.n	8005a06 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80058a4:	4b5a      	ldr	r3, [pc, #360]	; (8005a10 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80058a6:	685b      	ldr	r3, [r3, #4]
 80058a8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80058ac:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80058ae:	4b58      	ldr	r3, [pc, #352]	; (8005a10 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80058b0:	685b      	ldr	r3, [r3, #4]
 80058b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d04a      	beq.n	8005950 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80058ba:	4b55      	ldr	r3, [pc, #340]	; (8005a10 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80058bc:	685b      	ldr	r3, [r3, #4]
 80058be:	099b      	lsrs	r3, r3, #6
 80058c0:	f04f 0400 	mov.w	r4, #0
 80058c4:	f240 11ff 	movw	r1, #511	; 0x1ff
 80058c8:	f04f 0200 	mov.w	r2, #0
 80058cc:	ea03 0501 	and.w	r5, r3, r1
 80058d0:	ea04 0602 	and.w	r6, r4, r2
 80058d4:	4629      	mov	r1, r5
 80058d6:	4632      	mov	r2, r6
 80058d8:	f04f 0300 	mov.w	r3, #0
 80058dc:	f04f 0400 	mov.w	r4, #0
 80058e0:	0154      	lsls	r4, r2, #5
 80058e2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80058e6:	014b      	lsls	r3, r1, #5
 80058e8:	4619      	mov	r1, r3
 80058ea:	4622      	mov	r2, r4
 80058ec:	1b49      	subs	r1, r1, r5
 80058ee:	eb62 0206 	sbc.w	r2, r2, r6
 80058f2:	f04f 0300 	mov.w	r3, #0
 80058f6:	f04f 0400 	mov.w	r4, #0
 80058fa:	0194      	lsls	r4, r2, #6
 80058fc:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005900:	018b      	lsls	r3, r1, #6
 8005902:	1a5b      	subs	r3, r3, r1
 8005904:	eb64 0402 	sbc.w	r4, r4, r2
 8005908:	f04f 0100 	mov.w	r1, #0
 800590c:	f04f 0200 	mov.w	r2, #0
 8005910:	00e2      	lsls	r2, r4, #3
 8005912:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005916:	00d9      	lsls	r1, r3, #3
 8005918:	460b      	mov	r3, r1
 800591a:	4614      	mov	r4, r2
 800591c:	195b      	adds	r3, r3, r5
 800591e:	eb44 0406 	adc.w	r4, r4, r6
 8005922:	f04f 0100 	mov.w	r1, #0
 8005926:	f04f 0200 	mov.w	r2, #0
 800592a:	0262      	lsls	r2, r4, #9
 800592c:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8005930:	0259      	lsls	r1, r3, #9
 8005932:	460b      	mov	r3, r1
 8005934:	4614      	mov	r4, r2
 8005936:	4618      	mov	r0, r3
 8005938:	4621      	mov	r1, r4
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	f04f 0400 	mov.w	r4, #0
 8005940:	461a      	mov	r2, r3
 8005942:	4623      	mov	r3, r4
 8005944:	f7fb f912 	bl	8000b6c <__aeabi_uldivmod>
 8005948:	4603      	mov	r3, r0
 800594a:	460c      	mov	r4, r1
 800594c:	60fb      	str	r3, [r7, #12]
 800594e:	e049      	b.n	80059e4 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005950:	4b2f      	ldr	r3, [pc, #188]	; (8005a10 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005952:	685b      	ldr	r3, [r3, #4]
 8005954:	099b      	lsrs	r3, r3, #6
 8005956:	f04f 0400 	mov.w	r4, #0
 800595a:	f240 11ff 	movw	r1, #511	; 0x1ff
 800595e:	f04f 0200 	mov.w	r2, #0
 8005962:	ea03 0501 	and.w	r5, r3, r1
 8005966:	ea04 0602 	and.w	r6, r4, r2
 800596a:	4629      	mov	r1, r5
 800596c:	4632      	mov	r2, r6
 800596e:	f04f 0300 	mov.w	r3, #0
 8005972:	f04f 0400 	mov.w	r4, #0
 8005976:	0154      	lsls	r4, r2, #5
 8005978:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800597c:	014b      	lsls	r3, r1, #5
 800597e:	4619      	mov	r1, r3
 8005980:	4622      	mov	r2, r4
 8005982:	1b49      	subs	r1, r1, r5
 8005984:	eb62 0206 	sbc.w	r2, r2, r6
 8005988:	f04f 0300 	mov.w	r3, #0
 800598c:	f04f 0400 	mov.w	r4, #0
 8005990:	0194      	lsls	r4, r2, #6
 8005992:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005996:	018b      	lsls	r3, r1, #6
 8005998:	1a5b      	subs	r3, r3, r1
 800599a:	eb64 0402 	sbc.w	r4, r4, r2
 800599e:	f04f 0100 	mov.w	r1, #0
 80059a2:	f04f 0200 	mov.w	r2, #0
 80059a6:	00e2      	lsls	r2, r4, #3
 80059a8:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80059ac:	00d9      	lsls	r1, r3, #3
 80059ae:	460b      	mov	r3, r1
 80059b0:	4614      	mov	r4, r2
 80059b2:	195b      	adds	r3, r3, r5
 80059b4:	eb44 0406 	adc.w	r4, r4, r6
 80059b8:	f04f 0100 	mov.w	r1, #0
 80059bc:	f04f 0200 	mov.w	r2, #0
 80059c0:	02a2      	lsls	r2, r4, #10
 80059c2:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80059c6:	0299      	lsls	r1, r3, #10
 80059c8:	460b      	mov	r3, r1
 80059ca:	4614      	mov	r4, r2
 80059cc:	4618      	mov	r0, r3
 80059ce:	4621      	mov	r1, r4
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	f04f 0400 	mov.w	r4, #0
 80059d6:	461a      	mov	r2, r3
 80059d8:	4623      	mov	r3, r4
 80059da:	f7fb f8c7 	bl	8000b6c <__aeabi_uldivmod>
 80059de:	4603      	mov	r3, r0
 80059e0:	460c      	mov	r4, r1
 80059e2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80059e4:	4b0a      	ldr	r3, [pc, #40]	; (8005a10 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80059e6:	685b      	ldr	r3, [r3, #4]
 80059e8:	0c1b      	lsrs	r3, r3, #16
 80059ea:	f003 0303 	and.w	r3, r3, #3
 80059ee:	3301      	adds	r3, #1
 80059f0:	005b      	lsls	r3, r3, #1
 80059f2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80059f4:	68fa      	ldr	r2, [r7, #12]
 80059f6:	683b      	ldr	r3, [r7, #0]
 80059f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80059fc:	60bb      	str	r3, [r7, #8]
      break;
 80059fe:	e002      	b.n	8005a06 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005a00:	4b04      	ldr	r3, [pc, #16]	; (8005a14 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8005a02:	60bb      	str	r3, [r7, #8]
      break;
 8005a04:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005a06:	68bb      	ldr	r3, [r7, #8]
}
 8005a08:	4618      	mov	r0, r3
 8005a0a:	3714      	adds	r7, #20
 8005a0c:	46bd      	mov	sp, r7
 8005a0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005a10:	40023800 	.word	0x40023800
 8005a14:	00f42400 	.word	0x00f42400
 8005a18:	007a1200 	.word	0x007a1200

08005a1c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005a1c:	b480      	push	{r7}
 8005a1e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005a20:	4b03      	ldr	r3, [pc, #12]	; (8005a30 <HAL_RCC_GetHCLKFreq+0x14>)
 8005a22:	681b      	ldr	r3, [r3, #0]
}
 8005a24:	4618      	mov	r0, r3
 8005a26:	46bd      	mov	sp, r7
 8005a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2c:	4770      	bx	lr
 8005a2e:	bf00      	nop
 8005a30:	20000000 	.word	0x20000000

08005a34 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005a34:	b580      	push	{r7, lr}
 8005a36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005a38:	f7ff fff0 	bl	8005a1c <HAL_RCC_GetHCLKFreq>
 8005a3c:	4601      	mov	r1, r0
 8005a3e:	4b05      	ldr	r3, [pc, #20]	; (8005a54 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005a40:	689b      	ldr	r3, [r3, #8]
 8005a42:	0a9b      	lsrs	r3, r3, #10
 8005a44:	f003 0307 	and.w	r3, r3, #7
 8005a48:	4a03      	ldr	r2, [pc, #12]	; (8005a58 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005a4a:	5cd3      	ldrb	r3, [r2, r3]
 8005a4c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005a50:	4618      	mov	r0, r3
 8005a52:	bd80      	pop	{r7, pc}
 8005a54:	40023800 	.word	0x40023800
 8005a58:	0800b610 	.word	0x0800b610

08005a5c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005a5c:	b580      	push	{r7, lr}
 8005a5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005a60:	f7ff ffdc 	bl	8005a1c <HAL_RCC_GetHCLKFreq>
 8005a64:	4601      	mov	r1, r0
 8005a66:	4b05      	ldr	r3, [pc, #20]	; (8005a7c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005a68:	689b      	ldr	r3, [r3, #8]
 8005a6a:	0b5b      	lsrs	r3, r3, #13
 8005a6c:	f003 0307 	and.w	r3, r3, #7
 8005a70:	4a03      	ldr	r2, [pc, #12]	; (8005a80 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005a72:	5cd3      	ldrb	r3, [r2, r3]
 8005a74:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005a78:	4618      	mov	r0, r3
 8005a7a:	bd80      	pop	{r7, pc}
 8005a7c:	40023800 	.word	0x40023800
 8005a80:	0800b610 	.word	0x0800b610

08005a84 <HAL_RCC_DeInit>:
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 8005a84:	b580      	push	{r7, lr}
 8005a86:	b082      	sub	sp, #8
 8005a88:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8005a8a:	f7fc fcef 	bl	800246c <HAL_GetTick>
 8005a8e:	6078      	str	r0, [r7, #4]

  /* Set HSION bit to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8005a90:	4b5d      	ldr	r3, [pc, #372]	; (8005c08 <HAL_RCC_DeInit+0x184>)
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	4a5c      	ldr	r2, [pc, #368]	; (8005c08 <HAL_RCC_DeInit+0x184>)
 8005a96:	f043 0301 	orr.w	r3, r3, #1
 8005a9a:	6013      	str	r3, [r2, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8005a9c:	e008      	b.n	8005ab0 <HAL_RCC_DeInit+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005a9e:	f7fc fce5 	bl	800246c <HAL_GetTick>
 8005aa2:	4602      	mov	r2, r0
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	1ad3      	subs	r3, r2, r3
 8005aa8:	2b02      	cmp	r3, #2
 8005aaa:	d901      	bls.n	8005ab0 <HAL_RCC_DeInit+0x2c>
    {
      return HAL_TIMEOUT;
 8005aac:	2303      	movs	r3, #3
 8005aae:	e0a7      	b.n	8005c00 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8005ab0:	4b55      	ldr	r3, [pc, #340]	; (8005c08 <HAL_RCC_DeInit+0x184>)
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	f003 0302 	and.w	r3, r3, #2
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d0f0      	beq.n	8005a9e <HAL_RCC_DeInit+0x1a>
    }
  }

  /* Set HSITRIM[4:0] bits to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSITRIM_4);
 8005abc:	4b52      	ldr	r3, [pc, #328]	; (8005c08 <HAL_RCC_DeInit+0x184>)
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	4a51      	ldr	r2, [pc, #324]	; (8005c08 <HAL_RCC_DeInit+0x184>)
 8005ac2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005ac6:	6013      	str	r3, [r2, #0]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8005ac8:	f7fc fcd0 	bl	800246c <HAL_GetTick>
 8005acc:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register */
  CLEAR_REG(RCC->CFGR);
 8005ace:	4b4e      	ldr	r3, [pc, #312]	; (8005c08 <HAL_RCC_DeInit+0x184>)
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	609a      	str	r2, [r3, #8]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 8005ad4:	e00a      	b.n	8005aec <HAL_RCC_DeInit+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ad6:	f7fc fcc9 	bl	800246c <HAL_GetTick>
 8005ada:	4602      	mov	r2, r0
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	1ad3      	subs	r3, r2, r3
 8005ae0:	f241 3288 	movw	r2, #5000	; 0x1388
 8005ae4:	4293      	cmp	r3, r2
 8005ae6:	d901      	bls.n	8005aec <HAL_RCC_DeInit+0x68>
    {
      return HAL_TIMEOUT;
 8005ae8:	2303      	movs	r3, #3
 8005aea:	e089      	b.n	8005c00 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 8005aec:	4b46      	ldr	r3, [pc, #280]	; (8005c08 <HAL_RCC_DeInit+0x184>)
 8005aee:	689b      	ldr	r3, [r3, #8]
 8005af0:	f003 030c 	and.w	r3, r3, #12
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d1ee      	bne.n	8005ad6 <HAL_RCC_DeInit+0x52>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8005af8:	f7fc fcb8 	bl	800246c <HAL_GetTick>
 8005afc:	6078      	str	r0, [r7, #4]

  /* Clear HSEON, HSEBYP and CSSON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSEBYP | RCC_CR_CSSON);
 8005afe:	4b42      	ldr	r3, [pc, #264]	; (8005c08 <HAL_RCC_DeInit+0x184>)
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	4a41      	ldr	r2, [pc, #260]	; (8005c08 <HAL_RCC_DeInit+0x184>)
 8005b04:	f423 2350 	bic.w	r3, r3, #851968	; 0xd0000
 8005b08:	6013      	str	r3, [r2, #0]

  /* Wait till HSE is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8005b0a:	e008      	b.n	8005b1e <HAL_RCC_DeInit+0x9a>
  {
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005b0c:	f7fc fcae 	bl	800246c <HAL_GetTick>
 8005b10:	4602      	mov	r2, r0
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	1ad3      	subs	r3, r2, r3
 8005b16:	2b64      	cmp	r3, #100	; 0x64
 8005b18:	d901      	bls.n	8005b1e <HAL_RCC_DeInit+0x9a>
    {
      return HAL_TIMEOUT;
 8005b1a:	2303      	movs	r3, #3
 8005b1c:	e070      	b.n	8005c00 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8005b1e:	4b3a      	ldr	r3, [pc, #232]	; (8005c08 <HAL_RCC_DeInit+0x184>)
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d1f0      	bne.n	8005b0c <HAL_RCC_DeInit+0x88>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8005b2a:	f7fc fc9f 	bl	800246c <HAL_GetTick>
 8005b2e:	6078      	str	r0, [r7, #4]

  /* Clear PLLON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8005b30:	4b35      	ldr	r3, [pc, #212]	; (8005c08 <HAL_RCC_DeInit+0x184>)
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	4a34      	ldr	r2, [pc, #208]	; (8005c08 <HAL_RCC_DeInit+0x184>)
 8005b36:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005b3a:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8005b3c:	e008      	b.n	8005b50 <HAL_RCC_DeInit+0xcc>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b3e:	f7fc fc95 	bl	800246c <HAL_GetTick>
 8005b42:	4602      	mov	r2, r0
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	1ad3      	subs	r3, r2, r3
 8005b48:	2b02      	cmp	r3, #2
 8005b4a:	d901      	bls.n	8005b50 <HAL_RCC_DeInit+0xcc>
    {
      return HAL_TIMEOUT;
 8005b4c:	2303      	movs	r3, #3
 8005b4e:	e057      	b.n	8005c00 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8005b50:	4b2d      	ldr	r3, [pc, #180]	; (8005c08 <HAL_RCC_DeInit+0x184>)
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d1f0      	bne.n	8005b3e <HAL_RCC_DeInit+0xba>
    }
  }

#if defined(RCC_PLLI2S_SUPPORT)
  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8005b5c:	f7fc fc86 	bl	800246c <HAL_GetTick>
 8005b60:	6078      	str	r0, [r7, #4]

  /* Reset PLLI2SON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLI2SON);
 8005b62:	4b29      	ldr	r3, [pc, #164]	; (8005c08 <HAL_RCC_DeInit+0x184>)
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	4a28      	ldr	r2, [pc, #160]	; (8005c08 <HAL_RCC_DeInit+0x184>)
 8005b68:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005b6c:	6013      	str	r3, [r2, #0]

  /* Wait till PLLI2S is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 8005b6e:	e008      	b.n	8005b82 <HAL_RCC_DeInit+0xfe>
  {
    if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005b70:	f7fc fc7c 	bl	800246c <HAL_GetTick>
 8005b74:	4602      	mov	r2, r0
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	1ad3      	subs	r3, r2, r3
 8005b7a:	2b02      	cmp	r3, #2
 8005b7c:	d901      	bls.n	8005b82 <HAL_RCC_DeInit+0xfe>
    {
      return HAL_TIMEOUT;
 8005b7e:	2303      	movs	r3, #3
 8005b80:	e03e      	b.n	8005c00 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 8005b82:	4b21      	ldr	r3, [pc, #132]	; (8005c08 <HAL_RCC_DeInit+0x184>)
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d1f0      	bne.n	8005b70 <HAL_RCC_DeInit+0xec>
#endif /* RCC_PLLSAI_SUPPORT */

  /* Once PLL, PLLI2S and PLLSAI are OFF, reset PLLCFGR register to default value */
#if defined(STM32F412Cx) || defined(STM32F412Rx) || defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || \
    defined(STM32F423xx) || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLR_1;
 8005b8e:	4b1e      	ldr	r3, [pc, #120]	; (8005c08 <HAL_RCC_DeInit+0x184>)
 8005b90:	4a1e      	ldr	r2, [pc, #120]	; (8005c0c <HAL_RCC_DeInit+0x188>)
 8005b92:	605a      	str	r2, [r3, #4]
#endif /* STM32F412Cx || STM32F412Rx || STM32F412Vx || STM32F412Zx || STM32F413xx || STM32F423xx || STM32F446xx || STM32F469xx || STM32F479xx */

  /* Reset PLLI2SCFGR register to default value */
#if defined(STM32F412Cx) || defined(STM32F412Rx) || defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || \
    defined(STM32F423xx) || defined(STM32F446xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SR_1;
 8005b94:	4b1c      	ldr	r3, [pc, #112]	; (8005c08 <HAL_RCC_DeInit+0x184>)
 8005b96:	4a1d      	ldr	r2, [pc, #116]	; (8005c0c <HAL_RCC_DeInit+0x188>)
 8005b98:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#elif defined(STM32F446xx)
  RCC->PLLSAICFGR = RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIN_6 | RCC_PLLSAICFGR_PLLSAIN_7 | RCC_PLLSAICFGR_PLLSAIQ_2;
#endif /* STM32F427xx || STM32F429xx || STM32F437xx || STM32F439xx || STM32F469xx || STM32F479xx */

  /* Disable all interrupts */
  CLEAR_BIT(RCC->CIR, RCC_CIR_LSIRDYIE | RCC_CIR_LSERDYIE | RCC_CIR_HSIRDYIE | RCC_CIR_HSERDYIE | RCC_CIR_PLLRDYIE);
 8005b9c:	4b1a      	ldr	r3, [pc, #104]	; (8005c08 <HAL_RCC_DeInit+0x184>)
 8005b9e:	68db      	ldr	r3, [r3, #12]
 8005ba0:	4a19      	ldr	r2, [pc, #100]	; (8005c08 <HAL_RCC_DeInit+0x184>)
 8005ba2:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 8005ba6:	60d3      	str	r3, [r2, #12]

#if defined(RCC_CIR_PLLI2SRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYIE);
 8005ba8:	4b17      	ldr	r3, [pc, #92]	; (8005c08 <HAL_RCC_DeInit+0x184>)
 8005baa:	68db      	ldr	r3, [r3, #12]
 8005bac:	4a16      	ldr	r2, [pc, #88]	; (8005c08 <HAL_RCC_DeInit+0x184>)
 8005bae:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005bb2:	60d3      	str	r3, [r2, #12]
#if defined(RCC_CIR_PLLSAIRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYIE);
#endif /* RCC_CIR_PLLSAIRDYIE */

  /* Clear all interrupt flags */
  SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC | RCC_CIR_LSERDYC | RCC_CIR_HSIRDYC | RCC_CIR_HSERDYC | RCC_CIR_PLLRDYC | RCC_CIR_CSSC);
 8005bb4:	4b14      	ldr	r3, [pc, #80]	; (8005c08 <HAL_RCC_DeInit+0x184>)
 8005bb6:	68db      	ldr	r3, [r3, #12]
 8005bb8:	4a13      	ldr	r2, [pc, #76]	; (8005c08 <HAL_RCC_DeInit+0x184>)
 8005bba:	f443 031f 	orr.w	r3, r3, #10420224	; 0x9f0000
 8005bbe:	60d3      	str	r3, [r2, #12]

#if defined(RCC_CIR_PLLI2SRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYC);
 8005bc0:	4b11      	ldr	r3, [pc, #68]	; (8005c08 <HAL_RCC_DeInit+0x184>)
 8005bc2:	68db      	ldr	r3, [r3, #12]
 8005bc4:	4a10      	ldr	r2, [pc, #64]	; (8005c08 <HAL_RCC_DeInit+0x184>)
 8005bc6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005bca:	60d3      	str	r3, [r2, #12]
#if defined(RCC_CIR_PLLSAIRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYC);
#endif /* RCC_CIR_PLLSAIRDYC */

  /* Clear LSION bit */
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8005bcc:	4b0e      	ldr	r3, [pc, #56]	; (8005c08 <HAL_RCC_DeInit+0x184>)
 8005bce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005bd0:	4a0d      	ldr	r2, [pc, #52]	; (8005c08 <HAL_RCC_DeInit+0x184>)
 8005bd2:	f023 0301 	bic.w	r3, r3, #1
 8005bd6:	6753      	str	r3, [r2, #116]	; 0x74

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 8005bd8:	4b0b      	ldr	r3, [pc, #44]	; (8005c08 <HAL_RCC_DeInit+0x184>)
 8005bda:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005bdc:	4a0a      	ldr	r2, [pc, #40]	; (8005c08 <HAL_RCC_DeInit+0x184>)
 8005bde:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005be2:	6753      	str	r3, [r2, #116]	; 0x74

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HSI_VALUE;
 8005be4:	4b0a      	ldr	r3, [pc, #40]	; (8005c10 <HAL_RCC_DeInit+0x18c>)
 8005be6:	4a0b      	ldr	r2, [pc, #44]	; (8005c14 <HAL_RCC_DeInit+0x190>)
 8005be8:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if(HAL_InitTick(uwTickPrio) != HAL_OK)
 8005bea:	4b0b      	ldr	r3, [pc, #44]	; (8005c18 <HAL_RCC_DeInit+0x194>)
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	4618      	mov	r0, r3
 8005bf0:	f7fc fbf8 	bl	80023e4 <HAL_InitTick>
 8005bf4:	4603      	mov	r3, r0
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d001      	beq.n	8005bfe <HAL_RCC_DeInit+0x17a>
  {
    return HAL_ERROR;
 8005bfa:	2301      	movs	r3, #1
 8005bfc:	e000      	b.n	8005c00 <HAL_RCC_DeInit+0x17c>
  }
  else
  {
    return HAL_OK;
 8005bfe:	2300      	movs	r3, #0
  }
}
 8005c00:	4618      	mov	r0, r3
 8005c02:	3708      	adds	r7, #8
 8005c04:	46bd      	mov	sp, r7
 8005c06:	bd80      	pop	{r7, pc}
 8005c08:	40023800 	.word	0x40023800
 8005c0c:	24003010 	.word	0x24003010
 8005c10:	20000000 	.word	0x20000000
 8005c14:	00f42400 	.word	0x00f42400
 8005c18:	20000004 	.word	0x20000004

08005c1c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005c1c:	b580      	push	{r7, lr}
 8005c1e:	b086      	sub	sp, #24
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005c24:	2300      	movs	r3, #0
 8005c26:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	f003 0301 	and.w	r3, r3, #1
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d075      	beq.n	8005d20 <HAL_RCC_OscConfig+0x104>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8005c34:	4ba2      	ldr	r3, [pc, #648]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005c36:	689b      	ldr	r3, [r3, #8]
 8005c38:	f003 030c 	and.w	r3, r3, #12
 8005c3c:	2b04      	cmp	r3, #4
 8005c3e:	d00c      	beq.n	8005c5a <HAL_RCC_OscConfig+0x3e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005c40:	4b9f      	ldr	r3, [pc, #636]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005c42:	689b      	ldr	r3, [r3, #8]
 8005c44:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8005c48:	2b08      	cmp	r3, #8
 8005c4a:	d112      	bne.n	8005c72 <HAL_RCC_OscConfig+0x56>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005c4c:	4b9c      	ldr	r3, [pc, #624]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005c4e:	685b      	ldr	r3, [r3, #4]
 8005c50:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005c54:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005c58:	d10b      	bne.n	8005c72 <HAL_RCC_OscConfig+0x56>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005c5a:	4b99      	ldr	r3, [pc, #612]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d05b      	beq.n	8005d1e <HAL_RCC_OscConfig+0x102>
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	685b      	ldr	r3, [r3, #4]
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d157      	bne.n	8005d1e <HAL_RCC_OscConfig+0x102>
      {
        return HAL_ERROR;
 8005c6e:	2301      	movs	r3, #1
 8005c70:	e20b      	b.n	800608a <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	685b      	ldr	r3, [r3, #4]
 8005c76:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c7a:	d106      	bne.n	8005c8a <HAL_RCC_OscConfig+0x6e>
 8005c7c:	4b90      	ldr	r3, [pc, #576]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	4a8f      	ldr	r2, [pc, #572]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005c82:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005c86:	6013      	str	r3, [r2, #0]
 8005c88:	e01d      	b.n	8005cc6 <HAL_RCC_OscConfig+0xaa>
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	685b      	ldr	r3, [r3, #4]
 8005c8e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005c92:	d10c      	bne.n	8005cae <HAL_RCC_OscConfig+0x92>
 8005c94:	4b8a      	ldr	r3, [pc, #552]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	4a89      	ldr	r2, [pc, #548]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005c9a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005c9e:	6013      	str	r3, [r2, #0]
 8005ca0:	4b87      	ldr	r3, [pc, #540]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	4a86      	ldr	r2, [pc, #536]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005ca6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005caa:	6013      	str	r3, [r2, #0]
 8005cac:	e00b      	b.n	8005cc6 <HAL_RCC_OscConfig+0xaa>
 8005cae:	4b84      	ldr	r3, [pc, #528]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	4a83      	ldr	r2, [pc, #524]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005cb4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005cb8:	6013      	str	r3, [r2, #0]
 8005cba:	4b81      	ldr	r3, [pc, #516]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	4a80      	ldr	r2, [pc, #512]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005cc0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005cc4:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	685b      	ldr	r3, [r3, #4]
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d013      	beq.n	8005cf6 <HAL_RCC_OscConfig+0xda>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cce:	f7fc fbcd 	bl	800246c <HAL_GetTick>
 8005cd2:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005cd4:	e008      	b.n	8005ce8 <HAL_RCC_OscConfig+0xcc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005cd6:	f7fc fbc9 	bl	800246c <HAL_GetTick>
 8005cda:	4602      	mov	r2, r0
 8005cdc:	693b      	ldr	r3, [r7, #16]
 8005cde:	1ad3      	subs	r3, r2, r3
 8005ce0:	2b64      	cmp	r3, #100	; 0x64
 8005ce2:	d901      	bls.n	8005ce8 <HAL_RCC_OscConfig+0xcc>
          {
            return HAL_TIMEOUT;
 8005ce4:	2303      	movs	r3, #3
 8005ce6:	e1d0      	b.n	800608a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005ce8:	4b75      	ldr	r3, [pc, #468]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d0f0      	beq.n	8005cd6 <HAL_RCC_OscConfig+0xba>
 8005cf4:	e014      	b.n	8005d20 <HAL_RCC_OscConfig+0x104>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cf6:	f7fc fbb9 	bl	800246c <HAL_GetTick>
 8005cfa:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005cfc:	e008      	b.n	8005d10 <HAL_RCC_OscConfig+0xf4>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005cfe:	f7fc fbb5 	bl	800246c <HAL_GetTick>
 8005d02:	4602      	mov	r2, r0
 8005d04:	693b      	ldr	r3, [r7, #16]
 8005d06:	1ad3      	subs	r3, r2, r3
 8005d08:	2b64      	cmp	r3, #100	; 0x64
 8005d0a:	d901      	bls.n	8005d10 <HAL_RCC_OscConfig+0xf4>
          {
            return HAL_TIMEOUT;
 8005d0c:	2303      	movs	r3, #3
 8005d0e:	e1bc      	b.n	800608a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005d10:	4b6b      	ldr	r3, [pc, #428]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d1f0      	bne.n	8005cfe <HAL_RCC_OscConfig+0xe2>
 8005d1c:	e000      	b.n	8005d20 <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d1e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	f003 0302 	and.w	r3, r3, #2
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d063      	beq.n	8005df4 <HAL_RCC_OscConfig+0x1d8>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8005d2c:	4b64      	ldr	r3, [pc, #400]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005d2e:	689b      	ldr	r3, [r3, #8]
 8005d30:	f003 030c 	and.w	r3, r3, #12
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d00b      	beq.n	8005d50 <HAL_RCC_OscConfig+0x134>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005d38:	4b61      	ldr	r3, [pc, #388]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005d3a:	689b      	ldr	r3, [r3, #8]
 8005d3c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8005d40:	2b08      	cmp	r3, #8
 8005d42:	d11c      	bne.n	8005d7e <HAL_RCC_OscConfig+0x162>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005d44:	4b5e      	ldr	r3, [pc, #376]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005d46:	685b      	ldr	r3, [r3, #4]
 8005d48:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d116      	bne.n	8005d7e <HAL_RCC_OscConfig+0x162>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005d50:	4b5b      	ldr	r3, [pc, #364]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	f003 0302 	and.w	r3, r3, #2
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d005      	beq.n	8005d68 <HAL_RCC_OscConfig+0x14c>
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	68db      	ldr	r3, [r3, #12]
 8005d60:	2b01      	cmp	r3, #1
 8005d62:	d001      	beq.n	8005d68 <HAL_RCC_OscConfig+0x14c>
      {
        return HAL_ERROR;
 8005d64:	2301      	movs	r3, #1
 8005d66:	e190      	b.n	800608a <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d68:	4b55      	ldr	r3, [pc, #340]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	691b      	ldr	r3, [r3, #16]
 8005d74:	00db      	lsls	r3, r3, #3
 8005d76:	4952      	ldr	r1, [pc, #328]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005d78:	4313      	orrs	r3, r2
 8005d7a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005d7c:	e03a      	b.n	8005df4 <HAL_RCC_OscConfig+0x1d8>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	68db      	ldr	r3, [r3, #12]
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d020      	beq.n	8005dc8 <HAL_RCC_OscConfig+0x1ac>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005d86:	4b4f      	ldr	r3, [pc, #316]	; (8005ec4 <HAL_RCC_OscConfig+0x2a8>)
 8005d88:	2201      	movs	r2, #1
 8005d8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d8c:	f7fc fb6e 	bl	800246c <HAL_GetTick>
 8005d90:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d92:	e008      	b.n	8005da6 <HAL_RCC_OscConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005d94:	f7fc fb6a 	bl	800246c <HAL_GetTick>
 8005d98:	4602      	mov	r2, r0
 8005d9a:	693b      	ldr	r3, [r7, #16]
 8005d9c:	1ad3      	subs	r3, r2, r3
 8005d9e:	2b02      	cmp	r3, #2
 8005da0:	d901      	bls.n	8005da6 <HAL_RCC_OscConfig+0x18a>
          {
            return HAL_TIMEOUT;
 8005da2:	2303      	movs	r3, #3
 8005da4:	e171      	b.n	800608a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005da6:	4b46      	ldr	r3, [pc, #280]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f003 0302 	and.w	r3, r3, #2
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d0f0      	beq.n	8005d94 <HAL_RCC_OscConfig+0x178>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005db2:	4b43      	ldr	r3, [pc, #268]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	691b      	ldr	r3, [r3, #16]
 8005dbe:	00db      	lsls	r3, r3, #3
 8005dc0:	493f      	ldr	r1, [pc, #252]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005dc2:	4313      	orrs	r3, r2
 8005dc4:	600b      	str	r3, [r1, #0]
 8005dc6:	e015      	b.n	8005df4 <HAL_RCC_OscConfig+0x1d8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005dc8:	4b3e      	ldr	r3, [pc, #248]	; (8005ec4 <HAL_RCC_OscConfig+0x2a8>)
 8005dca:	2200      	movs	r2, #0
 8005dcc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005dce:	f7fc fb4d 	bl	800246c <HAL_GetTick>
 8005dd2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005dd4:	e008      	b.n	8005de8 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005dd6:	f7fc fb49 	bl	800246c <HAL_GetTick>
 8005dda:	4602      	mov	r2, r0
 8005ddc:	693b      	ldr	r3, [r7, #16]
 8005dde:	1ad3      	subs	r3, r2, r3
 8005de0:	2b02      	cmp	r3, #2
 8005de2:	d901      	bls.n	8005de8 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8005de4:	2303      	movs	r3, #3
 8005de6:	e150      	b.n	800608a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005de8:	4b35      	ldr	r3, [pc, #212]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f003 0302 	and.w	r3, r3, #2
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d1f0      	bne.n	8005dd6 <HAL_RCC_OscConfig+0x1ba>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f003 0308 	and.w	r3, r3, #8
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d030      	beq.n	8005e62 <HAL_RCC_OscConfig+0x246>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	695b      	ldr	r3, [r3, #20]
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d016      	beq.n	8005e36 <HAL_RCC_OscConfig+0x21a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005e08:	4b2f      	ldr	r3, [pc, #188]	; (8005ec8 <HAL_RCC_OscConfig+0x2ac>)
 8005e0a:	2201      	movs	r2, #1
 8005e0c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e0e:	f7fc fb2d 	bl	800246c <HAL_GetTick>
 8005e12:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005e14:	e008      	b.n	8005e28 <HAL_RCC_OscConfig+0x20c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005e16:	f7fc fb29 	bl	800246c <HAL_GetTick>
 8005e1a:	4602      	mov	r2, r0
 8005e1c:	693b      	ldr	r3, [r7, #16]
 8005e1e:	1ad3      	subs	r3, r2, r3
 8005e20:	2b02      	cmp	r3, #2
 8005e22:	d901      	bls.n	8005e28 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_TIMEOUT;
 8005e24:	2303      	movs	r3, #3
 8005e26:	e130      	b.n	800608a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005e28:	4b25      	ldr	r3, [pc, #148]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005e2a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005e2c:	f003 0302 	and.w	r3, r3, #2
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d0f0      	beq.n	8005e16 <HAL_RCC_OscConfig+0x1fa>
 8005e34:	e015      	b.n	8005e62 <HAL_RCC_OscConfig+0x246>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005e36:	4b24      	ldr	r3, [pc, #144]	; (8005ec8 <HAL_RCC_OscConfig+0x2ac>)
 8005e38:	2200      	movs	r2, #0
 8005e3a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e3c:	f7fc fb16 	bl	800246c <HAL_GetTick>
 8005e40:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005e42:	e008      	b.n	8005e56 <HAL_RCC_OscConfig+0x23a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005e44:	f7fc fb12 	bl	800246c <HAL_GetTick>
 8005e48:	4602      	mov	r2, r0
 8005e4a:	693b      	ldr	r3, [r7, #16]
 8005e4c:	1ad3      	subs	r3, r2, r3
 8005e4e:	2b02      	cmp	r3, #2
 8005e50:	d901      	bls.n	8005e56 <HAL_RCC_OscConfig+0x23a>
        {
          return HAL_TIMEOUT;
 8005e52:	2303      	movs	r3, #3
 8005e54:	e119      	b.n	800608a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005e56:	4b1a      	ldr	r3, [pc, #104]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005e58:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005e5a:	f003 0302 	and.w	r3, r3, #2
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d1f0      	bne.n	8005e44 <HAL_RCC_OscConfig+0x228>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f003 0304 	and.w	r3, r3, #4
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	f000 809f 	beq.w	8005fae <HAL_RCC_OscConfig+0x392>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005e70:	2300      	movs	r3, #0
 8005e72:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005e74:	4b12      	ldr	r3, [pc, #72]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005e76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d10f      	bne.n	8005ea0 <HAL_RCC_OscConfig+0x284>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005e80:	2300      	movs	r3, #0
 8005e82:	60fb      	str	r3, [r7, #12]
 8005e84:	4b0e      	ldr	r3, [pc, #56]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005e86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e88:	4a0d      	ldr	r2, [pc, #52]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005e8a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005e8e:	6413      	str	r3, [r2, #64]	; 0x40
 8005e90:	4b0b      	ldr	r3, [pc, #44]	; (8005ec0 <HAL_RCC_OscConfig+0x2a4>)
 8005e92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e98:	60fb      	str	r3, [r7, #12]
 8005e9a:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005e9c:	2301      	movs	r3, #1
 8005e9e:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ea0:	4b0a      	ldr	r3, [pc, #40]	; (8005ecc <HAL_RCC_OscConfig+0x2b0>)
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d120      	bne.n	8005eee <HAL_RCC_OscConfig+0x2d2>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005eac:	4b07      	ldr	r3, [pc, #28]	; (8005ecc <HAL_RCC_OscConfig+0x2b0>)
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	4a06      	ldr	r2, [pc, #24]	; (8005ecc <HAL_RCC_OscConfig+0x2b0>)
 8005eb2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005eb6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005eb8:	f7fc fad8 	bl	800246c <HAL_GetTick>
 8005ebc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ebe:	e010      	b.n	8005ee2 <HAL_RCC_OscConfig+0x2c6>
 8005ec0:	40023800 	.word	0x40023800
 8005ec4:	42470000 	.word	0x42470000
 8005ec8:	42470e80 	.word	0x42470e80
 8005ecc:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ed0:	f7fc facc 	bl	800246c <HAL_GetTick>
 8005ed4:	4602      	mov	r2, r0
 8005ed6:	693b      	ldr	r3, [r7, #16]
 8005ed8:	1ad3      	subs	r3, r2, r3
 8005eda:	2b02      	cmp	r3, #2
 8005edc:	d901      	bls.n	8005ee2 <HAL_RCC_OscConfig+0x2c6>
        {
          return HAL_TIMEOUT;
 8005ede:	2303      	movs	r3, #3
 8005ee0:	e0d3      	b.n	800608a <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ee2:	4b6c      	ldr	r3, [pc, #432]	; (8006094 <HAL_RCC_OscConfig+0x478>)
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d0f0      	beq.n	8005ed0 <HAL_RCC_OscConfig+0x2b4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	689b      	ldr	r3, [r3, #8]
 8005ef2:	2b01      	cmp	r3, #1
 8005ef4:	d106      	bne.n	8005f04 <HAL_RCC_OscConfig+0x2e8>
 8005ef6:	4b68      	ldr	r3, [pc, #416]	; (8006098 <HAL_RCC_OscConfig+0x47c>)
 8005ef8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005efa:	4a67      	ldr	r2, [pc, #412]	; (8006098 <HAL_RCC_OscConfig+0x47c>)
 8005efc:	f043 0301 	orr.w	r3, r3, #1
 8005f00:	6713      	str	r3, [r2, #112]	; 0x70
 8005f02:	e01c      	b.n	8005f3e <HAL_RCC_OscConfig+0x322>
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	689b      	ldr	r3, [r3, #8]
 8005f08:	2b05      	cmp	r3, #5
 8005f0a:	d10c      	bne.n	8005f26 <HAL_RCC_OscConfig+0x30a>
 8005f0c:	4b62      	ldr	r3, [pc, #392]	; (8006098 <HAL_RCC_OscConfig+0x47c>)
 8005f0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f10:	4a61      	ldr	r2, [pc, #388]	; (8006098 <HAL_RCC_OscConfig+0x47c>)
 8005f12:	f043 0304 	orr.w	r3, r3, #4
 8005f16:	6713      	str	r3, [r2, #112]	; 0x70
 8005f18:	4b5f      	ldr	r3, [pc, #380]	; (8006098 <HAL_RCC_OscConfig+0x47c>)
 8005f1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f1c:	4a5e      	ldr	r2, [pc, #376]	; (8006098 <HAL_RCC_OscConfig+0x47c>)
 8005f1e:	f043 0301 	orr.w	r3, r3, #1
 8005f22:	6713      	str	r3, [r2, #112]	; 0x70
 8005f24:	e00b      	b.n	8005f3e <HAL_RCC_OscConfig+0x322>
 8005f26:	4b5c      	ldr	r3, [pc, #368]	; (8006098 <HAL_RCC_OscConfig+0x47c>)
 8005f28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f2a:	4a5b      	ldr	r2, [pc, #364]	; (8006098 <HAL_RCC_OscConfig+0x47c>)
 8005f2c:	f023 0301 	bic.w	r3, r3, #1
 8005f30:	6713      	str	r3, [r2, #112]	; 0x70
 8005f32:	4b59      	ldr	r3, [pc, #356]	; (8006098 <HAL_RCC_OscConfig+0x47c>)
 8005f34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f36:	4a58      	ldr	r2, [pc, #352]	; (8006098 <HAL_RCC_OscConfig+0x47c>)
 8005f38:	f023 0304 	bic.w	r3, r3, #4
 8005f3c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	689b      	ldr	r3, [r3, #8]
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d015      	beq.n	8005f72 <HAL_RCC_OscConfig+0x356>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f46:	f7fc fa91 	bl	800246c <HAL_GetTick>
 8005f4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f4c:	e00a      	b.n	8005f64 <HAL_RCC_OscConfig+0x348>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005f4e:	f7fc fa8d 	bl	800246c <HAL_GetTick>
 8005f52:	4602      	mov	r2, r0
 8005f54:	693b      	ldr	r3, [r7, #16]
 8005f56:	1ad3      	subs	r3, r2, r3
 8005f58:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f5c:	4293      	cmp	r3, r2
 8005f5e:	d901      	bls.n	8005f64 <HAL_RCC_OscConfig+0x348>
        {
          return HAL_TIMEOUT;
 8005f60:	2303      	movs	r3, #3
 8005f62:	e092      	b.n	800608a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f64:	4b4c      	ldr	r3, [pc, #304]	; (8006098 <HAL_RCC_OscConfig+0x47c>)
 8005f66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f68:	f003 0302 	and.w	r3, r3, #2
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d0ee      	beq.n	8005f4e <HAL_RCC_OscConfig+0x332>
 8005f70:	e014      	b.n	8005f9c <HAL_RCC_OscConfig+0x380>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f72:	f7fc fa7b 	bl	800246c <HAL_GetTick>
 8005f76:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005f78:	e00a      	b.n	8005f90 <HAL_RCC_OscConfig+0x374>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005f7a:	f7fc fa77 	bl	800246c <HAL_GetTick>
 8005f7e:	4602      	mov	r2, r0
 8005f80:	693b      	ldr	r3, [r7, #16]
 8005f82:	1ad3      	subs	r3, r2, r3
 8005f84:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f88:	4293      	cmp	r3, r2
 8005f8a:	d901      	bls.n	8005f90 <HAL_RCC_OscConfig+0x374>
        {
          return HAL_TIMEOUT;
 8005f8c:	2303      	movs	r3, #3
 8005f8e:	e07c      	b.n	800608a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005f90:	4b41      	ldr	r3, [pc, #260]	; (8006098 <HAL_RCC_OscConfig+0x47c>)
 8005f92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f94:	f003 0302 	and.w	r3, r3, #2
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d1ee      	bne.n	8005f7a <HAL_RCC_OscConfig+0x35e>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005f9c:	7dfb      	ldrb	r3, [r7, #23]
 8005f9e:	2b01      	cmp	r3, #1
 8005fa0:	d105      	bne.n	8005fae <HAL_RCC_OscConfig+0x392>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005fa2:	4b3d      	ldr	r3, [pc, #244]	; (8006098 <HAL_RCC_OscConfig+0x47c>)
 8005fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fa6:	4a3c      	ldr	r2, [pc, #240]	; (8006098 <HAL_RCC_OscConfig+0x47c>)
 8005fa8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005fac:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	699b      	ldr	r3, [r3, #24]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d068      	beq.n	8006088 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005fb6:	4b38      	ldr	r3, [pc, #224]	; (8006098 <HAL_RCC_OscConfig+0x47c>)
 8005fb8:	689b      	ldr	r3, [r3, #8]
 8005fba:	f003 030c 	and.w	r3, r3, #12
 8005fbe:	2b08      	cmp	r3, #8
 8005fc0:	d060      	beq.n	8006084 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	699b      	ldr	r3, [r3, #24]
 8005fc6:	2b02      	cmp	r3, #2
 8005fc8:	d145      	bne.n	8006056 <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005fca:	4b34      	ldr	r3, [pc, #208]	; (800609c <HAL_RCC_OscConfig+0x480>)
 8005fcc:	2200      	movs	r2, #0
 8005fce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fd0:	f7fc fa4c 	bl	800246c <HAL_GetTick>
 8005fd4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005fd6:	e008      	b.n	8005fea <HAL_RCC_OscConfig+0x3ce>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005fd8:	f7fc fa48 	bl	800246c <HAL_GetTick>
 8005fdc:	4602      	mov	r2, r0
 8005fde:	693b      	ldr	r3, [r7, #16]
 8005fe0:	1ad3      	subs	r3, r2, r3
 8005fe2:	2b02      	cmp	r3, #2
 8005fe4:	d901      	bls.n	8005fea <HAL_RCC_OscConfig+0x3ce>
          {
            return HAL_TIMEOUT;
 8005fe6:	2303      	movs	r3, #3
 8005fe8:	e04f      	b.n	800608a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005fea:	4b2b      	ldr	r3, [pc, #172]	; (8006098 <HAL_RCC_OscConfig+0x47c>)
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d1f0      	bne.n	8005fd8 <HAL_RCC_OscConfig+0x3bc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	69da      	ldr	r2, [r3, #28]
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	6a1b      	ldr	r3, [r3, #32]
 8005ffe:	431a      	orrs	r2, r3
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006004:	019b      	lsls	r3, r3, #6
 8006006:	431a      	orrs	r2, r3
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800600c:	085b      	lsrs	r3, r3, #1
 800600e:	3b01      	subs	r3, #1
 8006010:	041b      	lsls	r3, r3, #16
 8006012:	431a      	orrs	r2, r3
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006018:	061b      	lsls	r3, r3, #24
 800601a:	431a      	orrs	r2, r3
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006020:	071b      	lsls	r3, r3, #28
 8006022:	491d      	ldr	r1, [pc, #116]	; (8006098 <HAL_RCC_OscConfig+0x47c>)
 8006024:	4313      	orrs	r3, r2
 8006026:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006028:	4b1c      	ldr	r3, [pc, #112]	; (800609c <HAL_RCC_OscConfig+0x480>)
 800602a:	2201      	movs	r2, #1
 800602c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800602e:	f7fc fa1d 	bl	800246c <HAL_GetTick>
 8006032:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006034:	e008      	b.n	8006048 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006036:	f7fc fa19 	bl	800246c <HAL_GetTick>
 800603a:	4602      	mov	r2, r0
 800603c:	693b      	ldr	r3, [r7, #16]
 800603e:	1ad3      	subs	r3, r2, r3
 8006040:	2b02      	cmp	r3, #2
 8006042:	d901      	bls.n	8006048 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8006044:	2303      	movs	r3, #3
 8006046:	e020      	b.n	800608a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006048:	4b13      	ldr	r3, [pc, #76]	; (8006098 <HAL_RCC_OscConfig+0x47c>)
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006050:	2b00      	cmp	r3, #0
 8006052:	d0f0      	beq.n	8006036 <HAL_RCC_OscConfig+0x41a>
 8006054:	e018      	b.n	8006088 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006056:	4b11      	ldr	r3, [pc, #68]	; (800609c <HAL_RCC_OscConfig+0x480>)
 8006058:	2200      	movs	r2, #0
 800605a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800605c:	f7fc fa06 	bl	800246c <HAL_GetTick>
 8006060:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006062:	e008      	b.n	8006076 <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006064:	f7fc fa02 	bl	800246c <HAL_GetTick>
 8006068:	4602      	mov	r2, r0
 800606a:	693b      	ldr	r3, [r7, #16]
 800606c:	1ad3      	subs	r3, r2, r3
 800606e:	2b02      	cmp	r3, #2
 8006070:	d901      	bls.n	8006076 <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 8006072:	2303      	movs	r3, #3
 8006074:	e009      	b.n	800608a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006076:	4b08      	ldr	r3, [pc, #32]	; (8006098 <HAL_RCC_OscConfig+0x47c>)
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800607e:	2b00      	cmp	r3, #0
 8006080:	d1f0      	bne.n	8006064 <HAL_RCC_OscConfig+0x448>
 8006082:	e001      	b.n	8006088 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8006084:	2301      	movs	r3, #1
 8006086:	e000      	b.n	800608a <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 8006088:	2300      	movs	r3, #0
}
 800608a:	4618      	mov	r0, r3
 800608c:	3718      	adds	r7, #24
 800608e:	46bd      	mov	sp, r7
 8006090:	bd80      	pop	{r7, pc}
 8006092:	bf00      	nop
 8006094:	40007000 	.word	0x40007000
 8006098:	40023800 	.word	0x40023800
 800609c:	42470060 	.word	0x42470060

080060a0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80060a0:	b580      	push	{r7, lr}
 80060a2:	b082      	sub	sp, #8
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d101      	bne.n	80060b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80060ae:	2301      	movs	r3, #1
 80060b0:	e03f      	b.n	8006132 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80060b8:	b2db      	uxtb	r3, r3
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d106      	bne.n	80060cc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	2200      	movs	r2, #0
 80060c2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80060c6:	6878      	ldr	r0, [r7, #4]
 80060c8:	f7fb ffd0 	bl	800206c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	2224      	movs	r2, #36	; 0x24
 80060d0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	68da      	ldr	r2, [r3, #12]
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80060e2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80060e4:	6878      	ldr	r0, [r7, #4]
 80060e6:	f000 fc77 	bl	80069d8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	691a      	ldr	r2, [r3, #16]
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80060f8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	695a      	ldr	r2, [r3, #20]
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006108:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	68da      	ldr	r2, [r3, #12]
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006118:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	2200      	movs	r2, #0
 800611e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2220      	movs	r2, #32
 8006124:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	2220      	movs	r2, #32
 800612c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8006130:	2300      	movs	r3, #0
}
 8006132:	4618      	mov	r0, r3
 8006134:	3708      	adds	r7, #8
 8006136:	46bd      	mov	sp, r7
 8006138:	bd80      	pop	{r7, pc}

0800613a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800613a:	b580      	push	{r7, lr}
 800613c:	b088      	sub	sp, #32
 800613e:	af02      	add	r7, sp, #8
 8006140:	60f8      	str	r0, [r7, #12]
 8006142:	60b9      	str	r1, [r7, #8]
 8006144:	603b      	str	r3, [r7, #0]
 8006146:	4613      	mov	r3, r2
 8006148:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800614a:	2300      	movs	r3, #0
 800614c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006154:	b2db      	uxtb	r3, r3
 8006156:	2b20      	cmp	r3, #32
 8006158:	f040 8083 	bne.w	8006262 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 800615c:	68bb      	ldr	r3, [r7, #8]
 800615e:	2b00      	cmp	r3, #0
 8006160:	d002      	beq.n	8006168 <HAL_UART_Transmit+0x2e>
 8006162:	88fb      	ldrh	r3, [r7, #6]
 8006164:	2b00      	cmp	r3, #0
 8006166:	d101      	bne.n	800616c <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8006168:	2301      	movs	r3, #1
 800616a:	e07b      	b.n	8006264 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006172:	2b01      	cmp	r3, #1
 8006174:	d101      	bne.n	800617a <HAL_UART_Transmit+0x40>
 8006176:	2302      	movs	r3, #2
 8006178:	e074      	b.n	8006264 <HAL_UART_Transmit+0x12a>
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	2201      	movs	r2, #1
 800617e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	2200      	movs	r2, #0
 8006186:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	2221      	movs	r2, #33	; 0x21
 800618c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8006190:	f7fc f96c 	bl	800246c <HAL_GetTick>
 8006194:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	88fa      	ldrh	r2, [r7, #6]
 800619a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	88fa      	ldrh	r2, [r7, #6]
 80061a0:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	2200      	movs	r2, #0
 80061a6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 80061aa:	e042      	b.n	8006232 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80061b0:	b29b      	uxth	r3, r3
 80061b2:	3b01      	subs	r3, #1
 80061b4:	b29a      	uxth	r2, r3
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	689b      	ldr	r3, [r3, #8]
 80061be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80061c2:	d122      	bne.n	800620a <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80061c4:	683b      	ldr	r3, [r7, #0]
 80061c6:	9300      	str	r3, [sp, #0]
 80061c8:	697b      	ldr	r3, [r7, #20]
 80061ca:	2200      	movs	r2, #0
 80061cc:	2180      	movs	r1, #128	; 0x80
 80061ce:	68f8      	ldr	r0, [r7, #12]
 80061d0:	f000 fa80 	bl	80066d4 <UART_WaitOnFlagUntilTimeout>
 80061d4:	4603      	mov	r3, r0
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d001      	beq.n	80061de <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 80061da:	2303      	movs	r3, #3
 80061dc:	e042      	b.n	8006264 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80061de:	68bb      	ldr	r3, [r7, #8]
 80061e0:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80061e2:	693b      	ldr	r3, [r7, #16]
 80061e4:	881b      	ldrh	r3, [r3, #0]
 80061e6:	461a      	mov	r2, r3
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80061f0:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	691b      	ldr	r3, [r3, #16]
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d103      	bne.n	8006202 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 80061fa:	68bb      	ldr	r3, [r7, #8]
 80061fc:	3302      	adds	r3, #2
 80061fe:	60bb      	str	r3, [r7, #8]
 8006200:	e017      	b.n	8006232 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8006202:	68bb      	ldr	r3, [r7, #8]
 8006204:	3301      	adds	r3, #1
 8006206:	60bb      	str	r3, [r7, #8]
 8006208:	e013      	b.n	8006232 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800620a:	683b      	ldr	r3, [r7, #0]
 800620c:	9300      	str	r3, [sp, #0]
 800620e:	697b      	ldr	r3, [r7, #20]
 8006210:	2200      	movs	r2, #0
 8006212:	2180      	movs	r1, #128	; 0x80
 8006214:	68f8      	ldr	r0, [r7, #12]
 8006216:	f000 fa5d 	bl	80066d4 <UART_WaitOnFlagUntilTimeout>
 800621a:	4603      	mov	r3, r0
 800621c:	2b00      	cmp	r3, #0
 800621e:	d001      	beq.n	8006224 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8006220:	2303      	movs	r3, #3
 8006222:	e01f      	b.n	8006264 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8006224:	68bb      	ldr	r3, [r7, #8]
 8006226:	1c5a      	adds	r2, r3, #1
 8006228:	60ba      	str	r2, [r7, #8]
 800622a:	781a      	ldrb	r2, [r3, #0]
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006236:	b29b      	uxth	r3, r3
 8006238:	2b00      	cmp	r3, #0
 800623a:	d1b7      	bne.n	80061ac <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800623c:	683b      	ldr	r3, [r7, #0]
 800623e:	9300      	str	r3, [sp, #0]
 8006240:	697b      	ldr	r3, [r7, #20]
 8006242:	2200      	movs	r2, #0
 8006244:	2140      	movs	r1, #64	; 0x40
 8006246:	68f8      	ldr	r0, [r7, #12]
 8006248:	f000 fa44 	bl	80066d4 <UART_WaitOnFlagUntilTimeout>
 800624c:	4603      	mov	r3, r0
 800624e:	2b00      	cmp	r3, #0
 8006250:	d001      	beq.n	8006256 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8006252:	2303      	movs	r3, #3
 8006254:	e006      	b.n	8006264 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	2220      	movs	r2, #32
 800625a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800625e:	2300      	movs	r3, #0
 8006260:	e000      	b.n	8006264 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8006262:	2302      	movs	r3, #2
  }
}
 8006264:	4618      	mov	r0, r3
 8006266:	3718      	adds	r7, #24
 8006268:	46bd      	mov	sp, r7
 800626a:	bd80      	pop	{r7, pc}

0800626c <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800626c:	b580      	push	{r7, lr}
 800626e:	b086      	sub	sp, #24
 8006270:	af00      	add	r7, sp, #0
 8006272:	60f8      	str	r0, [r7, #12]
 8006274:	60b9      	str	r1, [r7, #8]
 8006276:	4613      	mov	r3, r2
 8006278:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006280:	b2db      	uxtb	r3, r3
 8006282:	2b20      	cmp	r3, #32
 8006284:	d166      	bne.n	8006354 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8006286:	68bb      	ldr	r3, [r7, #8]
 8006288:	2b00      	cmp	r3, #0
 800628a:	d002      	beq.n	8006292 <HAL_UART_Receive_DMA+0x26>
 800628c:	88fb      	ldrh	r3, [r7, #6]
 800628e:	2b00      	cmp	r3, #0
 8006290:	d101      	bne.n	8006296 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8006292:	2301      	movs	r3, #1
 8006294:	e05f      	b.n	8006356 <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800629c:	2b01      	cmp	r3, #1
 800629e:	d101      	bne.n	80062a4 <HAL_UART_Receive_DMA+0x38>
 80062a0:	2302      	movs	r3, #2
 80062a2:	e058      	b.n	8006356 <HAL_UART_Receive_DMA+0xea>
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	2201      	movs	r2, #1
 80062a8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80062ac:	68ba      	ldr	r2, [r7, #8]
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	88fa      	ldrh	r2, [r7, #6]
 80062b6:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	2200      	movs	r2, #0
 80062bc:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	2222      	movs	r2, #34	; 0x22
 80062c2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062ca:	4a25      	ldr	r2, [pc, #148]	; (8006360 <HAL_UART_Receive_DMA+0xf4>)
 80062cc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062d2:	4a24      	ldr	r2, [pc, #144]	; (8006364 <HAL_UART_Receive_DMA+0xf8>)
 80062d4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062da:	4a23      	ldr	r2, [pc, #140]	; (8006368 <HAL_UART_Receive_DMA+0xfc>)
 80062dc:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062e2:	2200      	movs	r2, #0
 80062e4:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 80062e6:	f107 0308 	add.w	r3, r7, #8
 80062ea:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	3304      	adds	r3, #4
 80062f6:	4619      	mov	r1, r3
 80062f8:	697b      	ldr	r3, [r7, #20]
 80062fa:	681a      	ldr	r2, [r3, #0]
 80062fc:	88fb      	ldrh	r3, [r7, #6]
 80062fe:	f7fc ffeb 	bl	80032d8 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8006302:	2300      	movs	r3, #0
 8006304:	613b      	str	r3, [r7, #16]
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	613b      	str	r3, [r7, #16]
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	685b      	ldr	r3, [r3, #4]
 8006314:	613b      	str	r3, [r7, #16]
 8006316:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	2200      	movs	r2, #0
 800631c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	68da      	ldr	r2, [r3, #12]
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800632e:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	695a      	ldr	r2, [r3, #20]
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f042 0201 	orr.w	r2, r2, #1
 800633e:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	695a      	ldr	r2, [r3, #20]
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800634e:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8006350:	2300      	movs	r3, #0
 8006352:	e000      	b.n	8006356 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8006354:	2302      	movs	r3, #2
  }
}
 8006356:	4618      	mov	r0, r3
 8006358:	3718      	adds	r7, #24
 800635a:	46bd      	mov	sp, r7
 800635c:	bd80      	pop	{r7, pc}
 800635e:	bf00      	nop
 8006360:	080065bd 	.word	0x080065bd
 8006364:	08006625 	.word	0x08006625
 8006368:	08006641 	.word	0x08006641

0800636c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800636c:	b580      	push	{r7, lr}
 800636e:	b088      	sub	sp, #32
 8006370:	af00      	add	r7, sp, #0
 8006372:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	68db      	ldr	r3, [r3, #12]
 8006382:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	695b      	ldr	r3, [r3, #20]
 800638a:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800638c:	2300      	movs	r3, #0
 800638e:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8006390:	2300      	movs	r3, #0
 8006392:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006394:	69fb      	ldr	r3, [r7, #28]
 8006396:	f003 030f 	and.w	r3, r3, #15
 800639a:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800639c:	693b      	ldr	r3, [r7, #16]
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d10d      	bne.n	80063be <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80063a2:	69fb      	ldr	r3, [r7, #28]
 80063a4:	f003 0320 	and.w	r3, r3, #32
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d008      	beq.n	80063be <HAL_UART_IRQHandler+0x52>
 80063ac:	69bb      	ldr	r3, [r7, #24]
 80063ae:	f003 0320 	and.w	r3, r3, #32
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d003      	beq.n	80063be <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80063b6:	6878      	ldr	r0, [r7, #4]
 80063b8:	f000 fa8c 	bl	80068d4 <UART_Receive_IT>
      return;
 80063bc:	e0d1      	b.n	8006562 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80063be:	693b      	ldr	r3, [r7, #16]
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	f000 80b0 	beq.w	8006526 <HAL_UART_IRQHandler+0x1ba>
 80063c6:	697b      	ldr	r3, [r7, #20]
 80063c8:	f003 0301 	and.w	r3, r3, #1
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d105      	bne.n	80063dc <HAL_UART_IRQHandler+0x70>
 80063d0:	69bb      	ldr	r3, [r7, #24]
 80063d2:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	f000 80a5 	beq.w	8006526 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80063dc:	69fb      	ldr	r3, [r7, #28]
 80063de:	f003 0301 	and.w	r3, r3, #1
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d00a      	beq.n	80063fc <HAL_UART_IRQHandler+0x90>
 80063e6:	69bb      	ldr	r3, [r7, #24]
 80063e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d005      	beq.n	80063fc <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063f4:	f043 0201 	orr.w	r2, r3, #1
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80063fc:	69fb      	ldr	r3, [r7, #28]
 80063fe:	f003 0304 	and.w	r3, r3, #4
 8006402:	2b00      	cmp	r3, #0
 8006404:	d00a      	beq.n	800641c <HAL_UART_IRQHandler+0xb0>
 8006406:	697b      	ldr	r3, [r7, #20]
 8006408:	f003 0301 	and.w	r3, r3, #1
 800640c:	2b00      	cmp	r3, #0
 800640e:	d005      	beq.n	800641c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006414:	f043 0202 	orr.w	r2, r3, #2
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800641c:	69fb      	ldr	r3, [r7, #28]
 800641e:	f003 0302 	and.w	r3, r3, #2
 8006422:	2b00      	cmp	r3, #0
 8006424:	d00a      	beq.n	800643c <HAL_UART_IRQHandler+0xd0>
 8006426:	697b      	ldr	r3, [r7, #20]
 8006428:	f003 0301 	and.w	r3, r3, #1
 800642c:	2b00      	cmp	r3, #0
 800642e:	d005      	beq.n	800643c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006434:	f043 0204 	orr.w	r2, r3, #4
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800643c:	69fb      	ldr	r3, [r7, #28]
 800643e:	f003 0308 	and.w	r3, r3, #8
 8006442:	2b00      	cmp	r3, #0
 8006444:	d00f      	beq.n	8006466 <HAL_UART_IRQHandler+0xfa>
 8006446:	69bb      	ldr	r3, [r7, #24]
 8006448:	f003 0320 	and.w	r3, r3, #32
 800644c:	2b00      	cmp	r3, #0
 800644e:	d104      	bne.n	800645a <HAL_UART_IRQHandler+0xee>
 8006450:	697b      	ldr	r3, [r7, #20]
 8006452:	f003 0301 	and.w	r3, r3, #1
 8006456:	2b00      	cmp	r3, #0
 8006458:	d005      	beq.n	8006466 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800645e:	f043 0208 	orr.w	r2, r3, #8
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800646a:	2b00      	cmp	r3, #0
 800646c:	d078      	beq.n	8006560 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800646e:	69fb      	ldr	r3, [r7, #28]
 8006470:	f003 0320 	and.w	r3, r3, #32
 8006474:	2b00      	cmp	r3, #0
 8006476:	d007      	beq.n	8006488 <HAL_UART_IRQHandler+0x11c>
 8006478:	69bb      	ldr	r3, [r7, #24]
 800647a:	f003 0320 	and.w	r3, r3, #32
 800647e:	2b00      	cmp	r3, #0
 8006480:	d002      	beq.n	8006488 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8006482:	6878      	ldr	r0, [r7, #4]
 8006484:	f000 fa26 	bl	80068d4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	695b      	ldr	r3, [r3, #20]
 800648e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006492:	2b40      	cmp	r3, #64	; 0x40
 8006494:	bf0c      	ite	eq
 8006496:	2301      	moveq	r3, #1
 8006498:	2300      	movne	r3, #0
 800649a:	b2db      	uxtb	r3, r3
 800649c:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80064a2:	f003 0308 	and.w	r3, r3, #8
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d102      	bne.n	80064b0 <HAL_UART_IRQHandler+0x144>
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d031      	beq.n	8006514 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80064b0:	6878      	ldr	r0, [r7, #4]
 80064b2:	f000 f96f 	bl	8006794 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	695b      	ldr	r3, [r3, #20]
 80064bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064c0:	2b40      	cmp	r3, #64	; 0x40
 80064c2:	d123      	bne.n	800650c <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	695a      	ldr	r2, [r3, #20]
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80064d2:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d013      	beq.n	8006504 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064e0:	4a21      	ldr	r2, [pc, #132]	; (8006568 <HAL_UART_IRQHandler+0x1fc>)
 80064e2:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064e8:	4618      	mov	r0, r3
 80064ea:	f7fc ff4d 	bl	8003388 <HAL_DMA_Abort_IT>
 80064ee:	4603      	mov	r3, r0
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d016      	beq.n	8006522 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80064fa:	687a      	ldr	r2, [r7, #4]
 80064fc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80064fe:	4610      	mov	r0, r2
 8006500:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006502:	e00e      	b.n	8006522 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006504:	6878      	ldr	r0, [r7, #4]
 8006506:	f000 f84f 	bl	80065a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800650a:	e00a      	b.n	8006522 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800650c:	6878      	ldr	r0, [r7, #4]
 800650e:	f000 f84b 	bl	80065a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006512:	e006      	b.n	8006522 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006514:	6878      	ldr	r0, [r7, #4]
 8006516:	f000 f847 	bl	80065a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	2200      	movs	r2, #0
 800651e:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8006520:	e01e      	b.n	8006560 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006522:	bf00      	nop
    return;
 8006524:	e01c      	b.n	8006560 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006526:	69fb      	ldr	r3, [r7, #28]
 8006528:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800652c:	2b00      	cmp	r3, #0
 800652e:	d008      	beq.n	8006542 <HAL_UART_IRQHandler+0x1d6>
 8006530:	69bb      	ldr	r3, [r7, #24]
 8006532:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006536:	2b00      	cmp	r3, #0
 8006538:	d003      	beq.n	8006542 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800653a:	6878      	ldr	r0, [r7, #4]
 800653c:	f000 f95c 	bl	80067f8 <UART_Transmit_IT>
    return;
 8006540:	e00f      	b.n	8006562 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006542:	69fb      	ldr	r3, [r7, #28]
 8006544:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006548:	2b00      	cmp	r3, #0
 800654a:	d00a      	beq.n	8006562 <HAL_UART_IRQHandler+0x1f6>
 800654c:	69bb      	ldr	r3, [r7, #24]
 800654e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006552:	2b00      	cmp	r3, #0
 8006554:	d005      	beq.n	8006562 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8006556:	6878      	ldr	r0, [r7, #4]
 8006558:	f000 f9a4 	bl	80068a4 <UART_EndTransmit_IT>
    return;
 800655c:	bf00      	nop
 800655e:	e000      	b.n	8006562 <HAL_UART_IRQHandler+0x1f6>
    return;
 8006560:	bf00      	nop
  }
}
 8006562:	3720      	adds	r7, #32
 8006564:	46bd      	mov	sp, r7
 8006566:	bd80      	pop	{r7, pc}
 8006568:	080067d1 	.word	0x080067d1

0800656c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800656c:	b480      	push	{r7}
 800656e:	b083      	sub	sp, #12
 8006570:	af00      	add	r7, sp, #0
 8006572:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006574:	bf00      	nop
 8006576:	370c      	adds	r7, #12
 8006578:	46bd      	mov	sp, r7
 800657a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657e:	4770      	bx	lr

08006580 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006580:	b480      	push	{r7}
 8006582:	b083      	sub	sp, #12
 8006584:	af00      	add	r7, sp, #0
 8006586:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006588:	bf00      	nop
 800658a:	370c      	adds	r7, #12
 800658c:	46bd      	mov	sp, r7
 800658e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006592:	4770      	bx	lr

08006594 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006594:	b480      	push	{r7}
 8006596:	b083      	sub	sp, #12
 8006598:	af00      	add	r7, sp, #0
 800659a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800659c:	bf00      	nop
 800659e:	370c      	adds	r7, #12
 80065a0:	46bd      	mov	sp, r7
 80065a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a6:	4770      	bx	lr

080065a8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80065a8:	b480      	push	{r7}
 80065aa:	b083      	sub	sp, #12
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80065b0:	bf00      	nop
 80065b2:	370c      	adds	r7, #12
 80065b4:	46bd      	mov	sp, r7
 80065b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ba:	4770      	bx	lr

080065bc <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80065bc:	b580      	push	{r7, lr}
 80065be:	b084      	sub	sp, #16
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065c8:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d11e      	bne.n	8006616 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	2200      	movs	r2, #0
 80065dc:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	68da      	ldr	r2, [r3, #12]
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80065ec:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	695a      	ldr	r2, [r3, #20]
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	f022 0201 	bic.w	r2, r2, #1
 80065fc:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	695a      	ldr	r2, [r3, #20]
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800660c:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	2220      	movs	r2, #32
 8006612:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8006616:	68f8      	ldr	r0, [r7, #12]
 8006618:	f7ff ffb2 	bl	8006580 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800661c:	bf00      	nop
 800661e:	3710      	adds	r7, #16
 8006620:	46bd      	mov	sp, r7
 8006622:	bd80      	pop	{r7, pc}

08006624 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006624:	b580      	push	{r7, lr}
 8006626:	b084      	sub	sp, #16
 8006628:	af00      	add	r7, sp, #0
 800662a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006630:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8006632:	68f8      	ldr	r0, [r7, #12]
 8006634:	f7ff ffae 	bl	8006594 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006638:	bf00      	nop
 800663a:	3710      	adds	r7, #16
 800663c:	46bd      	mov	sp, r7
 800663e:	bd80      	pop	{r7, pc}

08006640 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006640:	b580      	push	{r7, lr}
 8006642:	b084      	sub	sp, #16
 8006644:	af00      	add	r7, sp, #0
 8006646:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006648:	2300      	movs	r3, #0
 800664a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006650:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006652:	68bb      	ldr	r3, [r7, #8]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	695b      	ldr	r3, [r3, #20]
 8006658:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800665c:	2b80      	cmp	r3, #128	; 0x80
 800665e:	bf0c      	ite	eq
 8006660:	2301      	moveq	r3, #1
 8006662:	2300      	movne	r3, #0
 8006664:	b2db      	uxtb	r3, r3
 8006666:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006668:	68bb      	ldr	r3, [r7, #8]
 800666a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800666e:	b2db      	uxtb	r3, r3
 8006670:	2b21      	cmp	r3, #33	; 0x21
 8006672:	d108      	bne.n	8006686 <UART_DMAError+0x46>
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	2b00      	cmp	r3, #0
 8006678:	d005      	beq.n	8006686 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800667a:	68bb      	ldr	r3, [r7, #8]
 800667c:	2200      	movs	r2, #0
 800667e:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8006680:	68b8      	ldr	r0, [r7, #8]
 8006682:	f000 f871 	bl	8006768 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006686:	68bb      	ldr	r3, [r7, #8]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	695b      	ldr	r3, [r3, #20]
 800668c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006690:	2b40      	cmp	r3, #64	; 0x40
 8006692:	bf0c      	ite	eq
 8006694:	2301      	moveq	r3, #1
 8006696:	2300      	movne	r3, #0
 8006698:	b2db      	uxtb	r3, r3
 800669a:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800669c:	68bb      	ldr	r3, [r7, #8]
 800669e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80066a2:	b2db      	uxtb	r3, r3
 80066a4:	2b22      	cmp	r3, #34	; 0x22
 80066a6:	d108      	bne.n	80066ba <UART_DMAError+0x7a>
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d005      	beq.n	80066ba <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80066ae:	68bb      	ldr	r3, [r7, #8]
 80066b0:	2200      	movs	r2, #0
 80066b2:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80066b4:	68b8      	ldr	r0, [r7, #8]
 80066b6:	f000 f86d 	bl	8006794 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80066ba:	68bb      	ldr	r3, [r7, #8]
 80066bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066be:	f043 0210 	orr.w	r2, r3, #16
 80066c2:	68bb      	ldr	r3, [r7, #8]
 80066c4:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80066c6:	68b8      	ldr	r0, [r7, #8]
 80066c8:	f7ff ff6e 	bl	80065a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80066cc:	bf00      	nop
 80066ce:	3710      	adds	r7, #16
 80066d0:	46bd      	mov	sp, r7
 80066d2:	bd80      	pop	{r7, pc}

080066d4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80066d4:	b580      	push	{r7, lr}
 80066d6:	b084      	sub	sp, #16
 80066d8:	af00      	add	r7, sp, #0
 80066da:	60f8      	str	r0, [r7, #12]
 80066dc:	60b9      	str	r1, [r7, #8]
 80066de:	603b      	str	r3, [r7, #0]
 80066e0:	4613      	mov	r3, r2
 80066e2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80066e4:	e02c      	b.n	8006740 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80066e6:	69bb      	ldr	r3, [r7, #24]
 80066e8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80066ec:	d028      	beq.n	8006740 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80066ee:	69bb      	ldr	r3, [r7, #24]
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d007      	beq.n	8006704 <UART_WaitOnFlagUntilTimeout+0x30>
 80066f4:	f7fb feba 	bl	800246c <HAL_GetTick>
 80066f8:	4602      	mov	r2, r0
 80066fa:	683b      	ldr	r3, [r7, #0]
 80066fc:	1ad3      	subs	r3, r2, r3
 80066fe:	69ba      	ldr	r2, [r7, #24]
 8006700:	429a      	cmp	r2, r3
 8006702:	d21d      	bcs.n	8006740 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	68da      	ldr	r2, [r3, #12]
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006712:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	695a      	ldr	r2, [r3, #20]
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	f022 0201 	bic.w	r2, r2, #1
 8006722:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	2220      	movs	r2, #32
 8006728:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	2220      	movs	r2, #32
 8006730:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	2200      	movs	r2, #0
 8006738:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800673c:	2303      	movs	r3, #3
 800673e:	e00f      	b.n	8006760 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	681a      	ldr	r2, [r3, #0]
 8006746:	68bb      	ldr	r3, [r7, #8]
 8006748:	4013      	ands	r3, r2
 800674a:	68ba      	ldr	r2, [r7, #8]
 800674c:	429a      	cmp	r2, r3
 800674e:	bf0c      	ite	eq
 8006750:	2301      	moveq	r3, #1
 8006752:	2300      	movne	r3, #0
 8006754:	b2db      	uxtb	r3, r3
 8006756:	461a      	mov	r2, r3
 8006758:	79fb      	ldrb	r3, [r7, #7]
 800675a:	429a      	cmp	r2, r3
 800675c:	d0c3      	beq.n	80066e6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800675e:	2300      	movs	r3, #0
}
 8006760:	4618      	mov	r0, r3
 8006762:	3710      	adds	r7, #16
 8006764:	46bd      	mov	sp, r7
 8006766:	bd80      	pop	{r7, pc}

08006768 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006768:	b480      	push	{r7}
 800676a:	b083      	sub	sp, #12
 800676c:	af00      	add	r7, sp, #0
 800676e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	68da      	ldr	r2, [r3, #12]
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800677e:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	2220      	movs	r2, #32
 8006784:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8006788:	bf00      	nop
 800678a:	370c      	adds	r7, #12
 800678c:	46bd      	mov	sp, r7
 800678e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006792:	4770      	bx	lr

08006794 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006794:	b480      	push	{r7}
 8006796:	b083      	sub	sp, #12
 8006798:	af00      	add	r7, sp, #0
 800679a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	68da      	ldr	r2, [r3, #12]
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80067aa:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	695a      	ldr	r2, [r3, #20]
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	f022 0201 	bic.w	r2, r2, #1
 80067ba:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2220      	movs	r2, #32
 80067c0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80067c4:	bf00      	nop
 80067c6:	370c      	adds	r7, #12
 80067c8:	46bd      	mov	sp, r7
 80067ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ce:	4770      	bx	lr

080067d0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80067d0:	b580      	push	{r7, lr}
 80067d2:	b084      	sub	sp, #16
 80067d4:	af00      	add	r7, sp, #0
 80067d6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067dc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	2200      	movs	r2, #0
 80067e2:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	2200      	movs	r2, #0
 80067e8:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80067ea:	68f8      	ldr	r0, [r7, #12]
 80067ec:	f7ff fedc 	bl	80065a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80067f0:	bf00      	nop
 80067f2:	3710      	adds	r7, #16
 80067f4:	46bd      	mov	sp, r7
 80067f6:	bd80      	pop	{r7, pc}

080067f8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80067f8:	b480      	push	{r7}
 80067fa:	b085      	sub	sp, #20
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006806:	b2db      	uxtb	r3, r3
 8006808:	2b21      	cmp	r3, #33	; 0x21
 800680a:	d144      	bne.n	8006896 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	689b      	ldr	r3, [r3, #8]
 8006810:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006814:	d11a      	bne.n	800684c <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	6a1b      	ldr	r3, [r3, #32]
 800681a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	881b      	ldrh	r3, [r3, #0]
 8006820:	461a      	mov	r2, r3
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800682a:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	691b      	ldr	r3, [r3, #16]
 8006830:	2b00      	cmp	r3, #0
 8006832:	d105      	bne.n	8006840 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	6a1b      	ldr	r3, [r3, #32]
 8006838:	1c9a      	adds	r2, r3, #2
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	621a      	str	r2, [r3, #32]
 800683e:	e00e      	b.n	800685e <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	6a1b      	ldr	r3, [r3, #32]
 8006844:	1c5a      	adds	r2, r3, #1
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	621a      	str	r2, [r3, #32]
 800684a:	e008      	b.n	800685e <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	6a1b      	ldr	r3, [r3, #32]
 8006850:	1c59      	adds	r1, r3, #1
 8006852:	687a      	ldr	r2, [r7, #4]
 8006854:	6211      	str	r1, [r2, #32]
 8006856:	781a      	ldrb	r2, [r3, #0]
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006862:	b29b      	uxth	r3, r3
 8006864:	3b01      	subs	r3, #1
 8006866:	b29b      	uxth	r3, r3
 8006868:	687a      	ldr	r2, [r7, #4]
 800686a:	4619      	mov	r1, r3
 800686c:	84d1      	strh	r1, [r2, #38]	; 0x26
 800686e:	2b00      	cmp	r3, #0
 8006870:	d10f      	bne.n	8006892 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	68da      	ldr	r2, [r3, #12]
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006880:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	68da      	ldr	r2, [r3, #12]
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006890:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006892:	2300      	movs	r3, #0
 8006894:	e000      	b.n	8006898 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8006896:	2302      	movs	r3, #2
  }
}
 8006898:	4618      	mov	r0, r3
 800689a:	3714      	adds	r7, #20
 800689c:	46bd      	mov	sp, r7
 800689e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a2:	4770      	bx	lr

080068a4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80068a4:	b580      	push	{r7, lr}
 80068a6:	b082      	sub	sp, #8
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	68da      	ldr	r2, [r3, #12]
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80068ba:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	2220      	movs	r2, #32
 80068c0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80068c4:	6878      	ldr	r0, [r7, #4]
 80068c6:	f7ff fe51 	bl	800656c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80068ca:	2300      	movs	r3, #0
}
 80068cc:	4618      	mov	r0, r3
 80068ce:	3708      	adds	r7, #8
 80068d0:	46bd      	mov	sp, r7
 80068d2:	bd80      	pop	{r7, pc}

080068d4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80068d4:	b580      	push	{r7, lr}
 80068d6:	b084      	sub	sp, #16
 80068d8:	af00      	add	r7, sp, #0
 80068da:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80068e2:	b2db      	uxtb	r3, r3
 80068e4:	2b22      	cmp	r3, #34	; 0x22
 80068e6:	d171      	bne.n	80069cc <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	689b      	ldr	r3, [r3, #8]
 80068ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80068f0:	d123      	bne.n	800693a <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068f6:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	691b      	ldr	r3, [r3, #16]
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d10e      	bne.n	800691e <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	685b      	ldr	r3, [r3, #4]
 8006906:	b29b      	uxth	r3, r3
 8006908:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800690c:	b29a      	uxth	r2, r3
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006916:	1c9a      	adds	r2, r3, #2
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	629a      	str	r2, [r3, #40]	; 0x28
 800691c:	e029      	b.n	8006972 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	685b      	ldr	r3, [r3, #4]
 8006924:	b29b      	uxth	r3, r3
 8006926:	b2db      	uxtb	r3, r3
 8006928:	b29a      	uxth	r2, r3
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006932:	1c5a      	adds	r2, r3, #1
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	629a      	str	r2, [r3, #40]	; 0x28
 8006938:	e01b      	b.n	8006972 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	691b      	ldr	r3, [r3, #16]
 800693e:	2b00      	cmp	r3, #0
 8006940:	d10a      	bne.n	8006958 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	6858      	ldr	r0, [r3, #4]
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800694c:	1c59      	adds	r1, r3, #1
 800694e:	687a      	ldr	r2, [r7, #4]
 8006950:	6291      	str	r1, [r2, #40]	; 0x28
 8006952:	b2c2      	uxtb	r2, r0
 8006954:	701a      	strb	r2, [r3, #0]
 8006956:	e00c      	b.n	8006972 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	685b      	ldr	r3, [r3, #4]
 800695e:	b2da      	uxtb	r2, r3
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006964:	1c58      	adds	r0, r3, #1
 8006966:	6879      	ldr	r1, [r7, #4]
 8006968:	6288      	str	r0, [r1, #40]	; 0x28
 800696a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800696e:	b2d2      	uxtb	r2, r2
 8006970:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006976:	b29b      	uxth	r3, r3
 8006978:	3b01      	subs	r3, #1
 800697a:	b29b      	uxth	r3, r3
 800697c:	687a      	ldr	r2, [r7, #4]
 800697e:	4619      	mov	r1, r3
 8006980:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006982:	2b00      	cmp	r3, #0
 8006984:	d120      	bne.n	80069c8 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	68da      	ldr	r2, [r3, #12]
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	f022 0220 	bic.w	r2, r2, #32
 8006994:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	68da      	ldr	r2, [r3, #12]
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80069a4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	695a      	ldr	r2, [r3, #20]
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	f022 0201 	bic.w	r2, r2, #1
 80069b4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	2220      	movs	r2, #32
 80069ba:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80069be:	6878      	ldr	r0, [r7, #4]
 80069c0:	f7ff fdde 	bl	8006580 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 80069c4:	2300      	movs	r3, #0
 80069c6:	e002      	b.n	80069ce <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 80069c8:	2300      	movs	r3, #0
 80069ca:	e000      	b.n	80069ce <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 80069cc:	2302      	movs	r3, #2
  }
}
 80069ce:	4618      	mov	r0, r3
 80069d0:	3710      	adds	r7, #16
 80069d2:	46bd      	mov	sp, r7
 80069d4:	bd80      	pop	{r7, pc}
	...

080069d8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80069d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069dc:	b085      	sub	sp, #20
 80069de:	af00      	add	r7, sp, #0
 80069e0:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	691b      	ldr	r3, [r3, #16]
 80069e8:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	68da      	ldr	r2, [r3, #12]
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	430a      	orrs	r2, r1
 80069f6:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	689a      	ldr	r2, [r3, #8]
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	691b      	ldr	r3, [r3, #16]
 8006a00:	431a      	orrs	r2, r3
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	695b      	ldr	r3, [r3, #20]
 8006a06:	431a      	orrs	r2, r3
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	69db      	ldr	r3, [r3, #28]
 8006a0c:	4313      	orrs	r3, r2
 8006a0e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	68db      	ldr	r3, [r3, #12]
 8006a16:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8006a1a:	f023 030c 	bic.w	r3, r3, #12
 8006a1e:	687a      	ldr	r2, [r7, #4]
 8006a20:	6812      	ldr	r2, [r2, #0]
 8006a22:	68f9      	ldr	r1, [r7, #12]
 8006a24:	430b      	orrs	r3, r1
 8006a26:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	695b      	ldr	r3, [r3, #20]
 8006a2e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	699a      	ldr	r2, [r3, #24]
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	430a      	orrs	r2, r1
 8006a3c:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	69db      	ldr	r3, [r3, #28]
 8006a42:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006a46:	f040 8199 	bne.w	8006d7c <UART_SetConfig+0x3a4>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) && defined(UART9) && defined(UART10)
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	4ac6      	ldr	r2, [pc, #792]	; (8006d68 <UART_SetConfig+0x390>)
 8006a50:	4293      	cmp	r3, r2
 8006a52:	d00f      	beq.n	8006a74 <UART_SetConfig+0x9c>
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	4ac4      	ldr	r2, [pc, #784]	; (8006d6c <UART_SetConfig+0x394>)
 8006a5a:	4293      	cmp	r3, r2
 8006a5c:	d00a      	beq.n	8006a74 <UART_SetConfig+0x9c>
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	4ac3      	ldr	r2, [pc, #780]	; (8006d70 <UART_SetConfig+0x398>)
 8006a64:	4293      	cmp	r3, r2
 8006a66:	d005      	beq.n	8006a74 <UART_SetConfig+0x9c>
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	4ac1      	ldr	r2, [pc, #772]	; (8006d74 <UART_SetConfig+0x39c>)
 8006a6e:	4293      	cmp	r3, r2
 8006a70:	f040 80bd 	bne.w	8006bee <UART_SetConfig+0x216>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006a74:	f7fe fff2 	bl	8005a5c <HAL_RCC_GetPCLK2Freq>
 8006a78:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006a7a:	68bb      	ldr	r3, [r7, #8]
 8006a7c:	461d      	mov	r5, r3
 8006a7e:	f04f 0600 	mov.w	r6, #0
 8006a82:	46a8      	mov	r8, r5
 8006a84:	46b1      	mov	r9, r6
 8006a86:	eb18 0308 	adds.w	r3, r8, r8
 8006a8a:	eb49 0409 	adc.w	r4, r9, r9
 8006a8e:	4698      	mov	r8, r3
 8006a90:	46a1      	mov	r9, r4
 8006a92:	eb18 0805 	adds.w	r8, r8, r5
 8006a96:	eb49 0906 	adc.w	r9, r9, r6
 8006a9a:	f04f 0100 	mov.w	r1, #0
 8006a9e:	f04f 0200 	mov.w	r2, #0
 8006aa2:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006aa6:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006aaa:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006aae:	4688      	mov	r8, r1
 8006ab0:	4691      	mov	r9, r2
 8006ab2:	eb18 0005 	adds.w	r0, r8, r5
 8006ab6:	eb49 0106 	adc.w	r1, r9, r6
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	685b      	ldr	r3, [r3, #4]
 8006abe:	461d      	mov	r5, r3
 8006ac0:	f04f 0600 	mov.w	r6, #0
 8006ac4:	196b      	adds	r3, r5, r5
 8006ac6:	eb46 0406 	adc.w	r4, r6, r6
 8006aca:	461a      	mov	r2, r3
 8006acc:	4623      	mov	r3, r4
 8006ace:	f7fa f84d 	bl	8000b6c <__aeabi_uldivmod>
 8006ad2:	4603      	mov	r3, r0
 8006ad4:	460c      	mov	r4, r1
 8006ad6:	461a      	mov	r2, r3
 8006ad8:	4ba7      	ldr	r3, [pc, #668]	; (8006d78 <UART_SetConfig+0x3a0>)
 8006ada:	fba3 2302 	umull	r2, r3, r3, r2
 8006ade:	095b      	lsrs	r3, r3, #5
 8006ae0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006ae4:	68bb      	ldr	r3, [r7, #8]
 8006ae6:	461d      	mov	r5, r3
 8006ae8:	f04f 0600 	mov.w	r6, #0
 8006aec:	46a9      	mov	r9, r5
 8006aee:	46b2      	mov	sl, r6
 8006af0:	eb19 0309 	adds.w	r3, r9, r9
 8006af4:	eb4a 040a 	adc.w	r4, sl, sl
 8006af8:	4699      	mov	r9, r3
 8006afa:	46a2      	mov	sl, r4
 8006afc:	eb19 0905 	adds.w	r9, r9, r5
 8006b00:	eb4a 0a06 	adc.w	sl, sl, r6
 8006b04:	f04f 0100 	mov.w	r1, #0
 8006b08:	f04f 0200 	mov.w	r2, #0
 8006b0c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006b10:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006b14:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006b18:	4689      	mov	r9, r1
 8006b1a:	4692      	mov	sl, r2
 8006b1c:	eb19 0005 	adds.w	r0, r9, r5
 8006b20:	eb4a 0106 	adc.w	r1, sl, r6
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	685b      	ldr	r3, [r3, #4]
 8006b28:	461d      	mov	r5, r3
 8006b2a:	f04f 0600 	mov.w	r6, #0
 8006b2e:	196b      	adds	r3, r5, r5
 8006b30:	eb46 0406 	adc.w	r4, r6, r6
 8006b34:	461a      	mov	r2, r3
 8006b36:	4623      	mov	r3, r4
 8006b38:	f7fa f818 	bl	8000b6c <__aeabi_uldivmod>
 8006b3c:	4603      	mov	r3, r0
 8006b3e:	460c      	mov	r4, r1
 8006b40:	461a      	mov	r2, r3
 8006b42:	4b8d      	ldr	r3, [pc, #564]	; (8006d78 <UART_SetConfig+0x3a0>)
 8006b44:	fba3 1302 	umull	r1, r3, r3, r2
 8006b48:	095b      	lsrs	r3, r3, #5
 8006b4a:	2164      	movs	r1, #100	; 0x64
 8006b4c:	fb01 f303 	mul.w	r3, r1, r3
 8006b50:	1ad3      	subs	r3, r2, r3
 8006b52:	00db      	lsls	r3, r3, #3
 8006b54:	3332      	adds	r3, #50	; 0x32
 8006b56:	4a88      	ldr	r2, [pc, #544]	; (8006d78 <UART_SetConfig+0x3a0>)
 8006b58:	fba2 2303 	umull	r2, r3, r2, r3
 8006b5c:	095b      	lsrs	r3, r3, #5
 8006b5e:	005b      	lsls	r3, r3, #1
 8006b60:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006b64:	4498      	add	r8, r3
 8006b66:	68bb      	ldr	r3, [r7, #8]
 8006b68:	461d      	mov	r5, r3
 8006b6a:	f04f 0600 	mov.w	r6, #0
 8006b6e:	46a9      	mov	r9, r5
 8006b70:	46b2      	mov	sl, r6
 8006b72:	eb19 0309 	adds.w	r3, r9, r9
 8006b76:	eb4a 040a 	adc.w	r4, sl, sl
 8006b7a:	4699      	mov	r9, r3
 8006b7c:	46a2      	mov	sl, r4
 8006b7e:	eb19 0905 	adds.w	r9, r9, r5
 8006b82:	eb4a 0a06 	adc.w	sl, sl, r6
 8006b86:	f04f 0100 	mov.w	r1, #0
 8006b8a:	f04f 0200 	mov.w	r2, #0
 8006b8e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006b92:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006b96:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006b9a:	4689      	mov	r9, r1
 8006b9c:	4692      	mov	sl, r2
 8006b9e:	eb19 0005 	adds.w	r0, r9, r5
 8006ba2:	eb4a 0106 	adc.w	r1, sl, r6
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	685b      	ldr	r3, [r3, #4]
 8006baa:	461d      	mov	r5, r3
 8006bac:	f04f 0600 	mov.w	r6, #0
 8006bb0:	196b      	adds	r3, r5, r5
 8006bb2:	eb46 0406 	adc.w	r4, r6, r6
 8006bb6:	461a      	mov	r2, r3
 8006bb8:	4623      	mov	r3, r4
 8006bba:	f7f9 ffd7 	bl	8000b6c <__aeabi_uldivmod>
 8006bbe:	4603      	mov	r3, r0
 8006bc0:	460c      	mov	r4, r1
 8006bc2:	461a      	mov	r2, r3
 8006bc4:	4b6c      	ldr	r3, [pc, #432]	; (8006d78 <UART_SetConfig+0x3a0>)
 8006bc6:	fba3 1302 	umull	r1, r3, r3, r2
 8006bca:	095b      	lsrs	r3, r3, #5
 8006bcc:	2164      	movs	r1, #100	; 0x64
 8006bce:	fb01 f303 	mul.w	r3, r1, r3
 8006bd2:	1ad3      	subs	r3, r2, r3
 8006bd4:	00db      	lsls	r3, r3, #3
 8006bd6:	3332      	adds	r3, #50	; 0x32
 8006bd8:	4a67      	ldr	r2, [pc, #412]	; (8006d78 <UART_SetConfig+0x3a0>)
 8006bda:	fba2 2303 	umull	r2, r3, r2, r3
 8006bde:	095b      	lsrs	r3, r3, #5
 8006be0:	f003 0207 	and.w	r2, r3, #7
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	4442      	add	r2, r8
 8006bea:	609a      	str	r2, [r3, #8]
 8006bec:	e27d      	b.n	80070ea <UART_SetConfig+0x712>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006bee:	f7fe ff21 	bl	8005a34 <HAL_RCC_GetPCLK1Freq>
 8006bf2:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006bf4:	68bb      	ldr	r3, [r7, #8]
 8006bf6:	461d      	mov	r5, r3
 8006bf8:	f04f 0600 	mov.w	r6, #0
 8006bfc:	46a8      	mov	r8, r5
 8006bfe:	46b1      	mov	r9, r6
 8006c00:	eb18 0308 	adds.w	r3, r8, r8
 8006c04:	eb49 0409 	adc.w	r4, r9, r9
 8006c08:	4698      	mov	r8, r3
 8006c0a:	46a1      	mov	r9, r4
 8006c0c:	eb18 0805 	adds.w	r8, r8, r5
 8006c10:	eb49 0906 	adc.w	r9, r9, r6
 8006c14:	f04f 0100 	mov.w	r1, #0
 8006c18:	f04f 0200 	mov.w	r2, #0
 8006c1c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006c20:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006c24:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006c28:	4688      	mov	r8, r1
 8006c2a:	4691      	mov	r9, r2
 8006c2c:	eb18 0005 	adds.w	r0, r8, r5
 8006c30:	eb49 0106 	adc.w	r1, r9, r6
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	685b      	ldr	r3, [r3, #4]
 8006c38:	461d      	mov	r5, r3
 8006c3a:	f04f 0600 	mov.w	r6, #0
 8006c3e:	196b      	adds	r3, r5, r5
 8006c40:	eb46 0406 	adc.w	r4, r6, r6
 8006c44:	461a      	mov	r2, r3
 8006c46:	4623      	mov	r3, r4
 8006c48:	f7f9 ff90 	bl	8000b6c <__aeabi_uldivmod>
 8006c4c:	4603      	mov	r3, r0
 8006c4e:	460c      	mov	r4, r1
 8006c50:	461a      	mov	r2, r3
 8006c52:	4b49      	ldr	r3, [pc, #292]	; (8006d78 <UART_SetConfig+0x3a0>)
 8006c54:	fba3 2302 	umull	r2, r3, r3, r2
 8006c58:	095b      	lsrs	r3, r3, #5
 8006c5a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006c5e:	68bb      	ldr	r3, [r7, #8]
 8006c60:	461d      	mov	r5, r3
 8006c62:	f04f 0600 	mov.w	r6, #0
 8006c66:	46a9      	mov	r9, r5
 8006c68:	46b2      	mov	sl, r6
 8006c6a:	eb19 0309 	adds.w	r3, r9, r9
 8006c6e:	eb4a 040a 	adc.w	r4, sl, sl
 8006c72:	4699      	mov	r9, r3
 8006c74:	46a2      	mov	sl, r4
 8006c76:	eb19 0905 	adds.w	r9, r9, r5
 8006c7a:	eb4a 0a06 	adc.w	sl, sl, r6
 8006c7e:	f04f 0100 	mov.w	r1, #0
 8006c82:	f04f 0200 	mov.w	r2, #0
 8006c86:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006c8a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006c8e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006c92:	4689      	mov	r9, r1
 8006c94:	4692      	mov	sl, r2
 8006c96:	eb19 0005 	adds.w	r0, r9, r5
 8006c9a:	eb4a 0106 	adc.w	r1, sl, r6
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	685b      	ldr	r3, [r3, #4]
 8006ca2:	461d      	mov	r5, r3
 8006ca4:	f04f 0600 	mov.w	r6, #0
 8006ca8:	196b      	adds	r3, r5, r5
 8006caa:	eb46 0406 	adc.w	r4, r6, r6
 8006cae:	461a      	mov	r2, r3
 8006cb0:	4623      	mov	r3, r4
 8006cb2:	f7f9 ff5b 	bl	8000b6c <__aeabi_uldivmod>
 8006cb6:	4603      	mov	r3, r0
 8006cb8:	460c      	mov	r4, r1
 8006cba:	461a      	mov	r2, r3
 8006cbc:	4b2e      	ldr	r3, [pc, #184]	; (8006d78 <UART_SetConfig+0x3a0>)
 8006cbe:	fba3 1302 	umull	r1, r3, r3, r2
 8006cc2:	095b      	lsrs	r3, r3, #5
 8006cc4:	2164      	movs	r1, #100	; 0x64
 8006cc6:	fb01 f303 	mul.w	r3, r1, r3
 8006cca:	1ad3      	subs	r3, r2, r3
 8006ccc:	00db      	lsls	r3, r3, #3
 8006cce:	3332      	adds	r3, #50	; 0x32
 8006cd0:	4a29      	ldr	r2, [pc, #164]	; (8006d78 <UART_SetConfig+0x3a0>)
 8006cd2:	fba2 2303 	umull	r2, r3, r2, r3
 8006cd6:	095b      	lsrs	r3, r3, #5
 8006cd8:	005b      	lsls	r3, r3, #1
 8006cda:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006cde:	4498      	add	r8, r3
 8006ce0:	68bb      	ldr	r3, [r7, #8]
 8006ce2:	461d      	mov	r5, r3
 8006ce4:	f04f 0600 	mov.w	r6, #0
 8006ce8:	46a9      	mov	r9, r5
 8006cea:	46b2      	mov	sl, r6
 8006cec:	eb19 0309 	adds.w	r3, r9, r9
 8006cf0:	eb4a 040a 	adc.w	r4, sl, sl
 8006cf4:	4699      	mov	r9, r3
 8006cf6:	46a2      	mov	sl, r4
 8006cf8:	eb19 0905 	adds.w	r9, r9, r5
 8006cfc:	eb4a 0a06 	adc.w	sl, sl, r6
 8006d00:	f04f 0100 	mov.w	r1, #0
 8006d04:	f04f 0200 	mov.w	r2, #0
 8006d08:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006d0c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006d10:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006d14:	4689      	mov	r9, r1
 8006d16:	4692      	mov	sl, r2
 8006d18:	eb19 0005 	adds.w	r0, r9, r5
 8006d1c:	eb4a 0106 	adc.w	r1, sl, r6
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	685b      	ldr	r3, [r3, #4]
 8006d24:	461d      	mov	r5, r3
 8006d26:	f04f 0600 	mov.w	r6, #0
 8006d2a:	196b      	adds	r3, r5, r5
 8006d2c:	eb46 0406 	adc.w	r4, r6, r6
 8006d30:	461a      	mov	r2, r3
 8006d32:	4623      	mov	r3, r4
 8006d34:	f7f9 ff1a 	bl	8000b6c <__aeabi_uldivmod>
 8006d38:	4603      	mov	r3, r0
 8006d3a:	460c      	mov	r4, r1
 8006d3c:	461a      	mov	r2, r3
 8006d3e:	4b0e      	ldr	r3, [pc, #56]	; (8006d78 <UART_SetConfig+0x3a0>)
 8006d40:	fba3 1302 	umull	r1, r3, r3, r2
 8006d44:	095b      	lsrs	r3, r3, #5
 8006d46:	2164      	movs	r1, #100	; 0x64
 8006d48:	fb01 f303 	mul.w	r3, r1, r3
 8006d4c:	1ad3      	subs	r3, r2, r3
 8006d4e:	00db      	lsls	r3, r3, #3
 8006d50:	3332      	adds	r3, #50	; 0x32
 8006d52:	4a09      	ldr	r2, [pc, #36]	; (8006d78 <UART_SetConfig+0x3a0>)
 8006d54:	fba2 2303 	umull	r2, r3, r2, r3
 8006d58:	095b      	lsrs	r3, r3, #5
 8006d5a:	f003 0207 	and.w	r2, r3, #7
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	4442      	add	r2, r8
 8006d64:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8006d66:	e1c0      	b.n	80070ea <UART_SetConfig+0x712>
 8006d68:	40011000 	.word	0x40011000
 8006d6c:	40011400 	.word	0x40011400
 8006d70:	40011800 	.word	0x40011800
 8006d74:	40011c00 	.word	0x40011c00
 8006d78:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	4adc      	ldr	r2, [pc, #880]	; (80070f4 <UART_SetConfig+0x71c>)
 8006d82:	4293      	cmp	r3, r2
 8006d84:	d00f      	beq.n	8006da6 <UART_SetConfig+0x3ce>
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	4adb      	ldr	r2, [pc, #876]	; (80070f8 <UART_SetConfig+0x720>)
 8006d8c:	4293      	cmp	r3, r2
 8006d8e:	d00a      	beq.n	8006da6 <UART_SetConfig+0x3ce>
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	4ad9      	ldr	r2, [pc, #868]	; (80070fc <UART_SetConfig+0x724>)
 8006d96:	4293      	cmp	r3, r2
 8006d98:	d005      	beq.n	8006da6 <UART_SetConfig+0x3ce>
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	4ad8      	ldr	r2, [pc, #864]	; (8007100 <UART_SetConfig+0x728>)
 8006da0:	4293      	cmp	r3, r2
 8006da2:	f040 80d1 	bne.w	8006f48 <UART_SetConfig+0x570>
      pclk = HAL_RCC_GetPCLK2Freq();
 8006da6:	f7fe fe59 	bl	8005a5c <HAL_RCC_GetPCLK2Freq>
 8006daa:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006dac:	68bb      	ldr	r3, [r7, #8]
 8006dae:	469a      	mov	sl, r3
 8006db0:	f04f 0b00 	mov.w	fp, #0
 8006db4:	46d0      	mov	r8, sl
 8006db6:	46d9      	mov	r9, fp
 8006db8:	eb18 0308 	adds.w	r3, r8, r8
 8006dbc:	eb49 0409 	adc.w	r4, r9, r9
 8006dc0:	4698      	mov	r8, r3
 8006dc2:	46a1      	mov	r9, r4
 8006dc4:	eb18 080a 	adds.w	r8, r8, sl
 8006dc8:	eb49 090b 	adc.w	r9, r9, fp
 8006dcc:	f04f 0100 	mov.w	r1, #0
 8006dd0:	f04f 0200 	mov.w	r2, #0
 8006dd4:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006dd8:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006ddc:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006de0:	4688      	mov	r8, r1
 8006de2:	4691      	mov	r9, r2
 8006de4:	eb1a 0508 	adds.w	r5, sl, r8
 8006de8:	eb4b 0609 	adc.w	r6, fp, r9
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	685b      	ldr	r3, [r3, #4]
 8006df0:	4619      	mov	r1, r3
 8006df2:	f04f 0200 	mov.w	r2, #0
 8006df6:	f04f 0300 	mov.w	r3, #0
 8006dfa:	f04f 0400 	mov.w	r4, #0
 8006dfe:	0094      	lsls	r4, r2, #2
 8006e00:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006e04:	008b      	lsls	r3, r1, #2
 8006e06:	461a      	mov	r2, r3
 8006e08:	4623      	mov	r3, r4
 8006e0a:	4628      	mov	r0, r5
 8006e0c:	4631      	mov	r1, r6
 8006e0e:	f7f9 fead 	bl	8000b6c <__aeabi_uldivmod>
 8006e12:	4603      	mov	r3, r0
 8006e14:	460c      	mov	r4, r1
 8006e16:	461a      	mov	r2, r3
 8006e18:	4bba      	ldr	r3, [pc, #744]	; (8007104 <UART_SetConfig+0x72c>)
 8006e1a:	fba3 2302 	umull	r2, r3, r3, r2
 8006e1e:	095b      	lsrs	r3, r3, #5
 8006e20:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006e24:	68bb      	ldr	r3, [r7, #8]
 8006e26:	469b      	mov	fp, r3
 8006e28:	f04f 0c00 	mov.w	ip, #0
 8006e2c:	46d9      	mov	r9, fp
 8006e2e:	46e2      	mov	sl, ip
 8006e30:	eb19 0309 	adds.w	r3, r9, r9
 8006e34:	eb4a 040a 	adc.w	r4, sl, sl
 8006e38:	4699      	mov	r9, r3
 8006e3a:	46a2      	mov	sl, r4
 8006e3c:	eb19 090b 	adds.w	r9, r9, fp
 8006e40:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006e44:	f04f 0100 	mov.w	r1, #0
 8006e48:	f04f 0200 	mov.w	r2, #0
 8006e4c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006e50:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006e54:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006e58:	4689      	mov	r9, r1
 8006e5a:	4692      	mov	sl, r2
 8006e5c:	eb1b 0509 	adds.w	r5, fp, r9
 8006e60:	eb4c 060a 	adc.w	r6, ip, sl
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	685b      	ldr	r3, [r3, #4]
 8006e68:	4619      	mov	r1, r3
 8006e6a:	f04f 0200 	mov.w	r2, #0
 8006e6e:	f04f 0300 	mov.w	r3, #0
 8006e72:	f04f 0400 	mov.w	r4, #0
 8006e76:	0094      	lsls	r4, r2, #2
 8006e78:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006e7c:	008b      	lsls	r3, r1, #2
 8006e7e:	461a      	mov	r2, r3
 8006e80:	4623      	mov	r3, r4
 8006e82:	4628      	mov	r0, r5
 8006e84:	4631      	mov	r1, r6
 8006e86:	f7f9 fe71 	bl	8000b6c <__aeabi_uldivmod>
 8006e8a:	4603      	mov	r3, r0
 8006e8c:	460c      	mov	r4, r1
 8006e8e:	461a      	mov	r2, r3
 8006e90:	4b9c      	ldr	r3, [pc, #624]	; (8007104 <UART_SetConfig+0x72c>)
 8006e92:	fba3 1302 	umull	r1, r3, r3, r2
 8006e96:	095b      	lsrs	r3, r3, #5
 8006e98:	2164      	movs	r1, #100	; 0x64
 8006e9a:	fb01 f303 	mul.w	r3, r1, r3
 8006e9e:	1ad3      	subs	r3, r2, r3
 8006ea0:	011b      	lsls	r3, r3, #4
 8006ea2:	3332      	adds	r3, #50	; 0x32
 8006ea4:	4a97      	ldr	r2, [pc, #604]	; (8007104 <UART_SetConfig+0x72c>)
 8006ea6:	fba2 2303 	umull	r2, r3, r2, r3
 8006eaa:	095b      	lsrs	r3, r3, #5
 8006eac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006eb0:	4498      	add	r8, r3
 8006eb2:	68bb      	ldr	r3, [r7, #8]
 8006eb4:	469b      	mov	fp, r3
 8006eb6:	f04f 0c00 	mov.w	ip, #0
 8006eba:	46d9      	mov	r9, fp
 8006ebc:	46e2      	mov	sl, ip
 8006ebe:	eb19 0309 	adds.w	r3, r9, r9
 8006ec2:	eb4a 040a 	adc.w	r4, sl, sl
 8006ec6:	4699      	mov	r9, r3
 8006ec8:	46a2      	mov	sl, r4
 8006eca:	eb19 090b 	adds.w	r9, r9, fp
 8006ece:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006ed2:	f04f 0100 	mov.w	r1, #0
 8006ed6:	f04f 0200 	mov.w	r2, #0
 8006eda:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006ede:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006ee2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006ee6:	4689      	mov	r9, r1
 8006ee8:	4692      	mov	sl, r2
 8006eea:	eb1b 0509 	adds.w	r5, fp, r9
 8006eee:	eb4c 060a 	adc.w	r6, ip, sl
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	685b      	ldr	r3, [r3, #4]
 8006ef6:	4619      	mov	r1, r3
 8006ef8:	f04f 0200 	mov.w	r2, #0
 8006efc:	f04f 0300 	mov.w	r3, #0
 8006f00:	f04f 0400 	mov.w	r4, #0
 8006f04:	0094      	lsls	r4, r2, #2
 8006f06:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006f0a:	008b      	lsls	r3, r1, #2
 8006f0c:	461a      	mov	r2, r3
 8006f0e:	4623      	mov	r3, r4
 8006f10:	4628      	mov	r0, r5
 8006f12:	4631      	mov	r1, r6
 8006f14:	f7f9 fe2a 	bl	8000b6c <__aeabi_uldivmod>
 8006f18:	4603      	mov	r3, r0
 8006f1a:	460c      	mov	r4, r1
 8006f1c:	461a      	mov	r2, r3
 8006f1e:	4b79      	ldr	r3, [pc, #484]	; (8007104 <UART_SetConfig+0x72c>)
 8006f20:	fba3 1302 	umull	r1, r3, r3, r2
 8006f24:	095b      	lsrs	r3, r3, #5
 8006f26:	2164      	movs	r1, #100	; 0x64
 8006f28:	fb01 f303 	mul.w	r3, r1, r3
 8006f2c:	1ad3      	subs	r3, r2, r3
 8006f2e:	011b      	lsls	r3, r3, #4
 8006f30:	3332      	adds	r3, #50	; 0x32
 8006f32:	4a74      	ldr	r2, [pc, #464]	; (8007104 <UART_SetConfig+0x72c>)
 8006f34:	fba2 2303 	umull	r2, r3, r2, r3
 8006f38:	095b      	lsrs	r3, r3, #5
 8006f3a:	f003 020f 	and.w	r2, r3, #15
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	4442      	add	r2, r8
 8006f44:	609a      	str	r2, [r3, #8]
 8006f46:	e0d0      	b.n	80070ea <UART_SetConfig+0x712>
      pclk = HAL_RCC_GetPCLK1Freq();
 8006f48:	f7fe fd74 	bl	8005a34 <HAL_RCC_GetPCLK1Freq>
 8006f4c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006f4e:	68bb      	ldr	r3, [r7, #8]
 8006f50:	469a      	mov	sl, r3
 8006f52:	f04f 0b00 	mov.w	fp, #0
 8006f56:	46d0      	mov	r8, sl
 8006f58:	46d9      	mov	r9, fp
 8006f5a:	eb18 0308 	adds.w	r3, r8, r8
 8006f5e:	eb49 0409 	adc.w	r4, r9, r9
 8006f62:	4698      	mov	r8, r3
 8006f64:	46a1      	mov	r9, r4
 8006f66:	eb18 080a 	adds.w	r8, r8, sl
 8006f6a:	eb49 090b 	adc.w	r9, r9, fp
 8006f6e:	f04f 0100 	mov.w	r1, #0
 8006f72:	f04f 0200 	mov.w	r2, #0
 8006f76:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006f7a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006f7e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006f82:	4688      	mov	r8, r1
 8006f84:	4691      	mov	r9, r2
 8006f86:	eb1a 0508 	adds.w	r5, sl, r8
 8006f8a:	eb4b 0609 	adc.w	r6, fp, r9
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	685b      	ldr	r3, [r3, #4]
 8006f92:	4619      	mov	r1, r3
 8006f94:	f04f 0200 	mov.w	r2, #0
 8006f98:	f04f 0300 	mov.w	r3, #0
 8006f9c:	f04f 0400 	mov.w	r4, #0
 8006fa0:	0094      	lsls	r4, r2, #2
 8006fa2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006fa6:	008b      	lsls	r3, r1, #2
 8006fa8:	461a      	mov	r2, r3
 8006faa:	4623      	mov	r3, r4
 8006fac:	4628      	mov	r0, r5
 8006fae:	4631      	mov	r1, r6
 8006fb0:	f7f9 fddc 	bl	8000b6c <__aeabi_uldivmod>
 8006fb4:	4603      	mov	r3, r0
 8006fb6:	460c      	mov	r4, r1
 8006fb8:	461a      	mov	r2, r3
 8006fba:	4b52      	ldr	r3, [pc, #328]	; (8007104 <UART_SetConfig+0x72c>)
 8006fbc:	fba3 2302 	umull	r2, r3, r3, r2
 8006fc0:	095b      	lsrs	r3, r3, #5
 8006fc2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006fc6:	68bb      	ldr	r3, [r7, #8]
 8006fc8:	469b      	mov	fp, r3
 8006fca:	f04f 0c00 	mov.w	ip, #0
 8006fce:	46d9      	mov	r9, fp
 8006fd0:	46e2      	mov	sl, ip
 8006fd2:	eb19 0309 	adds.w	r3, r9, r9
 8006fd6:	eb4a 040a 	adc.w	r4, sl, sl
 8006fda:	4699      	mov	r9, r3
 8006fdc:	46a2      	mov	sl, r4
 8006fde:	eb19 090b 	adds.w	r9, r9, fp
 8006fe2:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006fe6:	f04f 0100 	mov.w	r1, #0
 8006fea:	f04f 0200 	mov.w	r2, #0
 8006fee:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006ff2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006ff6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006ffa:	4689      	mov	r9, r1
 8006ffc:	4692      	mov	sl, r2
 8006ffe:	eb1b 0509 	adds.w	r5, fp, r9
 8007002:	eb4c 060a 	adc.w	r6, ip, sl
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	685b      	ldr	r3, [r3, #4]
 800700a:	4619      	mov	r1, r3
 800700c:	f04f 0200 	mov.w	r2, #0
 8007010:	f04f 0300 	mov.w	r3, #0
 8007014:	f04f 0400 	mov.w	r4, #0
 8007018:	0094      	lsls	r4, r2, #2
 800701a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800701e:	008b      	lsls	r3, r1, #2
 8007020:	461a      	mov	r2, r3
 8007022:	4623      	mov	r3, r4
 8007024:	4628      	mov	r0, r5
 8007026:	4631      	mov	r1, r6
 8007028:	f7f9 fda0 	bl	8000b6c <__aeabi_uldivmod>
 800702c:	4603      	mov	r3, r0
 800702e:	460c      	mov	r4, r1
 8007030:	461a      	mov	r2, r3
 8007032:	4b34      	ldr	r3, [pc, #208]	; (8007104 <UART_SetConfig+0x72c>)
 8007034:	fba3 1302 	umull	r1, r3, r3, r2
 8007038:	095b      	lsrs	r3, r3, #5
 800703a:	2164      	movs	r1, #100	; 0x64
 800703c:	fb01 f303 	mul.w	r3, r1, r3
 8007040:	1ad3      	subs	r3, r2, r3
 8007042:	011b      	lsls	r3, r3, #4
 8007044:	3332      	adds	r3, #50	; 0x32
 8007046:	4a2f      	ldr	r2, [pc, #188]	; (8007104 <UART_SetConfig+0x72c>)
 8007048:	fba2 2303 	umull	r2, r3, r2, r3
 800704c:	095b      	lsrs	r3, r3, #5
 800704e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007052:	4498      	add	r8, r3
 8007054:	68bb      	ldr	r3, [r7, #8]
 8007056:	469b      	mov	fp, r3
 8007058:	f04f 0c00 	mov.w	ip, #0
 800705c:	46d9      	mov	r9, fp
 800705e:	46e2      	mov	sl, ip
 8007060:	eb19 0309 	adds.w	r3, r9, r9
 8007064:	eb4a 040a 	adc.w	r4, sl, sl
 8007068:	4699      	mov	r9, r3
 800706a:	46a2      	mov	sl, r4
 800706c:	eb19 090b 	adds.w	r9, r9, fp
 8007070:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007074:	f04f 0100 	mov.w	r1, #0
 8007078:	f04f 0200 	mov.w	r2, #0
 800707c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007080:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007084:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007088:	4689      	mov	r9, r1
 800708a:	4692      	mov	sl, r2
 800708c:	eb1b 0509 	adds.w	r5, fp, r9
 8007090:	eb4c 060a 	adc.w	r6, ip, sl
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	685b      	ldr	r3, [r3, #4]
 8007098:	4619      	mov	r1, r3
 800709a:	f04f 0200 	mov.w	r2, #0
 800709e:	f04f 0300 	mov.w	r3, #0
 80070a2:	f04f 0400 	mov.w	r4, #0
 80070a6:	0094      	lsls	r4, r2, #2
 80070a8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80070ac:	008b      	lsls	r3, r1, #2
 80070ae:	461a      	mov	r2, r3
 80070b0:	4623      	mov	r3, r4
 80070b2:	4628      	mov	r0, r5
 80070b4:	4631      	mov	r1, r6
 80070b6:	f7f9 fd59 	bl	8000b6c <__aeabi_uldivmod>
 80070ba:	4603      	mov	r3, r0
 80070bc:	460c      	mov	r4, r1
 80070be:	461a      	mov	r2, r3
 80070c0:	4b10      	ldr	r3, [pc, #64]	; (8007104 <UART_SetConfig+0x72c>)
 80070c2:	fba3 1302 	umull	r1, r3, r3, r2
 80070c6:	095b      	lsrs	r3, r3, #5
 80070c8:	2164      	movs	r1, #100	; 0x64
 80070ca:	fb01 f303 	mul.w	r3, r1, r3
 80070ce:	1ad3      	subs	r3, r2, r3
 80070d0:	011b      	lsls	r3, r3, #4
 80070d2:	3332      	adds	r3, #50	; 0x32
 80070d4:	4a0b      	ldr	r2, [pc, #44]	; (8007104 <UART_SetConfig+0x72c>)
 80070d6:	fba2 2303 	umull	r2, r3, r2, r3
 80070da:	095b      	lsrs	r3, r3, #5
 80070dc:	f003 020f 	and.w	r2, r3, #15
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	4442      	add	r2, r8
 80070e6:	609a      	str	r2, [r3, #8]
}
 80070e8:	e7ff      	b.n	80070ea <UART_SetConfig+0x712>
 80070ea:	bf00      	nop
 80070ec:	3714      	adds	r7, #20
 80070ee:	46bd      	mov	sp, r7
 80070f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070f4:	40011000 	.word	0x40011000
 80070f8:	40011400 	.word	0x40011400
 80070fc:	40011800 	.word	0x40011800
 8007100:	40011c00 	.word	0x40011c00
 8007104:	51eb851f 	.word	0x51eb851f

08007108 <SIMCOM_USART_IrqHandler>:
/* Private functions implementation -------------------------------------------*/
static void SIMCOM_Check_Buffer(void);
static void SIMCOM_Fill_Buffer(const void *data, size_t len);

/* Public functions implementation ---------------------------------------------*/
void SIMCOM_USART_IrqHandler(void) {
 8007108:	b580      	push	{r7, lr}
 800710a:	b082      	sub	sp, #8
 800710c:	af00      	add	r7, sp, #0
    /* if Idle flag is set */
    if (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_IDLE)) {
 800710e:	4b0c      	ldr	r3, [pc, #48]	; (8007140 <SIMCOM_USART_IrqHandler+0x38>)
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	f003 0310 	and.w	r3, r3, #16
 8007118:	2b10      	cmp	r3, #16
 800711a:	d10c      	bne.n	8007136 <SIMCOM_USART_IrqHandler+0x2e>
        /* Clear idle flag */
        __HAL_UART_CLEAR_IDLEFLAG(&huart1);
 800711c:	2300      	movs	r3, #0
 800711e:	607b      	str	r3, [r7, #4]
 8007120:	4b07      	ldr	r3, [pc, #28]	; (8007140 <SIMCOM_USART_IrqHandler+0x38>)
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	607b      	str	r3, [r7, #4]
 8007128:	4b05      	ldr	r3, [pc, #20]	; (8007140 <SIMCOM_USART_IrqHandler+0x38>)
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	685b      	ldr	r3, [r3, #4]
 800712e:	607b      	str	r3, [r7, #4]
 8007130:	687b      	ldr	r3, [r7, #4]

        SIMCOM_Check_Buffer();
 8007132:	f001 f923 	bl	800837c <SIMCOM_Check_Buffer>
    }
}
 8007136:	bf00      	nop
 8007138:	3708      	adds	r7, #8
 800713a:	46bd      	mov	sp, r7
 800713c:	bd80      	pop	{r7, pc}
 800713e:	bf00      	nop
 8007140:	2000036c 	.word	0x2000036c

08007144 <SIMCOM_DMA_IrqHandler>:

void SIMCOM_DMA_IrqHandler(void) {
 8007144:	b580      	push	{r7, lr}
 8007146:	af00      	add	r7, sp, #0
    // if the source is HT
    if (__HAL_DMA_GET_IT_SOURCE(&hdma_usart1_rx, DMA_IT_HT)) {
 8007148:	4b9a      	ldr	r3, [pc, #616]	; (80073b4 <SIMCOM_DMA_IrqHandler+0x270>)
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	f003 0308 	and.w	r3, r3, #8
 8007152:	2b00      	cmp	r3, #0
 8007154:	f000 81bc 	beq.w	80074d0 <SIMCOM_DMA_IrqHandler+0x38c>
        /* Clear HT flag */
        __HAL_DMA_CLEAR_FLAG(&hdma_usart1_rx, __HAL_DMA_GET_HT_FLAG_INDEX(&hdma_usart1_rx));
 8007158:	4b96      	ldr	r3, [pc, #600]	; (80073b4 <SIMCOM_DMA_IrqHandler+0x270>)
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	461a      	mov	r2, r3
 800715e:	4b96      	ldr	r3, [pc, #600]	; (80073b8 <SIMCOM_DMA_IrqHandler+0x274>)
 8007160:	429a      	cmp	r2, r3
 8007162:	d960      	bls.n	8007226 <SIMCOM_DMA_IrqHandler+0xe2>
 8007164:	4b93      	ldr	r3, [pc, #588]	; (80073b4 <SIMCOM_DMA_IrqHandler+0x270>)
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	4a94      	ldr	r2, [pc, #592]	; (80073bc <SIMCOM_DMA_IrqHandler+0x278>)
 800716a:	4293      	cmp	r3, r2
 800716c:	d057      	beq.n	800721e <SIMCOM_DMA_IrqHandler+0xda>
 800716e:	4b91      	ldr	r3, [pc, #580]	; (80073b4 <SIMCOM_DMA_IrqHandler+0x270>)
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	4a93      	ldr	r2, [pc, #588]	; (80073c0 <SIMCOM_DMA_IrqHandler+0x27c>)
 8007174:	4293      	cmp	r3, r2
 8007176:	d050      	beq.n	800721a <SIMCOM_DMA_IrqHandler+0xd6>
 8007178:	4b8e      	ldr	r3, [pc, #568]	; (80073b4 <SIMCOM_DMA_IrqHandler+0x270>)
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	4a91      	ldr	r2, [pc, #580]	; (80073c4 <SIMCOM_DMA_IrqHandler+0x280>)
 800717e:	4293      	cmp	r3, r2
 8007180:	d049      	beq.n	8007216 <SIMCOM_DMA_IrqHandler+0xd2>
 8007182:	4b8c      	ldr	r3, [pc, #560]	; (80073b4 <SIMCOM_DMA_IrqHandler+0x270>)
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	4a90      	ldr	r2, [pc, #576]	; (80073c8 <SIMCOM_DMA_IrqHandler+0x284>)
 8007188:	4293      	cmp	r3, r2
 800718a:	d042      	beq.n	8007212 <SIMCOM_DMA_IrqHandler+0xce>
 800718c:	4b89      	ldr	r3, [pc, #548]	; (80073b4 <SIMCOM_DMA_IrqHandler+0x270>)
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	4a8e      	ldr	r2, [pc, #568]	; (80073cc <SIMCOM_DMA_IrqHandler+0x288>)
 8007192:	4293      	cmp	r3, r2
 8007194:	d03a      	beq.n	800720c <SIMCOM_DMA_IrqHandler+0xc8>
 8007196:	4b87      	ldr	r3, [pc, #540]	; (80073b4 <SIMCOM_DMA_IrqHandler+0x270>)
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	4a8d      	ldr	r2, [pc, #564]	; (80073d0 <SIMCOM_DMA_IrqHandler+0x28c>)
 800719c:	4293      	cmp	r3, r2
 800719e:	d032      	beq.n	8007206 <SIMCOM_DMA_IrqHandler+0xc2>
 80071a0:	4b84      	ldr	r3, [pc, #528]	; (80073b4 <SIMCOM_DMA_IrqHandler+0x270>)
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	4a8b      	ldr	r2, [pc, #556]	; (80073d4 <SIMCOM_DMA_IrqHandler+0x290>)
 80071a6:	4293      	cmp	r3, r2
 80071a8:	d02a      	beq.n	8007200 <SIMCOM_DMA_IrqHandler+0xbc>
 80071aa:	4b82      	ldr	r3, [pc, #520]	; (80073b4 <SIMCOM_DMA_IrqHandler+0x270>)
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	4a8a      	ldr	r2, [pc, #552]	; (80073d8 <SIMCOM_DMA_IrqHandler+0x294>)
 80071b0:	4293      	cmp	r3, r2
 80071b2:	d022      	beq.n	80071fa <SIMCOM_DMA_IrqHandler+0xb6>
 80071b4:	4b7f      	ldr	r3, [pc, #508]	; (80073b4 <SIMCOM_DMA_IrqHandler+0x270>)
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	4a88      	ldr	r2, [pc, #544]	; (80073dc <SIMCOM_DMA_IrqHandler+0x298>)
 80071ba:	4293      	cmp	r3, r2
 80071bc:	d01a      	beq.n	80071f4 <SIMCOM_DMA_IrqHandler+0xb0>
 80071be:	4b7d      	ldr	r3, [pc, #500]	; (80073b4 <SIMCOM_DMA_IrqHandler+0x270>)
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	4a87      	ldr	r2, [pc, #540]	; (80073e0 <SIMCOM_DMA_IrqHandler+0x29c>)
 80071c4:	4293      	cmp	r3, r2
 80071c6:	d012      	beq.n	80071ee <SIMCOM_DMA_IrqHandler+0xaa>
 80071c8:	4b7a      	ldr	r3, [pc, #488]	; (80073b4 <SIMCOM_DMA_IrqHandler+0x270>)
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	4a85      	ldr	r2, [pc, #532]	; (80073e4 <SIMCOM_DMA_IrqHandler+0x2a0>)
 80071ce:	4293      	cmp	r3, r2
 80071d0:	d00a      	beq.n	80071e8 <SIMCOM_DMA_IrqHandler+0xa4>
 80071d2:	4b78      	ldr	r3, [pc, #480]	; (80073b4 <SIMCOM_DMA_IrqHandler+0x270>)
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	4a84      	ldr	r2, [pc, #528]	; (80073e8 <SIMCOM_DMA_IrqHandler+0x2a4>)
 80071d8:	4293      	cmp	r3, r2
 80071da:	d102      	bne.n	80071e2 <SIMCOM_DMA_IrqHandler+0x9e>
 80071dc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80071e0:	e01e      	b.n	8007220 <SIMCOM_DMA_IrqHandler+0xdc>
 80071e2:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80071e6:	e01b      	b.n	8007220 <SIMCOM_DMA_IrqHandler+0xdc>
 80071e8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80071ec:	e018      	b.n	8007220 <SIMCOM_DMA_IrqHandler+0xdc>
 80071ee:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80071f2:	e015      	b.n	8007220 <SIMCOM_DMA_IrqHandler+0xdc>
 80071f4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80071f8:	e012      	b.n	8007220 <SIMCOM_DMA_IrqHandler+0xdc>
 80071fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80071fe:	e00f      	b.n	8007220 <SIMCOM_DMA_IrqHandler+0xdc>
 8007200:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007204:	e00c      	b.n	8007220 <SIMCOM_DMA_IrqHandler+0xdc>
 8007206:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800720a:	e009      	b.n	8007220 <SIMCOM_DMA_IrqHandler+0xdc>
 800720c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007210:	e006      	b.n	8007220 <SIMCOM_DMA_IrqHandler+0xdc>
 8007212:	2310      	movs	r3, #16
 8007214:	e004      	b.n	8007220 <SIMCOM_DMA_IrqHandler+0xdc>
 8007216:	2310      	movs	r3, #16
 8007218:	e002      	b.n	8007220 <SIMCOM_DMA_IrqHandler+0xdc>
 800721a:	2310      	movs	r3, #16
 800721c:	e000      	b.n	8007220 <SIMCOM_DMA_IrqHandler+0xdc>
 800721e:	2310      	movs	r3, #16
 8007220:	4a72      	ldr	r2, [pc, #456]	; (80073ec <SIMCOM_DMA_IrqHandler+0x2a8>)
 8007222:	60d3      	str	r3, [r2, #12]
 8007224:	e150      	b.n	80074c8 <SIMCOM_DMA_IrqHandler+0x384>
 8007226:	4b63      	ldr	r3, [pc, #396]	; (80073b4 <SIMCOM_DMA_IrqHandler+0x270>)
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	461a      	mov	r2, r3
 800722c:	4b70      	ldr	r3, [pc, #448]	; (80073f0 <SIMCOM_DMA_IrqHandler+0x2ac>)
 800722e:	429a      	cmp	r2, r3
 8007230:	d960      	bls.n	80072f4 <SIMCOM_DMA_IrqHandler+0x1b0>
 8007232:	4b60      	ldr	r3, [pc, #384]	; (80073b4 <SIMCOM_DMA_IrqHandler+0x270>)
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	4a61      	ldr	r2, [pc, #388]	; (80073bc <SIMCOM_DMA_IrqHandler+0x278>)
 8007238:	4293      	cmp	r3, r2
 800723a:	d057      	beq.n	80072ec <SIMCOM_DMA_IrqHandler+0x1a8>
 800723c:	4b5d      	ldr	r3, [pc, #372]	; (80073b4 <SIMCOM_DMA_IrqHandler+0x270>)
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	4a5f      	ldr	r2, [pc, #380]	; (80073c0 <SIMCOM_DMA_IrqHandler+0x27c>)
 8007242:	4293      	cmp	r3, r2
 8007244:	d050      	beq.n	80072e8 <SIMCOM_DMA_IrqHandler+0x1a4>
 8007246:	4b5b      	ldr	r3, [pc, #364]	; (80073b4 <SIMCOM_DMA_IrqHandler+0x270>)
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	4a5e      	ldr	r2, [pc, #376]	; (80073c4 <SIMCOM_DMA_IrqHandler+0x280>)
 800724c:	4293      	cmp	r3, r2
 800724e:	d049      	beq.n	80072e4 <SIMCOM_DMA_IrqHandler+0x1a0>
 8007250:	4b58      	ldr	r3, [pc, #352]	; (80073b4 <SIMCOM_DMA_IrqHandler+0x270>)
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	4a5c      	ldr	r2, [pc, #368]	; (80073c8 <SIMCOM_DMA_IrqHandler+0x284>)
 8007256:	4293      	cmp	r3, r2
 8007258:	d042      	beq.n	80072e0 <SIMCOM_DMA_IrqHandler+0x19c>
 800725a:	4b56      	ldr	r3, [pc, #344]	; (80073b4 <SIMCOM_DMA_IrqHandler+0x270>)
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	4a5b      	ldr	r2, [pc, #364]	; (80073cc <SIMCOM_DMA_IrqHandler+0x288>)
 8007260:	4293      	cmp	r3, r2
 8007262:	d03a      	beq.n	80072da <SIMCOM_DMA_IrqHandler+0x196>
 8007264:	4b53      	ldr	r3, [pc, #332]	; (80073b4 <SIMCOM_DMA_IrqHandler+0x270>)
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	4a59      	ldr	r2, [pc, #356]	; (80073d0 <SIMCOM_DMA_IrqHandler+0x28c>)
 800726a:	4293      	cmp	r3, r2
 800726c:	d032      	beq.n	80072d4 <SIMCOM_DMA_IrqHandler+0x190>
 800726e:	4b51      	ldr	r3, [pc, #324]	; (80073b4 <SIMCOM_DMA_IrqHandler+0x270>)
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	4a58      	ldr	r2, [pc, #352]	; (80073d4 <SIMCOM_DMA_IrqHandler+0x290>)
 8007274:	4293      	cmp	r3, r2
 8007276:	d02a      	beq.n	80072ce <SIMCOM_DMA_IrqHandler+0x18a>
 8007278:	4b4e      	ldr	r3, [pc, #312]	; (80073b4 <SIMCOM_DMA_IrqHandler+0x270>)
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	4a56      	ldr	r2, [pc, #344]	; (80073d8 <SIMCOM_DMA_IrqHandler+0x294>)
 800727e:	4293      	cmp	r3, r2
 8007280:	d022      	beq.n	80072c8 <SIMCOM_DMA_IrqHandler+0x184>
 8007282:	4b4c      	ldr	r3, [pc, #304]	; (80073b4 <SIMCOM_DMA_IrqHandler+0x270>)
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	4a55      	ldr	r2, [pc, #340]	; (80073dc <SIMCOM_DMA_IrqHandler+0x298>)
 8007288:	4293      	cmp	r3, r2
 800728a:	d01a      	beq.n	80072c2 <SIMCOM_DMA_IrqHandler+0x17e>
 800728c:	4b49      	ldr	r3, [pc, #292]	; (80073b4 <SIMCOM_DMA_IrqHandler+0x270>)
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	4a53      	ldr	r2, [pc, #332]	; (80073e0 <SIMCOM_DMA_IrqHandler+0x29c>)
 8007292:	4293      	cmp	r3, r2
 8007294:	d012      	beq.n	80072bc <SIMCOM_DMA_IrqHandler+0x178>
 8007296:	4b47      	ldr	r3, [pc, #284]	; (80073b4 <SIMCOM_DMA_IrqHandler+0x270>)
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	4a52      	ldr	r2, [pc, #328]	; (80073e4 <SIMCOM_DMA_IrqHandler+0x2a0>)
 800729c:	4293      	cmp	r3, r2
 800729e:	d00a      	beq.n	80072b6 <SIMCOM_DMA_IrqHandler+0x172>
 80072a0:	4b44      	ldr	r3, [pc, #272]	; (80073b4 <SIMCOM_DMA_IrqHandler+0x270>)
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	4a50      	ldr	r2, [pc, #320]	; (80073e8 <SIMCOM_DMA_IrqHandler+0x2a4>)
 80072a6:	4293      	cmp	r3, r2
 80072a8:	d102      	bne.n	80072b0 <SIMCOM_DMA_IrqHandler+0x16c>
 80072aa:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80072ae:	e01e      	b.n	80072ee <SIMCOM_DMA_IrqHandler+0x1aa>
 80072b0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80072b4:	e01b      	b.n	80072ee <SIMCOM_DMA_IrqHandler+0x1aa>
 80072b6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80072ba:	e018      	b.n	80072ee <SIMCOM_DMA_IrqHandler+0x1aa>
 80072bc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80072c0:	e015      	b.n	80072ee <SIMCOM_DMA_IrqHandler+0x1aa>
 80072c2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80072c6:	e012      	b.n	80072ee <SIMCOM_DMA_IrqHandler+0x1aa>
 80072c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80072cc:	e00f      	b.n	80072ee <SIMCOM_DMA_IrqHandler+0x1aa>
 80072ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80072d2:	e00c      	b.n	80072ee <SIMCOM_DMA_IrqHandler+0x1aa>
 80072d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80072d8:	e009      	b.n	80072ee <SIMCOM_DMA_IrqHandler+0x1aa>
 80072da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80072de:	e006      	b.n	80072ee <SIMCOM_DMA_IrqHandler+0x1aa>
 80072e0:	2310      	movs	r3, #16
 80072e2:	e004      	b.n	80072ee <SIMCOM_DMA_IrqHandler+0x1aa>
 80072e4:	2310      	movs	r3, #16
 80072e6:	e002      	b.n	80072ee <SIMCOM_DMA_IrqHandler+0x1aa>
 80072e8:	2310      	movs	r3, #16
 80072ea:	e000      	b.n	80072ee <SIMCOM_DMA_IrqHandler+0x1aa>
 80072ec:	2310      	movs	r3, #16
 80072ee:	4a3f      	ldr	r2, [pc, #252]	; (80073ec <SIMCOM_DMA_IrqHandler+0x2a8>)
 80072f0:	6093      	str	r3, [r2, #8]
 80072f2:	e0e9      	b.n	80074c8 <SIMCOM_DMA_IrqHandler+0x384>
 80072f4:	4b2f      	ldr	r3, [pc, #188]	; (80073b4 <SIMCOM_DMA_IrqHandler+0x270>)
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	461a      	mov	r2, r3
 80072fa:	4b3e      	ldr	r3, [pc, #248]	; (80073f4 <SIMCOM_DMA_IrqHandler+0x2b0>)
 80072fc:	429a      	cmp	r2, r3
 80072fe:	f240 8083 	bls.w	8007408 <SIMCOM_DMA_IrqHandler+0x2c4>
 8007302:	4b2c      	ldr	r3, [pc, #176]	; (80073b4 <SIMCOM_DMA_IrqHandler+0x270>)
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	4a2d      	ldr	r2, [pc, #180]	; (80073bc <SIMCOM_DMA_IrqHandler+0x278>)
 8007308:	4293      	cmp	r3, r2
 800730a:	d079      	beq.n	8007400 <SIMCOM_DMA_IrqHandler+0x2bc>
 800730c:	4b29      	ldr	r3, [pc, #164]	; (80073b4 <SIMCOM_DMA_IrqHandler+0x270>)
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	4a2b      	ldr	r2, [pc, #172]	; (80073c0 <SIMCOM_DMA_IrqHandler+0x27c>)
 8007312:	4293      	cmp	r3, r2
 8007314:	d072      	beq.n	80073fc <SIMCOM_DMA_IrqHandler+0x2b8>
 8007316:	4b27      	ldr	r3, [pc, #156]	; (80073b4 <SIMCOM_DMA_IrqHandler+0x270>)
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	4a2a      	ldr	r2, [pc, #168]	; (80073c4 <SIMCOM_DMA_IrqHandler+0x280>)
 800731c:	4293      	cmp	r3, r2
 800731e:	d06b      	beq.n	80073f8 <SIMCOM_DMA_IrqHandler+0x2b4>
 8007320:	4b24      	ldr	r3, [pc, #144]	; (80073b4 <SIMCOM_DMA_IrqHandler+0x270>)
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	4a28      	ldr	r2, [pc, #160]	; (80073c8 <SIMCOM_DMA_IrqHandler+0x284>)
 8007326:	4293      	cmp	r3, r2
 8007328:	d042      	beq.n	80073b0 <SIMCOM_DMA_IrqHandler+0x26c>
 800732a:	4b22      	ldr	r3, [pc, #136]	; (80073b4 <SIMCOM_DMA_IrqHandler+0x270>)
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	4a27      	ldr	r2, [pc, #156]	; (80073cc <SIMCOM_DMA_IrqHandler+0x288>)
 8007330:	4293      	cmp	r3, r2
 8007332:	d03a      	beq.n	80073aa <SIMCOM_DMA_IrqHandler+0x266>
 8007334:	4b1f      	ldr	r3, [pc, #124]	; (80073b4 <SIMCOM_DMA_IrqHandler+0x270>)
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	4a25      	ldr	r2, [pc, #148]	; (80073d0 <SIMCOM_DMA_IrqHandler+0x28c>)
 800733a:	4293      	cmp	r3, r2
 800733c:	d032      	beq.n	80073a4 <SIMCOM_DMA_IrqHandler+0x260>
 800733e:	4b1d      	ldr	r3, [pc, #116]	; (80073b4 <SIMCOM_DMA_IrqHandler+0x270>)
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	4a24      	ldr	r2, [pc, #144]	; (80073d4 <SIMCOM_DMA_IrqHandler+0x290>)
 8007344:	4293      	cmp	r3, r2
 8007346:	d02a      	beq.n	800739e <SIMCOM_DMA_IrqHandler+0x25a>
 8007348:	4b1a      	ldr	r3, [pc, #104]	; (80073b4 <SIMCOM_DMA_IrqHandler+0x270>)
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	4a22      	ldr	r2, [pc, #136]	; (80073d8 <SIMCOM_DMA_IrqHandler+0x294>)
 800734e:	4293      	cmp	r3, r2
 8007350:	d022      	beq.n	8007398 <SIMCOM_DMA_IrqHandler+0x254>
 8007352:	4b18      	ldr	r3, [pc, #96]	; (80073b4 <SIMCOM_DMA_IrqHandler+0x270>)
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	4a21      	ldr	r2, [pc, #132]	; (80073dc <SIMCOM_DMA_IrqHandler+0x298>)
 8007358:	4293      	cmp	r3, r2
 800735a:	d01a      	beq.n	8007392 <SIMCOM_DMA_IrqHandler+0x24e>
 800735c:	4b15      	ldr	r3, [pc, #84]	; (80073b4 <SIMCOM_DMA_IrqHandler+0x270>)
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	4a1f      	ldr	r2, [pc, #124]	; (80073e0 <SIMCOM_DMA_IrqHandler+0x29c>)
 8007362:	4293      	cmp	r3, r2
 8007364:	d012      	beq.n	800738c <SIMCOM_DMA_IrqHandler+0x248>
 8007366:	4b13      	ldr	r3, [pc, #76]	; (80073b4 <SIMCOM_DMA_IrqHandler+0x270>)
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	4a1e      	ldr	r2, [pc, #120]	; (80073e4 <SIMCOM_DMA_IrqHandler+0x2a0>)
 800736c:	4293      	cmp	r3, r2
 800736e:	d00a      	beq.n	8007386 <SIMCOM_DMA_IrqHandler+0x242>
 8007370:	4b10      	ldr	r3, [pc, #64]	; (80073b4 <SIMCOM_DMA_IrqHandler+0x270>)
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	4a1c      	ldr	r2, [pc, #112]	; (80073e8 <SIMCOM_DMA_IrqHandler+0x2a4>)
 8007376:	4293      	cmp	r3, r2
 8007378:	d102      	bne.n	8007380 <SIMCOM_DMA_IrqHandler+0x23c>
 800737a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800737e:	e040      	b.n	8007402 <SIMCOM_DMA_IrqHandler+0x2be>
 8007380:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8007384:	e03d      	b.n	8007402 <SIMCOM_DMA_IrqHandler+0x2be>
 8007386:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800738a:	e03a      	b.n	8007402 <SIMCOM_DMA_IrqHandler+0x2be>
 800738c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007390:	e037      	b.n	8007402 <SIMCOM_DMA_IrqHandler+0x2be>
 8007392:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007396:	e034      	b.n	8007402 <SIMCOM_DMA_IrqHandler+0x2be>
 8007398:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800739c:	e031      	b.n	8007402 <SIMCOM_DMA_IrqHandler+0x2be>
 800739e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80073a2:	e02e      	b.n	8007402 <SIMCOM_DMA_IrqHandler+0x2be>
 80073a4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80073a8:	e02b      	b.n	8007402 <SIMCOM_DMA_IrqHandler+0x2be>
 80073aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80073ae:	e028      	b.n	8007402 <SIMCOM_DMA_IrqHandler+0x2be>
 80073b0:	2310      	movs	r3, #16
 80073b2:	e026      	b.n	8007402 <SIMCOM_DMA_IrqHandler+0x2be>
 80073b4:	2000030c 	.word	0x2000030c
 80073b8:	40026458 	.word	0x40026458
 80073bc:	40026010 	.word	0x40026010
 80073c0:	40026410 	.word	0x40026410
 80073c4:	40026070 	.word	0x40026070
 80073c8:	40026470 	.word	0x40026470
 80073cc:	40026028 	.word	0x40026028
 80073d0:	40026428 	.word	0x40026428
 80073d4:	40026088 	.word	0x40026088
 80073d8:	40026488 	.word	0x40026488
 80073dc:	40026040 	.word	0x40026040
 80073e0:	40026440 	.word	0x40026440
 80073e4:	400260a0 	.word	0x400260a0
 80073e8:	400264a0 	.word	0x400264a0
 80073ec:	40026400 	.word	0x40026400
 80073f0:	400260b8 	.word	0x400260b8
 80073f4:	40026058 	.word	0x40026058
 80073f8:	2310      	movs	r3, #16
 80073fa:	e002      	b.n	8007402 <SIMCOM_DMA_IrqHandler+0x2be>
 80073fc:	2310      	movs	r3, #16
 80073fe:	e000      	b.n	8007402 <SIMCOM_DMA_IrqHandler+0x2be>
 8007400:	2310      	movs	r3, #16
 8007402:	4a9b      	ldr	r2, [pc, #620]	; (8007670 <SIMCOM_DMA_IrqHandler+0x52c>)
 8007404:	60d3      	str	r3, [r2, #12]
 8007406:	e05f      	b.n	80074c8 <SIMCOM_DMA_IrqHandler+0x384>
 8007408:	4b9a      	ldr	r3, [pc, #616]	; (8007674 <SIMCOM_DMA_IrqHandler+0x530>)
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	4a9a      	ldr	r2, [pc, #616]	; (8007678 <SIMCOM_DMA_IrqHandler+0x534>)
 800740e:	4293      	cmp	r3, r2
 8007410:	d057      	beq.n	80074c2 <SIMCOM_DMA_IrqHandler+0x37e>
 8007412:	4b98      	ldr	r3, [pc, #608]	; (8007674 <SIMCOM_DMA_IrqHandler+0x530>)
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	4a99      	ldr	r2, [pc, #612]	; (800767c <SIMCOM_DMA_IrqHandler+0x538>)
 8007418:	4293      	cmp	r3, r2
 800741a:	d050      	beq.n	80074be <SIMCOM_DMA_IrqHandler+0x37a>
 800741c:	4b95      	ldr	r3, [pc, #596]	; (8007674 <SIMCOM_DMA_IrqHandler+0x530>)
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	4a97      	ldr	r2, [pc, #604]	; (8007680 <SIMCOM_DMA_IrqHandler+0x53c>)
 8007422:	4293      	cmp	r3, r2
 8007424:	d049      	beq.n	80074ba <SIMCOM_DMA_IrqHandler+0x376>
 8007426:	4b93      	ldr	r3, [pc, #588]	; (8007674 <SIMCOM_DMA_IrqHandler+0x530>)
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	4a96      	ldr	r2, [pc, #600]	; (8007684 <SIMCOM_DMA_IrqHandler+0x540>)
 800742c:	4293      	cmp	r3, r2
 800742e:	d042      	beq.n	80074b6 <SIMCOM_DMA_IrqHandler+0x372>
 8007430:	4b90      	ldr	r3, [pc, #576]	; (8007674 <SIMCOM_DMA_IrqHandler+0x530>)
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	4a94      	ldr	r2, [pc, #592]	; (8007688 <SIMCOM_DMA_IrqHandler+0x544>)
 8007436:	4293      	cmp	r3, r2
 8007438:	d03a      	beq.n	80074b0 <SIMCOM_DMA_IrqHandler+0x36c>
 800743a:	4b8e      	ldr	r3, [pc, #568]	; (8007674 <SIMCOM_DMA_IrqHandler+0x530>)
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	4a93      	ldr	r2, [pc, #588]	; (800768c <SIMCOM_DMA_IrqHandler+0x548>)
 8007440:	4293      	cmp	r3, r2
 8007442:	d032      	beq.n	80074aa <SIMCOM_DMA_IrqHandler+0x366>
 8007444:	4b8b      	ldr	r3, [pc, #556]	; (8007674 <SIMCOM_DMA_IrqHandler+0x530>)
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	4a91      	ldr	r2, [pc, #580]	; (8007690 <SIMCOM_DMA_IrqHandler+0x54c>)
 800744a:	4293      	cmp	r3, r2
 800744c:	d02a      	beq.n	80074a4 <SIMCOM_DMA_IrqHandler+0x360>
 800744e:	4b89      	ldr	r3, [pc, #548]	; (8007674 <SIMCOM_DMA_IrqHandler+0x530>)
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	4a90      	ldr	r2, [pc, #576]	; (8007694 <SIMCOM_DMA_IrqHandler+0x550>)
 8007454:	4293      	cmp	r3, r2
 8007456:	d022      	beq.n	800749e <SIMCOM_DMA_IrqHandler+0x35a>
 8007458:	4b86      	ldr	r3, [pc, #536]	; (8007674 <SIMCOM_DMA_IrqHandler+0x530>)
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	4a8e      	ldr	r2, [pc, #568]	; (8007698 <SIMCOM_DMA_IrqHandler+0x554>)
 800745e:	4293      	cmp	r3, r2
 8007460:	d01a      	beq.n	8007498 <SIMCOM_DMA_IrqHandler+0x354>
 8007462:	4b84      	ldr	r3, [pc, #528]	; (8007674 <SIMCOM_DMA_IrqHandler+0x530>)
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	4a8d      	ldr	r2, [pc, #564]	; (800769c <SIMCOM_DMA_IrqHandler+0x558>)
 8007468:	4293      	cmp	r3, r2
 800746a:	d012      	beq.n	8007492 <SIMCOM_DMA_IrqHandler+0x34e>
 800746c:	4b81      	ldr	r3, [pc, #516]	; (8007674 <SIMCOM_DMA_IrqHandler+0x530>)
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	4a8b      	ldr	r2, [pc, #556]	; (80076a0 <SIMCOM_DMA_IrqHandler+0x55c>)
 8007472:	4293      	cmp	r3, r2
 8007474:	d00a      	beq.n	800748c <SIMCOM_DMA_IrqHandler+0x348>
 8007476:	4b7f      	ldr	r3, [pc, #508]	; (8007674 <SIMCOM_DMA_IrqHandler+0x530>)
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	4a8a      	ldr	r2, [pc, #552]	; (80076a4 <SIMCOM_DMA_IrqHandler+0x560>)
 800747c:	4293      	cmp	r3, r2
 800747e:	d102      	bne.n	8007486 <SIMCOM_DMA_IrqHandler+0x342>
 8007480:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007484:	e01e      	b.n	80074c4 <SIMCOM_DMA_IrqHandler+0x380>
 8007486:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800748a:	e01b      	b.n	80074c4 <SIMCOM_DMA_IrqHandler+0x380>
 800748c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007490:	e018      	b.n	80074c4 <SIMCOM_DMA_IrqHandler+0x380>
 8007492:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007496:	e015      	b.n	80074c4 <SIMCOM_DMA_IrqHandler+0x380>
 8007498:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800749c:	e012      	b.n	80074c4 <SIMCOM_DMA_IrqHandler+0x380>
 800749e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80074a2:	e00f      	b.n	80074c4 <SIMCOM_DMA_IrqHandler+0x380>
 80074a4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80074a8:	e00c      	b.n	80074c4 <SIMCOM_DMA_IrqHandler+0x380>
 80074aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80074ae:	e009      	b.n	80074c4 <SIMCOM_DMA_IrqHandler+0x380>
 80074b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80074b4:	e006      	b.n	80074c4 <SIMCOM_DMA_IrqHandler+0x380>
 80074b6:	2310      	movs	r3, #16
 80074b8:	e004      	b.n	80074c4 <SIMCOM_DMA_IrqHandler+0x380>
 80074ba:	2310      	movs	r3, #16
 80074bc:	e002      	b.n	80074c4 <SIMCOM_DMA_IrqHandler+0x380>
 80074be:	2310      	movs	r3, #16
 80074c0:	e000      	b.n	80074c4 <SIMCOM_DMA_IrqHandler+0x380>
 80074c2:	2310      	movs	r3, #16
 80074c4:	4a6a      	ldr	r2, [pc, #424]	; (8007670 <SIMCOM_DMA_IrqHandler+0x52c>)
 80074c6:	6093      	str	r3, [r2, #8]

        SIMCOM_Check_Buffer();
 80074c8:	f000 ff58 	bl	800837c <SIMCOM_Check_Buffer>
        __HAL_DMA_CLEAR_FLAG(&hdma_usart1_rx, __HAL_DMA_GET_DME_FLAG_INDEX(&hdma_usart1_rx));

        /* Start DMA transfer */
        HAL_UART_Receive_DMA(&huart1, (uint8_t*) SIMCOM_DMA_RX, SIMCOM_DMA_RX_SZ);
    }
}
 80074cc:	f000 bf0a 	b.w	80082e4 <SIMCOM_DMA_IrqHandler+0x11a0>
    else if (__HAL_DMA_GET_IT_SOURCE(&hdma_usart1_rx, DMA_IT_TC)) {
 80074d0:	4b68      	ldr	r3, [pc, #416]	; (8007674 <SIMCOM_DMA_IrqHandler+0x530>)
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	f003 0310 	and.w	r3, r3, #16
 80074da:	2b00      	cmp	r3, #0
 80074dc:	f000 81bd 	beq.w	800785a <SIMCOM_DMA_IrqHandler+0x716>
        __HAL_DMA_CLEAR_FLAG(&hdma_usart1_rx, __HAL_DMA_GET_TC_FLAG_INDEX(&hdma_usart1_rx));
 80074e0:	4b64      	ldr	r3, [pc, #400]	; (8007674 <SIMCOM_DMA_IrqHandler+0x530>)
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	461a      	mov	r2, r3
 80074e6:	4b70      	ldr	r3, [pc, #448]	; (80076a8 <SIMCOM_DMA_IrqHandler+0x564>)
 80074e8:	429a      	cmp	r2, r3
 80074ea:	d960      	bls.n	80075ae <SIMCOM_DMA_IrqHandler+0x46a>
 80074ec:	4b61      	ldr	r3, [pc, #388]	; (8007674 <SIMCOM_DMA_IrqHandler+0x530>)
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	4a61      	ldr	r2, [pc, #388]	; (8007678 <SIMCOM_DMA_IrqHandler+0x534>)
 80074f2:	4293      	cmp	r3, r2
 80074f4:	d057      	beq.n	80075a6 <SIMCOM_DMA_IrqHandler+0x462>
 80074f6:	4b5f      	ldr	r3, [pc, #380]	; (8007674 <SIMCOM_DMA_IrqHandler+0x530>)
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	4a60      	ldr	r2, [pc, #384]	; (800767c <SIMCOM_DMA_IrqHandler+0x538>)
 80074fc:	4293      	cmp	r3, r2
 80074fe:	d050      	beq.n	80075a2 <SIMCOM_DMA_IrqHandler+0x45e>
 8007500:	4b5c      	ldr	r3, [pc, #368]	; (8007674 <SIMCOM_DMA_IrqHandler+0x530>)
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	4a5e      	ldr	r2, [pc, #376]	; (8007680 <SIMCOM_DMA_IrqHandler+0x53c>)
 8007506:	4293      	cmp	r3, r2
 8007508:	d049      	beq.n	800759e <SIMCOM_DMA_IrqHandler+0x45a>
 800750a:	4b5a      	ldr	r3, [pc, #360]	; (8007674 <SIMCOM_DMA_IrqHandler+0x530>)
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	4a5d      	ldr	r2, [pc, #372]	; (8007684 <SIMCOM_DMA_IrqHandler+0x540>)
 8007510:	4293      	cmp	r3, r2
 8007512:	d042      	beq.n	800759a <SIMCOM_DMA_IrqHandler+0x456>
 8007514:	4b57      	ldr	r3, [pc, #348]	; (8007674 <SIMCOM_DMA_IrqHandler+0x530>)
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	4a5b      	ldr	r2, [pc, #364]	; (8007688 <SIMCOM_DMA_IrqHandler+0x544>)
 800751a:	4293      	cmp	r3, r2
 800751c:	d03a      	beq.n	8007594 <SIMCOM_DMA_IrqHandler+0x450>
 800751e:	4b55      	ldr	r3, [pc, #340]	; (8007674 <SIMCOM_DMA_IrqHandler+0x530>)
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	4a5a      	ldr	r2, [pc, #360]	; (800768c <SIMCOM_DMA_IrqHandler+0x548>)
 8007524:	4293      	cmp	r3, r2
 8007526:	d032      	beq.n	800758e <SIMCOM_DMA_IrqHandler+0x44a>
 8007528:	4b52      	ldr	r3, [pc, #328]	; (8007674 <SIMCOM_DMA_IrqHandler+0x530>)
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	4a58      	ldr	r2, [pc, #352]	; (8007690 <SIMCOM_DMA_IrqHandler+0x54c>)
 800752e:	4293      	cmp	r3, r2
 8007530:	d02a      	beq.n	8007588 <SIMCOM_DMA_IrqHandler+0x444>
 8007532:	4b50      	ldr	r3, [pc, #320]	; (8007674 <SIMCOM_DMA_IrqHandler+0x530>)
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	4a57      	ldr	r2, [pc, #348]	; (8007694 <SIMCOM_DMA_IrqHandler+0x550>)
 8007538:	4293      	cmp	r3, r2
 800753a:	d022      	beq.n	8007582 <SIMCOM_DMA_IrqHandler+0x43e>
 800753c:	4b4d      	ldr	r3, [pc, #308]	; (8007674 <SIMCOM_DMA_IrqHandler+0x530>)
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	4a55      	ldr	r2, [pc, #340]	; (8007698 <SIMCOM_DMA_IrqHandler+0x554>)
 8007542:	4293      	cmp	r3, r2
 8007544:	d01a      	beq.n	800757c <SIMCOM_DMA_IrqHandler+0x438>
 8007546:	4b4b      	ldr	r3, [pc, #300]	; (8007674 <SIMCOM_DMA_IrqHandler+0x530>)
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	4a54      	ldr	r2, [pc, #336]	; (800769c <SIMCOM_DMA_IrqHandler+0x558>)
 800754c:	4293      	cmp	r3, r2
 800754e:	d012      	beq.n	8007576 <SIMCOM_DMA_IrqHandler+0x432>
 8007550:	4b48      	ldr	r3, [pc, #288]	; (8007674 <SIMCOM_DMA_IrqHandler+0x530>)
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	4a52      	ldr	r2, [pc, #328]	; (80076a0 <SIMCOM_DMA_IrqHandler+0x55c>)
 8007556:	4293      	cmp	r3, r2
 8007558:	d00a      	beq.n	8007570 <SIMCOM_DMA_IrqHandler+0x42c>
 800755a:	4b46      	ldr	r3, [pc, #280]	; (8007674 <SIMCOM_DMA_IrqHandler+0x530>)
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	4a51      	ldr	r2, [pc, #324]	; (80076a4 <SIMCOM_DMA_IrqHandler+0x560>)
 8007560:	4293      	cmp	r3, r2
 8007562:	d102      	bne.n	800756a <SIMCOM_DMA_IrqHandler+0x426>
 8007564:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007568:	e01e      	b.n	80075a8 <SIMCOM_DMA_IrqHandler+0x464>
 800756a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800756e:	e01b      	b.n	80075a8 <SIMCOM_DMA_IrqHandler+0x464>
 8007570:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007574:	e018      	b.n	80075a8 <SIMCOM_DMA_IrqHandler+0x464>
 8007576:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800757a:	e015      	b.n	80075a8 <SIMCOM_DMA_IrqHandler+0x464>
 800757c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007580:	e012      	b.n	80075a8 <SIMCOM_DMA_IrqHandler+0x464>
 8007582:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007586:	e00f      	b.n	80075a8 <SIMCOM_DMA_IrqHandler+0x464>
 8007588:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800758c:	e00c      	b.n	80075a8 <SIMCOM_DMA_IrqHandler+0x464>
 800758e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007592:	e009      	b.n	80075a8 <SIMCOM_DMA_IrqHandler+0x464>
 8007594:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007598:	e006      	b.n	80075a8 <SIMCOM_DMA_IrqHandler+0x464>
 800759a:	2320      	movs	r3, #32
 800759c:	e004      	b.n	80075a8 <SIMCOM_DMA_IrqHandler+0x464>
 800759e:	2320      	movs	r3, #32
 80075a0:	e002      	b.n	80075a8 <SIMCOM_DMA_IrqHandler+0x464>
 80075a2:	2320      	movs	r3, #32
 80075a4:	e000      	b.n	80075a8 <SIMCOM_DMA_IrqHandler+0x464>
 80075a6:	2320      	movs	r3, #32
 80075a8:	4a40      	ldr	r2, [pc, #256]	; (80076ac <SIMCOM_DMA_IrqHandler+0x568>)
 80075aa:	60d3      	str	r3, [r2, #12]
 80075ac:	e151      	b.n	8007852 <SIMCOM_DMA_IrqHandler+0x70e>
 80075ae:	4b31      	ldr	r3, [pc, #196]	; (8007674 <SIMCOM_DMA_IrqHandler+0x530>)
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	461a      	mov	r2, r3
 80075b4:	4b3e      	ldr	r3, [pc, #248]	; (80076b0 <SIMCOM_DMA_IrqHandler+0x56c>)
 80075b6:	429a      	cmp	r2, r3
 80075b8:	f240 8084 	bls.w	80076c4 <SIMCOM_DMA_IrqHandler+0x580>
 80075bc:	4b2d      	ldr	r3, [pc, #180]	; (8007674 <SIMCOM_DMA_IrqHandler+0x530>)
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	4a2d      	ldr	r2, [pc, #180]	; (8007678 <SIMCOM_DMA_IrqHandler+0x534>)
 80075c2:	4293      	cmp	r3, r2
 80075c4:	d07a      	beq.n	80076bc <SIMCOM_DMA_IrqHandler+0x578>
 80075c6:	4b2b      	ldr	r3, [pc, #172]	; (8007674 <SIMCOM_DMA_IrqHandler+0x530>)
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	4a2c      	ldr	r2, [pc, #176]	; (800767c <SIMCOM_DMA_IrqHandler+0x538>)
 80075cc:	4293      	cmp	r3, r2
 80075ce:	d073      	beq.n	80076b8 <SIMCOM_DMA_IrqHandler+0x574>
 80075d0:	4b28      	ldr	r3, [pc, #160]	; (8007674 <SIMCOM_DMA_IrqHandler+0x530>)
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	4a2a      	ldr	r2, [pc, #168]	; (8007680 <SIMCOM_DMA_IrqHandler+0x53c>)
 80075d6:	4293      	cmp	r3, r2
 80075d8:	d06c      	beq.n	80076b4 <SIMCOM_DMA_IrqHandler+0x570>
 80075da:	4b26      	ldr	r3, [pc, #152]	; (8007674 <SIMCOM_DMA_IrqHandler+0x530>)
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	4a29      	ldr	r2, [pc, #164]	; (8007684 <SIMCOM_DMA_IrqHandler+0x540>)
 80075e0:	4293      	cmp	r3, r2
 80075e2:	d042      	beq.n	800766a <SIMCOM_DMA_IrqHandler+0x526>
 80075e4:	4b23      	ldr	r3, [pc, #140]	; (8007674 <SIMCOM_DMA_IrqHandler+0x530>)
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	4a27      	ldr	r2, [pc, #156]	; (8007688 <SIMCOM_DMA_IrqHandler+0x544>)
 80075ea:	4293      	cmp	r3, r2
 80075ec:	d03a      	beq.n	8007664 <SIMCOM_DMA_IrqHandler+0x520>
 80075ee:	4b21      	ldr	r3, [pc, #132]	; (8007674 <SIMCOM_DMA_IrqHandler+0x530>)
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	4a26      	ldr	r2, [pc, #152]	; (800768c <SIMCOM_DMA_IrqHandler+0x548>)
 80075f4:	4293      	cmp	r3, r2
 80075f6:	d032      	beq.n	800765e <SIMCOM_DMA_IrqHandler+0x51a>
 80075f8:	4b1e      	ldr	r3, [pc, #120]	; (8007674 <SIMCOM_DMA_IrqHandler+0x530>)
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	4a24      	ldr	r2, [pc, #144]	; (8007690 <SIMCOM_DMA_IrqHandler+0x54c>)
 80075fe:	4293      	cmp	r3, r2
 8007600:	d02a      	beq.n	8007658 <SIMCOM_DMA_IrqHandler+0x514>
 8007602:	4b1c      	ldr	r3, [pc, #112]	; (8007674 <SIMCOM_DMA_IrqHandler+0x530>)
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	4a23      	ldr	r2, [pc, #140]	; (8007694 <SIMCOM_DMA_IrqHandler+0x550>)
 8007608:	4293      	cmp	r3, r2
 800760a:	d022      	beq.n	8007652 <SIMCOM_DMA_IrqHandler+0x50e>
 800760c:	4b19      	ldr	r3, [pc, #100]	; (8007674 <SIMCOM_DMA_IrqHandler+0x530>)
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	4a21      	ldr	r2, [pc, #132]	; (8007698 <SIMCOM_DMA_IrqHandler+0x554>)
 8007612:	4293      	cmp	r3, r2
 8007614:	d01a      	beq.n	800764c <SIMCOM_DMA_IrqHandler+0x508>
 8007616:	4b17      	ldr	r3, [pc, #92]	; (8007674 <SIMCOM_DMA_IrqHandler+0x530>)
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	4a20      	ldr	r2, [pc, #128]	; (800769c <SIMCOM_DMA_IrqHandler+0x558>)
 800761c:	4293      	cmp	r3, r2
 800761e:	d012      	beq.n	8007646 <SIMCOM_DMA_IrqHandler+0x502>
 8007620:	4b14      	ldr	r3, [pc, #80]	; (8007674 <SIMCOM_DMA_IrqHandler+0x530>)
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	4a1e      	ldr	r2, [pc, #120]	; (80076a0 <SIMCOM_DMA_IrqHandler+0x55c>)
 8007626:	4293      	cmp	r3, r2
 8007628:	d00a      	beq.n	8007640 <SIMCOM_DMA_IrqHandler+0x4fc>
 800762a:	4b12      	ldr	r3, [pc, #72]	; (8007674 <SIMCOM_DMA_IrqHandler+0x530>)
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	4a1d      	ldr	r2, [pc, #116]	; (80076a4 <SIMCOM_DMA_IrqHandler+0x560>)
 8007630:	4293      	cmp	r3, r2
 8007632:	d102      	bne.n	800763a <SIMCOM_DMA_IrqHandler+0x4f6>
 8007634:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007638:	e041      	b.n	80076be <SIMCOM_DMA_IrqHandler+0x57a>
 800763a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800763e:	e03e      	b.n	80076be <SIMCOM_DMA_IrqHandler+0x57a>
 8007640:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007644:	e03b      	b.n	80076be <SIMCOM_DMA_IrqHandler+0x57a>
 8007646:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800764a:	e038      	b.n	80076be <SIMCOM_DMA_IrqHandler+0x57a>
 800764c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007650:	e035      	b.n	80076be <SIMCOM_DMA_IrqHandler+0x57a>
 8007652:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007656:	e032      	b.n	80076be <SIMCOM_DMA_IrqHandler+0x57a>
 8007658:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800765c:	e02f      	b.n	80076be <SIMCOM_DMA_IrqHandler+0x57a>
 800765e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007662:	e02c      	b.n	80076be <SIMCOM_DMA_IrqHandler+0x57a>
 8007664:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007668:	e029      	b.n	80076be <SIMCOM_DMA_IrqHandler+0x57a>
 800766a:	2320      	movs	r3, #32
 800766c:	e027      	b.n	80076be <SIMCOM_DMA_IrqHandler+0x57a>
 800766e:	bf00      	nop
 8007670:	40026000 	.word	0x40026000
 8007674:	2000030c 	.word	0x2000030c
 8007678:	40026010 	.word	0x40026010
 800767c:	40026410 	.word	0x40026410
 8007680:	40026070 	.word	0x40026070
 8007684:	40026470 	.word	0x40026470
 8007688:	40026028 	.word	0x40026028
 800768c:	40026428 	.word	0x40026428
 8007690:	40026088 	.word	0x40026088
 8007694:	40026488 	.word	0x40026488
 8007698:	40026040 	.word	0x40026040
 800769c:	40026440 	.word	0x40026440
 80076a0:	400260a0 	.word	0x400260a0
 80076a4:	400264a0 	.word	0x400264a0
 80076a8:	40026458 	.word	0x40026458
 80076ac:	40026400 	.word	0x40026400
 80076b0:	400260b8 	.word	0x400260b8
 80076b4:	2320      	movs	r3, #32
 80076b6:	e002      	b.n	80076be <SIMCOM_DMA_IrqHandler+0x57a>
 80076b8:	2320      	movs	r3, #32
 80076ba:	e000      	b.n	80076be <SIMCOM_DMA_IrqHandler+0x57a>
 80076bc:	2320      	movs	r3, #32
 80076be:	4a9b      	ldr	r2, [pc, #620]	; (800792c <SIMCOM_DMA_IrqHandler+0x7e8>)
 80076c0:	6093      	str	r3, [r2, #8]
 80076c2:	e0c6      	b.n	8007852 <SIMCOM_DMA_IrqHandler+0x70e>
 80076c4:	4b9a      	ldr	r3, [pc, #616]	; (8007930 <SIMCOM_DMA_IrqHandler+0x7ec>)
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	461a      	mov	r2, r3
 80076ca:	4b9a      	ldr	r3, [pc, #616]	; (8007934 <SIMCOM_DMA_IrqHandler+0x7f0>)
 80076cc:	429a      	cmp	r2, r3
 80076ce:	d960      	bls.n	8007792 <SIMCOM_DMA_IrqHandler+0x64e>
 80076d0:	4b97      	ldr	r3, [pc, #604]	; (8007930 <SIMCOM_DMA_IrqHandler+0x7ec>)
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	4a98      	ldr	r2, [pc, #608]	; (8007938 <SIMCOM_DMA_IrqHandler+0x7f4>)
 80076d6:	4293      	cmp	r3, r2
 80076d8:	d057      	beq.n	800778a <SIMCOM_DMA_IrqHandler+0x646>
 80076da:	4b95      	ldr	r3, [pc, #596]	; (8007930 <SIMCOM_DMA_IrqHandler+0x7ec>)
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	4a97      	ldr	r2, [pc, #604]	; (800793c <SIMCOM_DMA_IrqHandler+0x7f8>)
 80076e0:	4293      	cmp	r3, r2
 80076e2:	d050      	beq.n	8007786 <SIMCOM_DMA_IrqHandler+0x642>
 80076e4:	4b92      	ldr	r3, [pc, #584]	; (8007930 <SIMCOM_DMA_IrqHandler+0x7ec>)
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	4a95      	ldr	r2, [pc, #596]	; (8007940 <SIMCOM_DMA_IrqHandler+0x7fc>)
 80076ea:	4293      	cmp	r3, r2
 80076ec:	d049      	beq.n	8007782 <SIMCOM_DMA_IrqHandler+0x63e>
 80076ee:	4b90      	ldr	r3, [pc, #576]	; (8007930 <SIMCOM_DMA_IrqHandler+0x7ec>)
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	4a94      	ldr	r2, [pc, #592]	; (8007944 <SIMCOM_DMA_IrqHandler+0x800>)
 80076f4:	4293      	cmp	r3, r2
 80076f6:	d042      	beq.n	800777e <SIMCOM_DMA_IrqHandler+0x63a>
 80076f8:	4b8d      	ldr	r3, [pc, #564]	; (8007930 <SIMCOM_DMA_IrqHandler+0x7ec>)
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	4a92      	ldr	r2, [pc, #584]	; (8007948 <SIMCOM_DMA_IrqHandler+0x804>)
 80076fe:	4293      	cmp	r3, r2
 8007700:	d03a      	beq.n	8007778 <SIMCOM_DMA_IrqHandler+0x634>
 8007702:	4b8b      	ldr	r3, [pc, #556]	; (8007930 <SIMCOM_DMA_IrqHandler+0x7ec>)
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	4a91      	ldr	r2, [pc, #580]	; (800794c <SIMCOM_DMA_IrqHandler+0x808>)
 8007708:	4293      	cmp	r3, r2
 800770a:	d032      	beq.n	8007772 <SIMCOM_DMA_IrqHandler+0x62e>
 800770c:	4b88      	ldr	r3, [pc, #544]	; (8007930 <SIMCOM_DMA_IrqHandler+0x7ec>)
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	4a8f      	ldr	r2, [pc, #572]	; (8007950 <SIMCOM_DMA_IrqHandler+0x80c>)
 8007712:	4293      	cmp	r3, r2
 8007714:	d02a      	beq.n	800776c <SIMCOM_DMA_IrqHandler+0x628>
 8007716:	4b86      	ldr	r3, [pc, #536]	; (8007930 <SIMCOM_DMA_IrqHandler+0x7ec>)
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	4a8e      	ldr	r2, [pc, #568]	; (8007954 <SIMCOM_DMA_IrqHandler+0x810>)
 800771c:	4293      	cmp	r3, r2
 800771e:	d022      	beq.n	8007766 <SIMCOM_DMA_IrqHandler+0x622>
 8007720:	4b83      	ldr	r3, [pc, #524]	; (8007930 <SIMCOM_DMA_IrqHandler+0x7ec>)
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	4a8c      	ldr	r2, [pc, #560]	; (8007958 <SIMCOM_DMA_IrqHandler+0x814>)
 8007726:	4293      	cmp	r3, r2
 8007728:	d01a      	beq.n	8007760 <SIMCOM_DMA_IrqHandler+0x61c>
 800772a:	4b81      	ldr	r3, [pc, #516]	; (8007930 <SIMCOM_DMA_IrqHandler+0x7ec>)
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	4a8b      	ldr	r2, [pc, #556]	; (800795c <SIMCOM_DMA_IrqHandler+0x818>)
 8007730:	4293      	cmp	r3, r2
 8007732:	d012      	beq.n	800775a <SIMCOM_DMA_IrqHandler+0x616>
 8007734:	4b7e      	ldr	r3, [pc, #504]	; (8007930 <SIMCOM_DMA_IrqHandler+0x7ec>)
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	4a89      	ldr	r2, [pc, #548]	; (8007960 <SIMCOM_DMA_IrqHandler+0x81c>)
 800773a:	4293      	cmp	r3, r2
 800773c:	d00a      	beq.n	8007754 <SIMCOM_DMA_IrqHandler+0x610>
 800773e:	4b7c      	ldr	r3, [pc, #496]	; (8007930 <SIMCOM_DMA_IrqHandler+0x7ec>)
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	4a88      	ldr	r2, [pc, #544]	; (8007964 <SIMCOM_DMA_IrqHandler+0x820>)
 8007744:	4293      	cmp	r3, r2
 8007746:	d102      	bne.n	800774e <SIMCOM_DMA_IrqHandler+0x60a>
 8007748:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800774c:	e01e      	b.n	800778c <SIMCOM_DMA_IrqHandler+0x648>
 800774e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007752:	e01b      	b.n	800778c <SIMCOM_DMA_IrqHandler+0x648>
 8007754:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007758:	e018      	b.n	800778c <SIMCOM_DMA_IrqHandler+0x648>
 800775a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800775e:	e015      	b.n	800778c <SIMCOM_DMA_IrqHandler+0x648>
 8007760:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007764:	e012      	b.n	800778c <SIMCOM_DMA_IrqHandler+0x648>
 8007766:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800776a:	e00f      	b.n	800778c <SIMCOM_DMA_IrqHandler+0x648>
 800776c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007770:	e00c      	b.n	800778c <SIMCOM_DMA_IrqHandler+0x648>
 8007772:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007776:	e009      	b.n	800778c <SIMCOM_DMA_IrqHandler+0x648>
 8007778:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800777c:	e006      	b.n	800778c <SIMCOM_DMA_IrqHandler+0x648>
 800777e:	2320      	movs	r3, #32
 8007780:	e004      	b.n	800778c <SIMCOM_DMA_IrqHandler+0x648>
 8007782:	2320      	movs	r3, #32
 8007784:	e002      	b.n	800778c <SIMCOM_DMA_IrqHandler+0x648>
 8007786:	2320      	movs	r3, #32
 8007788:	e000      	b.n	800778c <SIMCOM_DMA_IrqHandler+0x648>
 800778a:	2320      	movs	r3, #32
 800778c:	4a76      	ldr	r2, [pc, #472]	; (8007968 <SIMCOM_DMA_IrqHandler+0x824>)
 800778e:	60d3      	str	r3, [r2, #12]
 8007790:	e05f      	b.n	8007852 <SIMCOM_DMA_IrqHandler+0x70e>
 8007792:	4b67      	ldr	r3, [pc, #412]	; (8007930 <SIMCOM_DMA_IrqHandler+0x7ec>)
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	4a68      	ldr	r2, [pc, #416]	; (8007938 <SIMCOM_DMA_IrqHandler+0x7f4>)
 8007798:	4293      	cmp	r3, r2
 800779a:	d057      	beq.n	800784c <SIMCOM_DMA_IrqHandler+0x708>
 800779c:	4b64      	ldr	r3, [pc, #400]	; (8007930 <SIMCOM_DMA_IrqHandler+0x7ec>)
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	4a66      	ldr	r2, [pc, #408]	; (800793c <SIMCOM_DMA_IrqHandler+0x7f8>)
 80077a2:	4293      	cmp	r3, r2
 80077a4:	d050      	beq.n	8007848 <SIMCOM_DMA_IrqHandler+0x704>
 80077a6:	4b62      	ldr	r3, [pc, #392]	; (8007930 <SIMCOM_DMA_IrqHandler+0x7ec>)
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	4a65      	ldr	r2, [pc, #404]	; (8007940 <SIMCOM_DMA_IrqHandler+0x7fc>)
 80077ac:	4293      	cmp	r3, r2
 80077ae:	d049      	beq.n	8007844 <SIMCOM_DMA_IrqHandler+0x700>
 80077b0:	4b5f      	ldr	r3, [pc, #380]	; (8007930 <SIMCOM_DMA_IrqHandler+0x7ec>)
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	4a63      	ldr	r2, [pc, #396]	; (8007944 <SIMCOM_DMA_IrqHandler+0x800>)
 80077b6:	4293      	cmp	r3, r2
 80077b8:	d042      	beq.n	8007840 <SIMCOM_DMA_IrqHandler+0x6fc>
 80077ba:	4b5d      	ldr	r3, [pc, #372]	; (8007930 <SIMCOM_DMA_IrqHandler+0x7ec>)
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	4a62      	ldr	r2, [pc, #392]	; (8007948 <SIMCOM_DMA_IrqHandler+0x804>)
 80077c0:	4293      	cmp	r3, r2
 80077c2:	d03a      	beq.n	800783a <SIMCOM_DMA_IrqHandler+0x6f6>
 80077c4:	4b5a      	ldr	r3, [pc, #360]	; (8007930 <SIMCOM_DMA_IrqHandler+0x7ec>)
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	4a60      	ldr	r2, [pc, #384]	; (800794c <SIMCOM_DMA_IrqHandler+0x808>)
 80077ca:	4293      	cmp	r3, r2
 80077cc:	d032      	beq.n	8007834 <SIMCOM_DMA_IrqHandler+0x6f0>
 80077ce:	4b58      	ldr	r3, [pc, #352]	; (8007930 <SIMCOM_DMA_IrqHandler+0x7ec>)
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	4a5f      	ldr	r2, [pc, #380]	; (8007950 <SIMCOM_DMA_IrqHandler+0x80c>)
 80077d4:	4293      	cmp	r3, r2
 80077d6:	d02a      	beq.n	800782e <SIMCOM_DMA_IrqHandler+0x6ea>
 80077d8:	4b55      	ldr	r3, [pc, #340]	; (8007930 <SIMCOM_DMA_IrqHandler+0x7ec>)
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	4a5d      	ldr	r2, [pc, #372]	; (8007954 <SIMCOM_DMA_IrqHandler+0x810>)
 80077de:	4293      	cmp	r3, r2
 80077e0:	d022      	beq.n	8007828 <SIMCOM_DMA_IrqHandler+0x6e4>
 80077e2:	4b53      	ldr	r3, [pc, #332]	; (8007930 <SIMCOM_DMA_IrqHandler+0x7ec>)
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	4a5c      	ldr	r2, [pc, #368]	; (8007958 <SIMCOM_DMA_IrqHandler+0x814>)
 80077e8:	4293      	cmp	r3, r2
 80077ea:	d01a      	beq.n	8007822 <SIMCOM_DMA_IrqHandler+0x6de>
 80077ec:	4b50      	ldr	r3, [pc, #320]	; (8007930 <SIMCOM_DMA_IrqHandler+0x7ec>)
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	4a5a      	ldr	r2, [pc, #360]	; (800795c <SIMCOM_DMA_IrqHandler+0x818>)
 80077f2:	4293      	cmp	r3, r2
 80077f4:	d012      	beq.n	800781c <SIMCOM_DMA_IrqHandler+0x6d8>
 80077f6:	4b4e      	ldr	r3, [pc, #312]	; (8007930 <SIMCOM_DMA_IrqHandler+0x7ec>)
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	4a59      	ldr	r2, [pc, #356]	; (8007960 <SIMCOM_DMA_IrqHandler+0x81c>)
 80077fc:	4293      	cmp	r3, r2
 80077fe:	d00a      	beq.n	8007816 <SIMCOM_DMA_IrqHandler+0x6d2>
 8007800:	4b4b      	ldr	r3, [pc, #300]	; (8007930 <SIMCOM_DMA_IrqHandler+0x7ec>)
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	4a57      	ldr	r2, [pc, #348]	; (8007964 <SIMCOM_DMA_IrqHandler+0x820>)
 8007806:	4293      	cmp	r3, r2
 8007808:	d102      	bne.n	8007810 <SIMCOM_DMA_IrqHandler+0x6cc>
 800780a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800780e:	e01e      	b.n	800784e <SIMCOM_DMA_IrqHandler+0x70a>
 8007810:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007814:	e01b      	b.n	800784e <SIMCOM_DMA_IrqHandler+0x70a>
 8007816:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800781a:	e018      	b.n	800784e <SIMCOM_DMA_IrqHandler+0x70a>
 800781c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007820:	e015      	b.n	800784e <SIMCOM_DMA_IrqHandler+0x70a>
 8007822:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007826:	e012      	b.n	800784e <SIMCOM_DMA_IrqHandler+0x70a>
 8007828:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800782c:	e00f      	b.n	800784e <SIMCOM_DMA_IrqHandler+0x70a>
 800782e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007832:	e00c      	b.n	800784e <SIMCOM_DMA_IrqHandler+0x70a>
 8007834:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007838:	e009      	b.n	800784e <SIMCOM_DMA_IrqHandler+0x70a>
 800783a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800783e:	e006      	b.n	800784e <SIMCOM_DMA_IrqHandler+0x70a>
 8007840:	2320      	movs	r3, #32
 8007842:	e004      	b.n	800784e <SIMCOM_DMA_IrqHandler+0x70a>
 8007844:	2320      	movs	r3, #32
 8007846:	e002      	b.n	800784e <SIMCOM_DMA_IrqHandler+0x70a>
 8007848:	2320      	movs	r3, #32
 800784a:	e000      	b.n	800784e <SIMCOM_DMA_IrqHandler+0x70a>
 800784c:	2320      	movs	r3, #32
 800784e:	4a46      	ldr	r2, [pc, #280]	; (8007968 <SIMCOM_DMA_IrqHandler+0x824>)
 8007850:	6093      	str	r3, [r2, #8]
        SIMCOM_Check_Buffer();
 8007852:	f000 fd93 	bl	800837c <SIMCOM_Check_Buffer>
}
 8007856:	f000 bd45 	b.w	80082e4 <SIMCOM_DMA_IrqHandler+0x11a0>
        __HAL_DMA_CLEAR_FLAG(&hdma_usart1_rx, __HAL_DMA_GET_TE_FLAG_INDEX(&hdma_usart1_rx));
 800785a:	4b35      	ldr	r3, [pc, #212]	; (8007930 <SIMCOM_DMA_IrqHandler+0x7ec>)
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	461a      	mov	r2, r3
 8007860:	4b42      	ldr	r3, [pc, #264]	; (800796c <SIMCOM_DMA_IrqHandler+0x828>)
 8007862:	429a      	cmp	r2, r3
 8007864:	f240 8084 	bls.w	8007970 <SIMCOM_DMA_IrqHandler+0x82c>
 8007868:	4b31      	ldr	r3, [pc, #196]	; (8007930 <SIMCOM_DMA_IrqHandler+0x7ec>)
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	4a32      	ldr	r2, [pc, #200]	; (8007938 <SIMCOM_DMA_IrqHandler+0x7f4>)
 800786e:	4293      	cmp	r3, r2
 8007870:	d057      	beq.n	8007922 <SIMCOM_DMA_IrqHandler+0x7de>
 8007872:	4b2f      	ldr	r3, [pc, #188]	; (8007930 <SIMCOM_DMA_IrqHandler+0x7ec>)
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	4a31      	ldr	r2, [pc, #196]	; (800793c <SIMCOM_DMA_IrqHandler+0x7f8>)
 8007878:	4293      	cmp	r3, r2
 800787a:	d050      	beq.n	800791e <SIMCOM_DMA_IrqHandler+0x7da>
 800787c:	4b2c      	ldr	r3, [pc, #176]	; (8007930 <SIMCOM_DMA_IrqHandler+0x7ec>)
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	4a2f      	ldr	r2, [pc, #188]	; (8007940 <SIMCOM_DMA_IrqHandler+0x7fc>)
 8007882:	4293      	cmp	r3, r2
 8007884:	d049      	beq.n	800791a <SIMCOM_DMA_IrqHandler+0x7d6>
 8007886:	4b2a      	ldr	r3, [pc, #168]	; (8007930 <SIMCOM_DMA_IrqHandler+0x7ec>)
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	4a2e      	ldr	r2, [pc, #184]	; (8007944 <SIMCOM_DMA_IrqHandler+0x800>)
 800788c:	4293      	cmp	r3, r2
 800788e:	d042      	beq.n	8007916 <SIMCOM_DMA_IrqHandler+0x7d2>
 8007890:	4b27      	ldr	r3, [pc, #156]	; (8007930 <SIMCOM_DMA_IrqHandler+0x7ec>)
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	4a2c      	ldr	r2, [pc, #176]	; (8007948 <SIMCOM_DMA_IrqHandler+0x804>)
 8007896:	4293      	cmp	r3, r2
 8007898:	d03a      	beq.n	8007910 <SIMCOM_DMA_IrqHandler+0x7cc>
 800789a:	4b25      	ldr	r3, [pc, #148]	; (8007930 <SIMCOM_DMA_IrqHandler+0x7ec>)
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	4a2b      	ldr	r2, [pc, #172]	; (800794c <SIMCOM_DMA_IrqHandler+0x808>)
 80078a0:	4293      	cmp	r3, r2
 80078a2:	d032      	beq.n	800790a <SIMCOM_DMA_IrqHandler+0x7c6>
 80078a4:	4b22      	ldr	r3, [pc, #136]	; (8007930 <SIMCOM_DMA_IrqHandler+0x7ec>)
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	4a29      	ldr	r2, [pc, #164]	; (8007950 <SIMCOM_DMA_IrqHandler+0x80c>)
 80078aa:	4293      	cmp	r3, r2
 80078ac:	d02a      	beq.n	8007904 <SIMCOM_DMA_IrqHandler+0x7c0>
 80078ae:	4b20      	ldr	r3, [pc, #128]	; (8007930 <SIMCOM_DMA_IrqHandler+0x7ec>)
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	4a28      	ldr	r2, [pc, #160]	; (8007954 <SIMCOM_DMA_IrqHandler+0x810>)
 80078b4:	4293      	cmp	r3, r2
 80078b6:	d022      	beq.n	80078fe <SIMCOM_DMA_IrqHandler+0x7ba>
 80078b8:	4b1d      	ldr	r3, [pc, #116]	; (8007930 <SIMCOM_DMA_IrqHandler+0x7ec>)
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	4a26      	ldr	r2, [pc, #152]	; (8007958 <SIMCOM_DMA_IrqHandler+0x814>)
 80078be:	4293      	cmp	r3, r2
 80078c0:	d01a      	beq.n	80078f8 <SIMCOM_DMA_IrqHandler+0x7b4>
 80078c2:	4b1b      	ldr	r3, [pc, #108]	; (8007930 <SIMCOM_DMA_IrqHandler+0x7ec>)
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	4a25      	ldr	r2, [pc, #148]	; (800795c <SIMCOM_DMA_IrqHandler+0x818>)
 80078c8:	4293      	cmp	r3, r2
 80078ca:	d012      	beq.n	80078f2 <SIMCOM_DMA_IrqHandler+0x7ae>
 80078cc:	4b18      	ldr	r3, [pc, #96]	; (8007930 <SIMCOM_DMA_IrqHandler+0x7ec>)
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	4a23      	ldr	r2, [pc, #140]	; (8007960 <SIMCOM_DMA_IrqHandler+0x81c>)
 80078d2:	4293      	cmp	r3, r2
 80078d4:	d00a      	beq.n	80078ec <SIMCOM_DMA_IrqHandler+0x7a8>
 80078d6:	4b16      	ldr	r3, [pc, #88]	; (8007930 <SIMCOM_DMA_IrqHandler+0x7ec>)
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	4a22      	ldr	r2, [pc, #136]	; (8007964 <SIMCOM_DMA_IrqHandler+0x820>)
 80078dc:	4293      	cmp	r3, r2
 80078de:	d102      	bne.n	80078e6 <SIMCOM_DMA_IrqHandler+0x7a2>
 80078e0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80078e4:	e01e      	b.n	8007924 <SIMCOM_DMA_IrqHandler+0x7e0>
 80078e6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80078ea:	e01b      	b.n	8007924 <SIMCOM_DMA_IrqHandler+0x7e0>
 80078ec:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80078f0:	e018      	b.n	8007924 <SIMCOM_DMA_IrqHandler+0x7e0>
 80078f2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80078f6:	e015      	b.n	8007924 <SIMCOM_DMA_IrqHandler+0x7e0>
 80078f8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80078fc:	e012      	b.n	8007924 <SIMCOM_DMA_IrqHandler+0x7e0>
 80078fe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007902:	e00f      	b.n	8007924 <SIMCOM_DMA_IrqHandler+0x7e0>
 8007904:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007908:	e00c      	b.n	8007924 <SIMCOM_DMA_IrqHandler+0x7e0>
 800790a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800790e:	e009      	b.n	8007924 <SIMCOM_DMA_IrqHandler+0x7e0>
 8007910:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007914:	e006      	b.n	8007924 <SIMCOM_DMA_IrqHandler+0x7e0>
 8007916:	2308      	movs	r3, #8
 8007918:	e004      	b.n	8007924 <SIMCOM_DMA_IrqHandler+0x7e0>
 800791a:	2308      	movs	r3, #8
 800791c:	e002      	b.n	8007924 <SIMCOM_DMA_IrqHandler+0x7e0>
 800791e:	2308      	movs	r3, #8
 8007920:	e000      	b.n	8007924 <SIMCOM_DMA_IrqHandler+0x7e0>
 8007922:	2308      	movs	r3, #8
 8007924:	4a01      	ldr	r2, [pc, #4]	; (800792c <SIMCOM_DMA_IrqHandler+0x7e8>)
 8007926:	60d3      	str	r3, [r2, #12]
 8007928:	e173      	b.n	8007c12 <SIMCOM_DMA_IrqHandler+0xace>
 800792a:	bf00      	nop
 800792c:	40026400 	.word	0x40026400
 8007930:	2000030c 	.word	0x2000030c
 8007934:	40026058 	.word	0x40026058
 8007938:	40026010 	.word	0x40026010
 800793c:	40026410 	.word	0x40026410
 8007940:	40026070 	.word	0x40026070
 8007944:	40026470 	.word	0x40026470
 8007948:	40026028 	.word	0x40026028
 800794c:	40026428 	.word	0x40026428
 8007950:	40026088 	.word	0x40026088
 8007954:	40026488 	.word	0x40026488
 8007958:	40026040 	.word	0x40026040
 800795c:	40026440 	.word	0x40026440
 8007960:	400260a0 	.word	0x400260a0
 8007964:	400264a0 	.word	0x400264a0
 8007968:	40026000 	.word	0x40026000
 800796c:	40026458 	.word	0x40026458
 8007970:	4b95      	ldr	r3, [pc, #596]	; (8007bc8 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	461a      	mov	r2, r3
 8007976:	4b95      	ldr	r3, [pc, #596]	; (8007bcc <SIMCOM_DMA_IrqHandler+0xa88>)
 8007978:	429a      	cmp	r2, r3
 800797a:	d960      	bls.n	8007a3e <SIMCOM_DMA_IrqHandler+0x8fa>
 800797c:	4b92      	ldr	r3, [pc, #584]	; (8007bc8 <SIMCOM_DMA_IrqHandler+0xa84>)
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	4a93      	ldr	r2, [pc, #588]	; (8007bd0 <SIMCOM_DMA_IrqHandler+0xa8c>)
 8007982:	4293      	cmp	r3, r2
 8007984:	d057      	beq.n	8007a36 <SIMCOM_DMA_IrqHandler+0x8f2>
 8007986:	4b90      	ldr	r3, [pc, #576]	; (8007bc8 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	4a92      	ldr	r2, [pc, #584]	; (8007bd4 <SIMCOM_DMA_IrqHandler+0xa90>)
 800798c:	4293      	cmp	r3, r2
 800798e:	d050      	beq.n	8007a32 <SIMCOM_DMA_IrqHandler+0x8ee>
 8007990:	4b8d      	ldr	r3, [pc, #564]	; (8007bc8 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	4a90      	ldr	r2, [pc, #576]	; (8007bd8 <SIMCOM_DMA_IrqHandler+0xa94>)
 8007996:	4293      	cmp	r3, r2
 8007998:	d049      	beq.n	8007a2e <SIMCOM_DMA_IrqHandler+0x8ea>
 800799a:	4b8b      	ldr	r3, [pc, #556]	; (8007bc8 <SIMCOM_DMA_IrqHandler+0xa84>)
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	4a8f      	ldr	r2, [pc, #572]	; (8007bdc <SIMCOM_DMA_IrqHandler+0xa98>)
 80079a0:	4293      	cmp	r3, r2
 80079a2:	d042      	beq.n	8007a2a <SIMCOM_DMA_IrqHandler+0x8e6>
 80079a4:	4b88      	ldr	r3, [pc, #544]	; (8007bc8 <SIMCOM_DMA_IrqHandler+0xa84>)
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	4a8d      	ldr	r2, [pc, #564]	; (8007be0 <SIMCOM_DMA_IrqHandler+0xa9c>)
 80079aa:	4293      	cmp	r3, r2
 80079ac:	d03a      	beq.n	8007a24 <SIMCOM_DMA_IrqHandler+0x8e0>
 80079ae:	4b86      	ldr	r3, [pc, #536]	; (8007bc8 <SIMCOM_DMA_IrqHandler+0xa84>)
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	4a8c      	ldr	r2, [pc, #560]	; (8007be4 <SIMCOM_DMA_IrqHandler+0xaa0>)
 80079b4:	4293      	cmp	r3, r2
 80079b6:	d032      	beq.n	8007a1e <SIMCOM_DMA_IrqHandler+0x8da>
 80079b8:	4b83      	ldr	r3, [pc, #524]	; (8007bc8 <SIMCOM_DMA_IrqHandler+0xa84>)
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	4a8a      	ldr	r2, [pc, #552]	; (8007be8 <SIMCOM_DMA_IrqHandler+0xaa4>)
 80079be:	4293      	cmp	r3, r2
 80079c0:	d02a      	beq.n	8007a18 <SIMCOM_DMA_IrqHandler+0x8d4>
 80079c2:	4b81      	ldr	r3, [pc, #516]	; (8007bc8 <SIMCOM_DMA_IrqHandler+0xa84>)
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	4a89      	ldr	r2, [pc, #548]	; (8007bec <SIMCOM_DMA_IrqHandler+0xaa8>)
 80079c8:	4293      	cmp	r3, r2
 80079ca:	d022      	beq.n	8007a12 <SIMCOM_DMA_IrqHandler+0x8ce>
 80079cc:	4b7e      	ldr	r3, [pc, #504]	; (8007bc8 <SIMCOM_DMA_IrqHandler+0xa84>)
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	4a87      	ldr	r2, [pc, #540]	; (8007bf0 <SIMCOM_DMA_IrqHandler+0xaac>)
 80079d2:	4293      	cmp	r3, r2
 80079d4:	d01a      	beq.n	8007a0c <SIMCOM_DMA_IrqHandler+0x8c8>
 80079d6:	4b7c      	ldr	r3, [pc, #496]	; (8007bc8 <SIMCOM_DMA_IrqHandler+0xa84>)
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	4a86      	ldr	r2, [pc, #536]	; (8007bf4 <SIMCOM_DMA_IrqHandler+0xab0>)
 80079dc:	4293      	cmp	r3, r2
 80079de:	d012      	beq.n	8007a06 <SIMCOM_DMA_IrqHandler+0x8c2>
 80079e0:	4b79      	ldr	r3, [pc, #484]	; (8007bc8 <SIMCOM_DMA_IrqHandler+0xa84>)
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	4a84      	ldr	r2, [pc, #528]	; (8007bf8 <SIMCOM_DMA_IrqHandler+0xab4>)
 80079e6:	4293      	cmp	r3, r2
 80079e8:	d00a      	beq.n	8007a00 <SIMCOM_DMA_IrqHandler+0x8bc>
 80079ea:	4b77      	ldr	r3, [pc, #476]	; (8007bc8 <SIMCOM_DMA_IrqHandler+0xa84>)
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	4a83      	ldr	r2, [pc, #524]	; (8007bfc <SIMCOM_DMA_IrqHandler+0xab8>)
 80079f0:	4293      	cmp	r3, r2
 80079f2:	d102      	bne.n	80079fa <SIMCOM_DMA_IrqHandler+0x8b6>
 80079f4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80079f8:	e01e      	b.n	8007a38 <SIMCOM_DMA_IrqHandler+0x8f4>
 80079fa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80079fe:	e01b      	b.n	8007a38 <SIMCOM_DMA_IrqHandler+0x8f4>
 8007a00:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007a04:	e018      	b.n	8007a38 <SIMCOM_DMA_IrqHandler+0x8f4>
 8007a06:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007a0a:	e015      	b.n	8007a38 <SIMCOM_DMA_IrqHandler+0x8f4>
 8007a0c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007a10:	e012      	b.n	8007a38 <SIMCOM_DMA_IrqHandler+0x8f4>
 8007a12:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007a16:	e00f      	b.n	8007a38 <SIMCOM_DMA_IrqHandler+0x8f4>
 8007a18:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007a1c:	e00c      	b.n	8007a38 <SIMCOM_DMA_IrqHandler+0x8f4>
 8007a1e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007a22:	e009      	b.n	8007a38 <SIMCOM_DMA_IrqHandler+0x8f4>
 8007a24:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007a28:	e006      	b.n	8007a38 <SIMCOM_DMA_IrqHandler+0x8f4>
 8007a2a:	2308      	movs	r3, #8
 8007a2c:	e004      	b.n	8007a38 <SIMCOM_DMA_IrqHandler+0x8f4>
 8007a2e:	2308      	movs	r3, #8
 8007a30:	e002      	b.n	8007a38 <SIMCOM_DMA_IrqHandler+0x8f4>
 8007a32:	2308      	movs	r3, #8
 8007a34:	e000      	b.n	8007a38 <SIMCOM_DMA_IrqHandler+0x8f4>
 8007a36:	2308      	movs	r3, #8
 8007a38:	4a71      	ldr	r2, [pc, #452]	; (8007c00 <SIMCOM_DMA_IrqHandler+0xabc>)
 8007a3a:	6093      	str	r3, [r2, #8]
 8007a3c:	e0e9      	b.n	8007c12 <SIMCOM_DMA_IrqHandler+0xace>
 8007a3e:	4b62      	ldr	r3, [pc, #392]	; (8007bc8 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	461a      	mov	r2, r3
 8007a44:	4b6f      	ldr	r3, [pc, #444]	; (8007c04 <SIMCOM_DMA_IrqHandler+0xac0>)
 8007a46:	429a      	cmp	r2, r3
 8007a48:	d960      	bls.n	8007b0c <SIMCOM_DMA_IrqHandler+0x9c8>
 8007a4a:	4b5f      	ldr	r3, [pc, #380]	; (8007bc8 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	4a60      	ldr	r2, [pc, #384]	; (8007bd0 <SIMCOM_DMA_IrqHandler+0xa8c>)
 8007a50:	4293      	cmp	r3, r2
 8007a52:	d057      	beq.n	8007b04 <SIMCOM_DMA_IrqHandler+0x9c0>
 8007a54:	4b5c      	ldr	r3, [pc, #368]	; (8007bc8 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	4a5e      	ldr	r2, [pc, #376]	; (8007bd4 <SIMCOM_DMA_IrqHandler+0xa90>)
 8007a5a:	4293      	cmp	r3, r2
 8007a5c:	d050      	beq.n	8007b00 <SIMCOM_DMA_IrqHandler+0x9bc>
 8007a5e:	4b5a      	ldr	r3, [pc, #360]	; (8007bc8 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	4a5d      	ldr	r2, [pc, #372]	; (8007bd8 <SIMCOM_DMA_IrqHandler+0xa94>)
 8007a64:	4293      	cmp	r3, r2
 8007a66:	d049      	beq.n	8007afc <SIMCOM_DMA_IrqHandler+0x9b8>
 8007a68:	4b57      	ldr	r3, [pc, #348]	; (8007bc8 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	4a5b      	ldr	r2, [pc, #364]	; (8007bdc <SIMCOM_DMA_IrqHandler+0xa98>)
 8007a6e:	4293      	cmp	r3, r2
 8007a70:	d042      	beq.n	8007af8 <SIMCOM_DMA_IrqHandler+0x9b4>
 8007a72:	4b55      	ldr	r3, [pc, #340]	; (8007bc8 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	4a5a      	ldr	r2, [pc, #360]	; (8007be0 <SIMCOM_DMA_IrqHandler+0xa9c>)
 8007a78:	4293      	cmp	r3, r2
 8007a7a:	d03a      	beq.n	8007af2 <SIMCOM_DMA_IrqHandler+0x9ae>
 8007a7c:	4b52      	ldr	r3, [pc, #328]	; (8007bc8 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	4a58      	ldr	r2, [pc, #352]	; (8007be4 <SIMCOM_DMA_IrqHandler+0xaa0>)
 8007a82:	4293      	cmp	r3, r2
 8007a84:	d032      	beq.n	8007aec <SIMCOM_DMA_IrqHandler+0x9a8>
 8007a86:	4b50      	ldr	r3, [pc, #320]	; (8007bc8 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	4a57      	ldr	r2, [pc, #348]	; (8007be8 <SIMCOM_DMA_IrqHandler+0xaa4>)
 8007a8c:	4293      	cmp	r3, r2
 8007a8e:	d02a      	beq.n	8007ae6 <SIMCOM_DMA_IrqHandler+0x9a2>
 8007a90:	4b4d      	ldr	r3, [pc, #308]	; (8007bc8 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	4a55      	ldr	r2, [pc, #340]	; (8007bec <SIMCOM_DMA_IrqHandler+0xaa8>)
 8007a96:	4293      	cmp	r3, r2
 8007a98:	d022      	beq.n	8007ae0 <SIMCOM_DMA_IrqHandler+0x99c>
 8007a9a:	4b4b      	ldr	r3, [pc, #300]	; (8007bc8 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	4a54      	ldr	r2, [pc, #336]	; (8007bf0 <SIMCOM_DMA_IrqHandler+0xaac>)
 8007aa0:	4293      	cmp	r3, r2
 8007aa2:	d01a      	beq.n	8007ada <SIMCOM_DMA_IrqHandler+0x996>
 8007aa4:	4b48      	ldr	r3, [pc, #288]	; (8007bc8 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	4a52      	ldr	r2, [pc, #328]	; (8007bf4 <SIMCOM_DMA_IrqHandler+0xab0>)
 8007aaa:	4293      	cmp	r3, r2
 8007aac:	d012      	beq.n	8007ad4 <SIMCOM_DMA_IrqHandler+0x990>
 8007aae:	4b46      	ldr	r3, [pc, #280]	; (8007bc8 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	4a51      	ldr	r2, [pc, #324]	; (8007bf8 <SIMCOM_DMA_IrqHandler+0xab4>)
 8007ab4:	4293      	cmp	r3, r2
 8007ab6:	d00a      	beq.n	8007ace <SIMCOM_DMA_IrqHandler+0x98a>
 8007ab8:	4b43      	ldr	r3, [pc, #268]	; (8007bc8 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	4a4f      	ldr	r2, [pc, #316]	; (8007bfc <SIMCOM_DMA_IrqHandler+0xab8>)
 8007abe:	4293      	cmp	r3, r2
 8007ac0:	d102      	bne.n	8007ac8 <SIMCOM_DMA_IrqHandler+0x984>
 8007ac2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007ac6:	e01e      	b.n	8007b06 <SIMCOM_DMA_IrqHandler+0x9c2>
 8007ac8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007acc:	e01b      	b.n	8007b06 <SIMCOM_DMA_IrqHandler+0x9c2>
 8007ace:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007ad2:	e018      	b.n	8007b06 <SIMCOM_DMA_IrqHandler+0x9c2>
 8007ad4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007ad8:	e015      	b.n	8007b06 <SIMCOM_DMA_IrqHandler+0x9c2>
 8007ada:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007ade:	e012      	b.n	8007b06 <SIMCOM_DMA_IrqHandler+0x9c2>
 8007ae0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007ae4:	e00f      	b.n	8007b06 <SIMCOM_DMA_IrqHandler+0x9c2>
 8007ae6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007aea:	e00c      	b.n	8007b06 <SIMCOM_DMA_IrqHandler+0x9c2>
 8007aec:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007af0:	e009      	b.n	8007b06 <SIMCOM_DMA_IrqHandler+0x9c2>
 8007af2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007af6:	e006      	b.n	8007b06 <SIMCOM_DMA_IrqHandler+0x9c2>
 8007af8:	2308      	movs	r3, #8
 8007afa:	e004      	b.n	8007b06 <SIMCOM_DMA_IrqHandler+0x9c2>
 8007afc:	2308      	movs	r3, #8
 8007afe:	e002      	b.n	8007b06 <SIMCOM_DMA_IrqHandler+0x9c2>
 8007b00:	2308      	movs	r3, #8
 8007b02:	e000      	b.n	8007b06 <SIMCOM_DMA_IrqHandler+0x9c2>
 8007b04:	2308      	movs	r3, #8
 8007b06:	4a40      	ldr	r2, [pc, #256]	; (8007c08 <SIMCOM_DMA_IrqHandler+0xac4>)
 8007b08:	60d3      	str	r3, [r2, #12]
 8007b0a:	e082      	b.n	8007c12 <SIMCOM_DMA_IrqHandler+0xace>
 8007b0c:	4b2e      	ldr	r3, [pc, #184]	; (8007bc8 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	4a2f      	ldr	r2, [pc, #188]	; (8007bd0 <SIMCOM_DMA_IrqHandler+0xa8c>)
 8007b12:	4293      	cmp	r3, r2
 8007b14:	d07a      	beq.n	8007c0c <SIMCOM_DMA_IrqHandler+0xac8>
 8007b16:	4b2c      	ldr	r3, [pc, #176]	; (8007bc8 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	4a2e      	ldr	r2, [pc, #184]	; (8007bd4 <SIMCOM_DMA_IrqHandler+0xa90>)
 8007b1c:	4293      	cmp	r3, r2
 8007b1e:	d050      	beq.n	8007bc2 <SIMCOM_DMA_IrqHandler+0xa7e>
 8007b20:	4b29      	ldr	r3, [pc, #164]	; (8007bc8 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	4a2c      	ldr	r2, [pc, #176]	; (8007bd8 <SIMCOM_DMA_IrqHandler+0xa94>)
 8007b26:	4293      	cmp	r3, r2
 8007b28:	d049      	beq.n	8007bbe <SIMCOM_DMA_IrqHandler+0xa7a>
 8007b2a:	4b27      	ldr	r3, [pc, #156]	; (8007bc8 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	4a2b      	ldr	r2, [pc, #172]	; (8007bdc <SIMCOM_DMA_IrqHandler+0xa98>)
 8007b30:	4293      	cmp	r3, r2
 8007b32:	d042      	beq.n	8007bba <SIMCOM_DMA_IrqHandler+0xa76>
 8007b34:	4b24      	ldr	r3, [pc, #144]	; (8007bc8 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	4a29      	ldr	r2, [pc, #164]	; (8007be0 <SIMCOM_DMA_IrqHandler+0xa9c>)
 8007b3a:	4293      	cmp	r3, r2
 8007b3c:	d03a      	beq.n	8007bb4 <SIMCOM_DMA_IrqHandler+0xa70>
 8007b3e:	4b22      	ldr	r3, [pc, #136]	; (8007bc8 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	4a28      	ldr	r2, [pc, #160]	; (8007be4 <SIMCOM_DMA_IrqHandler+0xaa0>)
 8007b44:	4293      	cmp	r3, r2
 8007b46:	d032      	beq.n	8007bae <SIMCOM_DMA_IrqHandler+0xa6a>
 8007b48:	4b1f      	ldr	r3, [pc, #124]	; (8007bc8 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	4a26      	ldr	r2, [pc, #152]	; (8007be8 <SIMCOM_DMA_IrqHandler+0xaa4>)
 8007b4e:	4293      	cmp	r3, r2
 8007b50:	d02a      	beq.n	8007ba8 <SIMCOM_DMA_IrqHandler+0xa64>
 8007b52:	4b1d      	ldr	r3, [pc, #116]	; (8007bc8 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	4a25      	ldr	r2, [pc, #148]	; (8007bec <SIMCOM_DMA_IrqHandler+0xaa8>)
 8007b58:	4293      	cmp	r3, r2
 8007b5a:	d022      	beq.n	8007ba2 <SIMCOM_DMA_IrqHandler+0xa5e>
 8007b5c:	4b1a      	ldr	r3, [pc, #104]	; (8007bc8 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	4a23      	ldr	r2, [pc, #140]	; (8007bf0 <SIMCOM_DMA_IrqHandler+0xaac>)
 8007b62:	4293      	cmp	r3, r2
 8007b64:	d01a      	beq.n	8007b9c <SIMCOM_DMA_IrqHandler+0xa58>
 8007b66:	4b18      	ldr	r3, [pc, #96]	; (8007bc8 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	4a22      	ldr	r2, [pc, #136]	; (8007bf4 <SIMCOM_DMA_IrqHandler+0xab0>)
 8007b6c:	4293      	cmp	r3, r2
 8007b6e:	d012      	beq.n	8007b96 <SIMCOM_DMA_IrqHandler+0xa52>
 8007b70:	4b15      	ldr	r3, [pc, #84]	; (8007bc8 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	4a20      	ldr	r2, [pc, #128]	; (8007bf8 <SIMCOM_DMA_IrqHandler+0xab4>)
 8007b76:	4293      	cmp	r3, r2
 8007b78:	d00a      	beq.n	8007b90 <SIMCOM_DMA_IrqHandler+0xa4c>
 8007b7a:	4b13      	ldr	r3, [pc, #76]	; (8007bc8 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	4a1f      	ldr	r2, [pc, #124]	; (8007bfc <SIMCOM_DMA_IrqHandler+0xab8>)
 8007b80:	4293      	cmp	r3, r2
 8007b82:	d102      	bne.n	8007b8a <SIMCOM_DMA_IrqHandler+0xa46>
 8007b84:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007b88:	e041      	b.n	8007c0e <SIMCOM_DMA_IrqHandler+0xaca>
 8007b8a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007b8e:	e03e      	b.n	8007c0e <SIMCOM_DMA_IrqHandler+0xaca>
 8007b90:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007b94:	e03b      	b.n	8007c0e <SIMCOM_DMA_IrqHandler+0xaca>
 8007b96:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007b9a:	e038      	b.n	8007c0e <SIMCOM_DMA_IrqHandler+0xaca>
 8007b9c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007ba0:	e035      	b.n	8007c0e <SIMCOM_DMA_IrqHandler+0xaca>
 8007ba2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007ba6:	e032      	b.n	8007c0e <SIMCOM_DMA_IrqHandler+0xaca>
 8007ba8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007bac:	e02f      	b.n	8007c0e <SIMCOM_DMA_IrqHandler+0xaca>
 8007bae:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007bb2:	e02c      	b.n	8007c0e <SIMCOM_DMA_IrqHandler+0xaca>
 8007bb4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007bb8:	e029      	b.n	8007c0e <SIMCOM_DMA_IrqHandler+0xaca>
 8007bba:	2308      	movs	r3, #8
 8007bbc:	e027      	b.n	8007c0e <SIMCOM_DMA_IrqHandler+0xaca>
 8007bbe:	2308      	movs	r3, #8
 8007bc0:	e025      	b.n	8007c0e <SIMCOM_DMA_IrqHandler+0xaca>
 8007bc2:	2308      	movs	r3, #8
 8007bc4:	e023      	b.n	8007c0e <SIMCOM_DMA_IrqHandler+0xaca>
 8007bc6:	bf00      	nop
 8007bc8:	2000030c 	.word	0x2000030c
 8007bcc:	400260b8 	.word	0x400260b8
 8007bd0:	40026010 	.word	0x40026010
 8007bd4:	40026410 	.word	0x40026410
 8007bd8:	40026070 	.word	0x40026070
 8007bdc:	40026470 	.word	0x40026470
 8007be0:	40026028 	.word	0x40026028
 8007be4:	40026428 	.word	0x40026428
 8007be8:	40026088 	.word	0x40026088
 8007bec:	40026488 	.word	0x40026488
 8007bf0:	40026040 	.word	0x40026040
 8007bf4:	40026440 	.word	0x40026440
 8007bf8:	400260a0 	.word	0x400260a0
 8007bfc:	400264a0 	.word	0x400264a0
 8007c00:	40026400 	.word	0x40026400
 8007c04:	40026058 	.word	0x40026058
 8007c08:	40026000 	.word	0x40026000
 8007c0c:	2308      	movs	r3, #8
 8007c0e:	4a96      	ldr	r2, [pc, #600]	; (8007e68 <SIMCOM_DMA_IrqHandler+0xd24>)
 8007c10:	6093      	str	r3, [r2, #8]
        __HAL_DMA_CLEAR_FLAG(&hdma_usart1_rx, __HAL_DMA_GET_FE_FLAG_INDEX(&hdma_usart1_rx));
 8007c12:	4b96      	ldr	r3, [pc, #600]	; (8007e6c <SIMCOM_DMA_IrqHandler+0xd28>)
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	461a      	mov	r2, r3
 8007c18:	4b95      	ldr	r3, [pc, #596]	; (8007e70 <SIMCOM_DMA_IrqHandler+0xd2c>)
 8007c1a:	429a      	cmp	r2, r3
 8007c1c:	d95c      	bls.n	8007cd8 <SIMCOM_DMA_IrqHandler+0xb94>
 8007c1e:	4b93      	ldr	r3, [pc, #588]	; (8007e6c <SIMCOM_DMA_IrqHandler+0xd28>)
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	4a94      	ldr	r2, [pc, #592]	; (8007e74 <SIMCOM_DMA_IrqHandler+0xd30>)
 8007c24:	4293      	cmp	r3, r2
 8007c26:	d053      	beq.n	8007cd0 <SIMCOM_DMA_IrqHandler+0xb8c>
 8007c28:	4b90      	ldr	r3, [pc, #576]	; (8007e6c <SIMCOM_DMA_IrqHandler+0xd28>)
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	4a92      	ldr	r2, [pc, #584]	; (8007e78 <SIMCOM_DMA_IrqHandler+0xd34>)
 8007c2e:	4293      	cmp	r3, r2
 8007c30:	d04c      	beq.n	8007ccc <SIMCOM_DMA_IrqHandler+0xb88>
 8007c32:	4b8e      	ldr	r3, [pc, #568]	; (8007e6c <SIMCOM_DMA_IrqHandler+0xd28>)
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	4a91      	ldr	r2, [pc, #580]	; (8007e7c <SIMCOM_DMA_IrqHandler+0xd38>)
 8007c38:	4293      	cmp	r3, r2
 8007c3a:	d045      	beq.n	8007cc8 <SIMCOM_DMA_IrqHandler+0xb84>
 8007c3c:	4b8b      	ldr	r3, [pc, #556]	; (8007e6c <SIMCOM_DMA_IrqHandler+0xd28>)
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	4a8f      	ldr	r2, [pc, #572]	; (8007e80 <SIMCOM_DMA_IrqHandler+0xd3c>)
 8007c42:	4293      	cmp	r3, r2
 8007c44:	d03e      	beq.n	8007cc4 <SIMCOM_DMA_IrqHandler+0xb80>
 8007c46:	4b89      	ldr	r3, [pc, #548]	; (8007e6c <SIMCOM_DMA_IrqHandler+0xd28>)
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	4a8e      	ldr	r2, [pc, #568]	; (8007e84 <SIMCOM_DMA_IrqHandler+0xd40>)
 8007c4c:	4293      	cmp	r3, r2
 8007c4e:	d037      	beq.n	8007cc0 <SIMCOM_DMA_IrqHandler+0xb7c>
 8007c50:	4b86      	ldr	r3, [pc, #536]	; (8007e6c <SIMCOM_DMA_IrqHandler+0xd28>)
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	4a8c      	ldr	r2, [pc, #560]	; (8007e88 <SIMCOM_DMA_IrqHandler+0xd44>)
 8007c56:	4293      	cmp	r3, r2
 8007c58:	d030      	beq.n	8007cbc <SIMCOM_DMA_IrqHandler+0xb78>
 8007c5a:	4b84      	ldr	r3, [pc, #528]	; (8007e6c <SIMCOM_DMA_IrqHandler+0xd28>)
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	4a8b      	ldr	r2, [pc, #556]	; (8007e8c <SIMCOM_DMA_IrqHandler+0xd48>)
 8007c60:	4293      	cmp	r3, r2
 8007c62:	d029      	beq.n	8007cb8 <SIMCOM_DMA_IrqHandler+0xb74>
 8007c64:	4b81      	ldr	r3, [pc, #516]	; (8007e6c <SIMCOM_DMA_IrqHandler+0xd28>)
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	4a89      	ldr	r2, [pc, #548]	; (8007e90 <SIMCOM_DMA_IrqHandler+0xd4c>)
 8007c6a:	4293      	cmp	r3, r2
 8007c6c:	d022      	beq.n	8007cb4 <SIMCOM_DMA_IrqHandler+0xb70>
 8007c6e:	4b7f      	ldr	r3, [pc, #508]	; (8007e6c <SIMCOM_DMA_IrqHandler+0xd28>)
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	4a88      	ldr	r2, [pc, #544]	; (8007e94 <SIMCOM_DMA_IrqHandler+0xd50>)
 8007c74:	4293      	cmp	r3, r2
 8007c76:	d01a      	beq.n	8007cae <SIMCOM_DMA_IrqHandler+0xb6a>
 8007c78:	4b7c      	ldr	r3, [pc, #496]	; (8007e6c <SIMCOM_DMA_IrqHandler+0xd28>)
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	4a86      	ldr	r2, [pc, #536]	; (8007e98 <SIMCOM_DMA_IrqHandler+0xd54>)
 8007c7e:	4293      	cmp	r3, r2
 8007c80:	d012      	beq.n	8007ca8 <SIMCOM_DMA_IrqHandler+0xb64>
 8007c82:	4b7a      	ldr	r3, [pc, #488]	; (8007e6c <SIMCOM_DMA_IrqHandler+0xd28>)
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	4a85      	ldr	r2, [pc, #532]	; (8007e9c <SIMCOM_DMA_IrqHandler+0xd58>)
 8007c88:	4293      	cmp	r3, r2
 8007c8a:	d00a      	beq.n	8007ca2 <SIMCOM_DMA_IrqHandler+0xb5e>
 8007c8c:	4b77      	ldr	r3, [pc, #476]	; (8007e6c <SIMCOM_DMA_IrqHandler+0xd28>)
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	4a83      	ldr	r2, [pc, #524]	; (8007ea0 <SIMCOM_DMA_IrqHandler+0xd5c>)
 8007c92:	4293      	cmp	r3, r2
 8007c94:	d102      	bne.n	8007c9c <SIMCOM_DMA_IrqHandler+0xb58>
 8007c96:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007c9a:	e01a      	b.n	8007cd2 <SIMCOM_DMA_IrqHandler+0xb8e>
 8007c9c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8007ca0:	e017      	b.n	8007cd2 <SIMCOM_DMA_IrqHandler+0xb8e>
 8007ca2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007ca6:	e014      	b.n	8007cd2 <SIMCOM_DMA_IrqHandler+0xb8e>
 8007ca8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007cac:	e011      	b.n	8007cd2 <SIMCOM_DMA_IrqHandler+0xb8e>
 8007cae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007cb2:	e00e      	b.n	8007cd2 <SIMCOM_DMA_IrqHandler+0xb8e>
 8007cb4:	2340      	movs	r3, #64	; 0x40
 8007cb6:	e00c      	b.n	8007cd2 <SIMCOM_DMA_IrqHandler+0xb8e>
 8007cb8:	2340      	movs	r3, #64	; 0x40
 8007cba:	e00a      	b.n	8007cd2 <SIMCOM_DMA_IrqHandler+0xb8e>
 8007cbc:	2340      	movs	r3, #64	; 0x40
 8007cbe:	e008      	b.n	8007cd2 <SIMCOM_DMA_IrqHandler+0xb8e>
 8007cc0:	2340      	movs	r3, #64	; 0x40
 8007cc2:	e006      	b.n	8007cd2 <SIMCOM_DMA_IrqHandler+0xb8e>
 8007cc4:	2301      	movs	r3, #1
 8007cc6:	e004      	b.n	8007cd2 <SIMCOM_DMA_IrqHandler+0xb8e>
 8007cc8:	2301      	movs	r3, #1
 8007cca:	e002      	b.n	8007cd2 <SIMCOM_DMA_IrqHandler+0xb8e>
 8007ccc:	2301      	movs	r3, #1
 8007cce:	e000      	b.n	8007cd2 <SIMCOM_DMA_IrqHandler+0xb8e>
 8007cd0:	2301      	movs	r3, #1
 8007cd2:	4a74      	ldr	r2, [pc, #464]	; (8007ea4 <SIMCOM_DMA_IrqHandler+0xd60>)
 8007cd4:	60d3      	str	r3, [r2, #12]
 8007cd6:	e147      	b.n	8007f68 <SIMCOM_DMA_IrqHandler+0xe24>
 8007cd8:	4b64      	ldr	r3, [pc, #400]	; (8007e6c <SIMCOM_DMA_IrqHandler+0xd28>)
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	461a      	mov	r2, r3
 8007cde:	4b72      	ldr	r3, [pc, #456]	; (8007ea8 <SIMCOM_DMA_IrqHandler+0xd64>)
 8007ce0:	429a      	cmp	r2, r3
 8007ce2:	d95c      	bls.n	8007d9e <SIMCOM_DMA_IrqHandler+0xc5a>
 8007ce4:	4b61      	ldr	r3, [pc, #388]	; (8007e6c <SIMCOM_DMA_IrqHandler+0xd28>)
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	4a62      	ldr	r2, [pc, #392]	; (8007e74 <SIMCOM_DMA_IrqHandler+0xd30>)
 8007cea:	4293      	cmp	r3, r2
 8007cec:	d053      	beq.n	8007d96 <SIMCOM_DMA_IrqHandler+0xc52>
 8007cee:	4b5f      	ldr	r3, [pc, #380]	; (8007e6c <SIMCOM_DMA_IrqHandler+0xd28>)
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	4a61      	ldr	r2, [pc, #388]	; (8007e78 <SIMCOM_DMA_IrqHandler+0xd34>)
 8007cf4:	4293      	cmp	r3, r2
 8007cf6:	d04c      	beq.n	8007d92 <SIMCOM_DMA_IrqHandler+0xc4e>
 8007cf8:	4b5c      	ldr	r3, [pc, #368]	; (8007e6c <SIMCOM_DMA_IrqHandler+0xd28>)
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	4a5f      	ldr	r2, [pc, #380]	; (8007e7c <SIMCOM_DMA_IrqHandler+0xd38>)
 8007cfe:	4293      	cmp	r3, r2
 8007d00:	d045      	beq.n	8007d8e <SIMCOM_DMA_IrqHandler+0xc4a>
 8007d02:	4b5a      	ldr	r3, [pc, #360]	; (8007e6c <SIMCOM_DMA_IrqHandler+0xd28>)
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	4a5e      	ldr	r2, [pc, #376]	; (8007e80 <SIMCOM_DMA_IrqHandler+0xd3c>)
 8007d08:	4293      	cmp	r3, r2
 8007d0a:	d03e      	beq.n	8007d8a <SIMCOM_DMA_IrqHandler+0xc46>
 8007d0c:	4b57      	ldr	r3, [pc, #348]	; (8007e6c <SIMCOM_DMA_IrqHandler+0xd28>)
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	4a5c      	ldr	r2, [pc, #368]	; (8007e84 <SIMCOM_DMA_IrqHandler+0xd40>)
 8007d12:	4293      	cmp	r3, r2
 8007d14:	d037      	beq.n	8007d86 <SIMCOM_DMA_IrqHandler+0xc42>
 8007d16:	4b55      	ldr	r3, [pc, #340]	; (8007e6c <SIMCOM_DMA_IrqHandler+0xd28>)
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	4a5b      	ldr	r2, [pc, #364]	; (8007e88 <SIMCOM_DMA_IrqHandler+0xd44>)
 8007d1c:	4293      	cmp	r3, r2
 8007d1e:	d030      	beq.n	8007d82 <SIMCOM_DMA_IrqHandler+0xc3e>
 8007d20:	4b52      	ldr	r3, [pc, #328]	; (8007e6c <SIMCOM_DMA_IrqHandler+0xd28>)
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	4a59      	ldr	r2, [pc, #356]	; (8007e8c <SIMCOM_DMA_IrqHandler+0xd48>)
 8007d26:	4293      	cmp	r3, r2
 8007d28:	d029      	beq.n	8007d7e <SIMCOM_DMA_IrqHandler+0xc3a>
 8007d2a:	4b50      	ldr	r3, [pc, #320]	; (8007e6c <SIMCOM_DMA_IrqHandler+0xd28>)
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	4a58      	ldr	r2, [pc, #352]	; (8007e90 <SIMCOM_DMA_IrqHandler+0xd4c>)
 8007d30:	4293      	cmp	r3, r2
 8007d32:	d022      	beq.n	8007d7a <SIMCOM_DMA_IrqHandler+0xc36>
 8007d34:	4b4d      	ldr	r3, [pc, #308]	; (8007e6c <SIMCOM_DMA_IrqHandler+0xd28>)
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	4a56      	ldr	r2, [pc, #344]	; (8007e94 <SIMCOM_DMA_IrqHandler+0xd50>)
 8007d3a:	4293      	cmp	r3, r2
 8007d3c:	d01a      	beq.n	8007d74 <SIMCOM_DMA_IrqHandler+0xc30>
 8007d3e:	4b4b      	ldr	r3, [pc, #300]	; (8007e6c <SIMCOM_DMA_IrqHandler+0xd28>)
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	4a55      	ldr	r2, [pc, #340]	; (8007e98 <SIMCOM_DMA_IrqHandler+0xd54>)
 8007d44:	4293      	cmp	r3, r2
 8007d46:	d012      	beq.n	8007d6e <SIMCOM_DMA_IrqHandler+0xc2a>
 8007d48:	4b48      	ldr	r3, [pc, #288]	; (8007e6c <SIMCOM_DMA_IrqHandler+0xd28>)
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	4a53      	ldr	r2, [pc, #332]	; (8007e9c <SIMCOM_DMA_IrqHandler+0xd58>)
 8007d4e:	4293      	cmp	r3, r2
 8007d50:	d00a      	beq.n	8007d68 <SIMCOM_DMA_IrqHandler+0xc24>
 8007d52:	4b46      	ldr	r3, [pc, #280]	; (8007e6c <SIMCOM_DMA_IrqHandler+0xd28>)
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	4a52      	ldr	r2, [pc, #328]	; (8007ea0 <SIMCOM_DMA_IrqHandler+0xd5c>)
 8007d58:	4293      	cmp	r3, r2
 8007d5a:	d102      	bne.n	8007d62 <SIMCOM_DMA_IrqHandler+0xc1e>
 8007d5c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007d60:	e01a      	b.n	8007d98 <SIMCOM_DMA_IrqHandler+0xc54>
 8007d62:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8007d66:	e017      	b.n	8007d98 <SIMCOM_DMA_IrqHandler+0xc54>
 8007d68:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007d6c:	e014      	b.n	8007d98 <SIMCOM_DMA_IrqHandler+0xc54>
 8007d6e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007d72:	e011      	b.n	8007d98 <SIMCOM_DMA_IrqHandler+0xc54>
 8007d74:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007d78:	e00e      	b.n	8007d98 <SIMCOM_DMA_IrqHandler+0xc54>
 8007d7a:	2340      	movs	r3, #64	; 0x40
 8007d7c:	e00c      	b.n	8007d98 <SIMCOM_DMA_IrqHandler+0xc54>
 8007d7e:	2340      	movs	r3, #64	; 0x40
 8007d80:	e00a      	b.n	8007d98 <SIMCOM_DMA_IrqHandler+0xc54>
 8007d82:	2340      	movs	r3, #64	; 0x40
 8007d84:	e008      	b.n	8007d98 <SIMCOM_DMA_IrqHandler+0xc54>
 8007d86:	2340      	movs	r3, #64	; 0x40
 8007d88:	e006      	b.n	8007d98 <SIMCOM_DMA_IrqHandler+0xc54>
 8007d8a:	2301      	movs	r3, #1
 8007d8c:	e004      	b.n	8007d98 <SIMCOM_DMA_IrqHandler+0xc54>
 8007d8e:	2301      	movs	r3, #1
 8007d90:	e002      	b.n	8007d98 <SIMCOM_DMA_IrqHandler+0xc54>
 8007d92:	2301      	movs	r3, #1
 8007d94:	e000      	b.n	8007d98 <SIMCOM_DMA_IrqHandler+0xc54>
 8007d96:	2301      	movs	r3, #1
 8007d98:	4a42      	ldr	r2, [pc, #264]	; (8007ea4 <SIMCOM_DMA_IrqHandler+0xd60>)
 8007d9a:	6093      	str	r3, [r2, #8]
 8007d9c:	e0e4      	b.n	8007f68 <SIMCOM_DMA_IrqHandler+0xe24>
 8007d9e:	4b33      	ldr	r3, [pc, #204]	; (8007e6c <SIMCOM_DMA_IrqHandler+0xd28>)
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	461a      	mov	r2, r3
 8007da4:	4b41      	ldr	r3, [pc, #260]	; (8007eac <SIMCOM_DMA_IrqHandler+0xd68>)
 8007da6:	429a      	cmp	r2, r3
 8007da8:	f240 8082 	bls.w	8007eb0 <SIMCOM_DMA_IrqHandler+0xd6c>
 8007dac:	4b2f      	ldr	r3, [pc, #188]	; (8007e6c <SIMCOM_DMA_IrqHandler+0xd28>)
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	4a30      	ldr	r2, [pc, #192]	; (8007e74 <SIMCOM_DMA_IrqHandler+0xd30>)
 8007db2:	4293      	cmp	r3, r2
 8007db4:	d053      	beq.n	8007e5e <SIMCOM_DMA_IrqHandler+0xd1a>
 8007db6:	4b2d      	ldr	r3, [pc, #180]	; (8007e6c <SIMCOM_DMA_IrqHandler+0xd28>)
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	4a2f      	ldr	r2, [pc, #188]	; (8007e78 <SIMCOM_DMA_IrqHandler+0xd34>)
 8007dbc:	4293      	cmp	r3, r2
 8007dbe:	d04c      	beq.n	8007e5a <SIMCOM_DMA_IrqHandler+0xd16>
 8007dc0:	4b2a      	ldr	r3, [pc, #168]	; (8007e6c <SIMCOM_DMA_IrqHandler+0xd28>)
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	4a2d      	ldr	r2, [pc, #180]	; (8007e7c <SIMCOM_DMA_IrqHandler+0xd38>)
 8007dc6:	4293      	cmp	r3, r2
 8007dc8:	d045      	beq.n	8007e56 <SIMCOM_DMA_IrqHandler+0xd12>
 8007dca:	4b28      	ldr	r3, [pc, #160]	; (8007e6c <SIMCOM_DMA_IrqHandler+0xd28>)
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	4a2c      	ldr	r2, [pc, #176]	; (8007e80 <SIMCOM_DMA_IrqHandler+0xd3c>)
 8007dd0:	4293      	cmp	r3, r2
 8007dd2:	d03e      	beq.n	8007e52 <SIMCOM_DMA_IrqHandler+0xd0e>
 8007dd4:	4b25      	ldr	r3, [pc, #148]	; (8007e6c <SIMCOM_DMA_IrqHandler+0xd28>)
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	4a2a      	ldr	r2, [pc, #168]	; (8007e84 <SIMCOM_DMA_IrqHandler+0xd40>)
 8007dda:	4293      	cmp	r3, r2
 8007ddc:	d037      	beq.n	8007e4e <SIMCOM_DMA_IrqHandler+0xd0a>
 8007dde:	4b23      	ldr	r3, [pc, #140]	; (8007e6c <SIMCOM_DMA_IrqHandler+0xd28>)
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	4a29      	ldr	r2, [pc, #164]	; (8007e88 <SIMCOM_DMA_IrqHandler+0xd44>)
 8007de4:	4293      	cmp	r3, r2
 8007de6:	d030      	beq.n	8007e4a <SIMCOM_DMA_IrqHandler+0xd06>
 8007de8:	4b20      	ldr	r3, [pc, #128]	; (8007e6c <SIMCOM_DMA_IrqHandler+0xd28>)
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	4a27      	ldr	r2, [pc, #156]	; (8007e8c <SIMCOM_DMA_IrqHandler+0xd48>)
 8007dee:	4293      	cmp	r3, r2
 8007df0:	d029      	beq.n	8007e46 <SIMCOM_DMA_IrqHandler+0xd02>
 8007df2:	4b1e      	ldr	r3, [pc, #120]	; (8007e6c <SIMCOM_DMA_IrqHandler+0xd28>)
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	4a26      	ldr	r2, [pc, #152]	; (8007e90 <SIMCOM_DMA_IrqHandler+0xd4c>)
 8007df8:	4293      	cmp	r3, r2
 8007dfa:	d022      	beq.n	8007e42 <SIMCOM_DMA_IrqHandler+0xcfe>
 8007dfc:	4b1b      	ldr	r3, [pc, #108]	; (8007e6c <SIMCOM_DMA_IrqHandler+0xd28>)
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	4a24      	ldr	r2, [pc, #144]	; (8007e94 <SIMCOM_DMA_IrqHandler+0xd50>)
 8007e02:	4293      	cmp	r3, r2
 8007e04:	d01a      	beq.n	8007e3c <SIMCOM_DMA_IrqHandler+0xcf8>
 8007e06:	4b19      	ldr	r3, [pc, #100]	; (8007e6c <SIMCOM_DMA_IrqHandler+0xd28>)
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	4a23      	ldr	r2, [pc, #140]	; (8007e98 <SIMCOM_DMA_IrqHandler+0xd54>)
 8007e0c:	4293      	cmp	r3, r2
 8007e0e:	d012      	beq.n	8007e36 <SIMCOM_DMA_IrqHandler+0xcf2>
 8007e10:	4b16      	ldr	r3, [pc, #88]	; (8007e6c <SIMCOM_DMA_IrqHandler+0xd28>)
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	4a21      	ldr	r2, [pc, #132]	; (8007e9c <SIMCOM_DMA_IrqHandler+0xd58>)
 8007e16:	4293      	cmp	r3, r2
 8007e18:	d00a      	beq.n	8007e30 <SIMCOM_DMA_IrqHandler+0xcec>
 8007e1a:	4b14      	ldr	r3, [pc, #80]	; (8007e6c <SIMCOM_DMA_IrqHandler+0xd28>)
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	4a20      	ldr	r2, [pc, #128]	; (8007ea0 <SIMCOM_DMA_IrqHandler+0xd5c>)
 8007e20:	4293      	cmp	r3, r2
 8007e22:	d102      	bne.n	8007e2a <SIMCOM_DMA_IrqHandler+0xce6>
 8007e24:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007e28:	e01a      	b.n	8007e60 <SIMCOM_DMA_IrqHandler+0xd1c>
 8007e2a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8007e2e:	e017      	b.n	8007e60 <SIMCOM_DMA_IrqHandler+0xd1c>
 8007e30:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007e34:	e014      	b.n	8007e60 <SIMCOM_DMA_IrqHandler+0xd1c>
 8007e36:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007e3a:	e011      	b.n	8007e60 <SIMCOM_DMA_IrqHandler+0xd1c>
 8007e3c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007e40:	e00e      	b.n	8007e60 <SIMCOM_DMA_IrqHandler+0xd1c>
 8007e42:	2340      	movs	r3, #64	; 0x40
 8007e44:	e00c      	b.n	8007e60 <SIMCOM_DMA_IrqHandler+0xd1c>
 8007e46:	2340      	movs	r3, #64	; 0x40
 8007e48:	e00a      	b.n	8007e60 <SIMCOM_DMA_IrqHandler+0xd1c>
 8007e4a:	2340      	movs	r3, #64	; 0x40
 8007e4c:	e008      	b.n	8007e60 <SIMCOM_DMA_IrqHandler+0xd1c>
 8007e4e:	2340      	movs	r3, #64	; 0x40
 8007e50:	e006      	b.n	8007e60 <SIMCOM_DMA_IrqHandler+0xd1c>
 8007e52:	2301      	movs	r3, #1
 8007e54:	e004      	b.n	8007e60 <SIMCOM_DMA_IrqHandler+0xd1c>
 8007e56:	2301      	movs	r3, #1
 8007e58:	e002      	b.n	8007e60 <SIMCOM_DMA_IrqHandler+0xd1c>
 8007e5a:	2301      	movs	r3, #1
 8007e5c:	e000      	b.n	8007e60 <SIMCOM_DMA_IrqHandler+0xd1c>
 8007e5e:	2301      	movs	r3, #1
 8007e60:	4a01      	ldr	r2, [pc, #4]	; (8007e68 <SIMCOM_DMA_IrqHandler+0xd24>)
 8007e62:	60d3      	str	r3, [r2, #12]
 8007e64:	e080      	b.n	8007f68 <SIMCOM_DMA_IrqHandler+0xe24>
 8007e66:	bf00      	nop
 8007e68:	40026000 	.word	0x40026000
 8007e6c:	2000030c 	.word	0x2000030c
 8007e70:	40026458 	.word	0x40026458
 8007e74:	40026010 	.word	0x40026010
 8007e78:	40026410 	.word	0x40026410
 8007e7c:	40026070 	.word	0x40026070
 8007e80:	40026470 	.word	0x40026470
 8007e84:	40026028 	.word	0x40026028
 8007e88:	40026428 	.word	0x40026428
 8007e8c:	40026088 	.word	0x40026088
 8007e90:	40026488 	.word	0x40026488
 8007e94:	40026040 	.word	0x40026040
 8007e98:	40026440 	.word	0x40026440
 8007e9c:	400260a0 	.word	0x400260a0
 8007ea0:	400264a0 	.word	0x400264a0
 8007ea4:	40026400 	.word	0x40026400
 8007ea8:	400260b8 	.word	0x400260b8
 8007eac:	40026058 	.word	0x40026058
 8007eb0:	4b95      	ldr	r3, [pc, #596]	; (8008108 <SIMCOM_DMA_IrqHandler+0xfc4>)
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	4a95      	ldr	r2, [pc, #596]	; (800810c <SIMCOM_DMA_IrqHandler+0xfc8>)
 8007eb6:	4293      	cmp	r3, r2
 8007eb8:	d053      	beq.n	8007f62 <SIMCOM_DMA_IrqHandler+0xe1e>
 8007eba:	4b93      	ldr	r3, [pc, #588]	; (8008108 <SIMCOM_DMA_IrqHandler+0xfc4>)
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	4a94      	ldr	r2, [pc, #592]	; (8008110 <SIMCOM_DMA_IrqHandler+0xfcc>)
 8007ec0:	4293      	cmp	r3, r2
 8007ec2:	d04c      	beq.n	8007f5e <SIMCOM_DMA_IrqHandler+0xe1a>
 8007ec4:	4b90      	ldr	r3, [pc, #576]	; (8008108 <SIMCOM_DMA_IrqHandler+0xfc4>)
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	4a92      	ldr	r2, [pc, #584]	; (8008114 <SIMCOM_DMA_IrqHandler+0xfd0>)
 8007eca:	4293      	cmp	r3, r2
 8007ecc:	d045      	beq.n	8007f5a <SIMCOM_DMA_IrqHandler+0xe16>
 8007ece:	4b8e      	ldr	r3, [pc, #568]	; (8008108 <SIMCOM_DMA_IrqHandler+0xfc4>)
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	4a91      	ldr	r2, [pc, #580]	; (8008118 <SIMCOM_DMA_IrqHandler+0xfd4>)
 8007ed4:	4293      	cmp	r3, r2
 8007ed6:	d03e      	beq.n	8007f56 <SIMCOM_DMA_IrqHandler+0xe12>
 8007ed8:	4b8b      	ldr	r3, [pc, #556]	; (8008108 <SIMCOM_DMA_IrqHandler+0xfc4>)
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	4a8f      	ldr	r2, [pc, #572]	; (800811c <SIMCOM_DMA_IrqHandler+0xfd8>)
 8007ede:	4293      	cmp	r3, r2
 8007ee0:	d037      	beq.n	8007f52 <SIMCOM_DMA_IrqHandler+0xe0e>
 8007ee2:	4b89      	ldr	r3, [pc, #548]	; (8008108 <SIMCOM_DMA_IrqHandler+0xfc4>)
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	4a8e      	ldr	r2, [pc, #568]	; (8008120 <SIMCOM_DMA_IrqHandler+0xfdc>)
 8007ee8:	4293      	cmp	r3, r2
 8007eea:	d030      	beq.n	8007f4e <SIMCOM_DMA_IrqHandler+0xe0a>
 8007eec:	4b86      	ldr	r3, [pc, #536]	; (8008108 <SIMCOM_DMA_IrqHandler+0xfc4>)
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	4a8c      	ldr	r2, [pc, #560]	; (8008124 <SIMCOM_DMA_IrqHandler+0xfe0>)
 8007ef2:	4293      	cmp	r3, r2
 8007ef4:	d029      	beq.n	8007f4a <SIMCOM_DMA_IrqHandler+0xe06>
 8007ef6:	4b84      	ldr	r3, [pc, #528]	; (8008108 <SIMCOM_DMA_IrqHandler+0xfc4>)
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	4a8b      	ldr	r2, [pc, #556]	; (8008128 <SIMCOM_DMA_IrqHandler+0xfe4>)
 8007efc:	4293      	cmp	r3, r2
 8007efe:	d022      	beq.n	8007f46 <SIMCOM_DMA_IrqHandler+0xe02>
 8007f00:	4b81      	ldr	r3, [pc, #516]	; (8008108 <SIMCOM_DMA_IrqHandler+0xfc4>)
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	4a89      	ldr	r2, [pc, #548]	; (800812c <SIMCOM_DMA_IrqHandler+0xfe8>)
 8007f06:	4293      	cmp	r3, r2
 8007f08:	d01a      	beq.n	8007f40 <SIMCOM_DMA_IrqHandler+0xdfc>
 8007f0a:	4b7f      	ldr	r3, [pc, #508]	; (8008108 <SIMCOM_DMA_IrqHandler+0xfc4>)
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	4a88      	ldr	r2, [pc, #544]	; (8008130 <SIMCOM_DMA_IrqHandler+0xfec>)
 8007f10:	4293      	cmp	r3, r2
 8007f12:	d012      	beq.n	8007f3a <SIMCOM_DMA_IrqHandler+0xdf6>
 8007f14:	4b7c      	ldr	r3, [pc, #496]	; (8008108 <SIMCOM_DMA_IrqHandler+0xfc4>)
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	4a86      	ldr	r2, [pc, #536]	; (8008134 <SIMCOM_DMA_IrqHandler+0xff0>)
 8007f1a:	4293      	cmp	r3, r2
 8007f1c:	d00a      	beq.n	8007f34 <SIMCOM_DMA_IrqHandler+0xdf0>
 8007f1e:	4b7a      	ldr	r3, [pc, #488]	; (8008108 <SIMCOM_DMA_IrqHandler+0xfc4>)
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	4a85      	ldr	r2, [pc, #532]	; (8008138 <SIMCOM_DMA_IrqHandler+0xff4>)
 8007f24:	4293      	cmp	r3, r2
 8007f26:	d102      	bne.n	8007f2e <SIMCOM_DMA_IrqHandler+0xdea>
 8007f28:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007f2c:	e01a      	b.n	8007f64 <SIMCOM_DMA_IrqHandler+0xe20>
 8007f2e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8007f32:	e017      	b.n	8007f64 <SIMCOM_DMA_IrqHandler+0xe20>
 8007f34:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007f38:	e014      	b.n	8007f64 <SIMCOM_DMA_IrqHandler+0xe20>
 8007f3a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007f3e:	e011      	b.n	8007f64 <SIMCOM_DMA_IrqHandler+0xe20>
 8007f40:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007f44:	e00e      	b.n	8007f64 <SIMCOM_DMA_IrqHandler+0xe20>
 8007f46:	2340      	movs	r3, #64	; 0x40
 8007f48:	e00c      	b.n	8007f64 <SIMCOM_DMA_IrqHandler+0xe20>
 8007f4a:	2340      	movs	r3, #64	; 0x40
 8007f4c:	e00a      	b.n	8007f64 <SIMCOM_DMA_IrqHandler+0xe20>
 8007f4e:	2340      	movs	r3, #64	; 0x40
 8007f50:	e008      	b.n	8007f64 <SIMCOM_DMA_IrqHandler+0xe20>
 8007f52:	2340      	movs	r3, #64	; 0x40
 8007f54:	e006      	b.n	8007f64 <SIMCOM_DMA_IrqHandler+0xe20>
 8007f56:	2301      	movs	r3, #1
 8007f58:	e004      	b.n	8007f64 <SIMCOM_DMA_IrqHandler+0xe20>
 8007f5a:	2301      	movs	r3, #1
 8007f5c:	e002      	b.n	8007f64 <SIMCOM_DMA_IrqHandler+0xe20>
 8007f5e:	2301      	movs	r3, #1
 8007f60:	e000      	b.n	8007f64 <SIMCOM_DMA_IrqHandler+0xe20>
 8007f62:	2301      	movs	r3, #1
 8007f64:	4a75      	ldr	r2, [pc, #468]	; (800813c <SIMCOM_DMA_IrqHandler+0xff8>)
 8007f66:	6093      	str	r3, [r2, #8]
        __HAL_DMA_CLEAR_FLAG(&hdma_usart1_rx, __HAL_DMA_GET_DME_FLAG_INDEX(&hdma_usart1_rx));
 8007f68:	4b67      	ldr	r3, [pc, #412]	; (8008108 <SIMCOM_DMA_IrqHandler+0xfc4>)
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	461a      	mov	r2, r3
 8007f6e:	4b74      	ldr	r3, [pc, #464]	; (8008140 <SIMCOM_DMA_IrqHandler+0xffc>)
 8007f70:	429a      	cmp	r2, r3
 8007f72:	d960      	bls.n	8008036 <SIMCOM_DMA_IrqHandler+0xef2>
 8007f74:	4b64      	ldr	r3, [pc, #400]	; (8008108 <SIMCOM_DMA_IrqHandler+0xfc4>)
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	4a64      	ldr	r2, [pc, #400]	; (800810c <SIMCOM_DMA_IrqHandler+0xfc8>)
 8007f7a:	4293      	cmp	r3, r2
 8007f7c:	d057      	beq.n	800802e <SIMCOM_DMA_IrqHandler+0xeea>
 8007f7e:	4b62      	ldr	r3, [pc, #392]	; (8008108 <SIMCOM_DMA_IrqHandler+0xfc4>)
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	4a63      	ldr	r2, [pc, #396]	; (8008110 <SIMCOM_DMA_IrqHandler+0xfcc>)
 8007f84:	4293      	cmp	r3, r2
 8007f86:	d050      	beq.n	800802a <SIMCOM_DMA_IrqHandler+0xee6>
 8007f88:	4b5f      	ldr	r3, [pc, #380]	; (8008108 <SIMCOM_DMA_IrqHandler+0xfc4>)
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	4a61      	ldr	r2, [pc, #388]	; (8008114 <SIMCOM_DMA_IrqHandler+0xfd0>)
 8007f8e:	4293      	cmp	r3, r2
 8007f90:	d049      	beq.n	8008026 <SIMCOM_DMA_IrqHandler+0xee2>
 8007f92:	4b5d      	ldr	r3, [pc, #372]	; (8008108 <SIMCOM_DMA_IrqHandler+0xfc4>)
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	4a60      	ldr	r2, [pc, #384]	; (8008118 <SIMCOM_DMA_IrqHandler+0xfd4>)
 8007f98:	4293      	cmp	r3, r2
 8007f9a:	d042      	beq.n	8008022 <SIMCOM_DMA_IrqHandler+0xede>
 8007f9c:	4b5a      	ldr	r3, [pc, #360]	; (8008108 <SIMCOM_DMA_IrqHandler+0xfc4>)
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	4a5e      	ldr	r2, [pc, #376]	; (800811c <SIMCOM_DMA_IrqHandler+0xfd8>)
 8007fa2:	4293      	cmp	r3, r2
 8007fa4:	d03a      	beq.n	800801c <SIMCOM_DMA_IrqHandler+0xed8>
 8007fa6:	4b58      	ldr	r3, [pc, #352]	; (8008108 <SIMCOM_DMA_IrqHandler+0xfc4>)
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	4a5d      	ldr	r2, [pc, #372]	; (8008120 <SIMCOM_DMA_IrqHandler+0xfdc>)
 8007fac:	4293      	cmp	r3, r2
 8007fae:	d032      	beq.n	8008016 <SIMCOM_DMA_IrqHandler+0xed2>
 8007fb0:	4b55      	ldr	r3, [pc, #340]	; (8008108 <SIMCOM_DMA_IrqHandler+0xfc4>)
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	4a5b      	ldr	r2, [pc, #364]	; (8008124 <SIMCOM_DMA_IrqHandler+0xfe0>)
 8007fb6:	4293      	cmp	r3, r2
 8007fb8:	d02a      	beq.n	8008010 <SIMCOM_DMA_IrqHandler+0xecc>
 8007fba:	4b53      	ldr	r3, [pc, #332]	; (8008108 <SIMCOM_DMA_IrqHandler+0xfc4>)
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	4a5a      	ldr	r2, [pc, #360]	; (8008128 <SIMCOM_DMA_IrqHandler+0xfe4>)
 8007fc0:	4293      	cmp	r3, r2
 8007fc2:	d022      	beq.n	800800a <SIMCOM_DMA_IrqHandler+0xec6>
 8007fc4:	4b50      	ldr	r3, [pc, #320]	; (8008108 <SIMCOM_DMA_IrqHandler+0xfc4>)
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	4a58      	ldr	r2, [pc, #352]	; (800812c <SIMCOM_DMA_IrqHandler+0xfe8>)
 8007fca:	4293      	cmp	r3, r2
 8007fcc:	d01a      	beq.n	8008004 <SIMCOM_DMA_IrqHandler+0xec0>
 8007fce:	4b4e      	ldr	r3, [pc, #312]	; (8008108 <SIMCOM_DMA_IrqHandler+0xfc4>)
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	4a57      	ldr	r2, [pc, #348]	; (8008130 <SIMCOM_DMA_IrqHandler+0xfec>)
 8007fd4:	4293      	cmp	r3, r2
 8007fd6:	d012      	beq.n	8007ffe <SIMCOM_DMA_IrqHandler+0xeba>
 8007fd8:	4b4b      	ldr	r3, [pc, #300]	; (8008108 <SIMCOM_DMA_IrqHandler+0xfc4>)
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	4a55      	ldr	r2, [pc, #340]	; (8008134 <SIMCOM_DMA_IrqHandler+0xff0>)
 8007fde:	4293      	cmp	r3, r2
 8007fe0:	d00a      	beq.n	8007ff8 <SIMCOM_DMA_IrqHandler+0xeb4>
 8007fe2:	4b49      	ldr	r3, [pc, #292]	; (8008108 <SIMCOM_DMA_IrqHandler+0xfc4>)
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	4a54      	ldr	r2, [pc, #336]	; (8008138 <SIMCOM_DMA_IrqHandler+0xff4>)
 8007fe8:	4293      	cmp	r3, r2
 8007fea:	d102      	bne.n	8007ff2 <SIMCOM_DMA_IrqHandler+0xeae>
 8007fec:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007ff0:	e01e      	b.n	8008030 <SIMCOM_DMA_IrqHandler+0xeec>
 8007ff2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007ff6:	e01b      	b.n	8008030 <SIMCOM_DMA_IrqHandler+0xeec>
 8007ff8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007ffc:	e018      	b.n	8008030 <SIMCOM_DMA_IrqHandler+0xeec>
 8007ffe:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8008002:	e015      	b.n	8008030 <SIMCOM_DMA_IrqHandler+0xeec>
 8008004:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8008008:	e012      	b.n	8008030 <SIMCOM_DMA_IrqHandler+0xeec>
 800800a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800800e:	e00f      	b.n	8008030 <SIMCOM_DMA_IrqHandler+0xeec>
 8008010:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008014:	e00c      	b.n	8008030 <SIMCOM_DMA_IrqHandler+0xeec>
 8008016:	f44f 7380 	mov.w	r3, #256	; 0x100
 800801a:	e009      	b.n	8008030 <SIMCOM_DMA_IrqHandler+0xeec>
 800801c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008020:	e006      	b.n	8008030 <SIMCOM_DMA_IrqHandler+0xeec>
 8008022:	2304      	movs	r3, #4
 8008024:	e004      	b.n	8008030 <SIMCOM_DMA_IrqHandler+0xeec>
 8008026:	2304      	movs	r3, #4
 8008028:	e002      	b.n	8008030 <SIMCOM_DMA_IrqHandler+0xeec>
 800802a:	2304      	movs	r3, #4
 800802c:	e000      	b.n	8008030 <SIMCOM_DMA_IrqHandler+0xeec>
 800802e:	2304      	movs	r3, #4
 8008030:	4a44      	ldr	r2, [pc, #272]	; (8008144 <SIMCOM_DMA_IrqHandler+0x1000>)
 8008032:	60d3      	str	r3, [r2, #12]
 8008034:	e151      	b.n	80082da <SIMCOM_DMA_IrqHandler+0x1196>
 8008036:	4b34      	ldr	r3, [pc, #208]	; (8008108 <SIMCOM_DMA_IrqHandler+0xfc4>)
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	461a      	mov	r2, r3
 800803c:	4b42      	ldr	r3, [pc, #264]	; (8008148 <SIMCOM_DMA_IrqHandler+0x1004>)
 800803e:	429a      	cmp	r2, r3
 8008040:	f240 8084 	bls.w	800814c <SIMCOM_DMA_IrqHandler+0x1008>
 8008044:	4b30      	ldr	r3, [pc, #192]	; (8008108 <SIMCOM_DMA_IrqHandler+0xfc4>)
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	4a30      	ldr	r2, [pc, #192]	; (800810c <SIMCOM_DMA_IrqHandler+0xfc8>)
 800804a:	4293      	cmp	r3, r2
 800804c:	d057      	beq.n	80080fe <SIMCOM_DMA_IrqHandler+0xfba>
 800804e:	4b2e      	ldr	r3, [pc, #184]	; (8008108 <SIMCOM_DMA_IrqHandler+0xfc4>)
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	4a2f      	ldr	r2, [pc, #188]	; (8008110 <SIMCOM_DMA_IrqHandler+0xfcc>)
 8008054:	4293      	cmp	r3, r2
 8008056:	d050      	beq.n	80080fa <SIMCOM_DMA_IrqHandler+0xfb6>
 8008058:	4b2b      	ldr	r3, [pc, #172]	; (8008108 <SIMCOM_DMA_IrqHandler+0xfc4>)
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	4a2d      	ldr	r2, [pc, #180]	; (8008114 <SIMCOM_DMA_IrqHandler+0xfd0>)
 800805e:	4293      	cmp	r3, r2
 8008060:	d049      	beq.n	80080f6 <SIMCOM_DMA_IrqHandler+0xfb2>
 8008062:	4b29      	ldr	r3, [pc, #164]	; (8008108 <SIMCOM_DMA_IrqHandler+0xfc4>)
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	4a2c      	ldr	r2, [pc, #176]	; (8008118 <SIMCOM_DMA_IrqHandler+0xfd4>)
 8008068:	4293      	cmp	r3, r2
 800806a:	d042      	beq.n	80080f2 <SIMCOM_DMA_IrqHandler+0xfae>
 800806c:	4b26      	ldr	r3, [pc, #152]	; (8008108 <SIMCOM_DMA_IrqHandler+0xfc4>)
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	4a2a      	ldr	r2, [pc, #168]	; (800811c <SIMCOM_DMA_IrqHandler+0xfd8>)
 8008072:	4293      	cmp	r3, r2
 8008074:	d03a      	beq.n	80080ec <SIMCOM_DMA_IrqHandler+0xfa8>
 8008076:	4b24      	ldr	r3, [pc, #144]	; (8008108 <SIMCOM_DMA_IrqHandler+0xfc4>)
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	4a29      	ldr	r2, [pc, #164]	; (8008120 <SIMCOM_DMA_IrqHandler+0xfdc>)
 800807c:	4293      	cmp	r3, r2
 800807e:	d032      	beq.n	80080e6 <SIMCOM_DMA_IrqHandler+0xfa2>
 8008080:	4b21      	ldr	r3, [pc, #132]	; (8008108 <SIMCOM_DMA_IrqHandler+0xfc4>)
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	4a27      	ldr	r2, [pc, #156]	; (8008124 <SIMCOM_DMA_IrqHandler+0xfe0>)
 8008086:	4293      	cmp	r3, r2
 8008088:	d02a      	beq.n	80080e0 <SIMCOM_DMA_IrqHandler+0xf9c>
 800808a:	4b1f      	ldr	r3, [pc, #124]	; (8008108 <SIMCOM_DMA_IrqHandler+0xfc4>)
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	4a26      	ldr	r2, [pc, #152]	; (8008128 <SIMCOM_DMA_IrqHandler+0xfe4>)
 8008090:	4293      	cmp	r3, r2
 8008092:	d022      	beq.n	80080da <SIMCOM_DMA_IrqHandler+0xf96>
 8008094:	4b1c      	ldr	r3, [pc, #112]	; (8008108 <SIMCOM_DMA_IrqHandler+0xfc4>)
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	4a24      	ldr	r2, [pc, #144]	; (800812c <SIMCOM_DMA_IrqHandler+0xfe8>)
 800809a:	4293      	cmp	r3, r2
 800809c:	d01a      	beq.n	80080d4 <SIMCOM_DMA_IrqHandler+0xf90>
 800809e:	4b1a      	ldr	r3, [pc, #104]	; (8008108 <SIMCOM_DMA_IrqHandler+0xfc4>)
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	4a23      	ldr	r2, [pc, #140]	; (8008130 <SIMCOM_DMA_IrqHandler+0xfec>)
 80080a4:	4293      	cmp	r3, r2
 80080a6:	d012      	beq.n	80080ce <SIMCOM_DMA_IrqHandler+0xf8a>
 80080a8:	4b17      	ldr	r3, [pc, #92]	; (8008108 <SIMCOM_DMA_IrqHandler+0xfc4>)
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	4a21      	ldr	r2, [pc, #132]	; (8008134 <SIMCOM_DMA_IrqHandler+0xff0>)
 80080ae:	4293      	cmp	r3, r2
 80080b0:	d00a      	beq.n	80080c8 <SIMCOM_DMA_IrqHandler+0xf84>
 80080b2:	4b15      	ldr	r3, [pc, #84]	; (8008108 <SIMCOM_DMA_IrqHandler+0xfc4>)
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	4a20      	ldr	r2, [pc, #128]	; (8008138 <SIMCOM_DMA_IrqHandler+0xff4>)
 80080b8:	4293      	cmp	r3, r2
 80080ba:	d102      	bne.n	80080c2 <SIMCOM_DMA_IrqHandler+0xf7e>
 80080bc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80080c0:	e01e      	b.n	8008100 <SIMCOM_DMA_IrqHandler+0xfbc>
 80080c2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80080c6:	e01b      	b.n	8008100 <SIMCOM_DMA_IrqHandler+0xfbc>
 80080c8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80080cc:	e018      	b.n	8008100 <SIMCOM_DMA_IrqHandler+0xfbc>
 80080ce:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80080d2:	e015      	b.n	8008100 <SIMCOM_DMA_IrqHandler+0xfbc>
 80080d4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80080d8:	e012      	b.n	8008100 <SIMCOM_DMA_IrqHandler+0xfbc>
 80080da:	f44f 7380 	mov.w	r3, #256	; 0x100
 80080de:	e00f      	b.n	8008100 <SIMCOM_DMA_IrqHandler+0xfbc>
 80080e0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80080e4:	e00c      	b.n	8008100 <SIMCOM_DMA_IrqHandler+0xfbc>
 80080e6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80080ea:	e009      	b.n	8008100 <SIMCOM_DMA_IrqHandler+0xfbc>
 80080ec:	f44f 7380 	mov.w	r3, #256	; 0x100
 80080f0:	e006      	b.n	8008100 <SIMCOM_DMA_IrqHandler+0xfbc>
 80080f2:	2304      	movs	r3, #4
 80080f4:	e004      	b.n	8008100 <SIMCOM_DMA_IrqHandler+0xfbc>
 80080f6:	2304      	movs	r3, #4
 80080f8:	e002      	b.n	8008100 <SIMCOM_DMA_IrqHandler+0xfbc>
 80080fa:	2304      	movs	r3, #4
 80080fc:	e000      	b.n	8008100 <SIMCOM_DMA_IrqHandler+0xfbc>
 80080fe:	2304      	movs	r3, #4
 8008100:	4a10      	ldr	r2, [pc, #64]	; (8008144 <SIMCOM_DMA_IrqHandler+0x1000>)
 8008102:	6093      	str	r3, [r2, #8]
 8008104:	e0e9      	b.n	80082da <SIMCOM_DMA_IrqHandler+0x1196>
 8008106:	bf00      	nop
 8008108:	2000030c 	.word	0x2000030c
 800810c:	40026010 	.word	0x40026010
 8008110:	40026410 	.word	0x40026410
 8008114:	40026070 	.word	0x40026070
 8008118:	40026470 	.word	0x40026470
 800811c:	40026028 	.word	0x40026028
 8008120:	40026428 	.word	0x40026428
 8008124:	40026088 	.word	0x40026088
 8008128:	40026488 	.word	0x40026488
 800812c:	40026040 	.word	0x40026040
 8008130:	40026440 	.word	0x40026440
 8008134:	400260a0 	.word	0x400260a0
 8008138:	400264a0 	.word	0x400264a0
 800813c:	40026000 	.word	0x40026000
 8008140:	40026458 	.word	0x40026458
 8008144:	40026400 	.word	0x40026400
 8008148:	400260b8 	.word	0x400260b8
 800814c:	4b66      	ldr	r3, [pc, #408]	; (80082e8 <SIMCOM_DMA_IrqHandler+0x11a4>)
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	461a      	mov	r2, r3
 8008152:	4b66      	ldr	r3, [pc, #408]	; (80082ec <SIMCOM_DMA_IrqHandler+0x11a8>)
 8008154:	429a      	cmp	r2, r3
 8008156:	d960      	bls.n	800821a <SIMCOM_DMA_IrqHandler+0x10d6>
 8008158:	4b63      	ldr	r3, [pc, #396]	; (80082e8 <SIMCOM_DMA_IrqHandler+0x11a4>)
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	4a64      	ldr	r2, [pc, #400]	; (80082f0 <SIMCOM_DMA_IrqHandler+0x11ac>)
 800815e:	4293      	cmp	r3, r2
 8008160:	d057      	beq.n	8008212 <SIMCOM_DMA_IrqHandler+0x10ce>
 8008162:	4b61      	ldr	r3, [pc, #388]	; (80082e8 <SIMCOM_DMA_IrqHandler+0x11a4>)
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	4a63      	ldr	r2, [pc, #396]	; (80082f4 <SIMCOM_DMA_IrqHandler+0x11b0>)
 8008168:	4293      	cmp	r3, r2
 800816a:	d050      	beq.n	800820e <SIMCOM_DMA_IrqHandler+0x10ca>
 800816c:	4b5e      	ldr	r3, [pc, #376]	; (80082e8 <SIMCOM_DMA_IrqHandler+0x11a4>)
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	4a61      	ldr	r2, [pc, #388]	; (80082f8 <SIMCOM_DMA_IrqHandler+0x11b4>)
 8008172:	4293      	cmp	r3, r2
 8008174:	d049      	beq.n	800820a <SIMCOM_DMA_IrqHandler+0x10c6>
 8008176:	4b5c      	ldr	r3, [pc, #368]	; (80082e8 <SIMCOM_DMA_IrqHandler+0x11a4>)
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	4a60      	ldr	r2, [pc, #384]	; (80082fc <SIMCOM_DMA_IrqHandler+0x11b8>)
 800817c:	4293      	cmp	r3, r2
 800817e:	d042      	beq.n	8008206 <SIMCOM_DMA_IrqHandler+0x10c2>
 8008180:	4b59      	ldr	r3, [pc, #356]	; (80082e8 <SIMCOM_DMA_IrqHandler+0x11a4>)
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	4a5e      	ldr	r2, [pc, #376]	; (8008300 <SIMCOM_DMA_IrqHandler+0x11bc>)
 8008186:	4293      	cmp	r3, r2
 8008188:	d03a      	beq.n	8008200 <SIMCOM_DMA_IrqHandler+0x10bc>
 800818a:	4b57      	ldr	r3, [pc, #348]	; (80082e8 <SIMCOM_DMA_IrqHandler+0x11a4>)
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	4a5d      	ldr	r2, [pc, #372]	; (8008304 <SIMCOM_DMA_IrqHandler+0x11c0>)
 8008190:	4293      	cmp	r3, r2
 8008192:	d032      	beq.n	80081fa <SIMCOM_DMA_IrqHandler+0x10b6>
 8008194:	4b54      	ldr	r3, [pc, #336]	; (80082e8 <SIMCOM_DMA_IrqHandler+0x11a4>)
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	4a5b      	ldr	r2, [pc, #364]	; (8008308 <SIMCOM_DMA_IrqHandler+0x11c4>)
 800819a:	4293      	cmp	r3, r2
 800819c:	d02a      	beq.n	80081f4 <SIMCOM_DMA_IrqHandler+0x10b0>
 800819e:	4b52      	ldr	r3, [pc, #328]	; (80082e8 <SIMCOM_DMA_IrqHandler+0x11a4>)
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	4a5a      	ldr	r2, [pc, #360]	; (800830c <SIMCOM_DMA_IrqHandler+0x11c8>)
 80081a4:	4293      	cmp	r3, r2
 80081a6:	d022      	beq.n	80081ee <SIMCOM_DMA_IrqHandler+0x10aa>
 80081a8:	4b4f      	ldr	r3, [pc, #316]	; (80082e8 <SIMCOM_DMA_IrqHandler+0x11a4>)
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	4a58      	ldr	r2, [pc, #352]	; (8008310 <SIMCOM_DMA_IrqHandler+0x11cc>)
 80081ae:	4293      	cmp	r3, r2
 80081b0:	d01a      	beq.n	80081e8 <SIMCOM_DMA_IrqHandler+0x10a4>
 80081b2:	4b4d      	ldr	r3, [pc, #308]	; (80082e8 <SIMCOM_DMA_IrqHandler+0x11a4>)
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	4a57      	ldr	r2, [pc, #348]	; (8008314 <SIMCOM_DMA_IrqHandler+0x11d0>)
 80081b8:	4293      	cmp	r3, r2
 80081ba:	d012      	beq.n	80081e2 <SIMCOM_DMA_IrqHandler+0x109e>
 80081bc:	4b4a      	ldr	r3, [pc, #296]	; (80082e8 <SIMCOM_DMA_IrqHandler+0x11a4>)
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	4a55      	ldr	r2, [pc, #340]	; (8008318 <SIMCOM_DMA_IrqHandler+0x11d4>)
 80081c2:	4293      	cmp	r3, r2
 80081c4:	d00a      	beq.n	80081dc <SIMCOM_DMA_IrqHandler+0x1098>
 80081c6:	4b48      	ldr	r3, [pc, #288]	; (80082e8 <SIMCOM_DMA_IrqHandler+0x11a4>)
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	4a54      	ldr	r2, [pc, #336]	; (800831c <SIMCOM_DMA_IrqHandler+0x11d8>)
 80081cc:	4293      	cmp	r3, r2
 80081ce:	d102      	bne.n	80081d6 <SIMCOM_DMA_IrqHandler+0x1092>
 80081d0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80081d4:	e01e      	b.n	8008214 <SIMCOM_DMA_IrqHandler+0x10d0>
 80081d6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80081da:	e01b      	b.n	8008214 <SIMCOM_DMA_IrqHandler+0x10d0>
 80081dc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80081e0:	e018      	b.n	8008214 <SIMCOM_DMA_IrqHandler+0x10d0>
 80081e2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80081e6:	e015      	b.n	8008214 <SIMCOM_DMA_IrqHandler+0x10d0>
 80081e8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80081ec:	e012      	b.n	8008214 <SIMCOM_DMA_IrqHandler+0x10d0>
 80081ee:	f44f 7380 	mov.w	r3, #256	; 0x100
 80081f2:	e00f      	b.n	8008214 <SIMCOM_DMA_IrqHandler+0x10d0>
 80081f4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80081f8:	e00c      	b.n	8008214 <SIMCOM_DMA_IrqHandler+0x10d0>
 80081fa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80081fe:	e009      	b.n	8008214 <SIMCOM_DMA_IrqHandler+0x10d0>
 8008200:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008204:	e006      	b.n	8008214 <SIMCOM_DMA_IrqHandler+0x10d0>
 8008206:	2304      	movs	r3, #4
 8008208:	e004      	b.n	8008214 <SIMCOM_DMA_IrqHandler+0x10d0>
 800820a:	2304      	movs	r3, #4
 800820c:	e002      	b.n	8008214 <SIMCOM_DMA_IrqHandler+0x10d0>
 800820e:	2304      	movs	r3, #4
 8008210:	e000      	b.n	8008214 <SIMCOM_DMA_IrqHandler+0x10d0>
 8008212:	2304      	movs	r3, #4
 8008214:	4a42      	ldr	r2, [pc, #264]	; (8008320 <SIMCOM_DMA_IrqHandler+0x11dc>)
 8008216:	60d3      	str	r3, [r2, #12]
 8008218:	e05f      	b.n	80082da <SIMCOM_DMA_IrqHandler+0x1196>
 800821a:	4b33      	ldr	r3, [pc, #204]	; (80082e8 <SIMCOM_DMA_IrqHandler+0x11a4>)
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	4a34      	ldr	r2, [pc, #208]	; (80082f0 <SIMCOM_DMA_IrqHandler+0x11ac>)
 8008220:	4293      	cmp	r3, r2
 8008222:	d057      	beq.n	80082d4 <SIMCOM_DMA_IrqHandler+0x1190>
 8008224:	4b30      	ldr	r3, [pc, #192]	; (80082e8 <SIMCOM_DMA_IrqHandler+0x11a4>)
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	4a32      	ldr	r2, [pc, #200]	; (80082f4 <SIMCOM_DMA_IrqHandler+0x11b0>)
 800822a:	4293      	cmp	r3, r2
 800822c:	d050      	beq.n	80082d0 <SIMCOM_DMA_IrqHandler+0x118c>
 800822e:	4b2e      	ldr	r3, [pc, #184]	; (80082e8 <SIMCOM_DMA_IrqHandler+0x11a4>)
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	4a31      	ldr	r2, [pc, #196]	; (80082f8 <SIMCOM_DMA_IrqHandler+0x11b4>)
 8008234:	4293      	cmp	r3, r2
 8008236:	d049      	beq.n	80082cc <SIMCOM_DMA_IrqHandler+0x1188>
 8008238:	4b2b      	ldr	r3, [pc, #172]	; (80082e8 <SIMCOM_DMA_IrqHandler+0x11a4>)
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	4a2f      	ldr	r2, [pc, #188]	; (80082fc <SIMCOM_DMA_IrqHandler+0x11b8>)
 800823e:	4293      	cmp	r3, r2
 8008240:	d042      	beq.n	80082c8 <SIMCOM_DMA_IrqHandler+0x1184>
 8008242:	4b29      	ldr	r3, [pc, #164]	; (80082e8 <SIMCOM_DMA_IrqHandler+0x11a4>)
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	4a2e      	ldr	r2, [pc, #184]	; (8008300 <SIMCOM_DMA_IrqHandler+0x11bc>)
 8008248:	4293      	cmp	r3, r2
 800824a:	d03a      	beq.n	80082c2 <SIMCOM_DMA_IrqHandler+0x117e>
 800824c:	4b26      	ldr	r3, [pc, #152]	; (80082e8 <SIMCOM_DMA_IrqHandler+0x11a4>)
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	4a2c      	ldr	r2, [pc, #176]	; (8008304 <SIMCOM_DMA_IrqHandler+0x11c0>)
 8008252:	4293      	cmp	r3, r2
 8008254:	d032      	beq.n	80082bc <SIMCOM_DMA_IrqHandler+0x1178>
 8008256:	4b24      	ldr	r3, [pc, #144]	; (80082e8 <SIMCOM_DMA_IrqHandler+0x11a4>)
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	4a2b      	ldr	r2, [pc, #172]	; (8008308 <SIMCOM_DMA_IrqHandler+0x11c4>)
 800825c:	4293      	cmp	r3, r2
 800825e:	d02a      	beq.n	80082b6 <SIMCOM_DMA_IrqHandler+0x1172>
 8008260:	4b21      	ldr	r3, [pc, #132]	; (80082e8 <SIMCOM_DMA_IrqHandler+0x11a4>)
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	4a29      	ldr	r2, [pc, #164]	; (800830c <SIMCOM_DMA_IrqHandler+0x11c8>)
 8008266:	4293      	cmp	r3, r2
 8008268:	d022      	beq.n	80082b0 <SIMCOM_DMA_IrqHandler+0x116c>
 800826a:	4b1f      	ldr	r3, [pc, #124]	; (80082e8 <SIMCOM_DMA_IrqHandler+0x11a4>)
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	4a28      	ldr	r2, [pc, #160]	; (8008310 <SIMCOM_DMA_IrqHandler+0x11cc>)
 8008270:	4293      	cmp	r3, r2
 8008272:	d01a      	beq.n	80082aa <SIMCOM_DMA_IrqHandler+0x1166>
 8008274:	4b1c      	ldr	r3, [pc, #112]	; (80082e8 <SIMCOM_DMA_IrqHandler+0x11a4>)
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	4a26      	ldr	r2, [pc, #152]	; (8008314 <SIMCOM_DMA_IrqHandler+0x11d0>)
 800827a:	4293      	cmp	r3, r2
 800827c:	d012      	beq.n	80082a4 <SIMCOM_DMA_IrqHandler+0x1160>
 800827e:	4b1a      	ldr	r3, [pc, #104]	; (80082e8 <SIMCOM_DMA_IrqHandler+0x11a4>)
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	4a25      	ldr	r2, [pc, #148]	; (8008318 <SIMCOM_DMA_IrqHandler+0x11d4>)
 8008284:	4293      	cmp	r3, r2
 8008286:	d00a      	beq.n	800829e <SIMCOM_DMA_IrqHandler+0x115a>
 8008288:	4b17      	ldr	r3, [pc, #92]	; (80082e8 <SIMCOM_DMA_IrqHandler+0x11a4>)
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	4a23      	ldr	r2, [pc, #140]	; (800831c <SIMCOM_DMA_IrqHandler+0x11d8>)
 800828e:	4293      	cmp	r3, r2
 8008290:	d102      	bne.n	8008298 <SIMCOM_DMA_IrqHandler+0x1154>
 8008292:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8008296:	e01e      	b.n	80082d6 <SIMCOM_DMA_IrqHandler+0x1192>
 8008298:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800829c:	e01b      	b.n	80082d6 <SIMCOM_DMA_IrqHandler+0x1192>
 800829e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80082a2:	e018      	b.n	80082d6 <SIMCOM_DMA_IrqHandler+0x1192>
 80082a4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80082a8:	e015      	b.n	80082d6 <SIMCOM_DMA_IrqHandler+0x1192>
 80082aa:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80082ae:	e012      	b.n	80082d6 <SIMCOM_DMA_IrqHandler+0x1192>
 80082b0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80082b4:	e00f      	b.n	80082d6 <SIMCOM_DMA_IrqHandler+0x1192>
 80082b6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80082ba:	e00c      	b.n	80082d6 <SIMCOM_DMA_IrqHandler+0x1192>
 80082bc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80082c0:	e009      	b.n	80082d6 <SIMCOM_DMA_IrqHandler+0x1192>
 80082c2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80082c6:	e006      	b.n	80082d6 <SIMCOM_DMA_IrqHandler+0x1192>
 80082c8:	2304      	movs	r3, #4
 80082ca:	e004      	b.n	80082d6 <SIMCOM_DMA_IrqHandler+0x1192>
 80082cc:	2304      	movs	r3, #4
 80082ce:	e002      	b.n	80082d6 <SIMCOM_DMA_IrqHandler+0x1192>
 80082d0:	2304      	movs	r3, #4
 80082d2:	e000      	b.n	80082d6 <SIMCOM_DMA_IrqHandler+0x1192>
 80082d4:	2304      	movs	r3, #4
 80082d6:	4a12      	ldr	r2, [pc, #72]	; (8008320 <SIMCOM_DMA_IrqHandler+0x11dc>)
 80082d8:	6093      	str	r3, [r2, #8]
        HAL_UART_Receive_DMA(&huart1, (uint8_t*) SIMCOM_DMA_RX, SIMCOM_DMA_RX_SZ);
 80082da:	2280      	movs	r2, #128	; 0x80
 80082dc:	4911      	ldr	r1, [pc, #68]	; (8008324 <SIMCOM_DMA_IrqHandler+0x11e0>)
 80082de:	4812      	ldr	r0, [pc, #72]	; (8008328 <SIMCOM_DMA_IrqHandler+0x11e4>)
 80082e0:	f7fd ffc4 	bl	800626c <HAL_UART_Receive_DMA>
}
 80082e4:	bf00      	nop
 80082e6:	bd80      	pop	{r7, pc}
 80082e8:	2000030c 	.word	0x2000030c
 80082ec:	40026058 	.word	0x40026058
 80082f0:	40026010 	.word	0x40026010
 80082f4:	40026410 	.word	0x40026410
 80082f8:	40026070 	.word	0x40026070
 80082fc:	40026470 	.word	0x40026470
 8008300:	40026028 	.word	0x40026028
 8008304:	40026428 	.word	0x40026428
 8008308:	40026088 	.word	0x40026088
 800830c:	40026488 	.word	0x40026488
 8008310:	40026040 	.word	0x40026040
 8008314:	40026440 	.word	0x40026440
 8008318:	400260a0 	.word	0x400260a0
 800831c:	400264a0 	.word	0x400264a0
 8008320:	40026000 	.word	0x40026000
 8008324:	2000021c 	.word	0x2000021c
 8008328:	2000036c 	.word	0x2000036c

0800832c <SIMCOM_DMA_Init>:

void SIMCOM_DMA_Init(void) {
 800832c:	b580      	push	{r7, lr}
 800832e:	af00      	add	r7, sp, #0
    __HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);        // enable idle line interrupt
 8008330:	4b0f      	ldr	r3, [pc, #60]	; (8008370 <SIMCOM_DMA_Init+0x44>)
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	68da      	ldr	r2, [r3, #12]
 8008336:	4b0e      	ldr	r3, [pc, #56]	; (8008370 <SIMCOM_DMA_Init+0x44>)
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	f042 0210 	orr.w	r2, r2, #16
 800833e:	60da      	str	r2, [r3, #12]
    __HAL_DMA_ENABLE_IT(&hdma_usart1_rx, DMA_IT_TC);    // enable DMA Tx cplt interrupt
 8008340:	4b0c      	ldr	r3, [pc, #48]	; (8008374 <SIMCOM_DMA_Init+0x48>)
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	681a      	ldr	r2, [r3, #0]
 8008346:	4b0b      	ldr	r3, [pc, #44]	; (8008374 <SIMCOM_DMA_Init+0x48>)
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	f042 0210 	orr.w	r2, r2, #16
 800834e:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE_IT(&hdma_usart1_rx, DMA_IT_HT);    // enable half complete interrupt
 8008350:	4b08      	ldr	r3, [pc, #32]	; (8008374 <SIMCOM_DMA_Init+0x48>)
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	681a      	ldr	r2, [r3, #0]
 8008356:	4b07      	ldr	r3, [pc, #28]	; (8008374 <SIMCOM_DMA_Init+0x48>)
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	f042 0208 	orr.w	r2, r2, #8
 800835e:	601a      	str	r2, [r3, #0]

    /* Start DMA transfer */
    HAL_UART_Receive_DMA(&huart1, (uint8_t*) SIMCOM_DMA_RX, SIMCOM_DMA_RX_SZ);
 8008360:	2280      	movs	r2, #128	; 0x80
 8008362:	4905      	ldr	r1, [pc, #20]	; (8008378 <SIMCOM_DMA_Init+0x4c>)
 8008364:	4802      	ldr	r0, [pc, #8]	; (8008370 <SIMCOM_DMA_Init+0x44>)
 8008366:	f7fd ff81 	bl	800626c <HAL_UART_Receive_DMA>
}
 800836a:	bf00      	nop
 800836c:	bd80      	pop	{r7, pc}
 800836e:	bf00      	nop
 8008370:	2000036c 	.word	0x2000036c
 8008374:	2000030c 	.word	0x2000030c
 8008378:	2000021c 	.word	0x2000021c

0800837c <SIMCOM_Check_Buffer>:

static void SIMCOM_Check_Buffer(void) {
 800837c:	b580      	push	{r7, lr}
 800837e:	b082      	sub	sp, #8
 8008380:	af00      	add	r7, sp, #0
    static size_t old_pos;
    size_t pos;

    /* Calculate current position in buffer */
    pos = SIMCOM_DMA_RX_SZ - __HAL_DMA_GET_COUNTER(&hdma_usart1_rx);
 8008382:	4b1e      	ldr	r3, [pc, #120]	; (80083fc <SIMCOM_Check_Buffer+0x80>)
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	685b      	ldr	r3, [r3, #4]
 8008388:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 800838c:	607b      	str	r3, [r7, #4]
    if (pos != old_pos) { /* Check change in received data */
 800838e:	4b1c      	ldr	r3, [pc, #112]	; (8008400 <SIMCOM_Check_Buffer+0x84>)
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	687a      	ldr	r2, [r7, #4]
 8008394:	429a      	cmp	r2, r3
 8008396:	d023      	beq.n	80083e0 <SIMCOM_Check_Buffer+0x64>
        if (pos > old_pos) { /* Current position is over previous one */
 8008398:	4b19      	ldr	r3, [pc, #100]	; (8008400 <SIMCOM_Check_Buffer+0x84>)
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	687a      	ldr	r2, [r7, #4]
 800839e:	429a      	cmp	r2, r3
 80083a0:	d90b      	bls.n	80083ba <SIMCOM_Check_Buffer+0x3e>
            /* We are in "linear" mode */
            /* Process data directly by subtracting "pointers" */
            SIMCOM_Fill_Buffer(&SIMCOM_DMA_RX[old_pos], pos - old_pos);
 80083a2:	4b17      	ldr	r3, [pc, #92]	; (8008400 <SIMCOM_Check_Buffer+0x84>)
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	4a17      	ldr	r2, [pc, #92]	; (8008404 <SIMCOM_Check_Buffer+0x88>)
 80083a8:	1898      	adds	r0, r3, r2
 80083aa:	4b15      	ldr	r3, [pc, #84]	; (8008400 <SIMCOM_Check_Buffer+0x84>)
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	687a      	ldr	r2, [r7, #4]
 80083b0:	1ad3      	subs	r3, r2, r3
 80083b2:	4619      	mov	r1, r3
 80083b4:	f000 f828 	bl	8008408 <SIMCOM_Fill_Buffer>
 80083b8:	e012      	b.n	80083e0 <SIMCOM_Check_Buffer+0x64>
        } else {
            /* We are in "overflow" mode */
            /* First process data to the end of buffer */
            SIMCOM_Fill_Buffer(&SIMCOM_DMA_RX[old_pos], SIMCOM_DMA_RX_SZ - old_pos);
 80083ba:	4b11      	ldr	r3, [pc, #68]	; (8008400 <SIMCOM_Check_Buffer+0x84>)
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	4a11      	ldr	r2, [pc, #68]	; (8008404 <SIMCOM_Check_Buffer+0x88>)
 80083c0:	441a      	add	r2, r3
 80083c2:	4b0f      	ldr	r3, [pc, #60]	; (8008400 <SIMCOM_Check_Buffer+0x84>)
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 80083ca:	4619      	mov	r1, r3
 80083cc:	4610      	mov	r0, r2
 80083ce:	f000 f81b 	bl	8008408 <SIMCOM_Fill_Buffer>
            /* Check and continue with beginning of buffer */
            if (pos > 0) {
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d003      	beq.n	80083e0 <SIMCOM_Check_Buffer+0x64>
                SIMCOM_Fill_Buffer(&SIMCOM_DMA_RX[0], pos);
 80083d8:	6879      	ldr	r1, [r7, #4]
 80083da:	480a      	ldr	r0, [pc, #40]	; (8008404 <SIMCOM_Check_Buffer+0x88>)
 80083dc:	f000 f814 	bl	8008408 <SIMCOM_Fill_Buffer>
            }
        }
    }
    old_pos = pos; /* Save current position as old */
 80083e0:	4a07      	ldr	r2, [pc, #28]	; (8008400 <SIMCOM_Check_Buffer+0x84>)
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	6013      	str	r3, [r2, #0]

    /* Check and manually update if we reached end of buffer */
    if (old_pos == SIMCOM_DMA_RX_SZ) {
 80083e6:	4b06      	ldr	r3, [pc, #24]	; (8008400 <SIMCOM_Check_Buffer+0x84>)
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	2b80      	cmp	r3, #128	; 0x80
 80083ec:	d102      	bne.n	80083f4 <SIMCOM_Check_Buffer+0x78>
        old_pos = 0;
 80083ee:	4b04      	ldr	r3, [pc, #16]	; (8008400 <SIMCOM_Check_Buffer+0x84>)
 80083f0:	2200      	movs	r2, #0
 80083f2:	601a      	str	r2, [r3, #0]
    }
}
 80083f4:	bf00      	nop
 80083f6:	3708      	adds	r7, #8
 80083f8:	46bd      	mov	sp, r7
 80083fa:	bd80      	pop	{r7, pc}
 80083fc:	2000030c 	.word	0x2000030c
 8008400:	200002a0 	.word	0x200002a0
 8008404:	2000021c 	.word	0x2000021c

08008408 <SIMCOM_Fill_Buffer>:

static void SIMCOM_Fill_Buffer(const void *data, size_t len) {
 8008408:	b580      	push	{r7, lr}
 800840a:	b082      	sub	sp, #8
 800840c:	af00      	add	r7, sp, #0
 800840e:	6078      	str	r0, [r7, #4]
 8008410:	6039      	str	r1, [r7, #0]
    /* Write data to buffer */
    memcpy(&SIMCOM_UART_RX[simcom_write], data, len);
 8008412:	4b09      	ldr	r3, [pc, #36]	; (8008438 <SIMCOM_Fill_Buffer+0x30>)
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	4a09      	ldr	r2, [pc, #36]	; (800843c <SIMCOM_Fill_Buffer+0x34>)
 8008418:	4413      	add	r3, r2
 800841a:	683a      	ldr	r2, [r7, #0]
 800841c:	6879      	ldr	r1, [r7, #4]
 800841e:	4618      	mov	r0, r3
 8008420:	f002 f879 	bl	800a516 <memcpy>
    simcom_write += len;
 8008424:	4b04      	ldr	r3, [pc, #16]	; (8008438 <SIMCOM_Fill_Buffer+0x30>)
 8008426:	681a      	ldr	r2, [r3, #0]
 8008428:	683b      	ldr	r3, [r7, #0]
 800842a:	4413      	add	r3, r2
 800842c:	4a02      	ldr	r2, [pc, #8]	; (8008438 <SIMCOM_Fill_Buffer+0x30>)
 800842e:	6013      	str	r3, [r2, #0]
}
 8008430:	bf00      	nop
 8008432:	3708      	adds	r7, #8
 8008434:	46bd      	mov	sp, r7
 8008436:	bd80      	pop	{r7, pc}
 8008438:	2000029c 	.word	0x2000029c
 800843c:	200003f8 	.word	0x200003f8

08008440 <SIMCOM_Reset_Buffer>:

void SIMCOM_Reset_Buffer(void) {
 8008440:	b580      	push	{r7, lr}
 8008442:	af00      	add	r7, sp, #0
    // clear rx buffer
    memset(SIMCOM_UART_RX, 0x00, simcom_write);
 8008444:	4b05      	ldr	r3, [pc, #20]	; (800845c <SIMCOM_Reset_Buffer+0x1c>)
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	461a      	mov	r2, r3
 800844a:	2100      	movs	r1, #0
 800844c:	4804      	ldr	r0, [pc, #16]	; (8008460 <SIMCOM_Reset_Buffer+0x20>)
 800844e:	f002 f86d 	bl	800a52c <memset>
    simcom_write = 0;
 8008452:	4b02      	ldr	r3, [pc, #8]	; (800845c <SIMCOM_Reset_Buffer+0x1c>)
 8008454:	2200      	movs	r2, #0
 8008456:	601a      	str	r2, [r3, #0]
}
 8008458:	bf00      	nop
 800845a:	bd80      	pop	{r7, pc}
 800845c:	2000029c 	.word	0x2000029c
 8008460:	200003f8 	.word	0x200003f8

08008464 <SIMCOM_Transmit>:

uint8_t SIMCOM_Transmit(char *pData, uint16_t Size) {
 8008464:	b580      	push	{r7, lr}
 8008466:	b082      	sub	sp, #8
 8008468:	af00      	add	r7, sp, #0
 800846a:	6078      	str	r0, [r7, #4]
 800846c:	460b      	mov	r3, r1
 800846e:	807b      	strh	r3, [r7, #2]
    SIMCOM_Reset_Buffer();
 8008470:	f7ff ffe6 	bl	8008440 <SIMCOM_Reset_Buffer>

    return (HAL_UART_Transmit(&huart1, (uint8_t*) pData, Size, HAL_MAX_DELAY) == HAL_OK);
 8008474:	887a      	ldrh	r2, [r7, #2]
 8008476:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800847a:	6879      	ldr	r1, [r7, #4]
 800847c:	4806      	ldr	r0, [pc, #24]	; (8008498 <SIMCOM_Transmit+0x34>)
 800847e:	f7fd fe5c 	bl	800613a <HAL_UART_Transmit>
 8008482:	4603      	mov	r3, r0
 8008484:	2b00      	cmp	r3, #0
 8008486:	bf0c      	ite	eq
 8008488:	2301      	moveq	r3, #1
 800848a:	2300      	movne	r3, #0
 800848c:	b2db      	uxtb	r3, r3
}
 800848e:	4618      	mov	r0, r3
 8008490:	3708      	adds	r7, #8
 8008492:	46bd      	mov	sp, r7
 8008494:	bd80      	pop	{r7, pc}
 8008496:	bf00      	nop
 8008498:	2000036c 	.word	0x2000036c

0800849c <AT_CommandEchoMode>:
static void AT_ParseText(const char *ptr, uint8_t *cnt, char *text, uint8_t size);
static int32_t AT_ParseNumber(const char *ptr, uint8_t *cnt);
//static float AT_ParseFloat(const char *ptr, uint8_t *cnt);

/* Public functions implementation --------------------------------------------*/
SIMCOM_RESULT AT_CommandEchoMode(uint8_t state) {
 800849c:	b580      	push	{r7, lr}
 800849e:	b084      	sub	sp, #16
 80084a0:	af00      	add	r7, sp, #0
 80084a2:	4603      	mov	r3, r0
 80084a4:	71fb      	strb	r3, [r7, #7]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 80084a6:	2300      	movs	r3, #0
 80084a8:	73fb      	strb	r3, [r7, #15]
    char cmd[6];

    Simcom_Lock();
 80084aa:	f001 faf8 	bl	8009a9e <Simcom_Lock>
    // Write
    sprintf(cmd, "ATE%d\r", state);
 80084ae:	79fa      	ldrb	r2, [r7, #7]
 80084b0:	f107 0308 	add.w	r3, r7, #8
 80084b4:	490a      	ldr	r1, [pc, #40]	; (80084e0 <AT_CommandEchoMode+0x44>)
 80084b6:	4618      	mov	r0, r3
 80084b8:	f002 f840 	bl	800a53c <siprintf>
    p = AT_CmdWrite(cmd, 500, NULL);
 80084bc:	f107 0308 	add.w	r3, r7, #8
 80084c0:	2200      	movs	r2, #0
 80084c2:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80084c6:	4618      	mov	r0, r3
 80084c8:	f000 feea 	bl	80092a0 <AT_CmdWrite>
 80084cc:	4603      	mov	r3, r0
 80084ce:	73fb      	strb	r3, [r7, #15]
    Simcom_Unlock();
 80084d0:	f001 faec 	bl	8009aac <Simcom_Unlock>

    return p;
 80084d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80084d8:	4618      	mov	r0, r3
 80084da:	3710      	adds	r7, #16
 80084dc:	46bd      	mov	sp, r7
 80084de:	bd80      	pop	{r7, pc}
 80084e0:	0800b130 	.word	0x0800b130
 80084e4:	00000000 	.word	0x00000000

080084e8 <AT_SignalQualityReport>:

SIMCOM_RESULT AT_SignalQualityReport(at_csq_t *signal) {
 80084e8:	b590      	push	{r4, r7, lr}
 80084ea:	b087      	sub	sp, #28
 80084ec:	af00      	add	r7, sp, #0
 80084ee:	6078      	str	r0, [r7, #4]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 80084f0:	2300      	movs	r3, #0
 80084f2:	75fb      	strb	r3, [r7, #23]
    uint8_t cnt, len = 0;
 80084f4:	2300      	movs	r3, #0
 80084f6:	75bb      	strb	r3, [r7, #22]
    char *str = NULL;
 80084f8:	2300      	movs	r3, #0
 80084fa:	60bb      	str	r3, [r7, #8]
    float dBm;

    Simcom_Lock();
 80084fc:	f001 facf 	bl	8009a9e <Simcom_Lock>
    // Read
    p = AT_CmdRead("AT+CSQ\r", 500, "+CSQ: ", &str);
 8008500:	f107 0308 	add.w	r3, r7, #8
 8008504:	4a48      	ldr	r2, [pc, #288]	; (8008628 <AT_SignalQualityReport+0x140>)
 8008506:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800850a:	4848      	ldr	r0, [pc, #288]	; (800862c <AT_SignalQualityReport+0x144>)
 800850c:	f000 fee6 	bl	80092dc <AT_CmdRead>
 8008510:	4603      	mov	r3, r0
 8008512:	75fb      	strb	r3, [r7, #23]
    if (p > 0) {
 8008514:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008518:	2b00      	cmp	r3, #0
 800851a:	dd77      	ble.n	800860c <AT_SignalQualityReport+0x124>
        signal->rssi = AT_ParseNumber(&str[len], &cnt);
 800851c:	68ba      	ldr	r2, [r7, #8]
 800851e:	7dbb      	ldrb	r3, [r7, #22]
 8008520:	4413      	add	r3, r2
 8008522:	f107 020f 	add.w	r2, r7, #15
 8008526:	4611      	mov	r1, r2
 8008528:	4618      	mov	r0, r3
 800852a:	f000 ff59 	bl	80093e0 <AT_ParseNumber>
 800852e:	4603      	mov	r3, r0
 8008530:	b2da      	uxtb	r2, r3
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	701a      	strb	r2, [r3, #0]
        len += cnt + 1;
 8008536:	7bfa      	ldrb	r2, [r7, #15]
 8008538:	7dbb      	ldrb	r3, [r7, #22]
 800853a:	4413      	add	r3, r2
 800853c:	b2db      	uxtb	r3, r3
 800853e:	3301      	adds	r3, #1
 8008540:	75bb      	strb	r3, [r7, #22]
        signal->ber = AT_ParseNumber(&str[len], NULL);
 8008542:	68ba      	ldr	r2, [r7, #8]
 8008544:	7dbb      	ldrb	r3, [r7, #22]
 8008546:	4413      	add	r3, r2
 8008548:	2100      	movs	r1, #0
 800854a:	4618      	mov	r0, r3
 800854c:	f000 ff48 	bl	80093e0 <AT_ParseNumber>
 8008550:	4603      	mov	r3, r0
 8008552:	b2da      	uxtb	r2, r3
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	705a      	strb	r2, [r3, #1]

        // Formatting
        {
            // Handle not detectable value
            if (signal->rssi > 31) {
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	781b      	ldrb	r3, [r3, #0]
 800855c:	2b1f      	cmp	r3, #31
 800855e:	d902      	bls.n	8008566 <AT_SignalQualityReport+0x7e>
                signal->rssi = 0;
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	2200      	movs	r2, #0
 8008564:	701a      	strb	r2, [r3, #0]
            }

            // Scale RSSI to dBm
            dBm = (signal->rssi * 63.0 / 31.0) - 115.0;
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	781b      	ldrb	r3, [r3, #0]
 800856a:	4618      	mov	r0, r3
 800856c:	f7f8 f812 	bl	8000594 <__aeabi_i2d>
 8008570:	f04f 0200 	mov.w	r2, #0
 8008574:	4b2e      	ldr	r3, [pc, #184]	; (8008630 <AT_SignalQualityReport+0x148>)
 8008576:	f7f8 f877 	bl	8000668 <__aeabi_dmul>
 800857a:	4603      	mov	r3, r0
 800857c:	460c      	mov	r4, r1
 800857e:	4618      	mov	r0, r3
 8008580:	4621      	mov	r1, r4
 8008582:	f04f 0200 	mov.w	r2, #0
 8008586:	4b2b      	ldr	r3, [pc, #172]	; (8008634 <AT_SignalQualityReport+0x14c>)
 8008588:	f7f8 f998 	bl	80008bc <__aeabi_ddiv>
 800858c:	4603      	mov	r3, r0
 800858e:	460c      	mov	r4, r1
 8008590:	4618      	mov	r0, r3
 8008592:	4621      	mov	r1, r4
 8008594:	a322      	add	r3, pc, #136	; (adr r3, 8008620 <AT_SignalQualityReport+0x138>)
 8008596:	e9d3 2300 	ldrd	r2, r3, [r3]
 800859a:	f7f7 fead 	bl	80002f8 <__aeabi_dsub>
 800859e:	4603      	mov	r3, r0
 80085a0:	460c      	mov	r4, r1
 80085a2:	4618      	mov	r0, r3
 80085a4:	4621      	mov	r1, r4
 80085a6:	f7f8 fa91 	bl	8000acc <__aeabi_d2f>
 80085aa:	4603      	mov	r3, r0
 80085ac:	613b      	str	r3, [r7, #16]
            // Scale dBm to percentage
            signal->percent = (dBm + 115.0) * 100.0 / 63.0;
 80085ae:	6938      	ldr	r0, [r7, #16]
 80085b0:	f7f8 f802 	bl	80005b8 <__aeabi_f2d>
 80085b4:	a31a      	add	r3, pc, #104	; (adr r3, 8008620 <AT_SignalQualityReport+0x138>)
 80085b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085ba:	f7f7 fe9f 	bl	80002fc <__adddf3>
 80085be:	4603      	mov	r3, r0
 80085c0:	460c      	mov	r4, r1
 80085c2:	4618      	mov	r0, r3
 80085c4:	4621      	mov	r1, r4
 80085c6:	f04f 0200 	mov.w	r2, #0
 80085ca:	4b1b      	ldr	r3, [pc, #108]	; (8008638 <AT_SignalQualityReport+0x150>)
 80085cc:	f7f8 f84c 	bl	8000668 <__aeabi_dmul>
 80085d0:	4603      	mov	r3, r0
 80085d2:	460c      	mov	r4, r1
 80085d4:	4618      	mov	r0, r3
 80085d6:	4621      	mov	r1, r4
 80085d8:	f04f 0200 	mov.w	r2, #0
 80085dc:	4b14      	ldr	r3, [pc, #80]	; (8008630 <AT_SignalQualityReport+0x148>)
 80085de:	f7f8 f96d 	bl	80008bc <__aeabi_ddiv>
 80085e2:	4603      	mov	r3, r0
 80085e4:	460c      	mov	r4, r1
 80085e6:	4618      	mov	r0, r3
 80085e8:	4621      	mov	r1, r4
 80085ea:	f7f8 fa4f 	bl	8000a8c <__aeabi_d2uiz>
 80085ee:	4603      	mov	r3, r0
 80085f0:	b2da      	uxtb	r2, r3
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	709a      	strb	r2, [r3, #2]

            // debugging
            LOG_Str("\nSimcom:RSSI = ");
 80085f6:	4811      	ldr	r0, [pc, #68]	; (800863c <AT_SignalQualityReport+0x154>)
 80085f8:	f001 f910 	bl	800981c <LOG_Str>
            LOG_Int(signal->percent);
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	789b      	ldrb	r3, [r3, #2]
 8008600:	4618      	mov	r0, r3
 8008602:	f001 f893 	bl	800972c <LOG_Int>
            LOG_StrLn("%");
 8008606:	480e      	ldr	r0, [pc, #56]	; (8008640 <AT_SignalQualityReport+0x158>)
 8008608:	f001 f920 	bl	800984c <LOG_StrLn>
        }
    }
    Simcom_Unlock();
 800860c:	f001 fa4e 	bl	8009aac <Simcom_Unlock>

    return p;
 8008610:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008614:	4618      	mov	r0, r3
 8008616:	371c      	adds	r7, #28
 8008618:	46bd      	mov	sp, r7
 800861a:	bd90      	pop	{r4, r7, pc}
 800861c:	f3af 8000 	nop.w
 8008620:	00000000 	.word	0x00000000
 8008624:	405cc000 	.word	0x405cc000
 8008628:	0800b138 	.word	0x0800b138
 800862c:	0800b140 	.word	0x0800b140
 8008630:	404f8000 	.word	0x404f8000
 8008634:	403f0000 	.word	0x403f0000
 8008638:	40590000 	.word	0x40590000
 800863c:	0800b148 	.word	0x0800b148
 8008640:	0800b158 	.word	0x0800b158

08008644 <AT_RadioAccessTechnology>:
    Simcom_Unlock();

    return p;
}

SIMCOM_RESULT AT_RadioAccessTechnology(AT_MODE mode, at_cnmp_t *param) {
 8008644:	b580      	push	{r7, lr}
 8008646:	b08a      	sub	sp, #40	; 0x28
 8008648:	af00      	add	r7, sp, #0
 800864a:	4603      	mov	r3, r0
 800864c:	6039      	str	r1, [r7, #0]
 800864e:	71fb      	strb	r3, [r7, #7]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 8008650:	2300      	movs	r3, #0
 8008652:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    uint8_t cnt, len = 0;
 8008656:	2300      	movs	r3, #0
 8008658:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    char *str = NULL, cmd[14];
 800865c:	2300      	movs	r3, #0
 800865e:	623b      	str	r3, [r7, #32]

    // Copy by value
    at_cnmp_t tmp = *param;
 8008660:	683a      	ldr	r2, [r7, #0]
 8008662:	f107 0308 	add.w	r3, r7, #8
 8008666:	e892 0003 	ldmia.w	r2, {r0, r1}
 800866a:	e883 0003 	stmia.w	r3, {r0, r1}

    Simcom_Lock();
 800866e:	f001 fa16 	bl	8009a9e <Simcom_Lock>
    // Read
    p = AT_CmdRead("AT+CNMP?\r", 500, "+CNMP: ", &str);
 8008672:	f107 0320 	add.w	r3, r7, #32
 8008676:	4a3a      	ldr	r2, [pc, #232]	; (8008760 <AT_RadioAccessTechnology+0x11c>)
 8008678:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800867c:	4839      	ldr	r0, [pc, #228]	; (8008764 <AT_RadioAccessTechnology+0x120>)
 800867e:	f000 fe2d 	bl	80092dc <AT_CmdRead>
 8008682:	4603      	mov	r3, r0
 8008684:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if (p > 0) {
 8008688:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800868c:	2b00      	cmp	r3, #0
 800868e:	dd5e      	ble.n	800874e <AT_RadioAccessTechnology+0x10a>
        param->mode = AT_ParseNumber(&str[len], &cnt);
 8008690:	6a3a      	ldr	r2, [r7, #32]
 8008692:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008696:	4413      	add	r3, r2
 8008698:	f107 0225 	add.w	r2, r7, #37	; 0x25
 800869c:	4611      	mov	r1, r2
 800869e:	4618      	mov	r0, r3
 80086a0:	f000 fe9e 	bl	80093e0 <AT_ParseNumber>
 80086a4:	4603      	mov	r3, r0
 80086a6:	461a      	mov	r2, r3
 80086a8:	683b      	ldr	r3, [r7, #0]
 80086aa:	601a      	str	r2, [r3, #0]
        if (param->mode == CNMP_ACT_AUTO) {
 80086ac:	683b      	ldr	r3, [r7, #0]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	2b02      	cmp	r3, #2
 80086b2:	d116      	bne.n	80086e2 <AT_RadioAccessTechnology+0x9e>
            len += cnt + 1;
 80086b4:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 80086b8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80086bc:	4413      	add	r3, r2
 80086be:	b2db      	uxtb	r3, r3
 80086c0:	3301      	adds	r3, #1
 80086c2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            param->preferred = AT_ParseNumber(&str[len], &cnt);
 80086c6:	6a3a      	ldr	r2, [r7, #32]
 80086c8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80086cc:	4413      	add	r3, r2
 80086ce:	f107 0225 	add.w	r2, r7, #37	; 0x25
 80086d2:	4611      	mov	r1, r2
 80086d4:	4618      	mov	r0, r3
 80086d6:	f000 fe83 	bl	80093e0 <AT_ParseNumber>
 80086da:	4603      	mov	r3, r0
 80086dc:	461a      	mov	r2, r3
 80086de:	683b      	ldr	r3, [r7, #0]
 80086e0:	605a      	str	r2, [r3, #4]
        }

        // Write
        if (mode == ATW) {
 80086e2:	79fb      	ldrb	r3, [r7, #7]
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d12a      	bne.n	800873e <AT_RadioAccessTechnology+0xfa>
            if (memcmp(&tmp, param, sizeof(at_cnmp_t)) != 0) {
 80086e8:	f107 0308 	add.w	r3, r7, #8
 80086ec:	2208      	movs	r2, #8
 80086ee:	6839      	ldr	r1, [r7, #0]
 80086f0:	4618      	mov	r0, r3
 80086f2:	f001 ff01 	bl	800a4f8 <memcmp>
 80086f6:	4603      	mov	r3, r0
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d028      	beq.n	800874e <AT_RadioAccessTechnology+0x10a>
                if (tmp.mode == CNMP_ACT_AUTO) {
 80086fc:	68bb      	ldr	r3, [r7, #8]
 80086fe:	2b02      	cmp	r3, #2
 8008700:	d109      	bne.n	8008716 <AT_RadioAccessTechnology+0xd2>
                    sprintf(cmd, "AT+CNMP=%d%d\r", param->mode, param->preferred);
 8008702:	683b      	ldr	r3, [r7, #0]
 8008704:	681a      	ldr	r2, [r3, #0]
 8008706:	683b      	ldr	r3, [r7, #0]
 8008708:	685b      	ldr	r3, [r3, #4]
 800870a:	f107 0010 	add.w	r0, r7, #16
 800870e:	4916      	ldr	r1, [pc, #88]	; (8008768 <AT_RadioAccessTechnology+0x124>)
 8008710:	f001 ff14 	bl	800a53c <siprintf>
 8008714:	e007      	b.n	8008726 <AT_RadioAccessTechnology+0xe2>
                } else {
                    sprintf(cmd, "AT+CNMP=%d\r", param->mode);
 8008716:	683b      	ldr	r3, [r7, #0]
 8008718:	681a      	ldr	r2, [r3, #0]
 800871a:	f107 0310 	add.w	r3, r7, #16
 800871e:	4913      	ldr	r1, [pc, #76]	; (800876c <AT_RadioAccessTechnology+0x128>)
 8008720:	4618      	mov	r0, r3
 8008722:	f001 ff0b 	bl	800a53c <siprintf>
                }

                p = AT_CmdWrite(cmd, 10000, NULL);
 8008726:	f107 0310 	add.w	r3, r7, #16
 800872a:	2200      	movs	r2, #0
 800872c:	f242 7110 	movw	r1, #10000	; 0x2710
 8008730:	4618      	mov	r0, r3
 8008732:	f000 fdb5 	bl	80092a0 <AT_CmdWrite>
 8008736:	4603      	mov	r3, r0
 8008738:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800873c:	e007      	b.n	800874e <AT_RadioAccessTechnology+0x10a>
            }
        } else {
            *param = tmp;
 800873e:	683b      	ldr	r3, [r7, #0]
 8008740:	461a      	mov	r2, r3
 8008742:	f107 0308 	add.w	r3, r7, #8
 8008746:	e893 0003 	ldmia.w	r3, {r0, r1}
 800874a:	e882 0003 	stmia.w	r2, {r0, r1}
        }
    }
    Simcom_Unlock();
 800874e:	f001 f9ad 	bl	8009aac <Simcom_Unlock>

    return p;
 8008752:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8008756:	4618      	mov	r0, r3
 8008758:	3728      	adds	r7, #40	; 0x28
 800875a:	46bd      	mov	sp, r7
 800875c:	bd80      	pop	{r7, pc}
 800875e:	bf00      	nop
 8008760:	0800b22c 	.word	0x0800b22c
 8008764:	0800b234 	.word	0x0800b234
 8008768:	0800b240 	.word	0x0800b240
 800876c:	0800b250 	.word	0x0800b250

08008770 <AT_NetworkAttachedStatus>:

SIMCOM_RESULT AT_NetworkAttachedStatus(AT_MODE mode, at_csact_t *param) {
 8008770:	b590      	push	{r4, r7, lr}
 8008772:	b08d      	sub	sp, #52	; 0x34
 8008774:	af00      	add	r7, sp, #0
 8008776:	4603      	mov	r3, r0
 8008778:	6039      	str	r1, [r7, #0]
 800877a:	71fb      	strb	r3, [r7, #7]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 800877c:	2300      	movs	r3, #0
 800877e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    uint8_t cnt, len = 0;
 8008782:	2300      	movs	r3, #0
 8008784:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    char *str = NULL, cmd[14];
 8008788:	2300      	movs	r3, #0
 800878a:	62bb      	str	r3, [r7, #40]	; 0x28

    // Copy by value
    at_csact_t tmp = *param;
 800878c:	683a      	ldr	r2, [r7, #0]
 800878e:	f107 030c 	add.w	r3, r7, #12
 8008792:	ca07      	ldmia	r2, {r0, r1, r2}
 8008794:	e883 0007 	stmia.w	r3, {r0, r1, r2}

    Simcom_Lock();
 8008798:	f001 f981 	bl	8009a9e <Simcom_Lock>
    // Read
    p = AT_CmdRead("AT+CSACT?\r", 500, "+CSACT: ", &str);
 800879c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80087a0:	4a46      	ldr	r2, [pc, #280]	; (80088bc <AT_NetworkAttachedStatus+0x14c>)
 80087a2:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80087a6:	4846      	ldr	r0, [pc, #280]	; (80088c0 <AT_NetworkAttachedStatus+0x150>)
 80087a8:	f000 fd98 	bl	80092dc <AT_CmdRead>
 80087ac:	4603      	mov	r3, r0
 80087ae:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (p > 0) {
 80087b2:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	dd77      	ble.n	80088aa <AT_NetworkAttachedStatus+0x13a>
        tmp.act = AT_ParseNumber(&str[len], &cnt);
 80087ba:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80087bc:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80087c0:	4413      	add	r3, r2
 80087c2:	f107 022d 	add.w	r2, r7, #45	; 0x2d
 80087c6:	4611      	mov	r1, r2
 80087c8:	4618      	mov	r0, r3
 80087ca:	f000 fe09 	bl	80093e0 <AT_ParseNumber>
 80087ce:	4603      	mov	r3, r0
 80087d0:	60fb      	str	r3, [r7, #12]
        len += cnt + 1;
 80087d2:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 80087d6:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80087da:	4413      	add	r3, r2
 80087dc:	b2db      	uxtb	r3, r3
 80087de:	3301      	adds	r3, #1
 80087e0:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
        AT_ParseText(&str[len], &cnt, tmp.rac, sizeof(tmp.rac));
 80087e4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80087e6:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80087ea:	18d0      	adds	r0, r2, r3
 80087ec:	f107 030c 	add.w	r3, r7, #12
 80087f0:	1d1a      	adds	r2, r3, #4
 80087f2:	f107 012d 	add.w	r1, r7, #45	; 0x2d
 80087f6:	2303      	movs	r3, #3
 80087f8:	f000 fda8 	bl	800934c <AT_ParseText>
        len += cnt + 1;
 80087fc:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8008800:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8008804:	4413      	add	r3, r2
 8008806:	b2db      	uxtb	r3, r3
 8008808:	3301      	adds	r3, #1
 800880a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
        tmp.creg = AT_ParseNumber(&str[len], &cnt);
 800880e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008810:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8008814:	4413      	add	r3, r2
 8008816:	f107 022d 	add.w	r2, r7, #45	; 0x2d
 800881a:	4611      	mov	r1, r2
 800881c:	4618      	mov	r0, r3
 800881e:	f000 fddf 	bl	80093e0 <AT_ParseNumber>
 8008822:	4603      	mov	r3, r0
 8008824:	b2db      	uxtb	r3, r3
 8008826:	74fb      	strb	r3, [r7, #19]
        len += cnt + 1;
 8008828:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 800882c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8008830:	4413      	add	r3, r2
 8008832:	b2db      	uxtb	r3, r3
 8008834:	3301      	adds	r3, #1
 8008836:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
        tmp.cgreg = AT_ParseNumber(&str[len], &cnt);
 800883a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800883c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8008840:	4413      	add	r3, r2
 8008842:	f107 022d 	add.w	r2, r7, #45	; 0x2d
 8008846:	4611      	mov	r1, r2
 8008848:	4618      	mov	r0, r3
 800884a:	f000 fdc9 	bl	80093e0 <AT_ParseNumber>
 800884e:	4603      	mov	r3, r0
 8008850:	b2db      	uxtb	r3, r3
 8008852:	753b      	strb	r3, [r7, #20]

        // Write
        if (mode == ATW) {
 8008854:	79fb      	ldrb	r3, [r7, #7]
 8008856:	2b00      	cmp	r3, #0
 8008858:	d11f      	bne.n	800889a <AT_NetworkAttachedStatus+0x12a>
            if (tmp.cgreg != param->creg || tmp.cgreg != param->cgreg) {
 800885a:	7d3a      	ldrb	r2, [r7, #20]
 800885c:	683b      	ldr	r3, [r7, #0]
 800885e:	79db      	ldrb	r3, [r3, #7]
 8008860:	429a      	cmp	r2, r3
 8008862:	d104      	bne.n	800886e <AT_NetworkAttachedStatus+0xfe>
 8008864:	7d3a      	ldrb	r2, [r7, #20]
 8008866:	683b      	ldr	r3, [r7, #0]
 8008868:	7a1b      	ldrb	r3, [r3, #8]
 800886a:	429a      	cmp	r2, r3
 800886c:	d01d      	beq.n	80088aa <AT_NetworkAttachedStatus+0x13a>
                sprintf(cmd, "AT+CSACT=%d,%d\r", param->creg, param->cgreg);
 800886e:	683b      	ldr	r3, [r7, #0]
 8008870:	79db      	ldrb	r3, [r3, #7]
 8008872:	461a      	mov	r2, r3
 8008874:	683b      	ldr	r3, [r7, #0]
 8008876:	7a1b      	ldrb	r3, [r3, #8]
 8008878:	f107 0018 	add.w	r0, r7, #24
 800887c:	4911      	ldr	r1, [pc, #68]	; (80088c4 <AT_NetworkAttachedStatus+0x154>)
 800887e:	f001 fe5d 	bl	800a53c <siprintf>
                p = AT_CmdWrite(cmd, 500, NULL);
 8008882:	f107 0318 	add.w	r3, r7, #24
 8008886:	2200      	movs	r2, #0
 8008888:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800888c:	4618      	mov	r0, r3
 800888e:	f000 fd07 	bl	80092a0 <AT_CmdWrite>
 8008892:	4603      	mov	r3, r0
 8008894:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8008898:	e007      	b.n	80088aa <AT_NetworkAttachedStatus+0x13a>
            }
        } else {
            *param = tmp;
 800889a:	683b      	ldr	r3, [r7, #0]
 800889c:	461c      	mov	r4, r3
 800889e:	f107 030c 	add.w	r3, r7, #12
 80088a2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80088a6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        }
    }
    Simcom_Unlock();
 80088aa:	f001 f8ff 	bl	8009aac <Simcom_Unlock>

    return p;
 80088ae:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 80088b2:	4618      	mov	r0, r3
 80088b4:	3734      	adds	r7, #52	; 0x34
 80088b6:	46bd      	mov	sp, r7
 80088b8:	bd90      	pop	{r4, r7, pc}
 80088ba:	bf00      	nop
 80088bc:	0800b25c 	.word	0x0800b25c
 80088c0:	0800b268 	.word	0x0800b268
 80088c4:	0800b274 	.word	0x0800b274

080088c8 <AT_NetworkRegistration>:

SIMCOM_RESULT AT_NetworkRegistration(char command[20], AT_MODE mode, at_c_greg_t *param) {
 80088c8:	b580      	push	{r7, lr}
 80088ca:	b090      	sub	sp, #64	; 0x40
 80088cc:	af00      	add	r7, sp, #0
 80088ce:	60f8      	str	r0, [r7, #12]
 80088d0:	460b      	mov	r3, r1
 80088d2:	607a      	str	r2, [r7, #4]
 80088d4:	72fb      	strb	r3, [r7, #11]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 80088d6:	2300      	movs	r3, #0
 80088d8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    uint8_t cnt, len = 0;
 80088dc:	2300      	movs	r3, #0
 80088de:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    char *str = NULL, cmd[14], res[15];
 80088e2:	2300      	movs	r3, #0
 80088e4:	63bb      	str	r3, [r7, #56]	; 0x38

    // Copy by value
    at_c_greg_t tmp = *param;
 80088e6:	687a      	ldr	r2, [r7, #4]
 80088e8:	f107 0310 	add.w	r3, r7, #16
 80088ec:	e892 0003 	ldmia.w	r2, {r0, r1}
 80088f0:	e883 0003 	stmia.w	r3, {r0, r1}

    Simcom_Lock();
 80088f4:	f001 f8d3 	bl	8009a9e <Simcom_Lock>
    // Read
    sprintf(cmd, "AT+%s?\r", command);
 80088f8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80088fc:	68fa      	ldr	r2, [r7, #12]
 80088fe:	4937      	ldr	r1, [pc, #220]	; (80089dc <AT_NetworkRegistration+0x114>)
 8008900:	4618      	mov	r0, r3
 8008902:	f001 fe1b 	bl	800a53c <siprintf>
    sprintf(res, "+%s: ", command);
 8008906:	f107 0318 	add.w	r3, r7, #24
 800890a:	68fa      	ldr	r2, [r7, #12]
 800890c:	4934      	ldr	r1, [pc, #208]	; (80089e0 <AT_NetworkRegistration+0x118>)
 800890e:	4618      	mov	r0, r3
 8008910:	f001 fe14 	bl	800a53c <siprintf>
    p = AT_CmdRead(cmd, 500, res, &str);
 8008914:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8008918:	f107 0218 	add.w	r2, r7, #24
 800891c:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8008920:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8008924:	f000 fcda 	bl	80092dc <AT_CmdRead>
 8008928:	4603      	mov	r3, r0
 800892a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if (p > 0) {
 800892e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8008932:	2b00      	cmp	r3, #0
 8008934:	dd49      	ble.n	80089ca <AT_NetworkRegistration+0x102>
        tmp.mode = AT_ParseNumber(&str[len], &cnt);
 8008936:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008938:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800893c:	4413      	add	r3, r2
 800893e:	f107 023d 	add.w	r2, r7, #61	; 0x3d
 8008942:	4611      	mov	r1, r2
 8008944:	4618      	mov	r0, r3
 8008946:	f000 fd4b 	bl	80093e0 <AT_ParseNumber>
 800894a:	4603      	mov	r3, r0
 800894c:	613b      	str	r3, [r7, #16]
        len += cnt + 1;
 800894e:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8008952:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8008956:	4413      	add	r3, r2
 8008958:	b2db      	uxtb	r3, r3
 800895a:	3301      	adds	r3, #1
 800895c:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
        tmp.stat = AT_ParseNumber(&str[len], &cnt);
 8008960:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008962:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8008966:	4413      	add	r3, r2
 8008968:	f107 023d 	add.w	r2, r7, #61	; 0x3d
 800896c:	4611      	mov	r1, r2
 800896e:	4618      	mov	r0, r3
 8008970:	f000 fd36 	bl	80093e0 <AT_ParseNumber>
 8008974:	4603      	mov	r3, r0
 8008976:	617b      	str	r3, [r7, #20]

        // Write
        if (mode == ATW) {
 8008978:	7afb      	ldrb	r3, [r7, #11]
 800897a:	2b00      	cmp	r3, #0
 800897c:	d11d      	bne.n	80089ba <AT_NetworkRegistration+0xf2>
            if (memcmp(&tmp, param, sizeof(tmp)) != 0) {
 800897e:	f107 0310 	add.w	r3, r7, #16
 8008982:	2208      	movs	r2, #8
 8008984:	6879      	ldr	r1, [r7, #4]
 8008986:	4618      	mov	r0, r3
 8008988:	f001 fdb6 	bl	800a4f8 <memcmp>
 800898c:	4603      	mov	r3, r0
 800898e:	2b00      	cmp	r3, #0
 8008990:	d01b      	beq.n	80089ca <AT_NetworkRegistration+0x102>
                sprintf(cmd, "AT+%s=%d\r", command, param->mode);
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	f107 0028 	add.w	r0, r7, #40	; 0x28
 800899a:	68fa      	ldr	r2, [r7, #12]
 800899c:	4911      	ldr	r1, [pc, #68]	; (80089e4 <AT_NetworkRegistration+0x11c>)
 800899e:	f001 fdcd 	bl	800a53c <siprintf>
                p = AT_CmdWrite(cmd, 500, NULL);
 80089a2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80089a6:	2200      	movs	r2, #0
 80089a8:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80089ac:	4618      	mov	r0, r3
 80089ae:	f000 fc77 	bl	80092a0 <AT_CmdWrite>
 80089b2:	4603      	mov	r3, r0
 80089b4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 80089b8:	e007      	b.n	80089ca <AT_NetworkRegistration+0x102>
            }
        } else {
            *param = tmp;
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	461a      	mov	r2, r3
 80089be:	f107 0310 	add.w	r3, r7, #16
 80089c2:	e893 0003 	ldmia.w	r3, {r0, r1}
 80089c6:	e882 0003 	stmia.w	r2, {r0, r1}
        }
    }
    Simcom_Unlock();
 80089ca:	f001 f86f 	bl	8009aac <Simcom_Unlock>

    return p;
 80089ce:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 80089d2:	4618      	mov	r0, r3
 80089d4:	3740      	adds	r7, #64	; 0x40
 80089d6:	46bd      	mov	sp, r7
 80089d8:	bd80      	pop	{r7, pc}
 80089da:	bf00      	nop
 80089dc:	0800b284 	.word	0x0800b284
 80089e0:	0800b28c 	.word	0x0800b28c
 80089e4:	0800b294 	.word	0x0800b294

080089e8 <AT_ConfigureSlowClock>:

SIMCOM_RESULT AT_ConfigureSlowClock(AT_MODE mode, AT_CSCLK *state) {
 80089e8:	b580      	push	{r7, lr}
 80089ea:	b082      	sub	sp, #8
 80089ec:	af00      	add	r7, sp, #0
 80089ee:	4603      	mov	r3, r0
 80089f0:	6039      	str	r1, [r7, #0]
 80089f2:	71fb      	strb	r3, [r7, #7]
    return AT_SingleInteger("CSCLK", mode, (int32_t*) state, 0);
 80089f4:	79f9      	ldrb	r1, [r7, #7]
 80089f6:	2300      	movs	r3, #0
 80089f8:	683a      	ldr	r2, [r7, #0]
 80089fa:	4804      	ldr	r0, [pc, #16]	; (8008a0c <AT_ConfigureSlowClock+0x24>)
 80089fc:	f000 fbe0 	bl	80091c0 <AT_SingleInteger>
 8008a00:	4603      	mov	r3, r0
}
 8008a02:	4618      	mov	r0, r3
 8008a04:	3708      	adds	r7, #8
 8008a06:	46bd      	mov	sp, r7
 8008a08:	bd80      	pop	{r7, pc}
 8008a0a:	bf00      	nop
 8008a0c:	0800b2a0 	.word	0x0800b2a0

08008a10 <AT_ReportMobileEquipmentError>:

SIMCOM_RESULT AT_ReportMobileEquipmentError(AT_MODE mode, AT_CMEE *state) {
 8008a10:	b580      	push	{r7, lr}
 8008a12:	b082      	sub	sp, #8
 8008a14:	af00      	add	r7, sp, #0
 8008a16:	4603      	mov	r3, r0
 8008a18:	6039      	str	r1, [r7, #0]
 8008a1a:	71fb      	strb	r3, [r7, #7]
    return AT_SingleInteger("CMEE", mode, (int32_t*) state, 0);
 8008a1c:	79f9      	ldrb	r1, [r7, #7]
 8008a1e:	2300      	movs	r3, #0
 8008a20:	683a      	ldr	r2, [r7, #0]
 8008a22:	4804      	ldr	r0, [pc, #16]	; (8008a34 <AT_ReportMobileEquipmentError+0x24>)
 8008a24:	f000 fbcc 	bl	80091c0 <AT_SingleInteger>
 8008a28:	4603      	mov	r3, r0
}
 8008a2a:	4618      	mov	r0, r3
 8008a2c:	3708      	adds	r7, #8
 8008a2e:	46bd      	mov	sp, r7
 8008a30:	bd80      	pop	{r7, pc}
 8008a32:	bf00      	nop
 8008a34:	0800b2a8 	.word	0x0800b2a8

08008a38 <AT_FixedLocalRate>:

SIMCOM_RESULT AT_FixedLocalRate(AT_MODE mode, uint32_t *rate) {
 8008a38:	b580      	push	{r7, lr}
 8008a3a:	b082      	sub	sp, #8
 8008a3c:	af00      	add	r7, sp, #0
 8008a3e:	4603      	mov	r3, r0
 8008a40:	6039      	str	r1, [r7, #0]
 8008a42:	71fb      	strb	r3, [r7, #7]
    return AT_SingleInteger("IPR", mode, (int32_t*) rate, 0);
 8008a44:	79f9      	ldrb	r1, [r7, #7]
 8008a46:	2300      	movs	r3, #0
 8008a48:	683a      	ldr	r2, [r7, #0]
 8008a4a:	4804      	ldr	r0, [pc, #16]	; (8008a5c <AT_FixedLocalRate+0x24>)
 8008a4c:	f000 fbb8 	bl	80091c0 <AT_SingleInteger>
 8008a50:	4603      	mov	r3, r0
}
 8008a52:	4618      	mov	r0, r3
 8008a54:	3708      	adds	r7, #8
 8008a56:	46bd      	mov	sp, r7
 8008a58:	bd80      	pop	{r7, pc}
 8008a5a:	bf00      	nop
 8008a5c:	0800b2b0 	.word	0x0800b2b0

08008a60 <AT_FtpInitialize>:
SIMCOM_RESULT AT_EnableLocalTimestamp(AT_MODE mode, AT_BOOL *state) {
    return AT_SingleInteger("CLTS", mode, (int32_t*) state, 0);
}
#else

SIMCOM_RESULT AT_FtpInitialize(at_ftp_t *param) {
 8008a60:	b580      	push	{r7, lr}
 8008a62:	b086      	sub	sp, #24
 8008a64:	af02      	add	r7, sp, #8
 8008a66:	6078      	str	r0, [r7, #4]
    SIMCOM_RESULT p;

    Simcom_Lock();
 8008a68:	f001 f819 	bl	8009a9e <Simcom_Lock>
    p = AT_SingleInteger("FTPCID", ATW, &param->id, 0);
 8008a6c:	687a      	ldr	r2, [r7, #4]
 8008a6e:	2300      	movs	r3, #0
 8008a70:	2100      	movs	r1, #0
 8008a72:	482a      	ldr	r0, [pc, #168]	; (8008b1c <AT_FtpInitialize+0xbc>)
 8008a74:	f000 fba4 	bl	80091c0 <AT_SingleInteger>
 8008a78:	4603      	mov	r3, r0
 8008a7a:	73fb      	strb	r3, [r7, #15]

    // set server & credential
    if (p > 0) {
 8008a7c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	dd0a      	ble.n	8008a9a <AT_FtpInitialize+0x3a>
        p = AT_SingleString("FTPSERV", ATW, param->server, sizeof(param->server), 0);
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	1d1a      	adds	r2, r3, #4
 8008a88:	2300      	movs	r3, #0
 8008a8a:	9300      	str	r3, [sp, #0]
 8008a8c:	231e      	movs	r3, #30
 8008a8e:	2100      	movs	r1, #0
 8008a90:	4823      	ldr	r0, [pc, #140]	; (8008b20 <AT_FtpInitialize+0xc0>)
 8008a92:	f000 fad3 	bl	800903c <AT_SingleString>
 8008a96:	4603      	mov	r3, r0
 8008a98:	73fb      	strb	r3, [r7, #15]
    }
    if (p > 0) {
 8008a9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	dd0b      	ble.n	8008aba <AT_FtpInitialize+0x5a>
        p = AT_SingleString("FTPUN", ATW, param->username, sizeof(param->username), 0);
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	f103 0222 	add.w	r2, r3, #34	; 0x22
 8008aa8:	2300      	movs	r3, #0
 8008aaa:	9300      	str	r3, [sp, #0]
 8008aac:	231e      	movs	r3, #30
 8008aae:	2100      	movs	r1, #0
 8008ab0:	481c      	ldr	r0, [pc, #112]	; (8008b24 <AT_FtpInitialize+0xc4>)
 8008ab2:	f000 fac3 	bl	800903c <AT_SingleString>
 8008ab6:	4603      	mov	r3, r0
 8008ab8:	73fb      	strb	r3, [r7, #15]
    }
    if (p > 0) {
 8008aba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	dd0b      	ble.n	8008ada <AT_FtpInitialize+0x7a>
        p = AT_SingleString("FTPPW", ATW, param->password, sizeof(param->password), 0);
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	f103 0240 	add.w	r2, r3, #64	; 0x40
 8008ac8:	2300      	movs	r3, #0
 8008aca:	9300      	str	r3, [sp, #0]
 8008acc:	2314      	movs	r3, #20
 8008ace:	2100      	movs	r1, #0
 8008ad0:	4815      	ldr	r0, [pc, #84]	; (8008b28 <AT_FtpInitialize+0xc8>)
 8008ad2:	f000 fab3 	bl	800903c <AT_SingleString>
 8008ad6:	4603      	mov	r3, r0
 8008ad8:	73fb      	strb	r3, [r7, #15]
    }
    // set path & file
    if (p > 0) {
 8008ada:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	dd0b      	ble.n	8008afa <AT_FtpInitialize+0x9a>
        p = AT_SingleString("FTPGETPATH", ATW, param->path, sizeof(param->path), 0);
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	f103 0254 	add.w	r2, r3, #84	; 0x54
 8008ae8:	2300      	movs	r3, #0
 8008aea:	9300      	str	r3, [sp, #0]
 8008aec:	2314      	movs	r3, #20
 8008aee:	2100      	movs	r1, #0
 8008af0:	480e      	ldr	r0, [pc, #56]	; (8008b2c <AT_FtpInitialize+0xcc>)
 8008af2:	f000 faa3 	bl	800903c <AT_SingleString>
 8008af6:	4603      	mov	r3, r0
 8008af8:	73fb      	strb	r3, [r7, #15]
    }
    if (p > 0) {
 8008afa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	dd04      	ble.n	8008b0c <AT_FtpInitialize+0xac>
        p = AT_FtpSetFile(param);
 8008b02:	6878      	ldr	r0, [r7, #4]
 8008b04:	f000 f814 	bl	8008b30 <AT_FtpSetFile>
 8008b08:	4603      	mov	r3, r0
 8008b0a:	73fb      	strb	r3, [r7, #15]
    }

    Simcom_Unlock();
 8008b0c:	f000 ffce 	bl	8009aac <Simcom_Unlock>
    return p;
 8008b10:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008b14:	4618      	mov	r0, r3
 8008b16:	3710      	adds	r7, #16
 8008b18:	46bd      	mov	sp, r7
 8008b1a:	bd80      	pop	{r7, pc}
 8008b1c:	0800b2b4 	.word	0x0800b2b4
 8008b20:	0800b2bc 	.word	0x0800b2bc
 8008b24:	0800b2c4 	.word	0x0800b2c4
 8008b28:	0800b2cc 	.word	0x0800b2cc
 8008b2c:	0800b2d4 	.word	0x0800b2d4

08008b30 <AT_FtpSetFile>:

SIMCOM_RESULT AT_FtpSetFile(at_ftp_t *param) {
 8008b30:	b580      	push	{r7, lr}
 8008b32:	b084      	sub	sp, #16
 8008b34:	af02      	add	r7, sp, #8
 8008b36:	6078      	str	r0, [r7, #4]
    return AT_SingleString("FTPGETNAME", ATW, param->file, sizeof(param->file), 0);
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8008b3e:	2300      	movs	r3, #0
 8008b40:	9300      	str	r3, [sp, #0]
 8008b42:	2314      	movs	r3, #20
 8008b44:	2100      	movs	r1, #0
 8008b46:	4804      	ldr	r0, [pc, #16]	; (8008b58 <AT_FtpSetFile+0x28>)
 8008b48:	f000 fa78 	bl	800903c <AT_SingleString>
 8008b4c:	4603      	mov	r3, r0
}
 8008b4e:	4618      	mov	r0, r3
 8008b50:	3708      	adds	r7, #8
 8008b52:	46bd      	mov	sp, r7
 8008b54:	bd80      	pop	{r7, pc}
 8008b56:	bf00      	nop
 8008b58:	0800b2e0 	.word	0x0800b2e0

08008b5c <AT_FtpFileSize>:

SIMCOM_RESULT AT_FtpFileSize(at_ftp_t *param) {
 8008b5c:	b580      	push	{r7, lr}
 8008b5e:	b084      	sub	sp, #16
 8008b60:	af00      	add	r7, sp, #0
 8008b62:	6078      	str	r0, [r7, #4]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 8008b64:	2300      	movs	r3, #0
 8008b66:	73fb      	strb	r3, [r7, #15]
    uint8_t cnt, len = 0;
 8008b68:	2300      	movs	r3, #0
 8008b6a:	73bb      	strb	r3, [r7, #14]
    char *str = NULL;
 8008b6c:	2300      	movs	r3, #0
 8008b6e:	60bb      	str	r3, [r7, #8]

    Simcom_Lock();
 8008b70:	f000 ff95 	bl	8009a9e <Simcom_Lock>
    // Read
    p = AT_CmdRead("AT+FTPSIZE\r", 90000, "+FTPSIZE: ", &str);
 8008b74:	f107 0308 	add.w	r3, r7, #8
 8008b78:	4a24      	ldr	r2, [pc, #144]	; (8008c0c <AT_FtpFileSize+0xb0>)
 8008b7a:	4925      	ldr	r1, [pc, #148]	; (8008c10 <AT_FtpFileSize+0xb4>)
 8008b7c:	4825      	ldr	r0, [pc, #148]	; (8008c14 <AT_FtpFileSize+0xb8>)
 8008b7e:	f000 fbad 	bl	80092dc <AT_CmdRead>
 8008b82:	4603      	mov	r3, r0
 8008b84:	73fb      	strb	r3, [r7, #15]
    if (p > 0) {
 8008b86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	dd35      	ble.n	8008bfa <AT_FtpFileSize+0x9e>
        // parsing
        AT_ParseNumber(&str[len], &cnt);
 8008b8e:	68ba      	ldr	r2, [r7, #8]
 8008b90:	7bbb      	ldrb	r3, [r7, #14]
 8008b92:	4413      	add	r3, r2
 8008b94:	f107 020d 	add.w	r2, r7, #13
 8008b98:	4611      	mov	r1, r2
 8008b9a:	4618      	mov	r0, r3
 8008b9c:	f000 fc20 	bl	80093e0 <AT_ParseNumber>
        len += cnt + 1;
 8008ba0:	7b7a      	ldrb	r2, [r7, #13]
 8008ba2:	7bbb      	ldrb	r3, [r7, #14]
 8008ba4:	4413      	add	r3, r2
 8008ba6:	b2db      	uxtb	r3, r3
 8008ba8:	3301      	adds	r3, #1
 8008baa:	73bb      	strb	r3, [r7, #14]
        param->response = AT_ParseNumber(&str[len], &cnt);
 8008bac:	68ba      	ldr	r2, [r7, #8]
 8008bae:	7bbb      	ldrb	r3, [r7, #14]
 8008bb0:	4413      	add	r3, r2
 8008bb2:	f107 020d 	add.w	r2, r7, #13
 8008bb6:	4611      	mov	r1, r2
 8008bb8:	4618      	mov	r0, r3
 8008bba:	f000 fc11 	bl	80093e0 <AT_ParseNumber>
 8008bbe:	4603      	mov	r3, r0
 8008bc0:	461a      	mov	r2, r3
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

        if (param->response == FTP_FINISH) {
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d113      	bne.n	8008bfa <AT_FtpFileSize+0x9e>
            len += cnt + 1;
 8008bd2:	7b7a      	ldrb	r2, [r7, #13]
 8008bd4:	7bbb      	ldrb	r3, [r7, #14]
 8008bd6:	4413      	add	r3, r2
 8008bd8:	b2db      	uxtb	r3, r3
 8008bda:	3301      	adds	r3, #1
 8008bdc:	73bb      	strb	r3, [r7, #14]
            param->size = AT_ParseNumber(&str[len], &cnt);
 8008bde:	68ba      	ldr	r2, [r7, #8]
 8008be0:	7bbb      	ldrb	r3, [r7, #14]
 8008be2:	4413      	add	r3, r2
 8008be4:	f107 020d 	add.w	r2, r7, #13
 8008be8:	4611      	mov	r1, r2
 8008bea:	4618      	mov	r0, r3
 8008bec:	f000 fbf8 	bl	80093e0 <AT_ParseNumber>
 8008bf0:	4603      	mov	r3, r0
 8008bf2:	461a      	mov	r2, r3
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }
    }
    Simcom_Unlock();
 8008bfa:	f000 ff57 	bl	8009aac <Simcom_Unlock>

    return p;
 8008bfe:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008c02:	4618      	mov	r0, r3
 8008c04:	3710      	adds	r7, #16
 8008c06:	46bd      	mov	sp, r7
 8008c08:	bd80      	pop	{r7, pc}
 8008c0a:	bf00      	nop
 8008c0c:	0800b2ec 	.word	0x0800b2ec
 8008c10:	00015f90 	.word	0x00015f90
 8008c14:	0800b2f8 	.word	0x0800b2f8

08008c18 <AT_FtpDownload>:

SIMCOM_RESULT AT_FtpDownload(at_ftpget_t *param) {
 8008c18:	b580      	push	{r7, lr}
 8008c1a:	b09c      	sub	sp, #112	; 0x70
 8008c1c:	af00      	add	r7, sp, #0
 8008c1e:	6078      	str	r0, [r7, #4]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 8008c20:	2300      	movs	r3, #0
 8008c22:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
    uint32_t tick;
    uint8_t cnt, len = 0;
 8008c26:	2300      	movs	r3, #0
 8008c28:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
    char *ptr, *str = NULL, cmd[80];
 8008c2c:	2300      	movs	r3, #0
 8008c2e:	65fb      	str	r3, [r7, #92]	; 0x5c

    Simcom_Lock();
 8008c30:	f000 ff35 	bl	8009a9e <Simcom_Lock>
    // Open or Read
    if (param->mode == FTPGET_OPEN) {
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	2b01      	cmp	r3, #1
 8008c3a:	d108      	bne.n	8008c4e <AT_FtpDownload+0x36>
        sprintf(cmd, "AT+FTPGET=%d\r", param->mode);
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	681a      	ldr	r2, [r3, #0]
 8008c40:	f107 030c 	add.w	r3, r7, #12
 8008c44:	4946      	ldr	r1, [pc, #280]	; (8008d60 <AT_FtpDownload+0x148>)
 8008c46:	4618      	mov	r0, r3
 8008c48:	f001 fc78 	bl	800a53c <siprintf>
 8008c4c:	e008      	b.n	8008c60 <AT_FtpDownload+0x48>
    } else {
        sprintf(cmd, "AT+FTPGET=%d,%d\r", param->mode, param->reqlength);
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	681a      	ldr	r2, [r3, #0]
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	891b      	ldrh	r3, [r3, #8]
 8008c56:	f107 000c 	add.w	r0, r7, #12
 8008c5a:	4942      	ldr	r1, [pc, #264]	; (8008d64 <AT_FtpDownload+0x14c>)
 8008c5c:	f001 fc6e 	bl	800a53c <siprintf>
    }

    p = AT_CmdRead(cmd, 90000, "+FTPGET: ", &str);
 8008c60:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8008c64:	f107 000c 	add.w	r0, r7, #12
 8008c68:	4a3f      	ldr	r2, [pc, #252]	; (8008d68 <AT_FtpDownload+0x150>)
 8008c6a:	4940      	ldr	r1, [pc, #256]	; (8008d6c <AT_FtpDownload+0x154>)
 8008c6c:	f000 fb36 	bl	80092dc <AT_CmdRead>
 8008c70:	4603      	mov	r3, r0
 8008c72:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f

    if (p > 0) {
 8008c76:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	dd67      	ble.n	8008d4e <AT_FtpDownload+0x136>
        // parsing
        AT_ParseNumber(&str[len], &cnt);
 8008c7e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008c80:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 8008c84:	4413      	add	r3, r2
 8008c86:	f107 0263 	add.w	r2, r7, #99	; 0x63
 8008c8a:	4611      	mov	r1, r2
 8008c8c:	4618      	mov	r0, r3
 8008c8e:	f000 fba7 	bl	80093e0 <AT_ParseNumber>
        len += cnt + 1;
 8008c92:	f897 2063 	ldrb.w	r2, [r7, #99]	; 0x63
 8008c96:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 8008c9a:	4413      	add	r3, r2
 8008c9c:	b2db      	uxtb	r3, r3
 8008c9e:	3301      	adds	r3, #1
 8008ca0:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
        if (param->mode == FTPGET_OPEN) {
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	2b01      	cmp	r3, #1
 8008caa:	d10e      	bne.n	8008cca <AT_FtpDownload+0xb2>
            param->response = AT_ParseNumber(&str[len], &cnt);
 8008cac:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008cae:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 8008cb2:	4413      	add	r3, r2
 8008cb4:	f107 0263 	add.w	r2, r7, #99	; 0x63
 8008cb8:	4611      	mov	r1, r2
 8008cba:	4618      	mov	r0, r3
 8008cbc:	f000 fb90 	bl	80093e0 <AT_ParseNumber>
 8008cc0:	4603      	mov	r3, r0
 8008cc2:	461a      	mov	r2, r3
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	605a      	str	r2, [r3, #4]
 8008cc8:	e041      	b.n	8008d4e <AT_FtpDownload+0x136>
        } else {
            param->cnflength = AT_ParseNumber(&str[len], &cnt);
 8008cca:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008ccc:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 8008cd0:	4413      	add	r3, r2
 8008cd2:	f107 0263 	add.w	r2, r7, #99	; 0x63
 8008cd6:	4611      	mov	r1, r2
 8008cd8:	4618      	mov	r0, r3
 8008cda:	f000 fb81 	bl	80093e0 <AT_ParseNumber>
 8008cde:	4603      	mov	r3, r0
 8008ce0:	b29a      	uxth	r2, r3
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	815a      	strh	r2, [r3, #10]
            len += cnt + 2;
 8008ce6:	f897 2063 	ldrb.w	r2, [r7, #99]	; 0x63
 8008cea:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 8008cee:	4413      	add	r3, r2
 8008cf0:	b2db      	uxtb	r3, r3
 8008cf2:	3302      	adds	r3, #2
 8008cf4:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
            // start of file content
            param->ptr = &str[len];
 8008cf8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008cfa:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 8008cfe:	441a      	add	r2, r3
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	60da      	str	r2, [r3, #12]
            // wait until data transferred
            ptr = &str[len + param->cnflength + 2];
 8008d04:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008d06:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 8008d0a:	6879      	ldr	r1, [r7, #4]
 8008d0c:	8949      	ldrh	r1, [r1, #10]
 8008d0e:	440b      	add	r3, r1
 8008d10:	3302      	adds	r3, #2
 8008d12:	4413      	add	r3, r2
 8008d14:	66bb      	str	r3, [r7, #104]	; 0x68

            tick = _GetTickMS();
 8008d16:	f001 fb6f 	bl	800a3f8 <_GetTickMS>
 8008d1a:	6678      	str	r0, [r7, #100]	; 0x64
            while (strncmp(ptr, SIMCOM_RSP_OK, strlen(SIMCOM_RSP_OK)) != 0) {
 8008d1c:	e00f      	b.n	8008d3e <AT_FtpDownload+0x126>
                if (_GetTickMS() - tick > (5 * 1000)) {
 8008d1e:	f001 fb6b 	bl	800a3f8 <_GetTickMS>
 8008d22:	4602      	mov	r2, r0
 8008d24:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008d26:	1ad3      	subs	r3, r2, r3
 8008d28:	f241 3288 	movw	r2, #5000	; 0x1388
 8008d2c:	4293      	cmp	r3, r2
 8008d2e:	d903      	bls.n	8008d38 <AT_FtpDownload+0x120>
                    p = SIM_RESULT_ERROR;
 8008d30:	2300      	movs	r3, #0
 8008d32:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
                    break;
 8008d36:	e00a      	b.n	8008d4e <AT_FtpDownload+0x136>
                };
                _DelayMS(1);
 8008d38:	2001      	movs	r0, #1
 8008d3a:	f001 fb52 	bl	800a3e2 <_DelayMS>
            while (strncmp(ptr, SIMCOM_RSP_OK, strlen(SIMCOM_RSP_OK)) != 0) {
 8008d3e:	2203      	movs	r2, #3
 8008d40:	490b      	ldr	r1, [pc, #44]	; (8008d70 <AT_FtpDownload+0x158>)
 8008d42:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8008d44:	f001 fc1a 	bl	800a57c <strncmp>
 8008d48:	4603      	mov	r3, r0
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d1e7      	bne.n	8008d1e <AT_FtpDownload+0x106>
            };
        }
    }
    Simcom_Unlock();
 8008d4e:	f000 fead 	bl	8009aac <Simcom_Unlock>

    return p;
 8008d52:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
}
 8008d56:	4618      	mov	r0, r3
 8008d58:	3770      	adds	r7, #112	; 0x70
 8008d5a:	46bd      	mov	sp, r7
 8008d5c:	bd80      	pop	{r7, pc}
 8008d5e:	bf00      	nop
 8008d60:	0800b304 	.word	0x0800b304
 8008d64:	0800b314 	.word	0x0800b314
 8008d68:	0800b328 	.word	0x0800b328
 8008d6c:	00015f90 	.word	0x00015f90
 8008d70:	0800b334 	.word	0x0800b334

08008d74 <AT_FtpCurrentState>:

SIMCOM_RESULT AT_FtpCurrentState(AT_FTP_STATE *state) {
 8008d74:	b580      	push	{r7, lr}
 8008d76:	b082      	sub	sp, #8
 8008d78:	af00      	add	r7, sp, #0
 8008d7a:	6078      	str	r0, [r7, #4]
    return AT_SingleInteger("FTPSTATE", ATR, (int32_t*) state, 1);
 8008d7c:	2301      	movs	r3, #1
 8008d7e:	687a      	ldr	r2, [r7, #4]
 8008d80:	2101      	movs	r1, #1
 8008d82:	4804      	ldr	r0, [pc, #16]	; (8008d94 <AT_FtpCurrentState+0x20>)
 8008d84:	f000 fa1c 	bl	80091c0 <AT_SingleInteger>
 8008d88:	4603      	mov	r3, r0
}
 8008d8a:	4618      	mov	r0, r3
 8008d8c:	3708      	adds	r7, #8
 8008d8e:	46bd      	mov	sp, r7
 8008d90:	bd80      	pop	{r7, pc}
 8008d92:	bf00      	nop
 8008d94:	0800b338 	.word	0x0800b338

08008d98 <AT_BearerSettings>:

SIMCOM_RESULT AT_BearerSettings(AT_MODE mode, at_sapbr_t *param) {
 8008d98:	b590      	push	{r4, r7, lr}
 8008d9a:	b0ab      	sub	sp, #172	; 0xac
 8008d9c:	af00      	add	r7, sp, #0
 8008d9e:	4603      	mov	r3, r0
 8008da0:	6039      	str	r1, [r7, #0]
 8008da2:	71fb      	strb	r3, [r7, #7]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 8008da4:	2300      	movs	r3, #0
 8008da6:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
    uint8_t cnt, len = 0;
 8008daa:	2300      	movs	r3, #0
 8008dac:	f887 30a6 	strb.w	r3, [r7, #166]	; 0xa6
    char *str = NULL, cmd[80];
 8008db0:	2300      	movs	r3, #0
 8008db2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

    // Copy by value
    at_sapbr_t tmp = *param;
 8008db6:	683a      	ldr	r2, [r7, #0]
 8008db8:	f107 030c 	add.w	r3, r7, #12
 8008dbc:	4611      	mov	r1, r2
 8008dbe:	2244      	movs	r2, #68	; 0x44
 8008dc0:	4618      	mov	r0, r3
 8008dc2:	f001 fba8 	bl	800a516 <memcpy>

    Simcom_Lock();
 8008dc6:	f000 fe6a 	bl	8009a9e <Simcom_Lock>
    // Read
    sprintf(cmd, "AT+SAPBR=%d,1\r", SAPBR_BEARER_QUERY);
 8008dca:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8008dce:	2202      	movs	r2, #2
 8008dd0:	4990      	ldr	r1, [pc, #576]	; (8009014 <AT_BearerSettings+0x27c>)
 8008dd2:	4618      	mov	r0, r3
 8008dd4:	f001 fbb2 	bl	800a53c <siprintf>
    p = AT_CmdRead(cmd, 500, "+SAPBR: ", &str);
 8008dd8:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8008ddc:	f107 0050 	add.w	r0, r7, #80	; 0x50
 8008de0:	4a8d      	ldr	r2, [pc, #564]	; (8009018 <AT_BearerSettings+0x280>)
 8008de2:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8008de6:	f000 fa79 	bl	80092dc <AT_CmdRead>
 8008dea:	4603      	mov	r3, r0
 8008dec:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
    if (p > 0) {
 8008df0:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	f340 8105 	ble.w	8009004 <AT_BearerSettings+0x26c>
        tmp.cmd_type = AT_ParseNumber(&str[len], &cnt);
 8008dfa:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 8008dfe:	f897 30a6 	ldrb.w	r3, [r7, #166]	; 0xa6
 8008e02:	4413      	add	r3, r2
 8008e04:	f107 02a5 	add.w	r2, r7, #165	; 0xa5
 8008e08:	4611      	mov	r1, r2
 8008e0a:	4618      	mov	r0, r3
 8008e0c:	f000 fae8 	bl	80093e0 <AT_ParseNumber>
 8008e10:	4603      	mov	r3, r0
 8008e12:	60fb      	str	r3, [r7, #12]
        len += cnt + 1;
 8008e14:	f897 20a5 	ldrb.w	r2, [r7, #165]	; 0xa5
 8008e18:	f897 30a6 	ldrb.w	r3, [r7, #166]	; 0xa6
 8008e1c:	4413      	add	r3, r2
 8008e1e:	b2db      	uxtb	r3, r3
 8008e20:	3301      	adds	r3, #1
 8008e22:	f887 30a6 	strb.w	r3, [r7, #166]	; 0xa6
        tmp.status = AT_ParseNumber(&str[len], &cnt);
 8008e26:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 8008e2a:	f897 30a6 	ldrb.w	r3, [r7, #166]	; 0xa6
 8008e2e:	4413      	add	r3, r2
 8008e30:	f107 02a5 	add.w	r2, r7, #165	; 0xa5
 8008e34:	4611      	mov	r1, r2
 8008e36:	4618      	mov	r0, r3
 8008e38:	f000 fad2 	bl	80093e0 <AT_ParseNumber>
 8008e3c:	4603      	mov	r3, r0
 8008e3e:	613b      	str	r3, [r7, #16]

        // Read parameters
        p = AT_CmdRead("AT+SAPBR=4,1\r", 500, "+SAPBR:", &str);
 8008e40:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8008e44:	4a75      	ldr	r2, [pc, #468]	; (800901c <AT_BearerSettings+0x284>)
 8008e46:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8008e4a:	4875      	ldr	r0, [pc, #468]	; (8009020 <AT_BearerSettings+0x288>)
 8008e4c:	f000 fa46 	bl	80092dc <AT_CmdRead>
 8008e50:	4603      	mov	r3, r0
 8008e52:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
        if (p > 0) {
 8008e56:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	dd38      	ble.n	8008ed0 <AT_BearerSettings+0x138>
            if (AT_FindInBuffer("APN: ", &str)) {
 8008e5e:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8008e62:	4619      	mov	r1, r3
 8008e64:	486f      	ldr	r0, [pc, #444]	; (8009024 <AT_BearerSettings+0x28c>)
 8008e66:	f000 f987 	bl	8009178 <AT_FindInBuffer>
 8008e6a:	4603      	mov	r3, r0
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d009      	beq.n	8008e84 <AT_BearerSettings+0xec>
                AT_ParseText(&str[0], NULL, tmp.con.apn, sizeof(tmp.con.apn));
 8008e70:	f8d7 00a0 	ldr.w	r0, [r7, #160]	; 0xa0
 8008e74:	f107 030c 	add.w	r3, r7, #12
 8008e78:	f103 0208 	add.w	r2, r3, #8
 8008e7c:	2314      	movs	r3, #20
 8008e7e:	2100      	movs	r1, #0
 8008e80:	f000 fa64 	bl	800934c <AT_ParseText>
            }
            if (AT_FindInBuffer("USER: ", &str)) {
 8008e84:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8008e88:	4619      	mov	r1, r3
 8008e8a:	4867      	ldr	r0, [pc, #412]	; (8009028 <AT_BearerSettings+0x290>)
 8008e8c:	f000 f974 	bl	8009178 <AT_FindInBuffer>
 8008e90:	4603      	mov	r3, r0
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d009      	beq.n	8008eaa <AT_BearerSettings+0x112>
                AT_ParseText(&str[0], NULL, tmp.con.username, sizeof(tmp.con.username));
 8008e96:	f8d7 00a0 	ldr.w	r0, [r7, #160]	; 0xa0
 8008e9a:	f107 030c 	add.w	r3, r7, #12
 8008e9e:	f103 021c 	add.w	r2, r3, #28
 8008ea2:	2314      	movs	r3, #20
 8008ea4:	2100      	movs	r1, #0
 8008ea6:	f000 fa51 	bl	800934c <AT_ParseText>
            }
            if (AT_FindInBuffer("PWD: ", &str)) {
 8008eaa:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8008eae:	4619      	mov	r1, r3
 8008eb0:	485e      	ldr	r0, [pc, #376]	; (800902c <AT_BearerSettings+0x294>)
 8008eb2:	f000 f961 	bl	8009178 <AT_FindInBuffer>
 8008eb6:	4603      	mov	r3, r0
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d009      	beq.n	8008ed0 <AT_BearerSettings+0x138>
                AT_ParseText(&str[0], NULL, tmp.con.password, sizeof(tmp.con.password));
 8008ebc:	f8d7 00a0 	ldr.w	r0, [r7, #160]	; 0xa0
 8008ec0:	f107 030c 	add.w	r3, r7, #12
 8008ec4:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008ec8:	2314      	movs	r3, #20
 8008eca:	2100      	movs	r1, #0
 8008ecc:	f000 fa3e 	bl	800934c <AT_ParseText>
            }
        }

        // Write
        if (mode == ATW) {
 8008ed0:	79fb      	ldrb	r3, [r7, #7]
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	f040 808e 	bne.w	8008ff4 <AT_BearerSettings+0x25c>
            if (memcmp(tmp.con.apn, param->con.apn, strlen(param->con.apn)) != 0) {
 8008ed8:	683b      	ldr	r3, [r7, #0]
 8008eda:	f103 0408 	add.w	r4, r3, #8
 8008ede:	683b      	ldr	r3, [r7, #0]
 8008ee0:	3308      	adds	r3, #8
 8008ee2:	4618      	mov	r0, r3
 8008ee4:	f7f7 f9a6 	bl	8000234 <strlen>
 8008ee8:	4602      	mov	r2, r0
 8008eea:	f107 030c 	add.w	r3, r7, #12
 8008eee:	3308      	adds	r3, #8
 8008ef0:	4621      	mov	r1, r4
 8008ef2:	4618      	mov	r0, r3
 8008ef4:	f001 fb00 	bl	800a4f8 <memcmp>
 8008ef8:	4603      	mov	r3, r0
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d013      	beq.n	8008f26 <AT_BearerSettings+0x18e>
                sprintf(cmd, "AT+SAPBR=3,1,\"APN\",\"%s\"\r", param->con.apn);
 8008efe:	683b      	ldr	r3, [r7, #0]
 8008f00:	f103 0208 	add.w	r2, r3, #8
 8008f04:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8008f08:	4949      	ldr	r1, [pc, #292]	; (8009030 <AT_BearerSettings+0x298>)
 8008f0a:	4618      	mov	r0, r3
 8008f0c:	f001 fb16 	bl	800a53c <siprintf>
                p = AT_CmdWrite(cmd, 500, NULL);
 8008f10:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8008f14:	2200      	movs	r2, #0
 8008f16:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8008f1a:	4618      	mov	r0, r3
 8008f1c:	f000 f9c0 	bl	80092a0 <AT_CmdWrite>
 8008f20:	4603      	mov	r3, r0
 8008f22:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
            }
            if (memcmp(tmp.con.apn, param->con.username, strlen(param->con.username)) != 0) {
 8008f26:	683b      	ldr	r3, [r7, #0]
 8008f28:	f103 041c 	add.w	r4, r3, #28
 8008f2c:	683b      	ldr	r3, [r7, #0]
 8008f2e:	331c      	adds	r3, #28
 8008f30:	4618      	mov	r0, r3
 8008f32:	f7f7 f97f 	bl	8000234 <strlen>
 8008f36:	4602      	mov	r2, r0
 8008f38:	f107 030c 	add.w	r3, r7, #12
 8008f3c:	3308      	adds	r3, #8
 8008f3e:	4621      	mov	r1, r4
 8008f40:	4618      	mov	r0, r3
 8008f42:	f001 fad9 	bl	800a4f8 <memcmp>
 8008f46:	4603      	mov	r3, r0
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d013      	beq.n	8008f74 <AT_BearerSettings+0x1dc>
                sprintf(cmd, "AT+SAPBR=3,1,\"USER\",\"%s\"\r", param->con.username);
 8008f4c:	683b      	ldr	r3, [r7, #0]
 8008f4e:	f103 021c 	add.w	r2, r3, #28
 8008f52:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8008f56:	4937      	ldr	r1, [pc, #220]	; (8009034 <AT_BearerSettings+0x29c>)
 8008f58:	4618      	mov	r0, r3
 8008f5a:	f001 faef 	bl	800a53c <siprintf>
                p = AT_CmdWrite(cmd, 500, NULL);
 8008f5e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8008f62:	2200      	movs	r2, #0
 8008f64:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8008f68:	4618      	mov	r0, r3
 8008f6a:	f000 f999 	bl	80092a0 <AT_CmdWrite>
 8008f6e:	4603      	mov	r3, r0
 8008f70:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
            }
            if (memcmp(tmp.con.apn, param->con.password, strlen(param->con.password)) != 0) {
 8008f74:	683b      	ldr	r3, [r7, #0]
 8008f76:	f103 0430 	add.w	r4, r3, #48	; 0x30
 8008f7a:	683b      	ldr	r3, [r7, #0]
 8008f7c:	3330      	adds	r3, #48	; 0x30
 8008f7e:	4618      	mov	r0, r3
 8008f80:	f7f7 f958 	bl	8000234 <strlen>
 8008f84:	4602      	mov	r2, r0
 8008f86:	f107 030c 	add.w	r3, r7, #12
 8008f8a:	3308      	adds	r3, #8
 8008f8c:	4621      	mov	r1, r4
 8008f8e:	4618      	mov	r0, r3
 8008f90:	f001 fab2 	bl	800a4f8 <memcmp>
 8008f94:	4603      	mov	r3, r0
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d013      	beq.n	8008fc2 <AT_BearerSettings+0x22a>
                sprintf(cmd, "AT+SAPBR=3,1,\"PWD\",\"%s\"\r", param->con.password);
 8008f9a:	683b      	ldr	r3, [r7, #0]
 8008f9c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008fa0:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8008fa4:	4924      	ldr	r1, [pc, #144]	; (8009038 <AT_BearerSettings+0x2a0>)
 8008fa6:	4618      	mov	r0, r3
 8008fa8:	f001 fac8 	bl	800a53c <siprintf>
                p = AT_CmdWrite(cmd, 500, NULL);
 8008fac:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8008fb0:	2200      	movs	r2, #0
 8008fb2:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8008fb6:	4618      	mov	r0, r3
 8008fb8:	f000 f972 	bl	80092a0 <AT_CmdWrite>
 8008fbc:	4603      	mov	r3, r0
 8008fbe:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
            }

            // open or close
            if (tmp.status != param->status) {
 8008fc2:	693a      	ldr	r2, [r7, #16]
 8008fc4:	683b      	ldr	r3, [r7, #0]
 8008fc6:	685b      	ldr	r3, [r3, #4]
 8008fc8:	429a      	cmp	r2, r3
 8008fca:	d01b      	beq.n	8009004 <AT_BearerSettings+0x26c>
                sprintf(cmd, "AT+SAPBR=%d,1\r", param->cmd_type);
 8008fcc:	683b      	ldr	r3, [r7, #0]
 8008fce:	681a      	ldr	r2, [r3, #0]
 8008fd0:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8008fd4:	490f      	ldr	r1, [pc, #60]	; (8009014 <AT_BearerSettings+0x27c>)
 8008fd6:	4618      	mov	r0, r3
 8008fd8:	f001 fab0 	bl	800a53c <siprintf>
                p = AT_CmdWrite(cmd, 60000, NULL);
 8008fdc:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8008fe0:	2200      	movs	r2, #0
 8008fe2:	f64e 2160 	movw	r1, #60000	; 0xea60
 8008fe6:	4618      	mov	r0, r3
 8008fe8:	f000 f95a 	bl	80092a0 <AT_CmdWrite>
 8008fec:	4603      	mov	r3, r0
 8008fee:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
 8008ff2:	e007      	b.n	8009004 <AT_BearerSettings+0x26c>
            }
        } else {
            *param = tmp;
 8008ff4:	683b      	ldr	r3, [r7, #0]
 8008ff6:	4618      	mov	r0, r3
 8008ff8:	f107 030c 	add.w	r3, r7, #12
 8008ffc:	2244      	movs	r2, #68	; 0x44
 8008ffe:	4619      	mov	r1, r3
 8009000:	f001 fa89 	bl	800a516 <memcpy>
        }
    }
    Simcom_Unlock();
 8009004:	f000 fd52 	bl	8009aac <Simcom_Unlock>

    return p;
 8009008:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
}
 800900c:	4618      	mov	r0, r3
 800900e:	37ac      	adds	r7, #172	; 0xac
 8009010:	46bd      	mov	sp, r7
 8009012:	bd90      	pop	{r4, r7, pc}
 8009014:	0800b344 	.word	0x0800b344
 8009018:	0800b354 	.word	0x0800b354
 800901c:	0800b360 	.word	0x0800b360
 8009020:	0800b368 	.word	0x0800b368
 8009024:	0800b378 	.word	0x0800b378
 8009028:	0800b380 	.word	0x0800b380
 800902c:	0800b388 	.word	0x0800b388
 8009030:	0800b390 	.word	0x0800b390
 8009034:	0800b3ac 	.word	0x0800b3ac
 8009038:	0800b3c8 	.word	0x0800b3c8

0800903c <AT_SingleString>:
#endif

/* Private functions implementation --------------------------------------------*/
#if (BOOTLOADER)
static SIMCOM_RESULT AT_SingleString(char command[20], AT_MODE mode, char *string, uint8_t size, uint8_t executor) {
 800903c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800903e:	b093      	sub	sp, #76	; 0x4c
 8009040:	af00      	add	r7, sp, #0
 8009042:	60f8      	str	r0, [r7, #12]
 8009044:	607a      	str	r2, [r7, #4]
 8009046:	461a      	mov	r2, r3
 8009048:	460b      	mov	r3, r1
 800904a:	72fb      	strb	r3, [r7, #11]
 800904c:	4613      	mov	r3, r2
 800904e:	72bb      	strb	r3, [r7, #10]
 8009050:	466b      	mov	r3, sp
 8009052:	461e      	mov	r6, r3
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 8009054:	2300      	movs	r3, #0
 8009056:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    char *str = NULL, cmd[20], res[20], tmp[size];
 800905a:	2300      	movs	r3, #0
 800905c:	63bb      	str	r3, [r7, #56]	; 0x38
 800905e:	7abd      	ldrb	r5, [r7, #10]
 8009060:	462b      	mov	r3, r5
 8009062:	3b01      	subs	r3, #1
 8009064:	643b      	str	r3, [r7, #64]	; 0x40
 8009066:	b2e9      	uxtb	r1, r5
 8009068:	f04f 0200 	mov.w	r2, #0
 800906c:	f04f 0300 	mov.w	r3, #0
 8009070:	f04f 0400 	mov.w	r4, #0
 8009074:	00d4      	lsls	r4, r2, #3
 8009076:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800907a:	00cb      	lsls	r3, r1, #3
 800907c:	b2e9      	uxtb	r1, r5
 800907e:	f04f 0200 	mov.w	r2, #0
 8009082:	f04f 0300 	mov.w	r3, #0
 8009086:	f04f 0400 	mov.w	r4, #0
 800908a:	00d4      	lsls	r4, r2, #3
 800908c:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8009090:	00cb      	lsls	r3, r1, #3
 8009092:	462b      	mov	r3, r5
 8009094:	3307      	adds	r3, #7
 8009096:	08db      	lsrs	r3, r3, #3
 8009098:	00db      	lsls	r3, r3, #3
 800909a:	ebad 0d03 	sub.w	sp, sp, r3
 800909e:	466b      	mov	r3, sp
 80090a0:	3300      	adds	r3, #0
 80090a2:	63fb      	str	r3, [r7, #60]	; 0x3c

    // Copy by vale
    memcpy(tmp, string, size);
 80090a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80090a6:	7aba      	ldrb	r2, [r7, #10]
 80090a8:	6879      	ldr	r1, [r7, #4]
 80090aa:	4618      	mov	r0, r3
 80090ac:	f001 fa33 	bl	800a516 <memcpy>

    Simcom_Lock();
 80090b0:	f000 fcf5 	bl	8009a9e <Simcom_Lock>
    // Read
    sprintf(cmd, "AT+%s%s", command, executor ? "\r" : "?\r");
 80090b4:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d001      	beq.n	80090c0 <AT_SingleString+0x84>
 80090bc:	4b29      	ldr	r3, [pc, #164]	; (8009164 <AT_SingleString+0x128>)
 80090be:	e000      	b.n	80090c2 <AT_SingleString+0x86>
 80090c0:	4b29      	ldr	r3, [pc, #164]	; (8009168 <AT_SingleString+0x12c>)
 80090c2:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80090c6:	68fa      	ldr	r2, [r7, #12]
 80090c8:	4928      	ldr	r1, [pc, #160]	; (800916c <AT_SingleString+0x130>)
 80090ca:	f001 fa37 	bl	800a53c <siprintf>
    sprintf(res, "+%s: ", command);
 80090ce:	f107 0310 	add.w	r3, r7, #16
 80090d2:	68fa      	ldr	r2, [r7, #12]
 80090d4:	4926      	ldr	r1, [pc, #152]	; (8009170 <AT_SingleString+0x134>)
 80090d6:	4618      	mov	r0, r3
 80090d8:	f001 fa30 	bl	800a53c <siprintf>
    p = AT_CmdRead(cmd, 1000, res, &str);
 80090dc:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80090e0:	f107 0210 	add.w	r2, r7, #16
 80090e4:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80090e8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80090ec:	f000 f8f6 	bl	80092dc <AT_CmdRead>
 80090f0:	4603      	mov	r3, r0
 80090f2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    if (p > 0) {
 80090f6:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	dd29      	ble.n	8009152 <AT_SingleString+0x116>
        AT_ParseText(&str[0], NULL, tmp, sizeof(tmp));
 80090fe:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009100:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009102:	462b      	mov	r3, r5
 8009104:	2100      	movs	r1, #0
 8009106:	f000 f921 	bl	800934c <AT_ParseText>

        // Write
        if (mode == ATW) {
 800910a:	7afb      	ldrb	r3, [r7, #11]
 800910c:	2b00      	cmp	r3, #0
 800910e:	d11a      	bne.n	8009146 <AT_SingleString+0x10a>
            if (strcmp(tmp, string) != 0) {
 8009110:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009112:	6879      	ldr	r1, [r7, #4]
 8009114:	4618      	mov	r0, r3
 8009116:	f7f7 f883 	bl	8000220 <strcmp>
 800911a:	4603      	mov	r3, r0
 800911c:	2b00      	cmp	r3, #0
 800911e:	d018      	beq.n	8009152 <AT_SingleString+0x116>
                sprintf(cmd, "AT+%s=\"%s\"\r", command, string);
 8009120:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	68fa      	ldr	r2, [r7, #12]
 8009128:	4912      	ldr	r1, [pc, #72]	; (8009174 <AT_SingleString+0x138>)
 800912a:	f001 fa07 	bl	800a53c <siprintf>
                p = AT_CmdWrite(cmd, 500, NULL);
 800912e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009132:	2200      	movs	r2, #0
 8009134:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8009138:	4618      	mov	r0, r3
 800913a:	f000 f8b1 	bl	80092a0 <AT_CmdWrite>
 800913e:	4603      	mov	r3, r0
 8009140:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8009144:	e005      	b.n	8009152 <AT_SingleString+0x116>
            }
        } else {
            memcpy(string, tmp, size);
 8009146:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009148:	7aba      	ldrb	r2, [r7, #10]
 800914a:	4619      	mov	r1, r3
 800914c:	6878      	ldr	r0, [r7, #4]
 800914e:	f001 f9e2 	bl	800a516 <memcpy>
        }
    }
    Simcom_Unlock();
 8009152:	f000 fcab 	bl	8009aac <Simcom_Unlock>

    return p;
 8009156:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800915a:	46b5      	mov	sp, r6
}
 800915c:	4618      	mov	r0, r3
 800915e:	374c      	adds	r7, #76	; 0x4c
 8009160:	46bd      	mov	sp, r7
 8009162:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009164:	0800b3e4 	.word	0x0800b3e4
 8009168:	0800b3e8 	.word	0x0800b3e8
 800916c:	0800b3ec 	.word	0x0800b3ec
 8009170:	0800b28c 	.word	0x0800b28c
 8009174:	0800b3f4 	.word	0x0800b3f4

08009178 <AT_FindInBuffer>:

static uint8_t AT_FindInBuffer(char *prefix, char **str) {
 8009178:	b590      	push	{r4, r7, lr}
 800917a:	b083      	sub	sp, #12
 800917c:	af00      	add	r7, sp, #0
 800917e:	6078      	str	r0, [r7, #4]
 8009180:	6039      	str	r1, [r7, #0]
    *str = Simcom_Response(prefix);
 8009182:	6878      	ldr	r0, [r7, #4]
 8009184:	f000 fc9a 	bl	8009abc <Simcom_Response>
 8009188:	4602      	mov	r2, r0
 800918a:	683b      	ldr	r3, [r7, #0]
 800918c:	601a      	str	r2, [r3, #0]

    if (*str != NULL) {
 800918e:	683b      	ldr	r3, [r7, #0]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	2b00      	cmp	r3, #0
 8009194:	d008      	beq.n	80091a8 <AT_FindInBuffer+0x30>
        *str += strlen(prefix);
 8009196:	683b      	ldr	r3, [r7, #0]
 8009198:	681c      	ldr	r4, [r3, #0]
 800919a:	6878      	ldr	r0, [r7, #4]
 800919c:	f7f7 f84a 	bl	8000234 <strlen>
 80091a0:	4603      	mov	r3, r0
 80091a2:	18e2      	adds	r2, r4, r3
 80091a4:	683b      	ldr	r3, [r7, #0]
 80091a6:	601a      	str	r2, [r3, #0]
    }

    return *str != NULL;
 80091a8:	683b      	ldr	r3, [r7, #0]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	bf14      	ite	ne
 80091b0:	2301      	movne	r3, #1
 80091b2:	2300      	moveq	r3, #0
 80091b4:	b2db      	uxtb	r3, r3
}
 80091b6:	4618      	mov	r0, r3
 80091b8:	370c      	adds	r7, #12
 80091ba:	46bd      	mov	sp, r7
 80091bc:	bd90      	pop	{r4, r7, pc}
	...

080091c0 <AT_SingleInteger>:
#endif

static SIMCOM_RESULT AT_SingleInteger(char command[20], AT_MODE mode, int32_t *value, uint8_t executor) {
 80091c0:	b580      	push	{r7, lr}
 80091c2:	b092      	sub	sp, #72	; 0x48
 80091c4:	af00      	add	r7, sp, #0
 80091c6:	60f8      	str	r0, [r7, #12]
 80091c8:	607a      	str	r2, [r7, #4]
 80091ca:	461a      	mov	r2, r3
 80091cc:	460b      	mov	r3, r1
 80091ce:	72fb      	strb	r3, [r7, #11]
 80091d0:	4613      	mov	r3, r2
 80091d2:	72bb      	strb	r3, [r7, #10]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 80091d4:	2300      	movs	r3, #0
 80091d6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    char *str = NULL, cmd[20], res[20];
 80091da:	2300      	movs	r3, #0
 80091dc:	63fb      	str	r3, [r7, #60]	; 0x3c

    // Copy by vale
    int32_t tmp = *value;
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	643b      	str	r3, [r7, #64]	; 0x40

    Simcom_Lock();
 80091e4:	f000 fc5b 	bl	8009a9e <Simcom_Lock>
    // Read
    sprintf(cmd, "AT+%s%s", command, executor ? "\r" : "?\r");
 80091e8:	7abb      	ldrb	r3, [r7, #10]
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d001      	beq.n	80091f2 <AT_SingleInteger+0x32>
 80091ee:	4b27      	ldr	r3, [pc, #156]	; (800928c <AT_SingleInteger+0xcc>)
 80091f0:	e000      	b.n	80091f4 <AT_SingleInteger+0x34>
 80091f2:	4b27      	ldr	r3, [pc, #156]	; (8009290 <AT_SingleInteger+0xd0>)
 80091f4:	f107 0028 	add.w	r0, r7, #40	; 0x28
 80091f8:	68fa      	ldr	r2, [r7, #12]
 80091fa:	4926      	ldr	r1, [pc, #152]	; (8009294 <AT_SingleInteger+0xd4>)
 80091fc:	f001 f99e 	bl	800a53c <siprintf>
    sprintf(res, "+%s: ", command);
 8009200:	f107 0314 	add.w	r3, r7, #20
 8009204:	68fa      	ldr	r2, [r7, #12]
 8009206:	4924      	ldr	r1, [pc, #144]	; (8009298 <AT_SingleInteger+0xd8>)
 8009208:	4618      	mov	r0, r3
 800920a:	f001 f997 	bl	800a53c <siprintf>
    p = AT_CmdRead(cmd, 1000, res, &str);
 800920e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8009212:	f107 0214 	add.w	r2, r7, #20
 8009216:	f107 0028 	add.w	r0, r7, #40	; 0x28
 800921a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800921e:	f000 f85d 	bl	80092dc <AT_CmdRead>
 8009222:	4603      	mov	r3, r0
 8009224:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    if (p > 0) {
 8009228:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800922c:	2b00      	cmp	r3, #0
 800922e:	dd24      	ble.n	800927a <AT_SingleInteger+0xba>
        tmp = AT_ParseNumber(&str[0], NULL);
 8009230:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009232:	2100      	movs	r1, #0
 8009234:	4618      	mov	r0, r3
 8009236:	f000 f8d3 	bl	80093e0 <AT_ParseNumber>
 800923a:	6438      	str	r0, [r7, #64]	; 0x40

        // Write
        if (mode == ATW) {
 800923c:	7afb      	ldrb	r3, [r7, #11]
 800923e:	2b00      	cmp	r3, #0
 8009240:	d118      	bne.n	8009274 <AT_SingleInteger+0xb4>
            if (tmp != *value) {
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009248:	429a      	cmp	r2, r3
 800924a:	d016      	beq.n	800927a <AT_SingleInteger+0xba>
                sprintf(cmd, "AT+%s=%d\r", command, (int) *value);
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8009254:	68fa      	ldr	r2, [r7, #12]
 8009256:	4911      	ldr	r1, [pc, #68]	; (800929c <AT_SingleInteger+0xdc>)
 8009258:	f001 f970 	bl	800a53c <siprintf>
                p = AT_CmdWrite(cmd, 500, NULL);
 800925c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8009260:	2200      	movs	r2, #0
 8009262:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8009266:	4618      	mov	r0, r3
 8009268:	f000 f81a 	bl	80092a0 <AT_CmdWrite>
 800926c:	4603      	mov	r3, r0
 800926e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8009272:	e002      	b.n	800927a <AT_SingleInteger+0xba>
            }
        } else {
            *value = tmp;
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009278:	601a      	str	r2, [r3, #0]
        }
    }
    Simcom_Unlock();
 800927a:	f000 fc17 	bl	8009aac <Simcom_Unlock>

    return p;
 800927e:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
}
 8009282:	4618      	mov	r0, r3
 8009284:	3748      	adds	r7, #72	; 0x48
 8009286:	46bd      	mov	sp, r7
 8009288:	bd80      	pop	{r7, pc}
 800928a:	bf00      	nop
 800928c:	0800b3e4 	.word	0x0800b3e4
 8009290:	0800b3e8 	.word	0x0800b3e8
 8009294:	0800b3ec 	.word	0x0800b3ec
 8009298:	0800b28c 	.word	0x0800b28c
 800929c:	0800b294 	.word	0x0800b294

080092a0 <AT_CmdWrite>:

static SIMCOM_RESULT AT_CmdWrite(char *cmd, uint32_t ms, char *res) {
 80092a0:	b580      	push	{r7, lr}
 80092a2:	b086      	sub	sp, #24
 80092a4:	af00      	add	r7, sp, #0
 80092a6:	60f8      	str	r0, [r7, #12]
 80092a8:	60b9      	str	r1, [r7, #8]
 80092aa:	607a      	str	r2, [r7, #4]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 80092ac:	2300      	movs	r3, #0
 80092ae:	75fb      	strb	r3, [r7, #23]

    if (SIM.state >= SIM_STATE_READY) {
 80092b0:	4b09      	ldr	r3, [pc, #36]	; (80092d8 <AT_CmdWrite+0x38>)
 80092b2:	f993 3000 	ldrsb.w	r3, [r3]
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	db07      	blt.n	80092ca <AT_CmdWrite+0x2a>
        p = Simcom_Command(cmd, res, ms, 0);
 80092ba:	2300      	movs	r3, #0
 80092bc:	68ba      	ldr	r2, [r7, #8]
 80092be:	6879      	ldr	r1, [r7, #4]
 80092c0:	68f8      	ldr	r0, [r7, #12]
 80092c2:	f000 fed9 	bl	800a078 <Simcom_Command>
 80092c6:	4603      	mov	r3, r0
 80092c8:	75fb      	strb	r3, [r7, #23]
    }

    return p;
 80092ca:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80092ce:	4618      	mov	r0, r3
 80092d0:	3718      	adds	r7, #24
 80092d2:	46bd      	mov	sp, r7
 80092d4:	bd80      	pop	{r7, pc}
 80092d6:	bf00      	nop
 80092d8:	20000010 	.word	0x20000010

080092dc <AT_CmdRead>:

static SIMCOM_RESULT AT_CmdRead(char *cmd, uint32_t ms, char *prefix, char **str) {
 80092dc:	b590      	push	{r4, r7, lr}
 80092de:	b087      	sub	sp, #28
 80092e0:	af00      	add	r7, sp, #0
 80092e2:	60f8      	str	r0, [r7, #12]
 80092e4:	60b9      	str	r1, [r7, #8]
 80092e6:	607a      	str	r2, [r7, #4]
 80092e8:	603b      	str	r3, [r7, #0]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 80092ea:	2300      	movs	r3, #0
 80092ec:	75fb      	strb	r3, [r7, #23]

    if (SIM.state >= SIM_STATE_READY) {
 80092ee:	4b16      	ldr	r3, [pc, #88]	; (8009348 <AT_CmdRead+0x6c>)
 80092f0:	f993 3000 	ldrsb.w	r3, [r3]
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	db20      	blt.n	800933a <AT_CmdRead+0x5e>
        p = Simcom_Command(cmd, prefix, ms, 0);
 80092f8:	2300      	movs	r3, #0
 80092fa:	68ba      	ldr	r2, [r7, #8]
 80092fc:	6879      	ldr	r1, [r7, #4]
 80092fe:	68f8      	ldr	r0, [r7, #12]
 8009300:	f000 feba 	bl	800a078 <Simcom_Command>
 8009304:	4603      	mov	r3, r0
 8009306:	75fb      	strb	r3, [r7, #23]

        if (p > 0) {
 8009308:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800930c:	2b00      	cmp	r3, #0
 800930e:	dd14      	ble.n	800933a <AT_CmdRead+0x5e>
            *str = Simcom_Response(prefix);
 8009310:	6878      	ldr	r0, [r7, #4]
 8009312:	f000 fbd3 	bl	8009abc <Simcom_Response>
 8009316:	4602      	mov	r2, r0
 8009318:	683b      	ldr	r3, [r7, #0]
 800931a:	601a      	str	r2, [r3, #0]

            if (*str != NULL) {
 800931c:	683b      	ldr	r3, [r7, #0]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	2b00      	cmp	r3, #0
 8009322:	d00a      	beq.n	800933a <AT_CmdRead+0x5e>
                *str += strlen(prefix);
 8009324:	683b      	ldr	r3, [r7, #0]
 8009326:	681c      	ldr	r4, [r3, #0]
 8009328:	6878      	ldr	r0, [r7, #4]
 800932a:	f7f6 ff83 	bl	8000234 <strlen>
 800932e:	4603      	mov	r3, r0
 8009330:	18e2      	adds	r2, r4, r3
 8009332:	683b      	ldr	r3, [r7, #0]
 8009334:	601a      	str	r2, [r3, #0]

                p = SIM_RESULT_OK;
 8009336:	2301      	movs	r3, #1
 8009338:	75fb      	strb	r3, [r7, #23]
            }
        }
    }

    return p;
 800933a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800933e:	4618      	mov	r0, r3
 8009340:	371c      	adds	r7, #28
 8009342:	46bd      	mov	sp, r7
 8009344:	bd90      	pop	{r4, r7, pc}
 8009346:	bf00      	nop
 8009348:	20000010 	.word	0x20000010

0800934c <AT_ParseText>:

static void AT_ParseText(const char *ptr, uint8_t *cnt, char *text, uint8_t size) {
 800934c:	b480      	push	{r7}
 800934e:	b087      	sub	sp, #28
 8009350:	af00      	add	r7, sp, #0
 8009352:	60f8      	str	r0, [r7, #12]
 8009354:	60b9      	str	r1, [r7, #8]
 8009356:	607a      	str	r2, [r7, #4]
 8009358:	70fb      	strb	r3, [r7, #3]
    uint8_t i = 0;
 800935a:	2300      	movs	r3, #0
 800935c:	75fb      	strb	r3, [r7, #23]

    // check for double quote start
    if (*ptr == '"') {
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	781b      	ldrb	r3, [r3, #0]
 8009362:	2b22      	cmp	r3, #34	; 0x22
 8009364:	d119      	bne.n	800939a <AT_ParseText+0x4e>
        ptr++;
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	3301      	adds	r3, #1
 800936a:	60fb      	str	r3, [r7, #12]
        i++;
 800936c:	7dfb      	ldrb	r3, [r7, #23]
 800936e:	3301      	adds	r3, #1
 8009370:	75fb      	strb	r3, [r7, #23]
    }
    // Parse text
    while (*ptr != '"' && *ptr != '\r' && *ptr != '\n') {
 8009372:	e012      	b.n	800939a <AT_ParseText+0x4e>
        *text = *ptr;
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	781a      	ldrb	r2, [r3, #0]
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	701a      	strb	r2, [r3, #0]

        // increment
        text++;
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	3301      	adds	r3, #1
 8009380:	607b      	str	r3, [r7, #4]
        ptr++;
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	3301      	adds	r3, #1
 8009386:	60fb      	str	r3, [r7, #12]
        i++;
 8009388:	7dfb      	ldrb	r3, [r7, #23]
 800938a:	3301      	adds	r3, #1
 800938c:	75fb      	strb	r3, [r7, #23]
        size--;
 800938e:	78fb      	ldrb	r3, [r7, #3]
 8009390:	3b01      	subs	r3, #1
 8009392:	70fb      	strb	r3, [r7, #3]

        // handle overflow
        if (size <= 1) {
 8009394:	78fb      	ldrb	r3, [r7, #3]
 8009396:	2b01      	cmp	r3, #1
 8009398:	d90c      	bls.n	80093b4 <AT_ParseText+0x68>
    while (*ptr != '"' && *ptr != '\r' && *ptr != '\n') {
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	781b      	ldrb	r3, [r3, #0]
 800939e:	2b22      	cmp	r3, #34	; 0x22
 80093a0:	d009      	beq.n	80093b6 <AT_ParseText+0x6a>
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	781b      	ldrb	r3, [r3, #0]
 80093a6:	2b0d      	cmp	r3, #13
 80093a8:	d005      	beq.n	80093b6 <AT_ParseText+0x6a>
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	781b      	ldrb	r3, [r3, #0]
 80093ae:	2b0a      	cmp	r3, #10
 80093b0:	d1e0      	bne.n	8009374 <AT_ParseText+0x28>
 80093b2:	e000      	b.n	80093b6 <AT_ParseText+0x6a>
            break;
 80093b4:	bf00      	nop
        }
    }
    // end of parsing for : double-quote, tab, new-line
    *text = '\0';
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	2200      	movs	r2, #0
 80093ba:	701a      	strb	r2, [r3, #0]
    ptr++;
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	3301      	adds	r3, #1
 80093c0:	60fb      	str	r3, [r7, #12]
    i++;
 80093c2:	7dfb      	ldrb	r3, [r7, #23]
 80093c4:	3301      	adds	r3, #1
 80093c6:	75fb      	strb	r3, [r7, #23]
    // Save number of characters used for number
    if (cnt != NULL) {
 80093c8:	68bb      	ldr	r3, [r7, #8]
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d002      	beq.n	80093d4 <AT_ParseText+0x88>
        *cnt = i;
 80093ce:	68bb      	ldr	r3, [r7, #8]
 80093d0:	7dfa      	ldrb	r2, [r7, #23]
 80093d2:	701a      	strb	r2, [r3, #0]
    }
}
 80093d4:	bf00      	nop
 80093d6:	371c      	adds	r7, #28
 80093d8:	46bd      	mov	sp, r7
 80093da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093de:	4770      	bx	lr

080093e0 <AT_ParseNumber>:

static int32_t AT_ParseNumber(const char *ptr, uint8_t *cnt) {
 80093e0:	b480      	push	{r7}
 80093e2:	b085      	sub	sp, #20
 80093e4:	af00      	add	r7, sp, #0
 80093e6:	6078      	str	r0, [r7, #4]
 80093e8:	6039      	str	r1, [r7, #0]
    uint8_t minus = 0, i = 0;
 80093ea:	2300      	movs	r3, #0
 80093ec:	73fb      	strb	r3, [r7, #15]
 80093ee:	2300      	movs	r3, #0
 80093f0:	73bb      	strb	r3, [r7, #14]
    int32_t sum = 0;
 80093f2:	2300      	movs	r3, #0
 80093f4:	60bb      	str	r3, [r7, #8]

    if (*ptr == '-') { /* Check for minus character */
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	781b      	ldrb	r3, [r3, #0]
 80093fa:	2b2d      	cmp	r3, #45	; 0x2d
 80093fc:	d119      	bne.n	8009432 <AT_ParseNumber+0x52>
        minus = 1;
 80093fe:	2301      	movs	r3, #1
 8009400:	73fb      	strb	r3, [r7, #15]
        ptr++;
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	3301      	adds	r3, #1
 8009406:	607b      	str	r3, [r7, #4]
        i++;
 8009408:	7bbb      	ldrb	r3, [r7, #14]
 800940a:	3301      	adds	r3, #1
 800940c:	73bb      	strb	r3, [r7, #14]
    }
    while (CHARISNUM(*ptr)) { /* Parse number */
 800940e:	e010      	b.n	8009432 <AT_ParseNumber+0x52>
        sum = 10 * sum + CHARTONUM(*ptr);
 8009410:	68ba      	ldr	r2, [r7, #8]
 8009412:	4613      	mov	r3, r2
 8009414:	009b      	lsls	r3, r3, #2
 8009416:	4413      	add	r3, r2
 8009418:	005b      	lsls	r3, r3, #1
 800941a:	461a      	mov	r2, r3
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	781b      	ldrb	r3, [r3, #0]
 8009420:	3b30      	subs	r3, #48	; 0x30
 8009422:	4413      	add	r3, r2
 8009424:	60bb      	str	r3, [r7, #8]
        ptr++;
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	3301      	adds	r3, #1
 800942a:	607b      	str	r3, [r7, #4]
        i++;
 800942c:	7bbb      	ldrb	r3, [r7, #14]
 800942e:	3301      	adds	r3, #1
 8009430:	73bb      	strb	r3, [r7, #14]
    while (CHARISNUM(*ptr)) { /* Parse number */
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	781b      	ldrb	r3, [r3, #0]
 8009436:	2b2f      	cmp	r3, #47	; 0x2f
 8009438:	d903      	bls.n	8009442 <AT_ParseNumber+0x62>
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	781b      	ldrb	r3, [r3, #0]
 800943e:	2b39      	cmp	r3, #57	; 0x39
 8009440:	d9e6      	bls.n	8009410 <AT_ParseNumber+0x30>
    }
    if (cnt != NULL) { /* Save number of characters used for number */
 8009442:	683b      	ldr	r3, [r7, #0]
 8009444:	2b00      	cmp	r3, #0
 8009446:	d002      	beq.n	800944e <AT_ParseNumber+0x6e>
        *cnt = i;
 8009448:	683b      	ldr	r3, [r7, #0]
 800944a:	7bba      	ldrb	r2, [r7, #14]
 800944c:	701a      	strb	r2, [r3, #0]
    }
    if (minus) { /* Minus detected */
 800944e:	7bfb      	ldrb	r3, [r7, #15]
 8009450:	2b00      	cmp	r3, #0
 8009452:	d002      	beq.n	800945a <AT_ParseNumber+0x7a>
        return 0 - sum;
 8009454:	68bb      	ldr	r3, [r7, #8]
 8009456:	425b      	negs	r3, r3
 8009458:	e000      	b.n	800945c <AT_ParseNumber+0x7c>
    }
    return sum; /* Return number */
 800945a:	68bb      	ldr	r3, [r7, #8]
}
 800945c:	4618      	mov	r0, r3
 800945e:	3714      	adds	r7, #20
 8009460:	46bd      	mov	sp, r7
 8009462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009466:	4770      	bx	lr

08009468 <CANBUS_Init>:
/* Private functions declaration ----------------------------------------------*/
static void lock(void);
static void unlock(void);

/* Public functions implementation ---------------------------------------------*/
void CANBUS_Init(void) {
 8009468:	b580      	push	{r7, lr}
 800946a:	af00      	add	r7, sp, #0
    /* Configure the CAN Filter */
    if (!CANBUS_Filter()) {
 800946c:	f000 f81a 	bl	80094a4 <CANBUS_Filter>
 8009470:	4603      	mov	r3, r0
 8009472:	2b00      	cmp	r3, #0
 8009474:	d101      	bne.n	800947a <CANBUS_Init+0x12>
        /* Start Error */
        Error_Handler();
 8009476:	f7f8 fcc5 	bl	8001e04 <Error_Handler>
    }

    /* Start the CAN peripheral */
    if (HAL_CAN_Start(&hcan1) != HAL_OK) {
 800947a:	4809      	ldr	r0, [pc, #36]	; (80094a0 <CANBUS_Init+0x38>)
 800947c:	f7f9 fa0c 	bl	8002898 <HAL_CAN_Start>
 8009480:	4603      	mov	r3, r0
 8009482:	2b00      	cmp	r3, #0
 8009484:	d001      	beq.n	800948a <CANBUS_Init+0x22>
        /* Start Error */
        Error_Handler();
 8009486:	f7f8 fcbd 	bl	8001e04 <Error_Handler>
    }

    /* Activate CAN RX notification */
    if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK) {
 800948a:	2102      	movs	r1, #2
 800948c:	4804      	ldr	r0, [pc, #16]	; (80094a0 <CANBUS_Init+0x38>)
 800948e:	f7f9 fa47 	bl	8002920 <HAL_CAN_ActivateNotification>
 8009492:	4603      	mov	r3, r0
 8009494:	2b00      	cmp	r3, #0
 8009496:	d001      	beq.n	800949c <CANBUS_Init+0x34>
        /* Notification Error */
        Error_Handler();
 8009498:	f7f8 fcb4 	bl	8001e04 <Error_Handler>
    }
}
 800949c:	bf00      	nop
 800949e:	bd80      	pop	{r7, pc}
 80094a0:	200003ac 	.word	0x200003ac

080094a4 <CANBUS_Filter>:
    TxHeader->TransmitGlobalTime = DISABLE;
    TxHeader->StdId = StdId;
    TxHeader->DLC = DLC;
}

uint8_t CANBUS_Filter(void) {
 80094a4:	b580      	push	{r7, lr}
 80094a6:	b08a      	sub	sp, #40	; 0x28
 80094a8:	af00      	add	r7, sp, #0
    CAN_FilterTypeDef sFilterConfig;

    /* Configure the CAN Filter */
    sFilterConfig.FilterBank = 0;
 80094aa:	2300      	movs	r3, #0
 80094ac:	617b      	str	r3, [r7, #20]
    // set filter to mask mode (not id_list mode)
    sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80094ae:	2300      	movs	r3, #0
 80094b0:	61bb      	str	r3, [r7, #24]
    // set 32-bit scale configuration
    sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80094b2:	2301      	movs	r3, #1
 80094b4:	61fb      	str	r3, [r7, #28]
    sFilterConfig.FilterIdHigh = 0x0000;
 80094b6:	2300      	movs	r3, #0
 80094b8:	603b      	str	r3, [r7, #0]
    sFilterConfig.FilterIdLow = 0x0000;
 80094ba:	2300      	movs	r3, #0
 80094bc:	607b      	str	r3, [r7, #4]
    sFilterConfig.FilterMaskIdHigh = 0x0000;
 80094be:	2300      	movs	r3, #0
 80094c0:	60bb      	str	r3, [r7, #8]
    sFilterConfig.FilterMaskIdLow = 0x0000;
 80094c2:	2300      	movs	r3, #0
 80094c4:	60fb      	str	r3, [r7, #12]
    // assign filter to FIFO 0
    sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 80094c6:	2300      	movs	r3, #0
 80094c8:	613b      	str	r3, [r7, #16]
    // activate filter
    sFilterConfig.FilterActivation = ENABLE;
 80094ca:	2301      	movs	r3, #1
 80094cc:	623b      	str	r3, [r7, #32]

    return (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) == HAL_OK);
 80094ce:	463b      	mov	r3, r7
 80094d0:	4619      	mov	r1, r3
 80094d2:	4806      	ldr	r0, [pc, #24]	; (80094ec <CANBUS_Filter+0x48>)
 80094d4:	f7f9 f8f4 	bl	80026c0 <HAL_CAN_ConfigFilter>
 80094d8:	4603      	mov	r3, r0
 80094da:	2b00      	cmp	r3, #0
 80094dc:	bf0c      	ite	eq
 80094de:	2301      	moveq	r3, #1
 80094e0:	2300      	movne	r3, #0
 80094e2:	b2db      	uxtb	r3, r3
}
 80094e4:	4618      	mov	r0, r3
 80094e6:	3728      	adds	r7, #40	; 0x28
 80094e8:	46bd      	mov	sp, r7
 80094ea:	bd80      	pop	{r7, pc}
 80094ec:	200003ac 	.word	0x200003ac

080094f0 <CRC_Calculate8>:
/* Private functions declaration ----------------------------------------------*/
static void lock(void);
static void unlock(void);

/* Public functions implementation --------------------------------------------*/
uint32_t CRC_Calculate8(uint8_t *arr, uint32_t count, uint8_t swapped) {
 80094f0:	b580      	push	{r7, lr}
 80094f2:	b08a      	sub	sp, #40	; 0x28
 80094f4:	af00      	add	r7, sp, #0
 80094f6:	60f8      	str	r0, [r7, #12]
 80094f8:	60b9      	str	r1, [r7, #8]
 80094fa:	4613      	mov	r3, r2
 80094fc:	71fb      	strb	r3, [r7, #7]
    uint32_t cnt, result, value = 0;
 80094fe:	2300      	movs	r3, #0
 8009500:	61fb      	str	r3, [r7, #28]
    uint8_t index = 0, remaining[4] = { 0 };
 8009502:	2300      	movs	r3, #0
 8009504:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009508:	2300      	movs	r3, #0
 800950a:	617b      	str	r3, [r7, #20]

    lock();
 800950c:	f000 f85c 	bl	80095c8 <lock>

    /* Reset generator */
    __HAL_CRC_DR_RESET(&hcrc);
 8009510:	4b2c      	ldr	r3, [pc, #176]	; (80095c4 <CRC_Calculate8+0xd4>)
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	689a      	ldr	r2, [r3, #8]
 8009516:	4b2b      	ldr	r3, [pc, #172]	; (80095c4 <CRC_Calculate8+0xd4>)
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	f042 0201 	orr.w	r2, r2, #1
 800951e:	609a      	str	r2, [r3, #8]

    /* Calculate number of 32-bit blocks */
    cnt = count >> 2;
 8009520:	68bb      	ldr	r3, [r7, #8]
 8009522:	089b      	lsrs	r3, r3, #2
 8009524:	627b      	str	r3, [r7, #36]	; 0x24

    /* Calculate */
    while (cnt--) {
 8009526:	e011      	b.n	800954c <CRC_Calculate8+0x5c>
        value = *(uint32_t*) arr;
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	61fb      	str	r3, [r7, #28]
        /* Set new value */
        hcrc.Instance->DR = swapped ? _ByteSwap32(value) : value;
 800952e:	79fb      	ldrb	r3, [r7, #7]
 8009530:	2b00      	cmp	r3, #0
 8009532:	d004      	beq.n	800953e <CRC_Calculate8+0x4e>
 8009534:	69f8      	ldr	r0, [r7, #28]
 8009536:	f000 ff92 	bl	800a45e <_ByteSwap32>
 800953a:	4603      	mov	r3, r0
 800953c:	e000      	b.n	8009540 <CRC_Calculate8+0x50>
 800953e:	69fb      	ldr	r3, [r7, #28]
 8009540:	4a20      	ldr	r2, [pc, #128]	; (80095c4 <CRC_Calculate8+0xd4>)
 8009542:	6812      	ldr	r2, [r2, #0]
 8009544:	6013      	str	r3, [r2, #0]

        /* Increase by 4 */
        arr += 4;
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	3304      	adds	r3, #4
 800954a:	60fb      	str	r3, [r7, #12]
    while (cnt--) {
 800954c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800954e:	1e5a      	subs	r2, r3, #1
 8009550:	627a      	str	r2, [r7, #36]	; 0x24
 8009552:	2b00      	cmp	r3, #0
 8009554:	d1e8      	bne.n	8009528 <CRC_Calculate8+0x38>
    }

    /* Calculate remaining data as 8-bit */
    cnt = count % 4;
 8009556:	68bb      	ldr	r3, [r7, #8]
 8009558:	f003 0303 	and.w	r3, r3, #3
 800955c:	627b      	str	r3, [r7, #36]	; 0x24

    if (cnt) {
 800955e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009560:	2b00      	cmp	r3, #0
 8009562:	d024      	beq.n	80095ae <CRC_Calculate8+0xbe>
        /* Calculate */
        while (cnt--) {
 8009564:	e00e      	b.n	8009584 <CRC_Calculate8+0x94>
            remaining[index++] = *arr++;
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	1c5a      	adds	r2, r3, #1
 800956a:	60fa      	str	r2, [r7, #12]
 800956c:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8009570:	1c51      	adds	r1, r2, #1
 8009572:	f887 1023 	strb.w	r1, [r7, #35]	; 0x23
 8009576:	4611      	mov	r1, r2
 8009578:	781a      	ldrb	r2, [r3, #0]
 800957a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800957e:	440b      	add	r3, r1
 8009580:	f803 2c14 	strb.w	r2, [r3, #-20]
        while (cnt--) {
 8009584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009586:	1e5a      	subs	r2, r3, #1
 8009588:	627a      	str	r2, [r7, #36]	; 0x24
 800958a:	2b00      	cmp	r3, #0
 800958c:	d1eb      	bne.n	8009566 <CRC_Calculate8+0x76>
        }
        /* Set new value */
        value = *(uint32_t*) remaining;
 800958e:	f107 0314 	add.w	r3, r7, #20
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	61fb      	str	r3, [r7, #28]
        hcrc.Instance->DR = swapped ? _ByteSwap32(value) : value;
 8009596:	79fb      	ldrb	r3, [r7, #7]
 8009598:	2b00      	cmp	r3, #0
 800959a:	d004      	beq.n	80095a6 <CRC_Calculate8+0xb6>
 800959c:	69f8      	ldr	r0, [r7, #28]
 800959e:	f000 ff5e 	bl	800a45e <_ByteSwap32>
 80095a2:	4603      	mov	r3, r0
 80095a4:	e000      	b.n	80095a8 <CRC_Calculate8+0xb8>
 80095a6:	69fb      	ldr	r3, [r7, #28]
 80095a8:	4a06      	ldr	r2, [pc, #24]	; (80095c4 <CRC_Calculate8+0xd4>)
 80095aa:	6812      	ldr	r2, [r2, #0]
 80095ac:	6013      	str	r3, [r2, #0]
    }
    result = hcrc.Instance->DR;
 80095ae:	4b05      	ldr	r3, [pc, #20]	; (80095c4 <CRC_Calculate8+0xd4>)
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	61bb      	str	r3, [r7, #24]

    unlock();
 80095b6:	f000 f80e 	bl	80095d6 <unlock>
    /* Return data */
    return result;
 80095ba:	69bb      	ldr	r3, [r7, #24]
}
 80095bc:	4618      	mov	r0, r3
 80095be:	3728      	adds	r7, #40	; 0x28
 80095c0:	46bd      	mov	sp, r7
 80095c2:	bd80      	pop	{r7, pc}
 80095c4:	200002b0 	.word	0x200002b0

080095c8 <lock>:

    return result;
}

/* Private functions implementation --------------------------------------------*/
static void lock(void) {
 80095c8:	b480      	push	{r7}
 80095ca:	af00      	add	r7, sp, #0
#if (!BOOTLOADER)
    osMutexAcquire(CrcMutexHandle, osWaitForever);
#endif
}
 80095cc:	bf00      	nop
 80095ce:	46bd      	mov	sp, r7
 80095d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095d4:	4770      	bx	lr

080095d6 <unlock>:

static void unlock(void) {
 80095d6:	b480      	push	{r7}
 80095d8:	af00      	add	r7, sp, #0
#if (!BOOTLOADER)
    osMutexRelease(CrcMutexHandle);
#endif
}
 80095da:	bf00      	nop
 80095dc:	46bd      	mov	sp, r7
 80095de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095e2:	4770      	bx	lr

080095e4 <EEPROM24XX_SetDevice>:

/* Private variables ----------------------------------------------------------*/
static uint16_t DevAddress = EEPROM24_MAIN;

/* Public functions implementation ---------------------------------------------*/
void EEPROM24XX_SetDevice(EEPROM24_DEVICE Device) {
 80095e4:	b480      	push	{r7}
 80095e6:	b083      	sub	sp, #12
 80095e8:	af00      	add	r7, sp, #0
 80095ea:	4603      	mov	r3, r0
 80095ec:	71fb      	strb	r3, [r7, #7]
    DevAddress = Device;
 80095ee:	79fb      	ldrb	r3, [r7, #7]
 80095f0:	b29a      	uxth	r2, r3
 80095f2:	4b04      	ldr	r3, [pc, #16]	; (8009604 <EEPROM24XX_SetDevice+0x20>)
 80095f4:	801a      	strh	r2, [r3, #0]
}
 80095f6:	bf00      	nop
 80095f8:	370c      	adds	r7, #12
 80095fa:	46bd      	mov	sp, r7
 80095fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009600:	4770      	bx	lr
 8009602:	bf00      	nop
 8009604:	2000000a 	.word	0x2000000a

08009608 <EEPROM24XX_IsConnected>:

uint8_t EEPROM24XX_IsConnected(void) {
 8009608:	b580      	push	{r7, lr}
 800960a:	af00      	add	r7, sp, #0
    return (HAL_I2C_IsDeviceReady(&hi2c2, DevAddress, 2, 1000) == HAL_OK);
 800960c:	4b07      	ldr	r3, [pc, #28]	; (800962c <EEPROM24XX_IsConnected+0x24>)
 800960e:	8819      	ldrh	r1, [r3, #0]
 8009610:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8009614:	2202      	movs	r2, #2
 8009616:	4806      	ldr	r0, [pc, #24]	; (8009630 <EEPROM24XX_IsConnected+0x28>)
 8009618:	f7fb fb42 	bl	8004ca0 <HAL_I2C_IsDeviceReady>
 800961c:	4603      	mov	r3, r0
 800961e:	2b00      	cmp	r3, #0
 8009620:	bf0c      	ite	eq
 8009622:	2301      	moveq	r3, #1
 8009624:	2300      	movne	r3, #0
 8009626:	b2db      	uxtb	r3, r3
}
 8009628:	4618      	mov	r0, r3
 800962a:	bd80      	pop	{r7, pc}
 800962c:	2000000a 	.word	0x2000000a
 8009630:	200002b8 	.word	0x200002b8

08009634 <EEPROM24XX_Save>:

uint8_t EEPROM24XX_Save(uint16_t Address, void *data, size_t size_of_data) {
 8009634:	b580      	push	{r7, lr}
 8009636:	b088      	sub	sp, #32
 8009638:	af04      	add	r7, sp, #16
 800963a:	4603      	mov	r3, r0
 800963c:	60b9      	str	r1, [r7, #8]
 800963e:	607a      	str	r2, [r7, #4]
 8009640:	81fb      	strh	r3, [r7, #14]
    if (size_of_data > 32) {
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	2b20      	cmp	r3, #32
 8009646:	d901      	bls.n	800964c <EEPROM24XX_Save+0x18>
        return 0;
 8009648:	2300      	movs	r3, #0
 800964a:	e017      	b.n	800967c <EEPROM24XX_Save+0x48>
    }

    if (HAL_I2C_Mem_Write(&hi2c2, DevAddress, Address, I2C_MEMADD_SIZE_16BIT, (uint8_t*) data, size_of_data, 100) == HAL_OK) {
 800964c:	4b0d      	ldr	r3, [pc, #52]	; (8009684 <EEPROM24XX_Save+0x50>)
 800964e:	8819      	ldrh	r1, [r3, #0]
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	b29b      	uxth	r3, r3
 8009654:	89f8      	ldrh	r0, [r7, #14]
 8009656:	2264      	movs	r2, #100	; 0x64
 8009658:	9202      	str	r2, [sp, #8]
 800965a:	9301      	str	r3, [sp, #4]
 800965c:	68bb      	ldr	r3, [r7, #8]
 800965e:	9300      	str	r3, [sp, #0]
 8009660:	2310      	movs	r3, #16
 8009662:	4602      	mov	r2, r0
 8009664:	4808      	ldr	r0, [pc, #32]	; (8009688 <EEPROM24XX_Save+0x54>)
 8009666:	f7fa fffb 	bl	8004660 <HAL_I2C_Mem_Write>
 800966a:	4603      	mov	r3, r0
 800966c:	2b00      	cmp	r3, #0
 800966e:	d104      	bne.n	800967a <EEPROM24XX_Save+0x46>
        _DelayMS(15);
 8009670:	200f      	movs	r0, #15
 8009672:	f000 feb6 	bl	800a3e2 <_DelayMS>
        return 1;
 8009676:	2301      	movs	r3, #1
 8009678:	e000      	b.n	800967c <EEPROM24XX_Save+0x48>
    }
    return 0;
 800967a:	2300      	movs	r3, #0

}
 800967c:	4618      	mov	r0, r3
 800967e:	3710      	adds	r7, #16
 8009680:	46bd      	mov	sp, r7
 8009682:	bd80      	pop	{r7, pc}
 8009684:	2000000a 	.word	0x2000000a
 8009688:	200002b8 	.word	0x200002b8

0800968c <EEPROM24XX_Load>:

uint8_t EEPROM24XX_Load(uint16_t Address, void *data, size_t size_of_data) {
 800968c:	b580      	push	{r7, lr}
 800968e:	b088      	sub	sp, #32
 8009690:	af04      	add	r7, sp, #16
 8009692:	4603      	mov	r3, r0
 8009694:	60b9      	str	r1, [r7, #8]
 8009696:	607a      	str	r2, [r7, #4]
 8009698:	81fb      	strh	r3, [r7, #14]
    return (HAL_I2C_Mem_Read(&hi2c2, DevAddress, Address, I2C_MEMADD_SIZE_16BIT, (uint8_t*) data, size_of_data, 100) == HAL_OK);
 800969a:	4b0c      	ldr	r3, [pc, #48]	; (80096cc <EEPROM24XX_Load+0x40>)
 800969c:	8819      	ldrh	r1, [r3, #0]
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	b29b      	uxth	r3, r3
 80096a2:	89f8      	ldrh	r0, [r7, #14]
 80096a4:	2264      	movs	r2, #100	; 0x64
 80096a6:	9202      	str	r2, [sp, #8]
 80096a8:	9301      	str	r3, [sp, #4]
 80096aa:	68bb      	ldr	r3, [r7, #8]
 80096ac:	9300      	str	r3, [sp, #0]
 80096ae:	2310      	movs	r3, #16
 80096b0:	4602      	mov	r2, r0
 80096b2:	4807      	ldr	r0, [pc, #28]	; (80096d0 <EEPROM24XX_Load+0x44>)
 80096b4:	f7fb f8ce 	bl	8004854 <HAL_I2C_Mem_Read>
 80096b8:	4603      	mov	r3, r0
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	bf0c      	ite	eq
 80096be:	2301      	moveq	r3, #1
 80096c0:	2300      	movne	r3, #0
 80096c2:	b2db      	uxtb	r3, r3
}
 80096c4:	4618      	mov	r0, r3
 80096c6:	3710      	adds	r7, #16
 80096c8:	46bd      	mov	sp, r7
 80096ca:	bd80      	pop	{r7, pc}
 80096cc:	2000000a 	.word	0x2000000a
 80096d0:	200002b8 	.word	0x200002b8

080096d4 <LOG_Char>:
/* Private functions declarations ----------------------------------------------*/
static void lock(void);
static void unlock(void);

/* Public functions implementation ---------------------------------------------*/
void LOG_Char(char ch) {
 80096d4:	b580      	push	{r7, lr}
 80096d6:	b084      	sub	sp, #16
 80096d8:	af00      	add	r7, sp, #0
 80096da:	4603      	mov	r3, r0
 80096dc:	71fb      	strb	r3, [r7, #7]
    uint32_t tick;

    tick = _GetTickMS();
 80096de:	f000 fe8b 	bl	800a3f8 <_GetTickMS>
 80096e2:	60f8      	str	r0, [r7, #12]
    // wait if busy
    while (1) {
        if (ITM->PORT[0].u32 != 0 || _GetTickMS() - tick >= 10) {
 80096e4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	d10a      	bne.n	8009704 <LOG_Char+0x30>
 80096ee:	f000 fe83 	bl	800a3f8 <_GetTickMS>
 80096f2:	4602      	mov	r2, r0
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	1ad3      	subs	r3, r2, r3
 80096f8:	2b09      	cmp	r3, #9
 80096fa:	d803      	bhi.n	8009704 <LOG_Char+0x30>
            break;
        }
        _DelayMS(1);
 80096fc:	2001      	movs	r0, #1
 80096fe:	f000 fe70 	bl	800a3e2 <_DelayMS>
        if (ITM->PORT[0].u32 != 0 || _GetTickMS() - tick >= 10) {
 8009702:	e7ef      	b.n	80096e4 <LOG_Char+0x10>
    }
    // send to ITM0
    ITM->PORT[0].u8 = (uint8_t) ch;
 8009704:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8009708:	79fb      	ldrb	r3, [r7, #7]
 800970a:	7013      	strb	r3, [r2, #0]
}
 800970c:	bf00      	nop
 800970e:	3710      	adds	r7, #16
 8009710:	46bd      	mov	sp, r7
 8009712:	bd80      	pop	{r7, pc}

08009714 <LOG_Enter>:

void LOG_Enter(void) {
 8009714:	b580      	push	{r7, lr}
 8009716:	af00      	add	r7, sp, #0
    lock();
 8009718:	f000 f902 	bl	8009920 <lock>
    LOG_Char('\n');
 800971c:	200a      	movs	r0, #10
 800971e:	f7ff ffd9 	bl	80096d4 <LOG_Char>
    unlock();
 8009722:	f000 f904 	bl	800992e <unlock>
}
 8009726:	bf00      	nop
 8009728:	bd80      	pop	{r7, pc}
	...

0800972c <LOG_Int>:

void LOG_Int(int32_t num) {
 800972c:	b580      	push	{r7, lr}
 800972e:	b086      	sub	sp, #24
 8009730:	af00      	add	r7, sp, #0
 8009732:	6078      	str	r0, [r7, #4]
    lock();
 8009734:	f000 f8f4 	bl	8009920 <lock>

    char str[10]; // 10 chars max for INT32_MAX
    int i = 0;
 8009738:	2300      	movs	r3, #0
 800973a:	617b      	str	r3, [r7, #20]
    if (num < 0) {
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	2b00      	cmp	r3, #0
 8009740:	da05      	bge.n	800974e <LOG_Int+0x22>
        LOG_Char('-');
 8009742:	202d      	movs	r0, #45	; 0x2d
 8009744:	f7ff ffc6 	bl	80096d4 <LOG_Char>
        num *= -1;
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	425b      	negs	r3, r3
 800974c:	607b      	str	r3, [r7, #4]
    }
    do
        str[i++] = num % 10 + '0';
 800974e:	687a      	ldr	r2, [r7, #4]
 8009750:	4b1c      	ldr	r3, [pc, #112]	; (80097c4 <LOG_Int+0x98>)
 8009752:	fb83 1302 	smull	r1, r3, r3, r2
 8009756:	1099      	asrs	r1, r3, #2
 8009758:	17d3      	asrs	r3, r2, #31
 800975a:	1ac9      	subs	r1, r1, r3
 800975c:	460b      	mov	r3, r1
 800975e:	009b      	lsls	r3, r3, #2
 8009760:	440b      	add	r3, r1
 8009762:	005b      	lsls	r3, r3, #1
 8009764:	1ad1      	subs	r1, r2, r3
 8009766:	b2ca      	uxtb	r2, r1
 8009768:	697b      	ldr	r3, [r7, #20]
 800976a:	1c59      	adds	r1, r3, #1
 800976c:	6179      	str	r1, [r7, #20]
 800976e:	3230      	adds	r2, #48	; 0x30
 8009770:	b2d2      	uxtb	r2, r2
 8009772:	f107 0118 	add.w	r1, r7, #24
 8009776:	440b      	add	r3, r1
 8009778:	f803 2c10 	strb.w	r2, [r3, #-16]
    while ((num /= 10) > 0);
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	4a11      	ldr	r2, [pc, #68]	; (80097c4 <LOG_Int+0x98>)
 8009780:	fb82 1203 	smull	r1, r2, r2, r3
 8009784:	1092      	asrs	r2, r2, #2
 8009786:	17db      	asrs	r3, r3, #31
 8009788:	1ad3      	subs	r3, r2, r3
 800978a:	607b      	str	r3, [r7, #4]
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	2b00      	cmp	r3, #0
 8009790:	dcdd      	bgt.n	800974e <LOG_Int+0x22>
    for (i--; i >= 0; i--)
 8009792:	697b      	ldr	r3, [r7, #20]
 8009794:	3b01      	subs	r3, #1
 8009796:	617b      	str	r3, [r7, #20]
 8009798:	e00a      	b.n	80097b0 <LOG_Int+0x84>
        LOG_Char(str[i]);
 800979a:	f107 0208 	add.w	r2, r7, #8
 800979e:	697b      	ldr	r3, [r7, #20]
 80097a0:	4413      	add	r3, r2
 80097a2:	781b      	ldrb	r3, [r3, #0]
 80097a4:	4618      	mov	r0, r3
 80097a6:	f7ff ff95 	bl	80096d4 <LOG_Char>
    for (i--; i >= 0; i--)
 80097aa:	697b      	ldr	r3, [r7, #20]
 80097ac:	3b01      	subs	r3, #1
 80097ae:	617b      	str	r3, [r7, #20]
 80097b0:	697b      	ldr	r3, [r7, #20]
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	daf1      	bge.n	800979a <LOG_Int+0x6e>

    unlock();
 80097b6:	f000 f8ba 	bl	800992e <unlock>
}
 80097ba:	bf00      	nop
 80097bc:	3718      	adds	r7, #24
 80097be:	46bd      	mov	sp, r7
 80097c0:	bd80      	pop	{r7, pc}
 80097c2:	bf00      	nop
 80097c4:	66666667 	.word	0x66666667

080097c8 <LOG_Hex32>:
    LOG_Char(HEX_CHARS[(num & 0x0f) % 0x10]);

    unlock();
}

void LOG_Hex32(uint32_t num) {
 80097c8:	b580      	push	{r7, lr}
 80097ca:	b084      	sub	sp, #16
 80097cc:	af00      	add	r7, sp, #0
 80097ce:	6078      	str	r0, [r7, #4]
    lock();
 80097d0:	f000 f8a6 	bl	8009920 <lock>

    uint8_t i;
    for (i = 28; i > 0; i -= 4)
 80097d4:	231c      	movs	r3, #28
 80097d6:	73fb      	strb	r3, [r7, #15]
 80097d8:	e00d      	b.n	80097f6 <LOG_Hex32+0x2e>
        LOG_Char(HEX_CHARS[(num >> i) % 0x10]);
 80097da:	7bfb      	ldrb	r3, [r7, #15]
 80097dc:	687a      	ldr	r2, [r7, #4]
 80097de:	fa22 f303 	lsr.w	r3, r2, r3
 80097e2:	f003 030f 	and.w	r3, r3, #15
 80097e6:	4a0c      	ldr	r2, [pc, #48]	; (8009818 <LOG_Hex32+0x50>)
 80097e8:	5cd3      	ldrb	r3, [r2, r3]
 80097ea:	4618      	mov	r0, r3
 80097ec:	f7ff ff72 	bl	80096d4 <LOG_Char>
    for (i = 28; i > 0; i -= 4)
 80097f0:	7bfb      	ldrb	r3, [r7, #15]
 80097f2:	3b04      	subs	r3, #4
 80097f4:	73fb      	strb	r3, [r7, #15]
 80097f6:	7bfb      	ldrb	r3, [r7, #15]
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d1ee      	bne.n	80097da <LOG_Hex32+0x12>
    LOG_Char(HEX_CHARS[(num & 0x0f) % 0x10]);
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	f003 030f 	and.w	r3, r3, #15
 8009802:	4a05      	ldr	r2, [pc, #20]	; (8009818 <LOG_Hex32+0x50>)
 8009804:	5cd3      	ldrb	r3, [r2, r3]
 8009806:	4618      	mov	r0, r3
 8009808:	f7ff ff64 	bl	80096d4 <LOG_Char>

    unlock();
 800980c:	f000 f88f 	bl	800992e <unlock>
}
 8009810:	bf00      	nop
 8009812:	3710      	adds	r7, #16
 8009814:	46bd      	mov	sp, r7
 8009816:	bd80      	pop	{r7, pc}
 8009818:	0800b400 	.word	0x0800b400

0800981c <LOG_Str>:

void LOG_Str(char *str) {
 800981c:	b580      	push	{r7, lr}
 800981e:	b082      	sub	sp, #8
 8009820:	af00      	add	r7, sp, #0
 8009822:	6078      	str	r0, [r7, #4]
    lock();
 8009824:	f000 f87c 	bl	8009920 <lock>

    while (*str != '\0')
 8009828:	e006      	b.n	8009838 <LOG_Str+0x1c>
        LOG_Char(*str++);
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	1c5a      	adds	r2, r3, #1
 800982e:	607a      	str	r2, [r7, #4]
 8009830:	781b      	ldrb	r3, [r3, #0]
 8009832:	4618      	mov	r0, r3
 8009834:	f7ff ff4e 	bl	80096d4 <LOG_Char>
    while (*str != '\0')
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	781b      	ldrb	r3, [r3, #0]
 800983c:	2b00      	cmp	r3, #0
 800983e:	d1f4      	bne.n	800982a <LOG_Str+0xe>

    unlock();
 8009840:	f000 f875 	bl	800992e <unlock>
}
 8009844:	bf00      	nop
 8009846:	3708      	adds	r7, #8
 8009848:	46bd      	mov	sp, r7
 800984a:	bd80      	pop	{r7, pc}

0800984c <LOG_StrLn>:

void LOG_StrLn(char *str) {
 800984c:	b580      	push	{r7, lr}
 800984e:	b082      	sub	sp, #8
 8009850:	af00      	add	r7, sp, #0
 8009852:	6078      	str	r0, [r7, #4]
    lock();
 8009854:	f000 f864 	bl	8009920 <lock>

    while (*str != '\0') {
 8009858:	e006      	b.n	8009868 <LOG_StrLn+0x1c>
        LOG_Char(*str++);
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	1c5a      	adds	r2, r3, #1
 800985e:	607a      	str	r2, [r7, #4]
 8009860:	781b      	ldrb	r3, [r3, #0]
 8009862:	4618      	mov	r0, r3
 8009864:	f7ff ff36 	bl	80096d4 <LOG_Char>
    while (*str != '\0') {
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	781b      	ldrb	r3, [r3, #0]
 800986c:	2b00      	cmp	r3, #0
 800986e:	d1f4      	bne.n	800985a <LOG_StrLn+0xe>
    }
    LOG_Char('\n');
 8009870:	200a      	movs	r0, #10
 8009872:	f7ff ff2f 	bl	80096d4 <LOG_Char>

    unlock();
 8009876:	f000 f85a 	bl	800992e <unlock>
}
 800987a:	bf00      	nop
 800987c:	3708      	adds	r7, #8
 800987e:	46bd      	mov	sp, r7
 8009880:	bd80      	pop	{r7, pc}

08009882 <LOG_Buf>:

void LOG_Buf(char *buf, uint16_t bufsize) {
 8009882:	b580      	push	{r7, lr}
 8009884:	b084      	sub	sp, #16
 8009886:	af00      	add	r7, sp, #0
 8009888:	6078      	str	r0, [r7, #4]
 800988a:	460b      	mov	r3, r1
 800988c:	807b      	strh	r3, [r7, #2]
    lock();
 800988e:	f000 f847 	bl	8009920 <lock>

    uint16_t i;
    for (i = 0; i < bufsize; i++)
 8009892:	2300      	movs	r3, #0
 8009894:	81fb      	strh	r3, [r7, #14]
 8009896:	e009      	b.n	80098ac <LOG_Buf+0x2a>
        LOG_Char(*buf++);
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	1c5a      	adds	r2, r3, #1
 800989c:	607a      	str	r2, [r7, #4]
 800989e:	781b      	ldrb	r3, [r3, #0]
 80098a0:	4618      	mov	r0, r3
 80098a2:	f7ff ff17 	bl	80096d4 <LOG_Char>
    for (i = 0; i < bufsize; i++)
 80098a6:	89fb      	ldrh	r3, [r7, #14]
 80098a8:	3301      	adds	r3, #1
 80098aa:	81fb      	strh	r3, [r7, #14]
 80098ac:	89fa      	ldrh	r2, [r7, #14]
 80098ae:	887b      	ldrh	r3, [r7, #2]
 80098b0:	429a      	cmp	r2, r3
 80098b2:	d3f1      	bcc.n	8009898 <LOG_Buf+0x16>

    unlock();
 80098b4:	f000 f83b 	bl	800992e <unlock>
}
 80098b8:	bf00      	nop
 80098ba:	3710      	adds	r7, #16
 80098bc:	46bd      	mov	sp, r7
 80098be:	bd80      	pop	{r7, pc}

080098c0 <LOG_BufHex>:
    }

    unlock();
}

void LOG_BufHex(char *buf, uint16_t bufsize) {
 80098c0:	b580      	push	{r7, lr}
 80098c2:	b084      	sub	sp, #16
 80098c4:	af00      	add	r7, sp, #0
 80098c6:	6078      	str	r0, [r7, #4]
 80098c8:	460b      	mov	r3, r1
 80098ca:	807b      	strh	r3, [r7, #2]
    lock();
 80098cc:	f000 f828 	bl	8009920 <lock>

    uint16_t i;
    char ch;
    for (i = 0; i < bufsize; i++) {
 80098d0:	2300      	movs	r3, #0
 80098d2:	81fb      	strh	r3, [r7, #14]
 80098d4:	e018      	b.n	8009908 <LOG_BufHex+0x48>
        ch = *buf++;
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	1c5a      	adds	r2, r3, #1
 80098da:	607a      	str	r2, [r7, #4]
 80098dc:	781b      	ldrb	r3, [r3, #0]
 80098de:	737b      	strb	r3, [r7, #13]
        LOG_Char(HEX_CHARS[(ch >> 4) % 0x10]);
 80098e0:	7b7b      	ldrb	r3, [r7, #13]
 80098e2:	091b      	lsrs	r3, r3, #4
 80098e4:	b2db      	uxtb	r3, r3
 80098e6:	461a      	mov	r2, r3
 80098e8:	4b0c      	ldr	r3, [pc, #48]	; (800991c <LOG_BufHex+0x5c>)
 80098ea:	5c9b      	ldrb	r3, [r3, r2]
 80098ec:	4618      	mov	r0, r3
 80098ee:	f7ff fef1 	bl	80096d4 <LOG_Char>
        LOG_Char(HEX_CHARS[(ch & 0x0f) % 0x10]);
 80098f2:	7b7b      	ldrb	r3, [r7, #13]
 80098f4:	f003 030f 	and.w	r3, r3, #15
 80098f8:	4a08      	ldr	r2, [pc, #32]	; (800991c <LOG_BufHex+0x5c>)
 80098fa:	5cd3      	ldrb	r3, [r2, r3]
 80098fc:	4618      	mov	r0, r3
 80098fe:	f7ff fee9 	bl	80096d4 <LOG_Char>
    for (i = 0; i < bufsize; i++) {
 8009902:	89fb      	ldrh	r3, [r7, #14]
 8009904:	3301      	adds	r3, #1
 8009906:	81fb      	strh	r3, [r7, #14]
 8009908:	89fa      	ldrh	r2, [r7, #14]
 800990a:	887b      	ldrh	r3, [r7, #2]
 800990c:	429a      	cmp	r2, r3
 800990e:	d3e2      	bcc.n	80098d6 <LOG_BufHex+0x16>
    }

    unlock();
 8009910:	f000 f80d 	bl	800992e <unlock>
}
 8009914:	bf00      	nop
 8009916:	3710      	adds	r7, #16
 8009918:	46bd      	mov	sp, r7
 800991a:	bd80      	pop	{r7, pc}
 800991c:	0800b400 	.word	0x0800b400

08009920 <lock>:

    unlock();
}

/* Private functions implementations ----------------------------------------------*/
static void lock(void) {
 8009920:	b480      	push	{r7}
 8009922:	af00      	add	r7, sp, #0
#if (!BOOTLOADER)
    osMutexAcquire(LogMutexHandle, osWaitForever);
#endif
}
 8009924:	bf00      	nop
 8009926:	46bd      	mov	sp, r7
 8009928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800992c:	4770      	bx	lr

0800992e <unlock>:

static void unlock(void) {
 800992e:	b480      	push	{r7}
 8009930:	af00      	add	r7, sp, #0
#if (!BOOTLOADER)
    osMutexRelease(LogMutexHandle);
#endif
}
 8009932:	bf00      	nop
 8009934:	46bd      	mov	sp, r7
 8009936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800993a:	4770      	bx	lr

0800993c <EEPROM_Init>:
static uint8_t EE_Command(uint16_t vaddr, EEPROM_COMMAND cmd, void *value, void *ptr, uint16_t size);
static void lock(void);
static void unlock(void);

/* Public functions implementation --------------------------------------------*/
uint8_t EEPROM_Init(void) {
 800993c:	b580      	push	{r7, lr}
 800993e:	b082      	sub	sp, #8
 8009940:	af00      	add	r7, sp, #0
    uint8_t retry, ret = 0;
 8009942:	2300      	movs	r3, #0
 8009944:	71bb      	strb	r3, [r7, #6]
    const uint8_t MAX_RETRY = 5;
 8009946:	2305      	movs	r3, #5
 8009948:	713b      	strb	r3, [r7, #4]
    const EEPROM24_DEVICE EEPROMS[2] = {
 800994a:	4b23      	ldr	r3, [pc, #140]	; (80099d8 <EEPROM_Init+0x9c>)
 800994c:	881b      	ldrh	r3, [r3, #0]
 800994e:	803b      	strh	r3, [r7, #0]
            EEPROM24_MAIN,
            EEPROM24_BACKUP
    };

    lock();
 8009950:	f000 f897 	bl	8009a82 <lock>
    LOG_StrLn("EEPROM:Init");
 8009954:	4821      	ldr	r0, [pc, #132]	; (80099dc <EEPROM_Init+0xa0>)
 8009956:	f7ff ff79 	bl	800984c <LOG_StrLn>
    // check each eeprom
    for (uint8_t i = 0; i < 1; i++) {
 800995a:	2300      	movs	r3, #0
 800995c:	717b      	strb	r3, [r7, #5]
 800995e:	e02a      	b.n	80099b6 <EEPROM_Init+0x7a>
        if (!ret) {
 8009960:	79bb      	ldrb	r3, [r7, #6]
 8009962:	2b00      	cmp	r3, #0
 8009964:	d124      	bne.n	80099b0 <EEPROM_Init+0x74>
            retry = MAX_RETRY;
 8009966:	793b      	ldrb	r3, [r7, #4]
 8009968:	71fb      	strb	r3, [r7, #7]
            EEPROM24XX_SetDevice(EEPROMS[i]);
 800996a:	797b      	ldrb	r3, [r7, #5]
 800996c:	f107 0208 	add.w	r2, r7, #8
 8009970:	4413      	add	r3, r2
 8009972:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 8009976:	4618      	mov	r0, r3
 8009978:	f7ff fe34 	bl	80095e4 <EEPROM24XX_SetDevice>
            do {
                if (EEPROM24XX_IsConnected()) {
 800997c:	f7ff fe44 	bl	8009608 <EEPROM24XX_IsConnected>
 8009980:	4603      	mov	r3, r0
 8009982:	2b00      	cmp	r3, #0
 8009984:	d00c      	beq.n	80099a0 <EEPROM_Init+0x64>
                    LOG_Str("EEPROM:Device = ");
 8009986:	4816      	ldr	r0, [pc, #88]	; (80099e0 <EEPROM_Init+0xa4>)
 8009988:	f7ff ff48 	bl	800981c <LOG_Str>
                    LOG_Int(i + 1);
 800998c:	797b      	ldrb	r3, [r7, #5]
 800998e:	3301      	adds	r3, #1
 8009990:	4618      	mov	r0, r3
 8009992:	f7ff fecb 	bl	800972c <LOG_Int>
                    LOG_Enter();
 8009996:	f7ff febd 	bl	8009714 <LOG_Enter>

                    ret = 1;
 800999a:	2301      	movs	r3, #1
 800999c:	71bb      	strb	r3, [r7, #6]
                    break;
 800999e:	e007      	b.n	80099b0 <EEPROM_Init+0x74>
                }
                _DelayMS(50);
 80099a0:	2032      	movs	r0, #50	; 0x32
 80099a2:	f000 fd1e 	bl	800a3e2 <_DelayMS>
            } while (retry--);
 80099a6:	79fb      	ldrb	r3, [r7, #7]
 80099a8:	1e5a      	subs	r2, r3, #1
 80099aa:	71fa      	strb	r2, [r7, #7]
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d1e5      	bne.n	800997c <EEPROM_Init+0x40>
    for (uint8_t i = 0; i < 1; i++) {
 80099b0:	797b      	ldrb	r3, [r7, #5]
 80099b2:	3301      	adds	r3, #1
 80099b4:	717b      	strb	r3, [r7, #5]
 80099b6:	797b      	ldrb	r3, [r7, #5]
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d0d1      	beq.n	8009960 <EEPROM_Init+0x24>
        }
    }

    // all failed
    if (!ret) {
 80099bc:	79bb      	ldrb	r3, [r7, #6]
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d102      	bne.n	80099c8 <EEPROM_Init+0x8c>
        LOG_StrLn("EEPROM:Error");
 80099c2:	4808      	ldr	r0, [pc, #32]	; (80099e4 <EEPROM_Init+0xa8>)
 80099c4:	f7ff ff42 	bl	800984c <LOG_StrLn>
    }
    unlock();
 80099c8:	f000 f862 	bl	8009a90 <unlock>
#if (!BOOTLOADER)
    // Load or Reset
    EEPROM_ResetOrLoad();
    EEPROM_FirmwareVersion(EE_CMD_R, EE_NULL);
#endif
    return ret;
 80099cc:	79bb      	ldrb	r3, [r7, #6]
}
 80099ce:	4618      	mov	r0, r3
 80099d0:	3708      	adds	r7, #8
 80099d2:	46bd      	mov	sp, r7
 80099d4:	bd80      	pop	{r7, pc}
 80099d6:	bf00      	nop
 80099d8:	0800b444 	.word	0x0800b444
 80099dc:	0800b414 	.word	0x0800b414
 80099e0:	0800b420 	.word	0x0800b420
 80099e4:	0800b434 	.word	0x0800b434

080099e8 <EEPROM_FlagDFU>:
uint8_t EEPROM_FirmwareVersion(EEPROM_COMMAND cmd, uint16_t value) {
    return EE_Command(VADDR_FIRMWARE_VERSION, cmd, &value, &FIRMWARE_VERSION, sizeof(value));
}

#else
uint8_t EEPROM_FlagDFU(EEPROM_COMMAND cmd, uint32_t value) {
 80099e8:	b580      	push	{r7, lr}
 80099ea:	b084      	sub	sp, #16
 80099ec:	af02      	add	r7, sp, #8
 80099ee:	4603      	mov	r3, r0
 80099f0:	6039      	str	r1, [r7, #0]
 80099f2:	71fb      	strb	r3, [r7, #7]
    return EE_Command(VADDR_DFU_FLAG, cmd, &value, &DFU_FLAG, sizeof(value));
 80099f4:	463a      	mov	r2, r7
 80099f6:	79f9      	ldrb	r1, [r7, #7]
 80099f8:	2304      	movs	r3, #4
 80099fa:	9300      	str	r3, [sp, #0]
 80099fc:	4b04      	ldr	r3, [pc, #16]	; (8009a10 <EEPROM_FlagDFU+0x28>)
 80099fe:	2020      	movs	r0, #32
 8009a00:	f000 f808 	bl	8009a14 <EE_Command>
 8009a04:	4603      	mov	r3, r0
}
 8009a06:	4618      	mov	r0, r3
 8009a08:	3708      	adds	r7, #8
 8009a0a:	46bd      	mov	sp, r7
 8009a0c:	bd80      	pop	{r7, pc}
 8009a0e:	bf00      	nop
 8009a10:	200002a4 	.word	0x200002a4

08009a14 <EE_Command>:
#endif

/* Private functions implementation --------------------------------------------*/
static uint8_t EE_Command(uint16_t vaddr, EEPROM_COMMAND cmd, void *value, void *ptr, uint16_t size) {
 8009a14:	b580      	push	{r7, lr}
 8009a16:	b086      	sub	sp, #24
 8009a18:	af00      	add	r7, sp, #0
 8009a1a:	60ba      	str	r2, [r7, #8]
 8009a1c:	607b      	str	r3, [r7, #4]
 8009a1e:	4603      	mov	r3, r0
 8009a20:	81fb      	strh	r3, [r7, #14]
 8009a22:	460b      	mov	r3, r1
 8009a24:	737b      	strb	r3, [r7, #13]
    uint8_t ret = 0;
 8009a26:	2300      	movs	r3, #0
 8009a28:	75fb      	strb	r3, [r7, #23]

    lock();
 8009a2a:	f000 f82a 	bl	8009a82 <lock>

    // check if new value is same with old value
    if (cmd == EE_CMD_W) {
 8009a2e:	7b7b      	ldrb	r3, [r7, #13]
 8009a30:	2b01      	cmp	r3, #1
 8009a32:	d10e      	bne.n	8009a52 <EE_Command+0x3e>
        // apply the value
        memcpy(ptr, value, size);
 8009a34:	8c3b      	ldrh	r3, [r7, #32]
 8009a36:	461a      	mov	r2, r3
 8009a38:	68b9      	ldr	r1, [r7, #8]
 8009a3a:	6878      	ldr	r0, [r7, #4]
 8009a3c:	f000 fd6b 	bl	800a516 <memcpy>
        // save the value
        ret = EEPROM24XX_Save(vaddr, value, size);
 8009a40:	8c3a      	ldrh	r2, [r7, #32]
 8009a42:	89fb      	ldrh	r3, [r7, #14]
 8009a44:	68b9      	ldr	r1, [r7, #8]
 8009a46:	4618      	mov	r0, r3
 8009a48:	f7ff fdf4 	bl	8009634 <EEPROM24XX_Save>
 8009a4c:	4603      	mov	r3, r0
 8009a4e:	75fb      	strb	r3, [r7, #23]
 8009a50:	e010      	b.n	8009a74 <EE_Command+0x60>
    } else {
        // load the value
        ret = EEPROM24XX_Load(vaddr, value, size);
 8009a52:	8c3a      	ldrh	r2, [r7, #32]
 8009a54:	89fb      	ldrh	r3, [r7, #14]
 8009a56:	68b9      	ldr	r1, [r7, #8]
 8009a58:	4618      	mov	r0, r3
 8009a5a:	f7ff fe17 	bl	800968c <EEPROM24XX_Load>
 8009a5e:	4603      	mov	r3, r0
 8009a60:	75fb      	strb	r3, [r7, #23]
        // apply the value
        if (ret) {
 8009a62:	7dfb      	ldrb	r3, [r7, #23]
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d005      	beq.n	8009a74 <EE_Command+0x60>
            memcpy(ptr, value, size);
 8009a68:	8c3b      	ldrh	r3, [r7, #32]
 8009a6a:	461a      	mov	r2, r3
 8009a6c:	68b9      	ldr	r1, [r7, #8]
 8009a6e:	6878      	ldr	r0, [r7, #4]
 8009a70:	f000 fd51 	bl	800a516 <memcpy>
        }
    }

    unlock();
 8009a74:	f000 f80c 	bl	8009a90 <unlock>
    return ret;
 8009a78:	7dfb      	ldrb	r3, [r7, #23]
}
 8009a7a:	4618      	mov	r0, r3
 8009a7c:	3718      	adds	r7, #24
 8009a7e:	46bd      	mov	sp, r7
 8009a80:	bd80      	pop	{r7, pc}

08009a82 <lock>:

static void lock(void) {
 8009a82:	b480      	push	{r7}
 8009a84:	af00      	add	r7, sp, #0
#if (!BOOTLOADER)
    osMutexAcquire(EepromMutexHandle, osWaitForever);
#endif
}
 8009a86:	bf00      	nop
 8009a88:	46bd      	mov	sp, r7
 8009a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a8e:	4770      	bx	lr

08009a90 <unlock>:

static void unlock(void) {
 8009a90:	b480      	push	{r7}
 8009a92:	af00      	add	r7, sp, #0
#if (!BOOTLOADER)
    osMutexRelease(EepromMutexHandle);
#endif
}
 8009a94:	bf00      	nop
 8009a96:	46bd      	mov	sp, r7
 8009a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a9c:	4770      	bx	lr

08009a9e <Simcom_Lock>:
static SIMCOM_RESULT Simcom_ProcessACK(header_t *header);
static uint8_t Simcom_CommandoIRQ(void);
#endif

/* Public functions implementation --------------------------------------------*/
void Simcom_Lock(void) {
 8009a9e:	b480      	push	{r7}
 8009aa0:	af00      	add	r7, sp, #0
#if (!BOOTLOADER)
    osMutexAcquire(SimcomRecMutexHandle, osWaitForever);
#endif
}
 8009aa2:	bf00      	nop
 8009aa4:	46bd      	mov	sp, r7
 8009aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aaa:	4770      	bx	lr

08009aac <Simcom_Unlock>:

void Simcom_Unlock(void) {
 8009aac:	b480      	push	{r7}
 8009aae:	af00      	add	r7, sp, #0
#if (!BOOTLOADER)
    osMutexRelease(SimcomRecMutexHandle);
#endif
}
 8009ab0:	bf00      	nop
 8009ab2:	46bd      	mov	sp, r7
 8009ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ab8:	4770      	bx	lr
	...

08009abc <Simcom_Response>:

char* Simcom_Response(char *str) {
 8009abc:	b580      	push	{r7, lr}
 8009abe:	b082      	sub	sp, #8
 8009ac0:	af00      	add	r7, sp, #0
 8009ac2:	6078      	str	r0, [r7, #4]
    return strstr(SIMCOM_UART_RX, str);
 8009ac4:	6879      	ldr	r1, [r7, #4]
 8009ac6:	4804      	ldr	r0, [pc, #16]	; (8009ad8 <Simcom_Response+0x1c>)
 8009ac8:	f000 fd6a 	bl	800a5a0 <strstr>
 8009acc:	4603      	mov	r3, r0
}
 8009ace:	4618      	mov	r0, r3
 8009ad0:	3708      	adds	r7, #8
 8009ad2:	46bd      	mov	sp, r7
 8009ad4:	bd80      	pop	{r7, pc}
 8009ad6:	bf00      	nop
 8009ad8:	200003f8 	.word	0x200003f8

08009adc <Simcom_SetState>:

uint8_t Simcom_SetState(SIMCOM_STATE state, uint32_t timeout) {
 8009adc:	b580      	push	{r7, lr}
 8009ade:	b096      	sub	sp, #88	; 0x58
 8009ae0:	af00      	add	r7, sp, #0
 8009ae2:	4603      	mov	r3, r0
 8009ae4:	6039      	str	r1, [r7, #0]
 8009ae6:	71fb      	strb	r3, [r7, #7]
    SIMCOM_STATE lastState = SIM_STATE_DOWN;
 8009ae8:	23ff      	movs	r3, #255	; 0xff
 8009aea:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    uint32_t tick = _GetTickMS();
 8009aee:	f000 fc83 	bl	800a3f8 <_GetTickMS>
 8009af2:	6538      	str	r0, [r7, #80]	; 0x50
    static uint8_t init = 1;
    uint8_t depth = 3;
 8009af4:	2303      	movs	r3, #3
 8009af6:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    SIMCOM_RESULT p;

    Simcom_Lock();
 8009afa:	f7ff ffd0 	bl	8009a9e <Simcom_Lock>
    // Handle SIMCOM state properly
    do {
        // Handle timeout
        if (timeout) {
 8009afe:	683b      	ldr	r3, [r7, #0]
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d012      	beq.n	8009b2a <Simcom_SetState+0x4e>
            // Update tick
            if (p == SIM_RESULT_OK) {
 8009b04:	f997 304e 	ldrsb.w	r3, [r7, #78]	; 0x4e
 8009b08:	2b01      	cmp	r3, #1
 8009b0a:	d102      	bne.n	8009b12 <Simcom_SetState+0x36>
                tick = _GetTickMS();
 8009b0c:	f000 fc74 	bl	800a3f8 <_GetTickMS>
 8009b10:	6538      	str	r0, [r7, #80]	; 0x50
            }
            // Timeout expired
            if ((_GetTickMS() - tick) > timeout) {
 8009b12:	f000 fc71 	bl	800a3f8 <_GetTickMS>
 8009b16:	4602      	mov	r2, r0
 8009b18:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009b1a:	1ad3      	subs	r3, r2, r3
 8009b1c:	683a      	ldr	r2, [r7, #0]
 8009b1e:	429a      	cmp	r2, r3
 8009b20:	d203      	bcs.n	8009b2a <Simcom_SetState+0x4e>
                LOG_StrLn("Simcom:StateTimeout");
 8009b22:	48bd      	ldr	r0, [pc, #756]	; (8009e18 <Simcom_SetState+0x33c>)
 8009b24:	f7ff fe92 	bl	800984c <LOG_StrLn>
                break;
 8009b28:	e1c8      	b.n	8009ebc <Simcom_SetState+0x3e0>
            }
        }
        // Handle locked-loop
        if (SIM.state < lastState) {
 8009b2a:	4bbc      	ldr	r3, [pc, #752]	; (8009e1c <Simcom_SetState+0x340>)
 8009b2c:	f993 3000 	ldrsb.w	r3, [r3]
 8009b30:	f997 2057 	ldrsb.w	r2, [r7, #87]	; 0x57
 8009b34:	429a      	cmp	r2, r3
 8009b36:	dd16      	ble.n	8009b66 <Simcom_SetState+0x8a>
            if (!--depth) {
 8009b38:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8009b3c:	3b01      	subs	r3, #1
 8009b3e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8009b42:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d103      	bne.n	8009b52 <Simcom_SetState+0x76>
                SIM.state = SIM_STATE_DOWN;
 8009b4a:	4bb4      	ldr	r3, [pc, #720]	; (8009e1c <Simcom_SetState+0x340>)
 8009b4c:	22ff      	movs	r2, #255	; 0xff
 8009b4e:	701a      	strb	r2, [r3, #0]
                break;
 8009b50:	e1b4      	b.n	8009ebc <Simcom_SetState+0x3e0>
            }
            LOG_Str("Simcom:LockedLoop = ");
 8009b52:	48b3      	ldr	r0, [pc, #716]	; (8009e20 <Simcom_SetState+0x344>)
 8009b54:	f7ff fe62 	bl	800981c <LOG_Str>
            LOG_Int(depth);
 8009b58:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8009b5c:	4618      	mov	r0, r3
 8009b5e:	f7ff fde5 	bl	800972c <LOG_Int>
            LOG_Enter();
 8009b62:	f7ff fdd7 	bl	8009714 <LOG_Enter>
        }
        // Handle signal strength
        if (SIM.state == SIM_STATE_DOWN) {
 8009b66:	4bad      	ldr	r3, [pc, #692]	; (8009e1c <Simcom_SetState+0x340>)
 8009b68:	f993 3000 	ldrsb.w	r3, [r3]
 8009b6c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009b70:	d103      	bne.n	8009b7a <Simcom_SetState+0x9e>
            SIM.signal = 0;
 8009b72:	4baa      	ldr	r3, [pc, #680]	; (8009e1c <Simcom_SetState+0x340>)
 8009b74:	2200      	movs	r2, #0
 8009b76:	741a      	strb	r2, [r3, #16]
 8009b78:	e00f      	b.n	8009b9a <Simcom_SetState+0xbe>
        } else {
            Simcom_IdleJob(NULL);
 8009b7a:	2000      	movs	r0, #0
 8009b7c:	f000 fae8 	bl	800a150 <Simcom_IdleJob>
            if (SIM.state >= SIM_STATE_GPRS_ON) {
 8009b80:	4ba6      	ldr	r3, [pc, #664]	; (8009e1c <Simcom_SetState+0x340>)
 8009b82:	f993 3000 	ldrsb.w	r3, [r3]
 8009b86:	2b02      	cmp	r3, #2
 8009b88:	dd07      	ble.n	8009b9a <Simcom_SetState+0xbe>
                // Force to exit loop
                if (SIM.signal < 15) {
 8009b8a:	4ba4      	ldr	r3, [pc, #656]	; (8009e1c <Simcom_SetState+0x340>)
 8009b8c:	7c1b      	ldrb	r3, [r3, #16]
 8009b8e:	2b0e      	cmp	r3, #14
 8009b90:	d803      	bhi.n	8009b9a <Simcom_SetState+0xbe>
                    LOG_StrLn("Simcom:PoorSignal");
 8009b92:	48a4      	ldr	r0, [pc, #656]	; (8009e24 <Simcom_SetState+0x348>)
 8009b94:	f7ff fe5a 	bl	800984c <LOG_StrLn>
                    break;
 8009b98:	e190      	b.n	8009ebc <Simcom_SetState+0x3e0>
                }
            }
        }

        // Set value
        p = SIM_RESULT_OK;
 8009b9a:	2301      	movs	r3, #1
 8009b9c:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
        lastState = SIM.state;
 8009ba0:	4b9e      	ldr	r3, [pc, #632]	; (8009e1c <Simcom_SetState+0x340>)
 8009ba2:	781b      	ldrb	r3, [r3, #0]
 8009ba4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
        // Handle states
        switch (SIM.state) {
 8009ba8:	4b9c      	ldr	r3, [pc, #624]	; (8009e1c <Simcom_SetState+0x340>)
 8009baa:	f993 3000 	ldrsb.w	r3, [r3]
 8009bae:	3301      	adds	r3, #1
 8009bb0:	2b03      	cmp	r3, #3
 8009bb2:	f200 817a 	bhi.w	8009eaa <Simcom_SetState+0x3ce>
 8009bb6:	a201      	add	r2, pc, #4	; (adr r2, 8009bbc <Simcom_SetState+0xe0>)
 8009bb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bbc:	08009bcd 	.word	0x08009bcd
 8009bc0:	08009c25 	.word	0x08009c25
 8009bc4:	08009cf9 	.word	0x08009cf9
 8009bc8:	08009dbb 	.word	0x08009dbb
            case SIM_STATE_DOWN:
                // only executed at power up
                if (init) {
 8009bcc:	4b96      	ldr	r3, [pc, #600]	; (8009e28 <Simcom_SetState+0x34c>)
 8009bce:	781b      	ldrb	r3, [r3, #0]
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	d006      	beq.n	8009be2 <Simcom_SetState+0x106>
                    init = 0;
 8009bd4:	4b94      	ldr	r3, [pc, #592]	; (8009e28 <Simcom_SetState+0x34c>)
 8009bd6:	2200      	movs	r2, #0
 8009bd8:	701a      	strb	r2, [r3, #0]
                    LOG_StrLn("Simcom:Init");
 8009bda:	4894      	ldr	r0, [pc, #592]	; (8009e2c <Simcom_SetState+0x350>)
 8009bdc:	f7ff fe36 	bl	800984c <LOG_StrLn>
 8009be0:	e002      	b.n	8009be8 <Simcom_SetState+0x10c>
                } else {
                    LOG_StrLn("Simcom:Restarting...");
 8009be2:	4893      	ldr	r0, [pc, #588]	; (8009e30 <Simcom_SetState+0x354>)
 8009be4:	f7ff fe32 	bl	800984c <LOG_StrLn>
                }

                // power up the module
                p = Simcom_Power();
 8009be8:	f000 fb1a 	bl	800a220 <Simcom_Power>
 8009bec:	4603      	mov	r3, r0
 8009bee:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e

                // upgrade simcom state
                if (p > 0) {
 8009bf2:	f997 304e 	ldrsb.w	r3, [r7, #78]	; 0x4e
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	dd0c      	ble.n	8009c14 <Simcom_SetState+0x138>
                    SIM.state++;
 8009bfa:	4b88      	ldr	r3, [pc, #544]	; (8009e1c <Simcom_SetState+0x340>)
 8009bfc:	f993 3000 	ldrsb.w	r3, [r3]
 8009c00:	b2db      	uxtb	r3, r3
 8009c02:	3301      	adds	r3, #1
 8009c04:	b2db      	uxtb	r3, r3
 8009c06:	b25a      	sxtb	r2, r3
 8009c08:	4b84      	ldr	r3, [pc, #528]	; (8009e1c <Simcom_SetState+0x340>)
 8009c0a:	701a      	strb	r2, [r3, #0]
                    LOG_StrLn("Simcom:ON");
 8009c0c:	4889      	ldr	r0, [pc, #548]	; (8009e34 <Simcom_SetState+0x358>)
 8009c0e:	f7ff fe1d 	bl	800984c <LOG_StrLn>
 8009c12:	e002      	b.n	8009c1a <Simcom_SetState+0x13e>
                } else {
                    LOG_StrLn("Simcom:Error");
 8009c14:	4888      	ldr	r0, [pc, #544]	; (8009e38 <Simcom_SetState+0x35c>)
 8009c16:	f7ff fe19 	bl	800984c <LOG_StrLn>
                }

                _DelayMS(500);
 8009c1a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009c1e:	f000 fbe0 	bl	800a3e2 <_DelayMS>
                break;
 8009c22:	e143      	b.n	8009eac <Simcom_SetState+0x3d0>
            case SIM_STATE_READY:
                // =========== BASIC CONFIGURATION
                // disable command echo
                if (p > 0) {
 8009c24:	f997 304e 	ldrsb.w	r3, [r7, #78]	; 0x4e
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	dd05      	ble.n	8009c38 <Simcom_SetState+0x15c>
                    p = AT_CommandEchoMode(0);
 8009c2c:	2000      	movs	r0, #0
 8009c2e:	f7fe fc35 	bl	800849c <AT_CommandEchoMode>
 8009c32:	4603      	mov	r3, r0
 8009c34:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
                }
                // Set serial baud-rate
                if (p > 0) {
 8009c38:	f997 304e 	ldrsb.w	r3, [r7, #78]	; 0x4e
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	dd0a      	ble.n	8009c56 <Simcom_SetState+0x17a>
                    uint32_t rate = 0;
 8009c40:	2300      	movs	r3, #0
 8009c42:	64bb      	str	r3, [r7, #72]	; 0x48
                    p = AT_FixedLocalRate(ATW, &rate);
 8009c44:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8009c48:	4619      	mov	r1, r3
 8009c4a:	2000      	movs	r0, #0
 8009c4c:	f7fe fef4 	bl	8008a38 <AT_FixedLocalRate>
 8009c50:	4603      	mov	r3, r0
 8009c52:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
                }
                // Error report format: 0, 1(Numeric), 2(verbose)
                if (p > 0) {
 8009c56:	f997 304e 	ldrsb.w	r3, [r7, #78]	; 0x4e
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	dd0a      	ble.n	8009c74 <Simcom_SetState+0x198>
                    AT_CMEE state = CMEE_VERBOSE;
 8009c5e:	2302      	movs	r3, #2
 8009c60:	647b      	str	r3, [r7, #68]	; 0x44
                    p = AT_ReportMobileEquipmentError(ATW, &state);
 8009c62:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8009c66:	4619      	mov	r1, r3
 8009c68:	2000      	movs	r0, #0
 8009c6a:	f7fe fed1 	bl	8008a10 <AT_ReportMobileEquipmentError>
 8009c6e:	4603      	mov	r3, r0
 8009c70:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
                }
                // Use pin DTR as sleep control
                if (p > 0) {
 8009c74:	f997 304e 	ldrsb.w	r3, [r7, #78]	; 0x4e
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	dd0a      	ble.n	8009c92 <Simcom_SetState+0x1b6>
                    AT_CSCLK state = CSCLK_EN_DTR;
 8009c7c:	2301      	movs	r3, #1
 8009c7e:	643b      	str	r3, [r7, #64]	; 0x40
                    p = AT_ConfigureSlowClock(ATW, &state);
 8009c80:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8009c84:	4619      	mov	r1, r3
 8009c86:	2000      	movs	r0, #0
 8009c88:	f7fe feae 	bl	80089e8 <AT_ConfigureSlowClock>
 8009c8c:	4603      	mov	r3, r0
 8009c8e:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
                    p = AT_ShowRemoteIp(ATW, &state);
                }
#endif
                // =========== NETWORK CONFIGURATION
                // Check SIM Card
                if (p > 0) {
 8009c92:	f997 304e 	ldrsb.w	r3, [r7, #78]	; 0x4e
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	dd09      	ble.n	8009cae <Simcom_SetState+0x1d2>
                    p = Simcom_Command("AT+CPIN?\r", "READY", 500, 0);
 8009c9a:	2300      	movs	r3, #0
 8009c9c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8009ca0:	4966      	ldr	r1, [pc, #408]	; (8009e3c <Simcom_SetState+0x360>)
 8009ca2:	4867      	ldr	r0, [pc, #412]	; (8009e40 <Simcom_SetState+0x364>)
 8009ca4:	f000 f9e8 	bl	800a078 <Simcom_Command>
 8009ca8:	4603      	mov	r3, r0
 8009caa:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
                }
                // Disable presentation of <AcT>&<rac> at CREG and CGREG
                if (p > 0) {
 8009cae:	f997 304e 	ldrsb.w	r3, [r7, #78]	; 0x4e
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	dd0e      	ble.n	8009cd4 <Simcom_SetState+0x1f8>
                    at_csact_t param = {
 8009cb6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8009cba:	2200      	movs	r2, #0
 8009cbc:	601a      	str	r2, [r3, #0]
 8009cbe:	605a      	str	r2, [r3, #4]
 8009cc0:	609a      	str	r2, [r3, #8]
                            .creg = 0,
                            .cgreg = 0,
                    };
                    p = AT_NetworkAttachedStatus(ATW, &param);
 8009cc2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8009cc6:	4619      	mov	r1, r3
 8009cc8:	2000      	movs	r0, #0
 8009cca:	f7fe fd51 	bl	8008770 <AT_NetworkAttachedStatus>
 8009cce:	4603      	mov	r3, r0
 8009cd0:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
                }

                // upgrade simcom state
                if (p > 0) {
 8009cd4:	f997 304e 	ldrsb.w	r3, [r7, #78]	; 0x4e
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	dd08      	ble.n	8009cee <Simcom_SetState+0x212>
                    SIM.state++;
 8009cdc:	4b4f      	ldr	r3, [pc, #316]	; (8009e1c <Simcom_SetState+0x340>)
 8009cde:	f993 3000 	ldrsb.w	r3, [r3]
 8009ce2:	b2db      	uxtb	r3, r3
 8009ce4:	3301      	adds	r3, #1
 8009ce6:	b2db      	uxtb	r3, r3
 8009ce8:	b25a      	sxtb	r2, r3
 8009cea:	4b4c      	ldr	r3, [pc, #304]	; (8009e1c <Simcom_SetState+0x340>)
 8009cec:	701a      	strb	r2, [r3, #0]
                }

                _DelayMS(500);
 8009cee:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009cf2:	f000 fb76 	bl	800a3e2 <_DelayMS>
                break;
 8009cf6:	e0d9      	b.n	8009eac <Simcom_SetState+0x3d0>
            case SIM_STATE_CONFIGURED:
                // =========== NETWORK ATTACH
                // Set signal Generation 2G(13)/3G(14)/AUTO(2)
                if (p > 0) {
 8009cf8:	f997 304e 	ldrsb.w	r3, [r7, #78]	; 0x4e
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	dd0f      	ble.n	8009d20 <Simcom_SetState+0x244>
                    at_cnmp_t param = {
 8009d00:	4a50      	ldr	r2, [pc, #320]	; (8009e44 <Simcom_SetState+0x368>)
 8009d02:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8009d06:	e892 0003 	ldmia.w	r2, {r0, r1}
 8009d0a:	e883 0003 	stmia.w	r3, {r0, r1}
                            .mode = CNMP_ACT_AUTO,
                            .preferred = CNMP_ACT_P_UMTS
                    };
                    p = AT_RadioAccessTechnology(ATW, &param);
 8009d0e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8009d12:	4619      	mov	r1, r3
 8009d14:	2000      	movs	r0, #0
 8009d16:	f7fe fc95 	bl	8008644 <AT_RadioAccessTechnology>
 8009d1a:	4603      	mov	r3, r0
 8009d1c:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
                }
                // Network Registration Status
                if (p > 0) {
 8009d20:	f997 304e 	ldrsb.w	r3, [r7, #78]	; 0x4e
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	dd36      	ble.n	8009d96 <Simcom_SetState+0x2ba>
                    at_c_greg_t read, param = {
 8009d28:	2300      	movs	r3, #0
 8009d2a:	61fb      	str	r3, [r7, #28]
 8009d2c:	2301      	movs	r3, #1
 8009d2e:	623b      	str	r3, [r7, #32]
                            .mode = CREG_MODE_DISABLE,
                            .stat = CREG_STAT_REG_HOME
                    };
                    // wait until attached
                    do {
                        p = AT_NetworkRegistration("CREG", ATW, &param);
 8009d30:	f107 031c 	add.w	r3, r7, #28
 8009d34:	461a      	mov	r2, r3
 8009d36:	2100      	movs	r1, #0
 8009d38:	4843      	ldr	r0, [pc, #268]	; (8009e48 <Simcom_SetState+0x36c>)
 8009d3a:	f7fe fdc5 	bl	80088c8 <AT_NetworkRegistration>
 8009d3e:	4603      	mov	r3, r0
 8009d40:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
                        if (p > 0) {
 8009d44:	f997 304e 	ldrsb.w	r3, [r7, #78]	; 0x4e
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	dd09      	ble.n	8009d60 <Simcom_SetState+0x284>
                            p = AT_NetworkRegistration("CREG", ATR, &read);
 8009d4c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009d50:	461a      	mov	r2, r3
 8009d52:	2101      	movs	r1, #1
 8009d54:	483c      	ldr	r0, [pc, #240]	; (8009e48 <Simcom_SetState+0x36c>)
 8009d56:	f7fe fdb7 	bl	80088c8 <AT_NetworkRegistration>
 8009d5a:	4603      	mov	r3, r0
 8009d5c:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
                        }

                        // Handle timeout
                        if (timeout && (_GetTickMS() - tick) > timeout) {
 8009d60:	683b      	ldr	r3, [r7, #0]
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d00b      	beq.n	8009d7e <Simcom_SetState+0x2a2>
 8009d66:	f000 fb47 	bl	800a3f8 <_GetTickMS>
 8009d6a:	4602      	mov	r2, r0
 8009d6c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009d6e:	1ad3      	subs	r3, r2, r3
 8009d70:	683a      	ldr	r2, [r7, #0]
 8009d72:	429a      	cmp	r2, r3
 8009d74:	d203      	bcs.n	8009d7e <Simcom_SetState+0x2a2>
                            LOG_StrLn("Simcom:StateTimeout");
 8009d76:	4828      	ldr	r0, [pc, #160]	; (8009e18 <Simcom_SetState+0x33c>)
 8009d78:	f7ff fd68 	bl	800984c <LOG_StrLn>
                            break;
 8009d7c:	e00b      	b.n	8009d96 <Simcom_SetState+0x2ba>
                        }
                        _DelayMS(1000);
 8009d7e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8009d82:	f000 fb2e 	bl	800a3e2 <_DelayMS>
                    } while (p && read.stat != param.stat);
 8009d86:	f997 304e 	ldrsb.w	r3, [r7, #78]	; 0x4e
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d003      	beq.n	8009d96 <Simcom_SetState+0x2ba>
 8009d8e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009d90:	6a3b      	ldr	r3, [r7, #32]
 8009d92:	429a      	cmp	r2, r3
 8009d94:	d1cc      	bne.n	8009d30 <Simcom_SetState+0x254>
                }

                // upgrade simcom state
                if (p > 0) {
 8009d96:	f997 304e 	ldrsb.w	r3, [r7, #78]	; 0x4e
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	dd08      	ble.n	8009db0 <Simcom_SetState+0x2d4>
                    SIM.state++;
 8009d9e:	4b1f      	ldr	r3, [pc, #124]	; (8009e1c <Simcom_SetState+0x340>)
 8009da0:	f993 3000 	ldrsb.w	r3, [r3]
 8009da4:	b2db      	uxtb	r3, r3
 8009da6:	3301      	adds	r3, #1
 8009da8:	b2db      	uxtb	r3, r3
 8009daa:	b25a      	sxtb	r2, r3
 8009dac:	4b1b      	ldr	r3, [pc, #108]	; (8009e1c <Simcom_SetState+0x340>)
 8009dae:	701a      	strb	r2, [r3, #0]
                }

                _DelayMS(500);
 8009db0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009db4:	f000 fb15 	bl	800a3e2 <_DelayMS>
                break;
 8009db8:	e078      	b.n	8009eac <Simcom_SetState+0x3d0>
            case SIM_STATE_NETWORK_ON:
                // =========== GPRS ATTACH
                // GPRS Registration Status
                if (p > 0) {
 8009dba:	f997 304e 	ldrsb.w	r3, [r7, #78]	; 0x4e
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	dd52      	ble.n	8009e68 <Simcom_SetState+0x38c>
                    at_c_greg_t read, param = {
 8009dc2:	2300      	movs	r3, #0
 8009dc4:	60fb      	str	r3, [r7, #12]
 8009dc6:	2301      	movs	r3, #1
 8009dc8:	613b      	str	r3, [r7, #16]
                            .mode = CREG_MODE_DISABLE,
                            .stat = CREG_STAT_REG_HOME
                    };
                    // wait until attached
                    do {
                        p = AT_NetworkRegistration("CGREG", ATW, &param);
 8009dca:	f107 030c 	add.w	r3, r7, #12
 8009dce:	461a      	mov	r2, r3
 8009dd0:	2100      	movs	r1, #0
 8009dd2:	481e      	ldr	r0, [pc, #120]	; (8009e4c <Simcom_SetState+0x370>)
 8009dd4:	f7fe fd78 	bl	80088c8 <AT_NetworkRegistration>
 8009dd8:	4603      	mov	r3, r0
 8009dda:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
                        if (p > 0) {
 8009dde:	f997 304e 	ldrsb.w	r3, [r7, #78]	; 0x4e
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	dd09      	ble.n	8009dfa <Simcom_SetState+0x31e>
                            p = AT_NetworkRegistration("CGREG", ATR, &read);
 8009de6:	f107 0314 	add.w	r3, r7, #20
 8009dea:	461a      	mov	r2, r3
 8009dec:	2101      	movs	r1, #1
 8009dee:	4817      	ldr	r0, [pc, #92]	; (8009e4c <Simcom_SetState+0x370>)
 8009df0:	f7fe fd6a 	bl	80088c8 <AT_NetworkRegistration>
 8009df4:	4603      	mov	r3, r0
 8009df6:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
                        }

                        // Handle timeout
                        if (timeout && (_GetTickMS() - tick) > timeout) {
 8009dfa:	683b      	ldr	r3, [r7, #0]
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	d027      	beq.n	8009e50 <Simcom_SetState+0x374>
 8009e00:	f000 fafa 	bl	800a3f8 <_GetTickMS>
 8009e04:	4602      	mov	r2, r0
 8009e06:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009e08:	1ad3      	subs	r3, r2, r3
 8009e0a:	683a      	ldr	r2, [r7, #0]
 8009e0c:	429a      	cmp	r2, r3
 8009e0e:	d21f      	bcs.n	8009e50 <Simcom_SetState+0x374>
                            LOG_StrLn("Simcom:StateTimeout");
 8009e10:	4801      	ldr	r0, [pc, #4]	; (8009e18 <Simcom_SetState+0x33c>)
 8009e12:	f7ff fd1b 	bl	800984c <LOG_StrLn>
                            break;
 8009e16:	e027      	b.n	8009e68 <Simcom_SetState+0x38c>
 8009e18:	0800b448 	.word	0x0800b448
 8009e1c:	20000010 	.word	0x20000010
 8009e20:	0800b45c 	.word	0x0800b45c
 8009e24:	0800b474 	.word	0x0800b474
 8009e28:	20000028 	.word	0x20000028
 8009e2c:	0800b488 	.word	0x0800b488
 8009e30:	0800b494 	.word	0x0800b494
 8009e34:	0800b4ac 	.word	0x0800b4ac
 8009e38:	0800b4b8 	.word	0x0800b4b8
 8009e3c:	0800b4c8 	.word	0x0800b4c8
 8009e40:	0800b4d0 	.word	0x0800b4d0
 8009e44:	0800b4ec 	.word	0x0800b4ec
 8009e48:	0800b4dc 	.word	0x0800b4dc
 8009e4c:	0800b4e4 	.word	0x0800b4e4
                        }
                        _DelayMS(1000);
 8009e50:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8009e54:	f000 fac5 	bl	800a3e2 <_DelayMS>
                    } while (p && read.stat != param.stat);
 8009e58:	f997 304e 	ldrsb.w	r3, [r7, #78]	; 0x4e
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	d003      	beq.n	8009e68 <Simcom_SetState+0x38c>
 8009e60:	69ba      	ldr	r2, [r7, #24]
 8009e62:	693b      	ldr	r3, [r7, #16]
 8009e64:	429a      	cmp	r2, r3
 8009e66:	d1b0      	bne.n	8009dca <Simcom_SetState+0x2ee>
                }

                // upgrade simcom state
                if (p > 0) {
 8009e68:	f997 304e 	ldrsb.w	r3, [r7, #78]	; 0x4e
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	dd09      	ble.n	8009e84 <Simcom_SetState+0x3a8>
                    SIM.state++;
 8009e70:	4b1a      	ldr	r3, [pc, #104]	; (8009edc <Simcom_SetState+0x400>)
 8009e72:	f993 3000 	ldrsb.w	r3, [r3]
 8009e76:	b2db      	uxtb	r3, r3
 8009e78:	3301      	adds	r3, #1
 8009e7a:	b2db      	uxtb	r3, r3
 8009e7c:	b25a      	sxtb	r2, r3
 8009e7e:	4b17      	ldr	r3, [pc, #92]	; (8009edc <Simcom_SetState+0x400>)
 8009e80:	701a      	strb	r2, [r3, #0]
 8009e82:	e00d      	b.n	8009ea0 <Simcom_SetState+0x3c4>
                } else {
                    if (SIM.state == SIM_STATE_NETWORK_ON) {
 8009e84:	4b15      	ldr	r3, [pc, #84]	; (8009edc <Simcom_SetState+0x400>)
 8009e86:	f993 3000 	ldrsb.w	r3, [r3]
 8009e8a:	2b02      	cmp	r3, #2
 8009e8c:	d108      	bne.n	8009ea0 <Simcom_SetState+0x3c4>
                        SIM.state--;
 8009e8e:	4b13      	ldr	r3, [pc, #76]	; (8009edc <Simcom_SetState+0x400>)
 8009e90:	f993 3000 	ldrsb.w	r3, [r3]
 8009e94:	b2db      	uxtb	r3, r3
 8009e96:	3b01      	subs	r3, #1
 8009e98:	b2db      	uxtb	r3, r3
 8009e9a:	b25a      	sxtb	r2, r3
 8009e9c:	4b0f      	ldr	r3, [pc, #60]	; (8009edc <Simcom_SetState+0x400>)
 8009e9e:	701a      	strb	r2, [r3, #0]
                    }
                }

                _DelayMS(500);
 8009ea0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009ea4:	f000 fa9d 	bl	800a3e2 <_DelayMS>
                break;
 8009ea8:	e000      	b.n	8009eac <Simcom_SetState+0x3d0>
                }

                break;
#endif
            default:
                break;
 8009eaa:	bf00      	nop
        }
    } while (SIM.state < state);
 8009eac:	4b0b      	ldr	r3, [pc, #44]	; (8009edc <Simcom_SetState+0x400>)
 8009eae:	f993 3000 	ldrsb.w	r3, [r3]
 8009eb2:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8009eb6:	429a      	cmp	r2, r3
 8009eb8:	f73f ae21 	bgt.w	8009afe <Simcom_SetState+0x22>
    Simcom_Unlock();
 8009ebc:	f7ff fdf6 	bl	8009aac <Simcom_Unlock>

    return (SIM.state >= state);
 8009ec0:	4b06      	ldr	r3, [pc, #24]	; (8009edc <Simcom_SetState+0x400>)
 8009ec2:	f993 3000 	ldrsb.w	r3, [r3]
 8009ec6:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8009eca:	429a      	cmp	r2, r3
 8009ecc:	bfd4      	ite	le
 8009ece:	2301      	movle	r3, #1
 8009ed0:	2300      	movgt	r3, #0
 8009ed2:	b2db      	uxtb	r3, r3
}
 8009ed4:	4618      	mov	r0, r3
 8009ed6:	3758      	adds	r7, #88	; 0x58
 8009ed8:	46bd      	mov	sp, r7
 8009eda:	bd80      	pop	{r7, pc}
 8009edc:	20000010 	.word	0x20000010

08009ee0 <Simcom_FOTA>:

    Simcom_Unlock();
    return p;
}
#else
uint8_t Simcom_FOTA(uint32_t checksumBackup) {
 8009ee0:	b5b0      	push	{r4, r5, r7, lr}
 8009ee2:	b0ac      	sub	sp, #176	; 0xb0
 8009ee4:	af00      	add	r7, sp, #0
 8009ee6:	6078      	str	r0, [r7, #4]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 8009ee8:	2300      	movs	r3, #0
 8009eea:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf
    uint32_t checksum = 0, len = 0;
 8009eee:	2300      	movs	r3, #0
 8009ef0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8009ef4:	2300      	movs	r3, #0
 8009ef6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    at_ftp_t ftp = {
 8009efa:	f107 030c 	add.w	r3, r7, #12
 8009efe:	2298      	movs	r2, #152	; 0x98
 8009f00:	2100      	movs	r1, #0
 8009f02:	4618      	mov	r0, r3
 8009f04:	f000 fb12 	bl	800a52c <memset>
 8009f08:	2301      	movs	r3, #1
 8009f0a:	60fb      	str	r3, [r7, #12]
 8009f0c:	4b53      	ldr	r3, [pc, #332]	; (800a05c <Simcom_FOTA+0x17c>)
 8009f0e:	f107 0410 	add.w	r4, r7, #16
 8009f12:	461d      	mov	r5, r3
 8009f14:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009f16:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009f18:	e895 0003 	ldmia.w	r5, {r0, r1}
 8009f1c:	6020      	str	r0, [r4, #0]
 8009f1e:	3404      	adds	r4, #4
 8009f20:	8021      	strh	r1, [r4, #0]
 8009f22:	3402      	adds	r4, #2
 8009f24:	0c0b      	lsrs	r3, r1, #16
 8009f26:	7023      	strb	r3, [r4, #0]
 8009f28:	f107 0327 	add.w	r3, r7, #39	; 0x27
 8009f2c:	2200      	movs	r2, #0
 8009f2e:	601a      	str	r2, [r3, #0]
 8009f30:	f8c3 2003 	str.w	r2, [r3, #3]
 8009f34:	4b4a      	ldr	r3, [pc, #296]	; (800a060 <Simcom_FOTA+0x180>)
 8009f36:	f107 052e 	add.w	r5, r7, #46	; 0x2e
 8009f3a:	461c      	mov	r4, r3
 8009f3c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8009f3e:	6028      	str	r0, [r5, #0]
 8009f40:	6069      	str	r1, [r5, #4]
 8009f42:	60aa      	str	r2, [r5, #8]
 8009f44:	60eb      	str	r3, [r5, #12]
 8009f46:	cc03      	ldmia	r4!, {r0, r1}
 8009f48:	6128      	str	r0, [r5, #16]
 8009f4a:	6169      	str	r1, [r5, #20]
 8009f4c:	f107 0346 	add.w	r3, r7, #70	; 0x46
 8009f50:	2200      	movs	r2, #0
 8009f52:	601a      	str	r2, [r3, #0]
 8009f54:	809a      	strh	r2, [r3, #4]
 8009f56:	4a43      	ldr	r2, [pc, #268]	; (800a064 <Simcom_FOTA+0x184>)
 8009f58:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8009f5c:	ca07      	ldmia	r2, {r0, r1, r2}
 8009f5e:	c303      	stmia	r3!, {r0, r1}
 8009f60:	801a      	strh	r2, [r3, #0]
 8009f62:	f107 0356 	add.w	r3, r7, #86	; 0x56
 8009f66:	2200      	movs	r2, #0
 8009f68:	601a      	str	r2, [r3, #0]
 8009f6a:	605a      	str	r2, [r3, #4]
 8009f6c:	811a      	strh	r2, [r3, #8]
 8009f6e:	4a3e      	ldr	r2, [pc, #248]	; (800a068 <Simcom_FOTA+0x188>)
 8009f70:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8009f74:	e892 0003 	ldmia.w	r2, {r0, r1}
 8009f78:	6018      	str	r0, [r3, #0]
 8009f7a:	3304      	adds	r3, #4
 8009f7c:	8019      	strh	r1, [r3, #0]
 8009f7e:	f107 0366 	add.w	r3, r7, #102	; 0x66
 8009f82:	2200      	movs	r2, #0
 8009f84:	601a      	str	r2, [r3, #0]
 8009f86:	605a      	str	r2, [r3, #4]
 8009f88:	609a      	str	r2, [r3, #8]
 8009f8a:	819a      	strh	r2, [r3, #12]
 8009f8c:	4b37      	ldr	r3, [pc, #220]	; (800a06c <Simcom_FOTA+0x18c>)
 8009f8e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8009f92:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8009f96:	2200      	movs	r2, #0
 8009f98:	601a      	str	r2, [r3, #0]
 8009f9a:	605a      	str	r2, [r3, #4]
 8009f9c:	609a      	str	r2, [r3, #8]
 8009f9e:	60da      	str	r2, [r3, #12]
            .path = "/vcu/",
            .version = "APP",
            .size = 0,
    };

    Simcom_Lock();
 8009fa0:	f7ff fd7d 	bl	8009a9e <Simcom_Lock>
    // FOTA download, program & check
    if (Simcom_SetState(SIM_STATE_GPRS_ON, 60000)) {
 8009fa4:	f64e 2160 	movw	r1, #60000	; 0xea60
 8009fa8:	2003      	movs	r0, #3
 8009faa:	f7ff fd97 	bl	8009adc <Simcom_SetState>
 8009fae:	4603      	mov	r3, r0
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	d046      	beq.n	800a042 <Simcom_FOTA+0x162>
        // Initialize bearer for TCP based apps.
        p = FOTA_BearerInitialize();
 8009fb4:	f7f7 f99e 	bl	80012f4 <FOTA_BearerInitialize>
 8009fb8:	4603      	mov	r3, r0
 8009fba:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf

        // Initialize FTP
        if (p > 0) {
 8009fbe:	f997 30af 	ldrsb.w	r3, [r7, #175]	; 0xaf
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	dd07      	ble.n	8009fd6 <Simcom_FOTA+0xf6>
            p = AT_FtpInitialize(&ftp);
 8009fc6:	f107 030c 	add.w	r3, r7, #12
 8009fca:	4618      	mov	r0, r3
 8009fcc:	f7fe fd48 	bl	8008a60 <AT_FtpInitialize>
 8009fd0:	4603      	mov	r3, r0
 8009fd2:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf
        }

        // Get checksum of new firmware
        if (p > 0) {
 8009fd6:	f997 30af 	ldrsb.w	r3, [r7, #175]	; 0xaf
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	dd0a      	ble.n	8009ff4 <Simcom_FOTA+0x114>
            p = FOTA_GetChecksum(&ftp, &checksum);
 8009fde:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8009fe2:	f107 030c 	add.w	r3, r7, #12
 8009fe6:	4611      	mov	r1, r2
 8009fe8:	4618      	mov	r0, r3
 8009fea:	f7f7 f9b5 	bl	8001358 <FOTA_GetChecksum>
 8009fee:	4603      	mov	r3, r0
 8009ff0:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf
        }

        // Only download when image is different
        if (p > 0) {
 8009ff4:	f997 30af 	ldrsb.w	r3, [r7, #175]	; 0xaf
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	dd22      	ble.n	800a042 <Simcom_FOTA+0x162>
            if (checksumBackup == checksum) {
 8009ffc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800a000:	687a      	ldr	r2, [r7, #4]
 800a002:	429a      	cmp	r2, r3
 800a004:	d103      	bne.n	800a00e <Simcom_FOTA+0x12e>
                LOG_StrLn("FOTA:Cancelled => SameVersion");
 800a006:	481a      	ldr	r0, [pc, #104]	; (800a070 <Simcom_FOTA+0x190>)
 800a008:	f7ff fc20 	bl	800984c <LOG_StrLn>
 800a00c:	e019      	b.n	800a042 <Simcom_FOTA+0x162>
            } else {
                // Download & Program new firmware
                p = FOTA_DownloadAndInstall(&ftp, &len);
 800a00e:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 800a012:	f107 030c 	add.w	r3, r7, #12
 800a016:	4611      	mov	r1, r2
 800a018:	4618      	mov	r0, r3
 800a01a:	f7f7 fa01 	bl	8001420 <FOTA_DownloadAndInstall>
 800a01e:	4603      	mov	r3, r0
 800a020:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf

                // Buffer filled, compare the checksum
                if (p > 0) {
 800a024:	f997 30af 	ldrsb.w	r3, [r7, #175]	; 0xaf
 800a028:	2b00      	cmp	r3, #0
 800a02a:	dd0a      	ble.n	800a042 <Simcom_FOTA+0x162>
                    p = FOTA_CompareChecksum(checksum, len, APP_START_ADDR);
 800a02c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800a030:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800a034:	4a0f      	ldr	r2, [pc, #60]	; (800a074 <Simcom_FOTA+0x194>)
 800a036:	4618      	mov	r0, r3
 800a038:	f7f7 fac6 	bl	80015c8 <FOTA_CompareChecksum>
 800a03c:	4603      	mov	r3, r0
 800a03e:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf
                }
            }
        }
    }
    Simcom_Unlock();
 800a042:	f7ff fd33 	bl	8009aac <Simcom_Unlock>

    return (p == SIM_RESULT_OK);
 800a046:	f997 30af 	ldrsb.w	r3, [r7, #175]	; 0xaf
 800a04a:	2b01      	cmp	r3, #1
 800a04c:	bf0c      	ite	eq
 800a04e:	2301      	moveq	r3, #1
 800a050:	2300      	movne	r3, #0
 800a052:	b2db      	uxtb	r3, r3
}
 800a054:	4618      	mov	r0, r3
 800a056:	37b0      	adds	r7, #176	; 0xb0
 800a058:	46bd      	mov	sp, r7
 800a05a:	bdb0      	pop	{r4, r5, r7, pc}
 800a05c:	0800b514 	.word	0x0800b514
 800a060:	0800b534 	.word	0x0800b534
 800a064:	0800b554 	.word	0x0800b554
 800a068:	0800b568 	.word	0x0800b568
 800a06c:	00505041 	.word	0x00505041
 800a070:	0800b4f4 	.word	0x0800b4f4
 800a074:	08020000 	.word	0x08020000

0800a078 <Simcom_Command>:
#endif

SIMCOM_RESULT Simcom_Command(char *data, char *res, uint32_t ms, uint16_t size) {
 800a078:	b580      	push	{r7, lr}
 800a07a:	b086      	sub	sp, #24
 800a07c:	af00      	add	r7, sp, #0
 800a07e:	60f8      	str	r0, [r7, #12]
 800a080:	60b9      	str	r1, [r7, #8]
 800a082:	607a      	str	r2, [r7, #4]
 800a084:	807b      	strh	r3, [r7, #2]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 800a086:	2300      	movs	r3, #0
 800a088:	75fb      	strb	r3, [r7, #23]
    uint8_t upload = 1;
 800a08a:	2301      	movs	r3, #1
 800a08c:	75bb      	strb	r3, [r7, #22]

    // Handle default value
    if (res == NULL) {
 800a08e:	68bb      	ldr	r3, [r7, #8]
 800a090:	2b00      	cmp	r3, #0
 800a092:	d101      	bne.n	800a098 <Simcom_Command+0x20>
        res = SIMCOM_RSP_OK;
 800a094:	4b28      	ldr	r3, [pc, #160]	; (800a138 <Simcom_Command+0xc0>)
 800a096:	60bb      	str	r3, [r7, #8]
    }
    if (!size) {
 800a098:	887b      	ldrh	r3, [r7, #2]
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	d106      	bne.n	800a0ac <Simcom_Command+0x34>
        upload = 0;
 800a09e:	2300      	movs	r3, #0
 800a0a0:	75bb      	strb	r3, [r7, #22]
        size = strlen(data);
 800a0a2:	68f8      	ldr	r0, [r7, #12]
 800a0a4:	f7f6 f8c6 	bl	8000234 <strlen>
 800a0a8:	4603      	mov	r3, r0
 800a0aa:	807b      	strh	r3, [r7, #2]
    }

    // only handle command if SIM_STATE_READY or BOOT_CMD
    if (SIM.state >= SIM_STATE_READY || (strcmp(data, SIMCOM_CMD_BOOT) == 0)) {
 800a0ac:	4b23      	ldr	r3, [pc, #140]	; (800a13c <Simcom_Command+0xc4>)
 800a0ae:	f993 3000 	ldrsb.w	r3, [r3]
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	da06      	bge.n	800a0c4 <Simcom_Command+0x4c>
 800a0b6:	4922      	ldr	r1, [pc, #136]	; (800a140 <Simcom_Command+0xc8>)
 800a0b8:	68f8      	ldr	r0, [r7, #12]
 800a0ba:	f7f6 f8b1 	bl	8000220 <strcmp>
 800a0be:	4603      	mov	r3, r0
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	d133      	bne.n	800a12c <Simcom_Command+0xb4>
        Simcom_Lock();
 800a0c4:	f7ff fceb 	bl	8009a9e <Simcom_Lock>

        // Debug: print command
        if (SIMCOM_DEBUG) {
            if (!upload) {
 800a0c8:	7dbb      	ldrb	r3, [r7, #22]
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d108      	bne.n	800a0e0 <Simcom_Command+0x68>
                LOG_Str("\n=> ");
 800a0ce:	481d      	ldr	r0, [pc, #116]	; (800a144 <Simcom_Command+0xcc>)
 800a0d0:	f7ff fba4 	bl	800981c <LOG_Str>
                LOG_Buf(data, size);
 800a0d4:	887b      	ldrh	r3, [r7, #2]
 800a0d6:	4619      	mov	r1, r3
 800a0d8:	68f8      	ldr	r0, [r7, #12]
 800a0da:	f7ff fbd2 	bl	8009882 <LOG_Buf>
 800a0de:	e004      	b.n	800a0ea <Simcom_Command+0x72>
            } else {
                LOG_BufHex(data, size);
 800a0e0:	887b      	ldrh	r3, [r7, #2]
 800a0e2:	4619      	mov	r1, r3
 800a0e4:	68f8      	ldr	r0, [r7, #12]
 800a0e6:	f7ff fbeb 	bl	80098c0 <LOG_BufHex>
            }
            LOG_Enter();
 800a0ea:	f7ff fb13 	bl	8009714 <LOG_Enter>
        }

        // send command
        p = Simcom_Execute(data, size, ms, res);
 800a0ee:	8879      	ldrh	r1, [r7, #2]
 800a0f0:	68bb      	ldr	r3, [r7, #8]
 800a0f2:	687a      	ldr	r2, [r7, #4]
 800a0f4:	68f8      	ldr	r0, [r7, #12]
 800a0f6:	f000 f8db 	bl	800a2b0 <Simcom_Execute>
 800a0fa:	4603      	mov	r3, r0
 800a0fc:	75fb      	strb	r3, [r7, #23]

        // Debug: print response
        if (SIMCOM_DEBUG) {
            char *FTPGET = "AT+FTPGET=2";
 800a0fe:	4b12      	ldr	r3, [pc, #72]	; (800a148 <Simcom_Command+0xd0>)
 800a100:	613b      	str	r3, [r7, #16]
            if (strncmp(data, FTPGET, strlen(FTPGET)) != 0) {
 800a102:	6938      	ldr	r0, [r7, #16]
 800a104:	f7f6 f896 	bl	8000234 <strlen>
 800a108:	4603      	mov	r3, r0
 800a10a:	461a      	mov	r2, r3
 800a10c:	6939      	ldr	r1, [r7, #16]
 800a10e:	68f8      	ldr	r0, [r7, #12]
 800a110:	f000 fa34 	bl	800a57c <strncmp>
 800a114:	4603      	mov	r3, r0
 800a116:	2b00      	cmp	r3, #0
 800a118:	d006      	beq.n	800a128 <Simcom_Command+0xb0>
                LOG_Buf(SIMCOM_UART_RX, sizeof(SIMCOM_UART_RX));
 800a11a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800a11e:	480b      	ldr	r0, [pc, #44]	; (800a14c <Simcom_Command+0xd4>)
 800a120:	f7ff fbaf 	bl	8009882 <LOG_Buf>
                LOG_Enter();
 800a124:	f7ff faf6 	bl	8009714 <LOG_Enter>
            }
        }

        Simcom_Unlock();
 800a128:	f7ff fcc0 	bl	8009aac <Simcom_Unlock>
    }

    return p;
 800a12c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a130:	4618      	mov	r0, r3
 800a132:	3718      	adds	r7, #24
 800a134:	46bd      	mov	sp, r7
 800a136:	bd80      	pop	{r7, pc}
 800a138:	0800b57c 	.word	0x0800b57c
 800a13c:	20000010 	.word	0x20000010
 800a140:	0800b580 	.word	0x0800b580
 800a144:	0800b584 	.word	0x0800b584
 800a148:	0800b58c 	.word	0x0800b58c
 800a14c:	200003f8 	.word	0x200003f8

0800a150 <Simcom_IdleJob>:

SIMCOM_RESULT Simcom_IdleJob(uint8_t *iteration) {
 800a150:	b580      	push	{r7, lr}
 800a152:	b084      	sub	sp, #16
 800a154:	af00      	add	r7, sp, #0
 800a156:	6078      	str	r0, [r7, #4]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 800a158:	2300      	movs	r3, #0
 800a15a:	73fb      	strb	r3, [r7, #15]
    at_csq_t signal;

    // debug
    if (iteration != NULL) {
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	2b00      	cmp	r3, #0
 800a160:	d00d      	beq.n	800a17e <Simcom_IdleJob+0x2e>
        LOG_Str("Simcom:Iteration = ");
 800a162:	4811      	ldr	r0, [pc, #68]	; (800a1a8 <Simcom_IdleJob+0x58>)
 800a164:	f7ff fb5a 	bl	800981c <LOG_Str>
        LOG_Int((*iteration)++);
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	781b      	ldrb	r3, [r3, #0]
 800a16c:	1c5a      	adds	r2, r3, #1
 800a16e:	b2d1      	uxtb	r1, r2
 800a170:	687a      	ldr	r2, [r7, #4]
 800a172:	7011      	strb	r1, [r2, #0]
 800a174:	4618      	mov	r0, r3
 800a176:	f7ff fad9 	bl	800972c <LOG_Int>
        LOG_Enter();
 800a17a:	f7ff facb 	bl	8009714 <LOG_Enter>
    }

    // other routines
    p = AT_SignalQualityReport(&signal);
 800a17e:	f107 030c 	add.w	r3, r7, #12
 800a182:	4618      	mov	r0, r3
 800a184:	f7fe f9b0 	bl	80084e8 <AT_SignalQualityReport>
 800a188:	4603      	mov	r3, r0
 800a18a:	73fb      	strb	r3, [r7, #15]
    if (p > 0) {
 800a18c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a190:	2b00      	cmp	r3, #0
 800a192:	dd02      	ble.n	800a19a <Simcom_IdleJob+0x4a>
        SIM.signal = signal.percent;
 800a194:	7bba      	ldrb	r2, [r7, #14]
 800a196:	4b05      	ldr	r3, [pc, #20]	; (800a1ac <Simcom_IdleJob+0x5c>)
 800a198:	741a      	strb	r2, [r3, #16]
    }
#if (!BOOTLOADER)
    p = AT_ConnectionStatusSingle(&(SIM.ip_status));
#endif
    return p;
 800a19a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a19e:	4618      	mov	r0, r3
 800a1a0:	3710      	adds	r7, #16
 800a1a2:	46bd      	mov	sp, r7
 800a1a4:	bd80      	pop	{r7, pc}
 800a1a6:	bf00      	nop
 800a1a8:	0800b598 	.word	0x0800b598
 800a1ac:	20000010 	.word	0x20000010

0800a1b0 <Simcom_Ready>:
static uint8_t Simcom_CommandoIRQ(void) {
    return Simcom_Response(PREFIX_COMMAND) != NULL;
}
#endif

static SIMCOM_RESULT Simcom_Ready(void) {
 800a1b0:	b580      	push	{r7, lr}
 800a1b2:	b082      	sub	sp, #8
 800a1b4:	af00      	add	r7, sp, #0
    // save event
    VCU.SetEvent(EV_VCU_NETWORK_RESTART, 1);
#endif

    // wait until 1s response
    tick = _GetTickMS();
 800a1b6:	f000 f91f 	bl	800a3f8 <_GetTickMS>
 800a1ba:	6078      	str	r0, [r7, #4]
    while (SIM.state == SIM_STATE_DOWN) {
 800a1bc:	e016      	b.n	800a1ec <Simcom_Ready+0x3c>
        if (Simcom_Response(SIMCOM_RSP_READY)
 800a1be:	4814      	ldr	r0, [pc, #80]	; (800a210 <Simcom_Ready+0x60>)
 800a1c0:	f7ff fc7c 	bl	8009abc <Simcom_Response>
 800a1c4:	4603      	mov	r3, r0
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d116      	bne.n	800a1f8 <Simcom_Ready+0x48>
                || Simcom_Response(SIMCOM_RSP_OK)
 800a1ca:	4812      	ldr	r0, [pc, #72]	; (800a214 <Simcom_Ready+0x64>)
 800a1cc:	f7ff fc76 	bl	8009abc <Simcom_Response>
 800a1d0:	4603      	mov	r3, r0
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d110      	bne.n	800a1f8 <Simcom_Ready+0x48>
                || (_GetTickMS() - tick) >= NET_BOOT_TIMEOUT) {
 800a1d6:	f000 f90f 	bl	800a3f8 <_GetTickMS>
 800a1da:	4602      	mov	r2, r0
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	1ad3      	subs	r3, r2, r3
 800a1e0:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 800a1e4:	d208      	bcs.n	800a1f8 <Simcom_Ready+0x48>
            break;
        }
        _DelayMS(1);
 800a1e6:	2001      	movs	r0, #1
 800a1e8:	f000 f8fb 	bl	800a3e2 <_DelayMS>
    while (SIM.state == SIM_STATE_DOWN) {
 800a1ec:	4b0a      	ldr	r3, [pc, #40]	; (800a218 <Simcom_Ready+0x68>)
 800a1ee:	f993 3000 	ldrsb.w	r3, [r3]
 800a1f2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a1f6:	d0e2      	beq.n	800a1be <Simcom_Ready+0xe>
    }

    // check
    return Simcom_Command(SIMCOM_CMD_BOOT, SIMCOM_RSP_READY, 1000, 0);
 800a1f8:	2300      	movs	r3, #0
 800a1fa:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800a1fe:	4904      	ldr	r1, [pc, #16]	; (800a210 <Simcom_Ready+0x60>)
 800a200:	4806      	ldr	r0, [pc, #24]	; (800a21c <Simcom_Ready+0x6c>)
 800a202:	f7ff ff39 	bl	800a078 <Simcom_Command>
 800a206:	4603      	mov	r3, r0
}
 800a208:	4618      	mov	r0, r3
 800a20a:	3708      	adds	r7, #8
 800a20c:	46bd      	mov	sp, r7
 800a20e:	bd80      	pop	{r7, pc}
 800a210:	0800b5ac 	.word	0x0800b5ac
 800a214:	0800b57c 	.word	0x0800b57c
 800a218:	20000010 	.word	0x20000010
 800a21c:	0800b580 	.word	0x0800b580

0800a220 <Simcom_Power>:

static SIMCOM_RESULT Simcom_Power(void) {
 800a220:	b580      	push	{r7, lr}
 800a222:	af00      	add	r7, sp, #0
    LOG_StrLn("Simcom:Powered");
 800a224:	4814      	ldr	r0, [pc, #80]	; (800a278 <Simcom_Power+0x58>)
 800a226:	f7ff fb11 	bl	800984c <LOG_StrLn>
    // reset buffer
    SIMCOM_Reset_Buffer();
 800a22a:	f7fe f909 	bl	8008440 <SIMCOM_Reset_Buffer>

    // power control
    HAL_GPIO_WritePin(INT_NET_PWR_GPIO_Port, INT_NET_PWR_Pin, 0);
 800a22e:	2200      	movs	r2, #0
 800a230:	2101      	movs	r1, #1
 800a232:	4812      	ldr	r0, [pc, #72]	; (800a27c <Simcom_Power+0x5c>)
 800a234:	f7fa f8a8 	bl	8004388 <HAL_GPIO_WritePin>
    _DelayMS(100);
 800a238:	2064      	movs	r0, #100	; 0x64
 800a23a:	f000 f8d2 	bl	800a3e2 <_DelayMS>
    HAL_GPIO_WritePin(INT_NET_PWR_GPIO_Port, INT_NET_PWR_Pin, 1);
 800a23e:	2201      	movs	r2, #1
 800a240:	2101      	movs	r1, #1
 800a242:	480e      	ldr	r0, [pc, #56]	; (800a27c <Simcom_Power+0x5c>)
 800a244:	f7fa f8a0 	bl	8004388 <HAL_GPIO_WritePin>
    _DelayMS(1000);
 800a248:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800a24c:	f000 f8c9 	bl	800a3e2 <_DelayMS>

    // simcom reset pin
    HAL_GPIO_WritePin(INT_NET_RST_GPIO_Port, INT_NET_RST_Pin, 1);
 800a250:	2201      	movs	r2, #1
 800a252:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800a256:	480a      	ldr	r0, [pc, #40]	; (800a280 <Simcom_Power+0x60>)
 800a258:	f7fa f896 	bl	8004388 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 800a25c:	2001      	movs	r0, #1
 800a25e:	f7f8 f911 	bl	8002484 <HAL_Delay>
    HAL_GPIO_WritePin(INT_NET_RST_GPIO_Port, INT_NET_RST_Pin, 0);
 800a262:	2200      	movs	r2, #0
 800a264:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800a268:	4805      	ldr	r0, [pc, #20]	; (800a280 <Simcom_Power+0x60>)
 800a26a:	f7fa f88d 	bl	8004388 <HAL_GPIO_WritePin>

    // wait response
    return Simcom_Ready();
 800a26e:	f7ff ff9f 	bl	800a1b0 <Simcom_Ready>
 800a272:	4603      	mov	r3, r0
}
 800a274:	4618      	mov	r0, r3
 800a276:	bd80      	pop	{r7, pc}
 800a278:	0800b5b0 	.word	0x0800b5b0
 800a27c:	40020800 	.word	0x40020800
 800a280:	40020400 	.word	0x40020400

0800a284 <Simcom_Sleep>:

static void Simcom_Sleep(uint8_t state) {
 800a284:	b580      	push	{r7, lr}
 800a286:	b082      	sub	sp, #8
 800a288:	af00      	add	r7, sp, #0
 800a28a:	4603      	mov	r3, r0
 800a28c:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(INT_NET_DTR_GPIO_Port, INT_NET_DTR_Pin, state);
 800a28e:	79fb      	ldrb	r3, [r7, #7]
 800a290:	461a      	mov	r2, r3
 800a292:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800a296:	4805      	ldr	r0, [pc, #20]	; (800a2ac <Simcom_Sleep+0x28>)
 800a298:	f7fa f876 	bl	8004388 <HAL_GPIO_WritePin>
    _DelayMS(50);
 800a29c:	2032      	movs	r0, #50	; 0x32
 800a29e:	f000 f8a0 	bl	800a3e2 <_DelayMS>
}
 800a2a2:	bf00      	nop
 800a2a4:	3708      	adds	r7, #8
 800a2a6:	46bd      	mov	sp, r7
 800a2a8:	bd80      	pop	{r7, pc}
 800a2aa:	bf00      	nop
 800a2ac:	40020400 	.word	0x40020400

0800a2b0 <Simcom_Execute>:

static SIMCOM_RESULT Simcom_Execute(char *data, uint16_t size, uint32_t ms, char *res) {
 800a2b0:	b580      	push	{r7, lr}
 800a2b2:	b088      	sub	sp, #32
 800a2b4:	af00      	add	r7, sp, #0
 800a2b6:	60f8      	str	r0, [r7, #12]
 800a2b8:	607a      	str	r2, [r7, #4]
 800a2ba:	603b      	str	r3, [r7, #0]
 800a2bc:	460b      	mov	r3, r1
 800a2be:	817b      	strh	r3, [r7, #10]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 800a2c0:	2300      	movs	r3, #0
 800a2c2:	77fb      	strb	r3, [r7, #31]
    uint32_t tick, timeout = 0;
 800a2c4:	2300      	movs	r3, #0
 800a2c6:	61bb      	str	r3, [r7, #24]

    Simcom_Lock();
 800a2c8:	f7ff fbe9 	bl	8009a9e <Simcom_Lock>
    // wake-up the SIMCOM
    Simcom_Sleep(0);
 800a2cc:	2000      	movs	r0, #0
 800a2ce:	f7ff ffd9 	bl	800a284 <Simcom_Sleep>

    // transmit to serial (low-level)
    Simcom_BeforeTransmitHook();
 800a2d2:	f000 f87f 	bl	800a3d4 <Simcom_BeforeTransmitHook>
    SIMCOM_Transmit(data, size);
 800a2d6:	897b      	ldrh	r3, [r7, #10]
 800a2d8:	4619      	mov	r1, r3
 800a2da:	68f8      	ldr	r0, [r7, #12]
 800a2dc:	f7fe f8c2 	bl	8008464 <SIMCOM_Transmit>

    // convert time to tick
    timeout = (ms + NET_EXTRA_TIME );
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 800a2e6:	61bb      	str	r3, [r7, #24]
    // set timeout guard
    tick = _GetTickMS();
 800a2e8:	f000 f886 	bl	800a3f8 <_GetTickMS>
 800a2ec:	6178      	str	r0, [r7, #20]

    // wait response from SIMCOM
    while (1) {
        if (Simcom_Response(res)
 800a2ee:	6838      	ldr	r0, [r7, #0]
 800a2f0:	f7ff fbe4 	bl	8009abc <Simcom_Response>
 800a2f4:	4603      	mov	r3, r0
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d113      	bne.n	800a322 <Simcom_Execute+0x72>
                || Simcom_Response(SIMCOM_RSP_ERROR)
 800a2fa:	482f      	ldr	r0, [pc, #188]	; (800a3b8 <Simcom_Execute+0x108>)
 800a2fc:	f7ff fbde 	bl	8009abc <Simcom_Response>
 800a300:	4603      	mov	r3, r0
 800a302:	2b00      	cmp	r3, #0
 800a304:	d10d      	bne.n	800a322 <Simcom_Execute+0x72>
                || Simcom_Response(SIMCOM_RSP_READY)
 800a306:	482d      	ldr	r0, [pc, #180]	; (800a3bc <Simcom_Execute+0x10c>)
 800a308:	f7ff fbd8 	bl	8009abc <Simcom_Response>
 800a30c:	4603      	mov	r3, r0
 800a30e:	2b00      	cmp	r3, #0
 800a310:	d107      	bne.n	800a322 <Simcom_Execute+0x72>
                #if (!BOOTLOADER)
                || Simcom_CommandoIRQ()
                #endif
                || (_GetTickMS() - tick) >= timeout) {
 800a312:	f000 f871 	bl	800a3f8 <_GetTickMS>
 800a316:	4602      	mov	r2, r0
 800a318:	697b      	ldr	r3, [r7, #20]
 800a31a:	1ad3      	subs	r3, r2, r3
 800a31c:	69ba      	ldr	r2, [r7, #24]
 800a31e:	429a      	cmp	r2, r3
 800a320:	d83a      	bhi.n	800a398 <Simcom_Execute+0xe8>

            // check response
            if (Simcom_Response(res)) {
 800a322:	6838      	ldr	r0, [r7, #0]
 800a324:	f7ff fbca 	bl	8009abc <Simcom_Response>
 800a328:	4603      	mov	r3, r0
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d001      	beq.n	800a332 <Simcom_Execute+0x82>
                p = SIM_RESULT_OK;
 800a32e:	2301      	movs	r3, #1
 800a330:	77fb      	strb	r3, [r7, #31]
            }

            // Handle failure
            if (p != SIM_RESULT_OK) {
 800a332:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800a336:	2b01      	cmp	r3, #1
 800a338:	d032      	beq.n	800a3a0 <Simcom_Execute+0xf0>
                // exception for no response
                if (strlen(SIMCOM_UART_RX) == 0) {
 800a33a:	4b21      	ldr	r3, [pc, #132]	; (800a3c0 <Simcom_Execute+0x110>)
 800a33c:	781b      	ldrb	r3, [r3, #0]
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d108      	bne.n	800a354 <Simcom_Execute+0xa4>
                    p = SIM_RESULT_NO_RESPONSE;
 800a342:	23fe      	movs	r3, #254	; 0xfe
 800a344:	77fb      	strb	r3, [r7, #31]
                    SIM.state = SIM_STATE_DOWN;
 800a346:	4b1f      	ldr	r3, [pc, #124]	; (800a3c4 <Simcom_Execute+0x114>)
 800a348:	22ff      	movs	r2, #255	; 0xff
 800a34a:	701a      	strb	r2, [r3, #0]
                    LOG_StrLn("Simcom:NoResponse");
 800a34c:	481e      	ldr	r0, [pc, #120]	; (800a3c8 <Simcom_Execute+0x118>)
 800a34e:	f7ff fa7d 	bl	800984c <LOG_StrLn>
                    }
                }
            }

            // exit loop
            break;
 800a352:	e025      	b.n	800a3a0 <Simcom_Execute+0xf0>
                    if (Simcom_Response(SIMCOM_RSP_READY) && (SIM.state >= SIM_STATE_READY)) {
 800a354:	4819      	ldr	r0, [pc, #100]	; (800a3bc <Simcom_Execute+0x10c>)
 800a356:	f7ff fbb1 	bl	8009abc <Simcom_Response>
 800a35a:	4603      	mov	r3, r0
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	d00d      	beq.n	800a37c <Simcom_Execute+0xcc>
 800a360:	4b18      	ldr	r3, [pc, #96]	; (800a3c4 <Simcom_Execute+0x114>)
 800a362:	f993 3000 	ldrsb.w	r3, [r3]
 800a366:	2b00      	cmp	r3, #0
 800a368:	db08      	blt.n	800a37c <Simcom_Execute+0xcc>
                        LOG_StrLn("Simcom:Restarted");
 800a36a:	4818      	ldr	r0, [pc, #96]	; (800a3cc <Simcom_Execute+0x11c>)
 800a36c:	f7ff fa6e 	bl	800984c <LOG_StrLn>
                        p = SIM_RESULT_RESTARTED;
 800a370:	23fd      	movs	r3, #253	; 0xfd
 800a372:	77fb      	strb	r3, [r7, #31]
                        SIM.state = SIM_STATE_READY;
 800a374:	4b13      	ldr	r3, [pc, #76]	; (800a3c4 <Simcom_Execute+0x114>)
 800a376:	2200      	movs	r2, #0
 800a378:	701a      	strb	r2, [r3, #0]
            break;
 800a37a:	e011      	b.n	800a3a0 <Simcom_Execute+0xf0>
                    else if ((_GetTickMS() - tick) >= timeout) {
 800a37c:	f000 f83c 	bl	800a3f8 <_GetTickMS>
 800a380:	4602      	mov	r2, r0
 800a382:	697b      	ldr	r3, [r7, #20]
 800a384:	1ad3      	subs	r3, r2, r3
 800a386:	69ba      	ldr	r2, [r7, #24]
 800a388:	429a      	cmp	r2, r3
 800a38a:	d809      	bhi.n	800a3a0 <Simcom_Execute+0xf0>
                        LOG_StrLn("Simcom:Timeout");
 800a38c:	4810      	ldr	r0, [pc, #64]	; (800a3d0 <Simcom_Execute+0x120>)
 800a38e:	f7ff fa5d 	bl	800984c <LOG_StrLn>
                        p = SIM_RESULT_TIMEOUT;
 800a392:	23ff      	movs	r3, #255	; 0xff
 800a394:	77fb      	strb	r3, [r7, #31]
            break;
 800a396:	e003      	b.n	800a3a0 <Simcom_Execute+0xf0>
        }
        _DelayMS(10);
 800a398:	200a      	movs	r0, #10
 800a39a:	f000 f822 	bl	800a3e2 <_DelayMS>
        if (Simcom_Response(res)
 800a39e:	e7a6      	b.n	800a2ee <Simcom_Execute+0x3e>
            break;
 800a3a0:	bf00      	nop
    }

    // sleep the SIMCOM
    Simcom_Sleep(1);
 800a3a2:	2001      	movs	r0, #1
 800a3a4:	f7ff ff6e 	bl	800a284 <Simcom_Sleep>
    Simcom_Unlock();
 800a3a8:	f7ff fb80 	bl	8009aac <Simcom_Unlock>
    return p;
 800a3ac:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800a3b0:	4618      	mov	r0, r3
 800a3b2:	3720      	adds	r7, #32
 800a3b4:	46bd      	mov	sp, r7
 800a3b6:	bd80      	pop	{r7, pc}
 800a3b8:	0800b5c0 	.word	0x0800b5c0
 800a3bc:	0800b5ac 	.word	0x0800b5ac
 800a3c0:	200003f8 	.word	0x200003f8
 800a3c4:	20000010 	.word	0x20000010
 800a3c8:	0800b5c8 	.word	0x0800b5c8
 800a3cc:	0800b5dc 	.word	0x0800b5dc
 800a3d0:	0800b5f0 	.word	0x0800b5f0

0800a3d4 <Simcom_BeforeTransmitHook>:

static void Simcom_BeforeTransmitHook(void) {
 800a3d4:	b480      	push	{r7}
 800a3d6:	af00      	add	r7, sp, #0
    //  LOG_StrLn("============ SIMCOM DEBUG ============");
    //  LOG_Buf(SIMCOM_UART_RX, strlen(SIMCOM_UART_RX));
    //  LOG_Enter();
    //  LOG_StrLn("======================================");

}
 800a3d8:	bf00      	nop
 800a3da:	46bd      	mov	sp, r7
 800a3dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3e0:	4770      	bx	lr

0800a3e2 <_DelayMS>:
extern vcu_t VCU;
extern sw_t SW;
#endif

/* Public functions implementation --------------------------------------------*/
void _DelayMS(uint32_t ms) {
 800a3e2:	b580      	push	{r7, lr}
 800a3e4:	b082      	sub	sp, #8
 800a3e6:	af00      	add	r7, sp, #0
 800a3e8:	6078      	str	r0, [r7, #4]
#if RTOS_ENABLE
    osDelay(ms);
#else
    HAL_Delay(ms);
 800a3ea:	6878      	ldr	r0, [r7, #4]
 800a3ec:	f7f8 f84a 	bl	8002484 <HAL_Delay>
#endif
}
 800a3f0:	bf00      	nop
 800a3f2:	3708      	adds	r7, #8
 800a3f4:	46bd      	mov	sp, r7
 800a3f6:	bd80      	pop	{r7, pc}

0800a3f8 <_GetTickMS>:

uint32_t _GetTickMS(void) {
 800a3f8:	b580      	push	{r7, lr}
 800a3fa:	af00      	add	r7, sp, #0
#if RTOS_ENABLE
    return osKernelGetTickCount();
#else
    return HAL_GetTick();
 800a3fc:	f7f8 f836 	bl	800246c <HAL_GetTick>
 800a400:	4603      	mov	r3, r0
#endif
}
 800a402:	4618      	mov	r0, r3
 800a404:	bd80      	pop	{r7, pc}
	...

0800a408 <_LedWrite>:

uint8_t _LedRead(void) {
    return HAL_GPIO_ReadPin(SYS_LED_GPIO_Port, SYS_LED_Pin);
}

void _LedWrite(uint8_t state) {
 800a408:	b580      	push	{r7, lr}
 800a40a:	b082      	sub	sp, #8
 800a40c:	af00      	add	r7, sp, #0
 800a40e:	4603      	mov	r3, r0
 800a410:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(SYS_LED_GPIO_Port, SYS_LED_Pin, state);
 800a412:	79fb      	ldrb	r3, [r7, #7]
 800a414:	461a      	mov	r2, r3
 800a416:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800a41a:	4803      	ldr	r0, [pc, #12]	; (800a428 <_LedWrite+0x20>)
 800a41c:	f7f9 ffb4 	bl	8004388 <HAL_GPIO_WritePin>
}
 800a420:	bf00      	nop
 800a422:	3708      	adds	r7, #8
 800a424:	46bd      	mov	sp, r7
 800a426:	bd80      	pop	{r7, pc}
 800a428:	40020c00 	.word	0x40020c00

0800a42c <_LedToggle>:

void _LedToggle(void) {
 800a42c:	b580      	push	{r7, lr}
 800a42e:	af00      	add	r7, sp, #0
    HAL_GPIO_TogglePin(SYS_LED_GPIO_Port, SYS_LED_Pin);
 800a430:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800a434:	4802      	ldr	r0, [pc, #8]	; (800a440 <_LedToggle+0x14>)
 800a436:	f7f9 ffc0 	bl	80043ba <HAL_GPIO_TogglePin>
}
 800a43a:	bf00      	nop
 800a43c:	bd80      	pop	{r7, pc}
 800a43e:	bf00      	nop
 800a440:	40020c00 	.word	0x40020c00

0800a444 <_Error>:

void _Error(char msg[50]) {
 800a444:	b580      	push	{r7, lr}
 800a446:	b082      	sub	sp, #8
 800a448:	af00      	add	r7, sp, #0
 800a44a:	6078      	str	r0, [r7, #4]
#if RTOS_ENABLE
    if (osKernelGetState() == osKernelRunning) {
        LOG_StrLn(msg);
    }
#else
    LOG_StrLn(msg);
 800a44c:	6878      	ldr	r0, [r7, #4]
 800a44e:	f7ff f9fd 	bl	800984c <LOG_StrLn>
#endif

    // indicator error
    while (1) {
        _LedToggle();
 800a452:	f7ff ffeb 	bl	800a42c <_LedToggle>
        HAL_Delay(50);
 800a456:	2032      	movs	r0, #50	; 0x32
 800a458:	f7f8 f814 	bl	8002484 <HAL_Delay>
        _LedToggle();
 800a45c:	e7f9      	b.n	800a452 <_Error+0xe>

0800a45e <_ByteSwap32>:
    }
}

uint32_t _ByteSwap32(uint32_t x) {
 800a45e:	b480      	push	{r7}
 800a460:	b085      	sub	sp, #20
 800a462:	af00      	add	r7, sp, #0
 800a464:	6078      	str	r0, [r7, #4]
    uint32_t y = (x >> 24) & 0xff;
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	0e1b      	lsrs	r3, r3, #24
 800a46a:	60fb      	str	r3, [r7, #12]
    y |= ((x >> 16) & 0xff) << 8;
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	0c1b      	lsrs	r3, r3, #16
 800a470:	021b      	lsls	r3, r3, #8
 800a472:	b29b      	uxth	r3, r3
 800a474:	68fa      	ldr	r2, [r7, #12]
 800a476:	4313      	orrs	r3, r2
 800a478:	60fb      	str	r3, [r7, #12]
    y |= ((x >> 8) & 0xff) << 16;
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	0a1b      	lsrs	r3, r3, #8
 800a47e:	041b      	lsls	r3, r3, #16
 800a480:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a484:	68fa      	ldr	r2, [r7, #12]
 800a486:	4313      	orrs	r3, r2
 800a488:	60fb      	str	r3, [r7, #12]
    y |= (x & 0xff) << 24;
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	061b      	lsls	r3, r3, #24
 800a48e:	68fa      	ldr	r2, [r7, #12]
 800a490:	4313      	orrs	r3, r2
 800a492:	60fb      	str	r3, [r7, #12]

    return y;
 800a494:	68fb      	ldr	r3, [r7, #12]
}
 800a496:	4618      	mov	r0, r3
 800a498:	3714      	adds	r7, #20
 800a49a:	46bd      	mov	sp, r7
 800a49c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4a0:	4770      	bx	lr
	...

0800a4a4 <__errno>:
 800a4a4:	4b01      	ldr	r3, [pc, #4]	; (800a4ac <__errno+0x8>)
 800a4a6:	6818      	ldr	r0, [r3, #0]
 800a4a8:	4770      	bx	lr
 800a4aa:	bf00      	nop
 800a4ac:	2000002c 	.word	0x2000002c

0800a4b0 <__libc_init_array>:
 800a4b0:	b570      	push	{r4, r5, r6, lr}
 800a4b2:	4e0d      	ldr	r6, [pc, #52]	; (800a4e8 <__libc_init_array+0x38>)
 800a4b4:	4c0d      	ldr	r4, [pc, #52]	; (800a4ec <__libc_init_array+0x3c>)
 800a4b6:	1ba4      	subs	r4, r4, r6
 800a4b8:	10a4      	asrs	r4, r4, #2
 800a4ba:	2500      	movs	r5, #0
 800a4bc:	42a5      	cmp	r5, r4
 800a4be:	d109      	bne.n	800a4d4 <__libc_init_array+0x24>
 800a4c0:	4e0b      	ldr	r6, [pc, #44]	; (800a4f0 <__libc_init_array+0x40>)
 800a4c2:	4c0c      	ldr	r4, [pc, #48]	; (800a4f4 <__libc_init_array+0x44>)
 800a4c4:	f000 fd14 	bl	800aef0 <_init>
 800a4c8:	1ba4      	subs	r4, r4, r6
 800a4ca:	10a4      	asrs	r4, r4, #2
 800a4cc:	2500      	movs	r5, #0
 800a4ce:	42a5      	cmp	r5, r4
 800a4d0:	d105      	bne.n	800a4de <__libc_init_array+0x2e>
 800a4d2:	bd70      	pop	{r4, r5, r6, pc}
 800a4d4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a4d8:	4798      	blx	r3
 800a4da:	3501      	adds	r5, #1
 800a4dc:	e7ee      	b.n	800a4bc <__libc_init_array+0xc>
 800a4de:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a4e2:	4798      	blx	r3
 800a4e4:	3501      	adds	r5, #1
 800a4e6:	e7f2      	b.n	800a4ce <__libc_init_array+0x1e>
 800a4e8:	0800b768 	.word	0x0800b768
 800a4ec:	0800b768 	.word	0x0800b768
 800a4f0:	0800b768 	.word	0x0800b768
 800a4f4:	0800b76c 	.word	0x0800b76c

0800a4f8 <memcmp>:
 800a4f8:	b530      	push	{r4, r5, lr}
 800a4fa:	2400      	movs	r4, #0
 800a4fc:	42a2      	cmp	r2, r4
 800a4fe:	d101      	bne.n	800a504 <memcmp+0xc>
 800a500:	2000      	movs	r0, #0
 800a502:	e007      	b.n	800a514 <memcmp+0x1c>
 800a504:	5d03      	ldrb	r3, [r0, r4]
 800a506:	3401      	adds	r4, #1
 800a508:	190d      	adds	r5, r1, r4
 800a50a:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 800a50e:	42ab      	cmp	r3, r5
 800a510:	d0f4      	beq.n	800a4fc <memcmp+0x4>
 800a512:	1b58      	subs	r0, r3, r5
 800a514:	bd30      	pop	{r4, r5, pc}

0800a516 <memcpy>:
 800a516:	b510      	push	{r4, lr}
 800a518:	1e43      	subs	r3, r0, #1
 800a51a:	440a      	add	r2, r1
 800a51c:	4291      	cmp	r1, r2
 800a51e:	d100      	bne.n	800a522 <memcpy+0xc>
 800a520:	bd10      	pop	{r4, pc}
 800a522:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a526:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a52a:	e7f7      	b.n	800a51c <memcpy+0x6>

0800a52c <memset>:
 800a52c:	4402      	add	r2, r0
 800a52e:	4603      	mov	r3, r0
 800a530:	4293      	cmp	r3, r2
 800a532:	d100      	bne.n	800a536 <memset+0xa>
 800a534:	4770      	bx	lr
 800a536:	f803 1b01 	strb.w	r1, [r3], #1
 800a53a:	e7f9      	b.n	800a530 <memset+0x4>

0800a53c <siprintf>:
 800a53c:	b40e      	push	{r1, r2, r3}
 800a53e:	b500      	push	{lr}
 800a540:	b09c      	sub	sp, #112	; 0x70
 800a542:	ab1d      	add	r3, sp, #116	; 0x74
 800a544:	9002      	str	r0, [sp, #8]
 800a546:	9006      	str	r0, [sp, #24]
 800a548:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a54c:	4809      	ldr	r0, [pc, #36]	; (800a574 <siprintf+0x38>)
 800a54e:	9107      	str	r1, [sp, #28]
 800a550:	9104      	str	r1, [sp, #16]
 800a552:	4909      	ldr	r1, [pc, #36]	; (800a578 <siprintf+0x3c>)
 800a554:	f853 2b04 	ldr.w	r2, [r3], #4
 800a558:	9105      	str	r1, [sp, #20]
 800a55a:	6800      	ldr	r0, [r0, #0]
 800a55c:	9301      	str	r3, [sp, #4]
 800a55e:	a902      	add	r1, sp, #8
 800a560:	f000 f938 	bl	800a7d4 <_svfiprintf_r>
 800a564:	9b02      	ldr	r3, [sp, #8]
 800a566:	2200      	movs	r2, #0
 800a568:	701a      	strb	r2, [r3, #0]
 800a56a:	b01c      	add	sp, #112	; 0x70
 800a56c:	f85d eb04 	ldr.w	lr, [sp], #4
 800a570:	b003      	add	sp, #12
 800a572:	4770      	bx	lr
 800a574:	2000002c 	.word	0x2000002c
 800a578:	ffff0208 	.word	0xffff0208

0800a57c <strncmp>:
 800a57c:	b510      	push	{r4, lr}
 800a57e:	b16a      	cbz	r2, 800a59c <strncmp+0x20>
 800a580:	3901      	subs	r1, #1
 800a582:	1884      	adds	r4, r0, r2
 800a584:	f810 3b01 	ldrb.w	r3, [r0], #1
 800a588:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800a58c:	4293      	cmp	r3, r2
 800a58e:	d103      	bne.n	800a598 <strncmp+0x1c>
 800a590:	42a0      	cmp	r0, r4
 800a592:	d001      	beq.n	800a598 <strncmp+0x1c>
 800a594:	2b00      	cmp	r3, #0
 800a596:	d1f5      	bne.n	800a584 <strncmp+0x8>
 800a598:	1a98      	subs	r0, r3, r2
 800a59a:	bd10      	pop	{r4, pc}
 800a59c:	4610      	mov	r0, r2
 800a59e:	e7fc      	b.n	800a59a <strncmp+0x1e>

0800a5a0 <strstr>:
 800a5a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a5a2:	7803      	ldrb	r3, [r0, #0]
 800a5a4:	b17b      	cbz	r3, 800a5c6 <strstr+0x26>
 800a5a6:	4604      	mov	r4, r0
 800a5a8:	7823      	ldrb	r3, [r4, #0]
 800a5aa:	4620      	mov	r0, r4
 800a5ac:	1c66      	adds	r6, r4, #1
 800a5ae:	b17b      	cbz	r3, 800a5d0 <strstr+0x30>
 800a5b0:	1e4a      	subs	r2, r1, #1
 800a5b2:	1e63      	subs	r3, r4, #1
 800a5b4:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 800a5b8:	b14d      	cbz	r5, 800a5ce <strstr+0x2e>
 800a5ba:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 800a5be:	42af      	cmp	r7, r5
 800a5c0:	4634      	mov	r4, r6
 800a5c2:	d0f7      	beq.n	800a5b4 <strstr+0x14>
 800a5c4:	e7f0      	b.n	800a5a8 <strstr+0x8>
 800a5c6:	780b      	ldrb	r3, [r1, #0]
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	bf18      	it	ne
 800a5cc:	2000      	movne	r0, #0
 800a5ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a5d0:	4618      	mov	r0, r3
 800a5d2:	e7fc      	b.n	800a5ce <strstr+0x2e>

0800a5d4 <_strtoul_l.isra.0>:
 800a5d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a5d8:	4680      	mov	r8, r0
 800a5da:	4689      	mov	r9, r1
 800a5dc:	4692      	mov	sl, r2
 800a5de:	461e      	mov	r6, r3
 800a5e0:	460f      	mov	r7, r1
 800a5e2:	463d      	mov	r5, r7
 800a5e4:	9808      	ldr	r0, [sp, #32]
 800a5e6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a5ea:	f000 f883 	bl	800a6f4 <__locale_ctype_ptr_l>
 800a5ee:	4420      	add	r0, r4
 800a5f0:	7843      	ldrb	r3, [r0, #1]
 800a5f2:	f013 0308 	ands.w	r3, r3, #8
 800a5f6:	d130      	bne.n	800a65a <_strtoul_l.isra.0+0x86>
 800a5f8:	2c2d      	cmp	r4, #45	; 0x2d
 800a5fa:	d130      	bne.n	800a65e <_strtoul_l.isra.0+0x8a>
 800a5fc:	787c      	ldrb	r4, [r7, #1]
 800a5fe:	1cbd      	adds	r5, r7, #2
 800a600:	2101      	movs	r1, #1
 800a602:	2e00      	cmp	r6, #0
 800a604:	d05c      	beq.n	800a6c0 <_strtoul_l.isra.0+0xec>
 800a606:	2e10      	cmp	r6, #16
 800a608:	d109      	bne.n	800a61e <_strtoul_l.isra.0+0x4a>
 800a60a:	2c30      	cmp	r4, #48	; 0x30
 800a60c:	d107      	bne.n	800a61e <_strtoul_l.isra.0+0x4a>
 800a60e:	782b      	ldrb	r3, [r5, #0]
 800a610:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a614:	2b58      	cmp	r3, #88	; 0x58
 800a616:	d14e      	bne.n	800a6b6 <_strtoul_l.isra.0+0xe2>
 800a618:	786c      	ldrb	r4, [r5, #1]
 800a61a:	2610      	movs	r6, #16
 800a61c:	3502      	adds	r5, #2
 800a61e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a622:	2300      	movs	r3, #0
 800a624:	fbb2 f2f6 	udiv	r2, r2, r6
 800a628:	fb06 fc02 	mul.w	ip, r6, r2
 800a62c:	ea6f 0c0c 	mvn.w	ip, ip
 800a630:	4618      	mov	r0, r3
 800a632:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800a636:	2f09      	cmp	r7, #9
 800a638:	d817      	bhi.n	800a66a <_strtoul_l.isra.0+0x96>
 800a63a:	463c      	mov	r4, r7
 800a63c:	42a6      	cmp	r6, r4
 800a63e:	dd23      	ble.n	800a688 <_strtoul_l.isra.0+0xb4>
 800a640:	2b00      	cmp	r3, #0
 800a642:	db1e      	blt.n	800a682 <_strtoul_l.isra.0+0xae>
 800a644:	4282      	cmp	r2, r0
 800a646:	d31c      	bcc.n	800a682 <_strtoul_l.isra.0+0xae>
 800a648:	d101      	bne.n	800a64e <_strtoul_l.isra.0+0x7a>
 800a64a:	45a4      	cmp	ip, r4
 800a64c:	db19      	blt.n	800a682 <_strtoul_l.isra.0+0xae>
 800a64e:	fb00 4006 	mla	r0, r0, r6, r4
 800a652:	2301      	movs	r3, #1
 800a654:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a658:	e7eb      	b.n	800a632 <_strtoul_l.isra.0+0x5e>
 800a65a:	462f      	mov	r7, r5
 800a65c:	e7c1      	b.n	800a5e2 <_strtoul_l.isra.0+0xe>
 800a65e:	2c2b      	cmp	r4, #43	; 0x2b
 800a660:	bf04      	itt	eq
 800a662:	1cbd      	addeq	r5, r7, #2
 800a664:	787c      	ldrbeq	r4, [r7, #1]
 800a666:	4619      	mov	r1, r3
 800a668:	e7cb      	b.n	800a602 <_strtoul_l.isra.0+0x2e>
 800a66a:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800a66e:	2f19      	cmp	r7, #25
 800a670:	d801      	bhi.n	800a676 <_strtoul_l.isra.0+0xa2>
 800a672:	3c37      	subs	r4, #55	; 0x37
 800a674:	e7e2      	b.n	800a63c <_strtoul_l.isra.0+0x68>
 800a676:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800a67a:	2f19      	cmp	r7, #25
 800a67c:	d804      	bhi.n	800a688 <_strtoul_l.isra.0+0xb4>
 800a67e:	3c57      	subs	r4, #87	; 0x57
 800a680:	e7dc      	b.n	800a63c <_strtoul_l.isra.0+0x68>
 800a682:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a686:	e7e5      	b.n	800a654 <_strtoul_l.isra.0+0x80>
 800a688:	2b00      	cmp	r3, #0
 800a68a:	da09      	bge.n	800a6a0 <_strtoul_l.isra.0+0xcc>
 800a68c:	2322      	movs	r3, #34	; 0x22
 800a68e:	f8c8 3000 	str.w	r3, [r8]
 800a692:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a696:	f1ba 0f00 	cmp.w	sl, #0
 800a69a:	d107      	bne.n	800a6ac <_strtoul_l.isra.0+0xd8>
 800a69c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a6a0:	b101      	cbz	r1, 800a6a4 <_strtoul_l.isra.0+0xd0>
 800a6a2:	4240      	negs	r0, r0
 800a6a4:	f1ba 0f00 	cmp.w	sl, #0
 800a6a8:	d0f8      	beq.n	800a69c <_strtoul_l.isra.0+0xc8>
 800a6aa:	b10b      	cbz	r3, 800a6b0 <_strtoul_l.isra.0+0xdc>
 800a6ac:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 800a6b0:	f8ca 9000 	str.w	r9, [sl]
 800a6b4:	e7f2      	b.n	800a69c <_strtoul_l.isra.0+0xc8>
 800a6b6:	2430      	movs	r4, #48	; 0x30
 800a6b8:	2e00      	cmp	r6, #0
 800a6ba:	d1b0      	bne.n	800a61e <_strtoul_l.isra.0+0x4a>
 800a6bc:	2608      	movs	r6, #8
 800a6be:	e7ae      	b.n	800a61e <_strtoul_l.isra.0+0x4a>
 800a6c0:	2c30      	cmp	r4, #48	; 0x30
 800a6c2:	d0a4      	beq.n	800a60e <_strtoul_l.isra.0+0x3a>
 800a6c4:	260a      	movs	r6, #10
 800a6c6:	e7aa      	b.n	800a61e <_strtoul_l.isra.0+0x4a>

0800a6c8 <strtoul>:
 800a6c8:	4b08      	ldr	r3, [pc, #32]	; (800a6ec <strtoul+0x24>)
 800a6ca:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a6cc:	681c      	ldr	r4, [r3, #0]
 800a6ce:	4d08      	ldr	r5, [pc, #32]	; (800a6f0 <strtoul+0x28>)
 800a6d0:	6a23      	ldr	r3, [r4, #32]
 800a6d2:	2b00      	cmp	r3, #0
 800a6d4:	bf08      	it	eq
 800a6d6:	462b      	moveq	r3, r5
 800a6d8:	9300      	str	r3, [sp, #0]
 800a6da:	4613      	mov	r3, r2
 800a6dc:	460a      	mov	r2, r1
 800a6de:	4601      	mov	r1, r0
 800a6e0:	4620      	mov	r0, r4
 800a6e2:	f7ff ff77 	bl	800a5d4 <_strtoul_l.isra.0>
 800a6e6:	b003      	add	sp, #12
 800a6e8:	bd30      	pop	{r4, r5, pc}
 800a6ea:	bf00      	nop
 800a6ec:	2000002c 	.word	0x2000002c
 800a6f0:	20000090 	.word	0x20000090

0800a6f4 <__locale_ctype_ptr_l>:
 800a6f4:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800a6f8:	4770      	bx	lr

0800a6fa <__ascii_mbtowc>:
 800a6fa:	b082      	sub	sp, #8
 800a6fc:	b901      	cbnz	r1, 800a700 <__ascii_mbtowc+0x6>
 800a6fe:	a901      	add	r1, sp, #4
 800a700:	b142      	cbz	r2, 800a714 <__ascii_mbtowc+0x1a>
 800a702:	b14b      	cbz	r3, 800a718 <__ascii_mbtowc+0x1e>
 800a704:	7813      	ldrb	r3, [r2, #0]
 800a706:	600b      	str	r3, [r1, #0]
 800a708:	7812      	ldrb	r2, [r2, #0]
 800a70a:	1c10      	adds	r0, r2, #0
 800a70c:	bf18      	it	ne
 800a70e:	2001      	movne	r0, #1
 800a710:	b002      	add	sp, #8
 800a712:	4770      	bx	lr
 800a714:	4610      	mov	r0, r2
 800a716:	e7fb      	b.n	800a710 <__ascii_mbtowc+0x16>
 800a718:	f06f 0001 	mvn.w	r0, #1
 800a71c:	e7f8      	b.n	800a710 <__ascii_mbtowc+0x16>

0800a71e <__ssputs_r>:
 800a71e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a722:	688e      	ldr	r6, [r1, #8]
 800a724:	429e      	cmp	r6, r3
 800a726:	4682      	mov	sl, r0
 800a728:	460c      	mov	r4, r1
 800a72a:	4690      	mov	r8, r2
 800a72c:	4699      	mov	r9, r3
 800a72e:	d837      	bhi.n	800a7a0 <__ssputs_r+0x82>
 800a730:	898a      	ldrh	r2, [r1, #12]
 800a732:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a736:	d031      	beq.n	800a79c <__ssputs_r+0x7e>
 800a738:	6825      	ldr	r5, [r4, #0]
 800a73a:	6909      	ldr	r1, [r1, #16]
 800a73c:	1a6f      	subs	r7, r5, r1
 800a73e:	6965      	ldr	r5, [r4, #20]
 800a740:	2302      	movs	r3, #2
 800a742:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a746:	fb95 f5f3 	sdiv	r5, r5, r3
 800a74a:	f109 0301 	add.w	r3, r9, #1
 800a74e:	443b      	add	r3, r7
 800a750:	429d      	cmp	r5, r3
 800a752:	bf38      	it	cc
 800a754:	461d      	movcc	r5, r3
 800a756:	0553      	lsls	r3, r2, #21
 800a758:	d530      	bpl.n	800a7bc <__ssputs_r+0x9e>
 800a75a:	4629      	mov	r1, r5
 800a75c:	f000 fb2e 	bl	800adbc <_malloc_r>
 800a760:	4606      	mov	r6, r0
 800a762:	b950      	cbnz	r0, 800a77a <__ssputs_r+0x5c>
 800a764:	230c      	movs	r3, #12
 800a766:	f8ca 3000 	str.w	r3, [sl]
 800a76a:	89a3      	ldrh	r3, [r4, #12]
 800a76c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a770:	81a3      	strh	r3, [r4, #12]
 800a772:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a776:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a77a:	463a      	mov	r2, r7
 800a77c:	6921      	ldr	r1, [r4, #16]
 800a77e:	f7ff feca 	bl	800a516 <memcpy>
 800a782:	89a3      	ldrh	r3, [r4, #12]
 800a784:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a788:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a78c:	81a3      	strh	r3, [r4, #12]
 800a78e:	6126      	str	r6, [r4, #16]
 800a790:	6165      	str	r5, [r4, #20]
 800a792:	443e      	add	r6, r7
 800a794:	1bed      	subs	r5, r5, r7
 800a796:	6026      	str	r6, [r4, #0]
 800a798:	60a5      	str	r5, [r4, #8]
 800a79a:	464e      	mov	r6, r9
 800a79c:	454e      	cmp	r6, r9
 800a79e:	d900      	bls.n	800a7a2 <__ssputs_r+0x84>
 800a7a0:	464e      	mov	r6, r9
 800a7a2:	4632      	mov	r2, r6
 800a7a4:	4641      	mov	r1, r8
 800a7a6:	6820      	ldr	r0, [r4, #0]
 800a7a8:	f000 faa1 	bl	800acee <memmove>
 800a7ac:	68a3      	ldr	r3, [r4, #8]
 800a7ae:	1b9b      	subs	r3, r3, r6
 800a7b0:	60a3      	str	r3, [r4, #8]
 800a7b2:	6823      	ldr	r3, [r4, #0]
 800a7b4:	441e      	add	r6, r3
 800a7b6:	6026      	str	r6, [r4, #0]
 800a7b8:	2000      	movs	r0, #0
 800a7ba:	e7dc      	b.n	800a776 <__ssputs_r+0x58>
 800a7bc:	462a      	mov	r2, r5
 800a7be:	f000 fb57 	bl	800ae70 <_realloc_r>
 800a7c2:	4606      	mov	r6, r0
 800a7c4:	2800      	cmp	r0, #0
 800a7c6:	d1e2      	bne.n	800a78e <__ssputs_r+0x70>
 800a7c8:	6921      	ldr	r1, [r4, #16]
 800a7ca:	4650      	mov	r0, sl
 800a7cc:	f000 faa8 	bl	800ad20 <_free_r>
 800a7d0:	e7c8      	b.n	800a764 <__ssputs_r+0x46>
	...

0800a7d4 <_svfiprintf_r>:
 800a7d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7d8:	461d      	mov	r5, r3
 800a7da:	898b      	ldrh	r3, [r1, #12]
 800a7dc:	061f      	lsls	r7, r3, #24
 800a7de:	b09d      	sub	sp, #116	; 0x74
 800a7e0:	4680      	mov	r8, r0
 800a7e2:	460c      	mov	r4, r1
 800a7e4:	4616      	mov	r6, r2
 800a7e6:	d50f      	bpl.n	800a808 <_svfiprintf_r+0x34>
 800a7e8:	690b      	ldr	r3, [r1, #16]
 800a7ea:	b96b      	cbnz	r3, 800a808 <_svfiprintf_r+0x34>
 800a7ec:	2140      	movs	r1, #64	; 0x40
 800a7ee:	f000 fae5 	bl	800adbc <_malloc_r>
 800a7f2:	6020      	str	r0, [r4, #0]
 800a7f4:	6120      	str	r0, [r4, #16]
 800a7f6:	b928      	cbnz	r0, 800a804 <_svfiprintf_r+0x30>
 800a7f8:	230c      	movs	r3, #12
 800a7fa:	f8c8 3000 	str.w	r3, [r8]
 800a7fe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a802:	e0c8      	b.n	800a996 <_svfiprintf_r+0x1c2>
 800a804:	2340      	movs	r3, #64	; 0x40
 800a806:	6163      	str	r3, [r4, #20]
 800a808:	2300      	movs	r3, #0
 800a80a:	9309      	str	r3, [sp, #36]	; 0x24
 800a80c:	2320      	movs	r3, #32
 800a80e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a812:	2330      	movs	r3, #48	; 0x30
 800a814:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a818:	9503      	str	r5, [sp, #12]
 800a81a:	f04f 0b01 	mov.w	fp, #1
 800a81e:	4637      	mov	r7, r6
 800a820:	463d      	mov	r5, r7
 800a822:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a826:	b10b      	cbz	r3, 800a82c <_svfiprintf_r+0x58>
 800a828:	2b25      	cmp	r3, #37	; 0x25
 800a82a:	d13e      	bne.n	800a8aa <_svfiprintf_r+0xd6>
 800a82c:	ebb7 0a06 	subs.w	sl, r7, r6
 800a830:	d00b      	beq.n	800a84a <_svfiprintf_r+0x76>
 800a832:	4653      	mov	r3, sl
 800a834:	4632      	mov	r2, r6
 800a836:	4621      	mov	r1, r4
 800a838:	4640      	mov	r0, r8
 800a83a:	f7ff ff70 	bl	800a71e <__ssputs_r>
 800a83e:	3001      	adds	r0, #1
 800a840:	f000 80a4 	beq.w	800a98c <_svfiprintf_r+0x1b8>
 800a844:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a846:	4453      	add	r3, sl
 800a848:	9309      	str	r3, [sp, #36]	; 0x24
 800a84a:	783b      	ldrb	r3, [r7, #0]
 800a84c:	2b00      	cmp	r3, #0
 800a84e:	f000 809d 	beq.w	800a98c <_svfiprintf_r+0x1b8>
 800a852:	2300      	movs	r3, #0
 800a854:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a858:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a85c:	9304      	str	r3, [sp, #16]
 800a85e:	9307      	str	r3, [sp, #28]
 800a860:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a864:	931a      	str	r3, [sp, #104]	; 0x68
 800a866:	462f      	mov	r7, r5
 800a868:	2205      	movs	r2, #5
 800a86a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800a86e:	4850      	ldr	r0, [pc, #320]	; (800a9b0 <_svfiprintf_r+0x1dc>)
 800a870:	f7f5 fcee 	bl	8000250 <memchr>
 800a874:	9b04      	ldr	r3, [sp, #16]
 800a876:	b9d0      	cbnz	r0, 800a8ae <_svfiprintf_r+0xda>
 800a878:	06d9      	lsls	r1, r3, #27
 800a87a:	bf44      	itt	mi
 800a87c:	2220      	movmi	r2, #32
 800a87e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a882:	071a      	lsls	r2, r3, #28
 800a884:	bf44      	itt	mi
 800a886:	222b      	movmi	r2, #43	; 0x2b
 800a888:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a88c:	782a      	ldrb	r2, [r5, #0]
 800a88e:	2a2a      	cmp	r2, #42	; 0x2a
 800a890:	d015      	beq.n	800a8be <_svfiprintf_r+0xea>
 800a892:	9a07      	ldr	r2, [sp, #28]
 800a894:	462f      	mov	r7, r5
 800a896:	2000      	movs	r0, #0
 800a898:	250a      	movs	r5, #10
 800a89a:	4639      	mov	r1, r7
 800a89c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a8a0:	3b30      	subs	r3, #48	; 0x30
 800a8a2:	2b09      	cmp	r3, #9
 800a8a4:	d94d      	bls.n	800a942 <_svfiprintf_r+0x16e>
 800a8a6:	b1b8      	cbz	r0, 800a8d8 <_svfiprintf_r+0x104>
 800a8a8:	e00f      	b.n	800a8ca <_svfiprintf_r+0xf6>
 800a8aa:	462f      	mov	r7, r5
 800a8ac:	e7b8      	b.n	800a820 <_svfiprintf_r+0x4c>
 800a8ae:	4a40      	ldr	r2, [pc, #256]	; (800a9b0 <_svfiprintf_r+0x1dc>)
 800a8b0:	1a80      	subs	r0, r0, r2
 800a8b2:	fa0b f000 	lsl.w	r0, fp, r0
 800a8b6:	4318      	orrs	r0, r3
 800a8b8:	9004      	str	r0, [sp, #16]
 800a8ba:	463d      	mov	r5, r7
 800a8bc:	e7d3      	b.n	800a866 <_svfiprintf_r+0x92>
 800a8be:	9a03      	ldr	r2, [sp, #12]
 800a8c0:	1d11      	adds	r1, r2, #4
 800a8c2:	6812      	ldr	r2, [r2, #0]
 800a8c4:	9103      	str	r1, [sp, #12]
 800a8c6:	2a00      	cmp	r2, #0
 800a8c8:	db01      	blt.n	800a8ce <_svfiprintf_r+0xfa>
 800a8ca:	9207      	str	r2, [sp, #28]
 800a8cc:	e004      	b.n	800a8d8 <_svfiprintf_r+0x104>
 800a8ce:	4252      	negs	r2, r2
 800a8d0:	f043 0302 	orr.w	r3, r3, #2
 800a8d4:	9207      	str	r2, [sp, #28]
 800a8d6:	9304      	str	r3, [sp, #16]
 800a8d8:	783b      	ldrb	r3, [r7, #0]
 800a8da:	2b2e      	cmp	r3, #46	; 0x2e
 800a8dc:	d10c      	bne.n	800a8f8 <_svfiprintf_r+0x124>
 800a8de:	787b      	ldrb	r3, [r7, #1]
 800a8e0:	2b2a      	cmp	r3, #42	; 0x2a
 800a8e2:	d133      	bne.n	800a94c <_svfiprintf_r+0x178>
 800a8e4:	9b03      	ldr	r3, [sp, #12]
 800a8e6:	1d1a      	adds	r2, r3, #4
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	9203      	str	r2, [sp, #12]
 800a8ec:	2b00      	cmp	r3, #0
 800a8ee:	bfb8      	it	lt
 800a8f0:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800a8f4:	3702      	adds	r7, #2
 800a8f6:	9305      	str	r3, [sp, #20]
 800a8f8:	4d2e      	ldr	r5, [pc, #184]	; (800a9b4 <_svfiprintf_r+0x1e0>)
 800a8fa:	7839      	ldrb	r1, [r7, #0]
 800a8fc:	2203      	movs	r2, #3
 800a8fe:	4628      	mov	r0, r5
 800a900:	f7f5 fca6 	bl	8000250 <memchr>
 800a904:	b138      	cbz	r0, 800a916 <_svfiprintf_r+0x142>
 800a906:	2340      	movs	r3, #64	; 0x40
 800a908:	1b40      	subs	r0, r0, r5
 800a90a:	fa03 f000 	lsl.w	r0, r3, r0
 800a90e:	9b04      	ldr	r3, [sp, #16]
 800a910:	4303      	orrs	r3, r0
 800a912:	3701      	adds	r7, #1
 800a914:	9304      	str	r3, [sp, #16]
 800a916:	7839      	ldrb	r1, [r7, #0]
 800a918:	4827      	ldr	r0, [pc, #156]	; (800a9b8 <_svfiprintf_r+0x1e4>)
 800a91a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a91e:	2206      	movs	r2, #6
 800a920:	1c7e      	adds	r6, r7, #1
 800a922:	f7f5 fc95 	bl	8000250 <memchr>
 800a926:	2800      	cmp	r0, #0
 800a928:	d038      	beq.n	800a99c <_svfiprintf_r+0x1c8>
 800a92a:	4b24      	ldr	r3, [pc, #144]	; (800a9bc <_svfiprintf_r+0x1e8>)
 800a92c:	bb13      	cbnz	r3, 800a974 <_svfiprintf_r+0x1a0>
 800a92e:	9b03      	ldr	r3, [sp, #12]
 800a930:	3307      	adds	r3, #7
 800a932:	f023 0307 	bic.w	r3, r3, #7
 800a936:	3308      	adds	r3, #8
 800a938:	9303      	str	r3, [sp, #12]
 800a93a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a93c:	444b      	add	r3, r9
 800a93e:	9309      	str	r3, [sp, #36]	; 0x24
 800a940:	e76d      	b.n	800a81e <_svfiprintf_r+0x4a>
 800a942:	fb05 3202 	mla	r2, r5, r2, r3
 800a946:	2001      	movs	r0, #1
 800a948:	460f      	mov	r7, r1
 800a94a:	e7a6      	b.n	800a89a <_svfiprintf_r+0xc6>
 800a94c:	2300      	movs	r3, #0
 800a94e:	3701      	adds	r7, #1
 800a950:	9305      	str	r3, [sp, #20]
 800a952:	4619      	mov	r1, r3
 800a954:	250a      	movs	r5, #10
 800a956:	4638      	mov	r0, r7
 800a958:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a95c:	3a30      	subs	r2, #48	; 0x30
 800a95e:	2a09      	cmp	r2, #9
 800a960:	d903      	bls.n	800a96a <_svfiprintf_r+0x196>
 800a962:	2b00      	cmp	r3, #0
 800a964:	d0c8      	beq.n	800a8f8 <_svfiprintf_r+0x124>
 800a966:	9105      	str	r1, [sp, #20]
 800a968:	e7c6      	b.n	800a8f8 <_svfiprintf_r+0x124>
 800a96a:	fb05 2101 	mla	r1, r5, r1, r2
 800a96e:	2301      	movs	r3, #1
 800a970:	4607      	mov	r7, r0
 800a972:	e7f0      	b.n	800a956 <_svfiprintf_r+0x182>
 800a974:	ab03      	add	r3, sp, #12
 800a976:	9300      	str	r3, [sp, #0]
 800a978:	4622      	mov	r2, r4
 800a97a:	4b11      	ldr	r3, [pc, #68]	; (800a9c0 <_svfiprintf_r+0x1ec>)
 800a97c:	a904      	add	r1, sp, #16
 800a97e:	4640      	mov	r0, r8
 800a980:	f3af 8000 	nop.w
 800a984:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800a988:	4681      	mov	r9, r0
 800a98a:	d1d6      	bne.n	800a93a <_svfiprintf_r+0x166>
 800a98c:	89a3      	ldrh	r3, [r4, #12]
 800a98e:	065b      	lsls	r3, r3, #25
 800a990:	f53f af35 	bmi.w	800a7fe <_svfiprintf_r+0x2a>
 800a994:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a996:	b01d      	add	sp, #116	; 0x74
 800a998:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a99c:	ab03      	add	r3, sp, #12
 800a99e:	9300      	str	r3, [sp, #0]
 800a9a0:	4622      	mov	r2, r4
 800a9a2:	4b07      	ldr	r3, [pc, #28]	; (800a9c0 <_svfiprintf_r+0x1ec>)
 800a9a4:	a904      	add	r1, sp, #16
 800a9a6:	4640      	mov	r0, r8
 800a9a8:	f000 f882 	bl	800aab0 <_printf_i>
 800a9ac:	e7ea      	b.n	800a984 <_svfiprintf_r+0x1b0>
 800a9ae:	bf00      	nop
 800a9b0:	0800b62a 	.word	0x0800b62a
 800a9b4:	0800b630 	.word	0x0800b630
 800a9b8:	0800b634 	.word	0x0800b634
 800a9bc:	00000000 	.word	0x00000000
 800a9c0:	0800a71f 	.word	0x0800a71f

0800a9c4 <_printf_common>:
 800a9c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a9c8:	4691      	mov	r9, r2
 800a9ca:	461f      	mov	r7, r3
 800a9cc:	688a      	ldr	r2, [r1, #8]
 800a9ce:	690b      	ldr	r3, [r1, #16]
 800a9d0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a9d4:	4293      	cmp	r3, r2
 800a9d6:	bfb8      	it	lt
 800a9d8:	4613      	movlt	r3, r2
 800a9da:	f8c9 3000 	str.w	r3, [r9]
 800a9de:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a9e2:	4606      	mov	r6, r0
 800a9e4:	460c      	mov	r4, r1
 800a9e6:	b112      	cbz	r2, 800a9ee <_printf_common+0x2a>
 800a9e8:	3301      	adds	r3, #1
 800a9ea:	f8c9 3000 	str.w	r3, [r9]
 800a9ee:	6823      	ldr	r3, [r4, #0]
 800a9f0:	0699      	lsls	r1, r3, #26
 800a9f2:	bf42      	ittt	mi
 800a9f4:	f8d9 3000 	ldrmi.w	r3, [r9]
 800a9f8:	3302      	addmi	r3, #2
 800a9fa:	f8c9 3000 	strmi.w	r3, [r9]
 800a9fe:	6825      	ldr	r5, [r4, #0]
 800aa00:	f015 0506 	ands.w	r5, r5, #6
 800aa04:	d107      	bne.n	800aa16 <_printf_common+0x52>
 800aa06:	f104 0a19 	add.w	sl, r4, #25
 800aa0a:	68e3      	ldr	r3, [r4, #12]
 800aa0c:	f8d9 2000 	ldr.w	r2, [r9]
 800aa10:	1a9b      	subs	r3, r3, r2
 800aa12:	42ab      	cmp	r3, r5
 800aa14:	dc28      	bgt.n	800aa68 <_printf_common+0xa4>
 800aa16:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800aa1a:	6822      	ldr	r2, [r4, #0]
 800aa1c:	3300      	adds	r3, #0
 800aa1e:	bf18      	it	ne
 800aa20:	2301      	movne	r3, #1
 800aa22:	0692      	lsls	r2, r2, #26
 800aa24:	d42d      	bmi.n	800aa82 <_printf_common+0xbe>
 800aa26:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800aa2a:	4639      	mov	r1, r7
 800aa2c:	4630      	mov	r0, r6
 800aa2e:	47c0      	blx	r8
 800aa30:	3001      	adds	r0, #1
 800aa32:	d020      	beq.n	800aa76 <_printf_common+0xb2>
 800aa34:	6823      	ldr	r3, [r4, #0]
 800aa36:	68e5      	ldr	r5, [r4, #12]
 800aa38:	f8d9 2000 	ldr.w	r2, [r9]
 800aa3c:	f003 0306 	and.w	r3, r3, #6
 800aa40:	2b04      	cmp	r3, #4
 800aa42:	bf08      	it	eq
 800aa44:	1aad      	subeq	r5, r5, r2
 800aa46:	68a3      	ldr	r3, [r4, #8]
 800aa48:	6922      	ldr	r2, [r4, #16]
 800aa4a:	bf0c      	ite	eq
 800aa4c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800aa50:	2500      	movne	r5, #0
 800aa52:	4293      	cmp	r3, r2
 800aa54:	bfc4      	itt	gt
 800aa56:	1a9b      	subgt	r3, r3, r2
 800aa58:	18ed      	addgt	r5, r5, r3
 800aa5a:	f04f 0900 	mov.w	r9, #0
 800aa5e:	341a      	adds	r4, #26
 800aa60:	454d      	cmp	r5, r9
 800aa62:	d11a      	bne.n	800aa9a <_printf_common+0xd6>
 800aa64:	2000      	movs	r0, #0
 800aa66:	e008      	b.n	800aa7a <_printf_common+0xb6>
 800aa68:	2301      	movs	r3, #1
 800aa6a:	4652      	mov	r2, sl
 800aa6c:	4639      	mov	r1, r7
 800aa6e:	4630      	mov	r0, r6
 800aa70:	47c0      	blx	r8
 800aa72:	3001      	adds	r0, #1
 800aa74:	d103      	bne.n	800aa7e <_printf_common+0xba>
 800aa76:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800aa7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa7e:	3501      	adds	r5, #1
 800aa80:	e7c3      	b.n	800aa0a <_printf_common+0x46>
 800aa82:	18e1      	adds	r1, r4, r3
 800aa84:	1c5a      	adds	r2, r3, #1
 800aa86:	2030      	movs	r0, #48	; 0x30
 800aa88:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800aa8c:	4422      	add	r2, r4
 800aa8e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800aa92:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800aa96:	3302      	adds	r3, #2
 800aa98:	e7c5      	b.n	800aa26 <_printf_common+0x62>
 800aa9a:	2301      	movs	r3, #1
 800aa9c:	4622      	mov	r2, r4
 800aa9e:	4639      	mov	r1, r7
 800aaa0:	4630      	mov	r0, r6
 800aaa2:	47c0      	blx	r8
 800aaa4:	3001      	adds	r0, #1
 800aaa6:	d0e6      	beq.n	800aa76 <_printf_common+0xb2>
 800aaa8:	f109 0901 	add.w	r9, r9, #1
 800aaac:	e7d8      	b.n	800aa60 <_printf_common+0x9c>
	...

0800aab0 <_printf_i>:
 800aab0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800aab4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800aab8:	460c      	mov	r4, r1
 800aaba:	7e09      	ldrb	r1, [r1, #24]
 800aabc:	b085      	sub	sp, #20
 800aabe:	296e      	cmp	r1, #110	; 0x6e
 800aac0:	4617      	mov	r7, r2
 800aac2:	4606      	mov	r6, r0
 800aac4:	4698      	mov	r8, r3
 800aac6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800aac8:	f000 80b3 	beq.w	800ac32 <_printf_i+0x182>
 800aacc:	d822      	bhi.n	800ab14 <_printf_i+0x64>
 800aace:	2963      	cmp	r1, #99	; 0x63
 800aad0:	d036      	beq.n	800ab40 <_printf_i+0x90>
 800aad2:	d80a      	bhi.n	800aaea <_printf_i+0x3a>
 800aad4:	2900      	cmp	r1, #0
 800aad6:	f000 80b9 	beq.w	800ac4c <_printf_i+0x19c>
 800aada:	2958      	cmp	r1, #88	; 0x58
 800aadc:	f000 8083 	beq.w	800abe6 <_printf_i+0x136>
 800aae0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800aae4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800aae8:	e032      	b.n	800ab50 <_printf_i+0xa0>
 800aaea:	2964      	cmp	r1, #100	; 0x64
 800aaec:	d001      	beq.n	800aaf2 <_printf_i+0x42>
 800aaee:	2969      	cmp	r1, #105	; 0x69
 800aaf0:	d1f6      	bne.n	800aae0 <_printf_i+0x30>
 800aaf2:	6820      	ldr	r0, [r4, #0]
 800aaf4:	6813      	ldr	r3, [r2, #0]
 800aaf6:	0605      	lsls	r5, r0, #24
 800aaf8:	f103 0104 	add.w	r1, r3, #4
 800aafc:	d52a      	bpl.n	800ab54 <_printf_i+0xa4>
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	6011      	str	r1, [r2, #0]
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	da03      	bge.n	800ab0e <_printf_i+0x5e>
 800ab06:	222d      	movs	r2, #45	; 0x2d
 800ab08:	425b      	negs	r3, r3
 800ab0a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800ab0e:	486f      	ldr	r0, [pc, #444]	; (800accc <_printf_i+0x21c>)
 800ab10:	220a      	movs	r2, #10
 800ab12:	e039      	b.n	800ab88 <_printf_i+0xd8>
 800ab14:	2973      	cmp	r1, #115	; 0x73
 800ab16:	f000 809d 	beq.w	800ac54 <_printf_i+0x1a4>
 800ab1a:	d808      	bhi.n	800ab2e <_printf_i+0x7e>
 800ab1c:	296f      	cmp	r1, #111	; 0x6f
 800ab1e:	d020      	beq.n	800ab62 <_printf_i+0xb2>
 800ab20:	2970      	cmp	r1, #112	; 0x70
 800ab22:	d1dd      	bne.n	800aae0 <_printf_i+0x30>
 800ab24:	6823      	ldr	r3, [r4, #0]
 800ab26:	f043 0320 	orr.w	r3, r3, #32
 800ab2a:	6023      	str	r3, [r4, #0]
 800ab2c:	e003      	b.n	800ab36 <_printf_i+0x86>
 800ab2e:	2975      	cmp	r1, #117	; 0x75
 800ab30:	d017      	beq.n	800ab62 <_printf_i+0xb2>
 800ab32:	2978      	cmp	r1, #120	; 0x78
 800ab34:	d1d4      	bne.n	800aae0 <_printf_i+0x30>
 800ab36:	2378      	movs	r3, #120	; 0x78
 800ab38:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800ab3c:	4864      	ldr	r0, [pc, #400]	; (800acd0 <_printf_i+0x220>)
 800ab3e:	e055      	b.n	800abec <_printf_i+0x13c>
 800ab40:	6813      	ldr	r3, [r2, #0]
 800ab42:	1d19      	adds	r1, r3, #4
 800ab44:	681b      	ldr	r3, [r3, #0]
 800ab46:	6011      	str	r1, [r2, #0]
 800ab48:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ab4c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ab50:	2301      	movs	r3, #1
 800ab52:	e08c      	b.n	800ac6e <_printf_i+0x1be>
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	6011      	str	r1, [r2, #0]
 800ab58:	f010 0f40 	tst.w	r0, #64	; 0x40
 800ab5c:	bf18      	it	ne
 800ab5e:	b21b      	sxthne	r3, r3
 800ab60:	e7cf      	b.n	800ab02 <_printf_i+0x52>
 800ab62:	6813      	ldr	r3, [r2, #0]
 800ab64:	6825      	ldr	r5, [r4, #0]
 800ab66:	1d18      	adds	r0, r3, #4
 800ab68:	6010      	str	r0, [r2, #0]
 800ab6a:	0628      	lsls	r0, r5, #24
 800ab6c:	d501      	bpl.n	800ab72 <_printf_i+0xc2>
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	e002      	b.n	800ab78 <_printf_i+0xc8>
 800ab72:	0668      	lsls	r0, r5, #25
 800ab74:	d5fb      	bpl.n	800ab6e <_printf_i+0xbe>
 800ab76:	881b      	ldrh	r3, [r3, #0]
 800ab78:	4854      	ldr	r0, [pc, #336]	; (800accc <_printf_i+0x21c>)
 800ab7a:	296f      	cmp	r1, #111	; 0x6f
 800ab7c:	bf14      	ite	ne
 800ab7e:	220a      	movne	r2, #10
 800ab80:	2208      	moveq	r2, #8
 800ab82:	2100      	movs	r1, #0
 800ab84:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ab88:	6865      	ldr	r5, [r4, #4]
 800ab8a:	60a5      	str	r5, [r4, #8]
 800ab8c:	2d00      	cmp	r5, #0
 800ab8e:	f2c0 8095 	blt.w	800acbc <_printf_i+0x20c>
 800ab92:	6821      	ldr	r1, [r4, #0]
 800ab94:	f021 0104 	bic.w	r1, r1, #4
 800ab98:	6021      	str	r1, [r4, #0]
 800ab9a:	2b00      	cmp	r3, #0
 800ab9c:	d13d      	bne.n	800ac1a <_printf_i+0x16a>
 800ab9e:	2d00      	cmp	r5, #0
 800aba0:	f040 808e 	bne.w	800acc0 <_printf_i+0x210>
 800aba4:	4665      	mov	r5, ip
 800aba6:	2a08      	cmp	r2, #8
 800aba8:	d10b      	bne.n	800abc2 <_printf_i+0x112>
 800abaa:	6823      	ldr	r3, [r4, #0]
 800abac:	07db      	lsls	r3, r3, #31
 800abae:	d508      	bpl.n	800abc2 <_printf_i+0x112>
 800abb0:	6923      	ldr	r3, [r4, #16]
 800abb2:	6862      	ldr	r2, [r4, #4]
 800abb4:	429a      	cmp	r2, r3
 800abb6:	bfde      	ittt	le
 800abb8:	2330      	movle	r3, #48	; 0x30
 800abba:	f805 3c01 	strble.w	r3, [r5, #-1]
 800abbe:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800abc2:	ebac 0305 	sub.w	r3, ip, r5
 800abc6:	6123      	str	r3, [r4, #16]
 800abc8:	f8cd 8000 	str.w	r8, [sp]
 800abcc:	463b      	mov	r3, r7
 800abce:	aa03      	add	r2, sp, #12
 800abd0:	4621      	mov	r1, r4
 800abd2:	4630      	mov	r0, r6
 800abd4:	f7ff fef6 	bl	800a9c4 <_printf_common>
 800abd8:	3001      	adds	r0, #1
 800abda:	d14d      	bne.n	800ac78 <_printf_i+0x1c8>
 800abdc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800abe0:	b005      	add	sp, #20
 800abe2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800abe6:	4839      	ldr	r0, [pc, #228]	; (800accc <_printf_i+0x21c>)
 800abe8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800abec:	6813      	ldr	r3, [r2, #0]
 800abee:	6821      	ldr	r1, [r4, #0]
 800abf0:	1d1d      	adds	r5, r3, #4
 800abf2:	681b      	ldr	r3, [r3, #0]
 800abf4:	6015      	str	r5, [r2, #0]
 800abf6:	060a      	lsls	r2, r1, #24
 800abf8:	d50b      	bpl.n	800ac12 <_printf_i+0x162>
 800abfa:	07ca      	lsls	r2, r1, #31
 800abfc:	bf44      	itt	mi
 800abfe:	f041 0120 	orrmi.w	r1, r1, #32
 800ac02:	6021      	strmi	r1, [r4, #0]
 800ac04:	b91b      	cbnz	r3, 800ac0e <_printf_i+0x15e>
 800ac06:	6822      	ldr	r2, [r4, #0]
 800ac08:	f022 0220 	bic.w	r2, r2, #32
 800ac0c:	6022      	str	r2, [r4, #0]
 800ac0e:	2210      	movs	r2, #16
 800ac10:	e7b7      	b.n	800ab82 <_printf_i+0xd2>
 800ac12:	064d      	lsls	r5, r1, #25
 800ac14:	bf48      	it	mi
 800ac16:	b29b      	uxthmi	r3, r3
 800ac18:	e7ef      	b.n	800abfa <_printf_i+0x14a>
 800ac1a:	4665      	mov	r5, ip
 800ac1c:	fbb3 f1f2 	udiv	r1, r3, r2
 800ac20:	fb02 3311 	mls	r3, r2, r1, r3
 800ac24:	5cc3      	ldrb	r3, [r0, r3]
 800ac26:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800ac2a:	460b      	mov	r3, r1
 800ac2c:	2900      	cmp	r1, #0
 800ac2e:	d1f5      	bne.n	800ac1c <_printf_i+0x16c>
 800ac30:	e7b9      	b.n	800aba6 <_printf_i+0xf6>
 800ac32:	6813      	ldr	r3, [r2, #0]
 800ac34:	6825      	ldr	r5, [r4, #0]
 800ac36:	6961      	ldr	r1, [r4, #20]
 800ac38:	1d18      	adds	r0, r3, #4
 800ac3a:	6010      	str	r0, [r2, #0]
 800ac3c:	0628      	lsls	r0, r5, #24
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	d501      	bpl.n	800ac46 <_printf_i+0x196>
 800ac42:	6019      	str	r1, [r3, #0]
 800ac44:	e002      	b.n	800ac4c <_printf_i+0x19c>
 800ac46:	066a      	lsls	r2, r5, #25
 800ac48:	d5fb      	bpl.n	800ac42 <_printf_i+0x192>
 800ac4a:	8019      	strh	r1, [r3, #0]
 800ac4c:	2300      	movs	r3, #0
 800ac4e:	6123      	str	r3, [r4, #16]
 800ac50:	4665      	mov	r5, ip
 800ac52:	e7b9      	b.n	800abc8 <_printf_i+0x118>
 800ac54:	6813      	ldr	r3, [r2, #0]
 800ac56:	1d19      	adds	r1, r3, #4
 800ac58:	6011      	str	r1, [r2, #0]
 800ac5a:	681d      	ldr	r5, [r3, #0]
 800ac5c:	6862      	ldr	r2, [r4, #4]
 800ac5e:	2100      	movs	r1, #0
 800ac60:	4628      	mov	r0, r5
 800ac62:	f7f5 faf5 	bl	8000250 <memchr>
 800ac66:	b108      	cbz	r0, 800ac6c <_printf_i+0x1bc>
 800ac68:	1b40      	subs	r0, r0, r5
 800ac6a:	6060      	str	r0, [r4, #4]
 800ac6c:	6863      	ldr	r3, [r4, #4]
 800ac6e:	6123      	str	r3, [r4, #16]
 800ac70:	2300      	movs	r3, #0
 800ac72:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ac76:	e7a7      	b.n	800abc8 <_printf_i+0x118>
 800ac78:	6923      	ldr	r3, [r4, #16]
 800ac7a:	462a      	mov	r2, r5
 800ac7c:	4639      	mov	r1, r7
 800ac7e:	4630      	mov	r0, r6
 800ac80:	47c0      	blx	r8
 800ac82:	3001      	adds	r0, #1
 800ac84:	d0aa      	beq.n	800abdc <_printf_i+0x12c>
 800ac86:	6823      	ldr	r3, [r4, #0]
 800ac88:	079b      	lsls	r3, r3, #30
 800ac8a:	d413      	bmi.n	800acb4 <_printf_i+0x204>
 800ac8c:	68e0      	ldr	r0, [r4, #12]
 800ac8e:	9b03      	ldr	r3, [sp, #12]
 800ac90:	4298      	cmp	r0, r3
 800ac92:	bfb8      	it	lt
 800ac94:	4618      	movlt	r0, r3
 800ac96:	e7a3      	b.n	800abe0 <_printf_i+0x130>
 800ac98:	2301      	movs	r3, #1
 800ac9a:	464a      	mov	r2, r9
 800ac9c:	4639      	mov	r1, r7
 800ac9e:	4630      	mov	r0, r6
 800aca0:	47c0      	blx	r8
 800aca2:	3001      	adds	r0, #1
 800aca4:	d09a      	beq.n	800abdc <_printf_i+0x12c>
 800aca6:	3501      	adds	r5, #1
 800aca8:	68e3      	ldr	r3, [r4, #12]
 800acaa:	9a03      	ldr	r2, [sp, #12]
 800acac:	1a9b      	subs	r3, r3, r2
 800acae:	42ab      	cmp	r3, r5
 800acb0:	dcf2      	bgt.n	800ac98 <_printf_i+0x1e8>
 800acb2:	e7eb      	b.n	800ac8c <_printf_i+0x1dc>
 800acb4:	2500      	movs	r5, #0
 800acb6:	f104 0919 	add.w	r9, r4, #25
 800acba:	e7f5      	b.n	800aca8 <_printf_i+0x1f8>
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d1ac      	bne.n	800ac1a <_printf_i+0x16a>
 800acc0:	7803      	ldrb	r3, [r0, #0]
 800acc2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800acc6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800acca:	e76c      	b.n	800aba6 <_printf_i+0xf6>
 800accc:	0800b63b 	.word	0x0800b63b
 800acd0:	0800b64c 	.word	0x0800b64c

0800acd4 <__ascii_wctomb>:
 800acd4:	b149      	cbz	r1, 800acea <__ascii_wctomb+0x16>
 800acd6:	2aff      	cmp	r2, #255	; 0xff
 800acd8:	bf85      	ittet	hi
 800acda:	238a      	movhi	r3, #138	; 0x8a
 800acdc:	6003      	strhi	r3, [r0, #0]
 800acde:	700a      	strbls	r2, [r1, #0]
 800ace0:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800ace4:	bf98      	it	ls
 800ace6:	2001      	movls	r0, #1
 800ace8:	4770      	bx	lr
 800acea:	4608      	mov	r0, r1
 800acec:	4770      	bx	lr

0800acee <memmove>:
 800acee:	4288      	cmp	r0, r1
 800acf0:	b510      	push	{r4, lr}
 800acf2:	eb01 0302 	add.w	r3, r1, r2
 800acf6:	d807      	bhi.n	800ad08 <memmove+0x1a>
 800acf8:	1e42      	subs	r2, r0, #1
 800acfa:	4299      	cmp	r1, r3
 800acfc:	d00a      	beq.n	800ad14 <memmove+0x26>
 800acfe:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ad02:	f802 4f01 	strb.w	r4, [r2, #1]!
 800ad06:	e7f8      	b.n	800acfa <memmove+0xc>
 800ad08:	4283      	cmp	r3, r0
 800ad0a:	d9f5      	bls.n	800acf8 <memmove+0xa>
 800ad0c:	1881      	adds	r1, r0, r2
 800ad0e:	1ad2      	subs	r2, r2, r3
 800ad10:	42d3      	cmn	r3, r2
 800ad12:	d100      	bne.n	800ad16 <memmove+0x28>
 800ad14:	bd10      	pop	{r4, pc}
 800ad16:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ad1a:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800ad1e:	e7f7      	b.n	800ad10 <memmove+0x22>

0800ad20 <_free_r>:
 800ad20:	b538      	push	{r3, r4, r5, lr}
 800ad22:	4605      	mov	r5, r0
 800ad24:	2900      	cmp	r1, #0
 800ad26:	d045      	beq.n	800adb4 <_free_r+0x94>
 800ad28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ad2c:	1f0c      	subs	r4, r1, #4
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	bfb8      	it	lt
 800ad32:	18e4      	addlt	r4, r4, r3
 800ad34:	f000 f8d2 	bl	800aedc <__malloc_lock>
 800ad38:	4a1f      	ldr	r2, [pc, #124]	; (800adb8 <_free_r+0x98>)
 800ad3a:	6813      	ldr	r3, [r2, #0]
 800ad3c:	4610      	mov	r0, r2
 800ad3e:	b933      	cbnz	r3, 800ad4e <_free_r+0x2e>
 800ad40:	6063      	str	r3, [r4, #4]
 800ad42:	6014      	str	r4, [r2, #0]
 800ad44:	4628      	mov	r0, r5
 800ad46:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ad4a:	f000 b8c8 	b.w	800aede <__malloc_unlock>
 800ad4e:	42a3      	cmp	r3, r4
 800ad50:	d90c      	bls.n	800ad6c <_free_r+0x4c>
 800ad52:	6821      	ldr	r1, [r4, #0]
 800ad54:	1862      	adds	r2, r4, r1
 800ad56:	4293      	cmp	r3, r2
 800ad58:	bf04      	itt	eq
 800ad5a:	681a      	ldreq	r2, [r3, #0]
 800ad5c:	685b      	ldreq	r3, [r3, #4]
 800ad5e:	6063      	str	r3, [r4, #4]
 800ad60:	bf04      	itt	eq
 800ad62:	1852      	addeq	r2, r2, r1
 800ad64:	6022      	streq	r2, [r4, #0]
 800ad66:	6004      	str	r4, [r0, #0]
 800ad68:	e7ec      	b.n	800ad44 <_free_r+0x24>
 800ad6a:	4613      	mov	r3, r2
 800ad6c:	685a      	ldr	r2, [r3, #4]
 800ad6e:	b10a      	cbz	r2, 800ad74 <_free_r+0x54>
 800ad70:	42a2      	cmp	r2, r4
 800ad72:	d9fa      	bls.n	800ad6a <_free_r+0x4a>
 800ad74:	6819      	ldr	r1, [r3, #0]
 800ad76:	1858      	adds	r0, r3, r1
 800ad78:	42a0      	cmp	r0, r4
 800ad7a:	d10b      	bne.n	800ad94 <_free_r+0x74>
 800ad7c:	6820      	ldr	r0, [r4, #0]
 800ad7e:	4401      	add	r1, r0
 800ad80:	1858      	adds	r0, r3, r1
 800ad82:	4282      	cmp	r2, r0
 800ad84:	6019      	str	r1, [r3, #0]
 800ad86:	d1dd      	bne.n	800ad44 <_free_r+0x24>
 800ad88:	6810      	ldr	r0, [r2, #0]
 800ad8a:	6852      	ldr	r2, [r2, #4]
 800ad8c:	605a      	str	r2, [r3, #4]
 800ad8e:	4401      	add	r1, r0
 800ad90:	6019      	str	r1, [r3, #0]
 800ad92:	e7d7      	b.n	800ad44 <_free_r+0x24>
 800ad94:	d902      	bls.n	800ad9c <_free_r+0x7c>
 800ad96:	230c      	movs	r3, #12
 800ad98:	602b      	str	r3, [r5, #0]
 800ad9a:	e7d3      	b.n	800ad44 <_free_r+0x24>
 800ad9c:	6820      	ldr	r0, [r4, #0]
 800ad9e:	1821      	adds	r1, r4, r0
 800ada0:	428a      	cmp	r2, r1
 800ada2:	bf04      	itt	eq
 800ada4:	6811      	ldreq	r1, [r2, #0]
 800ada6:	6852      	ldreq	r2, [r2, #4]
 800ada8:	6062      	str	r2, [r4, #4]
 800adaa:	bf04      	itt	eq
 800adac:	1809      	addeq	r1, r1, r0
 800adae:	6021      	streq	r1, [r4, #0]
 800adb0:	605c      	str	r4, [r3, #4]
 800adb2:	e7c7      	b.n	800ad44 <_free_r+0x24>
 800adb4:	bd38      	pop	{r3, r4, r5, pc}
 800adb6:	bf00      	nop
 800adb8:	200002a8 	.word	0x200002a8

0800adbc <_malloc_r>:
 800adbc:	b570      	push	{r4, r5, r6, lr}
 800adbe:	1ccd      	adds	r5, r1, #3
 800adc0:	f025 0503 	bic.w	r5, r5, #3
 800adc4:	3508      	adds	r5, #8
 800adc6:	2d0c      	cmp	r5, #12
 800adc8:	bf38      	it	cc
 800adca:	250c      	movcc	r5, #12
 800adcc:	2d00      	cmp	r5, #0
 800adce:	4606      	mov	r6, r0
 800add0:	db01      	blt.n	800add6 <_malloc_r+0x1a>
 800add2:	42a9      	cmp	r1, r5
 800add4:	d903      	bls.n	800adde <_malloc_r+0x22>
 800add6:	230c      	movs	r3, #12
 800add8:	6033      	str	r3, [r6, #0]
 800adda:	2000      	movs	r0, #0
 800addc:	bd70      	pop	{r4, r5, r6, pc}
 800adde:	f000 f87d 	bl	800aedc <__malloc_lock>
 800ade2:	4a21      	ldr	r2, [pc, #132]	; (800ae68 <_malloc_r+0xac>)
 800ade4:	6814      	ldr	r4, [r2, #0]
 800ade6:	4621      	mov	r1, r4
 800ade8:	b991      	cbnz	r1, 800ae10 <_malloc_r+0x54>
 800adea:	4c20      	ldr	r4, [pc, #128]	; (800ae6c <_malloc_r+0xb0>)
 800adec:	6823      	ldr	r3, [r4, #0]
 800adee:	b91b      	cbnz	r3, 800adf8 <_malloc_r+0x3c>
 800adf0:	4630      	mov	r0, r6
 800adf2:	f000 f863 	bl	800aebc <_sbrk_r>
 800adf6:	6020      	str	r0, [r4, #0]
 800adf8:	4629      	mov	r1, r5
 800adfa:	4630      	mov	r0, r6
 800adfc:	f000 f85e 	bl	800aebc <_sbrk_r>
 800ae00:	1c43      	adds	r3, r0, #1
 800ae02:	d124      	bne.n	800ae4e <_malloc_r+0x92>
 800ae04:	230c      	movs	r3, #12
 800ae06:	6033      	str	r3, [r6, #0]
 800ae08:	4630      	mov	r0, r6
 800ae0a:	f000 f868 	bl	800aede <__malloc_unlock>
 800ae0e:	e7e4      	b.n	800adda <_malloc_r+0x1e>
 800ae10:	680b      	ldr	r3, [r1, #0]
 800ae12:	1b5b      	subs	r3, r3, r5
 800ae14:	d418      	bmi.n	800ae48 <_malloc_r+0x8c>
 800ae16:	2b0b      	cmp	r3, #11
 800ae18:	d90f      	bls.n	800ae3a <_malloc_r+0x7e>
 800ae1a:	600b      	str	r3, [r1, #0]
 800ae1c:	50cd      	str	r5, [r1, r3]
 800ae1e:	18cc      	adds	r4, r1, r3
 800ae20:	4630      	mov	r0, r6
 800ae22:	f000 f85c 	bl	800aede <__malloc_unlock>
 800ae26:	f104 000b 	add.w	r0, r4, #11
 800ae2a:	1d23      	adds	r3, r4, #4
 800ae2c:	f020 0007 	bic.w	r0, r0, #7
 800ae30:	1ac3      	subs	r3, r0, r3
 800ae32:	d0d3      	beq.n	800addc <_malloc_r+0x20>
 800ae34:	425a      	negs	r2, r3
 800ae36:	50e2      	str	r2, [r4, r3]
 800ae38:	e7d0      	b.n	800addc <_malloc_r+0x20>
 800ae3a:	428c      	cmp	r4, r1
 800ae3c:	684b      	ldr	r3, [r1, #4]
 800ae3e:	bf16      	itet	ne
 800ae40:	6063      	strne	r3, [r4, #4]
 800ae42:	6013      	streq	r3, [r2, #0]
 800ae44:	460c      	movne	r4, r1
 800ae46:	e7eb      	b.n	800ae20 <_malloc_r+0x64>
 800ae48:	460c      	mov	r4, r1
 800ae4a:	6849      	ldr	r1, [r1, #4]
 800ae4c:	e7cc      	b.n	800ade8 <_malloc_r+0x2c>
 800ae4e:	1cc4      	adds	r4, r0, #3
 800ae50:	f024 0403 	bic.w	r4, r4, #3
 800ae54:	42a0      	cmp	r0, r4
 800ae56:	d005      	beq.n	800ae64 <_malloc_r+0xa8>
 800ae58:	1a21      	subs	r1, r4, r0
 800ae5a:	4630      	mov	r0, r6
 800ae5c:	f000 f82e 	bl	800aebc <_sbrk_r>
 800ae60:	3001      	adds	r0, #1
 800ae62:	d0cf      	beq.n	800ae04 <_malloc_r+0x48>
 800ae64:	6025      	str	r5, [r4, #0]
 800ae66:	e7db      	b.n	800ae20 <_malloc_r+0x64>
 800ae68:	200002a8 	.word	0x200002a8
 800ae6c:	200002ac 	.word	0x200002ac

0800ae70 <_realloc_r>:
 800ae70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae72:	4607      	mov	r7, r0
 800ae74:	4614      	mov	r4, r2
 800ae76:	460e      	mov	r6, r1
 800ae78:	b921      	cbnz	r1, 800ae84 <_realloc_r+0x14>
 800ae7a:	4611      	mov	r1, r2
 800ae7c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800ae80:	f7ff bf9c 	b.w	800adbc <_malloc_r>
 800ae84:	b922      	cbnz	r2, 800ae90 <_realloc_r+0x20>
 800ae86:	f7ff ff4b 	bl	800ad20 <_free_r>
 800ae8a:	4625      	mov	r5, r4
 800ae8c:	4628      	mov	r0, r5
 800ae8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ae90:	f000 f826 	bl	800aee0 <_malloc_usable_size_r>
 800ae94:	42a0      	cmp	r0, r4
 800ae96:	d20f      	bcs.n	800aeb8 <_realloc_r+0x48>
 800ae98:	4621      	mov	r1, r4
 800ae9a:	4638      	mov	r0, r7
 800ae9c:	f7ff ff8e 	bl	800adbc <_malloc_r>
 800aea0:	4605      	mov	r5, r0
 800aea2:	2800      	cmp	r0, #0
 800aea4:	d0f2      	beq.n	800ae8c <_realloc_r+0x1c>
 800aea6:	4631      	mov	r1, r6
 800aea8:	4622      	mov	r2, r4
 800aeaa:	f7ff fb34 	bl	800a516 <memcpy>
 800aeae:	4631      	mov	r1, r6
 800aeb0:	4638      	mov	r0, r7
 800aeb2:	f7ff ff35 	bl	800ad20 <_free_r>
 800aeb6:	e7e9      	b.n	800ae8c <_realloc_r+0x1c>
 800aeb8:	4635      	mov	r5, r6
 800aeba:	e7e7      	b.n	800ae8c <_realloc_r+0x1c>

0800aebc <_sbrk_r>:
 800aebc:	b538      	push	{r3, r4, r5, lr}
 800aebe:	4c06      	ldr	r4, [pc, #24]	; (800aed8 <_sbrk_r+0x1c>)
 800aec0:	2300      	movs	r3, #0
 800aec2:	4605      	mov	r5, r0
 800aec4:	4608      	mov	r0, r1
 800aec6:	6023      	str	r3, [r4, #0]
 800aec8:	f7f7 f9ca 	bl	8002260 <_sbrk>
 800aecc:	1c43      	adds	r3, r0, #1
 800aece:	d102      	bne.n	800aed6 <_sbrk_r+0x1a>
 800aed0:	6823      	ldr	r3, [r4, #0]
 800aed2:	b103      	cbz	r3, 800aed6 <_sbrk_r+0x1a>
 800aed4:	602b      	str	r3, [r5, #0]
 800aed6:	bd38      	pop	{r3, r4, r5, pc}
 800aed8:	200009f8 	.word	0x200009f8

0800aedc <__malloc_lock>:
 800aedc:	4770      	bx	lr

0800aede <__malloc_unlock>:
 800aede:	4770      	bx	lr

0800aee0 <_malloc_usable_size_r>:
 800aee0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aee4:	1f18      	subs	r0, r3, #4
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	bfbc      	itt	lt
 800aeea:	580b      	ldrlt	r3, [r1, r0]
 800aeec:	18c0      	addlt	r0, r0, r3
 800aeee:	4770      	bx	lr

0800aef0 <_init>:
 800aef0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aef2:	bf00      	nop
 800aef4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aef6:	bc08      	pop	{r3}
 800aef8:	469e      	mov	lr, r3
 800aefa:	4770      	bx	lr

0800aefc <_fini>:
 800aefc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aefe:	bf00      	nop
 800af00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800af02:	bc08      	pop	{r3}
 800af04:	469e      	mov	lr, r3
 800af06:	4770      	bx	lr
