# do SerialtoSpi_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/15/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/15/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Kenneth/Desktop/Mechatronics/Serial\ To\ SPI {C:/Users/Kenneth/Desktop/Mechatronics/Serial To SPI/SerialtoSpi.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:47:17 on Feb 24,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Kenneth/Desktop/Mechatronics/Serial To SPI" C:/Users/Kenneth/Desktop/Mechatronics/Serial To SPI/SerialtoSpi.v 
# -- Compiling module SerialtoSpi
# 
# Top level modules:
# 	SerialtoSpi
# End time: 22:47:17 on Feb 24,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.SerialtoSpi
# vsim work.SerialtoSpi 
# Start time: 22:47:19 on Feb 24,2016
# Loading work.SerialtoSpi
add wave -position insertpoint  \
sim:/SerialtoSpi/clk
add wave -position insertpoint  \
sim:/SerialtoSpi/OUT
force -freeze sim:/SerialtoSpi/clk 1 0, 0 {50 ps} -r 100
run -all
# Break key hit
# Simulation stop requested.
force -freeze sim:/SerialtoSpi/clk 1 0, 0 {500 ps} -r 1000
restart -f
run -all
run -next
# Nothing left to do.
# 
quit -sim
# End time: 22:49:12 on Feb 24,2016, Elapsed time: 0:01:53
# Errors: 0, Warnings: 0
vsim work.SerialtoSpi
# vsim work.SerialtoSpi 
# Start time: 22:49:13 on Feb 24,2016
# Loading work.SerialtoSpi
add wave -position insertpoint  \
sim:/SerialtoSpi/clk
add wave -position insertpoint  \
sim:/SerialtoSpi/OUT
run
force -freeze sim:/SerialtoSpi/clk 1 0, 0 {50 ps} -r 100
run
# End time: 22:50:15 on Feb 24,2016, Elapsed time: 0:01:02
# Errors: 0, Warnings: 0
