{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1524238870325 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524238870332 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 20 18:41:10 2018 " "Processing started: Fri Apr 20 18:41:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524238870332 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238870332 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238870332 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1524238871039 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1524238871039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_flash.sv 1 1 " "Found 1 design units, including 1 entities, in source file led_flash.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_flash " "Found entity 1: led_flash" {  } { { "led_flash.sv" "" { Text "G:/NIR2/led_flash.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238890821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238890821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file led_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_wrapper " "Found entity 1: led_wrapper" {  } { { "led_wrapper.sv" "" { Text "G:/NIR2/led_wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238890824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238890824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freeze_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file freeze_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 freeze_region " "Found entity 1: freeze_region" {  } { { "freeze_region.sv" "" { Text "G:/NIR2/freeze_region.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238890826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238890826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconf.v 1 1 " "Found 1 design units, including 1 entities, in source file reconf.v" { { "Info" "ISGN_ENTITY_NAME" "1 reconf " "Found entity 1: reconf" {  } { { "reconf.v" "" { Text "G:/NIR2/reconf.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238890829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238890829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconf/alt_pr.v 1 1 " "Found 1 design units, including 1 entities, in source file reconf/alt_pr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_pr " "Found entity 1: alt_pr" {  } { { "reconf/alt_pr.v" "" { Text "G:/NIR2/reconf/alt_pr.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238890832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238890832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconf/rtl/alt_pr_bitstream_host.v 1 1 " "Found 1 design units, including 1 entities, in source file reconf/rtl/alt_pr_bitstream_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_pr_bitstream_host " "Found entity 1: alt_pr_bitstream_host" {  } { { "reconf/rtl/alt_pr_bitstream_host.v" "" { Text "G:/NIR2/reconf/rtl/alt_pr_bitstream_host.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238890835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238890835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconf/rtl/alt_pr_bitstream_controller_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file reconf/rtl/alt_pr_bitstream_controller_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_pr_bitstream_controller_v1 " "Found entity 1: alt_pr_bitstream_controller_v1" {  } { { "reconf/rtl/alt_pr_bitstream_controller_v1.v" "" { Text "G:/NIR2/reconf/rtl/alt_pr_bitstream_controller_v1.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238890839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238890839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconf/rtl/alt_pr_bitstream_controller_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file reconf/rtl/alt_pr_bitstream_controller_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_pr_bitstream_controller_v2 " "Found entity 1: alt_pr_bitstream_controller_v2" {  } { { "reconf/rtl/alt_pr_bitstream_controller_v2.v" "" { Text "G:/NIR2/reconf/rtl/alt_pr_bitstream_controller_v2.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238890845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238890845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconf/rtl/alt_pr_cb_host.v 1 1 " "Found 1 design units, including 1 entities, in source file reconf/rtl/alt_pr_cb_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_pr_cb_host " "Found entity 1: alt_pr_cb_host" {  } { { "reconf/rtl/alt_pr_cb_host.v" "" { Text "G:/NIR2/reconf/rtl/alt_pr_cb_host.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238890847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238890847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconf/rtl/alt_pr_cb_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file reconf/rtl/alt_pr_cb_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_pr_cb_interface " "Found entity 1: alt_pr_cb_interface" {  } { { "reconf/rtl/alt_pr_cb_interface.v" "" { Text "G:/NIR2/reconf/rtl/alt_pr_cb_interface.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238890850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238890850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconf/rtl/alt_pr_cb_controller_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file reconf/rtl/alt_pr_cb_controller_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_pr_cb_controller_v1 " "Found entity 1: alt_pr_cb_controller_v1" {  } { { "reconf/rtl/alt_pr_cb_controller_v1.v" "" { Text "G:/NIR2/reconf/rtl/alt_pr_cb_controller_v1.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238890853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238890853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconf/rtl/alt_pr_cb_controller_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file reconf/rtl/alt_pr_cb_controller_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_pr_cb_controller_v2 " "Found entity 1: alt_pr_cb_controller_v2" {  } { { "reconf/rtl/alt_pr_cb_controller_v2.v" "" { Text "G:/NIR2/reconf/rtl/alt_pr_cb_controller_v2.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238890858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238890858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconf/rtl/alt_pr_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconf/rtl/alt_pr_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_pr_mux " "Found entity 1: alt_pr_mux" {  } { { "reconf/rtl/alt_pr_mux.sv" "" { Text "G:/NIR2/reconf/rtl/alt_pr_mux.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238890860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238890860 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IR_INIT_PR ir_init_pr alt_pr_jtag_interface.v(44) " "Verilog HDL Declaration information at alt_pr_jtag_interface.v(44): object \"IR_INIT_PR\" differs only in case from object \"ir_init_pr\" in the same scope" {  } { { "reconf/rtl/alt_pr_jtag_interface.v" "" { Text "G:/NIR2/reconf/rtl/alt_pr_jtag_interface.v" 44 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524238890862 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IR_DOUBLE_PR ir_double_pr alt_pr_jtag_interface.v(45) " "Verilog HDL Declaration information at alt_pr_jtag_interface.v(45): object \"IR_DOUBLE_PR\" differs only in case from object \"ir_double_pr\" in the same scope" {  } { { "reconf/rtl/alt_pr_jtag_interface.v" "" { Text "G:/NIR2/reconf/rtl/alt_pr_jtag_interface.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524238890863 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IR_START_PR ir_start_pr alt_pr_jtag_interface.v(46) " "Verilog HDL Declaration information at alt_pr_jtag_interface.v(46): object \"IR_START_PR\" differs only in case from object \"ir_start_pr\" in the same scope" {  } { { "reconf/rtl/alt_pr_jtag_interface.v" "" { Text "G:/NIR2/reconf/rtl/alt_pr_jtag_interface.v" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524238890863 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IR_RESET_PR ir_reset_pr alt_pr_jtag_interface.v(47) " "Verilog HDL Declaration information at alt_pr_jtag_interface.v(47): object \"IR_RESET_PR\" differs only in case from object \"ir_reset_pr\" in the same scope" {  } { { "reconf/rtl/alt_pr_jtag_interface.v" "" { Text "G:/NIR2/reconf/rtl/alt_pr_jtag_interface.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524238890863 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IR_SEND_PR_DATA ir_send_pr_data alt_pr_jtag_interface.v(48) " "Verilog HDL Declaration information at alt_pr_jtag_interface.v(48): object \"IR_SEND_PR_DATA\" differs only in case from object \"ir_send_pr_data\" in the same scope" {  } { { "reconf/rtl/alt_pr_jtag_interface.v" "" { Text "G:/NIR2/reconf/rtl/alt_pr_jtag_interface.v" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524238890863 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IR_SEND_DATA_COMPLETE ir_send_data_complete alt_pr_jtag_interface.v(49) " "Verilog HDL Declaration information at alt_pr_jtag_interface.v(49): object \"IR_SEND_DATA_COMPLETE\" differs only in case from object \"ir_send_data_complete\" in the same scope" {  } { { "reconf/rtl/alt_pr_jtag_interface.v" "" { Text "G:/NIR2/reconf/rtl/alt_pr_jtag_interface.v" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524238890863 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IR_SHIFT_INFO ir_shift_info alt_pr_jtag_interface.v(50) " "Verilog HDL Declaration information at alt_pr_jtag_interface.v(50): object \"IR_SHIFT_INFO\" differs only in case from object \"ir_shift_info\" in the same scope" {  } { { "reconf/rtl/alt_pr_jtag_interface.v" "" { Text "G:/NIR2/reconf/rtl/alt_pr_jtag_interface.v" 50 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524238890863 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IR_ENGAGE_JTAG_CONTROL ir_engage_jtag_control alt_pr_jtag_interface.v(51) " "Verilog HDL Declaration information at alt_pr_jtag_interface.v(51): object \"IR_ENGAGE_JTAG_CONTROL\" differs only in case from object \"ir_engage_jtag_control\" in the same scope" {  } { { "reconf/rtl/alt_pr_jtag_interface.v" "" { Text "G:/NIR2/reconf/rtl/alt_pr_jtag_interface.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524238890863 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IR_RELEASE_JTAG_CONTROL ir_release_jtag_control alt_pr_jtag_interface.v(52) " "Verilog HDL Declaration information at alt_pr_jtag_interface.v(52): object \"IR_RELEASE_JTAG_CONTROL\" differs only in case from object \"ir_release_jtag_control\" in the same scope" {  } { { "reconf/rtl/alt_pr_jtag_interface.v" "" { Text "G:/NIR2/reconf/rtl/alt_pr_jtag_interface.v" 52 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524238890863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconf/rtl/alt_pr_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file reconf/rtl/alt_pr_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_pr_jtag_interface " "Found entity 1: alt_pr_jtag_interface" {  } { { "reconf/rtl/alt_pr_jtag_interface.v" "" { Text "G:/NIR2/reconf/rtl/alt_pr_jtag_interface.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238890863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238890863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconf/rtl/alt_pr_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconf/rtl/alt_pr_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_pr_width_adapter " "Found entity 1: alt_pr_width_adapter" {  } { { "reconf/rtl/alt_pr_width_adapter.sv" "" { Text "G:/NIR2/reconf/rtl/alt_pr_width_adapter.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238890866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238890866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconf/rtl/alt_pr_bitstream_compatibility_checker_int_host.v 1 1 " "Found 1 design units, including 1 entities, in source file reconf/rtl/alt_pr_bitstream_compatibility_checker_int_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_pr_bitstream_compatibility_checker_int_host " "Found entity 1: alt_pr_bitstream_compatibility_checker_int_host" {  } { { "reconf/rtl/alt_pr_bitstream_compatibility_checker_int_host.v" "" { Text "G:/NIR2/reconf/rtl/alt_pr_bitstream_compatibility_checker_int_host.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238890868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238890868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconf/rtl/alt_pr_bitstream_compatibility_checker_ext_host.v 1 1 " "Found 1 design units, including 1 entities, in source file reconf/rtl/alt_pr_bitstream_compatibility_checker_ext_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_pr_bitstream_compatibility_checker_ext_host " "Found entity 1: alt_pr_bitstream_compatibility_checker_ext_host" {  } { { "reconf/rtl/alt_pr_bitstream_compatibility_checker_ext_host.v" "" { Text "G:/NIR2/reconf/rtl/alt_pr_bitstream_compatibility_checker_ext_host.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238890872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238890872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconf/rtl/alt_pr_down_converter.sv 2 2 " "Found 2 design units, including 2 entities, in source file reconf/rtl/alt_pr_down_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_pr_down_converter " "Found entity 1: alt_pr_down_converter" {  } { { "reconf/rtl/alt_pr_down_converter.sv" "" { Text "G:/NIR2/reconf/rtl/alt_pr_down_converter.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238890875 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_pr_down_converter_from_pfl " "Found entity 2: alt_pr_down_converter_from_pfl" {  } { { "reconf/rtl/alt_pr_down_converter.sv" "" { Text "G:/NIR2/reconf/rtl/alt_pr_down_converter.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238890875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238890875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconf/rtl/alt_pr_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconf/rtl/alt_pr_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_pr_fifo " "Found entity 1: alt_pr_fifo" {  } { { "reconf/rtl/alt_pr_fifo.sv" "" { Text "G:/NIR2/reconf/rtl/alt_pr_fifo.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238890877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238890877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconf/rtl/alt_pr_up_converter.sv 2 2 " "Found 2 design units, including 2 entities, in source file reconf/rtl/alt_pr_up_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_pr_up_converter " "Found entity 1: alt_pr_up_converter" {  } { { "reconf/rtl/alt_pr_up_converter.sv" "" { Text "G:/NIR2/reconf/rtl/alt_pr_up_converter.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238890880 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_pr_up_converter_from_pfl " "Found entity 2: alt_pr_up_converter_from_pfl" {  } { { "reconf/rtl/alt_pr_up_converter.sv" "" { Text "G:/NIR2/reconf/rtl/alt_pr_up_converter.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238890880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238890880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconf/rtl/alt_pr_bitstream_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconf/rtl/alt_pr_bitstream_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_pr_bitstream_decoder " "Found entity 1: alt_pr_bitstream_decoder" {  } { { "reconf/rtl/alt_pr_bitstream_decoder.sv" "" { Text "G:/NIR2/reconf/rtl/alt_pr_bitstream_decoder.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238890882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238890882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconf/rtl/alt_pr_enhanced_compression_magic_words_decoder_and_suppressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconf/rtl/alt_pr_enhanced_compression_magic_words_decoder_and_suppressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_pr_enhanced_compression_magic_words_decoder_and_suppressor " "Found entity 1: alt_pr_enhanced_compression_magic_words_decoder_and_suppressor" {  } { { "reconf/rtl/alt_pr_enhanced_compression_magic_words_decoder_and_suppressor.sv" "" { Text "G:/NIR2/reconf/rtl/alt_pr_enhanced_compression_magic_words_decoder_and_suppressor.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238890885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238890885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconf/rtl/alt_pr_enhanced_decompressor.sv 2 2 " "Found 2 design units, including 2 entities, in source file reconf/rtl/alt_pr_enhanced_decompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_pr_enhanced_decompressor " "Found entity 1: alt_pr_enhanced_decompressor" {  } { { "reconf/rtl/alt_pr_enhanced_decompressor.sv" "" { Text "G:/NIR2/reconf/rtl/alt_pr_enhanced_decompressor.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238890890 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_pr_cfg_speed2_decompressor_cb32 " "Found entity 2: alt_pr_cfg_speed2_decompressor_cb32" {  } { { "reconf/rtl/alt_pr_enhanced_decompressor.sv" "" { Text "G:/NIR2/reconf/rtl/alt_pr_enhanced_decompressor.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238890890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238890890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconf/rtl/alt_pr_magic_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconf/rtl/alt_pr_magic_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_pr_magic_fifo " "Found entity 1: alt_pr_magic_fifo" {  } { { "reconf/rtl/alt_pr_magic_fifo.sv" "" { Text "G:/NIR2/reconf/rtl/alt_pr_magic_fifo.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238890895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238890895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconf/rtl/alt_pr_data.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconf/rtl/alt_pr_data.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_pr_data " "Found entity 1: alt_pr_data" {  } { { "reconf/rtl/alt_pr_data.sv" "" { Text "G:/NIR2/reconf/rtl/alt_pr_data.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238890897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238890897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "G:/NIR2/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238890899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238890899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig.v 1 1 " "Found 1 design units, including 1 entities, in source file reconfig.v" { { "Info" "ISGN_ENTITY_NAME" "1 reconfig " "Found entity 1: reconfig" {  } { { "reconfig.v" "" { Text "G:/NIR2/reconfig.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238890901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238890901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig/alt_pr.v 1 1 " "Found 1 design units, including 1 entities, in source file reconfig/alt_pr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_pr " "Found entity 1: alt_pr" {  } { { "reconfig/alt_pr.v" "" { Text "G:/NIR2/reconfig/alt_pr.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238890904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238890904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig/rtl/alt_pr_bitstream_host.v 1 1 " "Found 1 design units, including 1 entities, in source file reconfig/rtl/alt_pr_bitstream_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_pr_bitstream_host " "Found entity 1: alt_pr_bitstream_host" {  } { { "reconfig/rtl/alt_pr_bitstream_host.v" "" { Text "G:/NIR2/reconfig/rtl/alt_pr_bitstream_host.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238890908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238890908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig/rtl/alt_pr_bitstream_controller_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file reconfig/rtl/alt_pr_bitstream_controller_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_pr_bitstream_controller_v1 " "Found entity 1: alt_pr_bitstream_controller_v1" {  } { { "reconfig/rtl/alt_pr_bitstream_controller_v1.v" "" { Text "G:/NIR2/reconfig/rtl/alt_pr_bitstream_controller_v1.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238890913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238890913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig/rtl/alt_pr_bitstream_controller_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file reconfig/rtl/alt_pr_bitstream_controller_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_pr_bitstream_controller_v2 " "Found entity 1: alt_pr_bitstream_controller_v2" {  } { { "reconfig/rtl/alt_pr_bitstream_controller_v2.v" "" { Text "G:/NIR2/reconfig/rtl/alt_pr_bitstream_controller_v2.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238890916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238890916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig/rtl/alt_pr_cb_host.v 1 1 " "Found 1 design units, including 1 entities, in source file reconfig/rtl/alt_pr_cb_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_pr_cb_host " "Found entity 1: alt_pr_cb_host" {  } { { "reconfig/rtl/alt_pr_cb_host.v" "" { Text "G:/NIR2/reconfig/rtl/alt_pr_cb_host.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238890918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238890918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig/rtl/alt_pr_cb_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file reconfig/rtl/alt_pr_cb_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_pr_cb_interface " "Found entity 1: alt_pr_cb_interface" {  } { { "reconfig/rtl/alt_pr_cb_interface.v" "" { Text "G:/NIR2/reconfig/rtl/alt_pr_cb_interface.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238890921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238890921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig/rtl/alt_pr_cb_controller_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file reconfig/rtl/alt_pr_cb_controller_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_pr_cb_controller_v1 " "Found entity 1: alt_pr_cb_controller_v1" {  } { { "reconfig/rtl/alt_pr_cb_controller_v1.v" "" { Text "G:/NIR2/reconfig/rtl/alt_pr_cb_controller_v1.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238890925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238890925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig/rtl/alt_pr_cb_controller_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file reconfig/rtl/alt_pr_cb_controller_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_pr_cb_controller_v2 " "Found entity 1: alt_pr_cb_controller_v2" {  } { { "reconfig/rtl/alt_pr_cb_controller_v2.v" "" { Text "G:/NIR2/reconfig/rtl/alt_pr_cb_controller_v2.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238890927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238890927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig/rtl/alt_pr_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig/rtl/alt_pr_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_pr_mux " "Found entity 1: alt_pr_mux" {  } { { "reconfig/rtl/alt_pr_mux.sv" "" { Text "G:/NIR2/reconfig/rtl/alt_pr_mux.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238890929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238890929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IR_INIT_PR ir_init_pr alt_pr_jtag_interface.v(44) " "Verilog HDL Declaration information at alt_pr_jtag_interface.v(44): object \"IR_INIT_PR\" differs only in case from object \"ir_init_pr\" in the same scope" {  } { { "reconfig/rtl/alt_pr_jtag_interface.v" "" { Text "G:/NIR2/reconfig/rtl/alt_pr_jtag_interface.v" 44 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524238890932 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IR_DOUBLE_PR ir_double_pr alt_pr_jtag_interface.v(45) " "Verilog HDL Declaration information at alt_pr_jtag_interface.v(45): object \"IR_DOUBLE_PR\" differs only in case from object \"ir_double_pr\" in the same scope" {  } { { "reconfig/rtl/alt_pr_jtag_interface.v" "" { Text "G:/NIR2/reconfig/rtl/alt_pr_jtag_interface.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524238890932 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IR_START_PR ir_start_pr alt_pr_jtag_interface.v(46) " "Verilog HDL Declaration information at alt_pr_jtag_interface.v(46): object \"IR_START_PR\" differs only in case from object \"ir_start_pr\" in the same scope" {  } { { "reconfig/rtl/alt_pr_jtag_interface.v" "" { Text "G:/NIR2/reconfig/rtl/alt_pr_jtag_interface.v" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524238890932 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IR_RESET_PR ir_reset_pr alt_pr_jtag_interface.v(47) " "Verilog HDL Declaration information at alt_pr_jtag_interface.v(47): object \"IR_RESET_PR\" differs only in case from object \"ir_reset_pr\" in the same scope" {  } { { "reconfig/rtl/alt_pr_jtag_interface.v" "" { Text "G:/NIR2/reconfig/rtl/alt_pr_jtag_interface.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524238890932 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IR_SEND_PR_DATA ir_send_pr_data alt_pr_jtag_interface.v(48) " "Verilog HDL Declaration information at alt_pr_jtag_interface.v(48): object \"IR_SEND_PR_DATA\" differs only in case from object \"ir_send_pr_data\" in the same scope" {  } { { "reconfig/rtl/alt_pr_jtag_interface.v" "" { Text "G:/NIR2/reconfig/rtl/alt_pr_jtag_interface.v" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524238890932 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IR_SEND_DATA_COMPLETE ir_send_data_complete alt_pr_jtag_interface.v(49) " "Verilog HDL Declaration information at alt_pr_jtag_interface.v(49): object \"IR_SEND_DATA_COMPLETE\" differs only in case from object \"ir_send_data_complete\" in the same scope" {  } { { "reconfig/rtl/alt_pr_jtag_interface.v" "" { Text "G:/NIR2/reconfig/rtl/alt_pr_jtag_interface.v" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524238890932 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IR_SHIFT_INFO ir_shift_info alt_pr_jtag_interface.v(50) " "Verilog HDL Declaration information at alt_pr_jtag_interface.v(50): object \"IR_SHIFT_INFO\" differs only in case from object \"ir_shift_info\" in the same scope" {  } { { "reconfig/rtl/alt_pr_jtag_interface.v" "" { Text "G:/NIR2/reconfig/rtl/alt_pr_jtag_interface.v" 50 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524238890932 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IR_ENGAGE_JTAG_CONTROL ir_engage_jtag_control alt_pr_jtag_interface.v(51) " "Verilog HDL Declaration information at alt_pr_jtag_interface.v(51): object \"IR_ENGAGE_JTAG_CONTROL\" differs only in case from object \"ir_engage_jtag_control\" in the same scope" {  } { { "reconfig/rtl/alt_pr_jtag_interface.v" "" { Text "G:/NIR2/reconfig/rtl/alt_pr_jtag_interface.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524238890932 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IR_RELEASE_JTAG_CONTROL ir_release_jtag_control alt_pr_jtag_interface.v(52) " "Verilog HDL Declaration information at alt_pr_jtag_interface.v(52): object \"IR_RELEASE_JTAG_CONTROL\" differs only in case from object \"ir_release_jtag_control\" in the same scope" {  } { { "reconfig/rtl/alt_pr_jtag_interface.v" "" { Text "G:/NIR2/reconfig/rtl/alt_pr_jtag_interface.v" 52 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524238890933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig/rtl/alt_pr_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file reconfig/rtl/alt_pr_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_pr_jtag_interface " "Found entity 1: alt_pr_jtag_interface" {  } { { "reconfig/rtl/alt_pr_jtag_interface.v" "" { Text "G:/NIR2/reconfig/rtl/alt_pr_jtag_interface.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238890933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238890933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig/rtl/alt_pr_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig/rtl/alt_pr_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_pr_width_adapter " "Found entity 1: alt_pr_width_adapter" {  } { { "reconfig/rtl/alt_pr_width_adapter.sv" "" { Text "G:/NIR2/reconfig/rtl/alt_pr_width_adapter.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238890935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238890935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig/rtl/alt_pr_bitstream_compatibility_checker_int_host.v 1 1 " "Found 1 design units, including 1 entities, in source file reconfig/rtl/alt_pr_bitstream_compatibility_checker_int_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_pr_bitstream_compatibility_checker_int_host " "Found entity 1: alt_pr_bitstream_compatibility_checker_int_host" {  } { { "reconfig/rtl/alt_pr_bitstream_compatibility_checker_int_host.v" "" { Text "G:/NIR2/reconfig/rtl/alt_pr_bitstream_compatibility_checker_int_host.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238890938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238890938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig/rtl/alt_pr_bitstream_compatibility_checker_ext_host.v 1 1 " "Found 1 design units, including 1 entities, in source file reconfig/rtl/alt_pr_bitstream_compatibility_checker_ext_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_pr_bitstream_compatibility_checker_ext_host " "Found entity 1: alt_pr_bitstream_compatibility_checker_ext_host" {  } { { "reconfig/rtl/alt_pr_bitstream_compatibility_checker_ext_host.v" "" { Text "G:/NIR2/reconfig/rtl/alt_pr_bitstream_compatibility_checker_ext_host.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238890942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238890942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig/rtl/alt_pr_down_converter.sv 2 2 " "Found 2 design units, including 2 entities, in source file reconfig/rtl/alt_pr_down_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_pr_down_converter " "Found entity 1: alt_pr_down_converter" {  } { { "reconfig/rtl/alt_pr_down_converter.sv" "" { Text "G:/NIR2/reconfig/rtl/alt_pr_down_converter.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238890945 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_pr_down_converter_from_pfl " "Found entity 2: alt_pr_down_converter_from_pfl" {  } { { "reconfig/rtl/alt_pr_down_converter.sv" "" { Text "G:/NIR2/reconfig/rtl/alt_pr_down_converter.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238890945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238890945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig/rtl/alt_pr_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig/rtl/alt_pr_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_pr_fifo " "Found entity 1: alt_pr_fifo" {  } { { "reconfig/rtl/alt_pr_fifo.sv" "" { Text "G:/NIR2/reconfig/rtl/alt_pr_fifo.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238890948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238890948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig/rtl/alt_pr_up_converter.sv 2 2 " "Found 2 design units, including 2 entities, in source file reconfig/rtl/alt_pr_up_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_pr_up_converter " "Found entity 1: alt_pr_up_converter" {  } { { "reconfig/rtl/alt_pr_up_converter.sv" "" { Text "G:/NIR2/reconfig/rtl/alt_pr_up_converter.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238890951 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_pr_up_converter_from_pfl " "Found entity 2: alt_pr_up_converter_from_pfl" {  } { { "reconfig/rtl/alt_pr_up_converter.sv" "" { Text "G:/NIR2/reconfig/rtl/alt_pr_up_converter.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238890951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238890951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig/rtl/alt_pr_bitstream_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig/rtl/alt_pr_bitstream_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_pr_bitstream_decoder " "Found entity 1: alt_pr_bitstream_decoder" {  } { { "reconfig/rtl/alt_pr_bitstream_decoder.sv" "" { Text "G:/NIR2/reconfig/rtl/alt_pr_bitstream_decoder.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238890953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238890953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig/rtl/alt_pr_enhanced_compression_magic_words_decoder_and_suppressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig/rtl/alt_pr_enhanced_compression_magic_words_decoder_and_suppressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_pr_enhanced_compression_magic_words_decoder_and_suppressor " "Found entity 1: alt_pr_enhanced_compression_magic_words_decoder_and_suppressor" {  } { { "reconfig/rtl/alt_pr_enhanced_compression_magic_words_decoder_and_suppressor.sv" "" { Text "G:/NIR2/reconfig/rtl/alt_pr_enhanced_compression_magic_words_decoder_and_suppressor.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238890957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238890957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig/rtl/alt_pr_enhanced_decompressor.sv 2 2 " "Found 2 design units, including 2 entities, in source file reconfig/rtl/alt_pr_enhanced_decompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_pr_enhanced_decompressor " "Found entity 1: alt_pr_enhanced_decompressor" {  } { { "reconfig/rtl/alt_pr_enhanced_decompressor.sv" "" { Text "G:/NIR2/reconfig/rtl/alt_pr_enhanced_decompressor.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238890961 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_pr_cfg_speed2_decompressor_cb32 " "Found entity 2: alt_pr_cfg_speed2_decompressor_cb32" {  } { { "reconfig/rtl/alt_pr_enhanced_decompressor.sv" "" { Text "G:/NIR2/reconfig/rtl/alt_pr_enhanced_decompressor.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238890961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238890961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig/rtl/alt_pr_magic_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig/rtl/alt_pr_magic_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_pr_magic_fifo " "Found entity 1: alt_pr_magic_fifo" {  } { { "reconfig/rtl/alt_pr_magic_fifo.sv" "" { Text "G:/NIR2/reconfig/rtl/alt_pr_magic_fifo.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238890964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238890964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig/rtl/alt_pr_data.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig/rtl/alt_pr_data.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_pr_data " "Found entity 1: alt_pr_data" {  } { { "reconfig/rtl/alt_pr_data.sv" "" { Text "G:/NIR2/reconfig/rtl/alt_pr_data.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238890967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238890967 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "hex_view.sv(34) " "Verilog HDL information at hex_view.sv(34): always construct contains both blocking and non-blocking assignments" {  } { { "hex_view.sv" "" { Text "G:/NIR2/hex_view.sv" 34 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1524238890969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_view.sv 1 1 " "Found 1 design units, including 1 entities, in source file hex_view.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hex_view " "Found entity 1: hex_view" {  } { { "hex_view.sv" "" { Text "G:/NIR2/hex_view.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238890969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238890969 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1524238891103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_view hex_view:hex_view_inst " "Elaborating entity \"hex_view\" for hierarchy \"hex_view:hex_view_inst\"" {  } { { "top.sv" "hex_view_inst" { Text "G:/NIR2/top.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524238891123 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 hex_view.sv(42) " "Verilog HDL assignment warning at hex_view.sv(42): truncated value with size 32 to match size of target (5)" {  } { { "hex_view.sv" "" { Text "G:/NIR2/hex_view.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524238891125 "|top|hex_view:hex_view_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ss_arr.data_a 0 hex_view.sv(7) " "Net \"ss_arr.data_a\" at hex_view.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "hex_view.sv" "" { Text "G:/NIR2/hex_view.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1524238891126 "|top|hex_view:hex_view_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ss_arr.waddr_a 0 hex_view.sv(7) " "Net \"ss_arr.waddr_a\" at hex_view.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "hex_view.sv" "" { Text "G:/NIR2/hex_view.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1524238891126 "|top|hex_view:hex_view_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ss_arr.we_a 0 hex_view.sv(7) " "Net \"ss_arr.we_a\" at hex_view.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "hex_view.sv" "" { Text "G:/NIR2/hex_view.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1524238891126 "|top|hex_view:hex_view_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reconfig reconfig:reconfig_inst " "Elaborating entity \"reconfig\" for hierarchy \"reconfig:reconfig_inst\"" {  } { { "top.sv" "reconfig_inst" { Text "G:/NIR2/top.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524238891135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_pr reconfig:reconfig_inst\|alt_pr:reconfig_inst " "Elaborating entity \"alt_pr\" for hierarchy \"reconfig:reconfig_inst\|alt_pr:reconfig_inst\"" {  } { { "reconfig.v" "reconfig_inst" { Text "G:/NIR2/reconfig.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524238891144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_pr_cb_host reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_cb_host:alt_pr_cb_host " "Elaborating entity \"alt_pr_cb_host\" for hierarchy \"reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_cb_host:alt_pr_cb_host\"" {  } { { "reconfig/alt_pr.v" "alt_pr_cb_host" { Text "G:/NIR2/reconfig/alt_pr.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524238891164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_pr_cb_controller_v1 reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_cb_host:alt_pr_cb_host\|alt_pr_cb_controller_v1:alt_pr_cb_controller_v1 " "Elaborating entity \"alt_pr_cb_controller_v1\" for hierarchy \"reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_cb_host:alt_pr_cb_host\|alt_pr_cb_controller_v1:alt_pr_cb_controller_v1\"" {  } { { "reconfig/rtl/alt_pr_cb_host.v" "alt_pr_cb_controller_v1" { Text "G:/NIR2/reconfig/rtl/alt_pr_cb_host.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524238891174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_pr_cb_interface reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_cb_host:alt_pr_cb_host\|alt_pr_cb_controller_v1:alt_pr_cb_controller_v1\|alt_pr_cb_interface:alt_pr_cb_interface " "Elaborating entity \"alt_pr_cb_interface\" for hierarchy \"reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_cb_host:alt_pr_cb_host\|alt_pr_cb_controller_v1:alt_pr_cb_controller_v1\|alt_pr_cb_interface:alt_pr_cb_interface\"" {  } { { "reconfig/rtl/alt_pr_cb_controller_v1.v" "alt_pr_cb_interface" { Text "G:/NIR2/reconfig/rtl/alt_pr_cb_controller_v1.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524238891200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_pr_bitstream_host reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_bitstream_host:alt_pr_bitstream_host " "Elaborating entity \"alt_pr_bitstream_host\" for hierarchy \"reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_bitstream_host:alt_pr_bitstream_host\"" {  } { { "reconfig/alt_pr.v" "alt_pr_bitstream_host" { Text "G:/NIR2/reconfig/alt_pr.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524238891210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_pr_bitstream_controller_v1 reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_bitstream_host:alt_pr_bitstream_host\|alt_pr_bitstream_controller_v1:alt_pr_bitstream_controller_v1 " "Elaborating entity \"alt_pr_bitstream_controller_v1\" for hierarchy \"reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_bitstream_host:alt_pr_bitstream_host\|alt_pr_bitstream_controller_v1:alt_pr_bitstream_controller_v1\"" {  } { { "reconfig/rtl/alt_pr_bitstream_host.v" "alt_pr_bitstream_controller_v1" { Text "G:/NIR2/reconfig/rtl/alt_pr_bitstream_host.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524238891222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_pr_bitstream_decoder reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_bitstream_decoder:alt_pr_bitstream_decoder " "Elaborating entity \"alt_pr_bitstream_decoder\" for hierarchy \"reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_bitstream_decoder:alt_pr_bitstream_decoder\"" {  } { { "reconfig/alt_pr.v" "alt_pr_bitstream_decoder" { Text "G:/NIR2/reconfig/alt_pr.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524238891247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_pr_mux reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_mux:alt_pr_mux " "Elaborating entity \"alt_pr_mux\" for hierarchy \"reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_mux:alt_pr_mux\"" {  } { { "reconfig/alt_pr.v" "alt_pr_mux" { Text "G:/NIR2/reconfig/alt_pr.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524238891254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_pr_width_adapter reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_width_adapter:jtag_input_width_adapter " "Elaborating entity \"alt_pr_width_adapter\" for hierarchy \"reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_width_adapter:jtag_input_width_adapter\"" {  } { { "reconfig/alt_pr.v" "jtag_input_width_adapter" { Text "G:/NIR2/reconfig/alt_pr.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524238891262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_pr_jtag_interface reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_jtag_interface:alt_pr_jtag_interface " "Elaborating entity \"alt_pr_jtag_interface\" for hierarchy \"reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_jtag_interface:alt_pr_jtag_interface\"" {  } { { "reconfig/alt_pr.v" "alt_pr_jtag_interface" { Text "G:/NIR2/reconfig/alt_pr.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524238891269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_jtag_interface:alt_pr_jtag_interface\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_jtag_interface:alt_pr_jtag_interface\|scfifo:scfifo_component\"" {  } { { "reconfig/rtl/alt_pr_jtag_interface.v" "scfifo_component" { Text "G:/NIR2/reconfig/rtl/alt_pr_jtag_interface.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524238891586 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_jtag_interface:alt_pr_jtag_interface\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_jtag_interface:alt_pr_jtag_interface\|scfifo:scfifo_component\"" {  } { { "reconfig/rtl/alt_pr_jtag_interface.v" "" { Text "G:/NIR2/reconfig/rtl/alt_pr_jtag_interface.v" 265 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524238891597 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_jtag_interface:alt_pr_jtag_interface\|scfifo:scfifo_component " "Instantiated megafunction \"reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_jtag_interface:alt_pr_jtag_interface\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524238891598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4 " "Parameter \"lpm_numwords\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524238891598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524238891598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524238891598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524238891598 ""}  } { { "reconfig/rtl/alt_pr_jtag_interface.v" "" { Text "G:/NIR2/reconfig/rtl/alt_pr_jtag_interface.v" 265 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524238891598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_k011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_k011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_k011 " "Found entity 1: scfifo_k011" {  } { { "db/scfifo_k011.tdf" "" { Text "G:/NIR2/db/scfifo_k011.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238891671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238891671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_k011 reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_jtag_interface:alt_pr_jtag_interface\|scfifo:scfifo_component\|scfifo_k011:auto_generated " "Elaborating entity \"scfifo_k011\" for hierarchy \"reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_jtag_interface:alt_pr_jtag_interface\|scfifo:scfifo_component\|scfifo_k011:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "g:/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524238891672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l661.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l661.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l661 " "Found entity 1: a_dpfifo_l661" {  } { { "db/a_dpfifo_l661.tdf" "" { Text "G:/NIR2/db/a_dpfifo_l661.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238891699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238891699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l661 reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_jtag_interface:alt_pr_jtag_interface\|scfifo:scfifo_component\|scfifo_k011:auto_generated\|a_dpfifo_l661:dpfifo " "Elaborating entity \"a_dpfifo_l661\" for hierarchy \"reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_jtag_interface:alt_pr_jtag_interface\|scfifo:scfifo_component\|scfifo_k011:auto_generated\|a_dpfifo_l661:dpfifo\"" {  } { { "db/scfifo_k011.tdf" "dpfifo" { Text "G:/NIR2/db/scfifo_k011.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524238891700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ndn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ndn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ndn1 " "Found entity 1: altsyncram_ndn1" {  } { { "db/altsyncram_ndn1.tdf" "" { Text "G:/NIR2/db/altsyncram_ndn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238891788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238891788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ndn1 reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_jtag_interface:alt_pr_jtag_interface\|scfifo:scfifo_component\|scfifo_k011:auto_generated\|a_dpfifo_l661:dpfifo\|altsyncram_ndn1:FIFOram " "Elaborating entity \"altsyncram_ndn1\" for hierarchy \"reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_jtag_interface:alt_pr_jtag_interface\|scfifo:scfifo_component\|scfifo_k011:auto_generated\|a_dpfifo_l661:dpfifo\|altsyncram_ndn1:FIFOram\"" {  } { { "db/a_dpfifo_l661.tdf" "FIFOram" { Text "G:/NIR2/db/a_dpfifo_l661.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524238891789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1l8 " "Found entity 1: cmpr_1l8" {  } { { "db/cmpr_1l8.tdf" "" { Text "G:/NIR2/db/cmpr_1l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238891874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238891874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1l8 reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_jtag_interface:alt_pr_jtag_interface\|scfifo:scfifo_component\|scfifo_k011:auto_generated\|a_dpfifo_l661:dpfifo\|cmpr_1l8:almost_full_comparer " "Elaborating entity \"cmpr_1l8\" for hierarchy \"reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_jtag_interface:alt_pr_jtag_interface\|scfifo:scfifo_component\|scfifo_k011:auto_generated\|a_dpfifo_l661:dpfifo\|cmpr_1l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_l661.tdf" "almost_full_comparer" { Text "G:/NIR2/db/a_dpfifo_l661.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524238891876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1l8 reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_jtag_interface:alt_pr_jtag_interface\|scfifo:scfifo_component\|scfifo_k011:auto_generated\|a_dpfifo_l661:dpfifo\|cmpr_1l8:three_comparison " "Elaborating entity \"cmpr_1l8\" for hierarchy \"reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_jtag_interface:alt_pr_jtag_interface\|scfifo:scfifo_component\|scfifo_k011:auto_generated\|a_dpfifo_l661:dpfifo\|cmpr_1l8:three_comparison\"" {  } { { "db/a_dpfifo_l661.tdf" "three_comparison" { Text "G:/NIR2/db/a_dpfifo_l661.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524238891883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egb " "Found entity 1: cntr_egb" {  } { { "db/cntr_egb.tdf" "" { Text "G:/NIR2/db/cntr_egb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238891961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238891961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_egb reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_jtag_interface:alt_pr_jtag_interface\|scfifo:scfifo_component\|scfifo_k011:auto_generated\|a_dpfifo_l661:dpfifo\|cntr_egb:rd_ptr_msb " "Elaborating entity \"cntr_egb\" for hierarchy \"reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_jtag_interface:alt_pr_jtag_interface\|scfifo:scfifo_component\|scfifo_k011:auto_generated\|a_dpfifo_l661:dpfifo\|cntr_egb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_l661.tdf" "rd_ptr_msb" { Text "G:/NIR2/db/a_dpfifo_l661.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524238891962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rg7 " "Found entity 1: cntr_rg7" {  } { { "db/cntr_rg7.tdf" "" { Text "G:/NIR2/db/cntr_rg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238892058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238892058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rg7 reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_jtag_interface:alt_pr_jtag_interface\|scfifo:scfifo_component\|scfifo_k011:auto_generated\|a_dpfifo_l661:dpfifo\|cntr_rg7:usedw_counter " "Elaborating entity \"cntr_rg7\" for hierarchy \"reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_jtag_interface:alt_pr_jtag_interface\|scfifo:scfifo_component\|scfifo_k011:auto_generated\|a_dpfifo_l661:dpfifo\|cntr_rg7:usedw_counter\"" {  } { { "db/a_dpfifo_l661.tdf" "usedw_counter" { Text "G:/NIR2/db/a_dpfifo_l661.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524238892060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgb " "Found entity 1: cntr_fgb" {  } { { "db/cntr_fgb.tdf" "" { Text "G:/NIR2/db/cntr_fgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238892202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238892202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fgb reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_jtag_interface:alt_pr_jtag_interface\|scfifo:scfifo_component\|scfifo_k011:auto_generated\|a_dpfifo_l661:dpfifo\|cntr_fgb:wr_ptr " "Elaborating entity \"cntr_fgb\" for hierarchy \"reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_jtag_interface:alt_pr_jtag_interface\|scfifo:scfifo_component\|scfifo_k011:auto_generated\|a_dpfifo_l661:dpfifo\|cntr_fgb:wr_ptr\"" {  } { { "db/a_dpfifo_l661.tdf" "wr_ptr" { Text "G:/NIR2/db/a_dpfifo_l661.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524238892203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_jtag_interface:alt_pr_jtag_interface\|lpm_shiftreg:jtag_data_reg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_jtag_interface:alt_pr_jtag_interface\|lpm_shiftreg:jtag_data_reg\"" {  } { { "reconfig/rtl/alt_pr_jtag_interface.v" "jtag_data_reg" { Text "G:/NIR2/reconfig/rtl/alt_pr_jtag_interface.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524238892386 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_jtag_interface:alt_pr_jtag_interface\|lpm_shiftreg:jtag_data_reg " "Elaborated megafunction instantiation \"reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_jtag_interface:alt_pr_jtag_interface\|lpm_shiftreg:jtag_data_reg\"" {  } { { "reconfig/rtl/alt_pr_jtag_interface.v" "" { Text "G:/NIR2/reconfig/rtl/alt_pr_jtag_interface.v" 280 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524238892508 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_jtag_interface:alt_pr_jtag_interface\|lpm_shiftreg:jtag_data_reg " "Instantiated megafunction \"reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_jtag_interface:alt_pr_jtag_interface\|lpm_shiftreg:jtag_data_reg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524238892508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524238892508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction RIGHT " "Parameter \"lpm_direction\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524238892508 ""}  } { { "reconfig/rtl/alt_pr_jtag_interface.v" "" { Text "G:/NIR2/reconfig/rtl/alt_pr_jtag_interface.v" 280 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524238892508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_jtag_interface:alt_pr_jtag_interface\|sld_virtual_jtag_basic:vjtag_module " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_jtag_interface:alt_pr_jtag_interface\|sld_virtual_jtag_basic:vjtag_module\"" {  } { { "reconfig/rtl/alt_pr_jtag_interface.v" "vjtag_module" { Text "G:/NIR2/reconfig/rtl/alt_pr_jtag_interface.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524238892541 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_jtag_interface:alt_pr_jtag_interface\|sld_virtual_jtag_basic:vjtag_module " "Elaborated megafunction instantiation \"reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_jtag_interface:alt_pr_jtag_interface\|sld_virtual_jtag_basic:vjtag_module\"" {  } { { "reconfig/rtl/alt_pr_jtag_interface.v" "" { Text "G:/NIR2/reconfig/rtl/alt_pr_jtag_interface.v" 295 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524238892551 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_jtag_interface:alt_pr_jtag_interface\|sld_virtual_jtag_basic:vjtag_module " "Instantiated megafunction \"reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_jtag_interface:alt_pr_jtag_interface\|sld_virtual_jtag_basic:vjtag_module\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 4 " "Parameter \"sld_ir_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524238892551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 2 " "Parameter \"sld_version\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524238892551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 113 " "Parameter \"sld_type_id\" = \"113\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524238892551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524238892551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524238892551 ""}  } { { "reconfig/rtl/alt_pr_jtag_interface.v" "" { Text "G:/NIR2/reconfig/rtl/alt_pr_jtag_interface.v" 295 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524238892551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_jtag_interface:alt_pr_jtag_interface\|sld_virtual_jtag_basic:vjtag_module\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_jtag_interface:alt_pr_jtag_interface\|sld_virtual_jtag_basic:vjtag_module\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "g:/altera/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524238892554 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_jtag_interface:alt_pr_jtag_interface\|sld_virtual_jtag_basic:vjtag_module\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_jtag_interface:alt_pr_jtag_interface\|sld_virtual_jtag_basic:vjtag_module " "Elaborated megafunction instantiation \"reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_jtag_interface:alt_pr_jtag_interface\|sld_virtual_jtag_basic:vjtag_module\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_jtag_interface:alt_pr_jtag_interface\|sld_virtual_jtag_basic:vjtag_module\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "g:/altera/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "reconfig/rtl/alt_pr_jtag_interface.v" "" { Text "G:/NIR2/reconfig/rtl/alt_pr_jtag_interface.v" 295 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524238892565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_jtag_interface:alt_pr_jtag_interface\|sld_virtual_jtag_basic:vjtag_module\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_jtag_interface:alt_pr_jtag_interface\|sld_virtual_jtag_basic:vjtag_module\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "g:/altera/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524238893385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_jtag_interface:alt_pr_jtag_interface\|sld_virtual_jtag_basic:vjtag_module\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"reconfig:reconfig_inst\|alt_pr:reconfig_inst\|alt_pr_jtag_interface:alt_pr_jtag_interface\|sld_virtual_jtag_basic:vjtag_module\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "g:/altera/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524238893707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freeze_region freeze_region:freeze_region_inst " "Elaborating entity \"freeze_region\" for hierarchy \"freeze_region:freeze_region_inst\"" {  } { { "top.sv" "freeze_region_inst" { Text "G:/NIR2/top.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524238893770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_wrapper freeze_region:freeze_region_inst\|led_wrapper:led_wrapper_int " "Elaborating entity \"led_wrapper\" for hierarchy \"freeze_region:freeze_region_inst\|led_wrapper:led_wrapper_int\"" {  } { { "freeze_region.sv" "led_wrapper_int" { Text "G:/NIR2/freeze_region.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524238893782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_flash freeze_region:freeze_region_inst\|led_wrapper:led_wrapper_int\|led_flash:led_flash_inst " "Elaborating entity \"led_flash\" for hierarchy \"freeze_region:freeze_region_inst\|led_wrapper:led_wrapper_int\|led_flash:led_flash_inst\"" {  } { { "led_wrapper.sv" "led_flash_inst" { Text "G:/NIR2/led_wrapper.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524238893789 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1524238894070 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.04.20.19:41:43 Progress: Loading sld4d43b179/alt_sld_fab_wrapper_hw.tcl " "2018.04.20.19:41:43 Progress: Loading sld4d43b179/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238903094 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238908172 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238908463 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238911696 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238911915 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238912142 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238912419 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238912429 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238912431 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1524238913206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4d43b179/alt_sld_fab.v" "" { Text "G:/NIR2/db/ip/sld4d43b179/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238913596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238913596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "G:/NIR2/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238913726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238913726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "G:/NIR2/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238913730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238913730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "G:/NIR2/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238913831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238913831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "G:/NIR2/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238913965 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "G:/NIR2/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238913965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238913965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "G:/NIR2/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238914071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238914071 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_ONE" "" "1 design partition requires Analysis and Synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "Top " "Partition \"Top\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1524238915324 ""}  } {  } 0 12205 "1 design partition requires Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1524238915324 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ONE" "" "1 design partition does not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "led_flash:led_flash_inst " "Partition \"led_flash:led_flash_inst\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Design Software" 0 -1 1524238915324 ""}  } {  } 0 12207 "1 design partition does not require synthesis" 0 0 "Analysis & Synthesis" 0 -1 1524238915324 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "reconfig:reconfig_inst\|alt_pr:reconfig_inst\|clk_w " "Found clock multiplexer reconfig:reconfig_inst\|alt_pr:reconfig_inst\|clk_w" {  } { { "reconfig/alt_pr.v" "" { Text "G:/NIR2/reconfig/alt_pr.v" 97 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1524238915774 "|top|reconfig:reconfig_inst|alt_pr:reconfig_inst|clk_w"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1524238915774 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "3 " "Ignored 3 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "3 " "Ignored 3 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1524238915777 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1524238915777 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "hex_view:hex_view_inst\|ss_arr " "RAM logic \"hex_view:hex_view_inst\|ss_arr\" is uninferred due to inappropriate RAM size" {  } { { "hex_view.sv" "ss_arr" { Text "G:/NIR2/hex_view.sv" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1524238916096 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1524238916096 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1524238916776 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 -1 1524238916876 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524238917509 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1524238918101 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "416 " "Implemented 416 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1524238918120 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1524238918120 ""} { "Info" "ICUT_CUT_TM_LCELLS" "378 " "Implemented 378 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1524238918120 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1524238918120 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "1 " "Implemented 1 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Design Software" 0 -1 1524238918120 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1524238918120 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reconf 16 " "Ignored 16 assignments for entity \"reconf\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME alt_pr -entity reconf -sip reconf.sip -library lib_reconf " "Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_pr -entity reconf -sip reconf.sip -library lib_reconf was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524238918152 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 16.0 -entity reconf -sip reconf.sip -library lib_reconf " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.0 -entity reconf -sip reconf.sip -library lib_reconf was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524238918152 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity reconf -sip reconf.sip -library lib_reconf " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity reconf -sip reconf.sip -library lib_reconf was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524238918152 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1524238918152 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/NIR2/output_files/top.map.smsg " "Generated suppressed messages file G:/NIR2/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238918487 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "972 " "Peak virtual memory: 972 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524238919562 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 20 18:41:59 2018 " "Processing ended: Fri Apr 20 18:41:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524238919562 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524238919562 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:38 " "Total CPU time (on all processors): 00:01:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524238919562 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238919562 ""}
