// Seed: 140724160
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  output id_2;
  input id_1;
  logic id_3;
  logic id_4;
  type_7(
      1, id_3 && id_3 && 1'b0 == id_3
  );
  logic id_5;
endmodule
