m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dF:/Maven_Training/Verilog/Verilog_labs/lab5/SISO/sim
vaclk_timegen
Z0 !s110 1604053079
!i10b 1
!s100 KT<bXd9O]2oV8?EgbYH0g0
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
IY?Z0UW5eWm^^7acbnO9z<1
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dF:/Maven_Training/Verilog/Projects/Alarm_clock/sim
w1603116094
8F:/Maven_Training/Verilog/Projects/Alarm_clock/rtl/aclk_timegen.v
FF:/Maven_Training/Verilog/Projects/Alarm_clock/rtl/aclk_timegen.v
!i122 159
L0 1 63
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1604053079.000000
!s107 F:/Maven_Training/Verilog/Projects/Alarm_clock/rtl/aclk_timegen.v|
!s90 -reportprogress|300|-work|work|-stats=none|F:/Maven_Training/Verilog/Projects/Alarm_clock/rtl/aclk_timegen.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
valarm_clock_top
!s110 1604053076
!i10b 1
!s100 `>=I3X0K7N6Mz[ljL;U]32
R1
IbQOo@bon>niXZjd]fSH9S2
R2
R3
w1603901301
8F:/Maven_Training/Verilog/Projects/Alarm_clock/rtl/alarm_clock_top.v
FF:/Maven_Training/Verilog/Projects/Alarm_clock/rtl/alarm_clock_top.v
!i122 151
L0 29 113
R4
r1
!s85 0
31
Z8 !s108 1604053076.000000
!s107 F:/Maven_Training/Verilog/Projects/Alarm_clock/rtl/alarm_clock_top.v|
!s90 -reportprogress|300|-work|work|-stats=none|F:/Maven_Training/Verilog/Projects/Alarm_clock/rtl/alarm_clock_top.v|
!i113 1
R6
R7
valarm_reg
Z9 !s110 1604053077
!i10b 1
!s100 jJ:?AHEbZBFD`ikYd?4HH2
R1
IlklgCi2IK`?LQg_odLLZ<2
R2
R3
w1603084919
8F:/Maven_Training/Verilog/Projects/Alarm_clock/rtl/alarm_reg.v
FF:/Maven_Training/Verilog/Projects/Alarm_clock/rtl/alarm_reg.v
!i122 152
L0 29 51
R4
r1
!s85 0
31
R8
!s107 F:/Maven_Training/Verilog/Projects/Alarm_clock/rtl/alarm_reg.v|
!s90 -reportprogress|300|-work|work|-stats=none|F:/Maven_Training/Verilog/Projects/Alarm_clock/rtl/alarm_reg.v|
!i113 1
R6
R7
vcounter
R9
!i10b 1
!s100 cNjC<P@=kBiE1P8RF;XKn3
R1
IZB13[1gfK>b2gEO:C4]]c1
R2
R3
w1603865105
8F:/Maven_Training/Verilog/Projects/Alarm_clock/rtl/counter.v
FF:/Maven_Training/Verilog/Projects/Alarm_clock/rtl/counter.v
!i122 153
L0 29 93
R4
r1
!s85 0
31
Z10 !s108 1604053077.000000
!s107 F:/Maven_Training/Verilog/Projects/Alarm_clock/rtl/counter.v|
!s90 -reportprogress|300|-work|work|-stats=none|F:/Maven_Training/Verilog/Projects/Alarm_clock/rtl/counter.v|
!i113 1
R6
R7
vfsm
R9
!i10b 1
!s100 hB6Hf`Z<V_o<zcSH6d?SU3
R1
I3T0ceOMdWTHAzakb>b_;d1
R2
R3
w1603866166
8F:/Maven_Training/Verilog/Projects/Alarm_clock/rtl/fsm.v
FF:/Maven_Training/Verilog/Projects/Alarm_clock/rtl/fsm.v
!i122 154
L0 30 205
R4
r1
!s85 0
31
R10
!s107 F:/Maven_Training/Verilog/Projects/Alarm_clock/rtl/fsm.v|
!s90 -reportprogress|300|-work|work|-stats=none|F:/Maven_Training/Verilog/Projects/Alarm_clock/rtl/fsm.v|
!i113 1
R6
R7
vkeyreg
Z11 !s110 1604053078
!i10b 1
!s100 VC7bPooGk2G9iE;46D@eL1
R1
IKAdIK3KXdb>bc:TC7ong31
R2
R3
w1603966020
8F:/Maven_Training/Verilog/Projects/Alarm_clock/rtl/keyreg.v
FF:/Maven_Training/Verilog/Projects/Alarm_clock/rtl/keyreg.v
!i122 155
L0 29 44
R4
r1
!s85 0
31
Z12 !s108 1604053078.000000
!s107 F:/Maven_Training/Verilog/Projects/Alarm_clock/rtl/keyreg.v|
!s90 -reportprogress|300|-work|work|-stats=none|F:/Maven_Training/Verilog/Projects/Alarm_clock/rtl/keyreg.v|
!i113 1
R6
R7
vlcd_driver
R11
!i10b 1
!s100 o3G_KBA^f3Pz7jUOz5C@o2
R1
INZ99mbT?`6RCVY]DfB_hM1
R2
R3
w1603900807
8F:/Maven_Training/Verilog/Projects/Alarm_clock/rtl/lcd_driver.v
FF:/Maven_Training/Verilog/Projects/Alarm_clock/rtl/lcd_driver.v
!i122 156
L0 29 72
R4
r1
!s85 0
31
R12
!s107 F:/Maven_Training/Verilog/Projects/Alarm_clock/rtl/lcd_driver.v|
!s90 -reportprogress|300|-work|work|-stats=none|F:/Maven_Training/Verilog/Projects/Alarm_clock/rtl/lcd_driver.v|
!i113 1
R6
R7
vlcd_driver_4
R11
!i10b 1
!s100 2QFj`jjaN6FOQRQBO7@S]2
R1
I9ZX5gm58^c===NYh:bKiC3
R2
R3
w1603901034
8F:/Maven_Training/Verilog/Projects/Alarm_clock/rtl/lcd_driver_4.v
FF:/Maven_Training/Verilog/Projects/Alarm_clock/rtl/lcd_driver_4.v
!i122 157
L0 29 87
R4
r1
!s85 0
31
R12
!s107 F:/Maven_Training/Verilog/Projects/Alarm_clock/rtl/lcd_driver_4.v|
!s90 -reportprogress|300|-work|work|-stats=none|F:/Maven_Training/Verilog/Projects/Alarm_clock/rtl/lcd_driver_4.v|
!i113 1
R6
R7
vques
!s110 1603264730
!i10b 1
!s100 PZOnoAzn8lVbcZGggDUj?2
R1
IULYYaGDANF3E1Xl;zW3hm1
R2
R3
w1603264724
Z13 8F:/Maven_Training/Verilog/Projects/Alarm_clock/tb/tb_aclk_timegen.v
Z14 FF:/Maven_Training/Verilog/Projects/Alarm_clock/tb/tb_aclk_timegen.v
!i122 14
L0 1 8
R4
r1
!s85 0
31
!s108 1603264730.000000
Z15 !s107 F:/Maven_Training/Verilog/Projects/Alarm_clock/tb/tb_aclk_timegen.v|
Z16 !s90 -reportprogress|300|-work|work|-stats=none|F:/Maven_Training/Verilog/Projects/Alarm_clock/tb/tb_aclk_timegen.v|
!i113 1
R6
R7
vtb_aclk_timegen
Z17 !s110 1604053080
!i10b 1
!s100 DOhAkSNA7me=5BV;Y4^1z3
R1
IfKY[55E1ZOC1^LSD3COO_2
R2
R3
w1603346528
R13
R14
!i122 161
L0 3 56
R4
r1
!s85 0
31
Z18 !s108 1604053080.000000
R15
R16
!i113 1
R6
R7
vtb_alarm_clock
Z19 !s110 1604053081
!i10b 1
!s100 9ZmT^l7clXWTE4i`RK_e01
R1
I<@B^WS1dmz`gCJ`l`j`zb2
R2
R3
w1603902784
8F:/Maven_Training/Verilog/Projects/Alarm_clock/tb/tb_alarm_clock.v
FF:/Maven_Training/Verilog/Projects/Alarm_clock/tb/tb_alarm_clock.v
!i122 165
L0 29 111
R4
r1
!s85 0
31
Z20 !s108 1604053081.000000
!s107 F:/Maven_Training/Verilog/Projects/Alarm_clock/tb/tb_alarm_clock.v|
!s90 -reportprogress|300|-work|work|-stats=none|F:/Maven_Training/Verilog/Projects/Alarm_clock/tb/tb_alarm_clock.v|
!i113 1
R6
R7
vtb_alarm_reg
R0
!i10b 1
!s100 `m5WEAE5Z7N=:Gkj:;6<F3
R1
IeHeKT7P0]K`5;mWKOb@5P0
R2
R3
w1603117775
8F:/Maven_Training/Verilog/Projects/Alarm_clock/tb/tb_alarm_reg.v
FF:/Maven_Training/Verilog/Projects/Alarm_clock/tb/tb_alarm_reg.v
!i122 160
L0 1 87
R4
r1
!s85 0
31
R5
!s107 F:/Maven_Training/Verilog/Projects/Alarm_clock/tb/tb_alarm_reg.v|
!s90 -reportprogress|300|-work|work|-stats=none|F:/Maven_Training/Verilog/Projects/Alarm_clock/tb/tb_alarm_reg.v|
!i113 1
R6
R7
vtb_counter
R17
!i10b 1
!s100 Cf^kSF_lSf[OdRY][AP8b2
R1
IAQAmQT`CfoJgXANm4SE3k3
R2
R3
w1603349689
8F:/Maven_Training/Verilog/Projects/Alarm_clock/tb/tb_counter.v
FF:/Maven_Training/Verilog/Projects/Alarm_clock/tb/tb_counter.v
!i122 162
L0 3 78
R4
r1
!s85 0
31
R18
!s107 F:/Maven_Training/Verilog/Projects/Alarm_clock/tb/tb_counter.v|
!s90 -reportprogress|300|-work|work|-stats=none|F:/Maven_Training/Verilog/Projects/Alarm_clock/tb/tb_counter.v|
!i113 1
R6
R7
vtb_fsm
R19
!i10b 1
!s100 ME5UZM6Eo3R_H<8@kSd9R1
R1
I1Unc8^YC[dCojYlanQ02Q1
R2
R3
w1603643185
8F:/Maven_Training/Verilog/Projects/Alarm_clock/tb/tb_fsm.v
FF:/Maven_Training/Verilog/Projects/Alarm_clock/tb/tb_fsm.v
!i122 164
L0 2 95
R4
r1
!s85 0
31
R20
!s107 F:/Maven_Training/Verilog/Projects/Alarm_clock/tb/tb_fsm.v|
!s90 -reportprogress|300|-work|work|-stats=none|F:/Maven_Training/Verilog/Projects/Alarm_clock/tb/tb_fsm.v|
!i113 1
R6
R7
vtb_keyreg
R19
!i10b 1
!s100 3^:>Nk<]YSJ[Kz9>bm=Z31
R1
Il2TA7F1iHKcJlYD;I0k4Q1
R2
R3
w1604052180
8F:/Maven_Training/Verilog/Projects/Alarm_clock/tb/tb_keyreg.v
FF:/Maven_Training/Verilog/Projects/Alarm_clock/tb/tb_keyreg.v
!i122 163
L0 3 70
R4
r1
!s85 0
31
R18
!s107 F:/Maven_Training/Verilog/Projects/Alarm_clock/tb/tb_keyreg.v|
!s90 -reportprogress|300|-work|work|-stats=none|F:/Maven_Training/Verilog/Projects/Alarm_clock/tb/tb_keyreg.v|
!i113 1
R6
R7
vtb_lcd_driver
R0
!i10b 1
!s100 3mJlGb6QN]`[7::L=11KM3
R1
I`jU3:WJU`PB1j8JF7Afam1
R2
R3
w1602757917
8F:/Maven_Training/Verilog/Projects/Alarm_clock/tb/tb_lcd_driver.v
FF:/Maven_Training/Verilog/Projects/Alarm_clock/tb/tb_lcd_driver.v
!i122 158
L0 1 55
R4
r1
!s85 0
31
R5
!s107 F:/Maven_Training/Verilog/Projects/Alarm_clock/tb/tb_lcd_driver.v|
!s90 -reportprogress|300|-work|work|-stats=none|F:/Maven_Training/Verilog/Projects/Alarm_clock/tb/tb_lcd_driver.v|
!i113 1
R6
R7
