C:\src\github\bgercken\fpga_dev\elbert2\ch04\data_selector_verilog\data_selector.ngc 1649780622
OK
