Running: /home/afaozi/XilinxIse/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/afaozi/ngoprek/vhdl/Volnei/ada_isim_beh.exe -prj /home/afaozi/ngoprek/vhdl/Volnei/ada_beh.prj work.ada 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "/home/afaozi/ngoprek/vhdl/Volnei/full_adder.vhd" into library work
Parsing VHDL file "/home/afaozi/ngoprek/vhdl/Volnei/ada.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95276 KB
Fuse CPU Usage: 1720 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture dataflow of entity full_adder [full_adder_default]
Compiling architecture behavior of entity ada
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable /home/afaozi/ngoprek/vhdl/Volnei/ada_isim_beh.exe
Fuse Memory Usage: 398836 KB
Fuse CPU Usage: 1770 ms
GCC CPU Usage: 590 ms
