<profile>

<section name = "Vitis HLS Report for 'stencil3d'" level="0">
<item name = "Date">Sat Apr  5 07:23:28 2025
</item>
<item name = "Version">2022.2.2 (Build 3779808 on Feb 17 2023)</item>
<item name = "Project">hls_prj</item>
<item name = "Solution">solution (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu55c-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.170 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">52821, 52821, 0.264 ms, 0.264 ms, 52822, 52822, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61">stencil3d_Pipeline_height_bound_col_height_bound_row, 1026, 1026, 5.130 us, 5.130 us, 1026, 1026, no</column>
<column name="grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69">stencil3d_Pipeline_col_bound_height_col_bound_row, 482, 482, 2.410 us, 2.410 us, 482, 482, no</column>
<column name="grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77">stencil3d_Pipeline_row_bound_height_row_bound_col, 902, 902, 4.510 us, 4.510 us, 902, 902, no</column>
<column name="grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85">stencil3d_Pipeline_loop_height_loop_col_loop_row, 50404, 50404, 0.252 ms, 0.252 ms, 50404, 50404, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 6, 496, 1475, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 313, -</column>
<column name="Register">-, -, 76, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69">stencil3d_Pipeline_col_bound_height_col_bound_row, 0, 0, 46, 180, 0</column>
<column name="grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61">stencil3d_Pipeline_height_bound_col_height_bound_row, 0, 0, 87, 241, 0</column>
<column name="grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85">stencil3d_Pipeline_loop_height_loop_col_loop_row, 0, 6, 320, 895, 0</column>
<column name="grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77">stencil3d_Pipeline_row_bound_height_row_bound_col, 0, 0, 43, 159, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">49, 9, 1, 9</column>
<column name="orig_address0">26, 5, 14, 70</column>
<column name="orig_address1">26, 5, 14, 70</column>
<column name="orig_ce0">26, 5, 1, 5</column>
<column name="orig_ce1">26, 5, 1, 5</column>
<column name="sol_address0">26, 5, 14, 70</column>
<column name="sol_address1">14, 3, 14, 42</column>
<column name="sol_ce0">26, 5, 1, 5</column>
<column name="sol_ce1">14, 3, 1, 3</column>
<column name="sol_d0">26, 5, 32, 160</column>
<column name="sol_d1">14, 3, 32, 96</column>
<column name="sol_we0">26, 5, 1, 5</column>
<column name="sol_we1">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="C_load_1_reg_112">32, 0, 32, 0</column>
<column name="C_load_reg_107">32, 0, 32, 0</column>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, stencil3d, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, stencil3d, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, stencil3d, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, stencil3d, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, stencil3d, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, stencil3d, return value</column>
<column name="C_address0">out, 1, ap_memory, C, array</column>
<column name="C_ce0">out, 1, ap_memory, C, array</column>
<column name="C_q0">in, 32, ap_memory, C, array</column>
<column name="C_address1">out, 1, ap_memory, C, array</column>
<column name="C_ce1">out, 1, ap_memory, C, array</column>
<column name="C_q1">in, 32, ap_memory, C, array</column>
<column name="orig_address0">out, 14, ap_memory, orig, array</column>
<column name="orig_ce0">out, 1, ap_memory, orig, array</column>
<column name="orig_q0">in, 32, ap_memory, orig, array</column>
<column name="orig_address1">out, 14, ap_memory, orig, array</column>
<column name="orig_ce1">out, 1, ap_memory, orig, array</column>
<column name="orig_q1">in, 32, ap_memory, orig, array</column>
<column name="sol_address0">out, 14, ap_memory, sol, array</column>
<column name="sol_ce0">out, 1, ap_memory, sol, array</column>
<column name="sol_we0">out, 1, ap_memory, sol, array</column>
<column name="sol_d0">out, 32, ap_memory, sol, array</column>
<column name="sol_address1">out, 14, ap_memory, sol, array</column>
<column name="sol_ce1">out, 1, ap_memory, sol, array</column>
<column name="sol_we1">out, 1, ap_memory, sol, array</column>
<column name="sol_d1">out, 32, ap_memory, sol, array</column>
</table>
</item>
</section>
</profile>
