

================================================================
== Vivado HLS Report for 'Loop_memset_AB_proc8'
================================================================
* Date:           Wed Oct 19 04:02:43 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        BlockMatrix_multiplication
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      190|      207| 1.900 us | 2.070 us |  190|  207|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- memset_AB   |       19|       19|         5|          -|          -|     4|    no    |
        | + memset_AB  |        3|        3|         1|          -|          -|     4|    no    |
        |- loadA       |       16|       16|         3|          2|          1|     8|    yes   |
        |- partialsum  |      168|      168|        21|          -|          -|     8|    no    |
        | + ps_i_ps_j  |       18|       18|         4|          1|          1|    16|    yes   |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 2
  Pipeline-0 : II = 2, D = 3, States = { 4 5 6 }
  Pipeline-1 : II = 1, D = 4, States = { 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 3 2 7 4 
4 --> 7 5 
5 --> 6 
6 --> 4 
7 --> 8 
8 --> 9 
9 --> 13 10 
10 --> 11 
11 --> 12 
12 --> 9 
13 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %Arows_V_a_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %Arows_V_a_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %Arows_V_a_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %Arows_V_a_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %Bcols_V_a_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %Bcols_V_a_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %Bcols_V_a_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %Bcols_V_a_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%it_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %it)"   --->   Operation 22 'read' 'it_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.76ns)   --->   "br label %meminst.i.i"   --->   Operation 23 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%phi_ln7 = phi i2 [ 0, %newFuncRoot ], [ %add_ln7, %meminst4.i.i ]" [BlockMatrix_design.cpp:7]   --->   Operation 24 'phi' 'phi_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.56ns)   --->   "%add_ln7 = add i2 %phi_ln7, 1" [BlockMatrix_design.cpp:7]   --->   Operation 25 'add' 'add_ln7' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 26 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.76ns)   --->   "br label %meminst5.i.i"   --->   Operation 27 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%phi_ln7_1 = phi i2 [ 0, %meminst.i.i ], [ %add_ln7_1, %meminst5.i.i ]" [BlockMatrix_design.cpp:7]   --->   Operation 28 'phi' 'phi_ln7_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_5 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %phi_ln7, i2 %phi_ln7_1)" [BlockMatrix_design.cpp:7]   --->   Operation 29 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i4 %tmp_5 to i64" [BlockMatrix_design.cpp:7]   --->   Operation 30 'zext' 'zext_ln7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%AB_addr = getelementptr [16 x i32]* %AB, i64 0, i64 %zext_ln7" [BlockMatrix_design.cpp:7]   --->   Operation 31 'getelementptr' 'AB_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.56ns)   --->   "%add_ln7_1 = add i2 %phi_ln7_1, 1" [BlockMatrix_design.cpp:7]   --->   Operation 32 'add' 'add_ln7_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (2.32ns)   --->   "store i32 0, i32* %AB_addr, align 4" [BlockMatrix_design.cpp:7]   --->   Operation 33 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 34 [1/1] (0.95ns)   --->   "%icmp_ln7 = icmp eq i2 %phi_ln7_1, -1" [BlockMatrix_design.cpp:7]   --->   Operation 34 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @memset_AB_str) nounwind"   --->   Operation 35 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 36 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %icmp_ln7, label %meminst4.i.i, label %meminst5.i.i" [BlockMatrix_design.cpp:7]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.95ns)   --->   "%icmp_ln7_1 = icmp eq i2 %phi_ln7, -1" [BlockMatrix_design.cpp:7]   --->   Operation 38 'icmp' 'icmp_ln7_1' <Predicate = (icmp_ln7)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @memset_AB_str) nounwind"   --->   Operation 39 'specloopname' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %icmp_ln7_1, label %blockmatmul_meminst.i.exit, label %meminst.i.i" [BlockMatrix_design.cpp:7]   --->   Operation 40 'br' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i32 %it_read to i1" [BlockMatrix_design.cpp:12]   --->   Operation 41 'trunc' 'trunc_ln12' <Predicate = (icmp_ln7 & icmp_ln7_1)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %trunc_ln12, label %.loopexit, label %.preheader3.preheader" [BlockMatrix_design.cpp:12]   --->   Operation 42 'br' <Predicate = (icmp_ln7 & icmp_ln7_1)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.76ns)   --->   "br label %.preheader3" [BlockMatrix_design.cpp:13]   --->   Operation 43 'br' <Predicate = (icmp_ln7 & icmp_ln7_1 & !trunc_ln12)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 1.73>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ %i, %loadA ], [ 0, %.preheader3.preheader ]"   --->   Operation 44 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.30ns)   --->   "%icmp_ln13 = icmp eq i4 %i_0, -8" [BlockMatrix_design.cpp:13]   --->   Operation 45 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 46 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [BlockMatrix_design.cpp:13]   --->   Operation 47 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %.loopexit.loopexit, label %loadA" [BlockMatrix_design.cpp:13]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.88>
ST_5 : Operation 49 [1/1] (3.63ns)   --->   "%empty_39 = call { i32, i32, i32, i32 } @_ssdm_op_Read.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %Arows_V_a_0, i32* %Arows_V_a_1, i32* %Arows_V_a_2, i32* %Arows_V_a_3)" [BlockMatrix_design.cpp:14]   --->   Operation 49 'read' 'empty_39' <Predicate = (!icmp_ln13)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_a_01 = extractvalue { i32, i32, i32, i32 } %empty_39, 0" [BlockMatrix_design.cpp:14]   --->   Operation 50 'extractvalue' 'tmp_a_01' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_a_172 = extractvalue { i32, i32, i32, i32 } %empty_39, 1" [BlockMatrix_design.cpp:14]   --->   Operation 51 'extractvalue' 'tmp_a_172' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_a_23 = extractvalue { i32, i32, i32, i32 } %empty_39, 2" [BlockMatrix_design.cpp:14]   --->   Operation 52 'extractvalue' 'tmp_a_23' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_a_34 = extractvalue { i32, i32, i32, i32 } %empty_39, 3" [BlockMatrix_design.cpp:14]   --->   Operation 53 'extractvalue' 'tmp_a_34' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i4 %i_0 to i64" [BlockMatrix_design.cpp:17]   --->   Operation 54 'zext' 'zext_ln17' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [32 x i32]* @A, i64 0, i64 %zext_ln17" [BlockMatrix_design.cpp:17]   --->   Operation 55 'getelementptr' 'A_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.97ns)   --->   "%xor_ln17 = xor i4 %i_0, -8" [BlockMatrix_design.cpp:17]   --->   Operation 56 'xor' 'xor_ln17' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i4 %xor_ln17 to i64" [BlockMatrix_design.cpp:17]   --->   Operation 57 'zext' 'zext_ln17_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr [32 x i32]* @A, i64 0, i64 %zext_ln17_1" [BlockMatrix_design.cpp:17]   --->   Operation 58 'getelementptr' 'A_addr_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (3.25ns)   --->   "store i32 %tmp_a_01, i32* %A_addr, align 4" [BlockMatrix_design.cpp:17]   --->   Operation 59 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 60 [1/1] (3.25ns)   --->   "store i32 %tmp_a_172, i32* %A_addr_1, align 4" [BlockMatrix_design.cpp:17]   --->   Operation 60 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str1) nounwind" [BlockMatrix_design.cpp:13]   --->   Operation 61 'specloopname' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str1)" [BlockMatrix_design.cpp:13]   --->   Operation 62 'specregionbegin' 'tmp' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [BlockMatrix_design.cpp:14]   --->   Operation 63 'specpipeline' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_6 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 1, i4 %i_0)" [BlockMatrix_design.cpp:17]   --->   Operation 64 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr [32 x i32]* @A, i64 0, i64 %tmp_6" [BlockMatrix_design.cpp:17]   --->   Operation 65 'getelementptr' 'A_addr_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i4 %xor_ln17 to i5" [BlockMatrix_design.cpp:17]   --->   Operation 66 'sext' 'sext_ln17' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln17_2 = zext i5 %sext_ln17 to i64" [BlockMatrix_design.cpp:17]   --->   Operation 67 'zext' 'zext_ln17_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr [32 x i32]* @A, i64 0, i64 %zext_ln17_2" [BlockMatrix_design.cpp:17]   --->   Operation 68 'getelementptr' 'A_addr_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (3.25ns)   --->   "store i32 %tmp_a_23, i32* %A_addr_2, align 4" [BlockMatrix_design.cpp:17]   --->   Operation 69 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 70 [1/1] (3.25ns)   --->   "store i32 %tmp_a_34, i32* %A_addr_3, align 4" [BlockMatrix_design.cpp:17]   --->   Operation 70 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str1, i32 %tmp)" [BlockMatrix_design.cpp:19]   --->   Operation 71 'specregionend' 'empty_40' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "br label %.preheader3" [BlockMatrix_design.cpp:13]   --->   Operation 72 'br' <Predicate = (!icmp_ln13)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 1.76>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 73 'br' <Predicate = (!trunc_ln12)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (1.76ns)   --->   "br label %0" [BlockMatrix_design.cpp:22]   --->   Operation 74 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 5> <Delay = 3.63>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%k_0 = phi i4 [ 0, %.loopexit ], [ %k, %partialsum_end ]"   --->   Operation 75 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (1.30ns)   --->   "%icmp_ln22 = icmp eq i4 %k_0, -8" [BlockMatrix_design.cpp:22]   --->   Operation 76 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 77 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (1.73ns)   --->   "%k = add i4 %k_0, 1" [BlockMatrix_design.cpp:22]   --->   Operation 78 'add' 'k' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %icmp_ln22, label %.preheader.exitStub, label %partialsum_begin" [BlockMatrix_design.cpp:22]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3) nounwind" [BlockMatrix_design.cpp:22]   --->   Operation 80 'specloopname' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str3)" [BlockMatrix_design.cpp:22]   --->   Operation 81 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (3.63ns)   --->   "%empty_43 = call { i32, i32, i32, i32 } @_ssdm_op_Read.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %Bcols_V_a_0, i32* %Bcols_V_a_1, i32* %Bcols_V_a_2, i32* %Bcols_V_a_3)" [BlockMatrix_design.cpp:23]   --->   Operation 82 'read' 'empty_43' <Predicate = (!icmp_ln22)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_a_1_05 = extractvalue { i32, i32, i32, i32 } %empty_43, 0" [BlockMatrix_design.cpp:23]   --->   Operation 83 'extractvalue' 'tmp_a_1_05' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_a_1_16 = extractvalue { i32, i32, i32, i32 } %empty_43, 1" [BlockMatrix_design.cpp:23]   --->   Operation 84 'extractvalue' 'tmp_a_1_16' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_a_1_27 = extractvalue { i32, i32, i32, i32 } %empty_43, 2" [BlockMatrix_design.cpp:23]   --->   Operation 85 'extractvalue' 'tmp_a_1_27' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_a_1_38 = extractvalue { i32, i32, i32, i32 } %empty_43, 3" [BlockMatrix_design.cpp:23]   --->   Operation 86 'extractvalue' 'tmp_a_1_38' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i4 %k_0 to i7" [BlockMatrix_design.cpp:25]   --->   Operation 87 'zext' 'zext_ln25' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (1.76ns)   --->   "br label %1" [BlockMatrix_design.cpp:25]   --->   Operation 88 'br' <Predicate = (!icmp_ln22)> <Delay = 1.76>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 89 'ret' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 7.70>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i5 [ 0, %partialsum_begin ], [ %add_ln25, %ps_j ]" [BlockMatrix_design.cpp:25]   --->   Operation 90 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%i1_0 = phi i3 [ 0, %partialsum_begin ], [ %select_ln28_1, %ps_j ]" [BlockMatrix_design.cpp:28]   --->   Operation 91 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%j2_0 = phi i3 [ 0, %partialsum_begin ], [ %j, %ps_j ]"   --->   Operation 92 'phi' 'j2_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (1.36ns)   --->   "%icmp_ln25 = icmp eq i5 %indvar_flatten, -16" [BlockMatrix_design.cpp:25]   --->   Operation 93 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 94 [1/1] (1.78ns)   --->   "%add_ln25 = add i5 %indvar_flatten, 1" [BlockMatrix_design.cpp:25]   --->   Operation 94 'add' 'add_ln25' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %partialsum_end, label %ps_j" [BlockMatrix_design.cpp:25]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (1.65ns)   --->   "%i_1 = add i3 1, %i1_0" [BlockMatrix_design.cpp:25]   --->   Operation 96 'add' 'i_1' <Predicate = (!icmp_ln25)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 97 [1/1] (1.13ns)   --->   "%icmp_ln26 = icmp eq i3 %j2_0, -4" [BlockMatrix_design.cpp:26]   --->   Operation 97 'icmp' 'icmp_ln26' <Predicate = (!icmp_ln25)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (0.98ns)   --->   "%select_ln28 = select i1 %icmp_ln26, i3 0, i3 %j2_0" [BlockMatrix_design.cpp:28]   --->   Operation 98 'select' 'select_ln28' <Predicate = (!icmp_ln25)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (0.98ns)   --->   "%select_ln28_1 = select i1 %icmp_ln26, i3 %i_1, i3 %i1_0" [BlockMatrix_design.cpp:28]   --->   Operation 99 'select' 'select_ln28_1' <Predicate = (!icmp_ln25)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_7 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %select_ln28_1, i3 0)" [BlockMatrix_design.cpp:28]   --->   Operation 100 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i6 %tmp_7 to i7" [BlockMatrix_design.cpp:28]   --->   Operation 101 'zext' 'zext_ln28' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (1.82ns)   --->   "%add_ln28_1 = add i7 %zext_ln28, %zext_ln25" [BlockMatrix_design.cpp:28]   --->   Operation 102 'add' 'add_ln28_1' <Predicate = (!icmp_ln25)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i7 %add_ln28_1 to i64" [BlockMatrix_design.cpp:28]   --->   Operation 103 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%A_addr_4 = getelementptr [32 x i32]* @A, i64 0, i64 %zext_ln28_1" [BlockMatrix_design.cpp:28]   --->   Operation 104 'getelementptr' 'A_addr_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_9 : Operation 105 [2/2] (3.25ns)   --->   "%A_load = load i32* %A_addr_4, align 4" [BlockMatrix_design.cpp:28]   --->   Operation 105 'load' 'A_load' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i3 %select_ln28 to i2" [BlockMatrix_design.cpp:28]   --->   Operation 106 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (1.65ns)   --->   "%j = add i3 1, %select_ln28" [BlockMatrix_design.cpp:26]   --->   Operation 107 'add' 'j' <Predicate = (!icmp_ln25)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 7> <Delay = 3.25>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_8 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %select_ln28_1, i2 0)" [BlockMatrix_design.cpp:28]   --->   Operation 108 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i5 %tmp_8 to i6" [BlockMatrix_design.cpp:26]   --->   Operation 109 'zext' 'zext_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i3 %select_ln28 to i6" [BlockMatrix_design.cpp:28]   --->   Operation 110 'zext' 'zext_ln28_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (1.78ns)   --->   "%add_ln28_2 = add i6 %zext_ln26, %zext_ln28_2" [BlockMatrix_design.cpp:28]   --->   Operation 111 'add' 'add_ln28_2' <Predicate = (!icmp_ln25)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i6 %add_ln28_2 to i64" [BlockMatrix_design.cpp:28]   --->   Operation 112 'zext' 'zext_ln28_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%AB_addr_2 = getelementptr [16 x i32]* %AB, i64 0, i64 %zext_ln28_3" [BlockMatrix_design.cpp:28]   --->   Operation 113 'getelementptr' 'AB_addr_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 114 [1/2] (3.25ns)   --->   "%A_load = load i32* %A_addr_4, align 4" [BlockMatrix_design.cpp:28]   --->   Operation 114 'load' 'A_load' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 115 [1/1] (1.95ns)   --->   "%tmp_2 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %tmp_a_1_05, i32 %tmp_a_1_16, i32 %tmp_a_1_27, i32 %tmp_a_1_38, i2 %trunc_ln28)" [BlockMatrix_design.cpp:28]   --->   Operation 115 'mux' 'tmp_2' <Predicate = (!icmp_ln25)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 8> <Delay = 8.51>
ST_11 : Operation 116 [2/2] (2.32ns)   --->   "%AB_load_1 = load i32* %AB_addr_2, align 4" [BlockMatrix_design.cpp:28]   --->   Operation 116 'load' 'AB_load_1' <Predicate = (!icmp_ln25)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_11 : Operation 117 [1/1] (8.51ns)   --->   "%mul_ln28 = mul nsw i32 %tmp_2, %A_load" [BlockMatrix_design.cpp:28]   --->   Operation 117 'mul' 'mul_ln28' <Predicate = (!icmp_ln25)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 9> <Delay = 7.19>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @ps_i_ps_j_str)"   --->   Operation 118 'specloopname' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 119 'speclooptripcount' 'empty_44' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str5) nounwind" [BlockMatrix_design.cpp:26]   --->   Operation 120 'specloopname' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str5)" [BlockMatrix_design.cpp:26]   --->   Operation 121 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [BlockMatrix_design.cpp:27]   --->   Operation 122 'specpipeline' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_12 : Operation 123 [1/2] (2.32ns)   --->   "%AB_load_1 = load i32* %AB_addr_2, align 4" [BlockMatrix_design.cpp:28]   --->   Operation 123 'load' 'AB_load_1' <Predicate = (!icmp_ln25)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 124 [1/1] (2.55ns)   --->   "%add_ln28 = add nsw i32 %mul_ln28, %AB_load_1" [BlockMatrix_design.cpp:28]   --->   Operation 124 'add' 'add_ln28' <Predicate = (!icmp_ln25)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 125 [1/1] (2.32ns)   --->   "store i32 %add_ln28, i32* %AB_addr_2, align 4" [BlockMatrix_design.cpp:28]   --->   Operation 125 'store' <Predicate = (!icmp_ln25)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str5, i32 %tmp_4)" [BlockMatrix_design.cpp:29]   --->   Operation 126 'specregionend' 'empty_45' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 127 'br' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 13 <SV = 7> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str3, i32 %tmp_1)" [BlockMatrix_design.cpp:31]   --->   Operation 128 'specregionend' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "br label %0" [BlockMatrix_design.cpp:22]   --->   Operation 129 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ AB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ it]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Arows_V_a_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Arows_V_a_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Arows_V_a_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Arows_V_a_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Bcols_V_a_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Bcols_V_a_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Bcols_V_a_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Bcols_V_a_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[20]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty             (specinterface    ) [ 00000000000000]
empty_29          (specinterface    ) [ 00000000000000]
empty_30          (specinterface    ) [ 00000000000000]
empty_31          (specinterface    ) [ 00000000000000]
empty_32          (specinterface    ) [ 00000000000000]
empty_33          (specinterface    ) [ 00000000000000]
empty_34          (specinterface    ) [ 00000000000000]
empty_35          (specinterface    ) [ 00000000000000]
it_read           (read             ) [ 00110000000000]
br_ln0            (br               ) [ 01110000000000]
phi_ln7           (phi              ) [ 00110000000000]
add_ln7           (add              ) [ 01110000000000]
empty_36          (speclooptripcount) [ 00000000000000]
br_ln0            (br               ) [ 00110000000000]
phi_ln7_1         (phi              ) [ 00010000000000]
tmp_5             (bitconcatenate   ) [ 00000000000000]
zext_ln7          (zext             ) [ 00000000000000]
AB_addr           (getelementptr    ) [ 00000000000000]
add_ln7_1         (add              ) [ 00110000000000]
store_ln7         (store            ) [ 00000000000000]
icmp_ln7          (icmp             ) [ 00111110000000]
specloopname_ln0  (specloopname     ) [ 00000000000000]
empty_37          (speclooptripcount) [ 00000000000000]
br_ln7            (br               ) [ 00110000000000]
icmp_ln7_1        (icmp             ) [ 00111110000000]
specloopname_ln0  (specloopname     ) [ 00000000000000]
br_ln7            (br               ) [ 01110000000000]
trunc_ln12        (trunc            ) [ 00111111000000]
br_ln12           (br               ) [ 00000000000000]
br_ln13           (br               ) [ 00111110000000]
i_0               (phi              ) [ 00001110000000]
icmp_ln13         (icmp             ) [ 00001110000000]
empty_38          (speclooptripcount) [ 00000000000000]
i                 (add              ) [ 00011110000000]
br_ln13           (br               ) [ 00000000000000]
empty_39          (read             ) [ 00000000000000]
tmp_a_01          (extractvalue     ) [ 00000000000000]
tmp_a_172         (extractvalue     ) [ 00000000000000]
tmp_a_23          (extractvalue     ) [ 00001010000000]
tmp_a_34          (extractvalue     ) [ 00001010000000]
zext_ln17         (zext             ) [ 00000000000000]
A_addr            (getelementptr    ) [ 00000000000000]
xor_ln17          (xor              ) [ 00001010000000]
zext_ln17_1       (zext             ) [ 00000000000000]
A_addr_1          (getelementptr    ) [ 00000000000000]
store_ln17        (store            ) [ 00000000000000]
store_ln17        (store            ) [ 00000000000000]
specloopname_ln13 (specloopname     ) [ 00000000000000]
tmp               (specregionbegin  ) [ 00000000000000]
specpipeline_ln14 (specpipeline     ) [ 00000000000000]
tmp_6             (bitconcatenate   ) [ 00000000000000]
A_addr_2          (getelementptr    ) [ 00000000000000]
sext_ln17         (sext             ) [ 00000000000000]
zext_ln17_2       (zext             ) [ 00000000000000]
A_addr_3          (getelementptr    ) [ 00000000000000]
store_ln17        (store            ) [ 00000000000000]
store_ln17        (store            ) [ 00000000000000]
empty_40          (specregionend    ) [ 00000000000000]
br_ln13           (br               ) [ 00011110000000]
br_ln0            (br               ) [ 00000000000000]
br_ln22           (br               ) [ 00000001111111]
k_0               (phi              ) [ 00000000100000]
icmp_ln22         (icmp             ) [ 00000000111111]
empty_41          (speclooptripcount) [ 00000000000000]
k                 (add              ) [ 00000001111111]
br_ln22           (br               ) [ 00000000000000]
specloopname_ln22 (specloopname     ) [ 00000000000000]
tmp_1             (specregionbegin  ) [ 00000000011111]
empty_43          (read             ) [ 00000000000000]
tmp_a_1_05        (extractvalue     ) [ 00000000011110]
tmp_a_1_16        (extractvalue     ) [ 00000000011110]
tmp_a_1_27        (extractvalue     ) [ 00000000011110]
tmp_a_1_38        (extractvalue     ) [ 00000000011110]
zext_ln25         (zext             ) [ 00000000011110]
br_ln25           (br               ) [ 00000000111111]
ret_ln0           (ret              ) [ 00000000000000]
indvar_flatten    (phi              ) [ 00000000010000]
i1_0              (phi              ) [ 00000000010000]
j2_0              (phi              ) [ 00000000010000]
icmp_ln25         (icmp             ) [ 00000000111111]
add_ln25          (add              ) [ 00000000111111]
br_ln25           (br               ) [ 00000000000000]
i_1               (add              ) [ 00000000000000]
icmp_ln26         (icmp             ) [ 00000000000000]
select_ln28       (select           ) [ 00000000011000]
select_ln28_1     (select           ) [ 00000000111111]
tmp_7             (bitconcatenate   ) [ 00000000000000]
zext_ln28         (zext             ) [ 00000000000000]
add_ln28_1        (add              ) [ 00000000000000]
zext_ln28_1       (zext             ) [ 00000000000000]
A_addr_4          (getelementptr    ) [ 00000000011000]
trunc_ln28        (trunc            ) [ 00000000011000]
j                 (add              ) [ 00000000111111]
tmp_8             (bitconcatenate   ) [ 00000000000000]
zext_ln26         (zext             ) [ 00000000000000]
zext_ln28_2       (zext             ) [ 00000000000000]
add_ln28_2        (add              ) [ 00000000000000]
zext_ln28_3       (zext             ) [ 00000000000000]
AB_addr_2         (getelementptr    ) [ 00000000010110]
A_load            (load             ) [ 00000000010100]
tmp_2             (mux              ) [ 00000000010100]
mul_ln28          (mul              ) [ 00000000010010]
specloopname_ln0  (specloopname     ) [ 00000000000000]
empty_44          (speclooptripcount) [ 00000000000000]
specloopname_ln26 (specloopname     ) [ 00000000000000]
tmp_4             (specregionbegin  ) [ 00000000000000]
specpipeline_ln27 (specpipeline     ) [ 00000000000000]
AB_load_1         (load             ) [ 00000000000000]
add_ln28          (add              ) [ 00000000000000]
store_ln28        (store            ) [ 00000000000000]
empty_45          (specregionend    ) [ 00000000000000]
br_ln0            (br               ) [ 00000000111111]
empty_42          (specregionend    ) [ 00000000000000]
br_ln22           (br               ) [ 00000001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="AB">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="it">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="it"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Arows_V_a_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Arows_V_a_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Arows_V_a_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Arows_V_a_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Arows_V_a_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Arows_V_a_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Arows_V_a_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Arows_V_a_3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="Bcols_V_a_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bcols_V_a_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="Bcols_V_a_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bcols_V_a_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="Bcols_V_a_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bcols_V_a_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="Bcols_V_a_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bcols_V_a_3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="A">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_AB_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P.i32P.i32P.i32P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i60.i4"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ps_i_ps_j_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="it_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="it_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="empty_39_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="128" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="0" index="2" bw="32" slack="0"/>
<pin id="116" dir="0" index="3" bw="32" slack="0"/>
<pin id="117" dir="0" index="4" bw="32" slack="0"/>
<pin id="118" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_39/5 "/>
</bind>
</comp>

<comp id="124" class="1004" name="empty_43_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="128" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="0" index="2" bw="32" slack="0"/>
<pin id="128" dir="0" index="3" bw="32" slack="0"/>
<pin id="129" dir="0" index="4" bw="32" slack="0"/>
<pin id="130" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_43/8 "/>
</bind>
</comp>

<comp id="136" class="1004" name="AB_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="4" slack="0"/>
<pin id="140" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="4" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="0" index="2" bw="0" slack="2"/>
<pin id="206" dir="0" index="4" bw="4" slack="0"/>
<pin id="207" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="208" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="32" slack="0"/>
<pin id="209" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln7/3 AB_load_1/11 store_ln28/12 "/>
</bind>
</comp>

<comp id="150" class="1004" name="A_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="4" slack="0"/>
<pin id="154" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/5 "/>
</bind>
</comp>

<comp id="157" class="1004" name="A_addr_1_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="4" slack="0"/>
<pin id="161" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/5 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="5" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="0" index="2" bw="0" slack="0"/>
<pin id="170" dir="0" index="4" bw="5" slack="0"/>
<pin id="171" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="172" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="32" slack="1"/>
<pin id="173" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln17/5 store_ln17/5 store_ln17/6 store_ln17/6 A_load/9 "/>
</bind>
</comp>

<comp id="175" class="1004" name="A_addr_2_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="64" slack="0"/>
<pin id="179" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_2/6 "/>
</bind>
</comp>

<comp id="182" class="1004" name="A_addr_3_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="5" slack="0"/>
<pin id="186" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_3/6 "/>
</bind>
</comp>

<comp id="191" class="1004" name="A_addr_4_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="7" slack="0"/>
<pin id="195" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_4/9 "/>
</bind>
</comp>

<comp id="199" class="1004" name="AB_addr_2_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="6" slack="0"/>
<pin id="203" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr_2/10 "/>
</bind>
</comp>

<comp id="210" class="1005" name="phi_ln7_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="2" slack="1"/>
<pin id="212" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln7 (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="phi_ln7_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="2" slack="0"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln7/2 "/>
</bind>
</comp>

<comp id="222" class="1005" name="phi_ln7_1_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="2" slack="1"/>
<pin id="224" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln7_1 (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="phi_ln7_1_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="1"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="2" slack="0"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln7_1/3 "/>
</bind>
</comp>

<comp id="233" class="1005" name="i_0_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="1"/>
<pin id="235" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="i_0_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="0"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="1" slack="1"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/4 "/>
</bind>
</comp>

<comp id="245" class="1005" name="k_0_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="4" slack="1"/>
<pin id="247" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="249" class="1004" name="k_0_phi_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="1"/>
<pin id="251" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="4" slack="0"/>
<pin id="253" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/8 "/>
</bind>
</comp>

<comp id="256" class="1005" name="indvar_flatten_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="5" slack="1"/>
<pin id="258" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="260" class="1004" name="indvar_flatten_phi_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="1"/>
<pin id="262" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="5" slack="0"/>
<pin id="264" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/9 "/>
</bind>
</comp>

<comp id="267" class="1005" name="i1_0_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="3" slack="1"/>
<pin id="269" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="271" class="1004" name="i1_0_phi_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="1"/>
<pin id="273" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="3" slack="0"/>
<pin id="275" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/9 "/>
</bind>
</comp>

<comp id="278" class="1005" name="j2_0_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="3" slack="1"/>
<pin id="280" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j2_0 (phireg) "/>
</bind>
</comp>

<comp id="282" class="1004" name="j2_0_phi_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="1"/>
<pin id="284" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="3" slack="0"/>
<pin id="286" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j2_0/9 "/>
</bind>
</comp>

<comp id="289" class="1004" name="add_ln7_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="2" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_5_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="0"/>
<pin id="297" dir="0" index="1" bw="2" slack="1"/>
<pin id="298" dir="0" index="2" bw="2" slack="0"/>
<pin id="299" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="zext_ln7_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="4" slack="0"/>
<pin id="305" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="add_ln7_1_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="2" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7_1/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="icmp_ln7_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="2" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="icmp_ln7_1_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="2" slack="1"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7_1/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="trunc_ln12_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="2"/>
<pin id="328" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln12/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="icmp_ln13_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="4" slack="0"/>
<pin id="331" dir="0" index="1" bw="4" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="i_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="4" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_a_01_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="128" slack="0"/>
<pin id="343" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_a_01/5 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_a_172_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="128" slack="0"/>
<pin id="348" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_a_172/5 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_a_23_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="128" slack="0"/>
<pin id="353" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_a_23/5 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_a_34_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="128" slack="0"/>
<pin id="357" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_a_34/5 "/>
</bind>
</comp>

<comp id="359" class="1004" name="zext_ln17_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="4" slack="1"/>
<pin id="361" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/5 "/>
</bind>
</comp>

<comp id="364" class="1004" name="xor_ln17_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="4" slack="1"/>
<pin id="366" dir="0" index="1" bw="4" slack="0"/>
<pin id="367" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln17/5 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln17_1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="4" slack="0"/>
<pin id="372" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_1/5 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_6_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="64" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="0" index="2" bw="4" slack="2"/>
<pin id="379" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="384" class="1004" name="sext_ln17_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="4" slack="1"/>
<pin id="386" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln17/6 "/>
</bind>
</comp>

<comp id="387" class="1004" name="zext_ln17_2_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="4" slack="0"/>
<pin id="389" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_2/6 "/>
</bind>
</comp>

<comp id="392" class="1004" name="icmp_ln22_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="4" slack="0"/>
<pin id="394" dir="0" index="1" bw="4" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/8 "/>
</bind>
</comp>

<comp id="398" class="1004" name="k_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="4" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/8 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_a_1_05_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="128" slack="0"/>
<pin id="406" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_a_1_05/8 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_a_1_16_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="128" slack="0"/>
<pin id="410" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_a_1_16/8 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_a_1_27_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="128" slack="0"/>
<pin id="414" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_a_1_27/8 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_a_1_38_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="128" slack="0"/>
<pin id="418" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_a_1_38/8 "/>
</bind>
</comp>

<comp id="420" class="1004" name="zext_ln25_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="4" slack="0"/>
<pin id="422" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/8 "/>
</bind>
</comp>

<comp id="424" class="1004" name="icmp_ln25_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="5" slack="0"/>
<pin id="426" dir="0" index="1" bw="5" slack="0"/>
<pin id="427" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/9 "/>
</bind>
</comp>

<comp id="430" class="1004" name="add_ln25_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="5" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/9 "/>
</bind>
</comp>

<comp id="436" class="1004" name="i_1_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="3" slack="0"/>
<pin id="439" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/9 "/>
</bind>
</comp>

<comp id="442" class="1004" name="icmp_ln26_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="3" slack="0"/>
<pin id="444" dir="0" index="1" bw="3" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/9 "/>
</bind>
</comp>

<comp id="448" class="1004" name="select_ln28_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="0" index="2" bw="3" slack="0"/>
<pin id="452" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/9 "/>
</bind>
</comp>

<comp id="456" class="1004" name="select_ln28_1_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="3" slack="0"/>
<pin id="459" dir="0" index="2" bw="3" slack="0"/>
<pin id="460" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_1/9 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_7_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="6" slack="0"/>
<pin id="466" dir="0" index="1" bw="3" slack="0"/>
<pin id="467" dir="0" index="2" bw="1" slack="0"/>
<pin id="468" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/9 "/>
</bind>
</comp>

<comp id="472" class="1004" name="zext_ln28_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="6" slack="0"/>
<pin id="474" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/9 "/>
</bind>
</comp>

<comp id="476" class="1004" name="add_ln28_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="6" slack="0"/>
<pin id="478" dir="0" index="1" bw="4" slack="1"/>
<pin id="479" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_1/9 "/>
</bind>
</comp>

<comp id="481" class="1004" name="zext_ln28_1_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="7" slack="0"/>
<pin id="483" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/9 "/>
</bind>
</comp>

<comp id="486" class="1004" name="trunc_ln28_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="3" slack="0"/>
<pin id="488" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/9 "/>
</bind>
</comp>

<comp id="490" class="1004" name="j_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="3" slack="0"/>
<pin id="493" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/9 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_8_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="5" slack="0"/>
<pin id="498" dir="0" index="1" bw="3" slack="1"/>
<pin id="499" dir="0" index="2" bw="1" slack="0"/>
<pin id="500" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/10 "/>
</bind>
</comp>

<comp id="503" class="1004" name="zext_ln26_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="5" slack="0"/>
<pin id="505" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/10 "/>
</bind>
</comp>

<comp id="507" class="1004" name="zext_ln28_2_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="3" slack="1"/>
<pin id="509" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_2/10 "/>
</bind>
</comp>

<comp id="510" class="1004" name="add_ln28_2_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="5" slack="0"/>
<pin id="512" dir="0" index="1" bw="3" slack="0"/>
<pin id="513" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_2/10 "/>
</bind>
</comp>

<comp id="516" class="1004" name="zext_ln28_3_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="6" slack="0"/>
<pin id="518" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_3/10 "/>
</bind>
</comp>

<comp id="521" class="1004" name="tmp_2_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="0"/>
<pin id="523" dir="0" index="1" bw="32" slack="2"/>
<pin id="524" dir="0" index="2" bw="32" slack="2"/>
<pin id="525" dir="0" index="3" bw="32" slack="2"/>
<pin id="526" dir="0" index="4" bw="32" slack="2"/>
<pin id="527" dir="0" index="5" bw="2" slack="1"/>
<pin id="528" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/10 "/>
</bind>
</comp>

<comp id="530" class="1004" name="mul_ln28_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="1"/>
<pin id="532" dir="0" index="1" bw="32" slack="1"/>
<pin id="533" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28/11 "/>
</bind>
</comp>

<comp id="534" class="1004" name="add_ln28_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="1"/>
<pin id="536" dir="0" index="1" bw="32" slack="0"/>
<pin id="537" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/12 "/>
</bind>
</comp>

<comp id="540" class="1005" name="it_read_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="2"/>
<pin id="542" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="it_read "/>
</bind>
</comp>

<comp id="545" class="1005" name="add_ln7_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="2" slack="0"/>
<pin id="547" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln7 "/>
</bind>
</comp>

<comp id="550" class="1005" name="add_ln7_1_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="2" slack="0"/>
<pin id="552" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln7_1 "/>
</bind>
</comp>

<comp id="555" class="1005" name="icmp_ln7_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="1"/>
<pin id="557" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln7 "/>
</bind>
</comp>

<comp id="559" class="1005" name="icmp_ln7_1_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="1"/>
<pin id="561" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln7_1 "/>
</bind>
</comp>

<comp id="563" class="1005" name="trunc_ln12_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="1"/>
<pin id="565" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln12 "/>
</bind>
</comp>

<comp id="567" class="1005" name="icmp_ln13_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="1"/>
<pin id="569" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="571" class="1005" name="i_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="4" slack="0"/>
<pin id="573" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="576" class="1005" name="tmp_a_23_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="1"/>
<pin id="578" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_a_23 "/>
</bind>
</comp>

<comp id="581" class="1005" name="tmp_a_34_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="1"/>
<pin id="583" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_a_34 "/>
</bind>
</comp>

<comp id="586" class="1005" name="xor_ln17_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="4" slack="1"/>
<pin id="588" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln17 "/>
</bind>
</comp>

<comp id="591" class="1005" name="icmp_ln22_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="1"/>
<pin id="593" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln22 "/>
</bind>
</comp>

<comp id="595" class="1005" name="k_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="4" slack="0"/>
<pin id="597" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="600" class="1005" name="tmp_a_1_05_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="2"/>
<pin id="602" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_a_1_05 "/>
</bind>
</comp>

<comp id="605" class="1005" name="tmp_a_1_16_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="2"/>
<pin id="607" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_a_1_16 "/>
</bind>
</comp>

<comp id="610" class="1005" name="tmp_a_1_27_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="2"/>
<pin id="612" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_a_1_27 "/>
</bind>
</comp>

<comp id="615" class="1005" name="tmp_a_1_38_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="2"/>
<pin id="617" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_a_1_38 "/>
</bind>
</comp>

<comp id="620" class="1005" name="zext_ln25_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="7" slack="1"/>
<pin id="622" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln25 "/>
</bind>
</comp>

<comp id="625" class="1005" name="icmp_ln25_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="1"/>
<pin id="627" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25 "/>
</bind>
</comp>

<comp id="629" class="1005" name="add_ln25_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="5" slack="0"/>
<pin id="631" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln25 "/>
</bind>
</comp>

<comp id="634" class="1005" name="select_ln28_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="3" slack="1"/>
<pin id="636" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28 "/>
</bind>
</comp>

<comp id="639" class="1005" name="select_ln28_1_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="3" slack="0"/>
<pin id="641" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln28_1 "/>
</bind>
</comp>

<comp id="645" class="1005" name="A_addr_4_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="5" slack="1"/>
<pin id="647" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_4 "/>
</bind>
</comp>

<comp id="650" class="1005" name="trunc_ln28_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="2" slack="1"/>
<pin id="652" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln28 "/>
</bind>
</comp>

<comp id="655" class="1005" name="j_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="3" slack="0"/>
<pin id="657" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="660" class="1005" name="AB_addr_2_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="4" slack="1"/>
<pin id="662" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="AB_addr_2 "/>
</bind>
</comp>

<comp id="666" class="1005" name="A_load_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="1"/>
<pin id="668" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="671" class="1005" name="tmp_2_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="1"/>
<pin id="673" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="676" class="1005" name="mul_ln28_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="1"/>
<pin id="678" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="110"><net_src comp="34" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="119"><net_src comp="62" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="4" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="122"><net_src comp="8" pin="0"/><net_sink comp="112" pin=3"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="112" pin=4"/></net>

<net id="131"><net_src comp="62" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="12" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="133"><net_src comp="14" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="134"><net_src comp="16" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="135"><net_src comp="18" pin="0"/><net_sink comp="124" pin=4"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="46" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="26" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="149"><net_src comp="136" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="155"><net_src comp="20" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="46" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="20" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="46" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="150" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="157" pin="3"/><net_sink comp="164" pin=2"/></net>

<net id="180"><net_src comp="20" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="46" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="20" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="46" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="175" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="190"><net_src comp="182" pin="3"/><net_sink comp="164" pin=2"/></net>

<net id="196"><net_src comp="20" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="46" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="191" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="204"><net_src comp="0" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="46" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="213"><net_src comp="36" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="214" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="225"><net_src comp="36" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="222" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="54" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="233" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="244"><net_src comp="237" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="248"><net_src comp="54" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="245" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="82" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="256" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="84" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="267" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="84" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="278" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="293"><net_src comp="214" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="38" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="300"><net_src comp="44" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="210" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="226" pin="4"/><net_sink comp="295" pin=2"/></net>

<net id="306"><net_src comp="295" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="312"><net_src comp="226" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="38" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="226" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="48" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="210" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="48" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="333"><net_src comp="237" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="56" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="237" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="60" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="344"><net_src comp="112" pin="5"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="349"><net_src comp="112" pin="5"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="164" pin=4"/></net>

<net id="354"><net_src comp="112" pin="5"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="112" pin="5"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="233" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="368"><net_src comp="233" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="56" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="373"><net_src comp="364" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="380"><net_src comp="74" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="76" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="233" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="383"><net_src comp="375" pin="3"/><net_sink comp="175" pin=2"/></net>

<net id="390"><net_src comp="384" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="396"><net_src comp="249" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="56" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="249" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="60" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="407"><net_src comp="124" pin="5"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="124" pin="5"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="124" pin="5"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="124" pin="5"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="249" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="428"><net_src comp="260" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="86" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="260" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="88" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="90" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="271" pin="4"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="282" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="92" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="453"><net_src comp="442" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="84" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="282" pin="4"/><net_sink comp="448" pin=2"/></net>

<net id="461"><net_src comp="442" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="436" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="463"><net_src comp="271" pin="4"/><net_sink comp="456" pin=2"/></net>

<net id="469"><net_src comp="94" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="456" pin="3"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="84" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="475"><net_src comp="464" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="472" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="484"><net_src comp="476" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="489"><net_src comp="448" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="494"><net_src comp="90" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="448" pin="3"/><net_sink comp="490" pin=1"/></net>

<net id="501"><net_src comp="96" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="36" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="506"><net_src comp="496" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="514"><net_src comp="503" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="507" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="519"><net_src comp="510" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="529"><net_src comp="98" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="538"><net_src comp="143" pin="3"/><net_sink comp="534" pin=1"/></net>

<net id="539"><net_src comp="534" pin="2"/><net_sink comp="143" pin=4"/></net>

<net id="543"><net_src comp="106" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="548"><net_src comp="289" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="553"><net_src comp="308" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="558"><net_src comp="314" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="562"><net_src comp="320" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="566"><net_src comp="326" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="570"><net_src comp="329" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="574"><net_src comp="335" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="579"><net_src comp="351" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="584"><net_src comp="355" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="164" pin=4"/></net>

<net id="589"><net_src comp="364" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="594"><net_src comp="392" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="598"><net_src comp="398" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="603"><net_src comp="404" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="608"><net_src comp="408" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="521" pin=2"/></net>

<net id="613"><net_src comp="412" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="521" pin=3"/></net>

<net id="618"><net_src comp="416" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="521" pin=4"/></net>

<net id="623"><net_src comp="420" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="628"><net_src comp="424" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="632"><net_src comp="430" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="637"><net_src comp="448" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="642"><net_src comp="456" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="644"><net_src comp="639" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="648"><net_src comp="191" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="653"><net_src comp="486" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="521" pin=5"/></net>

<net id="658"><net_src comp="490" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="663"><net_src comp="199" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="665"><net_src comp="660" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="669"><net_src comp="164" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="674"><net_src comp="521" pin="6"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="679"><net_src comp="530" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="534" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: AB | {3 12 }
	Port: A | {5 6 }
 - Input state : 
	Port: Loop_memset_AB_proc8 : AB | {11 12 }
	Port: Loop_memset_AB_proc8 : it | {1 }
	Port: Loop_memset_AB_proc8 : Arows_V_a_0 | {5 }
	Port: Loop_memset_AB_proc8 : Arows_V_a_1 | {5 }
	Port: Loop_memset_AB_proc8 : Arows_V_a_2 | {5 }
	Port: Loop_memset_AB_proc8 : Arows_V_a_3 | {5 }
	Port: Loop_memset_AB_proc8 : Bcols_V_a_0 | {8 }
	Port: Loop_memset_AB_proc8 : Bcols_V_a_1 | {8 }
	Port: Loop_memset_AB_proc8 : Bcols_V_a_2 | {8 }
	Port: Loop_memset_AB_proc8 : Bcols_V_a_3 | {8 }
	Port: Loop_memset_AB_proc8 : A | {9 10 }
  - Chain level:
	State 1
	State 2
		add_ln7 : 1
	State 3
		tmp_5 : 1
		zext_ln7 : 2
		AB_addr : 3
		add_ln7_1 : 1
		store_ln7 : 4
		icmp_ln7 : 1
		br_ln7 : 2
		br_ln7 : 1
		br_ln12 : 1
	State 4
		icmp_ln13 : 1
		i : 1
		br_ln13 : 2
	State 5
		A_addr : 1
		A_addr_1 : 1
		store_ln17 : 2
		store_ln17 : 2
	State 6
		A_addr_2 : 1
		zext_ln17_2 : 1
		A_addr_3 : 2
		store_ln17 : 2
		store_ln17 : 3
		empty_40 : 1
	State 7
	State 8
		icmp_ln22 : 1
		k : 1
		br_ln22 : 2
		zext_ln25 : 1
	State 9
		icmp_ln25 : 1
		add_ln25 : 1
		br_ln25 : 2
		i_1 : 1
		icmp_ln26 : 1
		select_ln28 : 2
		select_ln28_1 : 2
		tmp_7 : 3
		zext_ln28 : 4
		add_ln28_1 : 5
		zext_ln28_1 : 6
		A_addr_4 : 7
		A_load : 8
		trunc_ln28 : 3
		j : 3
	State 10
		zext_ln26 : 1
		add_ln28_2 : 2
		zext_ln28_3 : 3
		AB_addr_2 : 4
	State 11
	State 12
		add_ln28 : 1
		store_ln28 : 2
		empty_45 : 1
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln7_fu_289    |    0    |    0    |    10   |
|          |   add_ln7_1_fu_308   |    0    |    0    |    10   |
|          |       i_fu_335       |    0    |    0    |    13   |
|          |       k_fu_398       |    0    |    0    |    13   |
|    add   |    add_ln25_fu_430   |    0    |    0    |    15   |
|          |      i_1_fu_436      |    0    |    0    |    12   |
|          |   add_ln28_1_fu_476  |    0    |    0    |    15   |
|          |       j_fu_490       |    0    |    0    |    12   |
|          |   add_ln28_2_fu_510  |    0    |    0    |    15   |
|          |    add_ln28_fu_534   |    0    |    0    |    39   |
|----------|----------------------|---------|---------|---------|
|          |    icmp_ln7_fu_314   |    0    |    0    |    8    |
|          |   icmp_ln7_1_fu_320  |    0    |    0    |    8    |
|   icmp   |   icmp_ln13_fu_329   |    0    |    0    |    9    |
|          |   icmp_ln22_fu_392   |    0    |    0    |    9    |
|          |   icmp_ln25_fu_424   |    0    |    0    |    11   |
|          |   icmp_ln26_fu_442   |    0    |    0    |    9    |
|----------|----------------------|---------|---------|---------|
|    mul   |    mul_ln28_fu_530   |    3    |    0    |    20   |
|----------|----------------------|---------|---------|---------|
|    mux   |     tmp_2_fu_521     |    0    |    0    |    21   |
|----------|----------------------|---------|---------|---------|
|  select  |  select_ln28_fu_448  |    0    |    0    |    3    |
|          | select_ln28_1_fu_456 |    0    |    0    |    3    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln17_fu_364   |    0    |    0    |    4    |
|----------|----------------------|---------|---------|---------|
|          |  it_read_read_fu_106 |    0    |    0    |    0    |
|   read   | empty_39_read_fu_112 |    0    |    0    |    0    |
|          | empty_43_read_fu_124 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_5_fu_295     |    0    |    0    |    0    |
|bitconcatenate|     tmp_6_fu_375     |    0    |    0    |    0    |
|          |     tmp_7_fu_464     |    0    |    0    |    0    |
|          |     tmp_8_fu_496     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    zext_ln7_fu_303   |    0    |    0    |    0    |
|          |   zext_ln17_fu_359   |    0    |    0    |    0    |
|          |  zext_ln17_1_fu_370  |    0    |    0    |    0    |
|          |  zext_ln17_2_fu_387  |    0    |    0    |    0    |
|   zext   |   zext_ln25_fu_420   |    0    |    0    |    0    |
|          |   zext_ln28_fu_472   |    0    |    0    |    0    |
|          |  zext_ln28_1_fu_481  |    0    |    0    |    0    |
|          |   zext_ln26_fu_503   |    0    |    0    |    0    |
|          |  zext_ln28_2_fu_507  |    0    |    0    |    0    |
|          |  zext_ln28_3_fu_516  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln12_fu_326  |    0    |    0    |    0    |
|          |   trunc_ln28_fu_486  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    tmp_a_01_fu_341   |    0    |    0    |    0    |
|          |   tmp_a_172_fu_346   |    0    |    0    |    0    |
|          |    tmp_a_23_fu_351   |    0    |    0    |    0    |
|extractvalue|    tmp_a_34_fu_355   |    0    |    0    |    0    |
|          |   tmp_a_1_05_fu_404  |    0    |    0    |    0    |
|          |   tmp_a_1_16_fu_408  |    0    |    0    |    0    |
|          |   tmp_a_1_27_fu_412  |    0    |    0    |    0    |
|          |   tmp_a_1_38_fu_416  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   sext   |   sext_ln17_fu_384   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    3    |    0    |   259   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   AB_addr_2_reg_660  |    4   |
|   A_addr_4_reg_645   |    5   |
|    A_load_reg_666    |   32   |
|   add_ln25_reg_629   |    5   |
|   add_ln7_1_reg_550  |    2   |
|    add_ln7_reg_545   |    2   |
|     i1_0_reg_267     |    3   |
|      i_0_reg_233     |    4   |
|       i_reg_571      |    4   |
|   icmp_ln13_reg_567  |    1   |
|   icmp_ln22_reg_591  |    1   |
|   icmp_ln25_reg_625  |    1   |
|  icmp_ln7_1_reg_559  |    1   |
|   icmp_ln7_reg_555   |    1   |
|indvar_flatten_reg_256|    5   |
|    it_read_reg_540   |   32   |
|     j2_0_reg_278     |    3   |
|       j_reg_655      |    3   |
|      k_0_reg_245     |    4   |
|       k_reg_595      |    4   |
|   mul_ln28_reg_676   |   32   |
|   phi_ln7_1_reg_222  |    2   |
|    phi_ln7_reg_210   |    2   |
| select_ln28_1_reg_639|    3   |
|  select_ln28_reg_634 |    3   |
|     tmp_2_reg_671    |   32   |
|  tmp_a_1_05_reg_600  |   32   |
|  tmp_a_1_16_reg_605  |   32   |
|  tmp_a_1_27_reg_610  |   32   |
|  tmp_a_1_38_reg_615  |   32   |
|   tmp_a_23_reg_576   |   32   |
|   tmp_a_34_reg_581   |   32   |
|  trunc_ln12_reg_563  |    1   |
|  trunc_ln28_reg_650  |    2   |
|   xor_ln17_reg_586   |    4   |
|   zext_ln25_reg_620  |    7   |
+----------------------+--------+
|         Total        |   397  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_143 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_164 |  p0  |   4  |   5  |   20   ||    21   |
| grp_access_fu_164 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_164 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_164 |  p4  |   2  |   5  |   10   ||    9    |
|  phi_ln7_reg_210  |  p0  |   2  |   2  |    4   ||    9    |
|    i_0_reg_233    |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   114  || 12.4745 ||    75   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   259  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   75   |
|  Register |    -   |    -   |   397  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   12   |   397  |   334  |
+-----------+--------+--------+--------+--------+
