// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module bin_conv (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        wt_mem_V_6_address0,
        wt_mem_V_6_ce0,
        wt_mem_V_6_q0,
        nc_V,
        dmem_V_6_address0,
        dmem_V_6_ce0,
        dmem_V_6_we0,
        dmem_V_6_d0,
        dmem_V_6_q0,
        d_i_idx_V,
        d_o_idx_V,
        n_inputs,
        o_index_V_6,
        new_batch_V,
        width_mode_V,
        norm_mode_V
);

parameter    ap_ST_fsm_state1 = 132'd1;
parameter    ap_ST_fsm_state2 = 132'd2;
parameter    ap_ST_fsm_state3 = 132'd4;
parameter    ap_ST_fsm_state4 = 132'd8;
parameter    ap_ST_fsm_state5 = 132'd16;
parameter    ap_ST_fsm_state6 = 132'd32;
parameter    ap_ST_fsm_state7 = 132'd64;
parameter    ap_ST_fsm_state8 = 132'd128;
parameter    ap_ST_fsm_state9 = 132'd256;
parameter    ap_ST_fsm_state10 = 132'd512;
parameter    ap_ST_fsm_state11 = 132'd1024;
parameter    ap_ST_fsm_state12 = 132'd2048;
parameter    ap_ST_fsm_state13 = 132'd4096;
parameter    ap_ST_fsm_state14 = 132'd8192;
parameter    ap_ST_fsm_state15 = 132'd16384;
parameter    ap_ST_fsm_state16 = 132'd32768;
parameter    ap_ST_fsm_state17 = 132'd65536;
parameter    ap_ST_fsm_state18 = 132'd131072;
parameter    ap_ST_fsm_state19 = 132'd262144;
parameter    ap_ST_fsm_state20 = 132'd524288;
parameter    ap_ST_fsm_state21 = 132'd1048576;
parameter    ap_ST_fsm_state22 = 132'd2097152;
parameter    ap_ST_fsm_state23 = 132'd4194304;
parameter    ap_ST_fsm_state24 = 132'd8388608;
parameter    ap_ST_fsm_state25 = 132'd16777216;
parameter    ap_ST_fsm_state26 = 132'd33554432;
parameter    ap_ST_fsm_state27 = 132'd67108864;
parameter    ap_ST_fsm_state28 = 132'd134217728;
parameter    ap_ST_fsm_state29 = 132'd268435456;
parameter    ap_ST_fsm_state30 = 132'd536870912;
parameter    ap_ST_fsm_state31 = 132'd1073741824;
parameter    ap_ST_fsm_state32 = 132'd2147483648;
parameter    ap_ST_fsm_state33 = 132'd4294967296;
parameter    ap_ST_fsm_state34 = 132'd8589934592;
parameter    ap_ST_fsm_state35 = 132'd17179869184;
parameter    ap_ST_fsm_state36 = 132'd34359738368;
parameter    ap_ST_fsm_state37 = 132'd68719476736;
parameter    ap_ST_fsm_state38 = 132'd137438953472;
parameter    ap_ST_fsm_state39 = 132'd274877906944;
parameter    ap_ST_fsm_state40 = 132'd549755813888;
parameter    ap_ST_fsm_state41 = 132'd1099511627776;
parameter    ap_ST_fsm_state42 = 132'd2199023255552;
parameter    ap_ST_fsm_state43 = 132'd4398046511104;
parameter    ap_ST_fsm_state44 = 132'd8796093022208;
parameter    ap_ST_fsm_state45 = 132'd17592186044416;
parameter    ap_ST_fsm_state46 = 132'd35184372088832;
parameter    ap_ST_fsm_state47 = 132'd70368744177664;
parameter    ap_ST_fsm_state48 = 132'd140737488355328;
parameter    ap_ST_fsm_state49 = 132'd281474976710656;
parameter    ap_ST_fsm_state50 = 132'd562949953421312;
parameter    ap_ST_fsm_state51 = 132'd1125899906842624;
parameter    ap_ST_fsm_state52 = 132'd2251799813685248;
parameter    ap_ST_fsm_state53 = 132'd4503599627370496;
parameter    ap_ST_fsm_state54 = 132'd9007199254740992;
parameter    ap_ST_fsm_state55 = 132'd18014398509481984;
parameter    ap_ST_fsm_state56 = 132'd36028797018963968;
parameter    ap_ST_fsm_state57 = 132'd72057594037927936;
parameter    ap_ST_fsm_state58 = 132'd144115188075855872;
parameter    ap_ST_fsm_state59 = 132'd288230376151711744;
parameter    ap_ST_fsm_state60 = 132'd576460752303423488;
parameter    ap_ST_fsm_state61 = 132'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 132'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 132'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 132'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 132'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 132'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 132'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 132'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 132'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 132'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 132'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 132'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 132'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 132'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 132'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 132'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 132'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 132'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 132'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 132'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 132'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 132'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 132'd4835703278458516698824704;
parameter    ap_ST_fsm_state84 = 132'd9671406556917033397649408;
parameter    ap_ST_fsm_state85 = 132'd19342813113834066795298816;
parameter    ap_ST_fsm_state86 = 132'd38685626227668133590597632;
parameter    ap_ST_fsm_state87 = 132'd77371252455336267181195264;
parameter    ap_ST_fsm_state88 = 132'd154742504910672534362390528;
parameter    ap_ST_fsm_state89 = 132'd309485009821345068724781056;
parameter    ap_ST_fsm_state90 = 132'd618970019642690137449562112;
parameter    ap_ST_fsm_state91 = 132'd1237940039285380274899124224;
parameter    ap_ST_fsm_state92 = 132'd2475880078570760549798248448;
parameter    ap_ST_fsm_state93 = 132'd4951760157141521099596496896;
parameter    ap_ST_fsm_state94 = 132'd9903520314283042199192993792;
parameter    ap_ST_fsm_state95 = 132'd19807040628566084398385987584;
parameter    ap_ST_fsm_state96 = 132'd39614081257132168796771975168;
parameter    ap_ST_fsm_state97 = 132'd79228162514264337593543950336;
parameter    ap_ST_fsm_state98 = 132'd158456325028528675187087900672;
parameter    ap_ST_fsm_state99 = 132'd316912650057057350374175801344;
parameter    ap_ST_fsm_state100 = 132'd633825300114114700748351602688;
parameter    ap_ST_fsm_state101 = 132'd1267650600228229401496703205376;
parameter    ap_ST_fsm_state102 = 132'd2535301200456458802993406410752;
parameter    ap_ST_fsm_state103 = 132'd5070602400912917605986812821504;
parameter    ap_ST_fsm_state104 = 132'd10141204801825835211973625643008;
parameter    ap_ST_fsm_state105 = 132'd20282409603651670423947251286016;
parameter    ap_ST_fsm_state106 = 132'd40564819207303340847894502572032;
parameter    ap_ST_fsm_state107 = 132'd81129638414606681695789005144064;
parameter    ap_ST_fsm_state108 = 132'd162259276829213363391578010288128;
parameter    ap_ST_fsm_state109 = 132'd324518553658426726783156020576256;
parameter    ap_ST_fsm_state110 = 132'd649037107316853453566312041152512;
parameter    ap_ST_fsm_state111 = 132'd1298074214633706907132624082305024;
parameter    ap_ST_fsm_state112 = 132'd2596148429267413814265248164610048;
parameter    ap_ST_fsm_state113 = 132'd5192296858534827628530496329220096;
parameter    ap_ST_fsm_state114 = 132'd10384593717069655257060992658440192;
parameter    ap_ST_fsm_state115 = 132'd20769187434139310514121985316880384;
parameter    ap_ST_fsm_state116 = 132'd41538374868278621028243970633760768;
parameter    ap_ST_fsm_state117 = 132'd83076749736557242056487941267521536;
parameter    ap_ST_fsm_state118 = 132'd166153499473114484112975882535043072;
parameter    ap_ST_fsm_state119 = 132'd332306998946228968225951765070086144;
parameter    ap_ST_fsm_state120 = 132'd664613997892457936451903530140172288;
parameter    ap_ST_fsm_state121 = 132'd1329227995784915872903807060280344576;
parameter    ap_ST_fsm_state122 = 132'd2658455991569831745807614120560689152;
parameter    ap_ST_fsm_state123 = 132'd5316911983139663491615228241121378304;
parameter    ap_ST_fsm_state124 = 132'd10633823966279326983230456482242756608;
parameter    ap_ST_fsm_state125 = 132'd21267647932558653966460912964485513216;
parameter    ap_ST_fsm_state126 = 132'd42535295865117307932921825928971026432;
parameter    ap_ST_fsm_state127 = 132'd85070591730234615865843651857942052864;
parameter    ap_ST_fsm_state128 = 132'd170141183460469231731687303715884105728;
parameter    ap_ST_fsm_state129 = 132'd340282366920938463463374607431768211456;
parameter    ap_ST_fsm_state130 = 132'd680564733841876926926749214863536422912;
parameter    ap_ST_fsm_state131 = 132'd1361129467683753853853498429727072845824;
parameter    ap_ST_fsm_state132 = 132'd2722258935367507707706996859454145691648;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [12:0] wt_mem_V_6_address0;
output   wt_mem_V_6_ce0;
input  [63:0] wt_mem_V_6_q0;
input  [15:0] nc_V;
output  [11:0] dmem_V_6_address0;
output   dmem_V_6_ce0;
output   dmem_V_6_we0;
output  [63:0] dmem_V_6_d0;
input  [63:0] dmem_V_6_q0;
input  [0:0] d_i_idx_V;
input  [0:0] d_o_idx_V;
input  [15:0] n_inputs;
input  [15:0] o_index_V_6;
input  [0:0] new_batch_V;
input  [1:0] width_mode_V;
input  [1:0] norm_mode_V;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg wt_mem_V_6_ce0;
reg[11:0] dmem_V_6_address0;
reg dmem_V_6_ce0;
reg dmem_V_6_we0;

(* fsm_encoding = "none" *) reg   [131:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [15:0] wt_addr_V;
reg   [2:0] wt_offset_V;
reg   [63:0] outword_V;
wire   [2:0] log_slice_V_fu_2758_p1;
reg   [2:0] log_slice_V_reg_6330;
wire   [2:0] log_width_V_fu_2763_p2;
reg   [2:0] log_width_V_reg_6336;
wire   [4:0] words_per_image_V_fu_2781_p2;
reg   [4:0] words_per_image_V_reg_6341;
reg   [14:0] trunc_ln_reg_6352;
wire   [4:0] zext_ln198_fu_2797_p1;
reg   [4:0] zext_ln198_reg_6357;
wire   [11:0] images_per_phase_fu_2817_p2;
reg   [11:0] images_per_phase_reg_6362;
reg   [0:0] tmp_69_reg_6368;
wire   [0:0] icmp_ln879_15_fu_2920_p2;
reg   [0:0] icmp_ln879_15_reg_6373;
wire   [0:0] icmp_ln879_16_fu_2926_p2;
reg   [0:0] icmp_ln879_16_reg_6378;
wire   [0:0] icmp_ln879_17_fu_2946_p2;
reg   [0:0] icmp_ln879_17_reg_6383;
wire   [0:0] icmp_ln879_18_fu_2968_p2;
reg   [0:0] icmp_ln879_18_reg_6388;
wire   [0:0] icmp_ln879_19_fu_2984_p2;
reg   [0:0] icmp_ln879_19_reg_6393;
wire   [0:0] icmp_ln879_20_fu_3004_p2;
reg   [0:0] icmp_ln879_20_reg_6398;
wire   [0:0] icmp_ln879_21_fu_3016_p2;
reg   [0:0] icmp_ln879_21_reg_6403;
wire   [0:0] icmp_ln879_22_fu_3032_p2;
reg   [0:0] icmp_ln879_22_reg_6408;
wire   [0:0] icmp_ln879_29_fu_3048_p2;
reg   [0:0] icmp_ln879_29_reg_6413;
wire   [0:0] icmp_ln879_30_fu_3058_p2;
reg   [0:0] icmp_ln879_30_reg_6418;
wire   [0:0] icmp_ln879_31_fu_3070_p2;
reg   [0:0] icmp_ln879_31_reg_6423;
wire   [5:0] i_V_fu_3088_p2;
reg   [5:0] i_V_reg_6431;
wire    ap_CS_fsm_state5;
wire   [11:0] tmp_108_fu_3094_p3;
reg   [11:0] tmp_108_reg_6436;
wire   [0:0] icmp_ln887_fu_3082_p2;
wire   [7:0] zext_ln209_fu_3122_p1;
reg   [7:0] zext_ln209_reg_6514;
wire   [2:0] zext_ln700_fu_3132_p1;
reg   [2:0] zext_ln700_reg_6519;
wire   [9:0] trunc_ln700_fu_3136_p1;
reg   [9:0] trunc_ln700_reg_6524;
wire   [6:0] add_ln1599_fu_3142_p2;
reg   [6:0] add_ln1599_reg_6529;
wire   [13:0] zext_ln1352_fu_4025_p1;
reg   [13:0] zext_ln1352_reg_6537;
wire    ap_CS_fsm_state37;
wire   [0:0] icmp_ln887_19_fu_4020_p2;
wire   [13:0] zext_ln1352_2_fu_4029_p1;
reg   [13:0] zext_ln1352_2_reg_6542;
wire   [5:0] zext_ln180_fu_4032_p1;
reg   [5:0] zext_ln180_reg_6547;
wire   [6:0] count_V_fu_4040_p2;
reg   [6:0] count_V_reg_6876;
wire    ap_CS_fsm_state38;
wire   [0:0] icmp_ln879_23_fu_4046_p2;
reg   [0:0] icmp_ln879_23_reg_6881;
wire   [0:0] icmp_ln265_fu_4035_p2;
reg   [15:0] wt_addr_V_load_reg_6885;
wire   [13:0] trunc_ln215_fu_4056_p1;
reg   [13:0] trunc_ln215_reg_6890;
reg   [2:0] wt_offset_V_load_reg_6895;
wire   [9:0] p_V_fu_4064_p2;
wire   [1:0] m_V_fu_4079_p2;
reg   [1:0] m_V_reg_6911;
wire    ap_CS_fsm_state39;
wire   [12:0] add_ln808_1_fu_4085_p2;
reg   [12:0] add_ln808_1_reg_6916;
wire   [0:0] icmp_ln887_20_fu_4073_p2;
wire   [0:0] trunc_ln180_fu_4101_p1;
reg   [0:0] trunc_ln180_reg_6926;
wire   [2:0] add_ln700_10_fu_4110_p2;
wire   [0:0] icmp_ln879_26_fu_4105_p2;
wire   [1:0] m_V_4_fu_4178_p2;
reg   [1:0] m_V_4_reg_6943;
wire    ap_CS_fsm_state42;
wire  signed [5:0] sext_ln180_fu_4206_p1;
reg  signed [5:0] sext_ln180_reg_6948;
wire   [0:0] icmp_ln887_22_fu_4172_p2;
wire   [63:0] p_Val2_18_fu_4214_p3;
reg   [63:0] p_Val2_18_reg_6953;
wire   [0:0] icmp_ln883_1_fu_4222_p2;
reg   [0:0] icmp_ln883_1_reg_6958;
wire   [13:0] grp_fu_6281_p3;
reg   [13:0] add_ln887_reg_6964;
wire   [1:0] kr_V_fu_4237_p2;
reg   [1:0] kr_V_reg_6972;
wire    ap_CS_fsm_state43;
wire   [5:0] sub_ln180_2_fu_4258_p2;
reg   [5:0] sub_ln180_2_reg_6977;
wire   [0:0] icmp_ln887_23_fu_4231_p2;
wire   [4:0] sub_ln555_fu_4280_p2;
reg   [4:0] sub_ln555_reg_6982;
wire   [1:0] kc_V_fu_4292_p2;
wire    ap_CS_fsm_state44;
wire   [1:0] m_V_5_fu_4339_p2;
reg   [1:0] m_V_5_reg_6998;
wire    ap_CS_fsm_state45;
wire   [0:0] icmp_ln887_25_fu_4333_p2;
wire   [5:0] zext_ln316_3_fu_4384_p1;
reg   [5:0] zext_ln316_3_reg_7008;
wire    ap_CS_fsm_state46;
reg   [63:0] word_V_reg_7013;
wire   [3:0] bank_V_2_fu_4394_p2;
reg   [3:0] bank_V_2_reg_7023;
wire    ap_CS_fsm_state47;
wire   [8:0] add_ln180_28_fu_4429_p2;
reg   [8:0] add_ln180_28_reg_7028;
wire   [0:0] icmp_ln887_27_fu_4388_p2;
reg   [7:0] word_buffer_V_addr_1_reg_7033;
reg   [7:0] word_buffer_V_addr_3_reg_7038;
wire   [5:0] shl_ln6_fu_4455_p3;
reg   [5:0] shl_ln6_reg_7043;
wire   [3:0] ret_V_32_fu_4469_p2;
wire    ap_CS_fsm_state48;
wire   [1:0] m_V_6_fu_4614_p2;
reg   [1:0] m_V_6_reg_7061;
wire    ap_CS_fsm_state49;
wire   [1:0] m_V_7_fu_4626_p2;
reg   [1:0] m_V_7_reg_7069;
wire    ap_CS_fsm_state51;
wire   [5:0] zext_ln887_fu_4640_p1;
reg   [5:0] zext_ln887_reg_7074;
wire   [0:0] icmp_ln887_30_fu_4620_p2;
wire   [12:0] sext_ln700_1_cast_fu_4654_p3;
reg   [12:0] sext_ln700_1_cast_reg_7079;
wire   [3:0] bank_V_fu_4668_p2;
reg   [3:0] bank_V_reg_7087;
wire    ap_CS_fsm_state52;
wire   [8:0] add_ln180_32_fu_4703_p2;
reg   [8:0] add_ln180_32_reg_7092;
wire   [0:0] icmp_ln887_32_fu_4662_p2;
wire   [3:0] cc_V_7_fu_4715_p2;
reg   [3:0] cc_V_7_reg_7100;
wire    ap_CS_fsm_state53;
wire   [63:0] zext_ln180_56_fu_4730_p1;
reg   [63:0] zext_ln180_56_reg_7105;
wire   [0:0] icmp_ln887_33_fu_4709_p2;
wire   [6:0] i_V_9_fu_4741_p2;
reg   [6:0] i_V_9_reg_7118;
wire    ap_CS_fsm_state55;
wire   [8:0] zext_ln700_4_fu_4747_p1;
reg   [8:0] zext_ln700_4_reg_7123;
wire   [0:0] icmp_ln887_31_fu_4735_p2;
reg   [10:0] fixed_buffer_V_addr_5_reg_7128;
wire   [7:0] select_ln883_fu_4777_p3;
wire   [7:0] wrd_phase_V_1_fu_4784_p3;
wire   [1:0] m_V_8_fu_4797_p2;
reg   [1:0] m_V_8_reg_7147;
wire    ap_CS_fsm_state56;
wire   [0:0] icmp_ln887_34_fu_4791_p2;
wire   [5:0] s_V_fu_4829_p2;
wire    ap_CS_fsm_state57;
wire   [4:0] w_V_fu_4851_p2;
reg   [4:0] w_V_reg_7165;
wire    ap_CS_fsm_state59;
wire   [10:0] tmp_172_fu_4857_p3;
reg   [10:0] tmp_172_reg_7170;
wire   [0:0] icmp_ln371_fu_4846_p2;
reg   [10:0] fixed_buffer_V_addr_67_reg_7236;
reg   [10:0] fixed_buffer_V_addr_68_reg_7242;
wire   [0:0] ret_V_33_fu_4885_p1;
reg   [0:0] ret_V_33_reg_7266;
wire   [3:0] zext_ln391_fu_4906_p1;
reg   [3:0] zext_ln391_reg_7273;
wire   [4:0] pool_width_V_fu_4914_p2;
reg   [4:0] pool_width_V_reg_7278;
wire   [15:0] mul_ln209_fu_6287_p2;
reg   [15:0] mul_ln209_reg_7283;
wire   [0:0] icmp_ln879_24_fu_4923_p2;
reg   [0:0] icmp_ln879_24_reg_7288;
wire   [0:0] icmp_ln879_25_fu_4928_p2;
reg   [0:0] icmp_ln879_25_reg_7292;
wire   [0:0] icmp_ln883_fu_4933_p2;
reg   [0:0] icmp_ln883_reg_7296;
reg   [0:0] o_bank_idx_V_1_reg_7300;
wire   [15:0] o_bank_offset_V_3_fu_4954_p1;
reg   [15:0] o_bank_offset_V_3_reg_7305;
reg   [10:0] fixed_buffer_V_addr_69_reg_7310;
wire    ap_CS_fsm_state60;
reg   [10:0] fixed_buffer_V_addr_70_reg_7316;
reg   [10:0] fixed_buffer_V_addr_71_reg_7322;
wire    ap_CS_fsm_state61;
reg   [10:0] fixed_buffer_V_addr_72_reg_7328;
reg   [10:0] fixed_buffer_V_addr_73_reg_7334;
wire    ap_CS_fsm_state62;
reg   [10:0] fixed_buffer_V_addr_74_reg_7340;
reg   [10:0] fixed_buffer_V_addr_75_reg_7346;
wire    ap_CS_fsm_state63;
reg   [10:0] fixed_buffer_V_addr_76_reg_7352;
reg   [10:0] fixed_buffer_V_addr_77_reg_7358;
wire    ap_CS_fsm_state64;
reg   [10:0] fixed_buffer_V_addr_78_reg_7364;
reg   [10:0] fixed_buffer_V_addr_79_reg_7370;
wire    ap_CS_fsm_state65;
reg   [10:0] fixed_buffer_V_addr_80_reg_7376;
reg   [10:0] fixed_buffer_V_addr_81_reg_7382;
wire    ap_CS_fsm_state66;
reg   [10:0] fixed_buffer_V_addr_82_reg_7388;
reg   [10:0] fixed_buffer_V_addr_83_reg_7394;
wire    ap_CS_fsm_state67;
reg   [10:0] fixed_buffer_V_addr_84_reg_7400;
reg   [10:0] fixed_buffer_V_addr_85_reg_7406;
wire    ap_CS_fsm_state68;
reg   [10:0] fixed_buffer_V_addr_86_reg_7412;
reg   [10:0] fixed_buffer_V_addr_87_reg_7418;
wire    ap_CS_fsm_state69;
reg   [10:0] fixed_buffer_V_addr_88_reg_7424;
reg   [10:0] fixed_buffer_V_addr_89_reg_7430;
wire    ap_CS_fsm_state70;
reg   [10:0] fixed_buffer_V_addr_90_reg_7436;
reg   [10:0] fixed_buffer_V_addr_91_reg_7442;
wire    ap_CS_fsm_state71;
reg   [10:0] fixed_buffer_V_addr_92_reg_7448;
reg   [10:0] fixed_buffer_V_addr_93_reg_7454;
wire    ap_CS_fsm_state72;
reg   [10:0] fixed_buffer_V_addr_94_reg_7460;
reg   [10:0] fixed_buffer_V_addr_95_reg_7466;
wire    ap_CS_fsm_state73;
reg   [10:0] fixed_buffer_V_addr_96_reg_7472;
reg   [10:0] fixed_buffer_V_addr_97_reg_7478;
wire    ap_CS_fsm_state74;
reg   [10:0] fixed_buffer_V_addr_98_reg_7484;
reg   [10:0] fixed_buffer_V_addr_99_reg_7490;
wire    ap_CS_fsm_state75;
reg   [10:0] fixed_buffer_V_addr_100_reg_7496;
reg   [10:0] fixed_buffer_V_addr_101_reg_7502;
wire    ap_CS_fsm_state76;
reg   [10:0] fixed_buffer_V_addr_102_reg_7508;
reg   [10:0] fixed_buffer_V_addr_103_reg_7514;
wire    ap_CS_fsm_state77;
reg   [10:0] fixed_buffer_V_addr_104_reg_7520;
reg   [10:0] fixed_buffer_V_addr_105_reg_7526;
wire    ap_CS_fsm_state78;
reg   [10:0] fixed_buffer_V_addr_106_reg_7532;
reg   [10:0] fixed_buffer_V_addr_107_reg_7538;
wire    ap_CS_fsm_state79;
reg   [10:0] fixed_buffer_V_addr_108_reg_7544;
reg   [10:0] fixed_buffer_V_addr_109_reg_7550;
wire    ap_CS_fsm_state80;
reg   [10:0] fixed_buffer_V_addr_110_reg_7556;
reg   [10:0] fixed_buffer_V_addr_111_reg_7562;
wire    ap_CS_fsm_state81;
reg   [10:0] fixed_buffer_V_addr_112_reg_7568;
reg   [10:0] fixed_buffer_V_addr_113_reg_7574;
wire    ap_CS_fsm_state82;
reg   [10:0] fixed_buffer_V_addr_114_reg_7580;
reg   [10:0] fixed_buffer_V_addr_115_reg_7586;
wire    ap_CS_fsm_state83;
reg   [10:0] fixed_buffer_V_addr_116_reg_7592;
reg   [10:0] fixed_buffer_V_addr_117_reg_7598;
wire    ap_CS_fsm_state84;
reg   [10:0] fixed_buffer_V_addr_118_reg_7604;
reg   [10:0] fixed_buffer_V_addr_119_reg_7610;
wire    ap_CS_fsm_state85;
reg   [10:0] fixed_buffer_V_addr_120_reg_7616;
reg   [10:0] fixed_buffer_V_addr_121_reg_7622;
wire    ap_CS_fsm_state86;
reg   [10:0] fixed_buffer_V_addr_122_reg_7628;
reg   [10:0] fixed_buffer_V_addr_123_reg_7634;
wire    ap_CS_fsm_state87;
reg   [10:0] fixed_buffer_V_addr_124_reg_7640;
reg   [10:0] fixed_buffer_V_addr_125_reg_7646;
wire    ap_CS_fsm_state88;
reg   [10:0] fixed_buffer_V_addr_126_reg_7652;
reg   [10:0] fixed_buffer_V_addr_127_reg_7658;
wire    ap_CS_fsm_state89;
reg   [10:0] fixed_buffer_V_addr_128_reg_7664;
reg   [10:0] fixed_buffer_V_addr_129_reg_7670;
wire    ap_CS_fsm_state90;
reg   [10:0] fixed_buffer_V_addr_130_reg_7676;
wire   [5:0] zext_ln378_fu_5826_p1;
reg   [5:0] zext_ln378_reg_7682;
wire    ap_CS_fsm_state91;
wire   [12:0] zext_ln379_fu_5851_p1;
reg   [12:0] zext_ln379_reg_7690;
wire    ap_CS_fsm_state92;
wire   [0:0] tmp_73_fu_5830_p3;
wire   [6:0] b_V_fu_5861_p2;
reg   [6:0] b_V_reg_7698;
wire    ap_CS_fsm_state93;
wire   [0:0] icmp_ln887_21_fu_5855_p2;
reg   [5:0] fixed_temp_V_addr_1_reg_7708;
wire   [5:0] i_V_6_fu_5886_p2;
wire   [4:0] w_V_1_fu_5903_p2;
reg   [4:0] w_V_1_reg_7722;
wire    ap_CS_fsm_state127;
(* use_dsp48 = "no" *) wire   [15:0] o_bank_offset_V_fu_5913_p2;
reg   [15:0] o_bank_offset_V_reg_7727;
wire   [0:0] icmp_ln402_fu_5898_p2;
wire   [5:0] r_V_15_fu_5922_p3;
reg   [5:0] r_V_15_reg_7734;
wire   [11:0] zext_ln408_fu_5938_p1;
reg   [11:0] zext_ln408_reg_7739;
wire   [6:0] i_V_5_fu_5948_p2;
reg   [6:0] i_V_5_reg_7747;
wire    ap_CS_fsm_state128;
wire   [0:0] icmp_ln408_fu_5942_p2;
wire   [5:0] i_V_7_fu_6012_p2;
wire    ap_CS_fsm_state130;
wire   [4:0] i_V_8_fu_6093_p2;
wire    ap_CS_fsm_state131;
wire   [15:0] o_bank_offset_V_4_fu_6207_p1;
wire   [0:0] icmp_ln887_24_fu_6087_p2;
wire   [1:0] line_buffer_q0;
reg   [4:0] conv_params_V_address0;
reg    conv_params_V_ce0;
reg    conv_params_V_we0;
wire   [0:0] conv_params_V_d0;
wire   [0:0] conv_params_V_q0;
reg   [10:0] fixed_buffer_V_address0;
reg    fixed_buffer_V_ce0;
reg    fixed_buffer_V_we0;
reg   [11:0] fixed_buffer_V_d0;
wire   [11:0] fixed_buffer_V_q0;
reg   [10:0] fixed_buffer_V_address1;
reg    fixed_buffer_V_ce1;
reg    fixed_buffer_V_we1;
reg   [11:0] fixed_buffer_V_d1;
wire   [11:0] fixed_buffer_V_q1;
reg   [5:0] fixed_temp_V_address0;
reg    fixed_temp_V_ce0;
reg    fixed_temp_V_we0;
wire   [11:0] fixed_temp_V_q0;
reg   [5:0] fixed_temp_V_address1;
reg    fixed_temp_V_ce1;
reg    fixed_temp_V_we1;
reg   [11:0] fixed_temp_V_d1;
wire   [11:0] fixed_temp_V_q1;
reg   [7:0] word_buffer_V_address0;
reg    word_buffer_V_ce0;
reg    word_buffer_V_we0;
reg   [1:0] word_buffer_V_d0;
wire   [1:0] word_buffer_V_q0;
reg   [7:0] word_buffer_V_address1;
reg    word_buffer_V_ce1;
reg    word_buffer_V_we1;
wire   [1:0] word_buffer_V_d1;
wire   [1:0] word_buffer_V_q1;
reg   [7:0] old_word_buffer_V_address0;
reg    old_word_buffer_V_ce0;
reg    old_word_buffer_V_we0;
wire   [1:0] old_word_buffer_V_q0;
reg    old_word_buffer_V_ce1;
wire   [1:0] old_word_buffer_V_q1;
reg   [6:0] conv_out_buffer_V_address0;
reg    conv_out_buffer_V_ce0;
reg    conv_out_buffer_V_we0;
wire   [4:0] conv_out_buffer_V_q0;
reg   [2:0] lb_address0;
reg    lb_ce0;
reg    lb_we0;
reg   [0:0] lb_d0;
wire   [0:0] lb_q0;
reg   [2:0] lb_address1;
reg    lb_ce1;
reg    lb_we1;
reg   [0:0] lb_d1;
reg   [2:0] rb_address0;
reg    rb_ce0;
reg    rb_we0;
reg   [0:0] rb_d0;
wire   [0:0] rb_q0;
reg   [2:0] rb_address1;
reg    rb_ce1;
reg    rb_we1;
reg   [0:0] rb_d1;
wire    grp_process_word_fu_2716_ap_start;
wire    grp_process_word_fu_2716_ap_done;
wire    grp_process_word_fu_2716_ap_idle;
wire    grp_process_word_fu_2716_ap_ready;
wire   [7:0] grp_process_word_fu_2716_word_buffer_m_V_address0;
wire    grp_process_word_fu_2716_word_buffer_m_V_ce0;
wire   [7:0] grp_process_word_fu_2716_word_buffer_m_V_address1;
wire    grp_process_word_fu_2716_word_buffer_m_V_ce1;
wire   [7:0] grp_process_word_fu_2716_old_word_buffer_m_V_address0;
wire    grp_process_word_fu_2716_old_word_buffer_m_V_ce0;
wire   [7:0] grp_process_word_fu_2716_old_word_buffer_m_V_address1;
wire    grp_process_word_fu_2716_old_word_buffer_m_V_ce1;
wire   [2:0] grp_process_word_fu_2716_lb_address0;
wire    grp_process_word_fu_2716_lb_ce0;
wire   [2:0] grp_process_word_fu_2716_rb_address0;
wire    grp_process_word_fu_2716_rb_ce0;
wire   [8:0] grp_process_word_fu_2716_line_buffer_m_V_address0;
wire    grp_process_word_fu_2716_line_buffer_m_V_ce0;
wire    grp_process_word_fu_2716_line_buffer_m_V_we0;
wire   [1:0] grp_process_word_fu_2716_line_buffer_m_V_d0;
wire   [8:0] grp_process_word_fu_2716_line_buffer_m_V_address1;
wire    grp_process_word_fu_2716_line_buffer_m_V_ce1;
wire    grp_process_word_fu_2716_line_buffer_m_V_we1;
wire   [1:0] grp_process_word_fu_2716_line_buffer_m_V_d1;
wire   [4:0] grp_process_word_fu_2716_conv_params_m_V_address0;
wire    grp_process_word_fu_2716_conv_params_m_V_ce0;
wire   [6:0] grp_process_word_fu_2716_conv_out_buffer_m_V_address0;
wire    grp_process_word_fu_2716_conv_out_buffer_m_V_ce0;
wire    grp_process_word_fu_2716_conv_out_buffer_m_V_we0;
wire   [4:0] grp_process_word_fu_2716_conv_out_buffer_m_V_d0;
reg   [5:0] p_0427_0_reg_2374;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state4;
reg   [9:0] p_0547_0_reg_2385;
reg   [7:0] t_V_reg_2397;
reg   [7:0] t_V_2_reg_2409;
reg   [6:0] p_0526_0_reg_2421;
reg   [1:0] p_0503_0_reg_2432;
wire    ap_CS_fsm_state40;
reg   [12:0] phi_mul_reg_2443;
reg   [2:0] storemerge_reg_2454;
reg   [1:0] p_0576_0_reg_2465;
wire    ap_CS_fsm_state41;
reg   [1:0] p_0566_0_reg_2476;
wire   [0:0] icmp_ln887_26_fu_4286_p2;
reg   [1:0] p_0715_0_reg_2487;
reg   [1:0] p_0789_0_reg_2498;
reg   [3:0] p_0734_0_reg_2510;
wire   [0:0] icmp_ln887_29_fu_4463_p2;
reg   [3:0] p_0724_0_reg_2522;
reg   [1:0] p_01098_0_reg_2533;
wire    ap_CS_fsm_state50;
reg   [1:0] p_01221_0_reg_2545;
wire   [0:0] icmp_ln887_28_fu_4608_p2;
reg   [3:0] p_01211_0_reg_2556;
reg   [3:0] p_01201_0_reg_2567;
wire    ap_CS_fsm_state54;
reg   [6:0] p_01165_0_reg_2578;
wire    ap_CS_fsm_state58;
reg  signed [5:0] p_01306_0_reg_2589;
reg   [1:0] p_01302_0_reg_2601;
reg   [4:0] p_01360_0_reg_2612;
wire    ap_CS_fsm_state126;
reg   [5:0] p_01333_0_reg_2624;
reg   [6:0] p_01484_0_reg_2634;
wire    ap_CS_fsm_state94;
reg   [4:0] p_01519_0_reg_2645;
wire    ap_CS_fsm_state132;
reg   [6:0] p_01610_0_reg_2656;
wire    ap_CS_fsm_state129;
reg   [5:0] p_01733_0_reg_2668;
wire   [0:0] icmp_ln418_fu_6006_p2;
reg   [4:0] p_Val2_17_reg_2679;
reg   [0:0] p_02114_2_reg_2690;
reg   [15:0] p_02207_2_reg_2703;
reg    grp_process_word_fu_2716_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire   [63:0] zext_ln180_6_fu_3102_p1;
wire   [63:0] tmp_109_fu_3113_p3;
wire   [63:0] tmp_110_fu_3153_p3;
wire    ap_CS_fsm_state6;
wire   [63:0] tmp_111_fu_3167_p3;
wire   [63:0] tmp_112_fu_3181_p3;
wire    ap_CS_fsm_state7;
wire   [63:0] tmp_113_fu_3195_p3;
wire   [63:0] tmp_114_fu_3209_p3;
wire    ap_CS_fsm_state8;
wire   [63:0] tmp_115_fu_3223_p3;
wire   [63:0] tmp_116_fu_3237_p3;
wire    ap_CS_fsm_state9;
wire   [63:0] tmp_117_fu_3251_p3;
wire   [63:0] tmp_118_fu_3265_p3;
wire    ap_CS_fsm_state10;
wire   [63:0] tmp_119_fu_3279_p3;
wire   [63:0] tmp_120_fu_3293_p3;
wire    ap_CS_fsm_state11;
wire   [63:0] tmp_121_fu_3307_p3;
wire   [63:0] tmp_122_fu_3321_p3;
wire    ap_CS_fsm_state12;
wire   [63:0] tmp_123_fu_3335_p3;
wire   [63:0] tmp_124_fu_3349_p3;
wire    ap_CS_fsm_state13;
wire   [63:0] tmp_125_fu_3363_p3;
wire   [63:0] tmp_126_fu_3377_p3;
wire    ap_CS_fsm_state14;
wire   [63:0] tmp_127_fu_3391_p3;
wire   [63:0] tmp_128_fu_3405_p3;
wire    ap_CS_fsm_state15;
wire   [63:0] tmp_129_fu_3419_p3;
wire   [63:0] tmp_130_fu_3433_p3;
wire    ap_CS_fsm_state16;
wire   [63:0] tmp_131_fu_3447_p3;
wire   [63:0] tmp_132_fu_3461_p3;
wire    ap_CS_fsm_state17;
wire   [63:0] tmp_133_fu_3475_p3;
wire   [63:0] tmp_134_fu_3489_p3;
wire    ap_CS_fsm_state18;
wire   [63:0] tmp_135_fu_3503_p3;
wire   [63:0] tmp_136_fu_3517_p3;
wire    ap_CS_fsm_state19;
wire   [63:0] tmp_137_fu_3531_p3;
wire   [63:0] tmp_138_fu_3545_p3;
wire    ap_CS_fsm_state20;
wire   [63:0] tmp_139_fu_3559_p3;
wire   [63:0] tmp_140_fu_3573_p3;
wire    ap_CS_fsm_state21;
wire   [63:0] tmp_141_fu_3587_p3;
wire   [63:0] tmp_142_fu_3601_p3;
wire    ap_CS_fsm_state22;
wire   [63:0] tmp_143_fu_3615_p3;
wire   [63:0] tmp_144_fu_3629_p3;
wire    ap_CS_fsm_state23;
wire   [63:0] tmp_145_fu_3643_p3;
wire   [63:0] tmp_146_fu_3657_p3;
wire    ap_CS_fsm_state24;
wire   [63:0] tmp_147_fu_3671_p3;
wire   [63:0] tmp_148_fu_3685_p3;
wire    ap_CS_fsm_state25;
wire   [63:0] tmp_149_fu_3699_p3;
wire   [63:0] tmp_150_fu_3713_p3;
wire    ap_CS_fsm_state26;
wire   [63:0] tmp_151_fu_3727_p3;
wire   [63:0] tmp_152_fu_3741_p3;
wire    ap_CS_fsm_state27;
wire   [63:0] tmp_153_fu_3755_p3;
wire   [63:0] tmp_154_fu_3769_p3;
wire    ap_CS_fsm_state28;
wire   [63:0] tmp_155_fu_3783_p3;
wire   [63:0] tmp_156_fu_3797_p3;
wire    ap_CS_fsm_state29;
wire   [63:0] tmp_157_fu_3811_p3;
wire   [63:0] tmp_158_fu_3825_p3;
wire    ap_CS_fsm_state30;
wire   [63:0] tmp_159_fu_3839_p3;
wire   [63:0] tmp_160_fu_3853_p3;
wire    ap_CS_fsm_state31;
wire   [63:0] tmp_161_fu_3867_p3;
wire   [63:0] tmp_162_fu_3881_p3;
wire    ap_CS_fsm_state32;
wire   [63:0] tmp_163_fu_3895_p3;
wire   [63:0] tmp_164_fu_3909_p3;
wire    ap_CS_fsm_state33;
wire   [63:0] tmp_165_fu_3923_p3;
wire   [63:0] tmp_166_fu_3937_p3;
wire    ap_CS_fsm_state34;
wire   [63:0] tmp_167_fu_3951_p3;
wire   [63:0] tmp_168_fu_3965_p3;
wire    ap_CS_fsm_state35;
wire   [63:0] tmp_169_fu_3979_p3;
wire   [63:0] tmp_170_fu_3993_p3;
wire   [63:0] tmp_171_fu_4007_p3;
wire   [63:0] zext_ln808_1_fu_4096_p1;
wire   [63:0] zext_ln180_44_fu_4307_p1;
wire   [63:0] zext_ln316_2_fu_4371_p1;
wire   [63:0] zext_ln180_49_fu_4435_p1;
wire   [63:0] zext_ln180_50_fu_4446_p1;
wire   [63:0] zext_ln180_52_fu_4484_p1;
wire  signed [63:0] sext_ln700_1_fu_4760_p1;
wire   [63:0] zext_ln700_7_fu_4820_p1;
wire   [63:0] zext_ln180_7_fu_4865_p1;
wire   [63:0] tmp_173_fu_4876_p3;
wire   [63:0] tmp_174_fu_4963_p3;
wire   [63:0] tmp_175_fu_4977_p3;
wire   [63:0] tmp_176_fu_4991_p3;
wire   [63:0] tmp_177_fu_5005_p3;
wire   [63:0] tmp_178_fu_5019_p3;
wire   [63:0] tmp_179_fu_5033_p3;
wire   [63:0] tmp_180_fu_5047_p3;
wire   [63:0] tmp_181_fu_5061_p3;
wire   [63:0] tmp_182_fu_5075_p3;
wire   [63:0] tmp_183_fu_5089_p3;
wire   [63:0] tmp_184_fu_5103_p3;
wire   [63:0] tmp_185_fu_5117_p3;
wire   [63:0] tmp_186_fu_5131_p3;
wire   [63:0] tmp_187_fu_5145_p3;
wire   [63:0] tmp_188_fu_5159_p3;
wire   [63:0] tmp_189_fu_5173_p3;
wire   [63:0] tmp_190_fu_5187_p3;
wire   [63:0] tmp_191_fu_5201_p3;
wire   [63:0] tmp_192_fu_5215_p3;
wire   [63:0] tmp_193_fu_5229_p3;
wire   [63:0] tmp_194_fu_5243_p3;
wire   [63:0] tmp_195_fu_5257_p3;
wire   [63:0] tmp_196_fu_5271_p3;
wire   [63:0] tmp_197_fu_5285_p3;
wire   [63:0] tmp_198_fu_5299_p3;
wire   [63:0] tmp_199_fu_5313_p3;
wire   [63:0] tmp_200_fu_5327_p3;
wire   [63:0] tmp_201_fu_5341_p3;
wire   [63:0] tmp_202_fu_5355_p3;
wire   [63:0] tmp_203_fu_5369_p3;
wire   [63:0] tmp_204_fu_5383_p3;
wire   [63:0] tmp_205_fu_5397_p3;
wire   [63:0] tmp_206_fu_5411_p3;
wire   [63:0] tmp_207_fu_5425_p3;
wire   [63:0] tmp_208_fu_5439_p3;
wire   [63:0] tmp_209_fu_5453_p3;
wire   [63:0] tmp_210_fu_5467_p3;
wire   [63:0] tmp_211_fu_5481_p3;
wire   [63:0] tmp_212_fu_5495_p3;
wire   [63:0] tmp_213_fu_5509_p3;
wire   [63:0] tmp_214_fu_5523_p3;
wire   [63:0] tmp_215_fu_5537_p3;
wire   [63:0] tmp_216_fu_5551_p3;
wire   [63:0] tmp_217_fu_5565_p3;
wire   [63:0] tmp_218_fu_5579_p3;
wire   [63:0] tmp_219_fu_5593_p3;
wire   [63:0] tmp_220_fu_5607_p3;
wire   [63:0] tmp_221_fu_5621_p3;
wire   [63:0] tmp_222_fu_5635_p3;
wire   [63:0] tmp_223_fu_5649_p3;
wire   [63:0] tmp_224_fu_5663_p3;
wire   [63:0] tmp_225_fu_5677_p3;
wire   [63:0] tmp_226_fu_5691_p3;
wire   [63:0] tmp_227_fu_5705_p3;
wire   [63:0] tmp_228_fu_5719_p3;
wire   [63:0] tmp_229_fu_5733_p3;
wire   [63:0] tmp_230_fu_5747_p3;
wire   [63:0] tmp_231_fu_5761_p3;
wire   [63:0] tmp_232_fu_5775_p3;
wire   [63:0] tmp_233_fu_5789_p3;
wire   [63:0] tmp_234_fu_5803_p3;
wire   [63:0] tmp_235_fu_5817_p3;
wire   [63:0] zext_ln700_3_fu_5881_p1;
wire   [63:0] zext_ln544_fu_5867_p1;
wire   [63:0] zext_ln891_1_fu_5963_p1;
wire   [63:0] zext_ln180_46_fu_6276_p1;
wire   [0:0] new_batch_V_read_read_fu_686_p2;
wire   [15:0] add_ln700_fu_4115_p2;
wire   [63:0] p_Result_1_fu_6235_p5;
reg   [63:0] wt_word_buffer_1_V_fu_654;
wire   [63:0] wt_word_buffer_1_V_6_fu_4149_p3;
reg   [63:0] wt_word_buffer_1_V_3_fu_658;
wire   [63:0] wt_word_buffer_1_V_5_fu_4142_p3;
reg   [63:0] p_Val2_s_fu_662;
reg   [63:0] p_Result_21_fu_6183_p4;
reg   [31:0] p_Val2_15_fu_666;
reg   [31:0] p_Result_20_fu_6068_p4;
reg   [63:0] p_Val2_16_fu_670;
reg   [63:0] p_Result_19_fu_5991_p4;
wire   [0:0] xor_ln879_fu_2880_p2;
wire   [0:0] xor_ln879_4_fu_3076_p2;
wire   [0:0] icmp_ln879_fu_2873_p2;
wire   [0:0] icmp_ln879_14_fu_2895_p2;
wire   [11:0] add_ln700_33_fu_4839_p2;
wire    ap_CS_fsm_state95;
wire    ap_CS_fsm_state96;
wire    ap_CS_fsm_state97;
wire    ap_CS_fsm_state98;
wire    ap_CS_fsm_state99;
wire    ap_CS_fsm_state100;
wire    ap_CS_fsm_state101;
wire    ap_CS_fsm_state102;
wire    ap_CS_fsm_state103;
wire    ap_CS_fsm_state104;
wire    ap_CS_fsm_state105;
wire    ap_CS_fsm_state106;
wire    ap_CS_fsm_state107;
wire    ap_CS_fsm_state108;
wire    ap_CS_fsm_state109;
wire    ap_CS_fsm_state110;
wire    ap_CS_fsm_state111;
wire    ap_CS_fsm_state112;
wire    ap_CS_fsm_state113;
wire    ap_CS_fsm_state114;
wire    ap_CS_fsm_state115;
wire    ap_CS_fsm_state116;
wire    ap_CS_fsm_state117;
wire    ap_CS_fsm_state118;
wire    ap_CS_fsm_state119;
wire    ap_CS_fsm_state120;
wire    ap_CS_fsm_state121;
wire    ap_CS_fsm_state122;
wire    ap_CS_fsm_state123;
wire    ap_CS_fsm_state124;
wire    ap_CS_fsm_state125;
wire   [1:0] select_ln50_fu_4505_p3;
wire   [1:0] select_ln879_11_fu_4552_p3;
wire   [11:0] add_ln700_13_fu_5891_p2;
reg   [2:0] grp_fu_2733_p1;
wire   [2:0] shl_ln_fu_2769_p3;
wire   [4:0] zext_ln196_fu_2777_p1;
wire   [3:0] shl_ln4_fu_2805_p3;
wire   [11:0] zext_ln198_2_fu_2813_p1;
wire   [6:0] zext_ln198_1_fu_2801_p1;
wire   [6:0] shl_ln227_fu_2835_p2;
wire   [2:0] grp_fu_2733_p2;
wire   [3:0] zext_ln461_fu_2851_p1;
wire   [3:0] r_V_13_fu_2855_p2;
wire   [3:0] w_div_8_V_fu_2841_p4;
wire   [0:0] trunc_ln790_2_fu_2869_p1;
wire   [3:0] select_ln1353_fu_2887_p3;
wire   [1:0] trunc_ln790_1_fu_2865_p1;
wire   [1:0] or_ln1353_fu_2910_p2;
wire   [3:0] zext_ln1353_fu_2916_p1;
wire   [2:0] zext_ln1353_1_fu_2932_p1;
wire   [2:0] add_ln1353_fu_2936_p2;
wire   [3:0] zext_ln1353_2_fu_2942_p1;
wire   [0:0] tmp_70_fu_2952_p3;
wire   [2:0] and_ln_fu_2960_p3;
wire   [2:0] or_ln1353_1_fu_2974_p2;
wire   [3:0] zext_ln1353_3_fu_2980_p1;
wire   [2:0] and_ln1355_1_fu_2990_p4;
wire   [3:0] zext_ln1355_fu_3000_p1;
wire   [3:0] add_ln1353_2_fu_3010_p2;
wire   [1:0] tmp_71_fu_3022_p4;
wire   [2:0] trunc_ln790_fu_2861_p1;
wire   [2:0] or_ln1353_2_fu_3038_p2;
wire   [3:0] zext_ln1353_4_fu_3044_p1;
wire   [3:0] zext_ln1355_3_fu_3054_p1;
wire   [3:0] add_ln1353_3_fu_3064_p2;
wire   [11:0] or_ln180_fu_3107_p2;
wire   [1:0] tmp_107_fu_3125_p3;
wire   [6:0] empty_75_fu_3139_p1;
wire   [11:0] or_ln180_1_fu_3148_p2;
wire   [11:0] or_ln180_2_fu_3162_p2;
wire   [11:0] or_ln180_3_fu_3176_p2;
wire   [11:0] or_ln180_4_fu_3190_p2;
wire   [11:0] or_ln180_5_fu_3204_p2;
wire   [11:0] or_ln180_6_fu_3218_p2;
wire   [11:0] or_ln180_7_fu_3232_p2;
wire   [11:0] or_ln180_8_fu_3246_p2;
wire   [11:0] or_ln180_9_fu_3260_p2;
wire   [11:0] or_ln180_10_fu_3274_p2;
wire   [11:0] or_ln180_11_fu_3288_p2;
wire   [11:0] or_ln180_12_fu_3302_p2;
wire   [11:0] or_ln180_13_fu_3316_p2;
wire   [11:0] or_ln180_14_fu_3330_p2;
wire   [11:0] or_ln180_15_fu_3344_p2;
wire   [11:0] or_ln180_16_fu_3358_p2;
wire   [11:0] or_ln180_17_fu_3372_p2;
wire   [11:0] or_ln180_18_fu_3386_p2;
wire   [11:0] or_ln180_19_fu_3400_p2;
wire   [11:0] or_ln180_20_fu_3414_p2;
wire   [11:0] or_ln180_21_fu_3428_p2;
wire   [11:0] or_ln180_22_fu_3442_p2;
wire   [11:0] or_ln180_23_fu_3456_p2;
wire   [11:0] or_ln180_24_fu_3470_p2;
wire   [11:0] or_ln180_25_fu_3484_p2;
wire   [11:0] or_ln180_26_fu_3498_p2;
wire   [11:0] or_ln180_27_fu_3512_p2;
wire   [11:0] or_ln180_28_fu_3526_p2;
wire   [11:0] or_ln180_29_fu_3540_p2;
wire   [11:0] or_ln180_30_fu_3554_p2;
wire   [11:0] or_ln180_31_fu_3568_p2;
wire   [11:0] or_ln180_32_fu_3582_p2;
wire   [11:0] or_ln180_33_fu_3596_p2;
wire   [11:0] or_ln180_34_fu_3610_p2;
wire   [11:0] or_ln180_35_fu_3624_p2;
wire   [11:0] or_ln180_36_fu_3638_p2;
wire   [11:0] or_ln180_37_fu_3652_p2;
wire   [11:0] or_ln180_38_fu_3666_p2;
wire   [11:0] or_ln180_39_fu_3680_p2;
wire   [11:0] or_ln180_40_fu_3694_p2;
wire   [11:0] or_ln180_41_fu_3708_p2;
wire   [11:0] or_ln180_42_fu_3722_p2;
wire   [11:0] or_ln180_43_fu_3736_p2;
wire   [11:0] or_ln180_44_fu_3750_p2;
wire   [11:0] or_ln180_45_fu_3764_p2;
wire   [11:0] or_ln180_46_fu_3778_p2;
wire   [11:0] or_ln180_47_fu_3792_p2;
wire   [11:0] or_ln180_48_fu_3806_p2;
wire   [11:0] or_ln180_49_fu_3820_p2;
wire   [11:0] or_ln180_50_fu_3834_p2;
wire   [11:0] or_ln180_51_fu_3848_p2;
wire   [11:0] or_ln180_52_fu_3862_p2;
wire   [11:0] or_ln180_53_fu_3876_p2;
wire   [11:0] or_ln180_54_fu_3890_p2;
wire   [11:0] or_ln180_55_fu_3904_p2;
wire   [11:0] or_ln180_56_fu_3918_p2;
wire   [11:0] or_ln180_57_fu_3932_p2;
wire   [11:0] or_ln180_58_fu_3946_p2;
wire   [11:0] or_ln180_59_fu_3960_p2;
wire   [11:0] or_ln180_60_fu_3974_p2;
wire   [11:0] or_ln180_61_fu_3988_p2;
wire   [11:0] or_ln180_62_fu_4002_p2;
wire   [14:0] lhs_V_fu_4016_p1;
wire   [13:0] zext_ln887_2_fu_4069_p1;
wire   [13:0] add_ln808_fu_4091_p2;
wire   [5:0] mul_ln209_1_fu_4126_p3;
wire   [63:0] zext_ln808_fu_4132_p1;
wire   [63:0] r_V_14_fu_4136_p2;
wire   [3:0] tmp_238_fu_4188_p3;
wire   [4:0] zext_ln180_41_fu_4196_p1;
wire   [4:0] zext_ln180_40_fu_4184_p1;
wire   [4:0] sub_ln180_fu_4200_p2;
wire   [0:0] trunc_ln791_fu_4210_p1;
wire   [5:0] zext_ln180_42_fu_4243_p1;
wire   [5:0] add_ln180_fu_4247_p2;
wire   [5:0] shl_ln180_fu_4252_p2;
wire   [3:0] shl_ln5_fu_4268_p3;
wire   [4:0] zext_ln555_11_fu_4276_p1;
wire   [4:0] zext_ln555_10_fu_4264_p1;
wire   [5:0] zext_ln180_43_fu_4298_p1;
wire   [5:0] add_ln180_25_fu_4302_p2;
wire   [4:0] zext_ln555_13_fu_4312_p1;
wire   [4:0] bvh_d_index_5_fu_4316_p2;
wire  signed [31:0] sext_ln555_fu_4321_p1;
wire   [2:0] zext_ln316_fu_4345_p1;
wire   [2:0] add_ln316_fu_4349_p2;
wire   [12:0] tmp_77_fu_4354_p3;
wire   [13:0] zext_ln316_1_fu_4362_p1;
(* use_dsp48 = "no" *) wire   [13:0] add_ln316_1_fu_4366_p2;
wire   [4:0] tmp_239_fu_4376_p3;
wire   [5:0] zext_ln180_47_fu_4400_p1;
wire   [5:0] add_ln180_27_fu_4404_p2;
wire   [6:0] tmp_78_fu_4417_p3;
wire   [8:0] zext_ln180_48_fu_4425_p1;
wire   [8:0] p_shl2_cast_fu_4409_p3;
wire   [8:0] add_ln180_29_fu_4440_p2;
wire   [2:0] trunc_ln209_fu_4451_p1;
wire   [8:0] zext_ln180_51_fu_4475_p1;
wire   [8:0] add_ln180_30_fu_4479_p2;
wire   [5:0] zext_ln209_7_fu_4489_p1;
wire   [5:0] add_ln209_fu_4493_p2;
wire   [0:0] p_Result_18_fu_4498_p3;
wire   [5:0] add_ln214_fu_4520_p2;
wire   [0:0] icmp_ln879_27_fu_4514_p2;
wire   [0:0] xor_ln879_5_fu_4532_p2;
wire   [0:0] p_Result_16_fu_4525_p3;
wire   [0:0] or_ln879_fu_4546_p2;
wire   [1:0] select_ln879_fu_4538_p3;
wire   [5:0] add_ln209_3_fu_4567_p2;
wire   [0:0] icmp_ln879_28_fu_4561_p2;
wire   [0:0] xor_ln879_6_fu_4579_p2;
wire   [0:0] p_Result_17_fu_4572_p3;
wire   [0:0] or_ln879_4_fu_4593_p2;
wire   [1:0] select_ln879_14_fu_4585_p3;
wire   [4:0] tmp_241_fu_4632_p3;
wire   [6:0] trunc_ln887_fu_4644_p1;
wire   [6:0] add_ln887_1_fu_4648_p2;
wire   [5:0] zext_ln180_53_fu_4674_p1;
wire   [5:0] add_ln180_31_fu_4678_p2;
wire   [6:0] tmp_79_fu_4691_p3;
wire   [8:0] p_shl4_cast_fu_4683_p3;
wire   [8:0] zext_ln180_54_fu_4699_p1;
wire   [8:0] zext_ln180_55_fu_4721_p1;
wire   [8:0] add_ln180_33_fu_4725_p2;
wire   [12:0] zext_ln700_5_fu_4751_p1;
wire   [12:0] add_ln700_45_fu_4755_p2;
wire   [7:0] wrd_V_fu_4765_p2;
wire   [7:0] wrd_phase_V_fu_4771_p2;
wire   [7:0] tmp_242_fu_4803_p3;
wire   [8:0] zext_ln700_6_fu_4811_p1;
wire   [8:0] add_ln700_48_fu_4815_p2;
wire  signed [5:0] sext_ln700_fu_4825_p1;
wire  signed [11:0] sext_ln887_fu_4835_p1;
wire   [10:0] or_ln180_63_fu_4870_p2;
wire   [14:0] ret_V_s_fu_4888_p4;
wire   [2:0] add_ln391_fu_4901_p2;
wire   [4:0] zext_ln391_1_fu_4910_p1;
wire   [12:0] o_bank_offset_V_1_fu_4945_p4;
wire   [10:0] or_ln180_64_fu_4958_p2;
wire   [10:0] or_ln180_65_fu_4972_p2;
wire   [10:0] or_ln180_66_fu_4986_p2;
wire   [10:0] or_ln180_67_fu_5000_p2;
wire   [10:0] or_ln180_68_fu_5014_p2;
wire   [10:0] or_ln180_69_fu_5028_p2;
wire   [10:0] or_ln180_70_fu_5042_p2;
wire   [10:0] or_ln180_71_fu_5056_p2;
wire   [10:0] or_ln180_72_fu_5070_p2;
wire   [10:0] or_ln180_73_fu_5084_p2;
wire   [10:0] or_ln180_74_fu_5098_p2;
wire   [10:0] or_ln180_75_fu_5112_p2;
wire   [10:0] or_ln180_76_fu_5126_p2;
wire   [10:0] or_ln180_77_fu_5140_p2;
wire   [10:0] or_ln180_78_fu_5154_p2;
wire   [10:0] or_ln180_79_fu_5168_p2;
wire   [10:0] or_ln180_80_fu_5182_p2;
wire   [10:0] or_ln180_81_fu_5196_p2;
wire   [10:0] or_ln180_82_fu_5210_p2;
wire   [10:0] or_ln180_83_fu_5224_p2;
wire   [10:0] or_ln180_84_fu_5238_p2;
wire   [10:0] or_ln180_85_fu_5252_p2;
wire   [10:0] or_ln180_86_fu_5266_p2;
wire   [10:0] or_ln180_87_fu_5280_p2;
wire   [10:0] or_ln180_88_fu_5294_p2;
wire   [10:0] or_ln180_89_fu_5308_p2;
wire   [10:0] or_ln180_90_fu_5322_p2;
wire   [10:0] or_ln180_91_fu_5336_p2;
wire   [10:0] or_ln180_92_fu_5350_p2;
wire   [10:0] or_ln180_93_fu_5364_p2;
wire   [10:0] or_ln180_94_fu_5378_p2;
wire   [10:0] or_ln180_95_fu_5392_p2;
wire   [10:0] or_ln180_96_fu_5406_p2;
wire   [10:0] or_ln180_97_fu_5420_p2;
wire   [10:0] or_ln180_98_fu_5434_p2;
wire   [10:0] or_ln180_99_fu_5448_p2;
wire   [10:0] or_ln180_100_fu_5462_p2;
wire   [10:0] or_ln180_101_fu_5476_p2;
wire   [10:0] or_ln180_102_fu_5490_p2;
wire   [10:0] or_ln180_103_fu_5504_p2;
wire   [10:0] or_ln180_104_fu_5518_p2;
wire   [10:0] or_ln180_105_fu_5532_p2;
wire   [10:0] or_ln180_106_fu_5546_p2;
wire   [10:0] or_ln180_107_fu_5560_p2;
wire   [10:0] or_ln180_108_fu_5574_p2;
wire   [10:0] or_ln180_109_fu_5588_p2;
wire   [10:0] or_ln180_110_fu_5602_p2;
wire   [10:0] or_ln180_111_fu_5616_p2;
wire   [10:0] or_ln180_112_fu_5630_p2;
wire   [10:0] or_ln180_113_fu_5644_p2;
wire   [10:0] or_ln180_114_fu_5658_p2;
wire   [10:0] or_ln180_115_fu_5672_p2;
wire   [10:0] or_ln180_116_fu_5686_p2;
wire   [10:0] or_ln180_117_fu_5700_p2;
wire   [10:0] or_ln180_118_fu_5714_p2;
wire   [10:0] or_ln180_119_fu_5728_p2;
wire   [10:0] or_ln180_120_fu_5742_p2;
wire   [10:0] or_ln180_121_fu_5756_p2;
wire   [10:0] or_ln180_122_fu_5770_p2;
wire   [10:0] or_ln180_123_fu_5784_p2;
wire   [10:0] or_ln180_124_fu_5798_p2;
wire   [10:0] or_ln180_125_fu_5812_p2;
wire   [5:0] ret_V_fu_5838_p2;
wire   [11:0] tmp_237_fu_5843_p3;
wire   [12:0] zext_ln700_2_fu_5872_p1;
wire   [12:0] add_ln700_29_fu_5876_p2;
wire   [15:0] zext_ln209_6_fu_5909_p1;
wire   [1:0] trunc_ln1503_fu_5918_p1;
wire   [10:0] tmp_236_fu_5930_p3;
wire   [11:0] zext_ln891_fu_5954_p1;
wire   [11:0] add_ln891_fu_5958_p2;
wire  signed [15:0] sext_ln816_fu_5978_p1;
wire   [0:0] icmp_ln816_fu_5982_p2;
wire   [31:0] bvh_d_index_fu_5974_p1;
wire   [31:0] p_Repl2_s_fu_5987_p1;
wire   [5:0] bvh_d_index_2_fu_6022_p2;
wire   [31:0] zext_ln555_fu_6028_p1;
wire   [5:0] bvh_d_index_3_fu_6040_p2;
wire   [31:0] zext_ln555_9_fu_6046_p1;
wire   [0:0] p_Result_s_fu_6032_p3;
wire   [0:0] p_Result_4_fu_6050_p3;
wire   [0:0] and_ln419_fu_6058_p2;
wire   [31:0] bvh_d_index_1_fu_6018_p1;
wire   [31:0] p_Repl2_6_fu_6064_p1;
wire   [3:0] trunc_ln808_fu_6099_p1;
wire   [3:0] lshr_ln808_fu_6103_p2;
wire   [4:0] i0_V_fu_6108_p1;
wire   [5:0] zext_ln647_fu_6117_p1;
wire   [5:0] lshr_ln647_fu_6121_p2;
wire   [4:0] trunc_ln647_fu_6127_p1;
wire   [4:0] r_V_fu_6112_p2;
wire   [4:0] and_ln209_fu_6131_p2;
wire   [4:0] i0_V_1_fu_6137_p2;
wire   [5:0] zext_ln887_1_fu_6083_p1;
wire   [5:0] d0_V_fu_6148_p2;
wire   [4:0] i1_V_fu_6143_p2;
wire   [0:0] p_Result_7_fu_6157_p3;
wire   [0:0] p_Result_8_fu_6165_p3;
wire   [0:0] and_ln430_fu_6173_p2;
wire   [31:0] bvh_d_index_4_fu_6153_p1;
wire   [31:0] p_Repl2_7_fu_6179_p1;
wire   [13:0] o_bank_offset_V_2_fu_6198_p4;
wire   [47:0] trunc_ln1_fu_6217_p4;
wire  signed [63:0] r_V_16_fu_6227_p1;
wire   [15:0] trunc_ln647_1_fu_6231_p1;
wire   [11:0] tmp_240_fu_6257_p4;
wire   [13:0] trunc_ln180_2_fu_6253_p1;
wire   [13:0] zext_ln180_45_fu_6266_p1;
wire   [13:0] add_ln180_26_fu_6270_p2;
wire   [9:0] grp_fu_6281_p0;
wire   [4:0] grp_fu_6281_p1;
wire   [7:0] grp_fu_6281_p2;
wire   [14:0] mul_ln209_fu_6287_p0;
wire   [4:0] mul_ln209_fu_6287_p1;
reg   [131:0] ap_NS_fsm;
wire   [13:0] grp_fu_6281_p20;
wire   [15:0] mul_ln209_fu_6287_p00;
wire   [15:0] mul_ln209_fu_6287_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 132'd1;
#0 wt_addr_V = 16'd0;
#0 wt_offset_V = 3'd0;
#0 outword_V = 64'd0;
#0 grp_process_word_fu_2716_ap_start_reg = 1'b0;
end

bin_conv_line_bufcud #(
    .DataWidth( 2 ),
    .AddressRange( 480 ),
    .AddressWidth( 9 ))
line_buffer_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_process_word_fu_2716_line_buffer_m_V_address0),
    .ce0(grp_process_word_fu_2716_line_buffer_m_V_ce0),
    .we0(grp_process_word_fu_2716_line_buffer_m_V_we0),
    .d0(grp_process_word_fu_2716_line_buffer_m_V_d0),
    .q0(line_buffer_q0),
    .address1(grp_process_word_fu_2716_line_buffer_m_V_address1),
    .ce1(grp_process_word_fu_2716_line_buffer_m_V_ce1),
    .we1(grp_process_word_fu_2716_line_buffer_m_V_we1),
    .d1(grp_process_word_fu_2716_line_buffer_m_V_d1)
);

bin_conv_conv_pardEe #(
    .DataWidth( 1 ),
    .AddressRange( 18 ),
    .AddressWidth( 5 ))
conv_params_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_params_V_address0),
    .ce0(conv_params_V_ce0),
    .we0(conv_params_V_we0),
    .d0(conv_params_V_d0),
    .q0(conv_params_V_q0)
);

bin_conv_fixed_bueOg #(
    .DataWidth( 12 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
fixed_buffer_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_V_address0),
    .ce0(fixed_buffer_V_ce0),
    .we0(fixed_buffer_V_we0),
    .d0(fixed_buffer_V_d0),
    .q0(fixed_buffer_V_q0),
    .address1(fixed_buffer_V_address1),
    .ce1(fixed_buffer_V_ce1),
    .we1(fixed_buffer_V_we1),
    .d1(fixed_buffer_V_d1),
    .q1(fixed_buffer_V_q1)
);

bin_conv_fixed_tefYi #(
    .DataWidth( 12 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
fixed_temp_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_temp_V_address0),
    .ce0(fixed_temp_V_ce0),
    .we0(fixed_temp_V_we0),
    .d0(fixed_buffer_V_q0),
    .q0(fixed_temp_V_q0),
    .address1(fixed_temp_V_address1),
    .ce1(fixed_temp_V_ce1),
    .we1(fixed_temp_V_we1),
    .d1(fixed_temp_V_d1),
    .q1(fixed_temp_V_q1)
);

bin_conv_word_bufg8j #(
    .DataWidth( 2 ),
    .AddressRange( 160 ),
    .AddressWidth( 8 ))
word_buffer_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(word_buffer_V_address0),
    .ce0(word_buffer_V_ce0),
    .we0(word_buffer_V_we0),
    .d0(word_buffer_V_d0),
    .q0(word_buffer_V_q0),
    .address1(word_buffer_V_address1),
    .ce1(word_buffer_V_ce1),
    .we1(word_buffer_V_we1),
    .d1(word_buffer_V_d1),
    .q1(word_buffer_V_q1)
);

bin_conv_old_wordhbi #(
    .DataWidth( 2 ),
    .AddressRange( 160 ),
    .AddressWidth( 8 ))
old_word_buffer_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(old_word_buffer_V_address0),
    .ce0(old_word_buffer_V_ce0),
    .we0(old_word_buffer_V_we0),
    .d0(word_buffer_V_q1),
    .q0(old_word_buffer_V_q0),
    .address1(grp_process_word_fu_2716_old_word_buffer_m_V_address1),
    .ce1(old_word_buffer_V_ce1),
    .q1(old_word_buffer_V_q1)
);

bin_conv_conv_outibs #(
    .DataWidth( 5 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
conv_out_buffer_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_out_buffer_V_address0),
    .ce0(conv_out_buffer_V_ce0),
    .we0(conv_out_buffer_V_we0),
    .d0(grp_process_word_fu_2716_conv_out_buffer_m_V_d0),
    .q0(conv_out_buffer_V_q0)
);

bin_conv_lb #(
    .DataWidth( 1 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
lb_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lb_address0),
    .ce0(lb_ce0),
    .we0(lb_we0),
    .d0(lb_d0),
    .q0(lb_q0),
    .address1(lb_address1),
    .ce1(lb_ce1),
    .we1(lb_we1),
    .d1(lb_d1)
);

bin_conv_lb #(
    .DataWidth( 1 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
rb_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rb_address0),
    .ce0(rb_ce0),
    .we0(rb_we0),
    .d0(rb_d0),
    .q0(rb_q0),
    .address1(rb_address1),
    .ce1(rb_ce1),
    .we1(rb_we1),
    .d1(rb_d1)
);

process_word grp_process_word_fu_2716(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_process_word_fu_2716_ap_start),
    .ap_done(grp_process_word_fu_2716_ap_done),
    .ap_idle(grp_process_word_fu_2716_ap_idle),
    .ap_ready(grp_process_word_fu_2716_ap_ready),
    .word_buffer_m_V_address0(grp_process_word_fu_2716_word_buffer_m_V_address0),
    .word_buffer_m_V_ce0(grp_process_word_fu_2716_word_buffer_m_V_ce0),
    .word_buffer_m_V_q0(word_buffer_V_q0),
    .word_buffer_m_V_address1(grp_process_word_fu_2716_word_buffer_m_V_address1),
    .word_buffer_m_V_ce1(grp_process_word_fu_2716_word_buffer_m_V_ce1),
    .word_buffer_m_V_q1(word_buffer_V_q1),
    .word_buffer_m_V_offset(p_01098_0_reg_2533),
    .old_word_buffer_m_V_address0(grp_process_word_fu_2716_old_word_buffer_m_V_address0),
    .old_word_buffer_m_V_ce0(grp_process_word_fu_2716_old_word_buffer_m_V_ce0),
    .old_word_buffer_m_V_q0(old_word_buffer_V_q0),
    .old_word_buffer_m_V_address1(grp_process_word_fu_2716_old_word_buffer_m_V_address1),
    .old_word_buffer_m_V_ce1(grp_process_word_fu_2716_old_word_buffer_m_V_ce1),
    .old_word_buffer_m_V_q1(old_word_buffer_V_q1),
    .lb_address0(grp_process_word_fu_2716_lb_address0),
    .lb_ce0(grp_process_word_fu_2716_lb_ce0),
    .lb_q0(lb_q0),
    .rb_address0(grp_process_word_fu_2716_rb_address0),
    .rb_ce0(grp_process_word_fu_2716_rb_ce0),
    .rb_q0(rb_q0),
    .line_buffer_m_V_address0(grp_process_word_fu_2716_line_buffer_m_V_address0),
    .line_buffer_m_V_ce0(grp_process_word_fu_2716_line_buffer_m_V_ce0),
    .line_buffer_m_V_we0(grp_process_word_fu_2716_line_buffer_m_V_we0),
    .line_buffer_m_V_d0(grp_process_word_fu_2716_line_buffer_m_V_d0),
    .line_buffer_m_V_q0(line_buffer_q0),
    .line_buffer_m_V_address1(grp_process_word_fu_2716_line_buffer_m_V_address1),
    .line_buffer_m_V_ce1(grp_process_word_fu_2716_line_buffer_m_V_ce1),
    .line_buffer_m_V_we1(grp_process_word_fu_2716_line_buffer_m_V_we1),
    .line_buffer_m_V_d1(grp_process_word_fu_2716_line_buffer_m_V_d1),
    .conv_params_m_V_address0(grp_process_word_fu_2716_conv_params_m_V_address0),
    .conv_params_m_V_ce0(grp_process_word_fu_2716_conv_params_m_V_ce0),
    .conv_params_m_V_q0(conv_params_V_q0),
    .conv_out_buffer_m_V_address0(grp_process_word_fu_2716_conv_out_buffer_m_V_address0),
    .conv_out_buffer_m_V_ce0(grp_process_word_fu_2716_conv_out_buffer_m_V_ce0),
    .conv_out_buffer_m_V_we0(grp_process_word_fu_2716_conv_out_buffer_m_V_we0),
    .conv_out_buffer_m_V_d0(grp_process_word_fu_2716_conv_out_buffer_m_V_d0),
    .log_width_V(log_width_V_reg_6336),
    .words_per_image_V(words_per_image_V_reg_6341),
    .wrd_V(t_V_reg_2397)
);

top_mac_muladd_10jbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 14 ))
top_mac_muladd_10jbC_U27(
    .din0(grp_fu_6281_p0),
    .din1(grp_fu_6281_p1),
    .din2(grp_fu_6281_p2),
    .dout(grp_fu_6281_p3)
);

top_mul_mul_15ns_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 16 ))
top_mul_mul_15ns_kbM_U28(
    .din0(mul_ln209_fu_6287_p0),
    .din1(mul_ln209_fu_6287_p1),
    .dout(mul_ln209_fu_6287_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_process_word_fu_2716_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln887_28_fu_4608_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state49))) begin
            grp_process_word_fu_2716_ap_start_reg <= 1'b1;
        end else if ((grp_process_word_fu_2716_ap_ready == 1'b1)) begin
            grp_process_word_fu_2716_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln883_reg_7296 == 1'd1) & (icmp_ln879_25_reg_7292 == 1'd1) & (icmp_ln887_24_fu_6087_p2 == 1'd1) & (icmp_ln879_24_reg_7288 == 1'd0) & (1'b1 == ap_CS_fsm_state131))) begin
        outword_V <= p_Result_1_fu_6235_p5;
    end else if (((icmp_ln879_25_reg_7292 == 1'd1) & (icmp_ln887_24_fu_6087_p2 == 1'd1) & (icmp_ln883_reg_7296 == 1'd0) & (icmp_ln879_24_reg_7288 == 1'd0) & (1'b1 == ap_CS_fsm_state131))) begin
        outword_V <= p_Val2_s_fu_662;
    end else if (((icmp_ln879_24_reg_7288 == 1'd1) & (icmp_ln408_fu_5942_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state128))) begin
        outword_V <= p_Val2_16_fu_670;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state50) & (grp_process_word_fu_2716_ap_done == 1'b1))) begin
        p_01098_0_reg_2533 <= m_V_6_reg_7061;
    end else if (((1'b1 == ap_CS_fsm_state45) & ((icmp_ln887_25_fu_4333_p2 == 1'd1) | (icmp_ln883_1_reg_6958 == 1'd1)))) begin
        p_01098_0_reg_2533 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_30_fu_4620_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state51))) begin
        p_01165_0_reg_2578 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        p_01165_0_reg_2578 <= i_V_9_reg_7118;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_32_fu_4662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state52))) begin
        p_01201_0_reg_2567 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        p_01201_0_reg_2567 <= cc_V_7_reg_7100;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_33_fu_4709_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state53))) begin
        p_01211_0_reg_2556 <= bank_V_reg_7087;
    end else if (((icmp_ln887_30_fu_4620_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state51))) begin
        p_01211_0_reg_2556 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_28_fu_4608_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state49))) begin
        p_01221_0_reg_2545 <= 2'd0;
    end else if (((icmp_ln887_32_fu_4662_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state52))) begin
        p_01221_0_reg_2545 <= m_V_7_reg_7069;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_31_fu_4735_p2 == 1'd0) & (icmp_ln879_23_reg_6881 == 1'd0) & (1'b1 == ap_CS_fsm_state55))) begin
        p_01302_0_reg_2601 <= 2'd0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        p_01302_0_reg_2601 <= m_V_8_reg_7147;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_31_fu_4735_p2 == 1'd0) & (icmp_ln879_23_reg_6881 == 1'd0) & (1'b1 == ap_CS_fsm_state55))) begin
        p_01306_0_reg_2589 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        p_01306_0_reg_2589 <= s_V_fu_4829_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_21_fu_5855_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state93))) begin
        p_01333_0_reg_2624 <= i_V_6_fu_5886_p2;
    end else if ((1'b1 == ap_CS_fsm_state91)) begin
        p_01333_0_reg_2624 <= zext_ln180_reg_6547;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state126)) begin
        p_01360_0_reg_2612 <= w_V_reg_7165;
    end else if (((icmp_ln887_19_fu_4020_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state37))) begin
        p_01360_0_reg_2612 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state94)) begin
        p_01484_0_reg_2634 <= b_V_reg_7698;
    end else if (((tmp_73_fu_5830_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state92))) begin
        p_01484_0_reg_2634 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state132)) begin
        p_01519_0_reg_2645 <= w_V_1_reg_7722;
    end else if (((icmp_ln371_fu_4846_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state59))) begin
        p_01519_0_reg_2645 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state129)) begin
        p_01610_0_reg_2656 <= i_V_5_reg_7747;
    end else if (((icmp_ln402_fu_5898_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state127))) begin
        p_01610_0_reg_2656 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln879_25_reg_7292 == 1'd1) & (icmp_ln408_fu_5942_p2 == 1'd1) & (icmp_ln879_24_reg_7288 == 1'd0) & (1'b1 == ap_CS_fsm_state128))) begin
        p_01733_0_reg_2668 <= 6'd0;
    end else if (((icmp_ln418_fu_6006_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state130))) begin
        p_01733_0_reg_2668 <= i_V_7_fu_6012_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln883_reg_7296 == 1'd1) & (icmp_ln879_25_reg_7292 == 1'd1) & (icmp_ln887_24_fu_6087_p2 == 1'd1) & (icmp_ln879_24_reg_7288 == 1'd0) & (1'b1 == ap_CS_fsm_state131))) begin
        p_02114_2_reg_2690 <= o_bank_idx_V_1_reg_7300;
    end else if ((((icmp_ln879_25_reg_7292 == 1'd1) & (icmp_ln887_24_fu_6087_p2 == 1'd1) & (icmp_ln883_reg_7296 == 1'd0) & (icmp_ln879_24_reg_7288 == 1'd0) & (1'b1 == ap_CS_fsm_state131)) | ((icmp_ln879_24_reg_7288 == 1'd1) & (icmp_ln408_fu_5942_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state128)) | ((icmp_ln408_fu_5942_p2 == 1'd1) & (icmp_ln879_25_reg_7292 == 1'd0) & (icmp_ln879_24_reg_7288 == 1'd0) & (1'b1 == ap_CS_fsm_state128)))) begin
        p_02114_2_reg_2690 <= ret_V_33_reg_7266;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln879_25_reg_7292 == 1'd1) & (icmp_ln887_24_fu_6087_p2 == 1'd1) & (icmp_ln883_reg_7296 == 1'd0) & (icmp_ln879_24_reg_7288 == 1'd0) & (1'b1 == ap_CS_fsm_state131))) begin
        p_02207_2_reg_2703 <= o_bank_offset_V_4_fu_6207_p1;
    end else if (((icmp_ln883_reg_7296 == 1'd1) & (icmp_ln879_25_reg_7292 == 1'd1) & (icmp_ln887_24_fu_6087_p2 == 1'd1) & (icmp_ln879_24_reg_7288 == 1'd0) & (1'b1 == ap_CS_fsm_state131))) begin
        p_02207_2_reg_2703 <= o_bank_offset_V_3_reg_7305;
    end else if ((((icmp_ln879_24_reg_7288 == 1'd1) & (icmp_ln408_fu_5942_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state128)) | ((icmp_ln408_fu_5942_p2 == 1'd1) & (icmp_ln879_25_reg_7292 == 1'd0) & (icmp_ln879_24_reg_7288 == 1'd0) & (1'b1 == ap_CS_fsm_state128)))) begin
        p_02207_2_reg_2703 <= o_bank_offset_V_reg_7727;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_0427_0_reg_2374 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        p_0427_0_reg_2374 <= i_V_reg_6431;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln879_23_fu_4046_p2 == 1'd1) & (icmp_ln265_fu_4035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38))) begin
        p_0503_0_reg_2432 <= 2'd0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        p_0503_0_reg_2432 <= m_V_reg_6911;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_31_fu_4735_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state55))) begin
        p_0526_0_reg_2421 <= count_V_reg_6876;
    end else if (((icmp_ln887_19_fu_4020_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state37))) begin
        p_0526_0_reg_2421 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln265_fu_4035_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state38))) begin
        p_0547_0_reg_2385 <= p_V_fu_4064_p2;
    end else if (((icmp_ln887_fu_3082_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        p_0547_0_reg_2385 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_26_fu_4286_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state44))) begin
        p_0566_0_reg_2476 <= kr_V_reg_6972;
    end else if (((icmp_ln879_23_reg_6881 == 1'd1) & (icmp_ln887_22_fu_4172_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state42))) begin
        p_0566_0_reg_2476 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_23_fu_4231_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state43))) begin
        p_0576_0_reg_2465 <= m_V_4_reg_6943;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        p_0576_0_reg_2465 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_23_fu_4231_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state43))) begin
        p_0715_0_reg_2487 <= 2'd0;
    end else if (((icmp_ln887_26_fu_4286_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state44))) begin
        p_0715_0_reg_2487 <= kc_V_fu_4292_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_27_fu_4388_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state47))) begin
        p_0724_0_reg_2522 <= 4'd0;
    end else if (((icmp_ln887_29_fu_4463_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state48))) begin
        p_0724_0_reg_2522 <= ret_V_32_fu_4469_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_29_fu_4463_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48))) begin
        p_0734_0_reg_2510 <= bank_V_2_reg_7023;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        p_0734_0_reg_2510 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state42) & (((icmp_ln883_1_fu_4222_p2 == 1'd0) & (icmp_ln879_23_reg_6881 == 1'd0)) | ((icmp_ln887_22_fu_4172_p2 == 1'd1) & (icmp_ln883_1_fu_4222_p2 == 1'd0))))) begin
        p_0789_0_reg_2498 <= 2'd0;
    end else if (((icmp_ln887_27_fu_4388_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state47))) begin
        p_0789_0_reg_2498 <= m_V_5_reg_6998;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln418_fu_6006_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state130))) begin
        p_Val2_17_reg_2679 <= 5'd0;
    end else if (((icmp_ln879_25_reg_7292 == 1'd1) & (icmp_ln879_24_reg_7288 == 1'd0) & (icmp_ln887_24_fu_6087_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state131))) begin
        p_Val2_17_reg_2679 <= i_V_8_fu_6093_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln879_23_fu_4046_p2 == 1'd1) & (icmp_ln265_fu_4035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38))) begin
        phi_mul_reg_2443 <= 13'd0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        phi_mul_reg_2443 <= add_ln808_1_reg_6916;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_20_fu_4073_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state39))) begin
        if ((icmp_ln879_26_fu_4105_p2 == 1'd1)) begin
            storemerge_reg_2454 <= 3'd0;
        end else if ((icmp_ln879_26_fu_4105_p2 == 1'd0)) begin
            storemerge_reg_2454 <= add_ln700_10_fu_4110_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_31_fu_4735_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state55))) begin
        t_V_2_reg_2409 <= wrd_phase_V_1_fu_4784_p3;
    end else if (((icmp_ln887_19_fu_4020_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state37))) begin
        t_V_2_reg_2409 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_31_fu_4735_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state55))) begin
        t_V_reg_2397 <= select_ln883_fu_4777_p3;
    end else if (((icmp_ln887_19_fu_4020_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state37))) begin
        t_V_reg_2397 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln879_26_fu_4105_p2 == 1'd1) & (icmp_ln887_20_fu_4073_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state39))) begin
        wt_addr_V <= add_ln700_fu_4115_p2;
    end else if (((new_batch_V_read_read_fu_686_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        wt_addr_V <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        wt_offset_V <= storemerge_reg_2454;
    end else if (((new_batch_V_read_read_fu_686_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        wt_offset_V <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_fu_3082_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        add_ln1599_reg_6529 <= add_ln1599_fu_3142_p2;
        trunc_ln700_reg_6524 <= trunc_ln700_fu_3136_p1;
        zext_ln209_reg_6514[4 : 0] <= zext_ln209_fu_3122_p1[4 : 0];
        zext_ln700_reg_6519[1] <= zext_ln700_fu_3132_p1[1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_27_fu_4388_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state47))) begin
        add_ln180_28_reg_7028[8 : 1] <= add_ln180_28_fu_4429_p2[8 : 1];
        shl_ln6_reg_7043[5 : 3] <= shl_ln6_fu_4455_p3[5 : 3];
        word_buffer_V_addr_1_reg_7033[7 : 1] <= zext_ln180_49_fu_4435_p1[7 : 1];
        word_buffer_V_addr_3_reg_7038[7 : 1] <= zext_ln180_50_fu_4446_p1[7 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_32_fu_4662_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state52))) begin
        add_ln180_32_reg_7092[8 : 1] <= add_ln180_32_fu_4703_p2[8 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_20_fu_4073_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state39))) begin
        add_ln808_1_reg_6916 <= add_ln808_1_fu_4085_p2;
        trunc_ln180_reg_6926 <= trunc_ln180_fu_4101_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state42) & (((icmp_ln883_1_fu_4222_p2 == 1'd0) & (icmp_ln879_23_reg_6881 == 1'd0)) | ((icmp_ln887_22_fu_4172_p2 == 1'd1) & (icmp_ln883_1_fu_4222_p2 == 1'd0))))) begin
        add_ln887_reg_6964 <= grp_fu_6281_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        b_V_reg_7698 <= b_V_fu_5861_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        bank_V_2_reg_7023 <= bank_V_2_fu_4394_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        bank_V_reg_7087 <= bank_V_fu_4668_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        cc_V_7_reg_7100 <= cc_V_7_fu_4715_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        count_V_reg_6876 <= count_V_fu_4040_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        fixed_buffer_V_addr_100_reg_7496[10 : 6] <= tmp_205_fu_5397_p3[10 : 6];
        fixed_buffer_V_addr_99_reg_7490[10 : 6] <= tmp_204_fu_5383_p3[10 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        fixed_buffer_V_addr_101_reg_7502[10 : 6] <= tmp_206_fu_5411_p3[10 : 6];
        fixed_buffer_V_addr_102_reg_7508[10 : 6] <= tmp_207_fu_5425_p3[10 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        fixed_buffer_V_addr_103_reg_7514[10 : 6] <= tmp_208_fu_5439_p3[10 : 6];
        fixed_buffer_V_addr_104_reg_7520[10 : 6] <= tmp_209_fu_5453_p3[10 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        fixed_buffer_V_addr_105_reg_7526[10 : 6] <= tmp_210_fu_5467_p3[10 : 6];
        fixed_buffer_V_addr_106_reg_7532[10 : 6] <= tmp_211_fu_5481_p3[10 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        fixed_buffer_V_addr_107_reg_7538[10 : 6] <= tmp_212_fu_5495_p3[10 : 6];
        fixed_buffer_V_addr_108_reg_7544[10 : 6] <= tmp_213_fu_5509_p3[10 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        fixed_buffer_V_addr_109_reg_7550[10 : 6] <= tmp_214_fu_5523_p3[10 : 6];
        fixed_buffer_V_addr_110_reg_7556[10 : 6] <= tmp_215_fu_5537_p3[10 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        fixed_buffer_V_addr_111_reg_7562[10 : 6] <= tmp_216_fu_5551_p3[10 : 6];
        fixed_buffer_V_addr_112_reg_7568[10 : 6] <= tmp_217_fu_5565_p3[10 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        fixed_buffer_V_addr_113_reg_7574[10 : 6] <= tmp_218_fu_5579_p3[10 : 6];
        fixed_buffer_V_addr_114_reg_7580[10 : 6] <= tmp_219_fu_5593_p3[10 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        fixed_buffer_V_addr_115_reg_7586[10 : 6] <= tmp_220_fu_5607_p3[10 : 6];
        fixed_buffer_V_addr_116_reg_7592[10 : 6] <= tmp_221_fu_5621_p3[10 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state84)) begin
        fixed_buffer_V_addr_117_reg_7598[10 : 6] <= tmp_222_fu_5635_p3[10 : 6];
        fixed_buffer_V_addr_118_reg_7604[10 : 6] <= tmp_223_fu_5649_p3[10 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        fixed_buffer_V_addr_119_reg_7610[10 : 6] <= tmp_224_fu_5663_p3[10 : 6];
        fixed_buffer_V_addr_120_reg_7616[10 : 6] <= tmp_225_fu_5677_p3[10 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state86)) begin
        fixed_buffer_V_addr_121_reg_7622[10 : 6] <= tmp_226_fu_5691_p3[10 : 6];
        fixed_buffer_V_addr_122_reg_7628[10 : 6] <= tmp_227_fu_5705_p3[10 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        fixed_buffer_V_addr_123_reg_7634[10 : 6] <= tmp_228_fu_5719_p3[10 : 6];
        fixed_buffer_V_addr_124_reg_7640[10 : 6] <= tmp_229_fu_5733_p3[10 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state88)) begin
        fixed_buffer_V_addr_125_reg_7646[10 : 6] <= tmp_230_fu_5747_p3[10 : 6];
        fixed_buffer_V_addr_126_reg_7652[10 : 6] <= tmp_231_fu_5761_p3[10 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state89)) begin
        fixed_buffer_V_addr_127_reg_7658[10 : 6] <= tmp_232_fu_5775_p3[10 : 6];
        fixed_buffer_V_addr_128_reg_7664[10 : 6] <= tmp_233_fu_5789_p3[10 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state90)) begin
        fixed_buffer_V_addr_129_reg_7670[10 : 6] <= tmp_234_fu_5803_p3[10 : 6];
        fixed_buffer_V_addr_130_reg_7676[10 : 6] <= tmp_235_fu_5817_p3[10 : 6];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_31_fu_4735_p2 == 1'd0) & (icmp_ln879_23_reg_6881 == 1'd0) & (1'b1 == ap_CS_fsm_state55))) begin
        fixed_buffer_V_addr_5_reg_7128 <= sext_ln700_1_fu_4760_p1;
        zext_ln700_4_reg_7123[6 : 0] <= zext_ln700_4_fu_4747_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln371_fu_4846_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state59))) begin
        fixed_buffer_V_addr_67_reg_7236[10 : 6] <= zext_ln180_7_fu_4865_p1[10 : 6];
        fixed_buffer_V_addr_68_reg_7242[10 : 6] <= tmp_173_fu_4876_p3[10 : 6];
        tmp_172_reg_7170[10 : 6] <= tmp_172_fu_4857_p3[10 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state60)) begin
        fixed_buffer_V_addr_69_reg_7310[10 : 6] <= tmp_174_fu_4963_p3[10 : 6];
        fixed_buffer_V_addr_70_reg_7316[10 : 6] <= tmp_175_fu_4977_p3[10 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        fixed_buffer_V_addr_71_reg_7322[10 : 6] <= tmp_176_fu_4991_p3[10 : 6];
        fixed_buffer_V_addr_72_reg_7328[10 : 6] <= tmp_177_fu_5005_p3[10 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        fixed_buffer_V_addr_73_reg_7334[10 : 6] <= tmp_178_fu_5019_p3[10 : 6];
        fixed_buffer_V_addr_74_reg_7340[10 : 6] <= tmp_179_fu_5033_p3[10 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        fixed_buffer_V_addr_75_reg_7346[10 : 6] <= tmp_180_fu_5047_p3[10 : 6];
        fixed_buffer_V_addr_76_reg_7352[10 : 6] <= tmp_181_fu_5061_p3[10 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        fixed_buffer_V_addr_77_reg_7358[10 : 6] <= tmp_182_fu_5075_p3[10 : 6];
        fixed_buffer_V_addr_78_reg_7364[10 : 6] <= tmp_183_fu_5089_p3[10 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        fixed_buffer_V_addr_79_reg_7370[10 : 6] <= tmp_184_fu_5103_p3[10 : 6];
        fixed_buffer_V_addr_80_reg_7376[10 : 6] <= tmp_185_fu_5117_p3[10 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        fixed_buffer_V_addr_81_reg_7382[10 : 6] <= tmp_186_fu_5131_p3[10 : 6];
        fixed_buffer_V_addr_82_reg_7388[10 : 6] <= tmp_187_fu_5145_p3[10 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        fixed_buffer_V_addr_83_reg_7394[10 : 6] <= tmp_188_fu_5159_p3[10 : 6];
        fixed_buffer_V_addr_84_reg_7400[10 : 6] <= tmp_189_fu_5173_p3[10 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        fixed_buffer_V_addr_85_reg_7406[10 : 6] <= tmp_190_fu_5187_p3[10 : 6];
        fixed_buffer_V_addr_86_reg_7412[10 : 6] <= tmp_191_fu_5201_p3[10 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        fixed_buffer_V_addr_87_reg_7418[10 : 6] <= tmp_192_fu_5215_p3[10 : 6];
        fixed_buffer_V_addr_88_reg_7424[10 : 6] <= tmp_193_fu_5229_p3[10 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        fixed_buffer_V_addr_89_reg_7430[10 : 6] <= tmp_194_fu_5243_p3[10 : 6];
        fixed_buffer_V_addr_90_reg_7436[10 : 6] <= tmp_195_fu_5257_p3[10 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        fixed_buffer_V_addr_91_reg_7442[10 : 6] <= tmp_196_fu_5271_p3[10 : 6];
        fixed_buffer_V_addr_92_reg_7448[10 : 6] <= tmp_197_fu_5285_p3[10 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        fixed_buffer_V_addr_93_reg_7454[10 : 6] <= tmp_198_fu_5299_p3[10 : 6];
        fixed_buffer_V_addr_94_reg_7460[10 : 6] <= tmp_199_fu_5313_p3[10 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        fixed_buffer_V_addr_95_reg_7466[10 : 6] <= tmp_200_fu_5327_p3[10 : 6];
        fixed_buffer_V_addr_96_reg_7472[10 : 6] <= tmp_201_fu_5341_p3[10 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        fixed_buffer_V_addr_97_reg_7478[10 : 6] <= tmp_202_fu_5355_p3[10 : 6];
        fixed_buffer_V_addr_98_reg_7484[10 : 6] <= tmp_203_fu_5369_p3[10 : 6];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_21_fu_5855_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state93))) begin
        fixed_temp_V_addr_1_reg_7708 <= zext_ln544_fu_5867_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state128)) begin
        i_V_5_reg_7747 <= i_V_5_fu_5948_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        i_V_9_reg_7118 <= i_V_9_fu_4741_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        i_V_reg_6431 <= i_V_fu_3088_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        icmp_ln879_15_reg_6373 <= icmp_ln879_15_fu_2920_p2;
        icmp_ln879_16_reg_6378 <= icmp_ln879_16_fu_2926_p2;
        icmp_ln879_17_reg_6383 <= icmp_ln879_17_fu_2946_p2;
        icmp_ln879_18_reg_6388 <= icmp_ln879_18_fu_2968_p2;
        icmp_ln879_19_reg_6393 <= icmp_ln879_19_fu_2984_p2;
        icmp_ln879_20_reg_6398 <= icmp_ln879_20_fu_3004_p2;
        icmp_ln879_21_reg_6403 <= icmp_ln879_21_fu_3016_p2;
        icmp_ln879_22_reg_6408 <= icmp_ln879_22_fu_3032_p2;
        icmp_ln879_29_reg_6413 <= icmp_ln879_29_fu_3048_p2;
        icmp_ln879_30_reg_6418 <= icmp_ln879_30_fu_3058_p2;
        icmp_ln879_31_reg_6423 <= icmp_ln879_31_fu_3070_p2;
        images_per_phase_reg_6362 <= images_per_phase_fu_2817_p2;
        log_slice_V_reg_6330[1 : 0] <= log_slice_V_fu_2758_p1[1 : 0];
        log_width_V_reg_6336 <= log_width_V_fu_2763_p2;
        tmp_69_reg_6368 <= r_V_13_fu_2855_p2[32'd1];
        trunc_ln_reg_6352 <= {{n_inputs[15:1]}};
        words_per_image_V_reg_6341 <= words_per_image_V_fu_2781_p2;
        zext_ln198_reg_6357[2 : 0] <= zext_ln198_fu_2797_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln265_fu_4035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38))) begin
        icmp_ln879_23_reg_6881 <= icmp_ln879_23_fu_4046_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln371_fu_4846_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state59))) begin
        icmp_ln879_24_reg_7288 <= icmp_ln879_24_fu_4923_p2;
        icmp_ln879_25_reg_7292 <= icmp_ln879_25_fu_4928_p2;
        icmp_ln883_reg_7296 <= icmp_ln883_fu_4933_p2;
        mul_ln209_reg_7283 <= mul_ln209_fu_6287_p2;
        o_bank_idx_V_1_reg_7300 <= o_index_V_6[32'd2];
        o_bank_offset_V_3_reg_7305[12 : 0] <= o_bank_offset_V_3_fu_4954_p1[12 : 0];
        pool_width_V_reg_7278 <= pool_width_V_fu_4914_p2;
        ret_V_33_reg_7266 <= ret_V_33_fu_4885_p1;
        zext_ln391_reg_7273[2 : 0] <= zext_ln391_fu_4906_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state42) & ((icmp_ln887_22_fu_4172_p2 == 1'd1) | (icmp_ln879_23_reg_6881 == 1'd0)))) begin
        icmp_ln883_1_reg_6958 <= icmp_ln883_1_fu_4222_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        kr_V_reg_6972 <= kr_V_fu_4237_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln879_23_reg_6881 == 1'd1) & (1'b1 == ap_CS_fsm_state42))) begin
        m_V_4_reg_6943 <= m_V_4_fu_4178_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln883_1_reg_6958 == 1'd0) & (1'b1 == ap_CS_fsm_state45))) begin
        m_V_5_reg_6998 <= m_V_5_fu_4339_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        m_V_6_reg_7061 <= m_V_6_fu_4614_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        m_V_7_reg_7069 <= m_V_7_fu_4626_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        m_V_8_reg_7147 <= m_V_8_fu_4797_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        m_V_reg_6911 <= m_V_fu_4079_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln402_fu_5898_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state127))) begin
        o_bank_offset_V_reg_7727 <= o_bank_offset_V_fu_5913_p2;
        r_V_15_reg_7734[5 : 4] <= r_V_15_fu_5922_p3[5 : 4];
        zext_ln408_reg_7739[10 : 6] <= zext_ln408_fu_5938_p1[10 : 6];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln418_fu_6006_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state130))) begin
        p_Val2_15_fu_666 <= p_Result_20_fu_6068_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state129)) begin
        p_Val2_16_fu_670 <= p_Result_19_fu_5991_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln879_23_reg_6881 == 1'd1) & (icmp_ln887_22_fu_4172_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state42))) begin
        p_Val2_18_reg_6953 <= p_Val2_18_fu_4214_p3;
        sext_ln180_reg_6948 <= sext_ln180_fu_4206_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln879_25_reg_7292 == 1'd1) & (icmp_ln879_24_reg_7288 == 1'd0) & (icmp_ln887_24_fu_6087_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state131))) begin
        p_Val2_s_fu_662 <= p_Result_21_fu_6183_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_30_fu_4620_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state51))) begin
        sext_ln700_1_cast_reg_7079[12 : 6] <= sext_ln700_1_cast_fu_4654_p3[12 : 6];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_23_fu_4231_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state43))) begin
        sub_ln180_2_reg_6977 <= sub_ln180_2_fu_4258_p2;
        sub_ln555_reg_6982 <= sub_ln555_fu_4280_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_fu_3082_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        tmp_108_reg_6436[11 : 6] <= tmp_108_fu_3094_p3[11 : 6];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln879_23_fu_4046_p2 == 1'd1) & (icmp_ln265_fu_4035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38))) begin
        trunc_ln215_reg_6890 <= trunc_ln215_fu_4056_p1;
        wt_addr_V_load_reg_6885 <= wt_addr_V;
        wt_offset_V_load_reg_6895 <= wt_offset_V;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state127)) begin
        w_V_1_reg_7722 <= w_V_1_fu_5903_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        w_V_reg_7165 <= w_V_fu_4851_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        word_V_reg_7013 <= dmem_V_6_q0;
        zext_ln316_3_reg_7008[4 : 3] <= zext_ln316_3_fu_4384_p1[4 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        wt_word_buffer_1_V_3_fu_658 <= wt_word_buffer_1_V_5_fu_4142_p3;
        wt_word_buffer_1_V_fu_654 <= wt_word_buffer_1_V_6_fu_4149_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_19_fu_4020_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state37))) begin
        zext_ln1352_2_reg_6542[4 : 0] <= zext_ln1352_2_fu_4029_p1[4 : 0];
        zext_ln1352_reg_6537[9 : 0] <= zext_ln1352_fu_4025_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_33_fu_4709_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state53))) begin
        zext_ln180_56_reg_7105[8 : 0] <= zext_ln180_56_fu_4730_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_19_fu_4020_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state37))) begin
        zext_ln180_reg_6547[4 : 0] <= zext_ln180_fu_4032_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state91)) begin
        zext_ln378_reg_7682[4 : 0] <= zext_ln378_fu_5826_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_73_fu_5830_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state92))) begin
        zext_ln379_reg_7690[11 : 6] <= zext_ln379_fu_5851_p1[11 : 6];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_30_fu_4620_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state51))) begin
        zext_ln887_reg_7074[4 : 3] <= zext_ln887_fu_4640_p1[4 : 3];
    end
end

always @ (*) begin
    if ((((icmp_ln402_fu_5898_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state127)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln402_fu_5898_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state127))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        conv_out_buffer_V_address0 = zext_ln700_7_fu_4820_p1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        conv_out_buffer_V_address0 = grp_process_word_fu_2716_conv_out_buffer_m_V_address0;
    end else begin
        conv_out_buffer_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        conv_out_buffer_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        conv_out_buffer_V_ce0 = grp_process_word_fu_2716_conv_out_buffer_m_V_ce0;
    end else begin
        conv_out_buffer_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        conv_out_buffer_V_we0 = grp_process_word_fu_2716_conv_out_buffer_m_V_we0;
    end else begin
        conv_out_buffer_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_params_V_address0 = zext_ln180_44_fu_4307_p1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        conv_params_V_address0 = grp_process_word_fu_2716_conv_params_m_V_address0;
    end else begin
        conv_params_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_params_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        conv_params_V_ce0 = grp_process_word_fu_2716_conv_params_m_V_ce0;
    end else begin
        conv_params_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln887_26_fu_4286_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state44))) begin
        conv_params_V_we0 = 1'b1;
    end else begin
        conv_params_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state132)) begin
        dmem_V_6_address0 = zext_ln180_46_fu_6276_p1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        dmem_V_6_address0 = zext_ln316_2_fu_4371_p1;
    end else begin
        dmem_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state132))) begin
        dmem_V_6_ce0 = 1'b1;
    end else begin
        dmem_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state132)) begin
        dmem_V_6_we0 = 1'b1;
    end else begin
        dmem_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state126)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_130_reg_7676;
    end else if ((1'b1 == ap_CS_fsm_state125)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_128_reg_7664;
    end else if ((1'b1 == ap_CS_fsm_state124)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_126_reg_7652;
    end else if ((1'b1 == ap_CS_fsm_state123)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_124_reg_7640;
    end else if ((1'b1 == ap_CS_fsm_state122)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_122_reg_7628;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_120_reg_7616;
    end else if ((1'b1 == ap_CS_fsm_state120)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_118_reg_7604;
    end else if ((1'b1 == ap_CS_fsm_state119)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_116_reg_7592;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_114_reg_7580;
    end else if ((1'b1 == ap_CS_fsm_state117)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_112_reg_7568;
    end else if ((1'b1 == ap_CS_fsm_state116)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_110_reg_7556;
    end else if ((1'b1 == ap_CS_fsm_state115)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_108_reg_7544;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_106_reg_7532;
    end else if ((1'b1 == ap_CS_fsm_state113)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_104_reg_7520;
    end else if ((1'b1 == ap_CS_fsm_state112)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_102_reg_7508;
    end else if ((1'b1 == ap_CS_fsm_state111)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_100_reg_7496;
    end else if ((1'b1 == ap_CS_fsm_state110)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_98_reg_7484;
    end else if ((1'b1 == ap_CS_fsm_state109)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_96_reg_7472;
    end else if ((1'b1 == ap_CS_fsm_state108)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_94_reg_7460;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_92_reg_7448;
    end else if ((1'b1 == ap_CS_fsm_state106)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_90_reg_7436;
    end else if ((1'b1 == ap_CS_fsm_state105)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_88_reg_7424;
    end else if ((1'b1 == ap_CS_fsm_state104)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_86_reg_7412;
    end else if ((1'b1 == ap_CS_fsm_state103)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_84_reg_7400;
    end else if ((1'b1 == ap_CS_fsm_state102)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_82_reg_7388;
    end else if ((1'b1 == ap_CS_fsm_state101)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_80_reg_7376;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_78_reg_7364;
    end else if ((1'b1 == ap_CS_fsm_state99)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_76_reg_7352;
    end else if ((1'b1 == ap_CS_fsm_state98)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_74_reg_7340;
    end else if ((1'b1 == ap_CS_fsm_state97)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_72_reg_7328;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_70_reg_7316;
    end else if ((1'b1 == ap_CS_fsm_state95)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_68_reg_7242;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        fixed_buffer_V_address0 = zext_ln700_3_fu_5881_p1;
    end else if ((1'b1 == ap_CS_fsm_state90)) begin
        fixed_buffer_V_address0 = tmp_234_fu_5803_p3;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        fixed_buffer_V_address0 = tmp_232_fu_5775_p3;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        fixed_buffer_V_address0 = tmp_230_fu_5747_p3;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        fixed_buffer_V_address0 = tmp_228_fu_5719_p3;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        fixed_buffer_V_address0 = tmp_226_fu_5691_p3;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        fixed_buffer_V_address0 = tmp_224_fu_5663_p3;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        fixed_buffer_V_address0 = tmp_222_fu_5635_p3;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        fixed_buffer_V_address0 = tmp_220_fu_5607_p3;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        fixed_buffer_V_address0 = tmp_218_fu_5579_p3;
    end else if ((1'b1 == ap_CS_fsm_state81)) begin
        fixed_buffer_V_address0 = tmp_216_fu_5551_p3;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        fixed_buffer_V_address0 = tmp_214_fu_5523_p3;
    end else if ((1'b1 == ap_CS_fsm_state79)) begin
        fixed_buffer_V_address0 = tmp_212_fu_5495_p3;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        fixed_buffer_V_address0 = tmp_210_fu_5467_p3;
    end else if ((1'b1 == ap_CS_fsm_state77)) begin
        fixed_buffer_V_address0 = tmp_208_fu_5439_p3;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        fixed_buffer_V_address0 = tmp_206_fu_5411_p3;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        fixed_buffer_V_address0 = tmp_204_fu_5383_p3;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        fixed_buffer_V_address0 = tmp_202_fu_5355_p3;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        fixed_buffer_V_address0 = tmp_200_fu_5327_p3;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        fixed_buffer_V_address0 = tmp_198_fu_5299_p3;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        fixed_buffer_V_address0 = tmp_196_fu_5271_p3;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        fixed_buffer_V_address0 = tmp_194_fu_5243_p3;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        fixed_buffer_V_address0 = tmp_192_fu_5215_p3;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        fixed_buffer_V_address0 = tmp_190_fu_5187_p3;
    end else if ((1'b1 == ap_CS_fsm_state67)) begin
        fixed_buffer_V_address0 = tmp_188_fu_5159_p3;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        fixed_buffer_V_address0 = tmp_186_fu_5131_p3;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        fixed_buffer_V_address0 = tmp_184_fu_5103_p3;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        fixed_buffer_V_address0 = tmp_182_fu_5075_p3;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        fixed_buffer_V_address0 = tmp_180_fu_5047_p3;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        fixed_buffer_V_address0 = tmp_178_fu_5019_p3;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        fixed_buffer_V_address0 = tmp_176_fu_4991_p3;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        fixed_buffer_V_address0 = tmp_174_fu_4963_p3;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        fixed_buffer_V_address0 = zext_ln180_7_fu_4865_p1;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_5_reg_7128;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        fixed_buffer_V_address0 = tmp_170_fu_3993_p3;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        fixed_buffer_V_address0 = tmp_168_fu_3965_p3;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        fixed_buffer_V_address0 = tmp_166_fu_3937_p3;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        fixed_buffer_V_address0 = tmp_164_fu_3909_p3;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        fixed_buffer_V_address0 = tmp_162_fu_3881_p3;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        fixed_buffer_V_address0 = tmp_160_fu_3853_p3;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        fixed_buffer_V_address0 = tmp_158_fu_3825_p3;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        fixed_buffer_V_address0 = tmp_156_fu_3797_p3;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        fixed_buffer_V_address0 = tmp_154_fu_3769_p3;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        fixed_buffer_V_address0 = tmp_152_fu_3741_p3;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        fixed_buffer_V_address0 = tmp_150_fu_3713_p3;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        fixed_buffer_V_address0 = tmp_148_fu_3685_p3;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        fixed_buffer_V_address0 = tmp_146_fu_3657_p3;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        fixed_buffer_V_address0 = tmp_144_fu_3629_p3;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        fixed_buffer_V_address0 = tmp_142_fu_3601_p3;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        fixed_buffer_V_address0 = tmp_140_fu_3573_p3;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        fixed_buffer_V_address0 = tmp_138_fu_3545_p3;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        fixed_buffer_V_address0 = tmp_136_fu_3517_p3;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        fixed_buffer_V_address0 = tmp_134_fu_3489_p3;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        fixed_buffer_V_address0 = tmp_132_fu_3461_p3;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_V_address0 = tmp_130_fu_3433_p3;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        fixed_buffer_V_address0 = tmp_128_fu_3405_p3;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        fixed_buffer_V_address0 = tmp_126_fu_3377_p3;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_buffer_V_address0 = tmp_124_fu_3349_p3;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_V_address0 = tmp_122_fu_3321_p3;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        fixed_buffer_V_address0 = tmp_120_fu_3293_p3;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        fixed_buffer_V_address0 = tmp_118_fu_3265_p3;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        fixed_buffer_V_address0 = tmp_116_fu_3237_p3;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        fixed_buffer_V_address0 = tmp_114_fu_3209_p3;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        fixed_buffer_V_address0 = tmp_112_fu_3181_p3;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        fixed_buffer_V_address0 = tmp_110_fu_3153_p3;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        fixed_buffer_V_address0 = zext_ln180_6_fu_3102_p1;
    end else begin
        fixed_buffer_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state128)) begin
        fixed_buffer_V_address1 = zext_ln891_1_fu_5963_p1;
    end else if ((1'b1 == ap_CS_fsm_state126)) begin
        fixed_buffer_V_address1 = fixed_buffer_V_addr_129_reg_7670;
    end else if ((1'b1 == ap_CS_fsm_state125)) begin
        fixed_buffer_V_address1 = fixed_buffer_V_addr_127_reg_7658;
    end else if ((1'b1 == ap_CS_fsm_state124)) begin
        fixed_buffer_V_address1 = fixed_buffer_V_addr_125_reg_7646;
    end else if ((1'b1 == ap_CS_fsm_state123)) begin
        fixed_buffer_V_address1 = fixed_buffer_V_addr_123_reg_7634;
    end else if ((1'b1 == ap_CS_fsm_state122)) begin
        fixed_buffer_V_address1 = fixed_buffer_V_addr_121_reg_7622;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        fixed_buffer_V_address1 = fixed_buffer_V_addr_119_reg_7610;
    end else if ((1'b1 == ap_CS_fsm_state120)) begin
        fixed_buffer_V_address1 = fixed_buffer_V_addr_117_reg_7598;
    end else if ((1'b1 == ap_CS_fsm_state119)) begin
        fixed_buffer_V_address1 = fixed_buffer_V_addr_115_reg_7586;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        fixed_buffer_V_address1 = fixed_buffer_V_addr_113_reg_7574;
    end else if ((1'b1 == ap_CS_fsm_state117)) begin
        fixed_buffer_V_address1 = fixed_buffer_V_addr_111_reg_7562;
    end else if ((1'b1 == ap_CS_fsm_state116)) begin
        fixed_buffer_V_address1 = fixed_buffer_V_addr_109_reg_7550;
    end else if ((1'b1 == ap_CS_fsm_state115)) begin
        fixed_buffer_V_address1 = fixed_buffer_V_addr_107_reg_7538;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        fixed_buffer_V_address1 = fixed_buffer_V_addr_105_reg_7526;
    end else if ((1'b1 == ap_CS_fsm_state113)) begin
        fixed_buffer_V_address1 = fixed_buffer_V_addr_103_reg_7514;
    end else if ((1'b1 == ap_CS_fsm_state112)) begin
        fixed_buffer_V_address1 = fixed_buffer_V_addr_101_reg_7502;
    end else if ((1'b1 == ap_CS_fsm_state111)) begin
        fixed_buffer_V_address1 = fixed_buffer_V_addr_99_reg_7490;
    end else if ((1'b1 == ap_CS_fsm_state110)) begin
        fixed_buffer_V_address1 = fixed_buffer_V_addr_97_reg_7478;
    end else if ((1'b1 == ap_CS_fsm_state109)) begin
        fixed_buffer_V_address1 = fixed_buffer_V_addr_95_reg_7466;
    end else if ((1'b1 == ap_CS_fsm_state108)) begin
        fixed_buffer_V_address1 = fixed_buffer_V_addr_93_reg_7454;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        fixed_buffer_V_address1 = fixed_buffer_V_addr_91_reg_7442;
    end else if ((1'b1 == ap_CS_fsm_state106)) begin
        fixed_buffer_V_address1 = fixed_buffer_V_addr_89_reg_7430;
    end else if ((1'b1 == ap_CS_fsm_state105)) begin
        fixed_buffer_V_address1 = fixed_buffer_V_addr_87_reg_7418;
    end else if ((1'b1 == ap_CS_fsm_state104)) begin
        fixed_buffer_V_address1 = fixed_buffer_V_addr_85_reg_7406;
    end else if ((1'b1 == ap_CS_fsm_state103)) begin
        fixed_buffer_V_address1 = fixed_buffer_V_addr_83_reg_7394;
    end else if ((1'b1 == ap_CS_fsm_state102)) begin
        fixed_buffer_V_address1 = fixed_buffer_V_addr_81_reg_7382;
    end else if ((1'b1 == ap_CS_fsm_state101)) begin
        fixed_buffer_V_address1 = fixed_buffer_V_addr_79_reg_7370;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        fixed_buffer_V_address1 = fixed_buffer_V_addr_77_reg_7358;
    end else if ((1'b1 == ap_CS_fsm_state99)) begin
        fixed_buffer_V_address1 = fixed_buffer_V_addr_75_reg_7346;
    end else if ((1'b1 == ap_CS_fsm_state98)) begin
        fixed_buffer_V_address1 = fixed_buffer_V_addr_73_reg_7334;
    end else if ((1'b1 == ap_CS_fsm_state97)) begin
        fixed_buffer_V_address1 = fixed_buffer_V_addr_71_reg_7322;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        fixed_buffer_V_address1 = fixed_buffer_V_addr_69_reg_7310;
    end else if ((1'b1 == ap_CS_fsm_state95)) begin
        fixed_buffer_V_address1 = fixed_buffer_V_addr_67_reg_7236;
    end else if ((1'b1 == ap_CS_fsm_state90)) begin
        fixed_buffer_V_address1 = tmp_235_fu_5817_p3;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        fixed_buffer_V_address1 = tmp_233_fu_5789_p3;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        fixed_buffer_V_address1 = tmp_231_fu_5761_p3;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        fixed_buffer_V_address1 = tmp_229_fu_5733_p3;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        fixed_buffer_V_address1 = tmp_227_fu_5705_p3;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        fixed_buffer_V_address1 = tmp_225_fu_5677_p3;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        fixed_buffer_V_address1 = tmp_223_fu_5649_p3;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        fixed_buffer_V_address1 = tmp_221_fu_5621_p3;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        fixed_buffer_V_address1 = tmp_219_fu_5593_p3;
    end else if ((1'b1 == ap_CS_fsm_state81)) begin
        fixed_buffer_V_address1 = tmp_217_fu_5565_p3;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        fixed_buffer_V_address1 = tmp_215_fu_5537_p3;
    end else if ((1'b1 == ap_CS_fsm_state79)) begin
        fixed_buffer_V_address1 = tmp_213_fu_5509_p3;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        fixed_buffer_V_address1 = tmp_211_fu_5481_p3;
    end else if ((1'b1 == ap_CS_fsm_state77)) begin
        fixed_buffer_V_address1 = tmp_209_fu_5453_p3;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        fixed_buffer_V_address1 = tmp_207_fu_5425_p3;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        fixed_buffer_V_address1 = tmp_205_fu_5397_p3;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        fixed_buffer_V_address1 = tmp_203_fu_5369_p3;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        fixed_buffer_V_address1 = tmp_201_fu_5341_p3;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        fixed_buffer_V_address1 = tmp_199_fu_5313_p3;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        fixed_buffer_V_address1 = tmp_197_fu_5285_p3;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        fixed_buffer_V_address1 = tmp_195_fu_5257_p3;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        fixed_buffer_V_address1 = tmp_193_fu_5229_p3;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        fixed_buffer_V_address1 = tmp_191_fu_5201_p3;
    end else if ((1'b1 == ap_CS_fsm_state67)) begin
        fixed_buffer_V_address1 = tmp_189_fu_5173_p3;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        fixed_buffer_V_address1 = tmp_187_fu_5145_p3;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        fixed_buffer_V_address1 = tmp_185_fu_5117_p3;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        fixed_buffer_V_address1 = tmp_183_fu_5089_p3;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        fixed_buffer_V_address1 = tmp_181_fu_5061_p3;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        fixed_buffer_V_address1 = tmp_179_fu_5033_p3;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        fixed_buffer_V_address1 = tmp_177_fu_5005_p3;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        fixed_buffer_V_address1 = tmp_175_fu_4977_p3;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        fixed_buffer_V_address1 = tmp_173_fu_4876_p3;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        fixed_buffer_V_address1 = fixed_buffer_V_addr_5_reg_7128;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        fixed_buffer_V_address1 = tmp_171_fu_4007_p3;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        fixed_buffer_V_address1 = tmp_169_fu_3979_p3;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        fixed_buffer_V_address1 = tmp_167_fu_3951_p3;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        fixed_buffer_V_address1 = tmp_165_fu_3923_p3;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        fixed_buffer_V_address1 = tmp_163_fu_3895_p3;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        fixed_buffer_V_address1 = tmp_161_fu_3867_p3;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        fixed_buffer_V_address1 = tmp_159_fu_3839_p3;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        fixed_buffer_V_address1 = tmp_157_fu_3811_p3;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        fixed_buffer_V_address1 = tmp_155_fu_3783_p3;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        fixed_buffer_V_address1 = tmp_153_fu_3755_p3;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        fixed_buffer_V_address1 = tmp_151_fu_3727_p3;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        fixed_buffer_V_address1 = tmp_149_fu_3699_p3;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        fixed_buffer_V_address1 = tmp_147_fu_3671_p3;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        fixed_buffer_V_address1 = tmp_145_fu_3643_p3;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        fixed_buffer_V_address1 = tmp_143_fu_3615_p3;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        fixed_buffer_V_address1 = tmp_141_fu_3587_p3;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        fixed_buffer_V_address1 = tmp_139_fu_3559_p3;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        fixed_buffer_V_address1 = tmp_137_fu_3531_p3;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        fixed_buffer_V_address1 = tmp_135_fu_3503_p3;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        fixed_buffer_V_address1 = tmp_133_fu_3475_p3;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_V_address1 = tmp_131_fu_3447_p3;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        fixed_buffer_V_address1 = tmp_129_fu_3419_p3;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        fixed_buffer_V_address1 = tmp_127_fu_3391_p3;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_buffer_V_address1 = tmp_125_fu_3363_p3;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_V_address1 = tmp_123_fu_3335_p3;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        fixed_buffer_V_address1 = tmp_121_fu_3307_p3;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        fixed_buffer_V_address1 = tmp_119_fu_3279_p3;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        fixed_buffer_V_address1 = tmp_117_fu_3251_p3;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        fixed_buffer_V_address1 = tmp_115_fu_3223_p3;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        fixed_buffer_V_address1 = tmp_113_fu_3195_p3;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        fixed_buffer_V_address1 = tmp_111_fu_3167_p3;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        fixed_buffer_V_address1 = tmp_109_fu_3113_p3;
    end else begin
        fixed_buffer_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state125) | (1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state123) | (1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state120) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state116) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state109) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state36))) begin
        fixed_buffer_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state125) | (1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state123) | (1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state120) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state116) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state109) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state128))) begin
        fixed_buffer_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state125) | (1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state123) | (1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state120) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state116) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state109) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state126))) begin
        fixed_buffer_V_d0 = fixed_temp_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state36))) begin
        fixed_buffer_V_d0 = 12'd0;
    end else begin
        fixed_buffer_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state125) | (1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state123) | (1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state120) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state116) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state109) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state126))) begin
        fixed_buffer_V_d1 = fixed_temp_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        fixed_buffer_V_d1 = add_ln700_33_fu_4839_p2;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state36))) begin
        fixed_buffer_V_d1 = 12'd0;
    end else begin
        fixed_buffer_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state125) | (1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state123) | (1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state120) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state116) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state109) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state36) | ((icmp_ln887_fu_3082_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        fixed_buffer_V_we0 = 1'b1;
    end else begin
        fixed_buffer_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state125) | (1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state123) | (1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state120) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state116) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state109) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state36) | ((icmp_ln879_23_reg_6881 == 1'd0) & (1'b1 == ap_CS_fsm_state58)) | ((icmp_ln887_fu_3082_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        fixed_buffer_V_we1 = 1'b1;
    end else begin
        fixed_buffer_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        fixed_temp_V_address0 = zext_ln544_fu_5867_p1;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state125))) begin
        fixed_temp_V_address0 = 64'd62;
    end else if (((1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state124))) begin
        fixed_temp_V_address0 = 64'd60;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state123))) begin
        fixed_temp_V_address0 = 64'd58;
    end else if (((1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state122))) begin
        fixed_temp_V_address0 = 64'd56;
    end else if (((1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state121))) begin
        fixed_temp_V_address0 = 64'd54;
    end else if (((1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state120))) begin
        fixed_temp_V_address0 = 64'd52;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state119))) begin
        fixed_temp_V_address0 = 64'd50;
    end else if (((1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state118))) begin
        fixed_temp_V_address0 = 64'd48;
    end else if (((1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state117))) begin
        fixed_temp_V_address0 = 64'd46;
    end else if (((1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state116))) begin
        fixed_temp_V_address0 = 64'd44;
    end else if (((1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state115))) begin
        fixed_temp_V_address0 = 64'd42;
    end else if (((1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state114))) begin
        fixed_temp_V_address0 = 64'd40;
    end else if (((1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state113))) begin
        fixed_temp_V_address0 = 64'd38;
    end else if (((1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state112))) begin
        fixed_temp_V_address0 = 64'd36;
    end else if (((1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state111))) begin
        fixed_temp_V_address0 = 64'd34;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state110))) begin
        fixed_temp_V_address0 = 64'd32;
    end else if (((1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state109))) begin
        fixed_temp_V_address0 = 64'd30;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state108))) begin
        fixed_temp_V_address0 = 64'd28;
    end else if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state107))) begin
        fixed_temp_V_address0 = 64'd26;
    end else if (((1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state106))) begin
        fixed_temp_V_address0 = 64'd24;
    end else if (((1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state105))) begin
        fixed_temp_V_address0 = 64'd22;
    end else if (((1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state104))) begin
        fixed_temp_V_address0 = 64'd20;
    end else if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state103))) begin
        fixed_temp_V_address0 = 64'd18;
    end else if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state102))) begin
        fixed_temp_V_address0 = 64'd16;
    end else if (((1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state101))) begin
        fixed_temp_V_address0 = 64'd14;
    end else if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state100))) begin
        fixed_temp_V_address0 = 64'd12;
    end else if (((1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state99))) begin
        fixed_temp_V_address0 = 64'd10;
    end else if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state98))) begin
        fixed_temp_V_address0 = 64'd8;
    end else if (((1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state97))) begin
        fixed_temp_V_address0 = 64'd6;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state96))) begin
        fixed_temp_V_address0 = 64'd4;
    end else if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state95))) begin
        fixed_temp_V_address0 = 64'd2;
    end else if (((1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state60))) begin
        fixed_temp_V_address0 = 64'd0;
    end else begin
        fixed_temp_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state94)) begin
        fixed_temp_V_address1 = fixed_temp_V_addr_1_reg_7708;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state125))) begin
        fixed_temp_V_address1 = 64'd63;
    end else if (((1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state124))) begin
        fixed_temp_V_address1 = 64'd61;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state123))) begin
        fixed_temp_V_address1 = 64'd59;
    end else if (((1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state122))) begin
        fixed_temp_V_address1 = 64'd57;
    end else if (((1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state121))) begin
        fixed_temp_V_address1 = 64'd55;
    end else if (((1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state120))) begin
        fixed_temp_V_address1 = 64'd53;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state119))) begin
        fixed_temp_V_address1 = 64'd51;
    end else if (((1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state118))) begin
        fixed_temp_V_address1 = 64'd49;
    end else if (((1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state117))) begin
        fixed_temp_V_address1 = 64'd47;
    end else if (((1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state116))) begin
        fixed_temp_V_address1 = 64'd45;
    end else if (((1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state115))) begin
        fixed_temp_V_address1 = 64'd43;
    end else if (((1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state114))) begin
        fixed_temp_V_address1 = 64'd41;
    end else if (((1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state113))) begin
        fixed_temp_V_address1 = 64'd39;
    end else if (((1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state112))) begin
        fixed_temp_V_address1 = 64'd37;
    end else if (((1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state111))) begin
        fixed_temp_V_address1 = 64'd35;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state110))) begin
        fixed_temp_V_address1 = 64'd33;
    end else if (((1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state109))) begin
        fixed_temp_V_address1 = 64'd31;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state108))) begin
        fixed_temp_V_address1 = 64'd29;
    end else if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state107))) begin
        fixed_temp_V_address1 = 64'd27;
    end else if (((1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state106))) begin
        fixed_temp_V_address1 = 64'd25;
    end else if (((1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state105))) begin
        fixed_temp_V_address1 = 64'd23;
    end else if (((1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state104))) begin
        fixed_temp_V_address1 = 64'd21;
    end else if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state103))) begin
        fixed_temp_V_address1 = 64'd19;
    end else if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state102))) begin
        fixed_temp_V_address1 = 64'd17;
    end else if (((1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state101))) begin
        fixed_temp_V_address1 = 64'd15;
    end else if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state100))) begin
        fixed_temp_V_address1 = 64'd13;
    end else if (((1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state99))) begin
        fixed_temp_V_address1 = 64'd11;
    end else if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state98))) begin
        fixed_temp_V_address1 = 64'd9;
    end else if (((1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state97))) begin
        fixed_temp_V_address1 = 64'd7;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state96))) begin
        fixed_temp_V_address1 = 64'd5;
    end else if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state95))) begin
        fixed_temp_V_address1 = 64'd3;
    end else if (((1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state60))) begin
        fixed_temp_V_address1 = 64'd1;
    end else begin
        fixed_temp_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state125) | (1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state123) | (1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state120) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state116) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state109) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95))) begin
        fixed_temp_V_ce0 = 1'b1;
    end else begin
        fixed_temp_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state125) | (1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state123) | (1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state120) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state116) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state109) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state94))) begin
        fixed_temp_V_ce1 = 1'b1;
    end else begin
        fixed_temp_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state94)) begin
        fixed_temp_V_d1 = add_ln700_13_fu_5891_p2;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60))) begin
        fixed_temp_V_d1 = fixed_buffer_V_q1;
    end else begin
        fixed_temp_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60))) begin
        fixed_temp_V_we0 = 1'b1;
    end else begin
        fixed_temp_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state94))) begin
        fixed_temp_V_we1 = 1'b1;
    end else begin
        fixed_temp_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state131)) begin
        grp_fu_2733_p1 = log_slice_V_reg_6330;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_2733_p1 = log_slice_V_fu_2758_p1;
    end else begin
        grp_fu_2733_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        lb_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lb_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        lb_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        lb_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        lb_address0 = grp_process_word_fu_2716_lb_address0;
    end else begin
        lb_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        lb_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lb_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        lb_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        lb_address1 = 64'd1;
    end else begin
        lb_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state4) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        lb_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        lb_ce0 = grp_process_word_fu_2716_lb_ce0;
    end else begin
        lb_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state4) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        lb_ce1 = 1'b1;
    end else begin
        lb_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        lb_d0 = icmp_ln879_22_reg_6408;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lb_d0 = icmp_ln879_18_reg_6388;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        lb_d0 = xor_ln879_4_fu_3076_p2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        lb_d0 = 1'd1;
    end else begin
        lb_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        lb_d1 = icmp_ln879_30_reg_6418;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lb_d1 = icmp_ln879_20_reg_6398;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        lb_d1 = icmp_ln879_16_reg_6378;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        lb_d1 = xor_ln879_fu_2880_p2;
    end else begin
        lb_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state4) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        lb_we0 = 1'b1;
    end else begin
        lb_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state4) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        lb_we1 = 1'b1;
    end else begin
        lb_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        old_word_buffer_V_address0 = zext_ln180_56_reg_7105;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        old_word_buffer_V_address0 = grp_process_word_fu_2716_old_word_buffer_m_V_address0;
    end else begin
        old_word_buffer_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        old_word_buffer_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        old_word_buffer_V_ce0 = grp_process_word_fu_2716_old_word_buffer_m_V_ce0;
    end else begin
        old_word_buffer_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        old_word_buffer_V_ce1 = grp_process_word_fu_2716_old_word_buffer_m_V_ce1;
    end else begin
        old_word_buffer_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        old_word_buffer_V_we0 = 1'b1;
    end else begin
        old_word_buffer_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        rb_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rb_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        rb_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        rb_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        rb_address0 = grp_process_word_fu_2716_rb_address0;
    end else begin
        rb_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        rb_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rb_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        rb_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        rb_address1 = 64'd1;
    end else begin
        rb_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state4) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        rb_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        rb_ce0 = grp_process_word_fu_2716_rb_ce0;
    end else begin
        rb_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state4) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        rb_ce1 = 1'b1;
    end else begin
        rb_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        rb_d0 = icmp_ln879_29_reg_6413;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rb_d0 = icmp_ln879_19_reg_6393;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        rb_d0 = icmp_ln879_15_reg_6373;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        rb_d0 = icmp_ln879_fu_2873_p2;
    end else begin
        rb_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        rb_d1 = icmp_ln879_31_reg_6423;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rb_d1 = icmp_ln879_21_reg_6403;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        rb_d1 = icmp_ln879_17_reg_6383;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        rb_d1 = icmp_ln879_14_fu_2895_p2;
    end else begin
        rb_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state4) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        rb_we0 = 1'b1;
    end else begin
        rb_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state4) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        rb_we1 = 1'b1;
    end else begin
        rb_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln887_29_fu_4463_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48))) begin
        word_buffer_V_address0 = word_buffer_V_addr_1_reg_7033;
    end else if (((icmp_ln887_29_fu_4463_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state48))) begin
        word_buffer_V_address0 = zext_ln180_52_fu_4484_p1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        word_buffer_V_address0 = grp_process_word_fu_2716_word_buffer_m_V_address0;
    end else begin
        word_buffer_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        word_buffer_V_address1 = zext_ln180_56_fu_4730_p1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        word_buffer_V_address1 = word_buffer_V_addr_3_reg_7038;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        word_buffer_V_address1 = grp_process_word_fu_2716_word_buffer_m_V_address1;
    end else begin
        word_buffer_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln887_29_fu_4463_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state48)) | ((icmp_ln887_29_fu_4463_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48)))) begin
        word_buffer_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        word_buffer_V_ce0 = grp_process_word_fu_2716_word_buffer_m_V_ce0;
    end else begin
        word_buffer_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state48))) begin
        word_buffer_V_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        word_buffer_V_ce1 = grp_process_word_fu_2716_word_buffer_m_V_ce1;
    end else begin
        word_buffer_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        if ((icmp_ln887_29_fu_4463_p2 == 1'd1)) begin
            word_buffer_V_d0 = select_ln879_11_fu_4552_p3;
        end else if ((icmp_ln887_29_fu_4463_p2 == 1'd0)) begin
            word_buffer_V_d0 = select_ln50_fu_4505_p3;
        end else begin
            word_buffer_V_d0 = 'bx;
        end
    end else begin
        word_buffer_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln887_29_fu_4463_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state48)) | ((icmp_ln887_29_fu_4463_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48)))) begin
        word_buffer_V_we0 = 1'b1;
    end else begin
        word_buffer_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln887_29_fu_4463_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48))) begin
        word_buffer_V_we1 = 1'b1;
    end else begin
        word_buffer_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        wt_mem_V_6_ce0 = 1'b1;
    end else begin
        wt_mem_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln887_fu_3082_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state37 : begin
            if (((icmp_ln887_19_fu_4020_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state37))) begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end
        end
        ap_ST_fsm_state38 : begin
            if (((icmp_ln265_fu_4035_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state38))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else if (((icmp_ln879_23_fu_4046_p2 == 1'd1) & (icmp_ln265_fu_4035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
        end
        ap_ST_fsm_state39 : begin
            if (((icmp_ln887_20_fu_4073_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state39))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            if (((1'b1 == ap_CS_fsm_state42) & ((icmp_ln887_22_fu_4172_p2 == 1'd1) | (icmp_ln879_23_reg_6881 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end
        end
        ap_ST_fsm_state43 : begin
            if (((icmp_ln887_23_fu_4231_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state43))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end
        end
        ap_ST_fsm_state44 : begin
            if (((icmp_ln887_26_fu_4286_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state44))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end
        end
        ap_ST_fsm_state45 : begin
            if (((1'b1 == ap_CS_fsm_state45) & ((icmp_ln887_25_fu_4333_p2 == 1'd1) | (icmp_ln883_1_reg_6958 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            if (((icmp_ln887_27_fu_4388_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state47))) begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end
        end
        ap_ST_fsm_state48 : begin
            if (((icmp_ln887_29_fu_4463_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48))) begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end
        end
        ap_ST_fsm_state49 : begin
            if (((icmp_ln887_28_fu_4608_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state49))) begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end
        end
        ap_ST_fsm_state50 : begin
            if (((1'b1 == ap_CS_fsm_state50) & (grp_process_word_fu_2716_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end
        end
        ap_ST_fsm_state51 : begin
            if (((icmp_ln887_30_fu_4620_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state51))) begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end
        end
        ap_ST_fsm_state52 : begin
            if (((icmp_ln887_32_fu_4662_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state52))) begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end
        end
        ap_ST_fsm_state53 : begin
            if (((icmp_ln887_33_fu_4709_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state53))) begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state55 : begin
            if (((icmp_ln887_31_fu_4735_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state55))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else if (((icmp_ln887_31_fu_4735_p2 == 1'd0) & (icmp_ln879_23_reg_6881 == 1'd0) & (1'b1 == ap_CS_fsm_state55))) begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end
        end
        ap_ST_fsm_state56 : begin
            if (((icmp_ln887_34_fu_4791_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state56))) begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state59 : begin
            if (((icmp_ln371_fu_4846_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state59))) begin
                ap_NS_fsm = ap_ST_fsm_state127;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state60;
            end
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state86;
        end
        ap_ST_fsm_state86 : begin
            ap_NS_fsm = ap_ST_fsm_state87;
        end
        ap_ST_fsm_state87 : begin
            ap_NS_fsm = ap_ST_fsm_state88;
        end
        ap_ST_fsm_state88 : begin
            ap_NS_fsm = ap_ST_fsm_state89;
        end
        ap_ST_fsm_state89 : begin
            ap_NS_fsm = ap_ST_fsm_state90;
        end
        ap_ST_fsm_state90 : begin
            ap_NS_fsm = ap_ST_fsm_state91;
        end
        ap_ST_fsm_state91 : begin
            ap_NS_fsm = ap_ST_fsm_state92;
        end
        ap_ST_fsm_state92 : begin
            if (((tmp_73_fu_5830_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state92))) begin
                ap_NS_fsm = ap_ST_fsm_state93;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state95;
            end
        end
        ap_ST_fsm_state93 : begin
            if (((icmp_ln887_21_fu_5855_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state93))) begin
                ap_NS_fsm = ap_ST_fsm_state92;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state94;
            end
        end
        ap_ST_fsm_state94 : begin
            ap_NS_fsm = ap_ST_fsm_state93;
        end
        ap_ST_fsm_state95 : begin
            ap_NS_fsm = ap_ST_fsm_state96;
        end
        ap_ST_fsm_state96 : begin
            ap_NS_fsm = ap_ST_fsm_state97;
        end
        ap_ST_fsm_state97 : begin
            ap_NS_fsm = ap_ST_fsm_state98;
        end
        ap_ST_fsm_state98 : begin
            ap_NS_fsm = ap_ST_fsm_state99;
        end
        ap_ST_fsm_state99 : begin
            ap_NS_fsm = ap_ST_fsm_state100;
        end
        ap_ST_fsm_state100 : begin
            ap_NS_fsm = ap_ST_fsm_state101;
        end
        ap_ST_fsm_state101 : begin
            ap_NS_fsm = ap_ST_fsm_state102;
        end
        ap_ST_fsm_state102 : begin
            ap_NS_fsm = ap_ST_fsm_state103;
        end
        ap_ST_fsm_state103 : begin
            ap_NS_fsm = ap_ST_fsm_state104;
        end
        ap_ST_fsm_state104 : begin
            ap_NS_fsm = ap_ST_fsm_state105;
        end
        ap_ST_fsm_state105 : begin
            ap_NS_fsm = ap_ST_fsm_state106;
        end
        ap_ST_fsm_state106 : begin
            ap_NS_fsm = ap_ST_fsm_state107;
        end
        ap_ST_fsm_state107 : begin
            ap_NS_fsm = ap_ST_fsm_state108;
        end
        ap_ST_fsm_state108 : begin
            ap_NS_fsm = ap_ST_fsm_state109;
        end
        ap_ST_fsm_state109 : begin
            ap_NS_fsm = ap_ST_fsm_state110;
        end
        ap_ST_fsm_state110 : begin
            ap_NS_fsm = ap_ST_fsm_state111;
        end
        ap_ST_fsm_state111 : begin
            ap_NS_fsm = ap_ST_fsm_state112;
        end
        ap_ST_fsm_state112 : begin
            ap_NS_fsm = ap_ST_fsm_state113;
        end
        ap_ST_fsm_state113 : begin
            ap_NS_fsm = ap_ST_fsm_state114;
        end
        ap_ST_fsm_state114 : begin
            ap_NS_fsm = ap_ST_fsm_state115;
        end
        ap_ST_fsm_state115 : begin
            ap_NS_fsm = ap_ST_fsm_state116;
        end
        ap_ST_fsm_state116 : begin
            ap_NS_fsm = ap_ST_fsm_state117;
        end
        ap_ST_fsm_state117 : begin
            ap_NS_fsm = ap_ST_fsm_state118;
        end
        ap_ST_fsm_state118 : begin
            ap_NS_fsm = ap_ST_fsm_state119;
        end
        ap_ST_fsm_state119 : begin
            ap_NS_fsm = ap_ST_fsm_state120;
        end
        ap_ST_fsm_state120 : begin
            ap_NS_fsm = ap_ST_fsm_state121;
        end
        ap_ST_fsm_state121 : begin
            ap_NS_fsm = ap_ST_fsm_state122;
        end
        ap_ST_fsm_state122 : begin
            ap_NS_fsm = ap_ST_fsm_state123;
        end
        ap_ST_fsm_state123 : begin
            ap_NS_fsm = ap_ST_fsm_state124;
        end
        ap_ST_fsm_state124 : begin
            ap_NS_fsm = ap_ST_fsm_state125;
        end
        ap_ST_fsm_state125 : begin
            ap_NS_fsm = ap_ST_fsm_state126;
        end
        ap_ST_fsm_state126 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state127 : begin
            if (((icmp_ln402_fu_5898_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state127))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state128;
            end
        end
        ap_ST_fsm_state128 : begin
            if (((icmp_ln879_25_reg_7292 == 1'd1) & (icmp_ln408_fu_5942_p2 == 1'd1) & (icmp_ln879_24_reg_7288 == 1'd0) & (1'b1 == ap_CS_fsm_state128))) begin
                ap_NS_fsm = ap_ST_fsm_state130;
            end else if (((1'b1 == ap_CS_fsm_state128) & (((icmp_ln408_fu_5942_p2 == 1'd1) & (icmp_ln879_25_reg_7292 == 1'd0)) | ((icmp_ln879_24_reg_7288 == 1'd1) & (icmp_ln408_fu_5942_p2 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state131;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state129;
            end
        end
        ap_ST_fsm_state129 : begin
            ap_NS_fsm = ap_ST_fsm_state128;
        end
        ap_ST_fsm_state130 : begin
            if (((icmp_ln418_fu_6006_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state130))) begin
                ap_NS_fsm = ap_ST_fsm_state131;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state130;
            end
        end
        ap_ST_fsm_state131 : begin
            if (((1'b1 == ap_CS_fsm_state131) & ((icmp_ln879_24_reg_7288 == 1'd1) | ((icmp_ln887_24_fu_6087_p2 == 1'd1) | (icmp_ln879_25_reg_7292 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state132;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state131;
            end
        end
        ap_ST_fsm_state132 : begin
            ap_NS_fsm = ap_ST_fsm_state127;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1353_2_fu_3010_p2 = (4'd1 + zext_ln1355_fu_3000_p1);

assign add_ln1353_3_fu_3064_p2 = (4'd1 + zext_ln1355_3_fu_3054_p1);

assign add_ln1353_fu_2936_p2 = (3'd1 + zext_ln1353_1_fu_2932_p1);

assign add_ln1599_fu_3142_p2 = (7'd32 + empty_75_fu_3139_p1);

assign add_ln180_25_fu_4302_p2 = (sub_ln180_2_reg_6977 + zext_ln180_43_fu_4298_p1);

assign add_ln180_26_fu_6270_p2 = (trunc_ln180_2_fu_6253_p1 + zext_ln180_45_fu_6266_p1);

assign add_ln180_27_fu_4404_p2 = (zext_ln316_3_reg_7008 + zext_ln180_47_fu_4400_p1);

assign add_ln180_28_fu_4429_p2 = (zext_ln180_48_fu_4425_p1 + p_shl2_cast_fu_4409_p3);

assign add_ln180_29_fu_4440_p2 = (9'd9 + add_ln180_28_fu_4429_p2);

assign add_ln180_30_fu_4479_p2 = (add_ln180_28_reg_7028 + zext_ln180_51_fu_4475_p1);

assign add_ln180_31_fu_4678_p2 = (zext_ln180_53_fu_4674_p1 + zext_ln887_reg_7074);

assign add_ln180_32_fu_4703_p2 = (p_shl4_cast_fu_4683_p3 + zext_ln180_54_fu_4699_p1);

assign add_ln180_33_fu_4725_p2 = (add_ln180_32_reg_7092 + zext_ln180_55_fu_4721_p1);

assign add_ln180_fu_4247_p2 = ($signed(sext_ln180_reg_6948) + $signed(zext_ln180_42_fu_4243_p1));

assign add_ln209_3_fu_4567_p2 = (6'd8 + shl_ln6_reg_7043);

assign add_ln209_fu_4493_p2 = (shl_ln6_reg_7043 + zext_ln209_7_fu_4489_p1);

assign add_ln214_fu_4520_p2 = ($signed(6'd63) + $signed(shl_ln6_reg_7043));

assign add_ln316_1_fu_4366_p2 = (zext_ln316_1_fu_4362_p1 + add_ln887_reg_6964);

assign add_ln316_fu_4349_p2 = (zext_ln700_reg_6519 + zext_ln316_fu_4345_p1);

assign add_ln391_fu_4901_p2 = (3'd2 + log_slice_V_reg_6330);

assign add_ln700_10_fu_4110_p2 = (wt_offset_V_load_reg_6895 + 3'd1);

assign add_ln700_13_fu_5891_p2 = (fixed_buffer_V_q0 + fixed_temp_V_q0);

assign add_ln700_29_fu_5876_p2 = (zext_ln379_reg_7690 + zext_ln700_2_fu_5872_p1);

assign add_ln700_33_fu_4839_p2 = ($signed(fixed_buffer_V_q0) + $signed(sext_ln887_fu_4835_p1));

assign add_ln700_45_fu_4755_p2 = (sext_ln700_1_cast_reg_7079 + zext_ln700_5_fu_4751_p1);

assign add_ln700_48_fu_4815_p2 = (zext_ln700_4_reg_7123 + zext_ln700_6_fu_4811_p1);

assign add_ln700_fu_4115_p2 = (wt_addr_V_load_reg_6885 + 16'd1);

assign add_ln808_1_fu_4085_p2 = (13'd2341 + phi_mul_reg_2443);

assign add_ln808_fu_4091_p2 = (trunc_ln215_reg_6890 + zext_ln887_2_fu_4069_p1);

assign add_ln887_1_fu_4648_p2 = ($signed(7'd127) + $signed(trunc_ln887_fu_4644_p1));

assign add_ln891_fu_5958_p2 = (zext_ln408_reg_7739 + zext_ln891_fu_5954_p1);

assign and_ln1355_1_fu_2990_p4 = {{{tmp_70_fu_2952_p3}, {1'd0}}, {trunc_ln790_2_fu_2869_p1}};

assign and_ln209_fu_6131_p2 = (trunc_ln647_fu_6127_p1 & p_Val2_17_reg_2679);

assign and_ln419_fu_6058_p2 = (p_Result_s_fu_6032_p3 & p_Result_4_fu_6050_p3);

assign and_ln430_fu_6173_p2 = (p_Result_8_fu_6165_p3 & p_Result_7_fu_6157_p3);

assign and_ln_fu_2960_p3 = {{tmp_70_fu_2952_p3}, {2'd0}};

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state100 = ap_CS_fsm[32'd99];

assign ap_CS_fsm_state101 = ap_CS_fsm[32'd100];

assign ap_CS_fsm_state102 = ap_CS_fsm[32'd101];

assign ap_CS_fsm_state103 = ap_CS_fsm[32'd102];

assign ap_CS_fsm_state104 = ap_CS_fsm[32'd103];

assign ap_CS_fsm_state105 = ap_CS_fsm[32'd104];

assign ap_CS_fsm_state106 = ap_CS_fsm[32'd105];

assign ap_CS_fsm_state107 = ap_CS_fsm[32'd106];

assign ap_CS_fsm_state108 = ap_CS_fsm[32'd107];

assign ap_CS_fsm_state109 = ap_CS_fsm[32'd108];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state110 = ap_CS_fsm[32'd109];

assign ap_CS_fsm_state111 = ap_CS_fsm[32'd110];

assign ap_CS_fsm_state112 = ap_CS_fsm[32'd111];

assign ap_CS_fsm_state113 = ap_CS_fsm[32'd112];

assign ap_CS_fsm_state114 = ap_CS_fsm[32'd113];

assign ap_CS_fsm_state115 = ap_CS_fsm[32'd114];

assign ap_CS_fsm_state116 = ap_CS_fsm[32'd115];

assign ap_CS_fsm_state117 = ap_CS_fsm[32'd116];

assign ap_CS_fsm_state118 = ap_CS_fsm[32'd117];

assign ap_CS_fsm_state119 = ap_CS_fsm[32'd118];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state120 = ap_CS_fsm[32'd119];

assign ap_CS_fsm_state121 = ap_CS_fsm[32'd120];

assign ap_CS_fsm_state122 = ap_CS_fsm[32'd121];

assign ap_CS_fsm_state123 = ap_CS_fsm[32'd122];

assign ap_CS_fsm_state124 = ap_CS_fsm[32'd123];

assign ap_CS_fsm_state125 = ap_CS_fsm[32'd124];

assign ap_CS_fsm_state126 = ap_CS_fsm[32'd125];

assign ap_CS_fsm_state127 = ap_CS_fsm[32'd126];

assign ap_CS_fsm_state128 = ap_CS_fsm[32'd127];

assign ap_CS_fsm_state129 = ap_CS_fsm[32'd128];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state130 = ap_CS_fsm[32'd129];

assign ap_CS_fsm_state131 = ap_CS_fsm[32'd130];

assign ap_CS_fsm_state132 = ap_CS_fsm[32'd131];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_state77 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_state78 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_state79 = ap_CS_fsm[32'd78];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state80 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_state81 = ap_CS_fsm[32'd80];

assign ap_CS_fsm_state82 = ap_CS_fsm[32'd81];

assign ap_CS_fsm_state83 = ap_CS_fsm[32'd82];

assign ap_CS_fsm_state84 = ap_CS_fsm[32'd83];

assign ap_CS_fsm_state85 = ap_CS_fsm[32'd84];

assign ap_CS_fsm_state86 = ap_CS_fsm[32'd85];

assign ap_CS_fsm_state87 = ap_CS_fsm[32'd86];

assign ap_CS_fsm_state88 = ap_CS_fsm[32'd87];

assign ap_CS_fsm_state89 = ap_CS_fsm[32'd88];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state90 = ap_CS_fsm[32'd89];

assign ap_CS_fsm_state91 = ap_CS_fsm[32'd90];

assign ap_CS_fsm_state92 = ap_CS_fsm[32'd91];

assign ap_CS_fsm_state93 = ap_CS_fsm[32'd92];

assign ap_CS_fsm_state94 = ap_CS_fsm[32'd93];

assign ap_CS_fsm_state95 = ap_CS_fsm[32'd94];

assign ap_CS_fsm_state96 = ap_CS_fsm[32'd95];

assign ap_CS_fsm_state97 = ap_CS_fsm[32'd96];

assign ap_CS_fsm_state98 = ap_CS_fsm[32'd97];

assign ap_CS_fsm_state99 = ap_CS_fsm[32'd98];

assign b_V_fu_5861_p2 = (p_01484_0_reg_2634 + 7'd1);

assign bank_V_2_fu_4394_p2 = (p_0734_0_reg_2510 + 4'd1);

assign bank_V_fu_4668_p2 = (p_01211_0_reg_2556 + 4'd1);

assign bvh_d_index_1_fu_6018_p1 = p_01733_0_reg_2668;

assign bvh_d_index_2_fu_6022_p2 = p_01733_0_reg_2668 << 6'd1;

assign bvh_d_index_3_fu_6040_p2 = (bvh_d_index_2_fu_6022_p2 | 6'd1);

assign bvh_d_index_4_fu_6153_p1 = d0_V_fu_6148_p2;

assign bvh_d_index_5_fu_4316_p2 = (zext_ln555_13_fu_4312_p1 + sub_ln555_reg_6982);

assign bvh_d_index_fu_5974_p1 = p_01610_0_reg_2656;

assign cc_V_7_fu_4715_p2 = (p_01201_0_reg_2567 + 4'd1);

assign conv_params_V_d0 = p_Val2_18_reg_6953[sext_ln555_fu_4321_p1];

assign count_V_fu_4040_p2 = (p_0526_0_reg_2421 + 7'd1);

assign d0_V_fu_6148_p2 = (zext_ln887_1_fu_6083_p1 + r_V_15_reg_7734);

assign dmem_V_6_d0 = outword_V;

assign empty_75_fu_3139_p1 = images_per_phase_reg_6362[6:0];

assign grp_fu_2733_p2 = ($signed(3'd4) - $signed(grp_fu_2733_p1));

assign grp_fu_6281_p0 = zext_ln1352_reg_6537;

assign grp_fu_6281_p1 = zext_ln1352_2_reg_6542;

assign grp_fu_6281_p2 = grp_fu_6281_p20;

assign grp_fu_6281_p20 = t_V_2_reg_2409;

assign grp_process_word_fu_2716_ap_start = grp_process_word_fu_2716_ap_start_reg;

assign i0_V_1_fu_6137_p2 = (r_V_fu_6112_p2 + and_ln209_fu_6131_p2);

assign i0_V_fu_6108_p1 = lshr_ln808_fu_6103_p2;

assign i1_V_fu_6143_p2 = (i0_V_1_fu_6137_p2 + pool_width_V_reg_7278);

assign i_V_5_fu_5948_p2 = (p_01610_0_reg_2656 + 7'd1);

assign i_V_6_fu_5886_p2 = (zext_ln180_reg_6547 + p_01333_0_reg_2624);

assign i_V_7_fu_6012_p2 = (p_01733_0_reg_2668 + 6'd1);

assign i_V_8_fu_6093_p2 = (p_Val2_17_reg_2679 + 5'd1);

assign i_V_9_fu_4741_p2 = (p_01165_0_reg_2578 + 7'd1);

assign i_V_fu_3088_p2 = (p_0427_0_reg_2374 + 6'd1);

assign icmp_ln265_fu_4035_p2 = ((p_0526_0_reg_2421 == add_ln1599_reg_6529) ? 1'b1 : 1'b0);

assign icmp_ln371_fu_4846_p2 = ((p_01360_0_reg_2612 == words_per_image_V_reg_6341) ? 1'b1 : 1'b0);

assign icmp_ln402_fu_5898_p2 = ((p_01519_0_reg_2645 == words_per_image_V_reg_6341) ? 1'b1 : 1'b0);

assign icmp_ln408_fu_5942_p2 = ((p_01610_0_reg_2656 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln418_fu_6006_p2 = ((p_01733_0_reg_2668 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln816_fu_5982_p2 = (($signed(sext_ln816_fu_5978_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign icmp_ln879_14_fu_2895_p2 = ((select_ln1353_fu_2887_p3 == w_div_8_V_fu_2841_p4) ? 1'b1 : 1'b0);

assign icmp_ln879_15_fu_2920_p2 = ((zext_ln1353_fu_2916_p1 == w_div_8_V_fu_2841_p4) ? 1'b1 : 1'b0);

assign icmp_ln879_16_fu_2926_p2 = ((trunc_ln790_1_fu_2865_p1 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_17_fu_2946_p2 = ((zext_ln1353_2_fu_2942_p1 == w_div_8_V_fu_2841_p4) ? 1'b1 : 1'b0);

assign icmp_ln879_18_fu_2968_p2 = ((and_ln_fu_2960_p3 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_19_fu_2984_p2 = ((zext_ln1353_3_fu_2980_p1 == w_div_8_V_fu_2841_p4) ? 1'b1 : 1'b0);

assign icmp_ln879_20_fu_3004_p2 = ((and_ln1355_1_fu_2990_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_21_fu_3016_p2 = ((add_ln1353_2_fu_3010_p2 == w_div_8_V_fu_2841_p4) ? 1'b1 : 1'b0);

assign icmp_ln879_22_fu_3032_p2 = ((tmp_71_fu_3022_p4 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_23_fu_4046_p2 = ((t_V_reg_2397 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_24_fu_4923_p2 = ((norm_mode_V == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln879_25_fu_4928_p2 = ((norm_mode_V == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln879_26_fu_4105_p2 = ((wt_offset_V_load_reg_6895 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln879_27_fu_4514_p2 = ((p_0734_0_reg_2510 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_28_fu_4561_p2 = ((p_0734_0_reg_2510 == 4'd7) ? 1'b1 : 1'b0);

assign icmp_ln879_29_fu_3048_p2 = ((zext_ln1353_4_fu_3044_p1 == w_div_8_V_fu_2841_p4) ? 1'b1 : 1'b0);

assign icmp_ln879_30_fu_3058_p2 = ((trunc_ln790_fu_2861_p1 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_31_fu_3070_p2 = ((add_ln1353_3_fu_3064_p2 == w_div_8_V_fu_2841_p4) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_2873_p2 = ((w_div_8_V_fu_2841_p4 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln883_1_fu_4222_p2 = ((t_V_reg_2397 == zext_ln209_reg_6514) ? 1'b1 : 1'b0);

assign icmp_ln883_fu_4933_p2 = ((width_mode_V == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln887_19_fu_4020_p2 = ((lhs_V_fu_4016_p1 < trunc_ln_reg_6352) ? 1'b1 : 1'b0);

assign icmp_ln887_20_fu_4073_p2 = ((p_0503_0_reg_2432 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln887_21_fu_5855_p2 = ((p_01484_0_reg_2634 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln887_22_fu_4172_p2 = ((p_0576_0_reg_2465 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln887_23_fu_4231_p2 = ((p_0566_0_reg_2476 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln887_24_fu_6087_p2 = ((p_Val2_17_reg_2679 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln887_25_fu_4333_p2 = ((p_0789_0_reg_2498 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln887_26_fu_4286_p2 = ((p_0715_0_reg_2487 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln887_27_fu_4388_p2 = ((p_0734_0_reg_2510 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln887_28_fu_4608_p2 = ((p_01098_0_reg_2533 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln887_29_fu_4463_p2 = ((p_0724_0_reg_2522 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln887_30_fu_4620_p2 = ((p_01221_0_reg_2545 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln887_31_fu_4735_p2 = ((p_01165_0_reg_2578 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln887_32_fu_4662_p2 = ((p_01211_0_reg_2556 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln887_33_fu_4709_p2 = ((p_01201_0_reg_2567 == 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln887_34_fu_4791_p2 = ((p_01302_0_reg_2601 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln887_fu_3082_p2 = ((p_0427_0_reg_2374 == 6'd32) ? 1'b1 : 1'b0);

assign images_per_phase_fu_2817_p2 = 12'd2048 >> zext_ln198_2_fu_2813_p1;

assign kc_V_fu_4292_p2 = (p_0715_0_reg_2487 + 2'd1);

assign kr_V_fu_4237_p2 = (p_0566_0_reg_2476 + 2'd1);

assign lhs_V_fu_4016_p1 = p_0547_0_reg_2385;

assign log_slice_V_fu_2758_p1 = width_mode_V;

assign log_width_V_fu_2763_p2 = (log_slice_V_fu_2758_p1 + 3'd3);

assign lshr_ln647_fu_6121_p2 = 6'd63 >> zext_ln647_fu_6117_p1;

assign lshr_ln808_fu_6103_p2 = trunc_ln808_fu_6099_p1 >> zext_ln391_reg_7273;

assign m_V_4_fu_4178_p2 = (p_0576_0_reg_2465 + 2'd1);

assign m_V_5_fu_4339_p2 = (p_0789_0_reg_2498 + 2'd1);

assign m_V_6_fu_4614_p2 = (p_01098_0_reg_2533 + 2'd1);

assign m_V_7_fu_4626_p2 = (p_01221_0_reg_2545 + 2'd1);

assign m_V_8_fu_4797_p2 = (p_01302_0_reg_2601 + 2'd1);

assign m_V_fu_4079_p2 = (p_0503_0_reg_2432 + 2'd1);

assign mul_ln209_1_fu_4126_p3 = {{wt_offset_V_load_reg_6895}, {wt_offset_V_load_reg_6895}};

assign mul_ln209_fu_6287_p0 = mul_ln209_fu_6287_p00;

assign mul_ln209_fu_6287_p00 = ret_V_s_fu_4888_p4;

assign mul_ln209_fu_6287_p1 = mul_ln209_fu_6287_p10;

assign mul_ln209_fu_6287_p10 = words_per_image_V_reg_6341;

assign new_batch_V_read_read_fu_686_p2 = new_batch_V;

assign o_bank_offset_V_1_fu_4945_p4 = {{o_index_V_6[15:3]}};

assign o_bank_offset_V_2_fu_6198_p4 = {{o_bank_offset_V_reg_7727[15:2]}};

assign o_bank_offset_V_3_fu_4954_p1 = o_bank_offset_V_1_fu_4945_p4;

assign o_bank_offset_V_4_fu_6207_p1 = o_bank_offset_V_2_fu_6198_p4;

assign o_bank_offset_V_fu_5913_p2 = (zext_ln209_6_fu_5909_p1 + mul_ln209_reg_7283);

assign or_ln1353_1_fu_2974_p2 = (3'd1 | and_ln_fu_2960_p3);

assign or_ln1353_2_fu_3038_p2 = (trunc_ln790_fu_2861_p1 | 3'd1);

assign or_ln1353_fu_2910_p2 = (trunc_ln790_1_fu_2865_p1 | 2'd1);

assign or_ln180_100_fu_5462_p2 = (tmp_172_reg_7170 | 11'd38);

assign or_ln180_101_fu_5476_p2 = (tmp_172_reg_7170 | 11'd39);

assign or_ln180_102_fu_5490_p2 = (tmp_172_reg_7170 | 11'd40);

assign or_ln180_103_fu_5504_p2 = (tmp_172_reg_7170 | 11'd41);

assign or_ln180_104_fu_5518_p2 = (tmp_172_reg_7170 | 11'd42);

assign or_ln180_105_fu_5532_p2 = (tmp_172_reg_7170 | 11'd43);

assign or_ln180_106_fu_5546_p2 = (tmp_172_reg_7170 | 11'd44);

assign or_ln180_107_fu_5560_p2 = (tmp_172_reg_7170 | 11'd45);

assign or_ln180_108_fu_5574_p2 = (tmp_172_reg_7170 | 11'd46);

assign or_ln180_109_fu_5588_p2 = (tmp_172_reg_7170 | 11'd47);

assign or_ln180_10_fu_3274_p2 = (tmp_108_reg_6436 | 12'd11);

assign or_ln180_110_fu_5602_p2 = (tmp_172_reg_7170 | 11'd48);

assign or_ln180_111_fu_5616_p2 = (tmp_172_reg_7170 | 11'd49);

assign or_ln180_112_fu_5630_p2 = (tmp_172_reg_7170 | 11'd50);

assign or_ln180_113_fu_5644_p2 = (tmp_172_reg_7170 | 11'd51);

assign or_ln180_114_fu_5658_p2 = (tmp_172_reg_7170 | 11'd52);

assign or_ln180_115_fu_5672_p2 = (tmp_172_reg_7170 | 11'd53);

assign or_ln180_116_fu_5686_p2 = (tmp_172_reg_7170 | 11'd54);

assign or_ln180_117_fu_5700_p2 = (tmp_172_reg_7170 | 11'd55);

assign or_ln180_118_fu_5714_p2 = (tmp_172_reg_7170 | 11'd56);

assign or_ln180_119_fu_5728_p2 = (tmp_172_reg_7170 | 11'd57);

assign or_ln180_11_fu_3288_p2 = (tmp_108_reg_6436 | 12'd12);

assign or_ln180_120_fu_5742_p2 = (tmp_172_reg_7170 | 11'd58);

assign or_ln180_121_fu_5756_p2 = (tmp_172_reg_7170 | 11'd59);

assign or_ln180_122_fu_5770_p2 = (tmp_172_reg_7170 | 11'd60);

assign or_ln180_123_fu_5784_p2 = (tmp_172_reg_7170 | 11'd61);

assign or_ln180_124_fu_5798_p2 = (tmp_172_reg_7170 | 11'd62);

assign or_ln180_125_fu_5812_p2 = (tmp_172_reg_7170 | 11'd63);

assign or_ln180_12_fu_3302_p2 = (tmp_108_reg_6436 | 12'd13);

assign or_ln180_13_fu_3316_p2 = (tmp_108_reg_6436 | 12'd14);

assign or_ln180_14_fu_3330_p2 = (tmp_108_reg_6436 | 12'd15);

assign or_ln180_15_fu_3344_p2 = (tmp_108_reg_6436 | 12'd16);

assign or_ln180_16_fu_3358_p2 = (tmp_108_reg_6436 | 12'd17);

assign or_ln180_17_fu_3372_p2 = (tmp_108_reg_6436 | 12'd18);

assign or_ln180_18_fu_3386_p2 = (tmp_108_reg_6436 | 12'd19);

assign or_ln180_19_fu_3400_p2 = (tmp_108_reg_6436 | 12'd20);

assign or_ln180_1_fu_3148_p2 = (tmp_108_reg_6436 | 12'd2);

assign or_ln180_20_fu_3414_p2 = (tmp_108_reg_6436 | 12'd21);

assign or_ln180_21_fu_3428_p2 = (tmp_108_reg_6436 | 12'd22);

assign or_ln180_22_fu_3442_p2 = (tmp_108_reg_6436 | 12'd23);

assign or_ln180_23_fu_3456_p2 = (tmp_108_reg_6436 | 12'd24);

assign or_ln180_24_fu_3470_p2 = (tmp_108_reg_6436 | 12'd25);

assign or_ln180_25_fu_3484_p2 = (tmp_108_reg_6436 | 12'd26);

assign or_ln180_26_fu_3498_p2 = (tmp_108_reg_6436 | 12'd27);

assign or_ln180_27_fu_3512_p2 = (tmp_108_reg_6436 | 12'd28);

assign or_ln180_28_fu_3526_p2 = (tmp_108_reg_6436 | 12'd29);

assign or_ln180_29_fu_3540_p2 = (tmp_108_reg_6436 | 12'd30);

assign or_ln180_2_fu_3162_p2 = (tmp_108_reg_6436 | 12'd3);

assign or_ln180_30_fu_3554_p2 = (tmp_108_reg_6436 | 12'd31);

assign or_ln180_31_fu_3568_p2 = (tmp_108_reg_6436 | 12'd32);

assign or_ln180_32_fu_3582_p2 = (tmp_108_reg_6436 | 12'd33);

assign or_ln180_33_fu_3596_p2 = (tmp_108_reg_6436 | 12'd34);

assign or_ln180_34_fu_3610_p2 = (tmp_108_reg_6436 | 12'd35);

assign or_ln180_35_fu_3624_p2 = (tmp_108_reg_6436 | 12'd36);

assign or_ln180_36_fu_3638_p2 = (tmp_108_reg_6436 | 12'd37);

assign or_ln180_37_fu_3652_p2 = (tmp_108_reg_6436 | 12'd38);

assign or_ln180_38_fu_3666_p2 = (tmp_108_reg_6436 | 12'd39);

assign or_ln180_39_fu_3680_p2 = (tmp_108_reg_6436 | 12'd40);

assign or_ln180_3_fu_3176_p2 = (tmp_108_reg_6436 | 12'd4);

assign or_ln180_40_fu_3694_p2 = (tmp_108_reg_6436 | 12'd41);

assign or_ln180_41_fu_3708_p2 = (tmp_108_reg_6436 | 12'd42);

assign or_ln180_42_fu_3722_p2 = (tmp_108_reg_6436 | 12'd43);

assign or_ln180_43_fu_3736_p2 = (tmp_108_reg_6436 | 12'd44);

assign or_ln180_44_fu_3750_p2 = (tmp_108_reg_6436 | 12'd45);

assign or_ln180_45_fu_3764_p2 = (tmp_108_reg_6436 | 12'd46);

assign or_ln180_46_fu_3778_p2 = (tmp_108_reg_6436 | 12'd47);

assign or_ln180_47_fu_3792_p2 = (tmp_108_reg_6436 | 12'd48);

assign or_ln180_48_fu_3806_p2 = (tmp_108_reg_6436 | 12'd49);

assign or_ln180_49_fu_3820_p2 = (tmp_108_reg_6436 | 12'd50);

assign or_ln180_4_fu_3190_p2 = (tmp_108_reg_6436 | 12'd5);

assign or_ln180_50_fu_3834_p2 = (tmp_108_reg_6436 | 12'd51);

assign or_ln180_51_fu_3848_p2 = (tmp_108_reg_6436 | 12'd52);

assign or_ln180_52_fu_3862_p2 = (tmp_108_reg_6436 | 12'd53);

assign or_ln180_53_fu_3876_p2 = (tmp_108_reg_6436 | 12'd54);

assign or_ln180_54_fu_3890_p2 = (tmp_108_reg_6436 | 12'd55);

assign or_ln180_55_fu_3904_p2 = (tmp_108_reg_6436 | 12'd56);

assign or_ln180_56_fu_3918_p2 = (tmp_108_reg_6436 | 12'd57);

assign or_ln180_57_fu_3932_p2 = (tmp_108_reg_6436 | 12'd58);

assign or_ln180_58_fu_3946_p2 = (tmp_108_reg_6436 | 12'd59);

assign or_ln180_59_fu_3960_p2 = (tmp_108_reg_6436 | 12'd60);

assign or_ln180_5_fu_3204_p2 = (tmp_108_reg_6436 | 12'd6);

assign or_ln180_60_fu_3974_p2 = (tmp_108_reg_6436 | 12'd61);

assign or_ln180_61_fu_3988_p2 = (tmp_108_reg_6436 | 12'd62);

assign or_ln180_62_fu_4002_p2 = (tmp_108_reg_6436 | 12'd63);

assign or_ln180_63_fu_4870_p2 = (tmp_172_fu_4857_p3 | 11'd1);

assign or_ln180_64_fu_4958_p2 = (tmp_172_reg_7170 | 11'd2);

assign or_ln180_65_fu_4972_p2 = (tmp_172_reg_7170 | 11'd3);

assign or_ln180_66_fu_4986_p2 = (tmp_172_reg_7170 | 11'd4);

assign or_ln180_67_fu_5000_p2 = (tmp_172_reg_7170 | 11'd5);

assign or_ln180_68_fu_5014_p2 = (tmp_172_reg_7170 | 11'd6);

assign or_ln180_69_fu_5028_p2 = (tmp_172_reg_7170 | 11'd7);

assign or_ln180_6_fu_3218_p2 = (tmp_108_reg_6436 | 12'd7);

assign or_ln180_70_fu_5042_p2 = (tmp_172_reg_7170 | 11'd8);

assign or_ln180_71_fu_5056_p2 = (tmp_172_reg_7170 | 11'd9);

assign or_ln180_72_fu_5070_p2 = (tmp_172_reg_7170 | 11'd10);

assign or_ln180_73_fu_5084_p2 = (tmp_172_reg_7170 | 11'd11);

assign or_ln180_74_fu_5098_p2 = (tmp_172_reg_7170 | 11'd12);

assign or_ln180_75_fu_5112_p2 = (tmp_172_reg_7170 | 11'd13);

assign or_ln180_76_fu_5126_p2 = (tmp_172_reg_7170 | 11'd14);

assign or_ln180_77_fu_5140_p2 = (tmp_172_reg_7170 | 11'd15);

assign or_ln180_78_fu_5154_p2 = (tmp_172_reg_7170 | 11'd16);

assign or_ln180_79_fu_5168_p2 = (tmp_172_reg_7170 | 11'd17);

assign or_ln180_7_fu_3232_p2 = (tmp_108_reg_6436 | 12'd8);

assign or_ln180_80_fu_5182_p2 = (tmp_172_reg_7170 | 11'd18);

assign or_ln180_81_fu_5196_p2 = (tmp_172_reg_7170 | 11'd19);

assign or_ln180_82_fu_5210_p2 = (tmp_172_reg_7170 | 11'd20);

assign or_ln180_83_fu_5224_p2 = (tmp_172_reg_7170 | 11'd21);

assign or_ln180_84_fu_5238_p2 = (tmp_172_reg_7170 | 11'd22);

assign or_ln180_85_fu_5252_p2 = (tmp_172_reg_7170 | 11'd23);

assign or_ln180_86_fu_5266_p2 = (tmp_172_reg_7170 | 11'd24);

assign or_ln180_87_fu_5280_p2 = (tmp_172_reg_7170 | 11'd25);

assign or_ln180_88_fu_5294_p2 = (tmp_172_reg_7170 | 11'd26);

assign or_ln180_89_fu_5308_p2 = (tmp_172_reg_7170 | 11'd27);

assign or_ln180_8_fu_3246_p2 = (tmp_108_reg_6436 | 12'd9);

assign or_ln180_90_fu_5322_p2 = (tmp_172_reg_7170 | 11'd28);

assign or_ln180_91_fu_5336_p2 = (tmp_172_reg_7170 | 11'd29);

assign or_ln180_92_fu_5350_p2 = (tmp_172_reg_7170 | 11'd30);

assign or_ln180_93_fu_5364_p2 = (tmp_172_reg_7170 | 11'd31);

assign or_ln180_94_fu_5378_p2 = (tmp_172_reg_7170 | 11'd32);

assign or_ln180_95_fu_5392_p2 = (tmp_172_reg_7170 | 11'd33);

assign or_ln180_96_fu_5406_p2 = (tmp_172_reg_7170 | 11'd34);

assign or_ln180_97_fu_5420_p2 = (tmp_172_reg_7170 | 11'd35);

assign or_ln180_98_fu_5434_p2 = (tmp_172_reg_7170 | 11'd36);

assign or_ln180_99_fu_5448_p2 = (tmp_172_reg_7170 | 11'd37);

assign or_ln180_9_fu_3260_p2 = (tmp_108_reg_6436 | 12'd10);

assign or_ln180_fu_3107_p2 = (tmp_108_fu_3094_p3 | 12'd1);

assign or_ln879_4_fu_4593_p2 = (p_Result_17_fu_4572_p3 | icmp_ln879_28_fu_4561_p2);

assign or_ln879_fu_4546_p2 = (p_Result_16_fu_4525_p3 | icmp_ln879_27_fu_4514_p2);

assign p_Repl2_6_fu_6064_p1 = and_ln419_fu_6058_p2;

assign p_Repl2_7_fu_6179_p1 = and_ln430_fu_6173_p2;

assign p_Repl2_s_fu_5987_p1 = icmp_ln816_fu_5982_p2;

assign p_Result_16_fu_4525_p3 = word_V_reg_7013[add_ln214_fu_4520_p2];

assign p_Result_17_fu_4572_p3 = word_V_reg_7013[add_ln209_3_fu_4567_p2];

assign p_Result_18_fu_4498_p3 = word_V_reg_7013[add_ln209_fu_4493_p2];

always @ (*) begin
    p_Result_19_fu_5991_p4 = p_Val2_16_fu_670;
    p_Result_19_fu_5991_p4[bvh_d_index_fu_5974_p1] = |(p_Repl2_s_fu_5987_p1);
end

assign p_Result_1_fu_6235_p5 = {{trunc_ln647_1_fu_6231_p1}, {r_V_16_fu_6227_p1[47:0]}};

always @ (*) begin
    p_Result_20_fu_6068_p4 = p_Val2_15_fu_666;
    p_Result_20_fu_6068_p4[bvh_d_index_1_fu_6018_p1] = |(p_Repl2_6_fu_6064_p1);
end

always @ (*) begin
    p_Result_21_fu_6183_p4 = p_Val2_s_fu_662;
    p_Result_21_fu_6183_p4[bvh_d_index_4_fu_6153_p1] = |(p_Repl2_7_fu_6179_p1);
end

assign p_Result_4_fu_6050_p3 = p_Val2_16_fu_670[zext_ln555_9_fu_6046_p1];

assign p_Result_7_fu_6157_p3 = p_Val2_15_fu_666[i0_V_1_fu_6137_p2];

assign p_Result_8_fu_6165_p3 = p_Val2_15_fu_666[i1_V_fu_6143_p2];

assign p_Result_s_fu_6032_p3 = p_Val2_16_fu_670[zext_ln555_fu_6028_p1];

assign p_V_fu_4064_p2 = (trunc_ln700_reg_6524 + p_0547_0_reg_2385);

assign p_Val2_18_fu_4214_p3 = ((trunc_ln791_fu_4210_p1[0:0] === 1'b1) ? wt_word_buffer_1_V_3_fu_658 : wt_word_buffer_1_V_fu_654);

assign p_shl2_cast_fu_4409_p3 = {{add_ln180_27_fu_4404_p2}, {3'd0}};

assign p_shl4_cast_fu_4683_p3 = {{add_ln180_31_fu_4678_p2}, {3'd0}};

assign pool_width_V_fu_4914_p2 = 5'd1 << zext_ln391_1_fu_4910_p1;

assign r_V_13_fu_2855_p2 = 4'd15 >> zext_ln461_fu_2851_p1;

assign r_V_14_fu_4136_p2 = $signed(wt_mem_V_6_q0) >>> zext_ln808_fu_4132_p1;

assign r_V_15_fu_5922_p3 = {{trunc_ln1503_fu_5918_p1}, {4'd0}};

assign r_V_16_fu_6227_p1 = $signed(trunc_ln1_fu_6217_p4);

assign r_V_fu_6112_p2 = i0_V_fu_6108_p1 << zext_ln198_reg_6357;

assign ret_V_32_fu_4469_p2 = (p_0724_0_reg_2522 + 4'd1);

assign ret_V_33_fu_4885_p1 = o_index_V_6[0:0];

assign ret_V_fu_5838_p2 = (p_01333_0_reg_2624 + zext_ln378_reg_7682);

assign ret_V_s_fu_4888_p4 = {{o_index_V_6[15:1]}};

assign s_V_fu_4829_p2 = ($signed(sext_ln700_fu_4825_p1) + $signed(p_01306_0_reg_2589));

assign select_ln1353_fu_2887_p3 = ((trunc_ln790_2_fu_2869_p1[0:0] === 1'b1) ? 4'd2 : 4'd1);

assign select_ln50_fu_4505_p3 = ((p_Result_18_fu_4498_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign select_ln879_11_fu_4552_p3 = ((or_ln879_fu_4546_p2[0:0] === 1'b1) ? select_ln879_fu_4538_p3 : 2'd1);

assign select_ln879_14_fu_4585_p3 = ((xor_ln879_6_fu_4579_p2[0:0] === 1'b1) ? 2'd3 : 2'd0);

assign select_ln879_fu_4538_p3 = ((xor_ln879_5_fu_4532_p2[0:0] === 1'b1) ? 2'd3 : 2'd0);

assign select_ln883_fu_4777_p3 = ((icmp_ln883_1_reg_6958[0:0] === 1'b1) ? 8'd0 : wrd_V_fu_4765_p2);

assign sext_ln180_fu_4206_p1 = $signed(sub_ln180_fu_4200_p2);

assign sext_ln555_fu_4321_p1 = $signed(bvh_d_index_5_fu_4316_p2);

assign sext_ln700_1_cast_fu_4654_p3 = {{add_ln887_1_fu_4648_p2}, {6'd0}};

assign sext_ln700_1_fu_4760_p1 = $signed(add_ln700_45_fu_4755_p2);

assign sext_ln700_fu_4825_p1 = $signed(conv_out_buffer_V_q0);

assign sext_ln816_fu_5978_p1 = $signed(fixed_buffer_V_q1);

assign sext_ln887_fu_4835_p1 = p_01306_0_reg_2589;

assign shl_ln180_fu_4252_p2 = add_ln180_fu_4247_p2 << 6'd2;

assign shl_ln227_fu_2835_p2 = 7'd1 << zext_ln198_1_fu_2801_p1;

assign shl_ln4_fu_2805_p3 = {{log_width_V_fu_2763_p2}, {1'd0}};

assign shl_ln5_fu_4268_p3 = {{p_0566_0_reg_2476}, {2'd0}};

assign shl_ln6_fu_4455_p3 = {{trunc_ln209_fu_4451_p1}, {3'd0}};

assign shl_ln_fu_2769_p3 = {{width_mode_V}, {1'd0}};

assign sub_ln180_2_fu_4258_p2 = (shl_ln180_fu_4252_p2 - add_ln180_fu_4247_p2);

assign sub_ln180_fu_4200_p2 = (zext_ln180_41_fu_4196_p1 - zext_ln180_40_fu_4184_p1);

assign sub_ln555_fu_4280_p2 = (zext_ln555_11_fu_4276_p1 - zext_ln555_10_fu_4264_p1);

assign tmp_107_fu_3125_p3 = {{d_i_idx_V}, {1'd0}};

assign tmp_108_fu_3094_p3 = {{p_0427_0_reg_2374}, {6'd0}};

assign tmp_109_fu_3113_p3 = {{52'd0}, {or_ln180_fu_3107_p2}};

assign tmp_110_fu_3153_p3 = {{52'd0}, {or_ln180_1_fu_3148_p2}};

assign tmp_111_fu_3167_p3 = {{52'd0}, {or_ln180_2_fu_3162_p2}};

assign tmp_112_fu_3181_p3 = {{52'd0}, {or_ln180_3_fu_3176_p2}};

assign tmp_113_fu_3195_p3 = {{52'd0}, {or_ln180_4_fu_3190_p2}};

assign tmp_114_fu_3209_p3 = {{52'd0}, {or_ln180_5_fu_3204_p2}};

assign tmp_115_fu_3223_p3 = {{52'd0}, {or_ln180_6_fu_3218_p2}};

assign tmp_116_fu_3237_p3 = {{52'd0}, {or_ln180_7_fu_3232_p2}};

assign tmp_117_fu_3251_p3 = {{52'd0}, {or_ln180_8_fu_3246_p2}};

assign tmp_118_fu_3265_p3 = {{52'd0}, {or_ln180_9_fu_3260_p2}};

assign tmp_119_fu_3279_p3 = {{52'd0}, {or_ln180_10_fu_3274_p2}};

assign tmp_120_fu_3293_p3 = {{52'd0}, {or_ln180_11_fu_3288_p2}};

assign tmp_121_fu_3307_p3 = {{52'd0}, {or_ln180_12_fu_3302_p2}};

assign tmp_122_fu_3321_p3 = {{52'd0}, {or_ln180_13_fu_3316_p2}};

assign tmp_123_fu_3335_p3 = {{52'd0}, {or_ln180_14_fu_3330_p2}};

assign tmp_124_fu_3349_p3 = {{52'd0}, {or_ln180_15_fu_3344_p2}};

assign tmp_125_fu_3363_p3 = {{52'd0}, {or_ln180_16_fu_3358_p2}};

assign tmp_126_fu_3377_p3 = {{52'd0}, {or_ln180_17_fu_3372_p2}};

assign tmp_127_fu_3391_p3 = {{52'd0}, {or_ln180_18_fu_3386_p2}};

assign tmp_128_fu_3405_p3 = {{52'd0}, {or_ln180_19_fu_3400_p2}};

assign tmp_129_fu_3419_p3 = {{52'd0}, {or_ln180_20_fu_3414_p2}};

assign tmp_130_fu_3433_p3 = {{52'd0}, {or_ln180_21_fu_3428_p2}};

assign tmp_131_fu_3447_p3 = {{52'd0}, {or_ln180_22_fu_3442_p2}};

assign tmp_132_fu_3461_p3 = {{52'd0}, {or_ln180_23_fu_3456_p2}};

assign tmp_133_fu_3475_p3 = {{52'd0}, {or_ln180_24_fu_3470_p2}};

assign tmp_134_fu_3489_p3 = {{52'd0}, {or_ln180_25_fu_3484_p2}};

assign tmp_135_fu_3503_p3 = {{52'd0}, {or_ln180_26_fu_3498_p2}};

assign tmp_136_fu_3517_p3 = {{52'd0}, {or_ln180_27_fu_3512_p2}};

assign tmp_137_fu_3531_p3 = {{52'd0}, {or_ln180_28_fu_3526_p2}};

assign tmp_138_fu_3545_p3 = {{52'd0}, {or_ln180_29_fu_3540_p2}};

assign tmp_139_fu_3559_p3 = {{52'd0}, {or_ln180_30_fu_3554_p2}};

assign tmp_140_fu_3573_p3 = {{52'd0}, {or_ln180_31_fu_3568_p2}};

assign tmp_141_fu_3587_p3 = {{52'd0}, {or_ln180_32_fu_3582_p2}};

assign tmp_142_fu_3601_p3 = {{52'd0}, {or_ln180_33_fu_3596_p2}};

assign tmp_143_fu_3615_p3 = {{52'd0}, {or_ln180_34_fu_3610_p2}};

assign tmp_144_fu_3629_p3 = {{52'd0}, {or_ln180_35_fu_3624_p2}};

assign tmp_145_fu_3643_p3 = {{52'd0}, {or_ln180_36_fu_3638_p2}};

assign tmp_146_fu_3657_p3 = {{52'd0}, {or_ln180_37_fu_3652_p2}};

assign tmp_147_fu_3671_p3 = {{52'd0}, {or_ln180_38_fu_3666_p2}};

assign tmp_148_fu_3685_p3 = {{52'd0}, {or_ln180_39_fu_3680_p2}};

assign tmp_149_fu_3699_p3 = {{52'd0}, {or_ln180_40_fu_3694_p2}};

assign tmp_150_fu_3713_p3 = {{52'd0}, {or_ln180_41_fu_3708_p2}};

assign tmp_151_fu_3727_p3 = {{52'd0}, {or_ln180_42_fu_3722_p2}};

assign tmp_152_fu_3741_p3 = {{52'd0}, {or_ln180_43_fu_3736_p2}};

assign tmp_153_fu_3755_p3 = {{52'd0}, {or_ln180_44_fu_3750_p2}};

assign tmp_154_fu_3769_p3 = {{52'd0}, {or_ln180_45_fu_3764_p2}};

assign tmp_155_fu_3783_p3 = {{52'd0}, {or_ln180_46_fu_3778_p2}};

assign tmp_156_fu_3797_p3 = {{52'd0}, {or_ln180_47_fu_3792_p2}};

assign tmp_157_fu_3811_p3 = {{52'd0}, {or_ln180_48_fu_3806_p2}};

assign tmp_158_fu_3825_p3 = {{52'd0}, {or_ln180_49_fu_3820_p2}};

assign tmp_159_fu_3839_p3 = {{52'd0}, {or_ln180_50_fu_3834_p2}};

assign tmp_160_fu_3853_p3 = {{52'd0}, {or_ln180_51_fu_3848_p2}};

assign tmp_161_fu_3867_p3 = {{52'd0}, {or_ln180_52_fu_3862_p2}};

assign tmp_162_fu_3881_p3 = {{52'd0}, {or_ln180_53_fu_3876_p2}};

assign tmp_163_fu_3895_p3 = {{52'd0}, {or_ln180_54_fu_3890_p2}};

assign tmp_164_fu_3909_p3 = {{52'd0}, {or_ln180_55_fu_3904_p2}};

assign tmp_165_fu_3923_p3 = {{52'd0}, {or_ln180_56_fu_3918_p2}};

assign tmp_166_fu_3937_p3 = {{52'd0}, {or_ln180_57_fu_3932_p2}};

assign tmp_167_fu_3951_p3 = {{52'd0}, {or_ln180_58_fu_3946_p2}};

assign tmp_168_fu_3965_p3 = {{52'd0}, {or_ln180_59_fu_3960_p2}};

assign tmp_169_fu_3979_p3 = {{52'd0}, {or_ln180_60_fu_3974_p2}};

assign tmp_170_fu_3993_p3 = {{52'd0}, {or_ln180_61_fu_3988_p2}};

assign tmp_171_fu_4007_p3 = {{52'd0}, {or_ln180_62_fu_4002_p2}};

assign tmp_172_fu_4857_p3 = {{p_01360_0_reg_2612}, {6'd0}};

assign tmp_173_fu_4876_p3 = {{53'd0}, {or_ln180_63_fu_4870_p2}};

assign tmp_174_fu_4963_p3 = {{53'd0}, {or_ln180_64_fu_4958_p2}};

assign tmp_175_fu_4977_p3 = {{53'd0}, {or_ln180_65_fu_4972_p2}};

assign tmp_176_fu_4991_p3 = {{53'd0}, {or_ln180_66_fu_4986_p2}};

assign tmp_177_fu_5005_p3 = {{53'd0}, {or_ln180_67_fu_5000_p2}};

assign tmp_178_fu_5019_p3 = {{53'd0}, {or_ln180_68_fu_5014_p2}};

assign tmp_179_fu_5033_p3 = {{53'd0}, {or_ln180_69_fu_5028_p2}};

assign tmp_180_fu_5047_p3 = {{53'd0}, {or_ln180_70_fu_5042_p2}};

assign tmp_181_fu_5061_p3 = {{53'd0}, {or_ln180_71_fu_5056_p2}};

assign tmp_182_fu_5075_p3 = {{53'd0}, {or_ln180_72_fu_5070_p2}};

assign tmp_183_fu_5089_p3 = {{53'd0}, {or_ln180_73_fu_5084_p2}};

assign tmp_184_fu_5103_p3 = {{53'd0}, {or_ln180_74_fu_5098_p2}};

assign tmp_185_fu_5117_p3 = {{53'd0}, {or_ln180_75_fu_5112_p2}};

assign tmp_186_fu_5131_p3 = {{53'd0}, {or_ln180_76_fu_5126_p2}};

assign tmp_187_fu_5145_p3 = {{53'd0}, {or_ln180_77_fu_5140_p2}};

assign tmp_188_fu_5159_p3 = {{53'd0}, {or_ln180_78_fu_5154_p2}};

assign tmp_189_fu_5173_p3 = {{53'd0}, {or_ln180_79_fu_5168_p2}};

assign tmp_190_fu_5187_p3 = {{53'd0}, {or_ln180_80_fu_5182_p2}};

assign tmp_191_fu_5201_p3 = {{53'd0}, {or_ln180_81_fu_5196_p2}};

assign tmp_192_fu_5215_p3 = {{53'd0}, {or_ln180_82_fu_5210_p2}};

assign tmp_193_fu_5229_p3 = {{53'd0}, {or_ln180_83_fu_5224_p2}};

assign tmp_194_fu_5243_p3 = {{53'd0}, {or_ln180_84_fu_5238_p2}};

assign tmp_195_fu_5257_p3 = {{53'd0}, {or_ln180_85_fu_5252_p2}};

assign tmp_196_fu_5271_p3 = {{53'd0}, {or_ln180_86_fu_5266_p2}};

assign tmp_197_fu_5285_p3 = {{53'd0}, {or_ln180_87_fu_5280_p2}};

assign tmp_198_fu_5299_p3 = {{53'd0}, {or_ln180_88_fu_5294_p2}};

assign tmp_199_fu_5313_p3 = {{53'd0}, {or_ln180_89_fu_5308_p2}};

assign tmp_200_fu_5327_p3 = {{53'd0}, {or_ln180_90_fu_5322_p2}};

assign tmp_201_fu_5341_p3 = {{53'd0}, {or_ln180_91_fu_5336_p2}};

assign tmp_202_fu_5355_p3 = {{53'd0}, {or_ln180_92_fu_5350_p2}};

assign tmp_203_fu_5369_p3 = {{53'd0}, {or_ln180_93_fu_5364_p2}};

assign tmp_204_fu_5383_p3 = {{53'd0}, {or_ln180_94_fu_5378_p2}};

assign tmp_205_fu_5397_p3 = {{53'd0}, {or_ln180_95_fu_5392_p2}};

assign tmp_206_fu_5411_p3 = {{53'd0}, {or_ln180_96_fu_5406_p2}};

assign tmp_207_fu_5425_p3 = {{53'd0}, {or_ln180_97_fu_5420_p2}};

assign tmp_208_fu_5439_p3 = {{53'd0}, {or_ln180_98_fu_5434_p2}};

assign tmp_209_fu_5453_p3 = {{53'd0}, {or_ln180_99_fu_5448_p2}};

assign tmp_210_fu_5467_p3 = {{53'd0}, {or_ln180_100_fu_5462_p2}};

assign tmp_211_fu_5481_p3 = {{53'd0}, {or_ln180_101_fu_5476_p2}};

assign tmp_212_fu_5495_p3 = {{53'd0}, {or_ln180_102_fu_5490_p2}};

assign tmp_213_fu_5509_p3 = {{53'd0}, {or_ln180_103_fu_5504_p2}};

assign tmp_214_fu_5523_p3 = {{53'd0}, {or_ln180_104_fu_5518_p2}};

assign tmp_215_fu_5537_p3 = {{53'd0}, {or_ln180_105_fu_5532_p2}};

assign tmp_216_fu_5551_p3 = {{53'd0}, {or_ln180_106_fu_5546_p2}};

assign tmp_217_fu_5565_p3 = {{53'd0}, {or_ln180_107_fu_5560_p2}};

assign tmp_218_fu_5579_p3 = {{53'd0}, {or_ln180_108_fu_5574_p2}};

assign tmp_219_fu_5593_p3 = {{53'd0}, {or_ln180_109_fu_5588_p2}};

assign tmp_220_fu_5607_p3 = {{53'd0}, {or_ln180_110_fu_5602_p2}};

assign tmp_221_fu_5621_p3 = {{53'd0}, {or_ln180_111_fu_5616_p2}};

assign tmp_222_fu_5635_p3 = {{53'd0}, {or_ln180_112_fu_5630_p2}};

assign tmp_223_fu_5649_p3 = {{53'd0}, {or_ln180_113_fu_5644_p2}};

assign tmp_224_fu_5663_p3 = {{53'd0}, {or_ln180_114_fu_5658_p2}};

assign tmp_225_fu_5677_p3 = {{53'd0}, {or_ln180_115_fu_5672_p2}};

assign tmp_226_fu_5691_p3 = {{53'd0}, {or_ln180_116_fu_5686_p2}};

assign tmp_227_fu_5705_p3 = {{53'd0}, {or_ln180_117_fu_5700_p2}};

assign tmp_228_fu_5719_p3 = {{53'd0}, {or_ln180_118_fu_5714_p2}};

assign tmp_229_fu_5733_p3 = {{53'd0}, {or_ln180_119_fu_5728_p2}};

assign tmp_230_fu_5747_p3 = {{53'd0}, {or_ln180_120_fu_5742_p2}};

assign tmp_231_fu_5761_p3 = {{53'd0}, {or_ln180_121_fu_5756_p2}};

assign tmp_232_fu_5775_p3 = {{53'd0}, {or_ln180_122_fu_5770_p2}};

assign tmp_233_fu_5789_p3 = {{53'd0}, {or_ln180_123_fu_5784_p2}};

assign tmp_234_fu_5803_p3 = {{53'd0}, {or_ln180_124_fu_5798_p2}};

assign tmp_235_fu_5817_p3 = {{53'd0}, {or_ln180_125_fu_5812_p2}};

assign tmp_236_fu_5930_p3 = {{p_01519_0_reg_2645}, {6'd0}};

assign tmp_237_fu_5843_p3 = {{ret_V_fu_5838_p2}, {6'd0}};

assign tmp_238_fu_4188_p3 = {{p_0576_0_reg_2465}, {2'd0}};

assign tmp_239_fu_4376_p3 = {{p_0789_0_reg_2498}, {3'd0}};

assign tmp_240_fu_6257_p4 = {{{d_o_idx_V}, {p_02114_2_reg_2690}}, {10'd0}};

assign tmp_241_fu_4632_p3 = {{p_01221_0_reg_2545}, {3'd0}};

assign tmp_242_fu_4803_p3 = {{p_01302_0_reg_2601}, {6'd0}};

assign tmp_70_fu_2952_p3 = r_V_13_fu_2855_p2[32'd2];

assign tmp_71_fu_3022_p4 = {{r_V_13_fu_2855_p2[2:1]}};

assign tmp_73_fu_5830_p3 = p_01333_0_reg_2624[32'd5];

assign tmp_77_fu_4354_p3 = {{add_ln316_fu_4349_p2}, {10'd0}};

assign tmp_78_fu_4417_p3 = {{add_ln180_27_fu_4404_p2}, {1'd0}};

assign tmp_79_fu_4691_p3 = {{add_ln180_31_fu_4678_p2}, {1'd0}};

assign trunc_ln1503_fu_5918_p1 = p_01519_0_reg_2645[1:0];

assign trunc_ln180_2_fu_6253_p1 = p_02207_2_reg_2703[13:0];

assign trunc_ln180_fu_4101_p1 = p_0503_0_reg_2432[0:0];

assign trunc_ln1_fu_6217_p4 = {{outword_V[63:16]}};

assign trunc_ln209_fu_4451_p1 = p_0734_0_reg_2510[2:0];

assign trunc_ln215_fu_4056_p1 = wt_addr_V[13:0];

assign trunc_ln647_1_fu_6231_p1 = p_Val2_s_fu_662[15:0];

assign trunc_ln647_fu_6127_p1 = lshr_ln647_fu_6121_p2[4:0];

assign trunc_ln700_fu_3136_p1 = images_per_phase_reg_6362[9:0];

assign trunc_ln790_1_fu_2865_p1 = r_V_13_fu_2855_p2[1:0];

assign trunc_ln790_2_fu_2869_p1 = r_V_13_fu_2855_p2[0:0];

assign trunc_ln790_fu_2861_p1 = r_V_13_fu_2855_p2[2:0];

assign trunc_ln791_fu_4210_p1 = p_0576_0_reg_2465[0:0];

assign trunc_ln808_fu_6099_p1 = p_Val2_17_reg_2679[3:0];

assign trunc_ln887_fu_4644_p1 = t_V_2_reg_2409[6:0];

assign w_V_1_fu_5903_p2 = (p_01519_0_reg_2645 + 5'd1);

assign w_V_fu_4851_p2 = (p_01360_0_reg_2612 + 5'd1);

assign w_div_8_V_fu_2841_p4 = {{shl_ln227_fu_2835_p2[6:3]}};

assign word_buffer_V_d1 = ((or_ln879_4_fu_4593_p2[0:0] === 1'b1) ? select_ln879_14_fu_4585_p3 : 2'd1);

assign words_per_image_V_fu_2781_p2 = 5'd1 << zext_ln196_fu_2777_p1;

assign wrd_V_fu_4765_p2 = (t_V_reg_2397 + 8'd1);

assign wrd_phase_V_1_fu_4784_p3 = ((icmp_ln883_1_reg_6958[0:0] === 1'b1) ? t_V_2_reg_2409 : wrd_phase_V_fu_4771_p2);

assign wrd_phase_V_fu_4771_p2 = (t_V_2_reg_2409 + 8'd1);

assign wt_mem_V_6_address0 = zext_ln808_1_fu_4096_p1;

assign wt_word_buffer_1_V_5_fu_4142_p3 = ((trunc_ln180_reg_6926[0:0] === 1'b1) ? r_V_14_fu_4136_p2 : wt_word_buffer_1_V_3_fu_658);

assign wt_word_buffer_1_V_6_fu_4149_p3 = ((trunc_ln180_reg_6926[0:0] === 1'b1) ? wt_word_buffer_1_V_fu_654 : r_V_14_fu_4136_p2);

assign xor_ln879_4_fu_3076_p2 = (tmp_69_reg_6368 ^ 1'd1);

assign xor_ln879_5_fu_4532_p2 = (icmp_ln879_27_fu_4514_p2 ^ 1'd1);

assign xor_ln879_6_fu_4579_p2 = (icmp_ln879_28_fu_4561_p2 ^ 1'd1);

assign xor_ln879_fu_2880_p2 = (trunc_ln790_2_fu_2869_p1 ^ 1'd1);

assign zext_ln1352_2_fu_4029_p1 = words_per_image_V_reg_6341;

assign zext_ln1352_fu_4025_p1 = p_0547_0_reg_2385;

assign zext_ln1353_1_fu_2932_p1 = trunc_ln790_1_fu_2865_p1;

assign zext_ln1353_2_fu_2942_p1 = add_ln1353_fu_2936_p2;

assign zext_ln1353_3_fu_2980_p1 = or_ln1353_1_fu_2974_p2;

assign zext_ln1353_4_fu_3044_p1 = or_ln1353_2_fu_3038_p2;

assign zext_ln1353_fu_2916_p1 = or_ln1353_fu_2910_p2;

assign zext_ln1355_3_fu_3054_p1 = trunc_ln790_fu_2861_p1;

assign zext_ln1355_fu_3000_p1 = and_ln1355_1_fu_2990_p4;

assign zext_ln180_40_fu_4184_p1 = p_0576_0_reg_2465;

assign zext_ln180_41_fu_4196_p1 = tmp_238_fu_4188_p3;

assign zext_ln180_42_fu_4243_p1 = p_0566_0_reg_2476;

assign zext_ln180_43_fu_4298_p1 = p_0715_0_reg_2487;

assign zext_ln180_44_fu_4307_p1 = add_ln180_25_fu_4302_p2;

assign zext_ln180_45_fu_6266_p1 = tmp_240_fu_6257_p4;

assign zext_ln180_46_fu_6276_p1 = add_ln180_26_fu_6270_p2;

assign zext_ln180_47_fu_4400_p1 = p_0734_0_reg_2510;

assign zext_ln180_48_fu_4425_p1 = tmp_78_fu_4417_p3;

assign zext_ln180_49_fu_4435_p1 = add_ln180_28_fu_4429_p2;

assign zext_ln180_50_fu_4446_p1 = add_ln180_29_fu_4440_p2;

assign zext_ln180_51_fu_4475_p1 = ret_V_32_fu_4469_p2;

assign zext_ln180_52_fu_4484_p1 = add_ln180_30_fu_4479_p2;

assign zext_ln180_53_fu_4674_p1 = p_01211_0_reg_2556;

assign zext_ln180_54_fu_4699_p1 = tmp_79_fu_4691_p3;

assign zext_ln180_55_fu_4721_p1 = p_01201_0_reg_2567;

assign zext_ln180_56_fu_4730_p1 = add_ln180_33_fu_4725_p2;

assign zext_ln180_6_fu_3102_p1 = tmp_108_fu_3094_p3;

assign zext_ln180_7_fu_4865_p1 = tmp_172_fu_4857_p3;

assign zext_ln180_fu_4032_p1 = words_per_image_V_reg_6341;

assign zext_ln196_fu_2777_p1 = shl_ln_fu_2769_p3;

assign zext_ln198_1_fu_2801_p1 = log_width_V_fu_2763_p2;

assign zext_ln198_2_fu_2813_p1 = shl_ln4_fu_2805_p3;

assign zext_ln198_fu_2797_p1 = log_width_V_fu_2763_p2;

assign zext_ln209_6_fu_5909_p1 = p_01519_0_reg_2645;

assign zext_ln209_7_fu_4489_p1 = p_0724_0_reg_2522;

assign zext_ln209_fu_3122_p1 = words_per_image_V_reg_6341;

assign zext_ln316_1_fu_4362_p1 = tmp_77_fu_4354_p3;

assign zext_ln316_2_fu_4371_p1 = add_ln316_1_fu_4366_p2;

assign zext_ln316_3_fu_4384_p1 = tmp_239_fu_4376_p3;

assign zext_ln316_fu_4345_p1 = p_0789_0_reg_2498;

assign zext_ln378_fu_5826_p1 = p_01360_0_reg_2612;

assign zext_ln379_fu_5851_p1 = tmp_237_fu_5843_p3;

assign zext_ln391_1_fu_4910_p1 = add_ln391_fu_4901_p2;

assign zext_ln391_fu_4906_p1 = add_ln391_fu_4901_p2;

assign zext_ln408_fu_5938_p1 = tmp_236_fu_5930_p3;

assign zext_ln461_fu_2851_p1 = grp_fu_2733_p2;

assign zext_ln544_fu_5867_p1 = p_01484_0_reg_2634;

assign zext_ln555_10_fu_4264_p1 = p_0566_0_reg_2476;

assign zext_ln555_11_fu_4276_p1 = shl_ln5_fu_4268_p3;

assign zext_ln555_13_fu_4312_p1 = p_0715_0_reg_2487;

assign zext_ln555_9_fu_6046_p1 = bvh_d_index_3_fu_6040_p2;

assign zext_ln555_fu_6028_p1 = bvh_d_index_2_fu_6022_p2;

assign zext_ln647_fu_6117_p1 = grp_fu_2733_p2;

assign zext_ln700_2_fu_5872_p1 = p_01484_0_reg_2634;

assign zext_ln700_3_fu_5881_p1 = add_ln700_29_fu_5876_p2;

assign zext_ln700_4_fu_4747_p1 = p_01165_0_reg_2578;

assign zext_ln700_5_fu_4751_p1 = p_01165_0_reg_2578;

assign zext_ln700_6_fu_4811_p1 = tmp_242_fu_4803_p3;

assign zext_ln700_7_fu_4820_p1 = add_ln700_48_fu_4815_p2;

assign zext_ln700_fu_3132_p1 = tmp_107_fu_3125_p3;

assign zext_ln808_1_fu_4096_p1 = add_ln808_fu_4091_p2;

assign zext_ln808_fu_4132_p1 = mul_ln209_1_fu_4126_p3;

assign zext_ln887_1_fu_6083_p1 = p_Val2_17_reg_2679;

assign zext_ln887_2_fu_4069_p1 = phi_mul_reg_2443;

assign zext_ln887_fu_4640_p1 = tmp_241_fu_4632_p3;

assign zext_ln891_1_fu_5963_p1 = add_ln891_fu_5958_p2;

assign zext_ln891_fu_5954_p1 = p_01610_0_reg_2656;

always @ (posedge ap_clk) begin
    log_slice_V_reg_6330[2] <= 1'b0;
    zext_ln198_reg_6357[4:3] <= 2'b00;
    tmp_108_reg_6436[5:0] <= 6'b000000;
    zext_ln209_reg_6514[7:5] <= 3'b000;
    zext_ln700_reg_6519[0] <= 1'b0;
    zext_ln700_reg_6519[2] <= 1'b0;
    zext_ln1352_reg_6537[13:10] <= 4'b0000;
    zext_ln1352_2_reg_6542[13:5] <= 9'b000000000;
    zext_ln180_reg_6547[5] <= 1'b0;
    zext_ln316_3_reg_7008[2:0] <= 3'b000;
    zext_ln316_3_reg_7008[5] <= 1'b0;
    add_ln180_28_reg_7028[0] <= 1'b0;
    word_buffer_V_addr_1_reg_7033[0] <= 1'b0;
    word_buffer_V_addr_3_reg_7038[0] <= 1'b1;
    shl_ln6_reg_7043[2:0] <= 3'b000;
    zext_ln887_reg_7074[2:0] <= 3'b000;
    zext_ln887_reg_7074[5] <= 1'b0;
    sext_ln700_1_cast_reg_7079[5:0] <= 6'b000000;
    add_ln180_32_reg_7092[0] <= 1'b0;
    zext_ln180_56_reg_7105[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln700_4_reg_7123[8:7] <= 2'b00;
    tmp_172_reg_7170[5:0] <= 6'b000000;
    fixed_buffer_V_addr_67_reg_7236[5:0] <= 6'b000000;
    fixed_buffer_V_addr_68_reg_7242[5:0] <= 6'b000001;
    zext_ln391_reg_7273[3] <= 1'b0;
    o_bank_offset_V_3_reg_7305[15:13] <= 3'b000;
    fixed_buffer_V_addr_69_reg_7310[5:0] <= 6'b000010;
    fixed_buffer_V_addr_70_reg_7316[5:0] <= 6'b000011;
    fixed_buffer_V_addr_71_reg_7322[5:0] <= 6'b000100;
    fixed_buffer_V_addr_72_reg_7328[5:0] <= 6'b000101;
    fixed_buffer_V_addr_73_reg_7334[5:0] <= 6'b000110;
    fixed_buffer_V_addr_74_reg_7340[5:0] <= 6'b000111;
    fixed_buffer_V_addr_75_reg_7346[5:0] <= 6'b001000;
    fixed_buffer_V_addr_76_reg_7352[5:0] <= 6'b001001;
    fixed_buffer_V_addr_77_reg_7358[5:0] <= 6'b001010;
    fixed_buffer_V_addr_78_reg_7364[5:0] <= 6'b001011;
    fixed_buffer_V_addr_79_reg_7370[5:0] <= 6'b001100;
    fixed_buffer_V_addr_80_reg_7376[5:0] <= 6'b001101;
    fixed_buffer_V_addr_81_reg_7382[5:0] <= 6'b001110;
    fixed_buffer_V_addr_82_reg_7388[5:0] <= 6'b001111;
    fixed_buffer_V_addr_83_reg_7394[5:0] <= 6'b010000;
    fixed_buffer_V_addr_84_reg_7400[5:0] <= 6'b010001;
    fixed_buffer_V_addr_85_reg_7406[5:0] <= 6'b010010;
    fixed_buffer_V_addr_86_reg_7412[5:0] <= 6'b010011;
    fixed_buffer_V_addr_87_reg_7418[5:0] <= 6'b010100;
    fixed_buffer_V_addr_88_reg_7424[5:0] <= 6'b010101;
    fixed_buffer_V_addr_89_reg_7430[5:0] <= 6'b010110;
    fixed_buffer_V_addr_90_reg_7436[5:0] <= 6'b010111;
    fixed_buffer_V_addr_91_reg_7442[5:0] <= 6'b011000;
    fixed_buffer_V_addr_92_reg_7448[5:0] <= 6'b011001;
    fixed_buffer_V_addr_93_reg_7454[5:0] <= 6'b011010;
    fixed_buffer_V_addr_94_reg_7460[5:0] <= 6'b011011;
    fixed_buffer_V_addr_95_reg_7466[5:0] <= 6'b011100;
    fixed_buffer_V_addr_96_reg_7472[5:0] <= 6'b011101;
    fixed_buffer_V_addr_97_reg_7478[5:0] <= 6'b011110;
    fixed_buffer_V_addr_98_reg_7484[5:0] <= 6'b011111;
    fixed_buffer_V_addr_99_reg_7490[5:0] <= 6'b100000;
    fixed_buffer_V_addr_100_reg_7496[5:0] <= 6'b100001;
    fixed_buffer_V_addr_101_reg_7502[5:0] <= 6'b100010;
    fixed_buffer_V_addr_102_reg_7508[5:0] <= 6'b100011;
    fixed_buffer_V_addr_103_reg_7514[5:0] <= 6'b100100;
    fixed_buffer_V_addr_104_reg_7520[5:0] <= 6'b100101;
    fixed_buffer_V_addr_105_reg_7526[5:0] <= 6'b100110;
    fixed_buffer_V_addr_106_reg_7532[5:0] <= 6'b100111;
    fixed_buffer_V_addr_107_reg_7538[5:0] <= 6'b101000;
    fixed_buffer_V_addr_108_reg_7544[5:0] <= 6'b101001;
    fixed_buffer_V_addr_109_reg_7550[5:0] <= 6'b101010;
    fixed_buffer_V_addr_110_reg_7556[5:0] <= 6'b101011;
    fixed_buffer_V_addr_111_reg_7562[5:0] <= 6'b101100;
    fixed_buffer_V_addr_112_reg_7568[5:0] <= 6'b101101;
    fixed_buffer_V_addr_113_reg_7574[5:0] <= 6'b101110;
    fixed_buffer_V_addr_114_reg_7580[5:0] <= 6'b101111;
    fixed_buffer_V_addr_115_reg_7586[5:0] <= 6'b110000;
    fixed_buffer_V_addr_116_reg_7592[5:0] <= 6'b110001;
    fixed_buffer_V_addr_117_reg_7598[5:0] <= 6'b110010;
    fixed_buffer_V_addr_118_reg_7604[5:0] <= 6'b110011;
    fixed_buffer_V_addr_119_reg_7610[5:0] <= 6'b110100;
    fixed_buffer_V_addr_120_reg_7616[5:0] <= 6'b110101;
    fixed_buffer_V_addr_121_reg_7622[5:0] <= 6'b110110;
    fixed_buffer_V_addr_122_reg_7628[5:0] <= 6'b110111;
    fixed_buffer_V_addr_123_reg_7634[5:0] <= 6'b111000;
    fixed_buffer_V_addr_124_reg_7640[5:0] <= 6'b111001;
    fixed_buffer_V_addr_125_reg_7646[5:0] <= 6'b111010;
    fixed_buffer_V_addr_126_reg_7652[5:0] <= 6'b111011;
    fixed_buffer_V_addr_127_reg_7658[5:0] <= 6'b111100;
    fixed_buffer_V_addr_128_reg_7664[5:0] <= 6'b111101;
    fixed_buffer_V_addr_129_reg_7670[5:0] <= 6'b111110;
    fixed_buffer_V_addr_130_reg_7676[5:0] <= 6'b111111;
    zext_ln378_reg_7682[5] <= 1'b0;
    zext_ln379_reg_7690[5:0] <= 6'b000000;
    zext_ln379_reg_7690[12] <= 1'b0;
    r_V_15_reg_7734[3:0] <= 4'b0000;
    zext_ln408_reg_7739[5:0] <= 6'b000000;
    zext_ln408_reg_7739[11] <= 1'b0;
end

endmodule //bin_conv
