<profile>

<section name = "Vivado HLS Report for 'shiftPhaseClass'" level="0">
<item name = "Date">Fri Mar 15 02:05:32 2019
</item>
<item name = "Version">2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)</item>
<item name = "Project">correlator</item>
<item name = "Solution">solution1</item>
<item name = "Product family">kintex7</item>
<item name = "Target device">xc7k160tfbg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 2.51, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">0, 0, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, -, -</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 135</column>
<column name="Register">-, -, 1, -</column>
<specialColumn name="Available">650, 600, 202800, 101400</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="cor_phaseClass0_V_0_o">9, 2, 16, 32</column>
<column name="cor_phaseClass0_V_10_o">9, 2, 16, 32</column>
<column name="cor_phaseClass0_V_11_o">9, 2, 16, 32</column>
<column name="cor_phaseClass0_V_12_o">9, 2, 16, 32</column>
<column name="cor_phaseClass0_V_13_o">9, 2, 16, 32</column>
<column name="cor_phaseClass0_V_14_o">9, 2, 16, 32</column>
<column name="cor_phaseClass0_V_1_o">9, 2, 16, 32</column>
<column name="cor_phaseClass0_V_2_o">9, 2, 16, 32</column>
<column name="cor_phaseClass0_V_3_o">9, 2, 16, 32</column>
<column name="cor_phaseClass0_V_4_o">9, 2, 16, 32</column>
<column name="cor_phaseClass0_V_5_o">9, 2, 16, 32</column>
<column name="cor_phaseClass0_V_6_o">9, 2, 16, 32</column>
<column name="cor_phaseClass0_V_7_o">9, 2, 16, 32</column>
<column name="cor_phaseClass0_V_8_o">9, 2, 16, 32</column>
<column name="cor_phaseClass0_V_9_o">9, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, shiftPhaseClass, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, shiftPhaseClass, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, shiftPhaseClass, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, shiftPhaseClass, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, shiftPhaseClass, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, shiftPhaseClass, return value</column>
<column name="ap_ce">in, 1, ap_ctrl_hs, shiftPhaseClass, return value</column>
<column name="newValue_V">in, 16, ap_none, newValue_V, scalar</column>
<column name="phaseClass_V">in, 4, ap_none, phaseClass_V, scalar</column>
<column name="cor_phaseClass0_V_14_i">in, 16, ap_ovld, cor_phaseClass0_V_14, pointer</column>
<column name="cor_phaseClass0_V_14_o">out, 16, ap_ovld, cor_phaseClass0_V_14, pointer</column>
<column name="cor_phaseClass0_V_14_o_ap_vld">out, 1, ap_ovld, cor_phaseClass0_V_14, pointer</column>
<column name="cor_phaseClass0_V_15">out, 16, ap_vld, cor_phaseClass0_V_15, pointer</column>
<column name="cor_phaseClass0_V_15_ap_vld">out, 1, ap_vld, cor_phaseClass0_V_15, pointer</column>
<column name="cor_phaseClass0_V_13_i">in, 16, ap_ovld, cor_phaseClass0_V_13, pointer</column>
<column name="cor_phaseClass0_V_13_o">out, 16, ap_ovld, cor_phaseClass0_V_13, pointer</column>
<column name="cor_phaseClass0_V_13_o_ap_vld">out, 1, ap_ovld, cor_phaseClass0_V_13, pointer</column>
<column name="cor_phaseClass0_V_12_i">in, 16, ap_ovld, cor_phaseClass0_V_12, pointer</column>
<column name="cor_phaseClass0_V_12_o">out, 16, ap_ovld, cor_phaseClass0_V_12, pointer</column>
<column name="cor_phaseClass0_V_12_o_ap_vld">out, 1, ap_ovld, cor_phaseClass0_V_12, pointer</column>
<column name="cor_phaseClass0_V_11_i">in, 16, ap_ovld, cor_phaseClass0_V_11, pointer</column>
<column name="cor_phaseClass0_V_11_o">out, 16, ap_ovld, cor_phaseClass0_V_11, pointer</column>
<column name="cor_phaseClass0_V_11_o_ap_vld">out, 1, ap_ovld, cor_phaseClass0_V_11, pointer</column>
<column name="cor_phaseClass0_V_10_i">in, 16, ap_ovld, cor_phaseClass0_V_10, pointer</column>
<column name="cor_phaseClass0_V_10_o">out, 16, ap_ovld, cor_phaseClass0_V_10, pointer</column>
<column name="cor_phaseClass0_V_10_o_ap_vld">out, 1, ap_ovld, cor_phaseClass0_V_10, pointer</column>
<column name="cor_phaseClass0_V_9_i">in, 16, ap_ovld, cor_phaseClass0_V_9, pointer</column>
<column name="cor_phaseClass0_V_9_o">out, 16, ap_ovld, cor_phaseClass0_V_9, pointer</column>
<column name="cor_phaseClass0_V_9_o_ap_vld">out, 1, ap_ovld, cor_phaseClass0_V_9, pointer</column>
<column name="cor_phaseClass0_V_8_i">in, 16, ap_ovld, cor_phaseClass0_V_8, pointer</column>
<column name="cor_phaseClass0_V_8_o">out, 16, ap_ovld, cor_phaseClass0_V_8, pointer</column>
<column name="cor_phaseClass0_V_8_o_ap_vld">out, 1, ap_ovld, cor_phaseClass0_V_8, pointer</column>
<column name="cor_phaseClass0_V_7_i">in, 16, ap_ovld, cor_phaseClass0_V_7, pointer</column>
<column name="cor_phaseClass0_V_7_o">out, 16, ap_ovld, cor_phaseClass0_V_7, pointer</column>
<column name="cor_phaseClass0_V_7_o_ap_vld">out, 1, ap_ovld, cor_phaseClass0_V_7, pointer</column>
<column name="cor_phaseClass0_V_6_i">in, 16, ap_ovld, cor_phaseClass0_V_6, pointer</column>
<column name="cor_phaseClass0_V_6_o">out, 16, ap_ovld, cor_phaseClass0_V_6, pointer</column>
<column name="cor_phaseClass0_V_6_o_ap_vld">out, 1, ap_ovld, cor_phaseClass0_V_6, pointer</column>
<column name="cor_phaseClass0_V_5_i">in, 16, ap_ovld, cor_phaseClass0_V_5, pointer</column>
<column name="cor_phaseClass0_V_5_o">out, 16, ap_ovld, cor_phaseClass0_V_5, pointer</column>
<column name="cor_phaseClass0_V_5_o_ap_vld">out, 1, ap_ovld, cor_phaseClass0_V_5, pointer</column>
<column name="cor_phaseClass0_V_4_i">in, 16, ap_ovld, cor_phaseClass0_V_4, pointer</column>
<column name="cor_phaseClass0_V_4_o">out, 16, ap_ovld, cor_phaseClass0_V_4, pointer</column>
<column name="cor_phaseClass0_V_4_o_ap_vld">out, 1, ap_ovld, cor_phaseClass0_V_4, pointer</column>
<column name="cor_phaseClass0_V_3_i">in, 16, ap_ovld, cor_phaseClass0_V_3, pointer</column>
<column name="cor_phaseClass0_V_3_o">out, 16, ap_ovld, cor_phaseClass0_V_3, pointer</column>
<column name="cor_phaseClass0_V_3_o_ap_vld">out, 1, ap_ovld, cor_phaseClass0_V_3, pointer</column>
<column name="cor_phaseClass0_V_2_i">in, 16, ap_ovld, cor_phaseClass0_V_2, pointer</column>
<column name="cor_phaseClass0_V_2_o">out, 16, ap_ovld, cor_phaseClass0_V_2, pointer</column>
<column name="cor_phaseClass0_V_2_o_ap_vld">out, 1, ap_ovld, cor_phaseClass0_V_2, pointer</column>
<column name="cor_phaseClass0_V_1_i">in, 16, ap_ovld, cor_phaseClass0_V_1, pointer</column>
<column name="cor_phaseClass0_V_1_o">out, 16, ap_ovld, cor_phaseClass0_V_1, pointer</column>
<column name="cor_phaseClass0_V_1_o_ap_vld">out, 1, ap_ovld, cor_phaseClass0_V_1, pointer</column>
<column name="cor_phaseClass0_V_0_i">in, 16, ap_ovld, cor_phaseClass0_V_0, pointer</column>
<column name="cor_phaseClass0_V_0_o">out, 16, ap_ovld, cor_phaseClass0_V_0, pointer</column>
<column name="cor_phaseClass0_V_0_o_ap_vld">out, 1, ap_ovld, cor_phaseClass0_V_0, pointer</column>
</table>
</item>
</section>
</profile>
