Implement a single-stage pipeline register in Verilog using a standard valid/ready handshake
