// -------------------------------------------------------------
// 
// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Synchronous_Enabled_128_Sample_Delay.v
// Created: 2026-02-04 22:38:43
// 
// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Synchronous_Enabled_128_Sample_Delay
// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse Time Sync/Correlator/MovingSum/Synchronous 
// Enabled 128 Sample Delay
// Hierarchy Level: 4
// Model version: 9.2
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Synchronous_Enabled_128_Sample_Delay
          (clk,
           reset,
           enb_1_8_1,
           enb,
           dataIn_re,
           dataIn_im,
           en,
           reset_1,
           dataOut_re,
           dataOut_im);


  input   clk;
  input   reset;
  input   enb_1_8_1;
  input   enb;
  input   signed [31:0] dataIn_re;  // sfix32_En26
  input   signed [31:0] dataIn_im;  // sfix32_En26
  input   en;
  input   reset_1;
  output  signed [31:0] dataOut_re;  // sfix32_En26
  output  signed [31:0] dataOut_im;  // sfix32_En26


  wire reset_2;
  reg  [1:0] rd_0_reg;  // ufix1 [2]
  wire reset_3;
  wire en_1;
  reg  en_2;
  wire signed [31:0] dataIn_re_1;  // sfix32_En26
  wire signed [31:0] dataIn_im_1;  // sfix32_En26
  reg signed [31:0] dataIn_re_2;  // sfix32_En26
  reg signed [31:0] dataIn_im_2;  // sfix32_En26
  wire signed [31:0] Delay1_iv_re;  // sfix32_En26
  wire signed [31:0] Delay1_iv_im;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_im;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_im_1;  // sfix32_En26
  reg signed [31:0] Delay1_delOut_re;  // sfix32_En26
  reg signed [31:0] Delay1_delOut_im_2;  // sfix32_En26
  wire signed [31:0] Delay1_ectrl_re;  // sfix32_En26
  wire signed [31:0] Delay1_ectrl_im;  // sfix32_En26
  reg signed [31:0] Delay1_ectrl_re_1;  // sfix32_En26
  reg signed [31:0] Delay1_ectrl_im_1;  // sfix32_En26
  wire signed [31:0] Delay1_toDelay_re;  // sfix32_En26
  wire signed [31:0] Delay1_toDelay_im;  // sfix32_En26
  reg signed [31:0] Delay1_toDelay_re_1;  // sfix32_En26
  reg signed [31:0] Delay1_toDelay_im_1;  // sfix32_En26
  reg signed [31:0] Delay1_lowered1_bypass_reg_re;  // sfix32_En26
  reg signed [31:0] Delay1_lowered1_bypass_reg_im;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_re_1;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_re_2;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_im_3;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_im_4;  // sfix32_En26
  reg signed [31:0] Delay1_delOut_re_3;  // sfix32_En26
  reg signed [31:0] Delay1_delOut_im_5;  // sfix32_En26
  wire signed [31:0] Delay1_ectrl_re_2;  // sfix32_En26
  wire signed [31:0] Delay1_ectrl_im_2;  // sfix32_En26
  reg signed [31:0] Delay1_ectrl_re_3;  // sfix32_En26
  reg signed [31:0] Delay1_ectrl_im_3;  // sfix32_En26
  wire signed [31:0] Delay1_toDelay_re_2;  // sfix32_En26
  wire signed [31:0] Delay1_toDelay_im_2;  // sfix32_En26
  reg signed [31:0] Delay1_toDelay_re_3;  // sfix32_En26
  reg signed [31:0] Delay1_toDelay_im_3;  // sfix32_En26
  reg signed [31:0] Delay1_lowered15_bypass_reg_re;  // sfix32_En26
  reg signed [31:0] Delay1_lowered15_bypass_reg_im;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_re_4;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_re_5;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_im_6;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_im_7;  // sfix32_En26
  reg signed [31:0] Delay1_delOut_re_6;  // sfix32_En26
  reg signed [31:0] Delay1_delOut_im_8;  // sfix32_En26
  wire signed [31:0] Delay1_ectrl_re_4;  // sfix32_En26
  wire signed [31:0] Delay1_ectrl_im_4;  // sfix32_En26
  reg signed [31:0] Delay1_ectrl_re_5;  // sfix32_En26
  reg signed [31:0] Delay1_ectrl_im_5;  // sfix32_En26
  wire signed [31:0] Delay1_toDelay_re_4;  // sfix32_En26
  wire signed [31:0] Delay1_toDelay_im_4;  // sfix32_En26
  reg signed [31:0] Delay1_toDelay_re_5;  // sfix32_En26
  reg signed [31:0] Delay1_toDelay_im_5;  // sfix32_En26
  reg signed [31:0] Delay1_lowered14_bypass_reg_re;  // sfix32_En26
  reg signed [31:0] Delay1_lowered14_bypass_reg_im;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_re_7;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_re_8;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_im_9;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_im_10;  // sfix32_En26
  reg signed [31:0] Delay1_delOut_re_9;  // sfix32_En26
  reg signed [31:0] Delay1_delOut_im_11;  // sfix32_En26
  wire signed [31:0] Delay1_ectrl_re_6;  // sfix32_En26
  wire signed [31:0] Delay1_ectrl_im_6;  // sfix32_En26
  reg signed [31:0] Delay1_ectrl_re_7;  // sfix32_En26
  reg signed [31:0] Delay1_ectrl_im_7;  // sfix32_En26
  wire signed [31:0] Delay1_toDelay_re_6;  // sfix32_En26
  wire signed [31:0] Delay1_toDelay_im_6;  // sfix32_En26
  reg signed [31:0] Delay1_toDelay_re_7;  // sfix32_En26
  reg signed [31:0] Delay1_toDelay_im_7;  // sfix32_En26
  reg signed [31:0] Delay1_lowered13_bypass_reg_re;  // sfix32_En26
  reg signed [31:0] Delay1_lowered13_bypass_reg_im;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_re_10;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_re_11;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_im_12;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_im_13;  // sfix32_En26
  reg signed [31:0] Delay1_delOut_re_12;  // sfix32_En26
  reg signed [31:0] Delay1_delOut_im_14;  // sfix32_En26
  wire signed [31:0] Delay1_ectrl_re_8;  // sfix32_En26
  wire signed [31:0] Delay1_ectrl_im_8;  // sfix32_En26
  reg signed [31:0] Delay1_ectrl_re_9;  // sfix32_En26
  reg signed [31:0] Delay1_ectrl_im_9;  // sfix32_En26
  wire signed [31:0] Delay1_toDelay_re_8;  // sfix32_En26
  wire signed [31:0] Delay1_toDelay_im_8;  // sfix32_En26
  reg signed [31:0] Delay1_toDelay_re_9;  // sfix32_En26
  reg signed [31:0] Delay1_toDelay_im_9;  // sfix32_En26
  reg signed [31:0] Delay1_lowered12_bypass_reg_re;  // sfix32_En26
  reg signed [31:0] Delay1_lowered12_bypass_reg_im;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_re_13;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_re_14;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_im_15;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_im_16;  // sfix32_En26
  reg signed [31:0] Delay1_delOut_re_15;  // sfix32_En26
  reg signed [31:0] Delay1_delOut_im_17;  // sfix32_En26
  wire signed [31:0] Delay1_ectrl_re_10;  // sfix32_En26
  wire signed [31:0] Delay1_ectrl_im_10;  // sfix32_En26
  reg signed [31:0] Delay1_ectrl_re_11;  // sfix32_En26
  reg signed [31:0] Delay1_ectrl_im_11;  // sfix32_En26
  wire signed [31:0] Delay1_toDelay_re_10;  // sfix32_En26
  wire signed [31:0] Delay1_toDelay_im_10;  // sfix32_En26
  reg signed [31:0] Delay1_toDelay_re_11;  // sfix32_En26
  reg signed [31:0] Delay1_toDelay_im_11;  // sfix32_En26
  reg signed [31:0] Delay1_lowered11_bypass_reg_re;  // sfix32_En26
  reg signed [31:0] Delay1_lowered11_bypass_reg_im;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_re_16;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_re_17;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_im_18;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_im_19;  // sfix32_En26
  reg signed [31:0] Delay1_delOut_re_18;  // sfix32_En26
  reg signed [31:0] Delay1_delOut_im_20;  // sfix32_En26
  wire signed [31:0] Delay1_ectrl_re_12;  // sfix32_En26
  wire signed [31:0] Delay1_ectrl_im_12;  // sfix32_En26
  reg signed [31:0] Delay1_ectrl_re_13;  // sfix32_En26
  reg signed [31:0] Delay1_ectrl_im_13;  // sfix32_En26
  wire signed [31:0] Delay1_toDelay_re_12;  // sfix32_En26
  wire signed [31:0] Delay1_toDelay_im_12;  // sfix32_En26
  reg signed [31:0] Delay1_toDelay_re_13;  // sfix32_En26
  reg signed [31:0] Delay1_toDelay_im_13;  // sfix32_En26
  reg signed [31:0] Delay1_lowered10_bypass_reg_re;  // sfix32_En26
  reg signed [31:0] Delay1_lowered10_bypass_reg_im;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_re_19;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_re_20;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_im_21;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_im_22;  // sfix32_En26
  reg signed [31:0] Delay1_delOut_re_21;  // sfix32_En26
  reg signed [31:0] Delay1_delOut_im_23;  // sfix32_En26
  wire signed [31:0] Delay1_ectrl_re_14;  // sfix32_En26
  wire signed [31:0] Delay1_ectrl_im_14;  // sfix32_En26
  reg signed [31:0] Delay1_ectrl_re_15;  // sfix32_En26
  reg signed [31:0] Delay1_ectrl_im_15;  // sfix32_En26
  wire signed [31:0] Delay1_toDelay_re_14;  // sfix32_En26
  wire signed [31:0] Delay1_toDelay_im_14;  // sfix32_En26
  reg signed [31:0] Delay1_toDelay_re_15;  // sfix32_En26
  reg signed [31:0] Delay1_toDelay_im_15;  // sfix32_En26
  reg signed [31:0] Delay1_lowered9_bypass_reg_re;  // sfix32_En26
  reg signed [31:0] Delay1_lowered9_bypass_reg_im;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_re_22;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_re_23;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_im_24;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_im_25;  // sfix32_En26
  reg signed [31:0] Delay1_delOut_re_24;  // sfix32_En26
  reg signed [31:0] Delay1_delOut_im_26;  // sfix32_En26
  wire signed [31:0] Delay1_ectrl_re_16;  // sfix32_En26
  wire signed [31:0] Delay1_ectrl_im_16;  // sfix32_En26
  reg signed [31:0] Delay1_ectrl_re_17;  // sfix32_En26
  reg signed [31:0] Delay1_ectrl_im_17;  // sfix32_En26
  wire signed [31:0] Delay1_toDelay_re_16;  // sfix32_En26
  wire signed [31:0] Delay1_toDelay_im_16;  // sfix32_En26
  reg signed [31:0] Delay1_toDelay_re_17;  // sfix32_En26
  reg signed [31:0] Delay1_toDelay_im_17;  // sfix32_En26
  reg signed [31:0] Delay1_lowered8_bypass_reg_re;  // sfix32_En26
  reg signed [31:0] Delay1_lowered8_bypass_reg_im;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_re_25;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_re_26;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_im_27;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_im_28;  // sfix32_En26
  reg signed [31:0] Delay1_delOut_re_27;  // sfix32_En26
  reg signed [31:0] Delay1_delOut_im_29;  // sfix32_En26
  wire signed [31:0] Delay1_ectrl_re_18;  // sfix32_En26
  wire signed [31:0] Delay1_ectrl_im_18;  // sfix32_En26
  reg signed [31:0] Delay1_ectrl_re_19;  // sfix32_En26
  reg signed [31:0] Delay1_ectrl_im_19;  // sfix32_En26
  wire signed [31:0] Delay1_toDelay_re_18;  // sfix32_En26
  wire signed [31:0] Delay1_toDelay_im_18;  // sfix32_En26
  reg signed [31:0] Delay1_toDelay_re_19;  // sfix32_En26
  reg signed [31:0] Delay1_toDelay_im_19;  // sfix32_En26
  reg signed [31:0] Delay1_lowered7_bypass_reg_re;  // sfix32_En26
  reg signed [31:0] Delay1_lowered7_bypass_reg_im;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_re_28;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_re_29;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_im_30;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_im_31;  // sfix32_En26
  reg signed [31:0] Delay1_delOut_re_30;  // sfix32_En26
  reg signed [31:0] Delay1_delOut_im_32;  // sfix32_En26
  wire signed [31:0] Delay1_ectrl_re_20;  // sfix32_En26
  wire signed [31:0] Delay1_ectrl_im_20;  // sfix32_En26
  reg signed [31:0] Delay1_ectrl_re_21;  // sfix32_En26
  reg signed [31:0] Delay1_ectrl_im_21;  // sfix32_En26
  wire signed [31:0] Delay1_toDelay_re_20;  // sfix32_En26
  wire signed [31:0] Delay1_toDelay_im_20;  // sfix32_En26
  reg signed [31:0] Delay1_toDelay_re_21;  // sfix32_En26
  reg signed [31:0] Delay1_toDelay_im_21;  // sfix32_En26
  reg signed [31:0] Delay1_lowered6_bypass_reg_re;  // sfix32_En26
  reg signed [31:0] Delay1_lowered6_bypass_reg_im;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_re_31;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_re_32;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_im_33;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_im_34;  // sfix32_En26
  reg signed [31:0] Delay1_delOut_re_33;  // sfix32_En26
  reg signed [31:0] Delay1_delOut_im_35;  // sfix32_En26
  wire signed [31:0] Delay1_ectrl_re_22;  // sfix32_En26
  wire signed [31:0] Delay1_ectrl_im_22;  // sfix32_En26
  reg signed [31:0] Delay1_ectrl_re_23;  // sfix32_En26
  reg signed [31:0] Delay1_ectrl_im_23;  // sfix32_En26
  wire signed [31:0] Delay1_toDelay_re_22;  // sfix32_En26
  wire signed [31:0] Delay1_toDelay_im_22;  // sfix32_En26
  reg signed [31:0] Delay1_toDelay_re_23;  // sfix32_En26
  reg signed [31:0] Delay1_toDelay_im_23;  // sfix32_En26
  reg signed [31:0] Delay1_lowered5_bypass_reg_re;  // sfix32_En26
  reg signed [31:0] Delay1_lowered5_bypass_reg_im;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_re_34;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_re_35;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_im_36;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_im_37;  // sfix32_En26
  reg signed [31:0] Delay1_delOut_re_36;  // sfix32_En26
  reg signed [31:0] Delay1_delOut_im_38;  // sfix32_En26
  wire signed [31:0] Delay1_ectrl_re_24;  // sfix32_En26
  wire signed [31:0] Delay1_ectrl_im_24;  // sfix32_En26
  reg signed [31:0] Delay1_ectrl_re_25;  // sfix32_En26
  reg signed [31:0] Delay1_ectrl_im_25;  // sfix32_En26
  wire signed [31:0] Delay1_toDelay_re_24;  // sfix32_En26
  wire signed [31:0] Delay1_toDelay_im_24;  // sfix32_En26
  reg signed [31:0] Delay1_toDelay_re_25;  // sfix32_En26
  reg signed [31:0] Delay1_toDelay_im_25;  // sfix32_En26
  reg signed [31:0] Delay1_lowered4_bypass_reg_re;  // sfix32_En26
  reg signed [31:0] Delay1_lowered4_bypass_reg_im;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_re_37;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_re_38;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_im_39;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_im_40;  // sfix32_En26
  reg signed [31:0] Delay1_delOut_re_39;  // sfix32_En26
  reg signed [31:0] Delay1_delOut_im_41;  // sfix32_En26
  wire signed [31:0] Delay1_ectrl_re_26;  // sfix32_En26
  wire signed [31:0] Delay1_ectrl_im_26;  // sfix32_En26
  reg signed [31:0] Delay1_ectrl_re_27;  // sfix32_En26
  reg signed [31:0] Delay1_ectrl_im_27;  // sfix32_En26
  wire signed [31:0] Delay1_toDelay_re_26;  // sfix32_En26
  wire signed [31:0] Delay1_toDelay_im_26;  // sfix32_En26
  reg signed [31:0] Delay1_toDelay_re_27;  // sfix32_En26
  reg signed [31:0] Delay1_toDelay_im_27;  // sfix32_En26
  reg signed [31:0] Delay1_lowered3_bypass_reg_re;  // sfix32_En26
  reg signed [31:0] Delay1_lowered3_bypass_reg_im;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_re_40;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_re_41;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_im_42;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_im_43;  // sfix32_En26
  reg signed [31:0] Delay1_delOut_re_42;  // sfix32_En26
  reg signed [31:0] Delay1_delOut_im_44;  // sfix32_En26
  wire signed [31:0] Delay1_ectrl_re_28;  // sfix32_En26
  wire signed [31:0] Delay1_ectrl_im_28;  // sfix32_En26
  reg signed [31:0] Delay1_ectrl_re_29;  // sfix32_En26
  reg signed [31:0] Delay1_ectrl_im_29;  // sfix32_En26
  wire signed [31:0] Delay1_toDelay_re_28;  // sfix32_En26
  wire signed [31:0] Delay1_toDelay_im_28;  // sfix32_En26
  reg signed [31:0] Delay1_toDelay_re_29;  // sfix32_En26
  reg signed [31:0] Delay1_toDelay_im_29;  // sfix32_En26
  reg signed [31:0] Delay1_lowered2_bypass_reg_re;  // sfix32_En26
  reg signed [31:0] Delay1_lowered2_bypass_reg_im;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_re_43;  // sfix32_En26
  wire signed [31:0] Delay1_delOut_re_44;  // sfix32_En26
  wire signed [31:0] Delay1_out1_im;  // sfix32_En26
  wire signed [31:0] Delay1_out1_im_1;  // sfix32_En26
  wire signed [31:0] Delay1_out1_re;  // sfix32_En26
  wire signed [31:0] Delay1_out1_re_1;  // sfix32_En26
  reg signed [31:0] Delay1_out1_re_2;  // sfix32_En26
  reg signed [31:0] Delay1_out1_im_2;  // sfix32_En26
  wire signed [31:0] Delay1_ectrl_re_30;  // sfix32_En26
  wire signed [31:0] Delay1_ectrl_im_30;  // sfix32_En26
  reg signed [31:0] Delay1_ectrl_re_31;  // sfix32_En26
  reg signed [31:0] Delay1_ectrl_im_31;  // sfix32_En26
  wire signed [31:0] Delay1_toDelay_re_30;  // sfix32_En26
  wire signed [31:0] Delay1_toDelay_im_30;  // sfix32_En26
  reg signed [31:0] Delay1_toDelay_re_31;  // sfix32_En26
  reg signed [31:0] Delay1_toDelay_im_31;  // sfix32_En26
  reg signed [31:0] Delay1_lowered_bypass_reg_re;  // sfix32_En26
  reg signed [31:0] Delay1_lowered_bypass_reg_im;  // sfix32_En26


  assign reset_2 = reset_1;

  always @(posedge clk or posedge reset)
    begin : rd_0_process
      if (reset == 1'b1) begin
        rd_0_reg <= {2{1'b0}};
      end
      else begin
        if (enb) begin
          rd_0_reg[0] <= reset_2;
          rd_0_reg[1] <= rd_0_reg[0];
        end
      end
    end

  assign reset_3 = rd_0_reg[1];

  assign en_1 = en;

  always @(posedge clk or posedge reset)
    begin : rd_2_process
      if (reset == 1'b1) begin
        en_2 <= 1'b0;
      end
      else begin
        if (enb) begin
          en_2 <= en_1;
        end
      end
    end

  assign dataIn_re_1 = dataIn_re;

  assign dataIn_im_1 = dataIn_im;

  always @(posedge clk or posedge reset)
    begin : rd_48_process
      if (reset == 1'b1) begin
        dataIn_re_2 <= 32'sb00000000000000000000000000000000;
        dataIn_im_2 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          dataIn_re_2 <= dataIn_re_1;
          dataIn_im_2 <= dataIn_im_1;
        end
      end
    end

  assign Delay1_iv_re = 32'sb00000000000000000000000000000000;
  assign Delay1_iv_im = 32'sb00000000000000000000000000000000;

  assign Delay1_delOut_im_1 = Delay1_delOut_im;

  assign Delay1_ectrl_re = (en_2 == 1'b0 ? Delay1_delOut_re :
              dataIn_re_2);
  assign Delay1_ectrl_im = (en_2 == 1'b0 ? Delay1_delOut_im_2 :
              dataIn_im_2);

  always @(posedge clk or posedge reset)
    begin : rd_49_process
      if (reset == 1'b1) begin
        Delay1_ectrl_re_1 <= 32'sb00000000000000000000000000000000;
        Delay1_ectrl_im_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay1_ectrl_re_1 <= Delay1_ectrl_re;
          Delay1_ectrl_im_1 <= Delay1_ectrl_im;
        end
      end
    end

  assign Delay1_toDelay_re = (reset_3 == 1'b0 ? Delay1_ectrl_re_1 :
              Delay1_iv_re);
  assign Delay1_toDelay_im = (reset_3 == 1'b0 ? Delay1_ectrl_im_1 :
              Delay1_iv_im);

  always @(posedge clk or posedge reset)
    begin : crp_out_delay15_process
      if (reset == 1'b1) begin
        Delay1_toDelay_re_1 <= 32'sb00000000000000000000000000000000;
        Delay1_toDelay_im_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay1_toDelay_re_1 <= Delay1_toDelay_re;
          Delay1_toDelay_im_1 <= Delay1_toDelay_im;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Delay1_lowered1_bypass_process
      if (reset == 1'b1) begin
        Delay1_lowered1_bypass_reg_re <= 32'sb00000000000000000000000000000000;
        Delay1_lowered1_bypass_reg_im <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Delay1_lowered1_bypass_reg_im <= Delay1_toDelay_im_1;
          Delay1_lowered1_bypass_reg_re <= Delay1_toDelay_re_1;
        end
      end
    end

  assign Delay1_delOut_re_1 = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_re_1 :
              Delay1_lowered1_bypass_reg_re);
  assign Delay1_delOut_im = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_im_1 :
              Delay1_lowered1_bypass_reg_im);

  assign Delay1_delOut_re_2 = Delay1_delOut_re_1;

  always @(posedge clk or posedge reset)
    begin : rd_45_process
      if (reset == 1'b1) begin
        Delay1_delOut_re <= 32'sb00000000000000000000000000000000;
        Delay1_delOut_im_2 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay1_delOut_re <= Delay1_delOut_re_2;
          Delay1_delOut_im_2 <= Delay1_delOut_im_1;
        end
      end
    end

  assign Delay1_delOut_im_4 = Delay1_delOut_im_3;

  assign Delay1_ectrl_re_2 = (en_2 == 1'b0 ? Delay1_delOut_re_3 :
              Delay1_delOut_re);
  assign Delay1_ectrl_im_2 = (en_2 == 1'b0 ? Delay1_delOut_im_5 :
              Delay1_delOut_im_2);

  always @(posedge clk or posedge reset)
    begin : rd_46_process
      if (reset == 1'b1) begin
        Delay1_ectrl_re_3 <= 32'sb00000000000000000000000000000000;
        Delay1_ectrl_im_3 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay1_ectrl_re_3 <= Delay1_ectrl_re_2;
          Delay1_ectrl_im_3 <= Delay1_ectrl_im_2;
        end
      end
    end

  assign Delay1_toDelay_re_2 = (reset_3 == 1'b0 ? Delay1_ectrl_re_3 :
              Delay1_iv_re);
  assign Delay1_toDelay_im_2 = (reset_3 == 1'b0 ? Delay1_ectrl_im_3 :
              Delay1_iv_im);

  always @(posedge clk or posedge reset)
    begin : crp_out_delay14_process
      if (reset == 1'b1) begin
        Delay1_toDelay_re_3 <= 32'sb00000000000000000000000000000000;
        Delay1_toDelay_im_3 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay1_toDelay_re_3 <= Delay1_toDelay_re_2;
          Delay1_toDelay_im_3 <= Delay1_toDelay_im_2;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Delay1_lowered15_bypass_process
      if (reset == 1'b1) begin
        Delay1_lowered15_bypass_reg_re <= 32'sb00000000000000000000000000000000;
        Delay1_lowered15_bypass_reg_im <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Delay1_lowered15_bypass_reg_im <= Delay1_toDelay_im_3;
          Delay1_lowered15_bypass_reg_re <= Delay1_toDelay_re_3;
        end
      end
    end

  assign Delay1_delOut_re_4 = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_re_3 :
              Delay1_lowered15_bypass_reg_re);
  assign Delay1_delOut_im_3 = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_im_3 :
              Delay1_lowered15_bypass_reg_im);

  assign Delay1_delOut_re_5 = Delay1_delOut_re_4;

  always @(posedge clk or posedge reset)
    begin : rd_42_process
      if (reset == 1'b1) begin
        Delay1_delOut_re_3 <= 32'sb00000000000000000000000000000000;
        Delay1_delOut_im_5 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay1_delOut_re_3 <= Delay1_delOut_re_5;
          Delay1_delOut_im_5 <= Delay1_delOut_im_4;
        end
      end
    end

  assign Delay1_delOut_im_7 = Delay1_delOut_im_6;

  assign Delay1_ectrl_re_4 = (en_2 == 1'b0 ? Delay1_delOut_re_6 :
              Delay1_delOut_re_3);
  assign Delay1_ectrl_im_4 = (en_2 == 1'b0 ? Delay1_delOut_im_8 :
              Delay1_delOut_im_5);

  always @(posedge clk or posedge reset)
    begin : rd_43_process
      if (reset == 1'b1) begin
        Delay1_ectrl_re_5 <= 32'sb00000000000000000000000000000000;
        Delay1_ectrl_im_5 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay1_ectrl_re_5 <= Delay1_ectrl_re_4;
          Delay1_ectrl_im_5 <= Delay1_ectrl_im_4;
        end
      end
    end

  assign Delay1_toDelay_re_4 = (reset_3 == 1'b0 ? Delay1_ectrl_re_5 :
              Delay1_iv_re);
  assign Delay1_toDelay_im_4 = (reset_3 == 1'b0 ? Delay1_ectrl_im_5 :
              Delay1_iv_im);

  always @(posedge clk or posedge reset)
    begin : crp_out_delay13_process
      if (reset == 1'b1) begin
        Delay1_toDelay_re_5 <= 32'sb00000000000000000000000000000000;
        Delay1_toDelay_im_5 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay1_toDelay_re_5 <= Delay1_toDelay_re_4;
          Delay1_toDelay_im_5 <= Delay1_toDelay_im_4;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Delay1_lowered14_bypass_process
      if (reset == 1'b1) begin
        Delay1_lowered14_bypass_reg_re <= 32'sb00000000000000000000000000000000;
        Delay1_lowered14_bypass_reg_im <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Delay1_lowered14_bypass_reg_im <= Delay1_toDelay_im_5;
          Delay1_lowered14_bypass_reg_re <= Delay1_toDelay_re_5;
        end
      end
    end

  assign Delay1_delOut_re_7 = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_re_5 :
              Delay1_lowered14_bypass_reg_re);
  assign Delay1_delOut_im_6 = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_im_5 :
              Delay1_lowered14_bypass_reg_im);

  assign Delay1_delOut_re_8 = Delay1_delOut_re_7;

  always @(posedge clk or posedge reset)
    begin : rd_39_process
      if (reset == 1'b1) begin
        Delay1_delOut_re_6 <= 32'sb00000000000000000000000000000000;
        Delay1_delOut_im_8 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay1_delOut_re_6 <= Delay1_delOut_re_8;
          Delay1_delOut_im_8 <= Delay1_delOut_im_7;
        end
      end
    end

  assign Delay1_delOut_im_10 = Delay1_delOut_im_9;

  assign Delay1_ectrl_re_6 = (en_2 == 1'b0 ? Delay1_delOut_re_9 :
              Delay1_delOut_re_6);
  assign Delay1_ectrl_im_6 = (en_2 == 1'b0 ? Delay1_delOut_im_11 :
              Delay1_delOut_im_8);

  always @(posedge clk or posedge reset)
    begin : rd_40_process
      if (reset == 1'b1) begin
        Delay1_ectrl_re_7 <= 32'sb00000000000000000000000000000000;
        Delay1_ectrl_im_7 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay1_ectrl_re_7 <= Delay1_ectrl_re_6;
          Delay1_ectrl_im_7 <= Delay1_ectrl_im_6;
        end
      end
    end

  assign Delay1_toDelay_re_6 = (reset_3 == 1'b0 ? Delay1_ectrl_re_7 :
              Delay1_iv_re);
  assign Delay1_toDelay_im_6 = (reset_3 == 1'b0 ? Delay1_ectrl_im_7 :
              Delay1_iv_im);

  always @(posedge clk or posedge reset)
    begin : crp_out_delay12_process
      if (reset == 1'b1) begin
        Delay1_toDelay_re_7 <= 32'sb00000000000000000000000000000000;
        Delay1_toDelay_im_7 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay1_toDelay_re_7 <= Delay1_toDelay_re_6;
          Delay1_toDelay_im_7 <= Delay1_toDelay_im_6;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Delay1_lowered13_bypass_process
      if (reset == 1'b1) begin
        Delay1_lowered13_bypass_reg_re <= 32'sb00000000000000000000000000000000;
        Delay1_lowered13_bypass_reg_im <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Delay1_lowered13_bypass_reg_im <= Delay1_toDelay_im_7;
          Delay1_lowered13_bypass_reg_re <= Delay1_toDelay_re_7;
        end
      end
    end

  assign Delay1_delOut_re_10 = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_re_7 :
              Delay1_lowered13_bypass_reg_re);
  assign Delay1_delOut_im_9 = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_im_7 :
              Delay1_lowered13_bypass_reg_im);

  assign Delay1_delOut_re_11 = Delay1_delOut_re_10;

  always @(posedge clk or posedge reset)
    begin : rd_36_process
      if (reset == 1'b1) begin
        Delay1_delOut_re_9 <= 32'sb00000000000000000000000000000000;
        Delay1_delOut_im_11 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay1_delOut_re_9 <= Delay1_delOut_re_11;
          Delay1_delOut_im_11 <= Delay1_delOut_im_10;
        end
      end
    end

  assign Delay1_delOut_im_13 = Delay1_delOut_im_12;

  assign Delay1_ectrl_re_8 = (en_2 == 1'b0 ? Delay1_delOut_re_12 :
              Delay1_delOut_re_9);
  assign Delay1_ectrl_im_8 = (en_2 == 1'b0 ? Delay1_delOut_im_14 :
              Delay1_delOut_im_11);

  always @(posedge clk or posedge reset)
    begin : rd_37_process
      if (reset == 1'b1) begin
        Delay1_ectrl_re_9 <= 32'sb00000000000000000000000000000000;
        Delay1_ectrl_im_9 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay1_ectrl_re_9 <= Delay1_ectrl_re_8;
          Delay1_ectrl_im_9 <= Delay1_ectrl_im_8;
        end
      end
    end

  assign Delay1_toDelay_re_8 = (reset_3 == 1'b0 ? Delay1_ectrl_re_9 :
              Delay1_iv_re);
  assign Delay1_toDelay_im_8 = (reset_3 == 1'b0 ? Delay1_ectrl_im_9 :
              Delay1_iv_im);

  always @(posedge clk or posedge reset)
    begin : crp_out_delay11_process
      if (reset == 1'b1) begin
        Delay1_toDelay_re_9 <= 32'sb00000000000000000000000000000000;
        Delay1_toDelay_im_9 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay1_toDelay_re_9 <= Delay1_toDelay_re_8;
          Delay1_toDelay_im_9 <= Delay1_toDelay_im_8;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Delay1_lowered12_bypass_process
      if (reset == 1'b1) begin
        Delay1_lowered12_bypass_reg_re <= 32'sb00000000000000000000000000000000;
        Delay1_lowered12_bypass_reg_im <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Delay1_lowered12_bypass_reg_im <= Delay1_toDelay_im_9;
          Delay1_lowered12_bypass_reg_re <= Delay1_toDelay_re_9;
        end
      end
    end

  assign Delay1_delOut_re_13 = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_re_9 :
              Delay1_lowered12_bypass_reg_re);
  assign Delay1_delOut_im_12 = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_im_9 :
              Delay1_lowered12_bypass_reg_im);

  assign Delay1_delOut_re_14 = Delay1_delOut_re_13;

  always @(posedge clk or posedge reset)
    begin : rd_33_process
      if (reset == 1'b1) begin
        Delay1_delOut_re_12 <= 32'sb00000000000000000000000000000000;
        Delay1_delOut_im_14 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay1_delOut_re_12 <= Delay1_delOut_re_14;
          Delay1_delOut_im_14 <= Delay1_delOut_im_13;
        end
      end
    end

  assign Delay1_delOut_im_16 = Delay1_delOut_im_15;

  assign Delay1_ectrl_re_10 = (en_2 == 1'b0 ? Delay1_delOut_re_15 :
              Delay1_delOut_re_12);
  assign Delay1_ectrl_im_10 = (en_2 == 1'b0 ? Delay1_delOut_im_17 :
              Delay1_delOut_im_14);

  always @(posedge clk or posedge reset)
    begin : rd_34_process
      if (reset == 1'b1) begin
        Delay1_ectrl_re_11 <= 32'sb00000000000000000000000000000000;
        Delay1_ectrl_im_11 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay1_ectrl_re_11 <= Delay1_ectrl_re_10;
          Delay1_ectrl_im_11 <= Delay1_ectrl_im_10;
        end
      end
    end

  assign Delay1_toDelay_re_10 = (reset_3 == 1'b0 ? Delay1_ectrl_re_11 :
              Delay1_iv_re);
  assign Delay1_toDelay_im_10 = (reset_3 == 1'b0 ? Delay1_ectrl_im_11 :
              Delay1_iv_im);

  always @(posedge clk or posedge reset)
    begin : crp_out_delay10_process
      if (reset == 1'b1) begin
        Delay1_toDelay_re_11 <= 32'sb00000000000000000000000000000000;
        Delay1_toDelay_im_11 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay1_toDelay_re_11 <= Delay1_toDelay_re_10;
          Delay1_toDelay_im_11 <= Delay1_toDelay_im_10;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Delay1_lowered11_bypass_process
      if (reset == 1'b1) begin
        Delay1_lowered11_bypass_reg_re <= 32'sb00000000000000000000000000000000;
        Delay1_lowered11_bypass_reg_im <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Delay1_lowered11_bypass_reg_im <= Delay1_toDelay_im_11;
          Delay1_lowered11_bypass_reg_re <= Delay1_toDelay_re_11;
        end
      end
    end

  assign Delay1_delOut_re_16 = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_re_11 :
              Delay1_lowered11_bypass_reg_re);
  assign Delay1_delOut_im_15 = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_im_11 :
              Delay1_lowered11_bypass_reg_im);

  assign Delay1_delOut_re_17 = Delay1_delOut_re_16;

  always @(posedge clk or posedge reset)
    begin : rd_30_process
      if (reset == 1'b1) begin
        Delay1_delOut_re_15 <= 32'sb00000000000000000000000000000000;
        Delay1_delOut_im_17 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay1_delOut_re_15 <= Delay1_delOut_re_17;
          Delay1_delOut_im_17 <= Delay1_delOut_im_16;
        end
      end
    end

  assign Delay1_delOut_im_19 = Delay1_delOut_im_18;

  assign Delay1_ectrl_re_12 = (en_2 == 1'b0 ? Delay1_delOut_re_18 :
              Delay1_delOut_re_15);
  assign Delay1_ectrl_im_12 = (en_2 == 1'b0 ? Delay1_delOut_im_20 :
              Delay1_delOut_im_17);

  always @(posedge clk or posedge reset)
    begin : rd_31_process
      if (reset == 1'b1) begin
        Delay1_ectrl_re_13 <= 32'sb00000000000000000000000000000000;
        Delay1_ectrl_im_13 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay1_ectrl_re_13 <= Delay1_ectrl_re_12;
          Delay1_ectrl_im_13 <= Delay1_ectrl_im_12;
        end
      end
    end

  assign Delay1_toDelay_re_12 = (reset_3 == 1'b0 ? Delay1_ectrl_re_13 :
              Delay1_iv_re);
  assign Delay1_toDelay_im_12 = (reset_3 == 1'b0 ? Delay1_ectrl_im_13 :
              Delay1_iv_im);

  always @(posedge clk or posedge reset)
    begin : crp_out_delay9_process
      if (reset == 1'b1) begin
        Delay1_toDelay_re_13 <= 32'sb00000000000000000000000000000000;
        Delay1_toDelay_im_13 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay1_toDelay_re_13 <= Delay1_toDelay_re_12;
          Delay1_toDelay_im_13 <= Delay1_toDelay_im_12;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Delay1_lowered10_bypass_process
      if (reset == 1'b1) begin
        Delay1_lowered10_bypass_reg_re <= 32'sb00000000000000000000000000000000;
        Delay1_lowered10_bypass_reg_im <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Delay1_lowered10_bypass_reg_im <= Delay1_toDelay_im_13;
          Delay1_lowered10_bypass_reg_re <= Delay1_toDelay_re_13;
        end
      end
    end

  assign Delay1_delOut_re_19 = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_re_13 :
              Delay1_lowered10_bypass_reg_re);
  assign Delay1_delOut_im_18 = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_im_13 :
              Delay1_lowered10_bypass_reg_im);

  assign Delay1_delOut_re_20 = Delay1_delOut_re_19;

  always @(posedge clk or posedge reset)
    begin : rd_27_process
      if (reset == 1'b1) begin
        Delay1_delOut_re_18 <= 32'sb00000000000000000000000000000000;
        Delay1_delOut_im_20 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay1_delOut_re_18 <= Delay1_delOut_re_20;
          Delay1_delOut_im_20 <= Delay1_delOut_im_19;
        end
      end
    end

  assign Delay1_delOut_im_22 = Delay1_delOut_im_21;

  assign Delay1_ectrl_re_14 = (en_2 == 1'b0 ? Delay1_delOut_re_21 :
              Delay1_delOut_re_18);
  assign Delay1_ectrl_im_14 = (en_2 == 1'b0 ? Delay1_delOut_im_23 :
              Delay1_delOut_im_20);

  always @(posedge clk or posedge reset)
    begin : rd_28_process
      if (reset == 1'b1) begin
        Delay1_ectrl_re_15 <= 32'sb00000000000000000000000000000000;
        Delay1_ectrl_im_15 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay1_ectrl_re_15 <= Delay1_ectrl_re_14;
          Delay1_ectrl_im_15 <= Delay1_ectrl_im_14;
        end
      end
    end

  assign Delay1_toDelay_re_14 = (reset_3 == 1'b0 ? Delay1_ectrl_re_15 :
              Delay1_iv_re);
  assign Delay1_toDelay_im_14 = (reset_3 == 1'b0 ? Delay1_ectrl_im_15 :
              Delay1_iv_im);

  always @(posedge clk or posedge reset)
    begin : crp_out_delay8_process
      if (reset == 1'b1) begin
        Delay1_toDelay_re_15 <= 32'sb00000000000000000000000000000000;
        Delay1_toDelay_im_15 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay1_toDelay_re_15 <= Delay1_toDelay_re_14;
          Delay1_toDelay_im_15 <= Delay1_toDelay_im_14;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Delay1_lowered9_bypass_process
      if (reset == 1'b1) begin
        Delay1_lowered9_bypass_reg_re <= 32'sb00000000000000000000000000000000;
        Delay1_lowered9_bypass_reg_im <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Delay1_lowered9_bypass_reg_im <= Delay1_toDelay_im_15;
          Delay1_lowered9_bypass_reg_re <= Delay1_toDelay_re_15;
        end
      end
    end

  assign Delay1_delOut_re_22 = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_re_15 :
              Delay1_lowered9_bypass_reg_re);
  assign Delay1_delOut_im_21 = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_im_15 :
              Delay1_lowered9_bypass_reg_im);

  assign Delay1_delOut_re_23 = Delay1_delOut_re_22;

  always @(posedge clk or posedge reset)
    begin : rd_24_process
      if (reset == 1'b1) begin
        Delay1_delOut_re_21 <= 32'sb00000000000000000000000000000000;
        Delay1_delOut_im_23 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay1_delOut_re_21 <= Delay1_delOut_re_23;
          Delay1_delOut_im_23 <= Delay1_delOut_im_22;
        end
      end
    end

  assign Delay1_delOut_im_25 = Delay1_delOut_im_24;

  assign Delay1_ectrl_re_16 = (en_2 == 1'b0 ? Delay1_delOut_re_24 :
              Delay1_delOut_re_21);
  assign Delay1_ectrl_im_16 = (en_2 == 1'b0 ? Delay1_delOut_im_26 :
              Delay1_delOut_im_23);

  always @(posedge clk or posedge reset)
    begin : rd_25_process
      if (reset == 1'b1) begin
        Delay1_ectrl_re_17 <= 32'sb00000000000000000000000000000000;
        Delay1_ectrl_im_17 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay1_ectrl_re_17 <= Delay1_ectrl_re_16;
          Delay1_ectrl_im_17 <= Delay1_ectrl_im_16;
        end
      end
    end

  assign Delay1_toDelay_re_16 = (reset_3 == 1'b0 ? Delay1_ectrl_re_17 :
              Delay1_iv_re);
  assign Delay1_toDelay_im_16 = (reset_3 == 1'b0 ? Delay1_ectrl_im_17 :
              Delay1_iv_im);

  always @(posedge clk or posedge reset)
    begin : crp_out_delay7_process
      if (reset == 1'b1) begin
        Delay1_toDelay_re_17 <= 32'sb00000000000000000000000000000000;
        Delay1_toDelay_im_17 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay1_toDelay_re_17 <= Delay1_toDelay_re_16;
          Delay1_toDelay_im_17 <= Delay1_toDelay_im_16;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Delay1_lowered8_bypass_process
      if (reset == 1'b1) begin
        Delay1_lowered8_bypass_reg_re <= 32'sb00000000000000000000000000000000;
        Delay1_lowered8_bypass_reg_im <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Delay1_lowered8_bypass_reg_im <= Delay1_toDelay_im_17;
          Delay1_lowered8_bypass_reg_re <= Delay1_toDelay_re_17;
        end
      end
    end

  assign Delay1_delOut_re_25 = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_re_17 :
              Delay1_lowered8_bypass_reg_re);
  assign Delay1_delOut_im_24 = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_im_17 :
              Delay1_lowered8_bypass_reg_im);

  assign Delay1_delOut_re_26 = Delay1_delOut_re_25;

  always @(posedge clk or posedge reset)
    begin : rd_21_process
      if (reset == 1'b1) begin
        Delay1_delOut_re_24 <= 32'sb00000000000000000000000000000000;
        Delay1_delOut_im_26 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay1_delOut_re_24 <= Delay1_delOut_re_26;
          Delay1_delOut_im_26 <= Delay1_delOut_im_25;
        end
      end
    end

  assign Delay1_delOut_im_28 = Delay1_delOut_im_27;

  assign Delay1_ectrl_re_18 = (en_2 == 1'b0 ? Delay1_delOut_re_27 :
              Delay1_delOut_re_24);
  assign Delay1_ectrl_im_18 = (en_2 == 1'b0 ? Delay1_delOut_im_29 :
              Delay1_delOut_im_26);

  always @(posedge clk or posedge reset)
    begin : rd_22_process
      if (reset == 1'b1) begin
        Delay1_ectrl_re_19 <= 32'sb00000000000000000000000000000000;
        Delay1_ectrl_im_19 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay1_ectrl_re_19 <= Delay1_ectrl_re_18;
          Delay1_ectrl_im_19 <= Delay1_ectrl_im_18;
        end
      end
    end

  assign Delay1_toDelay_re_18 = (reset_3 == 1'b0 ? Delay1_ectrl_re_19 :
              Delay1_iv_re);
  assign Delay1_toDelay_im_18 = (reset_3 == 1'b0 ? Delay1_ectrl_im_19 :
              Delay1_iv_im);

  always @(posedge clk or posedge reset)
    begin : crp_out_delay6_process
      if (reset == 1'b1) begin
        Delay1_toDelay_re_19 <= 32'sb00000000000000000000000000000000;
        Delay1_toDelay_im_19 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay1_toDelay_re_19 <= Delay1_toDelay_re_18;
          Delay1_toDelay_im_19 <= Delay1_toDelay_im_18;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Delay1_lowered7_bypass_process
      if (reset == 1'b1) begin
        Delay1_lowered7_bypass_reg_re <= 32'sb00000000000000000000000000000000;
        Delay1_lowered7_bypass_reg_im <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Delay1_lowered7_bypass_reg_im <= Delay1_toDelay_im_19;
          Delay1_lowered7_bypass_reg_re <= Delay1_toDelay_re_19;
        end
      end
    end

  assign Delay1_delOut_re_28 = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_re_19 :
              Delay1_lowered7_bypass_reg_re);
  assign Delay1_delOut_im_27 = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_im_19 :
              Delay1_lowered7_bypass_reg_im);

  assign Delay1_delOut_re_29 = Delay1_delOut_re_28;

  always @(posedge clk or posedge reset)
    begin : rd_18_process
      if (reset == 1'b1) begin
        Delay1_delOut_re_27 <= 32'sb00000000000000000000000000000000;
        Delay1_delOut_im_29 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay1_delOut_re_27 <= Delay1_delOut_re_29;
          Delay1_delOut_im_29 <= Delay1_delOut_im_28;
        end
      end
    end

  assign Delay1_delOut_im_31 = Delay1_delOut_im_30;

  assign Delay1_ectrl_re_20 = (en_2 == 1'b0 ? Delay1_delOut_re_30 :
              Delay1_delOut_re_27);
  assign Delay1_ectrl_im_20 = (en_2 == 1'b0 ? Delay1_delOut_im_32 :
              Delay1_delOut_im_29);

  always @(posedge clk or posedge reset)
    begin : rd_19_process
      if (reset == 1'b1) begin
        Delay1_ectrl_re_21 <= 32'sb00000000000000000000000000000000;
        Delay1_ectrl_im_21 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay1_ectrl_re_21 <= Delay1_ectrl_re_20;
          Delay1_ectrl_im_21 <= Delay1_ectrl_im_20;
        end
      end
    end

  assign Delay1_toDelay_re_20 = (reset_3 == 1'b0 ? Delay1_ectrl_re_21 :
              Delay1_iv_re);
  assign Delay1_toDelay_im_20 = (reset_3 == 1'b0 ? Delay1_ectrl_im_21 :
              Delay1_iv_im);

  always @(posedge clk or posedge reset)
    begin : crp_out_delay5_process
      if (reset == 1'b1) begin
        Delay1_toDelay_re_21 <= 32'sb00000000000000000000000000000000;
        Delay1_toDelay_im_21 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay1_toDelay_re_21 <= Delay1_toDelay_re_20;
          Delay1_toDelay_im_21 <= Delay1_toDelay_im_20;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Delay1_lowered6_bypass_process
      if (reset == 1'b1) begin
        Delay1_lowered6_bypass_reg_re <= 32'sb00000000000000000000000000000000;
        Delay1_lowered6_bypass_reg_im <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Delay1_lowered6_bypass_reg_im <= Delay1_toDelay_im_21;
          Delay1_lowered6_bypass_reg_re <= Delay1_toDelay_re_21;
        end
      end
    end

  assign Delay1_delOut_re_31 = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_re_21 :
              Delay1_lowered6_bypass_reg_re);
  assign Delay1_delOut_im_30 = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_im_21 :
              Delay1_lowered6_bypass_reg_im);

  assign Delay1_delOut_re_32 = Delay1_delOut_re_31;

  always @(posedge clk or posedge reset)
    begin : rd_15_process
      if (reset == 1'b1) begin
        Delay1_delOut_re_30 <= 32'sb00000000000000000000000000000000;
        Delay1_delOut_im_32 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay1_delOut_re_30 <= Delay1_delOut_re_32;
          Delay1_delOut_im_32 <= Delay1_delOut_im_31;
        end
      end
    end

  assign Delay1_delOut_im_34 = Delay1_delOut_im_33;

  assign Delay1_ectrl_re_22 = (en_2 == 1'b0 ? Delay1_delOut_re_33 :
              Delay1_delOut_re_30);
  assign Delay1_ectrl_im_22 = (en_2 == 1'b0 ? Delay1_delOut_im_35 :
              Delay1_delOut_im_32);

  always @(posedge clk or posedge reset)
    begin : rd_16_process
      if (reset == 1'b1) begin
        Delay1_ectrl_re_23 <= 32'sb00000000000000000000000000000000;
        Delay1_ectrl_im_23 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay1_ectrl_re_23 <= Delay1_ectrl_re_22;
          Delay1_ectrl_im_23 <= Delay1_ectrl_im_22;
        end
      end
    end

  assign Delay1_toDelay_re_22 = (reset_3 == 1'b0 ? Delay1_ectrl_re_23 :
              Delay1_iv_re);
  assign Delay1_toDelay_im_22 = (reset_3 == 1'b0 ? Delay1_ectrl_im_23 :
              Delay1_iv_im);

  always @(posedge clk or posedge reset)
    begin : crp_out_delay4_process
      if (reset == 1'b1) begin
        Delay1_toDelay_re_23 <= 32'sb00000000000000000000000000000000;
        Delay1_toDelay_im_23 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay1_toDelay_re_23 <= Delay1_toDelay_re_22;
          Delay1_toDelay_im_23 <= Delay1_toDelay_im_22;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Delay1_lowered5_bypass_process
      if (reset == 1'b1) begin
        Delay1_lowered5_bypass_reg_re <= 32'sb00000000000000000000000000000000;
        Delay1_lowered5_bypass_reg_im <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Delay1_lowered5_bypass_reg_im <= Delay1_toDelay_im_23;
          Delay1_lowered5_bypass_reg_re <= Delay1_toDelay_re_23;
        end
      end
    end

  assign Delay1_delOut_re_34 = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_re_23 :
              Delay1_lowered5_bypass_reg_re);
  assign Delay1_delOut_im_33 = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_im_23 :
              Delay1_lowered5_bypass_reg_im);

  assign Delay1_delOut_re_35 = Delay1_delOut_re_34;

  always @(posedge clk or posedge reset)
    begin : rd_12_process
      if (reset == 1'b1) begin
        Delay1_delOut_re_33 <= 32'sb00000000000000000000000000000000;
        Delay1_delOut_im_35 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay1_delOut_re_33 <= Delay1_delOut_re_35;
          Delay1_delOut_im_35 <= Delay1_delOut_im_34;
        end
      end
    end

  assign Delay1_delOut_im_37 = Delay1_delOut_im_36;

  assign Delay1_ectrl_re_24 = (en_2 == 1'b0 ? Delay1_delOut_re_36 :
              Delay1_delOut_re_33);
  assign Delay1_ectrl_im_24 = (en_2 == 1'b0 ? Delay1_delOut_im_38 :
              Delay1_delOut_im_35);

  always @(posedge clk or posedge reset)
    begin : rd_13_process
      if (reset == 1'b1) begin
        Delay1_ectrl_re_25 <= 32'sb00000000000000000000000000000000;
        Delay1_ectrl_im_25 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay1_ectrl_re_25 <= Delay1_ectrl_re_24;
          Delay1_ectrl_im_25 <= Delay1_ectrl_im_24;
        end
      end
    end

  assign Delay1_toDelay_re_24 = (reset_3 == 1'b0 ? Delay1_ectrl_re_25 :
              Delay1_iv_re);
  assign Delay1_toDelay_im_24 = (reset_3 == 1'b0 ? Delay1_ectrl_im_25 :
              Delay1_iv_im);

  always @(posedge clk or posedge reset)
    begin : crp_out_delay3_process
      if (reset == 1'b1) begin
        Delay1_toDelay_re_25 <= 32'sb00000000000000000000000000000000;
        Delay1_toDelay_im_25 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay1_toDelay_re_25 <= Delay1_toDelay_re_24;
          Delay1_toDelay_im_25 <= Delay1_toDelay_im_24;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Delay1_lowered4_bypass_process
      if (reset == 1'b1) begin
        Delay1_lowered4_bypass_reg_re <= 32'sb00000000000000000000000000000000;
        Delay1_lowered4_bypass_reg_im <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Delay1_lowered4_bypass_reg_im <= Delay1_toDelay_im_25;
          Delay1_lowered4_bypass_reg_re <= Delay1_toDelay_re_25;
        end
      end
    end

  assign Delay1_delOut_re_37 = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_re_25 :
              Delay1_lowered4_bypass_reg_re);
  assign Delay1_delOut_im_36 = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_im_25 :
              Delay1_lowered4_bypass_reg_im);

  assign Delay1_delOut_re_38 = Delay1_delOut_re_37;

  always @(posedge clk or posedge reset)
    begin : rd_9_process
      if (reset == 1'b1) begin
        Delay1_delOut_re_36 <= 32'sb00000000000000000000000000000000;
        Delay1_delOut_im_38 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay1_delOut_re_36 <= Delay1_delOut_re_38;
          Delay1_delOut_im_38 <= Delay1_delOut_im_37;
        end
      end
    end

  assign Delay1_delOut_im_40 = Delay1_delOut_im_39;

  assign Delay1_ectrl_re_26 = (en_2 == 1'b0 ? Delay1_delOut_re_39 :
              Delay1_delOut_re_36);
  assign Delay1_ectrl_im_26 = (en_2 == 1'b0 ? Delay1_delOut_im_41 :
              Delay1_delOut_im_38);

  always @(posedge clk or posedge reset)
    begin : rd_10_process
      if (reset == 1'b1) begin
        Delay1_ectrl_re_27 <= 32'sb00000000000000000000000000000000;
        Delay1_ectrl_im_27 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay1_ectrl_re_27 <= Delay1_ectrl_re_26;
          Delay1_ectrl_im_27 <= Delay1_ectrl_im_26;
        end
      end
    end

  assign Delay1_toDelay_re_26 = (reset_3 == 1'b0 ? Delay1_ectrl_re_27 :
              Delay1_iv_re);
  assign Delay1_toDelay_im_26 = (reset_3 == 1'b0 ? Delay1_ectrl_im_27 :
              Delay1_iv_im);

  always @(posedge clk or posedge reset)
    begin : crp_out_delay2_process
      if (reset == 1'b1) begin
        Delay1_toDelay_re_27 <= 32'sb00000000000000000000000000000000;
        Delay1_toDelay_im_27 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay1_toDelay_re_27 <= Delay1_toDelay_re_26;
          Delay1_toDelay_im_27 <= Delay1_toDelay_im_26;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Delay1_lowered3_bypass_process
      if (reset == 1'b1) begin
        Delay1_lowered3_bypass_reg_re <= 32'sb00000000000000000000000000000000;
        Delay1_lowered3_bypass_reg_im <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Delay1_lowered3_bypass_reg_im <= Delay1_toDelay_im_27;
          Delay1_lowered3_bypass_reg_re <= Delay1_toDelay_re_27;
        end
      end
    end

  assign Delay1_delOut_re_40 = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_re_27 :
              Delay1_lowered3_bypass_reg_re);
  assign Delay1_delOut_im_39 = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_im_27 :
              Delay1_lowered3_bypass_reg_im);

  assign Delay1_delOut_re_41 = Delay1_delOut_re_40;

  always @(posedge clk or posedge reset)
    begin : rd_6_process
      if (reset == 1'b1) begin
        Delay1_delOut_re_39 <= 32'sb00000000000000000000000000000000;
        Delay1_delOut_im_41 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay1_delOut_re_39 <= Delay1_delOut_re_41;
          Delay1_delOut_im_41 <= Delay1_delOut_im_40;
        end
      end
    end

  assign Delay1_delOut_im_43 = Delay1_delOut_im_42;

  assign Delay1_ectrl_re_28 = (en_2 == 1'b0 ? Delay1_delOut_re_42 :
              Delay1_delOut_re_39);
  assign Delay1_ectrl_im_28 = (en_2 == 1'b0 ? Delay1_delOut_im_44 :
              Delay1_delOut_im_41);

  always @(posedge clk or posedge reset)
    begin : rd_7_process
      if (reset == 1'b1) begin
        Delay1_ectrl_re_29 <= 32'sb00000000000000000000000000000000;
        Delay1_ectrl_im_29 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay1_ectrl_re_29 <= Delay1_ectrl_re_28;
          Delay1_ectrl_im_29 <= Delay1_ectrl_im_28;
        end
      end
    end

  assign Delay1_toDelay_re_28 = (reset_3 == 1'b0 ? Delay1_ectrl_re_29 :
              Delay1_iv_re);
  assign Delay1_toDelay_im_28 = (reset_3 == 1'b0 ? Delay1_ectrl_im_29 :
              Delay1_iv_im);

  always @(posedge clk or posedge reset)
    begin : crp_out_delay1_process
      if (reset == 1'b1) begin
        Delay1_toDelay_re_29 <= 32'sb00000000000000000000000000000000;
        Delay1_toDelay_im_29 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay1_toDelay_re_29 <= Delay1_toDelay_re_28;
          Delay1_toDelay_im_29 <= Delay1_toDelay_im_28;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Delay1_lowered2_bypass_process
      if (reset == 1'b1) begin
        Delay1_lowered2_bypass_reg_re <= 32'sb00000000000000000000000000000000;
        Delay1_lowered2_bypass_reg_im <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Delay1_lowered2_bypass_reg_im <= Delay1_toDelay_im_29;
          Delay1_lowered2_bypass_reg_re <= Delay1_toDelay_re_29;
        end
      end
    end

  assign Delay1_delOut_re_43 = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_re_29 :
              Delay1_lowered2_bypass_reg_re);
  assign Delay1_delOut_im_42 = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_im_29 :
              Delay1_lowered2_bypass_reg_im);

  assign Delay1_delOut_re_44 = Delay1_delOut_re_43;

  always @(posedge clk or posedge reset)
    begin : rd_1_process
      if (reset == 1'b1) begin
        Delay1_delOut_re_42 <= 32'sb00000000000000000000000000000000;
        Delay1_delOut_im_44 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay1_delOut_re_42 <= Delay1_delOut_re_44;
          Delay1_delOut_im_44 <= Delay1_delOut_im_43;
        end
      end
    end

  assign Delay1_out1_im_1 = Delay1_out1_im;

  assign Delay1_out1_re_1 = Delay1_out1_re;

  always @(posedge clk or posedge reset)
    begin : rd_3_process
      if (reset == 1'b1) begin
        Delay1_out1_re_2 <= 32'sb00000000000000000000000000000000;
        Delay1_out1_im_2 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay1_out1_re_2 <= Delay1_out1_re_1;
          Delay1_out1_im_2 <= Delay1_out1_im_1;
        end
      end
    end

  assign Delay1_ectrl_re_30 = (en_2 == 1'b0 ? Delay1_out1_re_2 :
              Delay1_delOut_re_42);
  assign Delay1_ectrl_im_30 = (en_2 == 1'b0 ? Delay1_out1_im_2 :
              Delay1_delOut_im_44);

  always @(posedge clk or posedge reset)
    begin : rd_4_process
      if (reset == 1'b1) begin
        Delay1_ectrl_re_31 <= 32'sb00000000000000000000000000000000;
        Delay1_ectrl_im_31 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay1_ectrl_re_31 <= Delay1_ectrl_re_30;
          Delay1_ectrl_im_31 <= Delay1_ectrl_im_30;
        end
      end
    end

  assign Delay1_toDelay_re_30 = (reset_3 == 1'b0 ? Delay1_ectrl_re_31 :
              Delay1_iv_re);
  assign Delay1_toDelay_im_30 = (reset_3 == 1'b0 ? Delay1_ectrl_im_31 :
              Delay1_iv_im);

  always @(posedge clk or posedge reset)
    begin : crp_out_delay_process
      if (reset == 1'b1) begin
        Delay1_toDelay_re_31 <= 32'sb00000000000000000000000000000000;
        Delay1_toDelay_im_31 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay1_toDelay_re_31 <= Delay1_toDelay_re_30;
          Delay1_toDelay_im_31 <= Delay1_toDelay_im_30;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Delay1_lowered_bypass_process
      if (reset == 1'b1) begin
        Delay1_lowered_bypass_reg_re <= 32'sb00000000000000000000000000000000;
        Delay1_lowered_bypass_reg_im <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Delay1_lowered_bypass_reg_im <= Delay1_toDelay_im_31;
          Delay1_lowered_bypass_reg_re <= Delay1_toDelay_re_31;
        end
      end
    end

  assign Delay1_out1_re = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_re_31 :
              Delay1_lowered_bypass_reg_re);
  assign Delay1_out1_im = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_im_31 :
              Delay1_lowered_bypass_reg_im);

  assign dataOut_re = Delay1_out1_re;

  assign dataOut_im = Delay1_out1_im;

endmodule  // Synchronous_Enabled_128_Sample_Delay

