<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.2 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>E:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml MYCPU.twx MYCPU.ncd -o MYCPU.twr MYCPU.pcf -ucf MYCPU.ucf

</twCmdLine><twDesign>MYCPU.ncd</twDesign><twDesignPath>MYCPU.ncd</twDesignPath><twPCF>MYCPU.pcf</twPCF><twPcfPath>MYCPU.pcf</twPcfPath><twDevInfo arch="spartan3a" pkg="fg484"><twDevName>xc3s700a</twDevName><twSpeedGrade>-4</twSpeedGrade><twSpeedVer>PRODUCTION 1.42 2012-07-09</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="5">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="6">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="PERIOD = 20 ns HIGH 40 %;" ScopeName="">NET &quot;mydcm/CLKIN_IBUFG&quot; PERIOD = 20 ns HIGH 40%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.500</twMinPer></twConstHead><twPinLimitRpt anchorID="8"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;mydcm/CLKIN_IBUFG&quot; PERIOD = 20 ns HIGH 40%;</twPinLimitBanner><twPinLimit anchorID="9" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="12.500" period="20.000" constraintValue="8.000" deviceLimit="3.000" physResource="mydcm/DCM_SP_INST/CLKIN" logResource="mydcm/DCM_SP_INST/CLKIN" locationPin="DCM_X2Y3.CLKIN" clockNet="mydcm/CLKIN_IBUFG"/><twPinLimit anchorID="10" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="15.000" period="20.000" constraintValue="12.000" deviceLimit="3.000" physResource="mydcm/DCM_SP_INST/CLKIN" logResource="mydcm/DCM_SP_INST/CLKIN" locationPin="DCM_X2Y3.CLKIN" clockNet="mydcm/CLKIN_IBUFG"/><twPinLimit anchorID="11" type="MINPERIOD" name="Tdcmpc" slack="16.001" period="20.000" constraintValue="20.000" deviceLimit="3.999" freqLimit="250.063" physResource="mydcm/DCM_SP_INST/CLKIN" logResource="mydcm/DCM_SP_INST/CLKIN" locationPin="DCM_X2Y3.CLKIN" clockNet="mydcm/CLKIN_IBUFG"/></twPinLimitRpt></twConst><twConst anchorID="12" twConstType="PERIOD" ><twConstHead uID="44"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;mydcm/CLKFX_BUF&quot; derived from  NET &quot;mydcm/CLKIN_IBUFG&quot; PERIOD = 20 ns HIGH 40%;  divided by 1.25 to 16 nS and duty cycle corrected to HIGH 8 nS  </twConstName><twItemCnt>1022745</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>10029</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>15.932</twMinPer></twConstHead><twPathRptBanner iPaths="3063" iCriticalPaths="0" sType="EndPoint">Paths for end point myCore/myProgramCounter/nextPC_1_1 (SLICE_X5Y37.BY), 3063 paths
</twPathRptBanner><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.068</twSlack><twSrc BELType="FF">myCore/myStacks/SelectedOp_0_1</twSrc><twDest BELType="FF">myCore/myProgramCounter/nextPC_1_1</twDest><twTotPathDel>15.818</twTotPathDel><twClkSkew dest = "0.623" src = "0.737">0.114</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>myCore/myStacks/SelectedOp_0_1</twSrc><twDest BELType='FF'>myCore/myProgramCounter/nextPC_1_1</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X36Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X36Y39.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>myCore/myStacks/SelectedOp_0_1</twComp><twBEL>myCore/myStacks/SelectedOp_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y39.G3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>myCore/myStacks/SelectedOp_0_1</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y39.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>myCore/myStacks/N764</twComp><twBEL>myCore/myStacks/visible_0_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y37.F2</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.005</twDelInfo><twComp>myCore/myStacks/N222</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y37.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>myCore/myStacks/N728</twComp><twBEL>myCore/myStacks/visible_0_mux0000&lt;10&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y39.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.289</twDelInfo><twComp>myCore/myStacks/N728</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y39.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_cy&lt;1&gt;</twComp><twBEL>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_lut&lt;1&gt;</twBEL><twBEL>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_cy&lt;3&gt;</twComp><twBEL>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_cy&lt;2&gt;</twBEL><twBEL>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>myCore/myStacks/ImmediatePop&lt;31&gt;</twComp><twBEL>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_cy&lt;4&gt;</twBEL><twBEL>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>myCore/myProgramCounter/newnextPC_cmp_eq0001</twComp><twBEL>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_cy&lt;6&gt;</twBEL><twBEL>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y36.G1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.657</twDelInfo><twComp>myCore/myProgramCounter/newnextPC_cmp_eq0001</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y36.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>N1272</twComp><twBEL>myCore/myProgramCounter/newnextPC_mux0011&lt;2&gt;1141</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y32.F2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.685</twDelInfo><twComp>myCore/myProgramCounter/N881</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y32.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>myCore/myProgramCounter/N94</twComp><twBEL>myCore/myProgramCounter/newnextPC_mux0011&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>myCore/myProgramCounter/N94</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>myCore/myProgramCounter/nextPC&lt;1&gt;</twComp><twBEL>myCore/myProgramCounter/nextPC_mux0000&lt;1&gt;51_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>myCore/myProgramCounter/nextPC_mux0000&lt;1&gt;51_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>myCore/myProgramCounter/nextPC&lt;1&gt;</twComp><twBEL>myCore/myProgramCounter/nextPC_mux0000&lt;1&gt;51</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y37.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>myCore/myProgramCounter/nextPC_mux0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y37.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>myCore/myProgramCounter/nextPC_1_1</twComp><twBEL>myCore/myProgramCounter/nextPC_1_1</twBEL></twPathDel><twLogDel>6.696</twLogDel><twRouteDel>9.122</twRouteDel><twTotDel>15.818</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">Clock</twDestClk><twPctLog>42.3</twPctLog><twPctRoute>57.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.117</twSlack><twSrc BELType="FF">myCore/myStacks/SelectedOp_0_1</twSrc><twDest BELType="FF">myCore/myProgramCounter/nextPC_1_1</twDest><twTotPathDel>15.769</twTotPathDel><twClkSkew dest = "0.623" src = "0.737">0.114</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>myCore/myStacks/SelectedOp_0_1</twSrc><twDest BELType='FF'>myCore/myProgramCounter/nextPC_1_1</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X36Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X36Y39.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>myCore/myStacks/SelectedOp_0_1</twComp><twBEL>myCore/myStacks/SelectedOp_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y39.G3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>myCore/myStacks/SelectedOp_0_1</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y39.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>myCore/myStacks/N764</twComp><twBEL>myCore/myStacks/visible_0_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y37.F2</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.005</twDelInfo><twComp>myCore/myStacks/N222</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y37.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>myCore/myStacks/N728</twComp><twBEL>myCore/myStacks/visible_0_mux0000&lt;10&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y39.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.289</twDelInfo><twComp>myCore/myStacks/N728</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y39.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_cy&lt;1&gt;</twComp><twBEL>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_lut&lt;1&gt;</twBEL><twBEL>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_cy&lt;3&gt;</twComp><twBEL>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_cy&lt;2&gt;</twBEL><twBEL>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>myCore/myStacks/ImmediatePop&lt;31&gt;</twComp><twBEL>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_cy&lt;4&gt;</twBEL><twBEL>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>myCore/myProgramCounter/newnextPC_cmp_eq0001</twComp><twBEL>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_cy&lt;6&gt;</twBEL><twBEL>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y41.F4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>myCore/myProgramCounter/newnextPC_cmp_eq0001</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y41.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>myCore/myProgramCounter/newnextPC_mux0011&lt;2&gt;1141</twComp><twBEL>myCore/myProgramCounter/newnextPC_mux0011&lt;2&gt;1141_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y34.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.007</twDelInfo><twComp>myCore/myProgramCounter/newnextPC_mux0011&lt;2&gt;1141</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y34.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>myCore/myProgramCounter/N18</twComp><twBEL>myCore/myProgramCounter/newnextPC_mux0011&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y35.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>myCore/myProgramCounter/N18</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y35.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>N1442</twComp><twBEL>myCore/myProgramCounter/newnextPC_mux0011&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.055</twDelInfo><twComp>myCore/myProgramCounter/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>myCore/myProgramCounter/nextPC&lt;1&gt;</twComp><twBEL>myCore/myProgramCounter/nextPC_mux0000&lt;1&gt;51_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>myCore/myProgramCounter/nextPC_mux0000&lt;1&gt;51_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>myCore/myProgramCounter/nextPC&lt;1&gt;</twComp><twBEL>myCore/myProgramCounter/nextPC_mux0000&lt;1&gt;51</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y37.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>myCore/myProgramCounter/nextPC_mux0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y37.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>myCore/myProgramCounter/nextPC_1_1</twComp><twBEL>myCore/myProgramCounter/nextPC_1_1</twBEL></twPathDel><twLogDel>7.507</twLogDel><twRouteDel>8.262</twRouteDel><twTotDel>15.769</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">Clock</twDestClk><twPctLog>47.6</twPctLog><twPctRoute>52.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.127</twSlack><twSrc BELType="FF">myCore/myStacks/BufferedInput_19</twSrc><twDest BELType="FF">myCore/myProgramCounter/nextPC_1_1</twDest><twTotPathDel>15.812</twTotPathDel><twClkSkew dest = "0.623" src = "0.684">0.061</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>myCore/myStacks/BufferedInput_19</twSrc><twDest BELType='FF'>myCore/myProgramCounter/nextPC_1_1</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X39Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X39Y33.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>myCore/myStacks/BufferedInput&lt;19&gt;</twComp><twBEL>myCore/myStacks/BufferedInput_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y43.G2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">2.320</twDelInfo><twComp>myCore/myStacks/BufferedInput&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>myCore/myStacks/Actual&lt;0&gt;&lt;0&gt;&lt;14&gt;</twComp><twBEL>myCore/myStacks/Actual&lt;0&gt;_0_mux0000&lt;19&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y43.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>myCore/myStacks/Actual&lt;0&gt;&lt;0&gt;&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>myCore/myStacks/ImmediatePop&lt;22&gt;</twComp><twBEL>myCore/myStacks/visible_0_mux0000&lt;19&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y43.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>myCore/myStacks/N655</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y43.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>myCore/myStacks/ImmediatePop&lt;22&gt;</twComp><twBEL>myCore/myStacks/visible_0_mux0000&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y41.F1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.717</twDelInfo><twComp>myCore/First&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y41.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>myCore/myStacks/ImmediatePop&lt;31&gt;</twComp><twBEL>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_lut&lt;4&gt;</twBEL><twBEL>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_cy&lt;4&gt;</twBEL><twBEL>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>myCore/myProgramCounter/newnextPC_cmp_eq0001</twComp><twBEL>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_cy&lt;6&gt;</twBEL><twBEL>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y36.G1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.657</twDelInfo><twComp>myCore/myProgramCounter/newnextPC_cmp_eq0001</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y36.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>N1272</twComp><twBEL>myCore/myProgramCounter/newnextPC_mux0011&lt;2&gt;1141</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y32.F2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.685</twDelInfo><twComp>myCore/myProgramCounter/N881</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y32.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>myCore/myProgramCounter/N94</twComp><twBEL>myCore/myProgramCounter/newnextPC_mux0011&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>myCore/myProgramCounter/N94</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>myCore/myProgramCounter/nextPC&lt;1&gt;</twComp><twBEL>myCore/myProgramCounter/nextPC_mux0000&lt;1&gt;51_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>myCore/myProgramCounter/nextPC_mux0000&lt;1&gt;51_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>myCore/myProgramCounter/nextPC&lt;1&gt;</twComp><twBEL>myCore/myProgramCounter/nextPC_mux0000&lt;1&gt;51</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y37.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>myCore/myProgramCounter/nextPC_mux0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y37.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>myCore/myProgramCounter/nextPC_1_1</twComp><twBEL>myCore/myProgramCounter/nextPC_1_1</twBEL></twPathDel><twLogDel>7.134</twLogDel><twRouteDel>8.678</twRouteDel><twTotDel>15.812</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">Clock</twDestClk><twPctLog>45.1</twPctLog><twPctRoute>54.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2690" iCriticalPaths="0" sType="EndPoint">Paths for end point myCore/myProgramCounter/nextPC_4 (SLICE_X8Y25.G2), 2690 paths
</twPathRptBanner><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.086</twSlack><twSrc BELType="FF">myCore/myProgramCounter/thefirst_13</twSrc><twDest BELType="FF">myCore/myProgramCounter/nextPC_4</twDest><twTotPathDel>15.778</twTotPathDel><twClkSkew dest = "0.566" src = "0.702">0.136</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>myCore/myProgramCounter/thefirst_13</twSrc><twDest BELType='FF'>myCore/myProgramCounter/nextPC_4</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X1Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X1Y68.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>myCore/myProgramCounter/thefirst&lt;13&gt;</twComp><twBEL>myCore/myProgramCounter/thefirst_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y40.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.577</twDelInfo><twComp>myCore/myProgramCounter/thefirst&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y40.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>myCore/myProgramCounter/saved&lt;5&gt;</twComp><twBEL>myCore/myProgramCounter/frame&lt;5&gt;_F</twBEL><twBEL>myCore/myProgramCounter/frame&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y38.G1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>myCore/myProgramCounter/frame&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y38.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>myRAM/top0/controller0/auto_ref_wait</twComp><twBEL>myCore/myProgramCounter/lastNibble_or000147</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y37.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>myCore/myProgramCounter/lastNibble_or000147</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y37.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>myCore/myProgramCounter/lastNibble_or0001</twComp><twBEL>myCore/myProgramCounter/lastNibble_or000158</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y36.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>myCore/myProgramCounter/lastNibble_or0001</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y36.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>myCore/myProgramCounter/lastNibble&lt;2&gt;</twComp><twBEL>myCore/myProgramCounter/lastNibble&lt;2&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y36.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>myCore/myProgramCounter/lastNibble&lt;2&gt;_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y36.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>myCore/myProgramCounter/lastNibble&lt;2&gt;</twComp><twBEL>myCore/myProgramCounter/lastNibble&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y37.G1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>myCore/myProgramCounter/lastNibble&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y37.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>myCore/myProgramCounter/nextPC_1_1</twComp><twBEL>myCore/myProgramCounter/nextPC_mux0000&lt;2&gt;138_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y37.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.044</twDelInfo><twComp>myCore/myProgramCounter/nextPC_mux0000&lt;2&gt;138_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y37.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>myCore/myProgramCounter/nextPC_1_1</twComp><twBEL>myCore/myProgramCounter/nextPC_mux0000&lt;2&gt;138</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y33.G4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>myCore/myProgramCounter/nextPC_mux0000&lt;2&gt;138</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y33.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>N1735</twComp><twBEL>myCore/myProgramCounter/nextPC_mux0000&lt;2&gt;141_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y22.BX</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.607</twDelInfo><twComp>myCore/myProgramCounter/nextPC_mux0000&lt;2&gt;141</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y22.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>N1779</twComp><twBEL>myCore/myProgramCounter/nextPC_mux0000&lt;4&gt;_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>N1779</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>myCore/myProgramCounter/nextPC&lt;3&gt;</twComp><twBEL>myCore/myProgramCounter/nextPC_mux0000&lt;4&gt;</twBEL><twBEL>myCore/myProgramCounter/nextPC_4</twBEL></twPathDel><twLogDel>7.821</twLogDel><twRouteDel>7.957</twRouteDel><twTotDel>15.778</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">Clock</twDestClk><twPctLog>49.6</twPctLog><twPctRoute>50.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.313</twSlack><twSrc BELType="FF">myCore/myProgramCounter/thefirst_21</twSrc><twDest BELType="FF">myCore/myProgramCounter/nextPC_4</twDest><twTotPathDel>15.593</twTotPathDel><twClkSkew dest = "0.566" src = "0.660">0.094</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>myCore/myProgramCounter/thefirst_21</twSrc><twDest BELType='FF'>myCore/myProgramCounter/nextPC_4</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X6Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X6Y62.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>myCore/myProgramCounter/thefirst&lt;21&gt;</twComp><twBEL>myCore/myProgramCounter/thefirst_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y40.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.352</twDelInfo><twComp>myCore/myProgramCounter/thefirst&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y40.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>myCore/myProgramCounter/saved&lt;5&gt;</twComp><twBEL>myCore/myProgramCounter/frame&lt;5&gt;_G</twBEL><twBEL>myCore/myProgramCounter/frame&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y38.G1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>myCore/myProgramCounter/frame&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y38.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>myRAM/top0/controller0/auto_ref_wait</twComp><twBEL>myCore/myProgramCounter/lastNibble_or000147</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y37.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>myCore/myProgramCounter/lastNibble_or000147</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y37.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>myCore/myProgramCounter/lastNibble_or0001</twComp><twBEL>myCore/myProgramCounter/lastNibble_or000158</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y36.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>myCore/myProgramCounter/lastNibble_or0001</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y36.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>myCore/myProgramCounter/lastNibble&lt;2&gt;</twComp><twBEL>myCore/myProgramCounter/lastNibble&lt;2&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y36.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>myCore/myProgramCounter/lastNibble&lt;2&gt;_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y36.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>myCore/myProgramCounter/lastNibble&lt;2&gt;</twComp><twBEL>myCore/myProgramCounter/lastNibble&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y37.G1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>myCore/myProgramCounter/lastNibble&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y37.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>myCore/myProgramCounter/nextPC_1_1</twComp><twBEL>myCore/myProgramCounter/nextPC_mux0000&lt;2&gt;138_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y37.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.044</twDelInfo><twComp>myCore/myProgramCounter/nextPC_mux0000&lt;2&gt;138_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y37.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>myCore/myProgramCounter/nextPC_1_1</twComp><twBEL>myCore/myProgramCounter/nextPC_mux0000&lt;2&gt;138</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y33.G4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>myCore/myProgramCounter/nextPC_mux0000&lt;2&gt;138</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y33.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>N1735</twComp><twBEL>myCore/myProgramCounter/nextPC_mux0000&lt;2&gt;141_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y22.BX</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.607</twDelInfo><twComp>myCore/myProgramCounter/nextPC_mux0000&lt;2&gt;141</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y22.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>N1779</twComp><twBEL>myCore/myProgramCounter/nextPC_mux0000&lt;4&gt;_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>N1779</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>myCore/myProgramCounter/nextPC&lt;3&gt;</twComp><twBEL>myCore/myProgramCounter/nextPC_mux0000&lt;4&gt;</twBEL><twBEL>myCore/myProgramCounter/nextPC_4</twBEL></twPathDel><twLogDel>7.861</twLogDel><twRouteDel>7.732</twRouteDel><twTotDel>15.593</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">Clock</twDestClk><twPctLog>50.4</twPctLog><twPctRoute>49.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.426</twSlack><twSrc BELType="FF">myCore/myProgramCounter/thefirst_13</twSrc><twDest BELType="FF">myCore/myProgramCounter/nextPC_4</twDest><twTotPathDel>15.438</twTotPathDel><twClkSkew dest = "0.566" src = "0.702">0.136</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>myCore/myProgramCounter/thefirst_13</twSrc><twDest BELType='FF'>myCore/myProgramCounter/nextPC_4</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X1Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X1Y68.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>myCore/myProgramCounter/thefirst&lt;13&gt;</twComp><twBEL>myCore/myProgramCounter/thefirst_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y40.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.577</twDelInfo><twComp>myCore/myProgramCounter/thefirst&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y40.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>myCore/myProgramCounter/saved&lt;5&gt;</twComp><twBEL>myCore/myProgramCounter/frame&lt;5&gt;_F</twBEL><twBEL>myCore/myProgramCounter/frame&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y38.BX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.006</twDelInfo><twComp>myCore/myProgramCounter/frame&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y38.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>myCore/myProgramCounter/lastNibble_or000217</twComp><twBEL>myCore/myProgramCounter/lastNibble_or000217_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y37.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>myCore/myProgramCounter/lastNibble_or000217</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y37.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>myCore/myProgramCounter/lastNibble&lt;1&gt;</twComp><twBEL>myCore/myProgramCounter/lastNibble_or000294</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y37.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.081</twDelInfo><twComp>myCore/myProgramCounter/lastNibble_or0002</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y37.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>myCore/myProgramCounter/lastNibble&lt;1&gt;</twComp><twBEL>myCore/myProgramCounter/lastNibble&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y37.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>myCore/myProgramCounter/lastNibble&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y37.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>myCore/myProgramCounter/nextPC_1_1</twComp><twBEL>myCore/myProgramCounter/nextPC_mux0000&lt;2&gt;138_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y37.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.044</twDelInfo><twComp>myCore/myProgramCounter/nextPC_mux0000&lt;2&gt;138_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y37.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>myCore/myProgramCounter/nextPC_1_1</twComp><twBEL>myCore/myProgramCounter/nextPC_mux0000&lt;2&gt;138</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y33.G4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>myCore/myProgramCounter/nextPC_mux0000&lt;2&gt;138</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y33.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>N1735</twComp><twBEL>myCore/myProgramCounter/nextPC_mux0000&lt;2&gt;141_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y22.BX</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.607</twDelInfo><twComp>myCore/myProgramCounter/nextPC_mux0000&lt;2&gt;141</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y22.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>N1779</twComp><twBEL>myCore/myProgramCounter/nextPC_mux0000&lt;4&gt;_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>N1779</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>myCore/myProgramCounter/nextPC&lt;3&gt;</twComp><twBEL>myCore/myProgramCounter/nextPC_mux0000&lt;4&gt;</twBEL><twBEL>myCore/myProgramCounter/nextPC_4</twBEL></twPathDel><twLogDel>7.178</twLogDel><twRouteDel>8.260</twRouteDel><twTotDel>15.438</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">Clock</twDestClk><twPctLog>46.5</twPctLog><twPctRoute>53.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2199" iCriticalPaths="0" sType="EndPoint">Paths for end point myCore/myProgramCounter/nextPC_12 (SLICE_X6Y24.F3), 2199 paths
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.109</twSlack><twSrc BELType="FF">myCore/myStacks/SelectedOp_0_1</twSrc><twDest BELType="FF">myCore/myProgramCounter/nextPC_12</twDest><twTotPathDel>15.721</twTotPathDel><twClkSkew dest = "0.567" src = "0.737">0.170</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>myCore/myStacks/SelectedOp_0_1</twSrc><twDest BELType='FF'>myCore/myProgramCounter/nextPC_12</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X36Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X36Y39.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>myCore/myStacks/SelectedOp_0_1</twComp><twBEL>myCore/myStacks/SelectedOp_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y39.G3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>myCore/myStacks/SelectedOp_0_1</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y39.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>myCore/myStacks/N764</twComp><twBEL>myCore/myStacks/visible_0_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y37.F2</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.005</twDelInfo><twComp>myCore/myStacks/N222</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y37.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>myCore/myStacks/N728</twComp><twBEL>myCore/myStacks/visible_0_mux0000&lt;10&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y39.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.289</twDelInfo><twComp>myCore/myStacks/N728</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y39.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_cy&lt;1&gt;</twComp><twBEL>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_lut&lt;1&gt;</twBEL><twBEL>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_cy&lt;3&gt;</twComp><twBEL>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_cy&lt;2&gt;</twBEL><twBEL>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>myCore/myStacks/ImmediatePop&lt;31&gt;</twComp><twBEL>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_cy&lt;4&gt;</twBEL><twBEL>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>myCore/myProgramCounter/newnextPC_cmp_eq0001</twComp><twBEL>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_cy&lt;6&gt;</twBEL><twBEL>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y41.F4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>myCore/myProgramCounter/newnextPC_cmp_eq0001</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y41.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>myCore/myProgramCounter/newnextPC_mux0011&lt;2&gt;1141</twComp><twBEL>myCore/myProgramCounter/newnextPC_mux0011&lt;2&gt;1141_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y34.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.007</twDelInfo><twComp>myCore/myProgramCounter/newnextPC_mux0011&lt;2&gt;1141</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y34.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>myCore/myProgramCounter/N18</twComp><twBEL>myCore/myProgramCounter/newnextPC_mux0011&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y35.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>myCore/myProgramCounter/N18</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y35.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>N1442</twComp><twBEL>myCore/myProgramCounter/newnextPC_mux0011&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y30.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>myCore/myProgramCounter/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y30.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>myCore/myProgramCounter/nextPC&lt;18&gt;</twComp><twBEL>myCore/myProgramCounter/nextPC_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y24.F3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.171</twDelInfo><twComp>myCore/myProgramCounter/N02</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y24.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>myCore/myProgramCounter/nextPC&lt;12&gt;</twComp><twBEL>myCore/myProgramCounter/nextPC_mux0000&lt;12&gt;</twBEL><twBEL>myCore/myProgramCounter/nextPC_12</twBEL></twPathDel><twLogDel>7.303</twLogDel><twRouteDel>8.418</twRouteDel><twTotDel>15.721</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">Clock</twDestClk><twPctLog>46.5</twPctLog><twPctRoute>53.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.168</twSlack><twSrc BELType="FF">myCore/myStacks/BufferedInput_19</twSrc><twDest BELType="FF">myCore/myProgramCounter/nextPC_12</twDest><twTotPathDel>15.715</twTotPathDel><twClkSkew dest = "0.567" src = "0.684">0.117</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>myCore/myStacks/BufferedInput_19</twSrc><twDest BELType='FF'>myCore/myProgramCounter/nextPC_12</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X39Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X39Y33.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>myCore/myStacks/BufferedInput&lt;19&gt;</twComp><twBEL>myCore/myStacks/BufferedInput_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y43.G2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">2.320</twDelInfo><twComp>myCore/myStacks/BufferedInput&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>myCore/myStacks/Actual&lt;0&gt;&lt;0&gt;&lt;14&gt;</twComp><twBEL>myCore/myStacks/Actual&lt;0&gt;_0_mux0000&lt;19&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y43.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>myCore/myStacks/Actual&lt;0&gt;&lt;0&gt;&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>myCore/myStacks/ImmediatePop&lt;22&gt;</twComp><twBEL>myCore/myStacks/visible_0_mux0000&lt;19&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y43.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>myCore/myStacks/N655</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y43.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>myCore/myStacks/ImmediatePop&lt;22&gt;</twComp><twBEL>myCore/myStacks/visible_0_mux0000&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y41.F1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.717</twDelInfo><twComp>myCore/First&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y41.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>myCore/myStacks/ImmediatePop&lt;31&gt;</twComp><twBEL>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_lut&lt;4&gt;</twBEL><twBEL>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_cy&lt;4&gt;</twBEL><twBEL>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>myCore/myProgramCounter/newnextPC_cmp_eq0001</twComp><twBEL>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_cy&lt;6&gt;</twBEL><twBEL>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y41.F4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>myCore/myProgramCounter/newnextPC_cmp_eq0001</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y41.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>myCore/myProgramCounter/newnextPC_mux0011&lt;2&gt;1141</twComp><twBEL>myCore/myProgramCounter/newnextPC_mux0011&lt;2&gt;1141_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y34.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.007</twDelInfo><twComp>myCore/myProgramCounter/newnextPC_mux0011&lt;2&gt;1141</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y34.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>myCore/myProgramCounter/N18</twComp><twBEL>myCore/myProgramCounter/newnextPC_mux0011&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y35.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>myCore/myProgramCounter/N18</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y35.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>N1442</twComp><twBEL>myCore/myProgramCounter/newnextPC_mux0011&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y30.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>myCore/myProgramCounter/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y30.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>myCore/myProgramCounter/nextPC&lt;18&gt;</twComp><twBEL>myCore/myProgramCounter/nextPC_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y24.F3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.171</twDelInfo><twComp>myCore/myProgramCounter/N02</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y24.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>myCore/myProgramCounter/nextPC&lt;12&gt;</twComp><twBEL>myCore/myProgramCounter/nextPC_mux0000&lt;12&gt;</twBEL><twBEL>myCore/myProgramCounter/nextPC_12</twBEL></twPathDel><twLogDel>7.741</twLogDel><twRouteDel>7.974</twRouteDel><twTotDel>15.715</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">Clock</twDestClk><twPctLog>49.3</twPctLog><twPctRoute>50.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.206</twSlack><twSrc BELType="FF">myCore/myStacks/SelectedOp_0_1</twSrc><twDest BELType="FF">myCore/myProgramCounter/nextPC_12</twDest><twTotPathDel>15.624</twTotPathDel><twClkSkew dest = "0.567" src = "0.737">0.170</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>myCore/myStacks/SelectedOp_0_1</twSrc><twDest BELType='FF'>myCore/myProgramCounter/nextPC_12</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X36Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X36Y39.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>myCore/myStacks/SelectedOp_0_1</twComp><twBEL>myCore/myStacks/SelectedOp_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y39.G3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>myCore/myStacks/SelectedOp_0_1</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y39.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>myCore/myStacks/N764</twComp><twBEL>myCore/myStacks/visible_0_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y39.F3</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>myCore/myStacks/N222</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y39.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>myCore/myStacks/Stack&lt;1&gt;.StackPtr_2</twComp><twBEL>myCore/myStacks/visible_0_mux0000&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y39.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.265</twDelInfo><twComp>myCore/myStacks/N754</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y39.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_cy&lt;1&gt;</twComp><twBEL>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_lut&lt;0&gt;</twBEL><twBEL>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_cy&lt;0&gt;</twBEL><twBEL>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_cy&lt;3&gt;</twComp><twBEL>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_cy&lt;2&gt;</twBEL><twBEL>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>myCore/myStacks/ImmediatePop&lt;31&gt;</twComp><twBEL>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_cy&lt;4&gt;</twBEL><twBEL>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>myCore/myProgramCounter/newnextPC_cmp_eq0001</twComp><twBEL>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_cy&lt;6&gt;</twBEL><twBEL>myCore/myProgramCounter/newnextPC_cmp_eq0001_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y41.F4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>myCore/myProgramCounter/newnextPC_cmp_eq0001</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y41.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>myCore/myProgramCounter/newnextPC_mux0011&lt;2&gt;1141</twComp><twBEL>myCore/myProgramCounter/newnextPC_mux0011&lt;2&gt;1141_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y34.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.007</twDelInfo><twComp>myCore/myProgramCounter/newnextPC_mux0011&lt;2&gt;1141</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y34.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>myCore/myProgramCounter/N18</twComp><twBEL>myCore/myProgramCounter/newnextPC_mux0011&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y35.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>myCore/myProgramCounter/N18</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y35.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>N1442</twComp><twBEL>myCore/myProgramCounter/newnextPC_mux0011&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y30.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>myCore/myProgramCounter/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y30.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>myCore/myProgramCounter/nextPC&lt;18&gt;</twComp><twBEL>myCore/myProgramCounter/nextPC_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y24.F3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.171</twDelInfo><twComp>myCore/myProgramCounter/N02</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y24.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>myCore/myProgramCounter/nextPC&lt;12&gt;</twComp><twBEL>myCore/myProgramCounter/nextPC_mux0000&lt;12&gt;</twBEL><twBEL>myCore/myProgramCounter/nextPC_12</twBEL></twPathDel><twLogDel>7.271</twLogDel><twRouteDel>8.353</twRouteDel><twTotDel>15.624</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">Clock</twDestClk><twPctLog>46.5</twPctLog><twPctRoute>53.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;mydcm/CLKFX_BUF&quot; derived from
 NET &quot;mydcm/CLKIN_IBUFG&quot; PERIOD = 20 ns HIGH 40%;
 divided by 1.25 to 16 nS and duty cycle corrected to HIGH 8 nS 

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point myCore/myStacks/ImmediateStep_26 (SLICE_X39Y50.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.846</twSlack><twSrc BELType="FF">myCore/myStacks/ImmediatePop_26</twSrc><twDest BELType="FF">myCore/myStacks/ImmediateStep_26</twDest><twTotPathDel>1.002</twTotPathDel><twClkSkew dest = "0.425" src = "0.269">-0.156</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>myCore/myStacks/ImmediatePop_26</twSrc><twDest BELType='FF'>myCore/myStacks/ImmediateStep_26</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X37Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X37Y51.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.464</twDelInfo><twComp>myCore/myStacks/ImmediatePop&lt;26&gt;</twComp><twBEL>myCore/myStacks/ImmediatePop_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y50.BY</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.398</twDelInfo><twComp>myCore/myStacks/ImmediatePop&lt;26&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y50.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.140</twDelInfo><twComp>myCore/myStacks/ImmediateStep&lt;26&gt;</twComp><twBEL>myCore/myStacks/ImmediateStep_26</twBEL></twPathDel><twLogDel>0.604</twLogDel><twRouteDel>0.398</twRouteDel><twTotDel>1.002</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">Clock</twDestClk><twPctLog>60.3</twPctLog><twPctRoute>39.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point oneUART/sfifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8 (SLICE_X59Y41.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.915</twSlack><twSrc BELType="FF">oneUART/sfifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8</twSrc><twDest BELType="FF">oneUART/sfifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8</twDest><twTotPathDel>0.979</twTotPathDel><twClkSkew dest = "0.366" src = "0.302">-0.064</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>oneUART/sfifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8</twSrc><twDest BELType='FF'>oneUART/sfifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X57Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X57Y41.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>oneUART/sfifo/BU2/U0/grf.rf/gl0.rd/rpntr/count&lt;8&gt;</twComp><twBEL>oneUART/sfifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y41.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.417</twDelInfo><twComp>oneUART/sfifo/BU2/U0/grf.rf/gl0.rd/rpntr/count&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X59Y41.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.089</twDelInfo><twComp>oneUART/sfifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1&lt;8&gt;</twComp><twBEL>oneUART/sfifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8</twBEL></twPathDel><twLogDel>0.562</twLogDel><twRouteDel>0.417</twRouteDel><twTotDel>0.979</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">Clock</twDestClk><twPctLog>57.4</twPctLog><twPctRoute>42.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point oneUART/sfifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_9 (SLICE_X59Y41.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.921</twSlack><twSrc BELType="FF">oneUART/sfifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_9</twSrc><twDest BELType="FF">oneUART/sfifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_9</twDest><twTotPathDel>0.985</twTotPathDel><twClkSkew dest = "0.366" src = "0.302">-0.064</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>oneUART/sfifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_9</twSrc><twDest BELType='FF'>oneUART/sfifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X57Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X57Y41.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.464</twDelInfo><twComp>oneUART/sfifo/BU2/U0/grf.rf/gl0.rd/rpntr/count&lt;8&gt;</twComp><twBEL>oneUART/sfifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y41.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.381</twDelInfo><twComp>oneUART/sfifo/BU2/U0/grf.rf/gl0.rd/rpntr/count&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X59Y41.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.140</twDelInfo><twComp>oneUART/sfifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1&lt;8&gt;</twComp><twBEL>oneUART/sfifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_9</twBEL></twPathDel><twLogDel>0.604</twLogDel><twRouteDel>0.381</twRouteDel><twTotDel>0.985</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">Clock</twDestClk><twPctLog>61.3</twPctLog><twPctRoute>38.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="37"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;mydcm/CLKFX_BUF&quot; derived from
 NET &quot;mydcm/CLKIN_IBUFG&quot; PERIOD = 20 ns HIGH 40%;
 divided by 1.25 to 16 nS and duty cycle corrected to HIGH 8 nS 
</twPinLimitBanner><twPinLimit anchorID="38" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="10.000" period="16.000" constraintValue="8.000" deviceLimit="3.000" physResource="myRAM/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" logResource="myRAM/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" locationPin="DCM_X1Y0.CLKIN" clockNet="Clock"/><twPinLimit anchorID="39" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="10.000" period="16.000" constraintValue="8.000" deviceLimit="3.000" physResource="myRAM/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" logResource="myRAM/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" locationPin="DCM_X1Y0.CLKIN" clockNet="Clock"/><twPinLimit anchorID="40" type="MINPERIOD" name="Tdcmpc" slack="12.001" period="16.000" constraintValue="16.000" deviceLimit="3.999" freqLimit="250.063" physResource="myRAM/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" logResource="myRAM/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" locationPin="DCM_X1Y0.CLKIN" clockNet="Clock"/></twPinLimitRpt></twConst><twConst anchorID="41" twConstType="PERIOD" ><twConstHead uID="46"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;myRAM/infrastructure_top0/clk_dcm0/clk0dcm&quot; derived from  PERIOD analysis for net &quot;mydcm/CLKFX_BUF&quot; derived from NET &quot;mydcm/CLKIN_IBUFG&quot; PERIOD = 20 ns HIGH 40%; divided by 1.25 to 16 nS and duty cycle corrected to HIGH 8 nS   duty cycle corrected to 16 nS  HIGH 8 nS  </twConstName><twItemCnt>2298</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>989</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>15.248</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point myRAM/top0/controller0/rdburst_end_1 (SLICE_X1Y21.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.188</twSlack><twSrc BELType="FF">burst_done</twSrc><twDest BELType="FF">myRAM/top0/controller0/rdburst_end_1</twDest><twTotPathDel>3.561</twTotPathDel><twClkSkew dest = "1.570" src = "1.821">0.251</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>burst_done</twSrc><twDest BELType='FF'>myRAM/top0/controller0/rdburst_end_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">Clock90</twSrcClk><twPathDel><twSite>SLICE_X2Y26.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>burst_done</twComp><twBEL>burst_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y20.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>burst_done</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y20.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>myRAM/top0/controller0/rst_dqs_div_r</twComp><twBEL>myRAM/top0/controller0/rdburst_end_1_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y21.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>myRAM/top0/controller0/rdburst_end_1_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y21.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>myRAM/top0/controller0/rdburst_end_1</twComp><twBEL>myRAM/top0/controller0/rdburst_end_1</twBEL></twPathDel><twLogDel>2.250</twLogDel><twRouteDel>1.311</twRouteDel><twTotDel>3.561</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="8.000">myRAM/clk_0</twDestClk><twPctLog>63.2</twPctLog><twPctRoute>36.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.753</twSlack><twSrc BELType="FF">myRAM/top0/controller0/rst180_r</twSrc><twDest BELType="FF">myRAM/top0/controller0/rdburst_end_1</twDest><twTotPathDel>5.324</twTotPathDel><twClkSkew dest = "0.346" src = "0.269">-0.077</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>myRAM/top0/controller0/rst180_r</twSrc><twDest BELType='FF'>myRAM/top0/controller0/rdburst_end_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y21.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="8.000">myRAM/clk_0</twSrcClk><twPathDel><twSite>SLICE_X10Y21.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>myRAM/top0/controller0/rst180_r</twComp><twBEL>myRAM/top0/controller0/rst180_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y20.G4</twSite><twDelType>net</twDelType><twFanCnt>93</twFanCnt><twDelInfo twEdge="twRising">2.473</twDelInfo><twComp>myRAM/top0/controller0/rst180_r</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y20.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>myRAM/top0/controller0/rst_dqs_div_r</twComp><twBEL>myRAM/top0/controller0/rdburst_end_1_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y21.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>myRAM/top0/controller0/rdburst_end_1_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y21.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>myRAM/top0/controller0/rdburst_end_1</twComp><twBEL>myRAM/top0/controller0/rdburst_end_1</twBEL></twPathDel><twLogDel>2.250</twLogDel><twRouteDel>3.074</twRouteDel><twTotDel>5.324</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="24.000">myRAM/clk_0</twDestClk><twPctLog>42.3</twPctLog><twPctRoute>57.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point myRAM/top0/controller0/INIT_PRE_COUNT_4 (SLICE_X5Y1.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.496</twSlack><twSrc BELType="FF">user_command_register_1</twSrc><twDest BELType="FF">myRAM/top0/controller0/INIT_PRE_COUNT_4</twDest><twTotPathDel>7.293</twTotPathDel><twClkSkew dest = "0.859" src = "1.070">0.211</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14"><twSrc BELType='FF'>user_command_register_1</twSrc><twDest BELType='FF'>myRAM/top0/controller0/INIT_PRE_COUNT_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X1Y34.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>user_command_register&lt;1&gt;</twComp><twBEL>user_command_register_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y11.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">3.425</twDelInfo><twComp>user_command_register&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y11.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>myCore/myStacks/myALU/Mmult_product_mult0000_116</twComp><twBEL>myRAM/top0/controller0/INIT_PRE_COUNT_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y1.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.703</twDelInfo><twComp>myRAM/top0/controller0/INIT_PRE_COUNT_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y1.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>myRAM/top0/controller0/INIT_PRE_COUNT&lt;4&gt;</twComp><twBEL>myRAM/top0/controller0/INIT_PRE_COUNT_4</twBEL></twPathDel><twLogDel>2.165</twLogDel><twRouteDel>5.128</twRouteDel><twTotDel>7.293</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="8.000">myRAM/clk_0</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.484</twSlack><twSrc BELType="FF">user_command_register_2</twSrc><twDest BELType="FF">myRAM/top0/controller0/INIT_PRE_COUNT_4</twDest><twTotPathDel>6.280</twTotPathDel><twClkSkew dest = "0.859" src = "1.095">0.236</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14"><twSrc BELType='FF'>user_command_register_2</twSrc><twDest BELType='FF'>myRAM/top0/controller0/INIT_PRE_COUNT_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X0Y37.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>user_command_register&lt;2&gt;</twComp><twBEL>user_command_register_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y11.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.372</twDelInfo><twComp>user_command_register&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y11.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>myCore/myStacks/myALU/Mmult_product_mult0000_116</twComp><twBEL>myRAM/top0/controller0/INIT_PRE_COUNT_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y1.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.703</twDelInfo><twComp>myRAM/top0/controller0/INIT_PRE_COUNT_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y1.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>myRAM/top0/controller0/INIT_PRE_COUNT&lt;4&gt;</twComp><twBEL>myRAM/top0/controller0/INIT_PRE_COUNT_4</twBEL></twPathDel><twLogDel>2.205</twLogDel><twRouteDel>4.075</twRouteDel><twTotDel>6.280</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="8.000">myRAM/clk_0</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.642</twSlack><twSrc BELType="FF">myRAM/top0/controller0/rst180_r</twSrc><twDest BELType="FF">myRAM/top0/controller0/INIT_PRE_COUNT_4</twDest><twTotPathDel>5.344</twTotPathDel><twClkSkew dest = "0.255" src = "0.269">0.014</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>myRAM/top0/controller0/rst180_r</twSrc><twDest BELType='FF'>myRAM/top0/controller0/INIT_PRE_COUNT_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y21.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="8.000">myRAM/clk_0</twSrcClk><twPathDel><twSite>SLICE_X10Y21.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>myRAM/top0/controller0/rst180_r</twComp><twBEL>myRAM/top0/controller0/rst180_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y11.G1</twSite><twDelType>net</twDelType><twFanCnt>93</twFanCnt><twDelInfo twEdge="twRising">1.391</twDelInfo><twComp>myRAM/top0/controller0/rst180_r</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y11.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>myCore/myStacks/myALU/Mmult_product_mult0000_116</twComp><twBEL>myRAM/top0/controller0/INIT_PRE_COUNT_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y1.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.703</twDelInfo><twComp>myRAM/top0/controller0/INIT_PRE_COUNT_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y1.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>myRAM/top0/controller0/INIT_PRE_COUNT&lt;4&gt;</twComp><twBEL>myRAM/top0/controller0/INIT_PRE_COUNT_4</twBEL></twPathDel><twLogDel>2.250</twLogDel><twRouteDel>3.094</twRouteDel><twTotDel>5.344</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="24.000">myRAM/clk_0</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point myRAM/top0/controller0/INIT_PRE_COUNT_0 (SLICE_X5Y1.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.496</twSlack><twSrc BELType="FF">user_command_register_1</twSrc><twDest BELType="FF">myRAM/top0/controller0/INIT_PRE_COUNT_0</twDest><twTotPathDel>7.293</twTotPathDel><twClkSkew dest = "0.859" src = "1.070">0.211</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14"><twSrc BELType='FF'>user_command_register_1</twSrc><twDest BELType='FF'>myRAM/top0/controller0/INIT_PRE_COUNT_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X1Y34.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>user_command_register&lt;1&gt;</twComp><twBEL>user_command_register_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y11.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">3.425</twDelInfo><twComp>user_command_register&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y11.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>myCore/myStacks/myALU/Mmult_product_mult0000_116</twComp><twBEL>myRAM/top0/controller0/INIT_PRE_COUNT_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y1.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.703</twDelInfo><twComp>myRAM/top0/controller0/INIT_PRE_COUNT_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y1.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>myRAM/top0/controller0/INIT_PRE_COUNT&lt;4&gt;</twComp><twBEL>myRAM/top0/controller0/INIT_PRE_COUNT_0</twBEL></twPathDel><twLogDel>2.165</twLogDel><twRouteDel>5.128</twRouteDel><twTotDel>7.293</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="8.000">myRAM/clk_0</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.484</twSlack><twSrc BELType="FF">user_command_register_2</twSrc><twDest BELType="FF">myRAM/top0/controller0/INIT_PRE_COUNT_0</twDest><twTotPathDel>6.280</twTotPathDel><twClkSkew dest = "0.859" src = "1.095">0.236</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14"><twSrc BELType='FF'>user_command_register_2</twSrc><twDest BELType='FF'>myRAM/top0/controller0/INIT_PRE_COUNT_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X0Y37.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>user_command_register&lt;2&gt;</twComp><twBEL>user_command_register_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y11.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.372</twDelInfo><twComp>user_command_register&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y11.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>myCore/myStacks/myALU/Mmult_product_mult0000_116</twComp><twBEL>myRAM/top0/controller0/INIT_PRE_COUNT_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y1.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.703</twDelInfo><twComp>myRAM/top0/controller0/INIT_PRE_COUNT_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y1.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>myRAM/top0/controller0/INIT_PRE_COUNT&lt;4&gt;</twComp><twBEL>myRAM/top0/controller0/INIT_PRE_COUNT_0</twBEL></twPathDel><twLogDel>2.205</twLogDel><twRouteDel>4.075</twRouteDel><twTotDel>6.280</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="8.000">myRAM/clk_0</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.642</twSlack><twSrc BELType="FF">myRAM/top0/controller0/rst180_r</twSrc><twDest BELType="FF">myRAM/top0/controller0/INIT_PRE_COUNT_0</twDest><twTotPathDel>5.344</twTotPathDel><twClkSkew dest = "0.255" src = "0.269">0.014</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>myRAM/top0/controller0/rst180_r</twSrc><twDest BELType='FF'>myRAM/top0/controller0/INIT_PRE_COUNT_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y21.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="8.000">myRAM/clk_0</twSrcClk><twPathDel><twSite>SLICE_X10Y21.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>myRAM/top0/controller0/rst180_r</twComp><twBEL>myRAM/top0/controller0/rst180_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y11.G1</twSite><twDelType>net</twDelType><twFanCnt>93</twFanCnt><twDelInfo twEdge="twRising">1.391</twDelInfo><twComp>myRAM/top0/controller0/rst180_r</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y11.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>myCore/myStacks/myALU/Mmult_product_mult0000_116</twComp><twBEL>myRAM/top0/controller0/INIT_PRE_COUNT_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y1.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.703</twDelInfo><twComp>myRAM/top0/controller0/INIT_PRE_COUNT_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y1.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>myRAM/top0/controller0/INIT_PRE_COUNT&lt;4&gt;</twComp><twBEL>myRAM/top0/controller0/INIT_PRE_COUNT_0</twBEL></twPathDel><twLogDel>2.250</twLogDel><twRouteDel>3.094</twRouteDel><twTotDel>5.344</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="24.000">myRAM/clk_0</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;myRAM/infrastructure_top0/clk_dcm0/clk0dcm&quot; derived from
 PERIOD analysis for net &quot;mydcm/CLKFX_BUF&quot; derived from NET &quot;mydcm/CLKIN_IBUFG&quot; PERIOD = 20 ns HIGH 40%; divided by 1.25 to 16 nS and duty cycle corrected to HIGH 8 nS 
 duty cycle corrected to 16 nS  HIGH 8 nS 

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point myRAM/top0/iobs0/datapath_iobs0/s3_dqs_iob0/U1/N (K2.T1), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.658</twSlack><twSrc BELType="FF">myRAM/top0/controller0/DQS_enable2</twSrc><twDest BELType="FF">myRAM/top0/iobs0/datapath_iobs0/s3_dqs_iob0/U1/N</twDest><twTotPathDel>0.722</twTotPathDel><twClkSkew dest = "0.316" src = "0.252">-0.064</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14"><twSrc BELType='FF'>myRAM/top0/controller0/DQS_enable2</twSrc><twDest BELType='FF'>myRAM/top0/iobs0/datapath_iobs0/s3_dqs_iob0/U1/N</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">myRAM/clk_0</twSrcClk><twPathDel><twSite>SLICE_X0Y56.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.505</twDelInfo><twComp>myRAM/top0/controller0/DQS_enable2</twComp><twBEL>myRAM/top0/controller0/DQS_enable2</twBEL></twPathDel><twPathDel><twSite>K2.T1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.382</twDelInfo><twComp>myRAM/top0/controller0/DQS_enable2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>K2.OTCLK1</twSite><twDelType>Tiockt</twDelType><twDelInfo twEdge="twFalling">-0.165</twDelInfo><twComp>SD_LDQS_N</twComp><twBEL>myRAM/top0/iobs0/datapath_iobs0/s3_dqs_iob0/U1/N</twBEL></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>0.382</twRouteDel><twTotDel>0.722</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">myRAM/clk_0</twDestClk><twPctLog>47.1</twPctLog><twPctRoute>52.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point myRAM/top0/iobs0/datapath_iobs0/s3_dqs_iob0/U2/ODDR2/N/FF0 (K2.O1), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.811</twSlack><twSrc BELType="FF">myRAM/top0/controller0/DQS_reset2_clk0</twSrc><twDest BELType="FF">myRAM/top0/iobs0/datapath_iobs0/s3_dqs_iob0/U2/ODDR2/N/FF0</twDest><twTotPathDel>0.875</twTotPathDel><twClkSkew dest = "0.316" src = "0.252">-0.064</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14"><twSrc BELType='FF'>myRAM/top0/controller0/DQS_reset2_clk0</twSrc><twDest BELType='FF'>myRAM/top0/iobs0/datapath_iobs0/s3_dqs_iob0/U2/ODDR2/N/FF0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">myRAM/clk_0</twSrcClk><twPathDel><twSite>SLICE_X0Y56.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.541</twDelInfo><twComp>myRAM/top0/controller0/DQS_enable2</twComp><twBEL>myRAM/top0/controller0/DQS_reset2_clk0</twBEL></twPathDel><twPathDel><twSite>K2.O1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.346</twDelInfo><twComp>myRAM/top0/controller0/DQS_reset2_clk0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>K2.OTCLK1</twSite><twDelType>Tiocko</twDelType><twDelInfo twEdge="twFalling">-0.012</twDelInfo><twComp>SD_LDQS_N</twComp><twBEL>myRAM/top0/iobs0/datapath_iobs0/s3_dqs_iob0/U2/ODDR2/N/FF0</twBEL></twPathDel><twLogDel>0.529</twLogDel><twRouteDel>0.346</twRouteDel><twTotDel>0.875</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">myRAM/clk_0</twDestClk><twPctLog>60.5</twPctLog><twPctRoute>39.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point myRAM/top0/iobs0/datapath_iobs0/s3_dqs_iob0/U1 (K3.T1), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.853</twSlack><twSrc BELType="FF">myRAM/top0/controller0/DQS_enable2</twSrc><twDest BELType="FF">myRAM/top0/iobs0/datapath_iobs0/s3_dqs_iob0/U1</twDest><twTotPathDel>0.917</twTotPathDel><twClkSkew dest = "0.316" src = "0.252">-0.064</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14"><twSrc BELType='FF'>myRAM/top0/controller0/DQS_enable2</twSrc><twDest BELType='FF'>myRAM/top0/iobs0/datapath_iobs0/s3_dqs_iob0/U1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">myRAM/clk_0</twSrcClk><twPathDel><twSite>SLICE_X0Y56.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.505</twDelInfo><twComp>myRAM/top0/controller0/DQS_enable2</twComp><twBEL>myRAM/top0/controller0/DQS_enable2</twBEL></twPathDel><twPathDel><twSite>K3.T1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.577</twDelInfo><twComp>myRAM/top0/controller0/DQS_enable2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>K3.OTCLK1</twSite><twDelType>Tiockt</twDelType><twDelInfo twEdge="twFalling">-0.165</twDelInfo><twComp>SD_LDQS_P</twComp><twBEL>myRAM/top0/iobs0/datapath_iobs0/s3_dqs_iob0/U1</twBEL></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>0.577</twRouteDel><twTotDel>0.917</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">myRAM/clk_0</twDestClk><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="64"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;myRAM/infrastructure_top0/clk_dcm0/clk0dcm&quot; derived from
 PERIOD analysis for net &quot;mydcm/CLKFX_BUF&quot; derived from NET &quot;mydcm/CLKIN_IBUFG&quot; PERIOD = 20 ns HIGH 40%; divided by 1.25 to 16 nS and duty cycle corrected to HIGH 8 nS 
 duty cycle corrected to 16 nS  HIGH 8 nS 
</twPinLimitBanner><twPinLimit anchorID="65" type="MINPERIOD" name="Tdcmpco" slack="12.001" period="16.000" constraintValue="16.000" deviceLimit="3.999" freqLimit="250.063" physResource="myRAM/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLK0" logResource="myRAM/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLK0" locationPin="DCM_X1Y0.CLK0" clockNet="myRAM/infrastructure_top0/clk_dcm0/clk0dcm"/><twPinLimit anchorID="66" type="MINLOWPULSE" name="Tcl" slack="14.398" period="16.000" constraintValue="8.000" deviceLimit="0.801" physResource="myRAM/top0/iobs0/controller_iobs0/ddr_cke_int/CLK" logResource="myRAM/top0/iobs0/controller_iobs0/iob_cke1/CK" locationPin="SLICE_X0Y44.CLK" clockNet="myRAM/clk_0"/><twPinLimit anchorID="67" type="MINHIGHPULSE" name="Tch" slack="14.398" period="16.000" constraintValue="8.000" deviceLimit="0.801" physResource="myRAM/top0/iobs0/controller_iobs0/ddr_cke_int/CLK" logResource="myRAM/top0/iobs0/controller_iobs0/iob_cke1/CK" locationPin="SLICE_X0Y44.CLK" clockNet="myRAM/clk_0"/></twPinLimitRpt></twConst><twConst anchorID="68" twConstType="PERIOD" ><twConstHead uID="45"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;myRAM/infrastructure_top0/clk_dcm0/clk90dcm&quot; derived from  PERIOD analysis for net &quot;mydcm/CLKFX_BUF&quot; derived from NET &quot;mydcm/CLKIN_IBUFG&quot; PERIOD = 20 ns HIGH 40%; divided by 1.25 to 16 nS and duty cycle corrected to HIGH 8 nS   duty cycle corrected to 16 nS  HIGH 8 nS  </twConstName><twItemCnt>679</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>404</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>12.736</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point user_data_mask_3 (SLICE_X4Y93.F3), 1 path
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.816</twSlack><twSrc BELType="FF">mymask_3</twSrc><twDest BELType="FF">user_data_mask_3</twDest><twTotPathDel>2.919</twTotPathDel><twClkSkew dest = "0.822" src = "1.087">0.265</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mymask_3</twSrc><twDest BELType='FF'>user_data_mask_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X1Y79.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>mymask&lt;3&gt;</twComp><twBEL>mymask_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y93.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.526</twDelInfo><twComp>mymask&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y93.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>user_data_mask&lt;3&gt;</twComp><twBEL>user_data_mask_mux0001&lt;3&gt;1</twBEL><twBEL>user_data_mask_3</twBEL></twPathDel><twLogDel>1.393</twLogDel><twRouteDel>1.526</twRouteDel><twTotDel>2.919</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">Clock90</twDestClk><twPctLog>47.7</twPctLog><twPctRoute>52.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point myRAM/top0/data_path0/data_write0/Mshreg_write_data4_16/SRL16E (SLICE_X12Y66.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.083</twSlack><twSrc BELType="FF">user_input_data_16</twSrc><twDest BELType="FF">myRAM/top0/data_path0/data_write0/Mshreg_write_data4_16/SRL16E</twDest><twTotPathDel>2.592</twTotPathDel><twClkSkew dest = "0.807" src = "1.132">0.325</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>user_input_data_16</twSrc><twDest BELType='FF'>myRAM/top0/data_path0/data_write0/Mshreg_write_data4_16/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X20Y73.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>user_input_data&lt;22&gt;</twComp><twBEL>user_input_data_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y66.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.741</twDelInfo><twComp>user_input_data&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y66.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.175</twDelInfo><twComp>myRAM/top0/data_path0/data_write0/write_data4&lt;23&gt;</twComp><twBEL>myRAM/top0/data_path0/data_write0/Mshreg_write_data4_16/SRL16E</twBEL></twPathDel><twLogDel>0.851</twLogDel><twRouteDel>1.741</twRouteDel><twTotDel>2.592</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">Clock90</twDestClk><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point user_data_mask_0 (SLICE_X1Y44.G3), 1 path
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.135</twSlack><twSrc BELType="FF">mymask_0</twSrc><twDest BELType="FF">user_data_mask_0</twDest><twTotPathDel>2.700</twTotPathDel><twClkSkew dest = "0.870" src = "1.035">0.165</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mymask_0</twSrc><twDest BELType='FF'>user_data_mask_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock</twSrcClk><twPathDel><twSite>SLICE_X0Y64.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>mymask&lt;0&gt;</twComp><twBEL>mymask_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y44.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.342</twDelInfo><twComp>mymask&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y44.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>user_data_mask&lt;0&gt;</twComp><twBEL>user_data_mask_mux0001&lt;0&gt;1</twBEL><twBEL>user_data_mask_0</twBEL></twPathDel><twLogDel>1.358</twLogDel><twRouteDel>1.342</twRouteDel><twTotDel>2.700</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">Clock90</twDestClk><twPctLog>50.3</twPctLog><twPctRoute>49.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;myRAM/infrastructure_top0/clk_dcm0/clk90dcm&quot; derived from
 PERIOD analysis for net &quot;mydcm/CLKFX_BUF&quot; derived from NET &quot;mydcm/CLKIN_IBUFG&quot; PERIOD = 20 ns HIGH 40%; divided by 1.25 to 16 nS and duty cycle corrected to HIGH 8 nS 
 duty cycle corrected to 16 nS  HIGH 8 nS 

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point myRAM/top0/data_path0/data_write0/Mshreg_write_data_mask_1/SRL16E (SLICE_X0Y93.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.875</twSlack><twSrc BELType="FF">user_data_mask_1</twSrc><twDest BELType="FF">myRAM/top0/data_path0/data_write0/Mshreg_write_data_mask_1/SRL16E</twDest><twTotPathDel>0.882</twTotPathDel><twClkSkew dest = "0.041" src = "0.034">-0.007</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>user_data_mask_1</twSrc><twDest BELType='FF'>myRAM/top0/data_path0/data_write0/Mshreg_write_data_mask_1/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">Clock90</twSrcClk><twPathDel><twSite>SLICE_X1Y93.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.464</twDelInfo><twComp>user_data_mask&lt;1&gt;</twComp><twBEL>user_data_mask_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y93.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.564</twDelInfo><twComp>user_data_mask&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y93.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.146</twDelInfo><twComp>myRAM/top0/data_mask_f&lt;1&gt;</twComp><twBEL>myRAM/top0/data_path0/data_write0/Mshreg_write_data_mask_1/SRL16E</twBEL></twPathDel><twLogDel>0.318</twLogDel><twRouteDel>0.564</twRouteDel><twTotDel>0.882</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Clock90</twDestClk><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point myRAM/top0/data_path0/data_read0/first_sdr_data_23 (SLICE_X11Y76.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.889</twSlack><twSrc BELType="FF">myRAM/top0/data_path0/data_read0/fifo_00_data_out_r_7</twSrc><twDest BELType="FF">myRAM/top0/data_path0/data_read0/first_sdr_data_23</twDest><twTotPathDel>0.894</twTotPathDel><twClkSkew dest = "0.085" src = "0.080">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>myRAM/top0/data_path0/data_read0/fifo_00_data_out_r_7</twSrc><twDest BELType='FF'>myRAM/top0/data_path0/data_read0/first_sdr_data_23</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X11Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">Clock90</twSrcClk><twPathDel><twSite>SLICE_X11Y75.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.464</twDelInfo><twComp>myRAM/top0/data_path0/data_read0/fifo_00_data_out_r&lt;7&gt;</twComp><twBEL>myRAM/top0/data_path0/data_read0/fifo_00_data_out_r_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y76.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.341</twDelInfo><twComp>myRAM/top0/data_path0/data_read0/fifo_00_data_out_r&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y76.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.089</twDelInfo><twComp>user_output_data&lt;23&gt;</twComp><twBEL>myRAM/top0/data_path0/data_read0/first_sdr_data_23</twBEL></twPathDel><twLogDel>0.553</twLogDel><twRouteDel>0.341</twRouteDel><twTotDel>0.894</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Clock90</twDestClk><twPctLog>61.9</twPctLog><twPctRoute>38.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point myRAM/top0/data_path0/data_read0/first_sdr_data_20 (SLICE_X7Y74.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.900</twSlack><twSrc BELType="FF">myRAM/top0/data_path0/data_read0/fifo_00_data_out_r_4</twSrc><twDest BELType="FF">myRAM/top0/data_path0/data_read0/first_sdr_data_20</twDest><twTotPathDel>0.903</twTotPathDel><twClkSkew dest = "0.065" src = "0.062">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>myRAM/top0/data_path0/data_read0/fifo_00_data_out_r_4</twSrc><twDest BELType='FF'>myRAM/top0/data_path0/data_read0/first_sdr_data_20</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">Clock90</twSrcClk><twPathDel><twSite>SLICE_X7Y72.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>myRAM/top0/data_path0/data_read0/fifo_00_data_out_r&lt;4&gt;</twComp><twBEL>myRAM/top0/data_path0/data_read0/fifo_00_data_out_r_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y74.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.341</twDelInfo><twComp>myRAM/top0/data_path0/data_read0/fifo_00_data_out_r&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y74.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.089</twDelInfo><twComp>user_output_data&lt;20&gt;</twComp><twBEL>myRAM/top0/data_path0/data_read0/first_sdr_data_20</twBEL></twPathDel><twLogDel>0.562</twLogDel><twRouteDel>0.341</twRouteDel><twTotDel>0.903</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Clock90</twDestClk><twPctLog>62.2</twPctLog><twPctRoute>37.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="81"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;myRAM/infrastructure_top0/clk_dcm0/clk90dcm&quot; derived from
 PERIOD analysis for net &quot;mydcm/CLKFX_BUF&quot; derived from NET &quot;mydcm/CLKIN_IBUFG&quot; PERIOD = 20 ns HIGH 40%; divided by 1.25 to 16 nS and duty cycle corrected to HIGH 8 nS 
 duty cycle corrected to 16 nS  HIGH 8 nS 
</twPinLimitBanner><twPinLimit anchorID="82" type="MINPERIOD" name="Tdcmpco" slack="12.001" period="16.000" constraintValue="16.000" deviceLimit="3.999" freqLimit="250.063" physResource="myRAM/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLK90" logResource="myRAM/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLK90" locationPin="DCM_X1Y0.CLK90" clockNet="myRAM/infrastructure_top0/clk_dcm0/clk90dcm"/><twPinLimit anchorID="83" type="MINLOWPULSE" name="Tcl" slack="14.398" period="16.000" constraintValue="8.000" deviceLimit="0.801" physResource="myRAM/top0/data_path0/fifo1_rd_addr&lt;0&gt;/CLK" logResource="myRAM/top0/data_path0/data_read0/fifo0_rd_addr_inst/bit0/CK" locationPin="SLICE_X2Y94.CLK" clockNet="Clock90"/><twPinLimit anchorID="84" type="MINHIGHPULSE" name="Tch" slack="14.398" period="16.000" constraintValue="8.000" deviceLimit="0.801" physResource="myRAM/top0/data_path0/fifo1_rd_addr&lt;0&gt;/CLK" logResource="myRAM/top0/data_path0/data_read0/fifo0_rd_addr_inst/bit0/CK" locationPin="SLICE_X2Y94.CLK" clockNet="Clock90"/></twPinLimitRpt></twConst><twConst anchorID="85" twConstType="NETDELAY" ><twConstHead uID="2"><twConstName UCFConstName="NET  &quot;myRAM/top0/data_path0/data_read_controller0/rst_dqs_div&quot;        MAXDELAY = 3000ps;" ScopeName="">NET &quot;myRAM/top0/rst_dqs_div_int&quot; MAXDELAY = 3 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.741</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>1.259</twSlack><twNet>myRAM/top0/rst_dqs_div_int</twNet><twDel>1.741</twDel><twTimeConst>3.000</twTimeConst><twAbsSlack>1.259</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y43.YQ</twSrc><twDest>H3.O1</twDest><twNetDelInfo twAcc="twRouted">1.741</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="86" twConstType="NETDELAY" ><twConstHead uID="3"><twConstName UCFConstName="NET  &quot;myRAM/top0/data_path0/data_read_controller0/rst_dqs_div&quot;        MAXDELAY = 3000ps;" ScopeName="">NET &quot;SD_LOOP_IN&quot; MAXDELAY = 3 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="87" twConstType="NETDELAY" ><twConstHead uID="4"><twConstName UCFConstName="NET  &quot;myRAM/top0/data_path0/data_read_controller0/rst_dqs_div&quot;        MAXDELAY = 3000ps;" ScopeName="">NET &quot;myRAM/top0/dqs_div_rst&quot; MAXDELAY = 3 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.142</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>1.858</twSlack><twNet>myRAM/top0/dqs_div_rst</twNet><twDel>1.142</twDel><twTimeConst>3.000</twTimeConst><twAbsSlack>1.858</twAbsSlack><twDetNet><twNetDel><twSrc>H4.I</twSrc><twDest>SLICE_X1Y67.G4</twDest><twNetDelInfo twAcc="twRouted">1.023</twNetDelInfo></twNetDel><twNetDel><twSrc>H4.I</twSrc><twDest>SLICE_X0Y67.F3</twDest><twNetDelInfo twAcc="twRouted">0.537</twNetDelInfo></twNetDel><twNetDel><twSrc>H4.I</twSrc><twDest>SLICE_X0Y67.G1</twDest><twNetDelInfo twAcc="twRouted">1.142</twNetDelInfo></twNetDel><twNetDel><twSrc>H4.I</twSrc><twDest>SLICE_X1Y66.F2</twDest><twNetDelInfo twAcc="twRouted">0.617</twNetDelInfo></twNetDel><twNetDel><twSrc>H4.I</twSrc><twDest>SLICE_X1Y66.G2</twDest><twNetDelInfo twAcc="twRouted">0.599</twNetDelInfo></twNetDel><twNetDel><twSrc>H4.I</twSrc><twDest>SLICE_X0Y66.F3</twDest><twNetDelInfo twAcc="twRouted">0.537</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="88" twConstType="NETDELAY" ><twConstHead uID="5"><twConstName UCFConstName="NET  &quot;myRAM/top0/data_path0/data_read_controller0/rst_dqs_div&quot;        MAXDELAY = 3000ps;" ScopeName="">NET &quot;SD_LOOP_OUT&quot; MAXDELAY = 3 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="89" twConstType="NETDELAY" ><twConstHead uID="6"><twConstName UCFConstName="NET &quot;myRAM/infrastructure_top0/cal_top0/tap_dly0/tap[7]&quot;  MAXDELAY = 700ps;" ScopeName="">NET &quot;myRAM/infrastructure_top0/cal_top0/tap_dly0/tap&lt;7&gt;&quot; MAXDELAY = 0.7 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.398</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.302</twSlack><twNet>tap&lt;7&gt;</twNet><twDel>0.398</twDel><twTimeConst>0.700</twTimeConst><twAbsSlack>0.302</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X9Y47.X</twSrc><twDest>SLICE_X8Y44.G2</twDest><twNetDelInfo twAcc="twRouted">0.398</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="90" twConstType="NETDELAY" ><twConstHead uID="7"><twConstName UCFConstName="NET &quot;myRAM/infrastructure_top0/cal_top0/tap_dly0/tap[7]&quot;  MAXDELAY = 700ps;" ScopeName="">NET &quot;myRAM/infrastructure_top0/cal_top0/tap_dly0/tap&lt;15&gt;&quot; MAXDELAY = 0.7 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.398</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.302</twSlack><twNet>tap&lt;15&gt;</twNet><twDel>0.398</twDel><twTimeConst>0.700</twTimeConst><twAbsSlack>0.302</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X9Y45.X</twSrc><twDest>SLICE_X8Y42.G2</twDest><twNetDelInfo twAcc="twRouted">0.398</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="91" twConstType="NETDELAY" ><twConstHead uID="8"><twConstName UCFConstName="NET &quot;myRAM/infrastructure_top0/cal_top0/tap_dly0/tap[7]&quot;  MAXDELAY = 700ps;" ScopeName="">NET &quot;myRAM/infrastructure_top0/cal_top0/tap_dly0/tap&lt;23&gt;&quot; MAXDELAY = 0.7 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.398</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.302</twSlack><twNet>tap&lt;23&gt;</twNet><twDel>0.398</twDel><twTimeConst>0.700</twTimeConst><twAbsSlack>0.302</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X9Y43.X</twSrc><twDest>SLICE_X8Y40.G2</twDest><twNetDelInfo twAcc="twRouted">0.398</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="92" twConstType="NETDELAY" ><twConstHead uID="9"><twConstName UCFConstName="NET  &quot;myRAM/top0/data_path0/data_read0/fifo*_wr_en&quot;              MAXDELAY = 2000ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/fifo_01_wr_en&quot; MAXDELAY = 2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.746</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.254</twSlack><twNet>fifo_01_wr_en</twNet><twDel>1.746</twDel><twTimeConst>2.000</twTimeConst><twAbsSlack>0.254</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X3Y53.Y</twSrc><twDest>SLICE_X2Y63.SR</twDest><twNetDelInfo twAcc="twRouted">1.381</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y53.Y</twSrc><twDest>SLICE_X2Y59.SR</twDest><twNetDelInfo twAcc="twRouted">1.392</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y53.Y</twSrc><twDest>SLICE_X2Y51.SR</twDest><twNetDelInfo twAcc="twRouted">1.475</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y53.Y</twSrc><twDest>SLICE_X0Y53.SR</twDest><twNetDelInfo twAcc="twRouted">1.746</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y53.Y</twSrc><twDest>SLICE_X2Y53.SR</twDest><twNetDelInfo twAcc="twRouted">1.400</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y53.Y</twSrc><twDest>SLICE_X0Y51.SR</twDest><twNetDelInfo twAcc="twRouted">0.786</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y53.Y</twSrc><twDest>SLICE_X0Y59.SR</twDest><twNetDelInfo twAcc="twRouted">1.654</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y53.Y</twSrc><twDest>SLICE_X0Y63.SR</twDest><twNetDelInfo twAcc="twRouted">1.713</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y53.Y</twSrc><twDest>SLICE_X3Y50.CE</twDest><twNetDelInfo twAcc="twRouted">0.846</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y53.Y</twSrc><twDest>SLICE_X3Y49.CE</twDest><twNetDelInfo twAcc="twRouted">0.810</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="93" twConstType="NETDELAY" ><twConstHead uID="10"><twConstName UCFConstName="NET  &quot;myRAM/top0/data_path0/data_read0/fifo*_wr_en&quot;              MAXDELAY = 2000ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/fifo_00_wr_en&quot; MAXDELAY = 2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.223</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.777</twSlack><twNet>fifo_00_wr_en</twNet><twDel>1.223</twDel><twTimeConst>2.000</twTimeConst><twAbsSlack>0.777</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y53.Y</twSrc><twDest>SLICE_X2Y62.SR</twDest><twNetDelInfo twAcc="twRouted">0.914</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y53.Y</twSrc><twDest>SLICE_X2Y58.SR</twDest><twNetDelInfo twAcc="twRouted">0.904</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y53.Y</twSrc><twDest>SLICE_X2Y50.SR</twDest><twNetDelInfo twAcc="twRouted">1.223</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y53.Y</twSrc><twDest>SLICE_X0Y52.SR</twDest><twNetDelInfo twAcc="twRouted">1.062</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y53.Y</twSrc><twDest>SLICE_X2Y52.SR</twDest><twNetDelInfo twAcc="twRouted">0.919</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y53.Y</twSrc><twDest>SLICE_X0Y50.SR</twDest><twNetDelInfo twAcc="twRouted">1.198</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y53.Y</twSrc><twDest>SLICE_X0Y58.SR</twDest><twNetDelInfo twAcc="twRouted">0.855</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y53.Y</twSrc><twDest>SLICE_X0Y62.SR</twDest><twNetDelInfo twAcc="twRouted">0.865</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y53.Y</twSrc><twDest>SLICE_X1Y50.CE</twDest><twNetDelInfo twAcc="twRouted">0.925</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y53.Y</twSrc><twDest>SLICE_X1Y49.CE</twDest><twNetDelInfo twAcc="twRouted">1.061</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="94" twConstType="NETDELAY" ><twConstHead uID="11"><twConstName UCFConstName="NET  &quot;myRAM/top0/data_path0/data_read0/fifo*_wr_en&quot;              MAXDELAY = 2000ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/fifo_11_wr_en&quot; MAXDELAY = 2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.300</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.700</twSlack><twNet>fifo_11_wr_en</twNet><twDel>1.300</twDel><twTimeConst>2.000</twTimeConst><twAbsSlack>0.700</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X3Y72.Y</twSrc><twDest>SLICE_X2Y71.SR</twDest><twNetDelInfo twAcc="twRouted">1.297</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y72.Y</twSrc><twDest>SLICE_X0Y79.SR</twDest><twNetDelInfo twAcc="twRouted">1.084</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y72.Y</twSrc><twDest>SLICE_X2Y69.SR</twDest><twNetDelInfo twAcc="twRouted">0.741</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y72.Y</twSrc><twDest>SLICE_X0Y77.SR</twDest><twNetDelInfo twAcc="twRouted">1.254</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y72.Y</twSrc><twDest>SLICE_X2Y77.SR</twDest><twNetDelInfo twAcc="twRouted">0.817</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y72.Y</twSrc><twDest>SLICE_X0Y71.SR</twDest><twNetDelInfo twAcc="twRouted">1.300</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y72.Y</twSrc><twDest>SLICE_X0Y69.SR</twDest><twNetDelInfo twAcc="twRouted">0.686</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y72.Y</twSrc><twDest>SLICE_X2Y79.SR</twDest><twNetDelInfo twAcc="twRouted">0.822</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y72.Y</twSrc><twDest>SLICE_X3Y70.CE</twDest><twNetDelInfo twAcc="twRouted">0.752</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y72.Y</twSrc><twDest>SLICE_X3Y69.CE</twDest><twNetDelInfo twAcc="twRouted">0.774</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="95" twConstType="NETDELAY" ><twConstHead uID="12"><twConstName UCFConstName="NET  &quot;myRAM/top0/data_path0/data_read0/fifo*_wr_en&quot;              MAXDELAY = 2000ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/fifo_10_wr_en&quot; MAXDELAY = 2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.232</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.768</twSlack><twNet>fifo_10_wr_en</twNet><twDel>1.232</twDel><twTimeConst>2.000</twTimeConst><twAbsSlack>0.768</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y72.Y</twSrc><twDest>SLICE_X2Y70.SR</twDest><twNetDelInfo twAcc="twRouted">1.008</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y72.Y</twSrc><twDest>SLICE_X0Y78.SR</twDest><twNetDelInfo twAcc="twRouted">0.817</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y72.Y</twSrc><twDest>SLICE_X2Y68.SR</twDest><twNetDelInfo twAcc="twRouted">0.673</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y72.Y</twSrc><twDest>SLICE_X0Y76.SR</twDest><twNetDelInfo twAcc="twRouted">0.812</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y72.Y</twSrc><twDest>SLICE_X2Y76.SR</twDest><twNetDelInfo twAcc="twRouted">0.922</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y72.Y</twSrc><twDest>SLICE_X0Y70.SR</twDest><twNetDelInfo twAcc="twRouted">1.004</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y72.Y</twSrc><twDest>SLICE_X0Y68.SR</twDest><twNetDelInfo twAcc="twRouted">0.669</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y72.Y</twSrc><twDest>SLICE_X2Y78.SR</twDest><twNetDelInfo twAcc="twRouted">1.079</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y72.Y</twSrc><twDest>SLICE_X1Y70.CE</twDest><twNetDelInfo twAcc="twRouted">0.744</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y72.Y</twSrc><twDest>SLICE_X1Y69.CE</twDest><twNetDelInfo twAcc="twRouted">1.232</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="96" twConstType="NETDELAY" ><twConstHead uID="13"><twConstName UCFConstName="NET  &quot;myRAM/top0/data_path0/data_read_controller0/rst_dqs_div&quot;        MAXDELAY = 3000ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/data_read_controller0/rst_dqs_div&quot; MAXDELAY = 3 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.942</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>1.058</twSlack><twNet>data_read_controller0/rst_dqs_div</twNet><twDel>1.942</twDel><twTimeConst>3.000</twTimeConst><twAbsSlack>1.058</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y67.X</twSrc><twDest>SLICE_X3Y53.F4</twDest><twNetDelInfo twAcc="twRouted">1.016</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X0Y67.X</twSrc><twDest>SLICE_X3Y72.F1</twDest><twNetDelInfo twAcc="twRouted">0.793</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X0Y67.X</twSrc><twDest>SLICE_X1Y53.BY</twDest><twNetDelInfo twAcc="twRouted">1.942</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X0Y67.X</twSrc><twDest>SLICE_X1Y53.G3</twDest><twNetDelInfo twAcc="twRouted">1.344</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X0Y67.X</twSrc><twDest>SLICE_X1Y72.BY</twDest><twNetDelInfo twAcc="twRouted">0.948</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X0Y67.X</twSrc><twDest>SLICE_X1Y72.G4</twDest><twNetDelInfo twAcc="twRouted">0.600</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="97" twConstType="NETDELAY" ><twConstHead uID="14"><twConstName UCFConstName="NET  &quot;myRAM/top0/data_path0/data_read_controller0/rst_dqs_div&quot;        MAXDELAY = 3000ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/data_read_controller0/rst_dqs_div_delayed1/delay5&quot;         MAXDELAY = 3 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.074</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>2.926</twSlack><twNet>data_read_controller0/rst_dqs_div_delayed1/delay5</twNet><twDel>0.074</twDel><twTimeConst>3.000</twTimeConst><twAbsSlack>2.926</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y66.Y</twSrc><twDest>SLICE_X0Y67.F2</twDest><twNetDelInfo twAcc="twRouted">0.074</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="98" twConstType="NETDELAY" ><twConstHead uID="15"><twConstName UCFConstName="NET  &quot;myRAM/top0/data_path0/data_read_controller0/rst_dqs_div&quot;        MAXDELAY = 3000ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/data_read_controller0/rst_dqs_div_delayed1/delay3&quot;         MAXDELAY = 3 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="99" twConstType="NETDELAY" ><twConstHead uID="16"><twConstName UCFConstName="NET  &quot;myRAM/top0/data_path0/data_read_controller0/rst_dqs_div&quot;        MAXDELAY = 3000ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/data_read_controller0/rst_dqs_div_delayed1/delay4&quot;         MAXDELAY = 3 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.046</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>2.954</twSlack><twNet>data_read_controller0/rst_dqs_div_delayed1/delay4</twNet><twDel>0.046</twDel><twTimeConst>3.000</twTimeConst><twAbsSlack>2.954</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y66.X</twSrc><twDest>SLICE_X1Y66.G4</twDest><twNetDelInfo twAcc="twRouted">0.046</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="100" twConstType="NETDELAY" ><twConstHead uID="17"><twConstName UCFConstName="NET  &quot;myRAM/top0/data_path0/data_read_controller0/rst_dqs_div&quot;        MAXDELAY = 3000ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/data_read_controller0/rst_dqs_div_delayed1/delay1&quot;         MAXDELAY = 3 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.044</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>2.956</twSlack><twNet>data_read_controller0/rst_dqs_div_delayed1/delay1</twNet><twDel>0.044</twDel><twTimeConst>3.000</twTimeConst><twAbsSlack>2.956</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y66.X</twSrc><twDest>SLICE_X0Y67.G3</twDest><twNetDelInfo twAcc="twRouted">0.044</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="101" twConstType="NETDELAY" ><twConstHead uID="18"><twConstName UCFConstName="NET  &quot;myRAM/top0/data_path0/data_read_controller0/rst_dqs_div&quot;        MAXDELAY = 3000ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/data_read_controller0/rst_dqs_div_delayed1/delay2&quot;         MAXDELAY = 3 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.105</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>2.895</twSlack><twNet>data_read_controller0/rst_dqs_div_delayed1/delay2</twNet><twDel>0.105</twDel><twTimeConst>3.000</twTimeConst><twAbsSlack>2.895</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y67.Y</twSrc><twDest>SLICE_X1Y67.G2</twDest><twNetDelInfo twAcc="twRouted">0.105</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="102" twConstType="NETDELAY" ><twConstHead uID="19"><twConstName UCFConstName="NET &quot;myRAM/infrastructure_top0/cal_top0/tap_dly0/tap[7]&quot;  MAXDELAY = 700ps;" ScopeName="">NET &quot;myRAM/top0/dqs_int_delay_in0&quot; MAXDELAY = 0.7 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.529</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.171</twSlack><twNet>myRAM/top0/dqs_int_delay_in0</twNet><twDel>0.529</twDel><twTimeConst>0.700</twTimeConst><twAbsSlack>0.171</twAbsSlack><twDetNet><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X0Y54.F3</twDest><twNetDelInfo twAcc="twRouted">0.435</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X0Y54.G3</twDest><twNetDelInfo twAcc="twRouted">0.436</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X0Y55.F3</twDest><twNetDelInfo twAcc="twRouted">0.435</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X0Y55.G3</twDest><twNetDelInfo twAcc="twRouted">0.436</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X2Y54.F3</twDest><twNetDelInfo twAcc="twRouted">0.447</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X2Y54.G3</twDest><twNetDelInfo twAcc="twRouted">0.448</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X2Y55.F4</twDest><twNetDelInfo twAcc="twRouted">0.403</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X2Y55.G4</twDest><twNetDelInfo twAcc="twRouted">0.449</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X3Y55.G1</twDest><twNetDelInfo twAcc="twRouted">0.529</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X1Y55.G3</twDest><twNetDelInfo twAcc="twRouted">0.424</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X3Y54.G2</twDest><twNetDelInfo twAcc="twRouted">0.509</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X1Y54.G2</twDest><twNetDelInfo twAcc="twRouted">0.497</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="103" twConstType="NETDELAY" ><twConstHead uID="20"><twConstName UCFConstName="NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay*_col*/delay*&quot; 	MAXDELAY = 360ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay0_col0/delay2&quot;         MAXDELAY = 0.36 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="104" twConstType="NETDELAY" ><twConstHead uID="21"><twConstName UCFConstName="NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay*_col*/delay*&quot; 	MAXDELAY = 360ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay0_col0/delay3&quot;         MAXDELAY = 0.36 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.121</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.239</twSlack><twNet>data_read_controller0/dqs_delay0_col0/delay3</twNet><twDel>0.121</twDel><twTimeConst>0.360</twTimeConst><twAbsSlack>0.239</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X3Y54.Y</twSrc><twDest>SLICE_X2Y55.G2</twDest><twNetDelInfo twAcc="twRouted">0.121</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="105" twConstType="NETDELAY" ><twConstHead uID="22"><twConstName UCFConstName="NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay*_col*/delay*&quot; 	MAXDELAY = 360ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay0_col0/delay4&quot;         MAXDELAY = 0.36 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="106" twConstType="NETDELAY" ><twConstHead uID="23"><twConstName UCFConstName="NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay*_col*/delay*&quot; 	MAXDELAY = 360ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay0_col0/delay5&quot;         MAXDELAY = 0.36 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.155</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.205</twSlack><twNet>data_read_controller0/dqs_delay0_col0/delay5</twNet><twDel>0.155</twDel><twTimeConst>0.360</twTimeConst><twAbsSlack>0.205</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X3Y55.Y</twSrc><twDest>SLICE_X2Y55.F1</twDest><twNetDelInfo twAcc="twRouted">0.155</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="107" twConstType="NETDELAY" ><twConstHead uID="24"><twConstName UCFConstName="NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay*_col*/delay*&quot; 	MAXDELAY = 360ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay0_col0/delay1&quot;         MAXDELAY = 0.36 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.165</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.195</twSlack><twNet>data_read_controller0/dqs_delay0_col0/delay1</twNet><twDel>0.165</twDel><twTimeConst>0.360</twTimeConst><twAbsSlack>0.195</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X2Y54.X</twSrc><twDest>SLICE_X2Y54.G1</twDest><twNetDelInfo twAcc="twRouted">0.165</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="108" twConstType="NETDELAY" ><twConstHead uID="25"><twConstName UCFConstName="NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay*_col*/delay*&quot; 	MAXDELAY = 360ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay0_col1/delay2&quot;         MAXDELAY = 0.36 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="109" twConstType="NETDELAY" ><twConstHead uID="26"><twConstName UCFConstName="NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay*_col*/delay*&quot; 	MAXDELAY = 360ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay0_col1/delay3&quot;         MAXDELAY = 0.36 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.121</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.239</twSlack><twNet>data_read_controller0/dqs_delay0_col1/delay3</twNet><twDel>0.121</twDel><twTimeConst>0.360</twTimeConst><twAbsSlack>0.239</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y54.Y</twSrc><twDest>SLICE_X0Y55.G2</twDest><twNetDelInfo twAcc="twRouted">0.121</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="110" twConstType="NETDELAY" ><twConstHead uID="27"><twConstName UCFConstName="NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay*_col*/delay*&quot; 	MAXDELAY = 360ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay0_col1/delay4&quot;         MAXDELAY = 0.36 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="111" twConstType="NETDELAY" ><twConstHead uID="28"><twConstName UCFConstName="NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay*_col*/delay*&quot; 	MAXDELAY = 360ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay0_col1/delay5&quot;         MAXDELAY = 0.36 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.155</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.205</twSlack><twNet>data_read_controller0/dqs_delay0_col1/delay5</twNet><twDel>0.155</twDel><twTimeConst>0.360</twTimeConst><twAbsSlack>0.205</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y55.Y</twSrc><twDest>SLICE_X0Y55.F1</twDest><twNetDelInfo twAcc="twRouted">0.155</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="112" twConstType="NETDELAY" ><twConstHead uID="29"><twConstName UCFConstName="NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay*_col*/delay*&quot; 	MAXDELAY = 360ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay0_col1/delay1&quot;         MAXDELAY = 0.36 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.165</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.195</twSlack><twNet>data_read_controller0/dqs_delay0_col1/delay1</twNet><twDel>0.165</twDel><twTimeConst>0.360</twTimeConst><twAbsSlack>0.195</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y54.X</twSrc><twDest>SLICE_X0Y54.G1</twDest><twNetDelInfo twAcc="twRouted">0.165</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="113" twConstType="NETDELAY" ><twConstHead uID="30"><twConstName UCFConstName="NET &quot;myRAM/infrastructure_top0/cal_top0/tap_dly0/tap[7]&quot;  MAXDELAY = 700ps;" ScopeName="">NET &quot;myRAM/top0/dqs_int_delay_in1&quot; MAXDELAY = 0.7 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.486</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.214</twSlack><twNet>myRAM/top0/dqs_int_delay_in1</twNet><twDel>0.486</twDel><twTimeConst>0.700</twTimeConst><twAbsSlack>0.214</twAbsSlack><twDetNet><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X0Y74.F3</twDest><twNetDelInfo twAcc="twRouted">0.411</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X0Y74.G4</twDest><twNetDelInfo twAcc="twRouted">0.452</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X0Y75.F4</twDest><twNetDelInfo twAcc="twRouted">0.406</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X0Y75.G3</twDest><twNetDelInfo twAcc="twRouted">0.412</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X2Y74.F4</twDest><twNetDelInfo twAcc="twRouted">0.414</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X2Y74.G3</twDest><twNetDelInfo twAcc="twRouted">0.425</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X2Y75.F4</twDest><twNetDelInfo twAcc="twRouted">0.414</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X2Y75.G3</twDest><twNetDelInfo twAcc="twRouted">0.425</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X3Y75.G2</twDest><twNetDelInfo twAcc="twRouted">0.486</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X1Y75.G3</twDest><twNetDelInfo twAcc="twRouted">0.472</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X3Y74.G2</twDest><twNetDelInfo twAcc="twRouted">0.486</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X1Y74.G3</twDest><twNetDelInfo twAcc="twRouted">0.472</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="114" twConstType="NETDELAY" ><twConstHead uID="31"><twConstName UCFConstName="NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay*_col*/delay*&quot; 	MAXDELAY = 360ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay1_col0/delay2&quot;         MAXDELAY = 0.36 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="115" twConstType="NETDELAY" ><twConstHead uID="32"><twConstName UCFConstName="NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay*_col*/delay*&quot; 	MAXDELAY = 360ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay1_col0/delay3&quot;         MAXDELAY = 0.36 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.121</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.239</twSlack><twNet>data_read_controller0/dqs_delay1_col0/delay3</twNet><twDel>0.121</twDel><twTimeConst>0.360</twTimeConst><twAbsSlack>0.239</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X3Y74.Y</twSrc><twDest>SLICE_X2Y75.G2</twDest><twNetDelInfo twAcc="twRouted">0.121</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="116" twConstType="NETDELAY" ><twConstHead uID="33"><twConstName UCFConstName="NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay*_col*/delay*&quot; 	MAXDELAY = 360ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay1_col0/delay4&quot;         MAXDELAY = 0.36 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="117" twConstType="NETDELAY" ><twConstHead uID="34"><twConstName UCFConstName="NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay*_col*/delay*&quot; 	MAXDELAY = 360ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay1_col0/delay5&quot;         MAXDELAY = 0.36 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.155</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.205</twSlack><twNet>data_read_controller0/dqs_delay1_col0/delay5</twNet><twDel>0.155</twDel><twTimeConst>0.360</twTimeConst><twAbsSlack>0.205</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X3Y75.Y</twSrc><twDest>SLICE_X2Y75.F1</twDest><twNetDelInfo twAcc="twRouted">0.155</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="118" twConstType="NETDELAY" ><twConstHead uID="35"><twConstName UCFConstName="NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay*_col*/delay*&quot; 	MAXDELAY = 360ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay1_col0/delay1&quot;         MAXDELAY = 0.36 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.165</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.195</twSlack><twNet>data_read_controller0/dqs_delay1_col0/delay1</twNet><twDel>0.165</twDel><twTimeConst>0.360</twTimeConst><twAbsSlack>0.195</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X2Y74.X</twSrc><twDest>SLICE_X2Y74.G1</twDest><twNetDelInfo twAcc="twRouted">0.165</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="119" twConstType="NETDELAY" ><twConstHead uID="36"><twConstName UCFConstName="NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay*_col*/delay*&quot; 	MAXDELAY = 360ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay1_col1/delay2&quot;         MAXDELAY = 0.36 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="120" twConstType="NETDELAY" ><twConstHead uID="37"><twConstName UCFConstName="NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay*_col*/delay*&quot; 	MAXDELAY = 360ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay1_col1/delay3&quot;         MAXDELAY = 0.36 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.121</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.239</twSlack><twNet>data_read_controller0/dqs_delay1_col1/delay3</twNet><twDel>0.121</twDel><twTimeConst>0.360</twTimeConst><twAbsSlack>0.239</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y74.Y</twSrc><twDest>SLICE_X0Y75.G2</twDest><twNetDelInfo twAcc="twRouted">0.121</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="121" twConstType="NETDELAY" ><twConstHead uID="38"><twConstName UCFConstName="NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay*_col*/delay*&quot; 	MAXDELAY = 360ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay1_col1/delay4&quot;         MAXDELAY = 0.36 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="122" twConstType="NETDELAY" ><twConstHead uID="39"><twConstName UCFConstName="NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay*_col*/delay*&quot; 	MAXDELAY = 360ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay1_col1/delay5&quot;         MAXDELAY = 0.36 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.155</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.205</twSlack><twNet>data_read_controller0/dqs_delay1_col1/delay5</twNet><twDel>0.155</twDel><twTimeConst>0.360</twTimeConst><twAbsSlack>0.205</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y75.Y</twSrc><twDest>SLICE_X0Y75.F1</twDest><twNetDelInfo twAcc="twRouted">0.155</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="123" twConstType="NETDELAY" ><twConstHead uID="40"><twConstName UCFConstName="NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay*_col*/delay*&quot; 	MAXDELAY = 360ps;" ScopeName="">NET &quot;myRAM/top0/data_path0/data_read_controller0/dqs_delay1_col1/delay1&quot;         MAXDELAY = 0.36 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.165</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.195</twSlack><twNet>data_read_controller0/dqs_delay1_col1/delay1</twNet><twDel>0.165</twDel><twTimeConst>0.360</twTimeConst><twAbsSlack>0.195</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y74.X</twSrc><twDest>SLICE_X0Y74.G1</twDest><twNetDelInfo twAcc="twRouted">0.165</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="124" twConstType="PERIOD" ><twConstHead uID="41"><twConstName UCFConstName="TIMESPEC &quot;TS_Clock&quot; = PERIOD &quot;Clock&quot; 16.0 ns HIGH 50 %;" ScopeName="">TS_Clock = PERIOD TIMEGRP &quot;Clock&quot; 16 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.000</twMinPer></twConstHead><twPinLimitRpt anchorID="125"><twPinLimitBanner>Component Switching Limit Checks: TS_Clock = PERIOD TIMEGRP &quot;Clock&quot; 16 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="126" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="10.000" period="16.000" constraintValue="8.000" deviceLimit="3.000" physResource="myRAM/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" logResource="myRAM/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" locationPin="DCM_X1Y0.CLKIN" clockNet="Clock"/><twPinLimit anchorID="127" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="10.000" period="16.000" constraintValue="8.000" deviceLimit="3.000" physResource="myRAM/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" logResource="myRAM/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" locationPin="DCM_X1Y0.CLKIN" clockNet="Clock"/><twPinLimit anchorID="128" type="MINPERIOD" name="Tdcmpc" slack="12.001" period="16.000" constraintValue="16.000" deviceLimit="3.999" freqLimit="250.063" physResource="myRAM/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" logResource="myRAM/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" locationPin="DCM_X1Y0.CLKIN" clockNet="Clock"/></twPinLimitRpt></twConst><twConst anchorID="129" twConstType="PERIOD" ><twConstHead uID="42"><twConstName UCFConstName="TIMESPEC &quot;TS_Clock&quot; = PERIOD &quot;Clock&quot; 16.0 ns HIGH 50 %;" ScopeName="">TS_myRAM_infrastructure_top0_clk_dcm0_clk0dcm = PERIOD TIMEGRP         &quot;myRAM_infrastructure_top0_clk_dcm0_clk0dcm&quot; TS_Clock HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.014</twMinPer></twConstHead><twPinLimitRpt anchorID="130"><twPinLimitBanner>Component Switching Limit Checks: TS_myRAM_infrastructure_top0_clk_dcm0_clk0dcm = PERIOD TIMEGRP
        &quot;myRAM_infrastructure_top0_clk_dcm0_clk0dcm&quot; TS_Clock HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="131" type="MINLOWPULSE" name="Twpl" slack="13.986" period="16.000" constraintValue="8.000" deviceLimit="1.007" physResource="myRAM/top0/controller0/ROW_ADDRESS_reg&lt;4&gt;/CLK" logResource="myRAM/top0/controller0/Mshreg_ROW_ADDRESS_reg_4/SRL16E/WS" locationPin="SLICE_X14Y15.CLK" clockNet="myRAM/clk_0"/><twPinLimit anchorID="132" type="MINHIGHPULSE" name="Twph" slack="13.986" period="16.000" constraintValue="8.000" deviceLimit="1.007" physResource="myRAM/top0/controller0/ROW_ADDRESS_reg&lt;4&gt;/CLK" logResource="myRAM/top0/controller0/Mshreg_ROW_ADDRESS_reg_4/SRL16E/WS" locationPin="SLICE_X14Y15.CLK" clockNet="myRAM/clk_0"/><twPinLimit anchorID="133" type="MINPERIOD" name="Tcp" slack="13.986" period="16.000" constraintValue="16.000" deviceLimit="2.014" freqLimit="496.524" physResource="myRAM/top0/controller0/ROW_ADDRESS_reg&lt;4&gt;/CLK" logResource="myRAM/top0/controller0/Mshreg_ROW_ADDRESS_reg_4/SRL16E/WS" locationPin="SLICE_X14Y15.CLK" clockNet="myRAM/clk_0"/></twPinLimitRpt></twConst><twConst anchorID="134" twConstType="PERIOD" ><twConstHead uID="43"><twConstName UCFConstName="TIMESPEC &quot;TS_Clock&quot; = PERIOD &quot;Clock&quot; 16.0 ns HIGH 50 %;" ScopeName="">TS_myRAM_infrastructure_top0_clk_dcm0_clk90dcm = PERIOD TIMEGRP         &quot;myRAM_infrastructure_top0_clk_dcm0_clk90dcm&quot; TS_Clock PHASE 4 ns HIGH         50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.204</twMinPer></twConstHead><twPinLimitRpt anchorID="135"><twPinLimitBanner>Component Switching Limit Checks: TS_myRAM_infrastructure_top0_clk_dcm0_clk90dcm = PERIOD TIMEGRP
        &quot;myRAM_infrastructure_top0_clk_dcm0_clk90dcm&quot; TS_Clock PHASE 4 ns HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="136" type="MINLOWPULSE" name="Trpw" slack="12.796" period="16.000" constraintValue="8.000" deviceLimit="1.602" physResource="captured&lt;7&gt;/SR" logResource="captured_7/SR" locationPin="SLICE_X14Y78.SR" clockNet="myRAM/infrastructure_top0/sys_rst"/><twPinLimit anchorID="137" type="MINHIGHPULSE" name="Trpw" slack="12.796" period="16.000" constraintValue="8.000" deviceLimit="1.602" physResource="captured&lt;7&gt;/SR" logResource="captured_7/SR" locationPin="SLICE_X14Y78.SR" clockNet="myRAM/infrastructure_top0/sys_rst"/><twPinLimit anchorID="138" type="MINLOWPULSE" name="Trpw" slack="12.796" period="16.000" constraintValue="8.000" deviceLimit="1.602" physResource="captured&lt;11&gt;/SR" logResource="captured_11/SR" locationPin="SLICE_X12Y75.SR" clockNet="myRAM/infrastructure_top0/sys_rst"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="139"><twConstRollup name="mydcm/CLKIN_IBUFG" fullName="NET &quot;mydcm/CLKIN_IBUFG&quot; PERIOD = 20 ns HIGH 40%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="7.500" actualRollup="19.915" errors="0" errorRollup="0" items="0" itemsRollup="1025722"/><twConstRollup name="mydcm/CLKFX_BUF" fullName="PERIOD analysis for net &quot;mydcm/CLKFX_BUF&quot; derived from  NET &quot;mydcm/CLKIN_IBUFG&quot; PERIOD = 20 ns HIGH 40%;  divided by 1.25 to 16 nS and duty cycle corrected to HIGH 8 nS  " type="child" depth="1" requirement="16.000" prefType="period" actual="15.932" actualRollup="15.248" errors="0" errorRollup="0" items="1022745" itemsRollup="2977"/><twConstRollup name="myRAM/infrastructure_top0/clk_dcm0/clk0dcm" fullName="PERIOD analysis for net &quot;myRAM/infrastructure_top0/clk_dcm0/clk0dcm&quot; derived from  PERIOD analysis for net &quot;mydcm/CLKFX_BUF&quot; derived from NET &quot;mydcm/CLKIN_IBUFG&quot; PERIOD = 20 ns HIGH 40%; divided by 1.25 to 16 nS and duty cycle corrected to HIGH 8 nS   duty cycle corrected to 16 nS  HIGH 8 nS  " type="child" depth="2" requirement="16.000" prefType="period" actual="15.248" actualRollup="N/A" errors="0" errorRollup="0" items="2298" itemsRollup="0"/><twConstRollup name="myRAM/infrastructure_top0/clk_dcm0/clk90dcm" fullName="PERIOD analysis for net &quot;myRAM/infrastructure_top0/clk_dcm0/clk90dcm&quot; derived from  PERIOD analysis for net &quot;mydcm/CLKFX_BUF&quot; derived from NET &quot;mydcm/CLKIN_IBUFG&quot; PERIOD = 20 ns HIGH 40%; divided by 1.25 to 16 nS and duty cycle corrected to HIGH 8 nS   duty cycle corrected to 16 nS  HIGH 8 nS  " type="child" depth="2" requirement="16.000" prefType="period" actual="12.736" actualRollup="N/A" errors="0" errorRollup="0" items="679" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="41" anchorID="140"><twConstRollup name="TS_Clock" fullName="TS_Clock = PERIOD TIMEGRP &quot;Clock&quot; 16 ns HIGH 50%;" type="origin" depth="0" requirement="16.000" prefType="period" actual="6.000" actualRollup="3.204" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_myRAM_infrastructure_top0_clk_dcm0_clk0dcm" fullName="TS_myRAM_infrastructure_top0_clk_dcm0_clk0dcm = PERIOD TIMEGRP         &quot;myRAM_infrastructure_top0_clk_dcm0_clk0dcm&quot; TS_Clock HIGH 50%;" type="child" depth="1" requirement="16.000" prefType="period" actual="2.014" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_myRAM_infrastructure_top0_clk_dcm0_clk90dcm" fullName="TS_myRAM_infrastructure_top0_clk_dcm0_clk90dcm = PERIOD TIMEGRP         &quot;myRAM_infrastructure_top0_clk_dcm0_clk90dcm&quot; TS_Clock PHASE 4 ns HIGH         50%;" type="child" depth="1" requirement="16.000" prefType="period" actual="3.204" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="141">0</twUnmetConstCnt><twDataSheet anchorID="142" twNameLen="15"><twClk2SUList anchorID="143" twDestWidth="8"><twDest>SysClock</twDest><twClk2SU><twSrc>SysClock</twSrc><twRiseRise>15.932</twRiseRise><twFallRise>7.741</twFallRise><twRiseFall>7.504</twRiseFall><twFallFall>9.044</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="144"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>1025722</twPathCnt><twNetCnt>28</twNetCnt><twConnCnt>31294</twConnCnt></twConstCov><twStats anchorID="145"><twMinPer>15.932</twMinPer><twFootnote number="1" /><twMaxFreq>62.767</twMaxFreq><twMaxNetDel>1.942</twMaxNetDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Oct 29 11:39:44 2012 </twTimestamp></twFoot><twClientInfo anchorID="146"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 322 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
