$date
	Wed Apr  8 16:53:41 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module DMux_tb $end
$var wire 1 ! b $end
$var wire 1 " a $end
$var reg 1 # in $end
$var reg 1 $ sel $end
$var integer 32 % file [31:0] $end
$scope module DMUX $end
$var wire 1 # in $end
$var wire 1 $ sel $end
$var wire 1 & nsel $end
$var wire 1 ! b $end
$var wire 1 " a $end
$scope module anda $end
$var wire 1 # a $end
$var wire 1 " out $end
$var wire 1 ' nand1 $end
$var wire 1 & b $end
$scope module NAND1 $end
$var wire 1 # a $end
$var wire 1 ' out $end
$var wire 1 & b $end
$upscope $end
$scope module NOT $end
$var wire 1 ' in $end
$var wire 1 " out $end
$scope module NAND $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 " out $end
$upscope $end
$upscope $end
$upscope $end
$scope module andb $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ! out $end
$var wire 1 ) nand1 $end
$scope module NAND1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ) out $end
$upscope $end
$scope module NOT $end
$var wire 1 ) in $end
$var wire 1 ! out $end
$scope module NAND $end
$var wire 1 ) a $end
$var wire 1 * b $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$upscope $end
$scope module notsel $end
$var wire 1 $ in $end
$var wire 1 & out $end
$scope module NAND $end
$var wire 1 $ a $end
$var wire 1 + b $end
$var wire 1 & out $end
$upscope $end
$upscope $end
$upscope $end
$scope task display $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1+
1*
1)
1(
1'
1&
b10000000000000000000000000000011 %
0$
0#
0"
0!
$end
#1
0&
1$
#2
1"
0'
1&
0$
1#
#3
0"
1!
1'
0)
0&
1$
#4
