Analysis & Synthesis report for Final_Project
Wed Mar 30 18:33:04 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |test|dac_adc_test_ctrl:test1|state
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for dac_adc_test:test0|clk_pll:dac_pll|clk_pll_altpll_0:altpll_0
 15. Source assignments for dac_adc_test:test0|clk_pll:dac_pll|clk_pll_altpll_0:altpll_0|clk_pll_altpll_0_stdsync_sv6:stdsync2|clk_pll_altpll_0_dffpipe_l2c:dffpipe3
 16. Source assignments for dac_adc_test:test0|clk_pll:dac_pll|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 17. Parameter Settings for User Entity Instance: dac_adc_test:test0|clk_pll:dac_pll|clk_pll_altpll_0:altpll_0|altpll:sd1
 18. Parameter Settings for User Entity Instance: dac_adc_test:test0|clk_pll:dac_pll|altera_reset_controller:rst_controller
 19. Parameter Settings for User Entity Instance: dac_adc_test:test0|clk_pll:dac_pll|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 20. Parameter Settings for User Entity Instance: dac_adc_test:test0|clk_div_2N:div_8
 21. Parameter Settings for User Entity Instance: dac_adc_test:test0|clk_div_2N:div_384
 22. altpll Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "dac_adc_test:test0|clk_pll:dac_pll|altera_reset_controller:rst_controller"
 24. Port Connectivity Checks: "dac_adc_test:test0|clk_pll:dac_pll|clk_pll_altpll_0:altpll_0"
 25. Port Connectivity Checks: "dac_adc_test:test0|clk_pll:dac_pll"
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages
 28. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Mar 30 18:33:04 2016            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; Final_Project                                    ;
; Top-level Entity Name              ; test                                             ;
; Family                             ; Cyclone II                                       ;
; Total logic elements               ; 21                                               ;
;     Total combinational functions  ; 21                                               ;
;     Dedicated logic registers      ; 15                                               ;
; Total registers                    ; 15                                               ;
; Total pins                         ; 54                                               ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 0                                                ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 1                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; test               ; Final_Project      ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                 ;
+----------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                         ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                     ; Library ;
+----------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------+---------+
; clk_pll/synthesis/clk_pll.v                              ; yes             ; User Verilog HDL File        ; C:/Users/Justin/Documents/GitHub/ECE445/clk_pll/synthesis/clk_pll.v                              ;         ;
; clk_pll/synthesis/submodules/altera_reset_controller.v   ; yes             ; User Verilog HDL File        ; C:/Users/Justin/Documents/GitHub/ECE445/clk_pll/synthesis/submodules/altera_reset_controller.v   ; clk_pll ;
; clk_pll/synthesis/submodules/altera_reset_synchronizer.v ; yes             ; User Verilog HDL File        ; C:/Users/Justin/Documents/GitHub/ECE445/clk_pll/synthesis/submodules/altera_reset_synchronizer.v ; clk_pll ;
; clk_pll/synthesis/submodules/clk_pll_altpll_0.v          ; yes             ; User Verilog HDL File        ; C:/Users/Justin/Documents/GitHub/ECE445/clk_pll/synthesis/submodules/clk_pll_altpll_0.v          ; clk_pll ;
; serializer.sv                                            ; yes             ; User SystemVerilog HDL File  ; C:/Users/Justin/Documents/GitHub/ECE445/serializer.sv                                            ;         ;
; deserializer.sv                                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/Justin/Documents/GitHub/ECE445/deserializer.sv                                          ;         ;
; clk_div_N.sv                                             ; yes             ; User SystemVerilog HDL File  ; C:/Users/Justin/Documents/GitHub/ECE445/clk_div_N.sv                                             ;         ;
; dac_adc_test.sv                                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/Justin/Documents/GitHub/ECE445/dac_adc_test.sv                                          ;         ;
; dac_adc_test_ctrl.sv                                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/Justin/Documents/GitHub/ECE445/dac_adc_test_ctrl.sv                                     ;         ;
; test.sv                                                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/Justin/Documents/GitHub/ECE445/test.sv                                                  ;         ;
; SEG7_LUT.sv                                              ; yes             ; User SystemVerilog HDL File  ; C:/Users/Justin/Documents/GitHub/ECE445/SEG7_LUT.sv                                              ;         ;
; altpll.tdf                                               ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf                                     ;         ;
; aglobal130.inc                                           ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                 ;         ;
; stratix_pll.inc                                          ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc                                ;         ;
; stratixii_pll.inc                                        ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc                              ;         ;
; cycloneii_pll.inc                                        ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc                              ;         ;
+----------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                         ;
+---------------------------------------------+---------------------------------------+
; Resource                                    ; Usage                                 ;
+---------------------------------------------+---------------------------------------+
; Estimated Total logic elements              ; 21                                    ;
;                                             ;                                       ;
; Total combinational functions               ; 21                                    ;
; Logic element usage by number of LUT inputs ;                                       ;
;     -- 4 input functions                    ; 6                                     ;
;     -- 3 input functions                    ; 3                                     ;
;     -- <=2 input functions                  ; 12                                    ;
;                                             ;                                       ;
; Logic elements by mode                      ;                                       ;
;     -- normal mode                          ; 14                                    ;
;     -- arithmetic mode                      ; 7                                     ;
;                                             ;                                       ;
; Total registers                             ; 15                                    ;
;     -- Dedicated logic registers            ; 15                                    ;
;     -- I/O registers                        ; 0                                     ;
;                                             ;                                       ;
; I/O pins                                    ; 54                                    ;
; Embedded Multiplier 9-bit elements          ; 0                                     ;
; Total PLLs                                  ; 1                                     ;
;     -- PLLs                                 ; 1                                     ;
;                                             ;                                       ;
; Maximum fan-out node                        ; dac_adc_test_ctrl:test1|state.s_begin ;
; Maximum fan-out                             ; 12                                    ;
; Total fan-out                               ; 104                                   ;
; Average fan-out                             ; 1.14                                  ;
+---------------------------------------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                             ;
+--------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                           ; Library Name ;
+--------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------+--------------+
; |test                                ; 21 (0)            ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 54   ; 0            ; |test                                                                         ; work         ;
;    |dac_adc_test:test0|              ; 18 (2)            ; 12 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|dac_adc_test:test0                                                      ; work         ;
;       |clk_div_2N:div_384|           ; 14 (14)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|dac_adc_test:test0|clk_div_2N:div_384                                   ; work         ;
;       |clk_div_2N:div_8|             ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|dac_adc_test:test0|clk_div_2N:div_8                                     ; work         ;
;       |clk_pll:dac_pll|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|dac_adc_test:test0|clk_pll:dac_pll                                      ; work         ;
;          |clk_pll_altpll_0:altpll_0| ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|dac_adc_test:test0|clk_pll:dac_pll|clk_pll_altpll_0:altpll_0            ; clk_pll      ;
;             |altpll:sd1|             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|dac_adc_test:test0|clk_pll:dac_pll|clk_pll_altpll_0:altpll_0|altpll:sd1 ; work         ;
;    |dac_adc_test_ctrl:test1|         ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|dac_adc_test_ctrl:test1                                                 ; work         ;
+--------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                        ;
+--------+-------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------+
; Vendor ; IP Core Name            ; Version ; Release Date ; License Type ; Entity Instance                                                                                                            ; IP Include File                      ;
+--------+-------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------+
; Altera ; altpll                  ; 13.0    ; N/A          ; N/A          ; |test|dac_adc_test:test0|clk_pll:dac_pll|clk_pll_altpll_0:altpll_0                                                         ; clk_pll/synthesis/../../clk_pll.qsys ;
; Altera ; altera_reset_controller ; 13.0    ; N/A          ; N/A          ; |test|dac_adc_test:test0|clk_pll:dac_pll|altera_reset_controller:rst_controller                                            ; clk_pll/synthesis/../../clk_pll.qsys ;
; Altera ; altpll                  ; 13.0    ; N/A          ; N/A          ; |test|dac_adc_test:test0|clk_pll:dac_pll|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ; clk_pll/synthesis/../../clk_pll.qsys ;
+--------+-------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------+
; State Machine - |test|dac_adc_test_ctrl:test1|state          ;
+---------------+--------------+---------------+---------------+
; Name          ; state.s_idle ; state.s_begin ; state.s_idle2 ;
+---------------+--------------+---------------+---------------+
; state.s_idle  ; 0            ; 0             ; 0             ;
; state.s_idle2 ; 1            ; 0             ; 1             ;
; state.s_begin ; 1            ; 1             ; 0             ;
+---------------+--------------+---------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+
; Register name                                                                                                                                                 ; Reason for Removal                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+
; dac_adc_test:test0|clk_pll:dac_pll|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  ; Stuck at VCC due to stuck port preset                               ;
; dac_adc_test:test0|clk_pll:dac_pll|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0,1] ; Lost fanout                                                         ;
; dac_adc_test:test0|clk_pll:dac_pll|clk_pll_altpll_0:altpll_0|prev_reset                                                                                       ; Stuck at GND due to stuck port clear                                ;
; dac_adc_test:test0|deserializer:to_ADC|running_left[1]                                                                                                        ; Merged with dac_adc_test:test0|deserializer:to_ADC|running_left[23] ;
; dac_adc_test:test0|deserializer:to_ADC|running_right[1,9,13]                                                                                                  ; Merged with dac_adc_test:test0|deserializer:to_ADC|running_left[23] ;
; dac_adc_test:test0|deserializer:to_ADC|running_left[5]                                                                                                        ; Merged with dac_adc_test:test0|deserializer:to_ADC|running_left[23] ;
; dac_adc_test:test0|deserializer:to_ADC|running_right[5]                                                                                                       ; Merged with dac_adc_test:test0|deserializer:to_ADC|running_left[23] ;
; dac_adc_test:test0|deserializer:to_ADC|running_left[11,13]                                                                                                    ; Merged with dac_adc_test:test0|deserializer:to_ADC|running_left[23] ;
; dac_adc_test:test0|deserializer:to_ADC|running_right[15,21,23]                                                                                                ; Merged with dac_adc_test:test0|deserializer:to_ADC|running_left[23] ;
; dac_adc_test:test0|deserializer:to_ADC|running_left[7]                                                                                                        ; Merged with dac_adc_test:test0|deserializer:to_ADC|running_left[23] ;
; dac_adc_test:test0|deserializer:to_ADC|running_right[11]                                                                                                      ; Merged with dac_adc_test:test0|deserializer:to_ADC|running_left[23] ;
; dac_adc_test:test0|deserializer:to_ADC|running_left[15]                                                                                                       ; Merged with dac_adc_test:test0|deserializer:to_ADC|running_left[23] ;
; dac_adc_test:test0|deserializer:to_ADC|running_right[7]                                                                                                       ; Merged with dac_adc_test:test0|deserializer:to_ADC|running_left[23] ;
; dac_adc_test:test0|deserializer:to_ADC|running_left[3]                                                                                                        ; Merged with dac_adc_test:test0|deserializer:to_ADC|running_left[23] ;
; dac_adc_test:test0|deserializer:to_ADC|running_right[3]                                                                                                       ; Merged with dac_adc_test:test0|deserializer:to_ADC|running_left[23] ;
; dac_adc_test:test0|deserializer:to_ADC|running_left[19]                                                                                                       ; Merged with dac_adc_test:test0|deserializer:to_ADC|running_left[23] ;
; dac_adc_test:test0|serializer:to_DAC|out                                                                                                                      ; Merged with dac_adc_test:test0|deserializer:to_ADC|running_left[23] ;
; dac_adc_test:test0|deserializer:to_ADC|running_left[12]                                                                                                       ; Merged with dac_adc_test:test0|deserializer:to_ADC|running_left[23] ;
; dac_adc_test:test0|deserializer:to_ADC|running_right[22]                                                                                                      ; Merged with dac_adc_test:test0|deserializer:to_ADC|running_left[23] ;
; dac_adc_test:test0|deserializer:to_ADC|running_left[10,18]                                                                                                    ; Merged with dac_adc_test:test0|deserializer:to_ADC|running_left[23] ;
; dac_adc_test:test0|deserializer:to_ADC|running_right[16,19,20]                                                                                                ; Merged with dac_adc_test:test0|deserializer:to_ADC|running_left[23] ;
; dac_adc_test:test0|deserializer:to_ADC|running_left[8]                                                                                                        ; Merged with dac_adc_test:test0|deserializer:to_ADC|running_left[23] ;
; dac_adc_test:test0|deserializer:to_ADC|running_right[14]                                                                                                      ; Merged with dac_adc_test:test0|deserializer:to_ADC|running_left[23] ;
; dac_adc_test:test0|deserializer:to_ADC|running_left[16]                                                                                                       ; Merged with dac_adc_test:test0|deserializer:to_ADC|running_left[23] ;
; dac_adc_test:test0|deserializer:to_ADC|running_right[12]                                                                                                      ; Merged with dac_adc_test:test0|deserializer:to_ADC|running_left[23] ;
; dac_adc_test:test0|deserializer:to_ADC|running_left[6]                                                                                                        ; Merged with dac_adc_test:test0|deserializer:to_ADC|running_left[23] ;
; dac_adc_test:test0|deserializer:to_ADC|running_right[10]                                                                                                      ; Merged with dac_adc_test:test0|deserializer:to_ADC|running_left[23] ;
; dac_adc_test:test0|deserializer:to_ADC|running_left[20]                                                                                                       ; Merged with dac_adc_test:test0|deserializer:to_ADC|running_left[23] ;
; dac_adc_test:test0|deserializer:to_ADC|running_right[8]                                                                                                       ; Merged with dac_adc_test:test0|deserializer:to_ADC|running_left[23] ;
; dac_adc_test:test0|deserializer:to_ADC|running_left[4]                                                                                                        ; Merged with dac_adc_test:test0|deserializer:to_ADC|running_left[23] ;
; dac_adc_test:test0|deserializer:to_ADC|running_right[6]                                                                                                       ; Merged with dac_adc_test:test0|deserializer:to_ADC|running_left[23] ;
; dac_adc_test:test0|deserializer:to_ADC|running_left[14]                                                                                                       ; Merged with dac_adc_test:test0|deserializer:to_ADC|running_left[23] ;
; dac_adc_test:test0|deserializer:to_ADC|running_right[4]                                                                                                       ; Merged with dac_adc_test:test0|deserializer:to_ADC|running_left[23] ;
; dac_adc_test:test0|deserializer:to_ADC|running_left[2]                                                                                                        ; Merged with dac_adc_test:test0|deserializer:to_ADC|running_left[23] ;
; dac_adc_test:test0|deserializer:to_ADC|running_right[2]                                                                                                       ; Merged with dac_adc_test:test0|deserializer:to_ADC|running_left[23] ;
; dac_adc_test:test0|deserializer:to_ADC|running_left[22]                                                                                                       ; Merged with dac_adc_test:test0|deserializer:to_ADC|running_left[23] ;
; dac_adc_test:test0|deserializer:to_ADC|running_right[0]                                                                                                       ; Merged with dac_adc_test:test0|deserializer:to_ADC|running_left[23] ;
; dac_adc_test:test0|deserializer:to_ADC|running_left[0]                                                                                                        ; Merged with dac_adc_test:test0|deserializer:to_ADC|running_left[23] ;
; dac_adc_test:test0|deserializer:to_ADC|running_right[18]                                                                                                      ; Merged with dac_adc_test:test0|deserializer:to_ADC|running_left[23] ;
; dac_adc_test:test0|deserializer:to_ADC|running_left[9,17,21]                                                                                                  ; Merged with dac_adc_test:test0|deserializer:to_ADC|running_left[23] ;
; dac_adc_test:test0|deserializer:to_ADC|running_right[17]                                                                                                      ; Merged with dac_adc_test:test0|deserializer:to_ADC|running_left[23] ;
; dac_adc_test:test0|deserializer:to_ADC|left[1..23]                                                                                                            ; Merged with dac_adc_test:test0|deserializer:to_ADC|left[0]          ;
; dac_adc_test:test0|deserializer:to_ADC|right[0..23]                                                                                                           ; Merged with dac_adc_test:test0|deserializer:to_ADC|left[0]          ;
; dac_adc_test:test0|deserializer:to_ADC|running_left[23]                                                                                                       ; Stuck at GND due to stuck port data_in                              ;
; dac_adc_test:test0|deserializer:to_ADC|left[0]                                                                                                                ; Stuck at GND due to stuck port data_in                              ;
; dac_adc_test_ctrl:test1|state~4                                                                                                                               ; Lost fanout                                                         ;
; dac_adc_test_ctrl:test1|state~5                                                                                                                               ; Lost fanout                                                         ;
; dac_adc_test_ctrl:test1|state~6                                                                                                                               ; Lost fanout                                                         ;
; dac_adc_test_ctrl:test1|state~7                                                                                                                               ; Lost fanout                                                         ;
; dac_adc_test_ctrl:test1|state~8                                                                                                                               ; Lost fanout                                                         ;
; dac_adc_test_ctrl:test1|state~9                                                                                                                               ; Lost fanout                                                         ;
; dac_adc_test_ctrl:test1|state~10                                                                                                                              ; Lost fanout                                                         ;
; dac_adc_test_ctrl:test1|state~11                                                                                                                              ; Lost fanout                                                         ;
; dac_adc_test_ctrl:test1|state~12                                                                                                                              ; Lost fanout                                                         ;
; dac_adc_test_ctrl:test1|state~13                                                                                                                              ; Lost fanout                                                         ;
; dac_adc_test_ctrl:test1|state~14                                                                                                                              ; Lost fanout                                                         ;
; dac_adc_test_ctrl:test1|state~15                                                                                                                              ; Lost fanout                                                         ;
; dac_adc_test_ctrl:test1|state~16                                                                                                                              ; Lost fanout                                                         ;
; dac_adc_test_ctrl:test1|state~17                                                                                                                              ; Lost fanout                                                         ;
; dac_adc_test_ctrl:test1|state~18                                                                                                                              ; Lost fanout                                                         ;
; dac_adc_test_ctrl:test1|state~19                                                                                                                              ; Lost fanout                                                         ;
; dac_adc_test_ctrl:test1|state~20                                                                                                                              ; Lost fanout                                                         ;
; dac_adc_test_ctrl:test1|state~21                                                                                                                              ; Lost fanout                                                         ;
; dac_adc_test_ctrl:test1|state~22                                                                                                                              ; Lost fanout                                                         ;
; dac_adc_test_ctrl:test1|state~23                                                                                                                              ; Lost fanout                                                         ;
; dac_adc_test_ctrl:test1|state~24                                                                                                                              ; Lost fanout                                                         ;
; dac_adc_test_ctrl:test1|state~25                                                                                                                              ; Lost fanout                                                         ;
; dac_adc_test_ctrl:test1|state~26                                                                                                                              ; Lost fanout                                                         ;
; dac_adc_test_ctrl:test1|state~27                                                                                                                              ; Lost fanout                                                         ;
; dac_adc_test_ctrl:test1|state~28                                                                                                                              ; Lost fanout                                                         ;
; dac_adc_test_ctrl:test1|state~29                                                                                                                              ; Lost fanout                                                         ;
; dac_adc_test_ctrl:test1|state~30                                                                                                                              ; Lost fanout                                                         ;
; dac_adc_test_ctrl:test1|state~31                                                                                                                              ; Lost fanout                                                         ;
; dac_adc_test_ctrl:test1|state~32                                                                                                                              ; Lost fanout                                                         ;
; dac_adc_test_ctrl:test1|state~33                                                                                                                              ; Lost fanout                                                         ;
; dac_adc_test:test0|clk_div_2N:div_8|count[0]                                                                                                                  ; Merged with dac_adc_test:test0|clk_div_2N:div_384|count[0]          ;
; dac_adc_test:test0|clk_div_2N:div_8|count[2]                                                                                                                  ; Stuck at GND due to stuck port data_in                              ;
; Total Number of Removed Registers = 133                                                                                                                       ;                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dac_adc_test:test0|clk_pll:dac_pll|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Stuck at VCC              ; dac_adc_test:test0|clk_pll:dac_pll|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], ;
;                                                                                                                                                              ; due to stuck port preset  ; dac_adc_test:test0|clk_pll:dac_pll|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], ;
;                                                                                                                                                              ;                           ; dac_adc_test:test0|clk_pll:dac_pll|clk_pll_altpll_0:altpll_0|prev_reset,                                                                                     ;
;                                                                                                                                                              ;                           ; dac_adc_test:test0|clk_div_2N:div_8|count[2]                                                                                                                 ;
; dac_adc_test:test0|deserializer:to_ADC|running_left[23]                                                                                                      ; Stuck at GND              ; dac_adc_test:test0|deserializer:to_ADC|left[0]                                                                                                               ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 15    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 11    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |test|dac_adc_test_ctrl:test1|next_state ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for dac_adc_test:test0|clk_pll:dac_pll|clk_pll_altpll_0:altpll_0 ;
+----------------+-------+------+-----------------------------------------------------+
; Assignment     ; Value ; From ; To                                                  ;
+----------------+-------+------+-----------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                                          ;
+----------------+-------+------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dac_adc_test:test0|clk_pll:dac_pll|clk_pll_altpll_0:altpll_0|clk_pll_altpll_0_stdsync_sv6:stdsync2|clk_pll_altpll_0_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dac_adc_test:test0|clk_pll:dac_pll|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                   ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dac_adc_test:test0|clk_pll:dac_pll|clk_pll_altpll_0:altpll_0|altpll:sd1 ;
+-------------------------------+-------------------+------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                             ;
+-------------------------------+-------------------+------------------------------------------------------------------+
; OPERATION_MODE                ; normal            ; Untyped                                                          ;
; PLL_TYPE                      ; AUTO              ; Untyped                                                          ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                          ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                          ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                          ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                          ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                          ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                                   ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                          ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                          ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                          ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                          ;
; LOCK_LOW                      ; 1                 ; Untyped                                                          ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                          ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                          ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                          ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                          ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                          ;
; SKIP_VCO                      ; OFF               ; Untyped                                                          ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                          ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                          ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                          ;
; BANDWIDTH                     ; 0                 ; Untyped                                                          ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                          ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                          ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                          ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                          ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                          ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                          ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                          ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                          ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                          ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                          ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                          ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                          ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                                          ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                                          ;
; CLK0_MULTIPLY_BY              ; 5292              ; Signed Integer                                                   ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                          ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                          ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                          ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                          ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                          ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                          ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                          ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                                          ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                                          ;
; CLK0_DIVIDE_BY                ; 15625             ; Signed Integer                                                   ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                          ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                          ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                          ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                          ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                          ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                          ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                          ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                          ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                          ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                          ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                          ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                          ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                          ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                          ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                          ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                          ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                          ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                          ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                          ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                          ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                          ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                          ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                          ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                                          ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                                          ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                   ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                          ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                          ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                          ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                          ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                          ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                          ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                          ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                          ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                          ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                          ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                          ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                          ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                          ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                          ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                          ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                          ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                          ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                          ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                          ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                          ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                          ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                          ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                          ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                          ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                          ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                          ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                          ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                          ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                          ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                          ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                          ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                          ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                          ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                          ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                          ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                          ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                          ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                          ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                          ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                          ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                          ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                          ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                          ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                          ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                          ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                          ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                          ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                          ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                          ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                          ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                          ;
; VCO_MIN                       ; 0                 ; Untyped                                                          ;
; VCO_MAX                       ; 0                 ; Untyped                                                          ;
; VCO_CENTER                    ; 0                 ; Untyped                                                          ;
; PFD_MIN                       ; 0                 ; Untyped                                                          ;
; PFD_MAX                       ; 0                 ; Untyped                                                          ;
; M_INITIAL                     ; 0                 ; Untyped                                                          ;
; M                             ; 0                 ; Untyped                                                          ;
; N                             ; 1                 ; Untyped                                                          ;
; M2                            ; 1                 ; Untyped                                                          ;
; N2                            ; 1                 ; Untyped                                                          ;
; SS                            ; 1                 ; Untyped                                                          ;
; C0_HIGH                       ; 0                 ; Untyped                                                          ;
; C1_HIGH                       ; 0                 ; Untyped                                                          ;
; C2_HIGH                       ; 0                 ; Untyped                                                          ;
; C3_HIGH                       ; 0                 ; Untyped                                                          ;
; C4_HIGH                       ; 0                 ; Untyped                                                          ;
; C5_HIGH                       ; 0                 ; Untyped                                                          ;
; C6_HIGH                       ; 0                 ; Untyped                                                          ;
; C7_HIGH                       ; 0                 ; Untyped                                                          ;
; C8_HIGH                       ; 0                 ; Untyped                                                          ;
; C9_HIGH                       ; 0                 ; Untyped                                                          ;
; C0_LOW                        ; 0                 ; Untyped                                                          ;
; C1_LOW                        ; 0                 ; Untyped                                                          ;
; C2_LOW                        ; 0                 ; Untyped                                                          ;
; C3_LOW                        ; 0                 ; Untyped                                                          ;
; C4_LOW                        ; 0                 ; Untyped                                                          ;
; C5_LOW                        ; 0                 ; Untyped                                                          ;
; C6_LOW                        ; 0                 ; Untyped                                                          ;
; C7_LOW                        ; 0                 ; Untyped                                                          ;
; C8_LOW                        ; 0                 ; Untyped                                                          ;
; C9_LOW                        ; 0                 ; Untyped                                                          ;
; C0_INITIAL                    ; 0                 ; Untyped                                                          ;
; C1_INITIAL                    ; 0                 ; Untyped                                                          ;
; C2_INITIAL                    ; 0                 ; Untyped                                                          ;
; C3_INITIAL                    ; 0                 ; Untyped                                                          ;
; C4_INITIAL                    ; 0                 ; Untyped                                                          ;
; C5_INITIAL                    ; 0                 ; Untyped                                                          ;
; C6_INITIAL                    ; 0                 ; Untyped                                                          ;
; C7_INITIAL                    ; 0                 ; Untyped                                                          ;
; C8_INITIAL                    ; 0                 ; Untyped                                                          ;
; C9_INITIAL                    ; 0                 ; Untyped                                                          ;
; C0_MODE                       ; BYPASS            ; Untyped                                                          ;
; C1_MODE                       ; BYPASS            ; Untyped                                                          ;
; C2_MODE                       ; BYPASS            ; Untyped                                                          ;
; C3_MODE                       ; BYPASS            ; Untyped                                                          ;
; C4_MODE                       ; BYPASS            ; Untyped                                                          ;
; C5_MODE                       ; BYPASS            ; Untyped                                                          ;
; C6_MODE                       ; BYPASS            ; Untyped                                                          ;
; C7_MODE                       ; BYPASS            ; Untyped                                                          ;
; C8_MODE                       ; BYPASS            ; Untyped                                                          ;
; C9_MODE                       ; BYPASS            ; Untyped                                                          ;
; C0_PH                         ; 0                 ; Untyped                                                          ;
; C1_PH                         ; 0                 ; Untyped                                                          ;
; C2_PH                         ; 0                 ; Untyped                                                          ;
; C3_PH                         ; 0                 ; Untyped                                                          ;
; C4_PH                         ; 0                 ; Untyped                                                          ;
; C5_PH                         ; 0                 ; Untyped                                                          ;
; C6_PH                         ; 0                 ; Untyped                                                          ;
; C7_PH                         ; 0                 ; Untyped                                                          ;
; C8_PH                         ; 0                 ; Untyped                                                          ;
; C9_PH                         ; 0                 ; Untyped                                                          ;
; L0_HIGH                       ; 1                 ; Untyped                                                          ;
; L1_HIGH                       ; 1                 ; Untyped                                                          ;
; G0_HIGH                       ; 1                 ; Untyped                                                          ;
; G1_HIGH                       ; 1                 ; Untyped                                                          ;
; G2_HIGH                       ; 1                 ; Untyped                                                          ;
; G3_HIGH                       ; 1                 ; Untyped                                                          ;
; E0_HIGH                       ; 1                 ; Untyped                                                          ;
; E1_HIGH                       ; 1                 ; Untyped                                                          ;
; E2_HIGH                       ; 1                 ; Untyped                                                          ;
; E3_HIGH                       ; 1                 ; Untyped                                                          ;
; L0_LOW                        ; 1                 ; Untyped                                                          ;
; L1_LOW                        ; 1                 ; Untyped                                                          ;
; G0_LOW                        ; 1                 ; Untyped                                                          ;
; G1_LOW                        ; 1                 ; Untyped                                                          ;
; G2_LOW                        ; 1                 ; Untyped                                                          ;
; G3_LOW                        ; 1                 ; Untyped                                                          ;
; E0_LOW                        ; 1                 ; Untyped                                                          ;
; E1_LOW                        ; 1                 ; Untyped                                                          ;
; E2_LOW                        ; 1                 ; Untyped                                                          ;
; E3_LOW                        ; 1                 ; Untyped                                                          ;
; L0_INITIAL                    ; 1                 ; Untyped                                                          ;
; L1_INITIAL                    ; 1                 ; Untyped                                                          ;
; G0_INITIAL                    ; 1                 ; Untyped                                                          ;
; G1_INITIAL                    ; 1                 ; Untyped                                                          ;
; G2_INITIAL                    ; 1                 ; Untyped                                                          ;
; G3_INITIAL                    ; 1                 ; Untyped                                                          ;
; E0_INITIAL                    ; 1                 ; Untyped                                                          ;
; E1_INITIAL                    ; 1                 ; Untyped                                                          ;
; E2_INITIAL                    ; 1                 ; Untyped                                                          ;
; E3_INITIAL                    ; 1                 ; Untyped                                                          ;
; L0_MODE                       ; BYPASS            ; Untyped                                                          ;
; L1_MODE                       ; BYPASS            ; Untyped                                                          ;
; G0_MODE                       ; BYPASS            ; Untyped                                                          ;
; G1_MODE                       ; BYPASS            ; Untyped                                                          ;
; G2_MODE                       ; BYPASS            ; Untyped                                                          ;
; G3_MODE                       ; BYPASS            ; Untyped                                                          ;
; E0_MODE                       ; BYPASS            ; Untyped                                                          ;
; E1_MODE                       ; BYPASS            ; Untyped                                                          ;
; E2_MODE                       ; BYPASS            ; Untyped                                                          ;
; E3_MODE                       ; BYPASS            ; Untyped                                                          ;
; L0_PH                         ; 0                 ; Untyped                                                          ;
; L1_PH                         ; 0                 ; Untyped                                                          ;
; G0_PH                         ; 0                 ; Untyped                                                          ;
; G1_PH                         ; 0                 ; Untyped                                                          ;
; G2_PH                         ; 0                 ; Untyped                                                          ;
; G3_PH                         ; 0                 ; Untyped                                                          ;
; E0_PH                         ; 0                 ; Untyped                                                          ;
; E1_PH                         ; 0                 ; Untyped                                                          ;
; E2_PH                         ; 0                 ; Untyped                                                          ;
; E3_PH                         ; 0                 ; Untyped                                                          ;
; M_PH                          ; 0                 ; Untyped                                                          ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                          ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                          ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                          ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                          ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                          ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                          ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                          ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                          ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                          ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                          ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                          ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                          ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                          ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                          ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                          ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                          ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                          ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                          ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                          ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                          ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                          ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                          ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                          ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                          ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                          ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                          ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                          ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                          ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                          ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                          ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                          ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                          ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                          ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                          ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                          ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                          ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                          ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                          ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                          ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                          ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                          ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                          ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                          ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                          ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                          ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                          ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                          ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                                          ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                          ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                          ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                          ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                          ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                          ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                          ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                          ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                          ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                          ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                          ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                          ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                          ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                          ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                                          ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                          ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                          ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                          ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                          ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                                                          ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                          ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                          ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                   ;
+-------------------------------+-------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dac_adc_test:test0|clk_pll:dac_pll|altera_reset_controller:rst_controller ;
+-------------------------+----------+-----------------------------------------------------------------------------------+
; Parameter Name          ; Value    ; Type                                                                              ;
+-------------------------+----------+-----------------------------------------------------------------------------------+
; NUM_RESET_INPUTS        ; 1        ; Signed Integer                                                                    ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                                                            ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                                                    ;
; RESET_REQUEST_PRESENT   ; 0        ; Signed Integer                                                                    ;
+-------------------------+----------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dac_adc_test:test0|clk_pll:dac_pll|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dac_adc_test:test0|clk_div_2N:div_8 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                          ;
; N              ; 4     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dac_adc_test:test0|clk_div_2N:div_384 ;
+----------------+-----------+-------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                  ;
+----------------+-----------+-------------------------------------------------------+
; WIDTH          ; 8         ; Signed Integer                                        ;
; N              ; 011000000 ; Unsigned Binary                                       ;
+----------------+-----------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                            ;
+-------------------------------+-------------------------------------------------------------------------+
; Name                          ; Value                                                                   ;
+-------------------------------+-------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                       ;
; Entity Instance               ; dac_adc_test:test0|clk_pll:dac_pll|clk_pll_altpll_0:altpll_0|altpll:sd1 ;
;     -- OPERATION_MODE         ; normal                                                                  ;
;     -- PLL_TYPE               ; AUTO                                                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                                                       ;
+-------------------------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dac_adc_test:test0|clk_pll:dac_pll|altera_reset_controller:rst_controller" ;
+------------+--------+----------+----------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                              ;
+------------+--------+----------+----------------------------------------------------------------------+
; reset_req  ; Output ; Info     ; Explicitly unconnected                                               ;
; reset_in1  ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_in2  ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_in3  ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_in4  ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_in5  ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_in6  ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_in7  ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_in8  ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_in9  ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_in10 ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_in11 ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_in12 ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_in13 ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_in14 ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_in15 ; Input  ; Info     ; Stuck at GND                                                         ;
+------------+--------+----------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dac_adc_test:test0|clk_pll:dac_pll|clk_pll_altpll_0:altpll_0" ;
+-----------+--------+----------+----------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                  ;
+-----------+--------+----------+----------------------------------------------------------+
; read      ; Input  ; Info     ; Explicitly unconnected                                   ;
; write     ; Input  ; Info     ; Explicitly unconnected                                   ;
; address   ; Input  ; Info     ; Explicitly unconnected                                   ;
; readdata  ; Output ; Info     ; Explicitly unconnected                                   ;
; writedata ; Input  ; Info     ; Explicitly unconnected                                   ;
+-----------+--------+----------+----------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "dac_adc_test:test0|clk_pll:dac_pll"                 ;
+-----------------------------------+--------+----------+------------------------+
; Port                              ; Type   ; Severity ; Details                ;
+-----------------------------------+--------+----------+------------------------+
; reset_reset_n                     ; Input  ; Info     ; Explicitly unconnected ;
; altpll_0_areset_conduit_export    ; Input  ; Info     ; Stuck at GND           ;
; altpll_0_locked_conduit_export    ; Output ; Info     ; Explicitly unconnected ;
; altpll_0_phasedone_conduit_export ; Output ; Info     ; Explicitly unconnected ;
+-----------------------------------+--------+----------+------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Mar 30 18:33:00 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file clk_pll/synthesis/clk_pll.v
    Info (12023): Found entity 1: clk_pll
Info (12021): Found 1 design units, including 1 entities, in source file clk_pll/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file clk_pll/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 3 design units, including 3 entities, in source file clk_pll/synthesis/submodules/clk_pll_altpll_0.v
    Info (12023): Found entity 1: clk_pll_altpll_0_dffpipe_l2c
    Info (12023): Found entity 2: clk_pll_altpll_0_stdsync_sv6
    Info (12023): Found entity 3: clk_pll_altpll_0
Info (12021): Found 1 design units, including 1 entities, in source file serializer.sv
    Info (12023): Found entity 1: serializer
Info (12021): Found 1 design units, including 1 entities, in source file deserializer.sv
    Info (12023): Found entity 1: deserializer
Info (12021): Found 1 design units, including 1 entities, in source file clk_div_n.sv
    Info (12023): Found entity 1: clk_div_2N
Info (12021): Found 1 design units, including 1 entities, in source file router.sv
    Info (12023): Found entity 1: router
Info (12021): Found 1 design units, including 1 entities, in source file mux_24.sv
    Info (12023): Found entity 1: mux_24
Info (12021): Found 1 design units, including 1 entities, in source file demux_24.sv
    Info (12023): Found entity 1: demux_24
Info (12021): Found 1 design units, including 1 entities, in source file dsp_pedal.sv
    Info (12023): Found entity 1: dsp_pedal
Info (12021): Found 1 design units, including 1 entities, in source file dsp.sv
    Info (12023): Found entity 1: dsp
Info (12021): Found 1 design units, including 1 entities, in source file mux_2.sv
    Info (12023): Found entity 1: mux_2
Info (12021): Found 1 design units, including 1 entities, in source file router_control.sv
    Info (12023): Found entity 1: router_control
Info (12021): Found 1 design units, including 1 entities, in source file dsp_route.sv
    Info (12023): Found entity 1: dsp_route
Info (12021): Found 1 design units, including 1 entities, in source file testbench.sv
    Info (12023): Found entity 1: testbench
Info (12021): Found 1 design units, including 1 entities, in source file dac_adc_test.sv
    Info (12023): Found entity 1: dac_adc_test
Info (12021): Found 1 design units, including 1 entities, in source file dac_adc_test_ctrl.sv
    Info (12023): Found entity 1: dac_adc_test_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file test.sv
    Info (12023): Found entity 1: test
Info (12021): Found 1 design units, including 1 entities, in source file seg7_lut.sv
    Info (12023): Found entity 1: SEG7_LUT
Info (12127): Elaborating entity "test" for the top level hierarchy
Info (12128): Elaborating entity "dac_adc_test" for hierarchy "dac_adc_test:test0"
Info (12128): Elaborating entity "clk_pll" for hierarchy "dac_adc_test:test0|clk_pll:dac_pll"
Info (12128): Elaborating entity "clk_pll_altpll_0" for hierarchy "dac_adc_test:test0|clk_pll:dac_pll|clk_pll_altpll_0:altpll_0"
Info (12128): Elaborating entity "clk_pll_altpll_0_stdsync_sv6" for hierarchy "dac_adc_test:test0|clk_pll:dac_pll|clk_pll_altpll_0:altpll_0|clk_pll_altpll_0_stdsync_sv6:stdsync2"
Info (12128): Elaborating entity "clk_pll_altpll_0_dffpipe_l2c" for hierarchy "dac_adc_test:test0|clk_pll:dac_pll|clk_pll_altpll_0:altpll_0|clk_pll_altpll_0_stdsync_sv6:stdsync2|clk_pll_altpll_0_dffpipe_l2c:dffpipe3"
Info (12128): Elaborating entity "altpll" for hierarchy "dac_adc_test:test0|clk_pll:dac_pll|clk_pll_altpll_0:altpll_0|altpll:sd1"
Info (12130): Elaborated megafunction instantiation "dac_adc_test:test0|clk_pll:dac_pll|clk_pll_altpll_0:altpll_0|altpll:sd1"
Info (12133): Instantiated megafunction "dac_adc_test:test0|clk_pll:dac_pll|clk_pll_altpll_0:altpll_0|altpll:sd1" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "15625"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "5292"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "dac_adc_test:test0|clk_pll:dac_pll|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "dac_adc_test:test0|clk_pll:dac_pll|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "clk_div_2N" for hierarchy "dac_adc_test:test0|clk_div_2N:div_8"
Warning (10230): Verilog HDL assignment warning at clk_div_N.sv(29): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "clk_div_2N" for hierarchy "dac_adc_test:test0|clk_div_2N:div_384"
Warning (10230): Verilog HDL assignment warning at clk_div_N.sv(29): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "serializer" for hierarchy "dac_adc_test:test0|serializer:to_DAC"
Info (12128): Elaborating entity "deserializer" for hierarchy "dac_adc_test:test0|deserializer:to_ADC"
Info (12128): Elaborating entity "dac_adc_test_ctrl" for hierarchy "dac_adc_test_ctrl:test1"
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT:u0"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DAC_data" is stuck at GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX0[6]" is stuck at VCC
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at VCC
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at VCC
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at VCC
    Warning (13410): Pin "HEX4[0]" is stuck at GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND
    Warning (13410): Pin "HEX4[2]" is stuck at GND
    Warning (13410): Pin "HEX4[3]" is stuck at GND
    Warning (13410): Pin "HEX4[4]" is stuck at GND
    Warning (13410): Pin "HEX4[5]" is stuck at GND
    Warning (13410): Pin "HEX4[6]" is stuck at VCC
    Warning (13410): Pin "HEX5[0]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX5[3]" is stuck at GND
    Warning (13410): Pin "HEX5[4]" is stuck at GND
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at VCC
Info (17049): 32 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Justin/Documents/GitHub/ECE445/output_files/Final_Project.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_data"
    Warning (15610): No output dependent on input pin "LRSEL"
Info (21057): Implemented 82 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 49 output pins
    Info (21061): Implemented 27 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 49 warnings
    Info: Peak virtual memory: 497 megabytes
    Info: Processing ended: Wed Mar 30 18:33:04 2016
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Justin/Documents/GitHub/ECE445/output_files/Final_Project.map.smsg.


