-- VHDL for IBM SMS ALD group SenseAmps
-- Title: SenseAmps
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 10/17/2020 5:00:06 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity SenseAmps is
	    Port (
		FPGA_CLK: in STD_LOGIC;
		PY_SENSE_STROBE_1: in STD_LOGIC;
		PY_SENSE_STROBE_2: in STD_LOGIC;
		PV_SENSE_CHAR_0_B1_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PV_SENSE_CHAR_0_B2_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PV_SENSE_CHAR_0_D1_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PV_SENSE_CHAR_0_D2_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PV_SENSE_CHAR_1_B1_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PV_SENSE_CHAR_1_B2_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PV_SENSE_CHAR_1_D1_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PV_SENSE_CHAR_1_D2_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PV_SENSE_CHAR_2_B1_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PV_SENSE_CHAR_2_B2_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PV_SENSE_CHAR_2_D1_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PV_SENSE_CHAR_2_D2_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PV_SENSE_CHAR_3_B1_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PV_SENSE_CHAR_3_D1_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PV_SENSE_CHAR_3_D2_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PV_SENSE_CHAR_3_B2_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		MY_SA_CHAR_0_BUS: out STD_LOGIC_VECTOR (7 downTo 0);
		MY_SA_CHAR_1_BUS: out STD_LOGIC_VECTOR (7 downTo 0);
		MY_SA_CHAR_2_BUS: out STD_LOGIC_VECTOR (7 downTo 0);
		MY_SA_CHAR_3_BUS: out STD_LOGIC_VECTOR (7 downTo 0));
end SenseAmps;


ARCHITECTURE structural of SenseAmps is

	 signal XX_MY_SA_CHAR_0_1_BIT: STD_LOGIC;
	 signal XX_MY_SA_CHAR_0_2_BIT: STD_LOGIC;
	 signal XX_MY_SA_CHAR_0_4_BIT: STD_LOGIC;
	 signal XX_MY_SA_CHAR_0_8_BIT: STD_LOGIC;
	 signal XX_MY_SA_CHAR_0_A_BIT: STD_LOGIC;
	 signal XX_MY_SA_CHAR_0_B_BIT: STD_LOGIC;
	 signal XX_MY_SA_CHAR_0_C_BIT: STD_LOGIC;
	 signal XX_MY_SA_CHAR_0_WM_BIT: STD_LOGIC;
	 signal XX_MY_SA_CHAR_1_1_BIT: STD_LOGIC;
	 signal XX_MY_SA_CHAR_1_2_BIT: STD_LOGIC;
	 signal XX_MY_SA_CHAR_1_4_BIT: STD_LOGIC;
	 signal XX_MY_SA_CHAR_1_8_BIT: STD_LOGIC;
	 signal XX_MY_SA_CHAR_1_A_BIT: STD_LOGIC;
	 signal XX_MY_SA_CHAR_1_B_BIT: STD_LOGIC;
	 signal XX_MY_SA_CHAR_1_C_BIT: STD_LOGIC;
	 signal XX_MY_SA_CHAR_1_WM_BIT: STD_LOGIC;
	 signal XX_MY_SA_CHAR_2_1_BIT: STD_LOGIC;
	 signal XX_MY_SA_CHAR_2_2_BIT: STD_LOGIC;
	 signal XX_MY_SA_CHAR_2_4_BIT: STD_LOGIC;
	 signal XX_MY_SA_CHAR_2_8_BIT: STD_LOGIC;
	 signal XX_MY_SA_CHAR_2_A_BIT: STD_LOGIC;
	 signal XX_MY_SA_CHAR_2_B_BIT: STD_LOGIC;
	 signal XX_MY_SA_CHAR_2_C_BIT: STD_LOGIC;
	 signal XX_MY_SA_CHAR_2_WM_BIT: STD_LOGIC;
	 signal XX_MY_SA_CHAR_3_1_BIT: STD_LOGIC;
	 signal XX_MY_SA_CHAR_3_2_BIT: STD_LOGIC;
	 signal XX_MY_SA_CHAR_3_4_BIT: STD_LOGIC;
	 signal XX_MY_SA_CHAR_3_8_BIT: STD_LOGIC;
	 signal XX_MY_SA_CHAR_3_A_BIT: STD_LOGIC;
	 signal XX_MY_SA_CHAR_3_B_BIT: STD_LOGIC;
	 signal XX_MY_SA_CHAR_3_C_BIT: STD_LOGIC;
	 signal XX_MY_SA_CHAR_3_WM_BIT: STD_LOGIC;

BEGIN


	MY_SA_CHAR_0_BUS <= (
		XX_MY_SA_CHAR_0_C_BIT,
		XX_MY_SA_CHAR_0_WM_BIT,
		XX_MY_SA_CHAR_0_B_BIT,
		XX_MY_SA_CHAR_0_A_BIT,
		XX_MY_SA_CHAR_0_8_BIT,
		XX_MY_SA_CHAR_0_4_BIT,
		XX_MY_SA_CHAR_0_2_BIT,
		XX_MY_SA_CHAR_0_1_BIT);

	MY_SA_CHAR_1_BUS <= (
		XX_MY_SA_CHAR_1_C_BIT,
		XX_MY_SA_CHAR_1_WM_BIT,
		XX_MY_SA_CHAR_1_B_BIT,
		XX_MY_SA_CHAR_1_A_BIT,
		XX_MY_SA_CHAR_1_8_BIT,
		XX_MY_SA_CHAR_1_4_BIT,
		XX_MY_SA_CHAR_1_2_BIT,
		XX_MY_SA_CHAR_1_1_BIT);

	MY_SA_CHAR_2_BUS <= (
		XX_MY_SA_CHAR_2_C_BIT,
		XX_MY_SA_CHAR_2_WM_BIT,
		XX_MY_SA_CHAR_2_B_BIT,
		XX_MY_SA_CHAR_2_A_BIT,
		XX_MY_SA_CHAR_2_8_BIT,
		XX_MY_SA_CHAR_2_4_BIT,
		XX_MY_SA_CHAR_2_2_BIT,
		XX_MY_SA_CHAR_2_1_BIT);

	MY_SA_CHAR_3_BUS <= (
		XX_MY_SA_CHAR_3_C_BIT,
		XX_MY_SA_CHAR_3_WM_BIT,
		XX_MY_SA_CHAR_3_B_BIT,
		XX_MY_SA_CHAR_3_A_BIT,
		XX_MY_SA_CHAR_3_8_BIT,
		XX_MY_SA_CHAR_3_4_BIT,
		XX_MY_SA_CHAR_3_2_BIT,
		XX_MY_SA_CHAR_3_1_BIT);

Page_36_10_01_1: ENTITY ALD_36_10_01_1_MEM_SENSE_AMPS_CHAR_0
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PV_SENSE_CHAR_0_1_BIT_B1 =>
		PV_SENSE_CHAR_0_B1_BUS(0),
	PV_SENSE_CHAR_0_1_BIT_B2 =>
		PV_SENSE_CHAR_0_B2_BUS(0),
	PV_SENSE_CHAR_0_1_BIT_D1 =>
		PV_SENSE_CHAR_0_D1_BUS(0),
	PV_SENSE_CHAR_0_1_BIT_D2 =>
		PV_SENSE_CHAR_0_D2_BUS(0),
	PV_SENSE_CHAR_0_2_BIT_B1 =>
		PV_SENSE_CHAR_0_B1_BUS(1),
	PV_SENSE_CHAR_0_2_BIT_B2 =>
		PV_SENSE_CHAR_0_B2_BUS(1),
	PV_SENSE_CHAR_0_2_BIT_D1 =>
		PV_SENSE_CHAR_0_D1_BUS(1),
	PV_SENSE_CHAR_0_2_BIT_D2 =>
		PV_SENSE_CHAR_0_D2_BUS(1),
	PV_SENSE_CHAR_0_4_BIT_B1 =>
		PV_SENSE_CHAR_0_B1_BUS(2),
	PV_SENSE_CHAR_0_4_BIT_B2 =>
		PV_SENSE_CHAR_0_B2_BUS(2),
	PV_SENSE_CHAR_0_4_BIT_D1 =>
		PV_SENSE_CHAR_0_D1_BUS(2),
	PV_SENSE_CHAR_0_4_BIT_D2 =>
		PV_SENSE_CHAR_0_D2_BUS(2),
	PV_SENSE_CHAR_0_8_BIT_B1 =>
		PV_SENSE_CHAR_0_B1_BUS(3),
	PV_SENSE_CHAR_0_8_BIT_B2 =>
		PV_SENSE_CHAR_0_B2_BUS(3),
	PV_SENSE_CHAR_0_8_BIT_D1 =>
		PV_SENSE_CHAR_0_D1_BUS(3),
	PV_SENSE_CHAR_0_8_BIT_D2 =>
		PV_SENSE_CHAR_0_D2_BUS(3),
	PV_SENSE_CHAR_0_A_BIT_B1 =>
		PV_SENSE_CHAR_0_B1_BUS(4),
	PV_SENSE_CHAR_0_A_BIT_B2 =>
		PV_SENSE_CHAR_0_B2_BUS(4),
	PV_SENSE_CHAR_0_A_BIT_D1 =>
		PV_SENSE_CHAR_0_D1_BUS(4),
	PV_SENSE_CHAR_0_A_BIT_D2 =>
		PV_SENSE_CHAR_0_D2_BUS(4),
	PV_SENSE_CHAR_0_B_BIT_B1 =>
		PV_SENSE_CHAR_0_B1_BUS(5),
	PV_SENSE_CHAR_0_B_BIT_B2 =>
		PV_SENSE_CHAR_0_B2_BUS(5),
	PV_SENSE_CHAR_0_B_BIT_D1 =>
		PV_SENSE_CHAR_0_D1_BUS(5),
	PV_SENSE_CHAR_0_B_BIT_D2 =>
		PV_SENSE_CHAR_0_D2_BUS(5),
	PV_SENSE_CHAR_0_C_BIT_B1 =>
		PV_SENSE_CHAR_0_B1_BUS(7),
	PV_SENSE_CHAR_0_C_BIT_B2 =>
		PV_SENSE_CHAR_0_B2_BUS(7),
	PV_SENSE_CHAR_0_C_BIT_D1 =>
		PV_SENSE_CHAR_0_D1_BUS(7),
	PV_SENSE_CHAR_0_C_BIT_D2 =>
		PV_SENSE_CHAR_0_D2_BUS(7),
	PV_SENSE_CHAR_0_WM_BIT_B1 =>
		PV_SENSE_CHAR_0_B1_BUS(6),
	PV_SENSE_CHAR_0_WM_BIT_B2 =>
		PV_SENSE_CHAR_0_B2_BUS(6),
	PV_SENSE_CHAR_0_WM_BIT_D1 =>
		PV_SENSE_CHAR_0_D1_BUS(6),
	PV_SENSE_CHAR_0_WM_BIT_D2 =>
		PV_SENSE_CHAR_0_D2_BUS(6),
	PY_SENSE_STROBE_1 =>
		PY_SENSE_STROBE_1,
	MY_SA_CHAR_0_1_BIT =>
		XX_MY_SA_CHAR_0_1_BIT,
	MY_SA_CHAR_0_2_BIT =>
		XX_MY_SA_CHAR_0_2_BIT,
	MY_SA_CHAR_0_4_BIT =>
		XX_MY_SA_CHAR_0_4_BIT,
	MY_SA_CHAR_0_8_BIT =>
		XX_MY_SA_CHAR_0_8_BIT,
	MY_SA_CHAR_0_A_BIT =>
		XX_MY_SA_CHAR_0_A_BIT,
	MY_SA_CHAR_0_B_BIT =>
		XX_MY_SA_CHAR_0_B_BIT,
	MY_SA_CHAR_0_C_BIT =>
		XX_MY_SA_CHAR_0_C_BIT,
	MY_SA_CHAR_0_WM_BIT =>
		XX_MY_SA_CHAR_0_WM_BIT
	);

Page_36_10_02_1: ENTITY ALD_36_10_02_1_MEM_SENSE_AMPS_CHAR_1
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PV_SENSE_CHAR_1_1_BIT_B1 =>
		PV_SENSE_CHAR_1_B1_BUS(0),
	PV_SENSE_CHAR_1_1_BIT_B2 =>
		PV_SENSE_CHAR_1_B2_BUS(0),
	PV_SENSE_CHAR_1_1_BIT_D1 =>
		PV_SENSE_CHAR_1_D1_BUS(0),
	PV_SENSE_CHAR_1_1_BIT_D2 =>
		PV_SENSE_CHAR_1_D2_BUS(0),
	PV_SENSE_CHAR_1_2_BIT_B1 =>
		PV_SENSE_CHAR_1_B1_BUS(1),
	PV_SENSE_CHAR_1_2_BIT_B2 =>
		PV_SENSE_CHAR_1_B2_BUS(1),
	PV_SENSE_CHAR_1_2_BIT_D1 =>
		PV_SENSE_CHAR_1_D1_BUS(1),
	PV_SENSE_CHAR_1_2_BIT_D2 =>
		PV_SENSE_CHAR_1_D2_BUS(1),
	PV_SENSE_CHAR_1_4_BIT_B1 =>
		PV_SENSE_CHAR_1_B1_BUS(2),
	PV_SENSE_CHAR_1_4_BIT_B2 =>
		PV_SENSE_CHAR_1_B2_BUS(2),
	PV_SENSE_CHAR_1_4_BIT_D1 =>
		PV_SENSE_CHAR_1_D1_BUS(2),
	PV_SENSE_CHAR_1_4_BIT_D2 =>
		PV_SENSE_CHAR_1_D2_BUS(2),
	PV_SENSE_CHAR_1_8_BIT_B1 =>
		PV_SENSE_CHAR_1_B1_BUS(3),
	PV_SENSE_CHAR_1_8_BIT_B2 =>
		PV_SENSE_CHAR_1_B2_BUS(3),
	PV_SENSE_CHAR_1_8_BIT_D1 =>
		PV_SENSE_CHAR_1_D1_BUS(3),
	PV_SENSE_CHAR_1_8_BIT_D2 =>
		PV_SENSE_CHAR_1_D2_BUS(3),
	PV_SENSE_CHAR_1_A_BIT_B1 =>
		PV_SENSE_CHAR_1_B1_BUS(4),
	PV_SENSE_CHAR_1_A_BIT_B2 =>
		PV_SENSE_CHAR_1_B2_BUS(4),
	PV_SENSE_CHAR_1_A_BIT_D1 =>
		PV_SENSE_CHAR_1_D1_BUS(4),
	PV_SENSE_CHAR_1_A_BIT_D2 =>
		PV_SENSE_CHAR_1_D2_BUS(4),
	PV_SENSE_CHAR_1_B_BIT_B1 =>
		PV_SENSE_CHAR_1_B1_BUS(5),
	PV_SENSE_CHAR_1_B_BIT_B2 =>
		PV_SENSE_CHAR_1_B2_BUS(5),
	PV_SENSE_CHAR_1_B_BIT_D1 =>
		PV_SENSE_CHAR_1_D1_BUS(5),
	PV_SENSE_CHAR_1_B_BIT_D2 =>
		PV_SENSE_CHAR_1_D2_BUS(5),
	PV_SENSE_CHAR_1_C_BIT_B1 =>
		PV_SENSE_CHAR_1_B1_BUS(7),
	PV_SENSE_CHAR_1_C_BIT_B2 =>
		PV_SENSE_CHAR_1_B2_BUS(7),
	PV_SENSE_CHAR_1_C_BIT_D1 =>
		PV_SENSE_CHAR_1_D1_BUS(7),
	PV_SENSE_CHAR_1_C_BIT_D2 =>
		PV_SENSE_CHAR_1_D2_BUS(7),
	PV_SENSE_CHAR_1_WM_BIT_B1 =>
		PV_SENSE_CHAR_1_B1_BUS(6),
	PV_SENSE_CHAR_1_WM_BIT_B2 =>
		PV_SENSE_CHAR_1_B2_BUS(6),
	PV_SENSE_CHAR_1_WM_BIT_D1 =>
		PV_SENSE_CHAR_1_D1_BUS(6),
	PV_SENSE_CHAR_1_WM_BIT_D2 =>
		PV_SENSE_CHAR_1_D2_BUS(6),
	PY_SENSE_STROBE_1 =>
		PY_SENSE_STROBE_1,
	MY_SA_CHAR_1_1_BIT =>
		XX_MY_SA_CHAR_1_1_BIT,
	MY_SA_CHAR_1_2_BIT =>
		XX_MY_SA_CHAR_1_2_BIT,
	MY_SA_CHAR_1_4_BIT =>
		XX_MY_SA_CHAR_1_4_BIT,
	MY_SA_CHAR_1_8_BIT =>
		XX_MY_SA_CHAR_1_8_BIT,
	MY_SA_CHAR_1_A_BIT =>
		XX_MY_SA_CHAR_1_A_BIT,
	MY_SA_CHAR_1_B_BIT =>
		XX_MY_SA_CHAR_1_B_BIT,
	MY_SA_CHAR_1_C_BIT =>
		XX_MY_SA_CHAR_1_C_BIT,
	MY_SA_CHAR_1_WM_BIT =>
		XX_MY_SA_CHAR_1_WM_BIT
	);

Page_36_10_03_1: ENTITY ALD_36_10_03_1_MEM_SENSE_AMPS_CHAR_2
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PV_SENSE_CHAR_2_1_BIT_B1 =>
		PV_SENSE_CHAR_2_B1_BUS(0),
	PV_SENSE_CHAR_2_1_BIT_B2 =>
		PV_SENSE_CHAR_2_B2_BUS(0),
	PV_SENSE_CHAR_2_1_BIT_D1 =>
		PV_SENSE_CHAR_2_D1_BUS(0),
	PV_SENSE_CHAR_2_1_BIT_D2 =>
		PV_SENSE_CHAR_2_D2_BUS(0),
	PV_SENSE_CHAR_2_2_BIT_B1 =>
		PV_SENSE_CHAR_2_B1_BUS(1),
	PV_SENSE_CHAR_2_2_BIT_B2 =>
		PV_SENSE_CHAR_2_B2_BUS(1),
	PV_SENSE_CHAR_2_2_BIT_D1 =>
		PV_SENSE_CHAR_2_D1_BUS(1),
	PV_SENSE_CHAR_2_2_BIT_D2 =>
		PV_SENSE_CHAR_2_D2_BUS(1),
	PV_SENSE_CHAR_2_4_BIT_B1 =>
		PV_SENSE_CHAR_2_B1_BUS(2),
	PV_SENSE_CHAR_2_4_BIT_B2 =>
		PV_SENSE_CHAR_2_B2_BUS(2),
	PV_SENSE_CHAR_2_4_BIT_D1 =>
		PV_SENSE_CHAR_2_D1_BUS(2),
	PV_SENSE_CHAR_2_4_BIT_D2 =>
		PV_SENSE_CHAR_2_D2_BUS(2),
	PV_SENSE_CHAR_2_8_BIT_B1 =>
		PV_SENSE_CHAR_2_B1_BUS(3),
	PV_SENSE_CHAR_2_8_BIT_B2 =>
		PV_SENSE_CHAR_2_B2_BUS(3),
	PV_SENSE_CHAR_2_8_BIT_D1 =>
		PV_SENSE_CHAR_2_D1_BUS(3),
	PV_SENSE_CHAR_2_8_BIT_D2 =>
		PV_SENSE_CHAR_2_D2_BUS(3),
	PV_SENSE_CHAR_2_A_BIT_B1 =>
		PV_SENSE_CHAR_2_B1_BUS(4),
	PV_SENSE_CHAR_2_A_BIT_B2 =>
		PV_SENSE_CHAR_2_B2_BUS(4),
	PV_SENSE_CHAR_2_A_BIT_D1 =>
		PV_SENSE_CHAR_2_D1_BUS(4),
	PV_SENSE_CHAR_2_A_BIT_D2 =>
		PV_SENSE_CHAR_2_D2_BUS(4),
	PV_SENSE_CHAR_2_B_BIT_B1 =>
		PV_SENSE_CHAR_2_B1_BUS(5),
	PV_SENSE_CHAR_2_B_BIT_B2 =>
		PV_SENSE_CHAR_2_B2_BUS(5),
	PV_SENSE_CHAR_2_B_BIT_D1 =>
		PV_SENSE_CHAR_2_D1_BUS(5),
	PV_SENSE_CHAR_2_B_BIT_D2 =>
		PV_SENSE_CHAR_2_D2_BUS(5),
	PV_SENSE_CHAR_2_C_BIT_B1 =>
		PV_SENSE_CHAR_2_B1_BUS(7),
	PV_SENSE_CHAR_2_C_BIT_B2 =>
		PV_SENSE_CHAR_2_B2_BUS(7),
	PV_SENSE_CHAR_2_C_BIT_D1 =>
		PV_SENSE_CHAR_2_D1_BUS(7),
	PV_SENSE_CHAR_2_C_BIT_D2 =>
		PV_SENSE_CHAR_2_D2_BUS(7),
	PV_SENSE_CHAR_2_WM_BIT_B1 =>
		PV_SENSE_CHAR_2_B1_BUS(6),
	PV_SENSE_CHAR_2_WM_BIT_B2 =>
		PV_SENSE_CHAR_2_B2_BUS(6),
	PV_SENSE_CHAR_2_WM_BIT_D1 =>
		PV_SENSE_CHAR_2_D1_BUS(6),
	PV_SENSE_CHAR_2_WM_BIT_D2 =>
		PV_SENSE_CHAR_2_D2_BUS(6),
	PY_SENSE_STROBE_2 =>
		PY_SENSE_STROBE_2,
	MY_SA_CHAR_2_1_BIT =>
		XX_MY_SA_CHAR_2_1_BIT,
	MY_SA_CHAR_2_2_BIT =>
		XX_MY_SA_CHAR_2_2_BIT,
	MY_SA_CHAR_2_4_BIT =>
		XX_MY_SA_CHAR_2_4_BIT,
	MY_SA_CHAR_2_8_BIT =>
		XX_MY_SA_CHAR_2_8_BIT,
	MY_SA_CHAR_2_A_BIT =>
		XX_MY_SA_CHAR_2_A_BIT,
	MY_SA_CHAR_2_B_BIT =>
		XX_MY_SA_CHAR_2_B_BIT,
	MY_SA_CHAR_2_C_BIT =>
		XX_MY_SA_CHAR_2_C_BIT,
	MY_SA_CHAR_2_WM_BIT =>
		XX_MY_SA_CHAR_2_WM_BIT
	);

Page_36_10_04_1: ENTITY ALD_36_10_04_1_MEM_SENSE_AMS_CHAR_3
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PV_SENSE_CHAR_3_1_BIT_B1 =>
		PV_SENSE_CHAR_3_B1_BUS(0),
	PV_SENSE_CHAR_3_1_BIT_D1 =>
		PV_SENSE_CHAR_3_D1_BUS(0),
	PV_SENSE_CHAR_3_1_BIT_D2 =>
		PV_SENSE_CHAR_3_D2_BUS(0),
	PV_SENSE_CHAR_3_1_BIT_B2 =>
		PV_SENSE_CHAR_3_B2_BUS(0),
	PV_SENSE_CHAR_3_2_BIT_B1 =>
		PV_SENSE_CHAR_3_B1_BUS(1),
	PV_SENSE_CHAR_3_2_BIT_B2 =>
		PV_SENSE_CHAR_3_B2_BUS(1),
	PV_SENSE_CHAR_3_2_BIT_D1 =>
		PV_SENSE_CHAR_3_D1_BUS(1),
	PV_SENSE_CHAR_3_2_BIT_D2 =>
		PV_SENSE_CHAR_3_D2_BUS(1),
	PV_SENSE_CHAR_3_4_BIT_B1 =>
		PV_SENSE_CHAR_3_B1_BUS(2),
	PV_SENSE_CHAR_3_4_BIT_B2 =>
		PV_SENSE_CHAR_3_B2_BUS(2),
	PV_SENSE_CHAR_3_4_BIT_D1 =>
		PV_SENSE_CHAR_3_D1_BUS(2),
	PV_SENSE_CHAR_3_4_BIT_D2 =>
		PV_SENSE_CHAR_3_D2_BUS(2),
	PV_SENSE_CHAR_3_8_BIT_B1 =>
		PV_SENSE_CHAR_3_B1_BUS(3),
	PV_SENSE_CHAR_3_8_BIT_B2 =>
		PV_SENSE_CHAR_3_B2_BUS(3),
	PV_SENSE_CHAR_3_8_BIT_D1 =>
		PV_SENSE_CHAR_3_D1_BUS(3),
	PV_SENSE_CHAR_3_8_BIT_D2 =>
		PV_SENSE_CHAR_3_D2_BUS(3),
	PV_SENSE_CHAR_3_A_BIT_B1 =>
		PV_SENSE_CHAR_3_B1_BUS(4),
	PV_SENSE_CHAR_3_A_BIT_B2 =>
		PV_SENSE_CHAR_3_B2_BUS(4),
	PV_SENSE_CHAR_3_A_BIT_D1 =>
		PV_SENSE_CHAR_3_D1_BUS(4),
	PV_SENSE_CHAR_3_A_BIT_D2 =>
		PV_SENSE_CHAR_3_D2_BUS(4),
	PV_SENSE_CHAR_3_B_BIT_B1 =>
		PV_SENSE_CHAR_3_B1_BUS(5),
	PV_SENSE_CHAR_3_B_BIT_B2 =>
		PV_SENSE_CHAR_3_B2_BUS(5),
	PV_SENSE_CHAR_3_B_BIT_D1 =>
		PV_SENSE_CHAR_3_D1_BUS(5),
	PV_SENSE_CHAR_3_B_BIT_D2 =>
		PV_SENSE_CHAR_3_D2_BUS(5),
	PV_SENSE_CHAR_3_C_BIT_B1 =>
		PV_SENSE_CHAR_3_B1_BUS(7),
	PV_SENSE_CHAR_3_C_BIT_B2 =>
		PV_SENSE_CHAR_3_B2_BUS(7),
	PV_SENSE_CHAR_3_C_BIT_D1 =>
		PV_SENSE_CHAR_3_D1_BUS(7),
	PV_SENSE_CHAR_3_C_BIT_D2 =>
		PV_SENSE_CHAR_3_D2_BUS(7),
	PV_SENSE_CHAR_3_WM_BIT_B1 =>
		PV_SENSE_CHAR_3_B1_BUS(6),
	PV_SENSE_CHAR_3_WM_BIT_B2 =>
		PV_SENSE_CHAR_3_B2_BUS(6),
	PV_SENSE_CHAR_3_WM_BIT_D2 =>
		PV_SENSE_CHAR_3_D2_BUS(6),
	PV_SENSE_CHAR_3_WM_BIT_D1 =>
		PV_SENSE_CHAR_3_D1_BUS(6),
	PY_SENSE_STROBE_2 =>
		PY_SENSE_STROBE_2,
	MY_SA_CHAR_3_1_BIT =>
		XX_MY_SA_CHAR_3_1_BIT,
	MY_SA_CHAR_3_2_BIT =>
		XX_MY_SA_CHAR_3_2_BIT,
	MY_SA_CHAR_3_4_BIT =>
		XX_MY_SA_CHAR_3_4_BIT,
	MY_SA_CHAR_3_8_BIT =>
		XX_MY_SA_CHAR_3_8_BIT,
	MY_SA_CHAR_3_A_BIT =>
		XX_MY_SA_CHAR_3_A_BIT,
	MY_SA_CHAR_3_B_BIT =>
		XX_MY_SA_CHAR_3_B_BIT,
	MY_SA_CHAR_3_C_BIT =>
		XX_MY_SA_CHAR_3_C_BIT,
	MY_SA_CHAR_3_WM_BIT =>
		XX_MY_SA_CHAR_3_WM_BIT
	);


END;
