// Seed: 2868085314
module module_0;
  wire  id_1  ,  id_2  ,  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ;
  assign module_1.id_2 = 0;
  wire id_29;
  assign id_23 = id_11;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output reg id_2;
  module_0 modCall_1 ();
  input wire id_1;
  always @(posedge id_3 == -1 or posedge id_1) id_2 <= #1 id_1;
endmodule
