
<html><head><title>Customizing Your Environment</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="rgirdhar" />
<meta name="CreateDate" content="2020-08-14" />
<meta name="CreateTime" content="1597435278" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes NC Verilog Integration tools, commands and forms, and the NC Verilog Integration environment." />
<meta name="DocTitle" content="Virtuoso NC-Verilog Environment User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Customizing Your Environment" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-3.2.1" />
<meta name="Keyword" content="ncveruser" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2020-08-14" />
<meta name="ModifiedTime" content="1597435278" />
<meta name="NextFile" content="appB.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="chap6.html" />
<meta name="c_product" content="Virtuoso Schematic Editor" />
<meta name="Product" content="Virtuoso Schematic Editor" />
<meta name="ProductFamily" content="Virtuoso Schematic Editor" />
<meta name="ProductVersion" content="ICADVM20.1" />
<meta name="RightsManagement" content="Copyright 2012-2020 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso NC-Verilog Environment User Guide -- Customizing Your Environment" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="ICADVM20.1" />
<meta name="SpaceKey" content="ncveruserICADVM201" />
<meta name="webflare-version" content="2.0" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" /></head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="ncveruserTOC.html">Contents</a></li><li><a class="prev" href="chap6.html" title="Working with the Stimulus">Working with the Stimulus</a></li><li style="float: right;"><a class="viewPrint" href="ncveruser.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="appB.html" title="Running Simulations with Xcelium">Running Simulations with Xceli ...</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso NC-Verilog Environment User Guide<br />Product Version ICADVM20.1, October 2020</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<h1>A
<a id="pgfId-1018095"></a><a id="23200"></a></h1>
<h1>
<a id="pgfId-1018097"></a><hr />
<a id="20165"></a>Customizing Your Environment<hr />
</h1>

<p>
<a id="pgfId-1019851"></a>The information in this appendix describes how to:</p>
<ul><li>
<a id="pgfId-1019852"></a><a href="appA.html#90365">Customizing Command Form Option Settings</a></li><li>
<a id="pgfId-1019867"></a><a href="appA.html#35414">Specifying an Editor for Text Files</a></li><li>
<a id="pgfId-1019915"></a><a href="appA.html#32473">Generating Logical Verilog Netlists of Designs</a></li></ul>



<h2>
<a id="pgfId-1019825"></a><a id="90365"></a>Customizing Command Form Option Settings</h2>

<p>
<a id="pgfId-1014413"></a>There are two ways to customize command form option settings for the Virtuoso Verilog Environment for the NC-Verilog Integration window (main NC-Verilog window):</p>
<ul><li>
<a id="pgfId-1014415"></a>Directly edit the default option settings on the command forms and save the session.</li><li>
<a id="pgfId-1014419"></a>Create a <code>.simrc</code> file that contains the option settings you want to specify. </li></ul>


<h4>
<a id="pgfId-1014421"></a>Directly Editing the Setup Command Forms </h4>

<p>
<a id="pgfId-1014424"></a>When you edit the default settings on a form, the system saves the new settings to the <code>.vlogifrc</code> file. The <code>.vlogifrc </code>file settings override the default setup options supplied with NC-Verilog Integration Environment or supplied by a user in an <code>.simrc</code> file. </p>
<p>
<a id="pgfId-1014427"></a>The <code>.vlogifrc</code> file is rewritten whenever you complete one of the following actions:</p>
<ul><li>
<a id="pgfId-1014428"></a>Exit the run directory</li><li>
<a id="pgfId-1014429"></a>Choose the <em>File &#8211; Quit</em> command from the NC-Verilog Integration window</li><li>
<a id="pgfId-1014430"></a>Change to a new run directory</li></ul>



<h4>
<a id="pgfId-1014433"></a>Creatin<a id="appsimrc"></a>g the .simrc File</h4>

<p>
<a id="pgfId-1017908"></a>You create a <code>.simrc </code><a id="marker-1017907"></a>file with your system editor. Then you add a Cadence&#174; SKILL variable and a custom value (or option setting) to the<code> .simrc </code>file.</p>

<h3>
<a id="pgfId-1017909"></a>Form Options and SKILL Variables </h3>

<p>
<a id="pgfId-1017910"></a>In general, you can customize some of the options for each of the following forms. </p>
<ul><li>
<a id="pgfId-1016585"></a>SDF Delay Annotation Setup</li><li>
<a id="pgfId-1016586"></a>Netlist Setup</li><li>
<a id="pgfId-1016588"></a>Record Signals Setup</li><li>
<a id="pgfId-1016589"></a>Simulation Setup</li><li>
<a id="pgfId-1016590"></a>Simulation Comparison Setup</li><li>
<a id="pgfId-1016591"></a>Cross Selection Setup</li></ul>





<p>
<a id="pgfId-1017728"></a>The tables in the following section map the form options with the SKILL variables that you can specify in the <code>.simrc</code> file.</p>

<h4>
<a id="pgfId-1017640"></a>SDF Delay Annotation Setup Form</h4>
<p>
<a id="pgfId-1017706"></a></p>
<table class="webflareTable" id="#id1017641">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1017643">
<a id="pgfId-1017643"></a>Form Option</span>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1017645">
<a id="pgfId-1017645"></a> SKILL Variable</span>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017647"></a>Suppress SDF CellType Checking</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017649"></a>simNCVerilogSuppressCellTypeCheck</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017651"></a>Suppress sdf2sdf3 Running</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017653"></a>simNCVerilogSuppressSdf2Sdf</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017655"></a>Suppress sdf2sdf3 Warning Message</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017657"></a>simNCVerilogSuppressWarnMessage </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017659"></a>Delay File</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017661"></a>simNCVerilogSDFFileName</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017663"></a>sdf2sdf File</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017665"></a>simNCVerilogSdf2SdfOutputFileName</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017667"></a>SDF Scope</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017669"></a>simNCVerilogSDFScope</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017671"></a>SDF Module Instance</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017673"></a>simNCVerilogSDFModuleInst</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017675"></a>Delay Config File</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017677"></a>simNCVerilogSDFConfigFile</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017679"></a>Log File</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017681"></a>simNCVerilogSDFLogFile</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017683"></a>Use Delay Type</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017685"></a>simNCVerilogSDFDelayType</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017687"></a>Scale Source Delay</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017689"></a>simNCVerilogSDFScaleType</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017691"></a>Scale Factor</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017693"></a>simNCVerilogSDFScaleFactorConfig</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017695"></a>Minimum</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017697"></a>simNCVerilogSDFScaleMin</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017699"></a>Typical</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017701"></a>simNCVerilogSDFScaleTyp</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017703"></a>Maximum</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017705"></a>simNCVerilogSDFScaleMax</p>
</td>
</tr>
</tbody></table>
<h4>
<a id="pgfId-1018061"></a><a id="43968"></a>Netlist Setup Form</h4>
<p>
<a id="pgfId-1018075"></a></p>
<table class="webflareTable" id="#id1018062">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1019169">
<a id="pgfId-1019169"></a>Form Option</span>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1019171">
<a id="pgfId-1019171"></a> SKILL Variable</span>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019173"></a>Netlisting Mode</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019178"></a><h-hot><a href="chap5.html#67884">simReNetlistAll</a></h-hot></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019180"></a>Netlist These Views</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019185"></a><h-hot><a href="chap5.html#87222">verilogSimViewList</a></h-hot></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019187"></a>Netlist For LAI/LMSI Models</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019192"></a><h-hot><a href="chap5.html#81632">simVerilogLaiLmsiNetlisting</a></h-hot></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019201"></a>Netlist Uppercase</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019206"></a><h-hot><a href="chap5.html#30511">vtoolsUseUpperCaseFlag</a></h-hot></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019208"></a>Generate Pin Map</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019213"></a><h-hot><a href="chap5.html#20006">hnlVerilogCreatePM</a></h-hot></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019215"></a>Preserve Buses</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019220"></a><h-hot><a href="chap5.html#97176">simVerilogFlattenBuses</a></h-hot></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019222"></a>Netlist SwitchRC</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019227"></a><h-hot><a href="chap5.html#43177">simVerilogHandleSwitchRCData</a></h-hot></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019229"></a>Skip Null Port</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019234"></a><h-hot><a href="chap5.html#64200">simVerilogProcessNullPorts</a></h-hot></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019236"></a>Netlist Uselib</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019241"></a><h-hot><a href="chap5.html#13531">simVerilogHandleUseLib</a></h-hot></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019243"></a>Drop Port Range</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019248"></a><h-hot><a href="chap5.html#99773">simVerilogDropPortRange</a></h-hot></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019250"></a>Incremental Config List</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019255"></a><a href="chap5.html#40017">simVerilogIncrementalNetlistConfigList</a></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019257"></a>Symbol Implicit</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019262"></a><a href="chap5.html#36535">hnlVerilogNetlistStopCellImplicit</a></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019264"></a>Assign For Alias</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019269"></a><a href="chap5.html#92306">vlogifUseAssignsForAlias</a></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019271"></a>Skip Timing Information</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019276"></a><a href="chap5.html#72881">vlogifSkipTimingInfo</a></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019278"></a>Declare Global Locally</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019283"></a><a href="chap5.html#87297">vlogifDeclareGlobalNetLocal</a></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019285"></a>Netlist Explicitly</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019290"></a><a href="chap5.html#63591">simVerilogNetlistExplicit</a></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019292"></a>Support Escape Names</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019296"></a><a href="chap5.html#81037">simVerilogEnableEscapeNameMapping</a></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019880"></a>Single Netlist File</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026282"></a><a href="chap5.html#13445">simVerilogGenerateSingleNetlistFile</a></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019299"></a>Terminal SyncUp</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019304"></a><a href="chap5.html#60089">hnlVerilogTermSyncUp</a></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019306"></a>Stop Netlisting at Views</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019311"></a><a href="chap5.html#30442">verilogSimStopList</a></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019313"></a>Global Power Nets</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019318"></a><a href="chap5.html#15737">simVerilogPwrNetList</a></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019320"></a>Global Ground Nets</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019325"></a><a href="chap5.html#63508">simVerilogGndNetList</a></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019327"></a>Global TimeScale Overwrite Schematic Time Scale</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019332"></a><a href="chap5.html#22290">simVerilogOverWriteSchTimeScale</a></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019334"></a>Global Sim Time</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019339"></a><a href="chap5.html#45363">simVerilogSimTimeValue</a></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019341"></a>Unit (Global Sim Time)</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019346"></a><a href="chap5.html#97218">simVerilogSimTimeUnit</a></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019355"></a>Global Sim Precision</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019360"></a><a href="chap5.html#72772">simVerilogSimPrecisionValue</a></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019348"></a>Unit (Global Precision Time)</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019353"></a><a href="chap5.html#20073">simVerilogSimPrecisionUnit</a></p>
</td>
</tr>
</tbody></table>
<h4>
<a id="pgfId-1018451"></a>Simulation Options Form</h4>
<p>
<a id="pgfId-1017840"></a></p>
<table class="webflareTable" id="#id1017743">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1017745">
<a id="pgfId-1017745"></a>Form Option</span>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1017747">
<a id="pgfId-1017747"></a> SKILL Variable</span>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017749"></a>Options File</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017751"></a>simNCVerilogOptFile</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017753"></a>Files</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017755"></a>simNCVerilogLibFile</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017757"></a>Directories</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017759"></a>simNCVerilogLibDir</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017761"></a>Pack Reference Library In Dir</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017763"></a>simNCVerilogPackLib</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017765"></a>Pack Reference Library</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017767"></a>simNCVerilogPackButton</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017769"></a>Exit After</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017771"></a>simNCVerilogStepComp</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017773"></a>Exit After</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017775"></a>simNCVerilogStepElab</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017777"></a>Read</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017779"></a>simNCVerilogReadAccess</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017781"></a>Write</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017783"></a>simNCVerilogWriteAccess</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017785"></a>Connectivity</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017787"></a>simNCVerilogConnectAccess</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017789"></a>Enable Line Debugging</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017791"></a>simNCVerilogLineDebug</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017793"></a>Mode</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017795"></a>simNCVerilogDelayMode</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017797"></a>Type</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017799"></a>simNCVerilogDelayType</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017801"></a>SDF Command File</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017803"></a>simNCVerilogSDFDFile</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017805"></a>Use Pulse Control Parameters</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017807"></a>simNCVerilogPulseCtlError</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017809"></a>Use Pulse Control Parameters</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017811"></a>simNCVerilogPulseCtlReject</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017813"></a>Use Pulse Control Parameters</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017815"></a>simNCVerilogPulseCtlSpecparam</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017817"></a>Enable Timing Check</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017819"></a>simNCVerilogEnableTimingCheck</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017821"></a>Allow Negative Values</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017823"></a>simNCVerilogTimingNeg</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017825"></a>Ignore Notifiers</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017827"></a>simNCVerilogTimingNot</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017829"></a>Suppress Warnings</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017831"></a>simNCVerilogSupWarn</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017833"></a>Simulation Log File</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017835"></a>simNCVerilogLogFile</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017837"></a>NC-Verilog Executable</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017839"></a>simNCVerilogSimBinary</p>
</td>
</tr>
</tbody></table>
<h4>
<a id="pgfId-1017051"></a>NC Sim Compare Options Form</h4>
<p>
<a id="pgfId-1017057"></a></p>
<table class="webflareTable" id="#id1017071">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1026422">
<a id="pgfId-1026422"></a>Form Option</span>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1026424">
<a id="pgfId-1026424"></a> SKILL Variable</span>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026426"></a>Rule File</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026428"></a>simNCVerilogVCompScriptFile </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026430"></a>Golden Database File</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026432"></a>simNCVerilogVCompGoldenDbPath</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026434"></a>Compare Database File</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026436"></a>simNCVerilogVCompCompareDbPath</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026438"></a>Start Time</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026440"></a>simNCVerilogVCompStartTime</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026442"></a>Finish Time</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026444"></a>simNCVerilogVCompFinishTime</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026446"></a>Time Unit</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026448"></a>simNCVerilogVCompCwinTimeUinit</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026450"></a>Time Unit</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026452"></a>simNCVerilogVCompTolTimeUinit </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026454"></a>Time Unit</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026456"></a>simNCVerilogVCompSetupHoldTimeUnit</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026458"></a>Positive Tolerance</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026460"></a>simNCVerilogVCompPosTol </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026462"></a>Negative Tolerance</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026464"></a>simNCVerilogVCompNegTol</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026466"></a>Clock Signal To Use</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026468"></a>simNCVerilogVCompClkDef</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026470"></a>Sample Time Unit Offset</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026472"></a>simNCVerilogVCompClkSample</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026474"></a>Clock Setup Time</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026476"></a>simNCVerilogVCompClkSetupTime</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026478"></a>Clock Hold Time</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026480"></a>simNCVerilogVCompClkHoldTime </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026482"></a>Active Clock Edge For Sampling</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026484"></a>simNCVerilogVCompClkEdge </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026486"></a>Max. Mismatches</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026488"></a>simNCVerilogVCompMaxCompareMismatches</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026490"></a>Text File</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026492"></a>simNCVerilogVCompTextRepString</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026494"></a>Report Verbosity Level</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026496"></a>simNCVerilogVCompVerboseCyclic</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026498"></a>Difference Database</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026500"></a>simNCVerilogVCompCompareResultsDirName</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026502"></a>Path to Database</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026504"></a>simNCVerilogVCompCompareResultsDirPath</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026506"></a>No prompt in GUI</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026508"></a>simNCVerilogVCompScriptFileUsageCyclic</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026510"></a>No prompt in GUI</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026512"></a>simNCVerilogVCompCompWindowButton</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026514"></a>No prompt in GUI</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026516"></a>simNCVerilogVCompClockButton</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026518"></a>No prompt in GUI</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026520"></a>simNCVerilogVCompGenTextRepButton</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026522"></a>No prompt in GUI</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026524"></a>simNCVerilogVCompShowInWaveformButton</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026526"></a>No prompt in GUI</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026528"></a>simNCVerilogVCompMaxMismatchesButton</p>
</td>
</tr>
</tbody></table>
<h4>
<a id="pgfId-1017243"></a>Record Signals Options Form</h4>
<p>
<a id="pgfId-1017353"></a></p>
<table class="webflareTable" id="#id1017244">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1017246">
<a id="pgfId-1017246"></a>Form Option</span>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1017248">
<a id="pgfId-1017248"></a> SKILL Variable</span>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017250"></a>Trace</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017252"></a>simNCVerilogTraceMode</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017254"></a>Trace these signals</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017256"></a>simNCVerilogTraceSigList</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017258"></a>In the Scope</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017260"></a>simNCVerilogScope</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017262"></a>Depth mode</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017264"></a>simNCVerilogScopeRadio</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017266"></a>Depth value</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017268"></a>simNCVerilogDepth</p>
</td>
</tr>
</tbody></table>
<h4>
<a id="pgfId-1017059"></a>Cross Selection Options Form</h4>
<p>
<a id="pgfId-1017940"></a></p>
<table class="webflareTable" id="#id1040132">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1017929">
<a id="pgfId-1017929"></a>Form Option</span>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1017931">
<a id="pgfId-1017931"></a> SKILL Variable</span>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017933"></a>Cross Selection from Schematic Editor to SimVision</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017935"></a>simNCVerilogCompToSyn</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017937"></a>Cross Selection from SimVision to Schematic Editor</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017939"></a>simNCVerilogSynToComp</p>
</td>
</tr>
</tbody></table>

<p>
<a id="pgfId-1017941"></a>In addition, there is another SKILL variable, <code>simSupportDuplicatePorts</code><a id="simsupduppor"></a>, which<code> </code>determines whether to remove duplicate ports from a netlist. The variable is set to <em>t, </em>by default and the simulator accepts duplicate ports. If set to <em>nil</em>, the netlister removes duplicate ports from a netlist.</p>

<h2>
<a id="pgfId-1019763"></a><a id="35414"></a>Spec<a id="specifyEditor"></a>ifying an Editor for Text Files</h2>

<p>
<a id="pgfId-1030177"></a>In the Virtuoso design environment, the default editor for text files in Virtuoso Text Editor. For details on this editor, see <em><a actuate="user" class="URL" href="../text_editor/text_editorTOC.html" show="replace" xml:link="simple">Virtuoso Text Editor User Guide</a></em>.</p>
<p>
<a id="pgfId-1030279"></a>You can also specify an editor of your choice in any of the following ways for working with text files, such as Verilog or Verilog-A files:</p>
<ul><li>
<a id="pgfId-1030280"></a>Set the SKILL variable <code>editor</code> in Virtuoso CIW to specify the text editor as follows: <br />
<a id="pgfId-1030281"></a><code>editor=&quot;</code><span class="webflare-courier-new" style="white-space:pre"><em>s_editorCommand</em></span><code>&quot;</code><br />
<a id="pgfId-1019767"></a>Here,  <span class="webflare-courier-new" style="white-space:pre"><em>s_editorCommand</em></span> is the command for opening the required editor. For example, to specify vi as the editor, set this variable as follows:<br />
<a id="pgfId-1019768"></a><code>editor=&quot;vi&quot;</code></li><li>
<a id="pgfId-1019769"></a>Set the SKILL variable <code>hdlReadOnlyModeEditorCommand</code> in CIW or in the <code>.cdsinit</code> file to open a file in an external editor in read-only mode:<br />
<a id="pgfId-1019770"></a><code>hdlReadOnlyModeEditorCommand=&quot;s_readOnlyCommand&quot;</code><br />
<a id="pgfId-1019771"></a>Here, <code>s_readOnlyCommand</code> is the command for opening files in the read-only mode in the required editor. For example, to open a file in nedit in the read-only mode, set this variable as follows:<br />
<a id="pgfId-1031786"></a><code>hdlReadOnlyModeEditorCommand=&quot;nedit -read&quot;</code></li></ul>








<h2>
<a id="pgfId-1031789"></a><a id="32473"></a>Generating Logical Verilog Netlists of Designs<a id="logicalnetlist"></a></h2>

<p>
<a id="pgfId-1031790"></a>This section includes the following topics:</p>
<ul><li>
<a id="pgfId-1029743"></a><a href="appA.html#16095">Overview</a></li><li>
<a id="pgfId-1029761"></a><a href="appA.html#12105">Terminology</a></li><li>
<a id="pgfId-1029815"></a><a href="appA.html#80333">Generating a Logical Verilog Netlist</a></li><li>
<a id="pgfId-1029842"></a><a href="appA.html#70749">Comparison Between a Regular and a Logical Verilog Netlist</a></li></ul>




<h3>
<a id="pgfId-1025299"></a><a id="16095"></a>Overview</h3>

<p>
<a id="pgfId-1038685"></a>Consider a scenario where you want to run low-power simulations on a Verilog design that contains well-defined power connections along with inherited and explicit connections. For running these simulations, you would supply as input to the simulator, a netlist of the Verilog design. Moreover, the netlist for such a design would contain both connectivity and power information. However, if you are using a simulator such as Innovusâ„¢ Digital Implementation System (Innovus), you need to supply as input a netlist that contains only connectivity information, because this simulator obtains the power information from a separate source file. For such simulators, you can generate a logical Verilog netlist. </p>
<p>
<a id="pgfId-1039673"></a>A logical Verilog netlist contains only connectivity information. It has the following properties:</p>
<ul><li>
<a id="pgfId-1039261"></a>Does not contain any inherited connection information, such as:<br /><pre class="webflare-pre-block webflare-courier-new" id="#id1039262">
<a id="pgfId-1039262"></a>(* netExpr = &quot;vdde(vdde_)&quot; *) wire vdde_;</pre><pre class="webflare-pre-block webflare-courier-new" id="#id1039263">
<a id="pgfId-1039263"></a>(* netExpr = &quot;vdd(vdd_)&quot; *) wire vdd_;</pre></li><li>
<a id="pgfId-1039264"></a>Does not list any power and ground pins, and power and ground nets</li><li>
<a id="pgfId-1039288"></a>Replaces the logical port connections to power and ground nets with <code>1&#8217;b1</code> or <code>1&#8217;b0</code></li></ul>






<p>
<a id="pgfId-1039220"></a>When generating a logical Verilog netlist, the netlister performs the following actions:</p>
<ul><li>
<a id="pgfId-1039318"></a>Power information, that is power or ground terminals and <code>instTerms</code>, is removed.</li><li>
<a id="pgfId-1039319"></a>Ports with signal type other than <code>power</code>, <code>ground</code>, <code>tieHi</code>, or <code>tieLo</code> and connected to a net with signal type <code>ground</code>, are replaced with <code>tieLo</code> or <code>1&#39;b0</code>.</li><li>
<a id="pgfId-1039351"></a>Ports with signal type other than <code>power</code>, <code>ground</code>, <code>tieHi</code>, or <code>tieLo</code> and connected to a net with signal type <code>power</code>, are replaced with <code>tieHi</code> or <code>1&#39;b1</code>.</li></ul>


<p>
<a id="pgfId-1039310"></a>For information on the terms used to define a logical Verilog netlist, see <a href="appA.html#12105">&#8220;Terminology&#8221;</a>.</p>
<p>
<a id="pgfId-1039701"></a>To generate a logical Verilog netlist, set the SKILL variable <code>simVerilogGenerateLogicalVerilog</code> and netlist the design using NC-Verilog Environment.</p>
<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1040327"></a>The <code>simVerilogGenerateLogicalVerilog</code> SKILL variable is not supported in SystemVerilog.</div>
<p>
<a id="pgfId-1039480"></a>If you do not want to explicitly specify the connections as scalar constants <code>1&#39;b1</code> and <code>1&#39;b0</code>, you can declare the power and ground connections as <code>supply1</code> and <code>supply0</code> respectively in the logical Verilog netlist using the SKILL variable <code>hnlVerilogLogicalWithSupplies</code>. For example, the use of this variable is recommended in a design hierarchy with instances of primitive gates and their supply nets resolved with <code>1&#39;b1</code> or <code>1&#39;b0</code>, which causes the elaboration process to fail. To elaborate the design successfully, set the variable to generate a logical Verilog netlist where the power and ground connections are declared as <code>supply1</code> and <code>supply0</code>. </p>
<p>
<a id="pgfId-1037774"></a>For details on how to generate these types of logical Verilog netlists of designs, see <a href="appA.html#80333">&#8220;Generating a Logical Verilog Netlist&#8221;</a>.</p>
<p>
<a id="pgfId-1037781"></a>The following box illustrates a logical Verilog netlist where the logical port connections to power and ground nets are replaced by the corresponding scalar constant through the use of <code>simVerilogGenerateLogicalVerilog</code>.</p>

<p>
<a id="pgfId-1037796"></a></p>
<table class="webflareTable" id="#id1037782">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1037784"></a>`timescale 1ns / 1ns </pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1037785"></a>module BOTTOM ( Z, A );</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1037786"></a>output&#160;&#160;Z;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1037787"></a>input&#160;&#160;A;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1037788"></a>specify </pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1037789"></a>    specparam CDS_LIBNAME  = &quot;testlib&quot;;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1037790"></a>    specparam CDS_CELLNAME = &quot;BOTTOM&quot;;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1037791"></a>    specparam CDS_VIEWNAME = &quot;schematic&quot;;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1037792"></a>endspecify</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1037793"></a>tranif1 N0( Z, 1&#39;b0, A);</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1037794"></a>tranif0 P0( Z, 1&#39;b1, A);</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1037795"></a>endmodule</pre>
</td>
</tr>
</tbody></table>

<p>
<a id="pgfId-1037797"></a>The following box illustrates a logical Verilog netlist where the supply nets are declared as <code>supply1</code> or <code>supply0</code> through the use of <code>hnlVerilogLogicalWithSupplies</code> and <code>simVerilogGenerateLogicalVerilog</code>.</p>

<p>
<a id="pgfId-1037816"></a></p>
<table class="webflareTable" id="#id1037798">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1037800"></a>`timescale 1ns / 1ns </pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1037801"></a>module BOTTOM ( Z, A );</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1037802"></a>output&#160;&#160;Z;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1037803"></a>input&#160;&#160;A;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1037804"></a>// Supply declaration</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1037805"></a>supply1&#160;&#160;VDD;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1037806"></a>supply0&#160;&#160;VSS;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1037807"></a>specify </pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1037808"></a>    specparam CDS_LIBNAME  = &quot;testlib&quot;;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1037809"></a>    specparam CDS_CELLNAME = &quot;BOTTOM&quot;;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1037810"></a>    specparam CDS_VIEWNAME = &quot;schematic&quot;;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1037811"></a>endspecify</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1037812"></a>// VDD and VSS retained in the netlist and not replaced</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1037813"></a>tranif1 N0( Z, VSS, A);</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1037814"></a>tranif0 P0( Z, VDD, A);</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1037815"></a>endmodule</pre>
</td>
</tr>
</tbody></table>
<h3>
<a id="pgfId-1021567"></a><a id="12105"></a>Terminology</h3>

<p>
<a id="pgfId-1031617"></a>The table shown below describes the terms used to define a logical Verilog netlist. The definitions of these terms are based on the value of the signal type<em> (</em><code>sigType</code><em>) </em>attribute that you set for a net or terminal in your Verilog design. Virtuoso uses the value of <code>sigType</code> to extract power and ground nets, and the <code>tieHi</code> and <code>tieLo</code> connections from the design.</p>
<p>
<a id="pgfId-1031618"></a>You can set <code>sigType</code> of a net or terminal in Virtuoso Schematic Editor or in Virtuoso Symbol Editor by using one of the following:</p>
<ul><li>
<a id="pgfId-1025521"></a>Edit Object Properties form&#8211;in the <em>Signal Type</em> list box</li><li>
<a id="pgfId-1026097"></a>Property Editor assistant </li></ul>

<p>
<a id="pgfId-1026099"></a>For information about the <em>Signal Type</em> list box, see &#8220;<h-hot><a actuate="user" class="URL" href="../comphelp/appD.html#PinCreateForm" show="replace" xml:link="simple">Add Pin Form - Schematic</a></h-hot>&#8221; in <em>Virtuoso Schematic Editor L User Guide</em>.</p>

<p>
<a id="pgfId-1026141"></a></p>
<table class="webflareTable" id="#id1026100">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026102"></a>Term</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026104"></a>Definition</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026106"></a>Power net</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026108"></a>A net that has the signal type attribute set to <code>power</code></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026110"></a>Ground net</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026112"></a>A net that has the signal type attribute set to <code>ground</code></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026114"></a>Logical net</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026116"></a>A net that has the signal type attribute set to any value other than <code>power</code>, <code>tieHi</code>, <code>ground</code>, or <code>tieLo</code></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026118"></a>Power terminal</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026120"></a>A terminal (schematic pin) connected to a net that has the signal type attribute set to <code>power</code></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026122"></a>Ground terminal</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026124"></a>A terminal (schematic pin) connected to a net that has the signal type attribute set to <code>ground</code></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026126"></a>Logical terminal</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026128"></a>A terminal (schematic pin) connected to a logical net or to nets that have the signal type attribute set to <code>tieHi</code> or <code>tieLo</code></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026130"></a>Power instTerm</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026132"></a>An instTerm for which the corresponding terminal has the signal type attribute set to <code>power</code></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026134"></a>Ground instTerm</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026136"></a>An instTerm for which the corresponding terminal has the signal type attribute set to <code>ground</code></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026138"></a>Logical instTerm</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026140"></a>An instTerm for which corresponding terminal is connected to a logical net or that has the signal type attribute set to <code>tieHi</code> or <code>tieLo</code></p>
</td>
</tr>
</tbody></table>
<h3>
<a id="pgfId-1028058"></a><a id="80333"></a>Generating a <a id="genLogicalNetlist"></a>Logical Verilog Netlist</h3>

<p>
<a id="pgfId-1031795"></a>To generate a logical Verilog netlist of a design where the logical port connections to power and ground nets are replaced with the corresponding scalar constant, set the SKILL variable <code>simVerilogGenerateLogicalVerilog</code> to <code>t</code> and identify the power and ground nets in the design. If you want to generate the logical Verilog netlist where the connections are declared as <code>supply0</code> and <code>supply1</code> appropriately, set the SKILL variable <code>hnlVerilogLogicalWithSupplies</code> to <code>t</code>, in addition to setting <code>simVerilogGenerateLogicalVerilog</code>. For details and examples of these types of logical Verilog netlists, see <a href="appA.html#16095">&#8220;Overview&#8221;</a>.</p>
<p>
<a id="pgfId-1035979"></a>You can identify the power and ground nets using one of the following methods:</p>
<ul><li>
<a id="pgfId-1031806"></a><a href="appA.html#logicNetlistUsingVars">Setting variables</a> </li><li>
<a id="pgfId-1031859"></a><a href="appA.html#logicalNetEditDesign">Editing the design </a></li></ul>

<p>
<a id="pgfId-1033378"></a>You can then generate a logical netlist of the design from NC-Verilog Integration Environment. </p>

<h4>
<a id="pgfId-1033382"></a><a id="44450"></a>Generating a <a id="logicNetlistUsingVars"></a>Logical Verilog Netlist by Setting Variables</h4>

<p>
<a id="pgfId-1035587"></a>You can generate a logical Verilog netlist of a design by setting the applicable environment variables. This method eliminates the need to modify the design to indicate the power and ground nets. It lets you generate a logical netlist where cellview terminals identified through a variable are ignored in the logical netlist. </p>
<p>
<a id="pgfId-1029429"></a>To generate a logical Verilog netlist of a design:</p>
<ol><li>
<a id="pgfId-1035846"></a>Set the <code>simVerilogGenerateLogicalVerilog</code> variable to <code>t</code>. If required, set <code>hnlVerilogLogicalWithSupplies</code> to <code>t</code>. <br />
<a id="pgfId-1034624"></a>You can set the variables in <code>.simrc</code>, <code>si.env</code>, or Virtuoso CIW.</li><li>
<a id="pgfId-1041327"></a>Set the netlister to ignore the power and ground terminals in the design by specifying the <code>hnlVerilogIgnoreTermNameList</code> variable in <code>.simrc</code>, <code>si.env</code>, or Virtuoso CIW. To set this variable, specify the power and ground terminals to be ignored in the netlist in the following syntax:<br /><pre class="webflare-pre-block webflare-courier-new" id="#id1041328">
<a id="pgfId-1041328"></a>hnlVerilogIgnoreTermNameList=(list &quot;<code><em>ignoreTermName1</em></code>&quot; &quot;<code><em>ignoreTermName2</em></code>&quot; ...)</pre><br /><div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1041329"></a>The <code>hnlVerilogIgnoreTermNameList</code> variable supports wild cards for specifying the power and ground terminal names. For example, 
<code>hnlVerilogIgnoreTermNameList</code><span class="webflare-courier-new" style="white-space:pre"><em> </em></span><code>=</code><span class="webflare-courier-new" style="white-space:pre"><em> </em></span><code>list(</code><span class="webflare-courier-new" style="white-space:pre"><em>&quot;vcc*&quot; &quot;vss*&quot;</em></span><code>)</code> 
The generated Verilog netlist ignores all names that include the specified list value. </div></li><li>
<a id="pgfId-1033138"></a>Set the netlister to identify the global power and ground nets in the design. For this, do one of the following tasks:<ul><li>
<a id="pgfId-1032028"></a>Set the <a href="chap5.html#15737">simVerilogPwrNetList</a> and <a href="chap5.html#63508">simVerilogGndNetList</a> variables in <code>.simrc</code>, <code>si.env</code>, or Virtuoso CIW in the following syntax:<br /><pre class="webflare-pre-block webflare-courier-new" id="#id1032029">
<a id="pgfId-1032029"></a>simVerilogPwrNetList=(list &quot;<code><em>powerNetName1</em></code>&quot; &quot;<code><em>powerNetName2</em></code>&quot; ... )</pre><pre class="webflare-pre-block webflare-courier-new" id="#id1032040">
<a id="pgfId-1032040"></a>simVerilogGndNetList=(list &quot;<code><em>groundNetName1</em></code>&quot; &quot;<code><em>groundNetName2</em></code>&quot; ... )</pre></li><li>
<a id="pgfId-1032041"></a>Perform the following steps to set the global power and ground nets from the graphical user interface:</li><li>
<a id="pgfId-1031073"></a>Launch the NC-Verilog Integration Environment for the design.</li><li>
<a id="pgfId-1031095"></a>Initialize the run directory.</li><li>
<a id="pgfId-1031126"></a>Set the global power and ground signals in the <a href="chap2.html#44001">Global Power Nets</a> and <a href="chap2.html#28239">Global Ground Nets</a> fields of the Netlist Setup form. </li></ul><br />
<a id="pgfId-1031296"></a>For details, see <a href="chap3.html#67608">Chapter 3, &#8220;Setting Up the Simulation Environment.&#8221;</a></li><li>
<a id="pgfId-1030635"></a>Netlist the design using the NC-Verilog Integration Environment. For details, see <a href="chap3.html#35737">&#8220;Netlisting a Design&#8221;</a>.</li></ol>





















<h4>
<a id="pgfId-1027699"></a><a id="64881"></a>Generating a <a id="logicalNetEditDesign"></a>Logical Verilog Netlist by Editing the Design</h4>

<p>
<a id="pgfId-1028557"></a>The following figure shows a Verilog design that uses terminals with inherited connections for power and ground supplies.</p>

<p>
<a id="pgfId-1025864"></a></p>
<div class="webflare-div-image">
<img src="images/mycell.gif" /></div>

<p>
<a id="pgfId-1022020"></a>For the design shown in the example above, you can generate two versions of the Verilog netlist by using the main NC-Verilog window: a regular netlist and a logical netlist. This section describes the steps to generate a logical netlist. To generate a regular netlist, see the steps described in <a href="chap3.html#35737">&#8220;Netlisting a Design&#8221;</a>. A comparison of the two netlists, regular and logical, generated from this Verilog design is shown at the end of this section.</p>
<p>
<a id="pgfId-1022022"></a>To generate a logical netlist from a Verilog design:</p>
<ol><li>
<a id="pgfId-1035801"></a>Open your design in Virtuoso Schematic Editor.</li><li>
<a id="pgfId-1022573"></a>Right-click in the schematic and choose <em>Descend and Edit</em> to descend into the design hierarchy.<br />
<a id="pgfId-1026541"></a><img width="246" height="508" src="images/appA-3.gif" />
<br />
<a id="pgfId-1025854"></a>Descend and edit to reach the nets for which you want to set the signal type attribute as <code>power</code>.<br />
<a id="pgfId-1027562"></a><img width="390" height="448" src="images/appA-4.gif" /></li><li>
<a id="pgfId-1024819"></a>Select the nets for which you want to set the signal type attribute as <code>power</code>.<br /><div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1032316"></a>You can also prepare a setup to automatically register the names of power nets or ground nets by using the <code>ciRegisterNet</code> API in the <code>.cdsinit</code> file. </div></li><li>
<a id="pgfId-1022148"></a>Choose<em> Edit &#8211; Properties &#8211; Objects</em>. The Edit Object Properties form appears.<br />
<a id="pgfId-1026197"></a><img src="images/EOP_form.GIF" /></li><li>
<a id="pgfId-1026198"></a>From the <em>Signal Type</em> list box, select <code>power</code>.<br />
<a id="pgfId-1026206"></a><img width="625" height="560" src="images/appA-6.gif" />
<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1026190"></a>You can also modify the signal type<em> </em>attribute by using the Property Editor assistant.  </div></li><li>
<a id="pgfId-1026162"></a>Repeat steps 3 to 5 listed above for the following components: <ul><li>
<a id="pgfId-1036367"></a>Nets for which you want to set the signal type attribute as <code>ground</code>. <br /><div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1025132"></a>Ensure that the nets that are neither power nor ground are set to a signal type that is different from <code>power</code>, <code>ground</code>, <code>tieHi</code>, or <code>tieLo</code>.</div></li><li>
<a id="pgfId-1025208"></a>Terminals for which you want to set the signal type attribute as <code>power</code> and <code>ground</code>. </li><li>
<a id="pgfId-1032405"></a>Signals for which you want to set the signal type attribute as <code>tieHi</code> and <code>tieLo</code>.</li></ul></li><li>
<a id="pgfId-1032407"></a>Set the <code>simVerilogGenerateLogicalVerilog</code> variable to <code>t</code>. If required, set <code>hnlVerilogLogicalWithSupplies</code> to <code>t</code>. <br />
<a id="pgfId-1036526"></a>You can set the variables in <code>.simrc</code>, <code>si.env</code>, or Virtuoso CIW. For details on these variables, see <a href="appA.html#80333">&#8220;Generating a Logical Verilog Netlist&#8221;</a>.</li><li>
<a id="pgfId-1032483"></a>Launch the NC-Verilog Integration Environment for the design. For this, choose <em>Launch &#8212; Plugin &#8212; Simulation &#8212; NC-Verilog</em>.</li><li>
<a id="pgfId-1032484"></a>Initialize the run directory.</li><li>
<a id="pgfId-1032585"></a>Set the global power and ground signals in the <a href="chap2.html#44001">Global Power Nets</a> and <a href="chap2.html#28239">Global Ground Nets</a> fields of the Netlist Setup form. <br />
<a id="pgfId-1032441"></a>For details, see <a href="chap3.html#67608">Chapter 3, &#8220;Setting Up the Simulation Environment.&#8221;</a></li><li>
<a id="pgfId-1032810"></a>Generate the netlist. For instructions, see <a href="chap3.html#35737">&#8220;Netlisting a Design&#8221;</a>. </li></ol>































<p>
<a id="pgfId-1032811"></a>You can now view the netlist to check if it is the required logical Verilog netlist. To view the netlist, choose <em>Results &#8211; Netlist</em>. </p>

<h3>
<a id="pgfId-1029672"></a><a id="70749"></a>Comparison Between a Regular and a Logical Verilog Netlist</h3>

<p>
<a id="pgfId-1029712"></a>A regular and a logical Verilog netlist generated from the Verilog design illustrated in <a href="appA.html#64881">&#8220;Generating a Logical Verilog Netlist by Editing the Design&#8221;</a> are given in the table below for comparison. </p>
<p>
<a id="pgfId-1034673"></a>Notice the following in the logical netlist shown: </p>
<ul><li>
<a id="pgfId-1025790"></a>Power information, that is power or ground terminals and <code>instTerms</code>, is removed.</li><li>
<a id="pgfId-1025791"></a>Ports with signal type other than <code>power</code>, <code>ground</code>, <code>tieHi</code>, or <code>tieLo</code> and connected to a net with signal type <code>ground</code>, are replaced with <code>tieLo</code> or <code>1&#39;b0</code>.</li><li>
<a id="pgfId-1025792"></a>Ports with signal type other than <code>power</code>, <code>ground</code>, <code>tieHi</code>, or <code>tieLo</code> and connected to a net with signal type <code>power</code>, are replaced with <code>tieHi</code> or <code>1&#39;b1</code>.</li></ul>


<p>
<a id="pgfId-1025781"></a></p>
<table class="webflareTable" id="#id1022732">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<p>
<a id="pgfId-1024527"></a>Regular Netlist</p>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<p>
<a id="pgfId-1024529"></a>Logical Netlist</p>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1022788"></a>// Library - TEST_MyCAD, Cell - mycell, View - schematic</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1022789"></a>// LAST TIME SAVED: Jun 20 16:50:00 2011</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1022790"></a>// NETLIST TIME: Jun 21 21:59:35 2011</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1022791"></a>`timescale 1ns / 1ns<br />
module mycell ( Z, Z_SW, Z_VDD, Z_VDDE, gnd, vdd, vdd1, vdde );
output&#160;&#160;Z, Z_SW, Z_VDD, Z_VDDE;<br />input  gnd, vdd, vdd1, vdde;<br />
top I0 ( Z, Z_SW, Z_VDD, Z_VDDE, gnd, vdd, vdd1, vdde);
endmodule</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1022807"></a></pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1022808"></a>// Library - TEST_MyCAD, Cell - top, View - schematic<br />// LAST TIME SAVED: Jun 20 16:15:30 2011<br />// NETLIST TIME: Jun 21 21:59:34 2011<br />`timescale 1ns / 1ns</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1023163"></a>
module top ( Z, Z_SW, Z_VDD, Z_VDDE, gnd, vdd, vdd1, vdde );
output&#160;&#160;Z, Z_SW, Z_VDD, Z_VDDE;<br />inout  gnd, vdd, vdd1, vdde;<br />mid1 I7 ( Z_VDD, gnd, vdd1, vdde);<br />mid1 I8 ( Z_VDDE, gnd, vdd, vdde);<br />mid2 I9 ( Z_SW, gnd, vdd1);<br />mid2 I10 ( Z, gnd, vdd);<br />endmodule</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1022827"></a></pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1022828"></a>// Library - TEST_MyCAD, Cell - mid1, View - schematic<br />// LAST TIME SAVED: Jun 20 16:16:06 2011<br />// NETLIST TIME: Jun 21 21:59:34 2011<br />`timescale 1ns / 1ns <br /></pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1023178"></a>module mid1 ( Z, inh_gnd, inh_vdd, inh_vdde );<br />output  Z;<br />inout  inh_gnd, inh_vdd, inh_vdde;<br />LEVELSHIFTER I4 ( Z, inh_vdd);<br />endmodule</pre>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1023555"></a>// Library - TEST_MyCAD, Cell - mycell, View - schematic<br />// LAST TIME SAVED: Jun 20 16:50:00 2011<br />// NETLIST TIME: Jun 21 21:51:21 2011<br />`timescale 1ns / 1ns<br />
module mycell ( Z, Z_SW, Z_VDD, Z_VDDE, gnd, vdde );
output&#160;&#160;Z, Z_SW, Z_VDD, Z_VDDE;<br />input  gnd, vdd;<br />
top I0 ( Z, Z_SW, Z_VDD, Z_VDDE, );
endmodule</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1023366"></a></pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1023575"></a></pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1023367"></a>// Library - TEST_MyCAD, Cell - top, View - schematic<br />// LAST TIME SAVED: Jun 20 16:15:30 2011<br />// NETLIST TIME: Jun 21 21:51:20 2011<br />`timescale 1ns / 1ns<br />module top ( Z, Z_SW, Z_VDD, Z_VDDE );<br />output  Z, Z_SW, Z_VDD, Z_VDDE;<br />
mid1 I7 ( Z_VDD);
mid1 I8 ( Z_VDDE);
mid2 I9 ( Z_SW);
mid2 I10 ( Z);
endmodule</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1023384"></a></pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1023387"></a>// Library - TEST_MyCAD, Cell - mid1, View - schematic<br />// LAST TIME SAVED: Jun 20 16:16:06 2011<br />// NETLIST TIME: Jun 21 21:51:20 2011<br />`timescale 1ns / 1ns<br /></pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1023737"></a>module mid1 ( Z );<br />output  Z;<br />LEVELSHIFTER I4 ( Z, 1&#39;b1);<br />endmodule</pre>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1023226"></a>// Library - TEST_MyCAD, Cell - mid2, View - schematic<br />// LAST TIME SAVED: Jun 20 16:17:06 2011<br />// NETLIST TIME: Jun 21 21:59:34 2011<br />`timescale 1ns / 1ns<br /></pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1023862"></a></pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1023292"></a>module mid2 ( Z, inh_gnd, inh_vdd );<br />output  Z;<br />inout  inh_gnd, inh_vdd;<br />CNBF I4 ( Z, inh_vdd);<br />endmodule</pre>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1023790"></a>// Library - TEST_MyCAD, Cell - mid2, View - schematic<br />// LAST TIME SAVED: Jun 20 16:17:06 2011<br />// NETLIST TIME: Jun 21 21:51:20 2011<br />`timescale 1ns / 1ns<br /></pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1023855"></a>module mid2 ( Z );<br />output  Z;<br />CNBF I4 ( Z, 1&#39;b1);<br />endmodule</pre>
</td>
</tr>
</tbody></table>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="chap6.html" id="prev" title="Working with the Stimulus">Working with the Stimulus</a></em></b><b><em><a href="appB.html" id="nex" title="Running Simulations with Xcelium">Running Simulations with Xceli ...</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2020, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
</body></html>