PPA Report for polarity_config_reset_detector.v (Module: polarity_config_reset_detector)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 5
FF Count: 8
IO Count: 14
Cell Count: 50

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 990.10 MHz
Reg-to-Reg Critical Path Delay: 0.874 ns

POWER METRICS:
-------------
Total Power Consumption: 0.453 W
