#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Nov 25 21:08:54 2019
# Process ID: 17636
# Current directory: F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28840 F:\FILE\FPGA\ZYNQ\Image\001_OV5640_RAM_DEMO\HDMI.xpr
# Log file: F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/vivado.log
# Journal file: F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.xpr
INFO: [Project 1-313] Project file moved from 'F:/FILE/FPGA/ZYNQ/TEST/OV5640_Nexys_Video_CSDN/OV5640_Nexys_Video_CSDN/HDMI' since last save.
WARNING: [Project 1-312] File not found as 'F:/../Xilinx/Miz7035/My_ip_lib/rgb2dvi_1_1/rgb2dvi_1.xci'; using path 'F:/FILE/Xilinx/Miz7035/My_ip_lib/rgb2dvi_1_1/rgb2dvi_1.xci' instead.
WARNING: [Project 1-312] File not found as 'F:/../Xilinx/Miz7035/My_ip_lib/clk_wiz_1_3/clk_wiz_1.xci'; using path 'F:/FILE/Xilinx/Miz7035/My_ip_lib/clk_wiz_1_3/clk_wiz_1.xci' instead.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-312] File not found as 'F:/../Xilinx/Miz7035/My_ip_lib/rgb2dvi_1_1/rgb2dvi_1.xci'; using path 'F:/FILE/Xilinx/Miz7035/My_ip_lib/rgb2dvi_1_1/rgb2dvi_1.xci' instead.
WARNING: [Project 1-312] File not found as 'F:/../Xilinx/Miz7035/My_ip_lib/rgb2dvi_1_1/rgb2dvi_1.xci'; using path 'F:/FILE/Xilinx/Miz7035/My_ip_lib/rgb2dvi_1_1/rgb2dvi_1.xci' instead.
WARNING: [Project 1-312] File not found as 'F:/../Xilinx/Miz7035/My_ip_lib/clk_wiz_1_3/clk_wiz_1.xci'; using path 'F:/FILE/Xilinx/Miz7035/My_ip_lib/clk_wiz_1_3/clk_wiz_1.xci' instead.
WARNING: [Project 1-312] File not found as 'F:/../Xilinx/Miz7035/My_ip_lib/clk_wiz_1_3/clk_wiz_1.xci'; using path 'F:/FILE/Xilinx/Miz7035/My_ip_lib/clk_wiz_1_3/clk_wiz_1.xci' instead.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'F:/FILE/FPGA/ZYNQ/Nexys-Video-HDMI/repo/vivado-library/ip/rgb2dvi', nor could it be found using path 'F:/FILE/FPGA/ZYNQ/TEST/OV5640_Nexys_Video_CSDN/Nexys-Video-HDMI/repo/vivado-library/ip/rgb2dvi'.
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'F:/FILE/FPGA/ZYNQ/Image/OV5640_Nexys_Video.srcs/sources_1/ip/rgb2dvi_v1_2'; using path 'F:/FILE/FPGA/ZYNQ/TEST/OV5640_Nexys_Video_CSDN/OV5640_Nexys_Video_CSDN/OV5640_Nexys_Video.srcs/sources_1/ip/rgb2dvi_v1_2' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'f:/FILE/FPGA/ZYNQ/Nexys-Video-HDMI/repo/vivado-library/ip/rgb2dvi'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/FILE/FPGA/ZYNQ/TEST/OV5640_Nexys_Video_CSDN/OV5640_Nexys_Video_CSDN/OV5640_Nexys_Video.srcs/sources_1/ip/rgb2dvi_v1_2'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 800.555 ; gain = 139.539
update_compile_order -fileset sources_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon Nov 25 21:11:49 2019] Launched impl_1...
Run output will be captured here: F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210249856074
open_hw_target: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1408.473 ; gain = 585.625
set_property PROGRAM.FILE {F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.runs/impl_1/ov5640_rgb565_1024x768_vga.bit} [get_hw_devices xc7z035_1]
current_hw_device [get_hw_devices xc7z035_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z035_1] 0]
INFO: [Labtools 27-1435] Device xc7z035 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z035_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z035_1]
set_property PROGRAM.FILE {F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.runs/impl_1/ov5640_rgb565_1024x768_vga.bit} [get_hw_devices xc7z035_1]
program_hw_devices [get_hw_devices xc7z035_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1418.430 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7z035_1] 0]
INFO: [Labtools 27-1434] Device xc7z035 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 25 21:19:51 2019...
