{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 10 20:37:30 2011 " "Info: Processing started: Sat Sep 10 20:37:30 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MAXII_PicoBlaze -c MAXII_PicoBlaze " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MAXII_PicoBlaze -c MAXII_PicoBlaze" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MAXII_PicoBlaze.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file MAXII_PicoBlaze.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAXII_PicoBlaze-Behavioral " "Info: Found design unit 1: MAXII_PicoBlaze-Behavioral" {  } { { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/MAXII_PicoBlaze.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 MAXII_PicoBlaze " "Info: Found entity 1: MAXII_PicoBlaze" {  } { { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/MAXII_PicoBlaze.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clkdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkdiv-fun " "Info: Found design unit 1: clkdiv-fun" {  } { { "clkdiv.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/clkdiv.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Info: Found entity 1: clkdiv" {  } { { "clkdiv.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/clkdiv.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM_test.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ROM_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_test-v1 " "Info: Found design unit 1: ROM_test-v1" {  } { { "ROM_test.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/ROM_test.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 ROM_test " "Info: Found entity 1: ROM_test" {  } { { "ROM_test.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/ROM_test.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picoblaze.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file picoblaze.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 picoblaze-Behavioral " "Info: Found design unit 1: picoblaze-Behavioral" {  } { { "picoblaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/picoblaze.vhd" 45 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 picoblaze " "Info: Found entity 1: picoblaze" {  } { { "picoblaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/picoblaze.vhd" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmatic.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file arithmatic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arithmetic_process-low_level_definition " "Info: Found design unit 1: arithmetic_process-low_level_definition" {  } { { "arithmatic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/arithmatic.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 addsub8-low_level_definition " "Info: Found design unit 2: addsub8-low_level_definition" {  } { { "arithmatic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/arithmatic.vhd" 113 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 arithmetic_process " "Info: Found entity 1: arithmetic_process" {  } { { "arithmatic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/arithmatic.vhd" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 addsub8 " "Info: Found entity 2: addsub8" {  } { { "arithmatic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/arithmatic.vhd" 103 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_flag_logic.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file carry_flag_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 carry_flag_logic-low_level_definition " "Info: Found design unit 1: carry_flag_logic-low_level_definition" {  } { { "carry_flag_logic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/carry_flag_logic.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 carry_flag_logic " "Info: Found entity 1: carry_flag_logic" {  } { { "carry_flag_logic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/carry_flag_logic.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file flip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flip-low_level_definition " "Info: Found design unit 1: flip-low_level_definition" {  } { { "flip.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/flip.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 flip " "Info: Found entity 1: flip" {  } { { "flip.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/flip.vhd" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interrupt_capture.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file interrupt_capture.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interrupt_capture-low_level_definition " "Info: Found design unit 1: interrupt_capture-low_level_definition" {  } { { "interrupt_capture.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/interrupt_capture.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 interrupt_capture " "Info: Found entity 1: interrupt_capture" {  } { { "interrupt_capture.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/interrupt_capture.vhd" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interrupt_logic.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file interrupt_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interrupt_logic-low_level_definition " "Info: Found design unit 1: interrupt_logic-low_level_definition" {  } { { "interrupt_logic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/interrupt_logic.vhd" 30 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 interrupt_logic " "Info: Found entity 1: interrupt_logic" {  } { { "interrupt_logic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/interrupt_logic.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO_strobe_logic.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file IO_strobe_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IO_strobe_logic-low_level_definition " "Info: Found design unit 1: IO_strobe_logic-low_level_definition" {  } { { "IO_strobe_logic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/IO_strobe_logic.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 IO_strobe_logic " "Info: Found entity 1: IO_strobe_logic" {  } { { "IO_strobe_logic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/IO_strobe_logic.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logical_bus_processing.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file logical_bus_processing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logical_bus_processing-low_level_definition " "Info: Found design unit 1: logical_bus_processing-low_level_definition" {  } { { "logical_bus_processing.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/logical_bus_processing.vhd" 30 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 logical_bus_processing " "Info: Found entity 1: logical_bus_processing" {  } { { "logical_bus_processing.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/logical_bus_processing.vhd" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-low_level_definition " "Info: Found design unit 1: program_counter-low_level_definition" {  } { { "program_counter.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/program_counter.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Info: Found entity 1: program_counter" {  } { { "program_counter.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/program_counter.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_and_flag_enable.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file register_and_flag_enable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_and_flag_enable-low_level_definition " "Info: Found design unit 1: register_and_flag_enable-low_level_definition" {  } { { "register_and_flag_enable.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_and_flag_enable.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 register_and_flag_enable " "Info: Found entity 1: register_and_flag_enable" {  } { { "register_and_flag_enable.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_and_flag_enable.vhd" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_bank.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file register_bank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_bank-Behavioral " "Info: Found design unit 1: register_bank-Behavioral" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ram_Nx1-Behavioral " "Info: Found design unit 2: ram_Nx1-Behavioral" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 72 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Info: Found entity 1: register_bank" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 ram_Nx1 " "Info: Found entity 2: ram_Nx1" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 61 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_rotate.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file shift_rotate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_rotate-low_level_definition " "Info: Found design unit 1: shift_rotate-low_level_definition" {  } { { "shift_rotate.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/shift_rotate.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 shift_rotate " "Info: Found entity 1: shift_rotate" {  } { { "shift_rotate.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/shift_rotate.vhd" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file stack_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stack_counter-low_level_definition " "Info: Found design unit 1: stack_counter-low_level_definition" {  } { { "stack_counter.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/stack_counter.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 stack_counter " "Info: Found entity 1: stack_counter" {  } { { "stack_counter.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/stack_counter.vhd" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack_ram.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file stack_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stack_ram-low_level_definition " "Info: Found design unit 1: stack_ram-low_level_definition" {  } { { "stack_ram.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/stack_ram.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ram_x1s-Behavioral " "Info: Found design unit 2: ram_x1s-Behavioral" {  } { { "stack_ram.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/stack_ram.vhd" 85 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 stack_ram " "Info: Found entity 1: stack_ram" {  } { { "stack_ram.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/stack_ram.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 ram_x1s " "Info: Found entity 2: ram_x1s" {  } { { "stack_ram.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/stack_ram.vhd" 76 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "T_state_and_Reset.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file T_state_and_Reset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T_state_and_Reset-low_level_definition " "Info: Found design unit 1: T_state_and_Reset-low_level_definition" {  } { { "T_state_and_Reset.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/T_state_and_Reset.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 T_state_and_Reset " "Info: Found entity 1: T_state_and_Reset" {  } { { "T_state_and_Reset.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/T_state_and_Reset.vhd" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_flag_logic.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file zero_flag_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero_flag_logic-low_level_definition " "Info: Found design unit 1: zero_flag_logic-low_level_definition" {  } { { "zero_flag_logic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/zero_flag_logic.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 zero_flag_logic " "Info: Found entity 1: zero_flag_logic" {  } { { "zero_flag_logic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/zero_flag_logic.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "MAXII_PicoBlaze " "Info: Elaborating entity \"MAXII_PicoBlaze\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_strobe MAXII_PicoBlaze.vhd(72) " "Warning (10036): Verilog HDL or VHDL warning at MAXII_PicoBlaze.vhd(72): object \"read_strobe\" assigned a value but never read" {  } { { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/MAXII_PicoBlaze.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:clk_div " "Info: Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:clk_div\"" {  } { { "MAXII_PicoBlaze.vhd" "clk_div" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/MAXII_PicoBlaze.vhd" 86 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picoblaze picoblaze:processor " "Info: Elaborating entity \"picoblaze\" for hierarchy \"picoblaze:processor\"" {  } { { "MAXII_PicoBlaze.vhd" "processor" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/MAXII_PicoBlaze.vhd" 95 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_strobe_logic picoblaze:processor\|IO_strobe_logic:IO_strobes " "Info: Elaborating entity \"IO_strobe_logic\" for hierarchy \"picoblaze:processor\|IO_strobe_logic:IO_strobes\"" {  } { { "picoblaze.vhd" "IO_strobes" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/picoblaze.vhd" 456 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmetic_process picoblaze:processor\|arithmetic_process:arithmetic_group " "Info: Elaborating entity \"arithmetic_process\" for hierarchy \"picoblaze:processor\|arithmetic_process:arithmetic_group\"" {  } { { "picoblaze.vhd" "arithmetic_group" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/picoblaze.vhd" 469 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub8 picoblaze:processor\|arithmetic_process:arithmetic_group\|addsub8:add_sub_module " "Info: Elaborating entity \"addsub8\" for hierarchy \"picoblaze:processor\|arithmetic_process:arithmetic_group\|addsub8:add_sub_module\"" {  } { { "arithmatic.vhd" "add_sub_module" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/arithmatic.vhd" 66 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_rotate picoblaze:processor\|shift_rotate:shift_group " "Info: Elaborating entity \"shift_rotate\" for hierarchy \"picoblaze:processor\|shift_rotate:shift_group\"" {  } { { "picoblaze.vhd" "shift_group" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/picoblaze.vhd" 479 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logical_bus_processing picoblaze:processor\|logical_bus_processing:logical_group " "Info: Elaborating entity \"logical_bus_processing\" for hierarchy \"picoblaze:processor\|logical_bus_processing:logical_group\"" {  } { { "picoblaze.vhd" "logical_group" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/picoblaze.vhd" 496 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sel logical_bus_processing.vhd(35) " "Warning (10036): Verilog HDL or VHDL warning at logical_bus_processing.vhd(35): object \"sel\" assigned a value but never read" {  } { { "logical_bus_processing.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/logical_bus_processing.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T_state_and_Reset picoblaze:processor\|T_state_and_Reset:basic_control " "Info: Elaborating entity \"T_state_and_Reset\" for hierarchy \"picoblaze:processor\|T_state_and_Reset:basic_control\"" {  } { { "picoblaze.vhd" "basic_control" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/picoblaze.vhd" 507 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_and_flag_enable picoblaze:processor\|register_and_flag_enable:reg_and_flag_enables " "Info: Elaborating entity \"register_and_flag_enable\" for hierarchy \"picoblaze:processor\|register_and_flag_enable:reg_and_flag_enables\"" {  } { { "picoblaze.vhd" "reg_and_flag_enables" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/picoblaze.vhd" 513 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_flag_logic picoblaze:processor\|carry_flag_logic:carry_logic " "Info: Elaborating entity \"carry_flag_logic\" for hierarchy \"picoblaze:processor\|carry_flag_logic:carry_logic\"" {  } { { "picoblaze.vhd" "carry_logic" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/picoblaze.vhd" 526 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_flag_logic picoblaze:processor\|zero_flag_logic:zero_logic " "Info: Elaborating entity \"zero_flag_logic\" for hierarchy \"picoblaze:processor\|zero_flag_logic:zero_logic\"" {  } { { "picoblaze.vhd" "zero_logic" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/picoblaze.vhd" 538 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter picoblaze:processor\|program_counter:prog_count " "Info: Elaborating entity \"program_counter\" for hierarchy \"picoblaze:processor\|program_counter:prog_count\"" {  } { { "picoblaze.vhd" "prog_count" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/picoblaze.vhd" 551 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_bank picoblaze:processor\|register_bank:data_registers " "Info: Elaborating entity \"register_bank\" for hierarchy \"picoblaze:processor\|register_bank:data_registers\"" {  } { { "picoblaze.vhd" "data_registers" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/picoblaze.vhd" 570 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_Nx1 picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit " "Info: Elaborating entity \"ram_Nx1\" for hierarchy \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\"" {  } { { "register_bank.vhd" "\\bus_width_loop:0:data_register_bit" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stack_ram picoblaze:processor\|stack_ram:stack_memory " "Info: Elaborating entity \"stack_ram\" for hierarchy \"picoblaze:processor\|stack_ram:stack_memory\"" {  } { { "picoblaze.vhd" "stack_memory" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/picoblaze.vhd" 582 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_x1s picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:0:stack_ram_bit " "Info: Elaborating entity \"ram_x1s\" for hierarchy \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:0:stack_ram_bit\"" {  } { { "stack_ram.vhd" "\\bus_width_loop:0:stack_ram_bit" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/stack_ram.vhd" 50 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stack_counter picoblaze:processor\|stack_counter:stack_control " "Info: Elaborating entity \"stack_counter\" for hierarchy \"picoblaze:processor\|stack_counter:stack_control\"" {  } { { "picoblaze.vhd" "stack_control" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/picoblaze.vhd" 592 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_capture picoblaze:processor\|interrupt_capture:get_interrupt " "Info: Elaborating entity \"interrupt_capture\" for hierarchy \"picoblaze:processor\|interrupt_capture:get_interrupt\"" {  } { { "picoblaze.vhd" "get_interrupt" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/picoblaze.vhd" 607 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_logic picoblaze:processor\|interrupt_logic:interrupt_control " "Info: Elaborating entity \"interrupt_logic\" for hierarchy \"picoblaze:processor\|interrupt_logic:interrupt_control\"" {  } { { "picoblaze.vhd" "interrupt_control" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/picoblaze.vhd" 617 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_test ROM_test:program " "Info: Elaborating entity \"ROM_test\" for hierarchy \"ROM_test:program\"" {  } { { "MAXII_PicoBlaze.vhd" "program" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/MAXII_PicoBlaze.vhd" 107 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "ROM_test:program\|dout\[1\] data_in GND " "Warning (14130): Reduced register \"ROM_test:program\|dout\[1\]\" with stuck data_in port to stuck value GND" {  } { { "ROM_test.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/ROM_test.vhd" 281 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "ROM_test:program\|dout\[4\] data_in GND " "Warning (14130): Reduced register \"ROM_test:program\|dout\[4\]\" with stuck data_in port to stuck value GND" {  } { { "ROM_test.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/ROM_test.vhd" 281 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "ROM_test:program\|dout\[5\] data_in GND " "Warning (14130): Reduced register \"ROM_test:program\|dout\[5\]\" with stuck data_in port to stuck value GND" {  } { { "ROM_test.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/ROM_test.vhd" 281 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "ROM_test:program\|dout\[6\] data_in GND " "Warning (14130): Reduced register \"ROM_test:program\|dout\[6\]\" with stuck data_in port to stuck value GND" {  } { { "ROM_test.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/ROM_test.vhd" 281 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "ROM_test:program\|dout\[7\] data_in GND " "Warning (14130): Reduced register \"ROM_test:program\|dout\[7\]\" with stuck data_in port to stuck value GND" {  } { { "ROM_test.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/ROM_test.vhd" 281 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|interrupt_capture:get_interrupt\|clean_interrupt data_in GND " "Warning (14130): Reduced register \"picoblaze:processor\|interrupt_capture:get_interrupt\|clean_interrupt\" with stuck data_in port to stuck value GND" {  } { { "interrupt_capture.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/interrupt_capture.vhd" 26 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|interrupt_capture:get_interrupt\|active_interrupt_pulse data_in GND " "Warning (14130): Reduced register \"picoblaze:processor\|interrupt_capture:get_interrupt\|active_interrupt_pulse\" with stuck data_in port to stuck value GND" {  } { { "interrupt_capture.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/interrupt_capture.vhd" 48 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|interrupt_logic:interrupt_control\|shaddow_carry " "Warning (14110): No clock transition on \"picoblaze:processor\|interrupt_logic:interrupt_control\|shaddow_carry\" register due to stuck clock or clock enable" {  } { { "interrupt_logic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/interrupt_logic.vhd" 25 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|interrupt_logic:interrupt_control\|shaddow_carry clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|interrupt_logic:interrupt_control\|shaddow_carry\" with stuck clock_enable port to stuck value GND" {  } { { "interrupt_logic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/interrupt_logic.vhd" 25 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|interrupt_logic:interrupt_control\|shaddow_zero " "Warning (14110): No clock transition on \"picoblaze:processor\|interrupt_logic:interrupt_control\|shaddow_zero\" register due to stuck clock or clock enable" {  } { { "interrupt_logic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/interrupt_logic.vhd" 26 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|interrupt_logic:interrupt_control\|shaddow_zero clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|interrupt_logic:interrupt_control\|shaddow_zero\" with stuck clock_enable port to stuck value GND" {  } { { "interrupt_logic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/interrupt_logic.vhd" 26 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "ROM_test:program\|dout\[9\] ROM_test:program\|dout\[8\] " "Info: Duplicate register \"ROM_test:program\|dout\[9\]\" merged to single register \"ROM_test:program\|dout\[8\]\"" {  } { { "ROM_test.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/ROM_test.vhd" 281 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ROM_test:program\|dout\[10\] ROM_test:program\|dout\[8\] " "Info: Duplicate register \"ROM_test:program\|dout\[10\]\" merged to single register \"ROM_test:program\|dout\[8\]\"" {  } { { "ROM_test.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/ROM_test.vhd" 281 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ROM_test:program\|dout\[14\] ROM_test:program\|dout\[12\] " "Info: Duplicate register \"ROM_test:program\|dout\[14\]\" merged to single register \"ROM_test:program\|dout\[12\]\"" {  } { { "ROM_test.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/ROM_test.vhd" 281 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:7:data_register_bit\|rambit\[1\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:7:data_register_bit\|rambit\[1\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:7:data_register_bit\|rambit\[1\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:7:data_register_bit\|rambit\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:7:data_register_bit\|rambit\[2\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:7:data_register_bit\|rambit\[2\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:7:data_register_bit\|rambit\[2\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:7:data_register_bit\|rambit\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:7:data_register_bit\|rambit\[3\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:7:data_register_bit\|rambit\[3\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:7:data_register_bit\|rambit\[3\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:7:data_register_bit\|rambit\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:7:data_register_bit\|rambit\[4\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:7:data_register_bit\|rambit\[4\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:7:data_register_bit\|rambit\[4\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:7:data_register_bit\|rambit\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:7:data_register_bit\|rambit\[5\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:7:data_register_bit\|rambit\[5\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:7:data_register_bit\|rambit\[5\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:7:data_register_bit\|rambit\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:7:data_register_bit\|rambit\[6\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:7:data_register_bit\|rambit\[6\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:7:data_register_bit\|rambit\[6\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:7:data_register_bit\|rambit\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:6:data_register_bit\|rambit\[1\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:6:data_register_bit\|rambit\[1\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:6:data_register_bit\|rambit\[1\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:6:data_register_bit\|rambit\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:6:data_register_bit\|rambit\[2\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:6:data_register_bit\|rambit\[2\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:6:data_register_bit\|rambit\[2\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:6:data_register_bit\|rambit\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:6:data_register_bit\|rambit\[3\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:6:data_register_bit\|rambit\[3\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:6:data_register_bit\|rambit\[3\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:6:data_register_bit\|rambit\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:6:data_register_bit\|rambit\[4\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:6:data_register_bit\|rambit\[4\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:6:data_register_bit\|rambit\[4\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:6:data_register_bit\|rambit\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:6:data_register_bit\|rambit\[5\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:6:data_register_bit\|rambit\[5\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:6:data_register_bit\|rambit\[5\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:6:data_register_bit\|rambit\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:6:data_register_bit\|rambit\[6\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:6:data_register_bit\|rambit\[6\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:6:data_register_bit\|rambit\[6\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:6:data_register_bit\|rambit\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:5:data_register_bit\|rambit\[1\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:5:data_register_bit\|rambit\[1\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:5:data_register_bit\|rambit\[1\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:5:data_register_bit\|rambit\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:5:data_register_bit\|rambit\[2\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:5:data_register_bit\|rambit\[2\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:5:data_register_bit\|rambit\[2\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:5:data_register_bit\|rambit\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:5:data_register_bit\|rambit\[3\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:5:data_register_bit\|rambit\[3\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:5:data_register_bit\|rambit\[3\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:5:data_register_bit\|rambit\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:5:data_register_bit\|rambit\[4\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:5:data_register_bit\|rambit\[4\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:5:data_register_bit\|rambit\[4\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:5:data_register_bit\|rambit\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:5:data_register_bit\|rambit\[5\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:5:data_register_bit\|rambit\[5\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:5:data_register_bit\|rambit\[5\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:5:data_register_bit\|rambit\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:5:data_register_bit\|rambit\[6\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:5:data_register_bit\|rambit\[6\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:5:data_register_bit\|rambit\[6\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:5:data_register_bit\|rambit\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:4:data_register_bit\|rambit\[1\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:4:data_register_bit\|rambit\[1\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:4:data_register_bit\|rambit\[1\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:4:data_register_bit\|rambit\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:4:data_register_bit\|rambit\[2\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:4:data_register_bit\|rambit\[2\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:4:data_register_bit\|rambit\[2\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:4:data_register_bit\|rambit\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:4:data_register_bit\|rambit\[3\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:4:data_register_bit\|rambit\[3\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:4:data_register_bit\|rambit\[3\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:4:data_register_bit\|rambit\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:4:data_register_bit\|rambit\[4\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:4:data_register_bit\|rambit\[4\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:4:data_register_bit\|rambit\[4\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:4:data_register_bit\|rambit\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:4:data_register_bit\|rambit\[5\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:4:data_register_bit\|rambit\[5\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:4:data_register_bit\|rambit\[5\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:4:data_register_bit\|rambit\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:4:data_register_bit\|rambit\[6\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:4:data_register_bit\|rambit\[6\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:4:data_register_bit\|rambit\[6\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:4:data_register_bit\|rambit\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:3:data_register_bit\|rambit\[1\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:3:data_register_bit\|rambit\[1\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:3:data_register_bit\|rambit\[1\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:3:data_register_bit\|rambit\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:3:data_register_bit\|rambit\[2\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:3:data_register_bit\|rambit\[2\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:3:data_register_bit\|rambit\[2\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:3:data_register_bit\|rambit\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:3:data_register_bit\|rambit\[3\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:3:data_register_bit\|rambit\[3\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:3:data_register_bit\|rambit\[3\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:3:data_register_bit\|rambit\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:3:data_register_bit\|rambit\[4\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:3:data_register_bit\|rambit\[4\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:3:data_register_bit\|rambit\[4\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:3:data_register_bit\|rambit\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:3:data_register_bit\|rambit\[5\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:3:data_register_bit\|rambit\[5\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:3:data_register_bit\|rambit\[5\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:3:data_register_bit\|rambit\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:3:data_register_bit\|rambit\[6\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:3:data_register_bit\|rambit\[6\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:3:data_register_bit\|rambit\[6\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:3:data_register_bit\|rambit\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:2:data_register_bit\|rambit\[1\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:2:data_register_bit\|rambit\[1\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:2:data_register_bit\|rambit\[1\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:2:data_register_bit\|rambit\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:2:data_register_bit\|rambit\[2\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:2:data_register_bit\|rambit\[2\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:2:data_register_bit\|rambit\[2\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:2:data_register_bit\|rambit\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:2:data_register_bit\|rambit\[3\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:2:data_register_bit\|rambit\[3\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:2:data_register_bit\|rambit\[3\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:2:data_register_bit\|rambit\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:2:data_register_bit\|rambit\[4\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:2:data_register_bit\|rambit\[4\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:2:data_register_bit\|rambit\[4\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:2:data_register_bit\|rambit\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:2:data_register_bit\|rambit\[5\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:2:data_register_bit\|rambit\[5\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:2:data_register_bit\|rambit\[5\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:2:data_register_bit\|rambit\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:2:data_register_bit\|rambit\[6\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:2:data_register_bit\|rambit\[6\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:2:data_register_bit\|rambit\[6\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:2:data_register_bit\|rambit\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:1:data_register_bit\|rambit\[1\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:1:data_register_bit\|rambit\[1\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:1:data_register_bit\|rambit\[1\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:1:data_register_bit\|rambit\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:1:data_register_bit\|rambit\[2\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:1:data_register_bit\|rambit\[2\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:1:data_register_bit\|rambit\[2\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:1:data_register_bit\|rambit\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:1:data_register_bit\|rambit\[3\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:1:data_register_bit\|rambit\[3\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:1:data_register_bit\|rambit\[3\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:1:data_register_bit\|rambit\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:1:data_register_bit\|rambit\[4\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:1:data_register_bit\|rambit\[4\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:1:data_register_bit\|rambit\[4\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:1:data_register_bit\|rambit\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:1:data_register_bit\|rambit\[5\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:1:data_register_bit\|rambit\[5\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:1:data_register_bit\|rambit\[5\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:1:data_register_bit\|rambit\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:1:data_register_bit\|rambit\[6\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:1:data_register_bit\|rambit\[6\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:1:data_register_bit\|rambit\[6\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:1:data_register_bit\|rambit\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[1\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[1\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[1\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[2\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[2\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[2\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[3\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[3\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[3\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[4\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[4\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[4\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[5\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[5\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[5\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[6\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[6\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[6\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "43 43 " "Info: 43 registers lost all their fanouts during netlist optimizations. The first 43 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|interrupt_logic:interrupt_control\|interrupt_enable " "Info: Register \"picoblaze:processor\|interrupt_logic:interrupt_control\|interrupt_enable\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|Dout\[1\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|Dout\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|Dout\[4\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|Dout\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|Dout\[5\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|Dout\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|Dout\[6\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|Dout\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|Dout\[7\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|Dout\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:1:stack_ram_bit\|rambit\[0\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:1:stack_ram_bit\|rambit\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:1:stack_ram_bit\|rambit\[2\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:1:stack_ram_bit\|rambit\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:1:stack_ram_bit\|rambit\[1\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:1:stack_ram_bit\|rambit\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:1:stack_ram_bit\|rambit\[3\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:1:stack_ram_bit\|rambit\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:4:stack_ram_bit\|rambit\[0\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:4:stack_ram_bit\|rambit\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:4:stack_ram_bit\|rambit\[2\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:4:stack_ram_bit\|rambit\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:4:stack_ram_bit\|rambit\[1\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:4:stack_ram_bit\|rambit\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:4:stack_ram_bit\|rambit\[3\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:4:stack_ram_bit\|rambit\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:5:stack_ram_bit\|rambit\[0\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:5:stack_ram_bit\|rambit\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:5:stack_ram_bit\|rambit\[2\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:5:stack_ram_bit\|rambit\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:5:stack_ram_bit\|rambit\[1\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:5:stack_ram_bit\|rambit\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:5:stack_ram_bit\|rambit\[3\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:5:stack_ram_bit\|rambit\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:6:stack_ram_bit\|rambit\[0\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:6:stack_ram_bit\|rambit\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:6:stack_ram_bit\|rambit\[2\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:6:stack_ram_bit\|rambit\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:6:stack_ram_bit\|rambit\[1\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:6:stack_ram_bit\|rambit\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:6:stack_ram_bit\|rambit\[3\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:6:stack_ram_bit\|rambit\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:7:stack_ram_bit\|rambit\[0\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:7:stack_ram_bit\|rambit\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:7:stack_ram_bit\|rambit\[2\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:7:stack_ram_bit\|rambit\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:7:stack_ram_bit\|rambit\[1\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:7:stack_ram_bit\|rambit\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:7:stack_ram_bit\|rambit\[3\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:7:stack_ram_bit\|rambit\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|Dout\[0\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|Dout\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|Dout\[2\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|Dout\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|Dout\[3\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|Dout\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:0:stack_ram_bit\|rambit\[0\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:0:stack_ram_bit\|rambit\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:0:stack_ram_bit\|rambit\[2\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:0:stack_ram_bit\|rambit\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:0:stack_ram_bit\|rambit\[1\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:0:stack_ram_bit\|rambit\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:0:stack_ram_bit\|rambit\[3\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:0:stack_ram_bit\|rambit\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:2:stack_ram_bit\|rambit\[0\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:2:stack_ram_bit\|rambit\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:2:stack_ram_bit\|rambit\[2\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:2:stack_ram_bit\|rambit\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:2:stack_ram_bit\|rambit\[1\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:2:stack_ram_bit\|rambit\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:2:stack_ram_bit\|rambit\[3\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:2:stack_ram_bit\|rambit\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:3:stack_ram_bit\|rambit\[0\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:3:stack_ram_bit\|rambit\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:3:stack_ram_bit\|rambit\[2\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:3:stack_ram_bit\|rambit\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:3:stack_ram_bit\|rambit\[1\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:3:stack_ram_bit\|rambit\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:3:stack_ram_bit\|rambit\[3\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:3:stack_ram_bit\|rambit\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_counter:stack_control\|count_value\[1\] " "Info: Register \"picoblaze:processor\|stack_counter:stack_control\|count_value\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_counter:stack_control\|count_value\[0\] " "Info: Register \"picoblaze:processor\|stack_counter:stack_control\|count_value\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "189 " "Info: Implemented 189 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "179 " "Info: Implemented 179 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 109 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 109 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "160 " "Info: Allocated 160 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 10 20:37:39 2011 " "Info: Processing ended: Sat Sep 10 20:37:39 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 10 20:37:40 2011 " "Info: Processing started: Sat Sep 10 20:37:40 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MAXII_PicoBlaze -c MAXII_PicoBlaze " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off MAXII_PicoBlaze -c MAXII_PicoBlaze" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "MAXII_PicoBlaze EPM240T100C5 " "Info: Selected device EPM240T100C5 for design \"MAXII_PicoBlaze\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Info: Device EPM240T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Info: Device EPM570T100C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Info: Device EPM570T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "10 10 " "Warning: No exact pin location assignment(s) for 10 pins of 10 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[0\] " "Info: Pin output\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { output[0] } } } { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/MAXII_PicoBlaze.vhd" 124 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[1\] " "Info: Pin output\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { output[1] } } } { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/MAXII_PicoBlaze.vhd" 124 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[2\] " "Info: Pin output\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { output[2] } } } { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/MAXII_PicoBlaze.vhd" 124 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[3\] " "Info: Pin output\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { output[3] } } } { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/MAXII_PicoBlaze.vhd" 124 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[4\] " "Info: Pin output\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { output[4] } } } { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/MAXII_PicoBlaze.vhd" 124 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[5\] " "Info: Pin output\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { output[5] } } } { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/MAXII_PicoBlaze.vhd" 124 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[6\] " "Info: Pin output\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { output[6] } } } { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/MAXII_PicoBlaze.vhd" 124 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[7\] " "Info: Pin output\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { output[7] } } } { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/MAXII_PicoBlaze.vhd" 124 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { clk } } } { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/MAXII_PicoBlaze.vhd" 16 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset_n " "Info: Pin reset_n not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { reset_n } } } { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/MAXII_PicoBlaze.vhd" 15 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_n } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_n } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 14 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 14" {  } { { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/MAXII_PicoBlaze.vhd" 16 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "picoblaze:processor\|cpuclk Global clock " "Info: Automatically promoted signal \"picoblaze:processor\|cpuclk\" to use Global clock" {  } { { "picoblaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/picoblaze.vhd" 422 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "clkdiv:clk_div\|s_clk Global clock " "Info: Automatically promoted some destinations of signal \"clkdiv:clk_div\|s_clk\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "clkdiv:clk_div\|s_clk " "Info: Destination \"clkdiv:clk_div\|s_clk\" may be non-global or may not use global clock" {  } { { "clkdiv.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/clkdiv.vhd" 21 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "picoblaze:processor\|cpuclk " "Info: Destination \"picoblaze:processor\|cpuclk\" may be non-global or may not use global clock" {  } { { "picoblaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/picoblaze.vhd" 422 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0}  } { { "clkdiv.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/clkdiv.vhd" 21 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "reset_n Global clock in PIN 12 " "Info: Automatically promoted some destinations of signal \"reset_n\" to use Global clock in PIN 12" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "picoblaze:processor\|T_state_and_Reset:basic_control\|reset_delay2 " "Info: Destination \"picoblaze:processor\|T_state_and_Reset:basic_control\|reset_delay2\" may be non-global or may not use global clock" {  } { { "T_state_and_Reset.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/T_state_and_Reset.vhd" 42 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "picoblaze:processor\|T_state_and_Reset:basic_control\|reset_delay1 " "Info: Destination \"picoblaze:processor\|T_state_and_Reset:basic_control\|reset_delay1\" may be non-global or may not use global clock" {  } { { "T_state_and_Reset.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/T_state_and_Reset.vhd" 24 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0}  } { { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/MAXII_PicoBlaze.vhd" 15 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" {  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.30 0 8 0 " "Info: Number of I/O pins in group: 8 (unused VREF, 3.30 VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 36 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 42 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "12.910 ns register register " "Info: Estimated most critical path is register to register delay of 12.910 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[0\] 1 REG LAB_X5_Y3 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X5_Y3; Fanout = 5; REG Node = 'picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { picoblaze:processor|register_bank:data_registers|ram_Nx1:\bus_width_loop:0:data_register_bit|rambit[0] } "NODE_NAME" } } { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.612 ns) + CELL(0.914 ns) 2.526 ns picoblaze:processor\|shift_rotate:shift_group\|Y\[1\]~COMBOUT 2 COMB LAB_X4_Y4 7 " "Info: 2: + IC(1.612 ns) + CELL(0.914 ns) = 2.526 ns; Loc. = LAB_X4_Y4; Fanout = 7; COMB Node = 'picoblaze:processor\|shift_rotate:shift_group\|Y\[1\]~COMBOUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { picoblaze:processor|register_bank:data_registers|ram_Nx1:\bus_width_loop:0:data_register_bit|rambit[0] picoblaze:processor|shift_rotate:shift_group|Y[1]~COMBOUT } "NODE_NAME" } } { "shift_rotate.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/shift_rotate.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.914 ns) 3.706 ns picoblaze:processor\|arithmetic_process:arithmetic_group\|addsub8:add_sub_module\|carry_chain\[0\]~321 3 COMB LAB_X4_Y4 2 " "Info: 3: + IC(0.266 ns) + CELL(0.914 ns) = 3.706 ns; Loc. = LAB_X4_Y4; Fanout = 2; COMB Node = 'picoblaze:processor\|arithmetic_process:arithmetic_group\|addsub8:add_sub_module\|carry_chain\[0\]~321'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { picoblaze:processor|shift_rotate:shift_group|Y[1]~COMBOUT picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[0]~321 } "NODE_NAME" } } { "arithmatic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/arithmatic.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.740 ns) 5.363 ns picoblaze:processor\|arithmetic_process:arithmetic_group\|addsub8:add_sub_module\|carry_chain\[1\]~322 4 COMB LAB_X3_Y4 2 " "Info: 4: + IC(0.917 ns) + CELL(0.740 ns) = 5.363 ns; Loc. = LAB_X3_Y4; Fanout = 2; COMB Node = 'picoblaze:processor\|arithmetic_process:arithmetic_group\|addsub8:add_sub_module\|carry_chain\[1\]~322'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.657 ns" { picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[0]~321 picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[1]~322 } "NODE_NAME" } } { "arithmatic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/arithmatic.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.740 ns) 6.543 ns picoblaze:processor\|arithmetic_process:arithmetic_group\|addsub8:add_sub_module\|carry_chain\[2\]~323 5 COMB LAB_X3_Y4 2 " "Info: 5: + IC(0.440 ns) + CELL(0.740 ns) = 6.543 ns; Loc. = LAB_X3_Y4; Fanout = 2; COMB Node = 'picoblaze:processor\|arithmetic_process:arithmetic_group\|addsub8:add_sub_module\|carry_chain\[2\]~323'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[1]~322 picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[2]~323 } "NODE_NAME" } } { "arithmatic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/arithmatic.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.740 ns) 7.723 ns picoblaze:processor\|arithmetic_process:arithmetic_group\|addsub8:add_sub_module\|carry_chain\[3\]~324 6 COMB LAB_X3_Y4 2 " "Info: 6: + IC(0.440 ns) + CELL(0.740 ns) = 7.723 ns; Loc. = LAB_X3_Y4; Fanout = 2; COMB Node = 'picoblaze:processor\|arithmetic_process:arithmetic_group\|addsub8:add_sub_module\|carry_chain\[3\]~324'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[2]~323 picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[3]~324 } "NODE_NAME" } } { "arithmatic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/arithmatic.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.516 ns) + CELL(0.740 ns) 8.979 ns picoblaze:processor\|arithmetic_process:arithmetic_group\|addsub8:add_sub_module\|carry_chain\[4\]~325 7 COMB LAB_X3_Y4 2 " "Info: 7: + IC(0.516 ns) + CELL(0.740 ns) = 8.979 ns; Loc. = LAB_X3_Y4; Fanout = 2; COMB Node = 'picoblaze:processor\|arithmetic_process:arithmetic_group\|addsub8:add_sub_module\|carry_chain\[4\]~325'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.256 ns" { picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[3]~324 picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[4]~325 } "NODE_NAME" } } { "arithmatic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/arithmatic.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.740 ns) 10.159 ns picoblaze:processor\|arithmetic_process:arithmetic_group\|addsub8:add_sub_module\|carry_chain\[5\]~326 8 COMB LAB_X3_Y4 2 " "Info: 8: + IC(0.440 ns) + CELL(0.740 ns) = 10.159 ns; Loc. = LAB_X3_Y4; Fanout = 2; COMB Node = 'picoblaze:processor\|arithmetic_process:arithmetic_group\|addsub8:add_sub_module\|carry_chain\[5\]~326'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[4]~325 picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[5]~326 } "NODE_NAME" } } { "arithmatic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/arithmatic.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.740 ns) 11.339 ns picoblaze:processor\|arithmetic_process:arithmetic_group\|addsub8:add_sub_module\|carry_chain\[6\]~327 9 COMB LAB_X3_Y4 2 " "Info: 9: + IC(0.440 ns) + CELL(0.740 ns) = 11.339 ns; Loc. = LAB_X3_Y4; Fanout = 2; COMB Node = 'picoblaze:processor\|arithmetic_process:arithmetic_group\|addsub8:add_sub_module\|carry_chain\[6\]~327'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[5]~326 picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[6]~327 } "NODE_NAME" } } { "arithmatic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/arithmatic.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.591 ns) 12.910 ns picoblaze:processor\|arithmetic_process:arithmetic_group\|addsub8:add_sub_module\|Y\[7\] 10 REG LAB_X3_Y4 1 " "Info: 10: + IC(0.980 ns) + CELL(0.591 ns) = 12.910 ns; Loc. = LAB_X3_Y4; Fanout = 1; REG Node = 'picoblaze:processor\|arithmetic_process:arithmetic_group\|addsub8:add_sub_module\|Y\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[6]~327 picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|Y[7] } "NODE_NAME" } } { "arithmatic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/arithmatic.vhd" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.859 ns ( 53.13 % ) " "Info: Total cell delay = 6.859 ns ( 53.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.051 ns ( 46.87 % ) " "Info: Total interconnect delay = 6.051 ns ( 46.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.910 ns" { picoblaze:processor|register_bank:data_registers|ram_Nx1:\bus_width_loop:0:data_register_bit|rambit[0] picoblaze:processor|shift_rotate:shift_group|Y[1]~COMBOUT picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[0]~321 picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[1]~322 picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[2]~323 picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[3]~324 picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[4]~325 picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[5]~326 picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[6]~327 picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|Y[7] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "15 " "Info: Average interconnect usage is 15% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X0_Y0 X8_Y5 " "Info: Peak interconnect usage is 15% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/MAXII_PicoBlaze.fit.smsg " "Info: Generated suppressed messages file C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/MAXII_PicoBlaze.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Allocated 165 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 10 20:37:43 2011 " "Info: Processing ended: Sat Sep 10 20:37:43 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 10 20:37:44 2011 " "Info: Processing started: Sat Sep 10 20:37:44 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MAXII_PicoBlaze -c MAXII_PicoBlaze " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off MAXII_PicoBlaze -c MAXII_PicoBlaze" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "124 " "Info: Allocated 124 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 10 20:37:46 2011 " "Info: Processing ended: Sat Sep 10 20:37:46 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 10 20:37:47 2011 " "Info: Processing started: Sat Sep 10 20:37:47 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MAXII_PicoBlaze -c MAXII_PicoBlaze " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MAXII_PicoBlaze -c MAXII_PicoBlaze" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/MAXII_PicoBlaze.vhd" 16 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "picoblaze:processor\|clk_delay2 " "Info: Detected ripple clock \"picoblaze:processor\|clk_delay2\" as buffer" {  } { { "picoblaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/picoblaze.vhd" 421 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "picoblaze:processor\|clk_delay2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "picoblaze:processor\|cpuclk " "Info: Detected gated clock \"picoblaze:processor\|cpuclk\" as buffer" {  } { { "picoblaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/picoblaze.vhd" 422 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "picoblaze:processor\|cpuclk" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clkdiv:clk_div\|s_clk " "Info: Detected ripple clock \"clkdiv:clk_div\|s_clk\" as buffer" {  } { { "clkdiv.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/clkdiv.vhd" 21 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkdiv:clk_div\|s_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[0\] register picoblaze:processor\|arithmetic_process:arithmetic_group\|carry_out 67.81 MHz 14.748 ns Internal " "Info: Clock \"clk\" has Internal fmax of 67.81 MHz between source register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[0\]\" and destination register \"picoblaze:processor\|arithmetic_process:arithmetic_group\|carry_out\" (period= 14.748 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.961 ns + Longest register register " "Info: + Longest register to register delay is 10.961 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[0\] 1 REG LC_X5_Y3_N8 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y3_N8; Fanout = 5; REG Node = 'picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { picoblaze:processor|register_bank:data_registers|ram_Nx1:\bus_width_loop:0:data_register_bit|rambit[0] } "NODE_NAME" } } { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.595 ns) 0.595 ns picoblaze:processor\|second_operand\[0\]~109 2 COMB LC_X5_Y3_N8 3 " "Info: 2: + IC(0.000 ns) + CELL(0.595 ns) = 0.595 ns; Loc. = LC_X5_Y3_N8; Fanout = 3; COMB Node = 'picoblaze:processor\|second_operand\[0\]~109'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { picoblaze:processor|register_bank:data_registers|ram_Nx1:\bus_width_loop:0:data_register_bit|rambit[0] picoblaze:processor|second_operand[0]~109 } "NODE_NAME" } } { "picoblaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/picoblaze.vhd" 388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.784 ns) + CELL(0.740 ns) 4.119 ns picoblaze:processor\|arithmetic_process:arithmetic_group\|addsub8:add_sub_module\|carry_chain\[0\]~321 3 COMB LC_X4_Y4_N8 2 " "Info: 3: + IC(2.784 ns) + CELL(0.740 ns) = 4.119 ns; Loc. = LC_X4_Y4_N8; Fanout = 2; COMB Node = 'picoblaze:processor\|arithmetic_process:arithmetic_group\|addsub8:add_sub_module\|carry_chain\[0\]~321'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.524 ns" { picoblaze:processor|second_operand[0]~109 picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[0]~321 } "NODE_NAME" } } { "arithmatic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/arithmatic.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.138 ns) + CELL(0.200 ns) 5.457 ns picoblaze:processor\|arithmetic_process:arithmetic_group\|addsub8:add_sub_module\|carry_chain\[1\]~322 4 COMB LC_X3_Y4_N2 2 " "Info: 4: + IC(1.138 ns) + CELL(0.200 ns) = 5.457 ns; Loc. = LC_X3_Y4_N2; Fanout = 2; COMB Node = 'picoblaze:processor\|arithmetic_process:arithmetic_group\|addsub8:add_sub_module\|carry_chain\[1\]~322'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.338 ns" { picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[0]~321 picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[1]~322 } "NODE_NAME" } } { "arithmatic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/arithmatic.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 5.962 ns picoblaze:processor\|arithmetic_process:arithmetic_group\|addsub8:add_sub_module\|carry_chain\[2\]~323 5 COMB LC_X3_Y4_N3 2 " "Info: 5: + IC(0.305 ns) + CELL(0.200 ns) = 5.962 ns; Loc. = LC_X3_Y4_N3; Fanout = 2; COMB Node = 'picoblaze:processor\|arithmetic_process:arithmetic_group\|addsub8:add_sub_module\|carry_chain\[2\]~323'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[1]~322 picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[2]~323 } "NODE_NAME" } } { "arithmatic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/arithmatic.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.200 ns) 6.900 ns picoblaze:processor\|arithmetic_process:arithmetic_group\|addsub8:add_sub_module\|carry_chain\[3\]~324 6 COMB LC_X3_Y4_N0 2 " "Info: 6: + IC(0.738 ns) + CELL(0.200 ns) = 6.900 ns; Loc. = LC_X3_Y4_N0; Fanout = 2; COMB Node = 'picoblaze:processor\|arithmetic_process:arithmetic_group\|addsub8:add_sub_module\|carry_chain\[3\]~324'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.938 ns" { picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[2]~323 picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[3]~324 } "NODE_NAME" } } { "arithmatic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/arithmatic.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 7.405 ns picoblaze:processor\|arithmetic_process:arithmetic_group\|addsub8:add_sub_module\|carry_chain\[4\]~325 7 COMB LC_X3_Y4_N1 2 " "Info: 7: + IC(0.305 ns) + CELL(0.200 ns) = 7.405 ns; Loc. = LC_X3_Y4_N1; Fanout = 2; COMB Node = 'picoblaze:processor\|arithmetic_process:arithmetic_group\|addsub8:add_sub_module\|carry_chain\[4\]~325'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[3]~324 picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[4]~325 } "NODE_NAME" } } { "arithmatic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/arithmatic.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.200 ns) 8.341 ns picoblaze:processor\|arithmetic_process:arithmetic_group\|addsub8:add_sub_module\|carry_chain\[5\]~326 8 COMB LC_X3_Y4_N6 2 " "Info: 8: + IC(0.736 ns) + CELL(0.200 ns) = 8.341 ns; Loc. = LC_X3_Y4_N6; Fanout = 2; COMB Node = 'picoblaze:processor\|arithmetic_process:arithmetic_group\|addsub8:add_sub_module\|carry_chain\[5\]~326'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[4]~325 picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[5]~326 } "NODE_NAME" } } { "arithmatic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/arithmatic.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.778 ns) + CELL(0.511 ns) 9.630 ns picoblaze:processor\|arithmetic_process:arithmetic_group\|addsub8:add_sub_module\|carry_chain\[6\]~327 9 COMB LC_X3_Y4_N8 2 " "Info: 9: + IC(0.778 ns) + CELL(0.511 ns) = 9.630 ns; Loc. = LC_X3_Y4_N8; Fanout = 2; COMB Node = 'picoblaze:processor\|arithmetic_process:arithmetic_group\|addsub8:add_sub_module\|carry_chain\[6\]~327'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[5]~326 picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[6]~327 } "NODE_NAME" } } { "arithmatic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/arithmatic.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.591 ns) 10.961 ns picoblaze:processor\|arithmetic_process:arithmetic_group\|carry_out 10 REG LC_X3_Y4_N4 1 " "Info: 10: + IC(0.740 ns) + CELL(0.591 ns) = 10.961 ns; Loc. = LC_X3_Y4_N4; Fanout = 1; REG Node = 'picoblaze:processor\|arithmetic_process:arithmetic_group\|carry_out'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.331 ns" { picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[6]~327 picoblaze:processor|arithmetic_process:arithmetic_group|carry_out } "NODE_NAME" } } { "arithmatic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/arithmatic.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.437 ns ( 31.36 % ) " "Info: Total cell delay = 3.437 ns ( 31.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.524 ns ( 68.64 % ) " "Info: Total interconnect delay = 7.524 ns ( 68.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.961 ns" { picoblaze:processor|register_bank:data_registers|ram_Nx1:\bus_width_loop:0:data_register_bit|rambit[0] picoblaze:processor|second_operand[0]~109 picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[0]~321 picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[1]~322 picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[2]~323 picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[3]~324 picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[4]~325 picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[5]~326 picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[6]~327 picoblaze:processor|arithmetic_process:arithmetic_group|carry_out } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.961 ns" { picoblaze:processor|register_bank:data_registers|ram_Nx1:\bus_width_loop:0:data_register_bit|rambit[0] {} picoblaze:processor|second_operand[0]~109 {} picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[0]~321 {} picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[1]~322 {} picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[2]~323 {} picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[3]~324 {} picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[4]~325 {} picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[5]~326 {} picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[6]~327 {} picoblaze:processor|arithmetic_process:arithmetic_group|carry_out {} } { 0.000ns 0.000ns 2.784ns 1.138ns 0.305ns 0.738ns 0.305ns 0.736ns 0.778ns 0.740ns } { 0.000ns 0.595ns 0.740ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.511ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.078 ns - Smallest " "Info: - Smallest clock skew is -3.078 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.147 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 10.147 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_14 22 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 22; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/MAXII_PicoBlaze.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(1.294 ns) 3.724 ns clkdiv:clk_div\|s_clk 2 REG LC_X6_Y1_N8 20 " "Info: 2: + IC(1.267 ns) + CELL(1.294 ns) = 3.724 ns; Loc. = LC_X6_Y1_N8; Fanout = 20; REG Node = 'clkdiv:clk_div\|s_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.561 ns" { clk clkdiv:clk_div|s_clk } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/clkdiv.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.727 ns) + CELL(0.200 ns) 6.651 ns picoblaze:processor\|cpuclk 3 COMB LC_X2_Y3_N4 58 " "Info: 3: + IC(2.727 ns) + CELL(0.200 ns) = 6.651 ns; Loc. = LC_X2_Y3_N4; Fanout = 58; COMB Node = 'picoblaze:processor\|cpuclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.927 ns" { clkdiv:clk_div|s_clk picoblaze:processor|cpuclk } "NODE_NAME" } } { "picoblaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/picoblaze.vhd" 422 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.578 ns) + CELL(0.918 ns) 10.147 ns picoblaze:processor\|arithmetic_process:arithmetic_group\|carry_out 4 REG LC_X3_Y4_N4 1 " "Info: 4: + IC(2.578 ns) + CELL(0.918 ns) = 10.147 ns; Loc. = LC_X3_Y4_N4; Fanout = 1; REG Node = 'picoblaze:processor\|arithmetic_process:arithmetic_group\|carry_out'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.496 ns" { picoblaze:processor|cpuclk picoblaze:processor|arithmetic_process:arithmetic_group|carry_out } "NODE_NAME" } } { "arithmatic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/arithmatic.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.575 ns ( 35.23 % ) " "Info: Total cell delay = 3.575 ns ( 35.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.572 ns ( 64.77 % ) " "Info: Total interconnect delay = 6.572 ns ( 64.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.147 ns" { clk clkdiv:clk_div|s_clk picoblaze:processor|cpuclk picoblaze:processor|arithmetic_process:arithmetic_group|carry_out } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.147 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} picoblaze:processor|cpuclk {} picoblaze:processor|arithmetic_process:arithmetic_group|carry_out {} } { 0.000ns 0.000ns 1.267ns 2.727ns 2.578ns } { 0.000ns 1.163ns 1.294ns 0.200ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 13.225 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 13.225 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_14 22 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 22; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/MAXII_PicoBlaze.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(1.294 ns) 3.724 ns clkdiv:clk_div\|s_clk 2 REG LC_X6_Y1_N8 20 " "Info: 2: + IC(1.267 ns) + CELL(1.294 ns) = 3.724 ns; Loc. = LC_X6_Y1_N8; Fanout = 20; REG Node = 'clkdiv:clk_div\|s_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.561 ns" { clk clkdiv:clk_div|s_clk } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/clkdiv.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.116 ns) + CELL(1.294 ns) 9.134 ns picoblaze:processor\|clk_delay2 3 REG LC_X2_Y3_N4 1 " "Info: 3: + IC(4.116 ns) + CELL(1.294 ns) = 9.134 ns; Loc. = LC_X2_Y3_N4; Fanout = 1; REG Node = 'picoblaze:processor\|clk_delay2'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.410 ns" { clkdiv:clk_div|s_clk picoblaze:processor|clk_delay2 } "NODE_NAME" } } { "picoblaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/picoblaze.vhd" 421 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.595 ns) 9.729 ns picoblaze:processor\|cpuclk 4 COMB LC_X2_Y3_N4 58 " "Info: 4: + IC(0.000 ns) + CELL(0.595 ns) = 9.729 ns; Loc. = LC_X2_Y3_N4; Fanout = 58; COMB Node = 'picoblaze:processor\|cpuclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { picoblaze:processor|clk_delay2 picoblaze:processor|cpuclk } "NODE_NAME" } } { "picoblaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/picoblaze.vhd" 422 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.578 ns) + CELL(0.918 ns) 13.225 ns picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[0\] 5 REG LC_X5_Y3_N8 5 " "Info: 5: + IC(2.578 ns) + CELL(0.918 ns) = 13.225 ns; Loc. = LC_X5_Y3_N8; Fanout = 5; REG Node = 'picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.496 ns" { picoblaze:processor|cpuclk picoblaze:processor|register_bank:data_registers|ram_Nx1:\bus_width_loop:0:data_register_bit|rambit[0] } "NODE_NAME" } } { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.264 ns ( 39.80 % ) " "Info: Total cell delay = 5.264 ns ( 39.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.961 ns ( 60.20 % ) " "Info: Total interconnect delay = 7.961 ns ( 60.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "13.225 ns" { clk clkdiv:clk_div|s_clk picoblaze:processor|clk_delay2 picoblaze:processor|cpuclk picoblaze:processor|register_bank:data_registers|ram_Nx1:\bus_width_loop:0:data_register_bit|rambit[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "13.225 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} picoblaze:processor|clk_delay2 {} picoblaze:processor|cpuclk {} picoblaze:processor|register_bank:data_registers|ram_Nx1:\bus_width_loop:0:data_register_bit|rambit[0] {} } { 0.000ns 0.000ns 1.267ns 4.116ns 0.000ns 2.578ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.595ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.147 ns" { clk clkdiv:clk_div|s_clk picoblaze:processor|cpuclk picoblaze:processor|arithmetic_process:arithmetic_group|carry_out } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.147 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} picoblaze:processor|cpuclk {} picoblaze:processor|arithmetic_process:arithmetic_group|carry_out {} } { 0.000ns 0.000ns 1.267ns 2.727ns 2.578ns } { 0.000ns 1.163ns 1.294ns 0.200ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "13.225 ns" { clk clkdiv:clk_div|s_clk picoblaze:processor|clk_delay2 picoblaze:processor|cpuclk picoblaze:processor|register_bank:data_registers|ram_Nx1:\bus_width_loop:0:data_register_bit|rambit[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "13.225 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} picoblaze:processor|clk_delay2 {} picoblaze:processor|cpuclk {} picoblaze:processor|register_bank:data_registers|ram_Nx1:\bus_width_loop:0:data_register_bit|rambit[0] {} } { 0.000ns 0.000ns 1.267ns 4.116ns 0.000ns 2.578ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.595ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/register_bank.vhd" 81 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "arithmatic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/arithmatic.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.961 ns" { picoblaze:processor|register_bank:data_registers|ram_Nx1:\bus_width_loop:0:data_register_bit|rambit[0] picoblaze:processor|second_operand[0]~109 picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[0]~321 picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[1]~322 picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[2]~323 picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[3]~324 picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[4]~325 picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[5]~326 picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[6]~327 picoblaze:processor|arithmetic_process:arithmetic_group|carry_out } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.961 ns" { picoblaze:processor|register_bank:data_registers|ram_Nx1:\bus_width_loop:0:data_register_bit|rambit[0] {} picoblaze:processor|second_operand[0]~109 {} picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[0]~321 {} picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[1]~322 {} picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[2]~323 {} picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[3]~324 {} picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[4]~325 {} picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[5]~326 {} picoblaze:processor|arithmetic_process:arithmetic_group|addsub8:add_sub_module|carry_chain[6]~327 {} picoblaze:processor|arithmetic_process:arithmetic_group|carry_out {} } { 0.000ns 0.000ns 2.784ns 1.138ns 0.305ns 0.738ns 0.305ns 0.736ns 0.778ns 0.740ns } { 0.000ns 0.595ns 0.740ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.511ns 0.591ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.147 ns" { clk clkdiv:clk_div|s_clk picoblaze:processor|cpuclk picoblaze:processor|arithmetic_process:arithmetic_group|carry_out } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.147 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} picoblaze:processor|cpuclk {} picoblaze:processor|arithmetic_process:arithmetic_group|carry_out {} } { 0.000ns 0.000ns 1.267ns 2.727ns 2.578ns } { 0.000ns 1.163ns 1.294ns 0.200ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "13.225 ns" { clk clkdiv:clk_div|s_clk picoblaze:processor|clk_delay2 picoblaze:processor|cpuclk picoblaze:processor|register_bank:data_registers|ram_Nx1:\bus_width_loop:0:data_register_bit|rambit[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "13.225 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} picoblaze:processor|clk_delay2 {} picoblaze:processor|cpuclk {} picoblaze:processor|register_bank:data_registers|ram_Nx1:\bus_width_loop:0:data_register_bit|rambit[0] {} } { 0.000ns 0.000ns 1.267ns 4.116ns 0.000ns 2.578ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.595ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 101 " "Warning: Circuit may not operate. Detected 101 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "ROM_test:program\|dout\[11\] picoblaze:processor\|logical_bus_processing:logical_group\|Y\[6\] clk 1.814 ns " "Info: Found hold time violation between source  pin or register \"ROM_test:program\|dout\[11\]\" and destination pin or register \"picoblaze:processor\|logical_bus_processing:logical_group\|Y\[6\]\" for clock \"clk\" (Hold time is 1.814 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.467 ns + Largest " "Info: + Largest clock skew is 4.467 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 13.225 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 13.225 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_14 22 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 22; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/MAXII_PicoBlaze.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(1.294 ns) 3.724 ns clkdiv:clk_div\|s_clk 2 REG LC_X6_Y1_N8 20 " "Info: 2: + IC(1.267 ns) + CELL(1.294 ns) = 3.724 ns; Loc. = LC_X6_Y1_N8; Fanout = 20; REG Node = 'clkdiv:clk_div\|s_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.561 ns" { clk clkdiv:clk_div|s_clk } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/clkdiv.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.116 ns) + CELL(1.294 ns) 9.134 ns picoblaze:processor\|clk_delay2 3 REG LC_X2_Y3_N4 1 " "Info: 3: + IC(4.116 ns) + CELL(1.294 ns) = 9.134 ns; Loc. = LC_X2_Y3_N4; Fanout = 1; REG Node = 'picoblaze:processor\|clk_delay2'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.410 ns" { clkdiv:clk_div|s_clk picoblaze:processor|clk_delay2 } "NODE_NAME" } } { "picoblaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/picoblaze.vhd" 421 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.595 ns) 9.729 ns picoblaze:processor\|cpuclk 4 COMB LC_X2_Y3_N4 58 " "Info: 4: + IC(0.000 ns) + CELL(0.595 ns) = 9.729 ns; Loc. = LC_X2_Y3_N4; Fanout = 58; COMB Node = 'picoblaze:processor\|cpuclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { picoblaze:processor|clk_delay2 picoblaze:processor|cpuclk } "NODE_NAME" } } { "picoblaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/picoblaze.vhd" 422 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.578 ns) + CELL(0.918 ns) 13.225 ns picoblaze:processor\|logical_bus_processing:logical_group\|Y\[6\] 5 REG LC_X3_Y3_N0 1 " "Info: 5: + IC(2.578 ns) + CELL(0.918 ns) = 13.225 ns; Loc. = LC_X3_Y3_N0; Fanout = 1; REG Node = 'picoblaze:processor\|logical_bus_processing:logical_group\|Y\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.496 ns" { picoblaze:processor|cpuclk picoblaze:processor|logical_bus_processing:logical_group|Y[6] } "NODE_NAME" } } { "logical_bus_processing.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/logical_bus_processing.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.264 ns ( 39.80 % ) " "Info: Total cell delay = 5.264 ns ( 39.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.961 ns ( 60.20 % ) " "Info: Total interconnect delay = 7.961 ns ( 60.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "13.225 ns" { clk clkdiv:clk_div|s_clk picoblaze:processor|clk_delay2 picoblaze:processor|cpuclk picoblaze:processor|logical_bus_processing:logical_group|Y[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "13.225 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} picoblaze:processor|clk_delay2 {} picoblaze:processor|cpuclk {} picoblaze:processor|logical_bus_processing:logical_group|Y[6] {} } { 0.000ns 0.000ns 1.267ns 4.116ns 0.000ns 2.578ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.595ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.758 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 8.758 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_14 22 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 22; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/MAXII_PicoBlaze.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(1.294 ns) 3.724 ns clkdiv:clk_div\|s_clk 2 REG LC_X6_Y1_N8 20 " "Info: 2: + IC(1.267 ns) + CELL(1.294 ns) = 3.724 ns; Loc. = LC_X6_Y1_N8; Fanout = 20; REG Node = 'clkdiv:clk_div\|s_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.561 ns" { clk clkdiv:clk_div|s_clk } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/clkdiv.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.116 ns) + CELL(0.918 ns) 8.758 ns ROM_test:program\|dout\[11\] 3 REG LC_X4_Y3_N2 16 " "Info: 3: + IC(4.116 ns) + CELL(0.918 ns) = 8.758 ns; Loc. = LC_X4_Y3_N2; Fanout = 16; REG Node = 'ROM_test:program\|dout\[11\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.034 ns" { clkdiv:clk_div|s_clk ROM_test:program|dout[11] } "NODE_NAME" } } { "ROM_test.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/ROM_test.vhd" 281 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 38.54 % ) " "Info: Total cell delay = 3.375 ns ( 38.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.383 ns ( 61.46 % ) " "Info: Total interconnect delay = 5.383 ns ( 61.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.758 ns" { clk clkdiv:clk_div|s_clk ROM_test:program|dout[11] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.758 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} ROM_test:program|dout[11] {} } { 0.000ns 0.000ns 1.267ns 4.116ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "13.225 ns" { clk clkdiv:clk_div|s_clk picoblaze:processor|clk_delay2 picoblaze:processor|cpuclk picoblaze:processor|logical_bus_processing:logical_group|Y[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "13.225 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} picoblaze:processor|clk_delay2 {} picoblaze:processor|cpuclk {} picoblaze:processor|logical_bus_processing:logical_group|Y[6] {} } { 0.000ns 0.000ns 1.267ns 4.116ns 0.000ns 2.578ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.595ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.758 ns" { clk clkdiv:clk_div|s_clk ROM_test:program|dout[11] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.758 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} ROM_test:program|dout[11] {} } { 0.000ns 0.000ns 1.267ns 4.116ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "ROM_test.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/ROM_test.vhd" 281 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.498 ns - Shortest register register " "Info: - Shortest register to register delay is 2.498 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ROM_test:program\|dout\[11\] 1 REG LC_X4_Y3_N2 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y3_N2; Fanout = 16; REG Node = 'ROM_test:program\|dout\[11\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM_test:program|dout[11] } "NODE_NAME" } } { "ROM_test.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/ROM_test.vhd" 281 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.437 ns) + CELL(1.061 ns) 2.498 ns picoblaze:processor\|logical_bus_processing:logical_group\|Y\[6\] 2 REG LC_X3_Y3_N0 1 " "Info: 2: + IC(1.437 ns) + CELL(1.061 ns) = 2.498 ns; Loc. = LC_X3_Y3_N0; Fanout = 1; REG Node = 'picoblaze:processor\|logical_bus_processing:logical_group\|Y\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { ROM_test:program|dout[11] picoblaze:processor|logical_bus_processing:logical_group|Y[6] } "NODE_NAME" } } { "logical_bus_processing.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/logical_bus_processing.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.061 ns ( 42.47 % ) " "Info: Total cell delay = 1.061 ns ( 42.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.437 ns ( 57.53 % ) " "Info: Total interconnect delay = 1.437 ns ( 57.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { ROM_test:program|dout[11] picoblaze:processor|logical_bus_processing:logical_group|Y[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.498 ns" { ROM_test:program|dout[11] {} picoblaze:processor|logical_bus_processing:logical_group|Y[6] {} } { 0.000ns 1.437ns } { 0.000ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "logical_bus_processing.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/logical_bus_processing.vhd" 55 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "13.225 ns" { clk clkdiv:clk_div|s_clk picoblaze:processor|clk_delay2 picoblaze:processor|cpuclk picoblaze:processor|logical_bus_processing:logical_group|Y[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "13.225 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} picoblaze:processor|clk_delay2 {} picoblaze:processor|cpuclk {} picoblaze:processor|logical_bus_processing:logical_group|Y[6] {} } { 0.000ns 0.000ns 1.267ns 4.116ns 0.000ns 2.578ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.595ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.758 ns" { clk clkdiv:clk_div|s_clk ROM_test:program|dout[11] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.758 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} ROM_test:program|dout[11] {} } { 0.000ns 0.000ns 1.267ns 4.116ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { ROM_test:program|dout[11] picoblaze:processor|logical_bus_processing:logical_group|Y[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.498 ns" { ROM_test:program|dout[11] {} picoblaze:processor|logical_bus_processing:logical_group|Y[6] {} } { 0.000ns 1.437ns } { 0.000ns 1.061ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "picoblaze:processor\|T_state_and_Reset:basic_control\|reset_delay1 reset_n clk -5.741 ns register " "Info: tsu for register \"picoblaze:processor\|T_state_and_Reset:basic_control\|reset_delay1\" (data pin = \"reset_n\", clock pin = \"clk\") is -5.741 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.073 ns + Longest pin register " "Info: + Longest pin to register delay is 4.073 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns reset_n 1 PIN PIN_12 26 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 26; PIN Node = 'reset_n'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_n } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/MAXII_PicoBlaze.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.106 ns) + CELL(0.804 ns) 4.073 ns picoblaze:processor\|T_state_and_Reset:basic_control\|reset_delay1 2 REG LC_X5_Y2_N9 1 " "Info: 2: + IC(2.106 ns) + CELL(0.804 ns) = 4.073 ns; Loc. = LC_X5_Y2_N9; Fanout = 1; REG Node = 'picoblaze:processor\|T_state_and_Reset:basic_control\|reset_delay1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.910 ns" { reset_n picoblaze:processor|T_state_and_Reset:basic_control|reset_delay1 } "NODE_NAME" } } { "T_state_and_Reset.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/T_state_and_Reset.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.967 ns ( 48.29 % ) " "Info: Total cell delay = 1.967 ns ( 48.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.106 ns ( 51.71 % ) " "Info: Total interconnect delay = 2.106 ns ( 51.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.073 ns" { reset_n picoblaze:processor|T_state_and_Reset:basic_control|reset_delay1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.073 ns" { reset_n {} reset_n~combout {} picoblaze:processor|T_state_and_Reset:basic_control|reset_delay1 {} } { 0.000ns 0.000ns 2.106ns } { 0.000ns 1.163ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "T_state_and_Reset.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/T_state_and_Reset.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.147 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 10.147 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_14 22 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 22; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/MAXII_PicoBlaze.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(1.294 ns) 3.724 ns clkdiv:clk_div\|s_clk 2 REG LC_X6_Y1_N8 20 " "Info: 2: + IC(1.267 ns) + CELL(1.294 ns) = 3.724 ns; Loc. = LC_X6_Y1_N8; Fanout = 20; REG Node = 'clkdiv:clk_div\|s_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.561 ns" { clk clkdiv:clk_div|s_clk } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/clkdiv.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.727 ns) + CELL(0.200 ns) 6.651 ns picoblaze:processor\|cpuclk 3 COMB LC_X2_Y3_N4 58 " "Info: 3: + IC(2.727 ns) + CELL(0.200 ns) = 6.651 ns; Loc. = LC_X2_Y3_N4; Fanout = 58; COMB Node = 'picoblaze:processor\|cpuclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.927 ns" { clkdiv:clk_div|s_clk picoblaze:processor|cpuclk } "NODE_NAME" } } { "picoblaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/picoblaze.vhd" 422 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.578 ns) + CELL(0.918 ns) 10.147 ns picoblaze:processor\|T_state_and_Reset:basic_control\|reset_delay1 4 REG LC_X5_Y2_N9 1 " "Info: 4: + IC(2.578 ns) + CELL(0.918 ns) = 10.147 ns; Loc. = LC_X5_Y2_N9; Fanout = 1; REG Node = 'picoblaze:processor\|T_state_and_Reset:basic_control\|reset_delay1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.496 ns" { picoblaze:processor|cpuclk picoblaze:processor|T_state_and_Reset:basic_control|reset_delay1 } "NODE_NAME" } } { "T_state_and_Reset.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/T_state_and_Reset.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.575 ns ( 35.23 % ) " "Info: Total cell delay = 3.575 ns ( 35.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.572 ns ( 64.77 % ) " "Info: Total interconnect delay = 6.572 ns ( 64.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.147 ns" { clk clkdiv:clk_div|s_clk picoblaze:processor|cpuclk picoblaze:processor|T_state_and_Reset:basic_control|reset_delay1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.147 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} picoblaze:processor|cpuclk {} picoblaze:processor|T_state_and_Reset:basic_control|reset_delay1 {} } { 0.000ns 0.000ns 1.267ns 2.727ns 2.578ns } { 0.000ns 1.163ns 1.294ns 0.200ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.073 ns" { reset_n picoblaze:processor|T_state_and_Reset:basic_control|reset_delay1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.073 ns" { reset_n {} reset_n~combout {} picoblaze:processor|T_state_and_Reset:basic_control|reset_delay1 {} } { 0.000ns 0.000ns 2.106ns } { 0.000ns 1.163ns 0.804ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.147 ns" { clk clkdiv:clk_div|s_clk picoblaze:processor|cpuclk picoblaze:processor|T_state_and_Reset:basic_control|reset_delay1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.147 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} picoblaze:processor|cpuclk {} picoblaze:processor|T_state_and_Reset:basic_control|reset_delay1 {} } { 0.000ns 0.000ns 1.267ns 2.727ns 2.578ns } { 0.000ns 1.163ns 1.294ns 0.200ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk output\[7\] output\[7\]~reg0 13.554 ns register " "Info: tco from clock \"clk\" to destination pin \"output\[7\]\" through register \"output\[7\]~reg0\" is 13.554 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.758 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 8.758 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_14 22 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 22; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/MAXII_PicoBlaze.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(1.294 ns) 3.724 ns clkdiv:clk_div\|s_clk 2 REG LC_X6_Y1_N8 20 " "Info: 2: + IC(1.267 ns) + CELL(1.294 ns) = 3.724 ns; Loc. = LC_X6_Y1_N8; Fanout = 20; REG Node = 'clkdiv:clk_div\|s_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.561 ns" { clk clkdiv:clk_div|s_clk } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/clkdiv.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.116 ns) + CELL(0.918 ns) 8.758 ns output\[7\]~reg0 3 REG LC_X5_Y3_N2 1 " "Info: 3: + IC(4.116 ns) + CELL(0.918 ns) = 8.758 ns; Loc. = LC_X5_Y3_N2; Fanout = 1; REG Node = 'output\[7\]~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.034 ns" { clkdiv:clk_div|s_clk output[7]~reg0 } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/MAXII_PicoBlaze.vhd" 124 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 38.54 % ) " "Info: Total cell delay = 3.375 ns ( 38.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.383 ns ( 61.46 % ) " "Info: Total interconnect delay = 5.383 ns ( 61.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.758 ns" { clk clkdiv:clk_div|s_clk output[7]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.758 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} output[7]~reg0 {} } { 0.000ns 0.000ns 1.267ns 4.116ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/MAXII_PicoBlaze.vhd" 124 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.420 ns + Longest register pin " "Info: + Longest register to pin delay is 4.420 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns output\[7\]~reg0 1 REG LC_X5_Y3_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y3_N2; Fanout = 1; REG Node = 'output\[7\]~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[7]~reg0 } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/MAXII_PicoBlaze.vhd" 124 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.098 ns) + CELL(2.322 ns) 4.420 ns output\[7\] 2 PIN PIN_67 0 " "Info: 2: + IC(2.098 ns) + CELL(2.322 ns) = 4.420 ns; Loc. = PIN_67; Fanout = 0; PIN Node = 'output\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.420 ns" { output[7]~reg0 output[7] } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/MAXII_PicoBlaze.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 52.53 % ) " "Info: Total cell delay = 2.322 ns ( 52.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.098 ns ( 47.47 % ) " "Info: Total interconnect delay = 2.098 ns ( 47.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.420 ns" { output[7]~reg0 output[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.420 ns" { output[7]~reg0 {} output[7] {} } { 0.000ns 2.098ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.758 ns" { clk clkdiv:clk_div|s_clk output[7]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.758 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} output[7]~reg0 {} } { 0.000ns 0.000ns 1.267ns 4.116ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.420 ns" { output[7]~reg0 output[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.420 ns" { output[7]~reg0 {} output[7] {} } { 0.000ns 2.098ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "picoblaze:processor\|T_state_and_Reset:basic_control\|reset_delay2 reset_n clk 9.374 ns register " "Info: th for register \"picoblaze:processor\|T_state_and_Reset:basic_control\|reset_delay2\" (data pin = \"reset_n\", clock pin = \"clk\") is 9.374 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 13.225 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 13.225 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_14 22 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 22; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/MAXII_PicoBlaze.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(1.294 ns) 3.724 ns clkdiv:clk_div\|s_clk 2 REG LC_X6_Y1_N8 20 " "Info: 2: + IC(1.267 ns) + CELL(1.294 ns) = 3.724 ns; Loc. = LC_X6_Y1_N8; Fanout = 20; REG Node = 'clkdiv:clk_div\|s_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.561 ns" { clk clkdiv:clk_div|s_clk } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/clkdiv.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.116 ns) + CELL(1.294 ns) 9.134 ns picoblaze:processor\|clk_delay2 3 REG LC_X2_Y3_N4 1 " "Info: 3: + IC(4.116 ns) + CELL(1.294 ns) = 9.134 ns; Loc. = LC_X2_Y3_N4; Fanout = 1; REG Node = 'picoblaze:processor\|clk_delay2'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.410 ns" { clkdiv:clk_div|s_clk picoblaze:processor|clk_delay2 } "NODE_NAME" } } { "picoblaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/picoblaze.vhd" 421 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.595 ns) 9.729 ns picoblaze:processor\|cpuclk 4 COMB LC_X2_Y3_N4 58 " "Info: 4: + IC(0.000 ns) + CELL(0.595 ns) = 9.729 ns; Loc. = LC_X2_Y3_N4; Fanout = 58; COMB Node = 'picoblaze:processor\|cpuclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { picoblaze:processor|clk_delay2 picoblaze:processor|cpuclk } "NODE_NAME" } } { "picoblaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/picoblaze.vhd" 422 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.578 ns) + CELL(0.918 ns) 13.225 ns picoblaze:processor\|T_state_and_Reset:basic_control\|reset_delay2 5 REG LC_X5_Y2_N7 13 " "Info: 5: + IC(2.578 ns) + CELL(0.918 ns) = 13.225 ns; Loc. = LC_X5_Y2_N7; Fanout = 13; REG Node = 'picoblaze:processor\|T_state_and_Reset:basic_control\|reset_delay2'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.496 ns" { picoblaze:processor|cpuclk picoblaze:processor|T_state_and_Reset:basic_control|reset_delay2 } "NODE_NAME" } } { "T_state_and_Reset.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/T_state_and_Reset.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.264 ns ( 39.80 % ) " "Info: Total cell delay = 5.264 ns ( 39.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.961 ns ( 60.20 % ) " "Info: Total interconnect delay = 7.961 ns ( 60.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "13.225 ns" { clk clkdiv:clk_div|s_clk picoblaze:processor|clk_delay2 picoblaze:processor|cpuclk picoblaze:processor|T_state_and_Reset:basic_control|reset_delay2 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "13.225 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} picoblaze:processor|clk_delay2 {} picoblaze:processor|cpuclk {} picoblaze:processor|T_state_and_Reset:basic_control|reset_delay2 {} } { 0.000ns 0.000ns 1.267ns 4.116ns 0.000ns 2.578ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.595ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "T_state_and_Reset.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/T_state_and_Reset.vhd" 42 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.072 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.072 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns reset_n 1 PIN PIN_12 26 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 26; PIN Node = 'reset_n'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_n } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/MAXII_PicoBlaze.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.105 ns) + CELL(0.804 ns) 4.072 ns picoblaze:processor\|T_state_and_Reset:basic_control\|reset_delay2 2 REG LC_X5_Y2_N7 13 " "Info: 2: + IC(2.105 ns) + CELL(0.804 ns) = 4.072 ns; Loc. = LC_X5_Y2_N7; Fanout = 13; REG Node = 'picoblaze:processor\|T_state_and_Reset:basic_control\|reset_delay2'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { reset_n picoblaze:processor|T_state_and_Reset:basic_control|reset_delay2 } "NODE_NAME" } } { "T_state_and_Reset.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK2/T_state_and_Reset.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.967 ns ( 48.31 % ) " "Info: Total cell delay = 1.967 ns ( 48.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.105 ns ( 51.69 % ) " "Info: Total interconnect delay = 2.105 ns ( 51.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.072 ns" { reset_n picoblaze:processor|T_state_and_Reset:basic_control|reset_delay2 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.072 ns" { reset_n {} reset_n~combout {} picoblaze:processor|T_state_and_Reset:basic_control|reset_delay2 {} } { 0.000ns 0.000ns 2.105ns } { 0.000ns 1.163ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "13.225 ns" { clk clkdiv:clk_div|s_clk picoblaze:processor|clk_delay2 picoblaze:processor|cpuclk picoblaze:processor|T_state_and_Reset:basic_control|reset_delay2 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "13.225 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} picoblaze:processor|clk_delay2 {} picoblaze:processor|cpuclk {} picoblaze:processor|T_state_and_Reset:basic_control|reset_delay2 {} } { 0.000ns 0.000ns 1.267ns 4.116ns 0.000ns 2.578ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.595ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.072 ns" { reset_n picoblaze:processor|T_state_and_Reset:basic_control|reset_delay2 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.072 ns" { reset_n {} reset_n~combout {} picoblaze:processor|T_state_and_Reset:basic_control|reset_delay2 {} } { 0.000ns 0.000ns 2.105ns } { 0.000ns 1.163ns 0.804ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "111 " "Info: Allocated 111 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 10 20:37:49 2011 " "Info: Processing ended: Sat Sep 10 20:37:49 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 113 s " "Info: Quartus II Full Compilation was successful. 0 errors, 113 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
