// Seed: 2007564002
module module_0;
  assign id_1 = id_1 * id_1;
  module_2 modCall_1 ();
  parameter id_2 = -1;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  assign id_2 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 ();
  parameter id_1 = -1;
  initial begin : LABEL_0
    @(id_1) id_3 = 1;
    id_2 <= id_2 && -1 - -1;
    id_2 <= id_2;
  end
  wor  id_4;
  wire id_5;
  wire id_6;
  wire id_7 = 1;
  assign id_5 = id_5;
  wire id_8;
  parameter id_9 = id_4;
  always_comb id_7 = id_7;
endmodule
