0.7
2020.2
Apr 18 2022
16:05:34
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sim_1/new/sim.sv,1681341535,systemVerilog,,,,sim,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/ArithLogicUnit.sv,1680808737,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/peripherals/BCD.sv,,OTTER_ALU,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/CSR.sv,1680808737,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/CU_Decoder.sv,,CSR,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/CU_Decoder.sv,1680808737,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/peripherals/CathodeDriver.sv,,OTTER_CU_Decoder,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/ControlUnit.sv,1680808737,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/peripherals/KeyboardDriver.sv,,OTTER_CU_FSM,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/Mult4to1.sv,1680808737,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/OTTER_CPU.sv,,Mult2to1;Mult4to1;Mult5to1;Mult6to1,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/OTTER_CPU.sv,1680808737,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/ProgCount.sv,,OTTER_MCU,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/OTTER_Wrapper.sv,1681171350,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sim_1/new/sim.sv,,OTTER_Wrapper,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/ProgCount.sv,1680808737,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/peripherals/SevSegDisp.sv,,ProgCount,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/bram_dualport.sv,1681247856,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/peripherals/debounce_one_shot.sv,,OTTER_mem_byte;OTTER_mem_dualport,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/peripherals/BCD.sv,1680808737,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/CSR.sv,,BCD,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/peripherals/CathodeDriver.sv,1680808737,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/ControlUnit.sv,,CathodeDriver,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/peripherals/KeyboardDriver.sv,1680808737,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/Mult4to1.sv,,KeyboardDriver;keyboard;ps2_rx,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/peripherals/SevSegDisp.sv,1680808737,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/bram_dualport.sv,,SevSegDisp,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/peripherals/debounce_one_shot.sv,1680808737,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/registerFile.sv,,debounce_one_shot,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/peripherals/vga_driver.sv,1680808737,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/peripherals/vga_fb_driver.sv,,vga_driver,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/peripherals/vga_fb_driver.sv,1680808737,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/OTTER_Wrapper.sv,,vga_fb_driver,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/registerFile.sv,1680808737,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab0/VivadoProject/project_1.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/peripherals/vga_driver.sv,,OTTER_registerFile,,uvm,,,,,,
