# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../P5_AT_GV_JF_DASF_B.srcs/sources_1/imports/x/fir_filter.vhd" \
"../../../../P5_AT_GV_JF_DASF_B.srcs/sources_1/imports/x/fir_test_data_generator.vhd" \
"../../../../P5_AT_GV_JF_DASF_B.srcs/sources_1/imports/x/tb_fir_mean.vhd" \

# Do not sort compile order
nosort
