#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jul 28 10:22:43 2020
# Process ID: 20984
# Current directory: D:/summer-camp/logic-analyse/hardware_input
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28324 D:\summer-camp\logic-analyse\hardware_input\hardware_input.xpr
# Log file: D:/summer-camp/logic-analyse/hardware_input/vivado.log
# Journal file: D:/summer-camp/logic-analyse/hardware_input\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/summer-camp/logic-analyse/hardware_input/hardware_input.xpr
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_simulation -mode post-synthesis -type functional
open_wave_config D:/summer-camp/logic-analyse/hardware_input/logic_intb_behav.wcfg
source logic_intb.tcl
close_sim
open_bd_design {D:/summer-camp/logic-analyse/hardware_input/hardware_input.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_logic_in_0_0
startgroup
make_bd_pins_external  [get_bd_pins logic_in_0/trig_i]
endgroup
startgroup
make_bd_pins_external  [get_bd_cells logic_in_0]
make_bd_intf_pins_external  [get_bd_cells logic_in_0]
endgroup
set_property name trig_i [get_bd_ports trig_i_0]
set_property name auto [get_bd_ports auto_0]
save_bd_design
regenerate_bd_layout
regenerate_bd_layout
update_module_reference design_1_logic_in_0_0
make_wrapper -files [get_files D:/summer-camp/logic-analyse/hardware_input/hardware_input.srcs/sources_1/bd/design_1/design_1.bd] -top
generate_target Simulation [get_files D:/summer-camp/logic-analyse/hardware_input/hardware_input.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files D:/summer-camp/logic-analyse/hardware_input/hardware_input.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/summer-camp/logic-analyse/hardware_input/hardware_input.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/summer-camp/logic-analyse/hardware_input/hardware_input.ip_user_files/sim_scripts -ip_user_files_dir D:/summer-camp/logic-analyse/hardware_input/hardware_input.ip_user_files -ipstatic_source_dir D:/summer-camp/logic-analyse/hardware_input/hardware_input.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/summer-camp/logic-analyse/hardware_input/hardware_input.cache/compile_simlib/modelsim} {questa=D:/summer-camp/logic-analyse/hardware_input/hardware_input.cache/compile_simlib/questa} {riviera=D:/summer-camp/logic-analyse/hardware_input/hardware_input.cache/compile_simlib/riviera} {activehdl=D:/summer-camp/logic-analyse/hardware_input/hardware_input.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config D:/summer-camp/logic-analyse/hardware_input/logic_intb_behav.wcfg
source logic_intb.tcl
current_wave_config {logic_intb_behav.wcfg}
add_wave {{/logic_intb/auto}} 
current_wave_config {logic_intb_behav.wcfg}
add_wave {{/logic_intb/trig_i}} 
current_wave_config {logic_intb_behav.wcfg}
add_wave {{/logic_intb/in_module/design_1_i/trig_state_0}} 
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {D:/summer-camp/logic-analyse/hardware_input/logic_intb_behav.wcfg}
relaunch_sim
relaunch_sim
current_wave_config {logic_intb_behav.wcfg}
add_wave {{/logic_intb/in_module/design_1_i/logic_in_0/finish}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {D:/summer-camp/logic-analyse/hardware_input/logic_intb_behav.wcfg}
close_sim
add_files -norecurse D:/summer-camp/logic-analyse/hardware_input/hardware_input.srcs/sources_1/new/trig.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
open_bd_design {D:/summer-camp/logic-analyse/hardware_input/hardware_input.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {D:/summer-camp/logic-analyse/hardware_input/hardware_input.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_test_ram_0_0
update_module_reference design_1_logic_in_0_0
delete_bd_objs [get_bd_nets trig_i_0_1] [get_bd_ports trig_i]
delete_bd_objs [get_bd_nets auto_0_1] [get_bd_ports auto]
startgroup
make_bd_pins_external  [get_bd_pins logic_in_0/trig_mode]
endgroup
set_property name trig_mode [get_bd_ports trig_mode_0]
startgroup
make_bd_pins_external  [get_bd_pins logic_in_0/trig_valid]
endgroup
set_property name trig_valid [get_bd_ports trig_valid_0]
startgroup
make_bd_pins_external  [get_bd_pins logic_in_0/trig_word]
endgroup
set_property name trig_word [get_bd_ports trig_word_0]
startgroup
make_bd_pins_external  [get_bd_pins logic_in_0/edge_trig_sel]
endgroup
set_property name edge_trig_sel [get_bd_ports edge_trig_sel_0]
save_bd_design
update_module_reference design_1_logic_in_0_0
delete_bd_objs [get_bd_nets data_0_1] [get_bd_ports data]
startgroup
make_bd_pins_external  [get_bd_pins logic_in_0/data]
endgroup
set_property name data [get_bd_ports data_0]
save_bd_design
make_wrapper -files [get_files D:/summer-camp/logic-analyse/hardware_input/hardware_input.srcs/sources_1/bd/design_1/design_1.bd] -top
close_design
update_module_reference design_1_logic_in_0_0
delete_bd_objs [get_bd_nets finish_0_1] [get_bd_ports finish]
connect_bd_net [get_bd_ports sys_clk] [get_bd_pins logic_in_0/sys_clk]
connect_bd_net [get_bd_ports ext_clk] [get_bd_pins logic_in_0/ext_clk]
connect_bd_net [get_bd_ports clk_sel] [get_bd_pins logic_in_0/clk_sel]
connect_bd_net [get_bd_ports rst_n] [get_bd_pins logic_in_0/rst_n]
connect_bd_net [get_bd_ports en] [get_bd_pins logic_in_0/en]
report_ip_status -name ip_status 
update_module_reference design_1_logic_in_0_0
report_ip_status -name ip_status 
