// Seed: 595863248
module module_0 (
    output supply1 id_0,
    input wand id_1,
    input wor id_2
);
  assign id_0 = -1;
  wire id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12;
  assign id_12 = id_9;
  wire  id_13;
  wire  id_14;
  logic id_15;
  assign id_12 = id_14;
endmodule
module module_1 #(
    parameter id_12 = 32'd44
) (
    input wor id_0,
    output tri0 id_1,
    input tri1 id_2,
    output wand id_3,
    output tri0 id_4,
    input tri0 id_5,
    input tri0 id_6,
    output logic id_7,
    input uwire id_8,
    input wand id_9,
    output tri1 id_10,
    output wire id_11,
    input supply0 _id_12
);
  logic id_14;
  ;
  wire id_15;
  function void id_16(input logic [-1 : -1  &&  (  -1  )] id_17, input id_18);
    id_7 = id_15;
  endfunction
  logic id_19;
  wor id_20, id_21, id_22, id_23;
  assign id_14[1] = id_22;
  logic [1 : 1 'b0] id_24;
  assign id_24[!id_12] = id_14;
  assign id_23 = -1'h0;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_6
  );
  wire id_25;
  initial begin
    id_16();
  end
endmodule
