Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Feb 11 13:39:24 2025
| Host         : DESKTOP-U9NB2CD running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xcku3p-ffva676-2-i
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_top
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 97
+-----------+----------+------------------------------------------+------------+
| Rule      | Severity | Description                              | Violations |
+-----------+----------+------------------------------------------+------------+
| DPIR-2    | Warning  | Asynchronous driver check                | 24         |
| TIMING-9  | Warning  | Unknown CDC Logic                        | 1          |
| TIMING-10 | Warning  | Missing property on synchronizer         | 1          |
| TIMING-18 | Warning  | Missing input or output delay            | 24         |
| TIMING-24 | Warning  | Overridden Max delay datapath only       | 4          |
| XDCH-2    | Warning  | Same min and max delay values on IO port | 43         |
+-----------+----------+------------------------------------------+------------+

2. REPORT DETAILS
-----------------
DPIR-2#1 Warning
Asynchronous driver check  
DSP rgb_to_ycrcb/y_temp2 input pin rgb_to_ycrcb/y_temp2/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2 Warning
Asynchronous driver check  
DSP rgb_to_ycrcb/y_temp2 input pin rgb_to_ycrcb/y_temp2/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3 Warning
Asynchronous driver check  
DSP rgb_to_ycrcb/y_temp2 input pin rgb_to_ycrcb/y_temp2/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4 Warning
Asynchronous driver check  
DSP rgb_to_ycrcb/y_temp2 input pin rgb_to_ycrcb/y_temp2/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5 Warning
Asynchronous driver check  
DSP rgb_to_ycrcb/y_temp2 input pin rgb_to_ycrcb/y_temp2/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6 Warning
Asynchronous driver check  
DSP rgb_to_ycrcb/y_temp2 input pin rgb_to_ycrcb/y_temp2/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7 Warning
Asynchronous driver check  
DSP rgb_to_ycrcb/y_temp2 input pin rgb_to_ycrcb/y_temp2/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8 Warning
Asynchronous driver check  
DSP rgb_to_ycrcb/y_temp2 input pin rgb_to_ycrcb/y_temp2/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#9 Warning
Asynchronous driver check  
DSP rgb_to_ycrcb/y_temp3 input pin rgb_to_ycrcb/y_temp3/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#10 Warning
Asynchronous driver check  
DSP rgb_to_ycrcb/y_temp3 input pin rgb_to_ycrcb/y_temp3/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#11 Warning
Asynchronous driver check  
DSP rgb_to_ycrcb/y_temp3 input pin rgb_to_ycrcb/y_temp3/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#12 Warning
Asynchronous driver check  
DSP rgb_to_ycrcb/y_temp3 input pin rgb_to_ycrcb/y_temp3/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#13 Warning
Asynchronous driver check  
DSP rgb_to_ycrcb/y_temp3 input pin rgb_to_ycrcb/y_temp3/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#14 Warning
Asynchronous driver check  
DSP rgb_to_ycrcb/y_temp3 input pin rgb_to_ycrcb/y_temp3/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#15 Warning
Asynchronous driver check  
DSP rgb_to_ycrcb/y_temp3 input pin rgb_to_ycrcb/y_temp3/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#16 Warning
Asynchronous driver check  
DSP rgb_to_ycrcb/y_temp3 input pin rgb_to_ycrcb/y_temp3/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#17 Warning
Asynchronous driver check  
DSP rgb_to_ycrcb/y_temp3__0 input pin rgb_to_ycrcb/y_temp3__0/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#18 Warning
Asynchronous driver check  
DSP rgb_to_ycrcb/y_temp3__0 input pin rgb_to_ycrcb/y_temp3__0/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#19 Warning
Asynchronous driver check  
DSP rgb_to_ycrcb/y_temp3__0 input pin rgb_to_ycrcb/y_temp3__0/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#20 Warning
Asynchronous driver check  
DSP rgb_to_ycrcb/y_temp3__0 input pin rgb_to_ycrcb/y_temp3__0/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#21 Warning
Asynchronous driver check  
DSP rgb_to_ycrcb/y_temp3__0 input pin rgb_to_ycrcb/y_temp3__0/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#22 Warning
Asynchronous driver check  
DSP rgb_to_ycrcb/y_temp3__0 input pin rgb_to_ycrcb/y_temp3__0/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#23 Warning
Asynchronous driver check  
DSP rgb_to_ycrcb/y_temp3__0 input pin rgb_to_ycrcb/y_temp3__0/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#24 Warning
Asynchronous driver check  
DSP rgb_to_ycrcb/y_temp3__0 input pin rgb_to_ycrcb/y_temp3__0/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on ftdi_be_io[0] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on ftdi_be_io[1] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on ftdi_data_io[0] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on ftdi_data_io[10] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on ftdi_data_io[11] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on ftdi_data_io[12] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on ftdi_data_io[13] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on ftdi_data_io[14] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on ftdi_data_io[15] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on ftdi_data_io[1] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on ftdi_data_io[2] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on ftdi_data_io[3] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on ftdi_data_io[4] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on ftdi_data_io[5] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on ftdi_data_io[6] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on ftdi_data_io[7] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on ftdi_data_io[8] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on ftdi_data_io[9] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on ftdi_rxf_n_i relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on rst_i relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on led_o[0] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on led_o[1] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on led_o[2] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on led_o[3] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-24#1 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 4 in the Timing Constraints window in Vivado IDE) between clocks clk_out1_sys_clk_mmcm and ftdi_clk overrides a set_max_delay -datapath_only (position 12). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#2 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 4 in the Timing Constraints window in Vivado IDE) between clocks ftdi_clk and clk_out1_sys_clk_mmcm overrides a set_max_delay -datapath_only (position 10). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#3 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 5 in the Timing Constraints window in Vivado IDE) between clocks clk_out1_sys_clk_mmcm and ftdi_clk overrides a set_max_delay -datapath_only (position 12). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#4 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 5 in the Timing Constraints window in Vivado IDE) between clocks ftdi_clk and clk_out1_sys_clk_mmcm overrides a set_max_delay -datapath_only (position 10). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same input delay of 0.250 ns has been defined on port 'ftdi_be_io[0]' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks ftdi_clk] -clock_fall -add_delay 0.250 [get_ports -filter { NAME =~  "*" && DIRECTION == "INOUT" }]
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc (Line: 85)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same input delay of 0.250 ns has been defined on port 'ftdi_be_io[1]' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks ftdi_clk] -clock_fall -add_delay 0.250 [get_ports -filter { NAME =~  "*" && DIRECTION == "INOUT" }]
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc (Line: 85)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same input delay of 0.250 ns has been defined on port 'ftdi_data_io[0]' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks ftdi_clk] -clock_fall -add_delay 0.250 [get_ports -filter { NAME =~  "*" && DIRECTION == "INOUT" }]
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc (Line: 85)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same input delay of 0.250 ns has been defined on port 'ftdi_data_io[10]' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks ftdi_clk] -clock_fall -add_delay 0.250 [get_ports -filter { NAME =~  "*" && DIRECTION == "INOUT" }]
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc (Line: 85)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same input delay of 0.250 ns has been defined on port 'ftdi_data_io[11]' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks ftdi_clk] -clock_fall -add_delay 0.250 [get_ports -filter { NAME =~  "*" && DIRECTION == "INOUT" }]
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc (Line: 85)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same input delay of 0.250 ns has been defined on port 'ftdi_data_io[12]' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks ftdi_clk] -clock_fall -add_delay 0.250 [get_ports -filter { NAME =~  "*" && DIRECTION == "INOUT" }]
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc (Line: 85)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same input delay of 0.250 ns has been defined on port 'ftdi_data_io[13]' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks ftdi_clk] -clock_fall -add_delay 0.250 [get_ports -filter { NAME =~  "*" && DIRECTION == "INOUT" }]
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc (Line: 85)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same input delay of 0.250 ns has been defined on port 'ftdi_data_io[14]' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks ftdi_clk] -clock_fall -add_delay 0.250 [get_ports -filter { NAME =~  "*" && DIRECTION == "INOUT" }]
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc (Line: 85)
Related violations: <none>

XDCH-2#9 Warning
Same min and max delay values on IO port  
The same input delay of 0.250 ns has been defined on port 'ftdi_data_io[15]' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks ftdi_clk] -clock_fall -add_delay 0.250 [get_ports -filter { NAME =~  "*" && DIRECTION == "INOUT" }]
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc (Line: 85)
Related violations: <none>

XDCH-2#10 Warning
Same min and max delay values on IO port  
The same input delay of 0.250 ns has been defined on port 'ftdi_data_io[1]' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks ftdi_clk] -clock_fall -add_delay 0.250 [get_ports -filter { NAME =~  "*" && DIRECTION == "INOUT" }]
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc (Line: 85)
Related violations: <none>

XDCH-2#11 Warning
Same min and max delay values on IO port  
The same input delay of 0.250 ns has been defined on port 'ftdi_data_io[2]' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks ftdi_clk] -clock_fall -add_delay 0.250 [get_ports -filter { NAME =~  "*" && DIRECTION == "INOUT" }]
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc (Line: 85)
Related violations: <none>

XDCH-2#12 Warning
Same min and max delay values on IO port  
The same input delay of 0.250 ns has been defined on port 'ftdi_data_io[3]' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks ftdi_clk] -clock_fall -add_delay 0.250 [get_ports -filter { NAME =~  "*" && DIRECTION == "INOUT" }]
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc (Line: 85)
Related violations: <none>

XDCH-2#13 Warning
Same min and max delay values on IO port  
The same input delay of 0.250 ns has been defined on port 'ftdi_data_io[4]' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks ftdi_clk] -clock_fall -add_delay 0.250 [get_ports -filter { NAME =~  "*" && DIRECTION == "INOUT" }]
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc (Line: 85)
Related violations: <none>

XDCH-2#14 Warning
Same min and max delay values on IO port  
The same input delay of 0.250 ns has been defined on port 'ftdi_data_io[5]' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks ftdi_clk] -clock_fall -add_delay 0.250 [get_ports -filter { NAME =~  "*" && DIRECTION == "INOUT" }]
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc (Line: 85)
Related violations: <none>

XDCH-2#15 Warning
Same min and max delay values on IO port  
The same input delay of 0.250 ns has been defined on port 'ftdi_data_io[6]' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks ftdi_clk] -clock_fall -add_delay 0.250 [get_ports -filter { NAME =~  "*" && DIRECTION == "INOUT" }]
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc (Line: 85)
Related violations: <none>

XDCH-2#16 Warning
Same min and max delay values on IO port  
The same input delay of 0.250 ns has been defined on port 'ftdi_data_io[7]' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks ftdi_clk] -clock_fall -add_delay 0.250 [get_ports -filter { NAME =~  "*" && DIRECTION == "INOUT" }]
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc (Line: 85)
Related violations: <none>

XDCH-2#17 Warning
Same min and max delay values on IO port  
The same input delay of 0.250 ns has been defined on port 'ftdi_data_io[8]' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks ftdi_clk] -clock_fall -add_delay 0.250 [get_ports -filter { NAME =~  "*" && DIRECTION == "INOUT" }]
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc (Line: 85)
Related violations: <none>

XDCH-2#18 Warning
Same min and max delay values on IO port  
The same input delay of 0.250 ns has been defined on port 'ftdi_data_io[9]' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks ftdi_clk] -clock_fall -add_delay 0.250 [get_ports -filter { NAME =~  "*" && DIRECTION == "INOUT" }]
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc (Line: 85)
Related violations: <none>

XDCH-2#19 Warning
Same min and max delay values on IO port  
The same input delay of 0.250 ns has been defined on port 'ftdi_rxf_n_i' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks ftdi_clk] -clock_fall -add_delay 0.250 [get_ports {ftdi_rxf_n_i ftdi_txe_n_i}]
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc (Line: 84)
Related violations: <none>

XDCH-2#20 Warning
Same min and max delay values on IO port  
The same input delay of 0.250 ns has been defined on port 'ftdi_txe_n_i' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks ftdi_clk] -clock_fall -add_delay 0.250 [get_ports {ftdi_rxf_n_i ftdi_txe_n_i}]
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc (Line: 84)
Related violations: <none>

XDCH-2#21 Warning
Same min and max delay values on IO port  
The same output delay of 0.250 ns has been defined on port 'ftdi_be_io[0]' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks ftdi_clk] -clock_fall -add_delay 0.250 [get_ports -filter { NAME =~  "*" && DIRECTION == "INOUT" }]
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc (Line: 87)
Related violations: <none>

XDCH-2#22 Warning
Same min and max delay values on IO port  
The same output delay of 0.250 ns has been defined on port 'ftdi_be_io[1]' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks ftdi_clk] -clock_fall -add_delay 0.250 [get_ports -filter { NAME =~  "*" && DIRECTION == "INOUT" }]
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc (Line: 87)
Related violations: <none>

XDCH-2#23 Warning
Same min and max delay values on IO port  
The same output delay of 0.250 ns has been defined on port 'ftdi_data_io[0]' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks ftdi_clk] -clock_fall -add_delay 0.250 [get_ports -filter { NAME =~  "*" && DIRECTION == "INOUT" }]
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc (Line: 87)
Related violations: <none>

XDCH-2#24 Warning
Same min and max delay values on IO port  
The same output delay of 0.250 ns has been defined on port 'ftdi_data_io[10]' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks ftdi_clk] -clock_fall -add_delay 0.250 [get_ports -filter { NAME =~  "*" && DIRECTION == "INOUT" }]
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc (Line: 87)
Related violations: <none>

XDCH-2#25 Warning
Same min and max delay values on IO port  
The same output delay of 0.250 ns has been defined on port 'ftdi_data_io[11]' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks ftdi_clk] -clock_fall -add_delay 0.250 [get_ports -filter { NAME =~  "*" && DIRECTION == "INOUT" }]
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc (Line: 87)
Related violations: <none>

XDCH-2#26 Warning
Same min and max delay values on IO port  
The same output delay of 0.250 ns has been defined on port 'ftdi_data_io[12]' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks ftdi_clk] -clock_fall -add_delay 0.250 [get_ports -filter { NAME =~  "*" && DIRECTION == "INOUT" }]
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc (Line: 87)
Related violations: <none>

XDCH-2#27 Warning
Same min and max delay values on IO port  
The same output delay of 0.250 ns has been defined on port 'ftdi_data_io[13]' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks ftdi_clk] -clock_fall -add_delay 0.250 [get_ports -filter { NAME =~  "*" && DIRECTION == "INOUT" }]
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc (Line: 87)
Related violations: <none>

XDCH-2#28 Warning
Same min and max delay values on IO port  
The same output delay of 0.250 ns has been defined on port 'ftdi_data_io[14]' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks ftdi_clk] -clock_fall -add_delay 0.250 [get_ports -filter { NAME =~  "*" && DIRECTION == "INOUT" }]
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc (Line: 87)
Related violations: <none>

XDCH-2#29 Warning
Same min and max delay values on IO port  
The same output delay of 0.250 ns has been defined on port 'ftdi_data_io[15]' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks ftdi_clk] -clock_fall -add_delay 0.250 [get_ports -filter { NAME =~  "*" && DIRECTION == "INOUT" }]
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc (Line: 87)
Related violations: <none>

XDCH-2#30 Warning
Same min and max delay values on IO port  
The same output delay of 0.250 ns has been defined on port 'ftdi_data_io[1]' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks ftdi_clk] -clock_fall -add_delay 0.250 [get_ports -filter { NAME =~  "*" && DIRECTION == "INOUT" }]
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc (Line: 87)
Related violations: <none>

XDCH-2#31 Warning
Same min and max delay values on IO port  
The same output delay of 0.250 ns has been defined on port 'ftdi_data_io[2]' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks ftdi_clk] -clock_fall -add_delay 0.250 [get_ports -filter { NAME =~  "*" && DIRECTION == "INOUT" }]
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc (Line: 87)
Related violations: <none>

XDCH-2#32 Warning
Same min and max delay values on IO port  
The same output delay of 0.250 ns has been defined on port 'ftdi_data_io[3]' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks ftdi_clk] -clock_fall -add_delay 0.250 [get_ports -filter { NAME =~  "*" && DIRECTION == "INOUT" }]
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc (Line: 87)
Related violations: <none>

XDCH-2#33 Warning
Same min and max delay values on IO port  
The same output delay of 0.250 ns has been defined on port 'ftdi_data_io[4]' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks ftdi_clk] -clock_fall -add_delay 0.250 [get_ports -filter { NAME =~  "*" && DIRECTION == "INOUT" }]
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc (Line: 87)
Related violations: <none>

XDCH-2#34 Warning
Same min and max delay values on IO port  
The same output delay of 0.250 ns has been defined on port 'ftdi_data_io[5]' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks ftdi_clk] -clock_fall -add_delay 0.250 [get_ports -filter { NAME =~  "*" && DIRECTION == "INOUT" }]
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc (Line: 87)
Related violations: <none>

XDCH-2#35 Warning
Same min and max delay values on IO port  
The same output delay of 0.250 ns has been defined on port 'ftdi_data_io[6]' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks ftdi_clk] -clock_fall -add_delay 0.250 [get_ports -filter { NAME =~  "*" && DIRECTION == "INOUT" }]
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc (Line: 87)
Related violations: <none>

XDCH-2#36 Warning
Same min and max delay values on IO port  
The same output delay of 0.250 ns has been defined on port 'ftdi_data_io[7]' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks ftdi_clk] -clock_fall -add_delay 0.250 [get_ports -filter { NAME =~  "*" && DIRECTION == "INOUT" }]
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc (Line: 87)
Related violations: <none>

XDCH-2#37 Warning
Same min and max delay values on IO port  
The same output delay of 0.250 ns has been defined on port 'ftdi_data_io[8]' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks ftdi_clk] -clock_fall -add_delay 0.250 [get_ports -filter { NAME =~  "*" && DIRECTION == "INOUT" }]
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc (Line: 87)
Related violations: <none>

XDCH-2#38 Warning
Same min and max delay values on IO port  
The same output delay of 0.250 ns has been defined on port 'ftdi_data_io[9]' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks ftdi_clk] -clock_fall -add_delay 0.250 [get_ports -filter { NAME =~  "*" && DIRECTION == "INOUT" }]
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc (Line: 87)
Related violations: <none>

XDCH-2#39 Warning
Same min and max delay values on IO port  
The same output delay of 0.250 ns has been defined on port 'ftdi_oe_n_o' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks ftdi_clk] -clock_fall -add_delay 0.250 [get_ports {ftdi_oe_n_o ftdi_rd_n_o ftdi_rstn_o ftdi_wakeup_o ftdi_wr_n_o}]
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc (Line: 86)
Related violations: <none>

XDCH-2#40 Warning
Same min and max delay values on IO port  
The same output delay of 0.250 ns has been defined on port 'ftdi_rd_n_o' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks ftdi_clk] -clock_fall -add_delay 0.250 [get_ports {ftdi_oe_n_o ftdi_rd_n_o ftdi_rstn_o ftdi_wakeup_o ftdi_wr_n_o}]
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc (Line: 86)
Related violations: <none>

XDCH-2#41 Warning
Same min and max delay values on IO port  
The same output delay of 0.250 ns has been defined on port 'ftdi_rstn_o' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks ftdi_clk] -clock_fall -add_delay 0.250 [get_ports {ftdi_oe_n_o ftdi_rd_n_o ftdi_rstn_o ftdi_wakeup_o ftdi_wr_n_o}]
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc (Line: 86)
Related violations: <none>

XDCH-2#42 Warning
Same min and max delay values on IO port  
The same output delay of 0.250 ns has been defined on port 'ftdi_wakeup_o' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks ftdi_clk] -clock_fall -add_delay 0.250 [get_ports {ftdi_oe_n_o ftdi_rd_n_o ftdi_rstn_o ftdi_wakeup_o ftdi_wr_n_o}]
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc (Line: 86)
Related violations: <none>

XDCH-2#43 Warning
Same min and max delay values on IO port  
The same output delay of 0.250 ns has been defined on port 'ftdi_wr_n_o' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks ftdi_clk] -clock_fall -add_delay 0.250 [get_ports {ftdi_oe_n_o ftdi_rd_n_o ftdi_rstn_o ftdi_wakeup_o ftdi_wr_n_o}]
C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc (Line: 86)
Related violations: <none>


