INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/DecodingPRocessControl/vnu_control_unit.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'VN_NUM' redefined [../../../../../../BSP/Global_Header/define.vh:277]
INFO: [VRFC 10-311] analyzing module vnu_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/DecodingPRocessControl/vn_write_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vn_mem_latch
INFO: [VRFC 10-311] analyzing module v3rom_iter_selector
INFO: [VRFC 10-311] analyzing module vn_iter_counter
INFO: [VRFC 10-311] analyzing module v3rom_iter_mux
INFO: [VRFC 10-311] analyzing module vn_mem_latch_route
INFO: [VRFC 10-311] analyzing module vn_Waddr_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/DecodingPRocessControl/vnu3_wr_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vnu3_wr_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/DecodingPRocessControl/dnu3_wr_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dnu3_wr_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/DecodingPRocessControl/vnu_wr_update_handshake.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vnu_wr_update_handshake
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/DecodingPRocessControl/dn_write_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dn_mem_latch
INFO: [VRFC 10-311] analyzing module d3rom_iter_selector
INFO: [VRFC 10-311] analyzing module dn_iter_counter
INFO: [VRFC 10-311] analyzing module d3rom_iter_mux
INFO: [VRFC 10-311] analyzing module dn_mem_latch_route
INFO: [VRFC 10-311] analyzing module dn_Waddr_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/simulationLogger/symbol_gen_ber_eval.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module symbol_gen_ber_eval
INFO: [VRFC 10-311] analyzing module awgn_exist_dut
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/simulationLogger/errBit_cnt_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module errBit_cnt_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/simulationLogger/errBit_cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module errBit_cnt_128b
INFO: [VRFC 10-311] analyzing module errBit_cnt_96b
INFO: [VRFC 10-311] analyzing module errBit_cnt_32b
INFO: [VRFC 10-311] analyzing module errBit_cnt_12b
INFO: [VRFC 10-311] analyzing module errBit_cnt_8b
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/simulationLogger/sum_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sum850_tree
INFO: [VRFC 10-311] analyzing module sum204_tree
INFO: [VRFC 10-311] analyzing module sum16_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/simulationLogger/receivedBlock_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receivedBlock_generator
INFO: [VRFC 10-311] analyzing module subblock_generator
INFO: [VRFC 10-311] analyzing module Handshake_Protocol
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/simulationLogger/symbol_gen_pl2ps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module symbol_gen_pl2ps
