--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

F:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml TopModule.twx TopModule.ncd -o TopModule.twr TopModule.pcf

Design file:              TopModule.ncd
Physical constraint file: TopModule.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_in = PERIOD TIMEGRP "clk_in" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1566 paths analyzed, 315 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.699ns.
--------------------------------------------------------------------------------

Paths for end point renderer/CounterX_0 (SLICE_X13Y52.A4), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterX_6 (FF)
  Destination:          renderer/CounterX_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.655ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.190 - 0.199)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterX_6 to renderer/CounterX_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y53.CQ      Tcko                  0.430   renderer/CounterX<7>
                                                       renderer/CounterX_6
    SLICE_X7Y57.B2       net (fanout=12)       1.641   renderer/CounterX<6>
    SLICE_X7Y57.B        Tilo                  0.259   renderer/CounterX[10]_CounterY[9]_AND_3_o1
                                                       renderer/CounterXmaxed<10>_SW0
    SLICE_X7Y57.A5       net (fanout=2)        0.237   N6
    SLICE_X7Y57.A        Tilo                  0.259   renderer/CounterX[10]_CounterY[9]_AND_3_o1
                                                       renderer/CounterXmaxed<10>
    SLICE_X13Y52.A4      net (fanout=15)       1.456   renderer/CounterXmaxed
    SLICE_X13Y52.CLK     Tas                   0.373   renderer/CounterX<3>
                                                       renderer/CounterX_0_rstpot
                                                       renderer/CounterX_0
    -------------------------------------------------  ---------------------------
    Total                                      4.655ns (1.321ns logic, 3.334ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterX_3 (FF)
  Destination:          renderer/CounterX_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.633ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterX_3 to renderer/CounterX_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y52.DQ      Tcko                  0.430   renderer/CounterX<3>
                                                       renderer/CounterX_3
    SLICE_X7Y57.B1       net (fanout=14)       1.619   renderer/CounterX<3>
    SLICE_X7Y57.B        Tilo                  0.259   renderer/CounterX[10]_CounterY[9]_AND_3_o1
                                                       renderer/CounterXmaxed<10>_SW0
    SLICE_X7Y57.A5       net (fanout=2)        0.237   N6
    SLICE_X7Y57.A        Tilo                  0.259   renderer/CounterX[10]_CounterY[9]_AND_3_o1
                                                       renderer/CounterXmaxed<10>
    SLICE_X13Y52.A4      net (fanout=15)       1.456   renderer/CounterXmaxed
    SLICE_X13Y52.CLK     Tas                   0.373   renderer/CounterX<3>
                                                       renderer/CounterX_0_rstpot
                                                       renderer/CounterX_0
    -------------------------------------------------  ---------------------------
    Total                                      4.633ns (1.321ns logic, 3.312ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterX_4 (FF)
  Destination:          renderer/CounterX_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.492ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.190 - 0.199)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterX_4 to renderer/CounterX_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y53.AQ      Tcko                  0.430   renderer/CounterX<7>
                                                       renderer/CounterX_4
    SLICE_X7Y57.A3       net (fanout=12)       1.974   renderer/CounterX<4>
    SLICE_X7Y57.A        Tilo                  0.259   renderer/CounterX[10]_CounterY[9]_AND_3_o1
                                                       renderer/CounterXmaxed<10>
    SLICE_X13Y52.A4      net (fanout=15)       1.456   renderer/CounterXmaxed
    SLICE_X13Y52.CLK     Tas                   0.373   renderer/CounterX<3>
                                                       renderer/CounterX_0_rstpot
                                                       renderer/CounterX_0
    -------------------------------------------------  ---------------------------
    Total                                      4.492ns (1.062ns logic, 3.430ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Paths for end point renderer/CounterX_3 (SLICE_X13Y52.D4), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterX_6 (FF)
  Destination:          renderer/CounterX_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.647ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.190 - 0.199)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterX_6 to renderer/CounterX_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y53.CQ      Tcko                  0.430   renderer/CounterX<7>
                                                       renderer/CounterX_6
    SLICE_X7Y57.B2       net (fanout=12)       1.641   renderer/CounterX<6>
    SLICE_X7Y57.B        Tilo                  0.259   renderer/CounterX[10]_CounterY[9]_AND_3_o1
                                                       renderer/CounterXmaxed<10>_SW0
    SLICE_X7Y57.A5       net (fanout=2)        0.237   N6
    SLICE_X7Y57.A        Tilo                  0.259   renderer/CounterX[10]_CounterY[9]_AND_3_o1
                                                       renderer/CounterXmaxed<10>
    SLICE_X13Y52.D4      net (fanout=15)       1.448   renderer/CounterXmaxed
    SLICE_X13Y52.CLK     Tas                   0.373   renderer/CounterX<3>
                                                       renderer/CounterX_3_rstpot
                                                       renderer/CounterX_3
    -------------------------------------------------  ---------------------------
    Total                                      4.647ns (1.321ns logic, 3.326ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterX_3 (FF)
  Destination:          renderer/CounterX_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.625ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterX_3 to renderer/CounterX_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y52.DQ      Tcko                  0.430   renderer/CounterX<3>
                                                       renderer/CounterX_3
    SLICE_X7Y57.B1       net (fanout=14)       1.619   renderer/CounterX<3>
    SLICE_X7Y57.B        Tilo                  0.259   renderer/CounterX[10]_CounterY[9]_AND_3_o1
                                                       renderer/CounterXmaxed<10>_SW0
    SLICE_X7Y57.A5       net (fanout=2)        0.237   N6
    SLICE_X7Y57.A        Tilo                  0.259   renderer/CounterX[10]_CounterY[9]_AND_3_o1
                                                       renderer/CounterXmaxed<10>
    SLICE_X13Y52.D4      net (fanout=15)       1.448   renderer/CounterXmaxed
    SLICE_X13Y52.CLK     Tas                   0.373   renderer/CounterX<3>
                                                       renderer/CounterX_3_rstpot
                                                       renderer/CounterX_3
    -------------------------------------------------  ---------------------------
    Total                                      4.625ns (1.321ns logic, 3.304ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterX_4 (FF)
  Destination:          renderer/CounterX_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.484ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.190 - 0.199)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterX_4 to renderer/CounterX_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y53.AQ      Tcko                  0.430   renderer/CounterX<7>
                                                       renderer/CounterX_4
    SLICE_X7Y57.A3       net (fanout=12)       1.974   renderer/CounterX<4>
    SLICE_X7Y57.A        Tilo                  0.259   renderer/CounterX[10]_CounterY[9]_AND_3_o1
                                                       renderer/CounterXmaxed<10>
    SLICE_X13Y52.D4      net (fanout=15)       1.448   renderer/CounterXmaxed
    SLICE_X13Y52.CLK     Tas                   0.373   renderer/CounterX<3>
                                                       renderer/CounterX_3_rstpot
                                                       renderer/CounterX_3
    -------------------------------------------------  ---------------------------
    Total                                      4.484ns (1.062ns logic, 3.422ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Paths for end point renderer/CounterX_1 (SLICE_X13Y52.B5), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterX_6 (FF)
  Destination:          renderer/CounterX_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.592ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.190 - 0.199)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterX_6 to renderer/CounterX_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y53.CQ      Tcko                  0.430   renderer/CounterX<7>
                                                       renderer/CounterX_6
    SLICE_X7Y57.B2       net (fanout=12)       1.641   renderer/CounterX<6>
    SLICE_X7Y57.B        Tilo                  0.259   renderer/CounterX[10]_CounterY[9]_AND_3_o1
                                                       renderer/CounterXmaxed<10>_SW0
    SLICE_X7Y57.A5       net (fanout=2)        0.237   N6
    SLICE_X7Y57.A        Tilo                  0.259   renderer/CounterX[10]_CounterY[9]_AND_3_o1
                                                       renderer/CounterXmaxed<10>
    SLICE_X13Y52.B5      net (fanout=15)       1.393   renderer/CounterXmaxed
    SLICE_X13Y52.CLK     Tas                   0.373   renderer/CounterX<3>
                                                       renderer/CounterX_1_rstpot
                                                       renderer/CounterX_1
    -------------------------------------------------  ---------------------------
    Total                                      4.592ns (1.321ns logic, 3.271ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterX_3 (FF)
  Destination:          renderer/CounterX_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.570ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterX_3 to renderer/CounterX_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y52.DQ      Tcko                  0.430   renderer/CounterX<3>
                                                       renderer/CounterX_3
    SLICE_X7Y57.B1       net (fanout=14)       1.619   renderer/CounterX<3>
    SLICE_X7Y57.B        Tilo                  0.259   renderer/CounterX[10]_CounterY[9]_AND_3_o1
                                                       renderer/CounterXmaxed<10>_SW0
    SLICE_X7Y57.A5       net (fanout=2)        0.237   N6
    SLICE_X7Y57.A        Tilo                  0.259   renderer/CounterX[10]_CounterY[9]_AND_3_o1
                                                       renderer/CounterXmaxed<10>
    SLICE_X13Y52.B5      net (fanout=15)       1.393   renderer/CounterXmaxed
    SLICE_X13Y52.CLK     Tas                   0.373   renderer/CounterX<3>
                                                       renderer/CounterX_1_rstpot
                                                       renderer/CounterX_1
    -------------------------------------------------  ---------------------------
    Total                                      4.570ns (1.321ns logic, 3.249ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterX_4 (FF)
  Destination:          renderer/CounterX_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.429ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.190 - 0.199)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterX_4 to renderer/CounterX_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y53.AQ      Tcko                  0.430   renderer/CounterX<7>
                                                       renderer/CounterX_4
    SLICE_X7Y57.A3       net (fanout=12)       1.974   renderer/CounterX<4>
    SLICE_X7Y57.A        Tilo                  0.259   renderer/CounterX[10]_CounterY[9]_AND_3_o1
                                                       renderer/CounterXmaxed<10>
    SLICE_X13Y52.B5      net (fanout=15)       1.393   renderer/CounterXmaxed
    SLICE_X13Y52.CLK     Tas                   0.373   renderer/CounterX<3>
                                                       renderer/CounterX_1_rstpot
                                                       renderer/CounterX_1
    -------------------------------------------------  ---------------------------
    Total                                      4.429ns (1.062ns logic, 3.367ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_in = PERIOD TIMEGRP "clk_in" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point renderer/Hsync (SLICE_X17Y55.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               renderer/Hsync (FF)
  Destination:          renderer/Hsync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 20.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: renderer/Hsync to renderer/Hsync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y55.AQ      Tcko                  0.198   renderer/Hsync
                                                       renderer/Hsync
    SLICE_X17Y55.A6      net (fanout=2)        0.027   renderer/Hsync
    SLICE_X17Y55.CLK     Tah         (-Th)    -0.215   renderer/Hsync
                                                       renderer/Hsync_rstpot
                                                       renderer/Hsync
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.413ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_module/keyShrReg_3 (SLICE_X16Y42.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.455ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_module/keyShrReg_2 (FF)
  Destination:          keyboard_module/keyShrReg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.455ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 20.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: keyboard_module/keyShrReg_2 to keyboard_module/keyShrReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y42.CQ      Tcko                  0.234   keyboard_module/keyShrReg<3>
                                                       keyboard_module/keyShrReg_2
    SLICE_X16Y42.DX      net (fanout=3)        0.180   keyboard_module/keyShrReg<2>
    SLICE_X16Y42.CLK     Tckdi       (-Th)    -0.041   keyboard_module/keyShrReg<3>
                                                       keyboard_module/keyShrReg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.455ns (0.275ns logic, 0.180ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------

Paths for end point _i000001/mosi_shr_12 (SLICE_X17Y41.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _i000001/seg_data_4 (FF)
  Destination:          _i000001/mosi_shr_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.467ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.033 - 0.031)
  Source Clock:         clk_in_BUFGP rising at 20.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _i000001/seg_data_4 to _i000001/mosi_shr_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y41.AQ      Tcko                  0.234   _i000001/seg_data<5>
                                                       _i000001/seg_data_4
    SLICE_X17Y41.B6      net (fanout=1)        0.018   _i000001/seg_data<4>
    SLICE_X17Y41.CLK     Tah         (-Th)    -0.215   _i000001/mosi_shr<14>
                                                       _i000001/Mmux_mosi_shr[15]_seg_data[7]_mux_14_OUT41
                                                       _i000001/mosi_shr_12
    -------------------------------------------------  ---------------------------
    Total                                      0.467ns (0.449ns logic, 0.018ns route)
                                                       (96.1% logic, 3.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_in = PERIOD TIMEGRP "clk_in" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_in_BUFGP/BUFG/I0
  Logical resource: clk_in_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_in_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: renderer/c/color1<2>/CLK
  Logical resource: renderer/c/color1_2/CK
  Location pin: SLICE_X8Y53.CLK
  Clock network: clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: _i000001/seg_data<5>/CLK
  Logical resource: _i000001/seg_data_6/CK
  Location pin: SLICE_X16Y41.CLK
  Clock network: clk_in_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    4.699|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1566 paths, 0 nets, and 543 connections

Design statistics:
   Minimum period:   4.699ns{1}   (Maximum frequency: 212.811MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Nov 08 21:11:14 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 213 MB



