{"Source Block": ["hdl/library/common/up_hdmi_rx.v@150:232@HdlStmProcess", "  assign up_wreq_s = (up_waddr[13:12] == 2'd0) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:12] == 2'd0) ? up_rreq : 1'b0;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_preset <= 1'd1;\n      up_wack <= 'd0;\n      up_scratch <= 'd0;\n      up_edge_sel <= 'd0;\n      up_bgr <= 'd0;\n      up_packed <= 'd0;\n      up_csc_bypass <= 'd0;\n      up_dma_ovf <= 'd0;\n      up_dma_unf <= 'd0;\n      up_tpm_oos <= 'd0;\n      up_vs_oos <= 'd0;\n      up_hs_oos <= 'd0;\n      up_vs_mismatch <= 'd0;\n      up_hs_mismatch <= 'd0;\n      up_vs_count <= 'd0;\n      up_hs_count <= 'd0;\n    end else begin\n      up_wack <= up_wreq_s;\n      if ((up_wreq_s == 1'b1) && (up_waddr[11:0] == 12'h002)) begin\n        up_scratch <= up_wdata;\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[11:0] == 12'h010)) begin\n        up_preset <= ~up_wdata[0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[11:0] == 12'h011)) begin\n        up_edge_sel <= up_wdata[3];\n        up_bgr <= up_wdata[2];\n        up_packed <= up_wdata[1];\n        up_csc_bypass <= up_wdata[0];\n      end\n      if (up_dma_ovf_s == 1'b1) begin\n        up_dma_ovf <= 1'b1;\n      end else if ((up_wreq_s == 1'b1) && (up_waddr[11:0] == 12'h018)) begin\n        up_dma_ovf <= up_dma_ovf & ~up_wdata[1];\n      end\n      if (up_dma_unf_s == 1'b1) begin\n        up_dma_unf <= 1'b1;\n      end else if ((up_wreq_s == 1'b1) && (up_waddr[11:0] == 12'h018)) begin\n        up_dma_unf <= up_dma_unf & ~up_wdata[0];\n      end\n      if (up_tpm_oos_s == 1'b1) begin\n        up_tpm_oos <= 1'b1;\n      end else if ((up_wreq_s == 1'b1) && (up_waddr[11:0] == 12'h019)) begin\n        up_tpm_oos <= up_tpm_oos & ~up_wdata[1];\n      end\n      if (up_vs_oos_s == 1'b1) begin\n        up_vs_oos <= 1'b1;\n      end else if ((up_wreq_s == 1'b1) && (up_waddr[11:0] == 12'h020)) begin\n        up_vs_oos <= up_vs_oos & ~up_wdata[3];\n      end\n      if (up_hs_oos_s == 1'b1) begin\n        up_hs_oos <= 1'b1;\n      end else if ((up_wreq_s == 1'b1) && (up_waddr[11:0] == 12'h020)) begin\n        up_hs_oos <= up_hs_oos & ~up_wdata[2];\n      end\n      if (up_vs_mismatch_s == 1'b1) begin\n        up_vs_mismatch <= 1'b1;\n      end else if ((up_wreq_s == 1'b1) && (up_waddr[11:0] == 12'h020)) begin\n        up_vs_mismatch <= up_vs_mismatch & ~up_wdata[1];\n      end\n      if (up_hs_mismatch_s == 1'b1) begin\n        up_hs_mismatch <= 1'b1;\n      end else if ((up_wreq_s == 1'b1) && (up_waddr[11:0] == 12'h020)) begin\n        up_hs_mismatch <= up_hs_mismatch & ~up_wdata[0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[11:0] == 12'h100)) begin\n        up_vs_count <= up_wdata[31:16];\n        up_hs_count <= up_wdata[15:0];\n      end\n    end\n  end\n\n  // processor read interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 1'b0) begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[157, "      up_preset <= 1'd1;\n"], [179, "        up_preset <= ~up_wdata[0];\n"]], "Add": [[157, "      up_core_preset <= 1'd1;\n"], [157, "      up_resetn <= 'd0;\n"], [174, "      up_core_preset <= ~up_resetn;\n"], [179, "        up_resetn <= up_wdata[0];\n"]]}}