// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="coloringFB_bot_m_coloringFB_bot_m,hls_ip_2021_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a200t-sbg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.459875,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=16,HLS_SYN_DSP=0,HLS_SYN_FF=251,HLS_SYN_LUT=672,HLS_VERSION=2021_1}" *)

module coloringFB_bot_m (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        Input_1_V_TDATA,
        Input_1_V_TVALID,
        Input_1_V_TREADY,
        Output_1_V_TDATA,
        Output_1_V_TVALID,
        Output_1_V_TREADY
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_state5 = 6'd16;
parameter    ap_ST_fsm_state6 = 6'd32;

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] Input_1_V_TDATA;
input   Input_1_V_TVALID;
output   Input_1_V_TREADY;
output  [31:0] Output_1_V_TDATA;
output   Output_1_V_TVALID;
input   Output_1_V_TREADY;

reg ap_done;
reg ap_idle;
reg ap_ready;

 reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [15:0] counter_V;
reg    frame_buffer_V_ce0;
wire   [7:0] frame_buffer_V_q0;
reg   [14:0] frame_buffer_V_address1;
reg    frame_buffer_V_ce1;
reg    frame_buffer_V_we1;
reg   [7:0] frame_buffer_V_d1;
reg    Input_1_V_TDATA_blk_n;
wire    ap_CS_fsm_state4;
reg   [31:0] tmp_V_reg_224;
wire   [0:0] icmp_ln1049_fu_126_p2;
reg   [0:0] icmp_ln1049_reg_232;
wire   [15:0] empty_fu_132_p1;
reg   [15:0] empty_reg_243;
wire    ap_CS_fsm_state2;
wire   [15:0] add_ln870_fu_159_p2;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln37_fu_143_p2;
wire    grp_coloringFB_bot_m_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_108_ap_start;
wire    grp_coloringFB_bot_m_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_108_ap_done;
wire    grp_coloringFB_bot_m_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_108_ap_idle;
wire    grp_coloringFB_bot_m_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_108_ap_ready;
wire   [14:0] grp_coloringFB_bot_m_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_108_frame_buffer_V_address1;
wire    grp_coloringFB_bot_m_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_108_frame_buffer_V_ce1;
wire    grp_coloringFB_bot_m_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_108_frame_buffer_V_we1;
wire   [7:0] grp_coloringFB_bot_m_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_108_frame_buffer_V_d1;
wire    grp_coloringFB_bot_m_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_fu_114_ap_start;
wire    grp_coloringFB_bot_m_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_fu_114_ap_done;
wire    grp_coloringFB_bot_m_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_fu_114_ap_idle;
wire    grp_coloringFB_bot_m_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_fu_114_ap_ready;
wire    grp_coloringFB_bot_m_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_fu_114_Output_1_V_TREADY;
wire   [31:0] grp_coloringFB_bot_m_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_fu_114_Output_1_V_TDATA;
wire    grp_coloringFB_bot_m_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_fu_114_Output_1_V_TVALID;
wire   [14:0] grp_coloringFB_bot_m_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_fu_114_frame_buffer_V_address0;
wire    grp_coloringFB_bot_m_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_fu_114_frame_buffer_V_ce0;
reg   [15:0] counter_V_new_0_reg_97;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln1049_1_fu_164_p2;
reg    grp_coloringFB_bot_m_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_108_ap_start_reg;
reg    ap_block_state1_ignore_call0;
reg    grp_coloringFB_bot_m_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_fu_114_ap_start_reg;
wire   [63:0] zext_ln44_1_fu_213_p1;
wire    ap_CS_fsm_state6;
wire    regslice_both_Output_1_V_U_apdone_blk;
reg   [15:0] i_V_2_fu_70;
wire   [15:0] i_V_3_fu_148_p2;
reg    ap_block_state2_on_subcall_done;
reg    ap_block_state1;
wire   [7:0] trunc_ln44_fu_191_p1;
wire   [7:0] pixels_y_V_fu_170_p4;
wire   [14:0] tmp_2_fu_195_p3;
wire   [14:0] zext_ln44_fu_203_p1;
wire   [14:0] add_ln44_fu_207_p2;
reg   [5:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    regslice_both_Input_1_V_U_apdone_blk;
wire   [31:0] Input_1_V_TDATA_int_regslice;
wire    Input_1_V_TVALID_int_regslice;
reg    Input_1_V_TREADY_int_regslice;
wire    regslice_both_Input_1_V_U_ack_in;
wire    Output_1_V_TREADY_int_regslice;
wire    regslice_both_Output_1_V_U_vld_out;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 counter_V = 16'd0;
#0 tmp_V_reg_224 = 32'd0;
#0 icmp_ln1049_reg_232 = 1'd0;
#0 empty_reg_243 = 16'd0;
#0 counter_V_new_0_reg_97 = 16'd0;
#0 grp_coloringFB_bot_m_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_108_ap_start_reg = 1'b0;
#0 grp_coloringFB_bot_m_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_fu_114_ap_start_reg = 1'b0;
#0 i_V_2_fu_70 = 16'd0;
end

coloringFB_bot_m_frame_buffer_V #(
    .DataWidth( 8 ),
    .AddressRange( 32768 ),
    .AddressWidth( 15 ))
frame_buffer_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_coloringFB_bot_m_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_fu_114_frame_buffer_V_address0),
    .ce0(frame_buffer_V_ce0),
    .q0(frame_buffer_V_q0),
    .address1(frame_buffer_V_address1),
    .ce1(frame_buffer_V_ce1),
    .we1(frame_buffer_V_we1),
    .d1(frame_buffer_V_d1)
);

coloringFB_bot_m_coloringFB_bot_m_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL grp_coloringFB_bot_m_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_108(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_coloringFB_bot_m_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_108_ap_start),
    .ap_done(grp_coloringFB_bot_m_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_108_ap_done),
    .ap_idle(grp_coloringFB_bot_m_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_108_ap_idle),
    .ap_ready(grp_coloringFB_bot_m_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_108_ap_ready),
    .frame_buffer_V_address1(grp_coloringFB_bot_m_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_108_frame_buffer_V_address1),
    .frame_buffer_V_ce1(grp_coloringFB_bot_m_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_108_frame_buffer_V_ce1),
    .frame_buffer_V_we1(grp_coloringFB_bot_m_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_108_frame_buffer_V_we1),
    .frame_buffer_V_d1(grp_coloringFB_bot_m_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_108_frame_buffer_V_d1)
);

coloringFB_bot_m_coloringFB_bot_m_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2 grp_coloringFB_bot_m_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_fu_114(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_coloringFB_bot_m_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_fu_114_ap_start),
    .ap_done(grp_coloringFB_bot_m_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_fu_114_ap_done),
    .ap_idle(grp_coloringFB_bot_m_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_fu_114_ap_idle),
    .ap_ready(grp_coloringFB_bot_m_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_fu_114_ap_ready),
    .Output_1_V_TREADY(grp_coloringFB_bot_m_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_fu_114_Output_1_V_TREADY),
    .Output_1_V_TDATA(grp_coloringFB_bot_m_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_fu_114_Output_1_V_TDATA),
    .Output_1_V_TVALID(grp_coloringFB_bot_m_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_fu_114_Output_1_V_TVALID),
    .frame_buffer_V_address0(grp_coloringFB_bot_m_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_fu_114_frame_buffer_V_address0),
    .frame_buffer_V_ce0(grp_coloringFB_bot_m_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_fu_114_frame_buffer_V_ce0),
    .frame_buffer_V_q0(frame_buffer_V_q0)
);

coloringFB_bot_m_regslice_both #(
    .DataWidth( 32 ))
regslice_both_Input_1_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(Input_1_V_TDATA),
    .vld_in(Input_1_V_TVALID),
    .ack_in(regslice_both_Input_1_V_U_ack_in),
    .data_out(Input_1_V_TDATA_int_regslice),
    .vld_out(Input_1_V_TVALID_int_regslice),
    .ack_out(Input_1_V_TREADY_int_regslice),
    .apdone_blk(regslice_both_Input_1_V_U_apdone_blk)
);

coloringFB_bot_m_regslice_both #(
    .DataWidth( 32 ))
regslice_both_Output_1_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_coloringFB_bot_m_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_fu_114_Output_1_V_TDATA),
    .vld_in(grp_coloringFB_bot_m_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_fu_114_Output_1_V_TVALID),
    .ack_in(Output_1_V_TREADY_int_regslice),
    .data_out(Output_1_V_TDATA),
    .vld_out(regslice_both_Output_1_V_U_vld_out),
    .ack_out(Output_1_V_TREADY),
    .apdone_blk(regslice_both_Output_1_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        counter_V <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state6) & (regslice_both_Output_1_V_U_apdone_blk == 1'b0))) begin
            counter_V <= counter_V_new_0_reg_97;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        counter_V_new_0_reg_97 <= 16'd0;
    end else begin
        if (((icmp_ln37_fu_143_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1049_1_fu_164_p2 == 1'd0))) begin
            counter_V_new_0_reg_97 <= add_ln870_fu_159_p2;
        end else if (((grp_coloringFB_bot_m_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_fu_114_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
            counter_V_new_0_reg_97 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        empty_reg_243 <= 16'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            empty_reg_243 <= empty_fu_132_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_coloringFB_bot_m_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_108_ap_start_reg <= 1'b0;
    end else begin
        if ((~((1'b0 == Input_1_V_TVALID_int_regslice) | (ap_start == 1'b0)) & (icmp_ln1049_fu_126_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_coloringFB_bot_m_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_108_ap_start_reg <= 1'b1;
        end else if ((grp_coloringFB_bot_m_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_108_ap_ready == 1'b1)) begin
            grp_coloringFB_bot_m_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_108_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_coloringFB_bot_m_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_fu_114_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln37_fu_143_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1049_1_fu_164_p2 == 1'd1))) begin
            grp_coloringFB_bot_m_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_fu_114_ap_start_reg <= 1'b1;
        end else if ((grp_coloringFB_bot_m_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_fu_114_ap_ready == 1'b1)) begin
            grp_coloringFB_bot_m_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_fu_114_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        i_V_2_fu_70 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2_on_subcall_done))) begin
            i_V_2_fu_70 <= 16'd0;
        end else if (((icmp_ln37_fu_143_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
            i_V_2_fu_70 <= i_V_3_fu_148_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        icmp_ln1049_reg_232 <= 1'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state1)) begin
            icmp_ln1049_reg_232 <= icmp_ln1049_fu_126_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        tmp_V_reg_224 <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state1)) begin
            tmp_V_reg_224 <= Input_1_V_TDATA_int_regslice;
        end
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        Input_1_V_TDATA_blk_n = Input_1_V_TVALID_int_regslice;
    end else begin
        Input_1_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (1'b1 == Input_1_V_TVALID_int_regslice)) | (~((1'b0 == Input_1_V_TVALID_int_regslice) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        Input_1_V_TREADY_int_regslice = 1'b1;
    end else begin
        Input_1_V_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == Input_1_V_TVALID_int_regslice) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state2_on_subcall_done)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((1'b0 == Input_1_V_TVALID_int_regslice)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_coloringFB_bot_m_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_fu_114_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if ((regslice_both_Output_1_V_U_apdone_blk == 1'b1)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (regslice_both_Output_1_V_U_apdone_blk == 1'b0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (regslice_both_Output_1_V_U_apdone_blk == 1'b0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        frame_buffer_V_address1 = zext_ln44_1_fu_213_p1;
    end else if (((icmp_ln1049_reg_232 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        frame_buffer_V_address1 = grp_coloringFB_bot_m_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_108_frame_buffer_V_address1;
    end else begin
        frame_buffer_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_buffer_V_ce0 = grp_coloringFB_bot_m_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_fu_114_frame_buffer_V_ce0;
    end else begin
        frame_buffer_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'b1 == Input_1_V_TVALID_int_regslice))) begin
        frame_buffer_V_ce1 = 1'b1;
    end else if (((icmp_ln1049_reg_232 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        frame_buffer_V_ce1 = grp_coloringFB_bot_m_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_108_frame_buffer_V_ce1;
    end else begin
        frame_buffer_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        frame_buffer_V_d1 = {{Input_1_V_TDATA_int_regslice[23:16]}};
    end else if (((icmp_ln1049_reg_232 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        frame_buffer_V_d1 = grp_coloringFB_bot_m_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_108_frame_buffer_V_d1;
    end else begin
        frame_buffer_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'b1 == Input_1_V_TVALID_int_regslice))) begin
        frame_buffer_V_we1 = 1'b1;
    end else if (((icmp_ln1049_reg_232 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        frame_buffer_V_we1 = grp_coloringFB_bot_m_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_108_frame_buffer_V_we1;
    end else begin
        frame_buffer_V_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((1'b0 == Input_1_V_TVALID_int_regslice) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln37_fu_143_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1049_1_fu_164_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if (((icmp_ln37_fu_143_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1049_1_fu_164_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (1'b1 == Input_1_V_TVALID_int_regslice))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((grp_coloringFB_bot_m_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_fu_114_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (regslice_both_Output_1_V_U_apdone_blk == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Input_1_V_TREADY = regslice_both_Input_1_V_U_ack_in;

assign Output_1_V_TVALID = regslice_both_Output_1_V_U_vld_out;

assign add_ln44_fu_207_p2 = (tmp_2_fu_195_p3 + zext_ln44_fu_203_p1);

assign add_ln870_fu_159_p2 = (counter_V + 16'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

always @ (*) begin
    ap_block_state1 = ((1'b0 == Input_1_V_TVALID_int_regslice) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_ignore_call0 = ((1'b0 == Input_1_V_TVALID_int_regslice) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state2_on_subcall_done = ((grp_coloringFB_bot_m_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_108_ap_done == 1'b0) & (icmp_ln1049_reg_232 == 1'd1));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign empty_fu_132_p1 = tmp_V_reg_224[15:0];

assign grp_coloringFB_bot_m_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_108_ap_start = grp_coloringFB_bot_m_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_108_ap_start_reg;

assign grp_coloringFB_bot_m_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_fu_114_Output_1_V_TREADY = (ap_CS_fsm_state5 & Output_1_V_TREADY_int_regslice);

assign grp_coloringFB_bot_m_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_fu_114_ap_start = grp_coloringFB_bot_m_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_fu_114_ap_start_reg;

assign i_V_3_fu_148_p2 = (i_V_2_fu_70 + 16'd1);

assign icmp_ln1049_1_fu_164_p2 = ((add_ln870_fu_159_p2 == 16'd3192) ? 1'b1 : 1'b0);

assign icmp_ln1049_fu_126_p2 = ((counter_V == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln37_fu_143_p2 = ((i_V_2_fu_70 == empty_reg_243) ? 1'b1 : 1'b0);

assign pixels_y_V_fu_170_p4 = {{Input_1_V_TDATA_int_regslice[15:8]}};

assign tmp_2_fu_195_p3 = {{trunc_ln44_fu_191_p1}, {7'd0}};

assign trunc_ln44_fu_191_p1 = Input_1_V_TDATA_int_regslice[7:0];

assign zext_ln44_1_fu_213_p1 = add_ln44_fu_207_p2;

assign zext_ln44_fu_203_p1 = pixels_y_V_fu_170_p4;

endmodule //coloringFB_bot_m
