{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1763631211617 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1763631211617 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 20 11:32:11 2025 " "Processing started: Thu Nov 20 11:32:11 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1763631211617 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1763631211617 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wrapper -c wrapper " "Command: quartus_map --read_settings_files=on --write_settings_files=off wrapper -c wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1763631211619 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1763631217208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper " "Found entity 1: wrapper" {  } { { "wrapper.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763631217253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763631217253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Design_top " "Found entity 1: Design_top" {  } { { "top.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763631217253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763631217253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rounding_overflow_handling.sv 1 1 " "Found 1 design units, including 1 entities, in source file rounding_overflow_handling.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rounding_overflow_arith " "Found entity 1: rounding_overflow_arith" {  } { { "rounding_overflow_handling.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/rounding_overflow_handling.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763631217253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763631217253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrator.sv 1 1 " "Found 1 design units, including 1 entities, in source file integrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 INTEG " "Found entity 1: INTEG" {  } { { "integrator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/integrator.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763631217261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763631217261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iir_submodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file iir_submodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IIR " "Found entity 1: IIR" {  } { { "iir_submodule.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/iir_submodule.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763631217265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763631217265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iir.sv 1 1 " "Found 1 design units, including 1 entities, in source file iir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IIR_chain " "Found entity 1: IIR_chain" {  } { { "IIR.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/IIR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763631217270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763631217270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fractional_decimator.sv 1 1 " "Found 1 design units, including 1 entities, in source file fractional_decimator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fractional_decimator " "Found entity 1: fractional_decimator" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763631217270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763631217270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comb.sv 1 1 " "Found 1 design units, including 1 entities, in source file comb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 COMB " "Found entity 1: COMB" {  } { { "comb.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/comb.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763631217270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763631217270 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "counter COUNTER cic.sv(36) " "Verilog HDL Declaration information at cic.sv(36): object \"counter\" differs only in case from object \"COUNTER\" in the same scope" {  } { { "cic.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/cic.sv" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1763631217270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CIC " "Found entity 1: CIC" {  } { { "cic.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/cic.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763631217270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763631217270 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "iir_bypass_2_4 top.sv(78) " "Verilog HDL Implicit Net warning at top.sv(78): created implicit net for \"iir_bypass_2_4\"" {  } { { "top.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/top.sv" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763631217270 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "iir_bypass_2 top.sv(79) " "Verilog HDL Implicit Net warning at top.sv(79): created implicit net for \"iir_bypass_2\"" {  } { { "top.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/top.sv" 79 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763631217270 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "iir_bypass_1 top.sv(80) " "Verilog HDL Implicit Net warning at top.sv(80): created implicit net for \"iir_bypass_1\"" {  } { { "top.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/top.sv" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763631217270 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wrapper " "Elaborating entity \"wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1763631217320 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "top_in_mem wrapper.sv(7) " "Verilog HDL or VHDL warning at wrapper.sv(7): object \"top_in_mem\" assigned a value but never read" {  } { { "wrapper.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/wrapper.sv" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1763631217586 "|wrapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Design_top Design_top:TOP " "Elaborating entity \"Design_top\" for hierarchy \"Design_top:TOP\"" {  } { { "wrapper.sv" "TOP" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/wrapper.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763631217594 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "iir_bypass_2_4 0 top.sv(78) " "Net \"iir_bypass_2_4\" at top.sv(78) has no driver or initial value, using a default initial value '0'" {  } { { "top.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/top.sv" 78 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1763631217639 "|wrapper|Design_top:TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "iir_bypass_2 0 top.sv(79) " "Net \"iir_bypass_2\" at top.sv(79) has no driver or initial value, using a default initial value '0'" {  } { { "top.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/top.sv" 79 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1763631217639 "|wrapper|Design_top:TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "iir_bypass_1 0 top.sv(80) " "Net \"iir_bypass_1\" at top.sv(80) has no driver or initial value, using a default initial value '0'" {  } { { "top.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/top.sv" 80 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1763631217639 "|wrapper|Design_top:TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fractional_decimator Design_top:TOP\|fractional_decimator:FRAC_DEC_STAGE " "Elaborating entity \"fractional_decimator\" for hierarchy \"Design_top:TOP\|fractional_decimator:FRAC_DEC_STAGE\"" {  } { { "top.sv" "FRAC_DEC_STAGE" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/top.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763631217681 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "fractional_decimator.sv(81) " "Verilog HDL Conditional Statement error at fractional_decimator.sv(81): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 81 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Quartus II" 0 -1 1763631217702 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cur_count fractional_decimator.sv(80) " "Verilog HDL Always Construct warning at fractional_decimator.sv(80): inferring latch(es) for variable \"cur_count\", which holds its previous value in one or more paths through the always construct" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 80 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1763631217702 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "fractional_decimator.sv(89) " "Verilog HDL Conditional Statement error at fractional_decimator.sv(89): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 89 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Quartus II" 0 -1 1763631217702 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "fractional_decimator.sv(102) " "Verilog HDL Conditional Statement error at fractional_decimator.sv(102): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 102 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Quartus II" 0 -1 1763631217714 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "filter_out fractional_decimator.sv(101) " "Verilog HDL Always Construct warning at fractional_decimator.sv(101): inferring latch(es) for variable \"filter_out\", which holds its previous value in one or more paths through the always construct" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 101 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1763631217716 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filter_out\[0\] fractional_decimator.sv(101) " "Inferred latch for \"filter_out\[0\]\" at fractional_decimator.sv(101)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217753 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filter_out\[1\] fractional_decimator.sv(101) " "Inferred latch for \"filter_out\[1\]\" at fractional_decimator.sv(101)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217753 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filter_out\[2\] fractional_decimator.sv(101) " "Inferred latch for \"filter_out\[2\]\" at fractional_decimator.sv(101)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217753 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filter_out\[3\] fractional_decimator.sv(101) " "Inferred latch for \"filter_out\[3\]\" at fractional_decimator.sv(101)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217753 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filter_out\[4\] fractional_decimator.sv(101) " "Inferred latch for \"filter_out\[4\]\" at fractional_decimator.sv(101)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217753 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filter_out\[5\] fractional_decimator.sv(101) " "Inferred latch for \"filter_out\[5\]\" at fractional_decimator.sv(101)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217753 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filter_out\[6\] fractional_decimator.sv(101) " "Inferred latch for \"filter_out\[6\]\" at fractional_decimator.sv(101)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217753 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filter_out\[7\] fractional_decimator.sv(101) " "Inferred latch for \"filter_out\[7\]\" at fractional_decimator.sv(101)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217753 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filter_out\[8\] fractional_decimator.sv(101) " "Inferred latch for \"filter_out\[8\]\" at fractional_decimator.sv(101)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217753 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filter_out\[9\] fractional_decimator.sv(101) " "Inferred latch for \"filter_out\[9\]\" at fractional_decimator.sv(101)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217753 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filter_out\[10\] fractional_decimator.sv(101) " "Inferred latch for \"filter_out\[10\]\" at fractional_decimator.sv(101)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217753 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filter_out\[11\] fractional_decimator.sv(101) " "Inferred latch for \"filter_out\[11\]\" at fractional_decimator.sv(101)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217753 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filter_out\[12\] fractional_decimator.sv(101) " "Inferred latch for \"filter_out\[12\]\" at fractional_decimator.sv(101)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217753 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filter_out\[13\] fractional_decimator.sv(101) " "Inferred latch for \"filter_out\[13\]\" at fractional_decimator.sv(101)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217753 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filter_out\[14\] fractional_decimator.sv(101) " "Inferred latch for \"filter_out\[14\]\" at fractional_decimator.sv(101)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217753 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "filter_out\[15\] fractional_decimator.sv(101) " "Inferred latch for \"filter_out\[15\]\" at fractional_decimator.sv(101)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217753 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[0\]\[0\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[0\]\[0\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217753 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[0\]\[1\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[0\]\[1\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217753 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[0\]\[2\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[0\]\[2\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217753 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[0\]\[3\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[0\]\[3\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217753 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[0\]\[4\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[0\]\[4\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217753 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[0\]\[5\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[0\]\[5\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217753 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[0\]\[6\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[0\]\[6\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217753 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[0\]\[7\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[0\]\[7\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217753 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[0\]\[8\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[0\]\[8\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217753 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[0\]\[9\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[0\]\[9\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217753 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[0\]\[10\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[0\]\[10\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217753 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[0\]\[11\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[0\]\[11\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217753 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[0\]\[12\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[0\]\[12\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217753 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[0\]\[13\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[0\]\[13\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217753 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[0\]\[14\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[0\]\[14\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217753 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[0\]\[15\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[0\]\[15\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217753 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[1\]\[0\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[1\]\[0\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217753 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[1\]\[1\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[1\]\[1\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217753 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[1\]\[2\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[1\]\[2\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217753 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[1\]\[3\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[1\]\[3\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217753 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[1\]\[4\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[1\]\[4\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217761 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[1\]\[5\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[1\]\[5\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217765 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[1\]\[6\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[1\]\[6\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217765 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[1\]\[7\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[1\]\[7\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217765 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[1\]\[8\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[1\]\[8\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217765 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[1\]\[9\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[1\]\[9\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217765 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[1\]\[10\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[1\]\[10\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217765 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[1\]\[11\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[1\]\[11\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217765 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[1\]\[12\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[1\]\[12\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217765 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[1\]\[13\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[1\]\[13\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217765 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[1\]\[14\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[1\]\[14\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217765 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[1\]\[15\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[1\]\[15\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217765 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[2\]\[0\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[2\]\[0\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217765 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[2\]\[1\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[2\]\[1\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217765 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[2\]\[2\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[2\]\[2\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217765 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[2\]\[3\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[2\]\[3\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217765 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[2\]\[4\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[2\]\[4\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217765 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[2\]\[5\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[2\]\[5\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217765 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[2\]\[6\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[2\]\[6\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217765 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[2\]\[7\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[2\]\[7\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217765 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[2\]\[8\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[2\]\[8\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217765 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[2\]\[9\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[2\]\[9\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217767 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[2\]\[10\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[2\]\[10\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217767 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[2\]\[11\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[2\]\[11\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217767 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[2\]\[12\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[2\]\[12\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217767 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[2\]\[13\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[2\]\[13\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217767 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[2\]\[14\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[2\]\[14\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217767 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[2\]\[15\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[2\]\[15\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217767 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[3\]\[0\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[3\]\[0\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217767 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[3\]\[1\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[3\]\[1\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217767 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[3\]\[2\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[3\]\[2\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217767 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[3\]\[3\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[3\]\[3\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217767 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[3\]\[4\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[3\]\[4\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217767 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[3\]\[5\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[3\]\[5\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217767 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[3\]\[6\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[3\]\[6\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217767 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[3\]\[7\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[3\]\[7\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217767 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[3\]\[8\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[3\]\[8\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217767 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[3\]\[9\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[3\]\[9\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217767 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[3\]\[10\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[3\]\[10\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217767 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[3\]\[11\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[3\]\[11\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217767 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[3\]\[12\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[3\]\[12\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217767 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[3\]\[13\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[3\]\[13\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217767 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[3\]\[14\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[3\]\[14\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217767 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[3\]\[15\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[3\]\[15\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217767 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[4\]\[0\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[4\]\[0\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217767 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[4\]\[1\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[4\]\[1\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217767 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[4\]\[2\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[4\]\[2\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217767 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[4\]\[3\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[4\]\[3\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217767 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[4\]\[4\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[4\]\[4\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217767 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[4\]\[5\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[4\]\[5\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217767 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[4\]\[6\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[4\]\[6\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217767 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[4\]\[7\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[4\]\[7\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217767 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[4\]\[8\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[4\]\[8\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217767 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[4\]\[9\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[4\]\[9\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217767 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[4\]\[10\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[4\]\[10\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217767 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[4\]\[11\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[4\]\[11\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[4\]\[12\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[4\]\[12\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[4\]\[13\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[4\]\[13\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[4\]\[14\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[4\]\[14\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[4\]\[15\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[4\]\[15\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[5\]\[0\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[5\]\[0\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[5\]\[1\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[5\]\[1\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[5\]\[2\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[5\]\[2\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[5\]\[3\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[5\]\[3\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[5\]\[4\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[5\]\[4\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[5\]\[5\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[5\]\[5\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[5\]\[6\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[5\]\[6\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[5\]\[7\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[5\]\[7\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[5\]\[8\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[5\]\[8\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[5\]\[9\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[5\]\[9\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[5\]\[10\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[5\]\[10\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[5\]\[11\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[5\]\[11\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[5\]\[12\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[5\]\[12\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[5\]\[13\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[5\]\[13\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[5\]\[14\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[5\]\[14\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[5\]\[15\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[5\]\[15\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[6\]\[0\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[6\]\[0\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[6\]\[1\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[6\]\[1\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[6\]\[2\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[6\]\[2\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[6\]\[3\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[6\]\[3\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[6\]\[4\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[6\]\[4\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[6\]\[5\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[6\]\[5\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[6\]\[6\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[6\]\[6\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[6\]\[7\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[6\]\[7\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[6\]\[8\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[6\]\[8\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[6\]\[9\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[6\]\[9\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[6\]\[10\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[6\]\[10\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[6\]\[11\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[6\]\[11\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[6\]\[12\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[6\]\[12\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[6\]\[13\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[6\]\[13\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[6\]\[14\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[6\]\[14\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[6\]\[15\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[6\]\[15\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[7\]\[0\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[7\]\[0\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[7\]\[1\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[7\]\[1\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[7\]\[2\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[7\]\[2\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[7\]\[3\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[7\]\[3\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[7\]\[4\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[7\]\[4\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[7\]\[5\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[7\]\[5\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[7\]\[6\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[7\]\[6\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[7\]\[7\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[7\]\[7\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[7\]\[8\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[7\]\[8\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[7\]\[9\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[7\]\[9\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[7\]\[10\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[7\]\[10\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[7\]\[11\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[7\]\[11\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[7\]\[12\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[7\]\[12\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[7\]\[13\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[7\]\[13\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[7\]\[14\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[7\]\[14\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[7\]\[15\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[7\]\[15\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[8\]\[0\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[8\]\[0\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[8\]\[1\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[8\]\[1\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[8\]\[2\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[8\]\[2\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[8\]\[3\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[8\]\[3\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[8\]\[4\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[8\]\[4\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[8\]\[5\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[8\]\[5\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[8\]\[6\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[8\]\[6\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[8\]\[7\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[8\]\[7\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[8\]\[8\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[8\]\[8\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[8\]\[9\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[8\]\[9\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[8\]\[10\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[8\]\[10\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[8\]\[11\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[8\]\[11\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[8\]\[12\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[8\]\[12\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[8\]\[13\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[8\]\[13\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[8\]\[14\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[8\]\[14\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[8\]\[15\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[8\]\[15\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[9\]\[0\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[9\]\[0\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[9\]\[1\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[9\]\[1\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[9\]\[2\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[9\]\[2\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[9\]\[3\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[9\]\[3\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[9\]\[4\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[9\]\[4\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[9\]\[5\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[9\]\[5\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[9\]\[6\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[9\]\[6\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[9\]\[7\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[9\]\[7\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[9\]\[8\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[9\]\[8\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[9\]\[9\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[9\]\[9\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[9\]\[10\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[9\]\[10\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[9\]\[11\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[9\]\[11\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[9\]\[12\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[9\]\[12\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[9\]\[13\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[9\]\[13\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[9\]\[14\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[9\]\[14\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[9\]\[15\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[9\]\[15\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[10\]\[0\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[10\]\[0\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[10\]\[1\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[10\]\[1\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[10\]\[2\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[10\]\[2\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[10\]\[3\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[10\]\[3\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[10\]\[4\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[10\]\[4\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[10\]\[5\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[10\]\[5\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[10\]\[6\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[10\]\[6\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[10\]\[7\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[10\]\[7\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[10\]\[8\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[10\]\[8\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[10\]\[9\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[10\]\[9\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[10\]\[10\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[10\]\[10\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[10\]\[11\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[10\]\[11\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[10\]\[12\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[10\]\[12\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[10\]\[13\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[10\]\[13\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[10\]\[14\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[10\]\[14\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[10\]\[15\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[10\]\[15\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[11\]\[0\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[11\]\[0\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[11\]\[1\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[11\]\[1\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[11\]\[2\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[11\]\[2\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[11\]\[3\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[11\]\[3\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[11\]\[4\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[11\]\[4\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[11\]\[5\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[11\]\[5\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[11\]\[6\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[11\]\[6\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[11\]\[7\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[11\]\[7\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[11\]\[8\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[11\]\[8\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[11\]\[9\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[11\]\[9\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[11\]\[10\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[11\]\[10\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[11\]\[11\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[11\]\[11\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[11\]\[12\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[11\]\[12\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[11\]\[13\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[11\]\[13\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[11\]\[14\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[11\]\[14\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[11\]\[15\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[11\]\[15\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[12\]\[0\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[12\]\[0\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[12\]\[1\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[12\]\[1\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[12\]\[2\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[12\]\[2\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[12\]\[3\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[12\]\[3\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[12\]\[4\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[12\]\[4\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[12\]\[5\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[12\]\[5\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[12\]\[6\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[12\]\[6\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217769 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[12\]\[7\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[12\]\[7\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[12\]\[8\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[12\]\[8\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[12\]\[9\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[12\]\[9\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[12\]\[10\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[12\]\[10\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[12\]\[11\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[12\]\[11\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[12\]\[12\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[12\]\[12\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[12\]\[13\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[12\]\[13\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[12\]\[14\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[12\]\[14\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[12\]\[15\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[12\]\[15\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[13\]\[0\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[13\]\[0\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[13\]\[1\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[13\]\[1\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[13\]\[2\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[13\]\[2\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[13\]\[3\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[13\]\[3\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[13\]\[4\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[13\]\[4\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[13\]\[5\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[13\]\[5\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[13\]\[6\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[13\]\[6\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[13\]\[7\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[13\]\[7\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[13\]\[8\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[13\]\[8\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[13\]\[9\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[13\]\[9\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[13\]\[10\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[13\]\[10\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[13\]\[11\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[13\]\[11\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[13\]\[12\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[13\]\[12\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[13\]\[13\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[13\]\[13\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[13\]\[14\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[13\]\[14\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[13\]\[15\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[13\]\[15\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[14\]\[0\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[14\]\[0\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[14\]\[1\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[14\]\[1\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[14\]\[2\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[14\]\[2\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[14\]\[3\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[14\]\[3\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[14\]\[4\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[14\]\[4\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[14\]\[5\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[14\]\[5\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[14\]\[6\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[14\]\[6\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[14\]\[7\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[14\]\[7\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[14\]\[8\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[14\]\[8\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[14\]\[9\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[14\]\[9\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[14\]\[10\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[14\]\[10\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[14\]\[11\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[14\]\[11\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[14\]\[12\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[14\]\[12\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[14\]\[13\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[14\]\[13\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[14\]\[14\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[14\]\[14\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[14\]\[15\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[14\]\[15\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[15\]\[0\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[15\]\[0\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[15\]\[1\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[15\]\[1\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[15\]\[2\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[15\]\[2\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[15\]\[3\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[15\]\[3\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[15\]\[4\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[15\]\[4\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[15\]\[5\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[15\]\[5\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[15\]\[6\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[15\]\[6\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[15\]\[7\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[15\]\[7\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[15\]\[8\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[15\]\[8\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[15\]\[9\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[15\]\[9\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[15\]\[10\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[15\]\[10\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[15\]\[11\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[15\]\[11\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[15\]\[12\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[15\]\[12\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[15\]\[13\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[15\]\[13\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[15\]\[14\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[15\]\[14\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[15\]\[15\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[15\]\[15\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[16\]\[0\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[16\]\[0\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[16\]\[1\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[16\]\[1\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[16\]\[2\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[16\]\[2\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[16\]\[3\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[16\]\[3\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[16\]\[4\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[16\]\[4\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[16\]\[5\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[16\]\[5\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[16\]\[6\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[16\]\[6\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[16\]\[7\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[16\]\[7\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[16\]\[8\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[16\]\[8\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[16\]\[9\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[16\]\[9\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[16\]\[10\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[16\]\[10\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[16\]\[11\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[16\]\[11\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[16\]\[12\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[16\]\[12\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[16\]\[13\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[16\]\[13\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[16\]\[14\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[16\]\[14\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[16\]\[15\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[16\]\[15\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[17\]\[0\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[17\]\[0\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[17\]\[1\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[17\]\[1\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[17\]\[2\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[17\]\[2\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[17\]\[3\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[17\]\[3\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[17\]\[4\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[17\]\[4\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[17\]\[5\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[17\]\[5\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[17\]\[6\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[17\]\[6\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[17\]\[7\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[17\]\[7\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[17\]\[8\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[17\]\[8\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[17\]\[9\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[17\]\[9\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[17\]\[10\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[17\]\[10\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[17\]\[11\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[17\]\[11\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[17\]\[12\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[17\]\[12\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[17\]\[13\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[17\]\[13\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[17\]\[14\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[17\]\[14\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[17\]\[15\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[17\]\[15\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[18\]\[0\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[18\]\[0\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[18\]\[1\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[18\]\[1\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[18\]\[2\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[18\]\[2\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[18\]\[3\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[18\]\[3\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[18\]\[4\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[18\]\[4\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[18\]\[5\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[18\]\[5\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[18\]\[6\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[18\]\[6\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[18\]\[7\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[18\]\[7\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[18\]\[8\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[18\]\[8\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[18\]\[9\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[18\]\[9\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[18\]\[10\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[18\]\[10\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[18\]\[11\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[18\]\[11\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[18\]\[12\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[18\]\[12\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[18\]\[13\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[18\]\[13\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[18\]\[14\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[18\]\[14\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[18\]\[15\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[18\]\[15\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[19\]\[0\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[19\]\[0\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[19\]\[1\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[19\]\[1\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[19\]\[2\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[19\]\[2\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[19\]\[3\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[19\]\[3\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[19\]\[4\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[19\]\[4\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[19\]\[5\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[19\]\[5\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[19\]\[6\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[19\]\[6\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[19\]\[7\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[19\]\[7\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[19\]\[8\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[19\]\[8\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[19\]\[9\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[19\]\[9\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[19\]\[10\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[19\]\[10\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[19\]\[11\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[19\]\[11\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[19\]\[12\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[19\]\[12\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217778 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[19\]\[13\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[19\]\[13\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217786 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[19\]\[14\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[19\]\[14\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217786 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[19\]\[15\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[19\]\[15\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217786 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[20\]\[0\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[20\]\[0\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217786 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[20\]\[1\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[20\]\[1\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217786 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[20\]\[2\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[20\]\[2\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217786 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[20\]\[3\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[20\]\[3\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217786 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[20\]\[4\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[20\]\[4\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217786 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[20\]\[5\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[20\]\[5\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217786 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[20\]\[6\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[20\]\[6\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217786 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[20\]\[7\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[20\]\[7\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217786 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[20\]\[8\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[20\]\[8\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217786 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[20\]\[9\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[20\]\[9\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217786 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[20\]\[10\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[20\]\[10\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217786 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[20\]\[11\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[20\]\[11\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217786 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[20\]\[12\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[20\]\[12\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217786 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[20\]\[13\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[20\]\[13\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217786 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[20\]\[14\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[20\]\[14\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217786 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[20\]\[15\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[20\]\[15\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217786 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[21\]\[0\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[21\]\[0\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217786 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[21\]\[1\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[21\]\[1\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217786 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[21\]\[2\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[21\]\[2\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217786 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[21\]\[3\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[21\]\[3\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217786 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[21\]\[4\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[21\]\[4\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217786 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[21\]\[5\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[21\]\[5\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217786 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[21\]\[6\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[21\]\[6\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217786 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[21\]\[7\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[21\]\[7\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217786 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[21\]\[8\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[21\]\[8\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217786 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[21\]\[9\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[21\]\[9\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217786 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[21\]\[10\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[21\]\[10\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217786 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[21\]\[11\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[21\]\[11\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217786 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[21\]\[12\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[21\]\[12\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217786 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[21\]\[13\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[21\]\[13\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217786 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[21\]\[14\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[21\]\[14\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217786 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[21\]\[15\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[21\]\[15\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217786 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[22\]\[0\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[22\]\[0\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217786 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[22\]\[1\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[22\]\[1\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217786 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[22\]\[2\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[22\]\[2\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217786 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[22\]\[3\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[22\]\[3\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217786 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[22\]\[4\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[22\]\[4\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217789 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[22\]\[5\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[22\]\[5\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217789 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[22\]\[6\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[22\]\[6\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217789 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[22\]\[7\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[22\]\[7\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217789 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[22\]\[8\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[22\]\[8\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217789 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[22\]\[9\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[22\]\[9\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217789 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[22\]\[10\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[22\]\[10\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217789 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[22\]\[11\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[22\]\[11\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217789 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[22\]\[12\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[22\]\[12\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217789 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[22\]\[13\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[22\]\[13\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217789 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[22\]\[14\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[22\]\[14\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217789 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[22\]\[15\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[22\]\[15\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217789 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[23\]\[0\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[23\]\[0\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217789 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[23\]\[1\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[23\]\[1\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217789 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[23\]\[2\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[23\]\[2\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217789 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[23\]\[3\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[23\]\[3\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217789 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[23\]\[4\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[23\]\[4\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217789 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[23\]\[5\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[23\]\[5\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217789 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[23\]\[6\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[23\]\[6\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217789 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[23\]\[7\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[23\]\[7\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217789 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[23\]\[8\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[23\]\[8\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217789 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[23\]\[9\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[23\]\[9\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217789 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[23\]\[10\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[23\]\[10\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217789 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[23\]\[11\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[23\]\[11\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217789 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[23\]\[12\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[23\]\[12\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217789 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[23\]\[13\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[23\]\[13\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217789 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[23\]\[14\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[23\]\[14\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217789 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[23\]\[15\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[23\]\[15\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217791 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[24\]\[0\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[24\]\[0\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217791 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[24\]\[1\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[24\]\[1\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217791 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[24\]\[2\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[24\]\[2\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217791 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[24\]\[3\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[24\]\[3\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217791 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[24\]\[4\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[24\]\[4\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217791 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[24\]\[5\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[24\]\[5\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217791 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[24\]\[6\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[24\]\[6\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217791 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[24\]\[7\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[24\]\[7\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217791 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[24\]\[8\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[24\]\[8\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217791 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[24\]\[9\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[24\]\[9\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217791 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[24\]\[10\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[24\]\[10\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217791 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[24\]\[11\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[24\]\[11\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217791 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[24\]\[12\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[24\]\[12\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217791 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[24\]\[13\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[24\]\[13\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217791 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[24\]\[14\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[24\]\[14\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217791 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[24\]\[15\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[24\]\[15\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217791 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[25\]\[0\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[25\]\[0\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217791 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[25\]\[1\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[25\]\[1\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217791 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[25\]\[2\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[25\]\[2\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217791 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[25\]\[3\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[25\]\[3\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217791 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[25\]\[4\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[25\]\[4\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217791 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[25\]\[5\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[25\]\[5\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217791 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[25\]\[6\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[25\]\[6\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217791 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[25\]\[7\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[25\]\[7\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217791 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[25\]\[8\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[25\]\[8\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217791 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[25\]\[9\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[25\]\[9\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217791 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[25\]\[10\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[25\]\[10\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217793 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[25\]\[11\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[25\]\[11\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217793 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[25\]\[12\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[25\]\[12\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217793 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[25\]\[13\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[25\]\[13\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217793 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[25\]\[14\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[25\]\[14\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217793 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[25\]\[15\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[25\]\[15\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217793 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[26\]\[0\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[26\]\[0\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217793 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[26\]\[1\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[26\]\[1\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217793 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[26\]\[2\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[26\]\[2\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217793 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[26\]\[3\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[26\]\[3\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217793 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[26\]\[4\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[26\]\[4\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217793 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[26\]\[5\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[26\]\[5\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217793 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[26\]\[6\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[26\]\[6\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217793 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[26\]\[7\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[26\]\[7\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217793 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[26\]\[8\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[26\]\[8\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217794 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[26\]\[9\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[26\]\[9\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217794 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[26\]\[10\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[26\]\[10\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217794 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[26\]\[11\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[26\]\[11\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217794 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[26\]\[12\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[26\]\[12\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[26\]\[13\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[26\]\[13\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[26\]\[14\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[26\]\[14\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[26\]\[15\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[26\]\[15\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[27\]\[0\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[27\]\[0\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[27\]\[1\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[27\]\[1\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[27\]\[2\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[27\]\[2\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[27\]\[3\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[27\]\[3\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[27\]\[4\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[27\]\[4\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[27\]\[5\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[27\]\[5\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[27\]\[6\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[27\]\[6\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[27\]\[7\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[27\]\[7\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[27\]\[8\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[27\]\[8\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[27\]\[9\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[27\]\[9\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[27\]\[10\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[27\]\[10\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[27\]\[11\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[27\]\[11\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[27\]\[12\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[27\]\[12\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[27\]\[13\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[27\]\[13\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[27\]\[14\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[27\]\[14\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[27\]\[15\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[27\]\[15\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[28\]\[0\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[28\]\[0\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[28\]\[1\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[28\]\[1\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[28\]\[2\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[28\]\[2\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[28\]\[3\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[28\]\[3\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[28\]\[4\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[28\]\[4\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[28\]\[5\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[28\]\[5\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[28\]\[6\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[28\]\[6\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[28\]\[7\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[28\]\[7\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[28\]\[8\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[28\]\[8\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[28\]\[9\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[28\]\[9\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[28\]\[10\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[28\]\[10\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[28\]\[11\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[28\]\[11\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[28\]\[12\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[28\]\[12\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[28\]\[13\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[28\]\[13\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[28\]\[14\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[28\]\[14\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[28\]\[15\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[28\]\[15\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[29\]\[0\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[29\]\[0\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[29\]\[1\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[29\]\[1\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[29\]\[2\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[29\]\[2\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[29\]\[3\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[29\]\[3\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[29\]\[4\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[29\]\[4\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[29\]\[5\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[29\]\[5\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[29\]\[6\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[29\]\[6\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[29\]\[7\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[29\]\[7\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[29\]\[8\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[29\]\[8\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[29\]\[9\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[29\]\[9\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[29\]\[10\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[29\]\[10\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[29\]\[11\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[29\]\[11\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[29\]\[12\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[29\]\[12\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[29\]\[13\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[29\]\[13\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[29\]\[14\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[29\]\[14\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[29\]\[15\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[29\]\[15\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[30\]\[0\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[30\]\[0\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[30\]\[1\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[30\]\[1\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[30\]\[2\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[30\]\[2\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[30\]\[3\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[30\]\[3\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[30\]\[4\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[30\]\[4\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[30\]\[5\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[30\]\[5\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[30\]\[6\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[30\]\[6\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[30\]\[7\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[30\]\[7\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[30\]\[8\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[30\]\[8\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[30\]\[9\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[30\]\[9\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[30\]\[10\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[30\]\[10\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[30\]\[11\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[30\]\[11\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[30\]\[12\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[30\]\[12\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[30\]\[13\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[30\]\[13\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[30\]\[14\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[30\]\[14\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[30\]\[15\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[30\]\[15\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[31\]\[0\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[31\]\[0\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[31\]\[1\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[31\]\[1\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[31\]\[2\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[31\]\[2\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[31\]\[3\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[31\]\[3\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[31\]\[4\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[31\]\[4\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[31\]\[5\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[31\]\[5\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[31\]\[6\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[31\]\[6\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[31\]\[7\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[31\]\[7\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[31\]\[8\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[31\]\[8\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[31\]\[9\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[31\]\[9\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[31\]\[10\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[31\]\[10\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[31\]\[11\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[31\]\[11\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[31\]\[12\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[31\]\[12\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[31\]\[13\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[31\]\[13\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[31\]\[14\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[31\]\[14\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[31\]\[15\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[31\]\[15\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[32\]\[0\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[32\]\[0\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[32\]\[1\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[32\]\[1\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[32\]\[2\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[32\]\[2\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[32\]\[3\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[32\]\[3\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[32\]\[4\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[32\]\[4\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[32\]\[5\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[32\]\[5\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[32\]\[6\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[32\]\[6\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[32\]\[7\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[32\]\[7\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[32\]\[8\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[32\]\[8\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[32\]\[9\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[32\]\[9\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[32\]\[10\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[32\]\[10\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[32\]\[11\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[32\]\[11\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[32\]\[12\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[32\]\[12\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[32\]\[13\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[32\]\[13\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[32\]\[14\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[32\]\[14\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[32\]\[15\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[32\]\[15\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[33\]\[0\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[33\]\[0\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[33\]\[1\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[33\]\[1\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[33\]\[2\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[33\]\[2\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[33\]\[3\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[33\]\[3\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[33\]\[4\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[33\]\[4\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[33\]\[5\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[33\]\[5\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[33\]\[6\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[33\]\[6\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[33\]\[7\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[33\]\[7\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[33\]\[8\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[33\]\[8\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[33\]\[9\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[33\]\[9\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217795 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[33\]\[10\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[33\]\[10\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217803 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[33\]\[11\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[33\]\[11\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217803 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[33\]\[12\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[33\]\[12\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217803 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[33\]\[13\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[33\]\[13\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217803 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[33\]\[14\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[33\]\[14\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217803 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[33\]\[15\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[33\]\[15\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217803 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[34\]\[0\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[34\]\[0\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217803 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[34\]\[1\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[34\]\[1\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217803 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[34\]\[2\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[34\]\[2\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217803 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[34\]\[3\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[34\]\[3\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217803 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[34\]\[4\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[34\]\[4\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217803 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[34\]\[5\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[34\]\[5\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217803 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[34\]\[6\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[34\]\[6\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217803 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[34\]\[7\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[34\]\[7\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217803 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[34\]\[8\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[34\]\[8\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217803 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[34\]\[9\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[34\]\[9\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217803 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[34\]\[10\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[34\]\[10\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217804 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[34\]\[11\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[34\]\[11\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217804 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[34\]\[12\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[34\]\[12\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217804 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[34\]\[13\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[34\]\[13\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217804 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[34\]\[14\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[34\]\[14\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217804 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[34\]\[15\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[34\]\[15\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217804 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[35\]\[0\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[35\]\[0\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217804 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[35\]\[1\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[35\]\[1\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217804 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[35\]\[2\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[35\]\[2\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217804 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[35\]\[3\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[35\]\[3\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217804 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[35\]\[4\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[35\]\[4\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217804 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[35\]\[5\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[35\]\[5\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217804 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[35\]\[6\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[35\]\[6\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217804 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[35\]\[7\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[35\]\[7\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217804 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[35\]\[8\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[35\]\[8\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217804 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[35\]\[9\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[35\]\[9\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217804 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[35\]\[10\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[35\]\[10\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217804 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[35\]\[11\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[35\]\[11\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217804 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[35\]\[12\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[35\]\[12\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217804 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[35\]\[13\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[35\]\[13\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217804 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[35\]\[14\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[35\]\[14\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217804 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayline\[35\]\[15\] fractional_decimator.sv(88) " "Inferred latch for \"delayline\[35\]\[15\]\" at fractional_decimator.sv(88)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217804 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_count\[0\] fractional_decimator.sv(80) " "Inferred latch for \"cur_count\[0\]\" at fractional_decimator.sv(80)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217804 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_count\[1\] fractional_decimator.sv(80) " "Inferred latch for \"cur_count\[1\]\" at fractional_decimator.sv(80)" {  } { { "fractional_decimator.sv" "" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/fractional_decimator.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763631217804 "|wrapper|Design_top:TOP|fractional_decimator:FRAC_DEC_STAGE"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Design_top:TOP\|fractional_decimator:FRAC_DEC_STAGE " "Can't elaborate user hierarchy \"Design_top:TOP\|fractional_decimator:FRAC_DEC_STAGE\"" {  } { { "top.sv" "FRAC_DEC_STAGE" { Text "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/top.sv" 66 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763631217853 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/output_files/wrapper.map.smsg " "Generated suppressed messages file D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_implementation/output_files/wrapper.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1763631217945 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4654 " "Peak virtual memory: 4654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1763631218011 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 20 11:33:38 2025 " "Processing ended: Thu Nov 20 11:33:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1763631218011 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:27 " "Elapsed time: 00:01:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1763631218011 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:25 " "Total CPU time (on all processors): 00:01:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1763631218011 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1763631218011 ""}
