{
  "author": {
    "email": "brunosmmm@gmail.com",
    "name": "Bruno Morais"
  },
  "data": {
    "resolution": {
      "summary": "Implemented trace-generating testbench and format specification for golden model comparison. Created tb_trace.vhd that captures MW events on rising_edge when mem_en=1 and mem_w=1, filtering MAC peripheral writes. Updated Makefile with trace_% pattern rule. All 3 traces verified correct (test_basic: 23 MW, test_branch: 4 MW, test_hazard: 6 MW). RF/SR register dump deferred due to GHDL VHDL-2008 external name NULL access bugs.",
      "type": "fixed"
    }
  },
  "entity_id": "ann_161152_3e7cky348c40",
  "lamport_clock": 108,
  "operation_id": "op_20260206_162351_b7fc8b82",
  "operation_type": "annotation_resolve",
  "parent_operation": null,
  "timestamp": "2026-02-06T16:23:51.238763+00:00"
}