--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 18259 paths analyzed, 520 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.310ns.
--------------------------------------------------------------------------------
Slack:                  11.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_tenth_ctr_q_6 (FF)
  Destination:          stopwatch/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.222ns (Levels of Logic = 6)
  Clock Path Skew:      -0.053ns (0.622 - 0.675)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_tenth_ctr_q_6 to stopwatch/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y9.CQ       Tcko                  0.430   stopwatch/M_tenth_ctr_q[8]
                                                       stopwatch/M_tenth_ctr_q_6
    SLICE_X13Y11.A1      net (fanout=2)        1.020   stopwatch/M_tenth_ctr_q[6]
    SLICE_X13Y11.A       Tilo                  0.259   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>2
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>3
    SLICE_X13Y12.A3      net (fanout=6)        0.566   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>2
    SLICE_X13Y12.A       Tilo                  0.259   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5_1
    SLICE_X9Y19.C2       net (fanout=11)       1.838   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5
    SLICE_X9Y19.C        Tilo                  0.259   stopwatch/out2
                                                       stopwatch/min/out111
    SLICE_X9Y19.D2       net (fanout=6)        1.392   stopwatch/out11
    SLICE_X9Y19.D        Tilo                  0.259   stopwatch/out2
                                                       stopwatch/min/out3
    SLICE_X10Y20.A4      net (fanout=5)        0.537   stopwatch/out2
    SLICE_X10Y20.A       Tilo                  0.235   M_stopwatch_value[6]
                                                       stopwatch/min/out5
    SLICE_X9Y21.B1       net (fanout=10)       0.795   stopwatch/n0011
    SLICE_X9Y21.CLK      Tas                   0.373   M_stopwatch_value[13]
                                                       stopwatch/Mmux__n00437
                                                       stopwatch/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      8.222ns (2.074ns logic, 6.148ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  11.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_tenth_ctr_q_5 (FF)
  Destination:          stopwatch/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.183ns (Levels of Logic = 6)
  Clock Path Skew:      -0.053ns (0.622 - 0.675)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_tenth_ctr_q_5 to stopwatch/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y9.CMUX     Tshcko                0.518   stopwatch/M_tenth_ctr_q[8]
                                                       stopwatch/M_tenth_ctr_q_5
    SLICE_X13Y12.B2      net (fanout=2)        1.207   stopwatch/M_tenth_ctr_q[5]
    SLICE_X13Y12.B       Tilo                  0.259   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>1
    SLICE_X13Y12.A5      net (fanout=6)        0.252   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o[22]
    SLICE_X13Y12.A       Tilo                  0.259   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5_1
    SLICE_X9Y19.C2       net (fanout=11)       1.838   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5
    SLICE_X9Y19.C        Tilo                  0.259   stopwatch/out2
                                                       stopwatch/min/out111
    SLICE_X9Y19.D2       net (fanout=6)        1.392   stopwatch/out11
    SLICE_X9Y19.D        Tilo                  0.259   stopwatch/out2
                                                       stopwatch/min/out3
    SLICE_X10Y20.A4      net (fanout=5)        0.537   stopwatch/out2
    SLICE_X10Y20.A       Tilo                  0.235   M_stopwatch_value[6]
                                                       stopwatch/min/out5
    SLICE_X9Y21.B1       net (fanout=10)       0.795   stopwatch/n0011
    SLICE_X9Y21.CLK      Tas                   0.373   M_stopwatch_value[13]
                                                       stopwatch/Mmux__n00437
                                                       stopwatch/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      8.183ns (2.162ns logic, 6.021ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  11.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_tenth_ctr_q_22 (FF)
  Destination:          stopwatch/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.174ns (Levels of Logic = 6)
  Clock Path Skew:      -0.061ns (0.622 - 0.683)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_tenth_ctr_q_22 to stopwatch/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y12.CMUX    Tshcko                0.535   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>1
                                                       stopwatch/M_tenth_ctr_q_22
    SLICE_X14Y12.D4      net (fanout=2)        0.970   stopwatch/M_tenth_ctr_q[22]
    SLICE_X14Y12.D       Tilo                  0.235   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>1
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>2
    SLICE_X13Y12.A6      net (fanout=6)        0.487   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>1
    SLICE_X13Y12.A       Tilo                  0.259   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5_1
    SLICE_X9Y19.C2       net (fanout=11)       1.838   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5
    SLICE_X9Y19.C        Tilo                  0.259   stopwatch/out2
                                                       stopwatch/min/out111
    SLICE_X9Y19.D2       net (fanout=6)        1.392   stopwatch/out11
    SLICE_X9Y19.D        Tilo                  0.259   stopwatch/out2
                                                       stopwatch/min/out3
    SLICE_X10Y20.A4      net (fanout=5)        0.537   stopwatch/out2
    SLICE_X10Y20.A       Tilo                  0.235   M_stopwatch_value[6]
                                                       stopwatch/min/out5
    SLICE_X9Y21.B1       net (fanout=10)       0.795   stopwatch/n0011
    SLICE_X9Y21.CLK      Tas                   0.373   M_stopwatch_value[13]
                                                       stopwatch/Mmux__n00437
                                                       stopwatch/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      8.174ns (2.155ns logic, 6.019ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  11.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_tenth_ctr_q_17 (FF)
  Destination:          stopwatch/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.148ns (Levels of Logic = 6)
  Clock Path Skew:      -0.061ns (0.622 - 0.683)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_tenth_ctr_q_17 to stopwatch/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y12.AQ      Tcko                  0.430   stopwatch/M_tenth_ctr_q[21]
                                                       stopwatch/M_tenth_ctr_q_17
    SLICE_X15Y12.D2      net (fanout=2)        0.744   stopwatch/M_tenth_ctr_q[17]
    SLICE_X15Y12.D       Tilo                  0.259   stopwatch/M_tenth_ctr_q[21]
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>4
    SLICE_X13Y12.A2      net (fanout=6)        0.768   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>3
    SLICE_X13Y12.A       Tilo                  0.259   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5_1
    SLICE_X9Y19.C2       net (fanout=11)       1.838   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5
    SLICE_X9Y19.C        Tilo                  0.259   stopwatch/out2
                                                       stopwatch/min/out111
    SLICE_X9Y19.D2       net (fanout=6)        1.392   stopwatch/out11
    SLICE_X9Y19.D        Tilo                  0.259   stopwatch/out2
                                                       stopwatch/min/out3
    SLICE_X10Y20.A4      net (fanout=5)        0.537   stopwatch/out2
    SLICE_X10Y20.A       Tilo                  0.235   M_stopwatch_value[6]
                                                       stopwatch/min/out5
    SLICE_X9Y21.B1       net (fanout=10)       0.795   stopwatch/n0011
    SLICE_X9Y21.CLK      Tas                   0.373   M_stopwatch_value[13]
                                                       stopwatch/Mmux__n00437
                                                       stopwatch/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      8.148ns (2.074ns logic, 6.074ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  11.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_tenth_ctr_q_6 (FF)
  Destination:          stopwatch/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.042ns (Levels of Logic = 6)
  Clock Path Skew:      -0.054ns (0.621 - 0.675)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_tenth_ctr_q_6 to stopwatch/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y9.CQ       Tcko                  0.430   stopwatch/M_tenth_ctr_q[8]
                                                       stopwatch/M_tenth_ctr_q_6
    SLICE_X13Y11.A1      net (fanout=2)        1.020   stopwatch/M_tenth_ctr_q[6]
    SLICE_X13Y11.A       Tilo                  0.259   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>2
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>3
    SLICE_X13Y12.A3      net (fanout=6)        0.566   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>2
    SLICE_X13Y12.A       Tilo                  0.259   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5_1
    SLICE_X9Y19.C2       net (fanout=11)       1.838   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5
    SLICE_X9Y19.C        Tilo                  0.259   stopwatch/out2
                                                       stopwatch/min/out111
    SLICE_X9Y19.D2       net (fanout=6)        1.392   stopwatch/out11
    SLICE_X9Y19.D        Tilo                  0.259   stopwatch/out2
                                                       stopwatch/min/out3
    SLICE_X10Y20.A4      net (fanout=5)        0.537   stopwatch/out2
    SLICE_X10Y20.A       Tilo                  0.235   M_stopwatch_value[6]
                                                       stopwatch/min/out5
    SLICE_X10Y21.B3      net (fanout=10)       0.639   stopwatch/n0011
    SLICE_X10Y21.CLK     Tas                   0.349   M_stopwatch_value[10]
                                                       stopwatch/Mmux__n004311
                                                       stopwatch/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      8.042ns (2.050ns logic, 5.992ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  11.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_tenth_ctr_q_7 (FF)
  Destination:          stopwatch/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.024ns (Levels of Logic = 6)
  Clock Path Skew:      -0.053ns (0.622 - 0.675)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_tenth_ctr_q_7 to stopwatch/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y9.DMUX     Tshcko                0.518   stopwatch/M_tenth_ctr_q[8]
                                                       stopwatch/M_tenth_ctr_q_7
    SLICE_X13Y11.A3      net (fanout=2)        0.734   stopwatch/M_tenth_ctr_q[7]
    SLICE_X13Y11.A       Tilo                  0.259   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>2
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>3
    SLICE_X13Y12.A3      net (fanout=6)        0.566   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>2
    SLICE_X13Y12.A       Tilo                  0.259   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5_1
    SLICE_X9Y19.C2       net (fanout=11)       1.838   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5
    SLICE_X9Y19.C        Tilo                  0.259   stopwatch/out2
                                                       stopwatch/min/out111
    SLICE_X9Y19.D2       net (fanout=6)        1.392   stopwatch/out11
    SLICE_X9Y19.D        Tilo                  0.259   stopwatch/out2
                                                       stopwatch/min/out3
    SLICE_X10Y20.A4      net (fanout=5)        0.537   stopwatch/out2
    SLICE_X10Y20.A       Tilo                  0.235   M_stopwatch_value[6]
                                                       stopwatch/min/out5
    SLICE_X9Y21.B1       net (fanout=10)       0.795   stopwatch/n0011
    SLICE_X9Y21.CLK      Tas                   0.373   M_stopwatch_value[13]
                                                       stopwatch/Mmux__n00437
                                                       stopwatch/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      8.024ns (2.162ns logic, 5.862ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  11.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_tenth_ctr_q_5 (FF)
  Destination:          stopwatch/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.003ns (Levels of Logic = 6)
  Clock Path Skew:      -0.054ns (0.621 - 0.675)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_tenth_ctr_q_5 to stopwatch/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y9.CMUX     Tshcko                0.518   stopwatch/M_tenth_ctr_q[8]
                                                       stopwatch/M_tenth_ctr_q_5
    SLICE_X13Y12.B2      net (fanout=2)        1.207   stopwatch/M_tenth_ctr_q[5]
    SLICE_X13Y12.B       Tilo                  0.259   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>1
    SLICE_X13Y12.A5      net (fanout=6)        0.252   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o[22]
    SLICE_X13Y12.A       Tilo                  0.259   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5_1
    SLICE_X9Y19.C2       net (fanout=11)       1.838   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5
    SLICE_X9Y19.C        Tilo                  0.259   stopwatch/out2
                                                       stopwatch/min/out111
    SLICE_X9Y19.D2       net (fanout=6)        1.392   stopwatch/out11
    SLICE_X9Y19.D        Tilo                  0.259   stopwatch/out2
                                                       stopwatch/min/out3
    SLICE_X10Y20.A4      net (fanout=5)        0.537   stopwatch/out2
    SLICE_X10Y20.A       Tilo                  0.235   M_stopwatch_value[6]
                                                       stopwatch/min/out5
    SLICE_X10Y21.B3      net (fanout=10)       0.639   stopwatch/n0011
    SLICE_X10Y21.CLK     Tas                   0.349   M_stopwatch_value[10]
                                                       stopwatch/Mmux__n004311
                                                       stopwatch/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      8.003ns (2.138ns logic, 5.865ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  11.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_tenth_ctr_q_22 (FF)
  Destination:          stopwatch/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.994ns (Levels of Logic = 6)
  Clock Path Skew:      -0.062ns (0.621 - 0.683)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_tenth_ctr_q_22 to stopwatch/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y12.CMUX    Tshcko                0.535   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>1
                                                       stopwatch/M_tenth_ctr_q_22
    SLICE_X14Y12.D4      net (fanout=2)        0.970   stopwatch/M_tenth_ctr_q[22]
    SLICE_X14Y12.D       Tilo                  0.235   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>1
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>2
    SLICE_X13Y12.A6      net (fanout=6)        0.487   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>1
    SLICE_X13Y12.A       Tilo                  0.259   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5_1
    SLICE_X9Y19.C2       net (fanout=11)       1.838   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5
    SLICE_X9Y19.C        Tilo                  0.259   stopwatch/out2
                                                       stopwatch/min/out111
    SLICE_X9Y19.D2       net (fanout=6)        1.392   stopwatch/out11
    SLICE_X9Y19.D        Tilo                  0.259   stopwatch/out2
                                                       stopwatch/min/out3
    SLICE_X10Y20.A4      net (fanout=5)        0.537   stopwatch/out2
    SLICE_X10Y20.A       Tilo                  0.235   M_stopwatch_value[6]
                                                       stopwatch/min/out5
    SLICE_X10Y21.B3      net (fanout=10)       0.639   stopwatch/n0011
    SLICE_X10Y21.CLK     Tas                   0.349   M_stopwatch_value[10]
                                                       stopwatch/Mmux__n004311
                                                       stopwatch/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      7.994ns (2.131ns logic, 5.863ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  11.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_tenth_ctr_q_17 (FF)
  Destination:          stopwatch/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.968ns (Levels of Logic = 6)
  Clock Path Skew:      -0.062ns (0.621 - 0.683)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_tenth_ctr_q_17 to stopwatch/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y12.AQ      Tcko                  0.430   stopwatch/M_tenth_ctr_q[21]
                                                       stopwatch/M_tenth_ctr_q_17
    SLICE_X15Y12.D2      net (fanout=2)        0.744   stopwatch/M_tenth_ctr_q[17]
    SLICE_X15Y12.D       Tilo                  0.259   stopwatch/M_tenth_ctr_q[21]
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>4
    SLICE_X13Y12.A2      net (fanout=6)        0.768   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>3
    SLICE_X13Y12.A       Tilo                  0.259   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5_1
    SLICE_X9Y19.C2       net (fanout=11)       1.838   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5
    SLICE_X9Y19.C        Tilo                  0.259   stopwatch/out2
                                                       stopwatch/min/out111
    SLICE_X9Y19.D2       net (fanout=6)        1.392   stopwatch/out11
    SLICE_X9Y19.D        Tilo                  0.259   stopwatch/out2
                                                       stopwatch/min/out3
    SLICE_X10Y20.A4      net (fanout=5)        0.537   stopwatch/out2
    SLICE_X10Y20.A       Tilo                  0.235   M_stopwatch_value[6]
                                                       stopwatch/min/out5
    SLICE_X10Y21.B3      net (fanout=10)       0.639   stopwatch/n0011
    SLICE_X10Y21.CLK     Tas                   0.349   M_stopwatch_value[10]
                                                       stopwatch/Mmux__n004311
                                                       stopwatch/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      7.968ns (2.050ns logic, 5.918ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  11.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_tenth_ctr_q_6 (FF)
  Destination:          stopwatch/M_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.975ns (Levels of Logic = 6)
  Clock Path Skew:      -0.052ns (0.623 - 0.675)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_tenth_ctr_q_6 to stopwatch/M_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y9.CQ       Tcko                  0.430   stopwatch/M_tenth_ctr_q[8]
                                                       stopwatch/M_tenth_ctr_q_6
    SLICE_X13Y11.A1      net (fanout=2)        1.020   stopwatch/M_tenth_ctr_q[6]
    SLICE_X13Y11.A       Tilo                  0.259   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>2
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>3
    SLICE_X13Y12.A3      net (fanout=6)        0.566   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>2
    SLICE_X13Y12.A       Tilo                  0.259   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5_1
    SLICE_X9Y19.C2       net (fanout=11)       1.838   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5
    SLICE_X9Y19.C        Tilo                  0.259   stopwatch/out2
                                                       stopwatch/min/out111
    SLICE_X9Y19.D2       net (fanout=6)        1.392   stopwatch/out11
    SLICE_X9Y19.D        Tilo                  0.259   stopwatch/out2
                                                       stopwatch/min/out3
    SLICE_X10Y20.A4      net (fanout=5)        0.537   stopwatch/out2
    SLICE_X10Y20.A       Tilo                  0.235   M_stopwatch_value[6]
                                                       stopwatch/min/out5
    SLICE_X10Y20.C1      net (fanout=10)       0.572   stopwatch/n0011
    SLICE_X10Y20.CLK     Tas                   0.349   M_stopwatch_value[6]
                                                       stopwatch/Mmux__n0043143
                                                       stopwatch/M_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      7.975ns (2.050ns logic, 5.925ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  11.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_tenth_ctr_q_14 (FF)
  Destination:          stopwatch/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.957ns (Levels of Logic = 6)
  Clock Path Skew:      -0.056ns (0.622 - 0.678)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_tenth_ctr_q_14 to stopwatch/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y10.DMUX    Tshcko                0.518   stopwatch/M_tenth_ctr_q[15]
                                                       stopwatch/M_tenth_ctr_q_14
    SLICE_X14Y12.D3      net (fanout=2)        0.770   stopwatch/M_tenth_ctr_q[14]
    SLICE_X14Y12.D       Tilo                  0.235   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>1
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>2
    SLICE_X13Y12.A6      net (fanout=6)        0.487   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>1
    SLICE_X13Y12.A       Tilo                  0.259   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5_1
    SLICE_X9Y19.C2       net (fanout=11)       1.838   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5
    SLICE_X9Y19.C        Tilo                  0.259   stopwatch/out2
                                                       stopwatch/min/out111
    SLICE_X9Y19.D2       net (fanout=6)        1.392   stopwatch/out11
    SLICE_X9Y19.D        Tilo                  0.259   stopwatch/out2
                                                       stopwatch/min/out3
    SLICE_X10Y20.A4      net (fanout=5)        0.537   stopwatch/out2
    SLICE_X10Y20.A       Tilo                  0.235   M_stopwatch_value[6]
                                                       stopwatch/min/out5
    SLICE_X9Y21.B1       net (fanout=10)       0.795   stopwatch/n0011
    SLICE_X9Y21.CLK      Tas                   0.373   M_stopwatch_value[13]
                                                       stopwatch/Mmux__n00437
                                                       stopwatch/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      7.957ns (2.138ns logic, 5.819ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  11.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_tenth_ctr_q_21 (FF)
  Destination:          stopwatch/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.947ns (Levels of Logic = 6)
  Clock Path Skew:      -0.061ns (0.622 - 0.683)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_tenth_ctr_q_21 to stopwatch/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y12.CQ      Tcko                  0.430   stopwatch/M_tenth_ctr_q[21]
                                                       stopwatch/M_tenth_ctr_q_21
    SLICE_X15Y12.D1      net (fanout=2)        0.543   stopwatch/M_tenth_ctr_q[21]
    SLICE_X15Y12.D       Tilo                  0.259   stopwatch/M_tenth_ctr_q[21]
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>4
    SLICE_X13Y12.A2      net (fanout=6)        0.768   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>3
    SLICE_X13Y12.A       Tilo                  0.259   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5_1
    SLICE_X9Y19.C2       net (fanout=11)       1.838   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5
    SLICE_X9Y19.C        Tilo                  0.259   stopwatch/out2
                                                       stopwatch/min/out111
    SLICE_X9Y19.D2       net (fanout=6)        1.392   stopwatch/out11
    SLICE_X9Y19.D        Tilo                  0.259   stopwatch/out2
                                                       stopwatch/min/out3
    SLICE_X10Y20.A4      net (fanout=5)        0.537   stopwatch/out2
    SLICE_X10Y20.A       Tilo                  0.235   M_stopwatch_value[6]
                                                       stopwatch/min/out5
    SLICE_X9Y21.B1       net (fanout=10)       0.795   stopwatch/n0011
    SLICE_X9Y21.CLK      Tas                   0.373   M_stopwatch_value[13]
                                                       stopwatch/Mmux__n00437
                                                       stopwatch/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      7.947ns (2.074ns logic, 5.873ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  11.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_tenth_ctr_q_13 (FF)
  Destination:          stopwatch/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.938ns (Levels of Logic = 6)
  Clock Path Skew:      -0.056ns (0.622 - 0.678)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_tenth_ctr_q_13 to stopwatch/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y10.CQ      Tcko                  0.430   stopwatch/M_tenth_ctr_q[15]
                                                       stopwatch/M_tenth_ctr_q_13
    SLICE_X13Y11.A2      net (fanout=2)        0.736   stopwatch/M_tenth_ctr_q[13]
    SLICE_X13Y11.A       Tilo                  0.259   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>2
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>3
    SLICE_X13Y12.A3      net (fanout=6)        0.566   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>2
    SLICE_X13Y12.A       Tilo                  0.259   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5_1
    SLICE_X9Y19.C2       net (fanout=11)       1.838   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5
    SLICE_X9Y19.C        Tilo                  0.259   stopwatch/out2
                                                       stopwatch/min/out111
    SLICE_X9Y19.D2       net (fanout=6)        1.392   stopwatch/out11
    SLICE_X9Y19.D        Tilo                  0.259   stopwatch/out2
                                                       stopwatch/min/out3
    SLICE_X10Y20.A4      net (fanout=5)        0.537   stopwatch/out2
    SLICE_X10Y20.A       Tilo                  0.235   M_stopwatch_value[6]
                                                       stopwatch/min/out5
    SLICE_X9Y21.B1       net (fanout=10)       0.795   stopwatch/n0011
    SLICE_X9Y21.CLK      Tas                   0.373   M_stopwatch_value[13]
                                                       stopwatch/Mmux__n00437
                                                       stopwatch/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      7.938ns (2.074ns logic, 5.864ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  11.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_tenth_ctr_q_5 (FF)
  Destination:          stopwatch/M_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.936ns (Levels of Logic = 6)
  Clock Path Skew:      -0.052ns (0.623 - 0.675)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_tenth_ctr_q_5 to stopwatch/M_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y9.CMUX     Tshcko                0.518   stopwatch/M_tenth_ctr_q[8]
                                                       stopwatch/M_tenth_ctr_q_5
    SLICE_X13Y12.B2      net (fanout=2)        1.207   stopwatch/M_tenth_ctr_q[5]
    SLICE_X13Y12.B       Tilo                  0.259   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>1
    SLICE_X13Y12.A5      net (fanout=6)        0.252   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o[22]
    SLICE_X13Y12.A       Tilo                  0.259   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5_1
    SLICE_X9Y19.C2       net (fanout=11)       1.838   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5
    SLICE_X9Y19.C        Tilo                  0.259   stopwatch/out2
                                                       stopwatch/min/out111
    SLICE_X9Y19.D2       net (fanout=6)        1.392   stopwatch/out11
    SLICE_X9Y19.D        Tilo                  0.259   stopwatch/out2
                                                       stopwatch/min/out3
    SLICE_X10Y20.A4      net (fanout=5)        0.537   stopwatch/out2
    SLICE_X10Y20.A       Tilo                  0.235   M_stopwatch_value[6]
                                                       stopwatch/min/out5
    SLICE_X10Y20.C1      net (fanout=10)       0.572   stopwatch/n0011
    SLICE_X10Y20.CLK     Tas                   0.349   M_stopwatch_value[6]
                                                       stopwatch/Mmux__n0043143
                                                       stopwatch/M_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      7.936ns (2.138ns logic, 5.798ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  11.978ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_tenth_ctr_q_22 (FF)
  Destination:          stopwatch/M_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.927ns (Levels of Logic = 6)
  Clock Path Skew:      -0.060ns (0.623 - 0.683)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_tenth_ctr_q_22 to stopwatch/M_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y12.CMUX    Tshcko                0.535   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>1
                                                       stopwatch/M_tenth_ctr_q_22
    SLICE_X14Y12.D4      net (fanout=2)        0.970   stopwatch/M_tenth_ctr_q[22]
    SLICE_X14Y12.D       Tilo                  0.235   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>1
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>2
    SLICE_X13Y12.A6      net (fanout=6)        0.487   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>1
    SLICE_X13Y12.A       Tilo                  0.259   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5_1
    SLICE_X9Y19.C2       net (fanout=11)       1.838   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5
    SLICE_X9Y19.C        Tilo                  0.259   stopwatch/out2
                                                       stopwatch/min/out111
    SLICE_X9Y19.D2       net (fanout=6)        1.392   stopwatch/out11
    SLICE_X9Y19.D        Tilo                  0.259   stopwatch/out2
                                                       stopwatch/min/out3
    SLICE_X10Y20.A4      net (fanout=5)        0.537   stopwatch/out2
    SLICE_X10Y20.A       Tilo                  0.235   M_stopwatch_value[6]
                                                       stopwatch/min/out5
    SLICE_X10Y20.C1      net (fanout=10)       0.572   stopwatch/n0011
    SLICE_X10Y20.CLK     Tas                   0.349   M_stopwatch_value[6]
                                                       stopwatch/Mmux__n0043143
                                                       stopwatch/M_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      7.927ns (2.131ns logic, 5.796ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  11.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_tenth_ctr_q_6 (FF)
  Destination:          stopwatch/M_ctr_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.927ns (Levels of Logic = 6)
  Clock Path Skew:      -0.054ns (0.621 - 0.675)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_tenth_ctr_q_6 to stopwatch/M_ctr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y9.CQ       Tcko                  0.430   stopwatch/M_tenth_ctr_q[8]
                                                       stopwatch/M_tenth_ctr_q_6
    SLICE_X13Y11.A1      net (fanout=2)        1.020   stopwatch/M_tenth_ctr_q[6]
    SLICE_X13Y11.A       Tilo                  0.259   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>2
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>3
    SLICE_X13Y12.A3      net (fanout=6)        0.566   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>2
    SLICE_X13Y12.A       Tilo                  0.259   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5_1
    SLICE_X9Y19.C2       net (fanout=11)       1.838   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5
    SLICE_X9Y19.C        Tilo                  0.259   stopwatch/out2
                                                       stopwatch/min/out111
    SLICE_X8Y18.B2       net (fanout=6)        0.933   stopwatch/out11
    SLICE_X8Y18.B        Tilo                  0.254   stopwatch/out242
                                                       stopwatch/Mmux__n00437_SW0
    SLICE_X11Y18.B2      net (fanout=3)        0.755   stopwatch/Mmux__n004310
    SLICE_X11Y18.B       Tilo                  0.259   stopwatch/secs[15]_GND_6_o_equal_2_o
                                                       stopwatch/Mmux__n0043102
    SLICE_X10Y21.C6      net (fanout=1)        0.746   stopwatch/Mmux__n0043101
    SLICE_X10Y21.CLK     Tas                   0.349   M_stopwatch_value[10]
                                                       stopwatch/Mmux__n0043103
                                                       stopwatch/M_ctr_q_9
    -------------------------------------------------  ---------------------------
    Total                                      7.927ns (2.069ns logic, 5.858ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  11.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_tenth_ctr_q_6 (FF)
  Destination:          stopwatch/M_ctr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.927ns (Levels of Logic = 6)
  Clock Path Skew:      -0.054ns (0.621 - 0.675)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_tenth_ctr_q_6 to stopwatch/M_ctr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y9.CQ       Tcko                  0.430   stopwatch/M_tenth_ctr_q[8]
                                                       stopwatch/M_tenth_ctr_q_6
    SLICE_X13Y11.A1      net (fanout=2)        1.020   stopwatch/M_tenth_ctr_q[6]
    SLICE_X13Y11.A       Tilo                  0.259   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>2
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>3
    SLICE_X13Y12.A3      net (fanout=6)        0.566   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>2
    SLICE_X13Y12.A       Tilo                  0.259   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5_1
    SLICE_X9Y19.C2       net (fanout=11)       1.838   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5
    SLICE_X9Y19.C        Tilo                  0.259   stopwatch/out2
                                                       stopwatch/min/out111
    SLICE_X9Y19.D2       net (fanout=6)        1.392   stopwatch/out11
    SLICE_X9Y19.D        Tilo                  0.259   stopwatch/out2
                                                       stopwatch/min/out3
    SLICE_X10Y20.A4      net (fanout=5)        0.537   stopwatch/out2
    SLICE_X10Y20.A       Tilo                  0.235   M_stopwatch_value[6]
                                                       stopwatch/min/out5
    SLICE_X10Y21.A4      net (fanout=10)       0.524   stopwatch/n0011
    SLICE_X10Y21.CLK     Tas                   0.349   M_stopwatch_value[10]
                                                       stopwatch/Mmux__n004312
                                                       stopwatch/M_ctr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      7.927ns (2.050ns logic, 5.877ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  12.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_tenth_ctr_q_17 (FF)
  Destination:          stopwatch/M_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.901ns (Levels of Logic = 6)
  Clock Path Skew:      -0.060ns (0.623 - 0.683)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_tenth_ctr_q_17 to stopwatch/M_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y12.AQ      Tcko                  0.430   stopwatch/M_tenth_ctr_q[21]
                                                       stopwatch/M_tenth_ctr_q_17
    SLICE_X15Y12.D2      net (fanout=2)        0.744   stopwatch/M_tenth_ctr_q[17]
    SLICE_X15Y12.D       Tilo                  0.259   stopwatch/M_tenth_ctr_q[21]
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>4
    SLICE_X13Y12.A2      net (fanout=6)        0.768   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>3
    SLICE_X13Y12.A       Tilo                  0.259   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5_1
    SLICE_X9Y19.C2       net (fanout=11)       1.838   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5
    SLICE_X9Y19.C        Tilo                  0.259   stopwatch/out2
                                                       stopwatch/min/out111
    SLICE_X9Y19.D2       net (fanout=6)        1.392   stopwatch/out11
    SLICE_X9Y19.D        Tilo                  0.259   stopwatch/out2
                                                       stopwatch/min/out3
    SLICE_X10Y20.A4      net (fanout=5)        0.537   stopwatch/out2
    SLICE_X10Y20.A       Tilo                  0.235   M_stopwatch_value[6]
                                                       stopwatch/min/out5
    SLICE_X10Y20.C1      net (fanout=10)       0.572   stopwatch/n0011
    SLICE_X10Y20.CLK     Tas                   0.349   M_stopwatch_value[6]
                                                       stopwatch/Mmux__n0043143
                                                       stopwatch/M_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      7.901ns (2.050ns logic, 5.851ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  12.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_tenth_ctr_q_20 (FF)
  Destination:          stopwatch/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.891ns (Levels of Logic = 6)
  Clock Path Skew:      -0.061ns (0.622 - 0.683)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_tenth_ctr_q_20 to stopwatch/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y12.CMUX    Tshcko                0.518   stopwatch/M_tenth_ctr_q[21]
                                                       stopwatch/M_tenth_ctr_q_20
    SLICE_X15Y12.D3      net (fanout=2)        0.399   stopwatch/M_tenth_ctr_q[20]
    SLICE_X15Y12.D       Tilo                  0.259   stopwatch/M_tenth_ctr_q[21]
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>4
    SLICE_X13Y12.A2      net (fanout=6)        0.768   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>3
    SLICE_X13Y12.A       Tilo                  0.259   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5_1
    SLICE_X9Y19.C2       net (fanout=11)       1.838   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5
    SLICE_X9Y19.C        Tilo                  0.259   stopwatch/out2
                                                       stopwatch/min/out111
    SLICE_X9Y19.D2       net (fanout=6)        1.392   stopwatch/out11
    SLICE_X9Y19.D        Tilo                  0.259   stopwatch/out2
                                                       stopwatch/min/out3
    SLICE_X10Y20.A4      net (fanout=5)        0.537   stopwatch/out2
    SLICE_X10Y20.A       Tilo                  0.235   M_stopwatch_value[6]
                                                       stopwatch/min/out5
    SLICE_X9Y21.B1       net (fanout=10)       0.795   stopwatch/n0011
    SLICE_X9Y21.CLK      Tas                   0.373   M_stopwatch_value[13]
                                                       stopwatch/Mmux__n00437
                                                       stopwatch/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      7.891ns (2.162ns logic, 5.729ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  12.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_tenth_ctr_q_5 (FF)
  Destination:          stopwatch/M_ctr_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.888ns (Levels of Logic = 6)
  Clock Path Skew:      -0.054ns (0.621 - 0.675)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_tenth_ctr_q_5 to stopwatch/M_ctr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y9.CMUX     Tshcko                0.518   stopwatch/M_tenth_ctr_q[8]
                                                       stopwatch/M_tenth_ctr_q_5
    SLICE_X13Y12.B2      net (fanout=2)        1.207   stopwatch/M_tenth_ctr_q[5]
    SLICE_X13Y12.B       Tilo                  0.259   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>1
    SLICE_X13Y12.A5      net (fanout=6)        0.252   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o[22]
    SLICE_X13Y12.A       Tilo                  0.259   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5_1
    SLICE_X9Y19.C2       net (fanout=11)       1.838   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5
    SLICE_X9Y19.C        Tilo                  0.259   stopwatch/out2
                                                       stopwatch/min/out111
    SLICE_X8Y18.B2       net (fanout=6)        0.933   stopwatch/out11
    SLICE_X8Y18.B        Tilo                  0.254   stopwatch/out242
                                                       stopwatch/Mmux__n00437_SW0
    SLICE_X11Y18.B2      net (fanout=3)        0.755   stopwatch/Mmux__n004310
    SLICE_X11Y18.B       Tilo                  0.259   stopwatch/secs[15]_GND_6_o_equal_2_o
                                                       stopwatch/Mmux__n0043102
    SLICE_X10Y21.C6      net (fanout=1)        0.746   stopwatch/Mmux__n0043101
    SLICE_X10Y21.CLK     Tas                   0.349   M_stopwatch_value[10]
                                                       stopwatch/Mmux__n0043103
                                                       stopwatch/M_ctr_q_9
    -------------------------------------------------  ---------------------------
    Total                                      7.888ns (2.157ns logic, 5.731ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  12.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_tenth_ctr_q_5 (FF)
  Destination:          stopwatch/M_ctr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.888ns (Levels of Logic = 6)
  Clock Path Skew:      -0.054ns (0.621 - 0.675)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_tenth_ctr_q_5 to stopwatch/M_ctr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y9.CMUX     Tshcko                0.518   stopwatch/M_tenth_ctr_q[8]
                                                       stopwatch/M_tenth_ctr_q_5
    SLICE_X13Y12.B2      net (fanout=2)        1.207   stopwatch/M_tenth_ctr_q[5]
    SLICE_X13Y12.B       Tilo                  0.259   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>1
    SLICE_X13Y12.A5      net (fanout=6)        0.252   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o[22]
    SLICE_X13Y12.A       Tilo                  0.259   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5_1
    SLICE_X9Y19.C2       net (fanout=11)       1.838   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5
    SLICE_X9Y19.C        Tilo                  0.259   stopwatch/out2
                                                       stopwatch/min/out111
    SLICE_X9Y19.D2       net (fanout=6)        1.392   stopwatch/out11
    SLICE_X9Y19.D        Tilo                  0.259   stopwatch/out2
                                                       stopwatch/min/out3
    SLICE_X10Y20.A4      net (fanout=5)        0.537   stopwatch/out2
    SLICE_X10Y20.A       Tilo                  0.235   M_stopwatch_value[6]
                                                       stopwatch/min/out5
    SLICE_X10Y21.A4      net (fanout=10)       0.524   stopwatch/n0011
    SLICE_X10Y21.CLK     Tas                   0.349   M_stopwatch_value[10]
                                                       stopwatch/Mmux__n004312
                                                       stopwatch/M_ctr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      7.888ns (2.138ns logic, 5.750ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  12.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_tenth_ctr_q_22 (FF)
  Destination:          stopwatch/M_ctr_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.879ns (Levels of Logic = 6)
  Clock Path Skew:      -0.062ns (0.621 - 0.683)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_tenth_ctr_q_22 to stopwatch/M_ctr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y12.CMUX    Tshcko                0.535   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>1
                                                       stopwatch/M_tenth_ctr_q_22
    SLICE_X14Y12.D4      net (fanout=2)        0.970   stopwatch/M_tenth_ctr_q[22]
    SLICE_X14Y12.D       Tilo                  0.235   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>1
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>2
    SLICE_X13Y12.A6      net (fanout=6)        0.487   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>1
    SLICE_X13Y12.A       Tilo                  0.259   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5_1
    SLICE_X9Y19.C2       net (fanout=11)       1.838   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5
    SLICE_X9Y19.C        Tilo                  0.259   stopwatch/out2
                                                       stopwatch/min/out111
    SLICE_X8Y18.B2       net (fanout=6)        0.933   stopwatch/out11
    SLICE_X8Y18.B        Tilo                  0.254   stopwatch/out242
                                                       stopwatch/Mmux__n00437_SW0
    SLICE_X11Y18.B2      net (fanout=3)        0.755   stopwatch/Mmux__n004310
    SLICE_X11Y18.B       Tilo                  0.259   stopwatch/secs[15]_GND_6_o_equal_2_o
                                                       stopwatch/Mmux__n0043102
    SLICE_X10Y21.C6      net (fanout=1)        0.746   stopwatch/Mmux__n0043101
    SLICE_X10Y21.CLK     Tas                   0.349   M_stopwatch_value[10]
                                                       stopwatch/Mmux__n0043103
                                                       stopwatch/M_ctr_q_9
    -------------------------------------------------  ---------------------------
    Total                                      7.879ns (2.150ns logic, 5.729ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  12.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_tenth_ctr_q_22 (FF)
  Destination:          stopwatch/M_ctr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.879ns (Levels of Logic = 6)
  Clock Path Skew:      -0.062ns (0.621 - 0.683)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_tenth_ctr_q_22 to stopwatch/M_ctr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y12.CMUX    Tshcko                0.535   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>1
                                                       stopwatch/M_tenth_ctr_q_22
    SLICE_X14Y12.D4      net (fanout=2)        0.970   stopwatch/M_tenth_ctr_q[22]
    SLICE_X14Y12.D       Tilo                  0.235   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>1
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>2
    SLICE_X13Y12.A6      net (fanout=6)        0.487   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>1
    SLICE_X13Y12.A       Tilo                  0.259   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5_1
    SLICE_X9Y19.C2       net (fanout=11)       1.838   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5
    SLICE_X9Y19.C        Tilo                  0.259   stopwatch/out2
                                                       stopwatch/min/out111
    SLICE_X9Y19.D2       net (fanout=6)        1.392   stopwatch/out11
    SLICE_X9Y19.D        Tilo                  0.259   stopwatch/out2
                                                       stopwatch/min/out3
    SLICE_X10Y20.A4      net (fanout=5)        0.537   stopwatch/out2
    SLICE_X10Y20.A       Tilo                  0.235   M_stopwatch_value[6]
                                                       stopwatch/min/out5
    SLICE_X10Y21.A4      net (fanout=10)       0.524   stopwatch/n0011
    SLICE_X10Y21.CLK     Tas                   0.349   M_stopwatch_value[10]
                                                       stopwatch/Mmux__n004312
                                                       stopwatch/M_ctr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      7.879ns (2.131ns logic, 5.748ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  12.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_tenth_ctr_q_6 (FF)
  Destination:          stopwatch/M_ctr_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.866ns (Levels of Logic = 6)
  Clock Path Skew:      -0.054ns (0.621 - 0.675)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_tenth_ctr_q_6 to stopwatch/M_ctr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y9.CQ       Tcko                  0.430   stopwatch/M_tenth_ctr_q[8]
                                                       stopwatch/M_tenth_ctr_q_6
    SLICE_X13Y11.A1      net (fanout=2)        1.020   stopwatch/M_tenth_ctr_q[6]
    SLICE_X13Y11.A       Tilo                  0.259   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>2
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>3
    SLICE_X13Y12.A3      net (fanout=6)        0.566   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>2
    SLICE_X13Y12.A       Tilo                  0.259   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5_1
    SLICE_X9Y19.C2       net (fanout=11)       1.838   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5
    SLICE_X9Y19.C        Tilo                  0.259   stopwatch/out2
                                                       stopwatch/min/out111
    SLICE_X9Y19.D2       net (fanout=6)        1.392   stopwatch/out11
    SLICE_X9Y19.D        Tilo                  0.259   stopwatch/out2
                                                       stopwatch/min/out3
    SLICE_X10Y20.A4      net (fanout=5)        0.537   stopwatch/out2
    SLICE_X10Y20.A       Tilo                  0.235   M_stopwatch_value[6]
                                                       stopwatch/min/out5
    SLICE_X10Y21.C5      net (fanout=10)       0.463   stopwatch/n0011
    SLICE_X10Y21.CLK     Tas                   0.349   M_stopwatch_value[10]
                                                       stopwatch/Mmux__n0043103
                                                       stopwatch/M_ctr_q_9
    -------------------------------------------------  ---------------------------
    Total                                      7.866ns (2.050ns logic, 5.816ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  12.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_tenth_ctr_q_17 (FF)
  Destination:          stopwatch/M_ctr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.853ns (Levels of Logic = 6)
  Clock Path Skew:      -0.062ns (0.621 - 0.683)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_tenth_ctr_q_17 to stopwatch/M_ctr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y12.AQ      Tcko                  0.430   stopwatch/M_tenth_ctr_q[21]
                                                       stopwatch/M_tenth_ctr_q_17
    SLICE_X15Y12.D2      net (fanout=2)        0.744   stopwatch/M_tenth_ctr_q[17]
    SLICE_X15Y12.D       Tilo                  0.259   stopwatch/M_tenth_ctr_q[21]
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>4
    SLICE_X13Y12.A2      net (fanout=6)        0.768   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>3
    SLICE_X13Y12.A       Tilo                  0.259   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5_1
    SLICE_X9Y19.C2       net (fanout=11)       1.838   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5
    SLICE_X9Y19.C        Tilo                  0.259   stopwatch/out2
                                                       stopwatch/min/out111
    SLICE_X9Y19.D2       net (fanout=6)        1.392   stopwatch/out11
    SLICE_X9Y19.D        Tilo                  0.259   stopwatch/out2
                                                       stopwatch/min/out3
    SLICE_X10Y20.A4      net (fanout=5)        0.537   stopwatch/out2
    SLICE_X10Y20.A       Tilo                  0.235   M_stopwatch_value[6]
                                                       stopwatch/min/out5
    SLICE_X10Y21.A4      net (fanout=10)       0.524   stopwatch/n0011
    SLICE_X10Y21.CLK     Tas                   0.349   M_stopwatch_value[10]
                                                       stopwatch/Mmux__n004312
                                                       stopwatch/M_ctr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      7.853ns (2.050ns logic, 5.803ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  12.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_tenth_ctr_q_17 (FF)
  Destination:          stopwatch/M_ctr_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.853ns (Levels of Logic = 6)
  Clock Path Skew:      -0.062ns (0.621 - 0.683)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_tenth_ctr_q_17 to stopwatch/M_ctr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y12.AQ      Tcko                  0.430   stopwatch/M_tenth_ctr_q[21]
                                                       stopwatch/M_tenth_ctr_q_17
    SLICE_X15Y12.D2      net (fanout=2)        0.744   stopwatch/M_tenth_ctr_q[17]
    SLICE_X15Y12.D       Tilo                  0.259   stopwatch/M_tenth_ctr_q[21]
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>4
    SLICE_X13Y12.A2      net (fanout=6)        0.768   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>3
    SLICE_X13Y12.A       Tilo                  0.259   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5_1
    SLICE_X9Y19.C2       net (fanout=11)       1.838   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5
    SLICE_X9Y19.C        Tilo                  0.259   stopwatch/out2
                                                       stopwatch/min/out111
    SLICE_X8Y18.B2       net (fanout=6)        0.933   stopwatch/out11
    SLICE_X8Y18.B        Tilo                  0.254   stopwatch/out242
                                                       stopwatch/Mmux__n00437_SW0
    SLICE_X11Y18.B2      net (fanout=3)        0.755   stopwatch/Mmux__n004310
    SLICE_X11Y18.B       Tilo                  0.259   stopwatch/secs[15]_GND_6_o_equal_2_o
                                                       stopwatch/Mmux__n0043102
    SLICE_X10Y21.C6      net (fanout=1)        0.746   stopwatch/Mmux__n0043101
    SLICE_X10Y21.CLK     Tas                   0.349   M_stopwatch_value[10]
                                                       stopwatch/Mmux__n0043103
                                                       stopwatch/M_ctr_q_9
    -------------------------------------------------  ---------------------------
    Total                                      7.853ns (2.069ns logic, 5.784ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  12.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_tenth_ctr_q_7 (FF)
  Destination:          stopwatch/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.844ns (Levels of Logic = 6)
  Clock Path Skew:      -0.054ns (0.621 - 0.675)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_tenth_ctr_q_7 to stopwatch/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y9.DMUX     Tshcko                0.518   stopwatch/M_tenth_ctr_q[8]
                                                       stopwatch/M_tenth_ctr_q_7
    SLICE_X13Y11.A3      net (fanout=2)        0.734   stopwatch/M_tenth_ctr_q[7]
    SLICE_X13Y11.A       Tilo                  0.259   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>2
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>3
    SLICE_X13Y12.A3      net (fanout=6)        0.566   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>2
    SLICE_X13Y12.A       Tilo                  0.259   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5_1
    SLICE_X9Y19.C2       net (fanout=11)       1.838   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5
    SLICE_X9Y19.C        Tilo                  0.259   stopwatch/out2
                                                       stopwatch/min/out111
    SLICE_X9Y19.D2       net (fanout=6)        1.392   stopwatch/out11
    SLICE_X9Y19.D        Tilo                  0.259   stopwatch/out2
                                                       stopwatch/min/out3
    SLICE_X10Y20.A4      net (fanout=5)        0.537   stopwatch/out2
    SLICE_X10Y20.A       Tilo                  0.235   M_stopwatch_value[6]
                                                       stopwatch/min/out5
    SLICE_X10Y21.B3      net (fanout=10)       0.639   stopwatch/n0011
    SLICE_X10Y21.CLK     Tas                   0.349   M_stopwatch_value[10]
                                                       stopwatch/Mmux__n004311
                                                       stopwatch/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      7.844ns (2.138ns logic, 5.706ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  12.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_tenth_ctr_q_6 (FF)
  Destination:          stopwatch/M_ctr_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.844ns (Levels of Logic = 6)
  Clock Path Skew:      -0.053ns (0.622 - 0.675)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_tenth_ctr_q_6 to stopwatch/M_ctr_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y9.CQ       Tcko                  0.430   stopwatch/M_tenth_ctr_q[8]
                                                       stopwatch/M_tenth_ctr_q_6
    SLICE_X13Y11.A1      net (fanout=2)        1.020   stopwatch/M_tenth_ctr_q[6]
    SLICE_X13Y11.A       Tilo                  0.259   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>2
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>3
    SLICE_X13Y12.A3      net (fanout=6)        0.566   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>2
    SLICE_X13Y12.A       Tilo                  0.259   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5_1
    SLICE_X9Y19.C2       net (fanout=11)       1.838   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5
    SLICE_X9Y19.C        Tilo                  0.259   stopwatch/out2
                                                       stopwatch/min/out111
    SLICE_X9Y19.D2       net (fanout=6)        1.392   stopwatch/out11
    SLICE_X9Y19.D        Tilo                  0.259   stopwatch/out2
                                                       stopwatch/min/out3
    SLICE_X10Y20.A4      net (fanout=5)        0.537   stopwatch/out2
    SLICE_X10Y20.A       Tilo                  0.235   M_stopwatch_value[6]
                                                       stopwatch/min/out5
    SLICE_X9Y21.A6       net (fanout=10)       0.417   stopwatch/n0011
    SLICE_X9Y21.CLK      Tas                   0.373   M_stopwatch_value[13]
                                                       stopwatch/Mmux__n00438
                                                       stopwatch/M_ctr_q_11
    -------------------------------------------------  ---------------------------
    Total                                      7.844ns (2.074ns logic, 5.770ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  12.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_tenth_ctr_q_5 (FF)
  Destination:          stopwatch/M_ctr_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.827ns (Levels of Logic = 6)
  Clock Path Skew:      -0.054ns (0.621 - 0.675)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_tenth_ctr_q_5 to stopwatch/M_ctr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y9.CMUX     Tshcko                0.518   stopwatch/M_tenth_ctr_q[8]
                                                       stopwatch/M_tenth_ctr_q_5
    SLICE_X13Y12.B2      net (fanout=2)        1.207   stopwatch/M_tenth_ctr_q[5]
    SLICE_X13Y12.B       Tilo                  0.259   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>1
    SLICE_X13Y12.A5      net (fanout=6)        0.252   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o[22]
    SLICE_X13Y12.A       Tilo                  0.259   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5_1
    SLICE_X9Y19.C2       net (fanout=11)       1.838   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5
    SLICE_X9Y19.C        Tilo                  0.259   stopwatch/out2
                                                       stopwatch/min/out111
    SLICE_X9Y19.D2       net (fanout=6)        1.392   stopwatch/out11
    SLICE_X9Y19.D        Tilo                  0.259   stopwatch/out2
                                                       stopwatch/min/out3
    SLICE_X10Y20.A4      net (fanout=5)        0.537   stopwatch/out2
    SLICE_X10Y20.A       Tilo                  0.235   M_stopwatch_value[6]
                                                       stopwatch/min/out5
    SLICE_X10Y21.C5      net (fanout=10)       0.463   stopwatch/n0011
    SLICE_X10Y21.CLK     Tas                   0.349   M_stopwatch_value[10]
                                                       stopwatch/Mmux__n0043103
                                                       stopwatch/M_ctr_q_9
    -------------------------------------------------  ---------------------------
    Total                                      7.827ns (2.138ns logic, 5.689ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  12.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_tenth_ctr_q_22 (FF)
  Destination:          stopwatch/M_ctr_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.818ns (Levels of Logic = 6)
  Clock Path Skew:      -0.062ns (0.621 - 0.683)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_tenth_ctr_q_22 to stopwatch/M_ctr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y12.CMUX    Tshcko                0.535   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>1
                                                       stopwatch/M_tenth_ctr_q_22
    SLICE_X14Y12.D4      net (fanout=2)        0.970   stopwatch/M_tenth_ctr_q[22]
    SLICE_X14Y12.D       Tilo                  0.235   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>1
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>2
    SLICE_X13Y12.A6      net (fanout=6)        0.487   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>1
    SLICE_X13Y12.A       Tilo                  0.259   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5_1
    SLICE_X9Y19.C2       net (fanout=11)       1.838   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5
    SLICE_X9Y19.C        Tilo                  0.259   stopwatch/out2
                                                       stopwatch/min/out111
    SLICE_X9Y19.D2       net (fanout=6)        1.392   stopwatch/out11
    SLICE_X9Y19.D        Tilo                  0.259   stopwatch/out2
                                                       stopwatch/min/out3
    SLICE_X10Y20.A4      net (fanout=5)        0.537   stopwatch/out2
    SLICE_X10Y20.A       Tilo                  0.235   M_stopwatch_value[6]
                                                       stopwatch/min/out5
    SLICE_X10Y21.C5      net (fanout=10)       0.463   stopwatch/n0011
    SLICE_X10Y21.CLK     Tas                   0.349   M_stopwatch_value[10]
                                                       stopwatch/Mmux__n0043103
                                                       stopwatch/M_ctr_q_9
    -------------------------------------------------  ---------------------------
    Total                                      7.818ns (2.131ns logic, 5.687ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: reset_button/M_sync_out/CLK
  Logical resource: start_stop_button/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: reset_button/M_sync_out/CLK
  Logical resource: reset_button/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X0Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X0Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X0Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X0Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X0Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X0Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X0Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X0Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X0Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X0Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X0Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X0Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X0Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X0Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: stopwatch/M_state_q_FSM_FFd2_2/CLK
  Logical resource: stopwatch/M_state_q_FSM_FFd2_1/CK
  Location pin: SLICE_X12Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: stopwatch/M_state_q_FSM_FFd2_2/CLK
  Logical resource: stopwatch/M_state_q_FSM_FFd2_2/CK
  Location pin: SLICE_X12Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: stopwatch/M_state_q_FSM_FFd1/CLK
  Logical resource: stopwatch/M_state_q_FSM_FFd1/CK
  Location pin: SLICE_X12Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_button/M_sync_out/CLK
  Logical resource: start_stop_button/sync/M_pipe_q_1/CK
  Location pin: SLICE_X12Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_button/M_sync_out/CLK
  Logical resource: reset_button/sync/M_pipe_q_1/CK
  Location pin: SLICE_X12Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_button/M_ctr_q[3]/CLK
  Logical resource: reset_button/M_ctr_q_0/CK
  Location pin: SLICE_X18Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_button/M_ctr_q[3]/CLK
  Logical resource: reset_button/M_ctr_q_1/CK
  Location pin: SLICE_X18Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_button/M_ctr_q[3]/CLK
  Logical resource: reset_button/M_ctr_q_2/CK
  Location pin: SLICE_X18Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_button/M_ctr_q[3]/CLK
  Logical resource: reset_button/M_ctr_q_3/CK
  Location pin: SLICE_X18Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.310|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 18259 paths, 0 nets, and 815 connections

Design statistics:
   Minimum period:   8.310ns{1}   (Maximum frequency: 120.337MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Feb 13 22:18:01 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4574 MB



