module mux_test;
reg[15:0] A;
reg[3:0] S;
wire F;
mux M(.in(A),.sel(S),.out(F));
initial
begin
$dumpfile("16_1_MUX.VCD");
$dumpvars(0, mux_test);
$monitor($time,"A=%h, S=%h, F=%b", A,S,F);
#5A=16'h3f0a; S=4'h0;
#5S=4'h1;
#5S=4'h6;
#5S=4'hc;
#5$finish;
end
endmodule