Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jul 21 12:19:36 2022
| Host         : ECE419-92QW0Q2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file highest_level_timing_summary_routed.rpt -pb highest_level_timing_summary_routed.pb -rpx highest_level_timing_summary_routed.rpx -warn_on_violation
| Design       : highest_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.470        0.000                      0                  321        0.163        0.000                      0                  321        5.750        0.000                       0                   132  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 7.000}      14.000          71.429          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.470        0.000                      0                  321        0.163        0.000                      0                  321        5.750        0.000                       0                   132  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.470ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.470ns  (required time - arrival time)
  Source:                 CORE/U_HEAP_PQ/U_HEAPMEM/addr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CORE/U_HEAP_PQ/kvo_reg[value][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.002ns  (logic 1.302ns (21.693%)  route 4.700ns (78.307%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 19.027 - 14.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.899     5.502    CORE/U_HEAP_PQ/U_HEAPMEM/clk_IBUF_BUFG
    SLICE_X4Y48          FDRE                                         r  CORE/U_HEAP_PQ/U_HEAPMEM/addr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.456     5.958 r  CORE/U_HEAP_PQ/U_HEAPMEM/addr_r_reg[1]/Q
                         net (fo=12, routed)          1.189     7.147    CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_6_7/ADDRA1
    SLICE_X2Y48          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.293 r  CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_6_7/RAMA/O
                         net (fo=7, routed)           0.852     8.145    CORE/U_HEAP_PQ/U_HEAPMEM/dout[6]
    SLICE_X4Y46          LUT4 (Prop_lut4_I1_O)        0.328     8.473 f  CORE/U_HEAP_PQ/U_HEAPMEM/FSM_sequential_state[0]_i_7/O
                         net (fo=2, routed)           0.686     9.159    CORE/U_HEAP_PQ/U_HEAPMEM/FSM_sequential_state[0]_i_7_n_0
    SLICE_X4Y46          LUT6 (Prop_lut6_I5_O)        0.124     9.283 f  CORE/U_HEAP_PQ/U_HEAPMEM/FSM_sequential_state[0]_i_3/O
                         net (fo=6, routed)           0.599     9.882    CORE/U_HEAP_PQ/U_HEAPMEM/FSM_sequential_state[0]_i_3_n_0
    SLICE_X3Y48          LUT6 (Prop_lut6_I5_O)        0.124    10.006 r  CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_0_5_i_11/O
                         net (fo=18, routed)          0.838    10.844    CORE/U_HEAP_PQ/U_HEAPMEM/addr[0]
    SLICE_X4Y48          LUT5 (Prop_lut5_I0_O)        0.124    10.968 r  CORE/U_HEAP_PQ/U_HEAPMEM/kvo[key][3]_i_1/O
                         net (fo=8, routed)           0.536    11.504    CORE/U_HEAP_PQ/p_1_out
    SLICE_X4Y50          FDRE                                         r  CORE/U_HEAP_PQ/kvo_reg[value][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.604    19.027    CORE/U_HEAP_PQ/clk_IBUF_BUFG
    SLICE_X4Y50          FDRE                                         r  CORE/U_HEAP_PQ/kvo_reg[value][1]/C
                         clock pessimism              0.187    19.214    
                         clock uncertainty           -0.035    19.178    
    SLICE_X4Y50          FDRE (Setup_fdre_C_CE)      -0.205    18.973    CORE/U_HEAP_PQ/kvo_reg[value][1]
  -------------------------------------------------------------------
                         required time                         18.973    
                         arrival time                         -11.504    
  -------------------------------------------------------------------
                         slack                                  7.470    

Slack (MET) :             7.470ns  (required time - arrival time)
  Source:                 CORE/U_HEAP_PQ/U_HEAPMEM/addr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CORE/U_HEAP_PQ/kvo_reg[value][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.002ns  (logic 1.302ns (21.693%)  route 4.700ns (78.307%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 19.027 - 14.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.899     5.502    CORE/U_HEAP_PQ/U_HEAPMEM/clk_IBUF_BUFG
    SLICE_X4Y48          FDRE                                         r  CORE/U_HEAP_PQ/U_HEAPMEM/addr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.456     5.958 r  CORE/U_HEAP_PQ/U_HEAPMEM/addr_r_reg[1]/Q
                         net (fo=12, routed)          1.189     7.147    CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_6_7/ADDRA1
    SLICE_X2Y48          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.293 r  CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_6_7/RAMA/O
                         net (fo=7, routed)           0.852     8.145    CORE/U_HEAP_PQ/U_HEAPMEM/dout[6]
    SLICE_X4Y46          LUT4 (Prop_lut4_I1_O)        0.328     8.473 f  CORE/U_HEAP_PQ/U_HEAPMEM/FSM_sequential_state[0]_i_7/O
                         net (fo=2, routed)           0.686     9.159    CORE/U_HEAP_PQ/U_HEAPMEM/FSM_sequential_state[0]_i_7_n_0
    SLICE_X4Y46          LUT6 (Prop_lut6_I5_O)        0.124     9.283 f  CORE/U_HEAP_PQ/U_HEAPMEM/FSM_sequential_state[0]_i_3/O
                         net (fo=6, routed)           0.599     9.882    CORE/U_HEAP_PQ/U_HEAPMEM/FSM_sequential_state[0]_i_3_n_0
    SLICE_X3Y48          LUT6 (Prop_lut6_I5_O)        0.124    10.006 r  CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_0_5_i_11/O
                         net (fo=18, routed)          0.838    10.844    CORE/U_HEAP_PQ/U_HEAPMEM/addr[0]
    SLICE_X4Y48          LUT5 (Prop_lut5_I0_O)        0.124    10.968 r  CORE/U_HEAP_PQ/U_HEAPMEM/kvo[key][3]_i_1/O
                         net (fo=8, routed)           0.536    11.504    CORE/U_HEAP_PQ/p_1_out
    SLICE_X4Y50          FDRE                                         r  CORE/U_HEAP_PQ/kvo_reg[value][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.604    19.027    CORE/U_HEAP_PQ/clk_IBUF_BUFG
    SLICE_X4Y50          FDRE                                         r  CORE/U_HEAP_PQ/kvo_reg[value][3]/C
                         clock pessimism              0.187    19.214    
                         clock uncertainty           -0.035    19.178    
    SLICE_X4Y50          FDRE (Setup_fdre_C_CE)      -0.205    18.973    CORE/U_HEAP_PQ/kvo_reg[value][3]
  -------------------------------------------------------------------
                         required time                         18.973    
                         arrival time                         -11.504    
  -------------------------------------------------------------------
                         slack                                  7.470    

Slack (MET) :             7.739ns  (required time - arrival time)
  Source:                 CORE/U_HEAP_PQ/U_HEAPMEM/addr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.026ns  (logic 1.498ns (24.860%)  route 4.528ns (75.140%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.193ns = ( 19.193 - 14.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.899     5.502    CORE/U_HEAP_PQ/U_HEAPMEM/clk_IBUF_BUFG
    SLICE_X4Y48          FDRE                                         r  CORE/U_HEAP_PQ/U_HEAPMEM/addr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.456     5.958 r  CORE/U_HEAP_PQ/U_HEAPMEM/addr_r_reg[1]/Q
                         net (fo=12, routed)          1.189     7.147    CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_6_7/ADDRA1
    SLICE_X2Y48          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.293 r  CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_6_7/RAMA/O
                         net (fo=7, routed)           0.852     8.145    CORE/U_HEAP_PQ/U_HEAPMEM/dout[6]
    SLICE_X4Y46          LUT4 (Prop_lut4_I1_O)        0.328     8.473 f  CORE/U_HEAP_PQ/U_HEAPMEM/FSM_sequential_state[0]_i_7/O
                         net (fo=2, routed)           0.686     9.159    CORE/U_HEAP_PQ/U_HEAPMEM/FSM_sequential_state[0]_i_7_n_0
    SLICE_X4Y46          LUT6 (Prop_lut6_I5_O)        0.124     9.283 f  CORE/U_HEAP_PQ/U_HEAPMEM/FSM_sequential_state[0]_i_3/O
                         net (fo=6, routed)           0.427     9.710    CORE/U_HEAP_PQ/U_HEAPMEM/FSM_sequential_state[0]_i_3_n_0
    SLICE_X7Y47          LUT5 (Prop_lut5_I0_O)        0.118     9.828 f  CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_0_5_i_13/O
                         net (fo=8, routed)           0.703    10.532    CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_0_5_i_13_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I0_O)        0.326    10.858 r  CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_0_5_i_7/O
                         net (fo=2, routed)           0.670    11.527    CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_0_5/DIC0
    SLICE_X6Y48          RAMD32                                       r  CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.771    19.193    CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_0_5/WCLK
    SLICE_X6Y48          RAMD32                                       r  CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.283    19.477    
                         clock uncertainty           -0.035    19.441    
    SLICE_X6Y48          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    19.266    CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         19.266    
                         arrival time                         -11.527    
  -------------------------------------------------------------------
                         slack                                  7.739    

Slack (MET) :             7.868ns  (required time - arrival time)
  Source:                 CORE/U_HEAP_PQ/U_HEAPMEM/addr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_6_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.896ns  (logic 1.498ns (25.407%)  route 4.398ns (74.593%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.194ns = ( 19.194 - 14.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.899     5.502    CORE/U_HEAP_PQ/U_HEAPMEM/clk_IBUF_BUFG
    SLICE_X4Y48          FDRE                                         r  CORE/U_HEAP_PQ/U_HEAPMEM/addr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.456     5.958 r  CORE/U_HEAP_PQ/U_HEAPMEM/addr_r_reg[1]/Q
                         net (fo=12, routed)          1.189     7.147    CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_6_7/ADDRA1
    SLICE_X2Y48          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.293 r  CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_6_7/RAMA/O
                         net (fo=7, routed)           0.852     8.145    CORE/U_HEAP_PQ/U_HEAPMEM/dout[6]
    SLICE_X4Y46          LUT4 (Prop_lut4_I1_O)        0.328     8.473 f  CORE/U_HEAP_PQ/U_HEAPMEM/FSM_sequential_state[0]_i_7/O
                         net (fo=2, routed)           0.686     9.159    CORE/U_HEAP_PQ/U_HEAPMEM/FSM_sequential_state[0]_i_7_n_0
    SLICE_X4Y46          LUT6 (Prop_lut6_I5_O)        0.124     9.283 f  CORE/U_HEAP_PQ/U_HEAPMEM/FSM_sequential_state[0]_i_3/O
                         net (fo=6, routed)           0.427     9.710    CORE/U_HEAP_PQ/U_HEAPMEM/FSM_sequential_state[0]_i_3_n_0
    SLICE_X7Y47          LUT5 (Prop_lut5_I0_O)        0.118     9.828 f  CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_0_5_i_13/O
                         net (fo=8, routed)           0.695    10.524    CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_0_5_i_13_n_0
    SLICE_X4Y49          LUT6 (Prop_lut6_I0_O)        0.326    10.850 r  CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_6_7_i_2/O
                         net (fo=2, routed)           0.548    11.398    CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_6_7/DIA0
    SLICE_X2Y48          RAMD32                                       r  CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.772    19.194    CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_6_7/WCLK
    SLICE_X2Y48          RAMD32                                       r  CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_6_7/RAMA/CLK
                         clock pessimism              0.267    19.462    
                         clock uncertainty           -0.035    19.426    
    SLICE_X2Y48          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    19.265    CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         19.265    
                         arrival time                         -11.398    
  -------------------------------------------------------------------
                         slack                                  7.868    

Slack (MET) :             7.885ns  (required time - arrival time)
  Source:                 CORE/U_HEAP_PQ/U_HEAPMEM/addr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CORE/U_HEAP_PQ/kvo_reg[key][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.993ns  (logic 1.498ns (24.995%)  route 4.495ns (75.005%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.193ns = ( 19.193 - 14.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.899     5.502    CORE/U_HEAP_PQ/U_HEAPMEM/clk_IBUF_BUFG
    SLICE_X4Y48          FDRE                                         r  CORE/U_HEAP_PQ/U_HEAPMEM/addr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.456     5.958 r  CORE/U_HEAP_PQ/U_HEAPMEM/addr_r_reg[1]/Q
                         net (fo=12, routed)          1.189     7.147    CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_6_7/ADDRA1
    SLICE_X2Y48          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.293 r  CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_6_7/RAMA/O
                         net (fo=7, routed)           0.852     8.145    CORE/U_HEAP_PQ/U_HEAPMEM/dout[6]
    SLICE_X4Y46          LUT4 (Prop_lut4_I1_O)        0.328     8.473 f  CORE/U_HEAP_PQ/U_HEAPMEM/FSM_sequential_state[0]_i_7/O
                         net (fo=2, routed)           0.686     9.159    CORE/U_HEAP_PQ/U_HEAPMEM/FSM_sequential_state[0]_i_7_n_0
    SLICE_X4Y46          LUT6 (Prop_lut6_I5_O)        0.124     9.283 f  CORE/U_HEAP_PQ/U_HEAPMEM/FSM_sequential_state[0]_i_3/O
                         net (fo=6, routed)           0.427     9.710    CORE/U_HEAP_PQ/U_HEAPMEM/FSM_sequential_state[0]_i_3_n_0
    SLICE_X7Y47          LUT5 (Prop_lut5_I0_O)        0.118     9.828 f  CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_0_5_i_13/O
                         net (fo=8, routed)           0.695    10.524    CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_0_5_i_13_n_0
    SLICE_X4Y49          LUT6 (Prop_lut6_I0_O)        0.326    10.850 r  CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_6_7_i_2/O
                         net (fo=2, routed)           0.645    11.495    CORE/U_HEAP_PQ/din[6]
    SLICE_X5Y49          FDRE                                         r  CORE/U_HEAP_PQ/kvo_reg[key][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.771    19.193    CORE/U_HEAP_PQ/clk_IBUF_BUFG
    SLICE_X5Y49          FDRE                                         r  CORE/U_HEAP_PQ/kvo_reg[key][2]/C
                         clock pessimism              0.283    19.477    
                         clock uncertainty           -0.035    19.441    
    SLICE_X5Y49          FDRE (Setup_fdre_C_D)       -0.061    19.380    CORE/U_HEAP_PQ/kvo_reg[key][2]
  -------------------------------------------------------------------
                         required time                         19.380    
                         arrival time                         -11.495    
  -------------------------------------------------------------------
                         slack                                  7.885    

Slack (MET) :             7.895ns  (required time - arrival time)
  Source:                 CORE/U_HEAP_PQ/U_HEAPMEM/addr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CORE/U_HEAP_PQ/kvo_reg[key][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.950ns  (logic 1.498ns (25.176%)  route 4.452ns (74.824%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.193ns = ( 19.193 - 14.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.899     5.502    CORE/U_HEAP_PQ/U_HEAPMEM/clk_IBUF_BUFG
    SLICE_X4Y48          FDRE                                         r  CORE/U_HEAP_PQ/U_HEAPMEM/addr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.456     5.958 r  CORE/U_HEAP_PQ/U_HEAPMEM/addr_r_reg[1]/Q
                         net (fo=12, routed)          1.189     7.147    CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_6_7/ADDRA1
    SLICE_X2Y48          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.293 r  CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_6_7/RAMA/O
                         net (fo=7, routed)           0.852     8.145    CORE/U_HEAP_PQ/U_HEAPMEM/dout[6]
    SLICE_X4Y46          LUT4 (Prop_lut4_I1_O)        0.328     8.473 f  CORE/U_HEAP_PQ/U_HEAPMEM/FSM_sequential_state[0]_i_7/O
                         net (fo=2, routed)           0.686     9.159    CORE/U_HEAP_PQ/U_HEAPMEM/FSM_sequential_state[0]_i_7_n_0
    SLICE_X4Y46          LUT6 (Prop_lut6_I5_O)        0.124     9.283 f  CORE/U_HEAP_PQ/U_HEAPMEM/FSM_sequential_state[0]_i_3/O
                         net (fo=6, routed)           0.427     9.710    CORE/U_HEAP_PQ/U_HEAPMEM/FSM_sequential_state[0]_i_3_n_0
    SLICE_X7Y47          LUT5 (Prop_lut5_I0_O)        0.118     9.828 f  CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_0_5_i_13/O
                         net (fo=8, routed)           0.703    10.532    CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_0_5_i_13_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I0_O)        0.326    10.858 r  CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_0_5_i_7/O
                         net (fo=2, routed)           0.594    11.452    CORE/U_HEAP_PQ/din[4]
    SLICE_X5Y49          FDRE                                         r  CORE/U_HEAP_PQ/kvo_reg[key][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.771    19.193    CORE/U_HEAP_PQ/clk_IBUF_BUFG
    SLICE_X5Y49          FDRE                                         r  CORE/U_HEAP_PQ/kvo_reg[key][0]/C
                         clock pessimism              0.283    19.477    
                         clock uncertainty           -0.035    19.441    
    SLICE_X5Y49          FDRE (Setup_fdre_C_D)       -0.095    19.346    CORE/U_HEAP_PQ/kvo_reg[key][0]
  -------------------------------------------------------------------
                         required time                         19.346    
                         arrival time                         -11.452    
  -------------------------------------------------------------------
                         slack                                  7.895    

Slack (MET) :             7.916ns  (required time - arrival time)
  Source:                 CORE/U_HEAP_PQ/U_HEAPMEM/addr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CORE/U_HEAP_PQ/kvo_reg[value][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.693ns  (logic 1.498ns (26.312%)  route 4.195ns (73.688%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 19.027 - 14.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.899     5.502    CORE/U_HEAP_PQ/U_HEAPMEM/clk_IBUF_BUFG
    SLICE_X4Y48          FDRE                                         r  CORE/U_HEAP_PQ/U_HEAPMEM/addr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.456     5.958 r  CORE/U_HEAP_PQ/U_HEAPMEM/addr_r_reg[1]/Q
                         net (fo=12, routed)          1.189     7.147    CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_6_7/ADDRA1
    SLICE_X2Y48          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.293 r  CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_6_7/RAMA/O
                         net (fo=7, routed)           0.852     8.145    CORE/U_HEAP_PQ/U_HEAPMEM/dout[6]
    SLICE_X4Y46          LUT4 (Prop_lut4_I1_O)        0.328     8.473 f  CORE/U_HEAP_PQ/U_HEAPMEM/FSM_sequential_state[0]_i_7/O
                         net (fo=2, routed)           0.686     9.159    CORE/U_HEAP_PQ/U_HEAPMEM/FSM_sequential_state[0]_i_7_n_0
    SLICE_X4Y46          LUT6 (Prop_lut6_I5_O)        0.124     9.283 f  CORE/U_HEAP_PQ/U_HEAPMEM/FSM_sequential_state[0]_i_3/O
                         net (fo=6, routed)           0.427     9.710    CORE/U_HEAP_PQ/U_HEAPMEM/FSM_sequential_state[0]_i_3_n_0
    SLICE_X7Y47          LUT5 (Prop_lut5_I0_O)        0.118     9.828 f  CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_0_5_i_13/O
                         net (fo=8, routed)           0.358    10.187    CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_0_5_i_13_n_0
    SLICE_X5Y47          LUT5 (Prop_lut5_I0_O)        0.326    10.513 r  CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_0_5_i_2/O
                         net (fo=2, routed)           0.682    11.195    CORE/U_HEAP_PQ/U_HEAPMEM_n_10
    SLICE_X4Y50          FDRE                                         r  CORE/U_HEAP_PQ/kvo_reg[value][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.604    19.027    CORE/U_HEAP_PQ/clk_IBUF_BUFG
    SLICE_X4Y50          FDRE                                         r  CORE/U_HEAP_PQ/kvo_reg[value][1]/C
                         clock pessimism              0.187    19.214    
                         clock uncertainty           -0.035    19.178    
    SLICE_X4Y50          FDRE (Setup_fdre_C_D)       -0.067    19.111    CORE/U_HEAP_PQ/kvo_reg[value][1]
  -------------------------------------------------------------------
                         required time                         19.111    
                         arrival time                         -11.195    
  -------------------------------------------------------------------
                         slack                                  7.916    

Slack (MET) :             7.925ns  (required time - arrival time)
  Source:                 CORE/U_HEAP_PQ/U_HEAPMEM/addr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CORE/U_HEAP_PQ/kvo_reg[key][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.809ns  (logic 1.302ns (22.413%)  route 4.507ns (77.587%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.193ns = ( 19.193 - 14.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.899     5.502    CORE/U_HEAP_PQ/U_HEAPMEM/clk_IBUF_BUFG
    SLICE_X4Y48          FDRE                                         r  CORE/U_HEAP_PQ/U_HEAPMEM/addr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.456     5.958 r  CORE/U_HEAP_PQ/U_HEAPMEM/addr_r_reg[1]/Q
                         net (fo=12, routed)          1.189     7.147    CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_6_7/ADDRA1
    SLICE_X2Y48          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.293 r  CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_6_7/RAMA/O
                         net (fo=7, routed)           0.852     8.145    CORE/U_HEAP_PQ/U_HEAPMEM/dout[6]
    SLICE_X4Y46          LUT4 (Prop_lut4_I1_O)        0.328     8.473 f  CORE/U_HEAP_PQ/U_HEAPMEM/FSM_sequential_state[0]_i_7/O
                         net (fo=2, routed)           0.686     9.159    CORE/U_HEAP_PQ/U_HEAPMEM/FSM_sequential_state[0]_i_7_n_0
    SLICE_X4Y46          LUT6 (Prop_lut6_I5_O)        0.124     9.283 f  CORE/U_HEAP_PQ/U_HEAPMEM/FSM_sequential_state[0]_i_3/O
                         net (fo=6, routed)           0.599     9.882    CORE/U_HEAP_PQ/U_HEAPMEM/FSM_sequential_state[0]_i_3_n_0
    SLICE_X3Y48          LUT6 (Prop_lut6_I5_O)        0.124    10.006 r  CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_0_5_i_11/O
                         net (fo=18, routed)          0.838    10.844    CORE/U_HEAP_PQ/U_HEAPMEM/addr[0]
    SLICE_X4Y48          LUT5 (Prop_lut5_I0_O)        0.124    10.968 r  CORE/U_HEAP_PQ/U_HEAPMEM/kvo[key][3]_i_1/O
                         net (fo=8, routed)           0.343    11.311    CORE/U_HEAP_PQ/p_1_out
    SLICE_X5Y49          FDRE                                         r  CORE/U_HEAP_PQ/kvo_reg[key][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.771    19.193    CORE/U_HEAP_PQ/clk_IBUF_BUFG
    SLICE_X5Y49          FDRE                                         r  CORE/U_HEAP_PQ/kvo_reg[key][0]/C
                         clock pessimism              0.283    19.477    
                         clock uncertainty           -0.035    19.441    
    SLICE_X5Y49          FDRE (Setup_fdre_C_CE)      -0.205    19.236    CORE/U_HEAP_PQ/kvo_reg[key][0]
  -------------------------------------------------------------------
                         required time                         19.236    
                         arrival time                         -11.311    
  -------------------------------------------------------------------
                         slack                                  7.925    

Slack (MET) :             7.925ns  (required time - arrival time)
  Source:                 CORE/U_HEAP_PQ/U_HEAPMEM/addr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CORE/U_HEAP_PQ/kvo_reg[key][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.809ns  (logic 1.302ns (22.413%)  route 4.507ns (77.587%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.193ns = ( 19.193 - 14.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.899     5.502    CORE/U_HEAP_PQ/U_HEAPMEM/clk_IBUF_BUFG
    SLICE_X4Y48          FDRE                                         r  CORE/U_HEAP_PQ/U_HEAPMEM/addr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.456     5.958 r  CORE/U_HEAP_PQ/U_HEAPMEM/addr_r_reg[1]/Q
                         net (fo=12, routed)          1.189     7.147    CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_6_7/ADDRA1
    SLICE_X2Y48          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.293 r  CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_6_7/RAMA/O
                         net (fo=7, routed)           0.852     8.145    CORE/U_HEAP_PQ/U_HEAPMEM/dout[6]
    SLICE_X4Y46          LUT4 (Prop_lut4_I1_O)        0.328     8.473 f  CORE/U_HEAP_PQ/U_HEAPMEM/FSM_sequential_state[0]_i_7/O
                         net (fo=2, routed)           0.686     9.159    CORE/U_HEAP_PQ/U_HEAPMEM/FSM_sequential_state[0]_i_7_n_0
    SLICE_X4Y46          LUT6 (Prop_lut6_I5_O)        0.124     9.283 f  CORE/U_HEAP_PQ/U_HEAPMEM/FSM_sequential_state[0]_i_3/O
                         net (fo=6, routed)           0.599     9.882    CORE/U_HEAP_PQ/U_HEAPMEM/FSM_sequential_state[0]_i_3_n_0
    SLICE_X3Y48          LUT6 (Prop_lut6_I5_O)        0.124    10.006 r  CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_0_5_i_11/O
                         net (fo=18, routed)          0.838    10.844    CORE/U_HEAP_PQ/U_HEAPMEM/addr[0]
    SLICE_X4Y48          LUT5 (Prop_lut5_I0_O)        0.124    10.968 r  CORE/U_HEAP_PQ/U_HEAPMEM/kvo[key][3]_i_1/O
                         net (fo=8, routed)           0.343    11.311    CORE/U_HEAP_PQ/p_1_out
    SLICE_X5Y49          FDRE                                         r  CORE/U_HEAP_PQ/kvo_reg[key][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.771    19.193    CORE/U_HEAP_PQ/clk_IBUF_BUFG
    SLICE_X5Y49          FDRE                                         r  CORE/U_HEAP_PQ/kvo_reg[key][1]/C
                         clock pessimism              0.283    19.477    
                         clock uncertainty           -0.035    19.441    
    SLICE_X5Y49          FDRE (Setup_fdre_C_CE)      -0.205    19.236    CORE/U_HEAP_PQ/kvo_reg[key][1]
  -------------------------------------------------------------------
                         required time                         19.236    
                         arrival time                         -11.311    
  -------------------------------------------------------------------
                         slack                                  7.925    

Slack (MET) :             7.925ns  (required time - arrival time)
  Source:                 CORE/U_HEAP_PQ/U_HEAPMEM/addr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CORE/U_HEAP_PQ/kvo_reg[key][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.809ns  (logic 1.302ns (22.413%)  route 4.507ns (77.587%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.193ns = ( 19.193 - 14.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.899     5.502    CORE/U_HEAP_PQ/U_HEAPMEM/clk_IBUF_BUFG
    SLICE_X4Y48          FDRE                                         r  CORE/U_HEAP_PQ/U_HEAPMEM/addr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.456     5.958 r  CORE/U_HEAP_PQ/U_HEAPMEM/addr_r_reg[1]/Q
                         net (fo=12, routed)          1.189     7.147    CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_6_7/ADDRA1
    SLICE_X2Y48          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.293 r  CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_6_7/RAMA/O
                         net (fo=7, routed)           0.852     8.145    CORE/U_HEAP_PQ/U_HEAPMEM/dout[6]
    SLICE_X4Y46          LUT4 (Prop_lut4_I1_O)        0.328     8.473 f  CORE/U_HEAP_PQ/U_HEAPMEM/FSM_sequential_state[0]_i_7/O
                         net (fo=2, routed)           0.686     9.159    CORE/U_HEAP_PQ/U_HEAPMEM/FSM_sequential_state[0]_i_7_n_0
    SLICE_X4Y46          LUT6 (Prop_lut6_I5_O)        0.124     9.283 f  CORE/U_HEAP_PQ/U_HEAPMEM/FSM_sequential_state[0]_i_3/O
                         net (fo=6, routed)           0.599     9.882    CORE/U_HEAP_PQ/U_HEAPMEM/FSM_sequential_state[0]_i_3_n_0
    SLICE_X3Y48          LUT6 (Prop_lut6_I5_O)        0.124    10.006 r  CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_0_5_i_11/O
                         net (fo=18, routed)          0.838    10.844    CORE/U_HEAP_PQ/U_HEAPMEM/addr[0]
    SLICE_X4Y48          LUT5 (Prop_lut5_I0_O)        0.124    10.968 r  CORE/U_HEAP_PQ/U_HEAPMEM/kvo[key][3]_i_1/O
                         net (fo=8, routed)           0.343    11.311    CORE/U_HEAP_PQ/p_1_out
    SLICE_X5Y49          FDRE                                         r  CORE/U_HEAP_PQ/kvo_reg[key][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.771    19.193    CORE/U_HEAP_PQ/clk_IBUF_BUFG
    SLICE_X5Y49          FDRE                                         r  CORE/U_HEAP_PQ/kvo_reg[key][2]/C
                         clock pessimism              0.283    19.477    
                         clock uncertainty           -0.035    19.441    
    SLICE_X5Y49          FDRE (Setup_fdre_C_CE)      -0.205    19.236    CORE/U_HEAP_PQ/kvo_reg[key][2]
  -------------------------------------------------------------------
                         required time                         19.236    
                         arrival time                         -11.311    
  -------------------------------------------------------------------
                         slack                                  7.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 sDB/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            sDB/pb_debounced_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.603     1.522    sDB/clk_IBUF_BUFG
    SLICE_X7Y56          FDRE                                         r  sDB/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  sDB/count_reg[20]/Q
                         net (fo=3, routed)           0.110     1.774    sDB/carry
    SLICE_X6Y56          LUT3 (Prop_lut3_I1_O)        0.045     1.819 r  sDB/pb_debounced_i_1/O
                         net (fo=1, routed)           0.000     1.819    sDB/pb_debounced_i_1_n_0
    SLICE_X6Y56          FDRE                                         r  sDB/pb_debounced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.874     2.039    sDB/clk_IBUF_BUFG
    SLICE_X6Y56          FDRE                                         r  sDB/pb_debounced_reg/C
                         clock pessimism             -0.503     1.535    
    SLICE_X6Y56          FDRE (Hold_fdre_C_D)         0.120     1.655    sDB/pb_debounced_reg
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 CORE/U_HEAP_PQ/ni_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CORE/U_HEAP_PQ/ni_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.440%)  route 0.094ns (33.560%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.671     1.591    CORE/U_HEAP_PQ/clk_IBUF_BUFG
    SLICE_X1Y47          FDRE                                         r  CORE/U_HEAP_PQ/ni_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  CORE/U_HEAP_PQ/ni_reg[2]/Q
                         net (fo=12, routed)          0.094     1.826    CORE/U_HEAP_PQ/in20[3]
    SLICE_X0Y47          LUT6 (Prop_lut6_I3_O)        0.045     1.871 r  CORE/U_HEAP_PQ/ni[1]_i_1/O
                         net (fo=1, routed)           0.000     1.871    CORE/U_HEAP_PQ/ni[1]_i_1_n_0
    SLICE_X0Y47          FDRE                                         r  CORE/U_HEAP_PQ/ni_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.948     2.113    CORE/U_HEAP_PQ/clk_IBUF_BUFG
    SLICE_X0Y47          FDRE                                         r  CORE/U_HEAP_PQ/ni_reg[1]/C
                         clock pessimism             -0.509     1.604    
    SLICE_X0Y47          FDRE (Hold_fdre_C_D)         0.092     1.696    CORE/U_HEAP_PQ/ni_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 CORE/AUTO/LFSR/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CORE/U_HEAP_PQ/min_kv_reg[key][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.209ns (31.897%)  route 0.446ns (68.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.605     1.524    CORE/AUTO/LFSR/clk_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  CORE/AUTO/LFSR/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  CORE/AUTO/LFSR/q_reg[1]/Q
                         net (fo=7, routed)           0.446     2.135    CORE/U_HEAP_PQ/U_HEAPMEM/i_kv_reg[value][3]_0[1]
    SLICE_X6Y46          LUT6 (Prop_lut6_I4_O)        0.045     2.180 r  CORE/U_HEAP_PQ/U_HEAPMEM/min_kv[key][1]_i_1/O
                         net (fo=1, routed)           0.000     2.180    CORE/U_HEAP_PQ/U_HEAPMEM_n_30
    SLICE_X6Y46          FDRE                                         r  CORE/U_HEAP_PQ/min_kv_reg[key][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.946     2.111    CORE/U_HEAP_PQ/clk_IBUF_BUFG
    SLICE_X6Y46          FDRE                                         r  CORE/U_HEAP_PQ/min_kv_reg[key][1]/C
                         clock pessimism             -0.250     1.860    
    SLICE_X6Y46          FDRE (Hold_fdre_C_D)         0.120     1.980    CORE/U_HEAP_PQ/min_kv_reg[key][1]
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 CORE/AUTO/LFSR/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CORE/AUTO/LFSR/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.246ns (76.655%)  route 0.075ns (23.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.605     1.524    CORE/AUTO/LFSR/clk_IBUF_BUFG
    SLICE_X2Y50          FDSE                                         r  CORE/AUTO/LFSR/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDSE (Prop_fdse_C_Q)         0.148     1.672 r  CORE/AUTO/LFSR/q_reg[0]/Q
                         net (fo=6, routed)           0.075     1.747    CORE/AUTO/LFSR/q_reg[3]_0[0]
    SLICE_X2Y50          LUT2 (Prop_lut2_I1_O)        0.098     1.845 r  CORE/AUTO/LFSR/q[3]_i_3/O
                         net (fo=1, routed)           0.000     1.845    CORE/AUTO/LFSR/p_0_out[3]
    SLICE_X2Y50          FDRE                                         r  CORE/AUTO/LFSR/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.878     2.043    CORE/AUTO/LFSR/clk_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  CORE/AUTO/LFSR/q_reg[3]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.120     1.644    CORE/AUTO/LFSR/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 CORE/AUTO/LFSR/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CORE/U_HEAP_PQ/i_kv_reg[value][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.206ns (31.321%)  route 0.452ns (68.679%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.605     1.524    CORE/AUTO/LFSR/clk_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  CORE/AUTO/LFSR/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  CORE/AUTO/LFSR/q_reg[2]/Q
                         net (fo=6, routed)           0.452     2.140    CORE/U_HEAP_PQ/U_HEAPMEM/i_kv_reg[value][3]_0[2]
    SLICE_X4Y49          LUT3 (Prop_lut3_I0_O)        0.042     2.182 r  CORE/U_HEAP_PQ/U_HEAPMEM/i_kv[value][2]_i_1/O
                         net (fo=1, routed)           0.000     2.182    CORE/U_HEAP_PQ/U_HEAPMEM_n_41
    SLICE_X4Y49          FDRE                                         r  CORE/U_HEAP_PQ/i_kv_reg[value][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.947     2.112    CORE/U_HEAP_PQ/clk_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  CORE/U_HEAP_PQ/i_kv_reg[value][2]/C
                         clock pessimism             -0.250     1.861    
    SLICE_X4Y49          FDRE (Hold_fdre_C_D)         0.107     1.968    CORE/U_HEAP_PQ/i_kv_reg[value][2]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 CORE/AUTO/COMPCOUNT/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CORE/AUTO/COMPCOUNT/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.189ns (52.021%)  route 0.174ns (47.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.605     1.524    CORE/AUTO/COMPCOUNT/clk_IBUF_BUFG
    SLICE_X1Y51          FDSE                                         r  CORE/AUTO/COMPCOUNT/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDSE (Prop_fdse_C_Q)         0.141     1.665 r  CORE/AUTO/COMPCOUNT/q_reg[0]/Q
                         net (fo=9, routed)           0.174     1.840    CORE/AUTO/COMPCOUNT/Q[0]
    SLICE_X2Y51          LUT2 (Prop_lut2_I1_O)        0.048     1.888 r  CORE/AUTO/COMPCOUNT/q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.888    CORE/AUTO/COMPCOUNT/p_0_in[1]
    SLICE_X2Y51          FDRE                                         r  CORE/AUTO/COMPCOUNT/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.878     2.043    CORE/AUTO/COMPCOUNT/clk_IBUF_BUFG
    SLICE_X2Y51          FDRE                                         r  CORE/AUTO/COMPCOUNT/q_reg[1]/C
                         clock pessimism             -0.502     1.540    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.133     1.673    CORE/AUTO/COMPCOUNT/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 CORE/AUTO/LFSR/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CORE/AUTO/LFSR/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.760%)  route 0.120ns (42.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.605     1.524    CORE/AUTO/LFSR/clk_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  CORE/AUTO/LFSR/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  CORE/AUTO/LFSR/q_reg[3]/Q
                         net (fo=6, routed)           0.120     1.808    CORE/AUTO/LFSR/q_reg[3]_0[3]
    SLICE_X2Y50          FDRE                                         r  CORE/AUTO/LFSR/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.878     2.043    CORE/AUTO/LFSR/clk_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  CORE/AUTO/LFSR/q_reg[2]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.063     1.587    CORE/AUTO/LFSR/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 CORE/AUTO/LFSR/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CORE/U_HEAP_PQ/i_kv_reg[key][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.209ns (31.633%)  route 0.452ns (68.367%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.605     1.524    CORE/AUTO/LFSR/clk_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  CORE/AUTO/LFSR/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  CORE/AUTO/LFSR/q_reg[2]/Q
                         net (fo=6, routed)           0.452     2.140    CORE/U_HEAP_PQ/U_HEAPMEM/i_kv_reg[value][3]_0[2]
    SLICE_X4Y49          LUT3 (Prop_lut3_I0_O)        0.045     2.185 r  CORE/U_HEAP_PQ/U_HEAPMEM/i_kv[key][2]_i_1/O
                         net (fo=1, routed)           0.000     2.185    CORE/U_HEAP_PQ/U_HEAPMEM_n_37
    SLICE_X4Y49          FDRE                                         r  CORE/U_HEAP_PQ/i_kv_reg[key][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.947     2.112    CORE/U_HEAP_PQ/clk_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  CORE/U_HEAP_PQ/i_kv_reg[key][2]/C
                         clock pessimism             -0.250     1.861    
    SLICE_X4Y49          FDRE (Hold_fdre_C_D)         0.091     1.952    CORE/U_HEAP_PQ/i_kv_reg[key][2]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 CORE/U_HEAP_PQ/i_kv_reg[value][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CORE/U_HEAP_PQ/min_kv_reg[value][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.227ns (60.750%)  route 0.147ns (39.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.669     1.589    CORE/U_HEAP_PQ/clk_IBUF_BUFG
    SLICE_X5Y46          FDRE                                         r  CORE/U_HEAP_PQ/i_kv_reg[value][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.128     1.717 r  CORE/U_HEAP_PQ/i_kv_reg[value][0]/Q
                         net (fo=2, routed)           0.147     1.864    CORE/U_HEAP_PQ/U_HEAPMEM/kvo_reg[value][3][0]
    SLICE_X6Y47          LUT6 (Prop_lut6_I1_O)        0.099     1.963 r  CORE/U_HEAP_PQ/U_HEAPMEM/min_kv[value][0]_i_1/O
                         net (fo=1, routed)           0.000     1.963    CORE/U_HEAP_PQ/U_HEAPMEM_n_16
    SLICE_X6Y47          FDRE                                         r  CORE/U_HEAP_PQ/min_kv_reg[value][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.947     2.112    CORE/U_HEAP_PQ/clk_IBUF_BUFG
    SLICE_X6Y47          FDRE                                         r  CORE/U_HEAP_PQ/min_kv_reg[value][0]/C
                         clock pessimism             -0.506     1.606    
    SLICE_X6Y47          FDRE (Hold_fdre_C_D)         0.120     1.726    CORE/U_HEAP_PQ/min_kv_reg[value][0]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 CORE/U_HEAP_PQ/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CORE/U_HEAP_PQ/ni_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.437%)  route 0.162ns (46.563%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.671     1.591    CORE/U_HEAP_PQ/clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  CORE/U_HEAP_PQ/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  CORE/U_HEAP_PQ/FSM_sequential_state_reg[3]/Q
                         net (fo=51, routed)          0.162     1.894    CORE/U_HEAP_PQ/state[3]
    SLICE_X3Y49          LUT6 (Prop_lut6_I3_O)        0.045     1.939 r  CORE/U_HEAP_PQ/ni[0]_i_1/O
                         net (fo=1, routed)           0.000     1.939    CORE/U_HEAP_PQ/ni[0]_i_1_n_0
    SLICE_X3Y49          FDSE                                         r  CORE/U_HEAP_PQ/ni_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.948     2.113    CORE/U_HEAP_PQ/clk_IBUF_BUFG
    SLICE_X3Y49          FDSE                                         r  CORE/U_HEAP_PQ/ni_reg[0]/C
                         clock pessimism             -0.506     1.607    
    SLICE_X3Y49          FDSE (Hold_fdse_C_D)         0.092     1.699    CORE/U_HEAP_PQ/ni_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 7.000 }
Period(ns):         14.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         14.000      11.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C      n/a            1.000         14.000      13.000     SLICE_X1Y51     CORE/AUTO/COMPCOUNT/q_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         14.000      13.000     SLICE_X2Y51     CORE/AUTO/COMPCOUNT/q_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         14.000      13.000     SLICE_X1Y51     CORE/AUTO/COMPCOUNT/q_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         14.000      13.000     SLICE_X1Y51     CORE/AUTO/COMPCOUNT/q_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         14.000      13.000     SLICE_X2Y53     CORE/AUTO/FSM/state_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         14.000      13.000     SLICE_X0Y53     CORE/AUTO/FSM/state_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         14.000      13.000     SLICE_X0Y53     CORE/AUTO/FSM/state_reg[4]/C
Min Period        n/a     FDSE/C      n/a            1.000         14.000      13.000     SLICE_X2Y50     CORE/AUTO/LFSR/q_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         14.000      13.000     SLICE_X2Y50     CORE/AUTO/LFSR/q_reg[1]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         7.000       5.750      SLICE_X6Y48     CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         7.000       5.750      SLICE_X6Y48     CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         7.000       5.750      SLICE_X6Y48     CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         7.000       5.750      SLICE_X6Y48     CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         7.000       5.750      SLICE_X6Y48     CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         7.000       5.750      SLICE_X6Y48     CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         7.000       5.750      SLICE_X6Y48     CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         7.000       5.750      SLICE_X2Y48     CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         7.000       5.750      SLICE_X2Y48     CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_6_7/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         7.000       5.750      SLICE_X2Y48     CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_6_7/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         7.000       5.750      SLICE_X6Y48     CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         7.000       5.750      SLICE_X6Y48     CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         7.000       5.750      SLICE_X6Y48     CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         7.000       5.750      SLICE_X6Y48     CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         7.000       5.750      SLICE_X6Y48     CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         7.000       5.750      SLICE_X6Y48     CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         7.000       5.750      SLICE_X6Y48     CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         7.000       5.750      SLICE_X6Y48     CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         7.000       5.750      SLICE_X6Y48     CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         7.000       5.750      SLICE_X6Y48     CORE/U_HEAP_PQ/U_HEAPMEM/ram_array_reg_0_15_0_5/RAMC/CLK



