-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.2
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity process_row is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_row_idx_val_0_read : IN STD_LOGIC_VECTOR (7 downto 0);
    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_row_idx_val_1_read : IN STD_LOGIC_VECTOR (7 downto 0);
    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_row_idx_val_2_read : IN STD_LOGIC_VECTOR (7 downto 0);
    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_row_idx_val_3_read : IN STD_LOGIC_VECTOR (7 downto 0);
    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_row_idx_val_4_read : IN STD_LOGIC_VECTOR (7 downto 0);
    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_0_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_0_V_ce0 : OUT STD_LOGIC;
    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_0_V_q0 : IN STD_LOGIC_VECTOR (39 downto 0);
    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_0_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_0_V_ce1 : OUT STD_LOGIC;
    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_0_V_we1 : OUT STD_LOGIC;
    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_0_V_d1 : OUT STD_LOGIC_VECTOR (39 downto 0);
    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_1_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_1_V_ce0 : OUT STD_LOGIC;
    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_1_V_q0 : IN STD_LOGIC_VECTOR (39 downto 0);
    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_1_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_1_V_ce1 : OUT STD_LOGIC;
    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_1_V_we1 : OUT STD_LOGIC;
    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_1_V_d1 : OUT STD_LOGIC_VECTOR (39 downto 0);
    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_2_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_2_V_ce0 : OUT STD_LOGIC;
    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_2_V_q0 : IN STD_LOGIC_VECTOR (39 downto 0);
    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_2_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_2_V_ce1 : OUT STD_LOGIC;
    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_2_V_we1 : OUT STD_LOGIC;
    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_2_V_d1 : OUT STD_LOGIC_VECTOR (39 downto 0);
    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_3_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_3_V_ce0 : OUT STD_LOGIC;
    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_3_V_q0 : IN STD_LOGIC_VECTOR (39 downto 0);
    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_3_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_3_V_ce1 : OUT STD_LOGIC;
    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_3_V_we1 : OUT STD_LOGIC;
    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_3_V_d1 : OUT STD_LOGIC_VECTOR (39 downto 0);
    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_4_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_4_V_ce0 : OUT STD_LOGIC;
    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_4_V_q0 : IN STD_LOGIC_VECTOR (39 downto 0);
    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_4_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_4_V_ce1 : OUT STD_LOGIC;
    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_4_V_we1 : OUT STD_LOGIC;
    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_4_V_d1 : OUT STD_LOGIC_VECTOR (39 downto 0);
    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_num_clks_per_row_read : IN STD_LOGIC_VECTOR (14 downto 0);
    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_rd_ptr_read : IN STD_LOGIC_VECTOR (31 downto 0);
    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_wr_ptr_read : IN STD_LOGIC_VECTOR (31 downto 0);
    r : IN STD_LOGIC_VECTOR (15 downto 0);
    p_src_rows_read : IN STD_LOGIC_VECTOR (15 downto 0);
    p_src_data_V_V_dout : IN STD_LOGIC_VECTOR (39 downto 0);
    p_src_data_V_V_empty_n : IN STD_LOGIC;
    p_src_data_V_V_read : OUT STD_LOGIC;
    p_dst_data_V_V_din : OUT STD_LOGIC_VECTOR (39 downto 0);
    p_dst_data_V_V_full_n : IN STD_LOGIC;
    p_dst_data_V_V_write : OUT STD_LOGIC;
    ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of process_row is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv15_1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal p_src_data_V_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal icmp_ln169_reg_1837 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln176_reg_1846 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_dst_data_V_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal icmp_ln232_reg_1875 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln232_reg_1875_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal GenericBPC_src_blk_v_reg_327 : STD_LOGIC_VECTOR (9 downto 0);
    signal GenericBPC_src_blk_v_1_reg_339 : STD_LOGIC_VECTOR (9 downto 0);
    signal GenericBPC_src_blk_v_2_reg_351 : STD_LOGIC_VECTOR (9 downto 0);
    signal GenericBPC_src_blk_v_3_reg_363 : STD_LOGIC_VECTOR (9 downto 0);
    signal GenericBPC_src_blk_v_4_reg_375 : STD_LOGIC_VECTOR (9 downto 0);
    signal GenericBPC_src_blk_v_5_reg_387 : STD_LOGIC_VECTOR (9 downto 0);
    signal GenericBPC_src_blk_v_6_reg_399 : STD_LOGIC_VECTOR (9 downto 0);
    signal GenericBPC_src_blk_v_7_reg_411 : STD_LOGIC_VECTOR (9 downto 0);
    signal GenericBPC_src_blk_v_8_reg_423 : STD_LOGIC_VECTOR (9 downto 0);
    signal GenericBPC_src_blk_v_9_reg_435 : STD_LOGIC_VECTOR (9 downto 0);
    signal GenericBPC_src_blk_v_10_reg_447 : STD_LOGIC_VECTOR (9 downto 0);
    signal GenericBPC_src_blk_v_11_reg_459 : STD_LOGIC_VECTOR (9 downto 0);
    signal GenericBPC_src_blk_v_12_reg_471 : STD_LOGIC_VECTOR (9 downto 0);
    signal GenericBPC_src_blk_v_13_reg_483 : STD_LOGIC_VECTOR (9 downto 0);
    signal GenericBPC_src_blk_v_14_reg_495 : STD_LOGIC_VECTOR (9 downto 0);
    signal GenericBPC_src_blk_v_15_reg_507 : STD_LOGIC_VECTOR (9 downto 0);
    signal GenericBPC_src_blk_v_16_reg_519 : STD_LOGIC_VECTOR (9 downto 0);
    signal GenericBPC_src_blk_v_17_reg_531 : STD_LOGIC_VECTOR (9 downto 0);
    signal GenericBPC_src_blk_v_18_reg_543 : STD_LOGIC_VECTOR (9 downto 0);
    signal GenericBPC_src_blk_v_19_reg_555 : STD_LOGIC_VECTOR (9 downto 0);
    signal c_0_reg_567 : STD_LOGIC_VECTOR (14 downto 0);
    signal c_0_reg_567_pp0_iter1_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op76_read_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal add_ln169_fu_650_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln169_reg_1802 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln176_fu_656_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln176_reg_1807 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln321_fu_662_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln321_reg_1812 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln321_1_fu_666_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln321_1_reg_1817 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln321_2_fu_670_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln321_2_reg_1822 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln321_3_fu_674_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln321_3_reg_1827 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln321_4_fu_678_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln321_4_reg_1832 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln169_fu_692_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln169_reg_1837_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln169_reg_1837_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln169_reg_1837_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln169_reg_1837_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal c_fu_697_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal c_reg_1841 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal and_ln176_fu_708_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln232_fu_742_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln232_reg_1875_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln232_reg_1875_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal GenericBPC_src_blk_v_23_reg_1879 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal GenericBPC_src_blk_v_24_reg_1886 : STD_LOGIC_VECTOR (9 downto 0);
    signal GenericBPC_src_blk_v_25_reg_1893 : STD_LOGIC_VECTOR (9 downto 0);
    signal GenericBPC_src_blk_v_26_reg_1902 : STD_LOGIC_VECTOR (9 downto 0);
    signal GenericBPC_src_blk_v_27_reg_1911 : STD_LOGIC_VECTOR (9 downto 0);
    signal GenericBPC_src_blk_v_28_reg_1916 : STD_LOGIC_VECTOR (9 downto 0);
    signal GenericBPC_src_blk_v_29_reg_1921 : STD_LOGIC_VECTOR (9 downto 0);
    signal GenericBPC_src_blk_v_30_reg_1926 : STD_LOGIC_VECTOR (9 downto 0);
    signal GenericBPC_src_blk_v_31_reg_1931 : STD_LOGIC_VECTOR (9 downto 0);
    signal GenericBPC_src_blk_v_32_reg_1939 : STD_LOGIC_VECTOR (9 downto 0);
    signal GenericBPC_src_blk_v_33_reg_1947 : STD_LOGIC_VECTOR (9 downto 0);
    signal GenericBPC_src_blk_v_33_reg_1947_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal GenericBPC_src_blk_v_34_reg_1958 : STD_LOGIC_VECTOR (9 downto 0);
    signal GenericBPC_src_blk_v_34_reg_1958_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal GenericBPC_src_blk_v_35_reg_1969 : STD_LOGIC_VECTOR (9 downto 0);
    signal GenericBPC_src_blk_v_35_reg_1969_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal GenericBPC_src_blk_v_36_reg_1981 : STD_LOGIC_VECTOR (9 downto 0);
    signal GenericBPC_src_blk_v_36_reg_1981_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal GenericBPC_src_blk_v_37_reg_1993 : STD_LOGIC_VECTOR (9 downto 0);
    signal GenericBPC_src_blk_v_38_reg_2002 : STD_LOGIC_VECTOR (9 downto 0);
    signal GenericBPC_src_blk_v_39_reg_2011 : STD_LOGIC_VECTOR (9 downto 0);
    signal GenericBPC_src_blk_v_40_reg_2016 : STD_LOGIC_VECTOR (9 downto 0);
    signal GenericBPC_src_blk_v_41_reg_2021 : STD_LOGIC_VECTOR (9 downto 0);
    signal GenericBPC_src_blk_v_42_reg_2026 : STD_LOGIC_VECTOR (9 downto 0);
    signal GenericBPC_src_blk_v_43_reg_2031 : STD_LOGIC_VECTOR (9 downto 0);
    signal GenericBPC_src_blk_v_44_reg_2039 : STD_LOGIC_VECTOR (9 downto 0);
    signal GenericBPC_src_blk_v_45_reg_2047 : STD_LOGIC_VECTOR (9 downto 0);
    signal GenericBPC_src_blk_v_45_reg_2047_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal GenericBPC_src_blk_v_46_reg_2059 : STD_LOGIC_VECTOR (9 downto 0);
    signal GenericBPC_src_blk_v_46_reg_2059_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal GenericBPC_src_blk_v_47_reg_2071 : STD_LOGIC_VECTOR (9 downto 0);
    signal GenericBPC_src_blk_v_47_reg_2071_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal GenericBPC_src_blk_v_48_reg_2084 : STD_LOGIC_VECTOR (9 downto 0);
    signal GenericBPC_src_blk_v_48_reg_2084_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal GenericBPC_src_blk_v_49_reg_2097 : STD_LOGIC_VECTOR (9 downto 0);
    signal GenericBPC_src_blk_v_49_reg_2097_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal GenericBPC_src_blk_v_50_reg_2106 : STD_LOGIC_VECTOR (9 downto 0);
    signal GenericBPC_src_blk_v_50_reg_2106_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln390_fu_962_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln390_reg_2115 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln393_fu_976_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln393_reg_2120 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln895_1_fu_984_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_1_reg_2125 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_4_fu_990_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_4_reg_2130 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln390_7_fu_1002_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln390_7_reg_2135 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln393_7_fu_1016_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln393_7_reg_2140 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln895_9_fu_1024_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_9_reg_2145 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_12_fu_1030_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_12_reg_2150 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln390_14_fu_1042_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln390_14_reg_2155 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln393_14_fu_1056_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln393_14_reg_2161 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln390_21_fu_1070_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln390_21_reg_2167 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln393_21_fu_1084_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln393_21_reg_2173 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln390_4_fu_1155_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln390_4_reg_2179 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln393_4_fu_1167_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln393_4_reg_2185 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln390_11_fu_1237_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln390_11_reg_2191 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln393_11_fu_1249_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln393_11_reg_2197 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln390_17_fu_1305_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln390_17_reg_2203 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln393_17_fu_1317_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln393_17_reg_2208 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln895_20_fu_1324_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_20_reg_2213 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_22_fu_1329_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_22_reg_2218 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln390_24_fu_1383_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln390_24_reg_2223 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln393_24_fu_1395_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln393_24_reg_2228 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln895_28_fu_1402_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_28_reg_2233 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_29_fu_1407_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_29_reg_2238 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln887_fu_1476_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln887_reg_2243 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln887_1_fu_1545_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln887_1_reg_2248 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Result_s_reg_2253 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal call_ret1_xfExtractPixels_fu_579_ap_ready : STD_LOGIC;
    signal call_ret1_xfExtractPixels_fu_579_ap_return_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal call_ret1_xfExtractPixels_fu_579_ap_return_1 : STD_LOGIC_VECTOR (9 downto 0);
    signal call_ret1_xfExtractPixels_fu_579_ap_return_2 : STD_LOGIC_VECTOR (9 downto 0);
    signal call_ret1_xfExtractPixels_fu_579_ap_return_3 : STD_LOGIC_VECTOR (9 downto 0);
    signal call_ret1_xfExtractPixels_fu_579_ap_return_4 : STD_LOGIC_VECTOR (9 downto 0);
    signal call_ret1_xfExtractPixels_fu_579_ap_return_5 : STD_LOGIC_VECTOR (9 downto 0);
    signal call_ret1_xfExtractPixels_fu_579_ap_return_6 : STD_LOGIC_VECTOR (9 downto 0);
    signal call_ret1_xfExtractPixels_fu_579_ap_return_7 : STD_LOGIC_VECTOR (9 downto 0);
    signal call_ret2_xfExtractPixels_fu_592_ap_ready : STD_LOGIC;
    signal call_ret2_xfExtractPixels_fu_592_ap_return_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal call_ret2_xfExtractPixels_fu_592_ap_return_1 : STD_LOGIC_VECTOR (9 downto 0);
    signal call_ret2_xfExtractPixels_fu_592_ap_return_2 : STD_LOGIC_VECTOR (9 downto 0);
    signal call_ret2_xfExtractPixels_fu_592_ap_return_3 : STD_LOGIC_VECTOR (9 downto 0);
    signal call_ret2_xfExtractPixels_fu_592_ap_return_4 : STD_LOGIC_VECTOR (9 downto 0);
    signal call_ret2_xfExtractPixels_fu_592_ap_return_5 : STD_LOGIC_VECTOR (9 downto 0);
    signal call_ret2_xfExtractPixels_fu_592_ap_return_6 : STD_LOGIC_VECTOR (9 downto 0);
    signal call_ret2_xfExtractPixels_fu_592_ap_return_7 : STD_LOGIC_VECTOR (9 downto 0);
    signal call_ret3_xfExtractPixels_fu_605_ap_ready : STD_LOGIC;
    signal call_ret3_xfExtractPixels_fu_605_ap_return_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal call_ret3_xfExtractPixels_fu_605_ap_return_1 : STD_LOGIC_VECTOR (9 downto 0);
    signal call_ret3_xfExtractPixels_fu_605_ap_return_2 : STD_LOGIC_VECTOR (9 downto 0);
    signal call_ret3_xfExtractPixels_fu_605_ap_return_3 : STD_LOGIC_VECTOR (9 downto 0);
    signal call_ret3_xfExtractPixels_fu_605_ap_return_4 : STD_LOGIC_VECTOR (9 downto 0);
    signal call_ret3_xfExtractPixels_fu_605_ap_return_5 : STD_LOGIC_VECTOR (9 downto 0);
    signal call_ret3_xfExtractPixels_fu_605_ap_return_6 : STD_LOGIC_VECTOR (9 downto 0);
    signal call_ret3_xfExtractPixels_fu_605_ap_return_7 : STD_LOGIC_VECTOR (9 downto 0);
    signal call_ret4_xfExtractPixels_fu_618_ap_ready : STD_LOGIC;
    signal call_ret4_xfExtractPixels_fu_618_ap_return_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal call_ret4_xfExtractPixels_fu_618_ap_return_1 : STD_LOGIC_VECTOR (9 downto 0);
    signal call_ret4_xfExtractPixels_fu_618_ap_return_2 : STD_LOGIC_VECTOR (9 downto 0);
    signal call_ret4_xfExtractPixels_fu_618_ap_return_3 : STD_LOGIC_VECTOR (9 downto 0);
    signal call_ret4_xfExtractPixels_fu_618_ap_return_4 : STD_LOGIC_VECTOR (9 downto 0);
    signal call_ret4_xfExtractPixels_fu_618_ap_return_5 : STD_LOGIC_VECTOR (9 downto 0);
    signal call_ret4_xfExtractPixels_fu_618_ap_return_6 : STD_LOGIC_VECTOR (9 downto 0);
    signal call_ret4_xfExtractPixels_fu_618_ap_return_7 : STD_LOGIC_VECTOR (9 downto 0);
    signal call_ret_xfExtractPixels_fu_631_ap_ready : STD_LOGIC;
    signal call_ret_xfExtractPixels_fu_631_ap_return_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal call_ret_xfExtractPixels_fu_631_ap_return_1 : STD_LOGIC_VECTOR (9 downto 0);
    signal call_ret_xfExtractPixels_fu_631_ap_return_2 : STD_LOGIC_VECTOR (9 downto 0);
    signal call_ret_xfExtractPixels_fu_631_ap_return_3 : STD_LOGIC_VECTOR (9 downto 0);
    signal call_ret_xfExtractPixels_fu_631_ap_return_4 : STD_LOGIC_VECTOR (9 downto 0);
    signal call_ret_xfExtractPixels_fu_631_ap_return_5 : STD_LOGIC_VECTOR (9 downto 0);
    signal call_ret_xfExtractPixels_fu_631_ap_return_6 : STD_LOGIC_VECTOR (9 downto 0);
    signal call_ret_xfExtractPixels_fu_631_ap_return_7 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_GenericBPC_src_blk_v_phi_fu_331_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_GenericBPC_src_blk_v_1_phi_fu_343_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_GenericBPC_src_blk_v_2_phi_fu_355_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_GenericBPC_src_blk_v_3_phi_fu_367_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_GenericBPC_src_blk_v_4_phi_fu_379_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_GenericBPC_src_blk_v_5_phi_fu_391_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_GenericBPC_src_blk_v_6_phi_fu_403_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_GenericBPC_src_blk_v_7_phi_fu_415_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_GenericBPC_src_blk_v_8_phi_fu_427_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_GenericBPC_src_blk_v_9_phi_fu_439_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_GenericBPC_src_blk_v_10_phi_fu_451_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_GenericBPC_src_blk_v_11_phi_fu_463_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_GenericBPC_src_blk_v_12_phi_fu_475_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_GenericBPC_src_blk_v_13_phi_fu_487_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_GenericBPC_src_blk_v_14_phi_fu_499_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_GenericBPC_src_blk_v_15_phi_fu_511_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_GenericBPC_src_blk_v_16_phi_fu_523_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_GenericBPC_src_blk_v_17_phi_fu_535_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_GenericBPC_src_blk_v_18_phi_fu_547_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_GenericBPC_src_blk_v_19_phi_fu_559_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_c_0_phi_fu_571_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_s_fu_748_p7 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_62_fu_796_p7 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_63_fu_828_p7 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_64_fu_876_p7 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_65_fu_908_p7 : STD_LOGIC_VECTOR (39 downto 0);
    signal zext_ln177_fu_713_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln188_fu_733_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Val2_s_fu_112 : STD_LOGIC_VECTOR (39 downto 0);
    signal p_Result_3_fu_1719_p5 : STD_LOGIC_VECTOR (39 downto 0);
    signal GenericBPC_wr_ptr_0_fu_116 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln243_fu_1754_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal GenericBPC_rd_ptr_0_fu_120 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln177_fu_722_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal icmp_ln176_1_fu_703_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_fu_956_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_fu_970_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_8_fu_996_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_11_fu_1010_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_16_fu_1036_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_18_fu_1050_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_24_fu_1064_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_25_fu_1078_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln390_1_fu_1092_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln895_2_fu_1102_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln393_1_fu_1097_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln887_5_fu_1114_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln390_2_fu_1107_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln895_3_fu_1126_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln393_2_fu_1119_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln887_6_fu_1138_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln390_3_fu_1131_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln895_4_fu_1150_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln393_3_fu_1143_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln887_7_fu_1162_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln390_8_fu_1174_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln895_10_fu_1184_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln393_8_fu_1179_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln887_13_fu_1196_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln390_9_fu_1189_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln895_11_fu_1208_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln393_9_fu_1201_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln887_14_fu_1220_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln390_10_fu_1213_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln895_12_fu_1232_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln393_10_fu_1225_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln887_15_fu_1244_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_17_fu_1256_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_19_fu_1266_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln390_15_fu_1260_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln895_18_fu_1276_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln393_15_fu_1270_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln887_20_fu_1288_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln390_16_fu_1281_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln895_19_fu_1300_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln393_16_fu_1293_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln887_21_fu_1312_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_25_fu_1334_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_26_fu_1344_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln390_22_fu_1338_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln895_26_fu_1354_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln393_22_fu_1348_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln887_27_fu_1366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln390_23_fu_1359_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln895_27_fu_1378_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln393_23_fu_1371_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln887_28_fu_1390_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_5_fu_1415_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_8_fu_1425_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln390_5_fu_1419_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln895_6_fu_1435_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln393_5_fu_1429_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln887_9_fu_1447_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln393_6_fu_1452_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln390_6_fu_1440_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln895_7_fu_1464_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_10_fu_1459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln401_fu_1469_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln895_13_fu_1484_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_16_fu_1494_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln390_12_fu_1488_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln895_14_fu_1504_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln393_12_fu_1498_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln887_17_fu_1516_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln393_13_fu_1521_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln390_13_fu_1509_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln895_15_fu_1533_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_1_fu_1528_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln401_1_fu_1538_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln390_18_fu_1553_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln895_21_fu_1563_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln393_18_fu_1558_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln887_23_fu_1575_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln390_19_fu_1568_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln895_22_fu_1587_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln393_19_fu_1580_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln887_24_fu_1599_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln393_20_fu_1604_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln390_20_fu_1592_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln895_23_fu_1616_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_2_fu_1611_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln401_2_fu_1621_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln390_25_fu_1636_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln895_29_fu_1646_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln393_25_fu_1641_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln887_30_fu_1658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln390_26_fu_1651_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln895_30_fu_1670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln393_26_fu_1663_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln887_31_fu_1682_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln393_27_fu_1687_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln390_27_fu_1675_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln895_31_fu_1699_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_3_fu_1694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln401_3_fu_1704_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln887_3_fu_1711_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln887_2_fu_1628_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component xfExtractPixels IS
    port (
        ap_ready : OUT STD_LOGIC;
        tmp_buf_0_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        tmp_buf_1_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        tmp_buf_2_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        tmp_buf_3_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        val1_V_read : IN STD_LOGIC_VECTOR (39 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component ISPPipeline_acceldEe IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (39 downto 0);
        din1 : IN STD_LOGIC_VECTOR (39 downto 0);
        din2 : IN STD_LOGIC_VECTOR (39 downto 0);
        din3 : IN STD_LOGIC_VECTOR (39 downto 0);
        din4 : IN STD_LOGIC_VECTOR (39 downto 0);
        din5 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (39 downto 0) );
    end component;



begin
    call_ret1_xfExtractPixels_fu_579 : component xfExtractPixels
    port map (
        ap_ready => call_ret1_xfExtractPixels_fu_579_ap_ready,
        tmp_buf_0_V_read => ap_phi_mux_GenericBPC_src_blk_v_phi_fu_331_p4,
        tmp_buf_1_V_read => ap_phi_mux_GenericBPC_src_blk_v_1_phi_fu_343_p4,
        tmp_buf_2_V_read => ap_phi_mux_GenericBPC_src_blk_v_2_phi_fu_355_p4,
        tmp_buf_3_V_read => ap_phi_mux_GenericBPC_src_blk_v_3_phi_fu_367_p4,
        val1_V_read => tmp_s_fu_748_p7,
        ap_return_0 => call_ret1_xfExtractPixels_fu_579_ap_return_0,
        ap_return_1 => call_ret1_xfExtractPixels_fu_579_ap_return_1,
        ap_return_2 => call_ret1_xfExtractPixels_fu_579_ap_return_2,
        ap_return_3 => call_ret1_xfExtractPixels_fu_579_ap_return_3,
        ap_return_4 => call_ret1_xfExtractPixels_fu_579_ap_return_4,
        ap_return_5 => call_ret1_xfExtractPixels_fu_579_ap_return_5,
        ap_return_6 => call_ret1_xfExtractPixels_fu_579_ap_return_6,
        ap_return_7 => call_ret1_xfExtractPixels_fu_579_ap_return_7);

    call_ret2_xfExtractPixels_fu_592 : component xfExtractPixels
    port map (
        ap_ready => call_ret2_xfExtractPixels_fu_592_ap_ready,
        tmp_buf_0_V_read => ap_phi_mux_GenericBPC_src_blk_v_4_phi_fu_379_p4,
        tmp_buf_1_V_read => ap_phi_mux_GenericBPC_src_blk_v_5_phi_fu_391_p4,
        tmp_buf_2_V_read => ap_phi_mux_GenericBPC_src_blk_v_6_phi_fu_403_p4,
        tmp_buf_3_V_read => ap_phi_mux_GenericBPC_src_blk_v_7_phi_fu_415_p4,
        val1_V_read => tmp_62_fu_796_p7,
        ap_return_0 => call_ret2_xfExtractPixels_fu_592_ap_return_0,
        ap_return_1 => call_ret2_xfExtractPixels_fu_592_ap_return_1,
        ap_return_2 => call_ret2_xfExtractPixels_fu_592_ap_return_2,
        ap_return_3 => call_ret2_xfExtractPixels_fu_592_ap_return_3,
        ap_return_4 => call_ret2_xfExtractPixels_fu_592_ap_return_4,
        ap_return_5 => call_ret2_xfExtractPixels_fu_592_ap_return_5,
        ap_return_6 => call_ret2_xfExtractPixels_fu_592_ap_return_6,
        ap_return_7 => call_ret2_xfExtractPixels_fu_592_ap_return_7);

    call_ret3_xfExtractPixels_fu_605 : component xfExtractPixels
    port map (
        ap_ready => call_ret3_xfExtractPixels_fu_605_ap_ready,
        tmp_buf_0_V_read => ap_phi_mux_GenericBPC_src_blk_v_8_phi_fu_427_p4,
        tmp_buf_1_V_read => ap_phi_mux_GenericBPC_src_blk_v_9_phi_fu_439_p4,
        tmp_buf_2_V_read => ap_phi_mux_GenericBPC_src_blk_v_10_phi_fu_451_p4,
        tmp_buf_3_V_read => ap_phi_mux_GenericBPC_src_blk_v_11_phi_fu_463_p4,
        val1_V_read => tmp_63_fu_828_p7,
        ap_return_0 => call_ret3_xfExtractPixels_fu_605_ap_return_0,
        ap_return_1 => call_ret3_xfExtractPixels_fu_605_ap_return_1,
        ap_return_2 => call_ret3_xfExtractPixels_fu_605_ap_return_2,
        ap_return_3 => call_ret3_xfExtractPixels_fu_605_ap_return_3,
        ap_return_4 => call_ret3_xfExtractPixels_fu_605_ap_return_4,
        ap_return_5 => call_ret3_xfExtractPixels_fu_605_ap_return_5,
        ap_return_6 => call_ret3_xfExtractPixels_fu_605_ap_return_6,
        ap_return_7 => call_ret3_xfExtractPixels_fu_605_ap_return_7);

    call_ret4_xfExtractPixels_fu_618 : component xfExtractPixels
    port map (
        ap_ready => call_ret4_xfExtractPixels_fu_618_ap_ready,
        tmp_buf_0_V_read => ap_phi_mux_GenericBPC_src_blk_v_12_phi_fu_475_p4,
        tmp_buf_1_V_read => ap_phi_mux_GenericBPC_src_blk_v_13_phi_fu_487_p4,
        tmp_buf_2_V_read => ap_phi_mux_GenericBPC_src_blk_v_14_phi_fu_499_p4,
        tmp_buf_3_V_read => ap_phi_mux_GenericBPC_src_blk_v_15_phi_fu_511_p4,
        val1_V_read => tmp_64_fu_876_p7,
        ap_return_0 => call_ret4_xfExtractPixels_fu_618_ap_return_0,
        ap_return_1 => call_ret4_xfExtractPixels_fu_618_ap_return_1,
        ap_return_2 => call_ret4_xfExtractPixels_fu_618_ap_return_2,
        ap_return_3 => call_ret4_xfExtractPixels_fu_618_ap_return_3,
        ap_return_4 => call_ret4_xfExtractPixels_fu_618_ap_return_4,
        ap_return_5 => call_ret4_xfExtractPixels_fu_618_ap_return_5,
        ap_return_6 => call_ret4_xfExtractPixels_fu_618_ap_return_6,
        ap_return_7 => call_ret4_xfExtractPixels_fu_618_ap_return_7);

    call_ret_xfExtractPixels_fu_631 : component xfExtractPixels
    port map (
        ap_ready => call_ret_xfExtractPixels_fu_631_ap_ready,
        tmp_buf_0_V_read => ap_phi_mux_GenericBPC_src_blk_v_16_phi_fu_523_p4,
        tmp_buf_1_V_read => ap_phi_mux_GenericBPC_src_blk_v_17_phi_fu_535_p4,
        tmp_buf_2_V_read => ap_phi_mux_GenericBPC_src_blk_v_18_phi_fu_547_p4,
        tmp_buf_3_V_read => ap_phi_mux_GenericBPC_src_blk_v_19_phi_fu_559_p4,
        val1_V_read => tmp_65_fu_908_p7,
        ap_return_0 => call_ret_xfExtractPixels_fu_631_ap_return_0,
        ap_return_1 => call_ret_xfExtractPixels_fu_631_ap_return_1,
        ap_return_2 => call_ret_xfExtractPixels_fu_631_ap_return_2,
        ap_return_3 => call_ret_xfExtractPixels_fu_631_ap_return_3,
        ap_return_4 => call_ret_xfExtractPixels_fu_631_ap_return_4,
        ap_return_5 => call_ret_xfExtractPixels_fu_631_ap_return_5,
        ap_return_6 => call_ret_xfExtractPixels_fu_631_ap_return_6,
        ap_return_7 => call_ret_xfExtractPixels_fu_631_ap_return_7);

    ISPPipeline_acceldEe_U47 : component ISPPipeline_acceldEe
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 40,
        din1_WIDTH => 40,
        din2_WIDTH => 40,
        din3_WIDTH => 40,
        din4_WIDTH => 40,
        din5_WIDTH => 3,
        dout_WIDTH => 40)
    port map (
        din0 => GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_0_V_q0,
        din1 => GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_1_V_q0,
        din2 => GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_2_V_q0,
        din3 => GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_3_V_q0,
        din4 => GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_4_V_q0,
        din5 => trunc_ln321_1_reg_1817,
        dout => tmp_s_fu_748_p7);

    ISPPipeline_acceldEe_U48 : component ISPPipeline_acceldEe
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 40,
        din1_WIDTH => 40,
        din2_WIDTH => 40,
        din3_WIDTH => 40,
        din4_WIDTH => 40,
        din5_WIDTH => 3,
        dout_WIDTH => 40)
    port map (
        din0 => GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_0_V_q0,
        din1 => GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_1_V_q0,
        din2 => GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_2_V_q0,
        din3 => GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_3_V_q0,
        din4 => GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_4_V_q0,
        din5 => trunc_ln321_2_reg_1822,
        dout => tmp_62_fu_796_p7);

    ISPPipeline_acceldEe_U49 : component ISPPipeline_acceldEe
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 40,
        din1_WIDTH => 40,
        din2_WIDTH => 40,
        din3_WIDTH => 40,
        din4_WIDTH => 40,
        din5_WIDTH => 3,
        dout_WIDTH => 40)
    port map (
        din0 => GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_0_V_q0,
        din1 => GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_1_V_q0,
        din2 => GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_2_V_q0,
        din3 => GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_3_V_q0,
        din4 => GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_4_V_q0,
        din5 => trunc_ln321_3_reg_1827,
        dout => tmp_63_fu_828_p7);

    ISPPipeline_acceldEe_U50 : component ISPPipeline_acceldEe
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 40,
        din1_WIDTH => 40,
        din2_WIDTH => 40,
        din3_WIDTH => 40,
        din4_WIDTH => 40,
        din5_WIDTH => 3,
        dout_WIDTH => 40)
    port map (
        din0 => GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_0_V_q0,
        din1 => GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_1_V_q0,
        din2 => GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_2_V_q0,
        din3 => GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_3_V_q0,
        din4 => GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_4_V_q0,
        din5 => trunc_ln321_4_reg_1832,
        dout => tmp_64_fu_876_p7);

    ISPPipeline_acceldEe_U51 : component ISPPipeline_acceldEe
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 40,
        din1_WIDTH => 40,
        din2_WIDTH => 40,
        din3_WIDTH => 40,
        din4_WIDTH => 40,
        din5_WIDTH => 3,
        dout_WIDTH => 40)
    port map (
        din0 => GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_0_V_q0,
        din1 => GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_1_V_q0,
        din2 => GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_2_V_q0,
        din3 => GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_3_V_q0,
        din4 => GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_4_V_q0,
        din5 => trunc_ln321_reg_1812,
        dout => tmp_65_fu_908_p7);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state2);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    GenericBPC_rd_ptr_0_fu_120_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln176_reg_1846))) then 
                GenericBPC_rd_ptr_0_fu_120 <= add_ln177_fu_722_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                GenericBPC_rd_ptr_0_fu_120 <= GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_rd_ptr_read;
            end if; 
        end if;
    end process;

    GenericBPC_src_blk_v_10_reg_447_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln169_reg_1837_pp0_iter3_reg = ap_const_lv1_0))) then 
                GenericBPC_src_blk_v_10_reg_447 <= GenericBPC_src_blk_v_37_reg_1993;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                GenericBPC_src_blk_v_10_reg_447 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    GenericBPC_src_blk_v_11_reg_459_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln169_reg_1837_pp0_iter3_reg = ap_const_lv1_0))) then 
                GenericBPC_src_blk_v_11_reg_459 <= GenericBPC_src_blk_v_38_reg_2002;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                GenericBPC_src_blk_v_11_reg_459 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    GenericBPC_src_blk_v_12_reg_471_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln169_reg_1837_pp0_iter3_reg = ap_const_lv1_0))) then 
                GenericBPC_src_blk_v_12_reg_471 <= GenericBPC_src_blk_v_39_reg_2011;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                GenericBPC_src_blk_v_12_reg_471 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    GenericBPC_src_blk_v_13_reg_483_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln169_reg_1837_pp0_iter3_reg = ap_const_lv1_0))) then 
                GenericBPC_src_blk_v_13_reg_483 <= GenericBPC_src_blk_v_40_reg_2016;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                GenericBPC_src_blk_v_13_reg_483 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    GenericBPC_src_blk_v_14_reg_495_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln169_reg_1837_pp0_iter3_reg = ap_const_lv1_0))) then 
                GenericBPC_src_blk_v_14_reg_495 <= GenericBPC_src_blk_v_41_reg_2021;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                GenericBPC_src_blk_v_14_reg_495 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    GenericBPC_src_blk_v_15_reg_507_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln169_reg_1837_pp0_iter3_reg = ap_const_lv1_0))) then 
                GenericBPC_src_blk_v_15_reg_507 <= GenericBPC_src_blk_v_42_reg_2026;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                GenericBPC_src_blk_v_15_reg_507 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    GenericBPC_src_blk_v_16_reg_519_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln169_reg_1837_pp0_iter3_reg = ap_const_lv1_0))) then 
                GenericBPC_src_blk_v_16_reg_519 <= GenericBPC_src_blk_v_47_reg_2071;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                GenericBPC_src_blk_v_16_reg_519 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    GenericBPC_src_blk_v_17_reg_531_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln169_reg_1837_pp0_iter3_reg = ap_const_lv1_0))) then 
                GenericBPC_src_blk_v_17_reg_531 <= GenericBPC_src_blk_v_48_reg_2084;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                GenericBPC_src_blk_v_17_reg_531 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    GenericBPC_src_blk_v_18_reg_543_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln169_reg_1837_pp0_iter3_reg = ap_const_lv1_0))) then 
                GenericBPC_src_blk_v_18_reg_543 <= GenericBPC_src_blk_v_49_reg_2097;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                GenericBPC_src_blk_v_18_reg_543 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    GenericBPC_src_blk_v_19_reg_555_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln169_reg_1837_pp0_iter3_reg = ap_const_lv1_0))) then 
                GenericBPC_src_blk_v_19_reg_555 <= GenericBPC_src_blk_v_50_reg_2106;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                GenericBPC_src_blk_v_19_reg_555 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    GenericBPC_src_blk_v_1_reg_339_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln169_reg_1837_pp0_iter3_reg = ap_const_lv1_0))) then 
                GenericBPC_src_blk_v_1_reg_339 <= GenericBPC_src_blk_v_24_reg_1886;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                GenericBPC_src_blk_v_1_reg_339 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    GenericBPC_src_blk_v_2_reg_351_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln169_reg_1837_pp0_iter3_reg = ap_const_lv1_0))) then 
                GenericBPC_src_blk_v_2_reg_351 <= GenericBPC_src_blk_v_25_reg_1893;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                GenericBPC_src_blk_v_2_reg_351 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    GenericBPC_src_blk_v_3_reg_363_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln169_reg_1837_pp0_iter3_reg = ap_const_lv1_0))) then 
                GenericBPC_src_blk_v_3_reg_363 <= GenericBPC_src_blk_v_26_reg_1902;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                GenericBPC_src_blk_v_3_reg_363 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    GenericBPC_src_blk_v_4_reg_375_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln169_reg_1837_pp0_iter3_reg = ap_const_lv1_0))) then 
                GenericBPC_src_blk_v_4_reg_375 <= GenericBPC_src_blk_v_27_reg_1911;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                GenericBPC_src_blk_v_4_reg_375 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    GenericBPC_src_blk_v_5_reg_387_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln169_reg_1837_pp0_iter3_reg = ap_const_lv1_0))) then 
                GenericBPC_src_blk_v_5_reg_387 <= GenericBPC_src_blk_v_28_reg_1916;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                GenericBPC_src_blk_v_5_reg_387 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    GenericBPC_src_blk_v_6_reg_399_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln169_reg_1837_pp0_iter3_reg = ap_const_lv1_0))) then 
                GenericBPC_src_blk_v_6_reg_399 <= GenericBPC_src_blk_v_29_reg_1921;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                GenericBPC_src_blk_v_6_reg_399 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    GenericBPC_src_blk_v_7_reg_411_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln169_reg_1837_pp0_iter3_reg = ap_const_lv1_0))) then 
                GenericBPC_src_blk_v_7_reg_411 <= GenericBPC_src_blk_v_30_reg_1926;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                GenericBPC_src_blk_v_7_reg_411 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    GenericBPC_src_blk_v_8_reg_423_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln169_reg_1837_pp0_iter3_reg = ap_const_lv1_0))) then 
                GenericBPC_src_blk_v_8_reg_423 <= GenericBPC_src_blk_v_35_reg_1969;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                GenericBPC_src_blk_v_8_reg_423 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    GenericBPC_src_blk_v_9_reg_435_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln169_reg_1837_pp0_iter3_reg = ap_const_lv1_0))) then 
                GenericBPC_src_blk_v_9_reg_435 <= GenericBPC_src_blk_v_36_reg_1981;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                GenericBPC_src_blk_v_9_reg_435 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    GenericBPC_src_blk_v_reg_327_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln169_reg_1837_pp0_iter3_reg = ap_const_lv1_0))) then 
                GenericBPC_src_blk_v_reg_327 <= GenericBPC_src_blk_v_23_reg_1879;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                GenericBPC_src_blk_v_reg_327 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    GenericBPC_wr_ptr_0_fu_116_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln232_reg_1875_pp0_iter5_reg = ap_const_lv1_0))) then 
                GenericBPC_wr_ptr_0_fu_116 <= add_ln243_fu_1754_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                GenericBPC_wr_ptr_0_fu_116 <= GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_wr_ptr_read;
            end if; 
        end if;
    end process;

    c_0_reg_567_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln169_reg_1837 = ap_const_lv1_0))) then 
                c_0_reg_567 <= c_reg_1841;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                c_0_reg_567 <= ap_const_lv15_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln169_reg_1837_pp0_iter2_reg = ap_const_lv1_0))) then
                GenericBPC_src_blk_v_23_reg_1879 <= call_ret1_xfExtractPixels_fu_579_ap_return_4;
                GenericBPC_src_blk_v_24_reg_1886 <= call_ret1_xfExtractPixels_fu_579_ap_return_5;
                GenericBPC_src_blk_v_25_reg_1893 <= call_ret1_xfExtractPixels_fu_579_ap_return_6;
                GenericBPC_src_blk_v_26_reg_1902 <= call_ret1_xfExtractPixels_fu_579_ap_return_7;
                GenericBPC_src_blk_v_27_reg_1911 <= call_ret2_xfExtractPixels_fu_592_ap_return_4;
                GenericBPC_src_blk_v_28_reg_1916 <= call_ret2_xfExtractPixels_fu_592_ap_return_5;
                GenericBPC_src_blk_v_29_reg_1921 <= call_ret2_xfExtractPixels_fu_592_ap_return_6;
                GenericBPC_src_blk_v_30_reg_1926 <= call_ret2_xfExtractPixels_fu_592_ap_return_7;
                GenericBPC_src_blk_v_35_reg_1969 <= call_ret3_xfExtractPixels_fu_605_ap_return_4;
                GenericBPC_src_blk_v_36_reg_1981 <= call_ret3_xfExtractPixels_fu_605_ap_return_5;
                GenericBPC_src_blk_v_37_reg_1993 <= call_ret3_xfExtractPixels_fu_605_ap_return_6;
                GenericBPC_src_blk_v_38_reg_2002 <= call_ret3_xfExtractPixels_fu_605_ap_return_7;
                GenericBPC_src_blk_v_39_reg_2011 <= call_ret4_xfExtractPixels_fu_618_ap_return_4;
                GenericBPC_src_blk_v_40_reg_2016 <= call_ret4_xfExtractPixels_fu_618_ap_return_5;
                GenericBPC_src_blk_v_41_reg_2021 <= call_ret4_xfExtractPixels_fu_618_ap_return_6;
                GenericBPC_src_blk_v_42_reg_2026 <= call_ret4_xfExtractPixels_fu_618_ap_return_7;
                GenericBPC_src_blk_v_47_reg_2071 <= call_ret_xfExtractPixels_fu_631_ap_return_4;
                GenericBPC_src_blk_v_48_reg_2084 <= call_ret_xfExtractPixels_fu_631_ap_return_5;
                GenericBPC_src_blk_v_49_reg_2097 <= call_ret_xfExtractPixels_fu_631_ap_return_6;
                GenericBPC_src_blk_v_50_reg_2106 <= call_ret_xfExtractPixels_fu_631_ap_return_7;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln169_reg_1837_pp0_iter2_reg = ap_const_lv1_0))) then
                GenericBPC_src_blk_v_31_reg_1931 <= call_ret3_xfExtractPixels_fu_605_ap_return_0;
                GenericBPC_src_blk_v_32_reg_1939 <= call_ret3_xfExtractPixels_fu_605_ap_return_1;
                GenericBPC_src_blk_v_33_reg_1947 <= call_ret3_xfExtractPixels_fu_605_ap_return_2;
                GenericBPC_src_blk_v_34_reg_1958 <= call_ret3_xfExtractPixels_fu_605_ap_return_3;
                GenericBPC_src_blk_v_43_reg_2031 <= call_ret_xfExtractPixels_fu_631_ap_return_0;
                GenericBPC_src_blk_v_44_reg_2039 <= call_ret_xfExtractPixels_fu_631_ap_return_1;
                GenericBPC_src_blk_v_45_reg_2047 <= call_ret_xfExtractPixels_fu_631_ap_return_2;
                GenericBPC_src_blk_v_46_reg_2059 <= call_ret_xfExtractPixels_fu_631_ap_return_3;
                icmp_ln887_12_reg_2150 <= icmp_ln887_12_fu_1030_p2;
                icmp_ln887_4_reg_2130 <= icmp_ln887_4_fu_990_p2;
                icmp_ln895_1_reg_2125 <= icmp_ln895_1_fu_984_p2;
                icmp_ln895_9_reg_2145 <= icmp_ln895_9_fu_1024_p2;
                select_ln390_14_reg_2155 <= select_ln390_14_fu_1042_p3;
                select_ln390_21_reg_2167 <= select_ln390_21_fu_1070_p3;
                select_ln390_7_reg_2135 <= select_ln390_7_fu_1002_p3;
                select_ln390_reg_2115 <= select_ln390_fu_962_p3;
                select_ln393_14_reg_2161 <= select_ln393_14_fu_1056_p3;
                select_ln393_21_reg_2173 <= select_ln393_21_fu_1084_p3;
                select_ln393_7_reg_2140 <= select_ln393_7_fu_1016_p3;
                select_ln393_reg_2120 <= select_ln393_fu_976_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                GenericBPC_src_blk_v_33_reg_1947_pp0_iter4_reg <= GenericBPC_src_blk_v_33_reg_1947;
                GenericBPC_src_blk_v_34_reg_1958_pp0_iter4_reg <= GenericBPC_src_blk_v_34_reg_1958;
                GenericBPC_src_blk_v_35_reg_1969_pp0_iter4_reg <= GenericBPC_src_blk_v_35_reg_1969;
                GenericBPC_src_blk_v_36_reg_1981_pp0_iter4_reg <= GenericBPC_src_blk_v_36_reg_1981;
                GenericBPC_src_blk_v_45_reg_2047_pp0_iter4_reg <= GenericBPC_src_blk_v_45_reg_2047;
                GenericBPC_src_blk_v_46_reg_2059_pp0_iter4_reg <= GenericBPC_src_blk_v_46_reg_2059;
                GenericBPC_src_blk_v_47_reg_2071_pp0_iter4_reg <= GenericBPC_src_blk_v_47_reg_2071;
                GenericBPC_src_blk_v_48_reg_2084_pp0_iter4_reg <= GenericBPC_src_blk_v_48_reg_2084;
                GenericBPC_src_blk_v_49_reg_2097_pp0_iter4_reg <= GenericBPC_src_blk_v_49_reg_2097;
                GenericBPC_src_blk_v_50_reg_2106_pp0_iter4_reg <= GenericBPC_src_blk_v_50_reg_2106;
                icmp_ln169_reg_1837_pp0_iter2_reg <= icmp_ln169_reg_1837_pp0_iter1_reg;
                icmp_ln169_reg_1837_pp0_iter3_reg <= icmp_ln169_reg_1837_pp0_iter2_reg;
                icmp_ln169_reg_1837_pp0_iter4_reg <= icmp_ln169_reg_1837_pp0_iter3_reg;
                icmp_ln232_reg_1875_pp0_iter3_reg <= icmp_ln232_reg_1875;
                icmp_ln232_reg_1875_pp0_iter4_reg <= icmp_ln232_reg_1875_pp0_iter3_reg;
                icmp_ln232_reg_1875_pp0_iter5_reg <= icmp_ln232_reg_1875_pp0_iter4_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                add_ln169_reg_1802 <= add_ln169_fu_650_p2;
                icmp_ln176_reg_1807 <= icmp_ln176_fu_656_p2;
                trunc_ln321_1_reg_1817 <= trunc_ln321_1_fu_666_p1;
                trunc_ln321_2_reg_1822 <= trunc_ln321_2_fu_670_p1;
                trunc_ln321_3_reg_1827 <= trunc_ln321_3_fu_674_p1;
                trunc_ln321_4_reg_1832 <= trunc_ln321_4_fu_678_p1;
                trunc_ln321_reg_1812 <= trunc_ln321_fu_662_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln169_fu_692_p2 = ap_const_lv1_0))) then
                and_ln176_reg_1846 <= and_ln176_fu_708_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                c_0_reg_567_pp0_iter1_reg <= c_0_reg_567;
                icmp_ln169_reg_1837 <= icmp_ln169_fu_692_p2;
                icmp_ln169_reg_1837_pp0_iter1_reg <= icmp_ln169_reg_1837;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                c_reg_1841 <= c_fu_697_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln169_reg_1837_pp0_iter1_reg = ap_const_lv1_0))) then
                icmp_ln232_reg_1875 <= icmp_ln232_fu_742_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln169_reg_1837_pp0_iter3_reg = ap_const_lv1_0))) then
                icmp_ln887_22_reg_2218 <= icmp_ln887_22_fu_1329_p2;
                icmp_ln887_29_reg_2238 <= icmp_ln887_29_fu_1407_p2;
                icmp_ln895_20_reg_2213 <= icmp_ln895_20_fu_1324_p2;
                icmp_ln895_28_reg_2233 <= icmp_ln895_28_fu_1402_p2;
                select_ln390_11_reg_2191 <= select_ln390_11_fu_1237_p3;
                select_ln390_17_reg_2203 <= select_ln390_17_fu_1305_p3;
                select_ln390_24_reg_2223 <= select_ln390_24_fu_1383_p3;
                select_ln390_4_reg_2179 <= select_ln390_4_fu_1155_p3;
                select_ln393_11_reg_2197 <= select_ln393_11_fu_1249_p3;
                select_ln393_17_reg_2208 <= select_ln393_17_fu_1317_p3;
                select_ln393_24_reg_2228 <= select_ln393_24_fu_1395_p3;
                select_ln393_4_reg_2185 <= select_ln393_4_fu_1167_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln232_reg_1875_pp0_iter4_reg = ap_const_lv1_0))) then
                p_Result_s_reg_2253 <= p_Val2_s_fu_112(39 downto 20);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln169_reg_1837_pp0_iter4_reg = ap_const_lv1_0))) then
                p_Val2_s_fu_112 <= p_Result_3_fu_1719_p5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln169_reg_1837_pp0_iter4_reg = ap_const_lv1_0))) then
                select_ln887_1_reg_2248 <= select_ln887_1_fu_1545_p3;
                select_ln887_reg_2243 <= select_ln887_fu_1476_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter6, icmp_ln169_fu_692_p2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter5)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln169_fu_692_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) and not(((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln169_fu_692_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_0_V_address0 <= zext_ln188_fu_733_p1(10 - 1 downto 0);
    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_0_V_address1 <= zext_ln177_fu_713_p1(10 - 1 downto 0);

    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_0_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_0_V_ce0 <= ap_const_logic_1;
        else 
            GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_0_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_0_V_ce1 <= ap_const_logic_1;
        else 
            GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_0_V_d1 <= p_src_data_V_V_dout;

    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_0_V_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln169_reg_1837, and_ln176_reg_1846, ap_block_pp0_stage0_11001, trunc_ln321_reg_1812)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln321_reg_1812 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln176_reg_1846) and (icmp_ln169_reg_1837 = ap_const_lv1_0))) then 
            GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_0_V_we1 <= ap_const_logic_1;
        else 
            GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_1_V_address0 <= zext_ln188_fu_733_p1(10 - 1 downto 0);
    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_1_V_address1 <= zext_ln177_fu_713_p1(10 - 1 downto 0);

    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_1_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_1_V_ce0 <= ap_const_logic_1;
        else 
            GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_1_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_1_V_ce1 <= ap_const_logic_1;
        else 
            GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_1_V_d1 <= p_src_data_V_V_dout;

    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_1_V_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln169_reg_1837, and_ln176_reg_1846, ap_block_pp0_stage0_11001, trunc_ln321_reg_1812)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln321_reg_1812 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln176_reg_1846) and (icmp_ln169_reg_1837 = ap_const_lv1_0))) then 
            GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_1_V_we1 <= ap_const_logic_1;
        else 
            GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_1_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_2_V_address0 <= zext_ln188_fu_733_p1(10 - 1 downto 0);
    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_2_V_address1 <= zext_ln177_fu_713_p1(10 - 1 downto 0);

    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_2_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_2_V_ce0 <= ap_const_logic_1;
        else 
            GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_2_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_2_V_ce1 <= ap_const_logic_1;
        else 
            GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_2_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_2_V_d1 <= p_src_data_V_V_dout;

    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_2_V_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln169_reg_1837, and_ln176_reg_1846, ap_block_pp0_stage0_11001, trunc_ln321_reg_1812)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln321_reg_1812 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln176_reg_1846) and (icmp_ln169_reg_1837 = ap_const_lv1_0))) then 
            GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_2_V_we1 <= ap_const_logic_1;
        else 
            GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_2_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_3_V_address0 <= zext_ln188_fu_733_p1(10 - 1 downto 0);
    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_3_V_address1 <= zext_ln177_fu_713_p1(10 - 1 downto 0);

    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_3_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_3_V_ce0 <= ap_const_logic_1;
        else 
            GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_3_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_3_V_ce1 <= ap_const_logic_1;
        else 
            GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_3_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_3_V_d1 <= p_src_data_V_V_dout;

    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_3_V_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln169_reg_1837, and_ln176_reg_1846, ap_block_pp0_stage0_11001, trunc_ln321_reg_1812)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln321_reg_1812 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln176_reg_1846) and (icmp_ln169_reg_1837 = ap_const_lv1_0))) then 
            GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_3_V_we1 <= ap_const_logic_1;
        else 
            GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_3_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_4_V_address0 <= zext_ln188_fu_733_p1(10 - 1 downto 0);
    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_4_V_address1 <= zext_ln177_fu_713_p1(10 - 1 downto 0);

    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_4_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_4_V_ce0 <= ap_const_logic_1;
        else 
            GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_4_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_4_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_4_V_ce1 <= ap_const_logic_1;
        else 
            GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_4_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_4_V_d1 <= p_src_data_V_V_dout;

    GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_4_V_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln169_reg_1837, and_ln176_reg_1846, ap_block_pp0_stage0_11001, trunc_ln321_reg_1812)
    begin
        if ((not((trunc_ln321_reg_1812 = ap_const_lv3_0)) and not((trunc_ln321_reg_1812 = ap_const_lv3_1)) and not((trunc_ln321_reg_1812 = ap_const_lv3_2)) and not((trunc_ln321_reg_1812 = ap_const_lv3_3)) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln176_reg_1846) and (icmp_ln169_reg_1837 = ap_const_lv1_0))) then 
            GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_4_V_we1 <= ap_const_logic_1;
        else 
            GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_4_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln169_fu_650_p2 <= std_logic_vector(unsigned(ap_const_lv15_1) + unsigned(GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_num_clks_per_row_read));
    add_ln177_fu_722_p2 <= std_logic_vector(unsigned(GenericBPC_rd_ptr_0_fu_120) + unsigned(ap_const_lv32_1));
    add_ln243_fu_1754_p2 <= std_logic_vector(unsigned(GenericBPC_wr_ptr_0_fu_116) + unsigned(ap_const_lv32_1));
    and_ln176_fu_708_p2 <= (icmp_ln176_reg_1807 and icmp_ln176_1_fu_703_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state9 <= ap_CS_fsm(2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(p_src_data_V_V_empty_n, p_dst_data_V_V_full_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter6, icmp_ln232_reg_1875_pp0_iter5_reg, ap_predicate_op76_read_state3)
    begin
                ap_block_pp0_stage0_01001 <= (((p_dst_data_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (icmp_ln232_reg_1875_pp0_iter5_reg = ap_const_lv1_0)) or ((p_src_data_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op76_read_state3 = ap_const_boolean_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(p_src_data_V_V_empty_n, p_dst_data_V_V_full_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter6, icmp_ln232_reg_1875_pp0_iter5_reg, ap_predicate_op76_read_state3)
    begin
                ap_block_pp0_stage0_11001 <= (((p_dst_data_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (icmp_ln232_reg_1875_pp0_iter5_reg = ap_const_lv1_0)) or ((p_src_data_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op76_read_state3 = ap_const_boolean_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(p_src_data_V_V_empty_n, p_dst_data_V_V_full_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter6, icmp_ln232_reg_1875_pp0_iter5_reg, ap_predicate_op76_read_state3)
    begin
                ap_block_pp0_stage0_subdone <= (((p_dst_data_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (icmp_ln232_reg_1875_pp0_iter5_reg = ap_const_lv1_0)) or ((p_src_data_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op76_read_state3 = ap_const_boolean_1)));
    end process;

        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage0_iter1_assign_proc : process(p_src_data_V_V_empty_n, ap_predicate_op76_read_state3)
    begin
                ap_block_state3_pp0_stage0_iter1 <= ((p_src_data_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op76_read_state3 = ap_const_boolean_1));
    end process;

        ap_block_state4_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state8_pp0_stage0_iter6_assign_proc : process(p_dst_data_V_V_full_n, icmp_ln232_reg_1875_pp0_iter5_reg)
    begin
                ap_block_state8_pp0_stage0_iter6 <= ((p_dst_data_V_V_full_n = ap_const_logic_0) and (icmp_ln232_reg_1875_pp0_iter5_reg = ap_const_lv1_0));
    end process;


    ap_condition_pp0_exit_iter0_state2_assign_proc : process(icmp_ln169_fu_692_p2)
    begin
        if ((icmp_ln169_fu_692_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_GenericBPC_src_blk_v_10_phi_fu_451_p4_assign_proc : process(ap_block_pp0_stage0, GenericBPC_src_blk_v_10_reg_447, icmp_ln169_reg_1837_pp0_iter3_reg, GenericBPC_src_blk_v_37_reg_1993, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln169_reg_1837_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_GenericBPC_src_blk_v_10_phi_fu_451_p4 <= GenericBPC_src_blk_v_37_reg_1993;
        else 
            ap_phi_mux_GenericBPC_src_blk_v_10_phi_fu_451_p4 <= GenericBPC_src_blk_v_10_reg_447;
        end if; 
    end process;


    ap_phi_mux_GenericBPC_src_blk_v_11_phi_fu_463_p4_assign_proc : process(ap_block_pp0_stage0, GenericBPC_src_blk_v_11_reg_459, icmp_ln169_reg_1837_pp0_iter3_reg, GenericBPC_src_blk_v_38_reg_2002, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln169_reg_1837_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_GenericBPC_src_blk_v_11_phi_fu_463_p4 <= GenericBPC_src_blk_v_38_reg_2002;
        else 
            ap_phi_mux_GenericBPC_src_blk_v_11_phi_fu_463_p4 <= GenericBPC_src_blk_v_11_reg_459;
        end if; 
    end process;


    ap_phi_mux_GenericBPC_src_blk_v_12_phi_fu_475_p4_assign_proc : process(ap_block_pp0_stage0, GenericBPC_src_blk_v_12_reg_471, icmp_ln169_reg_1837_pp0_iter3_reg, GenericBPC_src_blk_v_39_reg_2011, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln169_reg_1837_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_GenericBPC_src_blk_v_12_phi_fu_475_p4 <= GenericBPC_src_blk_v_39_reg_2011;
        else 
            ap_phi_mux_GenericBPC_src_blk_v_12_phi_fu_475_p4 <= GenericBPC_src_blk_v_12_reg_471;
        end if; 
    end process;


    ap_phi_mux_GenericBPC_src_blk_v_13_phi_fu_487_p4_assign_proc : process(ap_block_pp0_stage0, GenericBPC_src_blk_v_13_reg_483, icmp_ln169_reg_1837_pp0_iter3_reg, GenericBPC_src_blk_v_40_reg_2016, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln169_reg_1837_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_GenericBPC_src_blk_v_13_phi_fu_487_p4 <= GenericBPC_src_blk_v_40_reg_2016;
        else 
            ap_phi_mux_GenericBPC_src_blk_v_13_phi_fu_487_p4 <= GenericBPC_src_blk_v_13_reg_483;
        end if; 
    end process;


    ap_phi_mux_GenericBPC_src_blk_v_14_phi_fu_499_p4_assign_proc : process(ap_block_pp0_stage0, GenericBPC_src_blk_v_14_reg_495, icmp_ln169_reg_1837_pp0_iter3_reg, GenericBPC_src_blk_v_41_reg_2021, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln169_reg_1837_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_GenericBPC_src_blk_v_14_phi_fu_499_p4 <= GenericBPC_src_blk_v_41_reg_2021;
        else 
            ap_phi_mux_GenericBPC_src_blk_v_14_phi_fu_499_p4 <= GenericBPC_src_blk_v_14_reg_495;
        end if; 
    end process;


    ap_phi_mux_GenericBPC_src_blk_v_15_phi_fu_511_p4_assign_proc : process(ap_block_pp0_stage0, GenericBPC_src_blk_v_15_reg_507, icmp_ln169_reg_1837_pp0_iter3_reg, GenericBPC_src_blk_v_42_reg_2026, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln169_reg_1837_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_GenericBPC_src_blk_v_15_phi_fu_511_p4 <= GenericBPC_src_blk_v_42_reg_2026;
        else 
            ap_phi_mux_GenericBPC_src_blk_v_15_phi_fu_511_p4 <= GenericBPC_src_blk_v_15_reg_507;
        end if; 
    end process;


    ap_phi_mux_GenericBPC_src_blk_v_16_phi_fu_523_p4_assign_proc : process(ap_block_pp0_stage0, GenericBPC_src_blk_v_16_reg_519, icmp_ln169_reg_1837_pp0_iter3_reg, GenericBPC_src_blk_v_47_reg_2071, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln169_reg_1837_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_GenericBPC_src_blk_v_16_phi_fu_523_p4 <= GenericBPC_src_blk_v_47_reg_2071;
        else 
            ap_phi_mux_GenericBPC_src_blk_v_16_phi_fu_523_p4 <= GenericBPC_src_blk_v_16_reg_519;
        end if; 
    end process;


    ap_phi_mux_GenericBPC_src_blk_v_17_phi_fu_535_p4_assign_proc : process(ap_block_pp0_stage0, GenericBPC_src_blk_v_17_reg_531, icmp_ln169_reg_1837_pp0_iter3_reg, GenericBPC_src_blk_v_48_reg_2084, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln169_reg_1837_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_GenericBPC_src_blk_v_17_phi_fu_535_p4 <= GenericBPC_src_blk_v_48_reg_2084;
        else 
            ap_phi_mux_GenericBPC_src_blk_v_17_phi_fu_535_p4 <= GenericBPC_src_blk_v_17_reg_531;
        end if; 
    end process;


    ap_phi_mux_GenericBPC_src_blk_v_18_phi_fu_547_p4_assign_proc : process(ap_block_pp0_stage0, GenericBPC_src_blk_v_18_reg_543, icmp_ln169_reg_1837_pp0_iter3_reg, GenericBPC_src_blk_v_49_reg_2097, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln169_reg_1837_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_GenericBPC_src_blk_v_18_phi_fu_547_p4 <= GenericBPC_src_blk_v_49_reg_2097;
        else 
            ap_phi_mux_GenericBPC_src_blk_v_18_phi_fu_547_p4 <= GenericBPC_src_blk_v_18_reg_543;
        end if; 
    end process;


    ap_phi_mux_GenericBPC_src_blk_v_19_phi_fu_559_p4_assign_proc : process(ap_block_pp0_stage0, GenericBPC_src_blk_v_19_reg_555, icmp_ln169_reg_1837_pp0_iter3_reg, GenericBPC_src_blk_v_50_reg_2106, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln169_reg_1837_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_GenericBPC_src_blk_v_19_phi_fu_559_p4 <= GenericBPC_src_blk_v_50_reg_2106;
        else 
            ap_phi_mux_GenericBPC_src_blk_v_19_phi_fu_559_p4 <= GenericBPC_src_blk_v_19_reg_555;
        end if; 
    end process;


    ap_phi_mux_GenericBPC_src_blk_v_1_phi_fu_343_p4_assign_proc : process(ap_block_pp0_stage0, GenericBPC_src_blk_v_1_reg_339, icmp_ln169_reg_1837_pp0_iter3_reg, GenericBPC_src_blk_v_24_reg_1886, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln169_reg_1837_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_GenericBPC_src_blk_v_1_phi_fu_343_p4 <= GenericBPC_src_blk_v_24_reg_1886;
        else 
            ap_phi_mux_GenericBPC_src_blk_v_1_phi_fu_343_p4 <= GenericBPC_src_blk_v_1_reg_339;
        end if; 
    end process;


    ap_phi_mux_GenericBPC_src_blk_v_2_phi_fu_355_p4_assign_proc : process(ap_block_pp0_stage0, GenericBPC_src_blk_v_2_reg_351, icmp_ln169_reg_1837_pp0_iter3_reg, GenericBPC_src_blk_v_25_reg_1893, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln169_reg_1837_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_GenericBPC_src_blk_v_2_phi_fu_355_p4 <= GenericBPC_src_blk_v_25_reg_1893;
        else 
            ap_phi_mux_GenericBPC_src_blk_v_2_phi_fu_355_p4 <= GenericBPC_src_blk_v_2_reg_351;
        end if; 
    end process;


    ap_phi_mux_GenericBPC_src_blk_v_3_phi_fu_367_p4_assign_proc : process(ap_block_pp0_stage0, GenericBPC_src_blk_v_3_reg_363, icmp_ln169_reg_1837_pp0_iter3_reg, GenericBPC_src_blk_v_26_reg_1902, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln169_reg_1837_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_GenericBPC_src_blk_v_3_phi_fu_367_p4 <= GenericBPC_src_blk_v_26_reg_1902;
        else 
            ap_phi_mux_GenericBPC_src_blk_v_3_phi_fu_367_p4 <= GenericBPC_src_blk_v_3_reg_363;
        end if; 
    end process;


    ap_phi_mux_GenericBPC_src_blk_v_4_phi_fu_379_p4_assign_proc : process(ap_block_pp0_stage0, GenericBPC_src_blk_v_4_reg_375, icmp_ln169_reg_1837_pp0_iter3_reg, GenericBPC_src_blk_v_27_reg_1911, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln169_reg_1837_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_GenericBPC_src_blk_v_4_phi_fu_379_p4 <= GenericBPC_src_blk_v_27_reg_1911;
        else 
            ap_phi_mux_GenericBPC_src_blk_v_4_phi_fu_379_p4 <= GenericBPC_src_blk_v_4_reg_375;
        end if; 
    end process;


    ap_phi_mux_GenericBPC_src_blk_v_5_phi_fu_391_p4_assign_proc : process(ap_block_pp0_stage0, GenericBPC_src_blk_v_5_reg_387, icmp_ln169_reg_1837_pp0_iter3_reg, GenericBPC_src_blk_v_28_reg_1916, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln169_reg_1837_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_GenericBPC_src_blk_v_5_phi_fu_391_p4 <= GenericBPC_src_blk_v_28_reg_1916;
        else 
            ap_phi_mux_GenericBPC_src_blk_v_5_phi_fu_391_p4 <= GenericBPC_src_blk_v_5_reg_387;
        end if; 
    end process;


    ap_phi_mux_GenericBPC_src_blk_v_6_phi_fu_403_p4_assign_proc : process(ap_block_pp0_stage0, GenericBPC_src_blk_v_6_reg_399, icmp_ln169_reg_1837_pp0_iter3_reg, GenericBPC_src_blk_v_29_reg_1921, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln169_reg_1837_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_GenericBPC_src_blk_v_6_phi_fu_403_p4 <= GenericBPC_src_blk_v_29_reg_1921;
        else 
            ap_phi_mux_GenericBPC_src_blk_v_6_phi_fu_403_p4 <= GenericBPC_src_blk_v_6_reg_399;
        end if; 
    end process;


    ap_phi_mux_GenericBPC_src_blk_v_7_phi_fu_415_p4_assign_proc : process(ap_block_pp0_stage0, GenericBPC_src_blk_v_7_reg_411, icmp_ln169_reg_1837_pp0_iter3_reg, GenericBPC_src_blk_v_30_reg_1926, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln169_reg_1837_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_GenericBPC_src_blk_v_7_phi_fu_415_p4 <= GenericBPC_src_blk_v_30_reg_1926;
        else 
            ap_phi_mux_GenericBPC_src_blk_v_7_phi_fu_415_p4 <= GenericBPC_src_blk_v_7_reg_411;
        end if; 
    end process;


    ap_phi_mux_GenericBPC_src_blk_v_8_phi_fu_427_p4_assign_proc : process(ap_block_pp0_stage0, GenericBPC_src_blk_v_8_reg_423, icmp_ln169_reg_1837_pp0_iter3_reg, GenericBPC_src_blk_v_35_reg_1969, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln169_reg_1837_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_GenericBPC_src_blk_v_8_phi_fu_427_p4 <= GenericBPC_src_blk_v_35_reg_1969;
        else 
            ap_phi_mux_GenericBPC_src_blk_v_8_phi_fu_427_p4 <= GenericBPC_src_blk_v_8_reg_423;
        end if; 
    end process;


    ap_phi_mux_GenericBPC_src_blk_v_9_phi_fu_439_p4_assign_proc : process(ap_block_pp0_stage0, GenericBPC_src_blk_v_9_reg_435, icmp_ln169_reg_1837_pp0_iter3_reg, GenericBPC_src_blk_v_36_reg_1981, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln169_reg_1837_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_GenericBPC_src_blk_v_9_phi_fu_439_p4 <= GenericBPC_src_blk_v_36_reg_1981;
        else 
            ap_phi_mux_GenericBPC_src_blk_v_9_phi_fu_439_p4 <= GenericBPC_src_blk_v_9_reg_435;
        end if; 
    end process;


    ap_phi_mux_GenericBPC_src_blk_v_phi_fu_331_p4_assign_proc : process(ap_block_pp0_stage0, GenericBPC_src_blk_v_reg_327, icmp_ln169_reg_1837_pp0_iter3_reg, GenericBPC_src_blk_v_23_reg_1879, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln169_reg_1837_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_GenericBPC_src_blk_v_phi_fu_331_p4 <= GenericBPC_src_blk_v_23_reg_1879;
        else 
            ap_phi_mux_GenericBPC_src_blk_v_phi_fu_331_p4 <= GenericBPC_src_blk_v_reg_327;
        end if; 
    end process;


    ap_phi_mux_c_0_phi_fu_571_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln169_reg_1837, c_0_reg_567, c_reg_1841)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln169_reg_1837 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_c_0_phi_fu_571_p4 <= c_reg_1841;
        else 
            ap_phi_mux_c_0_phi_fu_571_p4 <= c_0_reg_567;
        end if; 
    end process;


    ap_predicate_op76_read_state3_assign_proc : process(icmp_ln169_reg_1837, and_ln176_reg_1846)
    begin
                ap_predicate_op76_read_state3 <= ((ap_const_lv1_1 = and_ln176_reg_1846) and (icmp_ln169_reg_1837 = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= GenericBPC_rd_ptr_0_fu_120;
    ap_return_1 <= GenericBPC_wr_ptr_0_fu_116;
    c_fu_697_p2 <= std_logic_vector(unsigned(ap_phi_mux_c_0_phi_fu_571_p4) + unsigned(ap_const_lv15_1));
    icmp_ln169_fu_692_p2 <= "1" when (ap_phi_mux_c_0_phi_fu_571_p4 = add_ln169_reg_1802) else "0";
    icmp_ln176_1_fu_703_p2 <= "1" when (unsigned(ap_phi_mux_c_0_phi_fu_571_p4) < unsigned(GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_num_clks_per_row_read)) else "0";
    icmp_ln176_fu_656_p2 <= "1" when (unsigned(r) < unsigned(p_src_rows_read)) else "0";
    icmp_ln232_fu_742_p2 <= "1" when (c_0_reg_567_pp0_iter1_reg = ap_const_lv15_0) else "0";
    icmp_ln887_10_fu_1459_p2 <= "1" when (unsigned(GenericBPC_src_blk_v_33_reg_1947_pp0_iter4_reg) < unsigned(select_ln393_6_fu_1452_p3)) else "0";
    icmp_ln887_11_fu_1010_p2 <= "1" when (unsigned(call_ret1_xfExtractPixels_fu_579_ap_return_3) < unsigned(call_ret1_xfExtractPixels_fu_579_ap_return_1)) else "0";
    icmp_ln887_12_fu_1030_p2 <= "1" when (unsigned(call_ret1_xfExtractPixels_fu_579_ap_return_5) < unsigned(select_ln393_7_fu_1016_p3)) else "0";
    icmp_ln887_13_fu_1196_p2 <= "1" when (unsigned(GenericBPC_src_blk_v_32_reg_1939) < unsigned(select_ln393_8_fu_1179_p3)) else "0";
    icmp_ln887_14_fu_1220_p2 <= "1" when (unsigned(GenericBPC_src_blk_v_36_reg_1981) < unsigned(select_ln393_9_fu_1201_p3)) else "0";
    icmp_ln887_15_fu_1244_p2 <= "1" when (unsigned(GenericBPC_src_blk_v_44_reg_2039) < unsigned(select_ln393_10_fu_1225_p3)) else "0";
    icmp_ln887_16_fu_1494_p2 <= "1" when (unsigned(GenericBPC_src_blk_v_46_reg_2059_pp0_iter4_reg) < unsigned(select_ln393_11_reg_2197)) else "0";
    icmp_ln887_17_fu_1516_p2 <= "1" when (unsigned(GenericBPC_src_blk_v_48_reg_2084_pp0_iter4_reg) < unsigned(select_ln393_12_fu_1498_p3)) else "0";
    icmp_ln887_18_fu_1050_p2 <= "1" when (unsigned(call_ret1_xfExtractPixels_fu_579_ap_return_4) < unsigned(call_ret1_xfExtractPixels_fu_579_ap_return_2)) else "0";
    icmp_ln887_19_fu_1266_p2 <= "1" when (unsigned(GenericBPC_src_blk_v_25_reg_1893) < unsigned(select_ln393_14_reg_2161)) else "0";
    icmp_ln887_1_fu_1528_p2 <= "1" when (unsigned(GenericBPC_src_blk_v_34_reg_1958_pp0_iter4_reg) < unsigned(select_ln393_13_fu_1521_p3)) else "0";
    icmp_ln887_20_fu_1288_p2 <= "1" when (unsigned(GenericBPC_src_blk_v_33_reg_1947) < unsigned(select_ln393_15_fu_1270_p3)) else "0";
    icmp_ln887_21_fu_1312_p2 <= "1" when (unsigned(GenericBPC_src_blk_v_37_reg_1993) < unsigned(select_ln393_16_fu_1293_p3)) else "0";
    icmp_ln887_22_fu_1329_p2 <= "1" when (unsigned(GenericBPC_src_blk_v_45_reg_2047) < unsigned(select_ln393_17_fu_1317_p3)) else "0";
    icmp_ln887_23_fu_1575_p2 <= "1" when (unsigned(GenericBPC_src_blk_v_47_reg_2071_pp0_iter4_reg) < unsigned(select_ln393_18_fu_1558_p3)) else "0";
    icmp_ln887_24_fu_1599_p2 <= "1" when (unsigned(GenericBPC_src_blk_v_49_reg_2097_pp0_iter4_reg) < unsigned(select_ln393_19_fu_1580_p3)) else "0";
    icmp_ln887_25_fu_1078_p2 <= "1" when (unsigned(call_ret1_xfExtractPixels_fu_579_ap_return_5) < unsigned(call_ret1_xfExtractPixels_fu_579_ap_return_3)) else "0";
    icmp_ln887_26_fu_1344_p2 <= "1" when (unsigned(GenericBPC_src_blk_v_26_reg_1902) < unsigned(select_ln393_21_reg_2173)) else "0";
    icmp_ln887_27_fu_1366_p2 <= "1" when (unsigned(GenericBPC_src_blk_v_34_reg_1958) < unsigned(select_ln393_22_fu_1348_p3)) else "0";
    icmp_ln887_28_fu_1390_p2 <= "1" when (unsigned(GenericBPC_src_blk_v_38_reg_2002) < unsigned(select_ln393_23_fu_1371_p3)) else "0";
    icmp_ln887_29_fu_1407_p2 <= "1" when (unsigned(GenericBPC_src_blk_v_46_reg_2059) < unsigned(select_ln393_24_fu_1395_p3)) else "0";
    icmp_ln887_2_fu_1611_p2 <= "1" when (unsigned(GenericBPC_src_blk_v_35_reg_1969_pp0_iter4_reg) < unsigned(select_ln393_20_fu_1604_p3)) else "0";
    icmp_ln887_30_fu_1658_p2 <= "1" when (unsigned(GenericBPC_src_blk_v_48_reg_2084_pp0_iter4_reg) < unsigned(select_ln393_25_fu_1641_p3)) else "0";
    icmp_ln887_31_fu_1682_p2 <= "1" when (unsigned(GenericBPC_src_blk_v_50_reg_2106_pp0_iter4_reg) < unsigned(select_ln393_26_fu_1663_p3)) else "0";
    icmp_ln887_3_fu_1694_p2 <= "1" when (unsigned(GenericBPC_src_blk_v_36_reg_1981_pp0_iter4_reg) < unsigned(select_ln393_27_fu_1687_p3)) else "0";
    icmp_ln887_4_fu_990_p2 <= "1" when (unsigned(call_ret1_xfExtractPixels_fu_579_ap_return_4) < unsigned(select_ln393_fu_976_p3)) else "0";
    icmp_ln887_5_fu_1114_p2 <= "1" when (unsigned(GenericBPC_src_blk_v_31_reg_1931) < unsigned(select_ln393_1_fu_1097_p3)) else "0";
    icmp_ln887_6_fu_1138_p2 <= "1" when (unsigned(GenericBPC_src_blk_v_35_reg_1969) < unsigned(select_ln393_2_fu_1119_p3)) else "0";
    icmp_ln887_7_fu_1162_p2 <= "1" when (unsigned(GenericBPC_src_blk_v_43_reg_2031) < unsigned(select_ln393_3_fu_1143_p3)) else "0";
    icmp_ln887_8_fu_1425_p2 <= "1" when (unsigned(GenericBPC_src_blk_v_45_reg_2047_pp0_iter4_reg) < unsigned(select_ln393_4_reg_2185)) else "0";
    icmp_ln887_9_fu_1447_p2 <= "1" when (unsigned(GenericBPC_src_blk_v_47_reg_2071_pp0_iter4_reg) < unsigned(select_ln393_5_fu_1429_p3)) else "0";
    icmp_ln887_fu_970_p2 <= "1" when (unsigned(call_ret1_xfExtractPixels_fu_579_ap_return_2) < unsigned(call_ret1_xfExtractPixels_fu_579_ap_return_0)) else "0";
    icmp_ln895_10_fu_1184_p2 <= "1" when (unsigned(GenericBPC_src_blk_v_32_reg_1939) > unsigned(select_ln390_8_fu_1174_p3)) else "0";
    icmp_ln895_11_fu_1208_p2 <= "1" when (unsigned(GenericBPC_src_blk_v_36_reg_1981) > unsigned(select_ln390_9_fu_1189_p3)) else "0";
    icmp_ln895_12_fu_1232_p2 <= "1" when (unsigned(GenericBPC_src_blk_v_44_reg_2039) > unsigned(select_ln390_10_fu_1213_p3)) else "0";
    icmp_ln895_13_fu_1484_p2 <= "1" when (unsigned(GenericBPC_src_blk_v_46_reg_2059_pp0_iter4_reg) > unsigned(select_ln390_11_reg_2191)) else "0";
    icmp_ln895_14_fu_1504_p2 <= "1" when (unsigned(GenericBPC_src_blk_v_48_reg_2084_pp0_iter4_reg) > unsigned(select_ln390_12_fu_1488_p3)) else "0";
    icmp_ln895_15_fu_1533_p2 <= "1" when (unsigned(GenericBPC_src_blk_v_34_reg_1958_pp0_iter4_reg) > unsigned(select_ln390_13_fu_1509_p3)) else "0";
    icmp_ln895_16_fu_1036_p2 <= "1" when (unsigned(call_ret1_xfExtractPixels_fu_579_ap_return_4) > unsigned(call_ret1_xfExtractPixels_fu_579_ap_return_2)) else "0";
    icmp_ln895_17_fu_1256_p2 <= "1" when (unsigned(GenericBPC_src_blk_v_25_reg_1893) > unsigned(select_ln390_14_reg_2155)) else "0";
    icmp_ln895_18_fu_1276_p2 <= "1" when (unsigned(GenericBPC_src_blk_v_33_reg_1947) > unsigned(select_ln390_15_fu_1260_p3)) else "0";
    icmp_ln895_19_fu_1300_p2 <= "1" when (unsigned(GenericBPC_src_blk_v_37_reg_1993) > unsigned(select_ln390_16_fu_1281_p3)) else "0";
    icmp_ln895_1_fu_984_p2 <= "1" when (unsigned(call_ret1_xfExtractPixels_fu_579_ap_return_4) > unsigned(select_ln390_fu_962_p3)) else "0";
    icmp_ln895_20_fu_1324_p2 <= "1" when (unsigned(GenericBPC_src_blk_v_45_reg_2047) > unsigned(select_ln390_17_fu_1305_p3)) else "0";
    icmp_ln895_21_fu_1563_p2 <= "1" when (unsigned(GenericBPC_src_blk_v_47_reg_2071_pp0_iter4_reg) > unsigned(select_ln390_18_fu_1553_p3)) else "0";
    icmp_ln895_22_fu_1587_p2 <= "1" when (unsigned(GenericBPC_src_blk_v_49_reg_2097_pp0_iter4_reg) > unsigned(select_ln390_19_fu_1568_p3)) else "0";
    icmp_ln895_23_fu_1616_p2 <= "1" when (unsigned(GenericBPC_src_blk_v_35_reg_1969_pp0_iter4_reg) > unsigned(select_ln390_20_fu_1592_p3)) else "0";
    icmp_ln895_24_fu_1064_p2 <= "1" when (unsigned(call_ret1_xfExtractPixels_fu_579_ap_return_5) > unsigned(call_ret1_xfExtractPixels_fu_579_ap_return_3)) else "0";
    icmp_ln895_25_fu_1334_p2 <= "1" when (unsigned(GenericBPC_src_blk_v_26_reg_1902) > unsigned(select_ln390_21_reg_2167)) else "0";
    icmp_ln895_26_fu_1354_p2 <= "1" when (unsigned(GenericBPC_src_blk_v_34_reg_1958) > unsigned(select_ln390_22_fu_1338_p3)) else "0";
    icmp_ln895_27_fu_1378_p2 <= "1" when (unsigned(GenericBPC_src_blk_v_38_reg_2002) > unsigned(select_ln390_23_fu_1359_p3)) else "0";
    icmp_ln895_28_fu_1402_p2 <= "1" when (unsigned(GenericBPC_src_blk_v_46_reg_2059) > unsigned(select_ln390_24_fu_1383_p3)) else "0";
    icmp_ln895_29_fu_1646_p2 <= "1" when (unsigned(GenericBPC_src_blk_v_48_reg_2084_pp0_iter4_reg) > unsigned(select_ln390_25_fu_1636_p3)) else "0";
    icmp_ln895_2_fu_1102_p2 <= "1" when (unsigned(GenericBPC_src_blk_v_31_reg_1931) > unsigned(select_ln390_1_fu_1092_p3)) else "0";
    icmp_ln895_30_fu_1670_p2 <= "1" when (unsigned(GenericBPC_src_blk_v_50_reg_2106_pp0_iter4_reg) > unsigned(select_ln390_26_fu_1651_p3)) else "0";
    icmp_ln895_31_fu_1699_p2 <= "1" when (unsigned(GenericBPC_src_blk_v_36_reg_1981_pp0_iter4_reg) > unsigned(select_ln390_27_fu_1675_p3)) else "0";
    icmp_ln895_3_fu_1126_p2 <= "1" when (unsigned(GenericBPC_src_blk_v_35_reg_1969) > unsigned(select_ln390_2_fu_1107_p3)) else "0";
    icmp_ln895_4_fu_1150_p2 <= "1" when (unsigned(GenericBPC_src_blk_v_43_reg_2031) > unsigned(select_ln390_3_fu_1131_p3)) else "0";
    icmp_ln895_5_fu_1415_p2 <= "1" when (unsigned(GenericBPC_src_blk_v_45_reg_2047_pp0_iter4_reg) > unsigned(select_ln390_4_reg_2179)) else "0";
    icmp_ln895_6_fu_1435_p2 <= "1" when (unsigned(GenericBPC_src_blk_v_47_reg_2071_pp0_iter4_reg) > unsigned(select_ln390_5_fu_1419_p3)) else "0";
    icmp_ln895_7_fu_1464_p2 <= "1" when (unsigned(GenericBPC_src_blk_v_33_reg_1947_pp0_iter4_reg) > unsigned(select_ln390_6_fu_1440_p3)) else "0";
    icmp_ln895_8_fu_996_p2 <= "1" when (unsigned(call_ret1_xfExtractPixels_fu_579_ap_return_3) > unsigned(call_ret1_xfExtractPixels_fu_579_ap_return_1)) else "0";
    icmp_ln895_9_fu_1024_p2 <= "1" when (unsigned(call_ret1_xfExtractPixels_fu_579_ap_return_5) > unsigned(select_ln390_7_fu_1002_p3)) else "0";
    icmp_ln895_fu_956_p2 <= "1" when (unsigned(call_ret1_xfExtractPixels_fu_579_ap_return_2) > unsigned(call_ret1_xfExtractPixels_fu_579_ap_return_0)) else "0";
    p_Result_3_fu_1719_p5 <= (((select_ln887_3_fu_1711_p3 & select_ln887_2_fu_1628_p3) & select_ln887_1_fu_1545_p3) & select_ln887_fu_1476_p3);

    p_dst_data_V_V_blk_n_assign_proc : process(p_dst_data_V_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter6, icmp_ln232_reg_1875_pp0_iter5_reg)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (icmp_ln232_reg_1875_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_dst_data_V_V_blk_n <= p_dst_data_V_V_full_n;
        else 
            p_dst_data_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_V_V_din <= ((select_ln887_1_reg_2248 & select_ln887_reg_2243) & p_Result_s_reg_2253);

    p_dst_data_V_V_write_assign_proc : process(ap_enable_reg_pp0_iter6, icmp_ln232_reg_1875_pp0_iter5_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln232_reg_1875_pp0_iter5_reg = ap_const_lv1_0))) then 
            p_dst_data_V_V_write <= ap_const_logic_1;
        else 
            p_dst_data_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_V_V_blk_n_assign_proc : process(p_src_data_V_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln169_reg_1837, and_ln176_reg_1846)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln176_reg_1846) and (icmp_ln169_reg_1837 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_src_data_V_V_blk_n <= p_src_data_V_V_empty_n;
        else 
            p_src_data_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_V_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op76_read_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op76_read_state3 = ap_const_boolean_1))) then 
            p_src_data_V_V_read <= ap_const_logic_1;
        else 
            p_src_data_V_V_read <= ap_const_logic_0;
        end if; 
    end process;

    select_ln390_10_fu_1213_p3 <= 
        GenericBPC_src_blk_v_36_reg_1981 when (icmp_ln895_11_fu_1208_p2(0) = '1') else 
        select_ln390_9_fu_1189_p3;
    select_ln390_11_fu_1237_p3 <= 
        GenericBPC_src_blk_v_44_reg_2039 when (icmp_ln895_12_fu_1232_p2(0) = '1') else 
        select_ln390_10_fu_1213_p3;
    select_ln390_12_fu_1488_p3 <= 
        GenericBPC_src_blk_v_46_reg_2059_pp0_iter4_reg when (icmp_ln895_13_fu_1484_p2(0) = '1') else 
        select_ln390_11_reg_2191;
    select_ln390_13_fu_1509_p3 <= 
        GenericBPC_src_blk_v_48_reg_2084_pp0_iter4_reg when (icmp_ln895_14_fu_1504_p2(0) = '1') else 
        select_ln390_12_fu_1488_p3;
    select_ln390_14_fu_1042_p3 <= 
        call_ret1_xfExtractPixels_fu_579_ap_return_4 when (icmp_ln895_16_fu_1036_p2(0) = '1') else 
        call_ret1_xfExtractPixels_fu_579_ap_return_2;
    select_ln390_15_fu_1260_p3 <= 
        GenericBPC_src_blk_v_25_reg_1893 when (icmp_ln895_17_fu_1256_p2(0) = '1') else 
        select_ln390_14_reg_2155;
    select_ln390_16_fu_1281_p3 <= 
        GenericBPC_src_blk_v_33_reg_1947 when (icmp_ln895_18_fu_1276_p2(0) = '1') else 
        select_ln390_15_fu_1260_p3;
    select_ln390_17_fu_1305_p3 <= 
        GenericBPC_src_blk_v_37_reg_1993 when (icmp_ln895_19_fu_1300_p2(0) = '1') else 
        select_ln390_16_fu_1281_p3;
    select_ln390_18_fu_1553_p3 <= 
        GenericBPC_src_blk_v_45_reg_2047_pp0_iter4_reg when (icmp_ln895_20_reg_2213(0) = '1') else 
        select_ln390_17_reg_2203;
    select_ln390_19_fu_1568_p3 <= 
        GenericBPC_src_blk_v_47_reg_2071_pp0_iter4_reg when (icmp_ln895_21_fu_1563_p2(0) = '1') else 
        select_ln390_18_fu_1553_p3;
    select_ln390_1_fu_1092_p3 <= 
        GenericBPC_src_blk_v_23_reg_1879 when (icmp_ln895_1_reg_2125(0) = '1') else 
        select_ln390_reg_2115;
    select_ln390_20_fu_1592_p3 <= 
        GenericBPC_src_blk_v_49_reg_2097_pp0_iter4_reg when (icmp_ln895_22_fu_1587_p2(0) = '1') else 
        select_ln390_19_fu_1568_p3;
    select_ln390_21_fu_1070_p3 <= 
        call_ret1_xfExtractPixels_fu_579_ap_return_5 when (icmp_ln895_24_fu_1064_p2(0) = '1') else 
        call_ret1_xfExtractPixels_fu_579_ap_return_3;
    select_ln390_22_fu_1338_p3 <= 
        GenericBPC_src_blk_v_26_reg_1902 when (icmp_ln895_25_fu_1334_p2(0) = '1') else 
        select_ln390_21_reg_2167;
    select_ln390_23_fu_1359_p3 <= 
        GenericBPC_src_blk_v_34_reg_1958 when (icmp_ln895_26_fu_1354_p2(0) = '1') else 
        select_ln390_22_fu_1338_p3;
    select_ln390_24_fu_1383_p3 <= 
        GenericBPC_src_blk_v_38_reg_2002 when (icmp_ln895_27_fu_1378_p2(0) = '1') else 
        select_ln390_23_fu_1359_p3;
    select_ln390_25_fu_1636_p3 <= 
        GenericBPC_src_blk_v_46_reg_2059_pp0_iter4_reg when (icmp_ln895_28_reg_2233(0) = '1') else 
        select_ln390_24_reg_2223;
    select_ln390_26_fu_1651_p3 <= 
        GenericBPC_src_blk_v_48_reg_2084_pp0_iter4_reg when (icmp_ln895_29_fu_1646_p2(0) = '1') else 
        select_ln390_25_fu_1636_p3;
    select_ln390_27_fu_1675_p3 <= 
        GenericBPC_src_blk_v_50_reg_2106_pp0_iter4_reg when (icmp_ln895_30_fu_1670_p2(0) = '1') else 
        select_ln390_26_fu_1651_p3;
    select_ln390_2_fu_1107_p3 <= 
        GenericBPC_src_blk_v_31_reg_1931 when (icmp_ln895_2_fu_1102_p2(0) = '1') else 
        select_ln390_1_fu_1092_p3;
    select_ln390_3_fu_1131_p3 <= 
        GenericBPC_src_blk_v_35_reg_1969 when (icmp_ln895_3_fu_1126_p2(0) = '1') else 
        select_ln390_2_fu_1107_p3;
    select_ln390_4_fu_1155_p3 <= 
        GenericBPC_src_blk_v_43_reg_2031 when (icmp_ln895_4_fu_1150_p2(0) = '1') else 
        select_ln390_3_fu_1131_p3;
    select_ln390_5_fu_1419_p3 <= 
        GenericBPC_src_blk_v_45_reg_2047_pp0_iter4_reg when (icmp_ln895_5_fu_1415_p2(0) = '1') else 
        select_ln390_4_reg_2179;
    select_ln390_6_fu_1440_p3 <= 
        GenericBPC_src_blk_v_47_reg_2071_pp0_iter4_reg when (icmp_ln895_6_fu_1435_p2(0) = '1') else 
        select_ln390_5_fu_1419_p3;
    select_ln390_7_fu_1002_p3 <= 
        call_ret1_xfExtractPixels_fu_579_ap_return_3 when (icmp_ln895_8_fu_996_p2(0) = '1') else 
        call_ret1_xfExtractPixels_fu_579_ap_return_1;
    select_ln390_8_fu_1174_p3 <= 
        GenericBPC_src_blk_v_24_reg_1886 when (icmp_ln895_9_reg_2145(0) = '1') else 
        select_ln390_7_reg_2135;
    select_ln390_9_fu_1189_p3 <= 
        GenericBPC_src_blk_v_32_reg_1939 when (icmp_ln895_10_fu_1184_p2(0) = '1') else 
        select_ln390_8_fu_1174_p3;
    select_ln390_fu_962_p3 <= 
        call_ret1_xfExtractPixels_fu_579_ap_return_2 when (icmp_ln895_fu_956_p2(0) = '1') else 
        call_ret1_xfExtractPixels_fu_579_ap_return_0;
    select_ln393_10_fu_1225_p3 <= 
        GenericBPC_src_blk_v_36_reg_1981 when (icmp_ln887_14_fu_1220_p2(0) = '1') else 
        select_ln393_9_fu_1201_p3;
    select_ln393_11_fu_1249_p3 <= 
        GenericBPC_src_blk_v_44_reg_2039 when (icmp_ln887_15_fu_1244_p2(0) = '1') else 
        select_ln393_10_fu_1225_p3;
    select_ln393_12_fu_1498_p3 <= 
        GenericBPC_src_blk_v_46_reg_2059_pp0_iter4_reg when (icmp_ln887_16_fu_1494_p2(0) = '1') else 
        select_ln393_11_reg_2197;
    select_ln393_13_fu_1521_p3 <= 
        GenericBPC_src_blk_v_48_reg_2084_pp0_iter4_reg when (icmp_ln887_17_fu_1516_p2(0) = '1') else 
        select_ln393_12_fu_1498_p3;
    select_ln393_14_fu_1056_p3 <= 
        call_ret1_xfExtractPixels_fu_579_ap_return_4 when (icmp_ln887_18_fu_1050_p2(0) = '1') else 
        call_ret1_xfExtractPixels_fu_579_ap_return_2;
    select_ln393_15_fu_1270_p3 <= 
        GenericBPC_src_blk_v_25_reg_1893 when (icmp_ln887_19_fu_1266_p2(0) = '1') else 
        select_ln393_14_reg_2161;
    select_ln393_16_fu_1293_p3 <= 
        GenericBPC_src_blk_v_33_reg_1947 when (icmp_ln887_20_fu_1288_p2(0) = '1') else 
        select_ln393_15_fu_1270_p3;
    select_ln393_17_fu_1317_p3 <= 
        GenericBPC_src_blk_v_37_reg_1993 when (icmp_ln887_21_fu_1312_p2(0) = '1') else 
        select_ln393_16_fu_1293_p3;
    select_ln393_18_fu_1558_p3 <= 
        GenericBPC_src_blk_v_45_reg_2047_pp0_iter4_reg when (icmp_ln887_22_reg_2218(0) = '1') else 
        select_ln393_17_reg_2208;
    select_ln393_19_fu_1580_p3 <= 
        GenericBPC_src_blk_v_47_reg_2071_pp0_iter4_reg when (icmp_ln887_23_fu_1575_p2(0) = '1') else 
        select_ln393_18_fu_1558_p3;
    select_ln393_1_fu_1097_p3 <= 
        GenericBPC_src_blk_v_23_reg_1879 when (icmp_ln887_4_reg_2130(0) = '1') else 
        select_ln393_reg_2120;
    select_ln393_20_fu_1604_p3 <= 
        GenericBPC_src_blk_v_49_reg_2097_pp0_iter4_reg when (icmp_ln887_24_fu_1599_p2(0) = '1') else 
        select_ln393_19_fu_1580_p3;
    select_ln393_21_fu_1084_p3 <= 
        call_ret1_xfExtractPixels_fu_579_ap_return_5 when (icmp_ln887_25_fu_1078_p2(0) = '1') else 
        call_ret1_xfExtractPixels_fu_579_ap_return_3;
    select_ln393_22_fu_1348_p3 <= 
        GenericBPC_src_blk_v_26_reg_1902 when (icmp_ln887_26_fu_1344_p2(0) = '1') else 
        select_ln393_21_reg_2173;
    select_ln393_23_fu_1371_p3 <= 
        GenericBPC_src_blk_v_34_reg_1958 when (icmp_ln887_27_fu_1366_p2(0) = '1') else 
        select_ln393_22_fu_1348_p3;
    select_ln393_24_fu_1395_p3 <= 
        GenericBPC_src_blk_v_38_reg_2002 when (icmp_ln887_28_fu_1390_p2(0) = '1') else 
        select_ln393_23_fu_1371_p3;
    select_ln393_25_fu_1641_p3 <= 
        GenericBPC_src_blk_v_46_reg_2059_pp0_iter4_reg when (icmp_ln887_29_reg_2238(0) = '1') else 
        select_ln393_24_reg_2228;
    select_ln393_26_fu_1663_p3 <= 
        GenericBPC_src_blk_v_48_reg_2084_pp0_iter4_reg when (icmp_ln887_30_fu_1658_p2(0) = '1') else 
        select_ln393_25_fu_1641_p3;
    select_ln393_27_fu_1687_p3 <= 
        GenericBPC_src_blk_v_50_reg_2106_pp0_iter4_reg when (icmp_ln887_31_fu_1682_p2(0) = '1') else 
        select_ln393_26_fu_1663_p3;
    select_ln393_2_fu_1119_p3 <= 
        GenericBPC_src_blk_v_31_reg_1931 when (icmp_ln887_5_fu_1114_p2(0) = '1') else 
        select_ln393_1_fu_1097_p3;
    select_ln393_3_fu_1143_p3 <= 
        GenericBPC_src_blk_v_35_reg_1969 when (icmp_ln887_6_fu_1138_p2(0) = '1') else 
        select_ln393_2_fu_1119_p3;
    select_ln393_4_fu_1167_p3 <= 
        GenericBPC_src_blk_v_43_reg_2031 when (icmp_ln887_7_fu_1162_p2(0) = '1') else 
        select_ln393_3_fu_1143_p3;
    select_ln393_5_fu_1429_p3 <= 
        GenericBPC_src_blk_v_45_reg_2047_pp0_iter4_reg when (icmp_ln887_8_fu_1425_p2(0) = '1') else 
        select_ln393_4_reg_2185;
    select_ln393_6_fu_1452_p3 <= 
        GenericBPC_src_blk_v_47_reg_2071_pp0_iter4_reg when (icmp_ln887_9_fu_1447_p2(0) = '1') else 
        select_ln393_5_fu_1429_p3;
    select_ln393_7_fu_1016_p3 <= 
        call_ret1_xfExtractPixels_fu_579_ap_return_3 when (icmp_ln887_11_fu_1010_p2(0) = '1') else 
        call_ret1_xfExtractPixels_fu_579_ap_return_1;
    select_ln393_8_fu_1179_p3 <= 
        GenericBPC_src_blk_v_24_reg_1886 when (icmp_ln887_12_reg_2150(0) = '1') else 
        select_ln393_7_reg_2140;
    select_ln393_9_fu_1201_p3 <= 
        GenericBPC_src_blk_v_32_reg_1939 when (icmp_ln887_13_fu_1196_p2(0) = '1') else 
        select_ln393_8_fu_1179_p3;
    select_ln393_fu_976_p3 <= 
        call_ret1_xfExtractPixels_fu_579_ap_return_2 when (icmp_ln887_fu_970_p2(0) = '1') else 
        call_ret1_xfExtractPixels_fu_579_ap_return_0;
    select_ln401_1_fu_1538_p3 <= 
        select_ln390_13_fu_1509_p3 when (icmp_ln895_15_fu_1533_p2(0) = '1') else 
        GenericBPC_src_blk_v_34_reg_1958_pp0_iter4_reg;
    select_ln401_2_fu_1621_p3 <= 
        select_ln390_20_fu_1592_p3 when (icmp_ln895_23_fu_1616_p2(0) = '1') else 
        GenericBPC_src_blk_v_35_reg_1969_pp0_iter4_reg;
    select_ln401_3_fu_1704_p3 <= 
        select_ln390_27_fu_1675_p3 when (icmp_ln895_31_fu_1699_p2(0) = '1') else 
        GenericBPC_src_blk_v_36_reg_1981_pp0_iter4_reg;
    select_ln401_fu_1469_p3 <= 
        select_ln390_6_fu_1440_p3 when (icmp_ln895_7_fu_1464_p2(0) = '1') else 
        GenericBPC_src_blk_v_33_reg_1947_pp0_iter4_reg;
    select_ln887_1_fu_1545_p3 <= 
        select_ln393_13_fu_1521_p3 when (icmp_ln887_1_fu_1528_p2(0) = '1') else 
        select_ln401_1_fu_1538_p3;
    select_ln887_2_fu_1628_p3 <= 
        select_ln393_20_fu_1604_p3 when (icmp_ln887_2_fu_1611_p2(0) = '1') else 
        select_ln401_2_fu_1621_p3;
    select_ln887_3_fu_1711_p3 <= 
        select_ln393_27_fu_1687_p3 when (icmp_ln887_3_fu_1694_p2(0) = '1') else 
        select_ln401_3_fu_1704_p3;
    select_ln887_fu_1476_p3 <= 
        select_ln393_6_fu_1452_p3 when (icmp_ln887_10_fu_1459_p2(0) = '1') else 
        select_ln401_fu_1469_p3;
    trunc_ln321_1_fu_666_p1 <= GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_row_idx_val_0_read(3 - 1 downto 0);
    trunc_ln321_2_fu_670_p1 <= GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_row_idx_val_1_read(3 - 1 downto 0);
    trunc_ln321_3_fu_674_p1 <= GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_row_idx_val_2_read(3 - 1 downto 0);
    trunc_ln321_4_fu_678_p1 <= GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_row_idx_val_3_read(3 - 1 downto 0);
    trunc_ln321_fu_662_p1 <= GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_row_idx_val_4_read(3 - 1 downto 0);
    zext_ln177_fu_713_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(c_0_reg_567),64));
    zext_ln188_fu_733_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(c_0_reg_567_pp0_iter1_reg),64));
end behav;
