$date
	Tue Sep 24 00:57:26 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Data_Reg_tb $end
$scope module dut $end
$var wire 10 ! Byte_pckg_out [9:0] $end
$var wire 1 " Clk $end
$var wire 8 # Data_bus [7:0] $end
$var wire 1 $ Load_XMT_register $end
$var wire 1 % Reset $end
$var reg 10 & Byte_pckg [9:0] $end
$upscope $end
$upscope $end
$scope module Trans_Contr_tb $end
$scope module dut $end
$var wire 1 ' Byte_ready $end
$var wire 1 ( Clk $end
$var wire 1 ) Load_XMT_register_w $end
$var wire 1 * Load_shift_register_w $end
$var wire 1 + Reset $end
$var wire 1 , Start_w $end
$var wire 1 - T_byte $end
$var wire 1 . Serial_out $end
$var wire 10 / Byte_pckg_out_Data_reg_in [9:0] $end
$var reg 4 0 Counter [3:0] $end
$var reg 1 1 Load_XMT_register $end
$var reg 1 2 Load_shift_register $end
$var reg 1 3 Start $end
$var reg 2 4 ns [1:0] $end
$var reg 2 5 ps [1:0] $end
$scope module data_reg $end
$var wire 10 6 Byte_pckg_out [9:0] $end
$var wire 1 ( Clk $end
$var wire 8 7 Data_bus [7:0] $end
$var wire 1 ) Load_XMT_register $end
$var wire 1 + Reset $end
$var reg 10 8 Byte_pckg [9:0] $end
$upscope $end
$scope module shift_reg $end
$var wire 1 ( Clk $end
$var wire 10 9 Data_reg_in [9:0] $end
$var wire 1 * Load_shift_register $end
$var wire 1 + Reset $end
$var wire 1 , Start $end
$var wire 1 . Serial_out $end
$var reg 4 : Counter [3:0] $end
$var reg 10 ; Shift_reg_data [9:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ;
bx :
bx 9
bx 8
b11111111 7
bx 6
bx 5
bx 4
x3
x2
x1
bx 0
bx /
x.
z-
z,
z+
z*
z)
z(
z'
bx &
1%
0$
b11111111 #
0"
bx !
$end
#10
b1 !
b1 &
1"
#20
0"
#30
1"
#40
0"
#50
1"
#60
0"
#70
1"
#80
0"
0%
#90
1"
#100
0"
#110
1"
#120
0"
1$
#130
b111111111 !
b111111111 &
1"
#140
0"
#150
1"
#160
0"
#170
1"
#180
0"
#190
1"
#200
0"
0$
#210
b1 !
b1 &
1"
#220
0"
#230
1"
#240
0"
#250
1"
#260
0"
