
FreeRTOSDemoProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012780  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001568  08012910  08012910  00013910  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013e78  08013e78  000152c0  2**0
                  CONTENTS
  4 .ARM          00000008  08013e78  08013e78  00014e78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013e80  08013e80  000152c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013e80  08013e80  00014e80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08013e84  08013e84  00014e84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002c0  20000000  08013e88  00015000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000152c0  2**0
                  CONTENTS
 10 .bss          0001be98  200002c0  200002c0  000152c0  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  2001c158  2001c158  000152c0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000152c0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00021cfe  00000000  00000000  000152f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005000  00000000  00000000  00036fee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001cb8  00000000  00000000  0003bff0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000162b  00000000  00000000  0003dca8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000281c3  00000000  00000000  0003f2d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00023de8  00000000  00000000  00067496  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e6cda  00000000  00000000  0008b27e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00171f58  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00008dd4  00000000  00000000  00171f9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 000000ae  00000000  00000000  0017ad70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002c0 	.word	0x200002c0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080128f8 	.word	0x080128f8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200002c4 	.word	0x200002c4
 80001cc:	080128f8 	.word	0x080128f8

080001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 80001d0:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 80001d2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80001d6:	f8df 0088 	ldr.w	r0, [pc, #136]	@ 8000260 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 80001da:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 80001de:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 80001e2:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 80001e4:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 80001e6:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 80001e8:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 80001ea:	d332      	bcc.n	8000252 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 80001ec:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 80001ee:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 80001f0:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 80001f2:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 80001f4:	d314      	bcc.n	8000220 <_CheckCase2>

080001f6 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 80001f6:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 80001f8:	19d0      	adds	r0, r2, r7
 80001fa:	bf00      	nop

080001fc <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 80001fc:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000200:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000204:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000206:	d005      	beq.n	8000214 <_CSDone>
        LDRB     R3,[R1], #+1
 8000208:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800020c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000210:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000212:	d1f3      	bne.n	80001fc <_LoopCopyStraight>

08000214 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000214:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000218:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800021a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800021c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800021e:	4770      	bx	lr

08000220 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000220:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000222:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000224:	d319      	bcc.n	800025a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000226:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000228:	1b12      	subs	r2, r2, r4

0800022a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800022a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800022e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000232:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000234:	d1f9      	bne.n	800022a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000236:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000238:	d005      	beq.n	8000246 <_No2ChunkNeeded>

0800023a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800023a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800023e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000242:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000244:	d1f9      	bne.n	800023a <_LoopCopyAfterWrapAround>

08000246 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000246:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800024a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800024c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800024e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000250:	4770      	bx	lr

08000252 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000252:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000254:	3801      	subs	r0, #1
        CMP      R0,R2
 8000256:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000258:	d2cd      	bcs.n	80001f6 <_Case4>

0800025a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800025a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800025e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000260:	2001aa38 	.word	0x2001aa38

08000264 <strcmp>:
 8000264:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000268:	f811 3b01 	ldrb.w	r3, [r1], #1
 800026c:	2a01      	cmp	r2, #1
 800026e:	bf28      	it	cs
 8000270:	429a      	cmpcs	r2, r3
 8000272:	d0f7      	beq.n	8000264 <strcmp>
 8000274:	1ad0      	subs	r0, r2, r3
 8000276:	4770      	bx	lr

08000278 <strlen>:
 8000278:	4603      	mov	r3, r0
 800027a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800027e:	2a00      	cmp	r2, #0
 8000280:	d1fb      	bne.n	800027a <strlen+0x2>
 8000282:	1a18      	subs	r0, r3, r0
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
	...

08000290 <memchr>:
 8000290:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000294:	2a10      	cmp	r2, #16
 8000296:	db2b      	blt.n	80002f0 <memchr+0x60>
 8000298:	f010 0f07 	tst.w	r0, #7
 800029c:	d008      	beq.n	80002b0 <memchr+0x20>
 800029e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a2:	3a01      	subs	r2, #1
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d02d      	beq.n	8000304 <memchr+0x74>
 80002a8:	f010 0f07 	tst.w	r0, #7
 80002ac:	b342      	cbz	r2, 8000300 <memchr+0x70>
 80002ae:	d1f6      	bne.n	800029e <memchr+0xe>
 80002b0:	b4f0      	push	{r4, r5, r6, r7}
 80002b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002ba:	f022 0407 	bic.w	r4, r2, #7
 80002be:	f07f 0700 	mvns.w	r7, #0
 80002c2:	2300      	movs	r3, #0
 80002c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002c8:	3c08      	subs	r4, #8
 80002ca:	ea85 0501 	eor.w	r5, r5, r1
 80002ce:	ea86 0601 	eor.w	r6, r6, r1
 80002d2:	fa85 f547 	uadd8	r5, r5, r7
 80002d6:	faa3 f587 	sel	r5, r3, r7
 80002da:	fa86 f647 	uadd8	r6, r6, r7
 80002de:	faa5 f687 	sel	r6, r5, r7
 80002e2:	b98e      	cbnz	r6, 8000308 <memchr+0x78>
 80002e4:	d1ee      	bne.n	80002c4 <memchr+0x34>
 80002e6:	bcf0      	pop	{r4, r5, r6, r7}
 80002e8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002ec:	f002 0207 	and.w	r2, r2, #7
 80002f0:	b132      	cbz	r2, 8000300 <memchr+0x70>
 80002f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f6:	3a01      	subs	r2, #1
 80002f8:	ea83 0301 	eor.w	r3, r3, r1
 80002fc:	b113      	cbz	r3, 8000304 <memchr+0x74>
 80002fe:	d1f8      	bne.n	80002f2 <memchr+0x62>
 8000300:	2000      	movs	r0, #0
 8000302:	4770      	bx	lr
 8000304:	3801      	subs	r0, #1
 8000306:	4770      	bx	lr
 8000308:	2d00      	cmp	r5, #0
 800030a:	bf06      	itte	eq
 800030c:	4635      	moveq	r5, r6
 800030e:	3803      	subeq	r0, #3
 8000310:	3807      	subne	r0, #7
 8000312:	f015 0f01 	tst.w	r5, #1
 8000316:	d107      	bne.n	8000328 <memchr+0x98>
 8000318:	3001      	adds	r0, #1
 800031a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800031e:	bf02      	ittt	eq
 8000320:	3001      	addeq	r0, #1
 8000322:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000326:	3001      	addeq	r0, #1
 8000328:	bcf0      	pop	{r4, r5, r6, r7}
 800032a:	3801      	subs	r0, #1
 800032c:	4770      	bx	lr
 800032e:	bf00      	nop

08000330 <__aeabi_drsub>:
 8000330:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000334:	e002      	b.n	800033c <__adddf3>
 8000336:	bf00      	nop

08000338 <__aeabi_dsub>:
 8000338:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800033c <__adddf3>:
 800033c:	b530      	push	{r4, r5, lr}
 800033e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000342:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000346:	ea94 0f05 	teq	r4, r5
 800034a:	bf08      	it	eq
 800034c:	ea90 0f02 	teqeq	r0, r2
 8000350:	bf1f      	itttt	ne
 8000352:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000356:	ea55 0c02 	orrsne.w	ip, r5, r2
 800035a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800035e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000362:	f000 80e2 	beq.w	800052a <__adddf3+0x1ee>
 8000366:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800036a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800036e:	bfb8      	it	lt
 8000370:	426d      	neglt	r5, r5
 8000372:	dd0c      	ble.n	800038e <__adddf3+0x52>
 8000374:	442c      	add	r4, r5
 8000376:	ea80 0202 	eor.w	r2, r0, r2
 800037a:	ea81 0303 	eor.w	r3, r1, r3
 800037e:	ea82 0000 	eor.w	r0, r2, r0
 8000382:	ea83 0101 	eor.w	r1, r3, r1
 8000386:	ea80 0202 	eor.w	r2, r0, r2
 800038a:	ea81 0303 	eor.w	r3, r1, r3
 800038e:	2d36      	cmp	r5, #54	@ 0x36
 8000390:	bf88      	it	hi
 8000392:	bd30      	pophi	{r4, r5, pc}
 8000394:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000398:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800039c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80003a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80003a4:	d002      	beq.n	80003ac <__adddf3+0x70>
 80003a6:	4240      	negs	r0, r0
 80003a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003ac:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80003b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80003b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80003b8:	d002      	beq.n	80003c0 <__adddf3+0x84>
 80003ba:	4252      	negs	r2, r2
 80003bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003c0:	ea94 0f05 	teq	r4, r5
 80003c4:	f000 80a7 	beq.w	8000516 <__adddf3+0x1da>
 80003c8:	f1a4 0401 	sub.w	r4, r4, #1
 80003cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80003d0:	db0d      	blt.n	80003ee <__adddf3+0xb2>
 80003d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80003d6:	fa22 f205 	lsr.w	r2, r2, r5
 80003da:	1880      	adds	r0, r0, r2
 80003dc:	f141 0100 	adc.w	r1, r1, #0
 80003e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003e4:	1880      	adds	r0, r0, r2
 80003e6:	fa43 f305 	asr.w	r3, r3, r5
 80003ea:	4159      	adcs	r1, r3
 80003ec:	e00e      	b.n	800040c <__adddf3+0xd0>
 80003ee:	f1a5 0520 	sub.w	r5, r5, #32
 80003f2:	f10e 0e20 	add.w	lr, lr, #32
 80003f6:	2a01      	cmp	r2, #1
 80003f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003fc:	bf28      	it	cs
 80003fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000402:	fa43 f305 	asr.w	r3, r3, r5
 8000406:	18c0      	adds	r0, r0, r3
 8000408:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800040c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000410:	d507      	bpl.n	8000422 <__adddf3+0xe6>
 8000412:	f04f 0e00 	mov.w	lr, #0
 8000416:	f1dc 0c00 	rsbs	ip, ip, #0
 800041a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800041e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000422:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000426:	d31b      	bcc.n	8000460 <__adddf3+0x124>
 8000428:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800042c:	d30c      	bcc.n	8000448 <__adddf3+0x10c>
 800042e:	0849      	lsrs	r1, r1, #1
 8000430:	ea5f 0030 	movs.w	r0, r0, rrx
 8000434:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000438:	f104 0401 	add.w	r4, r4, #1
 800043c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000440:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000444:	f080 809a 	bcs.w	800057c <__adddf3+0x240>
 8000448:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800044c:	bf08      	it	eq
 800044e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000452:	f150 0000 	adcs.w	r0, r0, #0
 8000456:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800045a:	ea41 0105 	orr.w	r1, r1, r5
 800045e:	bd30      	pop	{r4, r5, pc}
 8000460:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000464:	4140      	adcs	r0, r0
 8000466:	eb41 0101 	adc.w	r1, r1, r1
 800046a:	3c01      	subs	r4, #1
 800046c:	bf28      	it	cs
 800046e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000472:	d2e9      	bcs.n	8000448 <__adddf3+0x10c>
 8000474:	f091 0f00 	teq	r1, #0
 8000478:	bf04      	itt	eq
 800047a:	4601      	moveq	r1, r0
 800047c:	2000      	moveq	r0, #0
 800047e:	fab1 f381 	clz	r3, r1
 8000482:	bf08      	it	eq
 8000484:	3320      	addeq	r3, #32
 8000486:	f1a3 030b 	sub.w	r3, r3, #11
 800048a:	f1b3 0220 	subs.w	r2, r3, #32
 800048e:	da0c      	bge.n	80004aa <__adddf3+0x16e>
 8000490:	320c      	adds	r2, #12
 8000492:	dd08      	ble.n	80004a6 <__adddf3+0x16a>
 8000494:	f102 0c14 	add.w	ip, r2, #20
 8000498:	f1c2 020c 	rsb	r2, r2, #12
 800049c:	fa01 f00c 	lsl.w	r0, r1, ip
 80004a0:	fa21 f102 	lsr.w	r1, r1, r2
 80004a4:	e00c      	b.n	80004c0 <__adddf3+0x184>
 80004a6:	f102 0214 	add.w	r2, r2, #20
 80004aa:	bfd8      	it	le
 80004ac:	f1c2 0c20 	rsble	ip, r2, #32
 80004b0:	fa01 f102 	lsl.w	r1, r1, r2
 80004b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80004b8:	bfdc      	itt	le
 80004ba:	ea41 010c 	orrle.w	r1, r1, ip
 80004be:	4090      	lslle	r0, r2
 80004c0:	1ae4      	subs	r4, r4, r3
 80004c2:	bfa2      	ittt	ge
 80004c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80004c8:	4329      	orrge	r1, r5
 80004ca:	bd30      	popge	{r4, r5, pc}
 80004cc:	ea6f 0404 	mvn.w	r4, r4
 80004d0:	3c1f      	subs	r4, #31
 80004d2:	da1c      	bge.n	800050e <__adddf3+0x1d2>
 80004d4:	340c      	adds	r4, #12
 80004d6:	dc0e      	bgt.n	80004f6 <__adddf3+0x1ba>
 80004d8:	f104 0414 	add.w	r4, r4, #20
 80004dc:	f1c4 0220 	rsb	r2, r4, #32
 80004e0:	fa20 f004 	lsr.w	r0, r0, r4
 80004e4:	fa01 f302 	lsl.w	r3, r1, r2
 80004e8:	ea40 0003 	orr.w	r0, r0, r3
 80004ec:	fa21 f304 	lsr.w	r3, r1, r4
 80004f0:	ea45 0103 	orr.w	r1, r5, r3
 80004f4:	bd30      	pop	{r4, r5, pc}
 80004f6:	f1c4 040c 	rsb	r4, r4, #12
 80004fa:	f1c4 0220 	rsb	r2, r4, #32
 80004fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000502:	fa01 f304 	lsl.w	r3, r1, r4
 8000506:	ea40 0003 	orr.w	r0, r0, r3
 800050a:	4629      	mov	r1, r5
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	fa21 f004 	lsr.w	r0, r1, r4
 8000512:	4629      	mov	r1, r5
 8000514:	bd30      	pop	{r4, r5, pc}
 8000516:	f094 0f00 	teq	r4, #0
 800051a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800051e:	bf06      	itte	eq
 8000520:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000524:	3401      	addeq	r4, #1
 8000526:	3d01      	subne	r5, #1
 8000528:	e74e      	b.n	80003c8 <__adddf3+0x8c>
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf18      	it	ne
 8000530:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000534:	d029      	beq.n	800058a <__adddf3+0x24e>
 8000536:	ea94 0f05 	teq	r4, r5
 800053a:	bf08      	it	eq
 800053c:	ea90 0f02 	teqeq	r0, r2
 8000540:	d005      	beq.n	800054e <__adddf3+0x212>
 8000542:	ea54 0c00 	orrs.w	ip, r4, r0
 8000546:	bf04      	itt	eq
 8000548:	4619      	moveq	r1, r3
 800054a:	4610      	moveq	r0, r2
 800054c:	bd30      	pop	{r4, r5, pc}
 800054e:	ea91 0f03 	teq	r1, r3
 8000552:	bf1e      	ittt	ne
 8000554:	2100      	movne	r1, #0
 8000556:	2000      	movne	r0, #0
 8000558:	bd30      	popne	{r4, r5, pc}
 800055a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800055e:	d105      	bne.n	800056c <__adddf3+0x230>
 8000560:	0040      	lsls	r0, r0, #1
 8000562:	4149      	adcs	r1, r1
 8000564:	bf28      	it	cs
 8000566:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800056a:	bd30      	pop	{r4, r5, pc}
 800056c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000570:	bf3c      	itt	cc
 8000572:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000576:	bd30      	popcc	{r4, r5, pc}
 8000578:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800057c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000580:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000584:	f04f 0000 	mov.w	r0, #0
 8000588:	bd30      	pop	{r4, r5, pc}
 800058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800058e:	bf1a      	itte	ne
 8000590:	4619      	movne	r1, r3
 8000592:	4610      	movne	r0, r2
 8000594:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000598:	bf1c      	itt	ne
 800059a:	460b      	movne	r3, r1
 800059c:	4602      	movne	r2, r0
 800059e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80005a2:	bf06      	itte	eq
 80005a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80005a8:	ea91 0f03 	teqeq	r1, r3
 80005ac:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80005b0:	bd30      	pop	{r4, r5, pc}
 80005b2:	bf00      	nop

080005b4 <__aeabi_ui2d>:
 80005b4:	f090 0f00 	teq	r0, #0
 80005b8:	bf04      	itt	eq
 80005ba:	2100      	moveq	r1, #0
 80005bc:	4770      	bxeq	lr
 80005be:	b530      	push	{r4, r5, lr}
 80005c0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005c8:	f04f 0500 	mov.w	r5, #0
 80005cc:	f04f 0100 	mov.w	r1, #0
 80005d0:	e750      	b.n	8000474 <__adddf3+0x138>
 80005d2:	bf00      	nop

080005d4 <__aeabi_i2d>:
 80005d4:	f090 0f00 	teq	r0, #0
 80005d8:	bf04      	itt	eq
 80005da:	2100      	moveq	r1, #0
 80005dc:	4770      	bxeq	lr
 80005de:	b530      	push	{r4, r5, lr}
 80005e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005e8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80005ec:	bf48      	it	mi
 80005ee:	4240      	negmi	r0, r0
 80005f0:	f04f 0100 	mov.w	r1, #0
 80005f4:	e73e      	b.n	8000474 <__adddf3+0x138>
 80005f6:	bf00      	nop

080005f8 <__aeabi_f2d>:
 80005f8:	0042      	lsls	r2, r0, #1
 80005fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000602:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000606:	bf1f      	itttt	ne
 8000608:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800060c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000610:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000614:	4770      	bxne	lr
 8000616:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800061a:	bf08      	it	eq
 800061c:	4770      	bxeq	lr
 800061e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000622:	bf04      	itt	eq
 8000624:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000628:	4770      	bxeq	lr
 800062a:	b530      	push	{r4, r5, lr}
 800062c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000630:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000634:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000638:	e71c      	b.n	8000474 <__adddf3+0x138>
 800063a:	bf00      	nop

0800063c <__aeabi_ul2d>:
 800063c:	ea50 0201 	orrs.w	r2, r0, r1
 8000640:	bf08      	it	eq
 8000642:	4770      	bxeq	lr
 8000644:	b530      	push	{r4, r5, lr}
 8000646:	f04f 0500 	mov.w	r5, #0
 800064a:	e00a      	b.n	8000662 <__aeabi_l2d+0x16>

0800064c <__aeabi_l2d>:
 800064c:	ea50 0201 	orrs.w	r2, r0, r1
 8000650:	bf08      	it	eq
 8000652:	4770      	bxeq	lr
 8000654:	b530      	push	{r4, r5, lr}
 8000656:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800065a:	d502      	bpl.n	8000662 <__aeabi_l2d+0x16>
 800065c:	4240      	negs	r0, r0
 800065e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000662:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000666:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800066a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800066e:	f43f aed8 	beq.w	8000422 <__adddf3+0xe6>
 8000672:	f04f 0203 	mov.w	r2, #3
 8000676:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800067a:	bf18      	it	ne
 800067c:	3203      	addne	r2, #3
 800067e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000682:	bf18      	it	ne
 8000684:	3203      	addne	r2, #3
 8000686:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800068a:	f1c2 0320 	rsb	r3, r2, #32
 800068e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000692:	fa20 f002 	lsr.w	r0, r0, r2
 8000696:	fa01 fe03 	lsl.w	lr, r1, r3
 800069a:	ea40 000e 	orr.w	r0, r0, lr
 800069e:	fa21 f102 	lsr.w	r1, r1, r2
 80006a2:	4414      	add	r4, r2
 80006a4:	e6bd      	b.n	8000422 <__adddf3+0xe6>
 80006a6:	bf00      	nop

080006a8 <__aeabi_dmul>:
 80006a8:	b570      	push	{r4, r5, r6, lr}
 80006aa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80006ae:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80006b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80006b6:	bf1d      	ittte	ne
 80006b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80006bc:	ea94 0f0c 	teqne	r4, ip
 80006c0:	ea95 0f0c 	teqne	r5, ip
 80006c4:	f000 f8de 	bleq	8000884 <__aeabi_dmul+0x1dc>
 80006c8:	442c      	add	r4, r5
 80006ca:	ea81 0603 	eor.w	r6, r1, r3
 80006ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80006d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80006d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80006da:	bf18      	it	ne
 80006dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006e0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80006e8:	d038      	beq.n	800075c <__aeabi_dmul+0xb4>
 80006ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80006ee:	f04f 0500 	mov.w	r5, #0
 80006f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006f6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006fe:	f04f 0600 	mov.w	r6, #0
 8000702:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000706:	f09c 0f00 	teq	ip, #0
 800070a:	bf18      	it	ne
 800070c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000710:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000714:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000718:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800071c:	d204      	bcs.n	8000728 <__aeabi_dmul+0x80>
 800071e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000722:	416d      	adcs	r5, r5
 8000724:	eb46 0606 	adc.w	r6, r6, r6
 8000728:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800072c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000730:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000734:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000738:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800073c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000740:	bf88      	it	hi
 8000742:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000746:	d81e      	bhi.n	8000786 <__aeabi_dmul+0xde>
 8000748:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800074c:	bf08      	it	eq
 800074e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000752:	f150 0000 	adcs.w	r0, r0, #0
 8000756:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000760:	ea46 0101 	orr.w	r1, r6, r1
 8000764:	ea40 0002 	orr.w	r0, r0, r2
 8000768:	ea81 0103 	eor.w	r1, r1, r3
 800076c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000770:	bfc2      	ittt	gt
 8000772:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000776:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800077a:	bd70      	popgt	{r4, r5, r6, pc}
 800077c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000780:	f04f 0e00 	mov.w	lr, #0
 8000784:	3c01      	subs	r4, #1
 8000786:	f300 80ab 	bgt.w	80008e0 <__aeabi_dmul+0x238>
 800078a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800078e:	bfde      	ittt	le
 8000790:	2000      	movle	r0, #0
 8000792:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000796:	bd70      	pople	{r4, r5, r6, pc}
 8000798:	f1c4 0400 	rsb	r4, r4, #0
 800079c:	3c20      	subs	r4, #32
 800079e:	da35      	bge.n	800080c <__aeabi_dmul+0x164>
 80007a0:	340c      	adds	r4, #12
 80007a2:	dc1b      	bgt.n	80007dc <__aeabi_dmul+0x134>
 80007a4:	f104 0414 	add.w	r4, r4, #20
 80007a8:	f1c4 0520 	rsb	r5, r4, #32
 80007ac:	fa00 f305 	lsl.w	r3, r0, r5
 80007b0:	fa20 f004 	lsr.w	r0, r0, r4
 80007b4:	fa01 f205 	lsl.w	r2, r1, r5
 80007b8:	ea40 0002 	orr.w	r0, r0, r2
 80007bc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80007c0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80007c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007c8:	fa21 f604 	lsr.w	r6, r1, r4
 80007cc:	eb42 0106 	adc.w	r1, r2, r6
 80007d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007d4:	bf08      	it	eq
 80007d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007da:	bd70      	pop	{r4, r5, r6, pc}
 80007dc:	f1c4 040c 	rsb	r4, r4, #12
 80007e0:	f1c4 0520 	rsb	r5, r4, #32
 80007e4:	fa00 f304 	lsl.w	r3, r0, r4
 80007e8:	fa20 f005 	lsr.w	r0, r0, r5
 80007ec:	fa01 f204 	lsl.w	r2, r1, r4
 80007f0:	ea40 0002 	orr.w	r0, r0, r2
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007fc:	f141 0100 	adc.w	r1, r1, #0
 8000800:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000804:	bf08      	it	eq
 8000806:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800080a:	bd70      	pop	{r4, r5, r6, pc}
 800080c:	f1c4 0520 	rsb	r5, r4, #32
 8000810:	fa00 f205 	lsl.w	r2, r0, r5
 8000814:	ea4e 0e02 	orr.w	lr, lr, r2
 8000818:	fa20 f304 	lsr.w	r3, r0, r4
 800081c:	fa01 f205 	lsl.w	r2, r1, r5
 8000820:	ea43 0302 	orr.w	r3, r3, r2
 8000824:	fa21 f004 	lsr.w	r0, r1, r4
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800082c:	fa21 f204 	lsr.w	r2, r1, r4
 8000830:	ea20 0002 	bic.w	r0, r0, r2
 8000834:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000838:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800083c:	bf08      	it	eq
 800083e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000842:	bd70      	pop	{r4, r5, r6, pc}
 8000844:	f094 0f00 	teq	r4, #0
 8000848:	d10f      	bne.n	800086a <__aeabi_dmul+0x1c2>
 800084a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800084e:	0040      	lsls	r0, r0, #1
 8000850:	eb41 0101 	adc.w	r1, r1, r1
 8000854:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000858:	bf08      	it	eq
 800085a:	3c01      	subeq	r4, #1
 800085c:	d0f7      	beq.n	800084e <__aeabi_dmul+0x1a6>
 800085e:	ea41 0106 	orr.w	r1, r1, r6
 8000862:	f095 0f00 	teq	r5, #0
 8000866:	bf18      	it	ne
 8000868:	4770      	bxne	lr
 800086a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800086e:	0052      	lsls	r2, r2, #1
 8000870:	eb43 0303 	adc.w	r3, r3, r3
 8000874:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000878:	bf08      	it	eq
 800087a:	3d01      	subeq	r5, #1
 800087c:	d0f7      	beq.n	800086e <__aeabi_dmul+0x1c6>
 800087e:	ea43 0306 	orr.w	r3, r3, r6
 8000882:	4770      	bx	lr
 8000884:	ea94 0f0c 	teq	r4, ip
 8000888:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088c:	bf18      	it	ne
 800088e:	ea95 0f0c 	teqne	r5, ip
 8000892:	d00c      	beq.n	80008ae <__aeabi_dmul+0x206>
 8000894:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000898:	bf18      	it	ne
 800089a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800089e:	d1d1      	bne.n	8000844 <__aeabi_dmul+0x19c>
 80008a0:	ea81 0103 	eor.w	r1, r1, r3
 80008a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80008a8:	f04f 0000 	mov.w	r0, #0
 80008ac:	bd70      	pop	{r4, r5, r6, pc}
 80008ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008b2:	bf06      	itte	eq
 80008b4:	4610      	moveq	r0, r2
 80008b6:	4619      	moveq	r1, r3
 80008b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008bc:	d019      	beq.n	80008f2 <__aeabi_dmul+0x24a>
 80008be:	ea94 0f0c 	teq	r4, ip
 80008c2:	d102      	bne.n	80008ca <__aeabi_dmul+0x222>
 80008c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80008c8:	d113      	bne.n	80008f2 <__aeabi_dmul+0x24a>
 80008ca:	ea95 0f0c 	teq	r5, ip
 80008ce:	d105      	bne.n	80008dc <__aeabi_dmul+0x234>
 80008d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80008d4:	bf1c      	itt	ne
 80008d6:	4610      	movne	r0, r2
 80008d8:	4619      	movne	r1, r3
 80008da:	d10a      	bne.n	80008f2 <__aeabi_dmul+0x24a>
 80008dc:	ea81 0103 	eor.w	r1, r1, r3
 80008e0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80008e4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008e8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80008ec:	f04f 0000 	mov.w	r0, #0
 80008f0:	bd70      	pop	{r4, r5, r6, pc}
 80008f2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008f6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008fa:	bd70      	pop	{r4, r5, r6, pc}

080008fc <__aeabi_ddiv>:
 80008fc:	b570      	push	{r4, r5, r6, lr}
 80008fe:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000902:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000906:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800090a:	bf1d      	ittte	ne
 800090c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000910:	ea94 0f0c 	teqne	r4, ip
 8000914:	ea95 0f0c 	teqne	r5, ip
 8000918:	f000 f8a7 	bleq	8000a6a <__aeabi_ddiv+0x16e>
 800091c:	eba4 0405 	sub.w	r4, r4, r5
 8000920:	ea81 0e03 	eor.w	lr, r1, r3
 8000924:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000928:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800092c:	f000 8088 	beq.w	8000a40 <__aeabi_ddiv+0x144>
 8000930:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000934:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000938:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800093c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000940:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000944:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000948:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800094c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000950:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000954:	429d      	cmp	r5, r3
 8000956:	bf08      	it	eq
 8000958:	4296      	cmpeq	r6, r2
 800095a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800095e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000962:	d202      	bcs.n	800096a <__aeabi_ddiv+0x6e>
 8000964:	085b      	lsrs	r3, r3, #1
 8000966:	ea4f 0232 	mov.w	r2, r2, rrx
 800096a:	1ab6      	subs	r6, r6, r2
 800096c:	eb65 0503 	sbc.w	r5, r5, r3
 8000970:	085b      	lsrs	r3, r3, #1
 8000972:	ea4f 0232 	mov.w	r2, r2, rrx
 8000976:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800097a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800097e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000982:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000986:	bf22      	ittt	cs
 8000988:	1ab6      	subcs	r6, r6, r2
 800098a:	4675      	movcs	r5, lr
 800098c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000990:	085b      	lsrs	r3, r3, #1
 8000992:	ea4f 0232 	mov.w	r2, r2, rrx
 8000996:	ebb6 0e02 	subs.w	lr, r6, r2
 800099a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800099e:	bf22      	ittt	cs
 80009a0:	1ab6      	subcs	r6, r6, r2
 80009a2:	4675      	movcs	r5, lr
 80009a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80009a8:	085b      	lsrs	r3, r3, #1
 80009aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80009ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80009b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009b6:	bf22      	ittt	cs
 80009b8:	1ab6      	subcs	r6, r6, r2
 80009ba:	4675      	movcs	r5, lr
 80009bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80009c0:	085b      	lsrs	r3, r3, #1
 80009c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009ce:	bf22      	ittt	cs
 80009d0:	1ab6      	subcs	r6, r6, r2
 80009d2:	4675      	movcs	r5, lr
 80009d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80009d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80009dc:	d018      	beq.n	8000a10 <__aeabi_ddiv+0x114>
 80009de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009fa:	d1c0      	bne.n	800097e <__aeabi_ddiv+0x82>
 80009fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a00:	d10b      	bne.n	8000a1a <__aeabi_ddiv+0x11e>
 8000a02:	ea41 0100 	orr.w	r1, r1, r0
 8000a06:	f04f 0000 	mov.w	r0, #0
 8000a0a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000a0e:	e7b6      	b.n	800097e <__aeabi_ddiv+0x82>
 8000a10:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a14:	bf04      	itt	eq
 8000a16:	4301      	orreq	r1, r0
 8000a18:	2000      	moveq	r0, #0
 8000a1a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000a1e:	bf88      	it	hi
 8000a20:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000a24:	f63f aeaf 	bhi.w	8000786 <__aeabi_dmul+0xde>
 8000a28:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a2c:	bf04      	itt	eq
 8000a2e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000a32:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000a36:	f150 0000 	adcs.w	r0, r0, #0
 8000a3a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000a3e:	bd70      	pop	{r4, r5, r6, pc}
 8000a40:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000a44:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a48:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a4c:	bfc2      	ittt	gt
 8000a4e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a52:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a56:	bd70      	popgt	{r4, r5, r6, pc}
 8000a58:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a5c:	f04f 0e00 	mov.w	lr, #0
 8000a60:	3c01      	subs	r4, #1
 8000a62:	e690      	b.n	8000786 <__aeabi_dmul+0xde>
 8000a64:	ea45 0e06 	orr.w	lr, r5, r6
 8000a68:	e68d      	b.n	8000786 <__aeabi_dmul+0xde>
 8000a6a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a6e:	ea94 0f0c 	teq	r4, ip
 8000a72:	bf08      	it	eq
 8000a74:	ea95 0f0c 	teqeq	r5, ip
 8000a78:	f43f af3b 	beq.w	80008f2 <__aeabi_dmul+0x24a>
 8000a7c:	ea94 0f0c 	teq	r4, ip
 8000a80:	d10a      	bne.n	8000a98 <__aeabi_ddiv+0x19c>
 8000a82:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a86:	f47f af34 	bne.w	80008f2 <__aeabi_dmul+0x24a>
 8000a8a:	ea95 0f0c 	teq	r5, ip
 8000a8e:	f47f af25 	bne.w	80008dc <__aeabi_dmul+0x234>
 8000a92:	4610      	mov	r0, r2
 8000a94:	4619      	mov	r1, r3
 8000a96:	e72c      	b.n	80008f2 <__aeabi_dmul+0x24a>
 8000a98:	ea95 0f0c 	teq	r5, ip
 8000a9c:	d106      	bne.n	8000aac <__aeabi_ddiv+0x1b0>
 8000a9e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000aa2:	f43f aefd 	beq.w	80008a0 <__aeabi_dmul+0x1f8>
 8000aa6:	4610      	mov	r0, r2
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	e722      	b.n	80008f2 <__aeabi_dmul+0x24a>
 8000aac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000ab0:	bf18      	it	ne
 8000ab2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000ab6:	f47f aec5 	bne.w	8000844 <__aeabi_dmul+0x19c>
 8000aba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000abe:	f47f af0d 	bne.w	80008dc <__aeabi_dmul+0x234>
 8000ac2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000ac6:	f47f aeeb 	bne.w	80008a0 <__aeabi_dmul+0x1f8>
 8000aca:	e712      	b.n	80008f2 <__aeabi_dmul+0x24a>

08000acc <__gedf2>:
 8000acc:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000ad0:	e006      	b.n	8000ae0 <__cmpdf2+0x4>
 8000ad2:	bf00      	nop

08000ad4 <__ledf2>:
 8000ad4:	f04f 0c01 	mov.w	ip, #1
 8000ad8:	e002      	b.n	8000ae0 <__cmpdf2+0x4>
 8000ada:	bf00      	nop

08000adc <__cmpdf2>:
 8000adc:	f04f 0c01 	mov.w	ip, #1
 8000ae0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	bf18      	it	ne
 8000af2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000af6:	d01b      	beq.n	8000b30 <__cmpdf2+0x54>
 8000af8:	b001      	add	sp, #4
 8000afa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000afe:	bf0c      	ite	eq
 8000b00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000b04:	ea91 0f03 	teqne	r1, r3
 8000b08:	bf02      	ittt	eq
 8000b0a:	ea90 0f02 	teqeq	r0, r2
 8000b0e:	2000      	moveq	r0, #0
 8000b10:	4770      	bxeq	lr
 8000b12:	f110 0f00 	cmn.w	r0, #0
 8000b16:	ea91 0f03 	teq	r1, r3
 8000b1a:	bf58      	it	pl
 8000b1c:	4299      	cmppl	r1, r3
 8000b1e:	bf08      	it	eq
 8000b20:	4290      	cmpeq	r0, r2
 8000b22:	bf2c      	ite	cs
 8000b24:	17d8      	asrcs	r0, r3, #31
 8000b26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000b2a:	f040 0001 	orr.w	r0, r0, #1
 8000b2e:	4770      	bx	lr
 8000b30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b38:	d102      	bne.n	8000b40 <__cmpdf2+0x64>
 8000b3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3e:	d107      	bne.n	8000b50 <__cmpdf2+0x74>
 8000b40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b48:	d1d6      	bne.n	8000af8 <__cmpdf2+0x1c>
 8000b4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4e:	d0d3      	beq.n	8000af8 <__cmpdf2+0x1c>
 8000b50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_cdrcmple>:
 8000b58:	4684      	mov	ip, r0
 8000b5a:	4610      	mov	r0, r2
 8000b5c:	4662      	mov	r2, ip
 8000b5e:	468c      	mov	ip, r1
 8000b60:	4619      	mov	r1, r3
 8000b62:	4663      	mov	r3, ip
 8000b64:	e000      	b.n	8000b68 <__aeabi_cdcmpeq>
 8000b66:	bf00      	nop

08000b68 <__aeabi_cdcmpeq>:
 8000b68:	b501      	push	{r0, lr}
 8000b6a:	f7ff ffb7 	bl	8000adc <__cmpdf2>
 8000b6e:	2800      	cmp	r0, #0
 8000b70:	bf48      	it	mi
 8000b72:	f110 0f00 	cmnmi.w	r0, #0
 8000b76:	bd01      	pop	{r0, pc}

08000b78 <__aeabi_dcmpeq>:
 8000b78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b7c:	f7ff fff4 	bl	8000b68 <__aeabi_cdcmpeq>
 8000b80:	bf0c      	ite	eq
 8000b82:	2001      	moveq	r0, #1
 8000b84:	2000      	movne	r0, #0
 8000b86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b8a:	bf00      	nop

08000b8c <__aeabi_dcmplt>:
 8000b8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b90:	f7ff ffea 	bl	8000b68 <__aeabi_cdcmpeq>
 8000b94:	bf34      	ite	cc
 8000b96:	2001      	movcc	r0, #1
 8000b98:	2000      	movcs	r0, #0
 8000b9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_dcmple>:
 8000ba0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ba4:	f7ff ffe0 	bl	8000b68 <__aeabi_cdcmpeq>
 8000ba8:	bf94      	ite	ls
 8000baa:	2001      	movls	r0, #1
 8000bac:	2000      	movhi	r0, #0
 8000bae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bb2:	bf00      	nop

08000bb4 <__aeabi_dcmpge>:
 8000bb4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bb8:	f7ff ffce 	bl	8000b58 <__aeabi_cdrcmple>
 8000bbc:	bf94      	ite	ls
 8000bbe:	2001      	movls	r0, #1
 8000bc0:	2000      	movhi	r0, #0
 8000bc2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_dcmpgt>:
 8000bc8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bcc:	f7ff ffc4 	bl	8000b58 <__aeabi_cdrcmple>
 8000bd0:	bf34      	ite	cc
 8000bd2:	2001      	movcc	r0, #1
 8000bd4:	2000      	movcs	r0, #0
 8000bd6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bda:	bf00      	nop

08000bdc <__aeabi_dcmpun>:
 8000bdc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000be0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000be4:	d102      	bne.n	8000bec <__aeabi_dcmpun+0x10>
 8000be6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000bea:	d10a      	bne.n	8000c02 <__aeabi_dcmpun+0x26>
 8000bec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000bf0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bf4:	d102      	bne.n	8000bfc <__aeabi_dcmpun+0x20>
 8000bf6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_dcmpun+0x26>
 8000bfc:	f04f 0000 	mov.w	r0, #0
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0001 	mov.w	r0, #1
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2iz>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c10:	d215      	bcs.n	8000c3e <__aeabi_d2iz+0x36>
 8000c12:	d511      	bpl.n	8000c38 <__aeabi_d2iz+0x30>
 8000c14:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c1c:	d912      	bls.n	8000c44 <__aeabi_d2iz+0x3c>
 8000c1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c2a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000c32:	bf18      	it	ne
 8000c34:	4240      	negne	r0, r0
 8000c36:	4770      	bx	lr
 8000c38:	f04f 0000 	mov.w	r0, #0
 8000c3c:	4770      	bx	lr
 8000c3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c42:	d105      	bne.n	8000c50 <__aeabi_d2iz+0x48>
 8000c44:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000c48:	bf08      	it	eq
 8000c4a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000c4e:	4770      	bx	lr
 8000c50:	f04f 0000 	mov.w	r0, #0
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_d2uiz>:
 8000c58:	004a      	lsls	r2, r1, #1
 8000c5a:	d211      	bcs.n	8000c80 <__aeabi_d2uiz+0x28>
 8000c5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c60:	d211      	bcs.n	8000c86 <__aeabi_d2uiz+0x2e>
 8000c62:	d50d      	bpl.n	8000c80 <__aeabi_d2uiz+0x28>
 8000c64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c6c:	d40e      	bmi.n	8000c8c <__aeabi_d2uiz+0x34>
 8000c6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c7a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c7e:	4770      	bx	lr
 8000c80:	f04f 0000 	mov.w	r0, #0
 8000c84:	4770      	bx	lr
 8000c86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c8a:	d102      	bne.n	8000c92 <__aeabi_d2uiz+0x3a>
 8000c8c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c90:	4770      	bx	lr
 8000c92:	f04f 0000 	mov.w	r0, #0
 8000c96:	4770      	bx	lr

08000c98 <__aeabi_d2f>:
 8000c98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c9c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ca0:	bf24      	itt	cs
 8000ca2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ca6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000caa:	d90d      	bls.n	8000cc8 <__aeabi_d2f+0x30>
 8000cac:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000cb0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000cb4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000cb8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000cbc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000cc0:	bf08      	it	eq
 8000cc2:	f020 0001 	biceq.w	r0, r0, #1
 8000cc6:	4770      	bx	lr
 8000cc8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000ccc:	d121      	bne.n	8000d12 <__aeabi_d2f+0x7a>
 8000cce:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000cd2:	bfbc      	itt	lt
 8000cd4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000cd8:	4770      	bxlt	lr
 8000cda:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000cde:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ce2:	f1c2 0218 	rsb	r2, r2, #24
 8000ce6:	f1c2 0c20 	rsb	ip, r2, #32
 8000cea:	fa10 f30c 	lsls.w	r3, r0, ip
 8000cee:	fa20 f002 	lsr.w	r0, r0, r2
 8000cf2:	bf18      	it	ne
 8000cf4:	f040 0001 	orrne.w	r0, r0, #1
 8000cf8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cfc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000d00:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000d04:	ea40 000c 	orr.w	r0, r0, ip
 8000d08:	fa23 f302 	lsr.w	r3, r3, r2
 8000d0c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000d10:	e7cc      	b.n	8000cac <__aeabi_d2f+0x14>
 8000d12:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000d16:	d107      	bne.n	8000d28 <__aeabi_d2f+0x90>
 8000d18:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000d1c:	bf1e      	ittt	ne
 8000d1e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000d22:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000d26:	4770      	bxne	lr
 8000d28:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000d2c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000d30:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d34:	4770      	bx	lr
 8000d36:	bf00      	nop

08000d38 <__aeabi_uldivmod>:
 8000d38:	b953      	cbnz	r3, 8000d50 <__aeabi_uldivmod+0x18>
 8000d3a:	b94a      	cbnz	r2, 8000d50 <__aeabi_uldivmod+0x18>
 8000d3c:	2900      	cmp	r1, #0
 8000d3e:	bf08      	it	eq
 8000d40:	2800      	cmpeq	r0, #0
 8000d42:	bf1c      	itt	ne
 8000d44:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000d48:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000d4c:	f000 b9a0 	b.w	8001090 <__aeabi_idiv0>
 8000d50:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d54:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d58:	f000 f83c 	bl	8000dd4 <__udivmoddi4>
 8000d5c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d64:	b004      	add	sp, #16
 8000d66:	4770      	bx	lr

08000d68 <__aeabi_d2lz>:
 8000d68:	b538      	push	{r3, r4, r5, lr}
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	4604      	mov	r4, r0
 8000d70:	460d      	mov	r5, r1
 8000d72:	f7ff ff0b 	bl	8000b8c <__aeabi_dcmplt>
 8000d76:	b928      	cbnz	r0, 8000d84 <__aeabi_d2lz+0x1c>
 8000d78:	4620      	mov	r0, r4
 8000d7a:	4629      	mov	r1, r5
 8000d7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d80:	f000 b80a 	b.w	8000d98 <__aeabi_d2ulz>
 8000d84:	4620      	mov	r0, r4
 8000d86:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d8a:	f000 f805 	bl	8000d98 <__aeabi_d2ulz>
 8000d8e:	4240      	negs	r0, r0
 8000d90:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d94:	bd38      	pop	{r3, r4, r5, pc}
 8000d96:	bf00      	nop

08000d98 <__aeabi_d2ulz>:
 8000d98:	b5d0      	push	{r4, r6, r7, lr}
 8000d9a:	4b0c      	ldr	r3, [pc, #48]	@ (8000dcc <__aeabi_d2ulz+0x34>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	4606      	mov	r6, r0
 8000da0:	460f      	mov	r7, r1
 8000da2:	f7ff fc81 	bl	80006a8 <__aeabi_dmul>
 8000da6:	f7ff ff57 	bl	8000c58 <__aeabi_d2uiz>
 8000daa:	4604      	mov	r4, r0
 8000dac:	f7ff fc02 	bl	80005b4 <__aeabi_ui2d>
 8000db0:	4b07      	ldr	r3, [pc, #28]	@ (8000dd0 <__aeabi_d2ulz+0x38>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	f7ff fc78 	bl	80006a8 <__aeabi_dmul>
 8000db8:	4602      	mov	r2, r0
 8000dba:	460b      	mov	r3, r1
 8000dbc:	4630      	mov	r0, r6
 8000dbe:	4639      	mov	r1, r7
 8000dc0:	f7ff faba 	bl	8000338 <__aeabi_dsub>
 8000dc4:	f7ff ff48 	bl	8000c58 <__aeabi_d2uiz>
 8000dc8:	4621      	mov	r1, r4
 8000dca:	bdd0      	pop	{r4, r6, r7, pc}
 8000dcc:	3df00000 	.word	0x3df00000
 8000dd0:	41f00000 	.word	0x41f00000

08000dd4 <__udivmoddi4>:
 8000dd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000dd8:	9d08      	ldr	r5, [sp, #32]
 8000dda:	460c      	mov	r4, r1
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d14e      	bne.n	8000e7e <__udivmoddi4+0xaa>
 8000de0:	4694      	mov	ip, r2
 8000de2:	458c      	cmp	ip, r1
 8000de4:	4686      	mov	lr, r0
 8000de6:	fab2 f282 	clz	r2, r2
 8000dea:	d962      	bls.n	8000eb2 <__udivmoddi4+0xde>
 8000dec:	b14a      	cbz	r2, 8000e02 <__udivmoddi4+0x2e>
 8000dee:	f1c2 0320 	rsb	r3, r2, #32
 8000df2:	4091      	lsls	r1, r2
 8000df4:	fa20 f303 	lsr.w	r3, r0, r3
 8000df8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dfc:	4319      	orrs	r1, r3
 8000dfe:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e02:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e06:	fa1f f68c 	uxth.w	r6, ip
 8000e0a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000e0e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e12:	fb07 1114 	mls	r1, r7, r4, r1
 8000e16:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e1a:	fb04 f106 	mul.w	r1, r4, r6
 8000e1e:	4299      	cmp	r1, r3
 8000e20:	d90a      	bls.n	8000e38 <__udivmoddi4+0x64>
 8000e22:	eb1c 0303 	adds.w	r3, ip, r3
 8000e26:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000e2a:	f080 8112 	bcs.w	8001052 <__udivmoddi4+0x27e>
 8000e2e:	4299      	cmp	r1, r3
 8000e30:	f240 810f 	bls.w	8001052 <__udivmoddi4+0x27e>
 8000e34:	3c02      	subs	r4, #2
 8000e36:	4463      	add	r3, ip
 8000e38:	1a59      	subs	r1, r3, r1
 8000e3a:	fa1f f38e 	uxth.w	r3, lr
 8000e3e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e42:	fb07 1110 	mls	r1, r7, r0, r1
 8000e46:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e4a:	fb00 f606 	mul.w	r6, r0, r6
 8000e4e:	429e      	cmp	r6, r3
 8000e50:	d90a      	bls.n	8000e68 <__udivmoddi4+0x94>
 8000e52:	eb1c 0303 	adds.w	r3, ip, r3
 8000e56:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000e5a:	f080 80fc 	bcs.w	8001056 <__udivmoddi4+0x282>
 8000e5e:	429e      	cmp	r6, r3
 8000e60:	f240 80f9 	bls.w	8001056 <__udivmoddi4+0x282>
 8000e64:	4463      	add	r3, ip
 8000e66:	3802      	subs	r0, #2
 8000e68:	1b9b      	subs	r3, r3, r6
 8000e6a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000e6e:	2100      	movs	r1, #0
 8000e70:	b11d      	cbz	r5, 8000e7a <__udivmoddi4+0xa6>
 8000e72:	40d3      	lsrs	r3, r2
 8000e74:	2200      	movs	r2, #0
 8000e76:	e9c5 3200 	strd	r3, r2, [r5]
 8000e7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e7e:	428b      	cmp	r3, r1
 8000e80:	d905      	bls.n	8000e8e <__udivmoddi4+0xba>
 8000e82:	b10d      	cbz	r5, 8000e88 <__udivmoddi4+0xb4>
 8000e84:	e9c5 0100 	strd	r0, r1, [r5]
 8000e88:	2100      	movs	r1, #0
 8000e8a:	4608      	mov	r0, r1
 8000e8c:	e7f5      	b.n	8000e7a <__udivmoddi4+0xa6>
 8000e8e:	fab3 f183 	clz	r1, r3
 8000e92:	2900      	cmp	r1, #0
 8000e94:	d146      	bne.n	8000f24 <__udivmoddi4+0x150>
 8000e96:	42a3      	cmp	r3, r4
 8000e98:	d302      	bcc.n	8000ea0 <__udivmoddi4+0xcc>
 8000e9a:	4290      	cmp	r0, r2
 8000e9c:	f0c0 80f0 	bcc.w	8001080 <__udivmoddi4+0x2ac>
 8000ea0:	1a86      	subs	r6, r0, r2
 8000ea2:	eb64 0303 	sbc.w	r3, r4, r3
 8000ea6:	2001      	movs	r0, #1
 8000ea8:	2d00      	cmp	r5, #0
 8000eaa:	d0e6      	beq.n	8000e7a <__udivmoddi4+0xa6>
 8000eac:	e9c5 6300 	strd	r6, r3, [r5]
 8000eb0:	e7e3      	b.n	8000e7a <__udivmoddi4+0xa6>
 8000eb2:	2a00      	cmp	r2, #0
 8000eb4:	f040 8090 	bne.w	8000fd8 <__udivmoddi4+0x204>
 8000eb8:	eba1 040c 	sub.w	r4, r1, ip
 8000ebc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ec0:	fa1f f78c 	uxth.w	r7, ip
 8000ec4:	2101      	movs	r1, #1
 8000ec6:	fbb4 f6f8 	udiv	r6, r4, r8
 8000eca:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ece:	fb08 4416 	mls	r4, r8, r6, r4
 8000ed2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ed6:	fb07 f006 	mul.w	r0, r7, r6
 8000eda:	4298      	cmp	r0, r3
 8000edc:	d908      	bls.n	8000ef0 <__udivmoddi4+0x11c>
 8000ede:	eb1c 0303 	adds.w	r3, ip, r3
 8000ee2:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000ee6:	d202      	bcs.n	8000eee <__udivmoddi4+0x11a>
 8000ee8:	4298      	cmp	r0, r3
 8000eea:	f200 80cd 	bhi.w	8001088 <__udivmoddi4+0x2b4>
 8000eee:	4626      	mov	r6, r4
 8000ef0:	1a1c      	subs	r4, r3, r0
 8000ef2:	fa1f f38e 	uxth.w	r3, lr
 8000ef6:	fbb4 f0f8 	udiv	r0, r4, r8
 8000efa:	fb08 4410 	mls	r4, r8, r0, r4
 8000efe:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000f02:	fb00 f707 	mul.w	r7, r0, r7
 8000f06:	429f      	cmp	r7, r3
 8000f08:	d908      	bls.n	8000f1c <__udivmoddi4+0x148>
 8000f0a:	eb1c 0303 	adds.w	r3, ip, r3
 8000f0e:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000f12:	d202      	bcs.n	8000f1a <__udivmoddi4+0x146>
 8000f14:	429f      	cmp	r7, r3
 8000f16:	f200 80b0 	bhi.w	800107a <__udivmoddi4+0x2a6>
 8000f1a:	4620      	mov	r0, r4
 8000f1c:	1bdb      	subs	r3, r3, r7
 8000f1e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000f22:	e7a5      	b.n	8000e70 <__udivmoddi4+0x9c>
 8000f24:	f1c1 0620 	rsb	r6, r1, #32
 8000f28:	408b      	lsls	r3, r1
 8000f2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000f2e:	431f      	orrs	r7, r3
 8000f30:	fa20 fc06 	lsr.w	ip, r0, r6
 8000f34:	fa04 f301 	lsl.w	r3, r4, r1
 8000f38:	ea43 030c 	orr.w	r3, r3, ip
 8000f3c:	40f4      	lsrs	r4, r6
 8000f3e:	fa00 f801 	lsl.w	r8, r0, r1
 8000f42:	0c38      	lsrs	r0, r7, #16
 8000f44:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000f48:	fbb4 fef0 	udiv	lr, r4, r0
 8000f4c:	fa1f fc87 	uxth.w	ip, r7
 8000f50:	fb00 441e 	mls	r4, r0, lr, r4
 8000f54:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f58:	fb0e f90c 	mul.w	r9, lr, ip
 8000f5c:	45a1      	cmp	r9, r4
 8000f5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000f62:	d90a      	bls.n	8000f7a <__udivmoddi4+0x1a6>
 8000f64:	193c      	adds	r4, r7, r4
 8000f66:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000f6a:	f080 8084 	bcs.w	8001076 <__udivmoddi4+0x2a2>
 8000f6e:	45a1      	cmp	r9, r4
 8000f70:	f240 8081 	bls.w	8001076 <__udivmoddi4+0x2a2>
 8000f74:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f78:	443c      	add	r4, r7
 8000f7a:	eba4 0409 	sub.w	r4, r4, r9
 8000f7e:	fa1f f983 	uxth.w	r9, r3
 8000f82:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f86:	fb00 4413 	mls	r4, r0, r3, r4
 8000f8a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f8e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f92:	45a4      	cmp	ip, r4
 8000f94:	d907      	bls.n	8000fa6 <__udivmoddi4+0x1d2>
 8000f96:	193c      	adds	r4, r7, r4
 8000f98:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000f9c:	d267      	bcs.n	800106e <__udivmoddi4+0x29a>
 8000f9e:	45a4      	cmp	ip, r4
 8000fa0:	d965      	bls.n	800106e <__udivmoddi4+0x29a>
 8000fa2:	3b02      	subs	r3, #2
 8000fa4:	443c      	add	r4, r7
 8000fa6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000faa:	fba0 9302 	umull	r9, r3, r0, r2
 8000fae:	eba4 040c 	sub.w	r4, r4, ip
 8000fb2:	429c      	cmp	r4, r3
 8000fb4:	46ce      	mov	lr, r9
 8000fb6:	469c      	mov	ip, r3
 8000fb8:	d351      	bcc.n	800105e <__udivmoddi4+0x28a>
 8000fba:	d04e      	beq.n	800105a <__udivmoddi4+0x286>
 8000fbc:	b155      	cbz	r5, 8000fd4 <__udivmoddi4+0x200>
 8000fbe:	ebb8 030e 	subs.w	r3, r8, lr
 8000fc2:	eb64 040c 	sbc.w	r4, r4, ip
 8000fc6:	fa04 f606 	lsl.w	r6, r4, r6
 8000fca:	40cb      	lsrs	r3, r1
 8000fcc:	431e      	orrs	r6, r3
 8000fce:	40cc      	lsrs	r4, r1
 8000fd0:	e9c5 6400 	strd	r6, r4, [r5]
 8000fd4:	2100      	movs	r1, #0
 8000fd6:	e750      	b.n	8000e7a <__udivmoddi4+0xa6>
 8000fd8:	f1c2 0320 	rsb	r3, r2, #32
 8000fdc:	fa20 f103 	lsr.w	r1, r0, r3
 8000fe0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000fe4:	fa24 f303 	lsr.w	r3, r4, r3
 8000fe8:	4094      	lsls	r4, r2
 8000fea:	430c      	orrs	r4, r1
 8000fec:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ff0:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ff4:	fa1f f78c 	uxth.w	r7, ip
 8000ff8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ffc:	fb08 3110 	mls	r1, r8, r0, r3
 8001000:	0c23      	lsrs	r3, r4, #16
 8001002:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001006:	fb00 f107 	mul.w	r1, r0, r7
 800100a:	4299      	cmp	r1, r3
 800100c:	d908      	bls.n	8001020 <__udivmoddi4+0x24c>
 800100e:	eb1c 0303 	adds.w	r3, ip, r3
 8001012:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8001016:	d22c      	bcs.n	8001072 <__udivmoddi4+0x29e>
 8001018:	4299      	cmp	r1, r3
 800101a:	d92a      	bls.n	8001072 <__udivmoddi4+0x29e>
 800101c:	3802      	subs	r0, #2
 800101e:	4463      	add	r3, ip
 8001020:	1a5b      	subs	r3, r3, r1
 8001022:	b2a4      	uxth	r4, r4
 8001024:	fbb3 f1f8 	udiv	r1, r3, r8
 8001028:	fb08 3311 	mls	r3, r8, r1, r3
 800102c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8001030:	fb01 f307 	mul.w	r3, r1, r7
 8001034:	42a3      	cmp	r3, r4
 8001036:	d908      	bls.n	800104a <__udivmoddi4+0x276>
 8001038:	eb1c 0404 	adds.w	r4, ip, r4
 800103c:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8001040:	d213      	bcs.n	800106a <__udivmoddi4+0x296>
 8001042:	42a3      	cmp	r3, r4
 8001044:	d911      	bls.n	800106a <__udivmoddi4+0x296>
 8001046:	3902      	subs	r1, #2
 8001048:	4464      	add	r4, ip
 800104a:	1ae4      	subs	r4, r4, r3
 800104c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8001050:	e739      	b.n	8000ec6 <__udivmoddi4+0xf2>
 8001052:	4604      	mov	r4, r0
 8001054:	e6f0      	b.n	8000e38 <__udivmoddi4+0x64>
 8001056:	4608      	mov	r0, r1
 8001058:	e706      	b.n	8000e68 <__udivmoddi4+0x94>
 800105a:	45c8      	cmp	r8, r9
 800105c:	d2ae      	bcs.n	8000fbc <__udivmoddi4+0x1e8>
 800105e:	ebb9 0e02 	subs.w	lr, r9, r2
 8001062:	eb63 0c07 	sbc.w	ip, r3, r7
 8001066:	3801      	subs	r0, #1
 8001068:	e7a8      	b.n	8000fbc <__udivmoddi4+0x1e8>
 800106a:	4631      	mov	r1, r6
 800106c:	e7ed      	b.n	800104a <__udivmoddi4+0x276>
 800106e:	4603      	mov	r3, r0
 8001070:	e799      	b.n	8000fa6 <__udivmoddi4+0x1d2>
 8001072:	4630      	mov	r0, r6
 8001074:	e7d4      	b.n	8001020 <__udivmoddi4+0x24c>
 8001076:	46d6      	mov	lr, sl
 8001078:	e77f      	b.n	8000f7a <__udivmoddi4+0x1a6>
 800107a:	4463      	add	r3, ip
 800107c:	3802      	subs	r0, #2
 800107e:	e74d      	b.n	8000f1c <__udivmoddi4+0x148>
 8001080:	4606      	mov	r6, r0
 8001082:	4623      	mov	r3, r4
 8001084:	4608      	mov	r0, r1
 8001086:	e70f      	b.n	8000ea8 <__udivmoddi4+0xd4>
 8001088:	3e02      	subs	r6, #2
 800108a:	4463      	add	r3, ip
 800108c:	e730      	b.n	8000ef0 <__udivmoddi4+0x11c>
 800108e:	bf00      	nop

08001090 <__aeabi_idiv0>:
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <acc_task>:
 * - xQueueSend(): Sends messages to a queue for printing messages to the user.						   *
 * - xEventGroupSetBits(): Sets event group bits for synchronizing with the LED task.				   *
 ******************************************************************************************************/

void acc_task(void* param)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b08c      	sub	sp, #48	@ 0x30
 8001098:	af02      	add	r7, sp, #8
 800109a:	6078      	str	r0, [r7, #4]
	uint32_t msg_addr;
	message_t *msg;
	int16_t acc_data[3];		// Array to hold accelerometer values
	char acc_flag[3] = {0};		// Array to hold new data flags
 800109c:	4b80      	ldr	r3, [pc, #512]	@ (80012a0 <acc_task+0x20c>)
 800109e:	881b      	ldrh	r3, [r3, #0]
 80010a0:	81bb      	strh	r3, [r7, #12]
 80010a2:	2300      	movs	r3, #0
 80010a4:	73bb      	strb	r3, [r7, #14]

	while(1) {
		// Wait for notification from another task
		xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 80010a6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80010aa:	9300      	str	r3, [sp, #0]
 80010ac:	2300      	movs	r3, #0
 80010ae:	2200      	movs	r2, #0
 80010b0:	2100      	movs	r1, #0
 80010b2:	2000      	movs	r0, #0
 80010b4:	f00a f980 	bl	800b3b8 <xTaskGenericNotifyWait>

		// Display Accelerometer menu for the user
		xQueueSend(q_print, &msg_acc_menu, portMAX_DELAY);
 80010b8:	4b7a      	ldr	r3, [pc, #488]	@ (80012a4 <acc_task+0x210>)
 80010ba:	6818      	ldr	r0, [r3, #0]
 80010bc:	2300      	movs	r3, #0
 80010be:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80010c2:	4979      	ldr	r1, [pc, #484]	@ (80012a8 <acc_task+0x214>)
 80010c4:	f008 fa74 	bl	80095b0 <xQueueGenericSend>

		// Wait for the user to make a selection
		xTaskNotifyWait(0, 0, &msg_addr, portMAX_DELAY);
 80010c8:	f107 0318 	add.w	r3, r7, #24
 80010cc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80010d0:	9200      	str	r2, [sp, #0]
 80010d2:	2200      	movs	r2, #0
 80010d4:	2100      	movs	r1, #0
 80010d6:	2000      	movs	r0, #0
 80010d8:	f00a f96e 	bl	800b3b8 <xTaskGenericNotifyWait>
		msg = (message_t*)msg_addr;
 80010dc:	69bb      	ldr	r3, [r7, #24]
 80010de:	61fb      	str	r3, [r7, #28]

		// Set all new data flags to 0
		for(int i=0; i<3; i++) {
 80010e0:	2300      	movs	r3, #0
 80010e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80010e4:	e008      	b.n	80010f8 <acc_task+0x64>
			acc_flag[i] = 0;
 80010e6:	f107 020c 	add.w	r2, r7, #12
 80010ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010ec:	4413      	add	r3, r2
 80010ee:	2200      	movs	r2, #0
 80010f0:	701a      	strb	r2, [r3, #0]
		for(int i=0; i<3; i++) {
 80010f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010f4:	3301      	adds	r3, #1
 80010f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80010f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010fa:	2b02      	cmp	r3, #2
 80010fc:	ddf3      	ble.n	80010e6 <acc_task+0x52>
		}

		// Process command
		if(msg->len <= 4) {
 80010fe:	69fb      	ldr	r3, [r7, #28]
 8001100:	68db      	ldr	r3, [r3, #12]
 8001102:	2b04      	cmp	r3, #4
 8001104:	f200 80b5 	bhi.w	8001272 <acc_task+0x1de>
			if(!strcmp((char*)msg->payload, "X")) {
 8001108:	69fb      	ldr	r3, [r7, #28]
 800110a:	4968      	ldr	r1, [pc, #416]	@ (80012ac <acc_task+0x218>)
 800110c:	4618      	mov	r0, r3
 800110e:	f7ff f8a9 	bl	8000264 <strcmp>
 8001112:	4603      	mov	r3, r0
 8001114:	2b00      	cmp	r3, #0
 8001116:	d115      	bne.n	8001144 <acc_task+0xb0>
				// Read accelerometer for X-axis only
				accelerometer_read(acc_data);						// Read data
 8001118:	f107 0310 	add.w	r3, r7, #16
 800111c:	4618      	mov	r0, r3
 800111e:	f000 f901 	bl	8001324 <accelerometer_read>
				acc_flag[0] = 1; 									// Set X-axis new data flag
 8001122:	2301      	movs	r3, #1
 8001124:	733b      	strb	r3, [r7, #12]
				show_acc_data(acc_data, acc_flag);					// Show data
 8001126:	f107 020c 	add.w	r2, r7, #12
 800112a:	f107 0310 	add.w	r3, r7, #16
 800112e:	4611      	mov	r1, r2
 8001130:	4618      	mov	r0, r3
 8001132:	f000 f93d 	bl	80013b0 <show_acc_data>
				xEventGroupSetBits(ledEventGroup, ACCEL_READ_X_BIT);	// Set X-axis event group bit for LED task synchronization
 8001136:	4b5e      	ldr	r3, [pc, #376]	@ (80012b0 <acc_task+0x21c>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	2101      	movs	r1, #1
 800113c:	4618      	mov	r0, r3
 800113e:	f007 ffdf 	bl	8009100 <xEventGroupSetBits>
 8001142:	e09e      	b.n	8001282 <acc_task+0x1ee>
			}
			else if(!strcmp((char*)msg->payload, "Y")) {
 8001144:	69fb      	ldr	r3, [r7, #28]
 8001146:	495b      	ldr	r1, [pc, #364]	@ (80012b4 <acc_task+0x220>)
 8001148:	4618      	mov	r0, r3
 800114a:	f7ff f88b 	bl	8000264 <strcmp>
 800114e:	4603      	mov	r3, r0
 8001150:	2b00      	cmp	r3, #0
 8001152:	d115      	bne.n	8001180 <acc_task+0xec>
				// Read accelerometer for X-axis only
				accelerometer_read(acc_data);						// Read data
 8001154:	f107 0310 	add.w	r3, r7, #16
 8001158:	4618      	mov	r0, r3
 800115a:	f000 f8e3 	bl	8001324 <accelerometer_read>
				acc_flag[1] = 1; 									// Set Y-axis new data flag
 800115e:	2301      	movs	r3, #1
 8001160:	737b      	strb	r3, [r7, #13]
				show_acc_data(acc_data, acc_flag);					// Show data
 8001162:	f107 020c 	add.w	r2, r7, #12
 8001166:	f107 0310 	add.w	r3, r7, #16
 800116a:	4611      	mov	r1, r2
 800116c:	4618      	mov	r0, r3
 800116e:	f000 f91f 	bl	80013b0 <show_acc_data>
				xEventGroupSetBits(ledEventGroup, ACCEL_READ_Y_BIT); 	// Set Y-axis event group bit for LED task synchronization
 8001172:	4b4f      	ldr	r3, [pc, #316]	@ (80012b0 <acc_task+0x21c>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	2102      	movs	r1, #2
 8001178:	4618      	mov	r0, r3
 800117a:	f007 ffc1 	bl	8009100 <xEventGroupSetBits>
 800117e:	e080      	b.n	8001282 <acc_task+0x1ee>
			}
			else if(!strcmp((char*)msg->payload, "Z")) {
 8001180:	69fb      	ldr	r3, [r7, #28]
 8001182:	494d      	ldr	r1, [pc, #308]	@ (80012b8 <acc_task+0x224>)
 8001184:	4618      	mov	r0, r3
 8001186:	f7ff f86d 	bl	8000264 <strcmp>
 800118a:	4603      	mov	r3, r0
 800118c:	2b00      	cmp	r3, #0
 800118e:	d115      	bne.n	80011bc <acc_task+0x128>
				// Read accelerometer for X-axis only
				accelerometer_read(acc_data);						// Read data
 8001190:	f107 0310 	add.w	r3, r7, #16
 8001194:	4618      	mov	r0, r3
 8001196:	f000 f8c5 	bl	8001324 <accelerometer_read>
				acc_flag[2] = 1; 									// Set Z-axis new data flag
 800119a:	2301      	movs	r3, #1
 800119c:	73bb      	strb	r3, [r7, #14]
				show_acc_data(acc_data, acc_flag);					// Show data
 800119e:	f107 020c 	add.w	r2, r7, #12
 80011a2:	f107 0310 	add.w	r3, r7, #16
 80011a6:	4611      	mov	r1, r2
 80011a8:	4618      	mov	r0, r3
 80011aa:	f000 f901 	bl	80013b0 <show_acc_data>
				xEventGroupSetBits(ledEventGroup, ACCEL_READ_Z_BIT);	// Set Z-axis event group bit for LED task synchronization
 80011ae:	4b40      	ldr	r3, [pc, #256]	@ (80012b0 <acc_task+0x21c>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	2104      	movs	r1, #4
 80011b4:	4618      	mov	r0, r3
 80011b6:	f007 ffa3 	bl	8009100 <xEventGroupSetBits>
 80011ba:	e062      	b.n	8001282 <acc_task+0x1ee>
			}
			else if(!strcmp((char*)msg->payload, "All")) {
 80011bc:	69fb      	ldr	r3, [r7, #28]
 80011be:	493f      	ldr	r1, [pc, #252]	@ (80012bc <acc_task+0x228>)
 80011c0:	4618      	mov	r0, r3
 80011c2:	f7ff f84f 	bl	8000264 <strcmp>
 80011c6:	4603      	mov	r3, r0
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d12e      	bne.n	800122a <acc_task+0x196>
				accelerometer_read(acc_data);						// Read data
 80011cc:	f107 0310 	add.w	r3, r7, #16
 80011d0:	4618      	mov	r0, r3
 80011d2:	f000 f8a7 	bl	8001324 <accelerometer_read>
				for(int i=0; i<3; i++) acc_flag[i] = 1; 			// Set new data flags for all axes
 80011d6:	2300      	movs	r3, #0
 80011d8:	623b      	str	r3, [r7, #32]
 80011da:	e008      	b.n	80011ee <acc_task+0x15a>
 80011dc:	f107 020c 	add.w	r2, r7, #12
 80011e0:	6a3b      	ldr	r3, [r7, #32]
 80011e2:	4413      	add	r3, r2
 80011e4:	2201      	movs	r2, #1
 80011e6:	701a      	strb	r2, [r3, #0]
 80011e8:	6a3b      	ldr	r3, [r7, #32]
 80011ea:	3301      	adds	r3, #1
 80011ec:	623b      	str	r3, [r7, #32]
 80011ee:	6a3b      	ldr	r3, [r7, #32]
 80011f0:	2b02      	cmp	r3, #2
 80011f2:	ddf3      	ble.n	80011dc <acc_task+0x148>
				show_acc_data(acc_data, acc_flag);					// Show data
 80011f4:	f107 020c 	add.w	r2, r7, #12
 80011f8:	f107 0310 	add.w	r3, r7, #16
 80011fc:	4611      	mov	r1, r2
 80011fe:	4618      	mov	r0, r3
 8001200:	f000 f8d6 	bl	80013b0 <show_acc_data>
				// Set all event group bits for LED task synchronization
				xEventGroupSetBits(ledEventGroup, ACCEL_READ_X_BIT);
 8001204:	4b2a      	ldr	r3, [pc, #168]	@ (80012b0 <acc_task+0x21c>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	2101      	movs	r1, #1
 800120a:	4618      	mov	r0, r3
 800120c:	f007 ff78 	bl	8009100 <xEventGroupSetBits>
				xEventGroupSetBits(ledEventGroup, ACCEL_READ_Y_BIT);
 8001210:	4b27      	ldr	r3, [pc, #156]	@ (80012b0 <acc_task+0x21c>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	2102      	movs	r1, #2
 8001216:	4618      	mov	r0, r3
 8001218:	f007 ff72 	bl	8009100 <xEventGroupSetBits>
				xEventGroupSetBits(ledEventGroup, ACCEL_READ_Z_BIT);
 800121c:	4b24      	ldr	r3, [pc, #144]	@ (80012b0 <acc_task+0x21c>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	2104      	movs	r1, #4
 8001222:	4618      	mov	r0, r3
 8001224:	f007 ff6c 	bl	8009100 <xEventGroupSetBits>
 8001228:	e02b      	b.n	8001282 <acc_task+0x1ee>
			}
			else if (!strcmp((char*)msg->payload, "Main")) {
 800122a:	69fb      	ldr	r3, [r7, #28]
 800122c:	4924      	ldr	r1, [pc, #144]	@ (80012c0 <acc_task+0x22c>)
 800122e:	4618      	mov	r0, r3
 8001230:	f7ff f818 	bl	8000264 <strcmp>
 8001234:	4603      	mov	r3, r0
 8001236:	2b00      	cmp	r3, #0
 8001238:	d112      	bne.n	8001260 <acc_task+0x1cc>
				// Update the system state
				curr_sys_state = sMainMenu;
 800123a:	4b22      	ldr	r3, [pc, #136]	@ (80012c4 <acc_task+0x230>)
 800123c:	2200      	movs	r2, #0
 800123e:	701a      	strb	r2, [r3, #0]

				// Set event group bit to turn off all LEDs upon exiting accelerometer menu
				xEventGroupSetBits(ledEventGroup, TURN_OFF_LEDS_BIT);
 8001240:	4b1b      	ldr	r3, [pc, #108]	@ (80012b0 <acc_task+0x21c>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	2108      	movs	r1, #8
 8001246:	4618      	mov	r0, r3
 8001248:	f007 ff5a 	bl	8009100 <xEventGroupSetBits>

				// Notify the main menu task
				xTaskNotify(handle_main_menu_task, 0, eNoAction);
 800124c:	4b1e      	ldr	r3, [pc, #120]	@ (80012c8 <acc_task+0x234>)
 800124e:	6818      	ldr	r0, [r3, #0]
 8001250:	2300      	movs	r3, #0
 8001252:	9300      	str	r3, [sp, #0]
 8001254:	2300      	movs	r3, #0
 8001256:	2200      	movs	r2, #0
 8001258:	2100      	movs	r1, #0
 800125a:	f00a f937 	bl	800b4cc <xTaskGenericNotify>
 800125e:	e010      	b.n	8001282 <acc_task+0x1ee>
			}
			else {
				xQueueSend(q_print, &msg_inv_acc, portMAX_DELAY);
 8001260:	4b10      	ldr	r3, [pc, #64]	@ (80012a4 <acc_task+0x210>)
 8001262:	6818      	ldr	r0, [r3, #0]
 8001264:	2300      	movs	r3, #0
 8001266:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800126a:	4918      	ldr	r1, [pc, #96]	@ (80012cc <acc_task+0x238>)
 800126c:	f008 f9a0 	bl	80095b0 <xQueueGenericSend>
 8001270:	e007      	b.n	8001282 <acc_task+0x1ee>
			}
		}
		else {
			// If user input is longer than 4 characters, notify user of invalid response
			xQueueSend(q_print, &msg_inv_acc, portMAX_DELAY);
 8001272:	4b0c      	ldr	r3, [pc, #48]	@ (80012a4 <acc_task+0x210>)
 8001274:	6818      	ldr	r0, [r3, #0]
 8001276:	2300      	movs	r3, #0
 8001278:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800127c:	4913      	ldr	r1, [pc, #76]	@ (80012cc <acc_task+0x238>)
 800127e:	f008 f997 	bl	80095b0 <xQueueGenericSend>
		}

		// Notify self / accelerometer task if not returning to the main menu
		if (sAccMenu == curr_sys_state)
 8001282:	4b10      	ldr	r3, [pc, #64]	@ (80012c4 <acc_task+0x230>)
 8001284:	781b      	ldrb	r3, [r3, #0]
 8001286:	2b02      	cmp	r3, #2
 8001288:	f47f af0d 	bne.w	80010a6 <acc_task+0x12>
			xTaskNotify(handle_acc_task, 0, eNoAction);
 800128c:	4b10      	ldr	r3, [pc, #64]	@ (80012d0 <acc_task+0x23c>)
 800128e:	6818      	ldr	r0, [r3, #0]
 8001290:	2300      	movs	r3, #0
 8001292:	9300      	str	r3, [sp, #0]
 8001294:	2300      	movs	r3, #0
 8001296:	2200      	movs	r2, #0
 8001298:	2100      	movs	r1, #0
 800129a:	f00a f917 	bl	800b4cc <xTaskGenericNotify>
		xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 800129e:	e702      	b.n	80010a6 <acc_task+0x12>
 80012a0:	08012a68 	.word	0x08012a68
 80012a4:	20001770 	.word	0x20001770
 80012a8:	20000004 	.word	0x20000004
 80012ac:	08012a50 	.word	0x08012a50
 80012b0:	2000178c 	.word	0x2000178c
 80012b4:	08012a54 	.word	0x08012a54
 80012b8:	08012a58 	.word	0x08012a58
 80012bc:	08012a5c 	.word	0x08012a5c
 80012c0:	08012a60 	.word	0x08012a60
 80012c4:	20001799 	.word	0x20001799
 80012c8:	20001754 	.word	0x20001754
 80012cc:	20000000 	.word	0x20000000
 80012d0:	20001768 	.word	0x20001768

080012d4 <accelerometer_init>:
 * - Sends the configuration data over SPI to set the desired settings.								   *
 * - Pulls the chip select (CS) pin high to de-select the device.									   *
 ******************************************************************************************************/

void accelerometer_init(void)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b082      	sub	sp, #8
 80012d8:	af00      	add	r7, sp, #0
	// Configure CTRL_REG1_A: 100Hz, normal power mode, all axes enabled
	uint8_t configData = 0x57; // 0b01010111: 100Hz, normal power mode, all axes enabled
 80012da:	2357      	movs	r3, #87	@ 0x57
 80012dc:	71fb      	strb	r3, [r7, #7]

	// Pull CS low to select the device
	HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80012de:	2200      	movs	r2, #0
 80012e0:	2108      	movs	r1, #8
 80012e2:	480e      	ldr	r0, [pc, #56]	@ (800131c <accelerometer_init+0x48>)
 80012e4:	f003 fe7a 	bl	8004fdc <HAL_GPIO_WritePin>

	// Send the register address
	uint8_t reg = LSM303DLHC_CTRL_REG1_A;
 80012e8:	2320      	movs	r3, #32
 80012ea:	71bb      	strb	r3, [r7, #6]
	HAL_SPI_Transmit(&hspi1, &reg, 1, HAL_MAX_DELAY);
 80012ec:	1db9      	adds	r1, r7, #6
 80012ee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80012f2:	2201      	movs	r2, #1
 80012f4:	480a      	ldr	r0, [pc, #40]	@ (8001320 <accelerometer_init+0x4c>)
 80012f6:	f004 fffe 	bl	80062f6 <HAL_SPI_Transmit>

	// Send the configuration data
	HAL_SPI_Transmit(&hspi1, &configData, 1, HAL_MAX_DELAY);
 80012fa:	1df9      	adds	r1, r7, #7
 80012fc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001300:	2201      	movs	r2, #1
 8001302:	4807      	ldr	r0, [pc, #28]	@ (8001320 <accelerometer_init+0x4c>)
 8001304:	f004 fff7 	bl	80062f6 <HAL_SPI_Transmit>

	// Pull CS high to deselect the device
	HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_SET);
 8001308:	2201      	movs	r2, #1
 800130a:	2108      	movs	r1, #8
 800130c:	4803      	ldr	r0, [pc, #12]	@ (800131c <accelerometer_init+0x48>)
 800130e:	f003 fe65 	bl	8004fdc <HAL_GPIO_WritePin>
}
 8001312:	bf00      	nop
 8001314:	3708      	adds	r7, #8
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	40021000 	.word	0x40021000
 8001320:	200015dc 	.word	0x200015dc

08001324 <accelerometer_read>:
 * - Converts the received byte data to 16-bit integer values for each axis and stores them in the 	   *
 *   provided array.																				   *
 ******************************************************************************************************/

void accelerometer_read(int16_t *acc_data)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b086      	sub	sp, #24
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
	uint8_t sensor_reading[6];
	uint8_t reg = ACC_X_ADDR;
 800132c:	23a8      	movs	r3, #168	@ 0xa8
 800132e:	73fb      	strb	r3, [r7, #15]

	// Pull CS low to select the device
	HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8001330:	2200      	movs	r2, #0
 8001332:	2108      	movs	r1, #8
 8001334:	481c      	ldr	r0, [pc, #112]	@ (80013a8 <accelerometer_read+0x84>)
 8001336:	f003 fe51 	bl	8004fdc <HAL_GPIO_WritePin>

	// Send the register address
	HAL_SPI_Transmit(&hspi1, &reg, 1, HAL_MAX_DELAY);
 800133a:	f107 010f 	add.w	r1, r7, #15
 800133e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001342:	2201      	movs	r2, #1
 8001344:	4819      	ldr	r0, [pc, #100]	@ (80013ac <accelerometer_read+0x88>)
 8001346:	f004 ffd6 	bl	80062f6 <HAL_SPI_Transmit>

	// Receive the data
	HAL_SPI_Receive(&hspi1, sensor_reading, 6, HAL_MAX_DELAY);
 800134a:	f107 0110 	add.w	r1, r7, #16
 800134e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001352:	2206      	movs	r2, #6
 8001354:	4815      	ldr	r0, [pc, #84]	@ (80013ac <accelerometer_read+0x88>)
 8001356:	f005 f911 	bl	800657c <HAL_SPI_Receive>

	// Pull CS high to de-select the device
	HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_SET);
 800135a:	2201      	movs	r2, #1
 800135c:	2108      	movs	r1, #8
 800135e:	4812      	ldr	r0, [pc, #72]	@ (80013a8 <accelerometer_read+0x84>)
 8001360:	f003 fe3c 	bl	8004fdc <HAL_GPIO_WritePin>

	// Convert the sensor reading
	acc_data[0] = (int16_t)(sensor_reading[1] << 8 | sensor_reading[0]); // x
 8001364:	7c7b      	ldrb	r3, [r7, #17]
 8001366:	021b      	lsls	r3, r3, #8
 8001368:	b21a      	sxth	r2, r3
 800136a:	7c3b      	ldrb	r3, [r7, #16]
 800136c:	b21b      	sxth	r3, r3
 800136e:	4313      	orrs	r3, r2
 8001370:	b21a      	sxth	r2, r3
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	801a      	strh	r2, [r3, #0]
	acc_data[1] = (int16_t)(sensor_reading[3] << 8 | sensor_reading[2]); // y
 8001376:	7cfb      	ldrb	r3, [r7, #19]
 8001378:	021b      	lsls	r3, r3, #8
 800137a:	b219      	sxth	r1, r3
 800137c:	7cbb      	ldrb	r3, [r7, #18]
 800137e:	b21a      	sxth	r2, r3
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	3302      	adds	r3, #2
 8001384:	430a      	orrs	r2, r1
 8001386:	b212      	sxth	r2, r2
 8001388:	801a      	strh	r2, [r3, #0]
	acc_data[2] = (int16_t)(sensor_reading[5] << 8 | sensor_reading[4]); // z
 800138a:	7d7b      	ldrb	r3, [r7, #21]
 800138c:	021b      	lsls	r3, r3, #8
 800138e:	b219      	sxth	r1, r3
 8001390:	7d3b      	ldrb	r3, [r7, #20]
 8001392:	b21a      	sxth	r2, r3
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	3304      	adds	r3, #4
 8001398:	430a      	orrs	r2, r1
 800139a:	b212      	sxth	r2, r2
 800139c:	801a      	strh	r2, [r3, #0]
}
 800139e:	bf00      	nop
 80013a0:	3718      	adds	r7, #24
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	bf00      	nop
 80013a8:	40021000 	.word	0x40021000
 80013ac:	200015dc 	.word	0x200015dc

080013b0 <show_acc_data>:
 * - Formats and displays data in g values for the available axes based on flags.					   *
 * - Sends the formatted data to the print queue for display.										   *
 ******************************************************************************************************/

void show_acc_data(int16_t *acc_data, char *acc_flag)
{
 80013b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013b2:	b097      	sub	sp, #92	@ 0x5c
 80013b4:	af08      	add	r7, sp, #32
 80013b6:	6078      	str	r0, [r7, #4]
 80013b8:	6039      	str	r1, [r7, #0]
	// Set up buffer
	static char showacc[80];
	static char* acc = showacc;

	// Convert from raw sensor value to milli-g's [mg], using +/- 2g sensitivity
	int16_t x_mg = acc_data[0] * 2000 / 32768;
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013c0:	461a      	mov	r2, r3
 80013c2:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80013c6:	fb02 f303 	mul.w	r3, r2, r3
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	da02      	bge.n	80013d4 <show_acc_data+0x24>
 80013ce:	f503 43ff 	add.w	r3, r3, #32640	@ 0x7f80
 80013d2:	337f      	adds	r3, #127	@ 0x7f
 80013d4:	13db      	asrs	r3, r3, #15
 80013d6:	86fb      	strh	r3, [r7, #54]	@ 0x36
	int16_t y_mg = acc_data[1] * 2000 / 32768;
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	3302      	adds	r3, #2
 80013dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013e0:	461a      	mov	r2, r3
 80013e2:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80013e6:	fb02 f303 	mul.w	r3, r2, r3
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	da02      	bge.n	80013f4 <show_acc_data+0x44>
 80013ee:	f503 43ff 	add.w	r3, r3, #32640	@ 0x7f80
 80013f2:	337f      	adds	r3, #127	@ 0x7f
 80013f4:	13db      	asrs	r3, r3, #15
 80013f6:	86bb      	strh	r3, [r7, #52]	@ 0x34
	int16_t z_mg = acc_data[2] * 2000 / 32768;
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	3304      	adds	r3, #4
 80013fc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001400:	461a      	mov	r2, r3
 8001402:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001406:	fb02 f303 	mul.w	r3, r2, r3
 800140a:	2b00      	cmp	r3, #0
 800140c:	da02      	bge.n	8001414 <show_acc_data+0x64>
 800140e:	f503 43ff 	add.w	r3, r3, #32640	@ 0x7f80
 8001412:	337f      	adds	r3, #127	@ 0x7f
 8001414:	13db      	asrs	r3, r3, #15
 8001416:	867b      	strh	r3, [r7, #50]	@ 0x32

	// Variables to simulate floating point numbers
	int x_i, x_d, y_i, y_d, z_i, z_d;
	char x_s[2] = {"+"};
 8001418:	232b      	movs	r3, #43	@ 0x2b
 800141a:	82bb      	strh	r3, [r7, #20]
	char y_s[2] = {"+"};
 800141c:	232b      	movs	r3, #43	@ 0x2b
 800141e:	823b      	strh	r3, [r7, #16]
	char z_s[2] = {"+"};
 8001420:	232b      	movs	r3, #43	@ 0x2b
 8001422:	81bb      	strh	r3, [r7, #12]

	// Display the data that's available
	// All axes
	if((acc_flag[0] == 1) && (acc_flag[1] == 1) && (acc_flag[2] == 1)) {
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	781b      	ldrb	r3, [r3, #0]
 8001428:	2b01      	cmp	r3, #1
 800142a:	d141      	bne.n	80014b0 <show_acc_data+0x100>
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	3301      	adds	r3, #1
 8001430:	781b      	ldrb	r3, [r3, #0]
 8001432:	2b01      	cmp	r3, #1
 8001434:	d13c      	bne.n	80014b0 <show_acc_data+0x100>
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	3302      	adds	r3, #2
 800143a:	781b      	ldrb	r3, [r3, #0]
 800143c:	2b01      	cmp	r3, #1
 800143e:	d137      	bne.n	80014b0 <show_acc_data+0x100>
		split_integer(x_mg, x_s, &x_i, &x_d);
 8001440:	f9b7 0036 	ldrsh.w	r0, [r7, #54]	@ 0x36
 8001444:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001448:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 800144c:	f107 0114 	add.w	r1, r7, #20
 8001450:	f000 f894 	bl	800157c <split_integer>
		split_integer(y_mg, y_s, &y_i, &y_d);
 8001454:	f9b7 0034 	ldrsh.w	r0, [r7, #52]	@ 0x34
 8001458:	f107 0320 	add.w	r3, r7, #32
 800145c:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8001460:	f107 0110 	add.w	r1, r7, #16
 8001464:	f000 f88a 	bl	800157c <split_integer>
		split_integer(z_mg, z_s, &z_i, &z_d);
 8001468:	f9b7 0032 	ldrsh.w	r0, [r7, #50]	@ 0x32
 800146c:	f107 0318 	add.w	r3, r7, #24
 8001470:	f107 021c 	add.w	r2, r7, #28
 8001474:	f107 010c 	add.w	r1, r7, #12
 8001478:	f000 f880 	bl	800157c <split_integer>
		sprintf((char*)showacc, "\nAccelerometer reading: X = %s%d.%d g, Y = %s%d.%d g, Z = %s%d.%d g\r\n", x_s, x_i, x_d, y_s, y_i, y_d, z_s, z_i, z_d);
 800147c:	6afe      	ldr	r6, [r7, #44]	@ 0x2c
 800147e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001480:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001482:	6a39      	ldr	r1, [r7, #32]
 8001484:	69f8      	ldr	r0, [r7, #28]
 8001486:	69bc      	ldr	r4, [r7, #24]
 8001488:	f107 0514 	add.w	r5, r7, #20
 800148c:	9406      	str	r4, [sp, #24]
 800148e:	9005      	str	r0, [sp, #20]
 8001490:	f107 000c 	add.w	r0, r7, #12
 8001494:	9004      	str	r0, [sp, #16]
 8001496:	9103      	str	r1, [sp, #12]
 8001498:	9202      	str	r2, [sp, #8]
 800149a:	f107 0210 	add.w	r2, r7, #16
 800149e:	9201      	str	r2, [sp, #4]
 80014a0:	9300      	str	r3, [sp, #0]
 80014a2:	4633      	mov	r3, r6
 80014a4:	462a      	mov	r2, r5
 80014a6:	492e      	ldr	r1, [pc, #184]	@ (8001560 <show_acc_data+0x1b0>)
 80014a8:	482e      	ldr	r0, [pc, #184]	@ (8001564 <show_acc_data+0x1b4>)
 80014aa:	f00e f9ab 	bl	800f804 <siprintf>
 80014ae:	e04b      	b.n	8001548 <show_acc_data+0x198>
	}
	// X-axis only
	else if (acc_flag[0] == 1) {
 80014b0:	683b      	ldr	r3, [r7, #0]
 80014b2:	781b      	ldrb	r3, [r3, #0]
 80014b4:	2b01      	cmp	r3, #1
 80014b6:	d114      	bne.n	80014e2 <show_acc_data+0x132>
		split_integer(x_mg, x_s, &x_i, &x_d);
 80014b8:	f9b7 0036 	ldrsh.w	r0, [r7, #54]	@ 0x36
 80014bc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80014c0:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 80014c4:	f107 0114 	add.w	r1, r7, #20
 80014c8:	f000 f858 	bl	800157c <split_integer>
		sprintf((char*)showacc, "\nAccelerometer reading: X = %s%d.%d g\r\n", x_s, x_i, x_d);
 80014cc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80014ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80014d0:	f107 0214 	add.w	r2, r7, #20
 80014d4:	9300      	str	r3, [sp, #0]
 80014d6:	460b      	mov	r3, r1
 80014d8:	4923      	ldr	r1, [pc, #140]	@ (8001568 <show_acc_data+0x1b8>)
 80014da:	4822      	ldr	r0, [pc, #136]	@ (8001564 <show_acc_data+0x1b4>)
 80014dc:	f00e f992 	bl	800f804 <siprintf>
 80014e0:	e032      	b.n	8001548 <show_acc_data+0x198>
	}
	// Y-axis only
	else if (acc_flag[1] == 1) {
 80014e2:	683b      	ldr	r3, [r7, #0]
 80014e4:	3301      	adds	r3, #1
 80014e6:	781b      	ldrb	r3, [r3, #0]
 80014e8:	2b01      	cmp	r3, #1
 80014ea:	d114      	bne.n	8001516 <show_acc_data+0x166>
		split_integer(y_mg, y_s, &y_i, &y_d);
 80014ec:	f9b7 0034 	ldrsh.w	r0, [r7, #52]	@ 0x34
 80014f0:	f107 0320 	add.w	r3, r7, #32
 80014f4:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 80014f8:	f107 0110 	add.w	r1, r7, #16
 80014fc:	f000 f83e 	bl	800157c <split_integer>
		sprintf((char*)showacc, "\nAccelerometer reading: Y = %s%d.%d g\r\n", y_s, y_i, y_d);
 8001500:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001502:	6a3b      	ldr	r3, [r7, #32]
 8001504:	f107 0210 	add.w	r2, r7, #16
 8001508:	9300      	str	r3, [sp, #0]
 800150a:	460b      	mov	r3, r1
 800150c:	4917      	ldr	r1, [pc, #92]	@ (800156c <show_acc_data+0x1bc>)
 800150e:	4815      	ldr	r0, [pc, #84]	@ (8001564 <show_acc_data+0x1b4>)
 8001510:	f00e f978 	bl	800f804 <siprintf>
 8001514:	e018      	b.n	8001548 <show_acc_data+0x198>
	}
	// Z-axis only
	else if (acc_flag[2] == 1) {
 8001516:	683b      	ldr	r3, [r7, #0]
 8001518:	3302      	adds	r3, #2
 800151a:	781b      	ldrb	r3, [r3, #0]
 800151c:	2b01      	cmp	r3, #1
 800151e:	d113      	bne.n	8001548 <show_acc_data+0x198>
		split_integer(z_mg, z_s, &z_i, &z_d);
 8001520:	f9b7 0032 	ldrsh.w	r0, [r7, #50]	@ 0x32
 8001524:	f107 0318 	add.w	r3, r7, #24
 8001528:	f107 021c 	add.w	r2, r7, #28
 800152c:	f107 010c 	add.w	r1, r7, #12
 8001530:	f000 f824 	bl	800157c <split_integer>
		sprintf((char*)showacc, "\nAccelerometer reading: Z = %s%d.%d g\r\n", z_s, z_i, z_d);
 8001534:	69f9      	ldr	r1, [r7, #28]
 8001536:	69bb      	ldr	r3, [r7, #24]
 8001538:	f107 020c 	add.w	r2, r7, #12
 800153c:	9300      	str	r3, [sp, #0]
 800153e:	460b      	mov	r3, r1
 8001540:	490b      	ldr	r1, [pc, #44]	@ (8001570 <show_acc_data+0x1c0>)
 8001542:	4808      	ldr	r0, [pc, #32]	@ (8001564 <show_acc_data+0x1b4>)
 8001544:	f00e f95e 	bl	800f804 <siprintf>
	}

	// Populate the print queue
	xQueueSend(q_print, &acc, portMAX_DELAY);
 8001548:	4b0a      	ldr	r3, [pc, #40]	@ (8001574 <show_acc_data+0x1c4>)
 800154a:	6818      	ldr	r0, [r3, #0]
 800154c:	2300      	movs	r3, #0
 800154e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001552:	4909      	ldr	r1, [pc, #36]	@ (8001578 <show_acc_data+0x1c8>)
 8001554:	f008 f82c 	bl	80095b0 <xQueueGenericSend>
}
 8001558:	bf00      	nop
 800155a:	373c      	adds	r7, #60	@ 0x3c
 800155c:	46bd      	mov	sp, r7
 800155e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001560:	08012a6c 	.word	0x08012a6c
 8001564:	200002dc 	.word	0x200002dc
 8001568:	08012ab4 	.word	0x08012ab4
 800156c:	08012adc 	.word	0x08012adc
 8001570:	08012b04 	.word	0x08012b04
 8001574:	20001770 	.word	0x20001770
 8001578:	20000008 	.word	0x20000008

0800157c <split_integer>:
 * the hundreds part is always positive. If the hundreds part rounds up to exactly 1000, the 		   *
 * thousands part is incremented and the hundreds part is reset to 0.								   *
 ******************************************************************************************************/

void split_integer(int value, char* sign, int *thousands_part, int *hundreds_part)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b086      	sub	sp, #24
 8001580:	af00      	add	r7, sp, #0
 8001582:	60f8      	str	r0, [r7, #12]
 8001584:	60b9      	str	r1, [r7, #8]
 8001586:	607a      	str	r2, [r7, #4]
 8001588:	603b      	str	r3, [r7, #0]
	// Evaluate the sign
	if(value < 0) {
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	2b00      	cmp	r3, #0
 800158e:	da06      	bge.n	800159e <split_integer+0x22>
		strcpy(sign, "-");
 8001590:	68bb      	ldr	r3, [r7, #8]
 8001592:	4925      	ldr	r1, [pc, #148]	@ (8001628 <split_integer+0xac>)
 8001594:	461a      	mov	r2, r3
 8001596:	460b      	mov	r3, r1
 8001598:	881b      	ldrh	r3, [r3, #0]
 800159a:	8013      	strh	r3, [r2, #0]
 800159c:	e005      	b.n	80015aa <split_integer+0x2e>
	}
	else {
		strcpy(sign, "+");
 800159e:	68bb      	ldr	r3, [r7, #8]
 80015a0:	4922      	ldr	r1, [pc, #136]	@ (800162c <split_integer+0xb0>)
 80015a2:	461a      	mov	r2, r3
 80015a4:	460b      	mov	r3, r1
 80015a6:	881b      	ldrh	r3, [r3, #0]
 80015a8:	8013      	strh	r3, [r2, #0]
	}

	// Calculate how many thousands
    *thousands_part = abs(value / 1000);
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	4a20      	ldr	r2, [pc, #128]	@ (8001630 <split_integer+0xb4>)
 80015ae:	fb82 1203 	smull	r1, r2, r2, r3
 80015b2:	1192      	asrs	r2, r2, #6
 80015b4:	17db      	asrs	r3, r3, #31
 80015b6:	1ad3      	subs	r3, r2, r3
 80015b8:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80015bc:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	601a      	str	r2, [r3, #0]

    // Calculate the remaining hundreds
    int remainder = value % 1000;
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	4a1a      	ldr	r2, [pc, #104]	@ (8001630 <split_integer+0xb4>)
 80015c8:	fb82 1203 	smull	r1, r2, r2, r3
 80015cc:	1191      	asrs	r1, r2, #6
 80015ce:	17da      	asrs	r2, r3, #31
 80015d0:	1a8a      	subs	r2, r1, r2
 80015d2:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80015d6:	fb01 f202 	mul.w	r2, r1, r2
 80015da:	1a9b      	subs	r3, r3, r2
 80015dc:	617b      	str	r3, [r7, #20]

    // Ensure hundreds_part is positive
    *hundreds_part = abs((int)(remainder / 100.0));
 80015de:	6978      	ldr	r0, [r7, #20]
 80015e0:	f7fe fff8 	bl	80005d4 <__aeabi_i2d>
 80015e4:	f04f 0200 	mov.w	r2, #0
 80015e8:	4b12      	ldr	r3, [pc, #72]	@ (8001634 <split_integer+0xb8>)
 80015ea:	f7ff f987 	bl	80008fc <__aeabi_ddiv>
 80015ee:	4602      	mov	r2, r0
 80015f0:	460b      	mov	r3, r1
 80015f2:	4610      	mov	r0, r2
 80015f4:	4619      	mov	r1, r3
 80015f6:	f7ff fb07 	bl	8000c08 <__aeabi_d2iz>
 80015fa:	4603      	mov	r3, r0
 80015fc:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001600:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	601a      	str	r2, [r3, #0]

    // Adjust thousands_part if rounding up results in exactly 1000
    if (*hundreds_part == 10) {
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	2b0a      	cmp	r3, #10
 800160e:	d107      	bne.n	8001620 <split_integer+0xa4>
        *thousands_part += 1;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	1c5a      	adds	r2, r3, #1
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	601a      	str	r2, [r3, #0]
        *hundreds_part = 0;
 800161a:	683b      	ldr	r3, [r7, #0]
 800161c:	2200      	movs	r2, #0
 800161e:	601a      	str	r2, [r3, #0]
    }
}
 8001620:	bf00      	nop
 8001622:	3718      	adds	r7, #24
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}
 8001628:	08012b2c 	.word	0x08012b2c
 800162c:	08012b30 	.word	0x08012b30
 8001630:	10624dd3 	.word	0x10624dd3
 8001634:	40590000 	.word	0x40590000

08001638 <led_task>:
 * @note The task must be notified when a new command is available.									   *
 * @note The function utilizes software timers to control LED effects.								   *
 ******************************************************************************************************/

void led_task(void *param)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b08c      	sub	sp, #48	@ 0x30
 800163c:	af02      	add	r7, sp, #8
 800163e:	6078      	str	r0, [r7, #4]
	// Communication variables
	uint32_t msg_addr;
	message_t *msg;

	// LED timer parameters
	int freq = 2; // Frequency in Hz
 8001640:	2302      	movs	r3, #2
 8001642:	613b      	str	r3, [r7, #16]
	int period = 500; // Period in ms
 8001644:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001648:	627b      	str	r3, [r7, #36]	@ 0x24

	// FreeRTOS variables
	const TickType_t xTicksToWait = pdMS_TO_TICKS(EVENT_GROUP_WAIT_TIME); // Wait period for the event group
 800164a:	2364      	movs	r3, #100	@ 0x64
 800164c:	623b      	str	r3, [r7, #32]
	uint32_t notificationValue;
	EventBits_t eventBits;

	while(1) {
		// Wait for task notification or timeout =========================================================================
		if (xTaskNotifyWait(0, 0, &notificationValue, xTicksToWait) == pdPASS) {										//
 800164e:	f107 020c 	add.w	r2, r7, #12
 8001652:	6a3b      	ldr	r3, [r7, #32]
 8001654:	9300      	str	r3, [sp, #0]
 8001656:	4613      	mov	r3, r2
 8001658:	2200      	movs	r2, #0
 800165a:	2100      	movs	r1, #0
 800165c:	2000      	movs	r0, #0
 800165e:	f009 feab 	bl	800b3b8 <xTaskGenericNotifyWait>
 8001662:	4603      	mov	r3, r0
 8001664:	2b01      	cmp	r3, #1
 8001666:	f040 817a 	bne.w	800195e <led_task+0x326>
																														//
			// Display LED menu for the user																			//
			xQueueSend(q_print, &msg_led_menu, portMAX_DELAY);															//
 800166a:	4b9a      	ldr	r3, [pc, #616]	@ (80018d4 <led_task+0x29c>)
 800166c:	6818      	ldr	r0, [r3, #0]
 800166e:	2300      	movs	r3, #0
 8001670:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001674:	4998      	ldr	r1, [pc, #608]	@ (80018d8 <led_task+0x2a0>)
 8001676:	f007 ff9b 	bl	80095b0 <xQueueGenericSend>
																														//
			// Wait for the user to select their desired LED effect														//
			xTaskNotifyWait(0, 0, &msg_addr, portMAX_DELAY);															//
 800167a:	f107 0314 	add.w	r3, r7, #20
 800167e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001682:	9200      	str	r2, [sp, #0]
 8001684:	2200      	movs	r2, #0
 8001686:	2100      	movs	r1, #0
 8001688:	2000      	movs	r0, #0
 800168a:	f009 fe95 	bl	800b3b8 <xTaskGenericNotifyWait>
			msg = (message_t*)msg_addr;																					//
 800168e:	697b      	ldr	r3, [r7, #20]
 8001690:	61fb      	str	r3, [r7, #28]
																														//
			// Process command, adjust LED state, and set software timers accordingly									//
			if(msg->len <= 4) {																							//
 8001692:	69fb      	ldr	r3, [r7, #28]
 8001694:	68db      	ldr	r3, [r3, #12]
 8001696:	2b04      	cmp	r3, #4
 8001698:	f200 814c 	bhi.w	8001934 <led_task+0x2fc>
				if(!strcmp((char*)msg->payload, "None"))			// No effect										//
 800169c:	69fb      	ldr	r3, [r7, #28]
 800169e:	498f      	ldr	r1, [pc, #572]	@ (80018dc <led_task+0x2a4>)
 80016a0:	4618      	mov	r0, r3
 80016a2:	f7fe fddf 	bl	8000264 <strcmp>
 80016a6:	4603      	mov	r3, r0
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d109      	bne.n	80016c0 <led_task+0x88>
				{																										//
					set_led_timer(effectNone);																			//
 80016ac:	2004      	movs	r0, #4
 80016ae:	f000 fa25 	bl	8001afc <set_led_timer>
					curr_led_state = sNone;																				//
 80016b2:	4b8b      	ldr	r3, [pc, #556]	@ (80018e0 <led_task+0x2a8>)
 80016b4:	2204      	movs	r2, #4
 80016b6:	701a      	strb	r2, [r3, #0]
					control_all_leds(LED_OFF);																			//
 80016b8:	2000      	movs	r0, #0
 80016ba:	f000 fa51 	bl	8001b60 <control_all_leds>
 80016be:	e141      	b.n	8001944 <led_task+0x30c>
				}																										//
				else if (!strcmp((char*)msg->payload, "E1")) {		// E1 effect										//
 80016c0:	69fb      	ldr	r3, [r7, #28]
 80016c2:	4988      	ldr	r1, [pc, #544]	@ (80018e4 <led_task+0x2ac>)
 80016c4:	4618      	mov	r0, r3
 80016c6:	f7fe fdcd 	bl	8000264 <strcmp>
 80016ca:	4603      	mov	r3, r0
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d106      	bne.n	80016de <led_task+0xa6>
					curr_led_state = sEffectE1;																			//
 80016d0:	4b83      	ldr	r3, [pc, #524]	@ (80018e0 <led_task+0x2a8>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	701a      	strb	r2, [r3, #0]
					set_led_timer(effectE1);																			//
 80016d6:	2000      	movs	r0, #0
 80016d8:	f000 fa10 	bl	8001afc <set_led_timer>
 80016dc:	e132      	b.n	8001944 <led_task+0x30c>
				}																										//
				else if (!strcmp((char*)msg->payload, "E2")) {		// E2 effect										//
 80016de:	69fb      	ldr	r3, [r7, #28]
 80016e0:	4981      	ldr	r1, [pc, #516]	@ (80018e8 <led_task+0x2b0>)
 80016e2:	4618      	mov	r0, r3
 80016e4:	f7fe fdbe 	bl	8000264 <strcmp>
 80016e8:	4603      	mov	r3, r0
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d106      	bne.n	80016fc <led_task+0xc4>
					curr_led_state = sEffectE2;																			//
 80016ee:	4b7c      	ldr	r3, [pc, #496]	@ (80018e0 <led_task+0x2a8>)
 80016f0:	2201      	movs	r2, #1
 80016f2:	701a      	strb	r2, [r3, #0]
					set_led_timer(effectE2);																			//
 80016f4:	2001      	movs	r0, #1
 80016f6:	f000 fa01 	bl	8001afc <set_led_timer>
 80016fa:	e123      	b.n	8001944 <led_task+0x30c>
				}																										//
				else if (!strcmp((char*)msg->payload, "E3")) {		// E3 effect										//
 80016fc:	69fb      	ldr	r3, [r7, #28]
 80016fe:	497b      	ldr	r1, [pc, #492]	@ (80018ec <led_task+0x2b4>)
 8001700:	4618      	mov	r0, r3
 8001702:	f7fe fdaf 	bl	8000264 <strcmp>
 8001706:	4603      	mov	r3, r0
 8001708:	2b00      	cmp	r3, #0
 800170a:	d106      	bne.n	800171a <led_task+0xe2>
					curr_led_state = sEffectE3;																			//
 800170c:	4b74      	ldr	r3, [pc, #464]	@ (80018e0 <led_task+0x2a8>)
 800170e:	2202      	movs	r2, #2
 8001710:	701a      	strb	r2, [r3, #0]
					set_led_timer(effectE3);																			//
 8001712:	2002      	movs	r0, #2
 8001714:	f000 f9f2 	bl	8001afc <set_led_timer>
 8001718:	e114      	b.n	8001944 <led_task+0x30c>
				}																										//
				else if (!strcmp((char*)msg->payload, "E4")) {		// E4 effect										//
 800171a:	69fb      	ldr	r3, [r7, #28]
 800171c:	4974      	ldr	r1, [pc, #464]	@ (80018f0 <led_task+0x2b8>)
 800171e:	4618      	mov	r0, r3
 8001720:	f7fe fda0 	bl	8000264 <strcmp>
 8001724:	4603      	mov	r3, r0
 8001726:	2b00      	cmp	r3, #0
 8001728:	d106      	bne.n	8001738 <led_task+0x100>
					curr_led_state = sEffectE4;																			//
 800172a:	4b6d      	ldr	r3, [pc, #436]	@ (80018e0 <led_task+0x2a8>)
 800172c:	2203      	movs	r2, #3
 800172e:	701a      	strb	r2, [r3, #0]
					set_led_timer(effectE4);																			//
 8001730:	2003      	movs	r0, #3
 8001732:	f000 f9e3 	bl	8001afc <set_led_timer>
 8001736:	e105      	b.n	8001944 <led_task+0x30c>
				}																										//
				else if (!strcmp((char*)msg->payload, "Tor")) {		// Toggle orange LED								//
 8001738:	69fb      	ldr	r3, [r7, #28]
 800173a:	496e      	ldr	r1, [pc, #440]	@ (80018f4 <led_task+0x2bc>)
 800173c:	4618      	mov	r0, r3
 800173e:	f7fe fd91 	bl	8000264 <strcmp>
 8001742:	4603      	mov	r3, r0
 8001744:	2b00      	cmp	r3, #0
 8001746:	d10b      	bne.n	8001760 <led_task+0x128>
					set_led_timer(effectNone);																			//
 8001748:	2004      	movs	r0, #4
 800174a:	f000 f9d7 	bl	8001afc <set_led_timer>
					curr_led_state = sNone;																				//
 800174e:	4b64      	ldr	r3, [pc, #400]	@ (80018e0 <led_task+0x2a8>)
 8001750:	2204      	movs	r2, #4
 8001752:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_TogglePin(ORANGE_LED_PORT, ORANGE_LED_PIN);												//
 8001754:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001758:	4867      	ldr	r0, [pc, #412]	@ (80018f8 <led_task+0x2c0>)
 800175a:	f003 fc58 	bl	800500e <HAL_GPIO_TogglePin>
 800175e:	e0f1      	b.n	8001944 <led_task+0x30c>
				}																										// N
				else if (!strcmp((char*)msg->payload, "Tgr")) {		// Toggle green LED									// O
 8001760:	69fb      	ldr	r3, [r7, #28]
 8001762:	4966      	ldr	r1, [pc, #408]	@ (80018fc <led_task+0x2c4>)
 8001764:	4618      	mov	r0, r3
 8001766:	f7fe fd7d 	bl	8000264 <strcmp>
 800176a:	4603      	mov	r3, r0
 800176c:	2b00      	cmp	r3, #0
 800176e:	d10b      	bne.n	8001788 <led_task+0x150>
					set_led_timer(effectNone);																			// T
 8001770:	2004      	movs	r0, #4
 8001772:	f000 f9c3 	bl	8001afc <set_led_timer>
					curr_led_state = sNone;																				// I
 8001776:	4b5a      	ldr	r3, [pc, #360]	@ (80018e0 <led_task+0x2a8>)
 8001778:	2204      	movs	r2, #4
 800177a:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_TogglePin(GREEN_LED_PORT, GREEN_LED_PIN);													// F
 800177c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001780:	485d      	ldr	r0, [pc, #372]	@ (80018f8 <led_task+0x2c0>)
 8001782:	f003 fc44 	bl	800500e <HAL_GPIO_TogglePin>
 8001786:	e0dd      	b.n	8001944 <led_task+0x30c>
				}																										// I
				else if (!strcmp((char*)msg->payload, "Tbl")) {		// Toggle blue LED									// C
 8001788:	69fb      	ldr	r3, [r7, #28]
 800178a:	495d      	ldr	r1, [pc, #372]	@ (8001900 <led_task+0x2c8>)
 800178c:	4618      	mov	r0, r3
 800178e:	f7fe fd69 	bl	8000264 <strcmp>
 8001792:	4603      	mov	r3, r0
 8001794:	2b00      	cmp	r3, #0
 8001796:	d10b      	bne.n	80017b0 <led_task+0x178>
					set_led_timer(effectNone);																			// A
 8001798:	2004      	movs	r0, #4
 800179a:	f000 f9af 	bl	8001afc <set_led_timer>
					curr_led_state = sNone;																				// T
 800179e:	4b50      	ldr	r3, [pc, #320]	@ (80018e0 <led_task+0x2a8>)
 80017a0:	2204      	movs	r2, #4
 80017a2:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_TogglePin(BLUE_LED_PORT, BLUE_LED_PIN);													// I
 80017a4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80017a8:	4853      	ldr	r0, [pc, #332]	@ (80018f8 <led_task+0x2c0>)
 80017aa:	f003 fc30 	bl	800500e <HAL_GPIO_TogglePin>
 80017ae:	e0c9      	b.n	8001944 <led_task+0x30c>
				}																										// O
				else if (!strcmp((char*)msg->payload, "Tre")) {		// Toggle red LED									// N
 80017b0:	69fb      	ldr	r3, [r7, #28]
 80017b2:	4954      	ldr	r1, [pc, #336]	@ (8001904 <led_task+0x2cc>)
 80017b4:	4618      	mov	r0, r3
 80017b6:	f7fe fd55 	bl	8000264 <strcmp>
 80017ba:	4603      	mov	r3, r0
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d10b      	bne.n	80017d8 <led_task+0x1a0>
					set_led_timer(effectNone);																			//
 80017c0:	2004      	movs	r0, #4
 80017c2:	f000 f99b 	bl	8001afc <set_led_timer>
					curr_led_state = sNone;																				//
 80017c6:	4b46      	ldr	r3, [pc, #280]	@ (80018e0 <led_task+0x2a8>)
 80017c8:	2204      	movs	r2, #4
 80017ca:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_TogglePin(RED_LED_PORT, RED_LED_PIN);														//
 80017cc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80017d0:	4849      	ldr	r0, [pc, #292]	@ (80018f8 <led_task+0x2c0>)
 80017d2:	f003 fc1c 	bl	800500e <HAL_GPIO_TogglePin>
 80017d6:	e0b5      	b.n	8001944 <led_task+0x30c>
				}																										//
				else if (parse_freq_string(msg, &freq)) {			// Frequency adjustment								//
 80017d8:	f107 0310 	add.w	r3, r7, #16
 80017dc:	4619      	mov	r1, r3
 80017de:	69f8      	ldr	r0, [r7, #28]
 80017e0:	f000 fab2 	bl	8001d48 <parse_freq_string>
 80017e4:	4603      	mov	r3, r0
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d055      	beq.n	8001896 <led_task+0x25e>
					// Check that there is an active effect																//
					if(sNone == curr_led_state) {																		//
 80017ea:	4b3d      	ldr	r3, [pc, #244]	@ (80018e0 <led_task+0x2a8>)
 80017ec:	781b      	ldrb	r3, [r3, #0]
 80017ee:	2b04      	cmp	r3, #4
 80017f0:	d108      	bne.n	8001804 <led_task+0x1cc>
						xQueueSend(q_print, &msg_no_active_effect, portMAX_DELAY);										//
 80017f2:	4b38      	ldr	r3, [pc, #224]	@ (80018d4 <led_task+0x29c>)
 80017f4:	6818      	ldr	r0, [r3, #0]
 80017f6:	2300      	movs	r3, #0
 80017f8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80017fc:	4942      	ldr	r1, [pc, #264]	@ (8001908 <led_task+0x2d0>)
 80017fe:	f007 fed7 	bl	80095b0 <xQueueGenericSend>
 8001802:	e09f      	b.n	8001944 <led_task+0x30c>
					}																									//
					// Check that frequency is between 1 and 10 Hz														//
					else if(freq > 10) {																				//
 8001804:	693b      	ldr	r3, [r7, #16]
 8001806:	2b0a      	cmp	r3, #10
 8001808:	dd08      	ble.n	800181c <led_task+0x1e4>
						xQueueSend(q_print, &msg_inv_freq, portMAX_DELAY);												//
 800180a:	4b32      	ldr	r3, [pc, #200]	@ (80018d4 <led_task+0x29c>)
 800180c:	6818      	ldr	r0, [r3, #0]
 800180e:	2300      	movs	r3, #0
 8001810:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001814:	493d      	ldr	r1, [pc, #244]	@ (800190c <led_task+0x2d4>)
 8001816:	f007 fecb 	bl	80095b0 <xQueueGenericSend>
 800181a:	e093      	b.n	8001944 <led_task+0x30c>
					}																									//
					// Change timer frequency																			//
					else {																								//
						period = (1.0 / freq) * 1000;																	//
 800181c:	693b      	ldr	r3, [r7, #16]
 800181e:	4618      	mov	r0, r3
 8001820:	f7fe fed8 	bl	80005d4 <__aeabi_i2d>
 8001824:	4602      	mov	r2, r0
 8001826:	460b      	mov	r3, r1
 8001828:	f04f 0000 	mov.w	r0, #0
 800182c:	4938      	ldr	r1, [pc, #224]	@ (8001910 <led_task+0x2d8>)
 800182e:	f7ff f865 	bl	80008fc <__aeabi_ddiv>
 8001832:	4602      	mov	r2, r0
 8001834:	460b      	mov	r3, r1
 8001836:	4610      	mov	r0, r2
 8001838:	4619      	mov	r1, r3
 800183a:	f04f 0200 	mov.w	r2, #0
 800183e:	4b35      	ldr	r3, [pc, #212]	@ (8001914 <led_task+0x2dc>)
 8001840:	f7fe ff32 	bl	80006a8 <__aeabi_dmul>
 8001844:	4602      	mov	r2, r0
 8001846:	460b      	mov	r3, r1
 8001848:	4610      	mov	r0, r2
 800184a:	4619      	mov	r1, r3
 800184c:	f7ff f9dc 	bl	8000c08 <__aeabi_d2iz>
 8001850:	4603      	mov	r3, r0
 8001852:	627b      	str	r3, [r7, #36]	@ 0x24
						if (xTimerChangePeriod(handle_led_timer[curr_led_state], pdMS_TO_TICKS(period), 0) != pdPASS) {	//
 8001854:	4b22      	ldr	r3, [pc, #136]	@ (80018e0 <led_task+0x2a8>)
 8001856:	781b      	ldrb	r3, [r3, #0]
 8001858:	461a      	mov	r2, r3
 800185a:	4b2f      	ldr	r3, [pc, #188]	@ (8001918 <led_task+0x2e0>)
 800185c:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8001860:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001862:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001866:	fb02 f303 	mul.w	r3, r2, r3
 800186a:	4a2c      	ldr	r2, [pc, #176]	@ (800191c <led_task+0x2e4>)
 800186c:	fba2 2303 	umull	r2, r3, r2, r3
 8001870:	099a      	lsrs	r2, r3, #6
 8001872:	2300      	movs	r3, #0
 8001874:	9300      	str	r3, [sp, #0]
 8001876:	2300      	movs	r3, #0
 8001878:	2104      	movs	r1, #4
 800187a:	f00a f941 	bl	800bb00 <xTimerGenericCommand>
 800187e:	4603      	mov	r3, r0
 8001880:	2b01      	cmp	r3, #1
 8001882:	d05f      	beq.n	8001944 <led_task+0x30c>
							// If frequency update was not successful, notify the user									//
							xQueueSend(q_print, &msg_err_freq, portMAX_DELAY);											//
 8001884:	4b13      	ldr	r3, [pc, #76]	@ (80018d4 <led_task+0x29c>)
 8001886:	6818      	ldr	r0, [r3, #0]
 8001888:	2300      	movs	r3, #0
 800188a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800188e:	4924      	ldr	r1, [pc, #144]	@ (8001920 <led_task+0x2e8>)
 8001890:	f007 fe8e 	bl	80095b0 <xQueueGenericSend>
 8001894:	e056      	b.n	8001944 <led_task+0x30c>
						}																								//
					}																									//
				}																										//
				else if (!strcmp((char*)msg->payload, "Main")) {	// Back to main menu								//
 8001896:	69fb      	ldr	r3, [r7, #28]
 8001898:	4922      	ldr	r1, [pc, #136]	@ (8001924 <led_task+0x2ec>)
 800189a:	4618      	mov	r0, r3
 800189c:	f7fe fce2 	bl	8000264 <strcmp>
 80018a0:	4603      	mov	r3, r0
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d10c      	bne.n	80018c0 <led_task+0x288>
					// Update the system state																			//
					curr_sys_state = sMainMenu;																			//
 80018a6:	4b20      	ldr	r3, [pc, #128]	@ (8001928 <led_task+0x2f0>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	701a      	strb	r2, [r3, #0]
																														//
					// Notify the main menu task																		//
					xTaskNotify(handle_main_menu_task, 0, eNoAction);													//
 80018ac:	4b1f      	ldr	r3, [pc, #124]	@ (800192c <led_task+0x2f4>)
 80018ae:	6818      	ldr	r0, [r3, #0]
 80018b0:	2300      	movs	r3, #0
 80018b2:	9300      	str	r3, [sp, #0]
 80018b4:	2300      	movs	r3, #0
 80018b6:	2200      	movs	r2, #0
 80018b8:	2100      	movs	r1, #0
 80018ba:	f009 fe07 	bl	800b4cc <xTaskGenericNotify>
 80018be:	e041      	b.n	8001944 <led_task+0x30c>
				}																										//
				else												// Invalid response									//
					xQueueSend(q_print, &msg_inv_led, portMAX_DELAY);													//
 80018c0:	4b04      	ldr	r3, [pc, #16]	@ (80018d4 <led_task+0x29c>)
 80018c2:	6818      	ldr	r0, [r3, #0]
 80018c4:	2300      	movs	r3, #0
 80018c6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80018ca:	4919      	ldr	r1, [pc, #100]	@ (8001930 <led_task+0x2f8>)
 80018cc:	f007 fe70 	bl	80095b0 <xQueueGenericSend>
 80018d0:	e038      	b.n	8001944 <led_task+0x30c>
 80018d2:	bf00      	nop
 80018d4:	20001770 	.word	0x20001770
 80018d8:	2000001c 	.word	0x2000001c
 80018dc:	08012dec 	.word	0x08012dec
 80018e0:	20000020 	.word	0x20000020
 80018e4:	08012df4 	.word	0x08012df4
 80018e8:	08012df8 	.word	0x08012df8
 80018ec:	08012dfc 	.word	0x08012dfc
 80018f0:	08012e00 	.word	0x08012e00
 80018f4:	08012e04 	.word	0x08012e04
 80018f8:	40020c00 	.word	0x40020c00
 80018fc:	08012e08 	.word	0x08012e08
 8001900:	08012e0c 	.word	0x08012e0c
 8001904:	08012e10 	.word	0x08012e10
 8001908:	20000010 	.word	0x20000010
 800190c:	20000018 	.word	0x20000018
 8001910:	3ff00000 	.word	0x3ff00000
 8001914:	408f4000 	.word	0x408f4000
 8001918:	20001778 	.word	0x20001778
 800191c:	10624dd3 	.word	0x10624dd3
 8001920:	20000014 	.word	0x20000014
 8001924:	08012e14 	.word	0x08012e14
 8001928:	20001799 	.word	0x20001799
 800192c:	20001754 	.word	0x20001754
 8001930:	2000000c 	.word	0x2000000c
			}																											//
			else {																										//
				// If user input is longer than 4 characters, notify user of invalid response							//
				xQueueSend(q_print, &msg_inv_led, portMAX_DELAY);														//
 8001934:	4b5f      	ldr	r3, [pc, #380]	@ (8001ab4 <led_task+0x47c>)
 8001936:	6818      	ldr	r0, [r3, #0]
 8001938:	2300      	movs	r3, #0
 800193a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800193e:	495e      	ldr	r1, [pc, #376]	@ (8001ab8 <led_task+0x480>)
 8001940:	f007 fe36 	bl	80095b0 <xQueueGenericSend>
			}																											//
																														//
			// Notify self / led task if not returning to the main menu													//
			if (sLedMenu == curr_sys_state)																				//
 8001944:	4b5d      	ldr	r3, [pc, #372]	@ (8001abc <led_task+0x484>)
 8001946:	781b      	ldrb	r3, [r3, #0]
 8001948:	2b01      	cmp	r3, #1
 800194a:	d108      	bne.n	800195e <led_task+0x326>
				xTaskNotify(handle_led_task, 0, eNoAction);																//
 800194c:	4b5c      	ldr	r3, [pc, #368]	@ (8001ac0 <led_task+0x488>)
 800194e:	6818      	ldr	r0, [r3, #0]
 8001950:	2300      	movs	r3, #0
 8001952:	9300      	str	r3, [sp, #0]
 8001954:	2300      	movs	r3, #0
 8001956:	2200      	movs	r2, #0
 8001958:	2100      	movs	r1, #0
 800195a:	f009 fdb7 	bl	800b4cc <xTaskGenericNotify>
		}	// ===========================================================================================================
		// If timeout, check for any LED event group bits set ------------------------------------------------------------
		eventBits =  xEventGroupWaitBits(																				//
 800195e:	4b59      	ldr	r3, [pc, #356]	@ (8001ac4 <led_task+0x48c>)
 8001960:	6818      	ldr	r0, [r3, #0]
 8001962:	2300      	movs	r3, #0
 8001964:	9300      	str	r3, [sp, #0]
 8001966:	2300      	movs	r3, #0
 8001968:	2201      	movs	r2, #1
 800196a:	210f      	movs	r1, #15
 800196c:	f007 faf6 	bl	8008f5c <xEventGroupWaitBits>
 8001970:	61b8      	str	r0, [r7, #24]
		             ACCEL_READ_X_BIT | ACCEL_READ_Y_BIT | ACCEL_READ_Z_BIT | TURN_OFF_LEDS_BIT,						//
		             pdTRUE,  // Clear bits on exit																		//
		             pdFALSE, // Wait for any bit to be set																//
		             0);      // Do not block																			//
																														//
		if ((eventBits & ACCEL_READ_X_BIT) && (eventBits & ACCEL_READ_Y_BIT) && (eventBits & ACCEL_READ_Z_BIT)) {		//
 8001972:	69bb      	ldr	r3, [r7, #24]
 8001974:	f003 0301 	and.w	r3, r3, #1
 8001978:	2b00      	cmp	r3, #0
 800197a:	d022      	beq.n	80019c2 <led_task+0x38a>
 800197c:	69bb      	ldr	r3, [r7, #24]
 800197e:	f003 0302 	and.w	r3, r3, #2
 8001982:	2b00      	cmp	r3, #0
 8001984:	d01d      	beq.n	80019c2 <led_task+0x38a>
 8001986:	69bb      	ldr	r3, [r7, #24]
 8001988:	f003 0304 	and.w	r3, r3, #4
 800198c:	2b00      	cmp	r3, #0
 800198e:	d018      	beq.n	80019c2 <led_task+0x38a>
			// Light all LED for x-, y-, and z-axis success																//
			set_led_timer(effectNone);																					//
 8001990:	2004      	movs	r0, #4
 8001992:	f000 f8b3 	bl	8001afc <set_led_timer>
			curr_led_state = sNone;																						//
 8001996:	4b4c      	ldr	r3, [pc, #304]	@ (8001ac8 <led_task+0x490>)
 8001998:	2204      	movs	r2, #4
 800199a:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(ORANGE_LED_PORT, ORANGE_LED_PIN, SET);													//
 800199c:	2201      	movs	r2, #1
 800199e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80019a2:	484a      	ldr	r0, [pc, #296]	@ (8001acc <led_task+0x494>)
 80019a4:	f003 fb1a 	bl	8004fdc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(BLUE_LED_PORT, BLUE_LED_PIN, SET);														//
 80019a8:	2201      	movs	r2, #1
 80019aa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80019ae:	4847      	ldr	r0, [pc, #284]	@ (8001acc <led_task+0x494>)
 80019b0:	f003 fb14 	bl	8004fdc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN_LED_PORT, GREEN_LED_PIN, SET);														//
 80019b4:	2201      	movs	r2, #1
 80019b6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80019ba:	4844      	ldr	r0, [pc, #272]	@ (8001acc <led_task+0x494>)
 80019bc:	f003 fb0e 	bl	8004fdc <HAL_GPIO_WritePin>
 80019c0:	e04c      	b.n	8001a5c <led_task+0x424>
		}																												//
		else if (eventBits & TURN_OFF_LEDS_BIT) {																		// E
 80019c2:	69bb      	ldr	r3, [r7, #24]
 80019c4:	f003 0308 	and.w	r3, r3, #8
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d009      	beq.n	80019e0 <led_task+0x3a8>
			// Turn off all LEDs																						// V
			set_led_timer(effectNone);																					// E
 80019cc:	2004      	movs	r0, #4
 80019ce:	f000 f895 	bl	8001afc <set_led_timer>
			curr_led_state = sNone;																						// N
 80019d2:	4b3d      	ldr	r3, [pc, #244]	@ (8001ac8 <led_task+0x490>)
 80019d4:	2204      	movs	r2, #4
 80019d6:	701a      	strb	r2, [r3, #0]
			control_all_leds(LED_OFF);																					// T
 80019d8:	2000      	movs	r0, #0
 80019da:	f000 f8c1 	bl	8001b60 <control_all_leds>
 80019de:	e03d      	b.n	8001a5c <led_task+0x424>
		}																												//
		else if (eventBits & ACCEL_READ_X_BIT) {																		// G
 80019e0:	69bb      	ldr	r3, [r7, #24]
 80019e2:	f003 0301 	and.w	r3, r3, #1
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d00f      	beq.n	8001a0a <led_task+0x3d2>
			// Light orange LED for x-axis success																		// R
			set_led_timer(effectNone);																					// O
 80019ea:	2004      	movs	r0, #4
 80019ec:	f000 f886 	bl	8001afc <set_led_timer>
			curr_led_state = sNone;																						// U
 80019f0:	4b35      	ldr	r3, [pc, #212]	@ (8001ac8 <led_task+0x490>)
 80019f2:	2204      	movs	r2, #4
 80019f4:	701a      	strb	r2, [r3, #0]
			control_all_leds(LED_OFF);																					// P
 80019f6:	2000      	movs	r0, #0
 80019f8:	f000 f8b2 	bl	8001b60 <control_all_leds>
			HAL_GPIO_WritePin(ORANGE_LED_PORT, ORANGE_LED_PIN, SET);													//
 80019fc:	2201      	movs	r2, #1
 80019fe:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001a02:	4832      	ldr	r0, [pc, #200]	@ (8001acc <led_task+0x494>)
 8001a04:	f003 faea 	bl	8004fdc <HAL_GPIO_WritePin>
 8001a08:	e028      	b.n	8001a5c <led_task+0x424>
		}																												//
		else if (eventBits & ACCEL_READ_Y_BIT) {																		//
 8001a0a:	69bb      	ldr	r3, [r7, #24]
 8001a0c:	f003 0302 	and.w	r3, r3, #2
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d00f      	beq.n	8001a34 <led_task+0x3fc>
			// Light blue LED for y-axis success																		//
			set_led_timer(effectNone);																					//
 8001a14:	2004      	movs	r0, #4
 8001a16:	f000 f871 	bl	8001afc <set_led_timer>
			curr_led_state = sNone;																						//
 8001a1a:	4b2b      	ldr	r3, [pc, #172]	@ (8001ac8 <led_task+0x490>)
 8001a1c:	2204      	movs	r2, #4
 8001a1e:	701a      	strb	r2, [r3, #0]
			control_all_leds(LED_OFF);																					//
 8001a20:	2000      	movs	r0, #0
 8001a22:	f000 f89d 	bl	8001b60 <control_all_leds>
			HAL_GPIO_WritePin(BLUE_LED_PORT, BLUE_LED_PIN, SET);														//
 8001a26:	2201      	movs	r2, #1
 8001a28:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001a2c:	4827      	ldr	r0, [pc, #156]	@ (8001acc <led_task+0x494>)
 8001a2e:	f003 fad5 	bl	8004fdc <HAL_GPIO_WritePin>
 8001a32:	e013      	b.n	8001a5c <led_task+0x424>
		}																												//
		else if (eventBits & ACCEL_READ_Z_BIT) {																		//
 8001a34:	69bb      	ldr	r3, [r7, #24]
 8001a36:	f003 0304 	and.w	r3, r3, #4
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d00e      	beq.n	8001a5c <led_task+0x424>
			// Light green LED for z-axis success																		//
			set_led_timer(effectNone);																					//
 8001a3e:	2004      	movs	r0, #4
 8001a40:	f000 f85c 	bl	8001afc <set_led_timer>
			curr_led_state = sNone;																						//
 8001a44:	4b20      	ldr	r3, [pc, #128]	@ (8001ac8 <led_task+0x490>)
 8001a46:	2204      	movs	r2, #4
 8001a48:	701a      	strb	r2, [r3, #0]
			control_all_leds(LED_OFF);																					//
 8001a4a:	2000      	movs	r0, #0
 8001a4c:	f000 f888 	bl	8001b60 <control_all_leds>
			HAL_GPIO_WritePin(GREEN_LED_PORT, GREEN_LED_PIN, SET);														//
 8001a50:	2201      	movs	r2, #1
 8001a52:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001a56:	481d      	ldr	r0, [pc, #116]	@ (8001acc <led_task+0x494>)
 8001a58:	f003 fac0 	bl	8004fdc <HAL_GPIO_WritePin>
		}	// -----------------------------------------------------------------------------------------------------------
		// ===============================================================================================================
		// Check if rtcSemaphore is available																			//
		if (xSemaphoreTake(rtcSemaphore, RTC_SEMAPHORE_WAIT_TIME) == pdTRUE) {											// S
 8001a5c:	4b1c      	ldr	r3, [pc, #112]	@ (8001ad0 <led_task+0x498>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	210a      	movs	r1, #10
 8001a62:	4618      	mov	r0, r3
 8001a64:	f008 f8a4 	bl	8009bb0 <xQueueSemaphoreTake>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	2b01      	cmp	r3, #1
 8001a6c:	d10e      	bne.n	8001a8c <led_task+0x454>
			// Light red LED to indicate successful RTC configuration													// E
			set_led_timer(effectNone);																					// M
 8001a6e:	2004      	movs	r0, #4
 8001a70:	f000 f844 	bl	8001afc <set_led_timer>
			curr_led_state = sNone;																						// A
 8001a74:	4b14      	ldr	r3, [pc, #80]	@ (8001ac8 <led_task+0x490>)
 8001a76:	2204      	movs	r2, #4
 8001a78:	701a      	strb	r2, [r3, #0]
			control_all_leds(LED_OFF);																					// P
 8001a7a:	2000      	movs	r0, #0
 8001a7c:	f000 f870 	bl	8001b60 <control_all_leds>
			HAL_GPIO_WritePin(RED_LED_PORT, RED_LED_PIN, SET);															// H
 8001a80:	2201      	movs	r2, #1
 8001a82:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001a86:	4811      	ldr	r0, [pc, #68]	@ (8001acc <led_task+0x494>)
 8001a88:	f003 faa8 	bl	8004fdc <HAL_GPIO_WritePin>
		} 																												// O
		if (xSemaphoreTake(ledOffSemaphore, RTC_SEMAPHORE_WAIT_TIME) == pdTRUE) {										// R
 8001a8c:	4b11      	ldr	r3, [pc, #68]	@ (8001ad4 <led_task+0x49c>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	210a      	movs	r1, #10
 8001a92:	4618      	mov	r0, r3
 8001a94:	f008 f88c 	bl	8009bb0 <xQueueSemaphoreTake>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	2b01      	cmp	r3, #1
 8001a9c:	f47f add7 	bne.w	800164e <led_task+0x16>
			// Turn off all LEDs																						// E
			set_led_timer(effectNone);																					// S
 8001aa0:	2004      	movs	r0, #4
 8001aa2:	f000 f82b 	bl	8001afc <set_led_timer>
			curr_led_state = sNone;																						//
 8001aa6:	4b08      	ldr	r3, [pc, #32]	@ (8001ac8 <led_task+0x490>)
 8001aa8:	2204      	movs	r2, #4
 8001aaa:	701a      	strb	r2, [r3, #0]
			control_all_leds(LED_OFF);																					//
 8001aac:	2000      	movs	r0, #0
 8001aae:	f000 f857 	bl	8001b60 <control_all_leds>
		if (xTaskNotifyWait(0, 0, &notificationValue, xTicksToWait) == pdPASS) {										//
 8001ab2:	e5cc      	b.n	800164e <led_task+0x16>
 8001ab4:	20001770 	.word	0x20001770
 8001ab8:	2000000c 	.word	0x2000000c
 8001abc:	20001799 	.word	0x20001799
 8001ac0:	20001760 	.word	0x20001760
 8001ac4:	2000178c 	.word	0x2000178c
 8001ac8:	20000020 	.word	0x20000020
 8001acc:	40020c00 	.word	0x40020c00
 8001ad0:	20001790 	.word	0x20001790
 8001ad4:	20001794 	.word	0x20001794

08001ad8 <led_callback>:
 * @note The function assumes that the timer IDs correspond directly to the LED effects to be executed *
 *       and relies on proper timer setup and management by the calling code.						   *
 ******************************************************************************************************/

void led_callback(TimerHandle_t xTimer)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b084      	sub	sp, #16
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
	// Get timer ID
	int id = (uint32_t)pvTimerGetTimerID(xTimer);
 8001ae0:	6878      	ldr	r0, [r7, #4]
 8001ae2:	f00a faf7 	bl	800c0d4 <pvTimerGetTimerID>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	60fb      	str	r3, [r7, #12]

	// LED effects correspond to timer ID's
	int effect = id;
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	60bb      	str	r3, [r7, #8]
	execute_led_effect(effect);
 8001aee:	68b8      	ldr	r0, [r7, #8]
 8001af0:	f000 f8c4 	bl	8001c7c <execute_led_effect>
}
 8001af4:	bf00      	nop
 8001af6:	3710      	adds	r7, #16
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bd80      	pop	{r7, pc}

08001afc <set_led_timer>:
 * @note This function assumes that `handle_led_timer[]` array is properly initialized and contains    *
 *       valid FreeRTOS software timer handles for each LED effect.									   *
 ******************************************************************************************************/

void set_led_timer(led_effect_t effect)
{
 8001afc:	b590      	push	{r4, r7, lr}
 8001afe:	b087      	sub	sp, #28
 8001b00:	af02      	add	r7, sp, #8
 8001b02:	4603      	mov	r3, r0
 8001b04:	71fb      	strb	r3, [r7, #7]
	// Turn off all timers
	for(int i=0; i<NUM_LED_TIMERS; i++) {
 8001b06:	2300      	movs	r3, #0
 8001b08:	60fb      	str	r3, [r7, #12]
 8001b0a:	e00e      	b.n	8001b2a <set_led_timer+0x2e>
		xTimerStop(handle_led_timer[i], portMAX_DELAY);
 8001b0c:	4a13      	ldr	r2, [pc, #76]	@ (8001b5c <set_led_timer+0x60>)
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001b14:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001b18:	9300      	str	r3, [sp, #0]
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	2103      	movs	r1, #3
 8001b20:	f009 ffee 	bl	800bb00 <xTimerGenericCommand>
	for(int i=0; i<NUM_LED_TIMERS; i++) {
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	3301      	adds	r3, #1
 8001b28:	60fb      	str	r3, [r7, #12]
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	2b03      	cmp	r3, #3
 8001b2e:	dded      	ble.n	8001b0c <set_led_timer+0x10>
	}

	// Start the selected timer
	if(effectNone != effect) {
 8001b30:	79fb      	ldrb	r3, [r7, #7]
 8001b32:	2b04      	cmp	r3, #4
 8001b34:	d00e      	beq.n	8001b54 <set_led_timer+0x58>
		xTimerStart(handle_led_timer[effect], portMAX_DELAY);
 8001b36:	79fb      	ldrb	r3, [r7, #7]
 8001b38:	4a08      	ldr	r2, [pc, #32]	@ (8001b5c <set_led_timer+0x60>)
 8001b3a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8001b3e:	f008 fe71 	bl	800a824 <xTaskGetTickCount>
 8001b42:	4602      	mov	r2, r0
 8001b44:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001b48:	9300      	str	r3, [sp, #0]
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	2101      	movs	r1, #1
 8001b4e:	4620      	mov	r0, r4
 8001b50:	f009 ffd6 	bl	800bb00 <xTimerGenericCommand>
	}
}
 8001b54:	bf00      	nop
 8001b56:	3714      	adds	r7, #20
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd90      	pop	{r4, r7, pc}
 8001b5c:	20001778 	.word	0x20001778

08001b60 <control_all_leds>:
 * 																									   *
 * @note This function assumes that the macros for each on-board LED are configured correctly.	       *
 ******************************************************************************************************/

void control_all_leds(int state)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b082      	sub	sp, #8
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(ORANGE_LED_PORT, ORANGE_LED_PIN, state);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	b2db      	uxtb	r3, r3
 8001b6c:	461a      	mov	r2, r3
 8001b6e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001b72:	480f      	ldr	r0, [pc, #60]	@ (8001bb0 <control_all_leds+0x50>)
 8001b74:	f003 fa32 	bl	8004fdc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_LED_PORT, GREEN_LED_PIN, state);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	b2db      	uxtb	r3, r3
 8001b7c:	461a      	mov	r2, r3
 8001b7e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001b82:	480b      	ldr	r0, [pc, #44]	@ (8001bb0 <control_all_leds+0x50>)
 8001b84:	f003 fa2a 	bl	8004fdc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BLUE_LED_PORT, BLUE_LED_PIN, state);
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	b2db      	uxtb	r3, r3
 8001b8c:	461a      	mov	r2, r3
 8001b8e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001b92:	4807      	ldr	r0, [pc, #28]	@ (8001bb0 <control_all_leds+0x50>)
 8001b94:	f003 fa22 	bl	8004fdc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED_LED_PORT, RED_LED_PIN, state);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	b2db      	uxtb	r3, r3
 8001b9c:	461a      	mov	r2, r3
 8001b9e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001ba2:	4803      	ldr	r0, [pc, #12]	@ (8001bb0 <control_all_leds+0x50>)
 8001ba4:	f003 fa1a 	bl	8004fdc <HAL_GPIO_WritePin>
}
 8001ba8:	bf00      	nop
 8001baa:	3708      	adds	r7, #8
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bd80      	pop	{r7, pc}
 8001bb0:	40020c00 	.word	0x40020c00

08001bb4 <control_led_group>:
 * @note The provided `led_mode` specifies which LED group should be turned on (ex. LED_EVEN). The	   *
 *       other LED group (ex. LED_ODD) will be turned off.											   *
 ******************************************************************************************************/

void control_led_group(int led_mode)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b082      	sub	sp, #8
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
	// Turn on even LEDs
	if(LED_EVEN == led_mode) {
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d118      	bne.n	8001bf4 <control_led_group+0x40>
		HAL_GPIO_WritePin(ORANGE_LED_PORT, ORANGE_LED_PIN, GPIO_PIN_RESET);
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001bc8:	4818      	ldr	r0, [pc, #96]	@ (8001c2c <control_led_group+0x78>)
 8001bca:	f003 fa07 	bl	8004fdc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_LED_PORT, GREEN_LED_PIN, GPIO_PIN_SET);
 8001bce:	2201      	movs	r2, #1
 8001bd0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001bd4:	4815      	ldr	r0, [pc, #84]	@ (8001c2c <control_led_group+0x78>)
 8001bd6:	f003 fa01 	bl	8004fdc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BLUE_LED_PORT, BLUE_LED_PIN, GPIO_PIN_RESET);
 8001bda:	2200      	movs	r2, #0
 8001bdc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001be0:	4812      	ldr	r0, [pc, #72]	@ (8001c2c <control_led_group+0x78>)
 8001be2:	f003 f9fb 	bl	8004fdc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RED_LED_PORT, RED_LED_PIN, GPIO_PIN_SET);
 8001be6:	2201      	movs	r2, #1
 8001be8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001bec:	480f      	ldr	r0, [pc, #60]	@ (8001c2c <control_led_group+0x78>)
 8001bee:	f003 f9f5 	bl	8004fdc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ORANGE_LED_PORT, ORANGE_LED_PIN, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GREEN_LED_PORT, GREEN_LED_PIN, GPIO_PIN_RESET);
		HAL_GPIO_WritePin(BLUE_LED_PORT, BLUE_LED_PIN, GPIO_PIN_SET);
		HAL_GPIO_WritePin(RED_LED_PORT, RED_LED_PIN, GPIO_PIN_RESET);
	}
}
 8001bf2:	e017      	b.n	8001c24 <control_led_group+0x70>
		HAL_GPIO_WritePin(ORANGE_LED_PORT, ORANGE_LED_PIN, GPIO_PIN_SET);
 8001bf4:	2201      	movs	r2, #1
 8001bf6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001bfa:	480c      	ldr	r0, [pc, #48]	@ (8001c2c <control_led_group+0x78>)
 8001bfc:	f003 f9ee 	bl	8004fdc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_LED_PORT, GREEN_LED_PIN, GPIO_PIN_RESET);
 8001c00:	2200      	movs	r2, #0
 8001c02:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001c06:	4809      	ldr	r0, [pc, #36]	@ (8001c2c <control_led_group+0x78>)
 8001c08:	f003 f9e8 	bl	8004fdc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BLUE_LED_PORT, BLUE_LED_PIN, GPIO_PIN_SET);
 8001c0c:	2201      	movs	r2, #1
 8001c0e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001c12:	4806      	ldr	r0, [pc, #24]	@ (8001c2c <control_led_group+0x78>)
 8001c14:	f003 f9e2 	bl	8004fdc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RED_LED_PORT, RED_LED_PIN, GPIO_PIN_RESET);
 8001c18:	2200      	movs	r2, #0
 8001c1a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001c1e:	4803      	ldr	r0, [pc, #12]	@ (8001c2c <control_led_group+0x78>)
 8001c20:	f003 f9dc 	bl	8004fdc <HAL_GPIO_WritePin>
}
 8001c24:	bf00      	nop
 8001c26:	3708      	adds	r7, #8
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bd80      	pop	{r7, pc}
 8001c2c:	40020c00 	.word	0x40020c00

08001c30 <control_single_led>:
 * @note `config` dictates the LED states, ex. 0x05 = 0101 = Green and Red LEDs on, Orange and Blue    *
 *       LEDs off.																					   *
 ******************************************************************************************************/

void control_single_led(int config)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b084      	sub	sp, #16
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
	// Orange		LD3			GPIO_PIN_13		0x2000  //
	// Red			LD5			GPIO_PIN_14		0x4000  //
	// Blue			LD6			GPIO_PIN_15		0x8000  //
	//////////////////////////////////////////////////////

	for(int i=0; i<NUM_LED_TIMERS; i++) {
 8001c38:	2300      	movs	r3, #0
 8001c3a:	60fb      	str	r3, [r7, #12]
 8001c3c:	e014      	b.n	8001c68 <control_single_led+0x38>
		HAL_GPIO_WritePin(GREEN_LED_PORT, (GREEN_LED_PIN << i), ((config >> i) & 0x1));
 8001c3e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	fa02 f303 	lsl.w	r3, r2, r3
 8001c48:	b299      	uxth	r1, r3
 8001c4a:	687a      	ldr	r2, [r7, #4]
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	fa42 f303 	asr.w	r3, r2, r3
 8001c52:	b2db      	uxtb	r3, r3
 8001c54:	f003 0301 	and.w	r3, r3, #1
 8001c58:	b2db      	uxtb	r3, r3
 8001c5a:	461a      	mov	r2, r3
 8001c5c:	4806      	ldr	r0, [pc, #24]	@ (8001c78 <control_single_led+0x48>)
 8001c5e:	f003 f9bd 	bl	8004fdc <HAL_GPIO_WritePin>
	for(int i=0; i<NUM_LED_TIMERS; i++) {
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	3301      	adds	r3, #1
 8001c66:	60fb      	str	r3, [r7, #12]
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	2b03      	cmp	r3, #3
 8001c6c:	dde7      	ble.n	8001c3e <control_single_led+0xe>
	}
}
 8001c6e:	bf00      	nop
 8001c70:	bf00      	nop
 8001c72:	3710      	adds	r7, #16
 8001c74:	46bd      	mov	sp, r7
 8001c76:	bd80      	pop	{r7, pc}
 8001c78:	40020c00 	.word	0x40020c00

08001c7c <execute_led_effect>:
 * @note This function assumes that functions `control_all_leds()`, `control_led_group()`, and 		   *
 *       `control_single_led()` are implemented to control the LEDs accordingly.			 		   *
 ******************************************************************************************************/

void execute_led_effect(int effect)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b082      	sub	sp, #8
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
	// Flag used for effects E1 and E2
	static int flag = 1;
	// i and used for effects E3 and E4
	static int i = 0;

	switch(effect) {
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	2b03      	cmp	r3, #3
 8001c88:	d854      	bhi.n	8001d34 <execute_led_effect+0xb8>
 8001c8a:	a201      	add	r2, pc, #4	@ (adr r2, 8001c90 <execute_led_effect+0x14>)
 8001c8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c90:	08001ca1 	.word	0x08001ca1
 8001c94:	08001cc5 	.word	0x08001cc5
 8001c98:	08001ce9 	.word	0x08001ce9
 8001c9c:	08001d0f 	.word	0x08001d0f
		case effectE1:
			// Flash all LEDs in unison
			(flag ^= 1) ? control_all_leds(LED_OFF) : control_all_leds(LED_ON);
 8001ca0:	4b27      	ldr	r3, [pc, #156]	@ (8001d40 <execute_led_effect+0xc4>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	f083 0301 	eor.w	r3, r3, #1
 8001ca8:	4a25      	ldr	r2, [pc, #148]	@ (8001d40 <execute_led_effect+0xc4>)
 8001caa:	6013      	str	r3, [r2, #0]
 8001cac:	4b24      	ldr	r3, [pc, #144]	@ (8001d40 <execute_led_effect+0xc4>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d003      	beq.n	8001cbc <execute_led_effect+0x40>
 8001cb4:	2000      	movs	r0, #0
 8001cb6:	f7ff ff53 	bl	8001b60 <control_all_leds>
			break;
 8001cba:	e03c      	b.n	8001d36 <execute_led_effect+0xba>
			(flag ^= 1) ? control_all_leds(LED_OFF) : control_all_leds(LED_ON);
 8001cbc:	2001      	movs	r0, #1
 8001cbe:	f7ff ff4f 	bl	8001b60 <control_all_leds>
			break;
 8001cc2:	e038      	b.n	8001d36 <execute_led_effect+0xba>
		case effectE2:
			// Flash even and odd LEDs back and forth
			(flag ^= 1) ? control_led_group(LED_EVEN) : control_led_group(LED_ODD);
 8001cc4:	4b1e      	ldr	r3, [pc, #120]	@ (8001d40 <execute_led_effect+0xc4>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f083 0301 	eor.w	r3, r3, #1
 8001ccc:	4a1c      	ldr	r2, [pc, #112]	@ (8001d40 <execute_led_effect+0xc4>)
 8001cce:	6013      	str	r3, [r2, #0]
 8001cd0:	4b1b      	ldr	r3, [pc, #108]	@ (8001d40 <execute_led_effect+0xc4>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d003      	beq.n	8001ce0 <execute_led_effect+0x64>
 8001cd8:	2000      	movs	r0, #0
 8001cda:	f7ff ff6b 	bl	8001bb4 <control_led_group>
			break;
 8001cde:	e02a      	b.n	8001d36 <execute_led_effect+0xba>
			(flag ^= 1) ? control_led_group(LED_EVEN) : control_led_group(LED_ODD);
 8001ce0:	2001      	movs	r0, #1
 8001ce2:	f7ff ff67 	bl	8001bb4 <control_led_group>
			break;
 8001ce6:	e026      	b.n	8001d36 <execute_led_effect+0xba>
		case effectE3:
			// Move the illuminated LED around the circle of on-board LEDs
			control_single_led(0x1 << (i++ % 4));
 8001ce8:	4b16      	ldr	r3, [pc, #88]	@ (8001d44 <execute_led_effect+0xc8>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	1c5a      	adds	r2, r3, #1
 8001cee:	4915      	ldr	r1, [pc, #84]	@ (8001d44 <execute_led_effect+0xc8>)
 8001cf0:	600a      	str	r2, [r1, #0]
 8001cf2:	425a      	negs	r2, r3
 8001cf4:	f003 0303 	and.w	r3, r3, #3
 8001cf8:	f002 0203 	and.w	r2, r2, #3
 8001cfc:	bf58      	it	pl
 8001cfe:	4253      	negpl	r3, r2
 8001d00:	2201      	movs	r2, #1
 8001d02:	fa02 f303 	lsl.w	r3, r2, r3
 8001d06:	4618      	mov	r0, r3
 8001d08:	f7ff ff92 	bl	8001c30 <control_single_led>
			break;
 8001d0c:	e013      	b.n	8001d36 <execute_led_effect+0xba>
		case effectE4:
			// Move the illuminated LED around the circle of on-board LEDs in opposite direction of effect E3
			control_single_led(0x08 >> (i++ % 4));
 8001d0e:	4b0d      	ldr	r3, [pc, #52]	@ (8001d44 <execute_led_effect+0xc8>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	1c5a      	adds	r2, r3, #1
 8001d14:	490b      	ldr	r1, [pc, #44]	@ (8001d44 <execute_led_effect+0xc8>)
 8001d16:	600a      	str	r2, [r1, #0]
 8001d18:	425a      	negs	r2, r3
 8001d1a:	f003 0303 	and.w	r3, r3, #3
 8001d1e:	f002 0203 	and.w	r2, r2, #3
 8001d22:	bf58      	it	pl
 8001d24:	4253      	negpl	r3, r2
 8001d26:	2208      	movs	r2, #8
 8001d28:	fa42 f303 	asr.w	r3, r2, r3
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	f7ff ff7f 	bl	8001c30 <control_single_led>
			break;
 8001d32:	e000      	b.n	8001d36 <execute_led_effect+0xba>
		default:
			break;
 8001d34:	bf00      	nop
	}
}
 8001d36:	bf00      	nop
 8001d38:	3708      	adds	r7, #8
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	bf00      	nop
 8001d40:	20000024 	.word	0x20000024
 8001d44:	2000032c 	.word	0x2000032c

08001d48 <parse_freq_string>:
 * @note The function assumes that the payload contains a well-formed frequency command and does not   *
 *       validate the value range explicitly. It relies on other components to handle invalid values.  *
 ******************************************************************************************************/

int parse_freq_string(message_t *msg, int *freq_Hz)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b084      	sub	sp, #16
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
 8001d50:	6039      	str	r1, [r7, #0]
    // Check if the input string is at least 2 characters long (F and one digit)
    int len = strlen((char *)msg->payload);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	4618      	mov	r0, r3
 8001d56:	f7fe fa8f 	bl	8000278 <strlen>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	60bb      	str	r3, [r7, #8]
    if (len < 2 || len > 4) return 0;
 8001d5e:	68bb      	ldr	r3, [r7, #8]
 8001d60:	2b01      	cmp	r3, #1
 8001d62:	dd02      	ble.n	8001d6a <parse_freq_string+0x22>
 8001d64:	68bb      	ldr	r3, [r7, #8]
 8001d66:	2b04      	cmp	r3, #4
 8001d68:	dd01      	ble.n	8001d6e <parse_freq_string+0x26>
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	e025      	b.n	8001dba <parse_freq_string+0x72>

    // Check if the first character is 'F'
    if (msg->payload[0] != 'F') return 0;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	781b      	ldrb	r3, [r3, #0]
 8001d72:	2b46      	cmp	r3, #70	@ 0x46
 8001d74:	d001      	beq.n	8001d7a <parse_freq_string+0x32>
 8001d76:	2300      	movs	r3, #0
 8001d78:	e01f      	b.n	8001dba <parse_freq_string+0x72>

    // Check if the remaining characters are digits
    for (int i = 1; i < len; i++)
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	60fb      	str	r3, [r7, #12]
 8001d7e:	e010      	b.n	8001da2 <parse_freq_string+0x5a>
    {
        if (!isdigit(msg->payload[i])) return 0;
 8001d80:	687a      	ldr	r2, [r7, #4]
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	4413      	add	r3, r2
 8001d86:	781b      	ldrb	r3, [r3, #0]
 8001d88:	3301      	adds	r3, #1
 8001d8a:	4a0e      	ldr	r2, [pc, #56]	@ (8001dc4 <parse_freq_string+0x7c>)
 8001d8c:	4413      	add	r3, r2
 8001d8e:	781b      	ldrb	r3, [r3, #0]
 8001d90:	f003 0304 	and.w	r3, r3, #4
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d101      	bne.n	8001d9c <parse_freq_string+0x54>
 8001d98:	2300      	movs	r3, #0
 8001d9a:	e00e      	b.n	8001dba <parse_freq_string+0x72>
    for (int i = 1; i < len; i++)
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	3301      	adds	r3, #1
 8001da0:	60fb      	str	r3, [r7, #12]
 8001da2:	68fa      	ldr	r2, [r7, #12]
 8001da4:	68bb      	ldr	r3, [r7, #8]
 8001da6:	429a      	cmp	r2, r3
 8001da8:	dbea      	blt.n	8001d80 <parse_freq_string+0x38>
    }

    // Convert the numeric part to an integer
    *freq_Hz = freq_str_to_int(msg, len);
 8001daa:	68b9      	ldr	r1, [r7, #8]
 8001dac:	6878      	ldr	r0, [r7, #4]
 8001dae:	f000 f80b 	bl	8001dc8 <freq_str_to_int>
 8001db2:	4602      	mov	r2, r0
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	601a      	str	r2, [r3, #0]
    return 1;
 8001db8:	2301      	movs	r3, #1
}
 8001dba:	4618      	mov	r0, r3
 8001dbc:	3710      	adds	r7, #16
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	08013af0 	.word	0x08013af0

08001dc8 <freq_str_to_int>:
 *       invalid formats or edge cases (e.g., non-numeric characters). It relies on proper validation  *
 *       by the calling function.																	   *
 ******************************************************************************************************/

int freq_str_to_int(message_t *msg, int len)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	b085      	sub	sp, #20
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
 8001dd0:	6039      	str	r1, [r7, #0]
	int ret = 0;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	60fb      	str	r3, [r7, #12]

	for(int i=1; i<len; i++) {
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	60bb      	str	r3, [r7, #8]
 8001dda:	e00f      	b.n	8001dfc <freq_str_to_int+0x34>
		ret = ret * 10 + (msg->payload[i] - '0'); // Convert from ASCII to an integer
 8001ddc:	68fa      	ldr	r2, [r7, #12]
 8001dde:	4613      	mov	r3, r2
 8001de0:	009b      	lsls	r3, r3, #2
 8001de2:	4413      	add	r3, r2
 8001de4:	005b      	lsls	r3, r3, #1
 8001de6:	4619      	mov	r1, r3
 8001de8:	687a      	ldr	r2, [r7, #4]
 8001dea:	68bb      	ldr	r3, [r7, #8]
 8001dec:	4413      	add	r3, r2
 8001dee:	781b      	ldrb	r3, [r3, #0]
 8001df0:	3b30      	subs	r3, #48	@ 0x30
 8001df2:	440b      	add	r3, r1
 8001df4:	60fb      	str	r3, [r7, #12]
	for(int i=1; i<len; i++) {
 8001df6:	68bb      	ldr	r3, [r7, #8]
 8001df8:	3301      	adds	r3, #1
 8001dfa:	60bb      	str	r3, [r7, #8]
 8001dfc:	68ba      	ldr	r2, [r7, #8]
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	429a      	cmp	r2, r3
 8001e02:	dbeb      	blt.n	8001ddc <freq_str_to_int+0x14>
	}

	return ret;
 8001e04:	68fb      	ldr	r3, [r7, #12]
}
 8001e06:	4618      	mov	r0, r3
 8001e08:	3714      	adds	r7, #20
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e10:	4770      	bx	lr
	...

08001e14 <motor_task>:
 * @note The print queue (`q_print`) and other required queues must be initialized.					   *
 * @note The task must be notified when a new command is available.									   *
 ******************************************************************************************************/

void motor_task(void *param)
{
 8001e14:	b590      	push	{r4, r7, lr}
 8001e16:	b087      	sub	sp, #28
 8001e18:	af02      	add	r7, sp, #8
 8001e1a:	6078      	str	r0, [r7, #4]
	uint32_t msg_addr;
	message_t *msg;

	while(1) {
		// Wait for notification from another task
		xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 8001e1c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001e20:	9300      	str	r3, [sp, #0]
 8001e22:	2300      	movs	r3, #0
 8001e24:	2200      	movs	r2, #0
 8001e26:	2100      	movs	r1, #0
 8001e28:	2000      	movs	r0, #0
 8001e2a:	f009 fac5 	bl	800b3b8 <xTaskGenericNotifyWait>

		switch(curr_sys_state) {
 8001e2e:	4baf      	ldr	r3, [pc, #700]	@ (80020ec <motor_task+0x2d8>)
 8001e30:	781b      	ldrb	r3, [r3, #0]
 8001e32:	3b04      	subs	r3, #4
 8001e34:	2b03      	cmp	r3, #3
 8001e36:	f200 8240 	bhi.w	80022ba <motor_task+0x4a6>
 8001e3a:	a201      	add	r2, pc, #4	@ (adr r2, 8001e40 <motor_task+0x2c>)
 8001e3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e40:	08001e51 	.word	0x08001e51
 8001e44:	08002069 	.word	0x08002069
 8001e48:	0800217f 	.word	0x0800217f
 8001e4c:	080021df 	.word	0x080021df

			case sMotorMenu:
				// Display motor manager menu for the user
				xQueueSend(q_print, &msg_motor_menu, portMAX_DELAY);
 8001e50:	4ba7      	ldr	r3, [pc, #668]	@ (80020f0 <motor_task+0x2dc>)
 8001e52:	6818      	ldr	r0, [r3, #0]
 8001e54:	2300      	movs	r3, #0
 8001e56:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001e5a:	49a6      	ldr	r1, [pc, #664]	@ (80020f4 <motor_task+0x2e0>)
 8001e5c:	f007 fba8 	bl	80095b0 <xQueueGenericSend>

				// Wait for the user to make a selection
				xTaskNotifyWait(0, 0, &msg_addr, portMAX_DELAY);
 8001e60:	f107 0308 	add.w	r3, r7, #8
 8001e64:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001e68:	9200      	str	r2, [sp, #0]
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	2100      	movs	r1, #0
 8001e6e:	2000      	movs	r0, #0
 8001e70:	f009 faa2 	bl	800b3b8 <xTaskGenericNotifyWait>
				msg = (message_t*)msg_addr;
 8001e74:	68bb      	ldr	r3, [r7, #8]
 8001e76:	60fb      	str	r3, [r7, #12]

				// Process command
				if(msg->len <= 5) {
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	68db      	ldr	r3, [r3, #12]
 8001e7c:	2b05      	cmp	r3, #5
 8001e7e:	f200 80aa 	bhi.w	8001fd6 <motor_task+0x1c2>
					if(!strcmp((char*)msg->payload, "Start")) {
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	499c      	ldr	r1, [pc, #624]	@ (80020f8 <motor_task+0x2e4>)
 8001e86:	4618      	mov	r0, r3
 8001e88:	f7fe f9ec 	bl	8000264 <strcmp>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d10f      	bne.n	8001eb2 <motor_task+0x9e>
						// Set the motor state
						curr_motor_state = MOTOR_ACTIVE;
 8001e92:	4b9a      	ldr	r3, [pc, #616]	@ (80020fc <motor_task+0x2e8>)
 8001e94:	2201      	movs	r2, #1
 8001e96:	601a      	str	r2, [r3, #0]
						// Configure the H-bridge for forward rotation
						HAL_GPIO_WritePin(MOTOR_IN1_GPIO_Port, MOTOR_IN1_Pin, GPIO_PIN_RESET);
 8001e98:	2200      	movs	r2, #0
 8001e9a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001e9e:	4898      	ldr	r0, [pc, #608]	@ (8002100 <motor_task+0x2ec>)
 8001ea0:	f003 f89c 	bl	8004fdc <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(MOTOR_IN2_GPIO_Port, MOTOR_IN2_Pin, GPIO_PIN_SET);
 8001ea4:	2201      	movs	r2, #1
 8001ea6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001eaa:	4895      	ldr	r0, [pc, #596]	@ (8002100 <motor_task+0x2ec>)
 8001eac:	f003 f896 	bl	8004fdc <HAL_GPIO_WritePin>
 8001eb0:	e099      	b.n	8001fe6 <motor_task+0x1d2>
					}
					else if(!strcmp((char*)msg->payload, "Stop")) {
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	4993      	ldr	r1, [pc, #588]	@ (8002104 <motor_task+0x2f0>)
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	f7fe f9d4 	bl	8000264 <strcmp>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d109      	bne.n	8001ed6 <motor_task+0xc2>
						// Set the motor state
						curr_motor_state = MOTOR_INACTIVE;
 8001ec2:	4b8e      	ldr	r3, [pc, #568]	@ (80020fc <motor_task+0x2e8>)
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	601a      	str	r2, [r3, #0]
						// Pull both IN1 and IN2 low to stop current flow to the motor
						HAL_GPIO_WritePin(MOTOR_IN1_GPIO_Port, MOTOR_IN1_Pin|MOTOR_IN2_Pin, GPIO_PIN_RESET);
 8001ec8:	2200      	movs	r2, #0
 8001eca:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8001ece:	488c      	ldr	r0, [pc, #560]	@ (8002100 <motor_task+0x2ec>)
 8001ed0:	f003 f884 	bl	8004fdc <HAL_GPIO_WritePin>
 8001ed4:	e087      	b.n	8001fe6 <motor_task+0x1d2>
					}
					else if(!strcmp((char*)msg->payload, "Algo")) {
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	498b      	ldr	r1, [pc, #556]	@ (8002108 <motor_task+0x2f4>)
 8001eda:	4618      	mov	r0, r3
 8001edc:	f7fe f9c2 	bl	8000264 <strcmp>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d10b      	bne.n	8001efe <motor_task+0xea>
						// Update the system state
						curr_sys_state = sMotorAlgo;
 8001ee6:	4b81      	ldr	r3, [pc, #516]	@ (80020ec <motor_task+0x2d8>)
 8001ee8:	2205      	movs	r2, #5
 8001eea:	701a      	strb	r2, [r3, #0]
						// Prompt user for algorithm selection
						xQueueSend(q_print, &msg_motor_algo, portMAX_DELAY);
 8001eec:	4b80      	ldr	r3, [pc, #512]	@ (80020f0 <motor_task+0x2dc>)
 8001eee:	6818      	ldr	r0, [r3, #0]
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001ef6:	4985      	ldr	r1, [pc, #532]	@ (800210c <motor_task+0x2f8>)
 8001ef8:	f007 fb5a 	bl	80095b0 <xQueueGenericSend>
 8001efc:	e073      	b.n	8001fe6 <motor_task+0x1d2>
					}
					else if(!strcmp((char*)msg->payload, "Param")) {
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	4983      	ldr	r1, [pc, #524]	@ (8002110 <motor_task+0x2fc>)
 8001f02:	4618      	mov	r0, r3
 8001f04:	f7fe f9ae 	bl	8000264 <strcmp>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d10b      	bne.n	8001f26 <motor_task+0x112>
						// Update the system state
						curr_sys_state = sMotorParam;
 8001f0e:	4b77      	ldr	r3, [pc, #476]	@ (80020ec <motor_task+0x2d8>)
 8001f10:	2206      	movs	r2, #6
 8001f12:	701a      	strb	r2, [r3, #0]
						// Prompt user for algorithm selection
						xQueueSend(q_print, &msg_motor_param, portMAX_DELAY);
 8001f14:	4b76      	ldr	r3, [pc, #472]	@ (80020f0 <motor_task+0x2dc>)
 8001f16:	6818      	ldr	r0, [r3, #0]
 8001f18:	2300      	movs	r3, #0
 8001f1a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001f1e:	497d      	ldr	r1, [pc, #500]	@ (8002114 <motor_task+0x300>)
 8001f20:	f007 fb46 	bl	80095b0 <xQueueGenericSend>
 8001f24:	e05f      	b.n	8001fe6 <motor_task+0x1d2>
					}
					else if(!strcmp((char*)msg->payload, "Rec")) {
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	497b      	ldr	r1, [pc, #492]	@ (8002118 <motor_task+0x304>)
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f7fe f99a 	bl	8000264 <strcmp>
 8001f30:	4603      	mov	r3, r0
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d11d      	bne.n	8001f72 <motor_task+0x15e>
						// Set the motor state
						curr_motor_state = MOTOR_SPEED_REPORTING;
 8001f36:	4b71      	ldr	r3, [pc, #452]	@ (80020fc <motor_task+0x2e8>)
 8001f38:	2202      	movs	r2, #2
 8001f3a:	601a      	str	r2, [r3, #0]
						// Display parameters
						print_motor_on_report();
 8001f3c:	f000 fb3c 	bl	80025b8 <print_motor_on_report>
						// Notify user of reporting
						xQueueSend(q_print, &msg_speed_report, portMAX_DELAY);
 8001f40:	4b6b      	ldr	r3, [pc, #428]	@ (80020f0 <motor_task+0x2dc>)
 8001f42:	6818      	ldr	r0, [r3, #0]
 8001f44:	2300      	movs	r3, #0
 8001f46:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001f4a:	4974      	ldr	r1, [pc, #464]	@ (800211c <motor_task+0x308>)
 8001f4c:	f007 fb30 	bl	80095b0 <xQueueGenericSend>
						// Initialize report time counter
						report_counter = 1;
 8001f50:	4b73      	ldr	r3, [pc, #460]	@ (8002120 <motor_task+0x30c>)
 8001f52:	2201      	movs	r2, #1
 8001f54:	601a      	str	r2, [r3, #0]
						// Start the motor report timer
						xTimerStart(motor_report_timer, portMAX_DELAY);
 8001f56:	4b73      	ldr	r3, [pc, #460]	@ (8002124 <motor_task+0x310>)
 8001f58:	681c      	ldr	r4, [r3, #0]
 8001f5a:	f008 fc63 	bl	800a824 <xTaskGetTickCount>
 8001f5e:	4602      	mov	r2, r0
 8001f60:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001f64:	9300      	str	r3, [sp, #0]
 8001f66:	2300      	movs	r3, #0
 8001f68:	2101      	movs	r1, #1
 8001f6a:	4620      	mov	r0, r4
 8001f6c:	f009 fdc8 	bl	800bb00 <xTimerGenericCommand>
 8001f70:	e039      	b.n	8001fe6 <motor_task+0x1d2>
					}
					else if(!strcmp((char*)msg->payload, "Speed")) {
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	496c      	ldr	r1, [pc, #432]	@ (8002128 <motor_task+0x314>)
 8001f76:	4618      	mov	r0, r3
 8001f78:	f7fe f974 	bl	8000264 <strcmp>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d10b      	bne.n	8001f9a <motor_task+0x186>
						// Update the system state
						curr_sys_state = sMotorSpeed;
 8001f82:	4b5a      	ldr	r3, [pc, #360]	@ (80020ec <motor_task+0x2d8>)
 8001f84:	2207      	movs	r2, #7
 8001f86:	701a      	strb	r2, [r3, #0]
						// Prompt user for new speed
						xQueueSend(q_print, &msg_motor_speed, portMAX_DELAY);
 8001f88:	4b59      	ldr	r3, [pc, #356]	@ (80020f0 <motor_task+0x2dc>)
 8001f8a:	6818      	ldr	r0, [r3, #0]
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001f92:	4966      	ldr	r1, [pc, #408]	@ (800212c <motor_task+0x318>)
 8001f94:	f007 fb0c 	bl	80095b0 <xQueueGenericSend>
 8001f98:	e025      	b.n	8001fe6 <motor_task+0x1d2>
					}
					else if (!strcmp((char*)msg->payload, "Main")) {
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	4964      	ldr	r1, [pc, #400]	@ (8002130 <motor_task+0x31c>)
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	f7fe f960 	bl	8000264 <strcmp>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d10c      	bne.n	8001fc4 <motor_task+0x1b0>
						// Update the system state
						curr_sys_state = sMainMenu;
 8001faa:	4b50      	ldr	r3, [pc, #320]	@ (80020ec <motor_task+0x2d8>)
 8001fac:	2200      	movs	r2, #0
 8001fae:	701a      	strb	r2, [r3, #0]

						// Notify the main menu task
						xTaskNotify(handle_main_menu_task, 0, eNoAction);
 8001fb0:	4b60      	ldr	r3, [pc, #384]	@ (8002134 <motor_task+0x320>)
 8001fb2:	6818      	ldr	r0, [r3, #0]
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	9300      	str	r3, [sp, #0]
 8001fb8:	2300      	movs	r3, #0
 8001fba:	2200      	movs	r2, #0
 8001fbc:	2100      	movs	r1, #0
 8001fbe:	f009 fa85 	bl	800b4cc <xTaskGenericNotify>
 8001fc2:	e010      	b.n	8001fe6 <motor_task+0x1d2>
					}
					else {
						xQueueSend(q_print, &msg_inv_motor, portMAX_DELAY);
 8001fc4:	4b4a      	ldr	r3, [pc, #296]	@ (80020f0 <motor_task+0x2dc>)
 8001fc6:	6818      	ldr	r0, [r3, #0]
 8001fc8:	2300      	movs	r3, #0
 8001fca:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001fce:	495a      	ldr	r1, [pc, #360]	@ (8002138 <motor_task+0x324>)
 8001fd0:	f007 faee 	bl	80095b0 <xQueueGenericSend>
 8001fd4:	e007      	b.n	8001fe6 <motor_task+0x1d2>
					}
				}
				else {
					// If user input is longer than 5 characters, notify user of invalid response
					xQueueSend(q_print, &msg_inv_motor, portMAX_DELAY);
 8001fd6:	4b46      	ldr	r3, [pc, #280]	@ (80020f0 <motor_task+0x2dc>)
 8001fd8:	6818      	ldr	r0, [r3, #0]
 8001fda:	2300      	movs	r3, #0
 8001fdc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001fe0:	4955      	ldr	r1, [pc, #340]	@ (8002138 <motor_task+0x324>)
 8001fe2:	f007 fae5 	bl	80095b0 <xQueueGenericSend>
				}

				// Notify self / motor task if not returning to the main menu
				if (sMotorMenu == curr_sys_state) {
 8001fe6:	4b41      	ldr	r3, [pc, #260]	@ (80020ec <motor_task+0x2d8>)
 8001fe8:	781b      	ldrb	r3, [r3, #0]
 8001fea:	2b04      	cmp	r3, #4
 8001fec:	d125      	bne.n	800203a <motor_task+0x226>
					// Check if speed reporting is active
					if(MOTOR_SPEED_REPORTING == curr_motor_state) {
 8001fee:	4b43      	ldr	r3, [pc, #268]	@ (80020fc <motor_task+0x2e8>)
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	2b02      	cmp	r3, #2
 8001ff4:	d117      	bne.n	8002026 <motor_task+0x212>
						// Wait for cancellation from the user before allowing next user input
						xTaskNotifyWait(0, 0, &msg_addr, portMAX_DELAY);
 8001ff6:	f107 0308 	add.w	r3, r7, #8
 8001ffa:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001ffe:	9200      	str	r2, [sp, #0]
 8002000:	2200      	movs	r2, #0
 8002002:	2100      	movs	r1, #0
 8002004:	2000      	movs	r0, #0
 8002006:	f009 f9d7 	bl	800b3b8 <xTaskGenericNotifyWait>
						// Stop the motor report timer
						xTimerStop(motor_report_timer, portMAX_DELAY);
 800200a:	4b46      	ldr	r3, [pc, #280]	@ (8002124 <motor_task+0x310>)
 800200c:	6818      	ldr	r0, [r3, #0]
 800200e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002012:	9300      	str	r3, [sp, #0]
 8002014:	2300      	movs	r3, #0
 8002016:	2200      	movs	r2, #0
 8002018:	2103      	movs	r1, #3
 800201a:	f009 fd71 	bl	800bb00 <xTimerGenericCommand>
						// Report statistics and reset parameters
						print_summary_report();
 800201e:	f000 fb57 	bl	80026d0 <print_summary_report>
						initialize_parameters();
 8002022:	f000 fa9f 	bl	8002564 <initialize_parameters>
					}
					xTaskNotify(handle_motor_task, 0, eNoAction);
 8002026:	4b45      	ldr	r3, [pc, #276]	@ (800213c <motor_task+0x328>)
 8002028:	6818      	ldr	r0, [r3, #0]
 800202a:	2300      	movs	r3, #0
 800202c:	9300      	str	r3, [sp, #0]
 800202e:	2300      	movs	r3, #0
 8002030:	2200      	movs	r2, #0
 8002032:	2100      	movs	r1, #0
 8002034:	f009 fa4a 	bl	800b4cc <xTaskGenericNotify>
				}
				else if (sMotorAlgo == curr_sys_state || sMotorSpeed == curr_sys_state || sMotorParam == curr_sys_state) {
					xTaskNotify(handle_motor_task, 0, eNoAction);
				}
				break;
 8002038:	e141      	b.n	80022be <motor_task+0x4aa>
				else if (sMotorAlgo == curr_sys_state || sMotorSpeed == curr_sys_state || sMotorParam == curr_sys_state) {
 800203a:	4b2c      	ldr	r3, [pc, #176]	@ (80020ec <motor_task+0x2d8>)
 800203c:	781b      	ldrb	r3, [r3, #0]
 800203e:	2b05      	cmp	r3, #5
 8002040:	d008      	beq.n	8002054 <motor_task+0x240>
 8002042:	4b2a      	ldr	r3, [pc, #168]	@ (80020ec <motor_task+0x2d8>)
 8002044:	781b      	ldrb	r3, [r3, #0]
 8002046:	2b07      	cmp	r3, #7
 8002048:	d004      	beq.n	8002054 <motor_task+0x240>
 800204a:	4b28      	ldr	r3, [pc, #160]	@ (80020ec <motor_task+0x2d8>)
 800204c:	781b      	ldrb	r3, [r3, #0]
 800204e:	2b06      	cmp	r3, #6
 8002050:	f040 8135 	bne.w	80022be <motor_task+0x4aa>
					xTaskNotify(handle_motor_task, 0, eNoAction);
 8002054:	4b39      	ldr	r3, [pc, #228]	@ (800213c <motor_task+0x328>)
 8002056:	6818      	ldr	r0, [r3, #0]
 8002058:	2300      	movs	r3, #0
 800205a:	9300      	str	r3, [sp, #0]
 800205c:	2300      	movs	r3, #0
 800205e:	2200      	movs	r2, #0
 8002060:	2100      	movs	r1, #0
 8002062:	f009 fa33 	bl	800b4cc <xTaskGenericNotify>
				break;
 8002066:	e12a      	b.n	80022be <motor_task+0x4aa>
			case sMotorAlgo:
				// Wait for the user to make a selection
				xTaskNotifyWait(0, 0, &msg_addr, portMAX_DELAY);
 8002068:	f107 0308 	add.w	r3, r7, #8
 800206c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002070:	9200      	str	r2, [sp, #0]
 8002072:	2200      	movs	r2, #0
 8002074:	2100      	movs	r1, #0
 8002076:	2000      	movs	r0, #0
 8002078:	f009 f99e 	bl	800b3b8 <xTaskGenericNotifyWait>
				msg = (message_t*)msg_addr;
 800207c:	68bb      	ldr	r3, [r7, #8]
 800207e:	60fb      	str	r3, [r7, #12]

				// Process command
				if(msg->len <= 1) {
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	68db      	ldr	r3, [r3, #12]
 8002084:	2b01      	cmp	r3, #1
 8002086:	d865      	bhi.n	8002154 <motor_task+0x340>
					if(!strcmp((char*)msg->payload, "0")) { 					// None
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	492d      	ldr	r1, [pc, #180]	@ (8002140 <motor_task+0x32c>)
 800208c:	4618      	mov	r0, r3
 800208e:	f7fe f8e9 	bl	8000264 <strcmp>
 8002092:	4603      	mov	r3, r0
 8002094:	2b00      	cmp	r3, #0
 8002096:	d10b      	bne.n	80020b0 <motor_task+0x29c>
						// Disable all algorithms control
						motor_algo = 0;
 8002098:	4b2a      	ldr	r3, [pc, #168]	@ (8002144 <motor_task+0x330>)
 800209a:	2200      	movs	r2, #0
 800209c:	701a      	strb	r2, [r3, #0]
						xQueueSend(q_print, &msg_valid_algo, portMAX_DELAY);
 800209e:	4b14      	ldr	r3, [pc, #80]	@ (80020f0 <motor_task+0x2dc>)
 80020a0:	6818      	ldr	r0, [r3, #0]
 80020a2:	2300      	movs	r3, #0
 80020a4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80020a8:	4927      	ldr	r1, [pc, #156]	@ (8002148 <motor_task+0x334>)
 80020aa:	f007 fa81 	bl	80095b0 <xQueueGenericSend>
 80020ae:	e059      	b.n	8002164 <motor_task+0x350>
					}
					else if(!strcmp((char*)msg->payload, "1")) { 				// PID control
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	4926      	ldr	r1, [pc, #152]	@ (800214c <motor_task+0x338>)
 80020b4:	4618      	mov	r0, r3
 80020b6:	f7fe f8d5 	bl	8000264 <strcmp>
 80020ba:	4603      	mov	r3, r0
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d10b      	bne.n	80020d8 <motor_task+0x2c4>
						// Enable PID control
						motor_algo = 1;
 80020c0:	4b20      	ldr	r3, [pc, #128]	@ (8002144 <motor_task+0x330>)
 80020c2:	2201      	movs	r2, #1
 80020c4:	701a      	strb	r2, [r3, #0]
						xQueueSend(q_print, &msg_valid_algo, portMAX_DELAY);
 80020c6:	4b0a      	ldr	r3, [pc, #40]	@ (80020f0 <motor_task+0x2dc>)
 80020c8:	6818      	ldr	r0, [r3, #0]
 80020ca:	2300      	movs	r3, #0
 80020cc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80020d0:	491d      	ldr	r1, [pc, #116]	@ (8002148 <motor_task+0x334>)
 80020d2:	f007 fa6d 	bl	80095b0 <xQueueGenericSend>
 80020d6:	e045      	b.n	8002164 <motor_task+0x350>
					}
					else {
						xQueueSend(q_print, &msg_inv_algo, portMAX_DELAY);
 80020d8:	4b05      	ldr	r3, [pc, #20]	@ (80020f0 <motor_task+0x2dc>)
 80020da:	6818      	ldr	r0, [r3, #0]
 80020dc:	2300      	movs	r3, #0
 80020de:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80020e2:	491b      	ldr	r1, [pc, #108]	@ (8002150 <motor_task+0x33c>)
 80020e4:	f007 fa64 	bl	80095b0 <xQueueGenericSend>
 80020e8:	e03c      	b.n	8002164 <motor_task+0x350>
 80020ea:	bf00      	nop
 80020ec:	20001799 	.word	0x20001799
 80020f0:	20001770 	.word	0x20001770
 80020f4:	20000030 	.word	0x20000030
 80020f8:	080132e4 	.word	0x080132e4
 80020fc:	2000033c 	.word	0x2000033c
 8002100:	40020800 	.word	0x40020800
 8002104:	080132ec 	.word	0x080132ec
 8002108:	080132f4 	.word	0x080132f4
 800210c:	20000034 	.word	0x20000034
 8002110:	080132fc 	.word	0x080132fc
 8002114:	20000044 	.word	0x20000044
 8002118:	08013304 	.word	0x08013304
 800211c:	2000002c 	.word	0x2000002c
 8002120:	20000340 	.word	0x20000340
 8002124:	20001788 	.word	0x20001788
 8002128:	08013308 	.word	0x08013308
 800212c:	2000004c 	.word	0x2000004c
 8002130:	08013310 	.word	0x08013310
 8002134:	20001754 	.word	0x20001754
 8002138:	20000028 	.word	0x20000028
 800213c:	2000176c 	.word	0x2000176c
 8002140:	08013318 	.word	0x08013318
 8002144:	20000080 	.word	0x20000080
 8002148:	20000038 	.word	0x20000038
 800214c:	0801331c 	.word	0x0801331c
 8002150:	2000003c 	.word	0x2000003c
					}
				}
				else {
					// If something longer than 1 digit is entered, this is incorrect
					xQueueSend(q_print, &msg_inv_algo, portMAX_DELAY);
 8002154:	4b5b      	ldr	r3, [pc, #364]	@ (80022c4 <motor_task+0x4b0>)
 8002156:	6818      	ldr	r0, [r3, #0]
 8002158:	2300      	movs	r3, #0
 800215a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800215e:	495a      	ldr	r1, [pc, #360]	@ (80022c8 <motor_task+0x4b4>)
 8002160:	f007 fa26 	bl	80095b0 <xQueueGenericSend>
				}
				// Update system state
				curr_sys_state = sMotorMenu;
 8002164:	4b59      	ldr	r3, [pc, #356]	@ (80022cc <motor_task+0x4b8>)
 8002166:	2204      	movs	r2, #4
 8002168:	701a      	strb	r2, [r3, #0]
				// Send control back to motor task main menu
				xTaskNotify(handle_motor_task, 0, eNoAction);
 800216a:	4b59      	ldr	r3, [pc, #356]	@ (80022d0 <motor_task+0x4bc>)
 800216c:	6818      	ldr	r0, [r3, #0]
 800216e:	2300      	movs	r3, #0
 8002170:	9300      	str	r3, [sp, #0]
 8002172:	2300      	movs	r3, #0
 8002174:	2200      	movs	r2, #0
 8002176:	2100      	movs	r1, #0
 8002178:	f009 f9a8 	bl	800b4cc <xTaskGenericNotify>
				break;
 800217c:	e0a0      	b.n	80022c0 <motor_task+0x4ac>
			case sMotorParam:
				// Wait for the user to make a selection
				xTaskNotifyWait(0, 0, &msg_addr, portMAX_DELAY);
 800217e:	f107 0308 	add.w	r3, r7, #8
 8002182:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002186:	9200      	str	r2, [sp, #0]
 8002188:	2200      	movs	r2, #0
 800218a:	2100      	movs	r1, #0
 800218c:	2000      	movs	r0, #0
 800218e:	f009 f913 	bl	800b3b8 <xTaskGenericNotifyWait>
				msg = (message_t*)msg_addr;
 8002192:	68bb      	ldr	r3, [r7, #8]
 8002194:	60fb      	str	r3, [r7, #12]

				// Process command
				if(parse_param_string(msg)) {
 8002196:	68f8      	ldr	r0, [r7, #12]
 8002198:	f000 fd0a 	bl	8002bb0 <parse_param_string>
 800219c:	4603      	mov	r3, r0
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d008      	beq.n	80021b4 <motor_task+0x3a0>
					xQueueSend(q_print, &msg_valid_param, portMAX_DELAY);
 80021a2:	4b48      	ldr	r3, [pc, #288]	@ (80022c4 <motor_task+0x4b0>)
 80021a4:	6818      	ldr	r0, [r3, #0]
 80021a6:	2300      	movs	r3, #0
 80021a8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80021ac:	4949      	ldr	r1, [pc, #292]	@ (80022d4 <motor_task+0x4c0>)
 80021ae:	f007 f9ff 	bl	80095b0 <xQueueGenericSend>
 80021b2:	e007      	b.n	80021c4 <motor_task+0x3b0>
				}
				else {
					// If invalid entry, notify the user
					xQueueSend(q_print, &msg_inv_param, portMAX_DELAY);
 80021b4:	4b43      	ldr	r3, [pc, #268]	@ (80022c4 <motor_task+0x4b0>)
 80021b6:	6818      	ldr	r0, [r3, #0]
 80021b8:	2300      	movs	r3, #0
 80021ba:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80021be:	4946      	ldr	r1, [pc, #280]	@ (80022d8 <motor_task+0x4c4>)
 80021c0:	f007 f9f6 	bl	80095b0 <xQueueGenericSend>
				}
				// Update system state
				curr_sys_state = sMotorMenu;
 80021c4:	4b41      	ldr	r3, [pc, #260]	@ (80022cc <motor_task+0x4b8>)
 80021c6:	2204      	movs	r2, #4
 80021c8:	701a      	strb	r2, [r3, #0]
				// Send control back to motor task main menu
				xTaskNotify(handle_motor_task, 0, eNoAction);
 80021ca:	4b41      	ldr	r3, [pc, #260]	@ (80022d0 <motor_task+0x4bc>)
 80021cc:	6818      	ldr	r0, [r3, #0]
 80021ce:	2300      	movs	r3, #0
 80021d0:	9300      	str	r3, [sp, #0]
 80021d2:	2300      	movs	r3, #0
 80021d4:	2200      	movs	r2, #0
 80021d6:	2100      	movs	r1, #0
 80021d8:	f009 f978 	bl	800b4cc <xTaskGenericNotify>
				break;
 80021dc:	e070      	b.n	80022c0 <motor_task+0x4ac>
			case sMotorSpeed:
				// Wait for the user to make a selection
				xTaskNotifyWait(0, 0, &msg_addr, portMAX_DELAY);
 80021de:	f107 0308 	add.w	r3, r7, #8
 80021e2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80021e6:	9200      	str	r2, [sp, #0]
 80021e8:	2200      	movs	r2, #0
 80021ea:	2100      	movs	r1, #0
 80021ec:	2000      	movs	r0, #0
 80021ee:	f009 f8e3 	bl	800b3b8 <xTaskGenericNotifyWait>
				msg = (message_t*)msg_addr;
 80021f2:	68bb      	ldr	r3, [r7, #8]
 80021f4:	60fb      	str	r3, [r7, #12]

				// Process command
				if(msg->len <= 6) {
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	68db      	ldr	r3, [r3, #12]
 80021fa:	2b06      	cmp	r3, #6
 80021fc:	d848      	bhi.n	8002290 <motor_task+0x47c>
					if(isNumeric((char*)msg->payload)) {
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	4618      	mov	r0, r3
 8002202:	f000 fca3 	bl	8002b4c <isNumeric>
 8002206:	4603      	mov	r3, r0
 8002208:	2b00      	cmp	r3, #0
 800220a:	d038      	beq.n	800227e <motor_task+0x46a>
						// Convert speed from string to int
						target_speed = strtof((char*)msg->payload, NULL);
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	2100      	movs	r1, #0
 8002210:	4618      	mov	r0, r3
 8002212:	f00d f9d1 	bl	800f5b8 <strtof>
 8002216:	eef0 7a40 	vmov.f32	s15, s0
 800221a:	4b30      	ldr	r3, [pc, #192]	@ (80022dc <motor_task+0x4c8>)
 800221c:	edc3 7a00 	vstr	s15, [r3]
						if(target_speed > MAX_MOTOR_SPEED) {
 8002220:	4b2e      	ldr	r3, [pc, #184]	@ (80022dc <motor_task+0x4c8>)
 8002222:	edd3 7a00 	vldr	s15, [r3]
 8002226:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 80022e0 <motor_task+0x4cc>
 800222a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800222e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002232:	dd1b      	ble.n	800226c <motor_task+0x458>
							// Set motor speed to configured threshold
							target_speed = MAX_MOTOR_SPEED;
 8002234:	4b29      	ldr	r3, [pc, #164]	@ (80022dc <motor_task+0x4c8>)
 8002236:	4a2b      	ldr	r2, [pc, #172]	@ (80022e4 <motor_task+0x4d0>)
 8002238:	601a      	str	r2, [r3, #0]
							// Notify user that selection exceeds maximum RPM threshold
							xQueueSend(q_print, &msg_motor_speed_max, portMAX_DELAY);
 800223a:	4b22      	ldr	r3, [pc, #136]	@ (80022c4 <motor_task+0x4b0>)
 800223c:	6818      	ldr	r0, [r3, #0]
 800223e:	2300      	movs	r3, #0
 8002240:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002244:	4928      	ldr	r1, [pc, #160]	@ (80022e8 <motor_task+0x4d4>)
 8002246:	f007 f9b3 	bl	80095b0 <xQueueGenericSend>
							// Notify user of current threshold
							static char maxspeed[40];
							static char *max_speed = maxspeed;
							// Display speed in RPM
							sprintf((char*)max_speed, " Motor speed set to: %03d RPM\n", (int)MAX_MOTOR_SPEED);
 800224a:	4b28      	ldr	r3, [pc, #160]	@ (80022ec <motor_task+0x4d8>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f240 1213 	movw	r2, #275	@ 0x113
 8002252:	4927      	ldr	r1, [pc, #156]	@ (80022f0 <motor_task+0x4dc>)
 8002254:	4618      	mov	r0, r3
 8002256:	f00d fad5 	bl	800f804 <siprintf>
							xQueueSend(q_print, &max_speed, portMAX_DELAY);
 800225a:	4b1a      	ldr	r3, [pc, #104]	@ (80022c4 <motor_task+0x4b0>)
 800225c:	6818      	ldr	r0, [r3, #0]
 800225e:	2300      	movs	r3, #0
 8002260:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002264:	4921      	ldr	r1, [pc, #132]	@ (80022ec <motor_task+0x4d8>)
 8002266:	f007 f9a3 	bl	80095b0 <xQueueGenericSend>
 800226a:	e019      	b.n	80022a0 <motor_task+0x48c>
						}
						else {
							xQueueSend(q_print, &msg_valid_speed, portMAX_DELAY);
 800226c:	4b15      	ldr	r3, [pc, #84]	@ (80022c4 <motor_task+0x4b0>)
 800226e:	6818      	ldr	r0, [r3, #0]
 8002270:	2300      	movs	r3, #0
 8002272:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002276:	491f      	ldr	r1, [pc, #124]	@ (80022f4 <motor_task+0x4e0>)
 8002278:	f007 f99a 	bl	80095b0 <xQueueGenericSend>
 800227c:	e010      	b.n	80022a0 <motor_task+0x48c>
						}
					}
					else {
						xQueueSend(q_print, &msg_inv_speed, portMAX_DELAY);
 800227e:	4b11      	ldr	r3, [pc, #68]	@ (80022c4 <motor_task+0x4b0>)
 8002280:	6818      	ldr	r0, [r3, #0]
 8002282:	2300      	movs	r3, #0
 8002284:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002288:	491b      	ldr	r1, [pc, #108]	@ (80022f8 <motor_task+0x4e4>)
 800228a:	f007 f991 	bl	80095b0 <xQueueGenericSend>
 800228e:	e007      	b.n	80022a0 <motor_task+0x48c>
					}
				}
				else {
					// If something longer than 6 digits is entered, this is incorrect
					xQueueSend(q_print, &msg_inv_speed, portMAX_DELAY);
 8002290:	4b0c      	ldr	r3, [pc, #48]	@ (80022c4 <motor_task+0x4b0>)
 8002292:	6818      	ldr	r0, [r3, #0]
 8002294:	2300      	movs	r3, #0
 8002296:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800229a:	4917      	ldr	r1, [pc, #92]	@ (80022f8 <motor_task+0x4e4>)
 800229c:	f007 f988 	bl	80095b0 <xQueueGenericSend>
				}
				// Update system state
				curr_sys_state = sMotorMenu;
 80022a0:	4b0a      	ldr	r3, [pc, #40]	@ (80022cc <motor_task+0x4b8>)
 80022a2:	2204      	movs	r2, #4
 80022a4:	701a      	strb	r2, [r3, #0]
				// Send control back to motor task main menu
				xTaskNotify(handle_motor_task, 0, eNoAction);
 80022a6:	4b0a      	ldr	r3, [pc, #40]	@ (80022d0 <motor_task+0x4bc>)
 80022a8:	6818      	ldr	r0, [r3, #0]
 80022aa:	2300      	movs	r3, #0
 80022ac:	9300      	str	r3, [sp, #0]
 80022ae:	2300      	movs	r3, #0
 80022b0:	2200      	movs	r2, #0
 80022b2:	2100      	movs	r1, #0
 80022b4:	f009 f90a 	bl	800b4cc <xTaskGenericNotify>
				break;
 80022b8:	e002      	b.n	80022c0 <motor_task+0x4ac>
			default:
				break;
 80022ba:	bf00      	nop
 80022bc:	e5ae      	b.n	8001e1c <motor_task+0x8>
				break;
 80022be:	bf00      	nop
		xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 80022c0:	e5ac      	b.n	8001e1c <motor_task+0x8>
 80022c2:	bf00      	nop
 80022c4:	20001770 	.word	0x20001770
 80022c8:	2000003c 	.word	0x2000003c
 80022cc:	20001799 	.word	0x20001799
 80022d0:	2000176c 	.word	0x2000176c
 80022d4:	20000040 	.word	0x20000040
 80022d8:	20000048 	.word	0x20000048
 80022dc:	20000078 	.word	0x20000078
 80022e0:	43898000 	.word	0x43898000
 80022e4:	43898000 	.word	0x43898000
 80022e8:	20000050 	.word	0x20000050
 80022ec:	20000084 	.word	0x20000084
 80022f0:	08013320 	.word	0x08013320
 80022f4:	20000054 	.word	0x20000054
 80022f8:	20000058 	.word	0x20000058

080022fc <motor_gpio_callback>:
		}
	}
}

void motor_gpio_callback(uint16_t GPIO_Pin)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b084      	sub	sp, #16
 8002300:	af00      	add	r7, sp, #0
 8002302:	4603      	mov	r3, r0
 8002304:	80fb      	strh	r3, [r7, #6]
    uint8_t a = HAL_GPIO_ReadPin(ENCODER_A_GPIO_Port, ENCODER_A_GPIO_Pin);
 8002306:	2110      	movs	r1, #16
 8002308:	4822      	ldr	r0, [pc, #136]	@ (8002394 <motor_gpio_callback+0x98>)
 800230a:	f002 fe4f 	bl	8004fac <HAL_GPIO_ReadPin>
 800230e:	4603      	mov	r3, r0
 8002310:	73fb      	strb	r3, [r7, #15]
    uint8_t b = HAL_GPIO_ReadPin(ENCODER_B_GPIO_Port, ENCODER_B_GPIO_Pin);
 8002312:	2140      	movs	r1, #64	@ 0x40
 8002314:	481f      	ldr	r0, [pc, #124]	@ (8002394 <motor_gpio_callback+0x98>)
 8002316:	f002 fe49 	bl	8004fac <HAL_GPIO_ReadPin>
 800231a:	4603      	mov	r3, r0
 800231c:	73bb      	strb	r3, [r7, #14]

    if (GPIO_Pin == ENCODER_A_GPIO_Pin) {
 800231e:	88fb      	ldrh	r3, [r7, #6]
 8002320:	2b10      	cmp	r3, #16
 8002322:	d118      	bne.n	8002356 <motor_gpio_callback+0x5a>
        if (a != last_a) {
 8002324:	4b1c      	ldr	r3, [pc, #112]	@ (8002398 <motor_gpio_callback+0x9c>)
 8002326:	781b      	ldrb	r3, [r3, #0]
 8002328:	b2db      	uxtb	r3, r3
 800232a:	7bfa      	ldrb	r2, [r7, #15]
 800232c:	429a      	cmp	r2, r3
 800232e:	d02d      	beq.n	800238c <motor_gpio_callback+0x90>
            if (a == b) {
 8002330:	7bfa      	ldrb	r2, [r7, #15]
 8002332:	7bbb      	ldrb	r3, [r7, #14]
 8002334:	429a      	cmp	r2, r3
 8002336:	d105      	bne.n	8002344 <motor_gpio_callback+0x48>
                encoder_count++;
 8002338:	4b18      	ldr	r3, [pc, #96]	@ (800239c <motor_gpio_callback+0xa0>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	3301      	adds	r3, #1
 800233e:	4a17      	ldr	r2, [pc, #92]	@ (800239c <motor_gpio_callback+0xa0>)
 8002340:	6013      	str	r3, [r2, #0]
 8002342:	e004      	b.n	800234e <motor_gpio_callback+0x52>
            } else {
                encoder_count--;
 8002344:	4b15      	ldr	r3, [pc, #84]	@ (800239c <motor_gpio_callback+0xa0>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	3b01      	subs	r3, #1
 800234a:	4a14      	ldr	r2, [pc, #80]	@ (800239c <motor_gpio_callback+0xa0>)
 800234c:	6013      	str	r3, [r2, #0]
            }
            last_a = a;
 800234e:	4a12      	ldr	r2, [pc, #72]	@ (8002398 <motor_gpio_callback+0x9c>)
 8002350:	7bfb      	ldrb	r3, [r7, #15]
 8002352:	7013      	strb	r3, [r2, #0]
                encoder_count++;
            }
            last_b = b;
        }
    }
}
 8002354:	e01a      	b.n	800238c <motor_gpio_callback+0x90>
    } else if (GPIO_Pin == ENCODER_B_GPIO_Pin) {
 8002356:	88fb      	ldrh	r3, [r7, #6]
 8002358:	2b40      	cmp	r3, #64	@ 0x40
 800235a:	d117      	bne.n	800238c <motor_gpio_callback+0x90>
        if (b != last_b) {
 800235c:	4b10      	ldr	r3, [pc, #64]	@ (80023a0 <motor_gpio_callback+0xa4>)
 800235e:	781b      	ldrb	r3, [r3, #0]
 8002360:	b2db      	uxtb	r3, r3
 8002362:	7bba      	ldrb	r2, [r7, #14]
 8002364:	429a      	cmp	r2, r3
 8002366:	d011      	beq.n	800238c <motor_gpio_callback+0x90>
            if (a == b) {
 8002368:	7bfa      	ldrb	r2, [r7, #15]
 800236a:	7bbb      	ldrb	r3, [r7, #14]
 800236c:	429a      	cmp	r2, r3
 800236e:	d105      	bne.n	800237c <motor_gpio_callback+0x80>
                encoder_count--;
 8002370:	4b0a      	ldr	r3, [pc, #40]	@ (800239c <motor_gpio_callback+0xa0>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	3b01      	subs	r3, #1
 8002376:	4a09      	ldr	r2, [pc, #36]	@ (800239c <motor_gpio_callback+0xa0>)
 8002378:	6013      	str	r3, [r2, #0]
 800237a:	e004      	b.n	8002386 <motor_gpio_callback+0x8a>
                encoder_count++;
 800237c:	4b07      	ldr	r3, [pc, #28]	@ (800239c <motor_gpio_callback+0xa0>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	3301      	adds	r3, #1
 8002382:	4a06      	ldr	r2, [pc, #24]	@ (800239c <motor_gpio_callback+0xa0>)
 8002384:	6013      	str	r3, [r2, #0]
            last_b = b;
 8002386:	4a06      	ldr	r2, [pc, #24]	@ (80023a0 <motor_gpio_callback+0xa4>)
 8002388:	7bbb      	ldrb	r3, [r7, #14]
 800238a:	7013      	strb	r3, [r2, #0]
}
 800238c:	bf00      	nop
 800238e:	3710      	adds	r7, #16
 8002390:	46bd      	mov	sp, r7
 8002392:	bd80      	pop	{r7, pc}
 8002394:	40021000 	.word	0x40021000
 8002398:	20000338 	.word	0x20000338
 800239c:	20000330 	.word	0x20000330
 80023a0:	20000339 	.word	0x20000339
 80023a4:	00000000 	.word	0x00000000

080023a8 <motor_timer_callback>:

void motor_timer_callback(TIM_HandleTypeDef *htim)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b084      	sub	sp, #16
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM7) {
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	4a2a      	ldr	r2, [pc, #168]	@ (8002460 <motor_timer_callback+0xb8>)
 80023b6:	4293      	cmp	r3, r2
 80023b8:	d148      	bne.n	800244c <motor_timer_callback+0xa4>
		static int32_t last_encoder_count = 0;
		int32_t delta_count = encoder_count - last_encoder_count;
 80023ba:	4b2a      	ldr	r3, [pc, #168]	@ (8002464 <motor_timer_callback+0xbc>)
 80023bc:	681a      	ldr	r2, [r3, #0]
 80023be:	4b2a      	ldr	r3, [pc, #168]	@ (8002468 <motor_timer_callback+0xc0>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	1ad3      	subs	r3, r2, r3
 80023c4:	60fb      	str	r3, [r7, #12]

		// Calculate motor speed in RPM
		motor_speed = (delta_count / (float)ENCODER_COUNTS_PER_REV) * 6000.0 * (1 / (float)ENCODER_QUADRATURE);
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	ee07 3a90 	vmov	s15, r3
 80023cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80023d0:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 800246c <motor_timer_callback+0xc4>
 80023d4:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80023d8:	ee16 0a90 	vmov	r0, s13
 80023dc:	f7fe f90c 	bl	80005f8 <__aeabi_f2d>
 80023e0:	a31d      	add	r3, pc, #116	@ (adr r3, 8002458 <motor_timer_callback+0xb0>)
 80023e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023e6:	f7fe f95f 	bl	80006a8 <__aeabi_dmul>
 80023ea:	4602      	mov	r2, r0
 80023ec:	460b      	mov	r3, r1
 80023ee:	4610      	mov	r0, r2
 80023f0:	4619      	mov	r1, r3
 80023f2:	f04f 0200 	mov.w	r2, #0
 80023f6:	4b1e      	ldr	r3, [pc, #120]	@ (8002470 <motor_timer_callback+0xc8>)
 80023f8:	f7fe f956 	bl	80006a8 <__aeabi_dmul>
 80023fc:	4602      	mov	r2, r0
 80023fe:	460b      	mov	r3, r1
 8002400:	4610      	mov	r0, r2
 8002402:	4619      	mov	r1, r3
 8002404:	f7fe fc48 	bl	8000c98 <__aeabi_d2f>
 8002408:	4603      	mov	r3, r0
 800240a:	4a1a      	ldr	r2, [pc, #104]	@ (8002474 <motor_timer_callback+0xcc>)
 800240c:	6013      	str	r3, [r2, #0]

		// Update last encoder count for the next period
		last_encoder_count = encoder_count;
 800240e:	4b15      	ldr	r3, [pc, #84]	@ (8002464 <motor_timer_callback+0xbc>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	4a15      	ldr	r2, [pc, #84]	@ (8002468 <motor_timer_callback+0xc0>)
 8002414:	6013      	str	r3, [r2, #0]

		// PID control
		float new_duty_cycle = pid_controller(target_speed, motor_speed);
 8002416:	4b18      	ldr	r3, [pc, #96]	@ (8002478 <motor_timer_callback+0xd0>)
 8002418:	edd3 7a00 	vldr	s15, [r3]
 800241c:	4b15      	ldr	r3, [pc, #84]	@ (8002474 <motor_timer_callback+0xcc>)
 800241e:	ed93 7a00 	vldr	s14, [r3]
 8002422:	eef0 0a47 	vmov.f32	s1, s14
 8002426:	eeb0 0a67 	vmov.f32	s0, s15
 800242a:	f000 faf9 	bl	8002a20 <pid_controller>
 800242e:	ed87 0a02 	vstr	s0, [r7, #8]
		set_pwm_duty_cycle(&htim3, TIM_CHANNEL_1, (uint8_t)new_duty_cycle);
 8002432:	edd7 7a02 	vldr	s15, [r7, #8]
 8002436:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800243a:	edc7 7a00 	vstr	s15, [r7]
 800243e:	783b      	ldrb	r3, [r7, #0]
 8002440:	b2db      	uxtb	r3, r3
 8002442:	461a      	mov	r2, r3
 8002444:	2100      	movs	r1, #0
 8002446:	480d      	ldr	r0, [pc, #52]	@ (800247c <motor_timer_callback+0xd4>)
 8002448:	f000 fab2 	bl	80029b0 <set_pwm_duty_cycle>
	}
}
 800244c:	bf00      	nop
 800244e:	3710      	adds	r7, #16
 8002450:	46bd      	mov	sp, r7
 8002452:	bd80      	pop	{r7, pc}
 8002454:	f3af 8000 	nop.w
 8002458:	00000000 	.word	0x00000000
 800245c:	40b77000 	.word	0x40b77000
 8002460:	40001400 	.word	0x40001400
 8002464:	20000330 	.word	0x20000330
 8002468:	2000132c 	.word	0x2000132c
 800246c:	44f00000 	.word	0x44f00000
 8002470:	3fe00000 	.word	0x3fe00000
 8002474:	20000334 	.word	0x20000334
 8002478:	20000078 	.word	0x20000078
 800247c:	2000167c 	.word	0x2000167c

08002480 <motor_report_callback>:

// Runs every 10 ms
void motor_report_callback(void)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	af00      	add	r7, sp, #0
//	static int flag = 0;

	// Check for min speed
	if(motor_speed < min_speed) {
 8002484:	4b16      	ldr	r3, [pc, #88]	@ (80024e0 <motor_report_callback+0x60>)
 8002486:	ed93 7a00 	vldr	s14, [r3]
 800248a:	4b16      	ldr	r3, [pc, #88]	@ (80024e4 <motor_report_callback+0x64>)
 800248c:	edd3 7a00 	vldr	s15, [r3]
 8002490:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002494:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002498:	d503      	bpl.n	80024a2 <motor_report_callback+0x22>
		min_speed = motor_speed;
 800249a:	4b11      	ldr	r3, [pc, #68]	@ (80024e0 <motor_report_callback+0x60>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	4a11      	ldr	r2, [pc, #68]	@ (80024e4 <motor_report_callback+0x64>)
 80024a0:	6013      	str	r3, [r2, #0]
	}
	// Check for max speed
	if(motor_speed > max_speed) {
 80024a2:	4b0f      	ldr	r3, [pc, #60]	@ (80024e0 <motor_report_callback+0x60>)
 80024a4:	ed93 7a00 	vldr	s14, [r3]
 80024a8:	4b0f      	ldr	r3, [pc, #60]	@ (80024e8 <motor_report_callback+0x68>)
 80024aa:	edd3 7a00 	vldr	s15, [r3]
 80024ae:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80024b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024b6:	dd03      	ble.n	80024c0 <motor_report_callback+0x40>
		max_speed = motor_speed;
 80024b8:	4b09      	ldr	r3, [pc, #36]	@ (80024e0 <motor_report_callback+0x60>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	4a0a      	ldr	r2, [pc, #40]	@ (80024e8 <motor_report_callback+0x68>)
 80024be:	6013      	str	r3, [r2, #0]
	}

	// Update time window, add data to array
	speed_values[duration++] = motor_speed;
 80024c0:	4b0a      	ldr	r3, [pc, #40]	@ (80024ec <motor_report_callback+0x6c>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	1c5a      	adds	r2, r3, #1
 80024c6:	4909      	ldr	r1, [pc, #36]	@ (80024ec <motor_report_callback+0x6c>)
 80024c8:	600a      	str	r2, [r1, #0]
 80024ca:	4a05      	ldr	r2, [pc, #20]	@ (80024e0 <motor_report_callback+0x60>)
 80024cc:	6812      	ldr	r2, [r2, #0]
 80024ce:	4908      	ldr	r1, [pc, #32]	@ (80024f0 <motor_report_callback+0x70>)
 80024d0:	009b      	lsls	r3, r3, #2
 80024d2:	440b      	add	r3, r1
 80024d4:	601a      	str	r2, [r3, #0]

	// Print current speed
	print_motor_speed();
 80024d6:	f000 f80d 	bl	80024f4 <print_motor_speed>
//		set_pwm_duty_cycle(&htim3, TIM_CHANNEL_1, 30);
//	}
//	else {
//		set_pwm_duty_cycle(&htim3, TIM_CHANNEL_1, 50);
//	}
}
 80024da:	bf00      	nop
 80024dc:	bd80      	pop	{r7, pc}
 80024de:	bf00      	nop
 80024e0:	20000334 	.word	0x20000334
 80024e4:	2000006c 	.word	0x2000006c
 80024e8:	20000344 	.word	0x20000344
 80024ec:	20000348 	.word	0x20000348
 80024f0:	20000354 	.word	0x20000354

080024f4 <print_motor_speed>:
/****************************************************
 *  Private functions                               *
 ****************************************************/

void print_motor_speed(void)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b084      	sub	sp, #16
 80024f8:	af02      	add	r7, sp, #8
	static char showspeed[40];
	static char *speed = showspeed;

	// Separate float into two integers
	int speed_i = 0;
 80024fa:	2300      	movs	r3, #0
 80024fc:	607b      	str	r3, [r7, #4]
	int speed_d = 0;
 80024fe:	2300      	movs	r3, #0
 8002500:	603b      	str	r3, [r7, #0]
	split_float_into_ints(&speed_i, &speed_d, motor_speed, 2);
 8002502:	4b12      	ldr	r3, [pc, #72]	@ (800254c <print_motor_speed+0x58>)
 8002504:	edd3 7a00 	vldr	s15, [r3]
 8002508:	4639      	mov	r1, r7
 800250a:	1d3b      	adds	r3, r7, #4
 800250c:	2202      	movs	r2, #2
 800250e:	eeb0 0a67 	vmov.f32	s0, s15
 8002512:	4618      	mov	r0, r3
 8002514:	f000 fa04 	bl	8002920 <split_float_into_ints>

	// Display speed in RPM
	sprintf((char*)showspeed, " [%03ds] Motor speed: %03d.%02d RPM\n", report_counter++, speed_i, speed_d);
 8002518:	4b0d      	ldr	r3, [pc, #52]	@ (8002550 <print_motor_speed+0x5c>)
 800251a:	681a      	ldr	r2, [r3, #0]
 800251c:	1c53      	adds	r3, r2, #1
 800251e:	490c      	ldr	r1, [pc, #48]	@ (8002550 <print_motor_speed+0x5c>)
 8002520:	600b      	str	r3, [r1, #0]
 8002522:	6879      	ldr	r1, [r7, #4]
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	9300      	str	r3, [sp, #0]
 8002528:	460b      	mov	r3, r1
 800252a:	490a      	ldr	r1, [pc, #40]	@ (8002554 <print_motor_speed+0x60>)
 800252c:	480a      	ldr	r0, [pc, #40]	@ (8002558 <print_motor_speed+0x64>)
 800252e:	f00d f969 	bl	800f804 <siprintf>
	xQueueSend(q_print, &speed, portMAX_DELAY);
 8002532:	4b0a      	ldr	r3, [pc, #40]	@ (800255c <print_motor_speed+0x68>)
 8002534:	6818      	ldr	r0, [r3, #0]
 8002536:	2300      	movs	r3, #0
 8002538:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800253c:	4908      	ldr	r1, [pc, #32]	@ (8002560 <print_motor_speed+0x6c>)
 800253e:	f007 f837 	bl	80095b0 <xQueueGenericSend>
}
 8002542:	bf00      	nop
 8002544:	3708      	adds	r7, #8
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}
 800254a:	bf00      	nop
 800254c:	20000334 	.word	0x20000334
 8002550:	20000340 	.word	0x20000340
 8002554:	08013340 	.word	0x08013340
 8002558:	20001330 	.word	0x20001330
 800255c:	20001770 	.word	0x20001770
 8002560:	20000088 	.word	0x20000088

08002564 <initialize_parameters>:
{

}

void initialize_parameters(void)
{
 8002564:	b480      	push	{r7}
 8002566:	af00      	add	r7, sp, #0
	report_counter = 0;
 8002568:	4b0c      	ldr	r3, [pc, #48]	@ (800259c <initialize_parameters+0x38>)
 800256a:	2200      	movs	r2, #0
 800256c:	601a      	str	r2, [r3, #0]
	duration = 0;
 800256e:	4b0c      	ldr	r3, [pc, #48]	@ (80025a0 <initialize_parameters+0x3c>)
 8002570:	2200      	movs	r2, #0
 8002572:	601a      	str	r2, [r3, #0]
	min_speed = MIN_SPEED_INITIALIZATION;
 8002574:	4b0b      	ldr	r3, [pc, #44]	@ (80025a4 <initialize_parameters+0x40>)
 8002576:	4a0c      	ldr	r2, [pc, #48]	@ (80025a8 <initialize_parameters+0x44>)
 8002578:	601a      	str	r2, [r3, #0]
	max_speed = MAX_SPEED_INITIALIZATION;
 800257a:	4b0c      	ldr	r3, [pc, #48]	@ (80025ac <initialize_parameters+0x48>)
 800257c:	f04f 0200 	mov.w	r2, #0
 8002580:	601a      	str	r2, [r3, #0]
	average = 0;
 8002582:	4b0b      	ldr	r3, [pc, #44]	@ (80025b0 <initialize_parameters+0x4c>)
 8002584:	f04f 0200 	mov.w	r2, #0
 8002588:	601a      	str	r2, [r3, #0]
	standard_dev = 0;
 800258a:	4b0a      	ldr	r3, [pc, #40]	@ (80025b4 <initialize_parameters+0x50>)
 800258c:	f04f 0200 	mov.w	r2, #0
 8002590:	601a      	str	r2, [r3, #0]
}
 8002592:	bf00      	nop
 8002594:	46bd      	mov	sp, r7
 8002596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259a:	4770      	bx	lr
 800259c:	20000340 	.word	0x20000340
 80025a0:	20000348 	.word	0x20000348
 80025a4:	2000006c 	.word	0x2000006c
 80025a8:	447a0000 	.word	0x447a0000
 80025ac:	20000344 	.word	0x20000344
 80025b0:	2000034c 	.word	0x2000034c
 80025b4:	20000350 	.word	0x20000350

080025b8 <print_motor_on_report>:

void print_motor_on_report(void)
{
 80025b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80025ba:	b091      	sub	sp, #68	@ 0x44
 80025bc:	af06      	add	r7, sp, #24
	// Send statistics header message
	xQueueSend(q_print, &msg_motor_on_header, portMAX_DELAY);
 80025be:	4b3a      	ldr	r3, [pc, #232]	@ (80026a8 <print_motor_on_report+0xf0>)
 80025c0:	6818      	ldr	r0, [r3, #0]
 80025c2:	2300      	movs	r3, #0
 80025c4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80025c8:	4938      	ldr	r1, [pc, #224]	@ (80026ac <print_motor_on_report+0xf4>)
 80025ca:	f006 fff1 	bl	80095b0 <xQueueGenericSend>

	// Convert floats into two integer values for display
	int target_speed_i = 0, target_speed_d = 0;
 80025ce:	2300      	movs	r3, #0
 80025d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80025d2:	2300      	movs	r3, #0
 80025d4:	623b      	str	r3, [r7, #32]
	int kp_i = 0, kp_d = 0;
 80025d6:	2300      	movs	r3, #0
 80025d8:	61fb      	str	r3, [r7, #28]
 80025da:	2300      	movs	r3, #0
 80025dc:	61bb      	str	r3, [r7, #24]
	int ki_i = 0, ki_d = 0;
 80025de:	2300      	movs	r3, #0
 80025e0:	617b      	str	r3, [r7, #20]
 80025e2:	2300      	movs	r3, #0
 80025e4:	613b      	str	r3, [r7, #16]
	int kd_i = 0, kd_d = 0;
 80025e6:	2300      	movs	r3, #0
 80025e8:	60fb      	str	r3, [r7, #12]
 80025ea:	2300      	movs	r3, #0
 80025ec:	60bb      	str	r3, [r7, #8]
	split_float_into_ints(&target_speed_i, &target_speed_d, target_speed, 2);
 80025ee:	4b30      	ldr	r3, [pc, #192]	@ (80026b0 <print_motor_on_report+0xf8>)
 80025f0:	edd3 7a00 	vldr	s15, [r3]
 80025f4:	f107 0120 	add.w	r1, r7, #32
 80025f8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80025fc:	2202      	movs	r2, #2
 80025fe:	eeb0 0a67 	vmov.f32	s0, s15
 8002602:	4618      	mov	r0, r3
 8002604:	f000 f98c 	bl	8002920 <split_float_into_ints>
	split_float_into_ints(&kp_i, &kp_d, Kp, 3);
 8002608:	4b2a      	ldr	r3, [pc, #168]	@ (80026b4 <print_motor_on_report+0xfc>)
 800260a:	edd3 7a00 	vldr	s15, [r3]
 800260e:	f107 0118 	add.w	r1, r7, #24
 8002612:	f107 031c 	add.w	r3, r7, #28
 8002616:	2203      	movs	r2, #3
 8002618:	eeb0 0a67 	vmov.f32	s0, s15
 800261c:	4618      	mov	r0, r3
 800261e:	f000 f97f 	bl	8002920 <split_float_into_ints>
	split_float_into_ints(&ki_i, &ki_d, Ki, 3);
 8002622:	4b25      	ldr	r3, [pc, #148]	@ (80026b8 <print_motor_on_report+0x100>)
 8002624:	edd3 7a00 	vldr	s15, [r3]
 8002628:	f107 0110 	add.w	r1, r7, #16
 800262c:	f107 0314 	add.w	r3, r7, #20
 8002630:	2203      	movs	r2, #3
 8002632:	eeb0 0a67 	vmov.f32	s0, s15
 8002636:	4618      	mov	r0, r3
 8002638:	f000 f972 	bl	8002920 <split_float_into_ints>
	split_float_into_ints(&kd_i, &kd_d, Kd, 3);
 800263c:	4b1f      	ldr	r3, [pc, #124]	@ (80026bc <print_motor_on_report+0x104>)
 800263e:	edd3 7a00 	vldr	s15, [r3]
 8002642:	f107 0108 	add.w	r1, r7, #8
 8002646:	f107 030c 	add.w	r3, r7, #12
 800264a:	2203      	movs	r2, #3
 800264c:	eeb0 0a67 	vmov.f32	s0, s15
 8002650:	4618      	mov	r0, r3
 8002652:	f000 f965 	bl	8002920 <split_float_into_ints>

	// Print results
	static char showparams[250];
	static char *params = showparams;
	sprintf((char*)showparams,   "* Target speed:      %03d.%02d  RPM   *"
 8002656:	6a7e      	ldr	r6, [r7, #36]	@ 0x24
 8002658:	6a3b      	ldr	r3, [r7, #32]
 800265a:	607b      	str	r3, [r7, #4]
 800265c:	69fb      	ldr	r3, [r7, #28]
 800265e:	69ba      	ldr	r2, [r7, #24]
 8002660:	6979      	ldr	r1, [r7, #20]
 8002662:	6938      	ldr	r0, [r7, #16]
 8002664:	68fc      	ldr	r4, [r7, #12]
 8002666:	68bd      	ldr	r5, [r7, #8]
 8002668:	9505      	str	r5, [sp, #20]
 800266a:	9404      	str	r4, [sp, #16]
 800266c:	9003      	str	r0, [sp, #12]
 800266e:	9102      	str	r1, [sp, #8]
 8002670:	9201      	str	r2, [sp, #4]
 8002672:	9300      	str	r3, [sp, #0]
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	4632      	mov	r2, r6
 8002678:	4911      	ldr	r1, [pc, #68]	@ (80026c0 <print_motor_on_report+0x108>)
 800267a:	4812      	ldr	r0, [pc, #72]	@ (80026c4 <print_motor_on_report+0x10c>)
 800267c:	f00d f8c2 	bl	800f804 <siprintf>
							   "\n* Kp:                  %01d.%03d       *"
							   "\n* Ki:                  %01d.%03d       *"
			                   "\n* Kd:                  %01d.%03d       *\n",
							   target_speed_i, target_speed_d, kp_i, kp_d, ki_i, ki_d, kd_i, kd_d);
	xQueueSend(q_print, &params, portMAX_DELAY);
 8002680:	4b09      	ldr	r3, [pc, #36]	@ (80026a8 <print_motor_on_report+0xf0>)
 8002682:	6818      	ldr	r0, [r3, #0]
 8002684:	2300      	movs	r3, #0
 8002686:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800268a:	490f      	ldr	r1, [pc, #60]	@ (80026c8 <print_motor_on_report+0x110>)
 800268c:	f006 ff90 	bl	80095b0 <xQueueGenericSend>

	// Send statistics footer message
	xQueueSend(q_print, &msg_motor_on_footer, portMAX_DELAY);
 8002690:	4b05      	ldr	r3, [pc, #20]	@ (80026a8 <print_motor_on_report+0xf0>)
 8002692:	6818      	ldr	r0, [r3, #0]
 8002694:	2300      	movs	r3, #0
 8002696:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800269a:	490c      	ldr	r1, [pc, #48]	@ (80026cc <print_motor_on_report+0x114>)
 800269c:	f006 ff88 	bl	80095b0 <xQueueGenericSend>
}
 80026a0:	bf00      	nop
 80026a2:	372c      	adds	r7, #44	@ 0x2c
 80026a4:	46bd      	mov	sp, r7
 80026a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80026a8:	20001770 	.word	0x20001770
 80026ac:	20000064 	.word	0x20000064
 80026b0:	20000078 	.word	0x20000078
 80026b4:	20000070 	.word	0x20000070
 80026b8:	200012f4 	.word	0x200012f4
 80026bc:	200012f8 	.word	0x200012f8
 80026c0:	08013368 	.word	0x08013368
 80026c4:	20001358 	.word	0x20001358
 80026c8:	2000008c 	.word	0x2000008c
 80026cc:	20000068 	.word	0x20000068

080026d0 <print_summary_report>:

void print_summary_report(void)
{
 80026d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80026d2:	b093      	sub	sp, #76	@ 0x4c
 80026d4:	af08      	add	r7, sp, #32
	// Send statistics header message
	xQueueSend(q_print, &msg_stat_header, portMAX_DELAY);
 80026d6:	4b42      	ldr	r3, [pc, #264]	@ (80027e0 <print_summary_report+0x110>)
 80026d8:	6818      	ldr	r0, [r3, #0]
 80026da:	2300      	movs	r3, #0
 80026dc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80026e0:	4940      	ldr	r1, [pc, #256]	@ (80027e4 <print_summary_report+0x114>)
 80026e2:	f006 ff65 	bl	80095b0 <xQueueGenericSend>

	// Calculate statistics
	calculate_average(speed_values, duration);
 80026e6:	4b40      	ldr	r3, [pc, #256]	@ (80027e8 <print_summary_report+0x118>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	4619      	mov	r1, r3
 80026ec:	483f      	ldr	r0, [pc, #252]	@ (80027ec <print_summary_report+0x11c>)
 80026ee:	f000 f88f 	bl	8002810 <calculate_average>
	calculate_sd(speed_values, duration);
 80026f2:	4b3d      	ldr	r3, [pc, #244]	@ (80027e8 <print_summary_report+0x118>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	4619      	mov	r1, r3
 80026f8:	483c      	ldr	r0, [pc, #240]	@ (80027ec <print_summary_report+0x11c>)
 80026fa:	f000 f8bb 	bl	8002874 <calculate_sd>

	// Convert floats into two integer values for display
	int min_speed_i = 0, min_speed_d = 0;
 80026fe:	2300      	movs	r3, #0
 8002700:	627b      	str	r3, [r7, #36]	@ 0x24
 8002702:	2300      	movs	r3, #0
 8002704:	623b      	str	r3, [r7, #32]
	int max_speed_i = 0, max_speed_d = 0;
 8002706:	2300      	movs	r3, #0
 8002708:	61fb      	str	r3, [r7, #28]
 800270a:	2300      	movs	r3, #0
 800270c:	61bb      	str	r3, [r7, #24]
	int average_i = 0, average_d = 0;
 800270e:	2300      	movs	r3, #0
 8002710:	617b      	str	r3, [r7, #20]
 8002712:	2300      	movs	r3, #0
 8002714:	613b      	str	r3, [r7, #16]
	int standard_dev_i = 0, standard_dev_d = 0;
 8002716:	2300      	movs	r3, #0
 8002718:	60fb      	str	r3, [r7, #12]
 800271a:	2300      	movs	r3, #0
 800271c:	60bb      	str	r3, [r7, #8]
	split_float_into_ints(&min_speed_i, &min_speed_d, min_speed, 2);
 800271e:	4b34      	ldr	r3, [pc, #208]	@ (80027f0 <print_summary_report+0x120>)
 8002720:	edd3 7a00 	vldr	s15, [r3]
 8002724:	f107 0120 	add.w	r1, r7, #32
 8002728:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800272c:	2202      	movs	r2, #2
 800272e:	eeb0 0a67 	vmov.f32	s0, s15
 8002732:	4618      	mov	r0, r3
 8002734:	f000 f8f4 	bl	8002920 <split_float_into_ints>
	split_float_into_ints(&max_speed_i, &max_speed_d, max_speed, 2);
 8002738:	4b2e      	ldr	r3, [pc, #184]	@ (80027f4 <print_summary_report+0x124>)
 800273a:	edd3 7a00 	vldr	s15, [r3]
 800273e:	f107 0118 	add.w	r1, r7, #24
 8002742:	f107 031c 	add.w	r3, r7, #28
 8002746:	2202      	movs	r2, #2
 8002748:	eeb0 0a67 	vmov.f32	s0, s15
 800274c:	4618      	mov	r0, r3
 800274e:	f000 f8e7 	bl	8002920 <split_float_into_ints>
	split_float_into_ints(&average_i, &average_d, average, 2);
 8002752:	4b29      	ldr	r3, [pc, #164]	@ (80027f8 <print_summary_report+0x128>)
 8002754:	edd3 7a00 	vldr	s15, [r3]
 8002758:	f107 0110 	add.w	r1, r7, #16
 800275c:	f107 0314 	add.w	r3, r7, #20
 8002760:	2202      	movs	r2, #2
 8002762:	eeb0 0a67 	vmov.f32	s0, s15
 8002766:	4618      	mov	r0, r3
 8002768:	f000 f8da 	bl	8002920 <split_float_into_ints>
	split_float_into_ints(&standard_dev_i, &standard_dev_d, standard_dev, 2);
 800276c:	4b23      	ldr	r3, [pc, #140]	@ (80027fc <print_summary_report+0x12c>)
 800276e:	edd3 7a00 	vldr	s15, [r3]
 8002772:	f107 0108 	add.w	r1, r7, #8
 8002776:	f107 030c 	add.w	r3, r7, #12
 800277a:	2202      	movs	r2, #2
 800277c:	eeb0 0a67 	vmov.f32	s0, s15
 8002780:	4618      	mov	r0, r3
 8002782:	f000 f8cd 	bl	8002920 <split_float_into_ints>

	// Print results
	static char showstats[250];
	static char *stats = showstats;
	sprintf((char*)showstats,   "* Elapsed time:       %03d    sec   *"
 8002786:	4b18      	ldr	r3, [pc, #96]	@ (80027e8 <print_summary_report+0x118>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	607b      	str	r3, [r7, #4]
 800278c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800278e:	6039      	str	r1, [r7, #0]
 8002790:	6a3b      	ldr	r3, [r7, #32]
 8002792:	69fa      	ldr	r2, [r7, #28]
 8002794:	69b9      	ldr	r1, [r7, #24]
 8002796:	6978      	ldr	r0, [r7, #20]
 8002798:	693c      	ldr	r4, [r7, #16]
 800279a:	68fd      	ldr	r5, [r7, #12]
 800279c:	68be      	ldr	r6, [r7, #8]
 800279e:	9606      	str	r6, [sp, #24]
 80027a0:	9505      	str	r5, [sp, #20]
 80027a2:	9404      	str	r4, [sp, #16]
 80027a4:	9003      	str	r0, [sp, #12]
 80027a6:	9102      	str	r1, [sp, #8]
 80027a8:	9201      	str	r2, [sp, #4]
 80027aa:	9300      	str	r3, [sp, #0]
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	687a      	ldr	r2, [r7, #4]
 80027b0:	4913      	ldr	r1, [pc, #76]	@ (8002800 <print_summary_report+0x130>)
 80027b2:	4814      	ldr	r0, [pc, #80]	@ (8002804 <print_summary_report+0x134>)
 80027b4:	f00d f826 	bl	800f804 <siprintf>
							  "\n* Min speed:          %03d.%02d RPM   *"
							  "\n* Max speed:          %03d.%02d RPM   *"
			                  "\n* Average speed:      %03d.%02d RPM   *"
			                  "\n* Standard deviation: %03d.%02d RPM   *\n",
							  duration, min_speed_i, min_speed_d, max_speed_i, max_speed_d, average_i, average_d, standard_dev_i, standard_dev_d);
	xQueueSend(q_print, &stats, portMAX_DELAY);
 80027b8:	4b09      	ldr	r3, [pc, #36]	@ (80027e0 <print_summary_report+0x110>)
 80027ba:	6818      	ldr	r0, [r3, #0]
 80027bc:	2300      	movs	r3, #0
 80027be:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80027c2:	4911      	ldr	r1, [pc, #68]	@ (8002808 <print_summary_report+0x138>)
 80027c4:	f006 fef4 	bl	80095b0 <xQueueGenericSend>

	// Send statistics footer message
	xQueueSend(q_print, &msg_stat_footer, portMAX_DELAY);
 80027c8:	4b05      	ldr	r3, [pc, #20]	@ (80027e0 <print_summary_report+0x110>)
 80027ca:	6818      	ldr	r0, [r3, #0]
 80027cc:	2300      	movs	r3, #0
 80027ce:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80027d2:	490e      	ldr	r1, [pc, #56]	@ (800280c <print_summary_report+0x13c>)
 80027d4:	f006 feec 	bl	80095b0 <xQueueGenericSend>
}
 80027d8:	bf00      	nop
 80027da:	372c      	adds	r7, #44	@ 0x2c
 80027dc:	46bd      	mov	sp, r7
 80027de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80027e0:	20001770 	.word	0x20001770
 80027e4:	2000005c 	.word	0x2000005c
 80027e8:	20000348 	.word	0x20000348
 80027ec:	20000354 	.word	0x20000354
 80027f0:	2000006c 	.word	0x2000006c
 80027f4:	20000344 	.word	0x20000344
 80027f8:	2000034c 	.word	0x2000034c
 80027fc:	20000350 	.word	0x20000350
 8002800:	0801340c 	.word	0x0801340c
 8002804:	20001454 	.word	0x20001454
 8002808:	20000090 	.word	0x20000090
 800280c:	20000060 	.word	0x20000060

08002810 <calculate_average>:

void calculate_average(float data[], int len)
{
 8002810:	b480      	push	{r7}
 8002812:	b085      	sub	sp, #20
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
 8002818:	6039      	str	r1, [r7, #0]
	float sum = 0.0;
 800281a:	f04f 0300 	mov.w	r3, #0
 800281e:	60fb      	str	r3, [r7, #12]
	for(int i = 0; i < len; ++i) {
 8002820:	2300      	movs	r3, #0
 8002822:	60bb      	str	r3, [r7, #8]
 8002824:	e00e      	b.n	8002844 <calculate_average+0x34>
		sum += data[i];
 8002826:	68bb      	ldr	r3, [r7, #8]
 8002828:	009b      	lsls	r3, r3, #2
 800282a:	687a      	ldr	r2, [r7, #4]
 800282c:	4413      	add	r3, r2
 800282e:	edd3 7a00 	vldr	s15, [r3]
 8002832:	ed97 7a03 	vldr	s14, [r7, #12]
 8002836:	ee77 7a27 	vadd.f32	s15, s14, s15
 800283a:	edc7 7a03 	vstr	s15, [r7, #12]
	for(int i = 0; i < len; ++i) {
 800283e:	68bb      	ldr	r3, [r7, #8]
 8002840:	3301      	adds	r3, #1
 8002842:	60bb      	str	r3, [r7, #8]
 8002844:	68ba      	ldr	r2, [r7, #8]
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	429a      	cmp	r2, r3
 800284a:	dbec      	blt.n	8002826 <calculate_average+0x16>
	}
	average = sum / len;
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	ee07 3a90 	vmov	s15, r3
 8002852:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002856:	edd7 6a03 	vldr	s13, [r7, #12]
 800285a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800285e:	4b04      	ldr	r3, [pc, #16]	@ (8002870 <calculate_average+0x60>)
 8002860:	edc3 7a00 	vstr	s15, [r3]
}
 8002864:	bf00      	nop
 8002866:	3714      	adds	r7, #20
 8002868:	46bd      	mov	sp, r7
 800286a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286e:	4770      	bx	lr
 8002870:	2000034c 	.word	0x2000034c

08002874 <calculate_sd>:

// Note: calculate_average must be run first
void calculate_sd(float data[], int len)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b084      	sub	sp, #16
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
 800287c:	6039      	str	r1, [r7, #0]
	for(int i = 0; i < len; i++) {
 800287e:	2300      	movs	r3, #0
 8002880:	60fb      	str	r3, [r7, #12]
 8002882:	e022      	b.n	80028ca <calculate_sd+0x56>
		standard_dev += ( (data[i]-average) * (data[i]-average) );
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	009b      	lsls	r3, r3, #2
 8002888:	687a      	ldr	r2, [r7, #4]
 800288a:	4413      	add	r3, r2
 800288c:	ed93 7a00 	vldr	s14, [r3]
 8002890:	4b20      	ldr	r3, [pc, #128]	@ (8002914 <calculate_sd+0xa0>)
 8002892:	edd3 7a00 	vldr	s15, [r3]
 8002896:	ee37 7a67 	vsub.f32	s14, s14, s15
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	009b      	lsls	r3, r3, #2
 800289e:	687a      	ldr	r2, [r7, #4]
 80028a0:	4413      	add	r3, r2
 80028a2:	edd3 6a00 	vldr	s13, [r3]
 80028a6:	4b1b      	ldr	r3, [pc, #108]	@ (8002914 <calculate_sd+0xa0>)
 80028a8:	edd3 7a00 	vldr	s15, [r3]
 80028ac:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80028b0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80028b4:	4b18      	ldr	r3, [pc, #96]	@ (8002918 <calculate_sd+0xa4>)
 80028b6:	edd3 7a00 	vldr	s15, [r3]
 80028ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80028be:	4b16      	ldr	r3, [pc, #88]	@ (8002918 <calculate_sd+0xa4>)
 80028c0:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0; i < len; i++) {
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	3301      	adds	r3, #1
 80028c8:	60fb      	str	r3, [r7, #12]
 80028ca:	68fa      	ldr	r2, [r7, #12]
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	429a      	cmp	r2, r3
 80028d0:	dbd8      	blt.n	8002884 <calculate_sd+0x10>
	}
	standard_dev = sqrt(standard_dev / len);
 80028d2:	4b11      	ldr	r3, [pc, #68]	@ (8002918 <calculate_sd+0xa4>)
 80028d4:	ed93 7a00 	vldr	s14, [r3]
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	ee07 3a90 	vmov	s15, r3
 80028de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80028e2:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80028e6:	ee16 0a90 	vmov	r0, s13
 80028ea:	f7fd fe85 	bl	80005f8 <__aeabi_f2d>
 80028ee:	4602      	mov	r2, r0
 80028f0:	460b      	mov	r3, r1
 80028f2:	ec43 2b10 	vmov	d0, r2, r3
 80028f6:	f00f f8e5 	bl	8011ac4 <sqrt>
 80028fa:	ec53 2b10 	vmov	r2, r3, d0
 80028fe:	4610      	mov	r0, r2
 8002900:	4619      	mov	r1, r3
 8002902:	f7fe f9c9 	bl	8000c98 <__aeabi_d2f>
 8002906:	4603      	mov	r3, r0
 8002908:	4a03      	ldr	r2, [pc, #12]	@ (8002918 <calculate_sd+0xa4>)
 800290a:	6013      	str	r3, [r2, #0]
}
 800290c:	bf00      	nop
 800290e:	3710      	adds	r7, #16
 8002910:	46bd      	mov	sp, r7
 8002912:	bd80      	pop	{r7, pc}
 8002914:	2000034c 	.word	0x2000034c
 8002918:	20000350 	.word	0x20000350
 800291c:	00000000 	.word	0x00000000

08002920 <split_float_into_ints>:

void split_float_into_ints(int *int_val, int *dec_val, float float_val, int dec_places)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b086      	sub	sp, #24
 8002924:	af00      	add	r7, sp, #0
 8002926:	60f8      	str	r0, [r7, #12]
 8002928:	60b9      	str	r1, [r7, #8]
 800292a:	ed87 0a01 	vstr	s0, [r7, #4]
 800292e:	603a      	str	r2, [r7, #0]
	// Separate float into two integers
	int tens = pow(10, dec_places);
 8002930:	6838      	ldr	r0, [r7, #0]
 8002932:	f7fd fe4f 	bl	80005d4 <__aeabi_i2d>
 8002936:	4602      	mov	r2, r0
 8002938:	460b      	mov	r3, r1
 800293a:	ec43 2b11 	vmov	d1, r2, r3
 800293e:	ed9f 0b1a 	vldr	d0, [pc, #104]	@ 80029a8 <split_float_into_ints+0x88>
 8002942:	f00f f84f 	bl	80119e4 <pow>
 8002946:	ec53 2b10 	vmov	r2, r3, d0
 800294a:	4610      	mov	r0, r2
 800294c:	4619      	mov	r1, r3
 800294e:	f7fe f95b 	bl	8000c08 <__aeabi_d2iz>
 8002952:	4603      	mov	r3, r0
 8002954:	617b      	str	r3, [r7, #20]
	*int_val = (int)float_val;
 8002956:	edd7 7a01 	vldr	s15, [r7, #4]
 800295a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800295e:	ee17 2a90 	vmov	r2, s15
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	601a      	str	r2, [r3, #0]
	*dec_val = (int)((float_val * tens) - (*int_val * tens));
 8002966:	697b      	ldr	r3, [r7, #20]
 8002968:	ee07 3a90 	vmov	s15, r3
 800296c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002970:	edd7 7a01 	vldr	s15, [r7, #4]
 8002974:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	697a      	ldr	r2, [r7, #20]
 800297e:	fb02 f303 	mul.w	r3, r2, r3
 8002982:	ee07 3a90 	vmov	s15, r3
 8002986:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800298a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800298e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002992:	ee17 2a90 	vmov	r2, s15
 8002996:	68bb      	ldr	r3, [r7, #8]
 8002998:	601a      	str	r2, [r3, #0]
}
 800299a:	bf00      	nop
 800299c:	3718      	adds	r7, #24
 800299e:	46bd      	mov	sp, r7
 80029a0:	bd80      	pop	{r7, pc}
 80029a2:	bf00      	nop
 80029a4:	f3af 8000 	nop.w
 80029a8:	00000000 	.word	0x00000000
 80029ac:	40240000 	.word	0x40240000

080029b0 <set_pwm_duty_cycle>:

void set_pwm_duty_cycle(TIM_HandleTypeDef *htim, uint32_t channel, uint8_t duty_cycle_percent)
{
 80029b0:	b480      	push	{r7}
 80029b2:	b087      	sub	sp, #28
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	60f8      	str	r0, [r7, #12]
 80029b8:	60b9      	str	r1, [r7, #8]
 80029ba:	4613      	mov	r3, r2
 80029bc:	71fb      	strb	r3, [r7, #7]
	// Get timer auto-reload value (i.e. period)
	uint32_t timer_period = __HAL_TIM_GET_AUTORELOAD(htim);
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029c4:	617b      	str	r3, [r7, #20]

	// Calculate the proper compare value to be loaded into the capture/compare register (CCR)
	uint32_t compare_value = (duty_cycle_percent * timer_period) / 100;
 80029c6:	79fb      	ldrb	r3, [r7, #7]
 80029c8:	697a      	ldr	r2, [r7, #20]
 80029ca:	fb02 f303 	mul.w	r3, r2, r3
 80029ce:	4a13      	ldr	r2, [pc, #76]	@ (8002a1c <set_pwm_duty_cycle+0x6c>)
 80029d0:	fba2 2303 	umull	r2, r3, r2, r3
 80029d4:	095b      	lsrs	r3, r3, #5
 80029d6:	613b      	str	r3, [r7, #16]

	// Set new duty cycle
    __HAL_TIM_SET_COMPARE(htim, channel, compare_value);
 80029d8:	68bb      	ldr	r3, [r7, #8]
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d104      	bne.n	80029e8 <set_pwm_duty_cycle+0x38>
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	693a      	ldr	r2, [r7, #16]
 80029e4:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80029e6:	e013      	b.n	8002a10 <set_pwm_duty_cycle+0x60>
    __HAL_TIM_SET_COMPARE(htim, channel, compare_value);
 80029e8:	68bb      	ldr	r3, [r7, #8]
 80029ea:	2b04      	cmp	r3, #4
 80029ec:	d104      	bne.n	80029f8 <set_pwm_duty_cycle+0x48>
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	681a      	ldr	r2, [r3, #0]
 80029f2:	693b      	ldr	r3, [r7, #16]
 80029f4:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80029f6:	e00b      	b.n	8002a10 <set_pwm_duty_cycle+0x60>
    __HAL_TIM_SET_COMPARE(htim, channel, compare_value);
 80029f8:	68bb      	ldr	r3, [r7, #8]
 80029fa:	2b08      	cmp	r3, #8
 80029fc:	d104      	bne.n	8002a08 <set_pwm_duty_cycle+0x58>
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681a      	ldr	r2, [r3, #0]
 8002a02:	693b      	ldr	r3, [r7, #16]
 8002a04:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8002a06:	e003      	b.n	8002a10 <set_pwm_duty_cycle+0x60>
    __HAL_TIM_SET_COMPARE(htim, channel, compare_value);
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	681a      	ldr	r2, [r3, #0]
 8002a0c:	693b      	ldr	r3, [r7, #16]
 8002a0e:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8002a10:	bf00      	nop
 8002a12:	371c      	adds	r7, #28
 8002a14:	46bd      	mov	sp, r7
 8002a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1a:	4770      	bx	lr
 8002a1c:	51eb851f 	.word	0x51eb851f

08002a20 <pid_controller>:

float pid_controller(float setpoint, float measured_value)
{
 8002a20:	b480      	push	{r7}
 8002a22:	b087      	sub	sp, #28
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	ed87 0a01 	vstr	s0, [r7, #4]
 8002a2a:	edc7 0a00 	vstr	s1, [r7]
    if(motor_algo == 1) {
 8002a2e:	4b3d      	ldr	r3, [pc, #244]	@ (8002b24 <pid_controller+0x104>)
 8002a30:	781b      	ldrb	r3, [r3, #0]
 8002a32:	b2db      	uxtb	r3, r3
 8002a34:	2b01      	cmp	r3, #1
 8002a36:	d169      	bne.n	8002b0c <pid_controller+0xec>
		float error = setpoint - measured_value;
 8002a38:	ed97 7a01 	vldr	s14, [r7, #4]
 8002a3c:	edd7 7a00 	vldr	s15, [r7]
 8002a40:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a44:	edc7 7a05 	vstr	s15, [r7, #20]
		integral += error * dt;
 8002a48:	4b37      	ldr	r3, [pc, #220]	@ (8002b28 <pid_controller+0x108>)
 8002a4a:	ed93 7a00 	vldr	s14, [r3]
 8002a4e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002a52:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002a56:	4b35      	ldr	r3, [pc, #212]	@ (8002b2c <pid_controller+0x10c>)
 8002a58:	edd3 7a00 	vldr	s15, [r3]
 8002a5c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a60:	4b32      	ldr	r3, [pc, #200]	@ (8002b2c <pid_controller+0x10c>)
 8002a62:	edc3 7a00 	vstr	s15, [r3]
		float derivative = (error - last_error) / dt;
 8002a66:	4b32      	ldr	r3, [pc, #200]	@ (8002b30 <pid_controller+0x110>)
 8002a68:	edd3 7a00 	vldr	s15, [r3]
 8002a6c:	ed97 7a05 	vldr	s14, [r7, #20]
 8002a70:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002a74:	4b2c      	ldr	r3, [pc, #176]	@ (8002b28 <pid_controller+0x108>)
 8002a76:	ed93 7a00 	vldr	s14, [r3]
 8002a7a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002a7e:	edc7 7a04 	vstr	s15, [r7, #16]
		last_error = error;
 8002a82:	4a2b      	ldr	r2, [pc, #172]	@ (8002b30 <pid_controller+0x110>)
 8002a84:	697b      	ldr	r3, [r7, #20]
 8002a86:	6013      	str	r3, [r2, #0]
		float output = Kp * error + Ki * integral + Kd * derivative;
 8002a88:	4b2a      	ldr	r3, [pc, #168]	@ (8002b34 <pid_controller+0x114>)
 8002a8a:	ed93 7a00 	vldr	s14, [r3]
 8002a8e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002a92:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002a96:	4b28      	ldr	r3, [pc, #160]	@ (8002b38 <pid_controller+0x118>)
 8002a98:	edd3 6a00 	vldr	s13, [r3]
 8002a9c:	4b23      	ldr	r3, [pc, #140]	@ (8002b2c <pid_controller+0x10c>)
 8002a9e:	edd3 7a00 	vldr	s15, [r3]
 8002aa2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002aa6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002aaa:	4b24      	ldr	r3, [pc, #144]	@ (8002b3c <pid_controller+0x11c>)
 8002aac:	edd3 6a00 	vldr	s13, [r3]
 8002ab0:	edd7 7a04 	vldr	s15, [r7, #16]
 8002ab4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ab8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002abc:	edc7 7a03 	vstr	s15, [r7, #12]

		// Calculate new duty cycle
		duty_cycle += output;
 8002ac0:	4b1f      	ldr	r3, [pc, #124]	@ (8002b40 <pid_controller+0x120>)
 8002ac2:	ed93 7a00 	vldr	s14, [r3]
 8002ac6:	edd7 7a03 	vldr	s15, [r7, #12]
 8002aca:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ace:	4b1c      	ldr	r3, [pc, #112]	@ (8002b40 <pid_controller+0x120>)
 8002ad0:	edc3 7a00 	vstr	s15, [r3]

		// Ensure the duty cycle is within the range of 0 to 100 (as duty cycle percentage)
		if (duty_cycle > 100.0f) duty_cycle = 100.0f;
 8002ad4:	4b1a      	ldr	r3, [pc, #104]	@ (8002b40 <pid_controller+0x120>)
 8002ad6:	edd3 7a00 	vldr	s15, [r3]
 8002ada:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8002b44 <pid_controller+0x124>
 8002ade:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ae2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ae6:	dd02      	ble.n	8002aee <pid_controller+0xce>
 8002ae8:	4b15      	ldr	r3, [pc, #84]	@ (8002b40 <pid_controller+0x120>)
 8002aea:	4a17      	ldr	r2, [pc, #92]	@ (8002b48 <pid_controller+0x128>)
 8002aec:	601a      	str	r2, [r3, #0]
		if (duty_cycle < 0.0f) duty_cycle = 0.0f;
 8002aee:	4b14      	ldr	r3, [pc, #80]	@ (8002b40 <pid_controller+0x120>)
 8002af0:	edd3 7a00 	vldr	s15, [r3]
 8002af4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002af8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002afc:	d503      	bpl.n	8002b06 <pid_controller+0xe6>
 8002afe:	4b10      	ldr	r3, [pc, #64]	@ (8002b40 <pid_controller+0x120>)
 8002b00:	f04f 0200 	mov.w	r2, #0
 8002b04:	601a      	str	r2, [r3, #0]

		return duty_cycle;
 8002b06:	4b0e      	ldr	r3, [pc, #56]	@ (8002b40 <pid_controller+0x120>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	e001      	b.n	8002b10 <pid_controller+0xf0>
    }
    else {
    	return duty_cycle;
 8002b0c:	4b0c      	ldr	r3, [pc, #48]	@ (8002b40 <pid_controller+0x120>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
    }
}
 8002b10:	ee07 3a90 	vmov	s15, r3
 8002b14:	eeb0 0a67 	vmov.f32	s0, s15
 8002b18:	371c      	adds	r7, #28
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b20:	4770      	bx	lr
 8002b22:	bf00      	nop
 8002b24:	20000080 	.word	0x20000080
 8002b28:	2000007c 	.word	0x2000007c
 8002b2c:	200012fc 	.word	0x200012fc
 8002b30:	20001300 	.word	0x20001300
 8002b34:	20000070 	.word	0x20000070
 8002b38:	200012f4 	.word	0x200012f4
 8002b3c:	200012f8 	.word	0x200012f8
 8002b40:	20000074 	.word	0x20000074
 8002b44:	42c80000 	.word	0x42c80000
 8002b48:	42c80000 	.word	0x42c80000

08002b4c <isNumeric>:

int isNumeric(const char *str) {
 8002b4c:	b480      	push	{r7}
 8002b4e:	b085      	sub	sp, #20
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
    int hasDecimalPoint = 0;
 8002b54:	2300      	movs	r3, #0
 8002b56:	60fb      	str	r3, [r7, #12]

    // Check for empty string
    if (*str == '\0') {
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	781b      	ldrb	r3, [r3, #0]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d11a      	bne.n	8002b96 <isNumeric+0x4a>
        return 0;
 8002b60:	2300      	movs	r3, #0
 8002b62:	e01d      	b.n	8002ba0 <isNumeric+0x54>
    }

    // Check each character in the string
    while (*str) {
        if (!isdigit((unsigned char)*str)) {  // Cast to unsigned char
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	781b      	ldrb	r3, [r3, #0]
 8002b68:	3301      	adds	r3, #1
 8002b6a:	4a10      	ldr	r2, [pc, #64]	@ (8002bac <isNumeric+0x60>)
 8002b6c:	4413      	add	r3, r2
 8002b6e:	781b      	ldrb	r3, [r3, #0]
 8002b70:	f003 0304 	and.w	r3, r3, #4
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d10b      	bne.n	8002b90 <isNumeric+0x44>
            // Allow one decimal point
            if (*str == '.' && !hasDecimalPoint) {
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	781b      	ldrb	r3, [r3, #0]
 8002b7c:	2b2e      	cmp	r3, #46	@ 0x2e
 8002b7e:	d105      	bne.n	8002b8c <isNumeric+0x40>
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d102      	bne.n	8002b8c <isNumeric+0x40>
                hasDecimalPoint = 1;
 8002b86:	2301      	movs	r3, #1
 8002b88:	60fb      	str	r3, [r7, #12]
 8002b8a:	e001      	b.n	8002b90 <isNumeric+0x44>
            } else {
                return 0; // Not a digit or second decimal point
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	e007      	b.n	8002ba0 <isNumeric+0x54>
            }
        }
        str++;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	3301      	adds	r3, #1
 8002b94:	607b      	str	r3, [r7, #4]
    while (*str) {
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	781b      	ldrb	r3, [r3, #0]
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d1e2      	bne.n	8002b64 <isNumeric+0x18>
    }
    return 1; // All characters are digits or one decimal point
 8002b9e:	2301      	movs	r3, #1
}
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	3714      	adds	r7, #20
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002baa:	4770      	bx	lr
 8002bac:	08013af0 	.word	0x08013af0

08002bb0 <parse_param_string>:
 * @param msg [message_t*] A pointer to the message structure containing the payload.				   *
 * @return int Pass (1) or fail (0).																   *
 ******************************************************************************************************/

int parse_param_string(message_t *msg)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b084      	sub	sp, #16
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
    // Check if the input string is 7 characters long (parameter name and float value)
    int len = strlen((char *)msg->payload);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	4618      	mov	r0, r3
 8002bbc:	f7fd fb5c 	bl	8000278 <strlen>
 8002bc0:	4603      	mov	r3, r0
 8002bc2:	60fb      	str	r3, [r7, #12]
    if (len != 7) return 0;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	2b07      	cmp	r3, #7
 8002bc8:	d001      	beq.n	8002bce <parse_param_string+0x1e>
 8002bca:	2300      	movs	r3, #0
 8002bcc:	e075      	b.n	8002cba <parse_param_string+0x10a>

    // Check if the first character is 'K'
    if (msg->payload[0] != 'K') return 0;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	781b      	ldrb	r3, [r3, #0]
 8002bd2:	2b4b      	cmp	r3, #75	@ 0x4b
 8002bd4:	d001      	beq.n	8002bda <parse_param_string+0x2a>
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	e06f      	b.n	8002cba <parse_param_string+0x10a>

    // Check if the remaining characters form a float per the template
    if(!isdigit(msg->payload[2])) return 0;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	789b      	ldrb	r3, [r3, #2]
 8002bde:	3301      	adds	r3, #1
 8002be0:	4a38      	ldr	r2, [pc, #224]	@ (8002cc4 <parse_param_string+0x114>)
 8002be2:	4413      	add	r3, r2
 8002be4:	781b      	ldrb	r3, [r3, #0]
 8002be6:	f003 0304 	and.w	r3, r3, #4
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d101      	bne.n	8002bf2 <parse_param_string+0x42>
 8002bee:	2300      	movs	r3, #0
 8002bf0:	e063      	b.n	8002cba <parse_param_string+0x10a>
    if(msg->payload[3] != '.') return 0;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	78db      	ldrb	r3, [r3, #3]
 8002bf6:	2b2e      	cmp	r3, #46	@ 0x2e
 8002bf8:	d001      	beq.n	8002bfe <parse_param_string+0x4e>
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	e05d      	b.n	8002cba <parse_param_string+0x10a>
    if(!isdigit(msg->payload[4])) return 0;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	791b      	ldrb	r3, [r3, #4]
 8002c02:	3301      	adds	r3, #1
 8002c04:	4a2f      	ldr	r2, [pc, #188]	@ (8002cc4 <parse_param_string+0x114>)
 8002c06:	4413      	add	r3, r2
 8002c08:	781b      	ldrb	r3, [r3, #0]
 8002c0a:	f003 0304 	and.w	r3, r3, #4
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d101      	bne.n	8002c16 <parse_param_string+0x66>
 8002c12:	2300      	movs	r3, #0
 8002c14:	e051      	b.n	8002cba <parse_param_string+0x10a>
    if(!isdigit(msg->payload[5])) return 0;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	795b      	ldrb	r3, [r3, #5]
 8002c1a:	3301      	adds	r3, #1
 8002c1c:	4a29      	ldr	r2, [pc, #164]	@ (8002cc4 <parse_param_string+0x114>)
 8002c1e:	4413      	add	r3, r2
 8002c20:	781b      	ldrb	r3, [r3, #0]
 8002c22:	f003 0304 	and.w	r3, r3, #4
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d101      	bne.n	8002c2e <parse_param_string+0x7e>
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	e045      	b.n	8002cba <parse_param_string+0x10a>
    if(!isdigit(msg->payload[6])) return 0;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	799b      	ldrb	r3, [r3, #6]
 8002c32:	3301      	adds	r3, #1
 8002c34:	4a23      	ldr	r2, [pc, #140]	@ (8002cc4 <parse_param_string+0x114>)
 8002c36:	4413      	add	r3, r2
 8002c38:	781b      	ldrb	r3, [r3, #0]
 8002c3a:	f003 0304 	and.w	r3, r3, #4
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d101      	bne.n	8002c46 <parse_param_string+0x96>
 8002c42:	2300      	movs	r3, #0
 8002c44:	e039      	b.n	8002cba <parse_param_string+0x10a>

    // Determine which PID parameter to change
    const uint8_t *ptr = &msg->payload[2];
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	3302      	adds	r3, #2
 8002c4a:	60bb      	str	r3, [r7, #8]
    if(msg->payload[1] == 'p') {			// Kp
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	785b      	ldrb	r3, [r3, #1]
 8002c50:	2b70      	cmp	r3, #112	@ 0x70
 8002c52:	d10d      	bne.n	8002c70 <parse_param_string+0xc0>
    	Kp = atof((const char *)ptr);
 8002c54:	68b8      	ldr	r0, [r7, #8]
 8002c56:	f00b fe9c 	bl	800e992 <atof>
 8002c5a:	ec53 2b10 	vmov	r2, r3, d0
 8002c5e:	4610      	mov	r0, r2
 8002c60:	4619      	mov	r1, r3
 8002c62:	f7fe f819 	bl	8000c98 <__aeabi_d2f>
 8002c66:	4603      	mov	r3, r0
 8002c68:	4a17      	ldr	r2, [pc, #92]	@ (8002cc8 <parse_param_string+0x118>)
 8002c6a:	6013      	str	r3, [r2, #0]
    	return 1;
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	e024      	b.n	8002cba <parse_param_string+0x10a>
    }
    else if(msg->payload[1] == 'd') {		// Kd
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	785b      	ldrb	r3, [r3, #1]
 8002c74:	2b64      	cmp	r3, #100	@ 0x64
 8002c76:	d10d      	bne.n	8002c94 <parse_param_string+0xe4>
    	Kd = atof((const char *)ptr);
 8002c78:	68b8      	ldr	r0, [r7, #8]
 8002c7a:	f00b fe8a 	bl	800e992 <atof>
 8002c7e:	ec53 2b10 	vmov	r2, r3, d0
 8002c82:	4610      	mov	r0, r2
 8002c84:	4619      	mov	r1, r3
 8002c86:	f7fe f807 	bl	8000c98 <__aeabi_d2f>
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	4a0f      	ldr	r2, [pc, #60]	@ (8002ccc <parse_param_string+0x11c>)
 8002c8e:	6013      	str	r3, [r2, #0]
    	return 1;
 8002c90:	2301      	movs	r3, #1
 8002c92:	e012      	b.n	8002cba <parse_param_string+0x10a>
    }
    else if(msg->payload[1] == 'i') {		// Ki
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	785b      	ldrb	r3, [r3, #1]
 8002c98:	2b69      	cmp	r3, #105	@ 0x69
 8002c9a:	d10d      	bne.n	8002cb8 <parse_param_string+0x108>
		Ki = atof((const char *)ptr);
 8002c9c:	68b8      	ldr	r0, [r7, #8]
 8002c9e:	f00b fe78 	bl	800e992 <atof>
 8002ca2:	ec53 2b10 	vmov	r2, r3, d0
 8002ca6:	4610      	mov	r0, r2
 8002ca8:	4619      	mov	r1, r3
 8002caa:	f7fd fff5 	bl	8000c98 <__aeabi_d2f>
 8002cae:	4603      	mov	r3, r0
 8002cb0:	4a07      	ldr	r2, [pc, #28]	@ (8002cd0 <parse_param_string+0x120>)
 8002cb2:	6013      	str	r3, [r2, #0]
		return 1;
 8002cb4:	2301      	movs	r3, #1
 8002cb6:	e000      	b.n	8002cba <parse_param_string+0x10a>
	}

    return 0;
 8002cb8:	2300      	movs	r3, #0
}
 8002cba:	4618      	mov	r0, r3
 8002cbc:	3710      	adds	r7, #16
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	bd80      	pop	{r7, pc}
 8002cc2:	bf00      	nop
 8002cc4:	08013af0 	.word	0x08013af0
 8002cc8:	20000070 	.word	0x20000070
 8002ccc:	200012f8 	.word	0x200012f8
 8002cd0:	200012f4 	.word	0x200012f4

08002cd4 <rtc_task>:
 * @note There are multiple state machines handled here: the overall system state machine and the	   *
 *       RTC-specific state machine.																   *
 ******************************************************************************************************/

void rtc_task(void *param)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b088      	sub	sp, #32
 8002cd8:	af02      	add	r7, sp, #8
 8002cda:	6078      	str	r0, [r7, #4]
	message_t *msg;

	while(1) {

		// Wait for notification from another task
		xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 8002cdc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002ce0:	9300      	str	r3, [sp, #0]
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	2100      	movs	r1, #0
 8002ce8:	2000      	movs	r0, #0
 8002cea:	f008 fb65 	bl	800b3b8 <xTaskGenericNotifyWait>

		while(curr_sys_state != sMainMenu) {
 8002cee:	e218      	b.n	8003122 <rtc_task+0x44e>

			switch(curr_sys_state) {
 8002cf0:	4bb5      	ldr	r3, [pc, #724]	@ (8002fc8 <rtc_task+0x2f4>)
 8002cf2:	781b      	ldrb	r3, [r3, #0]
 8002cf4:	2b09      	cmp	r3, #9
 8002cf6:	f000 8132 	beq.w	8002f5e <rtc_task+0x28a>
 8002cfa:	2b09      	cmp	r3, #9
 8002cfc:	f300 81fb 	bgt.w	80030f6 <rtc_task+0x422>
 8002d00:	2b03      	cmp	r3, #3
 8002d02:	d003      	beq.n	8002d0c <rtc_task+0x38>
 8002d04:	2b08      	cmp	r3, #8
 8002d06:	f000 8089 	beq.w	8002e1c <rtc_task+0x148>
 8002d0a:	e1f4      	b.n	80030f6 <rtc_task+0x422>
				/***** RTC main menu state *****/
				case sRtcMenu:
					// Display RTC menu for the user, show current time and date
					xQueueSend(q_print, &msg_rtc_menu_1, portMAX_DELAY);
 8002d0c:	4baf      	ldr	r3, [pc, #700]	@ (8002fcc <rtc_task+0x2f8>)
 8002d0e:	6818      	ldr	r0, [r3, #0]
 8002d10:	2300      	movs	r3, #0
 8002d12:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002d16:	49ae      	ldr	r1, [pc, #696]	@ (8002fd0 <rtc_task+0x2fc>)
 8002d18:	f006 fc4a 	bl	80095b0 <xQueueGenericSend>
					show_time_date();
 8002d1c:	f000 faa4 	bl	8003268 <show_time_date>
					xQueueSend(q_print, &msg_rtc_menu_2, portMAX_DELAY);
 8002d20:	4baa      	ldr	r3, [pc, #680]	@ (8002fcc <rtc_task+0x2f8>)
 8002d22:	6818      	ldr	r0, [r3, #0]
 8002d24:	2300      	movs	r3, #0
 8002d26:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002d2a:	49aa      	ldr	r1, [pc, #680]	@ (8002fd4 <rtc_task+0x300>)
 8002d2c:	f006 fc40 	bl	80095b0 <xQueueGenericSend>

					// Wait for the user to select their desired RTC configuration option
					xTaskNotifyWait(0, 0, &msg_addr, portMAX_DELAY);
 8002d30:	f107 0308 	add.w	r3, r7, #8
 8002d34:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002d38:	9200      	str	r2, [sp, #0]
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	2100      	movs	r1, #0
 8002d3e:	2000      	movs	r0, #0
 8002d40:	f008 fb3a 	bl	800b3b8 <xTaskGenericNotifyWait>
					msg = (message_t*)msg_addr;
 8002d44:	68bb      	ldr	r3, [r7, #8]
 8002d46:	617b      	str	r3, [r7, #20]

					// Process command, update date / time accordingly
					if(msg->len <= 4) {
 8002d48:	697b      	ldr	r3, [r7, #20]
 8002d4a:	68db      	ldr	r3, [r3, #12]
 8002d4c:	2b04      	cmp	r3, #4
 8002d4e:	d859      	bhi.n	8002e04 <rtc_task+0x130>
						if(!strcmp((char*)msg->payload, "Date")) {			// Configure date
 8002d50:	697b      	ldr	r3, [r7, #20]
 8002d52:	49a1      	ldr	r1, [pc, #644]	@ (8002fd8 <rtc_task+0x304>)
 8002d54:	4618      	mov	r0, r3
 8002d56:	f7fd fa85 	bl	8000264 <strcmp>
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d10b      	bne.n	8002d78 <rtc_task+0xa4>
							// Update the system state
							curr_sys_state = sRtcDateConfig;
 8002d60:	4b99      	ldr	r3, [pc, #612]	@ (8002fc8 <rtc_task+0x2f4>)
 8002d62:	2208      	movs	r2, #8
 8002d64:	701a      	strb	r2, [r3, #0]
							xQueueSend(q_print, &msg_rtc_mo, portMAX_DELAY);
 8002d66:	4b99      	ldr	r3, [pc, #612]	@ (8002fcc <rtc_task+0x2f8>)
 8002d68:	6818      	ldr	r0, [r3, #0]
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002d70:	499a      	ldr	r1, [pc, #616]	@ (8002fdc <rtc_task+0x308>)
 8002d72:	f006 fc1d 	bl	80095b0 <xQueueGenericSend>
					else {
						// If user input is longer than 4 characters, notify user of invalid response
						curr_sys_state = sMainMenu;
						xQueueSend(q_print, &msg_inv_rtc, portMAX_DELAY);
					}
					break;
 8002d76:	e1d4      	b.n	8003122 <rtc_task+0x44e>
						else if (!strcmp((char*)msg->payload, "Time")) {	// Configure time
 8002d78:	697b      	ldr	r3, [r7, #20]
 8002d7a:	4999      	ldr	r1, [pc, #612]	@ (8002fe0 <rtc_task+0x30c>)
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	f7fd fa71 	bl	8000264 <strcmp>
 8002d82:	4603      	mov	r3, r0
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d10b      	bne.n	8002da0 <rtc_task+0xcc>
							curr_sys_state = sRtcTimeConfig;
 8002d88:	4b8f      	ldr	r3, [pc, #572]	@ (8002fc8 <rtc_task+0x2f4>)
 8002d8a:	2209      	movs	r2, #9
 8002d8c:	701a      	strb	r2, [r3, #0]
							xQueueSend(q_print, &msg_rtc_hh, portMAX_DELAY);
 8002d8e:	4b8f      	ldr	r3, [pc, #572]	@ (8002fcc <rtc_task+0x2f8>)
 8002d90:	6818      	ldr	r0, [r3, #0]
 8002d92:	2300      	movs	r3, #0
 8002d94:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002d98:	4992      	ldr	r1, [pc, #584]	@ (8002fe4 <rtc_task+0x310>)
 8002d9a:	f006 fc09 	bl	80095b0 <xQueueGenericSend>
					break;
 8002d9e:	e1c0      	b.n	8003122 <rtc_task+0x44e>
						else if (!strcmp((char*)msg->payload, "Rfsh")) {	// Refresh the date and time
 8002da0:	697b      	ldr	r3, [r7, #20]
 8002da2:	4991      	ldr	r1, [pc, #580]	@ (8002fe8 <rtc_task+0x314>)
 8002da4:	4618      	mov	r0, r3
 8002da6:	f7fd fa5d 	bl	8000264 <strcmp>
 8002daa:	4603      	mov	r3, r0
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d103      	bne.n	8002db8 <rtc_task+0xe4>
							curr_sys_state = sRtcMenu;
 8002db0:	4b85      	ldr	r3, [pc, #532]	@ (8002fc8 <rtc_task+0x2f4>)
 8002db2:	2203      	movs	r2, #3
 8002db4:	701a      	strb	r2, [r3, #0]
					break;
 8002db6:	e1b4      	b.n	8003122 <rtc_task+0x44e>
						else if (!strcmp((char*)msg->payload, "Main")) {	// Back to main menu
 8002db8:	697b      	ldr	r3, [r7, #20]
 8002dba:	498c      	ldr	r1, [pc, #560]	@ (8002fec <rtc_task+0x318>)
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	f7fd fa51 	bl	8000264 <strcmp>
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d10a      	bne.n	8002dde <rtc_task+0x10a>
							curr_sys_state = sMainMenu;
 8002dc8:	4b7f      	ldr	r3, [pc, #508]	@ (8002fc8 <rtc_task+0x2f4>)
 8002dca:	2200      	movs	r2, #0
 8002dcc:	701a      	strb	r2, [r3, #0]
							xSemaphoreGive(ledOffSemaphore);
 8002dce:	4b88      	ldr	r3, [pc, #544]	@ (8002ff0 <rtc_task+0x31c>)
 8002dd0:	6818      	ldr	r0, [r3, #0]
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	2100      	movs	r1, #0
 8002dd8:	f006 fbea 	bl	80095b0 <xQueueGenericSend>
					break;
 8002ddc:	e1a1      	b.n	8003122 <rtc_task+0x44e>
							curr_sys_state = sMainMenu;
 8002dde:	4b7a      	ldr	r3, [pc, #488]	@ (8002fc8 <rtc_task+0x2f4>)
 8002de0:	2200      	movs	r2, #0
 8002de2:	701a      	strb	r2, [r3, #0]
							xQueueSend(q_print, &msg_inv_rtc, portMAX_DELAY);
 8002de4:	4b79      	ldr	r3, [pc, #484]	@ (8002fcc <rtc_task+0x2f8>)
 8002de6:	6818      	ldr	r0, [r3, #0]
 8002de8:	2300      	movs	r3, #0
 8002dea:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002dee:	4981      	ldr	r1, [pc, #516]	@ (8002ff4 <rtc_task+0x320>)
 8002df0:	f006 fbde 	bl	80095b0 <xQueueGenericSend>
							xSemaphoreGive(ledOffSemaphore);
 8002df4:	4b7e      	ldr	r3, [pc, #504]	@ (8002ff0 <rtc_task+0x31c>)
 8002df6:	6818      	ldr	r0, [r3, #0]
 8002df8:	2300      	movs	r3, #0
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	2100      	movs	r1, #0
 8002dfe:	f006 fbd7 	bl	80095b0 <xQueueGenericSend>
					break;
 8002e02:	e18e      	b.n	8003122 <rtc_task+0x44e>
						curr_sys_state = sMainMenu;
 8002e04:	4b70      	ldr	r3, [pc, #448]	@ (8002fc8 <rtc_task+0x2f4>)
 8002e06:	2200      	movs	r2, #0
 8002e08:	701a      	strb	r2, [r3, #0]
						xQueueSend(q_print, &msg_inv_rtc, portMAX_DELAY);
 8002e0a:	4b70      	ldr	r3, [pc, #448]	@ (8002fcc <rtc_task+0x2f8>)
 8002e0c:	6818      	ldr	r0, [r3, #0]
 8002e0e:	2300      	movs	r3, #0
 8002e10:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002e14:	4977      	ldr	r1, [pc, #476]	@ (8002ff4 <rtc_task+0x320>)
 8002e16:	f006 fbcb 	bl	80095b0 <xQueueGenericSend>
					break;
 8002e1a:	e182      	b.n	8003122 <rtc_task+0x44e>
				/***** RTC date configuration state *****/
				case sRtcDateConfig:
					// Wait for the user to select their desired RTC configuration option
					xTaskNotifyWait(0, 0, &msg_addr, portMAX_DELAY);
 8002e1c:	f107 0308 	add.w	r3, r7, #8
 8002e20:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002e24:	9200      	str	r2, [sp, #0]
 8002e26:	2200      	movs	r2, #0
 8002e28:	2100      	movs	r1, #0
 8002e2a:	2000      	movs	r0, #0
 8002e2c:	f008 fac4 	bl	800b3b8 <xTaskGenericNotifyWait>
					msg = (message_t*)msg_addr;
 8002e30:	68bb      	ldr	r3, [r7, #8]
 8002e32:	617b      	str	r3, [r7, #20]

					// Configure month, date, year, or day of week accordingly
					switch(curr_rtc_state) {
 8002e34:	4b70      	ldr	r3, [pc, #448]	@ (8002ff8 <rtc_task+0x324>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	2b03      	cmp	r3, #3
 8002e3a:	f200 816f 	bhi.w	800311c <rtc_task+0x448>
 8002e3e:	a201      	add	r2, pc, #4	@ (adr r2, 8002e44 <rtc_task+0x170>)
 8002e40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e44:	08002e55 	.word	0x08002e55
 8002e48:	08002e85 	.word	0x08002e85
 8002e4c:	08002eb5 	.word	0x08002eb5
 8002e50:	08002ee5 	.word	0x08002ee5
						case MONTH_CONFIG:									// Month config
							uint8_t m = getnumber(msg->payload, msg->len);
 8002e54:	697a      	ldr	r2, [r7, #20]
 8002e56:	697b      	ldr	r3, [r7, #20]
 8002e58:	68db      	ldr	r3, [r3, #12]
 8002e5a:	4619      	mov	r1, r3
 8002e5c:	4610      	mov	r0, r2
 8002e5e:	f000 f985 	bl	800316c <getnumber>
 8002e62:	4603      	mov	r3, r0
 8002e64:	733b      	strb	r3, [r7, #12]
							date.Month = m;
 8002e66:	4a65      	ldr	r2, [pc, #404]	@ (8002ffc <rtc_task+0x328>)
 8002e68:	7b3b      	ldrb	r3, [r7, #12]
 8002e6a:	7053      	strb	r3, [r2, #1]
							curr_rtc_state = DATE_CONFIG;
 8002e6c:	4b62      	ldr	r3, [pc, #392]	@ (8002ff8 <rtc_task+0x324>)
 8002e6e:	2201      	movs	r2, #1
 8002e70:	601a      	str	r2, [r3, #0]
							xQueueSend(q_print, &msg_rtc_dd, portMAX_DELAY);
 8002e72:	4b56      	ldr	r3, [pc, #344]	@ (8002fcc <rtc_task+0x2f8>)
 8002e74:	6818      	ldr	r0, [r3, #0]
 8002e76:	2300      	movs	r3, #0
 8002e78:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002e7c:	4960      	ldr	r1, [pc, #384]	@ (8003000 <rtc_task+0x32c>)
 8002e7e:	f006 fb97 	bl	80095b0 <xQueueGenericSend>
							break;
 8002e82:	e06b      	b.n	8002f5c <rtc_task+0x288>
						case DATE_CONFIG:									// Date config
							uint8_t d = getnumber(msg->payload, msg->len);
 8002e84:	697a      	ldr	r2, [r7, #20]
 8002e86:	697b      	ldr	r3, [r7, #20]
 8002e88:	68db      	ldr	r3, [r3, #12]
 8002e8a:	4619      	mov	r1, r3
 8002e8c:	4610      	mov	r0, r2
 8002e8e:	f000 f96d 	bl	800316c <getnumber>
 8002e92:	4603      	mov	r3, r0
 8002e94:	737b      	strb	r3, [r7, #13]
							date.Date = d;
 8002e96:	4a59      	ldr	r2, [pc, #356]	@ (8002ffc <rtc_task+0x328>)
 8002e98:	7b7b      	ldrb	r3, [r7, #13]
 8002e9a:	7093      	strb	r3, [r2, #2]
							curr_rtc_state = YEAR_CONFIG;
 8002e9c:	4b56      	ldr	r3, [pc, #344]	@ (8002ff8 <rtc_task+0x324>)
 8002e9e:	2202      	movs	r2, #2
 8002ea0:	601a      	str	r2, [r3, #0]
							xQueueSend(q_print, &msg_rtc_yr, portMAX_DELAY);
 8002ea2:	4b4a      	ldr	r3, [pc, #296]	@ (8002fcc <rtc_task+0x2f8>)
 8002ea4:	6818      	ldr	r0, [r3, #0]
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002eac:	4955      	ldr	r1, [pc, #340]	@ (8003004 <rtc_task+0x330>)
 8002eae:	f006 fb7f 	bl	80095b0 <xQueueGenericSend>
							break;
 8002eb2:	e053      	b.n	8002f5c <rtc_task+0x288>
						case YEAR_CONFIG:									// Year config
							uint8_t y = getnumber(msg->payload, msg->len);
 8002eb4:	697a      	ldr	r2, [r7, #20]
 8002eb6:	697b      	ldr	r3, [r7, #20]
 8002eb8:	68db      	ldr	r3, [r3, #12]
 8002eba:	4619      	mov	r1, r3
 8002ebc:	4610      	mov	r0, r2
 8002ebe:	f000 f955 	bl	800316c <getnumber>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	73bb      	strb	r3, [r7, #14]
							date.Year = y;
 8002ec6:	4a4d      	ldr	r2, [pc, #308]	@ (8002ffc <rtc_task+0x328>)
 8002ec8:	7bbb      	ldrb	r3, [r7, #14]
 8002eca:	70d3      	strb	r3, [r2, #3]
							curr_rtc_state = DAY_CONFIG;
 8002ecc:	4b4a      	ldr	r3, [pc, #296]	@ (8002ff8 <rtc_task+0x324>)
 8002ece:	2203      	movs	r2, #3
 8002ed0:	601a      	str	r2, [r3, #0]
							xQueueSend(q_print, &msg_rtc_dow, portMAX_DELAY);
 8002ed2:	4b3e      	ldr	r3, [pc, #248]	@ (8002fcc <rtc_task+0x2f8>)
 8002ed4:	6818      	ldr	r0, [r3, #0]
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002edc:	494a      	ldr	r1, [pc, #296]	@ (8003008 <rtc_task+0x334>)
 8002ede:	f006 fb67 	bl	80095b0 <xQueueGenericSend>
							break;
 8002ee2:	e03b      	b.n	8002f5c <rtc_task+0x288>
						case DAY_CONFIG:									// Day of week config
							uint8_t day = getnumber(msg->payload, msg->len);
 8002ee4:	697a      	ldr	r2, [r7, #20]
 8002ee6:	697b      	ldr	r3, [r7, #20]
 8002ee8:	68db      	ldr	r3, [r3, #12]
 8002eea:	4619      	mov	r1, r3
 8002eec:	4610      	mov	r0, r2
 8002eee:	f000 f93d 	bl	800316c <getnumber>
 8002ef2:	4603      	mov	r3, r0
 8002ef4:	73fb      	strb	r3, [r7, #15]
							date.WeekDay = day;
 8002ef6:	4a41      	ldr	r2, [pc, #260]	@ (8002ffc <rtc_task+0x328>)
 8002ef8:	7bfb      	ldrb	r3, [r7, #15]
 8002efa:	7013      	strb	r3, [r2, #0]

							// Check that the user entered a valid date entry, configure date
							if(!validate_rtc_information(NULL, &date)) {
 8002efc:	493f      	ldr	r1, [pc, #252]	@ (8002ffc <rtc_task+0x328>)
 8002efe:	2000      	movs	r0, #0
 8002f00:	f000 f955 	bl	80031ae <validate_rtc_information>
 8002f04:	4603      	mov	r3, r0
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d112      	bne.n	8002f30 <rtc_task+0x25c>
								rtc_configure_date(&date); // Configure date
 8002f0a:	483c      	ldr	r0, [pc, #240]	@ (8002ffc <rtc_task+0x328>)
 8002f0c:	f000 f99c 	bl	8003248 <rtc_configure_date>
								xQueueSend(q_print, &msg_conf, portMAX_DELAY); // Send confirmation to print queue
 8002f10:	4b2e      	ldr	r3, [pc, #184]	@ (8002fcc <rtc_task+0x2f8>)
 8002f12:	6818      	ldr	r0, [r3, #0]
 8002f14:	2300      	movs	r3, #0
 8002f16:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002f1a:	493c      	ldr	r1, [pc, #240]	@ (800300c <rtc_task+0x338>)
 8002f1c:	f006 fb48 	bl	80095b0 <xQueueGenericSend>
								xSemaphoreGive(rtcSemaphore); // Give rtcSemaphore for led_task to light LED
 8002f20:	4b3b      	ldr	r3, [pc, #236]	@ (8003010 <rtc_task+0x33c>)
 8002f22:	6818      	ldr	r0, [r3, #0]
 8002f24:	2300      	movs	r3, #0
 8002f26:	2200      	movs	r2, #0
 8002f28:	2100      	movs	r1, #0
 8002f2a:	f006 fb41 	bl	80095b0 <xQueueGenericSend>
 8002f2e:	e00e      	b.n	8002f4e <rtc_task+0x27a>
							}
							else {
								xQueueSend(q_print, &msg_inv_rtc, portMAX_DELAY);
 8002f30:	4b26      	ldr	r3, [pc, #152]	@ (8002fcc <rtc_task+0x2f8>)
 8002f32:	6818      	ldr	r0, [r3, #0]
 8002f34:	2300      	movs	r3, #0
 8002f36:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002f3a:	492e      	ldr	r1, [pc, #184]	@ (8002ff4 <rtc_task+0x320>)
 8002f3c:	f006 fb38 	bl	80095b0 <xQueueGenericSend>
								// Give semaphore for led_task to turn LEDs off
								xSemaphoreGive(ledOffSemaphore);
 8002f40:	4b2b      	ldr	r3, [pc, #172]	@ (8002ff0 <rtc_task+0x31c>)
 8002f42:	6818      	ldr	r0, [r3, #0]
 8002f44:	2300      	movs	r3, #0
 8002f46:	2200      	movs	r2, #0
 8002f48:	2100      	movs	r1, #0
 8002f4a:	f006 fb31 	bl	80095b0 <xQueueGenericSend>
							}

							// Update system state, send control back to RTC menu
							curr_sys_state = sRtcMenu;
 8002f4e:	4b1e      	ldr	r3, [pc, #120]	@ (8002fc8 <rtc_task+0x2f4>)
 8002f50:	2203      	movs	r2, #3
 8002f52:	701a      	strb	r2, [r3, #0]
							curr_rtc_state = 0;
 8002f54:	4b28      	ldr	r3, [pc, #160]	@ (8002ff8 <rtc_task+0x324>)
 8002f56:	2200      	movs	r2, #0
 8002f58:	601a      	str	r2, [r3, #0]
							break;
 8002f5a:	bf00      	nop
					}
					break;
 8002f5c:	e0de      	b.n	800311c <rtc_task+0x448>
				/***** RTC time configuration state *****/
				case sRtcTimeConfig:
					// Wait for the user to select their desired RTC configuration option
					xTaskNotifyWait(0, 0, &msg_addr, portMAX_DELAY);
 8002f5e:	f107 0308 	add.w	r3, r7, #8
 8002f62:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002f66:	9200      	str	r2, [sp, #0]
 8002f68:	2200      	movs	r2, #0
 8002f6a:	2100      	movs	r1, #0
 8002f6c:	2000      	movs	r0, #0
 8002f6e:	f008 fa23 	bl	800b3b8 <xTaskGenericNotifyWait>
					msg = (message_t*)msg_addr;
 8002f72:	68bb      	ldr	r3, [r7, #8]
 8002f74:	617b      	str	r3, [r7, #20]

					// Configure hours, minutes, or seconds accordingly
					switch(curr_rtc_state) {
 8002f76:	4b20      	ldr	r3, [pc, #128]	@ (8002ff8 <rtc_task+0x324>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	2b03      	cmp	r3, #3
 8002f7c:	f200 80d0 	bhi.w	8003120 <rtc_task+0x44c>
 8002f80:	a201      	add	r2, pc, #4	@ (adr r2, 8002f88 <rtc_task+0x2b4>)
 8002f82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f86:	bf00      	nop
 8002f88:	08002f99 	.word	0x08002f99
 8002f8c:	0800301d 	.word	0x0800301d
 8002f90:	0800304d 	.word	0x0800304d
 8002f94:	0800307d 	.word	0x0800307d
						case HH_CONFIG:
							uint8_t hour = getnumber(msg->payload, msg->len);
 8002f98:	697a      	ldr	r2, [r7, #20]
 8002f9a:	697b      	ldr	r3, [r7, #20]
 8002f9c:	68db      	ldr	r3, [r3, #12]
 8002f9e:	4619      	mov	r1, r3
 8002fa0:	4610      	mov	r0, r2
 8002fa2:	f000 f8e3 	bl	800316c <getnumber>
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	743b      	strb	r3, [r7, #16]
							time.Hours = hour;
 8002faa:	4a1a      	ldr	r2, [pc, #104]	@ (8003014 <rtc_task+0x340>)
 8002fac:	7c3b      	ldrb	r3, [r7, #16]
 8002fae:	7013      	strb	r3, [r2, #0]
							curr_rtc_state = MM_CONFIG;
 8002fb0:	4b11      	ldr	r3, [pc, #68]	@ (8002ff8 <rtc_task+0x324>)
 8002fb2:	2201      	movs	r2, #1
 8002fb4:	601a      	str	r2, [r3, #0]
							xQueueSend(q_print, &msg_rtc_mm, portMAX_DELAY);
 8002fb6:	4b05      	ldr	r3, [pc, #20]	@ (8002fcc <rtc_task+0x2f8>)
 8002fb8:	6818      	ldr	r0, [r3, #0]
 8002fba:	2300      	movs	r3, #0
 8002fbc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002fc0:	4915      	ldr	r1, [pc, #84]	@ (8003018 <rtc_task+0x344>)
 8002fc2:	f006 faf5 	bl	80095b0 <xQueueGenericSend>
							break;
 8002fc6:	e095      	b.n	80030f4 <rtc_task+0x420>
 8002fc8:	20001799 	.word	0x20001799
 8002fcc:	20001770 	.word	0x20001770
 8002fd0:	200000bc 	.word	0x200000bc
 8002fd4:	200000c0 	.word	0x200000c0
 8002fd8:	080136f4 	.word	0x080136f4
 8002fdc:	200000ac 	.word	0x200000ac
 8002fe0:	080136fc 	.word	0x080136fc
 8002fe4:	2000009c 	.word	0x2000009c
 8002fe8:	08013704 	.word	0x08013704
 8002fec:	0801370c 	.word	0x0801370c
 8002ff0:	20001794 	.word	0x20001794
 8002ff4:	20000094 	.word	0x20000094
 8002ff8:	20001550 	.word	0x20001550
 8002ffc:	20001568 	.word	0x20001568
 8003000:	200000b0 	.word	0x200000b0
 8003004:	200000b4 	.word	0x200000b4
 8003008:	200000b8 	.word	0x200000b8
 800300c:	20000098 	.word	0x20000098
 8003010:	20001790 	.word	0x20001790
 8003014:	20001554 	.word	0x20001554
 8003018:	200000a0 	.word	0x200000a0
						case MM_CONFIG:
							uint8_t min = getnumber(msg->payload, msg->len);
 800301c:	697a      	ldr	r2, [r7, #20]
 800301e:	697b      	ldr	r3, [r7, #20]
 8003020:	68db      	ldr	r3, [r3, #12]
 8003022:	4619      	mov	r1, r3
 8003024:	4610      	mov	r0, r2
 8003026:	f000 f8a1 	bl	800316c <getnumber>
 800302a:	4603      	mov	r3, r0
 800302c:	747b      	strb	r3, [r7, #17]
							time.Minutes = min;
 800302e:	4a44      	ldr	r2, [pc, #272]	@ (8003140 <rtc_task+0x46c>)
 8003030:	7c7b      	ldrb	r3, [r7, #17]
 8003032:	7053      	strb	r3, [r2, #1]
							curr_rtc_state = SS_CONFIG;
 8003034:	4b43      	ldr	r3, [pc, #268]	@ (8003144 <rtc_task+0x470>)
 8003036:	2202      	movs	r2, #2
 8003038:	601a      	str	r2, [r3, #0]
							xQueueSend(q_print, &msg_rtc_ss, portMAX_DELAY);
 800303a:	4b43      	ldr	r3, [pc, #268]	@ (8003148 <rtc_task+0x474>)
 800303c:	6818      	ldr	r0, [r3, #0]
 800303e:	2300      	movs	r3, #0
 8003040:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003044:	4941      	ldr	r1, [pc, #260]	@ (800314c <rtc_task+0x478>)
 8003046:	f006 fab3 	bl	80095b0 <xQueueGenericSend>
							break;
 800304a:	e053      	b.n	80030f4 <rtc_task+0x420>
						case SS_CONFIG:
							uint8_t sec = getnumber(msg->payload, msg->len);
 800304c:	697a      	ldr	r2, [r7, #20]
 800304e:	697b      	ldr	r3, [r7, #20]
 8003050:	68db      	ldr	r3, [r3, #12]
 8003052:	4619      	mov	r1, r3
 8003054:	4610      	mov	r0, r2
 8003056:	f000 f889 	bl	800316c <getnumber>
 800305a:	4603      	mov	r3, r0
 800305c:	74bb      	strb	r3, [r7, #18]
							time.Seconds = sec;
 800305e:	4a38      	ldr	r2, [pc, #224]	@ (8003140 <rtc_task+0x46c>)
 8003060:	7cbb      	ldrb	r3, [r7, #18]
 8003062:	7093      	strb	r3, [r2, #2]
							curr_rtc_state = AMPM_CONFIG;
 8003064:	4b37      	ldr	r3, [pc, #220]	@ (8003144 <rtc_task+0x470>)
 8003066:	2203      	movs	r2, #3
 8003068:	601a      	str	r2, [r3, #0]
							xQueueSend(q_print, &msg_rtc_ampm, portMAX_DELAY);
 800306a:	4b37      	ldr	r3, [pc, #220]	@ (8003148 <rtc_task+0x474>)
 800306c:	6818      	ldr	r0, [r3, #0]
 800306e:	2300      	movs	r3, #0
 8003070:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003074:	4936      	ldr	r1, [pc, #216]	@ (8003150 <rtc_task+0x47c>)
 8003076:	f006 fa9b 	bl	80095b0 <xQueueGenericSend>
							break;
 800307a:	e03b      	b.n	80030f4 <rtc_task+0x420>
						case AMPM_CONFIG:
							uint8_t opt = getnumber(msg->payload, msg->len);
 800307c:	697a      	ldr	r2, [r7, #20]
 800307e:	697b      	ldr	r3, [r7, #20]
 8003080:	68db      	ldr	r3, [r3, #12]
 8003082:	4619      	mov	r1, r3
 8003084:	4610      	mov	r0, r2
 8003086:	f000 f871 	bl	800316c <getnumber>
 800308a:	4603      	mov	r3, r0
 800308c:	74fb      	strb	r3, [r7, #19]
							time.TimeFormat = opt; // Note: 0 = RTC_HOURFORMAT12_AM, 1 = RTC_HOURFORMAT12_PM
 800308e:	4a2c      	ldr	r2, [pc, #176]	@ (8003140 <rtc_task+0x46c>)
 8003090:	7cfb      	ldrb	r3, [r7, #19]
 8003092:	70d3      	strb	r3, [r2, #3]
							
							// Check that the user entered a valid date entry, configure time
							if(!validate_rtc_information(&time, NULL)) {
 8003094:	2100      	movs	r1, #0
 8003096:	482a      	ldr	r0, [pc, #168]	@ (8003140 <rtc_task+0x46c>)
 8003098:	f000 f889 	bl	80031ae <validate_rtc_information>
 800309c:	4603      	mov	r3, r0
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d112      	bne.n	80030c8 <rtc_task+0x3f4>
								rtc_configure_time(&time); // Configure time
 80030a2:	4827      	ldr	r0, [pc, #156]	@ (8003140 <rtc_task+0x46c>)
 80030a4:	f000 f8ba 	bl	800321c <rtc_configure_time>
								xQueueSend(q_print, &msg_conf, portMAX_DELAY); // Send confirmation to print queue
 80030a8:	4b27      	ldr	r3, [pc, #156]	@ (8003148 <rtc_task+0x474>)
 80030aa:	6818      	ldr	r0, [r3, #0]
 80030ac:	2300      	movs	r3, #0
 80030ae:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80030b2:	4928      	ldr	r1, [pc, #160]	@ (8003154 <rtc_task+0x480>)
 80030b4:	f006 fa7c 	bl	80095b0 <xQueueGenericSend>
								xSemaphoreGive(rtcSemaphore); // Give rtcSemaphore for led_task to light LED
 80030b8:	4b27      	ldr	r3, [pc, #156]	@ (8003158 <rtc_task+0x484>)
 80030ba:	6818      	ldr	r0, [r3, #0]
 80030bc:	2300      	movs	r3, #0
 80030be:	2200      	movs	r2, #0
 80030c0:	2100      	movs	r1, #0
 80030c2:	f006 fa75 	bl	80095b0 <xQueueGenericSend>
 80030c6:	e00e      	b.n	80030e6 <rtc_task+0x412>
							}
							else {
								xQueueSend(q_print, &msg_inv_rtc, portMAX_DELAY);
 80030c8:	4b1f      	ldr	r3, [pc, #124]	@ (8003148 <rtc_task+0x474>)
 80030ca:	6818      	ldr	r0, [r3, #0]
 80030cc:	2300      	movs	r3, #0
 80030ce:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80030d2:	4922      	ldr	r1, [pc, #136]	@ (800315c <rtc_task+0x488>)
 80030d4:	f006 fa6c 	bl	80095b0 <xQueueGenericSend>
								// Give semaphore for led_task to turn LEDs off
								xSemaphoreGive(ledOffSemaphore);
 80030d8:	4b21      	ldr	r3, [pc, #132]	@ (8003160 <rtc_task+0x48c>)
 80030da:	6818      	ldr	r0, [r3, #0]
 80030dc:	2300      	movs	r3, #0
 80030de:	2200      	movs	r2, #0
 80030e0:	2100      	movs	r1, #0
 80030e2:	f006 fa65 	bl	80095b0 <xQueueGenericSend>
							}
							// Update system state, send control back to RTC menu
							curr_sys_state = sRtcMenu;
 80030e6:	4b1f      	ldr	r3, [pc, #124]	@ (8003164 <rtc_task+0x490>)
 80030e8:	2203      	movs	r2, #3
 80030ea:	701a      	strb	r2, [r3, #0]
							curr_rtc_state = 0;
 80030ec:	4b15      	ldr	r3, [pc, #84]	@ (8003144 <rtc_task+0x470>)
 80030ee:	2200      	movs	r2, #0
 80030f0:	601a      	str	r2, [r3, #0]
							break;
 80030f2:	bf00      	nop
					}
					break;
 80030f4:	e014      	b.n	8003120 <rtc_task+0x44c>
				default:
					// Return control to the main menu task
					curr_sys_state = sMainMenu;
 80030f6:	4b1b      	ldr	r3, [pc, #108]	@ (8003164 <rtc_task+0x490>)
 80030f8:	2200      	movs	r2, #0
 80030fa:	701a      	strb	r2, [r3, #0]
					xQueueSend(q_print, &msg_inv_rtc, portMAX_DELAY);
 80030fc:	4b12      	ldr	r3, [pc, #72]	@ (8003148 <rtc_task+0x474>)
 80030fe:	6818      	ldr	r0, [r3, #0]
 8003100:	2300      	movs	r3, #0
 8003102:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003106:	4915      	ldr	r1, [pc, #84]	@ (800315c <rtc_task+0x488>)
 8003108:	f006 fa52 	bl	80095b0 <xQueueGenericSend>
					// Give semaphore for led_task to turn LEDs off
					xSemaphoreGive(ledOffSemaphore);
 800310c:	4b14      	ldr	r3, [pc, #80]	@ (8003160 <rtc_task+0x48c>)
 800310e:	6818      	ldr	r0, [r3, #0]
 8003110:	2300      	movs	r3, #0
 8003112:	2200      	movs	r2, #0
 8003114:	2100      	movs	r1, #0
 8003116:	f006 fa4b 	bl	80095b0 <xQueueGenericSend>
					break;
 800311a:	e002      	b.n	8003122 <rtc_task+0x44e>
					break;
 800311c:	bf00      	nop
 800311e:	e000      	b.n	8003122 <rtc_task+0x44e>
					break;
 8003120:	bf00      	nop
		while(curr_sys_state != sMainMenu) {
 8003122:	4b10      	ldr	r3, [pc, #64]	@ (8003164 <rtc_task+0x490>)
 8003124:	781b      	ldrb	r3, [r3, #0]
 8003126:	2b00      	cmp	r3, #0
 8003128:	f47f ade2 	bne.w	8002cf0 <rtc_task+0x1c>
			}

		} // while end

		// Notify the main menu task
		xTaskNotify(handle_main_menu_task, 0, eNoAction);
 800312c:	4b0e      	ldr	r3, [pc, #56]	@ (8003168 <rtc_task+0x494>)
 800312e:	6818      	ldr	r0, [r3, #0]
 8003130:	2300      	movs	r3, #0
 8003132:	9300      	str	r3, [sp, #0]
 8003134:	2300      	movs	r3, #0
 8003136:	2200      	movs	r2, #0
 8003138:	2100      	movs	r1, #0
 800313a:	f008 f9c7 	bl	800b4cc <xTaskGenericNotify>
		xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 800313e:	e5cd      	b.n	8002cdc <rtc_task+0x8>
 8003140:	20001554 	.word	0x20001554
 8003144:	20001550 	.word	0x20001550
 8003148:	20001770 	.word	0x20001770
 800314c:	200000a4 	.word	0x200000a4
 8003150:	200000a8 	.word	0x200000a8
 8003154:	20000098 	.word	0x20000098
 8003158:	20001790 	.word	0x20001790
 800315c:	20000094 	.word	0x20000094
 8003160:	20001794 	.word	0x20001794
 8003164:	20001799 	.word	0x20001799
 8003168:	20001754 	.word	0x20001754

0800316c <getnumber>:
 * @note This function assumes only one or two digits in the ASCII number. If there are more than	   *
 *       two digits, it will only convert the first two to a number.								   *
  ******************************************************************************************************/

uint8_t getnumber(uint8_t *p, int len)
{
 800316c:	b480      	push	{r7}
 800316e:	b083      	sub	sp, #12
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
 8003174:	6039      	str	r1, [r7, #0]
	return (len > 1) ? ( ((p[0]-48) * 10) + (p[1]-48) ) : (p[0]-48);
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	2b01      	cmp	r3, #1
 800317a:	dd0e      	ble.n	800319a <getnumber+0x2e>
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	781b      	ldrb	r3, [r3, #0]
 8003180:	461a      	mov	r2, r3
 8003182:	0092      	lsls	r2, r2, #2
 8003184:	4413      	add	r3, r2
 8003186:	005b      	lsls	r3, r3, #1
 8003188:	b2da      	uxtb	r2, r3
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	3301      	adds	r3, #1
 800318e:	781b      	ldrb	r3, [r3, #0]
 8003190:	4413      	add	r3, r2
 8003192:	b2db      	uxtb	r3, r3
 8003194:	3b10      	subs	r3, #16
 8003196:	b2db      	uxtb	r3, r3
 8003198:	e003      	b.n	80031a2 <getnumber+0x36>
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	781b      	ldrb	r3, [r3, #0]
 800319e:	3b30      	subs	r3, #48	@ 0x30
 80031a0:	b2db      	uxtb	r3, r3
}
 80031a2:	4618      	mov	r0, r3
 80031a4:	370c      	adds	r7, #12
 80031a6:	46bd      	mov	sp, r7
 80031a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ac:	4770      	bx	lr

080031ae <validate_rtc_information>:
 *       - Year should be in the range 0-99 (assumption is 21st century).							   *
 *       - Month should be in the range 1-12.														   *
  ******************************************************************************************************/

int validate_rtc_information(RTC_TimeTypeDef *time, RTC_DateTypeDef *date)
{
 80031ae:	b480      	push	{r7}
 80031b0:	b083      	sub	sp, #12
 80031b2:	af00      	add	r7, sp, #0
 80031b4:	6078      	str	r0, [r7, #4]
 80031b6:	6039      	str	r1, [r7, #0]
	if(time) {
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d011      	beq.n	80031e2 <validate_rtc_information+0x34>
		if( (time->Hours > 12) || (time->Minutes > 59) || (time->Seconds > 59) || (time->TimeFormat > 1) )
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	781b      	ldrb	r3, [r3, #0]
 80031c2:	2b0c      	cmp	r3, #12
 80031c4:	d80b      	bhi.n	80031de <validate_rtc_information+0x30>
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	785b      	ldrb	r3, [r3, #1]
 80031ca:	2b3b      	cmp	r3, #59	@ 0x3b
 80031cc:	d807      	bhi.n	80031de <validate_rtc_information+0x30>
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	789b      	ldrb	r3, [r3, #2]
 80031d2:	2b3b      	cmp	r3, #59	@ 0x3b
 80031d4:	d803      	bhi.n	80031de <validate_rtc_information+0x30>
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	78db      	ldrb	r3, [r3, #3]
 80031da:	2b01      	cmp	r3, #1
 80031dc:	d901      	bls.n	80031e2 <validate_rtc_information+0x34>
			return 1;
 80031de:	2301      	movs	r3, #1
 80031e0:	e015      	b.n	800320e <validate_rtc_information+0x60>
	}
	if(date) {
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d011      	beq.n	800320c <validate_rtc_information+0x5e>
		if( (date->Date > 31) || (date->WeekDay > 7) || (date->Year > 99) || (date->Month > 12) )
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	789b      	ldrb	r3, [r3, #2]
 80031ec:	2b1f      	cmp	r3, #31
 80031ee:	d80b      	bhi.n	8003208 <validate_rtc_information+0x5a>
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	781b      	ldrb	r3, [r3, #0]
 80031f4:	2b07      	cmp	r3, #7
 80031f6:	d807      	bhi.n	8003208 <validate_rtc_information+0x5a>
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	78db      	ldrb	r3, [r3, #3]
 80031fc:	2b63      	cmp	r3, #99	@ 0x63
 80031fe:	d803      	bhi.n	8003208 <validate_rtc_information+0x5a>
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	785b      	ldrb	r3, [r3, #1]
 8003204:	2b0c      	cmp	r3, #12
 8003206:	d901      	bls.n	800320c <validate_rtc_information+0x5e>
			return 1;
 8003208:	2301      	movs	r3, #1
 800320a:	e000      	b.n	800320e <validate_rtc_information+0x60>
	}

	return 0;
 800320c:	2300      	movs	r3, #0
}
 800320e:	4618      	mov	r0, r3
 8003210:	370c      	adds	r7, #12
 8003212:	46bd      	mov	sp, r7
 8003214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003218:	4770      	bx	lr
	...

0800321c <rtc_configure_time>:
 * @note The DayLightSaving defaults to RTC_DAYLIGHTSAVING_NONE (disable daylight saving).			   *
 * @note The StoreOperation defaults to RTC_STOREOPERATION_RESET.									   *														   *
  ******************************************************************************************************/

void rtc_configure_time(RTC_TimeTypeDef *time)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b082      	sub	sp, #8
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
	time->DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2200      	movs	r2, #0
 8003228:	60da      	str	r2, [r3, #12]
	time->StoreOperation = RTC_STOREOPERATION_RESET;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	2200      	movs	r2, #0
 800322e:	611a      	str	r2, [r3, #16]

	HAL_RTC_SetTime(&hrtc, time, RTC_FORMAT_BIN);
 8003230:	2200      	movs	r2, #0
 8003232:	6879      	ldr	r1, [r7, #4]
 8003234:	4803      	ldr	r0, [pc, #12]	@ (8003244 <rtc_configure_time+0x28>)
 8003236:	f002 fd4c 	bl	8005cd2 <HAL_RTC_SetTime>
}
 800323a:	bf00      	nop
 800323c:	3708      	adds	r7, #8
 800323e:	46bd      	mov	sp, r7
 8003240:	bd80      	pop	{r7, pc}
 8003242:	bf00      	nop
 8003244:	200015bc 	.word	0x200015bc

08003248 <rtc_configure_date>:
 * 																									   *
 * @note This function uses the HAL library to set the RTC date in binary format (RTC_FORMAT_BIN). 	   *
  ******************************************************************************************************/

void rtc_configure_date(RTC_DateTypeDef *date)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b082      	sub	sp, #8
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
	HAL_RTC_SetDate(&hrtc, date, RTC_FORMAT_BIN);
 8003250:	2200      	movs	r2, #0
 8003252:	6879      	ldr	r1, [r7, #4]
 8003254:	4803      	ldr	r0, [pc, #12]	@ (8003264 <rtc_configure_date+0x1c>)
 8003256:	f002 fe34 	bl	8005ec2 <HAL_RTC_SetDate>
}
 800325a:	bf00      	nop
 800325c:	3708      	adds	r7, #8
 800325e:	46bd      	mov	sp, r7
 8003260:	bd80      	pop	{r7, pc}
 8003262:	bf00      	nop
 8003264:	200015bc 	.word	0x200015bc

08003268 <show_time_date>:
 * 		 format "day, month-date-year". 															   *
 * @note The function assumes the presence of a queue `q_print` to send the formatted strings.		   *
  ******************************************************************************************************/

void show_time_date(void)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b08c      	sub	sp, #48	@ 0x30
 800326c:	af04      	add	r7, sp, #16
	RTC_TimeTypeDef rtc_time;

	static char *time = showtime;
	static char *date = showdate;

	memset(&rtc_date, 0, sizeof(rtc_date));
 800326e:	f107 0314 	add.w	r3, r7, #20
 8003272:	2204      	movs	r2, #4
 8003274:	2100      	movs	r1, #0
 8003276:	4618      	mov	r0, r3
 8003278:	f00c fb37 	bl	800f8ea <memset>
	memset(&rtc_time, 0, sizeof(rtc_time));
 800327c:	463b      	mov	r3, r7
 800327e:	2214      	movs	r2, #20
 8003280:	2100      	movs	r1, #0
 8003282:	4618      	mov	r0, r3
 8003284:	f00c fb31 	bl	800f8ea <memset>

	// Get the RTC current time
	HAL_RTC_GetTime(&hrtc, &rtc_time, RTC_FORMAT_BIN);
 8003288:	463b      	mov	r3, r7
 800328a:	2200      	movs	r2, #0
 800328c:	4619      	mov	r1, r3
 800328e:	4837      	ldr	r0, [pc, #220]	@ (800336c <show_time_date+0x104>)
 8003290:	f002 fdb9 	bl	8005e06 <HAL_RTC_GetTime>

	// Get the RTC current date
	HAL_RTC_GetDate(&hrtc, &rtc_date, RTC_FORMAT_BIN);
 8003294:	f107 0314 	add.w	r3, r7, #20
 8003298:	2200      	movs	r2, #0
 800329a:	4619      	mov	r1, r3
 800329c:	4833      	ldr	r0, [pc, #204]	@ (800336c <show_time_date+0x104>)
 800329e:	f002 fe94 	bl	8005fca <HAL_RTC_GetDate>

	// Get AM / PM
	char *format;
	format = (rtc_time.TimeFormat == RTC_HOURFORMAT12_AM) ? "AM" : "PM";
 80032a2:	78fb      	ldrb	r3, [r7, #3]
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d101      	bne.n	80032ac <show_time_date+0x44>
 80032a8:	4b31      	ldr	r3, [pc, #196]	@ (8003370 <show_time_date+0x108>)
 80032aa:	e000      	b.n	80032ae <show_time_date+0x46>
 80032ac:	4b31      	ldr	r3, [pc, #196]	@ (8003374 <show_time_date+0x10c>)
 80032ae:	61bb      	str	r3, [r7, #24]

	// Display time format: hh:mm:ss [AM/PM]
	sprintf((char*)showtime, "%s:\t%02d:%02d:%02d [%s]", "\nCurrent Time & Date", rtc_time.Hours, rtc_time.Minutes, rtc_time.Seconds, format);
 80032b0:	783b      	ldrb	r3, [r7, #0]
 80032b2:	4618      	mov	r0, r3
 80032b4:	787b      	ldrb	r3, [r7, #1]
 80032b6:	461a      	mov	r2, r3
 80032b8:	78bb      	ldrb	r3, [r7, #2]
 80032ba:	4619      	mov	r1, r3
 80032bc:	69bb      	ldr	r3, [r7, #24]
 80032be:	9302      	str	r3, [sp, #8]
 80032c0:	9101      	str	r1, [sp, #4]
 80032c2:	9200      	str	r2, [sp, #0]
 80032c4:	4603      	mov	r3, r0
 80032c6:	4a2c      	ldr	r2, [pc, #176]	@ (8003378 <show_time_date+0x110>)
 80032c8:	492c      	ldr	r1, [pc, #176]	@ (800337c <show_time_date+0x114>)
 80032ca:	482d      	ldr	r0, [pc, #180]	@ (8003380 <show_time_date+0x118>)
 80032cc:	f00c fa9a 	bl	800f804 <siprintf>
	xQueueSend(q_print, &time, portMAX_DELAY);
 80032d0:	4b2c      	ldr	r3, [pc, #176]	@ (8003384 <show_time_date+0x11c>)
 80032d2:	6818      	ldr	r0, [r3, #0]
 80032d4:	2300      	movs	r3, #0
 80032d6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80032da:	492b      	ldr	r1, [pc, #172]	@ (8003388 <show_time_date+0x120>)
 80032dc:	f006 f968 	bl	80095b0 <xQueueGenericSend>

	// Convert the user input day of the week from a number to a string
	switch(rtc_date.WeekDay) {
 80032e0:	7d3b      	ldrb	r3, [r7, #20]
 80032e2:	3b01      	subs	r3, #1
 80032e4:	2b06      	cmp	r3, #6
 80032e6:	d826      	bhi.n	8003336 <show_time_date+0xce>
 80032e8:	a201      	add	r2, pc, #4	@ (adr r2, 80032f0 <show_time_date+0x88>)
 80032ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032ee:	bf00      	nop
 80032f0:	0800330d 	.word	0x0800330d
 80032f4:	08003313 	.word	0x08003313
 80032f8:	08003319 	.word	0x08003319
 80032fc:	0800331f 	.word	0x0800331f
 8003300:	08003325 	.word	0x08003325
 8003304:	0800332b 	.word	0x0800332b
 8003308:	08003331 	.word	0x08003331
		case 1:
			weekday = "Sunday";
 800330c:	4b1f      	ldr	r3, [pc, #124]	@ (800338c <show_time_date+0x124>)
 800330e:	61fb      	str	r3, [r7, #28]
			break;
 8003310:	e011      	b.n	8003336 <show_time_date+0xce>
		case 2:
			weekday = "Monday";
 8003312:	4b1f      	ldr	r3, [pc, #124]	@ (8003390 <show_time_date+0x128>)
 8003314:	61fb      	str	r3, [r7, #28]
			break;
 8003316:	e00e      	b.n	8003336 <show_time_date+0xce>
		case 3:
			weekday = "Tuesday";
 8003318:	4b1e      	ldr	r3, [pc, #120]	@ (8003394 <show_time_date+0x12c>)
 800331a:	61fb      	str	r3, [r7, #28]
			break;
 800331c:	e00b      	b.n	8003336 <show_time_date+0xce>
		case 4:
			weekday = "Wednesday";
 800331e:	4b1e      	ldr	r3, [pc, #120]	@ (8003398 <show_time_date+0x130>)
 8003320:	61fb      	str	r3, [r7, #28]
			break;
 8003322:	e008      	b.n	8003336 <show_time_date+0xce>
		case 5:
			weekday = "Thursday";
 8003324:	4b1d      	ldr	r3, [pc, #116]	@ (800339c <show_time_date+0x134>)
 8003326:	61fb      	str	r3, [r7, #28]
			break;
 8003328:	e005      	b.n	8003336 <show_time_date+0xce>
		case 6:
			weekday = "Friday";
 800332a:	4b1d      	ldr	r3, [pc, #116]	@ (80033a0 <show_time_date+0x138>)
 800332c:	61fb      	str	r3, [r7, #28]
			break;
 800332e:	e002      	b.n	8003336 <show_time_date+0xce>
		case 7:
			weekday = "Saturday";
 8003330:	4b1c      	ldr	r3, [pc, #112]	@ (80033a4 <show_time_date+0x13c>)
 8003332:	61fb      	str	r3, [r7, #28]
			break;
 8003334:	bf00      	nop
	}
	
	// Display date format: day, month-date-year
	sprintf((char*)showdate, "\t%s, %02d-%02d-%02d\n", weekday, rtc_date.Month, rtc_date.Date, rtc_date.Year + 2000);
 8003336:	7d7b      	ldrb	r3, [r7, #21]
 8003338:	4619      	mov	r1, r3
 800333a:	7dbb      	ldrb	r3, [r7, #22]
 800333c:	461a      	mov	r2, r3
 800333e:	7dfb      	ldrb	r3, [r7, #23]
 8003340:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8003344:	9301      	str	r3, [sp, #4]
 8003346:	9200      	str	r2, [sp, #0]
 8003348:	460b      	mov	r3, r1
 800334a:	69fa      	ldr	r2, [r7, #28]
 800334c:	4916      	ldr	r1, [pc, #88]	@ (80033a8 <show_time_date+0x140>)
 800334e:	4817      	ldr	r0, [pc, #92]	@ (80033ac <show_time_date+0x144>)
 8003350:	f00c fa58 	bl	800f804 <siprintf>
	xQueueSend(q_print, &date, portMAX_DELAY);
 8003354:	4b0b      	ldr	r3, [pc, #44]	@ (8003384 <show_time_date+0x11c>)
 8003356:	6818      	ldr	r0, [r3, #0]
 8003358:	2300      	movs	r3, #0
 800335a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800335e:	4914      	ldr	r1, [pc, #80]	@ (80033b0 <show_time_date+0x148>)
 8003360:	f006 f926 	bl	80095b0 <xQueueGenericSend>
}
 8003364:	bf00      	nop
 8003366:	3720      	adds	r7, #32
 8003368:	46bd      	mov	sp, r7
 800336a:	bd80      	pop	{r7, pc}
 800336c:	200015bc 	.word	0x200015bc
 8003370:	08013714 	.word	0x08013714
 8003374:	08013718 	.word	0x08013718
 8003378:	0801371c 	.word	0x0801371c
 800337c:	08013734 	.word	0x08013734
 8003380:	2000156c 	.word	0x2000156c
 8003384:	20001770 	.word	0x20001770
 8003388:	200000c4 	.word	0x200000c4
 800338c:	0801374c 	.word	0x0801374c
 8003390:	08013754 	.word	0x08013754
 8003394:	0801375c 	.word	0x0801375c
 8003398:	08013764 	.word	0x08013764
 800339c:	08013770 	.word	0x08013770
 80033a0:	0801377c 	.word	0x0801377c
 80033a4:	08013784 	.word	0x08013784
 80033a8:	08013790 	.word	0x08013790
 80033ac:	20001594 	.word	0x20001594
 80033b0:	200000c8 	.word	0x200000c8

080033b4 <main_menu_task>:
 *       command is available.                                                                         *
 * @note The main menu is displayed, and the user input is processed. Invalid inputs are handled and   *
 * an error message is sent to the print queue.                                                        *
 ******************************************************************************************************/
void main_menu_task(void *param)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b088      	sub	sp, #32
 80033b8:	af02      	add	r7, sp, #8
 80033ba:	6078      	str	r0, [r7, #4]
	int option;

	while(1) {

		// Present the main menu to the user
		xQueueSend(q_print, &msg_main_menu, portMAX_DELAY);
 80033bc:	4b3c      	ldr	r3, [pc, #240]	@ (80034b0 <main_menu_task+0xfc>)
 80033be:	6818      	ldr	r0, [r3, #0]
 80033c0:	2300      	movs	r3, #0
 80033c2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80033c6:	493b      	ldr	r1, [pc, #236]	@ (80034b4 <main_menu_task+0x100>)
 80033c8:	f006 f8f2 	bl	80095b0 <xQueueGenericSend>

		// Wait for user to select a menu option
		xTaskNotifyWait(0, 0, &msg_addr, portMAX_DELAY);
 80033cc:	f107 030c 	add.w	r3, r7, #12
 80033d0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80033d4:	9200      	str	r2, [sp, #0]
 80033d6:	2200      	movs	r2, #0
 80033d8:	2100      	movs	r1, #0
 80033da:	2000      	movs	r0, #0
 80033dc:	f007 ffec 	bl	800b3b8 <xTaskGenericNotifyWait>
		msg = (message_t*)msg_addr;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	617b      	str	r3, [r7, #20]

		if(msg->len == 1) {
 80033e4:	697b      	ldr	r3, [r7, #20]
 80033e6:	68db      	ldr	r3, [r3, #12]
 80033e8:	2b01      	cmp	r3, #1
 80033ea:	d14e      	bne.n	800348a <main_menu_task+0xd6>
			// Get user option, convert from ASCII to number
			option = msg->payload[0] - 48;
 80033ec:	697b      	ldr	r3, [r7, #20]
 80033ee:	781b      	ldrb	r3, [r3, #0]
 80033f0:	3b30      	subs	r3, #48	@ 0x30
 80033f2:	613b      	str	r3, [r7, #16]
			switch(option) {
 80033f4:	693b      	ldr	r3, [r7, #16]
 80033f6:	2b03      	cmp	r3, #3
 80033f8:	d83e      	bhi.n	8003478 <main_menu_task+0xc4>
 80033fa:	a201      	add	r2, pc, #4	@ (adr r2, 8003400 <main_menu_task+0x4c>)
 80033fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003400:	08003411 	.word	0x08003411
 8003404:	0800342b 	.word	0x0800342b
 8003408:	08003445 	.word	0x08003445
 800340c:	0800345f 	.word	0x0800345f
				case 0:
					// User selection: LED menu
					curr_sys_state = sLedMenu;
 8003410:	4b29      	ldr	r3, [pc, #164]	@ (80034b8 <main_menu_task+0x104>)
 8003412:	2201      	movs	r2, #1
 8003414:	701a      	strb	r2, [r3, #0]
					xTaskNotify(handle_led_task, 0, eNoAction);
 8003416:	4b29      	ldr	r3, [pc, #164]	@ (80034bc <main_menu_task+0x108>)
 8003418:	6818      	ldr	r0, [r3, #0]
 800341a:	2300      	movs	r3, #0
 800341c:	9300      	str	r3, [sp, #0]
 800341e:	2300      	movs	r3, #0
 8003420:	2200      	movs	r2, #0
 8003422:	2100      	movs	r1, #0
 8003424:	f008 f852 	bl	800b4cc <xTaskGenericNotify>
					break;
 8003428:	e038      	b.n	800349c <main_menu_task+0xe8>
				case 1:
					curr_sys_state = sRtcMenu;
 800342a:	4b23      	ldr	r3, [pc, #140]	@ (80034b8 <main_menu_task+0x104>)
 800342c:	2203      	movs	r2, #3
 800342e:	701a      	strb	r2, [r3, #0]
					xTaskNotify(handle_rtc_task, 0, eNoAction);
 8003430:	4b23      	ldr	r3, [pc, #140]	@ (80034c0 <main_menu_task+0x10c>)
 8003432:	6818      	ldr	r0, [r3, #0]
 8003434:	2300      	movs	r3, #0
 8003436:	9300      	str	r3, [sp, #0]
 8003438:	2300      	movs	r3, #0
 800343a:	2200      	movs	r2, #0
 800343c:	2100      	movs	r1, #0
 800343e:	f008 f845 	bl	800b4cc <xTaskGenericNotify>
					break;
 8003442:	e02b      	b.n	800349c <main_menu_task+0xe8>
				case 2:
					curr_sys_state = sAccMenu;
 8003444:	4b1c      	ldr	r3, [pc, #112]	@ (80034b8 <main_menu_task+0x104>)
 8003446:	2202      	movs	r2, #2
 8003448:	701a      	strb	r2, [r3, #0]
					xTaskNotify(handle_acc_task, 0, eNoAction);
 800344a:	4b1e      	ldr	r3, [pc, #120]	@ (80034c4 <main_menu_task+0x110>)
 800344c:	6818      	ldr	r0, [r3, #0]
 800344e:	2300      	movs	r3, #0
 8003450:	9300      	str	r3, [sp, #0]
 8003452:	2300      	movs	r3, #0
 8003454:	2200      	movs	r2, #0
 8003456:	2100      	movs	r1, #0
 8003458:	f008 f838 	bl	800b4cc <xTaskGenericNotify>
					break;
 800345c:	e01e      	b.n	800349c <main_menu_task+0xe8>
				case 3:
					curr_sys_state = sMotorMenu;
 800345e:	4b16      	ldr	r3, [pc, #88]	@ (80034b8 <main_menu_task+0x104>)
 8003460:	2204      	movs	r2, #4
 8003462:	701a      	strb	r2, [r3, #0]
					xTaskNotify(handle_motor_task, 0, eNoAction);
 8003464:	4b18      	ldr	r3, [pc, #96]	@ (80034c8 <main_menu_task+0x114>)
 8003466:	6818      	ldr	r0, [r3, #0]
 8003468:	2300      	movs	r3, #0
 800346a:	9300      	str	r3, [sp, #0]
 800346c:	2300      	movs	r3, #0
 800346e:	2200      	movs	r2, #0
 8003470:	2100      	movs	r1, #0
 8003472:	f008 f82b 	bl	800b4cc <xTaskGenericNotify>
					break;
 8003476:	e011      	b.n	800349c <main_menu_task+0xe8>
				default:
					xQueueSend(q_print, &msg_inv_uart, portMAX_DELAY);
 8003478:	4b0d      	ldr	r3, [pc, #52]	@ (80034b0 <main_menu_task+0xfc>)
 800347a:	6818      	ldr	r0, [r3, #0]
 800347c:	2300      	movs	r3, #0
 800347e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003482:	4912      	ldr	r1, [pc, #72]	@ (80034cc <main_menu_task+0x118>)
 8003484:	f006 f894 	bl	80095b0 <xQueueGenericSend>
					continue;
 8003488:	e011      	b.n	80034ae <main_menu_task+0xfa>
			}
		}
		// Handle invalid entry
		else {
			xQueueSend(q_print, &msg_inv_uart, portMAX_DELAY);
 800348a:	4b09      	ldr	r3, [pc, #36]	@ (80034b0 <main_menu_task+0xfc>)
 800348c:	6818      	ldr	r0, [r3, #0]
 800348e:	2300      	movs	r3, #0
 8003490:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003494:	490d      	ldr	r1, [pc, #52]	@ (80034cc <main_menu_task+0x118>)
 8003496:	f006 f88b 	bl	80095b0 <xQueueGenericSend>
			continue;
 800349a:	e008      	b.n	80034ae <main_menu_task+0xfa>
		}

		// Wait for notification from another task before running again
		xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 800349c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80034a0:	9300      	str	r3, [sp, #0]
 80034a2:	2300      	movs	r3, #0
 80034a4:	2200      	movs	r2, #0
 80034a6:	2100      	movs	r1, #0
 80034a8:	2000      	movs	r0, #0
 80034aa:	f007 ff85 	bl	800b3b8 <xTaskGenericNotifyWait>
		xQueueSend(q_print, &msg_main_menu, portMAX_DELAY);
 80034ae:	e785      	b.n	80033bc <main_menu_task+0x8>
 80034b0:	20001770 	.word	0x20001770
 80034b4:	200000d0 	.word	0x200000d0
 80034b8:	20001799 	.word	0x20001799
 80034bc:	20001760 	.word	0x20001760
 80034c0:	20001764 	.word	0x20001764
 80034c4:	20001768 	.word	0x20001768
 80034c8:	2000176c 	.word	0x2000176c
 80034cc:	200000cc 	.word	0x200000cc

080034d0 <message_handler_task>:
 * @note The data queue (`q_data`) and print queue (`q_print`) must be initialized. The task must be   *
 *       notified when a new message is available.                                                     *
 * @note The processed message is sent to the print queue (`q_print`).                                 *
 ******************************************************************************************************/
void message_handler_task(void *param)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b08a      	sub	sp, #40	@ 0x28
 80034d4:	af02      	add	r7, sp, #8
 80034d6:	6078      	str	r0, [r7, #4]
	message_t msg;

	while(1) {

		// Wait until task is notified
		ret = xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 80034d8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80034dc:	9300      	str	r3, [sp, #0]
 80034de:	2300      	movs	r3, #0
 80034e0:	2200      	movs	r2, #0
 80034e2:	2100      	movs	r1, #0
 80034e4:	2000      	movs	r0, #0
 80034e6:	f007 ff67 	bl	800b3b8 <xTaskGenericNotifyWait>
 80034ea:	61f8      	str	r0, [r7, #28]

		if(pdTRUE == ret) {
 80034ec:	69fb      	ldr	r3, [r7, #28]
 80034ee:	2b01      	cmp	r3, #1
 80034f0:	d1f2      	bne.n	80034d8 <message_handler_task+0x8>
			// Process the message stored in the input data queue
			process_message(&msg);
 80034f2:	f107 030c 	add.w	r3, r7, #12
 80034f6:	4618      	mov	r0, r3
 80034f8:	f000 f822 	bl	8003540 <process_message>
		ret = xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 80034fc:	e7ec      	b.n	80034d8 <message_handler_task+0x8>
	...

08003500 <print_task>:
 * @note This function is intended to run as a FreeRTOS task.                                          *
 * @note The print queue (`q_print`) must be initialized and contain messages to print.                *
 * @note The received message is transmitted via UART.                                                 *
 ******************************************************************************************************/
void print_task(void *param)
{
 8003500:	b590      	push	{r4, r7, lr}
 8003502:	b085      	sub	sp, #20
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
	uint32_t *msg;

	// Wait for data in the print queue, then send over UART when available
	while(1){
		xQueueReceive(q_print, &msg, portMAX_DELAY);
 8003508:	4b0b      	ldr	r3, [pc, #44]	@ (8003538 <print_task+0x38>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f107 010c 	add.w	r1, r7, #12
 8003510:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003514:	4618      	mov	r0, r3
 8003516:	f006 fa37 	bl	8009988 <xQueueReceive>
		HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen((char*)msg),HAL_MAX_DELAY);
 800351a:	68fc      	ldr	r4, [r7, #12]
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	4618      	mov	r0, r3
 8003520:	f7fc feaa 	bl	8000278 <strlen>
 8003524:	4603      	mov	r3, r0
 8003526:	b29a      	uxth	r2, r3
 8003528:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800352c:	4621      	mov	r1, r4
 800352e:	4803      	ldr	r0, [pc, #12]	@ (800353c <print_task+0x3c>)
 8003530:	f004 fcf6 	bl	8007f20 <HAL_UART_Transmit>
		xQueueReceive(q_print, &msg, portMAX_DELAY);
 8003534:	bf00      	nop
 8003536:	e7e7      	b.n	8003508 <print_task+0x8>
 8003538:	20001770 	.word	0x20001770
 800353c:	2000170c 	.word	0x2000170c

08003540 <process_message>:
 * @return void                                                                                        *
 *                                                                                                     *
 * @note This function is called by the `message_handler_task` when a notification is received.        *
 * @note The data queue (`q_data`) must be initialized and contain a message to process.               *
 ******************************************************************************************************/
void process_message(message_t *msg) {
 8003540:	b580      	push	{r7, lr}
 8003542:	b084      	sub	sp, #16
 8003544:	af02      	add	r7, sp, #8
 8003546:	6078      	str	r0, [r7, #4]

	extract_command(msg);
 8003548:	6878      	ldr	r0, [r7, #4]
 800354a:	f000 f85f 	bl	800360c <extract_command>

	switch(curr_sys_state) {
 800354e:	4b29      	ldr	r3, [pc, #164]	@ (80035f4 <process_message+0xb4>)
 8003550:	781b      	ldrb	r3, [r3, #0]
 8003552:	2b09      	cmp	r3, #9
 8003554:	d848      	bhi.n	80035e8 <process_message+0xa8>
 8003556:	a201      	add	r2, pc, #4	@ (adr r2, 800355c <process_message+0x1c>)
 8003558:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800355c:	08003585 	.word	0x08003585
 8003560:	08003599 	.word	0x08003599
 8003564:	080035ad 	.word	0x080035ad
 8003568:	080035d5 	.word	0x080035d5
 800356c:	080035c1 	.word	0x080035c1
 8003570:	080035c1 	.word	0x080035c1
 8003574:	080035c1 	.word	0x080035c1
 8003578:	080035c1 	.word	0x080035c1
 800357c:	080035d5 	.word	0x080035d5
 8003580:	080035d5 	.word	0x080035d5
		case sMainMenu:
			// Notify the main menu task and pass the message
			xTaskNotify(handle_main_menu_task, (uint32_t)msg, eSetValueWithOverwrite);
 8003584:	4b1c      	ldr	r3, [pc, #112]	@ (80035f8 <process_message+0xb8>)
 8003586:	6818      	ldr	r0, [r3, #0]
 8003588:	687a      	ldr	r2, [r7, #4]
 800358a:	2300      	movs	r3, #0
 800358c:	9300      	str	r3, [sp, #0]
 800358e:	2303      	movs	r3, #3
 8003590:	2100      	movs	r1, #0
 8003592:	f007 ff9b 	bl	800b4cc <xTaskGenericNotify>
			break;
 8003596:	e028      	b.n	80035ea <process_message+0xaa>
		case sLedMenu:
			// Notify the led task and pass the message
			xTaskNotify(handle_led_task, (uint32_t)msg, eSetValueWithOverwrite);
 8003598:	4b18      	ldr	r3, [pc, #96]	@ (80035fc <process_message+0xbc>)
 800359a:	6818      	ldr	r0, [r3, #0]
 800359c:	687a      	ldr	r2, [r7, #4]
 800359e:	2300      	movs	r3, #0
 80035a0:	9300      	str	r3, [sp, #0]
 80035a2:	2303      	movs	r3, #3
 80035a4:	2100      	movs	r1, #0
 80035a6:	f007 ff91 	bl	800b4cc <xTaskGenericNotify>
			break;
 80035aa:	e01e      	b.n	80035ea <process_message+0xaa>
		case sAccMenu:
			// Notify the ACC task and pass the message
			xTaskNotify(handle_acc_task, (uint32_t)msg, eSetValueWithOverwrite);
 80035ac:	4b14      	ldr	r3, [pc, #80]	@ (8003600 <process_message+0xc0>)
 80035ae:	6818      	ldr	r0, [r3, #0]
 80035b0:	687a      	ldr	r2, [r7, #4]
 80035b2:	2300      	movs	r3, #0
 80035b4:	9300      	str	r3, [sp, #0]
 80035b6:	2303      	movs	r3, #3
 80035b8:	2100      	movs	r1, #0
 80035ba:	f007 ff87 	bl	800b4cc <xTaskGenericNotify>
			break;
 80035be:	e014      	b.n	80035ea <process_message+0xaa>
		case sMotorMenu:
		case sMotorAlgo:
		case sMotorParam:
		case sMotorSpeed:
			// Notify the motor task and pass the message
			xTaskNotify(handle_motor_task, (uint32_t)msg, eSetValueWithOverwrite);
 80035c0:	4b10      	ldr	r3, [pc, #64]	@ (8003604 <process_message+0xc4>)
 80035c2:	6818      	ldr	r0, [r3, #0]
 80035c4:	687a      	ldr	r2, [r7, #4]
 80035c6:	2300      	movs	r3, #0
 80035c8:	9300      	str	r3, [sp, #0]
 80035ca:	2303      	movs	r3, #3
 80035cc:	2100      	movs	r1, #0
 80035ce:	f007 ff7d 	bl	800b4cc <xTaskGenericNotify>
			break;
 80035d2:	e00a      	b.n	80035ea <process_message+0xaa>
		case sRtcMenu:
		case sRtcTimeConfig:
		case sRtcDateConfig:
			// Notify the RTC task and pass the message
			xTaskNotify(handle_rtc_task, (uint32_t)msg, eSetValueWithOverwrite);
 80035d4:	4b0c      	ldr	r3, [pc, #48]	@ (8003608 <process_message+0xc8>)
 80035d6:	6818      	ldr	r0, [r3, #0]
 80035d8:	687a      	ldr	r2, [r7, #4]
 80035da:	2300      	movs	r3, #0
 80035dc:	9300      	str	r3, [sp, #0]
 80035de:	2303      	movs	r3, #3
 80035e0:	2100      	movs	r1, #0
 80035e2:	f007 ff73 	bl	800b4cc <xTaskGenericNotify>
			break;
 80035e6:	e000      	b.n	80035ea <process_message+0xaa>
		default:
			break;
 80035e8:	bf00      	nop
	}
}
 80035ea:	bf00      	nop
 80035ec:	3708      	adds	r7, #8
 80035ee:	46bd      	mov	sp, r7
 80035f0:	bd80      	pop	{r7, pc}
 80035f2:	bf00      	nop
 80035f4:	20001799 	.word	0x20001799
 80035f8:	20001754 	.word	0x20001754
 80035fc:	20001760 	.word	0x20001760
 8003600:	20001768 	.word	0x20001768
 8003604:	2000176c 	.word	0x2000176c
 8003608:	20001764 	.word	0x20001764

0800360c <extract_command>:
 * @note This function is called by `process_message` to parse the incoming command message.           *
 * @note The data queue (`q_data`) must be initialized and contain a message to extract.               *
 * @note The extracted command is stored in the `msg` structure, with its payload and length fields    *
 *       populated.                                                                                    *
 ******************************************************************************************************/
int extract_command(message_t *msg) {
 800360c:	b580      	push	{r7, lr}
 800360e:	b086      	sub	sp, #24
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]

	uint8_t item;
	BaseType_t status;

	// Check if there is data in the data queue
	status = uxQueueMessagesWaiting(q_data);
 8003614:	4b19      	ldr	r3, [pc, #100]	@ (800367c <extract_command+0x70>)
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	4618      	mov	r0, r3
 800361a:	f006 fcb9 	bl	8009f90 <uxQueueMessagesWaiting>
 800361e:	4603      	mov	r3, r0
 8003620:	613b      	str	r3, [r7, #16]
	if(!status) {
 8003622:	693b      	ldr	r3, [r7, #16]
 8003624:	2b00      	cmp	r3, #0
 8003626:	d102      	bne.n	800362e <extract_command+0x22>
		return -1;
 8003628:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800362c:	e022      	b.n	8003674 <extract_command+0x68>
	}

	// If data is available in the data queue, load it to the msg payload
	uint8_t i=0;
 800362e:	2300      	movs	r3, #0
 8003630:	75fb      	strb	r3, [r7, #23]
	do {
		status = xQueueReceive(q_data, &item, 0);
 8003632:	4b12      	ldr	r3, [pc, #72]	@ (800367c <extract_command+0x70>)
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f107 010f 	add.w	r1, r7, #15
 800363a:	2200      	movs	r2, #0
 800363c:	4618      	mov	r0, r3
 800363e:	f006 f9a3 	bl	8009988 <xQueueReceive>
 8003642:	6138      	str	r0, [r7, #16]
		if(pdTRUE == status) {
 8003644:	693b      	ldr	r3, [r7, #16]
 8003646:	2b01      	cmp	r3, #1
 8003648:	d106      	bne.n	8003658 <extract_command+0x4c>
			msg->payload[i++] = item;
 800364a:	7dfb      	ldrb	r3, [r7, #23]
 800364c:	1c5a      	adds	r2, r3, #1
 800364e:	75fa      	strb	r2, [r7, #23]
 8003650:	461a      	mov	r2, r3
 8003652:	7bf9      	ldrb	r1, [r7, #15]
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	5499      	strb	r1, [r3, r2]
		}
	} while (item != '\n');
 8003658:	7bfb      	ldrb	r3, [r7, #15]
 800365a:	2b0a      	cmp	r3, #10
 800365c:	d1e9      	bne.n	8003632 <extract_command+0x26>

	// Set final character in message payload to null character
	msg->payload[i-1] = '\0';
 800365e:	7dfb      	ldrb	r3, [r7, #23]
 8003660:	3b01      	subs	r3, #1
 8003662:	687a      	ldr	r2, [r7, #4]
 8003664:	2100      	movs	r1, #0
 8003666:	54d1      	strb	r1, [r2, r3]
	// Save length of message without null character
	msg->len = i-1;
 8003668:	7dfb      	ldrb	r3, [r7, #23]
 800366a:	3b01      	subs	r3, #1
 800366c:	461a      	mov	r2, r3
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	60da      	str	r2, [r3, #12]

	return 0;
 8003672:	2300      	movs	r3, #0
}
 8003674:	4618      	mov	r0, r3
 8003676:	3718      	adds	r7, #24
 8003678:	46bd      	mov	sp, r7
 800367a:	bd80      	pop	{r7, pc}
 800367c:	20001774 	.word	0x20001774

08003680 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b090      	sub	sp, #64	@ 0x40
 8003684:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003686:	f001 f93f 	bl	8004908 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800368a:	f000 f9c3 	bl	8003a14 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800368e:	f000 fbe5 	bl	8003e5c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8003692:	f000 fbb9 	bl	8003e08 <MX_USART2_UART_Init>
  MX_RTC_Init();
 8003696:	f000 fa29 	bl	8003aec <MX_RTC_Init>
  MX_SPI1_Init();
 800369a:	f000 fa4d 	bl	8003b38 <MX_SPI1_Init>
  MX_TIM3_Init();
 800369e:	f000 fb05 	bl	8003cac <MX_TIM3_Init>
  MX_TIM1_Init();
 80036a2:	f000 fa7f 	bl	8003ba4 <MX_TIM1_Init>
  MX_TIM7_Init();
 80036a6:	f000 fb79 	bl	8003d9c <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */

  // Enable the CYCCNT counter
  DWT_CTRL |= (1 << 0);
 80036aa:	4b9d      	ldr	r3, [pc, #628]	@ (8003920 <main+0x2a0>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	4a9c      	ldr	r2, [pc, #624]	@ (8003920 <main+0x2a0>)
 80036b0:	f043 0301 	orr.w	r3, r3, #1
 80036b4:	6013      	str	r3, [r2, #0]

  // Start SEGGER recording
  SEGGER_SYSVIEW_Conf();
 80036b6:	f009 fa23 	bl	800cb00 <SEGGER_SYSVIEW_Conf>
  SEGGER_SYSVIEW_Start();
 80036ba:	f00a fb83 	bl	800ddc4 <SEGGER_SYSVIEW_Start>

  // Initialize the accelerometer
  accelerometer_init();
 80036be:	f7fd fe09 	bl	80012d4 <accelerometer_init>

  // Create main menu task and check that it was created successfully
  status = xTaskCreate(main_menu_task, "main_menu_task", 250, NULL, 2, &handle_main_menu_task);
 80036c2:	4b98      	ldr	r3, [pc, #608]	@ (8003924 <main+0x2a4>)
 80036c4:	9301      	str	r3, [sp, #4]
 80036c6:	2302      	movs	r3, #2
 80036c8:	9300      	str	r3, [sp, #0]
 80036ca:	2300      	movs	r3, #0
 80036cc:	22fa      	movs	r2, #250	@ 0xfa
 80036ce:	4996      	ldr	r1, [pc, #600]	@ (8003928 <main+0x2a8>)
 80036d0:	4896      	ldr	r0, [pc, #600]	@ (800392c <main+0x2ac>)
 80036d2:	f006 fe31 	bl	800a338 <xTaskCreate>
 80036d6:	6338      	str	r0, [r7, #48]	@ 0x30
  configASSERT(pdPASS == status);
 80036d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036da:	2b01      	cmp	r3, #1
 80036dc:	d00b      	beq.n	80036f6 <main+0x76>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 80036de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036e2:	f383 8811 	msr	BASEPRI, r3
 80036e6:	f3bf 8f6f 	isb	sy
 80036ea:	f3bf 8f4f 	dsb	sy
 80036ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 80036f0:	bf00      	nop
 80036f2:	bf00      	nop
 80036f4:	e7fd      	b.n	80036f2 <main+0x72>

  // Create message handler task and check that it was created successfully
  status = xTaskCreate(message_handler_task, "msg_task", 250, NULL, 2, &handle_message_handler_task);
 80036f6:	4b8e      	ldr	r3, [pc, #568]	@ (8003930 <main+0x2b0>)
 80036f8:	9301      	str	r3, [sp, #4]
 80036fa:	2302      	movs	r3, #2
 80036fc:	9300      	str	r3, [sp, #0]
 80036fe:	2300      	movs	r3, #0
 8003700:	22fa      	movs	r2, #250	@ 0xfa
 8003702:	498c      	ldr	r1, [pc, #560]	@ (8003934 <main+0x2b4>)
 8003704:	488c      	ldr	r0, [pc, #560]	@ (8003938 <main+0x2b8>)
 8003706:	f006 fe17 	bl	800a338 <xTaskCreate>
 800370a:	6338      	str	r0, [r7, #48]	@ 0x30
  configASSERT(pdPASS == status);
 800370c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800370e:	2b01      	cmp	r3, #1
 8003710:	d00b      	beq.n	800372a <main+0xaa>
        __asm volatile
 8003712:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003716:	f383 8811 	msr	BASEPRI, r3
 800371a:	f3bf 8f6f 	isb	sy
 800371e:	f3bf 8f4f 	dsb	sy
 8003722:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
 8003724:	bf00      	nop
 8003726:	bf00      	nop
 8003728:	e7fd      	b.n	8003726 <main+0xa6>

  // Create print task and check that it was created successfully
  status = xTaskCreate(print_task, "print_task", 250, NULL, 2, &handle_print_task);
 800372a:	4b84      	ldr	r3, [pc, #528]	@ (800393c <main+0x2bc>)
 800372c:	9301      	str	r3, [sp, #4]
 800372e:	2302      	movs	r3, #2
 8003730:	9300      	str	r3, [sp, #0]
 8003732:	2300      	movs	r3, #0
 8003734:	22fa      	movs	r2, #250	@ 0xfa
 8003736:	4982      	ldr	r1, [pc, #520]	@ (8003940 <main+0x2c0>)
 8003738:	4882      	ldr	r0, [pc, #520]	@ (8003944 <main+0x2c4>)
 800373a:	f006 fdfd 	bl	800a338 <xTaskCreate>
 800373e:	6338      	str	r0, [r7, #48]	@ 0x30
  configASSERT(pdPASS == status);
 8003740:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003742:	2b01      	cmp	r3, #1
 8003744:	d00b      	beq.n	800375e <main+0xde>
        __asm volatile
 8003746:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800374a:	f383 8811 	msr	BASEPRI, r3
 800374e:	f3bf 8f6f 	isb	sy
 8003752:	f3bf 8f4f 	dsb	sy
 8003756:	627b      	str	r3, [r7, #36]	@ 0x24
    }
 8003758:	bf00      	nop
 800375a:	bf00      	nop
 800375c:	e7fd      	b.n	800375a <main+0xda>

  // Create LED task and check that it was created successfully
  status = xTaskCreate(led_task, "led_task", 250, NULL, 2, &handle_led_task);
 800375e:	4b7a      	ldr	r3, [pc, #488]	@ (8003948 <main+0x2c8>)
 8003760:	9301      	str	r3, [sp, #4]
 8003762:	2302      	movs	r3, #2
 8003764:	9300      	str	r3, [sp, #0]
 8003766:	2300      	movs	r3, #0
 8003768:	22fa      	movs	r2, #250	@ 0xfa
 800376a:	4978      	ldr	r1, [pc, #480]	@ (800394c <main+0x2cc>)
 800376c:	4878      	ldr	r0, [pc, #480]	@ (8003950 <main+0x2d0>)
 800376e:	f006 fde3 	bl	800a338 <xTaskCreate>
 8003772:	6338      	str	r0, [r7, #48]	@ 0x30
  configASSERT(pdPASS == status);
 8003774:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003776:	2b01      	cmp	r3, #1
 8003778:	d00b      	beq.n	8003792 <main+0x112>
        __asm volatile
 800377a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800377e:	f383 8811 	msr	BASEPRI, r3
 8003782:	f3bf 8f6f 	isb	sy
 8003786:	f3bf 8f4f 	dsb	sy
 800378a:	623b      	str	r3, [r7, #32]
    }
 800378c:	bf00      	nop
 800378e:	bf00      	nop
 8003790:	e7fd      	b.n	800378e <main+0x10e>

  // Create RTC task and check that it was created successfully
  status = xTaskCreate(rtc_task, "rtc_task", 250, NULL, 2, &handle_rtc_task);
 8003792:	4b70      	ldr	r3, [pc, #448]	@ (8003954 <main+0x2d4>)
 8003794:	9301      	str	r3, [sp, #4]
 8003796:	2302      	movs	r3, #2
 8003798:	9300      	str	r3, [sp, #0]
 800379a:	2300      	movs	r3, #0
 800379c:	22fa      	movs	r2, #250	@ 0xfa
 800379e:	496e      	ldr	r1, [pc, #440]	@ (8003958 <main+0x2d8>)
 80037a0:	486e      	ldr	r0, [pc, #440]	@ (800395c <main+0x2dc>)
 80037a2:	f006 fdc9 	bl	800a338 <xTaskCreate>
 80037a6:	6338      	str	r0, [r7, #48]	@ 0x30
  configASSERT(pdPASS == status);
 80037a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037aa:	2b01      	cmp	r3, #1
 80037ac:	d00b      	beq.n	80037c6 <main+0x146>
        __asm volatile
 80037ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037b2:	f383 8811 	msr	BASEPRI, r3
 80037b6:	f3bf 8f6f 	isb	sy
 80037ba:	f3bf 8f4f 	dsb	sy
 80037be:	61fb      	str	r3, [r7, #28]
    }
 80037c0:	bf00      	nop
 80037c2:	bf00      	nop
 80037c4:	e7fd      	b.n	80037c2 <main+0x142>

  // Create accelerometer task and check that it was created successfully
  status = xTaskCreate(acc_task, "accelerometer_task", 250, NULL, 2, &handle_acc_task);
 80037c6:	4b66      	ldr	r3, [pc, #408]	@ (8003960 <main+0x2e0>)
 80037c8:	9301      	str	r3, [sp, #4]
 80037ca:	2302      	movs	r3, #2
 80037cc:	9300      	str	r3, [sp, #0]
 80037ce:	2300      	movs	r3, #0
 80037d0:	22fa      	movs	r2, #250	@ 0xfa
 80037d2:	4964      	ldr	r1, [pc, #400]	@ (8003964 <main+0x2e4>)
 80037d4:	4864      	ldr	r0, [pc, #400]	@ (8003968 <main+0x2e8>)
 80037d6:	f006 fdaf 	bl	800a338 <xTaskCreate>
 80037da:	6338      	str	r0, [r7, #48]	@ 0x30
  configASSERT(pdPASS == status);
 80037dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037de:	2b01      	cmp	r3, #1
 80037e0:	d00b      	beq.n	80037fa <main+0x17a>
        __asm volatile
 80037e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037e6:	f383 8811 	msr	BASEPRI, r3
 80037ea:	f3bf 8f6f 	isb	sy
 80037ee:	f3bf 8f4f 	dsb	sy
 80037f2:	61bb      	str	r3, [r7, #24]
    }
 80037f4:	bf00      	nop
 80037f6:	bf00      	nop
 80037f8:	e7fd      	b.n	80037f6 <main+0x176>

  // Create motor task and check that it was created successfully
  status = xTaskCreate(motor_task, "motor_task", 250, NULL, 2, &handle_motor_task);
 80037fa:	4b5c      	ldr	r3, [pc, #368]	@ (800396c <main+0x2ec>)
 80037fc:	9301      	str	r3, [sp, #4]
 80037fe:	2302      	movs	r3, #2
 8003800:	9300      	str	r3, [sp, #0]
 8003802:	2300      	movs	r3, #0
 8003804:	22fa      	movs	r2, #250	@ 0xfa
 8003806:	495a      	ldr	r1, [pc, #360]	@ (8003970 <main+0x2f0>)
 8003808:	485a      	ldr	r0, [pc, #360]	@ (8003974 <main+0x2f4>)
 800380a:	f006 fd95 	bl	800a338 <xTaskCreate>
 800380e:	6338      	str	r0, [r7, #48]	@ 0x30
  configASSERT(pdPASS == status);
 8003810:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003812:	2b01      	cmp	r3, #1
 8003814:	d00b      	beq.n	800382e <main+0x1ae>
        __asm volatile
 8003816:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800381a:	f383 8811 	msr	BASEPRI, r3
 800381e:	f3bf 8f6f 	isb	sy
 8003822:	f3bf 8f4f 	dsb	sy
 8003826:	617b      	str	r3, [r7, #20]
    }
 8003828:	bf00      	nop
 800382a:	bf00      	nop
 800382c:	e7fd      	b.n	800382a <main+0x1aa>

  // Create data queue and check that it was created successfully
  q_data = xQueueCreate(10, sizeof(char));
 800382e:	2200      	movs	r2, #0
 8003830:	2101      	movs	r1, #1
 8003832:	200a      	movs	r0, #10
 8003834:	f005 fe30 	bl	8009498 <xQueueGenericCreate>
 8003838:	4603      	mov	r3, r0
 800383a:	4a4f      	ldr	r2, [pc, #316]	@ (8003978 <main+0x2f8>)
 800383c:	6013      	str	r3, [r2, #0]
  configASSERT(NULL != q_data);
 800383e:	4b4e      	ldr	r3, [pc, #312]	@ (8003978 <main+0x2f8>)
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	2b00      	cmp	r3, #0
 8003844:	d10b      	bne.n	800385e <main+0x1de>
        __asm volatile
 8003846:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800384a:	f383 8811 	msr	BASEPRI, r3
 800384e:	f3bf 8f6f 	isb	sy
 8003852:	f3bf 8f4f 	dsb	sy
 8003856:	613b      	str	r3, [r7, #16]
    }
 8003858:	bf00      	nop
 800385a:	bf00      	nop
 800385c:	e7fd      	b.n	800385a <main+0x1da>

  // Create print queue and check that it was created successfully
  q_print = xQueueCreate(10, sizeof(size_t));
 800385e:	2200      	movs	r2, #0
 8003860:	2104      	movs	r1, #4
 8003862:	200a      	movs	r0, #10
 8003864:	f005 fe18 	bl	8009498 <xQueueGenericCreate>
 8003868:	4603      	mov	r3, r0
 800386a:	4a44      	ldr	r2, [pc, #272]	@ (800397c <main+0x2fc>)
 800386c:	6013      	str	r3, [r2, #0]
  configASSERT(NULL != q_print);
 800386e:	4b43      	ldr	r3, [pc, #268]	@ (800397c <main+0x2fc>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	2b00      	cmp	r3, #0
 8003874:	d10b      	bne.n	800388e <main+0x20e>
        __asm volatile
 8003876:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800387a:	f383 8811 	msr	BASEPRI, r3
 800387e:	f3bf 8f6f 	isb	sy
 8003882:	f3bf 8f4f 	dsb	sy
 8003886:	60fb      	str	r3, [r7, #12]
    }
 8003888:	bf00      	nop
 800388a:	bf00      	nop
 800388c:	e7fd      	b.n	800388a <main+0x20a>

  // Create an event group to synchronize accelerometer readings and LED triggers
  ledEventGroup = xEventGroupCreate();
 800388e:	f005 fb4d 	bl	8008f2c <xEventGroupCreate>
 8003892:	4603      	mov	r3, r0
 8003894:	4a3a      	ldr	r2, [pc, #232]	@ (8003980 <main+0x300>)
 8003896:	6013      	str	r3, [r2, #0]
  configASSERT(NULL != ledEventGroup);
 8003898:	4b39      	ldr	r3, [pc, #228]	@ (8003980 <main+0x300>)
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	2b00      	cmp	r3, #0
 800389e:	d10b      	bne.n	80038b8 <main+0x238>
        __asm volatile
 80038a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038a4:	f383 8811 	msr	BASEPRI, r3
 80038a8:	f3bf 8f6f 	isb	sy
 80038ac:	f3bf 8f4f 	dsb	sy
 80038b0:	60bb      	str	r3, [r7, #8]
    }
 80038b2:	bf00      	nop
 80038b4:	bf00      	nop
 80038b6:	e7fd      	b.n	80038b4 <main+0x234>

  // Create a binary semaphore to synchronize RTC configuration and LED triggers
  rtcSemaphore = xSemaphoreCreateBinary();
 80038b8:	2203      	movs	r2, #3
 80038ba:	2100      	movs	r1, #0
 80038bc:	2001      	movs	r0, #1
 80038be:	f005 fdeb 	bl	8009498 <xQueueGenericCreate>
 80038c2:	4603      	mov	r3, r0
 80038c4:	4a2f      	ldr	r2, [pc, #188]	@ (8003984 <main+0x304>)
 80038c6:	6013      	str	r3, [r2, #0]
  configASSERT(NULL != rtcSemaphore);
 80038c8:	4b2e      	ldr	r3, [pc, #184]	@ (8003984 <main+0x304>)
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d10b      	bne.n	80038e8 <main+0x268>
        __asm volatile
 80038d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038d4:	f383 8811 	msr	BASEPRI, r3
 80038d8:	f3bf 8f6f 	isb	sy
 80038dc:	f3bf 8f4f 	dsb	sy
 80038e0:	607b      	str	r3, [r7, #4]
    }
 80038e2:	bf00      	nop
 80038e4:	bf00      	nop
 80038e6:	e7fd      	b.n	80038e4 <main+0x264>

  // Create a binary semaphore to synchronize LEDs off after exiting RTC menu
  ledOffSemaphore = xSemaphoreCreateBinary();
 80038e8:	2203      	movs	r2, #3
 80038ea:	2100      	movs	r1, #0
 80038ec:	2001      	movs	r0, #1
 80038ee:	f005 fdd3 	bl	8009498 <xQueueGenericCreate>
 80038f2:	4603      	mov	r3, r0
 80038f4:	4a24      	ldr	r2, [pc, #144]	@ (8003988 <main+0x308>)
 80038f6:	6013      	str	r3, [r2, #0]
  configASSERT(NULL != ledOffSemaphore);
 80038f8:	4b23      	ldr	r3, [pc, #140]	@ (8003988 <main+0x308>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d10b      	bne.n	8003918 <main+0x298>
        __asm volatile
 8003900:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003904:	f383 8811 	msr	BASEPRI, r3
 8003908:	f3bf 8f6f 	isb	sy
 800390c:	f3bf 8f4f 	dsb	sy
 8003910:	603b      	str	r3, [r7, #0]
    }
 8003912:	bf00      	nop
 8003914:	bf00      	nop
 8003916:	e7fd      	b.n	8003914 <main+0x294>

  // Create software timers for LED effects
  for(int i=0; i<NUM_LED_TIMERS; i++) {
 8003918:	2300      	movs	r3, #0
 800391a:	637b      	str	r3, [r7, #52]	@ 0x34
 800391c:	e047      	b.n	80039ae <main+0x32e>
 800391e:	bf00      	nop
 8003920:	e0001000 	.word	0xe0001000
 8003924:	20001754 	.word	0x20001754
 8003928:	080138f4 	.word	0x080138f4
 800392c:	080033b5 	.word	0x080033b5
 8003930:	20001758 	.word	0x20001758
 8003934:	08013904 	.word	0x08013904
 8003938:	080034d1 	.word	0x080034d1
 800393c:	2000175c 	.word	0x2000175c
 8003940:	08013910 	.word	0x08013910
 8003944:	08003501 	.word	0x08003501
 8003948:	20001760 	.word	0x20001760
 800394c:	0801391c 	.word	0x0801391c
 8003950:	08001639 	.word	0x08001639
 8003954:	20001764 	.word	0x20001764
 8003958:	08013928 	.word	0x08013928
 800395c:	08002cd5 	.word	0x08002cd5
 8003960:	20001768 	.word	0x20001768
 8003964:	08013934 	.word	0x08013934
 8003968:	08001095 	.word	0x08001095
 800396c:	2000176c 	.word	0x2000176c
 8003970:	08013948 	.word	0x08013948
 8003974:	08001e15 	.word	0x08001e15
 8003978:	20001774 	.word	0x20001774
 800397c:	20001770 	.word	0x20001770
 8003980:	2000178c 	.word	0x2000178c
 8003984:	20001790 	.word	0x20001790
 8003988:	20001794 	.word	0x20001794
	  handle_led_timer[i] = xTimerCreate("led_timer", pdMS_TO_TICKS(500), pdTRUE, (void*)i, led_callback);
 800398c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800398e:	4a17      	ldr	r2, [pc, #92]	@ (80039ec <main+0x36c>)
 8003990:	9200      	str	r2, [sp, #0]
 8003992:	2201      	movs	r2, #1
 8003994:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8003998:	4815      	ldr	r0, [pc, #84]	@ (80039f0 <main+0x370>)
 800399a:	f008 f853 	bl	800ba44 <xTimerCreate>
 800399e:	4602      	mov	r2, r0
 80039a0:	4914      	ldr	r1, [pc, #80]	@ (80039f4 <main+0x374>)
 80039a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for(int i=0; i<NUM_LED_TIMERS; i++) {
 80039a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039aa:	3301      	adds	r3, #1
 80039ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80039ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039b0:	2b03      	cmp	r3, #3
 80039b2:	ddeb      	ble.n	800398c <main+0x30c>
  }

  // Create software timer for reporting motor speed
  motor_report_timer = xTimerCreate("motor_report_timer", pdMS_TO_TICKS(1000), pdTRUE, NULL, (void*)motor_report_callback);
 80039b4:	4b10      	ldr	r3, [pc, #64]	@ (80039f8 <main+0x378>)
 80039b6:	9300      	str	r3, [sp, #0]
 80039b8:	2300      	movs	r3, #0
 80039ba:	2201      	movs	r2, #1
 80039bc:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80039c0:	480e      	ldr	r0, [pc, #56]	@ (80039fc <main+0x37c>)
 80039c2:	f008 f83f 	bl	800ba44 <xTimerCreate>
 80039c6:	4603      	mov	r3, r0
 80039c8:	4a0d      	ldr	r2, [pc, #52]	@ (8003a00 <main+0x380>)
 80039ca:	6013      	str	r3, [r2, #0]

  // Start the timer interrupt for motor velocity calculation timer
  HAL_TIM_Base_Start_IT(&htim7);
 80039cc:	480d      	ldr	r0, [pc, #52]	@ (8003a04 <main+0x384>)
 80039ce:	f003 fa2f 	bl	8006e30 <HAL_TIM_Base_Start_IT>

  // Prepare UART to receive a message
  HAL_UART_Receive_IT(&huart2, (uint8_t*)&user_data, 1);
 80039d2:	2201      	movs	r2, #1
 80039d4:	490c      	ldr	r1, [pc, #48]	@ (8003a08 <main+0x388>)
 80039d6:	480d      	ldr	r0, [pc, #52]	@ (8003a0c <main+0x38c>)
 80039d8:	f004 fb2d 	bl	8008036 <HAL_UART_Receive_IT>

  // Start PWM generation
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80039dc:	2100      	movs	r1, #0
 80039de:	480c      	ldr	r0, [pc, #48]	@ (8003a10 <main+0x390>)
 80039e0:	f003 fae6 	bl	8006fb0 <HAL_TIM_PWM_Start>

  // Start the kernel
  vTaskStartScheduler();
 80039e4:	f006 fe0c 	bl	800a600 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80039e8:	bf00      	nop
 80039ea:	e7fd      	b.n	80039e8 <main+0x368>
 80039ec:	08001ad9 	.word	0x08001ad9
 80039f0:	08013954 	.word	0x08013954
 80039f4:	20001778 	.word	0x20001778
 80039f8:	08002481 	.word	0x08002481
 80039fc:	08013960 	.word	0x08013960
 8003a00:	20001788 	.word	0x20001788
 8003a04:	200016c4 	.word	0x200016c4
 8003a08:	20001798 	.word	0x20001798
 8003a0c:	2000170c 	.word	0x2000170c
 8003a10:	2000167c 	.word	0x2000167c

08003a14 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b094      	sub	sp, #80	@ 0x50
 8003a18:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003a1a:	f107 0320 	add.w	r3, r7, #32
 8003a1e:	2230      	movs	r2, #48	@ 0x30
 8003a20:	2100      	movs	r1, #0
 8003a22:	4618      	mov	r0, r3
 8003a24:	f00b ff61 	bl	800f8ea <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003a28:	f107 030c 	add.w	r3, r7, #12
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	601a      	str	r2, [r3, #0]
 8003a30:	605a      	str	r2, [r3, #4]
 8003a32:	609a      	str	r2, [r3, #8]
 8003a34:	60da      	str	r2, [r3, #12]
 8003a36:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003a38:	2300      	movs	r3, #0
 8003a3a:	60bb      	str	r3, [r7, #8]
 8003a3c:	4b29      	ldr	r3, [pc, #164]	@ (8003ae4 <SystemClock_Config+0xd0>)
 8003a3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a40:	4a28      	ldr	r2, [pc, #160]	@ (8003ae4 <SystemClock_Config+0xd0>)
 8003a42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a46:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a48:	4b26      	ldr	r3, [pc, #152]	@ (8003ae4 <SystemClock_Config+0xd0>)
 8003a4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a50:	60bb      	str	r3, [r7, #8]
 8003a52:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003a54:	2300      	movs	r3, #0
 8003a56:	607b      	str	r3, [r7, #4]
 8003a58:	4b23      	ldr	r3, [pc, #140]	@ (8003ae8 <SystemClock_Config+0xd4>)
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	4a22      	ldr	r2, [pc, #136]	@ (8003ae8 <SystemClock_Config+0xd4>)
 8003a5e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003a62:	6013      	str	r3, [r2, #0]
 8003a64:	4b20      	ldr	r3, [pc, #128]	@ (8003ae8 <SystemClock_Config+0xd4>)
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003a6c:	607b      	str	r3, [r7, #4]
 8003a6e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8003a70:	230a      	movs	r3, #10
 8003a72:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003a74:	2301      	movs	r3, #1
 8003a76:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003a78:	2310      	movs	r3, #16
 8003a7a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8003a7c:	2301      	movs	r3, #1
 8003a7e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003a80:	2302      	movs	r3, #2
 8003a82:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003a84:	2300      	movs	r3, #0
 8003a86:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003a88:	2308      	movs	r3, #8
 8003a8a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 8003a8c:	2332      	movs	r3, #50	@ 0x32
 8003a8e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8003a90:	2304      	movs	r3, #4
 8003a92:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8003a94:	2307      	movs	r3, #7
 8003a96:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003a98:	f107 0320 	add.w	r3, r7, #32
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	f001 fae9 	bl	8005074 <HAL_RCC_OscConfig>
 8003aa2:	4603      	mov	r3, r0
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d001      	beq.n	8003aac <SystemClock_Config+0x98>
  {
    Error_Handler();
 8003aa8:	f000 fbd2 	bl	8004250 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003aac:	230f      	movs	r3, #15
 8003aae:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003ab0:	2302      	movs	r3, #2
 8003ab2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003ab8:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8003abc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003abe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003ac2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003ac4:	f107 030c 	add.w	r3, r7, #12
 8003ac8:	2100      	movs	r1, #0
 8003aca:	4618      	mov	r0, r3
 8003acc:	f001 fd4a 	bl	8005564 <HAL_RCC_ClockConfig>
 8003ad0:	4603      	mov	r3, r0
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d001      	beq.n	8003ada <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8003ad6:	f000 fbbb 	bl	8004250 <Error_Handler>
  }
}
 8003ada:	bf00      	nop
 8003adc:	3750      	adds	r7, #80	@ 0x50
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	bd80      	pop	{r7, pc}
 8003ae2:	bf00      	nop
 8003ae4:	40023800 	.word	0x40023800
 8003ae8:	40007000 	.word	0x40007000

08003aec <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8003af0:	4b0f      	ldr	r3, [pc, #60]	@ (8003b30 <MX_RTC_Init+0x44>)
 8003af2:	4a10      	ldr	r2, [pc, #64]	@ (8003b34 <MX_RTC_Init+0x48>)
 8003af4:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_12;
 8003af6:	4b0e      	ldr	r3, [pc, #56]	@ (8003b30 <MX_RTC_Init+0x44>)
 8003af8:	2240      	movs	r2, #64	@ 0x40
 8003afa:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8003afc:	4b0c      	ldr	r3, [pc, #48]	@ (8003b30 <MX_RTC_Init+0x44>)
 8003afe:	227f      	movs	r2, #127	@ 0x7f
 8003b00:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8003b02:	4b0b      	ldr	r3, [pc, #44]	@ (8003b30 <MX_RTC_Init+0x44>)
 8003b04:	22ff      	movs	r2, #255	@ 0xff
 8003b06:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8003b08:	4b09      	ldr	r3, [pc, #36]	@ (8003b30 <MX_RTC_Init+0x44>)
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8003b0e:	4b08      	ldr	r3, [pc, #32]	@ (8003b30 <MX_RTC_Init+0x44>)
 8003b10:	2200      	movs	r2, #0
 8003b12:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8003b14:	4b06      	ldr	r3, [pc, #24]	@ (8003b30 <MX_RTC_Init+0x44>)
 8003b16:	2200      	movs	r2, #0
 8003b18:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8003b1a:	4805      	ldr	r0, [pc, #20]	@ (8003b30 <MX_RTC_Init+0x44>)
 8003b1c:	f002 f856 	bl	8005bcc <HAL_RTC_Init>
 8003b20:	4603      	mov	r3, r0
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d001      	beq.n	8003b2a <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 8003b26:	f000 fb93 	bl	8004250 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8003b2a:	bf00      	nop
 8003b2c:	bd80      	pop	{r7, pc}
 8003b2e:	bf00      	nop
 8003b30:	200015bc 	.word	0x200015bc
 8003b34:	40002800 	.word	0x40002800

08003b38 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8003b3c:	4b17      	ldr	r3, [pc, #92]	@ (8003b9c <MX_SPI1_Init+0x64>)
 8003b3e:	4a18      	ldr	r2, [pc, #96]	@ (8003ba0 <MX_SPI1_Init+0x68>)
 8003b40:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003b42:	4b16      	ldr	r3, [pc, #88]	@ (8003b9c <MX_SPI1_Init+0x64>)
 8003b44:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003b48:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003b4a:	4b14      	ldr	r3, [pc, #80]	@ (8003b9c <MX_SPI1_Init+0x64>)
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003b50:	4b12      	ldr	r3, [pc, #72]	@ (8003b9c <MX_SPI1_Init+0x64>)
 8003b52:	2200      	movs	r2, #0
 8003b54:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003b56:	4b11      	ldr	r3, [pc, #68]	@ (8003b9c <MX_SPI1_Init+0x64>)
 8003b58:	2200      	movs	r2, #0
 8003b5a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003b5c:	4b0f      	ldr	r3, [pc, #60]	@ (8003b9c <MX_SPI1_Init+0x64>)
 8003b5e:	2200      	movs	r2, #0
 8003b60:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003b62:	4b0e      	ldr	r3, [pc, #56]	@ (8003b9c <MX_SPI1_Init+0x64>)
 8003b64:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003b68:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003b6a:	4b0c      	ldr	r3, [pc, #48]	@ (8003b9c <MX_SPI1_Init+0x64>)
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003b70:	4b0a      	ldr	r3, [pc, #40]	@ (8003b9c <MX_SPI1_Init+0x64>)
 8003b72:	2200      	movs	r2, #0
 8003b74:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003b76:	4b09      	ldr	r3, [pc, #36]	@ (8003b9c <MX_SPI1_Init+0x64>)
 8003b78:	2200      	movs	r2, #0
 8003b7a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003b7c:	4b07      	ldr	r3, [pc, #28]	@ (8003b9c <MX_SPI1_Init+0x64>)
 8003b7e:	2200      	movs	r2, #0
 8003b80:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8003b82:	4b06      	ldr	r3, [pc, #24]	@ (8003b9c <MX_SPI1_Init+0x64>)
 8003b84:	220a      	movs	r2, #10
 8003b86:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003b88:	4804      	ldr	r0, [pc, #16]	@ (8003b9c <MX_SPI1_Init+0x64>)
 8003b8a:	f002 fb2b 	bl	80061e4 <HAL_SPI_Init>
 8003b8e:	4603      	mov	r3, r0
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d001      	beq.n	8003b98 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8003b94:	f000 fb5c 	bl	8004250 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003b98:	bf00      	nop
 8003b9a:	bd80      	pop	{r7, pc}
 8003b9c:	200015dc 	.word	0x200015dc
 8003ba0:	40013000 	.word	0x40013000

08003ba4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b092      	sub	sp, #72	@ 0x48
 8003ba8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003baa:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8003bae:	2200      	movs	r2, #0
 8003bb0:	601a      	str	r2, [r3, #0]
 8003bb2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003bb4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003bb8:	2200      	movs	r2, #0
 8003bba:	601a      	str	r2, [r3, #0]
 8003bbc:	605a      	str	r2, [r3, #4]
 8003bbe:	609a      	str	r2, [r3, #8]
 8003bc0:	60da      	str	r2, [r3, #12]
 8003bc2:	611a      	str	r2, [r3, #16]
 8003bc4:	615a      	str	r2, [r3, #20]
 8003bc6:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003bc8:	1d3b      	adds	r3, r7, #4
 8003bca:	2220      	movs	r2, #32
 8003bcc:	2100      	movs	r1, #0
 8003bce:	4618      	mov	r0, r3
 8003bd0:	f00b fe8b 	bl	800f8ea <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003bd4:	4b33      	ldr	r3, [pc, #204]	@ (8003ca4 <MX_TIM1_Init+0x100>)
 8003bd6:	4a34      	ldr	r2, [pc, #208]	@ (8003ca8 <MX_TIM1_Init+0x104>)
 8003bd8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8003bda:	4b32      	ldr	r3, [pc, #200]	@ (8003ca4 <MX_TIM1_Init+0x100>)
 8003bdc:	2200      	movs	r2, #0
 8003bde:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003be0:	4b30      	ldr	r3, [pc, #192]	@ (8003ca4 <MX_TIM1_Init+0x100>)
 8003be2:	2200      	movs	r2, #0
 8003be4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8003be6:	4b2f      	ldr	r3, [pc, #188]	@ (8003ca4 <MX_TIM1_Init+0x100>)
 8003be8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003bec:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003bee:	4b2d      	ldr	r3, [pc, #180]	@ (8003ca4 <MX_TIM1_Init+0x100>)
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003bf4:	4b2b      	ldr	r3, [pc, #172]	@ (8003ca4 <MX_TIM1_Init+0x100>)
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003bfa:	4b2a      	ldr	r3, [pc, #168]	@ (8003ca4 <MX_TIM1_Init+0x100>)
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003c00:	4828      	ldr	r0, [pc, #160]	@ (8003ca4 <MX_TIM1_Init+0x100>)
 8003c02:	f003 f985 	bl	8006f10 <HAL_TIM_PWM_Init>
 8003c06:	4603      	mov	r3, r0
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d001      	beq.n	8003c10 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8003c0c:	f000 fb20 	bl	8004250 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003c10:	2300      	movs	r3, #0
 8003c12:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003c14:	2300      	movs	r3, #0
 8003c16:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003c18:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8003c1c:	4619      	mov	r1, r3
 8003c1e:	4821      	ldr	r0, [pc, #132]	@ (8003ca4 <MX_TIM1_Init+0x100>)
 8003c20:	f004 f84c 	bl	8007cbc <HAL_TIMEx_MasterConfigSynchronization>
 8003c24:	4603      	mov	r3, r0
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d001      	beq.n	8003c2e <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8003c2a:	f000 fb11 	bl	8004250 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003c2e:	2360      	movs	r3, #96	@ 0x60
 8003c30:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8003c32:	2300      	movs	r3, #0
 8003c34:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003c36:	2300      	movs	r3, #0
 8003c38:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003c3a:	2300      	movs	r3, #0
 8003c3c:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003c3e:	2300      	movs	r3, #0
 8003c40:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003c42:	2300      	movs	r3, #0
 8003c44:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003c46:	2300      	movs	r3, #0
 8003c48:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003c4a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003c4e:	2200      	movs	r2, #0
 8003c50:	4619      	mov	r1, r3
 8003c52:	4814      	ldr	r0, [pc, #80]	@ (8003ca4 <MX_TIM1_Init+0x100>)
 8003c54:	f003 fb64 	bl	8007320 <HAL_TIM_PWM_ConfigChannel>
 8003c58:	4603      	mov	r3, r0
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d001      	beq.n	8003c62 <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 8003c5e:	f000 faf7 	bl	8004250 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003c62:	2300      	movs	r3, #0
 8003c64:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003c66:	2300      	movs	r3, #0
 8003c68:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003c6e:	2300      	movs	r3, #0
 8003c70:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003c72:	2300      	movs	r3, #0
 8003c74:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003c76:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003c7a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003c80:	1d3b      	adds	r3, r7, #4
 8003c82:	4619      	mov	r1, r3
 8003c84:	4807      	ldr	r0, [pc, #28]	@ (8003ca4 <MX_TIM1_Init+0x100>)
 8003c86:	f004 f895 	bl	8007db4 <HAL_TIMEx_ConfigBreakDeadTime>
 8003c8a:	4603      	mov	r3, r0
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d001      	beq.n	8003c94 <MX_TIM1_Init+0xf0>
  {
    Error_Handler();
 8003c90:	f000 fade 	bl	8004250 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8003c94:	4803      	ldr	r0, [pc, #12]	@ (8003ca4 <MX_TIM1_Init+0x100>)
 8003c96:	f000 fbdb 	bl	8004450 <HAL_TIM_MspPostInit>

}
 8003c9a:	bf00      	nop
 8003c9c:	3748      	adds	r7, #72	@ 0x48
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	bd80      	pop	{r7, pc}
 8003ca2:	bf00      	nop
 8003ca4:	20001634 	.word	0x20001634
 8003ca8:	40010000 	.word	0x40010000

08003cac <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b08e      	sub	sp, #56	@ 0x38
 8003cb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003cb2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	601a      	str	r2, [r3, #0]
 8003cba:	605a      	str	r2, [r3, #4]
 8003cbc:	609a      	str	r2, [r3, #8]
 8003cbe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003cc0:	f107 0320 	add.w	r3, r7, #32
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	601a      	str	r2, [r3, #0]
 8003cc8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003cca:	1d3b      	adds	r3, r7, #4
 8003ccc:	2200      	movs	r2, #0
 8003cce:	601a      	str	r2, [r3, #0]
 8003cd0:	605a      	str	r2, [r3, #4]
 8003cd2:	609a      	str	r2, [r3, #8]
 8003cd4:	60da      	str	r2, [r3, #12]
 8003cd6:	611a      	str	r2, [r3, #16]
 8003cd8:	615a      	str	r2, [r3, #20]
 8003cda:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003cdc:	4b2d      	ldr	r3, [pc, #180]	@ (8003d94 <MX_TIM3_Init+0xe8>)
 8003cde:	4a2e      	ldr	r2, [pc, #184]	@ (8003d98 <MX_TIM3_Init+0xec>)
 8003ce0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 24;
 8003ce2:	4b2c      	ldr	r3, [pc, #176]	@ (8003d94 <MX_TIM3_Init+0xe8>)
 8003ce4:	2218      	movs	r2, #24
 8003ce6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003ce8:	4b2a      	ldr	r3, [pc, #168]	@ (8003d94 <MX_TIM3_Init+0xe8>)
 8003cea:	2200      	movs	r2, #0
 8003cec:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8003cee:	4b29      	ldr	r3, [pc, #164]	@ (8003d94 <MX_TIM3_Init+0xe8>)
 8003cf0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003cf4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003cf6:	4b27      	ldr	r3, [pc, #156]	@ (8003d94 <MX_TIM3_Init+0xe8>)
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003cfc:	4b25      	ldr	r3, [pc, #148]	@ (8003d94 <MX_TIM3_Init+0xe8>)
 8003cfe:	2280      	movs	r2, #128	@ 0x80
 8003d00:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003d02:	4824      	ldr	r0, [pc, #144]	@ (8003d94 <MX_TIM3_Init+0xe8>)
 8003d04:	f003 f844 	bl	8006d90 <HAL_TIM_Base_Init>
 8003d08:	4603      	mov	r3, r0
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d001      	beq.n	8003d12 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8003d0e:	f000 fa9f 	bl	8004250 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003d12:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003d16:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003d18:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003d1c:	4619      	mov	r1, r3
 8003d1e:	481d      	ldr	r0, [pc, #116]	@ (8003d94 <MX_TIM3_Init+0xe8>)
 8003d20:	f003 fbc0 	bl	80074a4 <HAL_TIM_ConfigClockSource>
 8003d24:	4603      	mov	r3, r0
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d001      	beq.n	8003d2e <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8003d2a:	f000 fa91 	bl	8004250 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003d2e:	4819      	ldr	r0, [pc, #100]	@ (8003d94 <MX_TIM3_Init+0xe8>)
 8003d30:	f003 f8ee 	bl	8006f10 <HAL_TIM_PWM_Init>
 8003d34:	4603      	mov	r3, r0
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d001      	beq.n	8003d3e <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8003d3a:	f000 fa89 	bl	8004250 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003d3e:	2300      	movs	r3, #0
 8003d40:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003d42:	2300      	movs	r3, #0
 8003d44:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003d46:	f107 0320 	add.w	r3, r7, #32
 8003d4a:	4619      	mov	r1, r3
 8003d4c:	4811      	ldr	r0, [pc, #68]	@ (8003d94 <MX_TIM3_Init+0xe8>)
 8003d4e:	f003 ffb5 	bl	8007cbc <HAL_TIMEx_MasterConfigSynchronization>
 8003d52:	4603      	mov	r3, r0
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d001      	beq.n	8003d5c <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8003d58:	f000 fa7a 	bl	8004250 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003d5c:	2360      	movs	r3, #96	@ 0x60
 8003d5e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 499;
 8003d60:	f240 13f3 	movw	r3, #499	@ 0x1f3
 8003d64:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003d66:	2300      	movs	r3, #0
 8003d68:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003d6e:	1d3b      	adds	r3, r7, #4
 8003d70:	2200      	movs	r2, #0
 8003d72:	4619      	mov	r1, r3
 8003d74:	4807      	ldr	r0, [pc, #28]	@ (8003d94 <MX_TIM3_Init+0xe8>)
 8003d76:	f003 fad3 	bl	8007320 <HAL_TIM_PWM_ConfigChannel>
 8003d7a:	4603      	mov	r3, r0
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d001      	beq.n	8003d84 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8003d80:	f000 fa66 	bl	8004250 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8003d84:	4803      	ldr	r0, [pc, #12]	@ (8003d94 <MX_TIM3_Init+0xe8>)
 8003d86:	f000 fb63 	bl	8004450 <HAL_TIM_MspPostInit>

}
 8003d8a:	bf00      	nop
 8003d8c:	3738      	adds	r7, #56	@ 0x38
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	bd80      	pop	{r7, pc}
 8003d92:	bf00      	nop
 8003d94:	2000167c 	.word	0x2000167c
 8003d98:	40000400 	.word	0x40000400

08003d9c <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b082      	sub	sp, #8
 8003da0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003da2:	463b      	mov	r3, r7
 8003da4:	2200      	movs	r2, #0
 8003da6:	601a      	str	r2, [r3, #0]
 8003da8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8003daa:	4b15      	ldr	r3, [pc, #84]	@ (8003e00 <MX_TIM7_Init+0x64>)
 8003dac:	4a15      	ldr	r2, [pc, #84]	@ (8003e04 <MX_TIM7_Init+0x68>)
 8003dae:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 2499;
 8003db0:	4b13      	ldr	r3, [pc, #76]	@ (8003e00 <MX_TIM7_Init+0x64>)
 8003db2:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 8003db6:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003db8:	4b11      	ldr	r3, [pc, #68]	@ (8003e00 <MX_TIM7_Init+0x64>)
 8003dba:	2200      	movs	r2, #0
 8003dbc:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 99;
 8003dbe:	4b10      	ldr	r3, [pc, #64]	@ (8003e00 <MX_TIM7_Init+0x64>)
 8003dc0:	2263      	movs	r2, #99	@ 0x63
 8003dc2:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003dc4:	4b0e      	ldr	r3, [pc, #56]	@ (8003e00 <MX_TIM7_Init+0x64>)
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8003dca:	480d      	ldr	r0, [pc, #52]	@ (8003e00 <MX_TIM7_Init+0x64>)
 8003dcc:	f002 ffe0 	bl	8006d90 <HAL_TIM_Base_Init>
 8003dd0:	4603      	mov	r3, r0
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d001      	beq.n	8003dda <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8003dd6:	f000 fa3b 	bl	8004250 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003dda:	2300      	movs	r3, #0
 8003ddc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003dde:	2300      	movs	r3, #0
 8003de0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8003de2:	463b      	mov	r3, r7
 8003de4:	4619      	mov	r1, r3
 8003de6:	4806      	ldr	r0, [pc, #24]	@ (8003e00 <MX_TIM7_Init+0x64>)
 8003de8:	f003 ff68 	bl	8007cbc <HAL_TIMEx_MasterConfigSynchronization>
 8003dec:	4603      	mov	r3, r0
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d001      	beq.n	8003df6 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8003df2:	f000 fa2d 	bl	8004250 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8003df6:	bf00      	nop
 8003df8:	3708      	adds	r7, #8
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	bd80      	pop	{r7, pc}
 8003dfe:	bf00      	nop
 8003e00:	200016c4 	.word	0x200016c4
 8003e04:	40001400 	.word	0x40001400

08003e08 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003e0c:	4b11      	ldr	r3, [pc, #68]	@ (8003e54 <MX_USART2_UART_Init+0x4c>)
 8003e0e:	4a12      	ldr	r2, [pc, #72]	@ (8003e58 <MX_USART2_UART_Init+0x50>)
 8003e10:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003e12:	4b10      	ldr	r3, [pc, #64]	@ (8003e54 <MX_USART2_UART_Init+0x4c>)
 8003e14:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003e18:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003e1a:	4b0e      	ldr	r3, [pc, #56]	@ (8003e54 <MX_USART2_UART_Init+0x4c>)
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003e20:	4b0c      	ldr	r3, [pc, #48]	@ (8003e54 <MX_USART2_UART_Init+0x4c>)
 8003e22:	2200      	movs	r2, #0
 8003e24:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003e26:	4b0b      	ldr	r3, [pc, #44]	@ (8003e54 <MX_USART2_UART_Init+0x4c>)
 8003e28:	2200      	movs	r2, #0
 8003e2a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003e2c:	4b09      	ldr	r3, [pc, #36]	@ (8003e54 <MX_USART2_UART_Init+0x4c>)
 8003e2e:	220c      	movs	r2, #12
 8003e30:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003e32:	4b08      	ldr	r3, [pc, #32]	@ (8003e54 <MX_USART2_UART_Init+0x4c>)
 8003e34:	2200      	movs	r2, #0
 8003e36:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003e38:	4b06      	ldr	r3, [pc, #24]	@ (8003e54 <MX_USART2_UART_Init+0x4c>)
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003e3e:	4805      	ldr	r0, [pc, #20]	@ (8003e54 <MX_USART2_UART_Init+0x4c>)
 8003e40:	f004 f81e 	bl	8007e80 <HAL_UART_Init>
 8003e44:	4603      	mov	r3, r0
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d001      	beq.n	8003e4e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8003e4a:	f000 fa01 	bl	8004250 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003e4e:	bf00      	nop
 8003e50:	bd80      	pop	{r7, pc}
 8003e52:	bf00      	nop
 8003e54:	2000170c 	.word	0x2000170c
 8003e58:	40004400 	.word	0x40004400

08003e5c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b08c      	sub	sp, #48	@ 0x30
 8003e60:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e62:	f107 031c 	add.w	r3, r7, #28
 8003e66:	2200      	movs	r2, #0
 8003e68:	601a      	str	r2, [r3, #0]
 8003e6a:	605a      	str	r2, [r3, #4]
 8003e6c:	609a      	str	r2, [r3, #8]
 8003e6e:	60da      	str	r2, [r3, #12]
 8003e70:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003e72:	2300      	movs	r3, #0
 8003e74:	61bb      	str	r3, [r7, #24]
 8003e76:	4bac      	ldr	r3, [pc, #688]	@ (8004128 <MX_GPIO_Init+0x2cc>)
 8003e78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e7a:	4aab      	ldr	r2, [pc, #684]	@ (8004128 <MX_GPIO_Init+0x2cc>)
 8003e7c:	f043 0310 	orr.w	r3, r3, #16
 8003e80:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e82:	4ba9      	ldr	r3, [pc, #676]	@ (8004128 <MX_GPIO_Init+0x2cc>)
 8003e84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e86:	f003 0310 	and.w	r3, r3, #16
 8003e8a:	61bb      	str	r3, [r7, #24]
 8003e8c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003e8e:	2300      	movs	r3, #0
 8003e90:	617b      	str	r3, [r7, #20]
 8003e92:	4ba5      	ldr	r3, [pc, #660]	@ (8004128 <MX_GPIO_Init+0x2cc>)
 8003e94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e96:	4aa4      	ldr	r2, [pc, #656]	@ (8004128 <MX_GPIO_Init+0x2cc>)
 8003e98:	f043 0304 	orr.w	r3, r3, #4
 8003e9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e9e:	4ba2      	ldr	r3, [pc, #648]	@ (8004128 <MX_GPIO_Init+0x2cc>)
 8003ea0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ea2:	f003 0304 	and.w	r3, r3, #4
 8003ea6:	617b      	str	r3, [r7, #20]
 8003ea8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003eaa:	2300      	movs	r3, #0
 8003eac:	613b      	str	r3, [r7, #16]
 8003eae:	4b9e      	ldr	r3, [pc, #632]	@ (8004128 <MX_GPIO_Init+0x2cc>)
 8003eb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eb2:	4a9d      	ldr	r2, [pc, #628]	@ (8004128 <MX_GPIO_Init+0x2cc>)
 8003eb4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003eb8:	6313      	str	r3, [r2, #48]	@ 0x30
 8003eba:	4b9b      	ldr	r3, [pc, #620]	@ (8004128 <MX_GPIO_Init+0x2cc>)
 8003ebc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ebe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ec2:	613b      	str	r3, [r7, #16]
 8003ec4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	60fb      	str	r3, [r7, #12]
 8003eca:	4b97      	ldr	r3, [pc, #604]	@ (8004128 <MX_GPIO_Init+0x2cc>)
 8003ecc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ece:	4a96      	ldr	r2, [pc, #600]	@ (8004128 <MX_GPIO_Init+0x2cc>)
 8003ed0:	f043 0301 	orr.w	r3, r3, #1
 8003ed4:	6313      	str	r3, [r2, #48]	@ 0x30
 8003ed6:	4b94      	ldr	r3, [pc, #592]	@ (8004128 <MX_GPIO_Init+0x2cc>)
 8003ed8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eda:	f003 0301 	and.w	r3, r3, #1
 8003ede:	60fb      	str	r3, [r7, #12]
 8003ee0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	60bb      	str	r3, [r7, #8]
 8003ee6:	4b90      	ldr	r3, [pc, #576]	@ (8004128 <MX_GPIO_Init+0x2cc>)
 8003ee8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eea:	4a8f      	ldr	r2, [pc, #572]	@ (8004128 <MX_GPIO_Init+0x2cc>)
 8003eec:	f043 0302 	orr.w	r3, r3, #2
 8003ef0:	6313      	str	r3, [r2, #48]	@ 0x30
 8003ef2:	4b8d      	ldr	r3, [pc, #564]	@ (8004128 <MX_GPIO_Init+0x2cc>)
 8003ef4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ef6:	f003 0302 	and.w	r3, r3, #2
 8003efa:	60bb      	str	r3, [r7, #8]
 8003efc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003efe:	2300      	movs	r3, #0
 8003f00:	607b      	str	r3, [r7, #4]
 8003f02:	4b89      	ldr	r3, [pc, #548]	@ (8004128 <MX_GPIO_Init+0x2cc>)
 8003f04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f06:	4a88      	ldr	r2, [pc, #544]	@ (8004128 <MX_GPIO_Init+0x2cc>)
 8003f08:	f043 0308 	orr.w	r3, r3, #8
 8003f0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f0e:	4b86      	ldr	r3, [pc, #536]	@ (8004128 <MX_GPIO_Init+0x2cc>)
 8003f10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f12:	f003 0308 	and.w	r3, r3, #8
 8003f16:	607b      	str	r3, [r7, #4]
 8003f18:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	2108      	movs	r1, #8
 8003f1e:	4883      	ldr	r0, [pc, #524]	@ (800412c <MX_GPIO_Init+0x2d0>)
 8003f20:	f001 f85c 	bl	8004fdc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8003f24:	2201      	movs	r2, #1
 8003f26:	2101      	movs	r1, #1
 8003f28:	4881      	ldr	r0, [pc, #516]	@ (8004130 <MX_GPIO_Init+0x2d4>)
 8003f2a:	f001 f857 	bl	8004fdc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8003f2e:	2200      	movs	r2, #0
 8003f30:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8003f34:	487f      	ldr	r0, [pc, #508]	@ (8004134 <MX_GPIO_Init+0x2d8>)
 8003f36:	f001 f851 	bl	8004fdc <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, MOTOR_IN1_Pin|MOTOR_IN2_Pin, GPIO_PIN_RESET);
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8003f40:	487b      	ldr	r0, [pc, #492]	@ (8004130 <MX_GPIO_Init+0x2d4>)
 8003f42:	f001 f84b 	bl	8004fdc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8003f46:	2308      	movs	r3, #8
 8003f48:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f4e:	2300      	movs	r3, #0
 8003f50:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f52:	2300      	movs	r3, #0
 8003f54:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8003f56:	f107 031c 	add.w	r3, r7, #28
 8003f5a:	4619      	mov	r1, r3
 8003f5c:	4873      	ldr	r0, [pc, #460]	@ (800412c <MX_GPIO_Init+0x2d0>)
 8003f5e:	f000 fe89 	bl	8004c74 <HAL_GPIO_Init>

  /*Configure GPIO pins : ENCODER_A_Pin ENCODER_B_Pin */
  GPIO_InitStruct.Pin = ENCODER_A_Pin|ENCODER_B_Pin;
 8003f62:	2350      	movs	r3, #80	@ 0x50
 8003f64:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8003f66:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8003f6a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003f70:	f107 031c 	add.w	r3, r7, #28
 8003f74:	4619      	mov	r1, r3
 8003f76:	486d      	ldr	r0, [pc, #436]	@ (800412c <MX_GPIO_Init+0x2d0>)
 8003f78:	f000 fe7c 	bl	8004c74 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_PowerSwitchOn_Pin MOTOR_IN1_Pin MOTOR_IN2_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|MOTOR_IN1_Pin|MOTOR_IN2_Pin;
 8003f7c:	f240 3301 	movw	r3, #769	@ 0x301
 8003f80:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003f82:	2301      	movs	r3, #1
 8003f84:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f86:	2300      	movs	r3, #0
 8003f88:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003f8e:	f107 031c 	add.w	r3, r7, #28
 8003f92:	4619      	mov	r1, r3
 8003f94:	4866      	ldr	r0, [pc, #408]	@ (8004130 <MX_GPIO_Init+0x2d4>)
 8003f96:	f000 fe6d 	bl	8004c74 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8003f9a:	2308      	movs	r3, #8
 8003f9c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f9e:	2302      	movs	r3, #2
 8003fa0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003faa:	2305      	movs	r3, #5
 8003fac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8003fae:	f107 031c 	add.w	r3, r7, #28
 8003fb2:	4619      	mov	r1, r3
 8003fb4:	485e      	ldr	r0, [pc, #376]	@ (8004130 <MX_GPIO_Init+0x2d4>)
 8003fb6:	f000 fe5d 	bl	8004c74 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8003fba:	2301      	movs	r3, #1
 8003fbc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003fbe:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003fc2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003fc8:	f107 031c 	add.w	r3, r7, #28
 8003fcc:	4619      	mov	r1, r3
 8003fce:	485a      	ldr	r0, [pc, #360]	@ (8004138 <MX_GPIO_Init+0x2dc>)
 8003fd0:	f000 fe50 	bl	8004c74 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8003fd4:	2310      	movs	r3, #16
 8003fd6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fd8:	2302      	movs	r3, #2
 8003fda:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fdc:	2300      	movs	r3, #0
 8003fde:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003fe4:	2306      	movs	r3, #6
 8003fe6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8003fe8:	f107 031c 	add.w	r3, r7, #28
 8003fec:	4619      	mov	r1, r3
 8003fee:	4852      	ldr	r0, [pc, #328]	@ (8004138 <MX_GPIO_Init+0x2dc>)
 8003ff0:	f000 fe40 	bl	8004c74 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8003ff4:	2304      	movs	r3, #4
 8003ff6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8004000:	f107 031c 	add.w	r3, r7, #28
 8004004:	4619      	mov	r1, r3
 8004006:	484d      	ldr	r0, [pc, #308]	@ (800413c <MX_GPIO_Init+0x2e0>)
 8004008:	f000 fe34 	bl	8004c74 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 800400c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004010:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004012:	2302      	movs	r3, #2
 8004014:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004016:	2300      	movs	r3, #0
 8004018:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800401a:	2300      	movs	r3, #0
 800401c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800401e:	2305      	movs	r3, #5
 8004020:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8004022:	f107 031c 	add.w	r3, r7, #28
 8004026:	4619      	mov	r1, r3
 8004028:	4844      	ldr	r0, [pc, #272]	@ (800413c <MX_GPIO_Init+0x2e0>)
 800402a:	f000 fe23 	bl	8004c74 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800402e:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8004032:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004034:	2301      	movs	r3, #1
 8004036:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004038:	2300      	movs	r3, #0
 800403a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800403c:	2300      	movs	r3, #0
 800403e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004040:	f107 031c 	add.w	r3, r7, #28
 8004044:	4619      	mov	r1, r3
 8004046:	483b      	ldr	r0, [pc, #236]	@ (8004134 <MX_GPIO_Init+0x2d8>)
 8004048:	f000 fe14 	bl	8004c74 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 800404c:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8004050:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004052:	2302      	movs	r3, #2
 8004054:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004056:	2300      	movs	r3, #0
 8004058:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800405a:	2300      	movs	r3, #0
 800405c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800405e:	2306      	movs	r3, #6
 8004060:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004062:	f107 031c 	add.w	r3, r7, #28
 8004066:	4619      	mov	r1, r3
 8004068:	4831      	ldr	r0, [pc, #196]	@ (8004130 <MX_GPIO_Init+0x2d4>)
 800406a:	f000 fe03 	bl	8004c74 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800406e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004072:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004074:	2300      	movs	r3, #0
 8004076:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004078:	2300      	movs	r3, #0
 800407a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800407c:	f107 031c 	add.w	r3, r7, #28
 8004080:	4619      	mov	r1, r3
 8004082:	482d      	ldr	r0, [pc, #180]	@ (8004138 <MX_GPIO_Init+0x2dc>)
 8004084:	f000 fdf6 	bl	8004c74 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8004088:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800408c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800408e:	2302      	movs	r3, #2
 8004090:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004092:	2300      	movs	r3, #0
 8004094:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004096:	2300      	movs	r3, #0
 8004098:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800409a:	230a      	movs	r3, #10
 800409c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800409e:	f107 031c 	add.w	r3, r7, #28
 80040a2:	4619      	mov	r1, r3
 80040a4:	4824      	ldr	r0, [pc, #144]	@ (8004138 <MX_GPIO_Init+0x2dc>)
 80040a6:	f000 fde5 	bl	8004c74 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80040aa:	2320      	movs	r3, #32
 80040ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80040ae:	2300      	movs	r3, #0
 80040b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040b2:	2300      	movs	r3, #0
 80040b4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80040b6:	f107 031c 	add.w	r3, r7, #28
 80040ba:	4619      	mov	r1, r3
 80040bc:	481d      	ldr	r0, [pc, #116]	@ (8004134 <MX_GPIO_Init+0x2d8>)
 80040be:	f000 fdd9 	bl	8004c74 <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 80040c2:	f44f 7310 	mov.w	r3, #576	@ 0x240
 80040c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80040c8:	2312      	movs	r3, #18
 80040ca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80040cc:	2301      	movs	r3, #1
 80040ce:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80040d0:	2302      	movs	r3, #2
 80040d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80040d4:	2304      	movs	r3, #4
 80040d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80040d8:	f107 031c 	add.w	r3, r7, #28
 80040dc:	4619      	mov	r1, r3
 80040de:	4817      	ldr	r0, [pc, #92]	@ (800413c <MX_GPIO_Init+0x2e0>)
 80040e0:	f000 fdc8 	bl	8004c74 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80040e4:	2302      	movs	r3, #2
 80040e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80040e8:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80040ec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040ee:	2300      	movs	r3, #0
 80040f0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80040f2:	f107 031c 	add.w	r3, r7, #28
 80040f6:	4619      	mov	r1, r3
 80040f8:	480c      	ldr	r0, [pc, #48]	@ (800412c <MX_GPIO_Init+0x2d0>)
 80040fa:	f000 fdbb 	bl	8004c74 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 80040fe:	2200      	movs	r2, #0
 8004100:	2100      	movs	r1, #0
 8004102:	200a      	movs	r0, #10
 8004104:	f000 fcfa 	bl	8004afc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8004108:	200a      	movs	r0, #10
 800410a:	f000 fd13 	bl	8004b34 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800410e:	2200      	movs	r2, #0
 8004110:	2100      	movs	r1, #0
 8004112:	2017      	movs	r0, #23
 8004114:	f000 fcf2 	bl	8004afc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8004118:	2017      	movs	r0, #23
 800411a:	f000 fd0b 	bl	8004b34 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800411e:	bf00      	nop
 8004120:	3730      	adds	r7, #48	@ 0x30
 8004122:	46bd      	mov	sp, r7
 8004124:	bd80      	pop	{r7, pc}
 8004126:	bf00      	nop
 8004128:	40023800 	.word	0x40023800
 800412c:	40021000 	.word	0x40021000
 8004130:	40020800 	.word	0x40020800
 8004134:	40020c00 	.word	0x40020c00
 8004138:	40020000 	.word	0x40020000
 800413c:	40020400 	.word	0x40020400

08004140 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

// This function is called from the UART interrupt handler, so it executes in the interrupt context
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	b086      	sub	sp, #24
 8004144:	af02      	add	r7, sp, #8
 8004146:	6078      	str	r0, [r7, #4]
	// Dummy variable used to replace final character in data queue
	uint8_t dummy;

	// Add a small delay to allow timing for message transmission
	for(uint32_t i=0; i<4000; i++);
 8004148:	2300      	movs	r3, #0
 800414a:	60fb      	str	r3, [r7, #12]
 800414c:	e002      	b.n	8004154 <HAL_UART_RxCpltCallback+0x14>
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	3301      	adds	r3, #1
 8004152:	60fb      	str	r3, [r7, #12]
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 800415a:	d3f8      	bcc.n	800414e <HAL_UART_RxCpltCallback+0xe>

	// Check if data is available via UART
	if(!xQueueIsQueueFullFromISR(q_data)) {
 800415c:	4b1e      	ldr	r3, [pc, #120]	@ (80041d8 <HAL_UART_RxCpltCallback+0x98>)
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	4618      	mov	r0, r3
 8004162:	f006 f85c 	bl	800a21e <xQueueIsQueueFullFromISR>
 8004166:	4603      	mov	r3, r0
 8004168:	2b00      	cmp	r3, #0
 800416a:	d107      	bne.n	800417c <HAL_UART_RxCpltCallback+0x3c>
		// Enqueue data byte
		xQueueSendFromISR(q_data, (void*)&user_data, NULL);
 800416c:	4b1a      	ldr	r3, [pc, #104]	@ (80041d8 <HAL_UART_RxCpltCallback+0x98>)
 800416e:	6818      	ldr	r0, [r3, #0]
 8004170:	2300      	movs	r3, #0
 8004172:	2200      	movs	r2, #0
 8004174:	4919      	ldr	r1, [pc, #100]	@ (80041dc <HAL_UART_RxCpltCallback+0x9c>)
 8004176:	f005 fb45 	bl	8009804 <xQueueGenericSendFromISR>
 800417a:	e013      	b.n	80041a4 <HAL_UART_RxCpltCallback+0x64>
	}
	// If no data available, check if last entered character is newline character
	else {
		if(user_data == '\n') {
 800417c:	4b17      	ldr	r3, [pc, #92]	@ (80041dc <HAL_UART_RxCpltCallback+0x9c>)
 800417e:	781b      	ldrb	r3, [r3, #0]
 8004180:	b2db      	uxtb	r3, r3
 8004182:	2b0a      	cmp	r3, #10
 8004184:	d10e      	bne.n	80041a4 <HAL_UART_RxCpltCallback+0x64>
			// Replace last byte of data queue with '\n'
			xQueueReceiveFromISR(q_data, (void*)&dummy, NULL);
 8004186:	4b14      	ldr	r3, [pc, #80]	@ (80041d8 <HAL_UART_RxCpltCallback+0x98>)
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f107 010b 	add.w	r1, r7, #11
 800418e:	2200      	movs	r2, #0
 8004190:	4618      	mov	r0, r3
 8004192:	f005 fe4d 	bl	8009e30 <xQueueReceiveFromISR>
			xQueueSendFromISR(q_data, (void*)&user_data, NULL);
 8004196:	4b10      	ldr	r3, [pc, #64]	@ (80041d8 <HAL_UART_RxCpltCallback+0x98>)
 8004198:	6818      	ldr	r0, [r3, #0]
 800419a:	2300      	movs	r3, #0
 800419c:	2200      	movs	r2, #0
 800419e:	490f      	ldr	r1, [pc, #60]	@ (80041dc <HAL_UART_RxCpltCallback+0x9c>)
 80041a0:	f005 fb30 	bl	8009804 <xQueueGenericSendFromISR>
		}
	}

	// Send notification to message handler task if user_data == '\n'
	if(user_data == '\n') {
 80041a4:	4b0d      	ldr	r3, [pc, #52]	@ (80041dc <HAL_UART_RxCpltCallback+0x9c>)
 80041a6:	781b      	ldrb	r3, [r3, #0]
 80041a8:	b2db      	uxtb	r3, r3
 80041aa:	2b0a      	cmp	r3, #10
 80041ac:	d10a      	bne.n	80041c4 <HAL_UART_RxCpltCallback+0x84>
		xTaskNotifyFromISR(handle_message_handler_task, 0, eNoAction, NULL);
 80041ae:	4b0c      	ldr	r3, [pc, #48]	@ (80041e0 <HAL_UART_RxCpltCallback+0xa0>)
 80041b0:	6818      	ldr	r0, [r3, #0]
 80041b2:	2300      	movs	r3, #0
 80041b4:	9301      	str	r3, [sp, #4]
 80041b6:	2300      	movs	r3, #0
 80041b8:	9300      	str	r3, [sp, #0]
 80041ba:	2300      	movs	r3, #0
 80041bc:	2200      	movs	r2, #0
 80041be:	2100      	movs	r1, #0
 80041c0:	f007 fa7a 	bl	800b6b8 <xTaskGenericNotifyFromISR>
	}

	// Enable UART data byte reception again in interrupt mode
	HAL_UART_Receive_IT(&huart2, (uint8_t*)&user_data, 1);
 80041c4:	2201      	movs	r2, #1
 80041c6:	4905      	ldr	r1, [pc, #20]	@ (80041dc <HAL_UART_RxCpltCallback+0x9c>)
 80041c8:	4806      	ldr	r0, [pc, #24]	@ (80041e4 <HAL_UART_RxCpltCallback+0xa4>)
 80041ca:	f003 ff34 	bl	8008036 <HAL_UART_Receive_IT>

}
 80041ce:	bf00      	nop
 80041d0:	3710      	adds	r7, #16
 80041d2:	46bd      	mov	sp, r7
 80041d4:	bd80      	pop	{r7, pc}
 80041d6:	bf00      	nop
 80041d8:	20001774 	.word	0x20001774
 80041dc:	20001798 	.word	0x20001798
 80041e0:	20001758 	.word	0x20001758
 80041e4:	2000170c 	.word	0x2000170c

080041e8 <HAL_GPIO_EXTI_Callback>:

// This function is called from the GPIO interrupt handler, so it executes in the interrupt context
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b082      	sub	sp, #8
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	4603      	mov	r3, r0
 80041f0:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == ENCODER_A_GPIO_Pin) {
 80041f2:	88fb      	ldrh	r3, [r7, #6]
 80041f4:	2b10      	cmp	r3, #16
 80041f6:	d103      	bne.n	8004200 <HAL_GPIO_EXTI_Callback+0x18>
		motor_gpio_callback(GPIO_Pin);
 80041f8:	88fb      	ldrh	r3, [r7, #6]
 80041fa:	4618      	mov	r0, r3
 80041fc:	f7fe f87e 	bl	80022fc <motor_gpio_callback>
	}
	if (GPIO_Pin == ENCODER_B_GPIO_Pin) {
 8004200:	88fb      	ldrh	r3, [r7, #6]
 8004202:	2b40      	cmp	r3, #64	@ 0x40
 8004204:	d103      	bne.n	800420e <HAL_GPIO_EXTI_Callback+0x26>
		motor_gpio_callback(GPIO_Pin);
 8004206:	88fb      	ldrh	r3, [r7, #6]
 8004208:	4618      	mov	r0, r3
 800420a:	f7fe f877 	bl	80022fc <motor_gpio_callback>
	}
}
 800420e:	bf00      	nop
 8004210:	3708      	adds	r7, #8
 8004212:	46bd      	mov	sp, r7
 8004214:	bd80      	pop	{r7, pc}
	...

08004218 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004218:	b580      	push	{r7, lr}
 800421a:	b082      	sub	sp, #8
 800421c:	af00      	add	r7, sp, #0
 800421e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	4a08      	ldr	r2, [pc, #32]	@ (8004248 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8004226:	4293      	cmp	r3, r2
 8004228:	d101      	bne.n	800422e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800422a:	f000 fb8f 	bl	800494c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if (htim->Instance == TIM7) {
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	4a06      	ldr	r2, [pc, #24]	@ (800424c <HAL_TIM_PeriodElapsedCallback+0x34>)
 8004234:	4293      	cmp	r3, r2
 8004236:	d102      	bne.n	800423e <HAL_TIM_PeriodElapsedCallback+0x26>
	motor_timer_callback(htim);
 8004238:	6878      	ldr	r0, [r7, #4]
 800423a:	f7fe f8b5 	bl	80023a8 <motor_timer_callback>
  }
  /* USER CODE END Callback 1 */
}
 800423e:	bf00      	nop
 8004240:	3708      	adds	r7, #8
 8004242:	46bd      	mov	sp, r7
 8004244:	bd80      	pop	{r7, pc}
 8004246:	bf00      	nop
 8004248:	40001000 	.word	0x40001000
 800424c:	40001400 	.word	0x40001400

08004250 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004250:	b480      	push	{r7}
 8004252:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004254:	b672      	cpsid	i
}
 8004256:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004258:	bf00      	nop
 800425a:	e7fd      	b.n	8004258 <Error_Handler+0x8>

0800425c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800425c:	b580      	push	{r7, lr}
 800425e:	b082      	sub	sp, #8
 8004260:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004262:	2300      	movs	r3, #0
 8004264:	607b      	str	r3, [r7, #4]
 8004266:	4b10      	ldr	r3, [pc, #64]	@ (80042a8 <HAL_MspInit+0x4c>)
 8004268:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800426a:	4a0f      	ldr	r2, [pc, #60]	@ (80042a8 <HAL_MspInit+0x4c>)
 800426c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004270:	6453      	str	r3, [r2, #68]	@ 0x44
 8004272:	4b0d      	ldr	r3, [pc, #52]	@ (80042a8 <HAL_MspInit+0x4c>)
 8004274:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004276:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800427a:	607b      	str	r3, [r7, #4]
 800427c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800427e:	2300      	movs	r3, #0
 8004280:	603b      	str	r3, [r7, #0]
 8004282:	4b09      	ldr	r3, [pc, #36]	@ (80042a8 <HAL_MspInit+0x4c>)
 8004284:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004286:	4a08      	ldr	r2, [pc, #32]	@ (80042a8 <HAL_MspInit+0x4c>)
 8004288:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800428c:	6413      	str	r3, [r2, #64]	@ 0x40
 800428e:	4b06      	ldr	r3, [pc, #24]	@ (80042a8 <HAL_MspInit+0x4c>)
 8004290:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004292:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004296:	603b      	str	r3, [r7, #0]
 8004298:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  vInitPrioGroupValue();
 800429a:	f008 f86f 	bl	800c37c <vInitPrioGroupValue>

  /* USER CODE END MspInit 1 */
}
 800429e:	bf00      	nop
 80042a0:	3708      	adds	r7, #8
 80042a2:	46bd      	mov	sp, r7
 80042a4:	bd80      	pop	{r7, pc}
 80042a6:	bf00      	nop
 80042a8:	40023800 	.word	0x40023800

080042ac <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b086      	sub	sp, #24
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80042b4:	f107 0308 	add.w	r3, r7, #8
 80042b8:	2200      	movs	r2, #0
 80042ba:	601a      	str	r2, [r3, #0]
 80042bc:	605a      	str	r2, [r3, #4]
 80042be:	609a      	str	r2, [r3, #8]
 80042c0:	60da      	str	r2, [r3, #12]
  if(hrtc->Instance==RTC)
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	4a0c      	ldr	r2, [pc, #48]	@ (80042f8 <HAL_RTC_MspInit+0x4c>)
 80042c8:	4293      	cmp	r3, r2
 80042ca:	d111      	bne.n	80042f0 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80042cc:	2302      	movs	r3, #2
 80042ce:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80042d0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80042d4:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80042d6:	f107 0308 	add.w	r3, r7, #8
 80042da:	4618      	mov	r0, r3
 80042dc:	f001 fb94 	bl	8005a08 <HAL_RCCEx_PeriphCLKConfig>
 80042e0:	4603      	mov	r3, r0
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d001      	beq.n	80042ea <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 80042e6:	f7ff ffb3 	bl	8004250 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80042ea:	4b04      	ldr	r3, [pc, #16]	@ (80042fc <HAL_RTC_MspInit+0x50>)
 80042ec:	2201      	movs	r2, #1
 80042ee:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80042f0:	bf00      	nop
 80042f2:	3718      	adds	r7, #24
 80042f4:	46bd      	mov	sp, r7
 80042f6:	bd80      	pop	{r7, pc}
 80042f8:	40002800 	.word	0x40002800
 80042fc:	42470e3c 	.word	0x42470e3c

08004300 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b08a      	sub	sp, #40	@ 0x28
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004308:	f107 0314 	add.w	r3, r7, #20
 800430c:	2200      	movs	r2, #0
 800430e:	601a      	str	r2, [r3, #0]
 8004310:	605a      	str	r2, [r3, #4]
 8004312:	609a      	str	r2, [r3, #8]
 8004314:	60da      	str	r2, [r3, #12]
 8004316:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	4a19      	ldr	r2, [pc, #100]	@ (8004384 <HAL_SPI_MspInit+0x84>)
 800431e:	4293      	cmp	r3, r2
 8004320:	d12b      	bne.n	800437a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004322:	2300      	movs	r3, #0
 8004324:	613b      	str	r3, [r7, #16]
 8004326:	4b18      	ldr	r3, [pc, #96]	@ (8004388 <HAL_SPI_MspInit+0x88>)
 8004328:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800432a:	4a17      	ldr	r2, [pc, #92]	@ (8004388 <HAL_SPI_MspInit+0x88>)
 800432c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004330:	6453      	str	r3, [r2, #68]	@ 0x44
 8004332:	4b15      	ldr	r3, [pc, #84]	@ (8004388 <HAL_SPI_MspInit+0x88>)
 8004334:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004336:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800433a:	613b      	str	r3, [r7, #16]
 800433c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800433e:	2300      	movs	r3, #0
 8004340:	60fb      	str	r3, [r7, #12]
 8004342:	4b11      	ldr	r3, [pc, #68]	@ (8004388 <HAL_SPI_MspInit+0x88>)
 8004344:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004346:	4a10      	ldr	r2, [pc, #64]	@ (8004388 <HAL_SPI_MspInit+0x88>)
 8004348:	f043 0301 	orr.w	r3, r3, #1
 800434c:	6313      	str	r3, [r2, #48]	@ 0x30
 800434e:	4b0e      	ldr	r3, [pc, #56]	@ (8004388 <HAL_SPI_MspInit+0x88>)
 8004350:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004352:	f003 0301 	and.w	r3, r3, #1
 8004356:	60fb      	str	r3, [r7, #12]
 8004358:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 800435a:	23e0      	movs	r3, #224	@ 0xe0
 800435c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800435e:	2302      	movs	r3, #2
 8004360:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004362:	2300      	movs	r3, #0
 8004364:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004366:	2303      	movs	r3, #3
 8004368:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800436a:	2305      	movs	r3, #5
 800436c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800436e:	f107 0314 	add.w	r3, r7, #20
 8004372:	4619      	mov	r1, r3
 8004374:	4805      	ldr	r0, [pc, #20]	@ (800438c <HAL_SPI_MspInit+0x8c>)
 8004376:	f000 fc7d 	bl	8004c74 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800437a:	bf00      	nop
 800437c:	3728      	adds	r7, #40	@ 0x28
 800437e:	46bd      	mov	sp, r7
 8004380:	bd80      	pop	{r7, pc}
 8004382:	bf00      	nop
 8004384:	40013000 	.word	0x40013000
 8004388:	40023800 	.word	0x40023800
 800438c:	40020000 	.word	0x40020000

08004390 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8004390:	b480      	push	{r7}
 8004392:	b085      	sub	sp, #20
 8004394:	af00      	add	r7, sp, #0
 8004396:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4a0b      	ldr	r2, [pc, #44]	@ (80043cc <HAL_TIM_PWM_MspInit+0x3c>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d10d      	bne.n	80043be <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80043a2:	2300      	movs	r3, #0
 80043a4:	60fb      	str	r3, [r7, #12]
 80043a6:	4b0a      	ldr	r3, [pc, #40]	@ (80043d0 <HAL_TIM_PWM_MspInit+0x40>)
 80043a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043aa:	4a09      	ldr	r2, [pc, #36]	@ (80043d0 <HAL_TIM_PWM_MspInit+0x40>)
 80043ac:	f043 0301 	orr.w	r3, r3, #1
 80043b0:	6453      	str	r3, [r2, #68]	@ 0x44
 80043b2:	4b07      	ldr	r3, [pc, #28]	@ (80043d0 <HAL_TIM_PWM_MspInit+0x40>)
 80043b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043b6:	f003 0301 	and.w	r3, r3, #1
 80043ba:	60fb      	str	r3, [r7, #12]
 80043bc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80043be:	bf00      	nop
 80043c0:	3714      	adds	r7, #20
 80043c2:	46bd      	mov	sp, r7
 80043c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c8:	4770      	bx	lr
 80043ca:	bf00      	nop
 80043cc:	40010000 	.word	0x40010000
 80043d0:	40023800 	.word	0x40023800

080043d4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	b084      	sub	sp, #16
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	4a18      	ldr	r2, [pc, #96]	@ (8004444 <HAL_TIM_Base_MspInit+0x70>)
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d10e      	bne.n	8004404 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80043e6:	2300      	movs	r3, #0
 80043e8:	60fb      	str	r3, [r7, #12]
 80043ea:	4b17      	ldr	r3, [pc, #92]	@ (8004448 <HAL_TIM_Base_MspInit+0x74>)
 80043ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043ee:	4a16      	ldr	r2, [pc, #88]	@ (8004448 <HAL_TIM_Base_MspInit+0x74>)
 80043f0:	f043 0302 	orr.w	r3, r3, #2
 80043f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80043f6:	4b14      	ldr	r3, [pc, #80]	@ (8004448 <HAL_TIM_Base_MspInit+0x74>)
 80043f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043fa:	f003 0302 	and.w	r3, r3, #2
 80043fe:	60fb      	str	r3, [r7, #12]
 8004400:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8004402:	e01a      	b.n	800443a <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM7)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	4a10      	ldr	r2, [pc, #64]	@ (800444c <HAL_TIM_Base_MspInit+0x78>)
 800440a:	4293      	cmp	r3, r2
 800440c:	d115      	bne.n	800443a <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800440e:	2300      	movs	r3, #0
 8004410:	60bb      	str	r3, [r7, #8]
 8004412:	4b0d      	ldr	r3, [pc, #52]	@ (8004448 <HAL_TIM_Base_MspInit+0x74>)
 8004414:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004416:	4a0c      	ldr	r2, [pc, #48]	@ (8004448 <HAL_TIM_Base_MspInit+0x74>)
 8004418:	f043 0320 	orr.w	r3, r3, #32
 800441c:	6413      	str	r3, [r2, #64]	@ 0x40
 800441e:	4b0a      	ldr	r3, [pc, #40]	@ (8004448 <HAL_TIM_Base_MspInit+0x74>)
 8004420:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004422:	f003 0320 	and.w	r3, r3, #32
 8004426:	60bb      	str	r3, [r7, #8]
 8004428:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 800442a:	2200      	movs	r2, #0
 800442c:	2100      	movs	r1, #0
 800442e:	2037      	movs	r0, #55	@ 0x37
 8004430:	f000 fb64 	bl	8004afc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8004434:	2037      	movs	r0, #55	@ 0x37
 8004436:	f000 fb7d 	bl	8004b34 <HAL_NVIC_EnableIRQ>
}
 800443a:	bf00      	nop
 800443c:	3710      	adds	r7, #16
 800443e:	46bd      	mov	sp, r7
 8004440:	bd80      	pop	{r7, pc}
 8004442:	bf00      	nop
 8004444:	40000400 	.word	0x40000400
 8004448:	40023800 	.word	0x40023800
 800444c:	40001400 	.word	0x40001400

08004450 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004450:	b580      	push	{r7, lr}
 8004452:	b08a      	sub	sp, #40	@ 0x28
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004458:	f107 0314 	add.w	r3, r7, #20
 800445c:	2200      	movs	r2, #0
 800445e:	601a      	str	r2, [r3, #0]
 8004460:	605a      	str	r2, [r3, #4]
 8004462:	609a      	str	r2, [r3, #8]
 8004464:	60da      	str	r2, [r3, #12]
 8004466:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	4a24      	ldr	r2, [pc, #144]	@ (8004500 <HAL_TIM_MspPostInit+0xb0>)
 800446e:	4293      	cmp	r3, r2
 8004470:	d11f      	bne.n	80044b2 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004472:	2300      	movs	r3, #0
 8004474:	613b      	str	r3, [r7, #16]
 8004476:	4b23      	ldr	r3, [pc, #140]	@ (8004504 <HAL_TIM_MspPostInit+0xb4>)
 8004478:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800447a:	4a22      	ldr	r2, [pc, #136]	@ (8004504 <HAL_TIM_MspPostInit+0xb4>)
 800447c:	f043 0310 	orr.w	r3, r3, #16
 8004480:	6313      	str	r3, [r2, #48]	@ 0x30
 8004482:	4b20      	ldr	r3, [pc, #128]	@ (8004504 <HAL_TIM_MspPostInit+0xb4>)
 8004484:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004486:	f003 0310 	and.w	r3, r3, #16
 800448a:	613b      	str	r3, [r7, #16]
 800448c:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800448e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004492:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004494:	2302      	movs	r3, #2
 8004496:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004498:	2300      	movs	r3, #0
 800449a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800449c:	2300      	movs	r3, #0
 800449e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80044a0:	2301      	movs	r3, #1
 80044a2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80044a4:	f107 0314 	add.w	r3, r7, #20
 80044a8:	4619      	mov	r1, r3
 80044aa:	4817      	ldr	r0, [pc, #92]	@ (8004508 <HAL_TIM_MspPostInit+0xb8>)
 80044ac:	f000 fbe2 	bl	8004c74 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80044b0:	e022      	b.n	80044f8 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM3)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	4a15      	ldr	r2, [pc, #84]	@ (800450c <HAL_TIM_MspPostInit+0xbc>)
 80044b8:	4293      	cmp	r3, r2
 80044ba:	d11d      	bne.n	80044f8 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80044bc:	2300      	movs	r3, #0
 80044be:	60fb      	str	r3, [r7, #12]
 80044c0:	4b10      	ldr	r3, [pc, #64]	@ (8004504 <HAL_TIM_MspPostInit+0xb4>)
 80044c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044c4:	4a0f      	ldr	r2, [pc, #60]	@ (8004504 <HAL_TIM_MspPostInit+0xb4>)
 80044c6:	f043 0304 	orr.w	r3, r3, #4
 80044ca:	6313      	str	r3, [r2, #48]	@ 0x30
 80044cc:	4b0d      	ldr	r3, [pc, #52]	@ (8004504 <HAL_TIM_MspPostInit+0xb4>)
 80044ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044d0:	f003 0304 	and.w	r3, r3, #4
 80044d4:	60fb      	str	r3, [r7, #12]
 80044d6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80044d8:	2340      	movs	r3, #64	@ 0x40
 80044da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044dc:	2302      	movs	r3, #2
 80044de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044e0:	2300      	movs	r3, #0
 80044e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80044e4:	2300      	movs	r3, #0
 80044e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80044e8:	2302      	movs	r3, #2
 80044ea:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80044ec:	f107 0314 	add.w	r3, r7, #20
 80044f0:	4619      	mov	r1, r3
 80044f2:	4807      	ldr	r0, [pc, #28]	@ (8004510 <HAL_TIM_MspPostInit+0xc0>)
 80044f4:	f000 fbbe 	bl	8004c74 <HAL_GPIO_Init>
}
 80044f8:	bf00      	nop
 80044fa:	3728      	adds	r7, #40	@ 0x28
 80044fc:	46bd      	mov	sp, r7
 80044fe:	bd80      	pop	{r7, pc}
 8004500:	40010000 	.word	0x40010000
 8004504:	40023800 	.word	0x40023800
 8004508:	40021000 	.word	0x40021000
 800450c:	40000400 	.word	0x40000400
 8004510:	40020800 	.word	0x40020800

08004514 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004514:	b580      	push	{r7, lr}
 8004516:	b08a      	sub	sp, #40	@ 0x28
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800451c:	f107 0314 	add.w	r3, r7, #20
 8004520:	2200      	movs	r2, #0
 8004522:	601a      	str	r2, [r3, #0]
 8004524:	605a      	str	r2, [r3, #4]
 8004526:	609a      	str	r2, [r3, #8]
 8004528:	60da      	str	r2, [r3, #12]
 800452a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	4a1d      	ldr	r2, [pc, #116]	@ (80045a8 <HAL_UART_MspInit+0x94>)
 8004532:	4293      	cmp	r3, r2
 8004534:	d133      	bne.n	800459e <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004536:	2300      	movs	r3, #0
 8004538:	613b      	str	r3, [r7, #16]
 800453a:	4b1c      	ldr	r3, [pc, #112]	@ (80045ac <HAL_UART_MspInit+0x98>)
 800453c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800453e:	4a1b      	ldr	r2, [pc, #108]	@ (80045ac <HAL_UART_MspInit+0x98>)
 8004540:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004544:	6413      	str	r3, [r2, #64]	@ 0x40
 8004546:	4b19      	ldr	r3, [pc, #100]	@ (80045ac <HAL_UART_MspInit+0x98>)
 8004548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800454a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800454e:	613b      	str	r3, [r7, #16]
 8004550:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004552:	2300      	movs	r3, #0
 8004554:	60fb      	str	r3, [r7, #12]
 8004556:	4b15      	ldr	r3, [pc, #84]	@ (80045ac <HAL_UART_MspInit+0x98>)
 8004558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800455a:	4a14      	ldr	r2, [pc, #80]	@ (80045ac <HAL_UART_MspInit+0x98>)
 800455c:	f043 0301 	orr.w	r3, r3, #1
 8004560:	6313      	str	r3, [r2, #48]	@ 0x30
 8004562:	4b12      	ldr	r3, [pc, #72]	@ (80045ac <HAL_UART_MspInit+0x98>)
 8004564:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004566:	f003 0301 	and.w	r3, r3, #1
 800456a:	60fb      	str	r3, [r7, #12]
 800456c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800456e:	230c      	movs	r3, #12
 8004570:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004572:	2302      	movs	r3, #2
 8004574:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004576:	2300      	movs	r3, #0
 8004578:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800457a:	2303      	movs	r3, #3
 800457c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800457e:	2307      	movs	r3, #7
 8004580:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004582:	f107 0314 	add.w	r3, r7, #20
 8004586:	4619      	mov	r1, r3
 8004588:	4809      	ldr	r0, [pc, #36]	@ (80045b0 <HAL_UART_MspInit+0x9c>)
 800458a:	f000 fb73 	bl	8004c74 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 6, 0);
 800458e:	2200      	movs	r2, #0
 8004590:	2106      	movs	r1, #6
 8004592:	2026      	movs	r0, #38	@ 0x26
 8004594:	f000 fab2 	bl	8004afc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004598:	2026      	movs	r0, #38	@ 0x26
 800459a:	f000 facb 	bl	8004b34 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800459e:	bf00      	nop
 80045a0:	3728      	adds	r7, #40	@ 0x28
 80045a2:	46bd      	mov	sp, r7
 80045a4:	bd80      	pop	{r7, pc}
 80045a6:	bf00      	nop
 80045a8:	40004400 	.word	0x40004400
 80045ac:	40023800 	.word	0x40023800
 80045b0:	40020000 	.word	0x40020000

080045b4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80045b4:	b580      	push	{r7, lr}
 80045b6:	b08e      	sub	sp, #56	@ 0x38
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80045bc:	2300      	movs	r3, #0
 80045be:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80045c0:	2300      	movs	r3, #0
 80045c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80045c4:	2300      	movs	r3, #0
 80045c6:	60fb      	str	r3, [r7, #12]
 80045c8:	4b33      	ldr	r3, [pc, #204]	@ (8004698 <HAL_InitTick+0xe4>)
 80045ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045cc:	4a32      	ldr	r2, [pc, #200]	@ (8004698 <HAL_InitTick+0xe4>)
 80045ce:	f043 0310 	orr.w	r3, r3, #16
 80045d2:	6413      	str	r3, [r2, #64]	@ 0x40
 80045d4:	4b30      	ldr	r3, [pc, #192]	@ (8004698 <HAL_InitTick+0xe4>)
 80045d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045d8:	f003 0310 	and.w	r3, r3, #16
 80045dc:	60fb      	str	r3, [r7, #12]
 80045de:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80045e0:	f107 0210 	add.w	r2, r7, #16
 80045e4:	f107 0314 	add.w	r3, r7, #20
 80045e8:	4611      	mov	r1, r2
 80045ea:	4618      	mov	r0, r3
 80045ec:	f001 f9da 	bl	80059a4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80045f0:	6a3b      	ldr	r3, [r7, #32]
 80045f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80045f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d103      	bne.n	8004602 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80045fa:	f001 f9ab 	bl	8005954 <HAL_RCC_GetPCLK1Freq>
 80045fe:	6378      	str	r0, [r7, #52]	@ 0x34
 8004600:	e004      	b.n	800460c <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8004602:	f001 f9a7 	bl	8005954 <HAL_RCC_GetPCLK1Freq>
 8004606:	4603      	mov	r3, r0
 8004608:	005b      	lsls	r3, r3, #1
 800460a:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800460c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800460e:	4a23      	ldr	r2, [pc, #140]	@ (800469c <HAL_InitTick+0xe8>)
 8004610:	fba2 2303 	umull	r2, r3, r2, r3
 8004614:	0c9b      	lsrs	r3, r3, #18
 8004616:	3b01      	subs	r3, #1
 8004618:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800461a:	4b21      	ldr	r3, [pc, #132]	@ (80046a0 <HAL_InitTick+0xec>)
 800461c:	4a21      	ldr	r2, [pc, #132]	@ (80046a4 <HAL_InitTick+0xf0>)
 800461e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8004620:	4b1f      	ldr	r3, [pc, #124]	@ (80046a0 <HAL_InitTick+0xec>)
 8004622:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8004626:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8004628:	4a1d      	ldr	r2, [pc, #116]	@ (80046a0 <HAL_InitTick+0xec>)
 800462a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800462c:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800462e:	4b1c      	ldr	r3, [pc, #112]	@ (80046a0 <HAL_InitTick+0xec>)
 8004630:	2200      	movs	r2, #0
 8004632:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004634:	4b1a      	ldr	r3, [pc, #104]	@ (80046a0 <HAL_InitTick+0xec>)
 8004636:	2200      	movs	r2, #0
 8004638:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800463a:	4b19      	ldr	r3, [pc, #100]	@ (80046a0 <HAL_InitTick+0xec>)
 800463c:	2200      	movs	r2, #0
 800463e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8004640:	4817      	ldr	r0, [pc, #92]	@ (80046a0 <HAL_InitTick+0xec>)
 8004642:	f002 fba5 	bl	8006d90 <HAL_TIM_Base_Init>
 8004646:	4603      	mov	r3, r0
 8004648:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800464c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004650:	2b00      	cmp	r3, #0
 8004652:	d11b      	bne.n	800468c <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8004654:	4812      	ldr	r0, [pc, #72]	@ (80046a0 <HAL_InitTick+0xec>)
 8004656:	f002 fbeb 	bl	8006e30 <HAL_TIM_Base_Start_IT>
 800465a:	4603      	mov	r3, r0
 800465c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8004660:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004664:	2b00      	cmp	r3, #0
 8004666:	d111      	bne.n	800468c <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004668:	2036      	movs	r0, #54	@ 0x36
 800466a:	f000 fa63 	bl	8004b34 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	2b0f      	cmp	r3, #15
 8004672:	d808      	bhi.n	8004686 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8004674:	2200      	movs	r2, #0
 8004676:	6879      	ldr	r1, [r7, #4]
 8004678:	2036      	movs	r0, #54	@ 0x36
 800467a:	f000 fa3f 	bl	8004afc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800467e:	4a0a      	ldr	r2, [pc, #40]	@ (80046a8 <HAL_InitTick+0xf4>)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6013      	str	r3, [r2, #0]
 8004684:	e002      	b.n	800468c <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8004686:	2301      	movs	r3, #1
 8004688:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800468c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8004690:	4618      	mov	r0, r3
 8004692:	3738      	adds	r7, #56	@ 0x38
 8004694:	46bd      	mov	sp, r7
 8004696:	bd80      	pop	{r7, pc}
 8004698:	40023800 	.word	0x40023800
 800469c:	431bde83 	.word	0x431bde83
 80046a0:	2000179c 	.word	0x2000179c
 80046a4:	40001000 	.word	0x40001000
 80046a8:	200000d8 	.word	0x200000d8

080046ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80046ac:	b480      	push	{r7}
 80046ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80046b0:	bf00      	nop
 80046b2:	e7fd      	b.n	80046b0 <NMI_Handler+0x4>

080046b4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80046b4:	b480      	push	{r7}
 80046b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80046b8:	bf00      	nop
 80046ba:	e7fd      	b.n	80046b8 <HardFault_Handler+0x4>

080046bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80046bc:	b480      	push	{r7}
 80046be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80046c0:	bf00      	nop
 80046c2:	e7fd      	b.n	80046c0 <MemManage_Handler+0x4>

080046c4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80046c4:	b480      	push	{r7}
 80046c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80046c8:	bf00      	nop
 80046ca:	e7fd      	b.n	80046c8 <BusFault_Handler+0x4>

080046cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80046cc:	b480      	push	{r7}
 80046ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80046d0:	bf00      	nop
 80046d2:	e7fd      	b.n	80046d0 <UsageFault_Handler+0x4>

080046d4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80046d4:	b480      	push	{r7}
 80046d6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80046d8:	bf00      	nop
 80046da:	46bd      	mov	sp, r7
 80046dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e0:	4770      	bx	lr

080046e2 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80046e2:	b580      	push	{r7, lr}
 80046e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENCODER_A_Pin);
 80046e6:	2010      	movs	r0, #16
 80046e8:	f000 fcac 	bl	8005044 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80046ec:	bf00      	nop
 80046ee:	bd80      	pop	{r7, pc}

080046f0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENCODER_B_Pin);
 80046f4:	2040      	movs	r0, #64	@ 0x40
 80046f6:	f000 fca5 	bl	8005044 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80046fa:	bf00      	nop
 80046fc:	bd80      	pop	{r7, pc}
	...

08004700 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8004700:	b580      	push	{r7, lr}
 8004702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004704:	4802      	ldr	r0, [pc, #8]	@ (8004710 <USART2_IRQHandler+0x10>)
 8004706:	f003 fcbb 	bl	8008080 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800470a:	bf00      	nop
 800470c:	bd80      	pop	{r7, pc}
 800470e:	bf00      	nop
 8004710:	2000170c 	.word	0x2000170c

08004714 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004714:	b580      	push	{r7, lr}
 8004716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004718:	4802      	ldr	r0, [pc, #8]	@ (8004724 <TIM6_DAC_IRQHandler+0x10>)
 800471a:	f002 fd11 	bl	8007140 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800471e:	bf00      	nop
 8004720:	bd80      	pop	{r7, pc}
 8004722:	bf00      	nop
 8004724:	2000179c 	.word	0x2000179c

08004728 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8004728:	b580      	push	{r7, lr}
 800472a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 800472c:	4802      	ldr	r0, [pc, #8]	@ (8004738 <TIM7_IRQHandler+0x10>)
 800472e:	f002 fd07 	bl	8007140 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8004732:	bf00      	nop
 8004734:	bd80      	pop	{r7, pc}
 8004736:	bf00      	nop
 8004738:	200016c4 	.word	0x200016c4

0800473c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800473c:	b480      	push	{r7}
 800473e:	af00      	add	r7, sp, #0
  return 1;
 8004740:	2301      	movs	r3, #1
}
 8004742:	4618      	mov	r0, r3
 8004744:	46bd      	mov	sp, r7
 8004746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474a:	4770      	bx	lr

0800474c <_kill>:

int _kill(int pid, int sig)
{
 800474c:	b580      	push	{r7, lr}
 800474e:	b082      	sub	sp, #8
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
 8004754:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004756:	f00b f917 	bl	800f988 <__errno>
 800475a:	4603      	mov	r3, r0
 800475c:	2216      	movs	r2, #22
 800475e:	601a      	str	r2, [r3, #0]
  return -1;
 8004760:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8004764:	4618      	mov	r0, r3
 8004766:	3708      	adds	r7, #8
 8004768:	46bd      	mov	sp, r7
 800476a:	bd80      	pop	{r7, pc}

0800476c <_exit>:

void _exit (int status)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b082      	sub	sp, #8
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004774:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8004778:	6878      	ldr	r0, [r7, #4]
 800477a:	f7ff ffe7 	bl	800474c <_kill>
  while (1) {}    /* Make sure we hang here */
 800477e:	bf00      	nop
 8004780:	e7fd      	b.n	800477e <_exit+0x12>

08004782 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004782:	b580      	push	{r7, lr}
 8004784:	b086      	sub	sp, #24
 8004786:	af00      	add	r7, sp, #0
 8004788:	60f8      	str	r0, [r7, #12]
 800478a:	60b9      	str	r1, [r7, #8]
 800478c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800478e:	2300      	movs	r3, #0
 8004790:	617b      	str	r3, [r7, #20]
 8004792:	e00a      	b.n	80047aa <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004794:	f3af 8000 	nop.w
 8004798:	4601      	mov	r1, r0
 800479a:	68bb      	ldr	r3, [r7, #8]
 800479c:	1c5a      	adds	r2, r3, #1
 800479e:	60ba      	str	r2, [r7, #8]
 80047a0:	b2ca      	uxtb	r2, r1
 80047a2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80047a4:	697b      	ldr	r3, [r7, #20]
 80047a6:	3301      	adds	r3, #1
 80047a8:	617b      	str	r3, [r7, #20]
 80047aa:	697a      	ldr	r2, [r7, #20]
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	429a      	cmp	r2, r3
 80047b0:	dbf0      	blt.n	8004794 <_read+0x12>
  }

  return len;
 80047b2:	687b      	ldr	r3, [r7, #4]
}
 80047b4:	4618      	mov	r0, r3
 80047b6:	3718      	adds	r7, #24
 80047b8:	46bd      	mov	sp, r7
 80047ba:	bd80      	pop	{r7, pc}

080047bc <_close>:
  }
  return len;
}

int _close(int file)
{
 80047bc:	b480      	push	{r7}
 80047be:	b083      	sub	sp, #12
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80047c4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80047c8:	4618      	mov	r0, r3
 80047ca:	370c      	adds	r7, #12
 80047cc:	46bd      	mov	sp, r7
 80047ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d2:	4770      	bx	lr

080047d4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80047d4:	b480      	push	{r7}
 80047d6:	b083      	sub	sp, #12
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
 80047dc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80047e4:	605a      	str	r2, [r3, #4]
  return 0;
 80047e6:	2300      	movs	r3, #0
}
 80047e8:	4618      	mov	r0, r3
 80047ea:	370c      	adds	r7, #12
 80047ec:	46bd      	mov	sp, r7
 80047ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f2:	4770      	bx	lr

080047f4 <_isatty>:

int _isatty(int file)
{
 80047f4:	b480      	push	{r7}
 80047f6:	b083      	sub	sp, #12
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80047fc:	2301      	movs	r3, #1
}
 80047fe:	4618      	mov	r0, r3
 8004800:	370c      	adds	r7, #12
 8004802:	46bd      	mov	sp, r7
 8004804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004808:	4770      	bx	lr

0800480a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800480a:	b480      	push	{r7}
 800480c:	b085      	sub	sp, #20
 800480e:	af00      	add	r7, sp, #0
 8004810:	60f8      	str	r0, [r7, #12]
 8004812:	60b9      	str	r1, [r7, #8]
 8004814:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004816:	2300      	movs	r3, #0
}
 8004818:	4618      	mov	r0, r3
 800481a:	3714      	adds	r7, #20
 800481c:	46bd      	mov	sp, r7
 800481e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004822:	4770      	bx	lr

08004824 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	b086      	sub	sp, #24
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800482c:	4a14      	ldr	r2, [pc, #80]	@ (8004880 <_sbrk+0x5c>)
 800482e:	4b15      	ldr	r3, [pc, #84]	@ (8004884 <_sbrk+0x60>)
 8004830:	1ad3      	subs	r3, r2, r3
 8004832:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004834:	697b      	ldr	r3, [r7, #20]
 8004836:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004838:	4b13      	ldr	r3, [pc, #76]	@ (8004888 <_sbrk+0x64>)
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	2b00      	cmp	r3, #0
 800483e:	d102      	bne.n	8004846 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004840:	4b11      	ldr	r3, [pc, #68]	@ (8004888 <_sbrk+0x64>)
 8004842:	4a12      	ldr	r2, [pc, #72]	@ (800488c <_sbrk+0x68>)
 8004844:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004846:	4b10      	ldr	r3, [pc, #64]	@ (8004888 <_sbrk+0x64>)
 8004848:	681a      	ldr	r2, [r3, #0]
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	4413      	add	r3, r2
 800484e:	693a      	ldr	r2, [r7, #16]
 8004850:	429a      	cmp	r2, r3
 8004852:	d207      	bcs.n	8004864 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004854:	f00b f898 	bl	800f988 <__errno>
 8004858:	4603      	mov	r3, r0
 800485a:	220c      	movs	r2, #12
 800485c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800485e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004862:	e009      	b.n	8004878 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004864:	4b08      	ldr	r3, [pc, #32]	@ (8004888 <_sbrk+0x64>)
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800486a:	4b07      	ldr	r3, [pc, #28]	@ (8004888 <_sbrk+0x64>)
 800486c:	681a      	ldr	r2, [r3, #0]
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	4413      	add	r3, r2
 8004872:	4a05      	ldr	r2, [pc, #20]	@ (8004888 <_sbrk+0x64>)
 8004874:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004876:	68fb      	ldr	r3, [r7, #12]
}
 8004878:	4618      	mov	r0, r3
 800487a:	3718      	adds	r7, #24
 800487c:	46bd      	mov	sp, r7
 800487e:	bd80      	pop	{r7, pc}
 8004880:	20020000 	.word	0x20020000
 8004884:	00000400 	.word	0x00000400
 8004888:	200017e4 	.word	0x200017e4
 800488c:	2001c158 	.word	0x2001c158

08004890 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004890:	b480      	push	{r7}
 8004892:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004894:	4b06      	ldr	r3, [pc, #24]	@ (80048b0 <SystemInit+0x20>)
 8004896:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800489a:	4a05      	ldr	r2, [pc, #20]	@ (80048b0 <SystemInit+0x20>)
 800489c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80048a0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80048a4:	bf00      	nop
 80048a6:	46bd      	mov	sp, r7
 80048a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ac:	4770      	bx	lr
 80048ae:	bf00      	nop
 80048b0:	e000ed00 	.word	0xe000ed00

080048b4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80048b4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80048ec <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80048b8:	f7ff ffea 	bl	8004890 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80048bc:	480c      	ldr	r0, [pc, #48]	@ (80048f0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80048be:	490d      	ldr	r1, [pc, #52]	@ (80048f4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80048c0:	4a0d      	ldr	r2, [pc, #52]	@ (80048f8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80048c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80048c4:	e002      	b.n	80048cc <LoopCopyDataInit>

080048c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80048c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80048c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80048ca:	3304      	adds	r3, #4

080048cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80048cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80048ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80048d0:	d3f9      	bcc.n	80048c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80048d2:	4a0a      	ldr	r2, [pc, #40]	@ (80048fc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80048d4:	4c0a      	ldr	r4, [pc, #40]	@ (8004900 <LoopFillZerobss+0x22>)
  movs r3, #0
 80048d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80048d8:	e001      	b.n	80048de <LoopFillZerobss>

080048da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80048da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80048dc:	3204      	adds	r2, #4

080048de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80048de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80048e0:	d3fb      	bcc.n	80048da <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80048e2:	f00b f857 	bl	800f994 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80048e6:	f7fe fecb 	bl	8003680 <main>
  bx  lr    
 80048ea:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80048ec:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80048f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80048f4:	200002c0 	.word	0x200002c0
  ldr r2, =_sidata
 80048f8:	08013e88 	.word	0x08013e88
  ldr r2, =_sbss
 80048fc:	200002c0 	.word	0x200002c0
  ldr r4, =_ebss
 8004900:	2001c158 	.word	0x2001c158

08004904 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004904:	e7fe      	b.n	8004904 <ADC_IRQHandler>
	...

08004908 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004908:	b580      	push	{r7, lr}
 800490a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800490c:	4b0e      	ldr	r3, [pc, #56]	@ (8004948 <HAL_Init+0x40>)
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	4a0d      	ldr	r2, [pc, #52]	@ (8004948 <HAL_Init+0x40>)
 8004912:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004916:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004918:	4b0b      	ldr	r3, [pc, #44]	@ (8004948 <HAL_Init+0x40>)
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	4a0a      	ldr	r2, [pc, #40]	@ (8004948 <HAL_Init+0x40>)
 800491e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004922:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004924:	4b08      	ldr	r3, [pc, #32]	@ (8004948 <HAL_Init+0x40>)
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	4a07      	ldr	r2, [pc, #28]	@ (8004948 <HAL_Init+0x40>)
 800492a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800492e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004930:	2003      	movs	r0, #3
 8004932:	f000 f8d8 	bl	8004ae6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004936:	200f      	movs	r0, #15
 8004938:	f7ff fe3c 	bl	80045b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800493c:	f7ff fc8e 	bl	800425c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004940:	2300      	movs	r3, #0
}
 8004942:	4618      	mov	r0, r3
 8004944:	bd80      	pop	{r7, pc}
 8004946:	bf00      	nop
 8004948:	40023c00 	.word	0x40023c00

0800494c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800494c:	b480      	push	{r7}
 800494e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004950:	4b06      	ldr	r3, [pc, #24]	@ (800496c <HAL_IncTick+0x20>)
 8004952:	781b      	ldrb	r3, [r3, #0]
 8004954:	461a      	mov	r2, r3
 8004956:	4b06      	ldr	r3, [pc, #24]	@ (8004970 <HAL_IncTick+0x24>)
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	4413      	add	r3, r2
 800495c:	4a04      	ldr	r2, [pc, #16]	@ (8004970 <HAL_IncTick+0x24>)
 800495e:	6013      	str	r3, [r2, #0]
}
 8004960:	bf00      	nop
 8004962:	46bd      	mov	sp, r7
 8004964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004968:	4770      	bx	lr
 800496a:	bf00      	nop
 800496c:	200000dc 	.word	0x200000dc
 8004970:	200017e8 	.word	0x200017e8

08004974 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004974:	b480      	push	{r7}
 8004976:	af00      	add	r7, sp, #0
  return uwTick;
 8004978:	4b03      	ldr	r3, [pc, #12]	@ (8004988 <HAL_GetTick+0x14>)
 800497a:	681b      	ldr	r3, [r3, #0]
}
 800497c:	4618      	mov	r0, r3
 800497e:	46bd      	mov	sp, r7
 8004980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004984:	4770      	bx	lr
 8004986:	bf00      	nop
 8004988:	200017e8 	.word	0x200017e8

0800498c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800498c:	b480      	push	{r7}
 800498e:	b085      	sub	sp, #20
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	f003 0307 	and.w	r3, r3, #7
 800499a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800499c:	4b0c      	ldr	r3, [pc, #48]	@ (80049d0 <__NVIC_SetPriorityGrouping+0x44>)
 800499e:	68db      	ldr	r3, [r3, #12]
 80049a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80049a2:	68ba      	ldr	r2, [r7, #8]
 80049a4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80049a8:	4013      	ands	r3, r2
 80049aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80049b0:	68bb      	ldr	r3, [r7, #8]
 80049b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80049b4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80049b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80049bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80049be:	4a04      	ldr	r2, [pc, #16]	@ (80049d0 <__NVIC_SetPriorityGrouping+0x44>)
 80049c0:	68bb      	ldr	r3, [r7, #8]
 80049c2:	60d3      	str	r3, [r2, #12]
}
 80049c4:	bf00      	nop
 80049c6:	3714      	adds	r7, #20
 80049c8:	46bd      	mov	sp, r7
 80049ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ce:	4770      	bx	lr
 80049d0:	e000ed00 	.word	0xe000ed00

080049d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80049d4:	b480      	push	{r7}
 80049d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80049d8:	4b04      	ldr	r3, [pc, #16]	@ (80049ec <__NVIC_GetPriorityGrouping+0x18>)
 80049da:	68db      	ldr	r3, [r3, #12]
 80049dc:	0a1b      	lsrs	r3, r3, #8
 80049de:	f003 0307 	and.w	r3, r3, #7
}
 80049e2:	4618      	mov	r0, r3
 80049e4:	46bd      	mov	sp, r7
 80049e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ea:	4770      	bx	lr
 80049ec:	e000ed00 	.word	0xe000ed00

080049f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80049f0:	b480      	push	{r7}
 80049f2:	b083      	sub	sp, #12
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	4603      	mov	r3, r0
 80049f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80049fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	db0b      	blt.n	8004a1a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004a02:	79fb      	ldrb	r3, [r7, #7]
 8004a04:	f003 021f 	and.w	r2, r3, #31
 8004a08:	4907      	ldr	r1, [pc, #28]	@ (8004a28 <__NVIC_EnableIRQ+0x38>)
 8004a0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a0e:	095b      	lsrs	r3, r3, #5
 8004a10:	2001      	movs	r0, #1
 8004a12:	fa00 f202 	lsl.w	r2, r0, r2
 8004a16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004a1a:	bf00      	nop
 8004a1c:	370c      	adds	r7, #12
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a24:	4770      	bx	lr
 8004a26:	bf00      	nop
 8004a28:	e000e100 	.word	0xe000e100

08004a2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004a2c:	b480      	push	{r7}
 8004a2e:	b083      	sub	sp, #12
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	4603      	mov	r3, r0
 8004a34:	6039      	str	r1, [r7, #0]
 8004a36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004a38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	db0a      	blt.n	8004a56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	b2da      	uxtb	r2, r3
 8004a44:	490c      	ldr	r1, [pc, #48]	@ (8004a78 <__NVIC_SetPriority+0x4c>)
 8004a46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a4a:	0112      	lsls	r2, r2, #4
 8004a4c:	b2d2      	uxtb	r2, r2
 8004a4e:	440b      	add	r3, r1
 8004a50:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004a54:	e00a      	b.n	8004a6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	b2da      	uxtb	r2, r3
 8004a5a:	4908      	ldr	r1, [pc, #32]	@ (8004a7c <__NVIC_SetPriority+0x50>)
 8004a5c:	79fb      	ldrb	r3, [r7, #7]
 8004a5e:	f003 030f 	and.w	r3, r3, #15
 8004a62:	3b04      	subs	r3, #4
 8004a64:	0112      	lsls	r2, r2, #4
 8004a66:	b2d2      	uxtb	r2, r2
 8004a68:	440b      	add	r3, r1
 8004a6a:	761a      	strb	r2, [r3, #24]
}
 8004a6c:	bf00      	nop
 8004a6e:	370c      	adds	r7, #12
 8004a70:	46bd      	mov	sp, r7
 8004a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a76:	4770      	bx	lr
 8004a78:	e000e100 	.word	0xe000e100
 8004a7c:	e000ed00 	.word	0xe000ed00

08004a80 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004a80:	b480      	push	{r7}
 8004a82:	b089      	sub	sp, #36	@ 0x24
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	60f8      	str	r0, [r7, #12]
 8004a88:	60b9      	str	r1, [r7, #8]
 8004a8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	f003 0307 	and.w	r3, r3, #7
 8004a92:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004a94:	69fb      	ldr	r3, [r7, #28]
 8004a96:	f1c3 0307 	rsb	r3, r3, #7
 8004a9a:	2b04      	cmp	r3, #4
 8004a9c:	bf28      	it	cs
 8004a9e:	2304      	movcs	r3, #4
 8004aa0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004aa2:	69fb      	ldr	r3, [r7, #28]
 8004aa4:	3304      	adds	r3, #4
 8004aa6:	2b06      	cmp	r3, #6
 8004aa8:	d902      	bls.n	8004ab0 <NVIC_EncodePriority+0x30>
 8004aaa:	69fb      	ldr	r3, [r7, #28]
 8004aac:	3b03      	subs	r3, #3
 8004aae:	e000      	b.n	8004ab2 <NVIC_EncodePriority+0x32>
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004ab4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004ab8:	69bb      	ldr	r3, [r7, #24]
 8004aba:	fa02 f303 	lsl.w	r3, r2, r3
 8004abe:	43da      	mvns	r2, r3
 8004ac0:	68bb      	ldr	r3, [r7, #8]
 8004ac2:	401a      	ands	r2, r3
 8004ac4:	697b      	ldr	r3, [r7, #20]
 8004ac6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004ac8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8004acc:	697b      	ldr	r3, [r7, #20]
 8004ace:	fa01 f303 	lsl.w	r3, r1, r3
 8004ad2:	43d9      	mvns	r1, r3
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004ad8:	4313      	orrs	r3, r2
         );
}
 8004ada:	4618      	mov	r0, r3
 8004adc:	3724      	adds	r7, #36	@ 0x24
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae4:	4770      	bx	lr

08004ae6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004ae6:	b580      	push	{r7, lr}
 8004ae8:	b082      	sub	sp, #8
 8004aea:	af00      	add	r7, sp, #0
 8004aec:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004aee:	6878      	ldr	r0, [r7, #4]
 8004af0:	f7ff ff4c 	bl	800498c <__NVIC_SetPriorityGrouping>
}
 8004af4:	bf00      	nop
 8004af6:	3708      	adds	r7, #8
 8004af8:	46bd      	mov	sp, r7
 8004afa:	bd80      	pop	{r7, pc}

08004afc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b086      	sub	sp, #24
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	4603      	mov	r3, r0
 8004b04:	60b9      	str	r1, [r7, #8]
 8004b06:	607a      	str	r2, [r7, #4]
 8004b08:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004b0e:	f7ff ff61 	bl	80049d4 <__NVIC_GetPriorityGrouping>
 8004b12:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004b14:	687a      	ldr	r2, [r7, #4]
 8004b16:	68b9      	ldr	r1, [r7, #8]
 8004b18:	6978      	ldr	r0, [r7, #20]
 8004b1a:	f7ff ffb1 	bl	8004a80 <NVIC_EncodePriority>
 8004b1e:	4602      	mov	r2, r0
 8004b20:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004b24:	4611      	mov	r1, r2
 8004b26:	4618      	mov	r0, r3
 8004b28:	f7ff ff80 	bl	8004a2c <__NVIC_SetPriority>
}
 8004b2c:	bf00      	nop
 8004b2e:	3718      	adds	r7, #24
 8004b30:	46bd      	mov	sp, r7
 8004b32:	bd80      	pop	{r7, pc}

08004b34 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b082      	sub	sp, #8
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	4603      	mov	r3, r0
 8004b3c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004b3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b42:	4618      	mov	r0, r3
 8004b44:	f7ff ff54 	bl	80049f0 <__NVIC_EnableIRQ>
}
 8004b48:	bf00      	nop
 8004b4a:	3708      	adds	r7, #8
 8004b4c:	46bd      	mov	sp, r7
 8004b4e:	bd80      	pop	{r7, pc}

08004b50 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b084      	sub	sp, #16
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b5c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004b5e:	f7ff ff09 	bl	8004974 <HAL_GetTick>
 8004b62:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004b6a:	b2db      	uxtb	r3, r3
 8004b6c:	2b02      	cmp	r3, #2
 8004b6e:	d008      	beq.n	8004b82 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2280      	movs	r2, #128	@ 0x80
 8004b74:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	2200      	movs	r2, #0
 8004b7a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8004b7e:	2301      	movs	r3, #1
 8004b80:	e052      	b.n	8004c28 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	681a      	ldr	r2, [r3, #0]
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f022 0216 	bic.w	r2, r2, #22
 8004b90:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	695a      	ldr	r2, [r3, #20]
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004ba0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d103      	bne.n	8004bb2 <HAL_DMA_Abort+0x62>
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d007      	beq.n	8004bc2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	681a      	ldr	r2, [r3, #0]
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f022 0208 	bic.w	r2, r2, #8
 8004bc0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	681a      	ldr	r2, [r3, #0]
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f022 0201 	bic.w	r2, r2, #1
 8004bd0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004bd2:	e013      	b.n	8004bfc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004bd4:	f7ff fece 	bl	8004974 <HAL_GetTick>
 8004bd8:	4602      	mov	r2, r0
 8004bda:	68bb      	ldr	r3, [r7, #8]
 8004bdc:	1ad3      	subs	r3, r2, r3
 8004bde:	2b05      	cmp	r3, #5
 8004be0:	d90c      	bls.n	8004bfc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	2220      	movs	r2, #32
 8004be6:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2203      	movs	r2, #3
 8004bec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8004bf8:	2303      	movs	r3, #3
 8004bfa:	e015      	b.n	8004c28 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f003 0301 	and.w	r3, r3, #1
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d1e4      	bne.n	8004bd4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c0e:	223f      	movs	r2, #63	@ 0x3f
 8004c10:	409a      	lsls	r2, r3
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	2201      	movs	r2, #1
 8004c1a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	2200      	movs	r2, #0
 8004c22:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8004c26:	2300      	movs	r3, #0
}
 8004c28:	4618      	mov	r0, r3
 8004c2a:	3710      	adds	r7, #16
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	bd80      	pop	{r7, pc}

08004c30 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004c30:	b480      	push	{r7}
 8004c32:	b083      	sub	sp, #12
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004c3e:	b2db      	uxtb	r3, r3
 8004c40:	2b02      	cmp	r3, #2
 8004c42:	d004      	beq.n	8004c4e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2280      	movs	r2, #128	@ 0x80
 8004c48:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8004c4a:	2301      	movs	r3, #1
 8004c4c:	e00c      	b.n	8004c68 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2205      	movs	r2, #5
 8004c52:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	681a      	ldr	r2, [r3, #0]
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f022 0201 	bic.w	r2, r2, #1
 8004c64:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004c66:	2300      	movs	r3, #0
}
 8004c68:	4618      	mov	r0, r3
 8004c6a:	370c      	adds	r7, #12
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c72:	4770      	bx	lr

08004c74 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004c74:	b480      	push	{r7}
 8004c76:	b089      	sub	sp, #36	@ 0x24
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
 8004c7c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004c7e:	2300      	movs	r3, #0
 8004c80:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004c82:	2300      	movs	r3, #0
 8004c84:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004c86:	2300      	movs	r3, #0
 8004c88:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	61fb      	str	r3, [r7, #28]
 8004c8e:	e16b      	b.n	8004f68 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004c90:	2201      	movs	r2, #1
 8004c92:	69fb      	ldr	r3, [r7, #28]
 8004c94:	fa02 f303 	lsl.w	r3, r2, r3
 8004c98:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	697a      	ldr	r2, [r7, #20]
 8004ca0:	4013      	ands	r3, r2
 8004ca2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004ca4:	693a      	ldr	r2, [r7, #16]
 8004ca6:	697b      	ldr	r3, [r7, #20]
 8004ca8:	429a      	cmp	r2, r3
 8004caa:	f040 815a 	bne.w	8004f62 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	685b      	ldr	r3, [r3, #4]
 8004cb2:	f003 0303 	and.w	r3, r3, #3
 8004cb6:	2b01      	cmp	r3, #1
 8004cb8:	d005      	beq.n	8004cc6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	685b      	ldr	r3, [r3, #4]
 8004cbe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004cc2:	2b02      	cmp	r3, #2
 8004cc4:	d130      	bne.n	8004d28 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	689b      	ldr	r3, [r3, #8]
 8004cca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004ccc:	69fb      	ldr	r3, [r7, #28]
 8004cce:	005b      	lsls	r3, r3, #1
 8004cd0:	2203      	movs	r2, #3
 8004cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8004cd6:	43db      	mvns	r3, r3
 8004cd8:	69ba      	ldr	r2, [r7, #24]
 8004cda:	4013      	ands	r3, r2
 8004cdc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	68da      	ldr	r2, [r3, #12]
 8004ce2:	69fb      	ldr	r3, [r7, #28]
 8004ce4:	005b      	lsls	r3, r3, #1
 8004ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8004cea:	69ba      	ldr	r2, [r7, #24]
 8004cec:	4313      	orrs	r3, r2
 8004cee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	69ba      	ldr	r2, [r7, #24]
 8004cf4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	685b      	ldr	r3, [r3, #4]
 8004cfa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004cfc:	2201      	movs	r2, #1
 8004cfe:	69fb      	ldr	r3, [r7, #28]
 8004d00:	fa02 f303 	lsl.w	r3, r2, r3
 8004d04:	43db      	mvns	r3, r3
 8004d06:	69ba      	ldr	r2, [r7, #24]
 8004d08:	4013      	ands	r3, r2
 8004d0a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	685b      	ldr	r3, [r3, #4]
 8004d10:	091b      	lsrs	r3, r3, #4
 8004d12:	f003 0201 	and.w	r2, r3, #1
 8004d16:	69fb      	ldr	r3, [r7, #28]
 8004d18:	fa02 f303 	lsl.w	r3, r2, r3
 8004d1c:	69ba      	ldr	r2, [r7, #24]
 8004d1e:	4313      	orrs	r3, r2
 8004d20:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	69ba      	ldr	r2, [r7, #24]
 8004d26:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	685b      	ldr	r3, [r3, #4]
 8004d2c:	f003 0303 	and.w	r3, r3, #3
 8004d30:	2b03      	cmp	r3, #3
 8004d32:	d017      	beq.n	8004d64 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	68db      	ldr	r3, [r3, #12]
 8004d38:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004d3a:	69fb      	ldr	r3, [r7, #28]
 8004d3c:	005b      	lsls	r3, r3, #1
 8004d3e:	2203      	movs	r2, #3
 8004d40:	fa02 f303 	lsl.w	r3, r2, r3
 8004d44:	43db      	mvns	r3, r3
 8004d46:	69ba      	ldr	r2, [r7, #24]
 8004d48:	4013      	ands	r3, r2
 8004d4a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004d4c:	683b      	ldr	r3, [r7, #0]
 8004d4e:	689a      	ldr	r2, [r3, #8]
 8004d50:	69fb      	ldr	r3, [r7, #28]
 8004d52:	005b      	lsls	r3, r3, #1
 8004d54:	fa02 f303 	lsl.w	r3, r2, r3
 8004d58:	69ba      	ldr	r2, [r7, #24]
 8004d5a:	4313      	orrs	r3, r2
 8004d5c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	69ba      	ldr	r2, [r7, #24]
 8004d62:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	685b      	ldr	r3, [r3, #4]
 8004d68:	f003 0303 	and.w	r3, r3, #3
 8004d6c:	2b02      	cmp	r3, #2
 8004d6e:	d123      	bne.n	8004db8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004d70:	69fb      	ldr	r3, [r7, #28]
 8004d72:	08da      	lsrs	r2, r3, #3
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	3208      	adds	r2, #8
 8004d78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004d7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004d7e:	69fb      	ldr	r3, [r7, #28]
 8004d80:	f003 0307 	and.w	r3, r3, #7
 8004d84:	009b      	lsls	r3, r3, #2
 8004d86:	220f      	movs	r2, #15
 8004d88:	fa02 f303 	lsl.w	r3, r2, r3
 8004d8c:	43db      	mvns	r3, r3
 8004d8e:	69ba      	ldr	r2, [r7, #24]
 8004d90:	4013      	ands	r3, r2
 8004d92:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	691a      	ldr	r2, [r3, #16]
 8004d98:	69fb      	ldr	r3, [r7, #28]
 8004d9a:	f003 0307 	and.w	r3, r3, #7
 8004d9e:	009b      	lsls	r3, r3, #2
 8004da0:	fa02 f303 	lsl.w	r3, r2, r3
 8004da4:	69ba      	ldr	r2, [r7, #24]
 8004da6:	4313      	orrs	r3, r2
 8004da8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004daa:	69fb      	ldr	r3, [r7, #28]
 8004dac:	08da      	lsrs	r2, r3, #3
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	3208      	adds	r2, #8
 8004db2:	69b9      	ldr	r1, [r7, #24]
 8004db4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004dbe:	69fb      	ldr	r3, [r7, #28]
 8004dc0:	005b      	lsls	r3, r3, #1
 8004dc2:	2203      	movs	r2, #3
 8004dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8004dc8:	43db      	mvns	r3, r3
 8004dca:	69ba      	ldr	r2, [r7, #24]
 8004dcc:	4013      	ands	r3, r2
 8004dce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	685b      	ldr	r3, [r3, #4]
 8004dd4:	f003 0203 	and.w	r2, r3, #3
 8004dd8:	69fb      	ldr	r3, [r7, #28]
 8004dda:	005b      	lsls	r3, r3, #1
 8004ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8004de0:	69ba      	ldr	r2, [r7, #24]
 8004de2:	4313      	orrs	r3, r2
 8004de4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	69ba      	ldr	r2, [r7, #24]
 8004dea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004dec:	683b      	ldr	r3, [r7, #0]
 8004dee:	685b      	ldr	r3, [r3, #4]
 8004df0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	f000 80b4 	beq.w	8004f62 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	60fb      	str	r3, [r7, #12]
 8004dfe:	4b60      	ldr	r3, [pc, #384]	@ (8004f80 <HAL_GPIO_Init+0x30c>)
 8004e00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e02:	4a5f      	ldr	r2, [pc, #380]	@ (8004f80 <HAL_GPIO_Init+0x30c>)
 8004e04:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004e08:	6453      	str	r3, [r2, #68]	@ 0x44
 8004e0a:	4b5d      	ldr	r3, [pc, #372]	@ (8004f80 <HAL_GPIO_Init+0x30c>)
 8004e0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e0e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004e12:	60fb      	str	r3, [r7, #12]
 8004e14:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004e16:	4a5b      	ldr	r2, [pc, #364]	@ (8004f84 <HAL_GPIO_Init+0x310>)
 8004e18:	69fb      	ldr	r3, [r7, #28]
 8004e1a:	089b      	lsrs	r3, r3, #2
 8004e1c:	3302      	adds	r3, #2
 8004e1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e22:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004e24:	69fb      	ldr	r3, [r7, #28]
 8004e26:	f003 0303 	and.w	r3, r3, #3
 8004e2a:	009b      	lsls	r3, r3, #2
 8004e2c:	220f      	movs	r2, #15
 8004e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8004e32:	43db      	mvns	r3, r3
 8004e34:	69ba      	ldr	r2, [r7, #24]
 8004e36:	4013      	ands	r3, r2
 8004e38:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	4a52      	ldr	r2, [pc, #328]	@ (8004f88 <HAL_GPIO_Init+0x314>)
 8004e3e:	4293      	cmp	r3, r2
 8004e40:	d02b      	beq.n	8004e9a <HAL_GPIO_Init+0x226>
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	4a51      	ldr	r2, [pc, #324]	@ (8004f8c <HAL_GPIO_Init+0x318>)
 8004e46:	4293      	cmp	r3, r2
 8004e48:	d025      	beq.n	8004e96 <HAL_GPIO_Init+0x222>
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	4a50      	ldr	r2, [pc, #320]	@ (8004f90 <HAL_GPIO_Init+0x31c>)
 8004e4e:	4293      	cmp	r3, r2
 8004e50:	d01f      	beq.n	8004e92 <HAL_GPIO_Init+0x21e>
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	4a4f      	ldr	r2, [pc, #316]	@ (8004f94 <HAL_GPIO_Init+0x320>)
 8004e56:	4293      	cmp	r3, r2
 8004e58:	d019      	beq.n	8004e8e <HAL_GPIO_Init+0x21a>
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	4a4e      	ldr	r2, [pc, #312]	@ (8004f98 <HAL_GPIO_Init+0x324>)
 8004e5e:	4293      	cmp	r3, r2
 8004e60:	d013      	beq.n	8004e8a <HAL_GPIO_Init+0x216>
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	4a4d      	ldr	r2, [pc, #308]	@ (8004f9c <HAL_GPIO_Init+0x328>)
 8004e66:	4293      	cmp	r3, r2
 8004e68:	d00d      	beq.n	8004e86 <HAL_GPIO_Init+0x212>
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	4a4c      	ldr	r2, [pc, #304]	@ (8004fa0 <HAL_GPIO_Init+0x32c>)
 8004e6e:	4293      	cmp	r3, r2
 8004e70:	d007      	beq.n	8004e82 <HAL_GPIO_Init+0x20e>
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	4a4b      	ldr	r2, [pc, #300]	@ (8004fa4 <HAL_GPIO_Init+0x330>)
 8004e76:	4293      	cmp	r3, r2
 8004e78:	d101      	bne.n	8004e7e <HAL_GPIO_Init+0x20a>
 8004e7a:	2307      	movs	r3, #7
 8004e7c:	e00e      	b.n	8004e9c <HAL_GPIO_Init+0x228>
 8004e7e:	2308      	movs	r3, #8
 8004e80:	e00c      	b.n	8004e9c <HAL_GPIO_Init+0x228>
 8004e82:	2306      	movs	r3, #6
 8004e84:	e00a      	b.n	8004e9c <HAL_GPIO_Init+0x228>
 8004e86:	2305      	movs	r3, #5
 8004e88:	e008      	b.n	8004e9c <HAL_GPIO_Init+0x228>
 8004e8a:	2304      	movs	r3, #4
 8004e8c:	e006      	b.n	8004e9c <HAL_GPIO_Init+0x228>
 8004e8e:	2303      	movs	r3, #3
 8004e90:	e004      	b.n	8004e9c <HAL_GPIO_Init+0x228>
 8004e92:	2302      	movs	r3, #2
 8004e94:	e002      	b.n	8004e9c <HAL_GPIO_Init+0x228>
 8004e96:	2301      	movs	r3, #1
 8004e98:	e000      	b.n	8004e9c <HAL_GPIO_Init+0x228>
 8004e9a:	2300      	movs	r3, #0
 8004e9c:	69fa      	ldr	r2, [r7, #28]
 8004e9e:	f002 0203 	and.w	r2, r2, #3
 8004ea2:	0092      	lsls	r2, r2, #2
 8004ea4:	4093      	lsls	r3, r2
 8004ea6:	69ba      	ldr	r2, [r7, #24]
 8004ea8:	4313      	orrs	r3, r2
 8004eaa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004eac:	4935      	ldr	r1, [pc, #212]	@ (8004f84 <HAL_GPIO_Init+0x310>)
 8004eae:	69fb      	ldr	r3, [r7, #28]
 8004eb0:	089b      	lsrs	r3, r3, #2
 8004eb2:	3302      	adds	r3, #2
 8004eb4:	69ba      	ldr	r2, [r7, #24]
 8004eb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004eba:	4b3b      	ldr	r3, [pc, #236]	@ (8004fa8 <HAL_GPIO_Init+0x334>)
 8004ebc:	689b      	ldr	r3, [r3, #8]
 8004ebe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ec0:	693b      	ldr	r3, [r7, #16]
 8004ec2:	43db      	mvns	r3, r3
 8004ec4:	69ba      	ldr	r2, [r7, #24]
 8004ec6:	4013      	ands	r3, r2
 8004ec8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	685b      	ldr	r3, [r3, #4]
 8004ece:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d003      	beq.n	8004ede <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004ed6:	69ba      	ldr	r2, [r7, #24]
 8004ed8:	693b      	ldr	r3, [r7, #16]
 8004eda:	4313      	orrs	r3, r2
 8004edc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004ede:	4a32      	ldr	r2, [pc, #200]	@ (8004fa8 <HAL_GPIO_Init+0x334>)
 8004ee0:	69bb      	ldr	r3, [r7, #24]
 8004ee2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004ee4:	4b30      	ldr	r3, [pc, #192]	@ (8004fa8 <HAL_GPIO_Init+0x334>)
 8004ee6:	68db      	ldr	r3, [r3, #12]
 8004ee8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004eea:	693b      	ldr	r3, [r7, #16]
 8004eec:	43db      	mvns	r3, r3
 8004eee:	69ba      	ldr	r2, [r7, #24]
 8004ef0:	4013      	ands	r3, r2
 8004ef2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004ef4:	683b      	ldr	r3, [r7, #0]
 8004ef6:	685b      	ldr	r3, [r3, #4]
 8004ef8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d003      	beq.n	8004f08 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004f00:	69ba      	ldr	r2, [r7, #24]
 8004f02:	693b      	ldr	r3, [r7, #16]
 8004f04:	4313      	orrs	r3, r2
 8004f06:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004f08:	4a27      	ldr	r2, [pc, #156]	@ (8004fa8 <HAL_GPIO_Init+0x334>)
 8004f0a:	69bb      	ldr	r3, [r7, #24]
 8004f0c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004f0e:	4b26      	ldr	r3, [pc, #152]	@ (8004fa8 <HAL_GPIO_Init+0x334>)
 8004f10:	685b      	ldr	r3, [r3, #4]
 8004f12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f14:	693b      	ldr	r3, [r7, #16]
 8004f16:	43db      	mvns	r3, r3
 8004f18:	69ba      	ldr	r2, [r7, #24]
 8004f1a:	4013      	ands	r3, r2
 8004f1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004f1e:	683b      	ldr	r3, [r7, #0]
 8004f20:	685b      	ldr	r3, [r3, #4]
 8004f22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d003      	beq.n	8004f32 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004f2a:	69ba      	ldr	r2, [r7, #24]
 8004f2c:	693b      	ldr	r3, [r7, #16]
 8004f2e:	4313      	orrs	r3, r2
 8004f30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004f32:	4a1d      	ldr	r2, [pc, #116]	@ (8004fa8 <HAL_GPIO_Init+0x334>)
 8004f34:	69bb      	ldr	r3, [r7, #24]
 8004f36:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004f38:	4b1b      	ldr	r3, [pc, #108]	@ (8004fa8 <HAL_GPIO_Init+0x334>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f3e:	693b      	ldr	r3, [r7, #16]
 8004f40:	43db      	mvns	r3, r3
 8004f42:	69ba      	ldr	r2, [r7, #24]
 8004f44:	4013      	ands	r3, r2
 8004f46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004f48:	683b      	ldr	r3, [r7, #0]
 8004f4a:	685b      	ldr	r3, [r3, #4]
 8004f4c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d003      	beq.n	8004f5c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004f54:	69ba      	ldr	r2, [r7, #24]
 8004f56:	693b      	ldr	r3, [r7, #16]
 8004f58:	4313      	orrs	r3, r2
 8004f5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004f5c:	4a12      	ldr	r2, [pc, #72]	@ (8004fa8 <HAL_GPIO_Init+0x334>)
 8004f5e:	69bb      	ldr	r3, [r7, #24]
 8004f60:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004f62:	69fb      	ldr	r3, [r7, #28]
 8004f64:	3301      	adds	r3, #1
 8004f66:	61fb      	str	r3, [r7, #28]
 8004f68:	69fb      	ldr	r3, [r7, #28]
 8004f6a:	2b0f      	cmp	r3, #15
 8004f6c:	f67f ae90 	bls.w	8004c90 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004f70:	bf00      	nop
 8004f72:	bf00      	nop
 8004f74:	3724      	adds	r7, #36	@ 0x24
 8004f76:	46bd      	mov	sp, r7
 8004f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7c:	4770      	bx	lr
 8004f7e:	bf00      	nop
 8004f80:	40023800 	.word	0x40023800
 8004f84:	40013800 	.word	0x40013800
 8004f88:	40020000 	.word	0x40020000
 8004f8c:	40020400 	.word	0x40020400
 8004f90:	40020800 	.word	0x40020800
 8004f94:	40020c00 	.word	0x40020c00
 8004f98:	40021000 	.word	0x40021000
 8004f9c:	40021400 	.word	0x40021400
 8004fa0:	40021800 	.word	0x40021800
 8004fa4:	40021c00 	.word	0x40021c00
 8004fa8:	40013c00 	.word	0x40013c00

08004fac <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004fac:	b480      	push	{r7}
 8004fae:	b085      	sub	sp, #20
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
 8004fb4:	460b      	mov	r3, r1
 8004fb6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	691a      	ldr	r2, [r3, #16]
 8004fbc:	887b      	ldrh	r3, [r7, #2]
 8004fbe:	4013      	ands	r3, r2
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d002      	beq.n	8004fca <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004fc4:	2301      	movs	r3, #1
 8004fc6:	73fb      	strb	r3, [r7, #15]
 8004fc8:	e001      	b.n	8004fce <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004fca:	2300      	movs	r3, #0
 8004fcc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004fce:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fd0:	4618      	mov	r0, r3
 8004fd2:	3714      	adds	r7, #20
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fda:	4770      	bx	lr

08004fdc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004fdc:	b480      	push	{r7}
 8004fde:	b083      	sub	sp, #12
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
 8004fe4:	460b      	mov	r3, r1
 8004fe6:	807b      	strh	r3, [r7, #2]
 8004fe8:	4613      	mov	r3, r2
 8004fea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004fec:	787b      	ldrb	r3, [r7, #1]
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d003      	beq.n	8004ffa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004ff2:	887a      	ldrh	r2, [r7, #2]
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004ff8:	e003      	b.n	8005002 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004ffa:	887b      	ldrh	r3, [r7, #2]
 8004ffc:	041a      	lsls	r2, r3, #16
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	619a      	str	r2, [r3, #24]
}
 8005002:	bf00      	nop
 8005004:	370c      	adds	r7, #12
 8005006:	46bd      	mov	sp, r7
 8005008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500c:	4770      	bx	lr

0800500e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800500e:	b480      	push	{r7}
 8005010:	b085      	sub	sp, #20
 8005012:	af00      	add	r7, sp, #0
 8005014:	6078      	str	r0, [r7, #4]
 8005016:	460b      	mov	r3, r1
 8005018:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	695b      	ldr	r3, [r3, #20]
 800501e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005020:	887a      	ldrh	r2, [r7, #2]
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	4013      	ands	r3, r2
 8005026:	041a      	lsls	r2, r3, #16
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	43d9      	mvns	r1, r3
 800502c:	887b      	ldrh	r3, [r7, #2]
 800502e:	400b      	ands	r3, r1
 8005030:	431a      	orrs	r2, r3
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	619a      	str	r2, [r3, #24]
}
 8005036:	bf00      	nop
 8005038:	3714      	adds	r7, #20
 800503a:	46bd      	mov	sp, r7
 800503c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005040:	4770      	bx	lr
	...

08005044 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005044:	b580      	push	{r7, lr}
 8005046:	b082      	sub	sp, #8
 8005048:	af00      	add	r7, sp, #0
 800504a:	4603      	mov	r3, r0
 800504c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800504e:	4b08      	ldr	r3, [pc, #32]	@ (8005070 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005050:	695a      	ldr	r2, [r3, #20]
 8005052:	88fb      	ldrh	r3, [r7, #6]
 8005054:	4013      	ands	r3, r2
 8005056:	2b00      	cmp	r3, #0
 8005058:	d006      	beq.n	8005068 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800505a:	4a05      	ldr	r2, [pc, #20]	@ (8005070 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800505c:	88fb      	ldrh	r3, [r7, #6]
 800505e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005060:	88fb      	ldrh	r3, [r7, #6]
 8005062:	4618      	mov	r0, r3
 8005064:	f7ff f8c0 	bl	80041e8 <HAL_GPIO_EXTI_Callback>
  }
}
 8005068:	bf00      	nop
 800506a:	3708      	adds	r7, #8
 800506c:	46bd      	mov	sp, r7
 800506e:	bd80      	pop	{r7, pc}
 8005070:	40013c00 	.word	0x40013c00

08005074 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b086      	sub	sp, #24
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2b00      	cmp	r3, #0
 8005080:	d101      	bne.n	8005086 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005082:	2301      	movs	r3, #1
 8005084:	e267      	b.n	8005556 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f003 0301 	and.w	r3, r3, #1
 800508e:	2b00      	cmp	r3, #0
 8005090:	d075      	beq.n	800517e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005092:	4b88      	ldr	r3, [pc, #544]	@ (80052b4 <HAL_RCC_OscConfig+0x240>)
 8005094:	689b      	ldr	r3, [r3, #8]
 8005096:	f003 030c 	and.w	r3, r3, #12
 800509a:	2b04      	cmp	r3, #4
 800509c:	d00c      	beq.n	80050b8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800509e:	4b85      	ldr	r3, [pc, #532]	@ (80052b4 <HAL_RCC_OscConfig+0x240>)
 80050a0:	689b      	ldr	r3, [r3, #8]
 80050a2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80050a6:	2b08      	cmp	r3, #8
 80050a8:	d112      	bne.n	80050d0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80050aa:	4b82      	ldr	r3, [pc, #520]	@ (80052b4 <HAL_RCC_OscConfig+0x240>)
 80050ac:	685b      	ldr	r3, [r3, #4]
 80050ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80050b2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80050b6:	d10b      	bne.n	80050d0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80050b8:	4b7e      	ldr	r3, [pc, #504]	@ (80052b4 <HAL_RCC_OscConfig+0x240>)
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d05b      	beq.n	800517c <HAL_RCC_OscConfig+0x108>
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	685b      	ldr	r3, [r3, #4]
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d157      	bne.n	800517c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80050cc:	2301      	movs	r3, #1
 80050ce:	e242      	b.n	8005556 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	685b      	ldr	r3, [r3, #4]
 80050d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80050d8:	d106      	bne.n	80050e8 <HAL_RCC_OscConfig+0x74>
 80050da:	4b76      	ldr	r3, [pc, #472]	@ (80052b4 <HAL_RCC_OscConfig+0x240>)
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	4a75      	ldr	r2, [pc, #468]	@ (80052b4 <HAL_RCC_OscConfig+0x240>)
 80050e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80050e4:	6013      	str	r3, [r2, #0]
 80050e6:	e01d      	b.n	8005124 <HAL_RCC_OscConfig+0xb0>
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	685b      	ldr	r3, [r3, #4]
 80050ec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80050f0:	d10c      	bne.n	800510c <HAL_RCC_OscConfig+0x98>
 80050f2:	4b70      	ldr	r3, [pc, #448]	@ (80052b4 <HAL_RCC_OscConfig+0x240>)
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	4a6f      	ldr	r2, [pc, #444]	@ (80052b4 <HAL_RCC_OscConfig+0x240>)
 80050f8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80050fc:	6013      	str	r3, [r2, #0]
 80050fe:	4b6d      	ldr	r3, [pc, #436]	@ (80052b4 <HAL_RCC_OscConfig+0x240>)
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	4a6c      	ldr	r2, [pc, #432]	@ (80052b4 <HAL_RCC_OscConfig+0x240>)
 8005104:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005108:	6013      	str	r3, [r2, #0]
 800510a:	e00b      	b.n	8005124 <HAL_RCC_OscConfig+0xb0>
 800510c:	4b69      	ldr	r3, [pc, #420]	@ (80052b4 <HAL_RCC_OscConfig+0x240>)
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	4a68      	ldr	r2, [pc, #416]	@ (80052b4 <HAL_RCC_OscConfig+0x240>)
 8005112:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005116:	6013      	str	r3, [r2, #0]
 8005118:	4b66      	ldr	r3, [pc, #408]	@ (80052b4 <HAL_RCC_OscConfig+0x240>)
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	4a65      	ldr	r2, [pc, #404]	@ (80052b4 <HAL_RCC_OscConfig+0x240>)
 800511e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005122:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	685b      	ldr	r3, [r3, #4]
 8005128:	2b00      	cmp	r3, #0
 800512a:	d013      	beq.n	8005154 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800512c:	f7ff fc22 	bl	8004974 <HAL_GetTick>
 8005130:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005132:	e008      	b.n	8005146 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005134:	f7ff fc1e 	bl	8004974 <HAL_GetTick>
 8005138:	4602      	mov	r2, r0
 800513a:	693b      	ldr	r3, [r7, #16]
 800513c:	1ad3      	subs	r3, r2, r3
 800513e:	2b64      	cmp	r3, #100	@ 0x64
 8005140:	d901      	bls.n	8005146 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005142:	2303      	movs	r3, #3
 8005144:	e207      	b.n	8005556 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005146:	4b5b      	ldr	r3, [pc, #364]	@ (80052b4 <HAL_RCC_OscConfig+0x240>)
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800514e:	2b00      	cmp	r3, #0
 8005150:	d0f0      	beq.n	8005134 <HAL_RCC_OscConfig+0xc0>
 8005152:	e014      	b.n	800517e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005154:	f7ff fc0e 	bl	8004974 <HAL_GetTick>
 8005158:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800515a:	e008      	b.n	800516e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800515c:	f7ff fc0a 	bl	8004974 <HAL_GetTick>
 8005160:	4602      	mov	r2, r0
 8005162:	693b      	ldr	r3, [r7, #16]
 8005164:	1ad3      	subs	r3, r2, r3
 8005166:	2b64      	cmp	r3, #100	@ 0x64
 8005168:	d901      	bls.n	800516e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800516a:	2303      	movs	r3, #3
 800516c:	e1f3      	b.n	8005556 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800516e:	4b51      	ldr	r3, [pc, #324]	@ (80052b4 <HAL_RCC_OscConfig+0x240>)
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005176:	2b00      	cmp	r3, #0
 8005178:	d1f0      	bne.n	800515c <HAL_RCC_OscConfig+0xe8>
 800517a:	e000      	b.n	800517e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800517c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f003 0302 	and.w	r3, r3, #2
 8005186:	2b00      	cmp	r3, #0
 8005188:	d063      	beq.n	8005252 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800518a:	4b4a      	ldr	r3, [pc, #296]	@ (80052b4 <HAL_RCC_OscConfig+0x240>)
 800518c:	689b      	ldr	r3, [r3, #8]
 800518e:	f003 030c 	and.w	r3, r3, #12
 8005192:	2b00      	cmp	r3, #0
 8005194:	d00b      	beq.n	80051ae <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005196:	4b47      	ldr	r3, [pc, #284]	@ (80052b4 <HAL_RCC_OscConfig+0x240>)
 8005198:	689b      	ldr	r3, [r3, #8]
 800519a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800519e:	2b08      	cmp	r3, #8
 80051a0:	d11c      	bne.n	80051dc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80051a2:	4b44      	ldr	r3, [pc, #272]	@ (80052b4 <HAL_RCC_OscConfig+0x240>)
 80051a4:	685b      	ldr	r3, [r3, #4]
 80051a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d116      	bne.n	80051dc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80051ae:	4b41      	ldr	r3, [pc, #260]	@ (80052b4 <HAL_RCC_OscConfig+0x240>)
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f003 0302 	and.w	r3, r3, #2
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d005      	beq.n	80051c6 <HAL_RCC_OscConfig+0x152>
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	68db      	ldr	r3, [r3, #12]
 80051be:	2b01      	cmp	r3, #1
 80051c0:	d001      	beq.n	80051c6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80051c2:	2301      	movs	r3, #1
 80051c4:	e1c7      	b.n	8005556 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80051c6:	4b3b      	ldr	r3, [pc, #236]	@ (80052b4 <HAL_RCC_OscConfig+0x240>)
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	691b      	ldr	r3, [r3, #16]
 80051d2:	00db      	lsls	r3, r3, #3
 80051d4:	4937      	ldr	r1, [pc, #220]	@ (80052b4 <HAL_RCC_OscConfig+0x240>)
 80051d6:	4313      	orrs	r3, r2
 80051d8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80051da:	e03a      	b.n	8005252 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	68db      	ldr	r3, [r3, #12]
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d020      	beq.n	8005226 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80051e4:	4b34      	ldr	r3, [pc, #208]	@ (80052b8 <HAL_RCC_OscConfig+0x244>)
 80051e6:	2201      	movs	r2, #1
 80051e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051ea:	f7ff fbc3 	bl	8004974 <HAL_GetTick>
 80051ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80051f0:	e008      	b.n	8005204 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80051f2:	f7ff fbbf 	bl	8004974 <HAL_GetTick>
 80051f6:	4602      	mov	r2, r0
 80051f8:	693b      	ldr	r3, [r7, #16]
 80051fa:	1ad3      	subs	r3, r2, r3
 80051fc:	2b02      	cmp	r3, #2
 80051fe:	d901      	bls.n	8005204 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005200:	2303      	movs	r3, #3
 8005202:	e1a8      	b.n	8005556 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005204:	4b2b      	ldr	r3, [pc, #172]	@ (80052b4 <HAL_RCC_OscConfig+0x240>)
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	f003 0302 	and.w	r3, r3, #2
 800520c:	2b00      	cmp	r3, #0
 800520e:	d0f0      	beq.n	80051f2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005210:	4b28      	ldr	r3, [pc, #160]	@ (80052b4 <HAL_RCC_OscConfig+0x240>)
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	691b      	ldr	r3, [r3, #16]
 800521c:	00db      	lsls	r3, r3, #3
 800521e:	4925      	ldr	r1, [pc, #148]	@ (80052b4 <HAL_RCC_OscConfig+0x240>)
 8005220:	4313      	orrs	r3, r2
 8005222:	600b      	str	r3, [r1, #0]
 8005224:	e015      	b.n	8005252 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005226:	4b24      	ldr	r3, [pc, #144]	@ (80052b8 <HAL_RCC_OscConfig+0x244>)
 8005228:	2200      	movs	r2, #0
 800522a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800522c:	f7ff fba2 	bl	8004974 <HAL_GetTick>
 8005230:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005232:	e008      	b.n	8005246 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005234:	f7ff fb9e 	bl	8004974 <HAL_GetTick>
 8005238:	4602      	mov	r2, r0
 800523a:	693b      	ldr	r3, [r7, #16]
 800523c:	1ad3      	subs	r3, r2, r3
 800523e:	2b02      	cmp	r3, #2
 8005240:	d901      	bls.n	8005246 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005242:	2303      	movs	r3, #3
 8005244:	e187      	b.n	8005556 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005246:	4b1b      	ldr	r3, [pc, #108]	@ (80052b4 <HAL_RCC_OscConfig+0x240>)
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f003 0302 	and.w	r3, r3, #2
 800524e:	2b00      	cmp	r3, #0
 8005250:	d1f0      	bne.n	8005234 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f003 0308 	and.w	r3, r3, #8
 800525a:	2b00      	cmp	r3, #0
 800525c:	d036      	beq.n	80052cc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	695b      	ldr	r3, [r3, #20]
 8005262:	2b00      	cmp	r3, #0
 8005264:	d016      	beq.n	8005294 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005266:	4b15      	ldr	r3, [pc, #84]	@ (80052bc <HAL_RCC_OscConfig+0x248>)
 8005268:	2201      	movs	r2, #1
 800526a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800526c:	f7ff fb82 	bl	8004974 <HAL_GetTick>
 8005270:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005272:	e008      	b.n	8005286 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005274:	f7ff fb7e 	bl	8004974 <HAL_GetTick>
 8005278:	4602      	mov	r2, r0
 800527a:	693b      	ldr	r3, [r7, #16]
 800527c:	1ad3      	subs	r3, r2, r3
 800527e:	2b02      	cmp	r3, #2
 8005280:	d901      	bls.n	8005286 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005282:	2303      	movs	r3, #3
 8005284:	e167      	b.n	8005556 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005286:	4b0b      	ldr	r3, [pc, #44]	@ (80052b4 <HAL_RCC_OscConfig+0x240>)
 8005288:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800528a:	f003 0302 	and.w	r3, r3, #2
 800528e:	2b00      	cmp	r3, #0
 8005290:	d0f0      	beq.n	8005274 <HAL_RCC_OscConfig+0x200>
 8005292:	e01b      	b.n	80052cc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005294:	4b09      	ldr	r3, [pc, #36]	@ (80052bc <HAL_RCC_OscConfig+0x248>)
 8005296:	2200      	movs	r2, #0
 8005298:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800529a:	f7ff fb6b 	bl	8004974 <HAL_GetTick>
 800529e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80052a0:	e00e      	b.n	80052c0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80052a2:	f7ff fb67 	bl	8004974 <HAL_GetTick>
 80052a6:	4602      	mov	r2, r0
 80052a8:	693b      	ldr	r3, [r7, #16]
 80052aa:	1ad3      	subs	r3, r2, r3
 80052ac:	2b02      	cmp	r3, #2
 80052ae:	d907      	bls.n	80052c0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80052b0:	2303      	movs	r3, #3
 80052b2:	e150      	b.n	8005556 <HAL_RCC_OscConfig+0x4e2>
 80052b4:	40023800 	.word	0x40023800
 80052b8:	42470000 	.word	0x42470000
 80052bc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80052c0:	4b88      	ldr	r3, [pc, #544]	@ (80054e4 <HAL_RCC_OscConfig+0x470>)
 80052c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80052c4:	f003 0302 	and.w	r3, r3, #2
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d1ea      	bne.n	80052a2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	f003 0304 	and.w	r3, r3, #4
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	f000 8097 	beq.w	8005408 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80052da:	2300      	movs	r3, #0
 80052dc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80052de:	4b81      	ldr	r3, [pc, #516]	@ (80054e4 <HAL_RCC_OscConfig+0x470>)
 80052e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d10f      	bne.n	800530a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80052ea:	2300      	movs	r3, #0
 80052ec:	60bb      	str	r3, [r7, #8]
 80052ee:	4b7d      	ldr	r3, [pc, #500]	@ (80054e4 <HAL_RCC_OscConfig+0x470>)
 80052f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052f2:	4a7c      	ldr	r2, [pc, #496]	@ (80054e4 <HAL_RCC_OscConfig+0x470>)
 80052f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80052f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80052fa:	4b7a      	ldr	r3, [pc, #488]	@ (80054e4 <HAL_RCC_OscConfig+0x470>)
 80052fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005302:	60bb      	str	r3, [r7, #8]
 8005304:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005306:	2301      	movs	r3, #1
 8005308:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800530a:	4b77      	ldr	r3, [pc, #476]	@ (80054e8 <HAL_RCC_OscConfig+0x474>)
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005312:	2b00      	cmp	r3, #0
 8005314:	d118      	bne.n	8005348 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005316:	4b74      	ldr	r3, [pc, #464]	@ (80054e8 <HAL_RCC_OscConfig+0x474>)
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	4a73      	ldr	r2, [pc, #460]	@ (80054e8 <HAL_RCC_OscConfig+0x474>)
 800531c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005320:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005322:	f7ff fb27 	bl	8004974 <HAL_GetTick>
 8005326:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005328:	e008      	b.n	800533c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800532a:	f7ff fb23 	bl	8004974 <HAL_GetTick>
 800532e:	4602      	mov	r2, r0
 8005330:	693b      	ldr	r3, [r7, #16]
 8005332:	1ad3      	subs	r3, r2, r3
 8005334:	2b02      	cmp	r3, #2
 8005336:	d901      	bls.n	800533c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005338:	2303      	movs	r3, #3
 800533a:	e10c      	b.n	8005556 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800533c:	4b6a      	ldr	r3, [pc, #424]	@ (80054e8 <HAL_RCC_OscConfig+0x474>)
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005344:	2b00      	cmp	r3, #0
 8005346:	d0f0      	beq.n	800532a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	689b      	ldr	r3, [r3, #8]
 800534c:	2b01      	cmp	r3, #1
 800534e:	d106      	bne.n	800535e <HAL_RCC_OscConfig+0x2ea>
 8005350:	4b64      	ldr	r3, [pc, #400]	@ (80054e4 <HAL_RCC_OscConfig+0x470>)
 8005352:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005354:	4a63      	ldr	r2, [pc, #396]	@ (80054e4 <HAL_RCC_OscConfig+0x470>)
 8005356:	f043 0301 	orr.w	r3, r3, #1
 800535a:	6713      	str	r3, [r2, #112]	@ 0x70
 800535c:	e01c      	b.n	8005398 <HAL_RCC_OscConfig+0x324>
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	689b      	ldr	r3, [r3, #8]
 8005362:	2b05      	cmp	r3, #5
 8005364:	d10c      	bne.n	8005380 <HAL_RCC_OscConfig+0x30c>
 8005366:	4b5f      	ldr	r3, [pc, #380]	@ (80054e4 <HAL_RCC_OscConfig+0x470>)
 8005368:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800536a:	4a5e      	ldr	r2, [pc, #376]	@ (80054e4 <HAL_RCC_OscConfig+0x470>)
 800536c:	f043 0304 	orr.w	r3, r3, #4
 8005370:	6713      	str	r3, [r2, #112]	@ 0x70
 8005372:	4b5c      	ldr	r3, [pc, #368]	@ (80054e4 <HAL_RCC_OscConfig+0x470>)
 8005374:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005376:	4a5b      	ldr	r2, [pc, #364]	@ (80054e4 <HAL_RCC_OscConfig+0x470>)
 8005378:	f043 0301 	orr.w	r3, r3, #1
 800537c:	6713      	str	r3, [r2, #112]	@ 0x70
 800537e:	e00b      	b.n	8005398 <HAL_RCC_OscConfig+0x324>
 8005380:	4b58      	ldr	r3, [pc, #352]	@ (80054e4 <HAL_RCC_OscConfig+0x470>)
 8005382:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005384:	4a57      	ldr	r2, [pc, #348]	@ (80054e4 <HAL_RCC_OscConfig+0x470>)
 8005386:	f023 0301 	bic.w	r3, r3, #1
 800538a:	6713      	str	r3, [r2, #112]	@ 0x70
 800538c:	4b55      	ldr	r3, [pc, #340]	@ (80054e4 <HAL_RCC_OscConfig+0x470>)
 800538e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005390:	4a54      	ldr	r2, [pc, #336]	@ (80054e4 <HAL_RCC_OscConfig+0x470>)
 8005392:	f023 0304 	bic.w	r3, r3, #4
 8005396:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	689b      	ldr	r3, [r3, #8]
 800539c:	2b00      	cmp	r3, #0
 800539e:	d015      	beq.n	80053cc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053a0:	f7ff fae8 	bl	8004974 <HAL_GetTick>
 80053a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80053a6:	e00a      	b.n	80053be <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80053a8:	f7ff fae4 	bl	8004974 <HAL_GetTick>
 80053ac:	4602      	mov	r2, r0
 80053ae:	693b      	ldr	r3, [r7, #16]
 80053b0:	1ad3      	subs	r3, r2, r3
 80053b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80053b6:	4293      	cmp	r3, r2
 80053b8:	d901      	bls.n	80053be <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80053ba:	2303      	movs	r3, #3
 80053bc:	e0cb      	b.n	8005556 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80053be:	4b49      	ldr	r3, [pc, #292]	@ (80054e4 <HAL_RCC_OscConfig+0x470>)
 80053c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053c2:	f003 0302 	and.w	r3, r3, #2
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d0ee      	beq.n	80053a8 <HAL_RCC_OscConfig+0x334>
 80053ca:	e014      	b.n	80053f6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80053cc:	f7ff fad2 	bl	8004974 <HAL_GetTick>
 80053d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80053d2:	e00a      	b.n	80053ea <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80053d4:	f7ff face 	bl	8004974 <HAL_GetTick>
 80053d8:	4602      	mov	r2, r0
 80053da:	693b      	ldr	r3, [r7, #16]
 80053dc:	1ad3      	subs	r3, r2, r3
 80053de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80053e2:	4293      	cmp	r3, r2
 80053e4:	d901      	bls.n	80053ea <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80053e6:	2303      	movs	r3, #3
 80053e8:	e0b5      	b.n	8005556 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80053ea:	4b3e      	ldr	r3, [pc, #248]	@ (80054e4 <HAL_RCC_OscConfig+0x470>)
 80053ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053ee:	f003 0302 	and.w	r3, r3, #2
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d1ee      	bne.n	80053d4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80053f6:	7dfb      	ldrb	r3, [r7, #23]
 80053f8:	2b01      	cmp	r3, #1
 80053fa:	d105      	bne.n	8005408 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80053fc:	4b39      	ldr	r3, [pc, #228]	@ (80054e4 <HAL_RCC_OscConfig+0x470>)
 80053fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005400:	4a38      	ldr	r2, [pc, #224]	@ (80054e4 <HAL_RCC_OscConfig+0x470>)
 8005402:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005406:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	699b      	ldr	r3, [r3, #24]
 800540c:	2b00      	cmp	r3, #0
 800540e:	f000 80a1 	beq.w	8005554 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005412:	4b34      	ldr	r3, [pc, #208]	@ (80054e4 <HAL_RCC_OscConfig+0x470>)
 8005414:	689b      	ldr	r3, [r3, #8]
 8005416:	f003 030c 	and.w	r3, r3, #12
 800541a:	2b08      	cmp	r3, #8
 800541c:	d05c      	beq.n	80054d8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	699b      	ldr	r3, [r3, #24]
 8005422:	2b02      	cmp	r3, #2
 8005424:	d141      	bne.n	80054aa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005426:	4b31      	ldr	r3, [pc, #196]	@ (80054ec <HAL_RCC_OscConfig+0x478>)
 8005428:	2200      	movs	r2, #0
 800542a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800542c:	f7ff faa2 	bl	8004974 <HAL_GetTick>
 8005430:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005432:	e008      	b.n	8005446 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005434:	f7ff fa9e 	bl	8004974 <HAL_GetTick>
 8005438:	4602      	mov	r2, r0
 800543a:	693b      	ldr	r3, [r7, #16]
 800543c:	1ad3      	subs	r3, r2, r3
 800543e:	2b02      	cmp	r3, #2
 8005440:	d901      	bls.n	8005446 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005442:	2303      	movs	r3, #3
 8005444:	e087      	b.n	8005556 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005446:	4b27      	ldr	r3, [pc, #156]	@ (80054e4 <HAL_RCC_OscConfig+0x470>)
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800544e:	2b00      	cmp	r3, #0
 8005450:	d1f0      	bne.n	8005434 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	69da      	ldr	r2, [r3, #28]
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	6a1b      	ldr	r3, [r3, #32]
 800545a:	431a      	orrs	r2, r3
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005460:	019b      	lsls	r3, r3, #6
 8005462:	431a      	orrs	r2, r3
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005468:	085b      	lsrs	r3, r3, #1
 800546a:	3b01      	subs	r3, #1
 800546c:	041b      	lsls	r3, r3, #16
 800546e:	431a      	orrs	r2, r3
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005474:	061b      	lsls	r3, r3, #24
 8005476:	491b      	ldr	r1, [pc, #108]	@ (80054e4 <HAL_RCC_OscConfig+0x470>)
 8005478:	4313      	orrs	r3, r2
 800547a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800547c:	4b1b      	ldr	r3, [pc, #108]	@ (80054ec <HAL_RCC_OscConfig+0x478>)
 800547e:	2201      	movs	r2, #1
 8005480:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005482:	f7ff fa77 	bl	8004974 <HAL_GetTick>
 8005486:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005488:	e008      	b.n	800549c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800548a:	f7ff fa73 	bl	8004974 <HAL_GetTick>
 800548e:	4602      	mov	r2, r0
 8005490:	693b      	ldr	r3, [r7, #16]
 8005492:	1ad3      	subs	r3, r2, r3
 8005494:	2b02      	cmp	r3, #2
 8005496:	d901      	bls.n	800549c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005498:	2303      	movs	r3, #3
 800549a:	e05c      	b.n	8005556 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800549c:	4b11      	ldr	r3, [pc, #68]	@ (80054e4 <HAL_RCC_OscConfig+0x470>)
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d0f0      	beq.n	800548a <HAL_RCC_OscConfig+0x416>
 80054a8:	e054      	b.n	8005554 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80054aa:	4b10      	ldr	r3, [pc, #64]	@ (80054ec <HAL_RCC_OscConfig+0x478>)
 80054ac:	2200      	movs	r2, #0
 80054ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054b0:	f7ff fa60 	bl	8004974 <HAL_GetTick>
 80054b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80054b6:	e008      	b.n	80054ca <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80054b8:	f7ff fa5c 	bl	8004974 <HAL_GetTick>
 80054bc:	4602      	mov	r2, r0
 80054be:	693b      	ldr	r3, [r7, #16]
 80054c0:	1ad3      	subs	r3, r2, r3
 80054c2:	2b02      	cmp	r3, #2
 80054c4:	d901      	bls.n	80054ca <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80054c6:	2303      	movs	r3, #3
 80054c8:	e045      	b.n	8005556 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80054ca:	4b06      	ldr	r3, [pc, #24]	@ (80054e4 <HAL_RCC_OscConfig+0x470>)
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d1f0      	bne.n	80054b8 <HAL_RCC_OscConfig+0x444>
 80054d6:	e03d      	b.n	8005554 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	699b      	ldr	r3, [r3, #24]
 80054dc:	2b01      	cmp	r3, #1
 80054de:	d107      	bne.n	80054f0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80054e0:	2301      	movs	r3, #1
 80054e2:	e038      	b.n	8005556 <HAL_RCC_OscConfig+0x4e2>
 80054e4:	40023800 	.word	0x40023800
 80054e8:	40007000 	.word	0x40007000
 80054ec:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80054f0:	4b1b      	ldr	r3, [pc, #108]	@ (8005560 <HAL_RCC_OscConfig+0x4ec>)
 80054f2:	685b      	ldr	r3, [r3, #4]
 80054f4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	699b      	ldr	r3, [r3, #24]
 80054fa:	2b01      	cmp	r3, #1
 80054fc:	d028      	beq.n	8005550 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005508:	429a      	cmp	r2, r3
 800550a:	d121      	bne.n	8005550 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005516:	429a      	cmp	r2, r3
 8005518:	d11a      	bne.n	8005550 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800551a:	68fa      	ldr	r2, [r7, #12]
 800551c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005520:	4013      	ands	r3, r2
 8005522:	687a      	ldr	r2, [r7, #4]
 8005524:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005526:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005528:	4293      	cmp	r3, r2
 800552a:	d111      	bne.n	8005550 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005536:	085b      	lsrs	r3, r3, #1
 8005538:	3b01      	subs	r3, #1
 800553a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800553c:	429a      	cmp	r2, r3
 800553e:	d107      	bne.n	8005550 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800554a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800554c:	429a      	cmp	r2, r3
 800554e:	d001      	beq.n	8005554 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005550:	2301      	movs	r3, #1
 8005552:	e000      	b.n	8005556 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005554:	2300      	movs	r3, #0
}
 8005556:	4618      	mov	r0, r3
 8005558:	3718      	adds	r7, #24
 800555a:	46bd      	mov	sp, r7
 800555c:	bd80      	pop	{r7, pc}
 800555e:	bf00      	nop
 8005560:	40023800 	.word	0x40023800

08005564 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005564:	b580      	push	{r7, lr}
 8005566:	b084      	sub	sp, #16
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
 800556c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	2b00      	cmp	r3, #0
 8005572:	d101      	bne.n	8005578 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005574:	2301      	movs	r3, #1
 8005576:	e0cc      	b.n	8005712 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005578:	4b68      	ldr	r3, [pc, #416]	@ (800571c <HAL_RCC_ClockConfig+0x1b8>)
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f003 0307 	and.w	r3, r3, #7
 8005580:	683a      	ldr	r2, [r7, #0]
 8005582:	429a      	cmp	r2, r3
 8005584:	d90c      	bls.n	80055a0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005586:	4b65      	ldr	r3, [pc, #404]	@ (800571c <HAL_RCC_ClockConfig+0x1b8>)
 8005588:	683a      	ldr	r2, [r7, #0]
 800558a:	b2d2      	uxtb	r2, r2
 800558c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800558e:	4b63      	ldr	r3, [pc, #396]	@ (800571c <HAL_RCC_ClockConfig+0x1b8>)
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f003 0307 	and.w	r3, r3, #7
 8005596:	683a      	ldr	r2, [r7, #0]
 8005598:	429a      	cmp	r2, r3
 800559a:	d001      	beq.n	80055a0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800559c:	2301      	movs	r3, #1
 800559e:	e0b8      	b.n	8005712 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f003 0302 	and.w	r3, r3, #2
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d020      	beq.n	80055ee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f003 0304 	and.w	r3, r3, #4
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d005      	beq.n	80055c4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80055b8:	4b59      	ldr	r3, [pc, #356]	@ (8005720 <HAL_RCC_ClockConfig+0x1bc>)
 80055ba:	689b      	ldr	r3, [r3, #8]
 80055bc:	4a58      	ldr	r2, [pc, #352]	@ (8005720 <HAL_RCC_ClockConfig+0x1bc>)
 80055be:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80055c2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f003 0308 	and.w	r3, r3, #8
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d005      	beq.n	80055dc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80055d0:	4b53      	ldr	r3, [pc, #332]	@ (8005720 <HAL_RCC_ClockConfig+0x1bc>)
 80055d2:	689b      	ldr	r3, [r3, #8]
 80055d4:	4a52      	ldr	r2, [pc, #328]	@ (8005720 <HAL_RCC_ClockConfig+0x1bc>)
 80055d6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80055da:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80055dc:	4b50      	ldr	r3, [pc, #320]	@ (8005720 <HAL_RCC_ClockConfig+0x1bc>)
 80055de:	689b      	ldr	r3, [r3, #8]
 80055e0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	689b      	ldr	r3, [r3, #8]
 80055e8:	494d      	ldr	r1, [pc, #308]	@ (8005720 <HAL_RCC_ClockConfig+0x1bc>)
 80055ea:	4313      	orrs	r3, r2
 80055ec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f003 0301 	and.w	r3, r3, #1
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d044      	beq.n	8005684 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	685b      	ldr	r3, [r3, #4]
 80055fe:	2b01      	cmp	r3, #1
 8005600:	d107      	bne.n	8005612 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005602:	4b47      	ldr	r3, [pc, #284]	@ (8005720 <HAL_RCC_ClockConfig+0x1bc>)
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800560a:	2b00      	cmp	r3, #0
 800560c:	d119      	bne.n	8005642 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800560e:	2301      	movs	r3, #1
 8005610:	e07f      	b.n	8005712 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	685b      	ldr	r3, [r3, #4]
 8005616:	2b02      	cmp	r3, #2
 8005618:	d003      	beq.n	8005622 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800561e:	2b03      	cmp	r3, #3
 8005620:	d107      	bne.n	8005632 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005622:	4b3f      	ldr	r3, [pc, #252]	@ (8005720 <HAL_RCC_ClockConfig+0x1bc>)
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800562a:	2b00      	cmp	r3, #0
 800562c:	d109      	bne.n	8005642 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800562e:	2301      	movs	r3, #1
 8005630:	e06f      	b.n	8005712 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005632:	4b3b      	ldr	r3, [pc, #236]	@ (8005720 <HAL_RCC_ClockConfig+0x1bc>)
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f003 0302 	and.w	r3, r3, #2
 800563a:	2b00      	cmp	r3, #0
 800563c:	d101      	bne.n	8005642 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800563e:	2301      	movs	r3, #1
 8005640:	e067      	b.n	8005712 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005642:	4b37      	ldr	r3, [pc, #220]	@ (8005720 <HAL_RCC_ClockConfig+0x1bc>)
 8005644:	689b      	ldr	r3, [r3, #8]
 8005646:	f023 0203 	bic.w	r2, r3, #3
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	685b      	ldr	r3, [r3, #4]
 800564e:	4934      	ldr	r1, [pc, #208]	@ (8005720 <HAL_RCC_ClockConfig+0x1bc>)
 8005650:	4313      	orrs	r3, r2
 8005652:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005654:	f7ff f98e 	bl	8004974 <HAL_GetTick>
 8005658:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800565a:	e00a      	b.n	8005672 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800565c:	f7ff f98a 	bl	8004974 <HAL_GetTick>
 8005660:	4602      	mov	r2, r0
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	1ad3      	subs	r3, r2, r3
 8005666:	f241 3288 	movw	r2, #5000	@ 0x1388
 800566a:	4293      	cmp	r3, r2
 800566c:	d901      	bls.n	8005672 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800566e:	2303      	movs	r3, #3
 8005670:	e04f      	b.n	8005712 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005672:	4b2b      	ldr	r3, [pc, #172]	@ (8005720 <HAL_RCC_ClockConfig+0x1bc>)
 8005674:	689b      	ldr	r3, [r3, #8]
 8005676:	f003 020c 	and.w	r2, r3, #12
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	685b      	ldr	r3, [r3, #4]
 800567e:	009b      	lsls	r3, r3, #2
 8005680:	429a      	cmp	r2, r3
 8005682:	d1eb      	bne.n	800565c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005684:	4b25      	ldr	r3, [pc, #148]	@ (800571c <HAL_RCC_ClockConfig+0x1b8>)
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f003 0307 	and.w	r3, r3, #7
 800568c:	683a      	ldr	r2, [r7, #0]
 800568e:	429a      	cmp	r2, r3
 8005690:	d20c      	bcs.n	80056ac <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005692:	4b22      	ldr	r3, [pc, #136]	@ (800571c <HAL_RCC_ClockConfig+0x1b8>)
 8005694:	683a      	ldr	r2, [r7, #0]
 8005696:	b2d2      	uxtb	r2, r2
 8005698:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800569a:	4b20      	ldr	r3, [pc, #128]	@ (800571c <HAL_RCC_ClockConfig+0x1b8>)
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f003 0307 	and.w	r3, r3, #7
 80056a2:	683a      	ldr	r2, [r7, #0]
 80056a4:	429a      	cmp	r2, r3
 80056a6:	d001      	beq.n	80056ac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80056a8:	2301      	movs	r3, #1
 80056aa:	e032      	b.n	8005712 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f003 0304 	and.w	r3, r3, #4
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d008      	beq.n	80056ca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80056b8:	4b19      	ldr	r3, [pc, #100]	@ (8005720 <HAL_RCC_ClockConfig+0x1bc>)
 80056ba:	689b      	ldr	r3, [r3, #8]
 80056bc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	68db      	ldr	r3, [r3, #12]
 80056c4:	4916      	ldr	r1, [pc, #88]	@ (8005720 <HAL_RCC_ClockConfig+0x1bc>)
 80056c6:	4313      	orrs	r3, r2
 80056c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f003 0308 	and.w	r3, r3, #8
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d009      	beq.n	80056ea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80056d6:	4b12      	ldr	r3, [pc, #72]	@ (8005720 <HAL_RCC_ClockConfig+0x1bc>)
 80056d8:	689b      	ldr	r3, [r3, #8]
 80056da:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	691b      	ldr	r3, [r3, #16]
 80056e2:	00db      	lsls	r3, r3, #3
 80056e4:	490e      	ldr	r1, [pc, #56]	@ (8005720 <HAL_RCC_ClockConfig+0x1bc>)
 80056e6:	4313      	orrs	r3, r2
 80056e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80056ea:	f000 f821 	bl	8005730 <HAL_RCC_GetSysClockFreq>
 80056ee:	4602      	mov	r2, r0
 80056f0:	4b0b      	ldr	r3, [pc, #44]	@ (8005720 <HAL_RCC_ClockConfig+0x1bc>)
 80056f2:	689b      	ldr	r3, [r3, #8]
 80056f4:	091b      	lsrs	r3, r3, #4
 80056f6:	f003 030f 	and.w	r3, r3, #15
 80056fa:	490a      	ldr	r1, [pc, #40]	@ (8005724 <HAL_RCC_ClockConfig+0x1c0>)
 80056fc:	5ccb      	ldrb	r3, [r1, r3]
 80056fe:	fa22 f303 	lsr.w	r3, r2, r3
 8005702:	4a09      	ldr	r2, [pc, #36]	@ (8005728 <HAL_RCC_ClockConfig+0x1c4>)
 8005704:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005706:	4b09      	ldr	r3, [pc, #36]	@ (800572c <HAL_RCC_ClockConfig+0x1c8>)
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	4618      	mov	r0, r3
 800570c:	f7fe ff52 	bl	80045b4 <HAL_InitTick>

  return HAL_OK;
 8005710:	2300      	movs	r3, #0
}
 8005712:	4618      	mov	r0, r3
 8005714:	3710      	adds	r7, #16
 8005716:	46bd      	mov	sp, r7
 8005718:	bd80      	pop	{r7, pc}
 800571a:	bf00      	nop
 800571c:	40023c00 	.word	0x40023c00
 8005720:	40023800 	.word	0x40023800
 8005724:	08013a50 	.word	0x08013a50
 8005728:	200000d4 	.word	0x200000d4
 800572c:	200000d8 	.word	0x200000d8

08005730 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005730:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005734:	b094      	sub	sp, #80	@ 0x50
 8005736:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005738:	2300      	movs	r3, #0
 800573a:	647b      	str	r3, [r7, #68]	@ 0x44
 800573c:	2300      	movs	r3, #0
 800573e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005740:	2300      	movs	r3, #0
 8005742:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005744:	2300      	movs	r3, #0
 8005746:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005748:	4b79      	ldr	r3, [pc, #484]	@ (8005930 <HAL_RCC_GetSysClockFreq+0x200>)
 800574a:	689b      	ldr	r3, [r3, #8]
 800574c:	f003 030c 	and.w	r3, r3, #12
 8005750:	2b08      	cmp	r3, #8
 8005752:	d00d      	beq.n	8005770 <HAL_RCC_GetSysClockFreq+0x40>
 8005754:	2b08      	cmp	r3, #8
 8005756:	f200 80e1 	bhi.w	800591c <HAL_RCC_GetSysClockFreq+0x1ec>
 800575a:	2b00      	cmp	r3, #0
 800575c:	d002      	beq.n	8005764 <HAL_RCC_GetSysClockFreq+0x34>
 800575e:	2b04      	cmp	r3, #4
 8005760:	d003      	beq.n	800576a <HAL_RCC_GetSysClockFreq+0x3a>
 8005762:	e0db      	b.n	800591c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005764:	4b73      	ldr	r3, [pc, #460]	@ (8005934 <HAL_RCC_GetSysClockFreq+0x204>)
 8005766:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8005768:	e0db      	b.n	8005922 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800576a:	4b73      	ldr	r3, [pc, #460]	@ (8005938 <HAL_RCC_GetSysClockFreq+0x208>)
 800576c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800576e:	e0d8      	b.n	8005922 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005770:	4b6f      	ldr	r3, [pc, #444]	@ (8005930 <HAL_RCC_GetSysClockFreq+0x200>)
 8005772:	685b      	ldr	r3, [r3, #4]
 8005774:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005778:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800577a:	4b6d      	ldr	r3, [pc, #436]	@ (8005930 <HAL_RCC_GetSysClockFreq+0x200>)
 800577c:	685b      	ldr	r3, [r3, #4]
 800577e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005782:	2b00      	cmp	r3, #0
 8005784:	d063      	beq.n	800584e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005786:	4b6a      	ldr	r3, [pc, #424]	@ (8005930 <HAL_RCC_GetSysClockFreq+0x200>)
 8005788:	685b      	ldr	r3, [r3, #4]
 800578a:	099b      	lsrs	r3, r3, #6
 800578c:	2200      	movs	r2, #0
 800578e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005790:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005792:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005794:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005798:	633b      	str	r3, [r7, #48]	@ 0x30
 800579a:	2300      	movs	r3, #0
 800579c:	637b      	str	r3, [r7, #52]	@ 0x34
 800579e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80057a2:	4622      	mov	r2, r4
 80057a4:	462b      	mov	r3, r5
 80057a6:	f04f 0000 	mov.w	r0, #0
 80057aa:	f04f 0100 	mov.w	r1, #0
 80057ae:	0159      	lsls	r1, r3, #5
 80057b0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80057b4:	0150      	lsls	r0, r2, #5
 80057b6:	4602      	mov	r2, r0
 80057b8:	460b      	mov	r3, r1
 80057ba:	4621      	mov	r1, r4
 80057bc:	1a51      	subs	r1, r2, r1
 80057be:	6139      	str	r1, [r7, #16]
 80057c0:	4629      	mov	r1, r5
 80057c2:	eb63 0301 	sbc.w	r3, r3, r1
 80057c6:	617b      	str	r3, [r7, #20]
 80057c8:	f04f 0200 	mov.w	r2, #0
 80057cc:	f04f 0300 	mov.w	r3, #0
 80057d0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80057d4:	4659      	mov	r1, fp
 80057d6:	018b      	lsls	r3, r1, #6
 80057d8:	4651      	mov	r1, sl
 80057da:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80057de:	4651      	mov	r1, sl
 80057e0:	018a      	lsls	r2, r1, #6
 80057e2:	4651      	mov	r1, sl
 80057e4:	ebb2 0801 	subs.w	r8, r2, r1
 80057e8:	4659      	mov	r1, fp
 80057ea:	eb63 0901 	sbc.w	r9, r3, r1
 80057ee:	f04f 0200 	mov.w	r2, #0
 80057f2:	f04f 0300 	mov.w	r3, #0
 80057f6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80057fa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80057fe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005802:	4690      	mov	r8, r2
 8005804:	4699      	mov	r9, r3
 8005806:	4623      	mov	r3, r4
 8005808:	eb18 0303 	adds.w	r3, r8, r3
 800580c:	60bb      	str	r3, [r7, #8]
 800580e:	462b      	mov	r3, r5
 8005810:	eb49 0303 	adc.w	r3, r9, r3
 8005814:	60fb      	str	r3, [r7, #12]
 8005816:	f04f 0200 	mov.w	r2, #0
 800581a:	f04f 0300 	mov.w	r3, #0
 800581e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005822:	4629      	mov	r1, r5
 8005824:	024b      	lsls	r3, r1, #9
 8005826:	4621      	mov	r1, r4
 8005828:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800582c:	4621      	mov	r1, r4
 800582e:	024a      	lsls	r2, r1, #9
 8005830:	4610      	mov	r0, r2
 8005832:	4619      	mov	r1, r3
 8005834:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005836:	2200      	movs	r2, #0
 8005838:	62bb      	str	r3, [r7, #40]	@ 0x28
 800583a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800583c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005840:	f7fb fa7a 	bl	8000d38 <__aeabi_uldivmod>
 8005844:	4602      	mov	r2, r0
 8005846:	460b      	mov	r3, r1
 8005848:	4613      	mov	r3, r2
 800584a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800584c:	e058      	b.n	8005900 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800584e:	4b38      	ldr	r3, [pc, #224]	@ (8005930 <HAL_RCC_GetSysClockFreq+0x200>)
 8005850:	685b      	ldr	r3, [r3, #4]
 8005852:	099b      	lsrs	r3, r3, #6
 8005854:	2200      	movs	r2, #0
 8005856:	4618      	mov	r0, r3
 8005858:	4611      	mov	r1, r2
 800585a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800585e:	623b      	str	r3, [r7, #32]
 8005860:	2300      	movs	r3, #0
 8005862:	627b      	str	r3, [r7, #36]	@ 0x24
 8005864:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005868:	4642      	mov	r2, r8
 800586a:	464b      	mov	r3, r9
 800586c:	f04f 0000 	mov.w	r0, #0
 8005870:	f04f 0100 	mov.w	r1, #0
 8005874:	0159      	lsls	r1, r3, #5
 8005876:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800587a:	0150      	lsls	r0, r2, #5
 800587c:	4602      	mov	r2, r0
 800587e:	460b      	mov	r3, r1
 8005880:	4641      	mov	r1, r8
 8005882:	ebb2 0a01 	subs.w	sl, r2, r1
 8005886:	4649      	mov	r1, r9
 8005888:	eb63 0b01 	sbc.w	fp, r3, r1
 800588c:	f04f 0200 	mov.w	r2, #0
 8005890:	f04f 0300 	mov.w	r3, #0
 8005894:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005898:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800589c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80058a0:	ebb2 040a 	subs.w	r4, r2, sl
 80058a4:	eb63 050b 	sbc.w	r5, r3, fp
 80058a8:	f04f 0200 	mov.w	r2, #0
 80058ac:	f04f 0300 	mov.w	r3, #0
 80058b0:	00eb      	lsls	r3, r5, #3
 80058b2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80058b6:	00e2      	lsls	r2, r4, #3
 80058b8:	4614      	mov	r4, r2
 80058ba:	461d      	mov	r5, r3
 80058bc:	4643      	mov	r3, r8
 80058be:	18e3      	adds	r3, r4, r3
 80058c0:	603b      	str	r3, [r7, #0]
 80058c2:	464b      	mov	r3, r9
 80058c4:	eb45 0303 	adc.w	r3, r5, r3
 80058c8:	607b      	str	r3, [r7, #4]
 80058ca:	f04f 0200 	mov.w	r2, #0
 80058ce:	f04f 0300 	mov.w	r3, #0
 80058d2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80058d6:	4629      	mov	r1, r5
 80058d8:	028b      	lsls	r3, r1, #10
 80058da:	4621      	mov	r1, r4
 80058dc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80058e0:	4621      	mov	r1, r4
 80058e2:	028a      	lsls	r2, r1, #10
 80058e4:	4610      	mov	r0, r2
 80058e6:	4619      	mov	r1, r3
 80058e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80058ea:	2200      	movs	r2, #0
 80058ec:	61bb      	str	r3, [r7, #24]
 80058ee:	61fa      	str	r2, [r7, #28]
 80058f0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80058f4:	f7fb fa20 	bl	8000d38 <__aeabi_uldivmod>
 80058f8:	4602      	mov	r2, r0
 80058fa:	460b      	mov	r3, r1
 80058fc:	4613      	mov	r3, r2
 80058fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005900:	4b0b      	ldr	r3, [pc, #44]	@ (8005930 <HAL_RCC_GetSysClockFreq+0x200>)
 8005902:	685b      	ldr	r3, [r3, #4]
 8005904:	0c1b      	lsrs	r3, r3, #16
 8005906:	f003 0303 	and.w	r3, r3, #3
 800590a:	3301      	adds	r3, #1
 800590c:	005b      	lsls	r3, r3, #1
 800590e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8005910:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005912:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005914:	fbb2 f3f3 	udiv	r3, r2, r3
 8005918:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800591a:	e002      	b.n	8005922 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800591c:	4b05      	ldr	r3, [pc, #20]	@ (8005934 <HAL_RCC_GetSysClockFreq+0x204>)
 800591e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005920:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005922:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005924:	4618      	mov	r0, r3
 8005926:	3750      	adds	r7, #80	@ 0x50
 8005928:	46bd      	mov	sp, r7
 800592a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800592e:	bf00      	nop
 8005930:	40023800 	.word	0x40023800
 8005934:	00f42400 	.word	0x00f42400
 8005938:	007a1200 	.word	0x007a1200

0800593c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800593c:	b480      	push	{r7}
 800593e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005940:	4b03      	ldr	r3, [pc, #12]	@ (8005950 <HAL_RCC_GetHCLKFreq+0x14>)
 8005942:	681b      	ldr	r3, [r3, #0]
}
 8005944:	4618      	mov	r0, r3
 8005946:	46bd      	mov	sp, r7
 8005948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800594c:	4770      	bx	lr
 800594e:	bf00      	nop
 8005950:	200000d4 	.word	0x200000d4

08005954 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005954:	b580      	push	{r7, lr}
 8005956:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005958:	f7ff fff0 	bl	800593c <HAL_RCC_GetHCLKFreq>
 800595c:	4602      	mov	r2, r0
 800595e:	4b05      	ldr	r3, [pc, #20]	@ (8005974 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005960:	689b      	ldr	r3, [r3, #8]
 8005962:	0a9b      	lsrs	r3, r3, #10
 8005964:	f003 0307 	and.w	r3, r3, #7
 8005968:	4903      	ldr	r1, [pc, #12]	@ (8005978 <HAL_RCC_GetPCLK1Freq+0x24>)
 800596a:	5ccb      	ldrb	r3, [r1, r3]
 800596c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005970:	4618      	mov	r0, r3
 8005972:	bd80      	pop	{r7, pc}
 8005974:	40023800 	.word	0x40023800
 8005978:	08013a60 	.word	0x08013a60

0800597c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800597c:	b580      	push	{r7, lr}
 800597e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005980:	f7ff ffdc 	bl	800593c <HAL_RCC_GetHCLKFreq>
 8005984:	4602      	mov	r2, r0
 8005986:	4b05      	ldr	r3, [pc, #20]	@ (800599c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005988:	689b      	ldr	r3, [r3, #8]
 800598a:	0b5b      	lsrs	r3, r3, #13
 800598c:	f003 0307 	and.w	r3, r3, #7
 8005990:	4903      	ldr	r1, [pc, #12]	@ (80059a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005992:	5ccb      	ldrb	r3, [r1, r3]
 8005994:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005998:	4618      	mov	r0, r3
 800599a:	bd80      	pop	{r7, pc}
 800599c:	40023800 	.word	0x40023800
 80059a0:	08013a60 	.word	0x08013a60

080059a4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80059a4:	b480      	push	{r7}
 80059a6:	b083      	sub	sp, #12
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	6078      	str	r0, [r7, #4]
 80059ac:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	220f      	movs	r2, #15
 80059b2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80059b4:	4b12      	ldr	r3, [pc, #72]	@ (8005a00 <HAL_RCC_GetClockConfig+0x5c>)
 80059b6:	689b      	ldr	r3, [r3, #8]
 80059b8:	f003 0203 	and.w	r2, r3, #3
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80059c0:	4b0f      	ldr	r3, [pc, #60]	@ (8005a00 <HAL_RCC_GetClockConfig+0x5c>)
 80059c2:	689b      	ldr	r3, [r3, #8]
 80059c4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80059cc:	4b0c      	ldr	r3, [pc, #48]	@ (8005a00 <HAL_RCC_GetClockConfig+0x5c>)
 80059ce:	689b      	ldr	r3, [r3, #8]
 80059d0:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80059d8:	4b09      	ldr	r3, [pc, #36]	@ (8005a00 <HAL_RCC_GetClockConfig+0x5c>)
 80059da:	689b      	ldr	r3, [r3, #8]
 80059dc:	08db      	lsrs	r3, r3, #3
 80059de:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80059e6:	4b07      	ldr	r3, [pc, #28]	@ (8005a04 <HAL_RCC_GetClockConfig+0x60>)
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	f003 0207 	and.w	r2, r3, #7
 80059ee:	683b      	ldr	r3, [r7, #0]
 80059f0:	601a      	str	r2, [r3, #0]
}
 80059f2:	bf00      	nop
 80059f4:	370c      	adds	r7, #12
 80059f6:	46bd      	mov	sp, r7
 80059f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fc:	4770      	bx	lr
 80059fe:	bf00      	nop
 8005a00:	40023800 	.word	0x40023800
 8005a04:	40023c00 	.word	0x40023c00

08005a08 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005a08:	b580      	push	{r7, lr}
 8005a0a:	b086      	sub	sp, #24
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005a10:	2300      	movs	r3, #0
 8005a12:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005a14:	2300      	movs	r3, #0
 8005a16:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f003 0301 	and.w	r3, r3, #1
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d105      	bne.n	8005a30 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d035      	beq.n	8005a9c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005a30:	4b62      	ldr	r3, [pc, #392]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8005a32:	2200      	movs	r2, #0
 8005a34:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005a36:	f7fe ff9d 	bl	8004974 <HAL_GetTick>
 8005a3a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005a3c:	e008      	b.n	8005a50 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005a3e:	f7fe ff99 	bl	8004974 <HAL_GetTick>
 8005a42:	4602      	mov	r2, r0
 8005a44:	697b      	ldr	r3, [r7, #20]
 8005a46:	1ad3      	subs	r3, r2, r3
 8005a48:	2b02      	cmp	r3, #2
 8005a4a:	d901      	bls.n	8005a50 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005a4c:	2303      	movs	r3, #3
 8005a4e:	e0b0      	b.n	8005bb2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005a50:	4b5b      	ldr	r3, [pc, #364]	@ (8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d1f0      	bne.n	8005a3e <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	685b      	ldr	r3, [r3, #4]
 8005a60:	019a      	lsls	r2, r3, #6
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	689b      	ldr	r3, [r3, #8]
 8005a66:	071b      	lsls	r3, r3, #28
 8005a68:	4955      	ldr	r1, [pc, #340]	@ (8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005a6a:	4313      	orrs	r3, r2
 8005a6c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005a70:	4b52      	ldr	r3, [pc, #328]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8005a72:	2201      	movs	r2, #1
 8005a74:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005a76:	f7fe ff7d 	bl	8004974 <HAL_GetTick>
 8005a7a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005a7c:	e008      	b.n	8005a90 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005a7e:	f7fe ff79 	bl	8004974 <HAL_GetTick>
 8005a82:	4602      	mov	r2, r0
 8005a84:	697b      	ldr	r3, [r7, #20]
 8005a86:	1ad3      	subs	r3, r2, r3
 8005a88:	2b02      	cmp	r3, #2
 8005a8a:	d901      	bls.n	8005a90 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005a8c:	2303      	movs	r3, #3
 8005a8e:	e090      	b.n	8005bb2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005a90:	4b4b      	ldr	r3, [pc, #300]	@ (8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d0f0      	beq.n	8005a7e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	f003 0302 	and.w	r3, r3, #2
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	f000 8083 	beq.w	8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005aaa:	2300      	movs	r3, #0
 8005aac:	60fb      	str	r3, [r7, #12]
 8005aae:	4b44      	ldr	r3, [pc, #272]	@ (8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005ab0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ab2:	4a43      	ldr	r2, [pc, #268]	@ (8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005ab4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005ab8:	6413      	str	r3, [r2, #64]	@ 0x40
 8005aba:	4b41      	ldr	r3, [pc, #260]	@ (8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005abc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005abe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005ac2:	60fb      	str	r3, [r7, #12]
 8005ac4:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005ac6:	4b3f      	ldr	r3, [pc, #252]	@ (8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	4a3e      	ldr	r2, [pc, #248]	@ (8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005acc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005ad0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005ad2:	f7fe ff4f 	bl	8004974 <HAL_GetTick>
 8005ad6:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005ad8:	e008      	b.n	8005aec <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8005ada:	f7fe ff4b 	bl	8004974 <HAL_GetTick>
 8005ade:	4602      	mov	r2, r0
 8005ae0:	697b      	ldr	r3, [r7, #20]
 8005ae2:	1ad3      	subs	r3, r2, r3
 8005ae4:	2b02      	cmp	r3, #2
 8005ae6:	d901      	bls.n	8005aec <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8005ae8:	2303      	movs	r3, #3
 8005aea:	e062      	b.n	8005bb2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005aec:	4b35      	ldr	r3, [pc, #212]	@ (8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d0f0      	beq.n	8005ada <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005af8:	4b31      	ldr	r3, [pc, #196]	@ (8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005afa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005afc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005b00:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005b02:	693b      	ldr	r3, [r7, #16]
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d02f      	beq.n	8005b68 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	68db      	ldr	r3, [r3, #12]
 8005b0c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005b10:	693a      	ldr	r2, [r7, #16]
 8005b12:	429a      	cmp	r2, r3
 8005b14:	d028      	beq.n	8005b68 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005b16:	4b2a      	ldr	r3, [pc, #168]	@ (8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005b18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b1a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b1e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005b20:	4b29      	ldr	r3, [pc, #164]	@ (8005bc8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005b22:	2201      	movs	r2, #1
 8005b24:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005b26:	4b28      	ldr	r3, [pc, #160]	@ (8005bc8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005b28:	2200      	movs	r2, #0
 8005b2a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005b2c:	4a24      	ldr	r2, [pc, #144]	@ (8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005b2e:	693b      	ldr	r3, [r7, #16]
 8005b30:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005b32:	4b23      	ldr	r3, [pc, #140]	@ (8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005b34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b36:	f003 0301 	and.w	r3, r3, #1
 8005b3a:	2b01      	cmp	r3, #1
 8005b3c:	d114      	bne.n	8005b68 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005b3e:	f7fe ff19 	bl	8004974 <HAL_GetTick>
 8005b42:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b44:	e00a      	b.n	8005b5c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005b46:	f7fe ff15 	bl	8004974 <HAL_GetTick>
 8005b4a:	4602      	mov	r2, r0
 8005b4c:	697b      	ldr	r3, [r7, #20]
 8005b4e:	1ad3      	subs	r3, r2, r3
 8005b50:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b54:	4293      	cmp	r3, r2
 8005b56:	d901      	bls.n	8005b5c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8005b58:	2303      	movs	r3, #3
 8005b5a:	e02a      	b.n	8005bb2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b5c:	4b18      	ldr	r3, [pc, #96]	@ (8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005b5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b60:	f003 0302 	and.w	r3, r3, #2
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d0ee      	beq.n	8005b46 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	68db      	ldr	r3, [r3, #12]
 8005b6c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005b70:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005b74:	d10d      	bne.n	8005b92 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8005b76:	4b12      	ldr	r3, [pc, #72]	@ (8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005b78:	689b      	ldr	r3, [r3, #8]
 8005b7a:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	68db      	ldr	r3, [r3, #12]
 8005b82:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8005b86:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b8a:	490d      	ldr	r1, [pc, #52]	@ (8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005b8c:	4313      	orrs	r3, r2
 8005b8e:	608b      	str	r3, [r1, #8]
 8005b90:	e005      	b.n	8005b9e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8005b92:	4b0b      	ldr	r3, [pc, #44]	@ (8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005b94:	689b      	ldr	r3, [r3, #8]
 8005b96:	4a0a      	ldr	r2, [pc, #40]	@ (8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005b98:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8005b9c:	6093      	str	r3, [r2, #8]
 8005b9e:	4b08      	ldr	r3, [pc, #32]	@ (8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005ba0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	68db      	ldr	r3, [r3, #12]
 8005ba6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005baa:	4905      	ldr	r1, [pc, #20]	@ (8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005bac:	4313      	orrs	r3, r2
 8005bae:	670b      	str	r3, [r1, #112]	@ 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8005bb0:	2300      	movs	r3, #0
}
 8005bb2:	4618      	mov	r0, r3
 8005bb4:	3718      	adds	r7, #24
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	bd80      	pop	{r7, pc}
 8005bba:	bf00      	nop
 8005bbc:	42470068 	.word	0x42470068
 8005bc0:	40023800 	.word	0x40023800
 8005bc4:	40007000 	.word	0x40007000
 8005bc8:	42470e40 	.word	0x42470e40

08005bcc <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005bcc:	b580      	push	{r7, lr}
 8005bce:	b084      	sub	sp, #16
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005bd4:	2301      	movs	r3, #1
 8005bd6:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d101      	bne.n	8005be2 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8005bde:	2301      	movs	r3, #1
 8005be0:	e073      	b.n	8005cca <HAL_RTC_Init+0xfe>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	7f5b      	ldrb	r3, [r3, #29]
 8005be6:	b2db      	uxtb	r3, r3
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d105      	bne.n	8005bf8 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2200      	movs	r2, #0
 8005bf0:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005bf2:	6878      	ldr	r0, [r7, #4]
 8005bf4:	f7fe fb5a 	bl	80042ac <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2202      	movs	r2, #2
 8005bfc:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	68db      	ldr	r3, [r3, #12]
 8005c04:	f003 0310 	and.w	r3, r3, #16
 8005c08:	2b10      	cmp	r3, #16
 8005c0a:	d055      	beq.n	8005cb8 <HAL_RTC_Init+0xec>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	22ca      	movs	r2, #202	@ 0xca
 8005c12:	625a      	str	r2, [r3, #36]	@ 0x24
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	2253      	movs	r2, #83	@ 0x53
 8005c1a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8005c1c:	6878      	ldr	r0, [r7, #4]
 8005c1e:	f000 fa49 	bl	80060b4 <RTC_EnterInitMode>
 8005c22:	4603      	mov	r3, r0
 8005c24:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8005c26:	7bfb      	ldrb	r3, [r7, #15]
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d12c      	bne.n	8005c86 <HAL_RTC_Init+0xba>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	689b      	ldr	r3, [r3, #8]
 8005c32:	687a      	ldr	r2, [r7, #4]
 8005c34:	6812      	ldr	r2, [r2, #0]
 8005c36:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8005c3a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005c3e:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	6899      	ldr	r1, [r3, #8]
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	685a      	ldr	r2, [r3, #4]
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	691b      	ldr	r3, [r3, #16]
 8005c4e:	431a      	orrs	r2, r3
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	695b      	ldr	r3, [r3, #20]
 8005c54:	431a      	orrs	r2, r3
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	430a      	orrs	r2, r1
 8005c5c:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	687a      	ldr	r2, [r7, #4]
 8005c64:	68d2      	ldr	r2, [r2, #12]
 8005c66:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	6919      	ldr	r1, [r3, #16]
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	689b      	ldr	r3, [r3, #8]
 8005c72:	041a      	lsls	r2, r3, #16
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	430a      	orrs	r2, r1
 8005c7a:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8005c7c:	6878      	ldr	r0, [r7, #4]
 8005c7e:	f000 fa50 	bl	8006122 <RTC_ExitInitMode>
 8005c82:	4603      	mov	r3, r0
 8005c84:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8005c86:	7bfb      	ldrb	r3, [r7, #15]
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d110      	bne.n	8005cae <HAL_RTC_Init+0xe2>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005c9a:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	699a      	ldr	r2, [r3, #24]
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	430a      	orrs	r2, r1
 8005cac:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	22ff      	movs	r2, #255	@ 0xff
 8005cb4:	625a      	str	r2, [r3, #36]	@ 0x24
 8005cb6:	e001      	b.n	8005cbc <HAL_RTC_Init+0xf0>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8005cb8:	2300      	movs	r3, #0
 8005cba:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8005cbc:	7bfb      	ldrb	r3, [r7, #15]
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d102      	bne.n	8005cc8 <HAL_RTC_Init+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	2201      	movs	r2, #1
 8005cc6:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8005cc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cca:	4618      	mov	r0, r3
 8005ccc:	3710      	adds	r7, #16
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	bd80      	pop	{r7, pc}

08005cd2 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005cd2:	b590      	push	{r4, r7, lr}
 8005cd4:	b087      	sub	sp, #28
 8005cd6:	af00      	add	r7, sp, #0
 8005cd8:	60f8      	str	r0, [r7, #12]
 8005cda:	60b9      	str	r1, [r7, #8]
 8005cdc:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005cde:	2300      	movs	r3, #0
 8005ce0:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	7f1b      	ldrb	r3, [r3, #28]
 8005ce6:	2b01      	cmp	r3, #1
 8005ce8:	d101      	bne.n	8005cee <HAL_RTC_SetTime+0x1c>
 8005cea:	2302      	movs	r3, #2
 8005cec:	e087      	b.n	8005dfe <HAL_RTC_SetTime+0x12c>
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	2201      	movs	r2, #1
 8005cf2:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	2202      	movs	r2, #2
 8005cf8:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d126      	bne.n	8005d4e <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	689b      	ldr	r3, [r3, #8]
 8005d06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d102      	bne.n	8005d14 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005d0e:	68bb      	ldr	r3, [r7, #8]
 8005d10:	2200      	movs	r2, #0
 8005d12:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005d14:	68bb      	ldr	r3, [r7, #8]
 8005d16:	781b      	ldrb	r3, [r3, #0]
 8005d18:	4618      	mov	r0, r3
 8005d1a:	f000 fa27 	bl	800616c <RTC_ByteToBcd2>
 8005d1e:	4603      	mov	r3, r0
 8005d20:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005d22:	68bb      	ldr	r3, [r7, #8]
 8005d24:	785b      	ldrb	r3, [r3, #1]
 8005d26:	4618      	mov	r0, r3
 8005d28:	f000 fa20 	bl	800616c <RTC_ByteToBcd2>
 8005d2c:	4603      	mov	r3, r0
 8005d2e:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005d30:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8005d32:	68bb      	ldr	r3, [r7, #8]
 8005d34:	789b      	ldrb	r3, [r3, #2]
 8005d36:	4618      	mov	r0, r3
 8005d38:	f000 fa18 	bl	800616c <RTC_ByteToBcd2>
 8005d3c:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005d3e:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8005d42:	68bb      	ldr	r3, [r7, #8]
 8005d44:	78db      	ldrb	r3, [r3, #3]
 8005d46:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005d48:	4313      	orrs	r3, r2
 8005d4a:	617b      	str	r3, [r7, #20]
 8005d4c:	e018      	b.n	8005d80 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	689b      	ldr	r3, [r3, #8]
 8005d54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d102      	bne.n	8005d62 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005d5c:	68bb      	ldr	r3, [r7, #8]
 8005d5e:	2200      	movs	r2, #0
 8005d60:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005d62:	68bb      	ldr	r3, [r7, #8]
 8005d64:	781b      	ldrb	r3, [r3, #0]
 8005d66:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8005d68:	68bb      	ldr	r3, [r7, #8]
 8005d6a:	785b      	ldrb	r3, [r3, #1]
 8005d6c:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005d6e:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8005d70:	68ba      	ldr	r2, [r7, #8]
 8005d72:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8005d74:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005d76:	68bb      	ldr	r3, [r7, #8]
 8005d78:	78db      	ldrb	r3, [r3, #3]
 8005d7a:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005d7c:	4313      	orrs	r3, r2
 8005d7e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	22ca      	movs	r2, #202	@ 0xca
 8005d86:	625a      	str	r2, [r3, #36]	@ 0x24
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	2253      	movs	r2, #83	@ 0x53
 8005d8e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005d90:	68f8      	ldr	r0, [r7, #12]
 8005d92:	f000 f98f 	bl	80060b4 <RTC_EnterInitMode>
 8005d96:	4603      	mov	r3, r0
 8005d98:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8005d9a:	7cfb      	ldrb	r3, [r7, #19]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d120      	bne.n	8005de2 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	681a      	ldr	r2, [r3, #0]
 8005da4:	697b      	ldr	r3, [r7, #20]
 8005da6:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8005daa:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8005dae:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	689a      	ldr	r2, [r3, #8]
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005dbe:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	6899      	ldr	r1, [r3, #8]
 8005dc6:	68bb      	ldr	r3, [r7, #8]
 8005dc8:	68da      	ldr	r2, [r3, #12]
 8005dca:	68bb      	ldr	r3, [r7, #8]
 8005dcc:	691b      	ldr	r3, [r3, #16]
 8005dce:	431a      	orrs	r2, r3
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	430a      	orrs	r2, r1
 8005dd6:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005dd8:	68f8      	ldr	r0, [r7, #12]
 8005dda:	f000 f9a2 	bl	8006122 <RTC_ExitInitMode>
 8005dde:	4603      	mov	r3, r0
 8005de0:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8005de2:	7cfb      	ldrb	r3, [r7, #19]
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d102      	bne.n	8005dee <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	2201      	movs	r2, #1
 8005dec:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	22ff      	movs	r2, #255	@ 0xff
 8005df4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	2200      	movs	r2, #0
 8005dfa:	771a      	strb	r2, [r3, #28]

  return status;
 8005dfc:	7cfb      	ldrb	r3, [r7, #19]
}
 8005dfe:	4618      	mov	r0, r3
 8005e00:	371c      	adds	r7, #28
 8005e02:	46bd      	mov	sp, r7
 8005e04:	bd90      	pop	{r4, r7, pc}

08005e06 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005e06:	b580      	push	{r7, lr}
 8005e08:	b086      	sub	sp, #24
 8005e0a:	af00      	add	r7, sp, #0
 8005e0c:	60f8      	str	r0, [r7, #12]
 8005e0e:	60b9      	str	r1, [r7, #8]
 8005e10:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005e12:	2300      	movs	r3, #0
 8005e14:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005e1c:	68bb      	ldr	r3, [r7, #8]
 8005e1e:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	691b      	ldr	r3, [r3, #16]
 8005e26:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8005e2a:	68bb      	ldr	r3, [r7, #8]
 8005e2c:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8005e38:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8005e3c:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8005e3e:	697b      	ldr	r3, [r7, #20]
 8005e40:	0c1b      	lsrs	r3, r3, #16
 8005e42:	b2db      	uxtb	r3, r3
 8005e44:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005e48:	b2da      	uxtb	r2, r3
 8005e4a:	68bb      	ldr	r3, [r7, #8]
 8005e4c:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8005e4e:	697b      	ldr	r3, [r7, #20]
 8005e50:	0a1b      	lsrs	r3, r3, #8
 8005e52:	b2db      	uxtb	r3, r3
 8005e54:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005e58:	b2da      	uxtb	r2, r3
 8005e5a:	68bb      	ldr	r3, [r7, #8]
 8005e5c:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8005e5e:	697b      	ldr	r3, [r7, #20]
 8005e60:	b2db      	uxtb	r3, r3
 8005e62:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005e66:	b2da      	uxtb	r2, r3
 8005e68:	68bb      	ldr	r3, [r7, #8]
 8005e6a:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8005e6c:	697b      	ldr	r3, [r7, #20]
 8005e6e:	0d9b      	lsrs	r3, r3, #22
 8005e70:	b2db      	uxtb	r3, r3
 8005e72:	f003 0301 	and.w	r3, r3, #1
 8005e76:	b2da      	uxtb	r2, r3
 8005e78:	68bb      	ldr	r3, [r7, #8]
 8005e7a:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d11a      	bne.n	8005eb8 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8005e82:	68bb      	ldr	r3, [r7, #8]
 8005e84:	781b      	ldrb	r3, [r3, #0]
 8005e86:	4618      	mov	r0, r3
 8005e88:	f000 f98e 	bl	80061a8 <RTC_Bcd2ToByte>
 8005e8c:	4603      	mov	r3, r0
 8005e8e:	461a      	mov	r2, r3
 8005e90:	68bb      	ldr	r3, [r7, #8]
 8005e92:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8005e94:	68bb      	ldr	r3, [r7, #8]
 8005e96:	785b      	ldrb	r3, [r3, #1]
 8005e98:	4618      	mov	r0, r3
 8005e9a:	f000 f985 	bl	80061a8 <RTC_Bcd2ToByte>
 8005e9e:	4603      	mov	r3, r0
 8005ea0:	461a      	mov	r2, r3
 8005ea2:	68bb      	ldr	r3, [r7, #8]
 8005ea4:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8005ea6:	68bb      	ldr	r3, [r7, #8]
 8005ea8:	789b      	ldrb	r3, [r3, #2]
 8005eaa:	4618      	mov	r0, r3
 8005eac:	f000 f97c 	bl	80061a8 <RTC_Bcd2ToByte>
 8005eb0:	4603      	mov	r3, r0
 8005eb2:	461a      	mov	r2, r3
 8005eb4:	68bb      	ldr	r3, [r7, #8]
 8005eb6:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8005eb8:	2300      	movs	r3, #0
}
 8005eba:	4618      	mov	r0, r3
 8005ebc:	3718      	adds	r7, #24
 8005ebe:	46bd      	mov	sp, r7
 8005ec0:	bd80      	pop	{r7, pc}

08005ec2 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005ec2:	b590      	push	{r4, r7, lr}
 8005ec4:	b087      	sub	sp, #28
 8005ec6:	af00      	add	r7, sp, #0
 8005ec8:	60f8      	str	r0, [r7, #12]
 8005eca:	60b9      	str	r1, [r7, #8]
 8005ecc:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005ece:	2300      	movs	r3, #0
 8005ed0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	7f1b      	ldrb	r3, [r3, #28]
 8005ed6:	2b01      	cmp	r3, #1
 8005ed8:	d101      	bne.n	8005ede <HAL_RTC_SetDate+0x1c>
 8005eda:	2302      	movs	r3, #2
 8005edc:	e071      	b.n	8005fc2 <HAL_RTC_SetDate+0x100>
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	2201      	movs	r2, #1
 8005ee2:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	2202      	movs	r2, #2
 8005ee8:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d10e      	bne.n	8005f0e <HAL_RTC_SetDate+0x4c>
 8005ef0:	68bb      	ldr	r3, [r7, #8]
 8005ef2:	785b      	ldrb	r3, [r3, #1]
 8005ef4:	f003 0310 	and.w	r3, r3, #16
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d008      	beq.n	8005f0e <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8005efc:	68bb      	ldr	r3, [r7, #8]
 8005efe:	785b      	ldrb	r3, [r3, #1]
 8005f00:	f023 0310 	bic.w	r3, r3, #16
 8005f04:	b2db      	uxtb	r3, r3
 8005f06:	330a      	adds	r3, #10
 8005f08:	b2da      	uxtb	r2, r3
 8005f0a:	68bb      	ldr	r3, [r7, #8]
 8005f0c:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d11c      	bne.n	8005f4e <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005f14:	68bb      	ldr	r3, [r7, #8]
 8005f16:	78db      	ldrb	r3, [r3, #3]
 8005f18:	4618      	mov	r0, r3
 8005f1a:	f000 f927 	bl	800616c <RTC_ByteToBcd2>
 8005f1e:	4603      	mov	r3, r0
 8005f20:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005f22:	68bb      	ldr	r3, [r7, #8]
 8005f24:	785b      	ldrb	r3, [r3, #1]
 8005f26:	4618      	mov	r0, r3
 8005f28:	f000 f920 	bl	800616c <RTC_ByteToBcd2>
 8005f2c:	4603      	mov	r3, r0
 8005f2e:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005f30:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8005f32:	68bb      	ldr	r3, [r7, #8]
 8005f34:	789b      	ldrb	r3, [r3, #2]
 8005f36:	4618      	mov	r0, r3
 8005f38:	f000 f918 	bl	800616c <RTC_ByteToBcd2>
 8005f3c:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005f3e:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8005f42:	68bb      	ldr	r3, [r7, #8]
 8005f44:	781b      	ldrb	r3, [r3, #0]
 8005f46:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005f48:	4313      	orrs	r3, r2
 8005f4a:	617b      	str	r3, [r7, #20]
 8005f4c:	e00e      	b.n	8005f6c <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005f4e:	68bb      	ldr	r3, [r7, #8]
 8005f50:	78db      	ldrb	r3, [r3, #3]
 8005f52:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8005f54:	68bb      	ldr	r3, [r7, #8]
 8005f56:	785b      	ldrb	r3, [r3, #1]
 8005f58:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005f5a:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8005f5c:	68ba      	ldr	r2, [r7, #8]
 8005f5e:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8005f60:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8005f62:	68bb      	ldr	r3, [r7, #8]
 8005f64:	781b      	ldrb	r3, [r3, #0]
 8005f66:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005f68:	4313      	orrs	r3, r2
 8005f6a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	22ca      	movs	r2, #202	@ 0xca
 8005f72:	625a      	str	r2, [r3, #36]	@ 0x24
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	2253      	movs	r2, #83	@ 0x53
 8005f7a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005f7c:	68f8      	ldr	r0, [r7, #12]
 8005f7e:	f000 f899 	bl	80060b4 <RTC_EnterInitMode>
 8005f82:	4603      	mov	r3, r0
 8005f84:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8005f86:	7cfb      	ldrb	r3, [r7, #19]
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d10c      	bne.n	8005fa6 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	681a      	ldr	r2, [r3, #0]
 8005f90:	697b      	ldr	r3, [r7, #20]
 8005f92:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8005f96:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005f9a:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005f9c:	68f8      	ldr	r0, [r7, #12]
 8005f9e:	f000 f8c0 	bl	8006122 <RTC_ExitInitMode>
 8005fa2:	4603      	mov	r3, r0
 8005fa4:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8005fa6:	7cfb      	ldrb	r3, [r7, #19]
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d102      	bne.n	8005fb2 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	2201      	movs	r2, #1
 8005fb0:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	22ff      	movs	r2, #255	@ 0xff
 8005fb8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	771a      	strb	r2, [r3, #28]

  return status;
 8005fc0:	7cfb      	ldrb	r3, [r7, #19]
}
 8005fc2:	4618      	mov	r0, r3
 8005fc4:	371c      	adds	r7, #28
 8005fc6:	46bd      	mov	sp, r7
 8005fc8:	bd90      	pop	{r4, r7, pc}

08005fca <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005fca:	b580      	push	{r7, lr}
 8005fcc:	b086      	sub	sp, #24
 8005fce:	af00      	add	r7, sp, #0
 8005fd0:	60f8      	str	r0, [r7, #12]
 8005fd2:	60b9      	str	r1, [r7, #8]
 8005fd4:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005fd6:	2300      	movs	r3, #0
 8005fd8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	685b      	ldr	r3, [r3, #4]
 8005fe0:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8005fe4:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005fe8:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8005fea:	697b      	ldr	r3, [r7, #20]
 8005fec:	0c1b      	lsrs	r3, r3, #16
 8005fee:	b2da      	uxtb	r2, r3
 8005ff0:	68bb      	ldr	r3, [r7, #8]
 8005ff2:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8005ff4:	697b      	ldr	r3, [r7, #20]
 8005ff6:	0a1b      	lsrs	r3, r3, #8
 8005ff8:	b2db      	uxtb	r3, r3
 8005ffa:	f003 031f 	and.w	r3, r3, #31
 8005ffe:	b2da      	uxtb	r2, r3
 8006000:	68bb      	ldr	r3, [r7, #8]
 8006002:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8006004:	697b      	ldr	r3, [r7, #20]
 8006006:	b2db      	uxtb	r3, r3
 8006008:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800600c:	b2da      	uxtb	r2, r3
 800600e:	68bb      	ldr	r3, [r7, #8]
 8006010:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8006012:	697b      	ldr	r3, [r7, #20]
 8006014:	0b5b      	lsrs	r3, r3, #13
 8006016:	b2db      	uxtb	r3, r3
 8006018:	f003 0307 	and.w	r3, r3, #7
 800601c:	b2da      	uxtb	r2, r3
 800601e:	68bb      	ldr	r3, [r7, #8]
 8006020:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	2b00      	cmp	r3, #0
 8006026:	d11a      	bne.n	800605e <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8006028:	68bb      	ldr	r3, [r7, #8]
 800602a:	78db      	ldrb	r3, [r3, #3]
 800602c:	4618      	mov	r0, r3
 800602e:	f000 f8bb 	bl	80061a8 <RTC_Bcd2ToByte>
 8006032:	4603      	mov	r3, r0
 8006034:	461a      	mov	r2, r3
 8006036:	68bb      	ldr	r3, [r7, #8]
 8006038:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800603a:	68bb      	ldr	r3, [r7, #8]
 800603c:	785b      	ldrb	r3, [r3, #1]
 800603e:	4618      	mov	r0, r3
 8006040:	f000 f8b2 	bl	80061a8 <RTC_Bcd2ToByte>
 8006044:	4603      	mov	r3, r0
 8006046:	461a      	mov	r2, r3
 8006048:	68bb      	ldr	r3, [r7, #8]
 800604a:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800604c:	68bb      	ldr	r3, [r7, #8]
 800604e:	789b      	ldrb	r3, [r3, #2]
 8006050:	4618      	mov	r0, r3
 8006052:	f000 f8a9 	bl	80061a8 <RTC_Bcd2ToByte>
 8006056:	4603      	mov	r3, r0
 8006058:	461a      	mov	r2, r3
 800605a:	68bb      	ldr	r3, [r7, #8]
 800605c:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800605e:	2300      	movs	r3, #0
}
 8006060:	4618      	mov	r0, r3
 8006062:	3718      	adds	r7, #24
 8006064:	46bd      	mov	sp, r7
 8006066:	bd80      	pop	{r7, pc}

08006068 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8006068:	b580      	push	{r7, lr}
 800606a:	b084      	sub	sp, #16
 800606c:	af00      	add	r7, sp, #0
 800606e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006070:	2300      	movs	r3, #0
 8006072:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	4a0d      	ldr	r2, [pc, #52]	@ (80060b0 <HAL_RTC_WaitForSynchro+0x48>)
 800607a:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800607c:	f7fe fc7a 	bl	8004974 <HAL_GetTick>
 8006080:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006082:	e009      	b.n	8006098 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006084:	f7fe fc76 	bl	8004974 <HAL_GetTick>
 8006088:	4602      	mov	r2, r0
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	1ad3      	subs	r3, r2, r3
 800608e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006092:	d901      	bls.n	8006098 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8006094:	2303      	movs	r3, #3
 8006096:	e007      	b.n	80060a8 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	68db      	ldr	r3, [r3, #12]
 800609e:	f003 0320 	and.w	r3, r3, #32
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d0ee      	beq.n	8006084 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 80060a6:	2300      	movs	r3, #0
}
 80060a8:	4618      	mov	r0, r3
 80060aa:	3710      	adds	r7, #16
 80060ac:	46bd      	mov	sp, r7
 80060ae:	bd80      	pop	{r7, pc}
 80060b0:	00017f5f 	.word	0x00017f5f

080060b4 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80060b4:	b580      	push	{r7, lr}
 80060b6:	b084      	sub	sp, #16
 80060b8:	af00      	add	r7, sp, #0
 80060ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80060bc:	2300      	movs	r3, #0
 80060be:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80060c0:	2300      	movs	r3, #0
 80060c2:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	68db      	ldr	r3, [r3, #12]
 80060ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d122      	bne.n	8006118 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	68da      	ldr	r2, [r3, #12]
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80060e0:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80060e2:	f7fe fc47 	bl	8004974 <HAL_GetTick>
 80060e6:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80060e8:	e00c      	b.n	8006104 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80060ea:	f7fe fc43 	bl	8004974 <HAL_GetTick>
 80060ee:	4602      	mov	r2, r0
 80060f0:	68bb      	ldr	r3, [r7, #8]
 80060f2:	1ad3      	subs	r3, r2, r3
 80060f4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80060f8:	d904      	bls.n	8006104 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	2204      	movs	r2, #4
 80060fe:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8006100:	2301      	movs	r3, #1
 8006102:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	68db      	ldr	r3, [r3, #12]
 800610a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800610e:	2b00      	cmp	r3, #0
 8006110:	d102      	bne.n	8006118 <RTC_EnterInitMode+0x64>
 8006112:	7bfb      	ldrb	r3, [r7, #15]
 8006114:	2b01      	cmp	r3, #1
 8006116:	d1e8      	bne.n	80060ea <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8006118:	7bfb      	ldrb	r3, [r7, #15]
}
 800611a:	4618      	mov	r0, r3
 800611c:	3710      	adds	r7, #16
 800611e:	46bd      	mov	sp, r7
 8006120:	bd80      	pop	{r7, pc}

08006122 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8006122:	b580      	push	{r7, lr}
 8006124:	b084      	sub	sp, #16
 8006126:	af00      	add	r7, sp, #0
 8006128:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800612a:	2300      	movs	r3, #0
 800612c:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	68da      	ldr	r2, [r3, #12]
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800613c:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	689b      	ldr	r3, [r3, #8]
 8006144:	f003 0320 	and.w	r3, r3, #32
 8006148:	2b00      	cmp	r3, #0
 800614a:	d10a      	bne.n	8006162 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800614c:	6878      	ldr	r0, [r7, #4]
 800614e:	f7ff ff8b 	bl	8006068 <HAL_RTC_WaitForSynchro>
 8006152:	4603      	mov	r3, r0
 8006154:	2b00      	cmp	r3, #0
 8006156:	d004      	beq.n	8006162 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2204      	movs	r2, #4
 800615c:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800615e:	2301      	movs	r3, #1
 8006160:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8006162:	7bfb      	ldrb	r3, [r7, #15]
}
 8006164:	4618      	mov	r0, r3
 8006166:	3710      	adds	r7, #16
 8006168:	46bd      	mov	sp, r7
 800616a:	bd80      	pop	{r7, pc}

0800616c <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 800616c:	b480      	push	{r7}
 800616e:	b085      	sub	sp, #20
 8006170:	af00      	add	r7, sp, #0
 8006172:	4603      	mov	r3, r0
 8006174:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8006176:	2300      	movs	r3, #0
 8006178:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 800617a:	e005      	b.n	8006188 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	3301      	adds	r3, #1
 8006180:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8006182:	79fb      	ldrb	r3, [r7, #7]
 8006184:	3b0a      	subs	r3, #10
 8006186:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8006188:	79fb      	ldrb	r3, [r7, #7]
 800618a:	2b09      	cmp	r3, #9
 800618c:	d8f6      	bhi.n	800617c <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	b2db      	uxtb	r3, r3
 8006192:	011b      	lsls	r3, r3, #4
 8006194:	b2da      	uxtb	r2, r3
 8006196:	79fb      	ldrb	r3, [r7, #7]
 8006198:	4313      	orrs	r3, r2
 800619a:	b2db      	uxtb	r3, r3
}
 800619c:	4618      	mov	r0, r3
 800619e:	3714      	adds	r7, #20
 80061a0:	46bd      	mov	sp, r7
 80061a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a6:	4770      	bx	lr

080061a8 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 80061a8:	b480      	push	{r7}
 80061aa:	b085      	sub	sp, #20
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	4603      	mov	r3, r0
 80061b0:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 80061b2:	2300      	movs	r3, #0
 80061b4:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 80061b6:	79fb      	ldrb	r3, [r7, #7]
 80061b8:	091b      	lsrs	r3, r3, #4
 80061ba:	b2db      	uxtb	r3, r3
 80061bc:	461a      	mov	r2, r3
 80061be:	4613      	mov	r3, r2
 80061c0:	009b      	lsls	r3, r3, #2
 80061c2:	4413      	add	r3, r2
 80061c4:	005b      	lsls	r3, r3, #1
 80061c6:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	b2da      	uxtb	r2, r3
 80061cc:	79fb      	ldrb	r3, [r7, #7]
 80061ce:	f003 030f 	and.w	r3, r3, #15
 80061d2:	b2db      	uxtb	r3, r3
 80061d4:	4413      	add	r3, r2
 80061d6:	b2db      	uxtb	r3, r3
}
 80061d8:	4618      	mov	r0, r3
 80061da:	3714      	adds	r7, #20
 80061dc:	46bd      	mov	sp, r7
 80061de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e2:	4770      	bx	lr

080061e4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80061e4:	b580      	push	{r7, lr}
 80061e6:	b082      	sub	sp, #8
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d101      	bne.n	80061f6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80061f2:	2301      	movs	r3, #1
 80061f4:	e07b      	b.n	80062ee <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d108      	bne.n	8006210 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	685b      	ldr	r3, [r3, #4]
 8006202:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006206:	d009      	beq.n	800621c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2200      	movs	r2, #0
 800620c:	61da      	str	r2, [r3, #28]
 800620e:	e005      	b.n	800621c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2200      	movs	r2, #0
 8006214:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	2200      	movs	r2, #0
 800621a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	2200      	movs	r2, #0
 8006220:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006228:	b2db      	uxtb	r3, r3
 800622a:	2b00      	cmp	r3, #0
 800622c:	d106      	bne.n	800623c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	2200      	movs	r2, #0
 8006232:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006236:	6878      	ldr	r0, [r7, #4]
 8006238:	f7fe f862 	bl	8004300 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	2202      	movs	r2, #2
 8006240:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	681a      	ldr	r2, [r3, #0]
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006252:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	685b      	ldr	r3, [r3, #4]
 8006258:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	689b      	ldr	r3, [r3, #8]
 8006260:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006264:	431a      	orrs	r2, r3
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	68db      	ldr	r3, [r3, #12]
 800626a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800626e:	431a      	orrs	r2, r3
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	691b      	ldr	r3, [r3, #16]
 8006274:	f003 0302 	and.w	r3, r3, #2
 8006278:	431a      	orrs	r2, r3
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	695b      	ldr	r3, [r3, #20]
 800627e:	f003 0301 	and.w	r3, r3, #1
 8006282:	431a      	orrs	r2, r3
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	699b      	ldr	r3, [r3, #24]
 8006288:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800628c:	431a      	orrs	r2, r3
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	69db      	ldr	r3, [r3, #28]
 8006292:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006296:	431a      	orrs	r2, r3
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	6a1b      	ldr	r3, [r3, #32]
 800629c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062a0:	ea42 0103 	orr.w	r1, r2, r3
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062a8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	430a      	orrs	r2, r1
 80062b2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	699b      	ldr	r3, [r3, #24]
 80062b8:	0c1b      	lsrs	r3, r3, #16
 80062ba:	f003 0104 	and.w	r1, r3, #4
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062c2:	f003 0210 	and.w	r2, r3, #16
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	430a      	orrs	r2, r1
 80062cc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	69da      	ldr	r2, [r3, #28]
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80062dc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	2200      	movs	r2, #0
 80062e2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2201      	movs	r2, #1
 80062e8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80062ec:	2300      	movs	r3, #0
}
 80062ee:	4618      	mov	r0, r3
 80062f0:	3708      	adds	r7, #8
 80062f2:	46bd      	mov	sp, r7
 80062f4:	bd80      	pop	{r7, pc}

080062f6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80062f6:	b580      	push	{r7, lr}
 80062f8:	b088      	sub	sp, #32
 80062fa:	af00      	add	r7, sp, #0
 80062fc:	60f8      	str	r0, [r7, #12]
 80062fe:	60b9      	str	r1, [r7, #8]
 8006300:	603b      	str	r3, [r7, #0]
 8006302:	4613      	mov	r3, r2
 8006304:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006306:	2300      	movs	r3, #0
 8006308:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006310:	2b01      	cmp	r3, #1
 8006312:	d101      	bne.n	8006318 <HAL_SPI_Transmit+0x22>
 8006314:	2302      	movs	r3, #2
 8006316:	e12d      	b.n	8006574 <HAL_SPI_Transmit+0x27e>
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	2201      	movs	r2, #1
 800631c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006320:	f7fe fb28 	bl	8004974 <HAL_GetTick>
 8006324:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006326:	88fb      	ldrh	r3, [r7, #6]
 8006328:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006330:	b2db      	uxtb	r3, r3
 8006332:	2b01      	cmp	r3, #1
 8006334:	d002      	beq.n	800633c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006336:	2302      	movs	r3, #2
 8006338:	77fb      	strb	r3, [r7, #31]
    goto error;
 800633a:	e116      	b.n	800656a <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 800633c:	68bb      	ldr	r3, [r7, #8]
 800633e:	2b00      	cmp	r3, #0
 8006340:	d002      	beq.n	8006348 <HAL_SPI_Transmit+0x52>
 8006342:	88fb      	ldrh	r3, [r7, #6]
 8006344:	2b00      	cmp	r3, #0
 8006346:	d102      	bne.n	800634e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006348:	2301      	movs	r3, #1
 800634a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800634c:	e10d      	b.n	800656a <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	2203      	movs	r2, #3
 8006352:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	2200      	movs	r2, #0
 800635a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	68ba      	ldr	r2, [r7, #8]
 8006360:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	88fa      	ldrh	r2, [r7, #6]
 8006366:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	88fa      	ldrh	r2, [r7, #6]
 800636c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	2200      	movs	r2, #0
 8006372:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	2200      	movs	r2, #0
 8006378:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	2200      	movs	r2, #0
 800637e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	2200      	movs	r2, #0
 8006384:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	2200      	movs	r2, #0
 800638a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	689b      	ldr	r3, [r3, #8]
 8006390:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006394:	d10f      	bne.n	80063b6 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	681a      	ldr	r2, [r3, #0]
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80063a4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	681a      	ldr	r2, [r3, #0]
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80063b4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063c0:	2b40      	cmp	r3, #64	@ 0x40
 80063c2:	d007      	beq.n	80063d4 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	681a      	ldr	r2, [r3, #0]
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80063d2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	68db      	ldr	r3, [r3, #12]
 80063d8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80063dc:	d14f      	bne.n	800647e <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	685b      	ldr	r3, [r3, #4]
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d002      	beq.n	80063ec <HAL_SPI_Transmit+0xf6>
 80063e6:	8afb      	ldrh	r3, [r7, #22]
 80063e8:	2b01      	cmp	r3, #1
 80063ea:	d142      	bne.n	8006472 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063f0:	881a      	ldrh	r2, [r3, #0]
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063fc:	1c9a      	adds	r2, r3, #2
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006406:	b29b      	uxth	r3, r3
 8006408:	3b01      	subs	r3, #1
 800640a:	b29a      	uxth	r2, r3
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006410:	e02f      	b.n	8006472 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	689b      	ldr	r3, [r3, #8]
 8006418:	f003 0302 	and.w	r3, r3, #2
 800641c:	2b02      	cmp	r3, #2
 800641e:	d112      	bne.n	8006446 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006424:	881a      	ldrh	r2, [r3, #0]
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006430:	1c9a      	adds	r2, r3, #2
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800643a:	b29b      	uxth	r3, r3
 800643c:	3b01      	subs	r3, #1
 800643e:	b29a      	uxth	r2, r3
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006444:	e015      	b.n	8006472 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006446:	f7fe fa95 	bl	8004974 <HAL_GetTick>
 800644a:	4602      	mov	r2, r0
 800644c:	69bb      	ldr	r3, [r7, #24]
 800644e:	1ad3      	subs	r3, r2, r3
 8006450:	683a      	ldr	r2, [r7, #0]
 8006452:	429a      	cmp	r2, r3
 8006454:	d803      	bhi.n	800645e <HAL_SPI_Transmit+0x168>
 8006456:	683b      	ldr	r3, [r7, #0]
 8006458:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800645c:	d102      	bne.n	8006464 <HAL_SPI_Transmit+0x16e>
 800645e:	683b      	ldr	r3, [r7, #0]
 8006460:	2b00      	cmp	r3, #0
 8006462:	d106      	bne.n	8006472 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8006464:	2303      	movs	r3, #3
 8006466:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	2201      	movs	r2, #1
 800646c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8006470:	e07b      	b.n	800656a <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006476:	b29b      	uxth	r3, r3
 8006478:	2b00      	cmp	r3, #0
 800647a:	d1ca      	bne.n	8006412 <HAL_SPI_Transmit+0x11c>
 800647c:	e050      	b.n	8006520 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	685b      	ldr	r3, [r3, #4]
 8006482:	2b00      	cmp	r3, #0
 8006484:	d002      	beq.n	800648c <HAL_SPI_Transmit+0x196>
 8006486:	8afb      	ldrh	r3, [r7, #22]
 8006488:	2b01      	cmp	r3, #1
 800648a:	d144      	bne.n	8006516 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	330c      	adds	r3, #12
 8006496:	7812      	ldrb	r2, [r2, #0]
 8006498:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800649e:	1c5a      	adds	r2, r3, #1
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80064a8:	b29b      	uxth	r3, r3
 80064aa:	3b01      	subs	r3, #1
 80064ac:	b29a      	uxth	r2, r3
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80064b2:	e030      	b.n	8006516 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	689b      	ldr	r3, [r3, #8]
 80064ba:	f003 0302 	and.w	r3, r3, #2
 80064be:	2b02      	cmp	r3, #2
 80064c0:	d113      	bne.n	80064ea <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	330c      	adds	r3, #12
 80064cc:	7812      	ldrb	r2, [r2, #0]
 80064ce:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064d4:	1c5a      	adds	r2, r3, #1
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80064de:	b29b      	uxth	r3, r3
 80064e0:	3b01      	subs	r3, #1
 80064e2:	b29a      	uxth	r2, r3
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	86da      	strh	r2, [r3, #54]	@ 0x36
 80064e8:	e015      	b.n	8006516 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80064ea:	f7fe fa43 	bl	8004974 <HAL_GetTick>
 80064ee:	4602      	mov	r2, r0
 80064f0:	69bb      	ldr	r3, [r7, #24]
 80064f2:	1ad3      	subs	r3, r2, r3
 80064f4:	683a      	ldr	r2, [r7, #0]
 80064f6:	429a      	cmp	r2, r3
 80064f8:	d803      	bhi.n	8006502 <HAL_SPI_Transmit+0x20c>
 80064fa:	683b      	ldr	r3, [r7, #0]
 80064fc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006500:	d102      	bne.n	8006508 <HAL_SPI_Transmit+0x212>
 8006502:	683b      	ldr	r3, [r7, #0]
 8006504:	2b00      	cmp	r3, #0
 8006506:	d106      	bne.n	8006516 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8006508:	2303      	movs	r3, #3
 800650a:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	2201      	movs	r2, #1
 8006510:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8006514:	e029      	b.n	800656a <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800651a:	b29b      	uxth	r3, r3
 800651c:	2b00      	cmp	r3, #0
 800651e:	d1c9      	bne.n	80064b4 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006520:	69ba      	ldr	r2, [r7, #24]
 8006522:	6839      	ldr	r1, [r7, #0]
 8006524:	68f8      	ldr	r0, [r7, #12]
 8006526:	f000 fbdf 	bl	8006ce8 <SPI_EndRxTxTransaction>
 800652a:	4603      	mov	r3, r0
 800652c:	2b00      	cmp	r3, #0
 800652e:	d002      	beq.n	8006536 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	2220      	movs	r2, #32
 8006534:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	689b      	ldr	r3, [r3, #8]
 800653a:	2b00      	cmp	r3, #0
 800653c:	d10a      	bne.n	8006554 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800653e:	2300      	movs	r3, #0
 8006540:	613b      	str	r3, [r7, #16]
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	68db      	ldr	r3, [r3, #12]
 8006548:	613b      	str	r3, [r7, #16]
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	689b      	ldr	r3, [r3, #8]
 8006550:	613b      	str	r3, [r7, #16]
 8006552:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006558:	2b00      	cmp	r3, #0
 800655a:	d002      	beq.n	8006562 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 800655c:	2301      	movs	r3, #1
 800655e:	77fb      	strb	r3, [r7, #31]
 8006560:	e003      	b.n	800656a <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	2201      	movs	r2, #1
 8006566:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	2200      	movs	r2, #0
 800656e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8006572:	7ffb      	ldrb	r3, [r7, #31]
}
 8006574:	4618      	mov	r0, r3
 8006576:	3720      	adds	r7, #32
 8006578:	46bd      	mov	sp, r7
 800657a:	bd80      	pop	{r7, pc}

0800657c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800657c:	b580      	push	{r7, lr}
 800657e:	b088      	sub	sp, #32
 8006580:	af02      	add	r7, sp, #8
 8006582:	60f8      	str	r0, [r7, #12]
 8006584:	60b9      	str	r1, [r7, #8]
 8006586:	603b      	str	r3, [r7, #0]
 8006588:	4613      	mov	r3, r2
 800658a:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800658c:	2300      	movs	r3, #0
 800658e:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006596:	b2db      	uxtb	r3, r3
 8006598:	2b01      	cmp	r3, #1
 800659a:	d002      	beq.n	80065a2 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 800659c:	2302      	movs	r3, #2
 800659e:	75fb      	strb	r3, [r7, #23]
    goto error;
 80065a0:	e0fb      	b.n	800679a <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	685b      	ldr	r3, [r3, #4]
 80065a6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80065aa:	d112      	bne.n	80065d2 <HAL_SPI_Receive+0x56>
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	689b      	ldr	r3, [r3, #8]
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d10e      	bne.n	80065d2 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	2204      	movs	r2, #4
 80065b8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80065bc:	88fa      	ldrh	r2, [r7, #6]
 80065be:	683b      	ldr	r3, [r7, #0]
 80065c0:	9300      	str	r3, [sp, #0]
 80065c2:	4613      	mov	r3, r2
 80065c4:	68ba      	ldr	r2, [r7, #8]
 80065c6:	68b9      	ldr	r1, [r7, #8]
 80065c8:	68f8      	ldr	r0, [r7, #12]
 80065ca:	f000 f8ef 	bl	80067ac <HAL_SPI_TransmitReceive>
 80065ce:	4603      	mov	r3, r0
 80065d0:	e0e8      	b.n	80067a4 <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80065d8:	2b01      	cmp	r3, #1
 80065da:	d101      	bne.n	80065e0 <HAL_SPI_Receive+0x64>
 80065dc:	2302      	movs	r3, #2
 80065de:	e0e1      	b.n	80067a4 <HAL_SPI_Receive+0x228>
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	2201      	movs	r2, #1
 80065e4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80065e8:	f7fe f9c4 	bl	8004974 <HAL_GetTick>
 80065ec:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 80065ee:	68bb      	ldr	r3, [r7, #8]
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d002      	beq.n	80065fa <HAL_SPI_Receive+0x7e>
 80065f4:	88fb      	ldrh	r3, [r7, #6]
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d102      	bne.n	8006600 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80065fa:	2301      	movs	r3, #1
 80065fc:	75fb      	strb	r3, [r7, #23]
    goto error;
 80065fe:	e0cc      	b.n	800679a <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	2204      	movs	r2, #4
 8006604:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	2200      	movs	r2, #0
 800660c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	68ba      	ldr	r2, [r7, #8]
 8006612:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	88fa      	ldrh	r2, [r7, #6]
 8006618:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	88fa      	ldrh	r2, [r7, #6]
 800661e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	2200      	movs	r2, #0
 8006624:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	2200      	movs	r2, #0
 800662a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	2200      	movs	r2, #0
 8006630:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	2200      	movs	r2, #0
 8006636:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	2200      	movs	r2, #0
 800663c:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	689b      	ldr	r3, [r3, #8]
 8006642:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006646:	d10f      	bne.n	8006668 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	681a      	ldr	r2, [r3, #0]
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006656:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	681a      	ldr	r2, [r3, #0]
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006666:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006672:	2b40      	cmp	r3, #64	@ 0x40
 8006674:	d007      	beq.n	8006686 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	681a      	ldr	r2, [r3, #0]
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006684:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	68db      	ldr	r3, [r3, #12]
 800668a:	2b00      	cmp	r3, #0
 800668c:	d16a      	bne.n	8006764 <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800668e:	e032      	b.n	80066f6 <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	689b      	ldr	r3, [r3, #8]
 8006696:	f003 0301 	and.w	r3, r3, #1
 800669a:	2b01      	cmp	r3, #1
 800669c:	d115      	bne.n	80066ca <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f103 020c 	add.w	r2, r3, #12
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066aa:	7812      	ldrb	r2, [r2, #0]
 80066ac:	b2d2      	uxtb	r2, r2
 80066ae:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066b4:	1c5a      	adds	r2, r3, #1
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80066be:	b29b      	uxth	r3, r3
 80066c0:	3b01      	subs	r3, #1
 80066c2:	b29a      	uxth	r2, r3
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80066c8:	e015      	b.n	80066f6 <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80066ca:	f7fe f953 	bl	8004974 <HAL_GetTick>
 80066ce:	4602      	mov	r2, r0
 80066d0:	693b      	ldr	r3, [r7, #16]
 80066d2:	1ad3      	subs	r3, r2, r3
 80066d4:	683a      	ldr	r2, [r7, #0]
 80066d6:	429a      	cmp	r2, r3
 80066d8:	d803      	bhi.n	80066e2 <HAL_SPI_Receive+0x166>
 80066da:	683b      	ldr	r3, [r7, #0]
 80066dc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80066e0:	d102      	bne.n	80066e8 <HAL_SPI_Receive+0x16c>
 80066e2:	683b      	ldr	r3, [r7, #0]
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d106      	bne.n	80066f6 <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 80066e8:	2303      	movs	r3, #3
 80066ea:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	2201      	movs	r2, #1
 80066f0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 80066f4:	e051      	b.n	800679a <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80066fa:	b29b      	uxth	r3, r3
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d1c7      	bne.n	8006690 <HAL_SPI_Receive+0x114>
 8006700:	e035      	b.n	800676e <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	689b      	ldr	r3, [r3, #8]
 8006708:	f003 0301 	and.w	r3, r3, #1
 800670c:	2b01      	cmp	r3, #1
 800670e:	d113      	bne.n	8006738 <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	68da      	ldr	r2, [r3, #12]
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800671a:	b292      	uxth	r2, r2
 800671c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006722:	1c9a      	adds	r2, r3, #2
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800672c:	b29b      	uxth	r3, r3
 800672e:	3b01      	subs	r3, #1
 8006730:	b29a      	uxth	r2, r3
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006736:	e015      	b.n	8006764 <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006738:	f7fe f91c 	bl	8004974 <HAL_GetTick>
 800673c:	4602      	mov	r2, r0
 800673e:	693b      	ldr	r3, [r7, #16]
 8006740:	1ad3      	subs	r3, r2, r3
 8006742:	683a      	ldr	r2, [r7, #0]
 8006744:	429a      	cmp	r2, r3
 8006746:	d803      	bhi.n	8006750 <HAL_SPI_Receive+0x1d4>
 8006748:	683b      	ldr	r3, [r7, #0]
 800674a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800674e:	d102      	bne.n	8006756 <HAL_SPI_Receive+0x1da>
 8006750:	683b      	ldr	r3, [r7, #0]
 8006752:	2b00      	cmp	r3, #0
 8006754:	d106      	bne.n	8006764 <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 8006756:	2303      	movs	r3, #3
 8006758:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	2201      	movs	r2, #1
 800675e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8006762:	e01a      	b.n	800679a <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006768:	b29b      	uxth	r3, r3
 800676a:	2b00      	cmp	r3, #0
 800676c:	d1c9      	bne.n	8006702 <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800676e:	693a      	ldr	r2, [r7, #16]
 8006770:	6839      	ldr	r1, [r7, #0]
 8006772:	68f8      	ldr	r0, [r7, #12]
 8006774:	f000 fa52 	bl	8006c1c <SPI_EndRxTransaction>
 8006778:	4603      	mov	r3, r0
 800677a:	2b00      	cmp	r3, #0
 800677c:	d002      	beq.n	8006784 <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	2220      	movs	r2, #32
 8006782:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006788:	2b00      	cmp	r3, #0
 800678a:	d002      	beq.n	8006792 <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 800678c:	2301      	movs	r3, #1
 800678e:	75fb      	strb	r3, [r7, #23]
 8006790:	e003      	b.n	800679a <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	2201      	movs	r2, #1
 8006796:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	2200      	movs	r2, #0
 800679e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 80067a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80067a4:	4618      	mov	r0, r3
 80067a6:	3718      	adds	r7, #24
 80067a8:	46bd      	mov	sp, r7
 80067aa:	bd80      	pop	{r7, pc}

080067ac <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80067ac:	b580      	push	{r7, lr}
 80067ae:	b08c      	sub	sp, #48	@ 0x30
 80067b0:	af00      	add	r7, sp, #0
 80067b2:	60f8      	str	r0, [r7, #12]
 80067b4:	60b9      	str	r1, [r7, #8]
 80067b6:	607a      	str	r2, [r7, #4]
 80067b8:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80067ba:	2301      	movs	r3, #1
 80067bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80067be:	2300      	movs	r3, #0
 80067c0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80067ca:	2b01      	cmp	r3, #1
 80067cc:	d101      	bne.n	80067d2 <HAL_SPI_TransmitReceive+0x26>
 80067ce:	2302      	movs	r3, #2
 80067d0:	e198      	b.n	8006b04 <HAL_SPI_TransmitReceive+0x358>
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	2201      	movs	r2, #1
 80067d6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80067da:	f7fe f8cb 	bl	8004974 <HAL_GetTick>
 80067de:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80067e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	685b      	ldr	r3, [r3, #4]
 80067ee:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80067f0:	887b      	ldrh	r3, [r7, #2]
 80067f2:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80067f4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80067f8:	2b01      	cmp	r3, #1
 80067fa:	d00f      	beq.n	800681c <HAL_SPI_TransmitReceive+0x70>
 80067fc:	69fb      	ldr	r3, [r7, #28]
 80067fe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006802:	d107      	bne.n	8006814 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	689b      	ldr	r3, [r3, #8]
 8006808:	2b00      	cmp	r3, #0
 800680a:	d103      	bne.n	8006814 <HAL_SPI_TransmitReceive+0x68>
 800680c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006810:	2b04      	cmp	r3, #4
 8006812:	d003      	beq.n	800681c <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8006814:	2302      	movs	r3, #2
 8006816:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 800681a:	e16d      	b.n	8006af8 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800681c:	68bb      	ldr	r3, [r7, #8]
 800681e:	2b00      	cmp	r3, #0
 8006820:	d005      	beq.n	800682e <HAL_SPI_TransmitReceive+0x82>
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	2b00      	cmp	r3, #0
 8006826:	d002      	beq.n	800682e <HAL_SPI_TransmitReceive+0x82>
 8006828:	887b      	ldrh	r3, [r7, #2]
 800682a:	2b00      	cmp	r3, #0
 800682c:	d103      	bne.n	8006836 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800682e:	2301      	movs	r3, #1
 8006830:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8006834:	e160      	b.n	8006af8 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800683c:	b2db      	uxtb	r3, r3
 800683e:	2b04      	cmp	r3, #4
 8006840:	d003      	beq.n	800684a <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	2205      	movs	r2, #5
 8006846:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	2200      	movs	r2, #0
 800684e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	687a      	ldr	r2, [r7, #4]
 8006854:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	887a      	ldrh	r2, [r7, #2]
 800685a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	887a      	ldrh	r2, [r7, #2]
 8006860:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	68ba      	ldr	r2, [r7, #8]
 8006866:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	887a      	ldrh	r2, [r7, #2]
 800686c:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	887a      	ldrh	r2, [r7, #2]
 8006872:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	2200      	movs	r2, #0
 8006878:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	2200      	movs	r2, #0
 800687e:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800688a:	2b40      	cmp	r3, #64	@ 0x40
 800688c:	d007      	beq.n	800689e <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	681a      	ldr	r2, [r3, #0]
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800689c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	68db      	ldr	r3, [r3, #12]
 80068a2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80068a6:	d17c      	bne.n	80069a2 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	685b      	ldr	r3, [r3, #4]
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d002      	beq.n	80068b6 <HAL_SPI_TransmitReceive+0x10a>
 80068b0:	8b7b      	ldrh	r3, [r7, #26]
 80068b2:	2b01      	cmp	r3, #1
 80068b4:	d16a      	bne.n	800698c <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068ba:	881a      	ldrh	r2, [r3, #0]
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068c6:	1c9a      	adds	r2, r3, #2
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80068d0:	b29b      	uxth	r3, r3
 80068d2:	3b01      	subs	r3, #1
 80068d4:	b29a      	uxth	r2, r3
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80068da:	e057      	b.n	800698c <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	689b      	ldr	r3, [r3, #8]
 80068e2:	f003 0302 	and.w	r3, r3, #2
 80068e6:	2b02      	cmp	r3, #2
 80068e8:	d11b      	bne.n	8006922 <HAL_SPI_TransmitReceive+0x176>
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80068ee:	b29b      	uxth	r3, r3
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d016      	beq.n	8006922 <HAL_SPI_TransmitReceive+0x176>
 80068f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068f6:	2b01      	cmp	r3, #1
 80068f8:	d113      	bne.n	8006922 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068fe:	881a      	ldrh	r2, [r3, #0]
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800690a:	1c9a      	adds	r2, r3, #2
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006914:	b29b      	uxth	r3, r3
 8006916:	3b01      	subs	r3, #1
 8006918:	b29a      	uxth	r2, r3
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800691e:	2300      	movs	r3, #0
 8006920:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	689b      	ldr	r3, [r3, #8]
 8006928:	f003 0301 	and.w	r3, r3, #1
 800692c:	2b01      	cmp	r3, #1
 800692e:	d119      	bne.n	8006964 <HAL_SPI_TransmitReceive+0x1b8>
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006934:	b29b      	uxth	r3, r3
 8006936:	2b00      	cmp	r3, #0
 8006938:	d014      	beq.n	8006964 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	68da      	ldr	r2, [r3, #12]
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006944:	b292      	uxth	r2, r2
 8006946:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800694c:	1c9a      	adds	r2, r3, #2
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006956:	b29b      	uxth	r3, r3
 8006958:	3b01      	subs	r3, #1
 800695a:	b29a      	uxth	r2, r3
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006960:	2301      	movs	r3, #1
 8006962:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006964:	f7fe f806 	bl	8004974 <HAL_GetTick>
 8006968:	4602      	mov	r2, r0
 800696a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800696c:	1ad3      	subs	r3, r2, r3
 800696e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006970:	429a      	cmp	r2, r3
 8006972:	d80b      	bhi.n	800698c <HAL_SPI_TransmitReceive+0x1e0>
 8006974:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006976:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800697a:	d007      	beq.n	800698c <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 800697c:	2303      	movs	r3, #3
 800697e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	2201      	movs	r2, #1
 8006986:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 800698a:	e0b5      	b.n	8006af8 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006990:	b29b      	uxth	r3, r3
 8006992:	2b00      	cmp	r3, #0
 8006994:	d1a2      	bne.n	80068dc <HAL_SPI_TransmitReceive+0x130>
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800699a:	b29b      	uxth	r3, r3
 800699c:	2b00      	cmp	r3, #0
 800699e:	d19d      	bne.n	80068dc <HAL_SPI_TransmitReceive+0x130>
 80069a0:	e080      	b.n	8006aa4 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	685b      	ldr	r3, [r3, #4]
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d002      	beq.n	80069b0 <HAL_SPI_TransmitReceive+0x204>
 80069aa:	8b7b      	ldrh	r3, [r7, #26]
 80069ac:	2b01      	cmp	r3, #1
 80069ae:	d16f      	bne.n	8006a90 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	330c      	adds	r3, #12
 80069ba:	7812      	ldrb	r2, [r2, #0]
 80069bc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069c2:	1c5a      	adds	r2, r3, #1
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80069cc:	b29b      	uxth	r3, r3
 80069ce:	3b01      	subs	r3, #1
 80069d0:	b29a      	uxth	r2, r3
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80069d6:	e05b      	b.n	8006a90 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	689b      	ldr	r3, [r3, #8]
 80069de:	f003 0302 	and.w	r3, r3, #2
 80069e2:	2b02      	cmp	r3, #2
 80069e4:	d11c      	bne.n	8006a20 <HAL_SPI_TransmitReceive+0x274>
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80069ea:	b29b      	uxth	r3, r3
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d017      	beq.n	8006a20 <HAL_SPI_TransmitReceive+0x274>
 80069f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069f2:	2b01      	cmp	r3, #1
 80069f4:	d114      	bne.n	8006a20 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	330c      	adds	r3, #12
 8006a00:	7812      	ldrb	r2, [r2, #0]
 8006a02:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a08:	1c5a      	adds	r2, r3, #1
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006a12:	b29b      	uxth	r3, r3
 8006a14:	3b01      	subs	r3, #1
 8006a16:	b29a      	uxth	r2, r3
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006a1c:	2300      	movs	r3, #0
 8006a1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	689b      	ldr	r3, [r3, #8]
 8006a26:	f003 0301 	and.w	r3, r3, #1
 8006a2a:	2b01      	cmp	r3, #1
 8006a2c:	d119      	bne.n	8006a62 <HAL_SPI_TransmitReceive+0x2b6>
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a32:	b29b      	uxth	r3, r3
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d014      	beq.n	8006a62 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	68da      	ldr	r2, [r3, #12]
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a42:	b2d2      	uxtb	r2, r2
 8006a44:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a4a:	1c5a      	adds	r2, r3, #1
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a54:	b29b      	uxth	r3, r3
 8006a56:	3b01      	subs	r3, #1
 8006a58:	b29a      	uxth	r2, r3
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006a5e:	2301      	movs	r3, #1
 8006a60:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006a62:	f7fd ff87 	bl	8004974 <HAL_GetTick>
 8006a66:	4602      	mov	r2, r0
 8006a68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a6a:	1ad3      	subs	r3, r2, r3
 8006a6c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006a6e:	429a      	cmp	r2, r3
 8006a70:	d803      	bhi.n	8006a7a <HAL_SPI_TransmitReceive+0x2ce>
 8006a72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a74:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006a78:	d102      	bne.n	8006a80 <HAL_SPI_TransmitReceive+0x2d4>
 8006a7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d107      	bne.n	8006a90 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8006a80:	2303      	movs	r3, #3
 8006a82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	2201      	movs	r2, #1
 8006a8a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 8006a8e:	e033      	b.n	8006af8 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006a94:	b29b      	uxth	r3, r3
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d19e      	bne.n	80069d8 <HAL_SPI_TransmitReceive+0x22c>
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a9e:	b29b      	uxth	r3, r3
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d199      	bne.n	80069d8 <HAL_SPI_TransmitReceive+0x22c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006aa4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006aa6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006aa8:	68f8      	ldr	r0, [r7, #12]
 8006aaa:	f000 f91d 	bl	8006ce8 <SPI_EndRxTxTransaction>
 8006aae:	4603      	mov	r3, r0
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d006      	beq.n	8006ac2 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8006ab4:	2301      	movs	r3, #1
 8006ab6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	2220      	movs	r2, #32
 8006abe:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 8006ac0:	e01a      	b.n	8006af8 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	689b      	ldr	r3, [r3, #8]
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d10a      	bne.n	8006ae0 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006aca:	2300      	movs	r3, #0
 8006acc:	617b      	str	r3, [r7, #20]
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	68db      	ldr	r3, [r3, #12]
 8006ad4:	617b      	str	r3, [r7, #20]
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	689b      	ldr	r3, [r3, #8]
 8006adc:	617b      	str	r3, [r7, #20]
 8006ade:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d003      	beq.n	8006af0 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8006ae8:	2301      	movs	r3, #1
 8006aea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006aee:	e003      	b.n	8006af8 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	2201      	movs	r2, #1
 8006af4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	2200      	movs	r2, #0
 8006afc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8006b00:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 8006b04:	4618      	mov	r0, r3
 8006b06:	3730      	adds	r7, #48	@ 0x30
 8006b08:	46bd      	mov	sp, r7
 8006b0a:	bd80      	pop	{r7, pc}

08006b0c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006b0c:	b580      	push	{r7, lr}
 8006b0e:	b088      	sub	sp, #32
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	60f8      	str	r0, [r7, #12]
 8006b14:	60b9      	str	r1, [r7, #8]
 8006b16:	603b      	str	r3, [r7, #0]
 8006b18:	4613      	mov	r3, r2
 8006b1a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006b1c:	f7fd ff2a 	bl	8004974 <HAL_GetTick>
 8006b20:	4602      	mov	r2, r0
 8006b22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b24:	1a9b      	subs	r3, r3, r2
 8006b26:	683a      	ldr	r2, [r7, #0]
 8006b28:	4413      	add	r3, r2
 8006b2a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006b2c:	f7fd ff22 	bl	8004974 <HAL_GetTick>
 8006b30:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006b32:	4b39      	ldr	r3, [pc, #228]	@ (8006c18 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	015b      	lsls	r3, r3, #5
 8006b38:	0d1b      	lsrs	r3, r3, #20
 8006b3a:	69fa      	ldr	r2, [r7, #28]
 8006b3c:	fb02 f303 	mul.w	r3, r2, r3
 8006b40:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006b42:	e054      	b.n	8006bee <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006b44:	683b      	ldr	r3, [r7, #0]
 8006b46:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006b4a:	d050      	beq.n	8006bee <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006b4c:	f7fd ff12 	bl	8004974 <HAL_GetTick>
 8006b50:	4602      	mov	r2, r0
 8006b52:	69bb      	ldr	r3, [r7, #24]
 8006b54:	1ad3      	subs	r3, r2, r3
 8006b56:	69fa      	ldr	r2, [r7, #28]
 8006b58:	429a      	cmp	r2, r3
 8006b5a:	d902      	bls.n	8006b62 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006b5c:	69fb      	ldr	r3, [r7, #28]
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d13d      	bne.n	8006bde <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	685a      	ldr	r2, [r3, #4]
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006b70:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	685b      	ldr	r3, [r3, #4]
 8006b76:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006b7a:	d111      	bne.n	8006ba0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	689b      	ldr	r3, [r3, #8]
 8006b80:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006b84:	d004      	beq.n	8006b90 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	689b      	ldr	r3, [r3, #8]
 8006b8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b8e:	d107      	bne.n	8006ba0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	681a      	ldr	r2, [r3, #0]
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006b9e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ba4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006ba8:	d10f      	bne.n	8006bca <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	681a      	ldr	r2, [r3, #0]
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006bb8:	601a      	str	r2, [r3, #0]
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	681a      	ldr	r2, [r3, #0]
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006bc8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	2201      	movs	r2, #1
 8006bce:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	2200      	movs	r2, #0
 8006bd6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8006bda:	2303      	movs	r3, #3
 8006bdc:	e017      	b.n	8006c0e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006bde:	697b      	ldr	r3, [r7, #20]
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d101      	bne.n	8006be8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006be4:	2300      	movs	r3, #0
 8006be6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006be8:	697b      	ldr	r3, [r7, #20]
 8006bea:	3b01      	subs	r3, #1
 8006bec:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	689a      	ldr	r2, [r3, #8]
 8006bf4:	68bb      	ldr	r3, [r7, #8]
 8006bf6:	4013      	ands	r3, r2
 8006bf8:	68ba      	ldr	r2, [r7, #8]
 8006bfa:	429a      	cmp	r2, r3
 8006bfc:	bf0c      	ite	eq
 8006bfe:	2301      	moveq	r3, #1
 8006c00:	2300      	movne	r3, #0
 8006c02:	b2db      	uxtb	r3, r3
 8006c04:	461a      	mov	r2, r3
 8006c06:	79fb      	ldrb	r3, [r7, #7]
 8006c08:	429a      	cmp	r2, r3
 8006c0a:	d19b      	bne.n	8006b44 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006c0c:	2300      	movs	r3, #0
}
 8006c0e:	4618      	mov	r0, r3
 8006c10:	3720      	adds	r7, #32
 8006c12:	46bd      	mov	sp, r7
 8006c14:	bd80      	pop	{r7, pc}
 8006c16:	bf00      	nop
 8006c18:	200000d4 	.word	0x200000d4

08006c1c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006c1c:	b580      	push	{r7, lr}
 8006c1e:	b086      	sub	sp, #24
 8006c20:	af02      	add	r7, sp, #8
 8006c22:	60f8      	str	r0, [r7, #12]
 8006c24:	60b9      	str	r1, [r7, #8]
 8006c26:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	685b      	ldr	r3, [r3, #4]
 8006c2c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006c30:	d111      	bne.n	8006c56 <SPI_EndRxTransaction+0x3a>
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	689b      	ldr	r3, [r3, #8]
 8006c36:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006c3a:	d004      	beq.n	8006c46 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	689b      	ldr	r3, [r3, #8]
 8006c40:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c44:	d107      	bne.n	8006c56 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	681a      	ldr	r2, [r3, #0]
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006c54:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	685b      	ldr	r3, [r3, #4]
 8006c5a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006c5e:	d12a      	bne.n	8006cb6 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	689b      	ldr	r3, [r3, #8]
 8006c64:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c68:	d012      	beq.n	8006c90 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	9300      	str	r3, [sp, #0]
 8006c6e:	68bb      	ldr	r3, [r7, #8]
 8006c70:	2200      	movs	r2, #0
 8006c72:	2180      	movs	r1, #128	@ 0x80
 8006c74:	68f8      	ldr	r0, [r7, #12]
 8006c76:	f7ff ff49 	bl	8006b0c <SPI_WaitFlagStateUntilTimeout>
 8006c7a:	4603      	mov	r3, r0
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d02d      	beq.n	8006cdc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c84:	f043 0220 	orr.w	r2, r3, #32
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8006c8c:	2303      	movs	r3, #3
 8006c8e:	e026      	b.n	8006cde <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	9300      	str	r3, [sp, #0]
 8006c94:	68bb      	ldr	r3, [r7, #8]
 8006c96:	2200      	movs	r2, #0
 8006c98:	2101      	movs	r1, #1
 8006c9a:	68f8      	ldr	r0, [r7, #12]
 8006c9c:	f7ff ff36 	bl	8006b0c <SPI_WaitFlagStateUntilTimeout>
 8006ca0:	4603      	mov	r3, r0
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d01a      	beq.n	8006cdc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006caa:	f043 0220 	orr.w	r2, r3, #32
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8006cb2:	2303      	movs	r3, #3
 8006cb4:	e013      	b.n	8006cde <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	9300      	str	r3, [sp, #0]
 8006cba:	68bb      	ldr	r3, [r7, #8]
 8006cbc:	2200      	movs	r2, #0
 8006cbe:	2101      	movs	r1, #1
 8006cc0:	68f8      	ldr	r0, [r7, #12]
 8006cc2:	f7ff ff23 	bl	8006b0c <SPI_WaitFlagStateUntilTimeout>
 8006cc6:	4603      	mov	r3, r0
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d007      	beq.n	8006cdc <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006cd0:	f043 0220 	orr.w	r2, r3, #32
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006cd8:	2303      	movs	r3, #3
 8006cda:	e000      	b.n	8006cde <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8006cdc:	2300      	movs	r3, #0
}
 8006cde:	4618      	mov	r0, r3
 8006ce0:	3710      	adds	r7, #16
 8006ce2:	46bd      	mov	sp, r7
 8006ce4:	bd80      	pop	{r7, pc}
	...

08006ce8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006ce8:	b580      	push	{r7, lr}
 8006cea:	b088      	sub	sp, #32
 8006cec:	af02      	add	r7, sp, #8
 8006cee:	60f8      	str	r0, [r7, #12]
 8006cf0:	60b9      	str	r1, [r7, #8]
 8006cf2:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	9300      	str	r3, [sp, #0]
 8006cf8:	68bb      	ldr	r3, [r7, #8]
 8006cfa:	2201      	movs	r2, #1
 8006cfc:	2102      	movs	r1, #2
 8006cfe:	68f8      	ldr	r0, [r7, #12]
 8006d00:	f7ff ff04 	bl	8006b0c <SPI_WaitFlagStateUntilTimeout>
 8006d04:	4603      	mov	r3, r0
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d007      	beq.n	8006d1a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d0e:	f043 0220 	orr.w	r2, r3, #32
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8006d16:	2303      	movs	r3, #3
 8006d18:	e032      	b.n	8006d80 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006d1a:	4b1b      	ldr	r3, [pc, #108]	@ (8006d88 <SPI_EndRxTxTransaction+0xa0>)
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	4a1b      	ldr	r2, [pc, #108]	@ (8006d8c <SPI_EndRxTxTransaction+0xa4>)
 8006d20:	fba2 2303 	umull	r2, r3, r2, r3
 8006d24:	0d5b      	lsrs	r3, r3, #21
 8006d26:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006d2a:	fb02 f303 	mul.w	r3, r2, r3
 8006d2e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	685b      	ldr	r3, [r3, #4]
 8006d34:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006d38:	d112      	bne.n	8006d60 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	9300      	str	r3, [sp, #0]
 8006d3e:	68bb      	ldr	r3, [r7, #8]
 8006d40:	2200      	movs	r2, #0
 8006d42:	2180      	movs	r1, #128	@ 0x80
 8006d44:	68f8      	ldr	r0, [r7, #12]
 8006d46:	f7ff fee1 	bl	8006b0c <SPI_WaitFlagStateUntilTimeout>
 8006d4a:	4603      	mov	r3, r0
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d016      	beq.n	8006d7e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d54:	f043 0220 	orr.w	r2, r3, #32
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006d5c:	2303      	movs	r3, #3
 8006d5e:	e00f      	b.n	8006d80 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006d60:	697b      	ldr	r3, [r7, #20]
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d00a      	beq.n	8006d7c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8006d66:	697b      	ldr	r3, [r7, #20]
 8006d68:	3b01      	subs	r3, #1
 8006d6a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	689b      	ldr	r3, [r3, #8]
 8006d72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d76:	2b80      	cmp	r3, #128	@ 0x80
 8006d78:	d0f2      	beq.n	8006d60 <SPI_EndRxTxTransaction+0x78>
 8006d7a:	e000      	b.n	8006d7e <SPI_EndRxTxTransaction+0x96>
        break;
 8006d7c:	bf00      	nop
  }

  return HAL_OK;
 8006d7e:	2300      	movs	r3, #0
}
 8006d80:	4618      	mov	r0, r3
 8006d82:	3718      	adds	r7, #24
 8006d84:	46bd      	mov	sp, r7
 8006d86:	bd80      	pop	{r7, pc}
 8006d88:	200000d4 	.word	0x200000d4
 8006d8c:	165e9f81 	.word	0x165e9f81

08006d90 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006d90:	b580      	push	{r7, lr}
 8006d92:	b082      	sub	sp, #8
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d101      	bne.n	8006da2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006d9e:	2301      	movs	r3, #1
 8006da0:	e041      	b.n	8006e26 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006da8:	b2db      	uxtb	r3, r3
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d106      	bne.n	8006dbc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	2200      	movs	r2, #0
 8006db2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006db6:	6878      	ldr	r0, [r7, #4]
 8006db8:	f7fd fb0c 	bl	80043d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	2202      	movs	r2, #2
 8006dc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681a      	ldr	r2, [r3, #0]
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	3304      	adds	r3, #4
 8006dcc:	4619      	mov	r1, r3
 8006dce:	4610      	mov	r0, r2
 8006dd0:	f000 fc58 	bl	8007684 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	2201      	movs	r2, #1
 8006dd8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	2201      	movs	r2, #1
 8006de0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	2201      	movs	r2, #1
 8006de8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	2201      	movs	r2, #1
 8006df0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	2201      	movs	r2, #1
 8006df8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	2201      	movs	r2, #1
 8006e00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2201      	movs	r2, #1
 8006e08:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	2201      	movs	r2, #1
 8006e10:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	2201      	movs	r2, #1
 8006e18:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2201      	movs	r2, #1
 8006e20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006e24:	2300      	movs	r3, #0
}
 8006e26:	4618      	mov	r0, r3
 8006e28:	3708      	adds	r7, #8
 8006e2a:	46bd      	mov	sp, r7
 8006e2c:	bd80      	pop	{r7, pc}
	...

08006e30 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006e30:	b480      	push	{r7}
 8006e32:	b085      	sub	sp, #20
 8006e34:	af00      	add	r7, sp, #0
 8006e36:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006e3e:	b2db      	uxtb	r3, r3
 8006e40:	2b01      	cmp	r3, #1
 8006e42:	d001      	beq.n	8006e48 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006e44:	2301      	movs	r3, #1
 8006e46:	e04e      	b.n	8006ee6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	2202      	movs	r2, #2
 8006e4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	68da      	ldr	r2, [r3, #12]
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	f042 0201 	orr.w	r2, r2, #1
 8006e5e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	4a23      	ldr	r2, [pc, #140]	@ (8006ef4 <HAL_TIM_Base_Start_IT+0xc4>)
 8006e66:	4293      	cmp	r3, r2
 8006e68:	d022      	beq.n	8006eb0 <HAL_TIM_Base_Start_IT+0x80>
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e72:	d01d      	beq.n	8006eb0 <HAL_TIM_Base_Start_IT+0x80>
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	4a1f      	ldr	r2, [pc, #124]	@ (8006ef8 <HAL_TIM_Base_Start_IT+0xc8>)
 8006e7a:	4293      	cmp	r3, r2
 8006e7c:	d018      	beq.n	8006eb0 <HAL_TIM_Base_Start_IT+0x80>
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	4a1e      	ldr	r2, [pc, #120]	@ (8006efc <HAL_TIM_Base_Start_IT+0xcc>)
 8006e84:	4293      	cmp	r3, r2
 8006e86:	d013      	beq.n	8006eb0 <HAL_TIM_Base_Start_IT+0x80>
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	4a1c      	ldr	r2, [pc, #112]	@ (8006f00 <HAL_TIM_Base_Start_IT+0xd0>)
 8006e8e:	4293      	cmp	r3, r2
 8006e90:	d00e      	beq.n	8006eb0 <HAL_TIM_Base_Start_IT+0x80>
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	4a1b      	ldr	r2, [pc, #108]	@ (8006f04 <HAL_TIM_Base_Start_IT+0xd4>)
 8006e98:	4293      	cmp	r3, r2
 8006e9a:	d009      	beq.n	8006eb0 <HAL_TIM_Base_Start_IT+0x80>
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	4a19      	ldr	r2, [pc, #100]	@ (8006f08 <HAL_TIM_Base_Start_IT+0xd8>)
 8006ea2:	4293      	cmp	r3, r2
 8006ea4:	d004      	beq.n	8006eb0 <HAL_TIM_Base_Start_IT+0x80>
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	4a18      	ldr	r2, [pc, #96]	@ (8006f0c <HAL_TIM_Base_Start_IT+0xdc>)
 8006eac:	4293      	cmp	r3, r2
 8006eae:	d111      	bne.n	8006ed4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	689b      	ldr	r3, [r3, #8]
 8006eb6:	f003 0307 	and.w	r3, r3, #7
 8006eba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	2b06      	cmp	r3, #6
 8006ec0:	d010      	beq.n	8006ee4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	681a      	ldr	r2, [r3, #0]
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	f042 0201 	orr.w	r2, r2, #1
 8006ed0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ed2:	e007      	b.n	8006ee4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	681a      	ldr	r2, [r3, #0]
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	f042 0201 	orr.w	r2, r2, #1
 8006ee2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006ee4:	2300      	movs	r3, #0
}
 8006ee6:	4618      	mov	r0, r3
 8006ee8:	3714      	adds	r7, #20
 8006eea:	46bd      	mov	sp, r7
 8006eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef0:	4770      	bx	lr
 8006ef2:	bf00      	nop
 8006ef4:	40010000 	.word	0x40010000
 8006ef8:	40000400 	.word	0x40000400
 8006efc:	40000800 	.word	0x40000800
 8006f00:	40000c00 	.word	0x40000c00
 8006f04:	40010400 	.word	0x40010400
 8006f08:	40014000 	.word	0x40014000
 8006f0c:	40001800 	.word	0x40001800

08006f10 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006f10:	b580      	push	{r7, lr}
 8006f12:	b082      	sub	sp, #8
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d101      	bne.n	8006f22 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006f1e:	2301      	movs	r3, #1
 8006f20:	e041      	b.n	8006fa6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006f28:	b2db      	uxtb	r3, r3
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d106      	bne.n	8006f3c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	2200      	movs	r2, #0
 8006f32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006f36:	6878      	ldr	r0, [r7, #4]
 8006f38:	f7fd fa2a 	bl	8004390 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	2202      	movs	r2, #2
 8006f40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681a      	ldr	r2, [r3, #0]
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	3304      	adds	r3, #4
 8006f4c:	4619      	mov	r1, r3
 8006f4e:	4610      	mov	r0, r2
 8006f50:	f000 fb98 	bl	8007684 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2201      	movs	r2, #1
 8006f58:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	2201      	movs	r2, #1
 8006f60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	2201      	movs	r2, #1
 8006f68:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	2201      	movs	r2, #1
 8006f70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	2201      	movs	r2, #1
 8006f78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	2201      	movs	r2, #1
 8006f80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	2201      	movs	r2, #1
 8006f88:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2201      	movs	r2, #1
 8006f90:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2201      	movs	r2, #1
 8006f98:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	2201      	movs	r2, #1
 8006fa0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006fa4:	2300      	movs	r3, #0
}
 8006fa6:	4618      	mov	r0, r3
 8006fa8:	3708      	adds	r7, #8
 8006faa:	46bd      	mov	sp, r7
 8006fac:	bd80      	pop	{r7, pc}
	...

08006fb0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006fb0:	b580      	push	{r7, lr}
 8006fb2:	b084      	sub	sp, #16
 8006fb4:	af00      	add	r7, sp, #0
 8006fb6:	6078      	str	r0, [r7, #4]
 8006fb8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006fba:	683b      	ldr	r3, [r7, #0]
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d109      	bne.n	8006fd4 <HAL_TIM_PWM_Start+0x24>
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006fc6:	b2db      	uxtb	r3, r3
 8006fc8:	2b01      	cmp	r3, #1
 8006fca:	bf14      	ite	ne
 8006fcc:	2301      	movne	r3, #1
 8006fce:	2300      	moveq	r3, #0
 8006fd0:	b2db      	uxtb	r3, r3
 8006fd2:	e022      	b.n	800701a <HAL_TIM_PWM_Start+0x6a>
 8006fd4:	683b      	ldr	r3, [r7, #0]
 8006fd6:	2b04      	cmp	r3, #4
 8006fd8:	d109      	bne.n	8006fee <HAL_TIM_PWM_Start+0x3e>
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006fe0:	b2db      	uxtb	r3, r3
 8006fe2:	2b01      	cmp	r3, #1
 8006fe4:	bf14      	ite	ne
 8006fe6:	2301      	movne	r3, #1
 8006fe8:	2300      	moveq	r3, #0
 8006fea:	b2db      	uxtb	r3, r3
 8006fec:	e015      	b.n	800701a <HAL_TIM_PWM_Start+0x6a>
 8006fee:	683b      	ldr	r3, [r7, #0]
 8006ff0:	2b08      	cmp	r3, #8
 8006ff2:	d109      	bne.n	8007008 <HAL_TIM_PWM_Start+0x58>
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006ffa:	b2db      	uxtb	r3, r3
 8006ffc:	2b01      	cmp	r3, #1
 8006ffe:	bf14      	ite	ne
 8007000:	2301      	movne	r3, #1
 8007002:	2300      	moveq	r3, #0
 8007004:	b2db      	uxtb	r3, r3
 8007006:	e008      	b.n	800701a <HAL_TIM_PWM_Start+0x6a>
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800700e:	b2db      	uxtb	r3, r3
 8007010:	2b01      	cmp	r3, #1
 8007012:	bf14      	ite	ne
 8007014:	2301      	movne	r3, #1
 8007016:	2300      	moveq	r3, #0
 8007018:	b2db      	uxtb	r3, r3
 800701a:	2b00      	cmp	r3, #0
 800701c:	d001      	beq.n	8007022 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800701e:	2301      	movs	r3, #1
 8007020:	e07c      	b.n	800711c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007022:	683b      	ldr	r3, [r7, #0]
 8007024:	2b00      	cmp	r3, #0
 8007026:	d104      	bne.n	8007032 <HAL_TIM_PWM_Start+0x82>
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	2202      	movs	r2, #2
 800702c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007030:	e013      	b.n	800705a <HAL_TIM_PWM_Start+0xaa>
 8007032:	683b      	ldr	r3, [r7, #0]
 8007034:	2b04      	cmp	r3, #4
 8007036:	d104      	bne.n	8007042 <HAL_TIM_PWM_Start+0x92>
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2202      	movs	r2, #2
 800703c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007040:	e00b      	b.n	800705a <HAL_TIM_PWM_Start+0xaa>
 8007042:	683b      	ldr	r3, [r7, #0]
 8007044:	2b08      	cmp	r3, #8
 8007046:	d104      	bne.n	8007052 <HAL_TIM_PWM_Start+0xa2>
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	2202      	movs	r2, #2
 800704c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007050:	e003      	b.n	800705a <HAL_TIM_PWM_Start+0xaa>
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	2202      	movs	r2, #2
 8007056:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	2201      	movs	r2, #1
 8007060:	6839      	ldr	r1, [r7, #0]
 8007062:	4618      	mov	r0, r3
 8007064:	f000 fe04 	bl	8007c70 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	4a2d      	ldr	r2, [pc, #180]	@ (8007124 <HAL_TIM_PWM_Start+0x174>)
 800706e:	4293      	cmp	r3, r2
 8007070:	d004      	beq.n	800707c <HAL_TIM_PWM_Start+0xcc>
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	4a2c      	ldr	r2, [pc, #176]	@ (8007128 <HAL_TIM_PWM_Start+0x178>)
 8007078:	4293      	cmp	r3, r2
 800707a:	d101      	bne.n	8007080 <HAL_TIM_PWM_Start+0xd0>
 800707c:	2301      	movs	r3, #1
 800707e:	e000      	b.n	8007082 <HAL_TIM_PWM_Start+0xd2>
 8007080:	2300      	movs	r3, #0
 8007082:	2b00      	cmp	r3, #0
 8007084:	d007      	beq.n	8007096 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007094:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	4a22      	ldr	r2, [pc, #136]	@ (8007124 <HAL_TIM_PWM_Start+0x174>)
 800709c:	4293      	cmp	r3, r2
 800709e:	d022      	beq.n	80070e6 <HAL_TIM_PWM_Start+0x136>
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80070a8:	d01d      	beq.n	80070e6 <HAL_TIM_PWM_Start+0x136>
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	4a1f      	ldr	r2, [pc, #124]	@ (800712c <HAL_TIM_PWM_Start+0x17c>)
 80070b0:	4293      	cmp	r3, r2
 80070b2:	d018      	beq.n	80070e6 <HAL_TIM_PWM_Start+0x136>
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	4a1d      	ldr	r2, [pc, #116]	@ (8007130 <HAL_TIM_PWM_Start+0x180>)
 80070ba:	4293      	cmp	r3, r2
 80070bc:	d013      	beq.n	80070e6 <HAL_TIM_PWM_Start+0x136>
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	4a1c      	ldr	r2, [pc, #112]	@ (8007134 <HAL_TIM_PWM_Start+0x184>)
 80070c4:	4293      	cmp	r3, r2
 80070c6:	d00e      	beq.n	80070e6 <HAL_TIM_PWM_Start+0x136>
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	4a16      	ldr	r2, [pc, #88]	@ (8007128 <HAL_TIM_PWM_Start+0x178>)
 80070ce:	4293      	cmp	r3, r2
 80070d0:	d009      	beq.n	80070e6 <HAL_TIM_PWM_Start+0x136>
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	4a18      	ldr	r2, [pc, #96]	@ (8007138 <HAL_TIM_PWM_Start+0x188>)
 80070d8:	4293      	cmp	r3, r2
 80070da:	d004      	beq.n	80070e6 <HAL_TIM_PWM_Start+0x136>
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	4a16      	ldr	r2, [pc, #88]	@ (800713c <HAL_TIM_PWM_Start+0x18c>)
 80070e2:	4293      	cmp	r3, r2
 80070e4:	d111      	bne.n	800710a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	689b      	ldr	r3, [r3, #8]
 80070ec:	f003 0307 	and.w	r3, r3, #7
 80070f0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	2b06      	cmp	r3, #6
 80070f6:	d010      	beq.n	800711a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	681a      	ldr	r2, [r3, #0]
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	f042 0201 	orr.w	r2, r2, #1
 8007106:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007108:	e007      	b.n	800711a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	681a      	ldr	r2, [r3, #0]
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	f042 0201 	orr.w	r2, r2, #1
 8007118:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800711a:	2300      	movs	r3, #0
}
 800711c:	4618      	mov	r0, r3
 800711e:	3710      	adds	r7, #16
 8007120:	46bd      	mov	sp, r7
 8007122:	bd80      	pop	{r7, pc}
 8007124:	40010000 	.word	0x40010000
 8007128:	40010400 	.word	0x40010400
 800712c:	40000400 	.word	0x40000400
 8007130:	40000800 	.word	0x40000800
 8007134:	40000c00 	.word	0x40000c00
 8007138:	40014000 	.word	0x40014000
 800713c:	40001800 	.word	0x40001800

08007140 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007140:	b580      	push	{r7, lr}
 8007142:	b084      	sub	sp, #16
 8007144:	af00      	add	r7, sp, #0
 8007146:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	68db      	ldr	r3, [r3, #12]
 800714e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	691b      	ldr	r3, [r3, #16]
 8007156:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007158:	68bb      	ldr	r3, [r7, #8]
 800715a:	f003 0302 	and.w	r3, r3, #2
 800715e:	2b00      	cmp	r3, #0
 8007160:	d020      	beq.n	80071a4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	f003 0302 	and.w	r3, r3, #2
 8007168:	2b00      	cmp	r3, #0
 800716a:	d01b      	beq.n	80071a4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	f06f 0202 	mvn.w	r2, #2
 8007174:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	2201      	movs	r2, #1
 800717a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	699b      	ldr	r3, [r3, #24]
 8007182:	f003 0303 	and.w	r3, r3, #3
 8007186:	2b00      	cmp	r3, #0
 8007188:	d003      	beq.n	8007192 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800718a:	6878      	ldr	r0, [r7, #4]
 800718c:	f000 fa5b 	bl	8007646 <HAL_TIM_IC_CaptureCallback>
 8007190:	e005      	b.n	800719e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007192:	6878      	ldr	r0, [r7, #4]
 8007194:	f000 fa4d 	bl	8007632 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007198:	6878      	ldr	r0, [r7, #4]
 800719a:	f000 fa5e 	bl	800765a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	2200      	movs	r2, #0
 80071a2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80071a4:	68bb      	ldr	r3, [r7, #8]
 80071a6:	f003 0304 	and.w	r3, r3, #4
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d020      	beq.n	80071f0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	f003 0304 	and.w	r3, r3, #4
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d01b      	beq.n	80071f0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	f06f 0204 	mvn.w	r2, #4
 80071c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	2202      	movs	r2, #2
 80071c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	699b      	ldr	r3, [r3, #24]
 80071ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d003      	beq.n	80071de <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80071d6:	6878      	ldr	r0, [r7, #4]
 80071d8:	f000 fa35 	bl	8007646 <HAL_TIM_IC_CaptureCallback>
 80071dc:	e005      	b.n	80071ea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80071de:	6878      	ldr	r0, [r7, #4]
 80071e0:	f000 fa27 	bl	8007632 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071e4:	6878      	ldr	r0, [r7, #4]
 80071e6:	f000 fa38 	bl	800765a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	2200      	movs	r2, #0
 80071ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80071f0:	68bb      	ldr	r3, [r7, #8]
 80071f2:	f003 0308 	and.w	r3, r3, #8
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d020      	beq.n	800723c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	f003 0308 	and.w	r3, r3, #8
 8007200:	2b00      	cmp	r3, #0
 8007202:	d01b      	beq.n	800723c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	f06f 0208 	mvn.w	r2, #8
 800720c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	2204      	movs	r2, #4
 8007212:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	69db      	ldr	r3, [r3, #28]
 800721a:	f003 0303 	and.w	r3, r3, #3
 800721e:	2b00      	cmp	r3, #0
 8007220:	d003      	beq.n	800722a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007222:	6878      	ldr	r0, [r7, #4]
 8007224:	f000 fa0f 	bl	8007646 <HAL_TIM_IC_CaptureCallback>
 8007228:	e005      	b.n	8007236 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800722a:	6878      	ldr	r0, [r7, #4]
 800722c:	f000 fa01 	bl	8007632 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007230:	6878      	ldr	r0, [r7, #4]
 8007232:	f000 fa12 	bl	800765a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	2200      	movs	r2, #0
 800723a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800723c:	68bb      	ldr	r3, [r7, #8]
 800723e:	f003 0310 	and.w	r3, r3, #16
 8007242:	2b00      	cmp	r3, #0
 8007244:	d020      	beq.n	8007288 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	f003 0310 	and.w	r3, r3, #16
 800724c:	2b00      	cmp	r3, #0
 800724e:	d01b      	beq.n	8007288 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	f06f 0210 	mvn.w	r2, #16
 8007258:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	2208      	movs	r2, #8
 800725e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	69db      	ldr	r3, [r3, #28]
 8007266:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800726a:	2b00      	cmp	r3, #0
 800726c:	d003      	beq.n	8007276 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800726e:	6878      	ldr	r0, [r7, #4]
 8007270:	f000 f9e9 	bl	8007646 <HAL_TIM_IC_CaptureCallback>
 8007274:	e005      	b.n	8007282 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007276:	6878      	ldr	r0, [r7, #4]
 8007278:	f000 f9db 	bl	8007632 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800727c:	6878      	ldr	r0, [r7, #4]
 800727e:	f000 f9ec 	bl	800765a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	2200      	movs	r2, #0
 8007286:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007288:	68bb      	ldr	r3, [r7, #8]
 800728a:	f003 0301 	and.w	r3, r3, #1
 800728e:	2b00      	cmp	r3, #0
 8007290:	d00c      	beq.n	80072ac <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	f003 0301 	and.w	r3, r3, #1
 8007298:	2b00      	cmp	r3, #0
 800729a:	d007      	beq.n	80072ac <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	f06f 0201 	mvn.w	r2, #1
 80072a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80072a6:	6878      	ldr	r0, [r7, #4]
 80072a8:	f7fc ffb6 	bl	8004218 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80072ac:	68bb      	ldr	r3, [r7, #8]
 80072ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d00c      	beq.n	80072d0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d007      	beq.n	80072d0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80072c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80072ca:	6878      	ldr	r0, [r7, #4]
 80072cc:	f000 fdce 	bl	8007e6c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80072d0:	68bb      	ldr	r3, [r7, #8]
 80072d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d00c      	beq.n	80072f4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d007      	beq.n	80072f4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80072ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80072ee:	6878      	ldr	r0, [r7, #4]
 80072f0:	f000 f9bd 	bl	800766e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80072f4:	68bb      	ldr	r3, [r7, #8]
 80072f6:	f003 0320 	and.w	r3, r3, #32
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d00c      	beq.n	8007318 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	f003 0320 	and.w	r3, r3, #32
 8007304:	2b00      	cmp	r3, #0
 8007306:	d007      	beq.n	8007318 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	f06f 0220 	mvn.w	r2, #32
 8007310:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007312:	6878      	ldr	r0, [r7, #4]
 8007314:	f000 fda0 	bl	8007e58 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007318:	bf00      	nop
 800731a:	3710      	adds	r7, #16
 800731c:	46bd      	mov	sp, r7
 800731e:	bd80      	pop	{r7, pc}

08007320 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007320:	b580      	push	{r7, lr}
 8007322:	b086      	sub	sp, #24
 8007324:	af00      	add	r7, sp, #0
 8007326:	60f8      	str	r0, [r7, #12]
 8007328:	60b9      	str	r1, [r7, #8]
 800732a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800732c:	2300      	movs	r3, #0
 800732e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007336:	2b01      	cmp	r3, #1
 8007338:	d101      	bne.n	800733e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800733a:	2302      	movs	r3, #2
 800733c:	e0ae      	b.n	800749c <HAL_TIM_PWM_ConfigChannel+0x17c>
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	2201      	movs	r2, #1
 8007342:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	2b0c      	cmp	r3, #12
 800734a:	f200 809f 	bhi.w	800748c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800734e:	a201      	add	r2, pc, #4	@ (adr r2, 8007354 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007350:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007354:	08007389 	.word	0x08007389
 8007358:	0800748d 	.word	0x0800748d
 800735c:	0800748d 	.word	0x0800748d
 8007360:	0800748d 	.word	0x0800748d
 8007364:	080073c9 	.word	0x080073c9
 8007368:	0800748d 	.word	0x0800748d
 800736c:	0800748d 	.word	0x0800748d
 8007370:	0800748d 	.word	0x0800748d
 8007374:	0800740b 	.word	0x0800740b
 8007378:	0800748d 	.word	0x0800748d
 800737c:	0800748d 	.word	0x0800748d
 8007380:	0800748d 	.word	0x0800748d
 8007384:	0800744b 	.word	0x0800744b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	68b9      	ldr	r1, [r7, #8]
 800738e:	4618      	mov	r0, r3
 8007390:	f000 fa24 	bl	80077dc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	699a      	ldr	r2, [r3, #24]
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	f042 0208 	orr.w	r2, r2, #8
 80073a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	699a      	ldr	r2, [r3, #24]
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	f022 0204 	bic.w	r2, r2, #4
 80073b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	6999      	ldr	r1, [r3, #24]
 80073ba:	68bb      	ldr	r3, [r7, #8]
 80073bc:	691a      	ldr	r2, [r3, #16]
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	430a      	orrs	r2, r1
 80073c4:	619a      	str	r2, [r3, #24]
      break;
 80073c6:	e064      	b.n	8007492 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	68b9      	ldr	r1, [r7, #8]
 80073ce:	4618      	mov	r0, r3
 80073d0:	f000 fa74 	bl	80078bc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	699a      	ldr	r2, [r3, #24]
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80073e2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	699a      	ldr	r2, [r3, #24]
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80073f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	6999      	ldr	r1, [r3, #24]
 80073fa:	68bb      	ldr	r3, [r7, #8]
 80073fc:	691b      	ldr	r3, [r3, #16]
 80073fe:	021a      	lsls	r2, r3, #8
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	430a      	orrs	r2, r1
 8007406:	619a      	str	r2, [r3, #24]
      break;
 8007408:	e043      	b.n	8007492 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	68b9      	ldr	r1, [r7, #8]
 8007410:	4618      	mov	r0, r3
 8007412:	f000 fac9 	bl	80079a8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	69da      	ldr	r2, [r3, #28]
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	f042 0208 	orr.w	r2, r2, #8
 8007424:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	69da      	ldr	r2, [r3, #28]
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	f022 0204 	bic.w	r2, r2, #4
 8007434:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	69d9      	ldr	r1, [r3, #28]
 800743c:	68bb      	ldr	r3, [r7, #8]
 800743e:	691a      	ldr	r2, [r3, #16]
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	430a      	orrs	r2, r1
 8007446:	61da      	str	r2, [r3, #28]
      break;
 8007448:	e023      	b.n	8007492 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	68b9      	ldr	r1, [r7, #8]
 8007450:	4618      	mov	r0, r3
 8007452:	f000 fb1d 	bl	8007a90 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	69da      	ldr	r2, [r3, #28]
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007464:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	69da      	ldr	r2, [r3, #28]
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007474:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	69d9      	ldr	r1, [r3, #28]
 800747c:	68bb      	ldr	r3, [r7, #8]
 800747e:	691b      	ldr	r3, [r3, #16]
 8007480:	021a      	lsls	r2, r3, #8
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	430a      	orrs	r2, r1
 8007488:	61da      	str	r2, [r3, #28]
      break;
 800748a:	e002      	b.n	8007492 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800748c:	2301      	movs	r3, #1
 800748e:	75fb      	strb	r3, [r7, #23]
      break;
 8007490:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	2200      	movs	r2, #0
 8007496:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800749a:	7dfb      	ldrb	r3, [r7, #23]
}
 800749c:	4618      	mov	r0, r3
 800749e:	3718      	adds	r7, #24
 80074a0:	46bd      	mov	sp, r7
 80074a2:	bd80      	pop	{r7, pc}

080074a4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80074a4:	b580      	push	{r7, lr}
 80074a6:	b084      	sub	sp, #16
 80074a8:	af00      	add	r7, sp, #0
 80074aa:	6078      	str	r0, [r7, #4]
 80074ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80074ae:	2300      	movs	r3, #0
 80074b0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80074b8:	2b01      	cmp	r3, #1
 80074ba:	d101      	bne.n	80074c0 <HAL_TIM_ConfigClockSource+0x1c>
 80074bc:	2302      	movs	r3, #2
 80074be:	e0b4      	b.n	800762a <HAL_TIM_ConfigClockSource+0x186>
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	2201      	movs	r2, #1
 80074c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	2202      	movs	r2, #2
 80074cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	689b      	ldr	r3, [r3, #8]
 80074d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80074d8:	68bb      	ldr	r3, [r7, #8]
 80074da:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80074de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80074e0:	68bb      	ldr	r3, [r7, #8]
 80074e2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80074e6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	68ba      	ldr	r2, [r7, #8]
 80074ee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80074f0:	683b      	ldr	r3, [r7, #0]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80074f8:	d03e      	beq.n	8007578 <HAL_TIM_ConfigClockSource+0xd4>
 80074fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80074fe:	f200 8087 	bhi.w	8007610 <HAL_TIM_ConfigClockSource+0x16c>
 8007502:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007506:	f000 8086 	beq.w	8007616 <HAL_TIM_ConfigClockSource+0x172>
 800750a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800750e:	d87f      	bhi.n	8007610 <HAL_TIM_ConfigClockSource+0x16c>
 8007510:	2b70      	cmp	r3, #112	@ 0x70
 8007512:	d01a      	beq.n	800754a <HAL_TIM_ConfigClockSource+0xa6>
 8007514:	2b70      	cmp	r3, #112	@ 0x70
 8007516:	d87b      	bhi.n	8007610 <HAL_TIM_ConfigClockSource+0x16c>
 8007518:	2b60      	cmp	r3, #96	@ 0x60
 800751a:	d050      	beq.n	80075be <HAL_TIM_ConfigClockSource+0x11a>
 800751c:	2b60      	cmp	r3, #96	@ 0x60
 800751e:	d877      	bhi.n	8007610 <HAL_TIM_ConfigClockSource+0x16c>
 8007520:	2b50      	cmp	r3, #80	@ 0x50
 8007522:	d03c      	beq.n	800759e <HAL_TIM_ConfigClockSource+0xfa>
 8007524:	2b50      	cmp	r3, #80	@ 0x50
 8007526:	d873      	bhi.n	8007610 <HAL_TIM_ConfigClockSource+0x16c>
 8007528:	2b40      	cmp	r3, #64	@ 0x40
 800752a:	d058      	beq.n	80075de <HAL_TIM_ConfigClockSource+0x13a>
 800752c:	2b40      	cmp	r3, #64	@ 0x40
 800752e:	d86f      	bhi.n	8007610 <HAL_TIM_ConfigClockSource+0x16c>
 8007530:	2b30      	cmp	r3, #48	@ 0x30
 8007532:	d064      	beq.n	80075fe <HAL_TIM_ConfigClockSource+0x15a>
 8007534:	2b30      	cmp	r3, #48	@ 0x30
 8007536:	d86b      	bhi.n	8007610 <HAL_TIM_ConfigClockSource+0x16c>
 8007538:	2b20      	cmp	r3, #32
 800753a:	d060      	beq.n	80075fe <HAL_TIM_ConfigClockSource+0x15a>
 800753c:	2b20      	cmp	r3, #32
 800753e:	d867      	bhi.n	8007610 <HAL_TIM_ConfigClockSource+0x16c>
 8007540:	2b00      	cmp	r3, #0
 8007542:	d05c      	beq.n	80075fe <HAL_TIM_ConfigClockSource+0x15a>
 8007544:	2b10      	cmp	r3, #16
 8007546:	d05a      	beq.n	80075fe <HAL_TIM_ConfigClockSource+0x15a>
 8007548:	e062      	b.n	8007610 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800754e:	683b      	ldr	r3, [r7, #0]
 8007550:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007552:	683b      	ldr	r3, [r7, #0]
 8007554:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007556:	683b      	ldr	r3, [r7, #0]
 8007558:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800755a:	f000 fb69 	bl	8007c30 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	689b      	ldr	r3, [r3, #8]
 8007564:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007566:	68bb      	ldr	r3, [r7, #8]
 8007568:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800756c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	68ba      	ldr	r2, [r7, #8]
 8007574:	609a      	str	r2, [r3, #8]
      break;
 8007576:	e04f      	b.n	8007618 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800757c:	683b      	ldr	r3, [r7, #0]
 800757e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007580:	683b      	ldr	r3, [r7, #0]
 8007582:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007584:	683b      	ldr	r3, [r7, #0]
 8007586:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007588:	f000 fb52 	bl	8007c30 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	689a      	ldr	r2, [r3, #8]
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800759a:	609a      	str	r2, [r3, #8]
      break;
 800759c:	e03c      	b.n	8007618 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80075a2:	683b      	ldr	r3, [r7, #0]
 80075a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80075a6:	683b      	ldr	r3, [r7, #0]
 80075a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80075aa:	461a      	mov	r2, r3
 80075ac:	f000 fac6 	bl	8007b3c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	2150      	movs	r1, #80	@ 0x50
 80075b6:	4618      	mov	r0, r3
 80075b8:	f000 fb1f 	bl	8007bfa <TIM_ITRx_SetConfig>
      break;
 80075bc:	e02c      	b.n	8007618 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80075c2:	683b      	ldr	r3, [r7, #0]
 80075c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80075c6:	683b      	ldr	r3, [r7, #0]
 80075c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80075ca:	461a      	mov	r2, r3
 80075cc:	f000 fae5 	bl	8007b9a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	2160      	movs	r1, #96	@ 0x60
 80075d6:	4618      	mov	r0, r3
 80075d8:	f000 fb0f 	bl	8007bfa <TIM_ITRx_SetConfig>
      break;
 80075dc:	e01c      	b.n	8007618 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80075e2:	683b      	ldr	r3, [r7, #0]
 80075e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80075e6:	683b      	ldr	r3, [r7, #0]
 80075e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80075ea:	461a      	mov	r2, r3
 80075ec:	f000 faa6 	bl	8007b3c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	2140      	movs	r1, #64	@ 0x40
 80075f6:	4618      	mov	r0, r3
 80075f8:	f000 faff 	bl	8007bfa <TIM_ITRx_SetConfig>
      break;
 80075fc:	e00c      	b.n	8007618 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681a      	ldr	r2, [r3, #0]
 8007602:	683b      	ldr	r3, [r7, #0]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	4619      	mov	r1, r3
 8007608:	4610      	mov	r0, r2
 800760a:	f000 faf6 	bl	8007bfa <TIM_ITRx_SetConfig>
      break;
 800760e:	e003      	b.n	8007618 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007610:	2301      	movs	r3, #1
 8007612:	73fb      	strb	r3, [r7, #15]
      break;
 8007614:	e000      	b.n	8007618 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007616:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	2201      	movs	r2, #1
 800761c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	2200      	movs	r2, #0
 8007624:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007628:	7bfb      	ldrb	r3, [r7, #15]
}
 800762a:	4618      	mov	r0, r3
 800762c:	3710      	adds	r7, #16
 800762e:	46bd      	mov	sp, r7
 8007630:	bd80      	pop	{r7, pc}

08007632 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007632:	b480      	push	{r7}
 8007634:	b083      	sub	sp, #12
 8007636:	af00      	add	r7, sp, #0
 8007638:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800763a:	bf00      	nop
 800763c:	370c      	adds	r7, #12
 800763e:	46bd      	mov	sp, r7
 8007640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007644:	4770      	bx	lr

08007646 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007646:	b480      	push	{r7}
 8007648:	b083      	sub	sp, #12
 800764a:	af00      	add	r7, sp, #0
 800764c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800764e:	bf00      	nop
 8007650:	370c      	adds	r7, #12
 8007652:	46bd      	mov	sp, r7
 8007654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007658:	4770      	bx	lr

0800765a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800765a:	b480      	push	{r7}
 800765c:	b083      	sub	sp, #12
 800765e:	af00      	add	r7, sp, #0
 8007660:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007662:	bf00      	nop
 8007664:	370c      	adds	r7, #12
 8007666:	46bd      	mov	sp, r7
 8007668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800766c:	4770      	bx	lr

0800766e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800766e:	b480      	push	{r7}
 8007670:	b083      	sub	sp, #12
 8007672:	af00      	add	r7, sp, #0
 8007674:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007676:	bf00      	nop
 8007678:	370c      	adds	r7, #12
 800767a:	46bd      	mov	sp, r7
 800767c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007680:	4770      	bx	lr
	...

08007684 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007684:	b480      	push	{r7}
 8007686:	b085      	sub	sp, #20
 8007688:	af00      	add	r7, sp, #0
 800768a:	6078      	str	r0, [r7, #4]
 800768c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	4a46      	ldr	r2, [pc, #280]	@ (80077b0 <TIM_Base_SetConfig+0x12c>)
 8007698:	4293      	cmp	r3, r2
 800769a:	d013      	beq.n	80076c4 <TIM_Base_SetConfig+0x40>
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80076a2:	d00f      	beq.n	80076c4 <TIM_Base_SetConfig+0x40>
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	4a43      	ldr	r2, [pc, #268]	@ (80077b4 <TIM_Base_SetConfig+0x130>)
 80076a8:	4293      	cmp	r3, r2
 80076aa:	d00b      	beq.n	80076c4 <TIM_Base_SetConfig+0x40>
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	4a42      	ldr	r2, [pc, #264]	@ (80077b8 <TIM_Base_SetConfig+0x134>)
 80076b0:	4293      	cmp	r3, r2
 80076b2:	d007      	beq.n	80076c4 <TIM_Base_SetConfig+0x40>
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	4a41      	ldr	r2, [pc, #260]	@ (80077bc <TIM_Base_SetConfig+0x138>)
 80076b8:	4293      	cmp	r3, r2
 80076ba:	d003      	beq.n	80076c4 <TIM_Base_SetConfig+0x40>
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	4a40      	ldr	r2, [pc, #256]	@ (80077c0 <TIM_Base_SetConfig+0x13c>)
 80076c0:	4293      	cmp	r3, r2
 80076c2:	d108      	bne.n	80076d6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80076ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80076cc:	683b      	ldr	r3, [r7, #0]
 80076ce:	685b      	ldr	r3, [r3, #4]
 80076d0:	68fa      	ldr	r2, [r7, #12]
 80076d2:	4313      	orrs	r3, r2
 80076d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	4a35      	ldr	r2, [pc, #212]	@ (80077b0 <TIM_Base_SetConfig+0x12c>)
 80076da:	4293      	cmp	r3, r2
 80076dc:	d02b      	beq.n	8007736 <TIM_Base_SetConfig+0xb2>
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80076e4:	d027      	beq.n	8007736 <TIM_Base_SetConfig+0xb2>
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	4a32      	ldr	r2, [pc, #200]	@ (80077b4 <TIM_Base_SetConfig+0x130>)
 80076ea:	4293      	cmp	r3, r2
 80076ec:	d023      	beq.n	8007736 <TIM_Base_SetConfig+0xb2>
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	4a31      	ldr	r2, [pc, #196]	@ (80077b8 <TIM_Base_SetConfig+0x134>)
 80076f2:	4293      	cmp	r3, r2
 80076f4:	d01f      	beq.n	8007736 <TIM_Base_SetConfig+0xb2>
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	4a30      	ldr	r2, [pc, #192]	@ (80077bc <TIM_Base_SetConfig+0x138>)
 80076fa:	4293      	cmp	r3, r2
 80076fc:	d01b      	beq.n	8007736 <TIM_Base_SetConfig+0xb2>
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	4a2f      	ldr	r2, [pc, #188]	@ (80077c0 <TIM_Base_SetConfig+0x13c>)
 8007702:	4293      	cmp	r3, r2
 8007704:	d017      	beq.n	8007736 <TIM_Base_SetConfig+0xb2>
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	4a2e      	ldr	r2, [pc, #184]	@ (80077c4 <TIM_Base_SetConfig+0x140>)
 800770a:	4293      	cmp	r3, r2
 800770c:	d013      	beq.n	8007736 <TIM_Base_SetConfig+0xb2>
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	4a2d      	ldr	r2, [pc, #180]	@ (80077c8 <TIM_Base_SetConfig+0x144>)
 8007712:	4293      	cmp	r3, r2
 8007714:	d00f      	beq.n	8007736 <TIM_Base_SetConfig+0xb2>
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	4a2c      	ldr	r2, [pc, #176]	@ (80077cc <TIM_Base_SetConfig+0x148>)
 800771a:	4293      	cmp	r3, r2
 800771c:	d00b      	beq.n	8007736 <TIM_Base_SetConfig+0xb2>
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	4a2b      	ldr	r2, [pc, #172]	@ (80077d0 <TIM_Base_SetConfig+0x14c>)
 8007722:	4293      	cmp	r3, r2
 8007724:	d007      	beq.n	8007736 <TIM_Base_SetConfig+0xb2>
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	4a2a      	ldr	r2, [pc, #168]	@ (80077d4 <TIM_Base_SetConfig+0x150>)
 800772a:	4293      	cmp	r3, r2
 800772c:	d003      	beq.n	8007736 <TIM_Base_SetConfig+0xb2>
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	4a29      	ldr	r2, [pc, #164]	@ (80077d8 <TIM_Base_SetConfig+0x154>)
 8007732:	4293      	cmp	r3, r2
 8007734:	d108      	bne.n	8007748 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800773c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800773e:	683b      	ldr	r3, [r7, #0]
 8007740:	68db      	ldr	r3, [r3, #12]
 8007742:	68fa      	ldr	r2, [r7, #12]
 8007744:	4313      	orrs	r3, r2
 8007746:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800774e:	683b      	ldr	r3, [r7, #0]
 8007750:	695b      	ldr	r3, [r3, #20]
 8007752:	4313      	orrs	r3, r2
 8007754:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	68fa      	ldr	r2, [r7, #12]
 800775a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800775c:	683b      	ldr	r3, [r7, #0]
 800775e:	689a      	ldr	r2, [r3, #8]
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007764:	683b      	ldr	r3, [r7, #0]
 8007766:	681a      	ldr	r2, [r3, #0]
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	4a10      	ldr	r2, [pc, #64]	@ (80077b0 <TIM_Base_SetConfig+0x12c>)
 8007770:	4293      	cmp	r3, r2
 8007772:	d003      	beq.n	800777c <TIM_Base_SetConfig+0xf8>
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	4a12      	ldr	r2, [pc, #72]	@ (80077c0 <TIM_Base_SetConfig+0x13c>)
 8007778:	4293      	cmp	r3, r2
 800777a:	d103      	bne.n	8007784 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800777c:	683b      	ldr	r3, [r7, #0]
 800777e:	691a      	ldr	r2, [r3, #16]
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	2201      	movs	r2, #1
 8007788:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	691b      	ldr	r3, [r3, #16]
 800778e:	f003 0301 	and.w	r3, r3, #1
 8007792:	2b01      	cmp	r3, #1
 8007794:	d105      	bne.n	80077a2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	691b      	ldr	r3, [r3, #16]
 800779a:	f023 0201 	bic.w	r2, r3, #1
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	611a      	str	r2, [r3, #16]
  }
}
 80077a2:	bf00      	nop
 80077a4:	3714      	adds	r7, #20
 80077a6:	46bd      	mov	sp, r7
 80077a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ac:	4770      	bx	lr
 80077ae:	bf00      	nop
 80077b0:	40010000 	.word	0x40010000
 80077b4:	40000400 	.word	0x40000400
 80077b8:	40000800 	.word	0x40000800
 80077bc:	40000c00 	.word	0x40000c00
 80077c0:	40010400 	.word	0x40010400
 80077c4:	40014000 	.word	0x40014000
 80077c8:	40014400 	.word	0x40014400
 80077cc:	40014800 	.word	0x40014800
 80077d0:	40001800 	.word	0x40001800
 80077d4:	40001c00 	.word	0x40001c00
 80077d8:	40002000 	.word	0x40002000

080077dc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80077dc:	b480      	push	{r7}
 80077de:	b087      	sub	sp, #28
 80077e0:	af00      	add	r7, sp, #0
 80077e2:	6078      	str	r0, [r7, #4]
 80077e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	6a1b      	ldr	r3, [r3, #32]
 80077ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	6a1b      	ldr	r3, [r3, #32]
 80077f0:	f023 0201 	bic.w	r2, r3, #1
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	685b      	ldr	r3, [r3, #4]
 80077fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	699b      	ldr	r3, [r3, #24]
 8007802:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800780a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	f023 0303 	bic.w	r3, r3, #3
 8007812:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007814:	683b      	ldr	r3, [r7, #0]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	68fa      	ldr	r2, [r7, #12]
 800781a:	4313      	orrs	r3, r2
 800781c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800781e:	697b      	ldr	r3, [r7, #20]
 8007820:	f023 0302 	bic.w	r3, r3, #2
 8007824:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007826:	683b      	ldr	r3, [r7, #0]
 8007828:	689b      	ldr	r3, [r3, #8]
 800782a:	697a      	ldr	r2, [r7, #20]
 800782c:	4313      	orrs	r3, r2
 800782e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	4a20      	ldr	r2, [pc, #128]	@ (80078b4 <TIM_OC1_SetConfig+0xd8>)
 8007834:	4293      	cmp	r3, r2
 8007836:	d003      	beq.n	8007840 <TIM_OC1_SetConfig+0x64>
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	4a1f      	ldr	r2, [pc, #124]	@ (80078b8 <TIM_OC1_SetConfig+0xdc>)
 800783c:	4293      	cmp	r3, r2
 800783e:	d10c      	bne.n	800785a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007840:	697b      	ldr	r3, [r7, #20]
 8007842:	f023 0308 	bic.w	r3, r3, #8
 8007846:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007848:	683b      	ldr	r3, [r7, #0]
 800784a:	68db      	ldr	r3, [r3, #12]
 800784c:	697a      	ldr	r2, [r7, #20]
 800784e:	4313      	orrs	r3, r2
 8007850:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007852:	697b      	ldr	r3, [r7, #20]
 8007854:	f023 0304 	bic.w	r3, r3, #4
 8007858:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	4a15      	ldr	r2, [pc, #84]	@ (80078b4 <TIM_OC1_SetConfig+0xd8>)
 800785e:	4293      	cmp	r3, r2
 8007860:	d003      	beq.n	800786a <TIM_OC1_SetConfig+0x8e>
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	4a14      	ldr	r2, [pc, #80]	@ (80078b8 <TIM_OC1_SetConfig+0xdc>)
 8007866:	4293      	cmp	r3, r2
 8007868:	d111      	bne.n	800788e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800786a:	693b      	ldr	r3, [r7, #16]
 800786c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007870:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007872:	693b      	ldr	r3, [r7, #16]
 8007874:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007878:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800787a:	683b      	ldr	r3, [r7, #0]
 800787c:	695b      	ldr	r3, [r3, #20]
 800787e:	693a      	ldr	r2, [r7, #16]
 8007880:	4313      	orrs	r3, r2
 8007882:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007884:	683b      	ldr	r3, [r7, #0]
 8007886:	699b      	ldr	r3, [r3, #24]
 8007888:	693a      	ldr	r2, [r7, #16]
 800788a:	4313      	orrs	r3, r2
 800788c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	693a      	ldr	r2, [r7, #16]
 8007892:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	68fa      	ldr	r2, [r7, #12]
 8007898:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800789a:	683b      	ldr	r3, [r7, #0]
 800789c:	685a      	ldr	r2, [r3, #4]
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	697a      	ldr	r2, [r7, #20]
 80078a6:	621a      	str	r2, [r3, #32]
}
 80078a8:	bf00      	nop
 80078aa:	371c      	adds	r7, #28
 80078ac:	46bd      	mov	sp, r7
 80078ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b2:	4770      	bx	lr
 80078b4:	40010000 	.word	0x40010000
 80078b8:	40010400 	.word	0x40010400

080078bc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80078bc:	b480      	push	{r7}
 80078be:	b087      	sub	sp, #28
 80078c0:	af00      	add	r7, sp, #0
 80078c2:	6078      	str	r0, [r7, #4]
 80078c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	6a1b      	ldr	r3, [r3, #32]
 80078ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	6a1b      	ldr	r3, [r3, #32]
 80078d0:	f023 0210 	bic.w	r2, r3, #16
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	685b      	ldr	r3, [r3, #4]
 80078dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	699b      	ldr	r3, [r3, #24]
 80078e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80078ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80078f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80078f4:	683b      	ldr	r3, [r7, #0]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	021b      	lsls	r3, r3, #8
 80078fa:	68fa      	ldr	r2, [r7, #12]
 80078fc:	4313      	orrs	r3, r2
 80078fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007900:	697b      	ldr	r3, [r7, #20]
 8007902:	f023 0320 	bic.w	r3, r3, #32
 8007906:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007908:	683b      	ldr	r3, [r7, #0]
 800790a:	689b      	ldr	r3, [r3, #8]
 800790c:	011b      	lsls	r3, r3, #4
 800790e:	697a      	ldr	r2, [r7, #20]
 8007910:	4313      	orrs	r3, r2
 8007912:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	4a22      	ldr	r2, [pc, #136]	@ (80079a0 <TIM_OC2_SetConfig+0xe4>)
 8007918:	4293      	cmp	r3, r2
 800791a:	d003      	beq.n	8007924 <TIM_OC2_SetConfig+0x68>
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	4a21      	ldr	r2, [pc, #132]	@ (80079a4 <TIM_OC2_SetConfig+0xe8>)
 8007920:	4293      	cmp	r3, r2
 8007922:	d10d      	bne.n	8007940 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007924:	697b      	ldr	r3, [r7, #20]
 8007926:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800792a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800792c:	683b      	ldr	r3, [r7, #0]
 800792e:	68db      	ldr	r3, [r3, #12]
 8007930:	011b      	lsls	r3, r3, #4
 8007932:	697a      	ldr	r2, [r7, #20]
 8007934:	4313      	orrs	r3, r2
 8007936:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007938:	697b      	ldr	r3, [r7, #20]
 800793a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800793e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	4a17      	ldr	r2, [pc, #92]	@ (80079a0 <TIM_OC2_SetConfig+0xe4>)
 8007944:	4293      	cmp	r3, r2
 8007946:	d003      	beq.n	8007950 <TIM_OC2_SetConfig+0x94>
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	4a16      	ldr	r2, [pc, #88]	@ (80079a4 <TIM_OC2_SetConfig+0xe8>)
 800794c:	4293      	cmp	r3, r2
 800794e:	d113      	bne.n	8007978 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007950:	693b      	ldr	r3, [r7, #16]
 8007952:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007956:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007958:	693b      	ldr	r3, [r7, #16]
 800795a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800795e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007960:	683b      	ldr	r3, [r7, #0]
 8007962:	695b      	ldr	r3, [r3, #20]
 8007964:	009b      	lsls	r3, r3, #2
 8007966:	693a      	ldr	r2, [r7, #16]
 8007968:	4313      	orrs	r3, r2
 800796a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800796c:	683b      	ldr	r3, [r7, #0]
 800796e:	699b      	ldr	r3, [r3, #24]
 8007970:	009b      	lsls	r3, r3, #2
 8007972:	693a      	ldr	r2, [r7, #16]
 8007974:	4313      	orrs	r3, r2
 8007976:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	693a      	ldr	r2, [r7, #16]
 800797c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	68fa      	ldr	r2, [r7, #12]
 8007982:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007984:	683b      	ldr	r3, [r7, #0]
 8007986:	685a      	ldr	r2, [r3, #4]
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	697a      	ldr	r2, [r7, #20]
 8007990:	621a      	str	r2, [r3, #32]
}
 8007992:	bf00      	nop
 8007994:	371c      	adds	r7, #28
 8007996:	46bd      	mov	sp, r7
 8007998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800799c:	4770      	bx	lr
 800799e:	bf00      	nop
 80079a0:	40010000 	.word	0x40010000
 80079a4:	40010400 	.word	0x40010400

080079a8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80079a8:	b480      	push	{r7}
 80079aa:	b087      	sub	sp, #28
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	6078      	str	r0, [r7, #4]
 80079b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	6a1b      	ldr	r3, [r3, #32]
 80079b6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	6a1b      	ldr	r3, [r3, #32]
 80079bc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	685b      	ldr	r3, [r3, #4]
 80079c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	69db      	ldr	r3, [r3, #28]
 80079ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80079d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	f023 0303 	bic.w	r3, r3, #3
 80079de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80079e0:	683b      	ldr	r3, [r7, #0]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	68fa      	ldr	r2, [r7, #12]
 80079e6:	4313      	orrs	r3, r2
 80079e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80079ea:	697b      	ldr	r3, [r7, #20]
 80079ec:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80079f0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80079f2:	683b      	ldr	r3, [r7, #0]
 80079f4:	689b      	ldr	r3, [r3, #8]
 80079f6:	021b      	lsls	r3, r3, #8
 80079f8:	697a      	ldr	r2, [r7, #20]
 80079fa:	4313      	orrs	r3, r2
 80079fc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	4a21      	ldr	r2, [pc, #132]	@ (8007a88 <TIM_OC3_SetConfig+0xe0>)
 8007a02:	4293      	cmp	r3, r2
 8007a04:	d003      	beq.n	8007a0e <TIM_OC3_SetConfig+0x66>
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	4a20      	ldr	r2, [pc, #128]	@ (8007a8c <TIM_OC3_SetConfig+0xe4>)
 8007a0a:	4293      	cmp	r3, r2
 8007a0c:	d10d      	bne.n	8007a2a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007a0e:	697b      	ldr	r3, [r7, #20]
 8007a10:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007a14:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007a16:	683b      	ldr	r3, [r7, #0]
 8007a18:	68db      	ldr	r3, [r3, #12]
 8007a1a:	021b      	lsls	r3, r3, #8
 8007a1c:	697a      	ldr	r2, [r7, #20]
 8007a1e:	4313      	orrs	r3, r2
 8007a20:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007a22:	697b      	ldr	r3, [r7, #20]
 8007a24:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007a28:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	4a16      	ldr	r2, [pc, #88]	@ (8007a88 <TIM_OC3_SetConfig+0xe0>)
 8007a2e:	4293      	cmp	r3, r2
 8007a30:	d003      	beq.n	8007a3a <TIM_OC3_SetConfig+0x92>
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	4a15      	ldr	r2, [pc, #84]	@ (8007a8c <TIM_OC3_SetConfig+0xe4>)
 8007a36:	4293      	cmp	r3, r2
 8007a38:	d113      	bne.n	8007a62 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007a3a:	693b      	ldr	r3, [r7, #16]
 8007a3c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007a40:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007a42:	693b      	ldr	r3, [r7, #16]
 8007a44:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007a48:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007a4a:	683b      	ldr	r3, [r7, #0]
 8007a4c:	695b      	ldr	r3, [r3, #20]
 8007a4e:	011b      	lsls	r3, r3, #4
 8007a50:	693a      	ldr	r2, [r7, #16]
 8007a52:	4313      	orrs	r3, r2
 8007a54:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007a56:	683b      	ldr	r3, [r7, #0]
 8007a58:	699b      	ldr	r3, [r3, #24]
 8007a5a:	011b      	lsls	r3, r3, #4
 8007a5c:	693a      	ldr	r2, [r7, #16]
 8007a5e:	4313      	orrs	r3, r2
 8007a60:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	693a      	ldr	r2, [r7, #16]
 8007a66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	68fa      	ldr	r2, [r7, #12]
 8007a6c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007a6e:	683b      	ldr	r3, [r7, #0]
 8007a70:	685a      	ldr	r2, [r3, #4]
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	697a      	ldr	r2, [r7, #20]
 8007a7a:	621a      	str	r2, [r3, #32]
}
 8007a7c:	bf00      	nop
 8007a7e:	371c      	adds	r7, #28
 8007a80:	46bd      	mov	sp, r7
 8007a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a86:	4770      	bx	lr
 8007a88:	40010000 	.word	0x40010000
 8007a8c:	40010400 	.word	0x40010400

08007a90 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007a90:	b480      	push	{r7}
 8007a92:	b087      	sub	sp, #28
 8007a94:	af00      	add	r7, sp, #0
 8007a96:	6078      	str	r0, [r7, #4]
 8007a98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	6a1b      	ldr	r3, [r3, #32]
 8007a9e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	6a1b      	ldr	r3, [r3, #32]
 8007aa4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	685b      	ldr	r3, [r3, #4]
 8007ab0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	69db      	ldr	r3, [r3, #28]
 8007ab6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007abe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007ac6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007ac8:	683b      	ldr	r3, [r7, #0]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	021b      	lsls	r3, r3, #8
 8007ace:	68fa      	ldr	r2, [r7, #12]
 8007ad0:	4313      	orrs	r3, r2
 8007ad2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007ad4:	693b      	ldr	r3, [r7, #16]
 8007ad6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007ada:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007adc:	683b      	ldr	r3, [r7, #0]
 8007ade:	689b      	ldr	r3, [r3, #8]
 8007ae0:	031b      	lsls	r3, r3, #12
 8007ae2:	693a      	ldr	r2, [r7, #16]
 8007ae4:	4313      	orrs	r3, r2
 8007ae6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	4a12      	ldr	r2, [pc, #72]	@ (8007b34 <TIM_OC4_SetConfig+0xa4>)
 8007aec:	4293      	cmp	r3, r2
 8007aee:	d003      	beq.n	8007af8 <TIM_OC4_SetConfig+0x68>
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	4a11      	ldr	r2, [pc, #68]	@ (8007b38 <TIM_OC4_SetConfig+0xa8>)
 8007af4:	4293      	cmp	r3, r2
 8007af6:	d109      	bne.n	8007b0c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007af8:	697b      	ldr	r3, [r7, #20]
 8007afa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007afe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007b00:	683b      	ldr	r3, [r7, #0]
 8007b02:	695b      	ldr	r3, [r3, #20]
 8007b04:	019b      	lsls	r3, r3, #6
 8007b06:	697a      	ldr	r2, [r7, #20]
 8007b08:	4313      	orrs	r3, r2
 8007b0a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	697a      	ldr	r2, [r7, #20]
 8007b10:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	68fa      	ldr	r2, [r7, #12]
 8007b16:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007b18:	683b      	ldr	r3, [r7, #0]
 8007b1a:	685a      	ldr	r2, [r3, #4]
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	693a      	ldr	r2, [r7, #16]
 8007b24:	621a      	str	r2, [r3, #32]
}
 8007b26:	bf00      	nop
 8007b28:	371c      	adds	r7, #28
 8007b2a:	46bd      	mov	sp, r7
 8007b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b30:	4770      	bx	lr
 8007b32:	bf00      	nop
 8007b34:	40010000 	.word	0x40010000
 8007b38:	40010400 	.word	0x40010400

08007b3c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007b3c:	b480      	push	{r7}
 8007b3e:	b087      	sub	sp, #28
 8007b40:	af00      	add	r7, sp, #0
 8007b42:	60f8      	str	r0, [r7, #12]
 8007b44:	60b9      	str	r1, [r7, #8]
 8007b46:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	6a1b      	ldr	r3, [r3, #32]
 8007b4c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	6a1b      	ldr	r3, [r3, #32]
 8007b52:	f023 0201 	bic.w	r2, r3, #1
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	699b      	ldr	r3, [r3, #24]
 8007b5e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007b60:	693b      	ldr	r3, [r7, #16]
 8007b62:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007b66:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	011b      	lsls	r3, r3, #4
 8007b6c:	693a      	ldr	r2, [r7, #16]
 8007b6e:	4313      	orrs	r3, r2
 8007b70:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007b72:	697b      	ldr	r3, [r7, #20]
 8007b74:	f023 030a 	bic.w	r3, r3, #10
 8007b78:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007b7a:	697a      	ldr	r2, [r7, #20]
 8007b7c:	68bb      	ldr	r3, [r7, #8]
 8007b7e:	4313      	orrs	r3, r2
 8007b80:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	693a      	ldr	r2, [r7, #16]
 8007b86:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	697a      	ldr	r2, [r7, #20]
 8007b8c:	621a      	str	r2, [r3, #32]
}
 8007b8e:	bf00      	nop
 8007b90:	371c      	adds	r7, #28
 8007b92:	46bd      	mov	sp, r7
 8007b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b98:	4770      	bx	lr

08007b9a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007b9a:	b480      	push	{r7}
 8007b9c:	b087      	sub	sp, #28
 8007b9e:	af00      	add	r7, sp, #0
 8007ba0:	60f8      	str	r0, [r7, #12]
 8007ba2:	60b9      	str	r1, [r7, #8]
 8007ba4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	6a1b      	ldr	r3, [r3, #32]
 8007baa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	6a1b      	ldr	r3, [r3, #32]
 8007bb0:	f023 0210 	bic.w	r2, r3, #16
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	699b      	ldr	r3, [r3, #24]
 8007bbc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007bbe:	693b      	ldr	r3, [r7, #16]
 8007bc0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007bc4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	031b      	lsls	r3, r3, #12
 8007bca:	693a      	ldr	r2, [r7, #16]
 8007bcc:	4313      	orrs	r3, r2
 8007bce:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007bd0:	697b      	ldr	r3, [r7, #20]
 8007bd2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007bd6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007bd8:	68bb      	ldr	r3, [r7, #8]
 8007bda:	011b      	lsls	r3, r3, #4
 8007bdc:	697a      	ldr	r2, [r7, #20]
 8007bde:	4313      	orrs	r3, r2
 8007be0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	693a      	ldr	r2, [r7, #16]
 8007be6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	697a      	ldr	r2, [r7, #20]
 8007bec:	621a      	str	r2, [r3, #32]
}
 8007bee:	bf00      	nop
 8007bf0:	371c      	adds	r7, #28
 8007bf2:	46bd      	mov	sp, r7
 8007bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf8:	4770      	bx	lr

08007bfa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007bfa:	b480      	push	{r7}
 8007bfc:	b085      	sub	sp, #20
 8007bfe:	af00      	add	r7, sp, #0
 8007c00:	6078      	str	r0, [r7, #4]
 8007c02:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	689b      	ldr	r3, [r3, #8]
 8007c08:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c10:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007c12:	683a      	ldr	r2, [r7, #0]
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	4313      	orrs	r3, r2
 8007c18:	f043 0307 	orr.w	r3, r3, #7
 8007c1c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	68fa      	ldr	r2, [r7, #12]
 8007c22:	609a      	str	r2, [r3, #8]
}
 8007c24:	bf00      	nop
 8007c26:	3714      	adds	r7, #20
 8007c28:	46bd      	mov	sp, r7
 8007c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c2e:	4770      	bx	lr

08007c30 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007c30:	b480      	push	{r7}
 8007c32:	b087      	sub	sp, #28
 8007c34:	af00      	add	r7, sp, #0
 8007c36:	60f8      	str	r0, [r7, #12]
 8007c38:	60b9      	str	r1, [r7, #8]
 8007c3a:	607a      	str	r2, [r7, #4]
 8007c3c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	689b      	ldr	r3, [r3, #8]
 8007c42:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007c44:	697b      	ldr	r3, [r7, #20]
 8007c46:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007c4a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007c4c:	683b      	ldr	r3, [r7, #0]
 8007c4e:	021a      	lsls	r2, r3, #8
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	431a      	orrs	r2, r3
 8007c54:	68bb      	ldr	r3, [r7, #8]
 8007c56:	4313      	orrs	r3, r2
 8007c58:	697a      	ldr	r2, [r7, #20]
 8007c5a:	4313      	orrs	r3, r2
 8007c5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	697a      	ldr	r2, [r7, #20]
 8007c62:	609a      	str	r2, [r3, #8]
}
 8007c64:	bf00      	nop
 8007c66:	371c      	adds	r7, #28
 8007c68:	46bd      	mov	sp, r7
 8007c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c6e:	4770      	bx	lr

08007c70 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007c70:	b480      	push	{r7}
 8007c72:	b087      	sub	sp, #28
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	60f8      	str	r0, [r7, #12]
 8007c78:	60b9      	str	r1, [r7, #8]
 8007c7a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007c7c:	68bb      	ldr	r3, [r7, #8]
 8007c7e:	f003 031f 	and.w	r3, r3, #31
 8007c82:	2201      	movs	r2, #1
 8007c84:	fa02 f303 	lsl.w	r3, r2, r3
 8007c88:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	6a1a      	ldr	r2, [r3, #32]
 8007c8e:	697b      	ldr	r3, [r7, #20]
 8007c90:	43db      	mvns	r3, r3
 8007c92:	401a      	ands	r2, r3
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	6a1a      	ldr	r2, [r3, #32]
 8007c9c:	68bb      	ldr	r3, [r7, #8]
 8007c9e:	f003 031f 	and.w	r3, r3, #31
 8007ca2:	6879      	ldr	r1, [r7, #4]
 8007ca4:	fa01 f303 	lsl.w	r3, r1, r3
 8007ca8:	431a      	orrs	r2, r3
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	621a      	str	r2, [r3, #32]
}
 8007cae:	bf00      	nop
 8007cb0:	371c      	adds	r7, #28
 8007cb2:	46bd      	mov	sp, r7
 8007cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb8:	4770      	bx	lr
	...

08007cbc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007cbc:	b480      	push	{r7}
 8007cbe:	b085      	sub	sp, #20
 8007cc0:	af00      	add	r7, sp, #0
 8007cc2:	6078      	str	r0, [r7, #4]
 8007cc4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007ccc:	2b01      	cmp	r3, #1
 8007cce:	d101      	bne.n	8007cd4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007cd0:	2302      	movs	r3, #2
 8007cd2:	e05a      	b.n	8007d8a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	2201      	movs	r2, #1
 8007cd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	2202      	movs	r2, #2
 8007ce0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	685b      	ldr	r3, [r3, #4]
 8007cea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	689b      	ldr	r3, [r3, #8]
 8007cf2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007cfa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007cfc:	683b      	ldr	r3, [r7, #0]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	68fa      	ldr	r2, [r7, #12]
 8007d02:	4313      	orrs	r3, r2
 8007d04:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	68fa      	ldr	r2, [r7, #12]
 8007d0c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	4a21      	ldr	r2, [pc, #132]	@ (8007d98 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007d14:	4293      	cmp	r3, r2
 8007d16:	d022      	beq.n	8007d5e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007d20:	d01d      	beq.n	8007d5e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	4a1d      	ldr	r2, [pc, #116]	@ (8007d9c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007d28:	4293      	cmp	r3, r2
 8007d2a:	d018      	beq.n	8007d5e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	4a1b      	ldr	r2, [pc, #108]	@ (8007da0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007d32:	4293      	cmp	r3, r2
 8007d34:	d013      	beq.n	8007d5e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	4a1a      	ldr	r2, [pc, #104]	@ (8007da4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007d3c:	4293      	cmp	r3, r2
 8007d3e:	d00e      	beq.n	8007d5e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	4a18      	ldr	r2, [pc, #96]	@ (8007da8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007d46:	4293      	cmp	r3, r2
 8007d48:	d009      	beq.n	8007d5e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	4a17      	ldr	r2, [pc, #92]	@ (8007dac <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007d50:	4293      	cmp	r3, r2
 8007d52:	d004      	beq.n	8007d5e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	4a15      	ldr	r2, [pc, #84]	@ (8007db0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007d5a:	4293      	cmp	r3, r2
 8007d5c:	d10c      	bne.n	8007d78 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007d5e:	68bb      	ldr	r3, [r7, #8]
 8007d60:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007d64:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007d66:	683b      	ldr	r3, [r7, #0]
 8007d68:	685b      	ldr	r3, [r3, #4]
 8007d6a:	68ba      	ldr	r2, [r7, #8]
 8007d6c:	4313      	orrs	r3, r2
 8007d6e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	68ba      	ldr	r2, [r7, #8]
 8007d76:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	2201      	movs	r2, #1
 8007d7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	2200      	movs	r2, #0
 8007d84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007d88:	2300      	movs	r3, #0
}
 8007d8a:	4618      	mov	r0, r3
 8007d8c:	3714      	adds	r7, #20
 8007d8e:	46bd      	mov	sp, r7
 8007d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d94:	4770      	bx	lr
 8007d96:	bf00      	nop
 8007d98:	40010000 	.word	0x40010000
 8007d9c:	40000400 	.word	0x40000400
 8007da0:	40000800 	.word	0x40000800
 8007da4:	40000c00 	.word	0x40000c00
 8007da8:	40010400 	.word	0x40010400
 8007dac:	40014000 	.word	0x40014000
 8007db0:	40001800 	.word	0x40001800

08007db4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007db4:	b480      	push	{r7}
 8007db6:	b085      	sub	sp, #20
 8007db8:	af00      	add	r7, sp, #0
 8007dba:	6078      	str	r0, [r7, #4]
 8007dbc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007dbe:	2300      	movs	r3, #0
 8007dc0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007dc8:	2b01      	cmp	r3, #1
 8007dca:	d101      	bne.n	8007dd0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007dcc:	2302      	movs	r3, #2
 8007dce:	e03d      	b.n	8007e4c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	2201      	movs	r2, #1
 8007dd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8007dde:	683b      	ldr	r3, [r7, #0]
 8007de0:	68db      	ldr	r3, [r3, #12]
 8007de2:	4313      	orrs	r3, r2
 8007de4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007dec:	683b      	ldr	r3, [r7, #0]
 8007dee:	689b      	ldr	r3, [r3, #8]
 8007df0:	4313      	orrs	r3, r2
 8007df2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8007dfa:	683b      	ldr	r3, [r7, #0]
 8007dfc:	685b      	ldr	r3, [r3, #4]
 8007dfe:	4313      	orrs	r3, r2
 8007e00:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8007e08:	683b      	ldr	r3, [r7, #0]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	4313      	orrs	r3, r2
 8007e0e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007e16:	683b      	ldr	r3, [r7, #0]
 8007e18:	691b      	ldr	r3, [r3, #16]
 8007e1a:	4313      	orrs	r3, r2
 8007e1c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8007e24:	683b      	ldr	r3, [r7, #0]
 8007e26:	695b      	ldr	r3, [r3, #20]
 8007e28:	4313      	orrs	r3, r2
 8007e2a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8007e32:	683b      	ldr	r3, [r7, #0]
 8007e34:	69db      	ldr	r3, [r3, #28]
 8007e36:	4313      	orrs	r3, r2
 8007e38:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	68fa      	ldr	r2, [r7, #12]
 8007e40:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	2200      	movs	r2, #0
 8007e46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007e4a:	2300      	movs	r3, #0
}
 8007e4c:	4618      	mov	r0, r3
 8007e4e:	3714      	adds	r7, #20
 8007e50:	46bd      	mov	sp, r7
 8007e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e56:	4770      	bx	lr

08007e58 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007e58:	b480      	push	{r7}
 8007e5a:	b083      	sub	sp, #12
 8007e5c:	af00      	add	r7, sp, #0
 8007e5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007e60:	bf00      	nop
 8007e62:	370c      	adds	r7, #12
 8007e64:	46bd      	mov	sp, r7
 8007e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e6a:	4770      	bx	lr

08007e6c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007e6c:	b480      	push	{r7}
 8007e6e:	b083      	sub	sp, #12
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007e74:	bf00      	nop
 8007e76:	370c      	adds	r7, #12
 8007e78:	46bd      	mov	sp, r7
 8007e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7e:	4770      	bx	lr

08007e80 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007e80:	b580      	push	{r7, lr}
 8007e82:	b082      	sub	sp, #8
 8007e84:	af00      	add	r7, sp, #0
 8007e86:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d101      	bne.n	8007e92 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007e8e:	2301      	movs	r3, #1
 8007e90:	e042      	b.n	8007f18 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007e98:	b2db      	uxtb	r3, r3
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d106      	bne.n	8007eac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	2200      	movs	r2, #0
 8007ea2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007ea6:	6878      	ldr	r0, [r7, #4]
 8007ea8:	f7fc fb34 	bl	8004514 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	2224      	movs	r2, #36	@ 0x24
 8007eb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	68da      	ldr	r2, [r3, #12]
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007ec2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007ec4:	6878      	ldr	r0, [r7, #4]
 8007ec6:	f000 fdbd 	bl	8008a44 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	691a      	ldr	r2, [r3, #16]
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007ed8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	695a      	ldr	r2, [r3, #20]
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007ee8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	68da      	ldr	r2, [r3, #12]
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007ef8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	2200      	movs	r2, #0
 8007efe:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	2220      	movs	r2, #32
 8007f04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	2220      	movs	r2, #32
 8007f0c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	2200      	movs	r2, #0
 8007f14:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007f16:	2300      	movs	r3, #0
}
 8007f18:	4618      	mov	r0, r3
 8007f1a:	3708      	adds	r7, #8
 8007f1c:	46bd      	mov	sp, r7
 8007f1e:	bd80      	pop	{r7, pc}

08007f20 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007f20:	b580      	push	{r7, lr}
 8007f22:	b08a      	sub	sp, #40	@ 0x28
 8007f24:	af02      	add	r7, sp, #8
 8007f26:	60f8      	str	r0, [r7, #12]
 8007f28:	60b9      	str	r1, [r7, #8]
 8007f2a:	603b      	str	r3, [r7, #0]
 8007f2c:	4613      	mov	r3, r2
 8007f2e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007f30:	2300      	movs	r3, #0
 8007f32:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007f3a:	b2db      	uxtb	r3, r3
 8007f3c:	2b20      	cmp	r3, #32
 8007f3e:	d175      	bne.n	800802c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007f40:	68bb      	ldr	r3, [r7, #8]
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d002      	beq.n	8007f4c <HAL_UART_Transmit+0x2c>
 8007f46:	88fb      	ldrh	r3, [r7, #6]
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d101      	bne.n	8007f50 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007f4c:	2301      	movs	r3, #1
 8007f4e:	e06e      	b.n	800802e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	2200      	movs	r2, #0
 8007f54:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	2221      	movs	r2, #33	@ 0x21
 8007f5a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007f5e:	f7fc fd09 	bl	8004974 <HAL_GetTick>
 8007f62:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	88fa      	ldrh	r2, [r7, #6]
 8007f68:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	88fa      	ldrh	r2, [r7, #6]
 8007f6e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	689b      	ldr	r3, [r3, #8]
 8007f74:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007f78:	d108      	bne.n	8007f8c <HAL_UART_Transmit+0x6c>
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	691b      	ldr	r3, [r3, #16]
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d104      	bne.n	8007f8c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007f82:	2300      	movs	r3, #0
 8007f84:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007f86:	68bb      	ldr	r3, [r7, #8]
 8007f88:	61bb      	str	r3, [r7, #24]
 8007f8a:	e003      	b.n	8007f94 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007f8c:	68bb      	ldr	r3, [r7, #8]
 8007f8e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007f90:	2300      	movs	r3, #0
 8007f92:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007f94:	e02e      	b.n	8007ff4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007f96:	683b      	ldr	r3, [r7, #0]
 8007f98:	9300      	str	r3, [sp, #0]
 8007f9a:	697b      	ldr	r3, [r7, #20]
 8007f9c:	2200      	movs	r2, #0
 8007f9e:	2180      	movs	r1, #128	@ 0x80
 8007fa0:	68f8      	ldr	r0, [r7, #12]
 8007fa2:	f000 fb1f 	bl	80085e4 <UART_WaitOnFlagUntilTimeout>
 8007fa6:	4603      	mov	r3, r0
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d005      	beq.n	8007fb8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	2220      	movs	r2, #32
 8007fb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8007fb4:	2303      	movs	r3, #3
 8007fb6:	e03a      	b.n	800802e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8007fb8:	69fb      	ldr	r3, [r7, #28]
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d10b      	bne.n	8007fd6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007fbe:	69bb      	ldr	r3, [r7, #24]
 8007fc0:	881b      	ldrh	r3, [r3, #0]
 8007fc2:	461a      	mov	r2, r3
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007fcc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007fce:	69bb      	ldr	r3, [r7, #24]
 8007fd0:	3302      	adds	r3, #2
 8007fd2:	61bb      	str	r3, [r7, #24]
 8007fd4:	e007      	b.n	8007fe6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007fd6:	69fb      	ldr	r3, [r7, #28]
 8007fd8:	781a      	ldrb	r2, [r3, #0]
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007fe0:	69fb      	ldr	r3, [r7, #28]
 8007fe2:	3301      	adds	r3, #1
 8007fe4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007fea:	b29b      	uxth	r3, r3
 8007fec:	3b01      	subs	r3, #1
 8007fee:	b29a      	uxth	r2, r3
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007ff8:	b29b      	uxth	r3, r3
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d1cb      	bne.n	8007f96 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007ffe:	683b      	ldr	r3, [r7, #0]
 8008000:	9300      	str	r3, [sp, #0]
 8008002:	697b      	ldr	r3, [r7, #20]
 8008004:	2200      	movs	r2, #0
 8008006:	2140      	movs	r1, #64	@ 0x40
 8008008:	68f8      	ldr	r0, [r7, #12]
 800800a:	f000 faeb 	bl	80085e4 <UART_WaitOnFlagUntilTimeout>
 800800e:	4603      	mov	r3, r0
 8008010:	2b00      	cmp	r3, #0
 8008012:	d005      	beq.n	8008020 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	2220      	movs	r2, #32
 8008018:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800801c:	2303      	movs	r3, #3
 800801e:	e006      	b.n	800802e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	2220      	movs	r2, #32
 8008024:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8008028:	2300      	movs	r3, #0
 800802a:	e000      	b.n	800802e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800802c:	2302      	movs	r3, #2
  }
}
 800802e:	4618      	mov	r0, r3
 8008030:	3720      	adds	r7, #32
 8008032:	46bd      	mov	sp, r7
 8008034:	bd80      	pop	{r7, pc}

08008036 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008036:	b580      	push	{r7, lr}
 8008038:	b084      	sub	sp, #16
 800803a:	af00      	add	r7, sp, #0
 800803c:	60f8      	str	r0, [r7, #12]
 800803e:	60b9      	str	r1, [r7, #8]
 8008040:	4613      	mov	r3, r2
 8008042:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800804a:	b2db      	uxtb	r3, r3
 800804c:	2b20      	cmp	r3, #32
 800804e:	d112      	bne.n	8008076 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8008050:	68bb      	ldr	r3, [r7, #8]
 8008052:	2b00      	cmp	r3, #0
 8008054:	d002      	beq.n	800805c <HAL_UART_Receive_IT+0x26>
 8008056:	88fb      	ldrh	r3, [r7, #6]
 8008058:	2b00      	cmp	r3, #0
 800805a:	d101      	bne.n	8008060 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800805c:	2301      	movs	r3, #1
 800805e:	e00b      	b.n	8008078 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	2200      	movs	r2, #0
 8008064:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008066:	88fb      	ldrh	r3, [r7, #6]
 8008068:	461a      	mov	r2, r3
 800806a:	68b9      	ldr	r1, [r7, #8]
 800806c:	68f8      	ldr	r0, [r7, #12]
 800806e:	f000 fb12 	bl	8008696 <UART_Start_Receive_IT>
 8008072:	4603      	mov	r3, r0
 8008074:	e000      	b.n	8008078 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8008076:	2302      	movs	r3, #2
  }
}
 8008078:	4618      	mov	r0, r3
 800807a:	3710      	adds	r7, #16
 800807c:	46bd      	mov	sp, r7
 800807e:	bd80      	pop	{r7, pc}

08008080 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008080:	b580      	push	{r7, lr}
 8008082:	b0ba      	sub	sp, #232	@ 0xe8
 8008084:	af00      	add	r7, sp, #0
 8008086:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	68db      	ldr	r3, [r3, #12]
 8008098:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	695b      	ldr	r3, [r3, #20]
 80080a2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80080a6:	2300      	movs	r3, #0
 80080a8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80080ac:	2300      	movs	r3, #0
 80080ae:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80080b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80080b6:	f003 030f 	and.w	r3, r3, #15
 80080ba:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80080be:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d10f      	bne.n	80080e6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80080c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80080ca:	f003 0320 	and.w	r3, r3, #32
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d009      	beq.n	80080e6 <HAL_UART_IRQHandler+0x66>
 80080d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80080d6:	f003 0320 	and.w	r3, r3, #32
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d003      	beq.n	80080e6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80080de:	6878      	ldr	r0, [r7, #4]
 80080e0:	f000 fbf2 	bl	80088c8 <UART_Receive_IT>
      return;
 80080e4:	e25b      	b.n	800859e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80080e6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	f000 80de 	beq.w	80082ac <HAL_UART_IRQHandler+0x22c>
 80080f0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80080f4:	f003 0301 	and.w	r3, r3, #1
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d106      	bne.n	800810a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80080fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008100:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8008104:	2b00      	cmp	r3, #0
 8008106:	f000 80d1 	beq.w	80082ac <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800810a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800810e:	f003 0301 	and.w	r3, r3, #1
 8008112:	2b00      	cmp	r3, #0
 8008114:	d00b      	beq.n	800812e <HAL_UART_IRQHandler+0xae>
 8008116:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800811a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800811e:	2b00      	cmp	r3, #0
 8008120:	d005      	beq.n	800812e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008126:	f043 0201 	orr.w	r2, r3, #1
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800812e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008132:	f003 0304 	and.w	r3, r3, #4
 8008136:	2b00      	cmp	r3, #0
 8008138:	d00b      	beq.n	8008152 <HAL_UART_IRQHandler+0xd2>
 800813a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800813e:	f003 0301 	and.w	r3, r3, #1
 8008142:	2b00      	cmp	r3, #0
 8008144:	d005      	beq.n	8008152 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800814a:	f043 0202 	orr.w	r2, r3, #2
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008152:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008156:	f003 0302 	and.w	r3, r3, #2
 800815a:	2b00      	cmp	r3, #0
 800815c:	d00b      	beq.n	8008176 <HAL_UART_IRQHandler+0xf6>
 800815e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008162:	f003 0301 	and.w	r3, r3, #1
 8008166:	2b00      	cmp	r3, #0
 8008168:	d005      	beq.n	8008176 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800816e:	f043 0204 	orr.w	r2, r3, #4
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008176:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800817a:	f003 0308 	and.w	r3, r3, #8
 800817e:	2b00      	cmp	r3, #0
 8008180:	d011      	beq.n	80081a6 <HAL_UART_IRQHandler+0x126>
 8008182:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008186:	f003 0320 	and.w	r3, r3, #32
 800818a:	2b00      	cmp	r3, #0
 800818c:	d105      	bne.n	800819a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800818e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008192:	f003 0301 	and.w	r3, r3, #1
 8008196:	2b00      	cmp	r3, #0
 8008198:	d005      	beq.n	80081a6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800819e:	f043 0208 	orr.w	r2, r3, #8
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	f000 81f2 	beq.w	8008594 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80081b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80081b4:	f003 0320 	and.w	r3, r3, #32
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d008      	beq.n	80081ce <HAL_UART_IRQHandler+0x14e>
 80081bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80081c0:	f003 0320 	and.w	r3, r3, #32
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d002      	beq.n	80081ce <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80081c8:	6878      	ldr	r0, [r7, #4]
 80081ca:	f000 fb7d 	bl	80088c8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	695b      	ldr	r3, [r3, #20]
 80081d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081d8:	2b40      	cmp	r3, #64	@ 0x40
 80081da:	bf0c      	ite	eq
 80081dc:	2301      	moveq	r3, #1
 80081de:	2300      	movne	r3, #0
 80081e0:	b2db      	uxtb	r3, r3
 80081e2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80081ea:	f003 0308 	and.w	r3, r3, #8
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d103      	bne.n	80081fa <HAL_UART_IRQHandler+0x17a>
 80081f2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d04f      	beq.n	800829a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80081fa:	6878      	ldr	r0, [r7, #4]
 80081fc:	f000 fa85 	bl	800870a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	695b      	ldr	r3, [r3, #20]
 8008206:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800820a:	2b40      	cmp	r3, #64	@ 0x40
 800820c:	d141      	bne.n	8008292 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	3314      	adds	r3, #20
 8008214:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008218:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800821c:	e853 3f00 	ldrex	r3, [r3]
 8008220:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008224:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008228:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800822c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	3314      	adds	r3, #20
 8008236:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800823a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800823e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008242:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008246:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800824a:	e841 2300 	strex	r3, r2, [r1]
 800824e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008252:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008256:	2b00      	cmp	r3, #0
 8008258:	d1d9      	bne.n	800820e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800825e:	2b00      	cmp	r3, #0
 8008260:	d013      	beq.n	800828a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008266:	4a7e      	ldr	r2, [pc, #504]	@ (8008460 <HAL_UART_IRQHandler+0x3e0>)
 8008268:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800826e:	4618      	mov	r0, r3
 8008270:	f7fc fcde 	bl	8004c30 <HAL_DMA_Abort_IT>
 8008274:	4603      	mov	r3, r0
 8008276:	2b00      	cmp	r3, #0
 8008278:	d016      	beq.n	80082a8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800827e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008280:	687a      	ldr	r2, [r7, #4]
 8008282:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008284:	4610      	mov	r0, r2
 8008286:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008288:	e00e      	b.n	80082a8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800828a:	6878      	ldr	r0, [r7, #4]
 800828c:	f000 f994 	bl	80085b8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008290:	e00a      	b.n	80082a8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008292:	6878      	ldr	r0, [r7, #4]
 8008294:	f000 f990 	bl	80085b8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008298:	e006      	b.n	80082a8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800829a:	6878      	ldr	r0, [r7, #4]
 800829c:	f000 f98c 	bl	80085b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	2200      	movs	r2, #0
 80082a4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80082a6:	e175      	b.n	8008594 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082a8:	bf00      	nop
    return;
 80082aa:	e173      	b.n	8008594 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80082b0:	2b01      	cmp	r3, #1
 80082b2:	f040 814f 	bne.w	8008554 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80082b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80082ba:	f003 0310 	and.w	r3, r3, #16
 80082be:	2b00      	cmp	r3, #0
 80082c0:	f000 8148 	beq.w	8008554 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80082c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80082c8:	f003 0310 	and.w	r3, r3, #16
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	f000 8141 	beq.w	8008554 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80082d2:	2300      	movs	r3, #0
 80082d4:	60bb      	str	r3, [r7, #8]
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	60bb      	str	r3, [r7, #8]
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	685b      	ldr	r3, [r3, #4]
 80082e4:	60bb      	str	r3, [r7, #8]
 80082e6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	695b      	ldr	r3, [r3, #20]
 80082ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80082f2:	2b40      	cmp	r3, #64	@ 0x40
 80082f4:	f040 80b6 	bne.w	8008464 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	685b      	ldr	r3, [r3, #4]
 8008300:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008304:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008308:	2b00      	cmp	r3, #0
 800830a:	f000 8145 	beq.w	8008598 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008312:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008316:	429a      	cmp	r2, r3
 8008318:	f080 813e 	bcs.w	8008598 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008322:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008328:	69db      	ldr	r3, [r3, #28]
 800832a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800832e:	f000 8088 	beq.w	8008442 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	330c      	adds	r3, #12
 8008338:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800833c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008340:	e853 3f00 	ldrex	r3, [r3]
 8008344:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008348:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800834c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008350:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	330c      	adds	r3, #12
 800835a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800835e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008362:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008366:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800836a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800836e:	e841 2300 	strex	r3, r2, [r1]
 8008372:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008376:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800837a:	2b00      	cmp	r3, #0
 800837c:	d1d9      	bne.n	8008332 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	3314      	adds	r3, #20
 8008384:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008386:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008388:	e853 3f00 	ldrex	r3, [r3]
 800838c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800838e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008390:	f023 0301 	bic.w	r3, r3, #1
 8008394:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	3314      	adds	r3, #20
 800839e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80083a2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80083a6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083a8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80083aa:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80083ae:	e841 2300 	strex	r3, r2, [r1]
 80083b2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80083b4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d1e1      	bne.n	800837e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	3314      	adds	r3, #20
 80083c0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083c2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80083c4:	e853 3f00 	ldrex	r3, [r3]
 80083c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80083ca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80083cc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80083d0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	3314      	adds	r3, #20
 80083da:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80083de:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80083e0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083e2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80083e4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80083e6:	e841 2300 	strex	r3, r2, [r1]
 80083ea:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80083ec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d1e3      	bne.n	80083ba <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	2220      	movs	r2, #32
 80083f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	2200      	movs	r2, #0
 80083fe:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	330c      	adds	r3, #12
 8008406:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008408:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800840a:	e853 3f00 	ldrex	r3, [r3]
 800840e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008410:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008412:	f023 0310 	bic.w	r3, r3, #16
 8008416:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	330c      	adds	r3, #12
 8008420:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8008424:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008426:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008428:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800842a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800842c:	e841 2300 	strex	r3, r2, [r1]
 8008430:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008432:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008434:	2b00      	cmp	r3, #0
 8008436:	d1e3      	bne.n	8008400 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800843c:	4618      	mov	r0, r3
 800843e:	f7fc fb87 	bl	8004b50 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	2202      	movs	r2, #2
 8008446:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008450:	b29b      	uxth	r3, r3
 8008452:	1ad3      	subs	r3, r2, r3
 8008454:	b29b      	uxth	r3, r3
 8008456:	4619      	mov	r1, r3
 8008458:	6878      	ldr	r0, [r7, #4]
 800845a:	f000 f8b7 	bl	80085cc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800845e:	e09b      	b.n	8008598 <HAL_UART_IRQHandler+0x518>
 8008460:	080087d1 	.word	0x080087d1
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800846c:	b29b      	uxth	r3, r3
 800846e:	1ad3      	subs	r3, r2, r3
 8008470:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008478:	b29b      	uxth	r3, r3
 800847a:	2b00      	cmp	r3, #0
 800847c:	f000 808e 	beq.w	800859c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8008480:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008484:	2b00      	cmp	r3, #0
 8008486:	f000 8089 	beq.w	800859c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	330c      	adds	r3, #12
 8008490:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008492:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008494:	e853 3f00 	ldrex	r3, [r3]
 8008498:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800849a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800849c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80084a0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	330c      	adds	r3, #12
 80084aa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80084ae:	647a      	str	r2, [r7, #68]	@ 0x44
 80084b0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084b2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80084b4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80084b6:	e841 2300 	strex	r3, r2, [r1]
 80084ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80084bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d1e3      	bne.n	800848a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	3314      	adds	r3, #20
 80084c8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084cc:	e853 3f00 	ldrex	r3, [r3]
 80084d0:	623b      	str	r3, [r7, #32]
   return(result);
 80084d2:	6a3b      	ldr	r3, [r7, #32]
 80084d4:	f023 0301 	bic.w	r3, r3, #1
 80084d8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	3314      	adds	r3, #20
 80084e2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80084e6:	633a      	str	r2, [r7, #48]	@ 0x30
 80084e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084ea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80084ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80084ee:	e841 2300 	strex	r3, r2, [r1]
 80084f2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80084f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d1e3      	bne.n	80084c2 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	2220      	movs	r2, #32
 80084fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	2200      	movs	r2, #0
 8008506:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	330c      	adds	r3, #12
 800850e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008510:	693b      	ldr	r3, [r7, #16]
 8008512:	e853 3f00 	ldrex	r3, [r3]
 8008516:	60fb      	str	r3, [r7, #12]
   return(result);
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	f023 0310 	bic.w	r3, r3, #16
 800851e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	330c      	adds	r3, #12
 8008528:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800852c:	61fa      	str	r2, [r7, #28]
 800852e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008530:	69b9      	ldr	r1, [r7, #24]
 8008532:	69fa      	ldr	r2, [r7, #28]
 8008534:	e841 2300 	strex	r3, r2, [r1]
 8008538:	617b      	str	r3, [r7, #20]
   return(result);
 800853a:	697b      	ldr	r3, [r7, #20]
 800853c:	2b00      	cmp	r3, #0
 800853e:	d1e3      	bne.n	8008508 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	2202      	movs	r2, #2
 8008544:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008546:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800854a:	4619      	mov	r1, r3
 800854c:	6878      	ldr	r0, [r7, #4]
 800854e:	f000 f83d 	bl	80085cc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008552:	e023      	b.n	800859c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008554:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008558:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800855c:	2b00      	cmp	r3, #0
 800855e:	d009      	beq.n	8008574 <HAL_UART_IRQHandler+0x4f4>
 8008560:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008564:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008568:	2b00      	cmp	r3, #0
 800856a:	d003      	beq.n	8008574 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800856c:	6878      	ldr	r0, [r7, #4]
 800856e:	f000 f943 	bl	80087f8 <UART_Transmit_IT>
    return;
 8008572:	e014      	b.n	800859e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008574:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008578:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800857c:	2b00      	cmp	r3, #0
 800857e:	d00e      	beq.n	800859e <HAL_UART_IRQHandler+0x51e>
 8008580:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008584:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008588:	2b00      	cmp	r3, #0
 800858a:	d008      	beq.n	800859e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800858c:	6878      	ldr	r0, [r7, #4]
 800858e:	f000 f983 	bl	8008898 <UART_EndTransmit_IT>
    return;
 8008592:	e004      	b.n	800859e <HAL_UART_IRQHandler+0x51e>
    return;
 8008594:	bf00      	nop
 8008596:	e002      	b.n	800859e <HAL_UART_IRQHandler+0x51e>
      return;
 8008598:	bf00      	nop
 800859a:	e000      	b.n	800859e <HAL_UART_IRQHandler+0x51e>
      return;
 800859c:	bf00      	nop
  }
}
 800859e:	37e8      	adds	r7, #232	@ 0xe8
 80085a0:	46bd      	mov	sp, r7
 80085a2:	bd80      	pop	{r7, pc}

080085a4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80085a4:	b480      	push	{r7}
 80085a6:	b083      	sub	sp, #12
 80085a8:	af00      	add	r7, sp, #0
 80085aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80085ac:	bf00      	nop
 80085ae:	370c      	adds	r7, #12
 80085b0:	46bd      	mov	sp, r7
 80085b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b6:	4770      	bx	lr

080085b8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80085b8:	b480      	push	{r7}
 80085ba:	b083      	sub	sp, #12
 80085bc:	af00      	add	r7, sp, #0
 80085be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80085c0:	bf00      	nop
 80085c2:	370c      	adds	r7, #12
 80085c4:	46bd      	mov	sp, r7
 80085c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ca:	4770      	bx	lr

080085cc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80085cc:	b480      	push	{r7}
 80085ce:	b083      	sub	sp, #12
 80085d0:	af00      	add	r7, sp, #0
 80085d2:	6078      	str	r0, [r7, #4]
 80085d4:	460b      	mov	r3, r1
 80085d6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80085d8:	bf00      	nop
 80085da:	370c      	adds	r7, #12
 80085dc:	46bd      	mov	sp, r7
 80085de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e2:	4770      	bx	lr

080085e4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80085e4:	b580      	push	{r7, lr}
 80085e6:	b086      	sub	sp, #24
 80085e8:	af00      	add	r7, sp, #0
 80085ea:	60f8      	str	r0, [r7, #12]
 80085ec:	60b9      	str	r1, [r7, #8]
 80085ee:	603b      	str	r3, [r7, #0]
 80085f0:	4613      	mov	r3, r2
 80085f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80085f4:	e03b      	b.n	800866e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80085f6:	6a3b      	ldr	r3, [r7, #32]
 80085f8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80085fc:	d037      	beq.n	800866e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80085fe:	f7fc f9b9 	bl	8004974 <HAL_GetTick>
 8008602:	4602      	mov	r2, r0
 8008604:	683b      	ldr	r3, [r7, #0]
 8008606:	1ad3      	subs	r3, r2, r3
 8008608:	6a3a      	ldr	r2, [r7, #32]
 800860a:	429a      	cmp	r2, r3
 800860c:	d302      	bcc.n	8008614 <UART_WaitOnFlagUntilTimeout+0x30>
 800860e:	6a3b      	ldr	r3, [r7, #32]
 8008610:	2b00      	cmp	r3, #0
 8008612:	d101      	bne.n	8008618 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008614:	2303      	movs	r3, #3
 8008616:	e03a      	b.n	800868e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	68db      	ldr	r3, [r3, #12]
 800861e:	f003 0304 	and.w	r3, r3, #4
 8008622:	2b00      	cmp	r3, #0
 8008624:	d023      	beq.n	800866e <UART_WaitOnFlagUntilTimeout+0x8a>
 8008626:	68bb      	ldr	r3, [r7, #8]
 8008628:	2b80      	cmp	r3, #128	@ 0x80
 800862a:	d020      	beq.n	800866e <UART_WaitOnFlagUntilTimeout+0x8a>
 800862c:	68bb      	ldr	r3, [r7, #8]
 800862e:	2b40      	cmp	r3, #64	@ 0x40
 8008630:	d01d      	beq.n	800866e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	f003 0308 	and.w	r3, r3, #8
 800863c:	2b08      	cmp	r3, #8
 800863e:	d116      	bne.n	800866e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8008640:	2300      	movs	r3, #0
 8008642:	617b      	str	r3, [r7, #20]
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	617b      	str	r3, [r7, #20]
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	685b      	ldr	r3, [r3, #4]
 8008652:	617b      	str	r3, [r7, #20]
 8008654:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008656:	68f8      	ldr	r0, [r7, #12]
 8008658:	f000 f857 	bl	800870a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	2208      	movs	r2, #8
 8008660:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	2200      	movs	r2, #0
 8008666:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800866a:	2301      	movs	r3, #1
 800866c:	e00f      	b.n	800868e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	681a      	ldr	r2, [r3, #0]
 8008674:	68bb      	ldr	r3, [r7, #8]
 8008676:	4013      	ands	r3, r2
 8008678:	68ba      	ldr	r2, [r7, #8]
 800867a:	429a      	cmp	r2, r3
 800867c:	bf0c      	ite	eq
 800867e:	2301      	moveq	r3, #1
 8008680:	2300      	movne	r3, #0
 8008682:	b2db      	uxtb	r3, r3
 8008684:	461a      	mov	r2, r3
 8008686:	79fb      	ldrb	r3, [r7, #7]
 8008688:	429a      	cmp	r2, r3
 800868a:	d0b4      	beq.n	80085f6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800868c:	2300      	movs	r3, #0
}
 800868e:	4618      	mov	r0, r3
 8008690:	3718      	adds	r7, #24
 8008692:	46bd      	mov	sp, r7
 8008694:	bd80      	pop	{r7, pc}

08008696 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008696:	b480      	push	{r7}
 8008698:	b085      	sub	sp, #20
 800869a:	af00      	add	r7, sp, #0
 800869c:	60f8      	str	r0, [r7, #12]
 800869e:	60b9      	str	r1, [r7, #8]
 80086a0:	4613      	mov	r3, r2
 80086a2:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	68ba      	ldr	r2, [r7, #8]
 80086a8:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	88fa      	ldrh	r2, [r7, #6]
 80086ae:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	88fa      	ldrh	r2, [r7, #6]
 80086b4:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	2200      	movs	r2, #0
 80086ba:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	2222      	movs	r2, #34	@ 0x22
 80086c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	691b      	ldr	r3, [r3, #16]
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d007      	beq.n	80086dc <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	68da      	ldr	r2, [r3, #12]
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80086da:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	695a      	ldr	r2, [r3, #20]
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	f042 0201 	orr.w	r2, r2, #1
 80086ea:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	68da      	ldr	r2, [r3, #12]
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	f042 0220 	orr.w	r2, r2, #32
 80086fa:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80086fc:	2300      	movs	r3, #0
}
 80086fe:	4618      	mov	r0, r3
 8008700:	3714      	adds	r7, #20
 8008702:	46bd      	mov	sp, r7
 8008704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008708:	4770      	bx	lr

0800870a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800870a:	b480      	push	{r7}
 800870c:	b095      	sub	sp, #84	@ 0x54
 800870e:	af00      	add	r7, sp, #0
 8008710:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	330c      	adds	r3, #12
 8008718:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800871a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800871c:	e853 3f00 	ldrex	r3, [r3]
 8008720:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008722:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008724:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008728:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	330c      	adds	r3, #12
 8008730:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008732:	643a      	str	r2, [r7, #64]	@ 0x40
 8008734:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008736:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008738:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800873a:	e841 2300 	strex	r3, r2, [r1]
 800873e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008740:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008742:	2b00      	cmp	r3, #0
 8008744:	d1e5      	bne.n	8008712 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	3314      	adds	r3, #20
 800874c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800874e:	6a3b      	ldr	r3, [r7, #32]
 8008750:	e853 3f00 	ldrex	r3, [r3]
 8008754:	61fb      	str	r3, [r7, #28]
   return(result);
 8008756:	69fb      	ldr	r3, [r7, #28]
 8008758:	f023 0301 	bic.w	r3, r3, #1
 800875c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	3314      	adds	r3, #20
 8008764:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008766:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008768:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800876a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800876c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800876e:	e841 2300 	strex	r3, r2, [r1]
 8008772:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008774:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008776:	2b00      	cmp	r3, #0
 8008778:	d1e5      	bne.n	8008746 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800877e:	2b01      	cmp	r3, #1
 8008780:	d119      	bne.n	80087b6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	330c      	adds	r3, #12
 8008788:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	e853 3f00 	ldrex	r3, [r3]
 8008790:	60bb      	str	r3, [r7, #8]
   return(result);
 8008792:	68bb      	ldr	r3, [r7, #8]
 8008794:	f023 0310 	bic.w	r3, r3, #16
 8008798:	647b      	str	r3, [r7, #68]	@ 0x44
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	330c      	adds	r3, #12
 80087a0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80087a2:	61ba      	str	r2, [r7, #24]
 80087a4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087a6:	6979      	ldr	r1, [r7, #20]
 80087a8:	69ba      	ldr	r2, [r7, #24]
 80087aa:	e841 2300 	strex	r3, r2, [r1]
 80087ae:	613b      	str	r3, [r7, #16]
   return(result);
 80087b0:	693b      	ldr	r3, [r7, #16]
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d1e5      	bne.n	8008782 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	2220      	movs	r2, #32
 80087ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	2200      	movs	r2, #0
 80087c2:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80087c4:	bf00      	nop
 80087c6:	3754      	adds	r7, #84	@ 0x54
 80087c8:	46bd      	mov	sp, r7
 80087ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ce:	4770      	bx	lr

080087d0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80087d0:	b580      	push	{r7, lr}
 80087d2:	b084      	sub	sp, #16
 80087d4:	af00      	add	r7, sp, #0
 80087d6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80087dc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	2200      	movs	r2, #0
 80087e2:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	2200      	movs	r2, #0
 80087e8:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80087ea:	68f8      	ldr	r0, [r7, #12]
 80087ec:	f7ff fee4 	bl	80085b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80087f0:	bf00      	nop
 80087f2:	3710      	adds	r7, #16
 80087f4:	46bd      	mov	sp, r7
 80087f6:	bd80      	pop	{r7, pc}

080087f8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80087f8:	b480      	push	{r7}
 80087fa:	b085      	sub	sp, #20
 80087fc:	af00      	add	r7, sp, #0
 80087fe:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008806:	b2db      	uxtb	r3, r3
 8008808:	2b21      	cmp	r3, #33	@ 0x21
 800880a:	d13e      	bne.n	800888a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	689b      	ldr	r3, [r3, #8]
 8008810:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008814:	d114      	bne.n	8008840 <UART_Transmit_IT+0x48>
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	691b      	ldr	r3, [r3, #16]
 800881a:	2b00      	cmp	r3, #0
 800881c:	d110      	bne.n	8008840 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	6a1b      	ldr	r3, [r3, #32]
 8008822:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	881b      	ldrh	r3, [r3, #0]
 8008828:	461a      	mov	r2, r3
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008832:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	6a1b      	ldr	r3, [r3, #32]
 8008838:	1c9a      	adds	r2, r3, #2
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	621a      	str	r2, [r3, #32]
 800883e:	e008      	b.n	8008852 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	6a1b      	ldr	r3, [r3, #32]
 8008844:	1c59      	adds	r1, r3, #1
 8008846:	687a      	ldr	r2, [r7, #4]
 8008848:	6211      	str	r1, [r2, #32]
 800884a:	781a      	ldrb	r2, [r3, #0]
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008856:	b29b      	uxth	r3, r3
 8008858:	3b01      	subs	r3, #1
 800885a:	b29b      	uxth	r3, r3
 800885c:	687a      	ldr	r2, [r7, #4]
 800885e:	4619      	mov	r1, r3
 8008860:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8008862:	2b00      	cmp	r3, #0
 8008864:	d10f      	bne.n	8008886 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	68da      	ldr	r2, [r3, #12]
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008874:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	68da      	ldr	r2, [r3, #12]
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008884:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008886:	2300      	movs	r3, #0
 8008888:	e000      	b.n	800888c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800888a:	2302      	movs	r3, #2
  }
}
 800888c:	4618      	mov	r0, r3
 800888e:	3714      	adds	r7, #20
 8008890:	46bd      	mov	sp, r7
 8008892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008896:	4770      	bx	lr

08008898 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008898:	b580      	push	{r7, lr}
 800889a:	b082      	sub	sp, #8
 800889c:	af00      	add	r7, sp, #0
 800889e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	68da      	ldr	r2, [r3, #12]
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80088ae:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	2220      	movs	r2, #32
 80088b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80088b8:	6878      	ldr	r0, [r7, #4]
 80088ba:	f7ff fe73 	bl	80085a4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80088be:	2300      	movs	r3, #0
}
 80088c0:	4618      	mov	r0, r3
 80088c2:	3708      	adds	r7, #8
 80088c4:	46bd      	mov	sp, r7
 80088c6:	bd80      	pop	{r7, pc}

080088c8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80088c8:	b580      	push	{r7, lr}
 80088ca:	b08c      	sub	sp, #48	@ 0x30
 80088cc:	af00      	add	r7, sp, #0
 80088ce:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80088d6:	b2db      	uxtb	r3, r3
 80088d8:	2b22      	cmp	r3, #34	@ 0x22
 80088da:	f040 80ae 	bne.w	8008a3a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	689b      	ldr	r3, [r3, #8]
 80088e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80088e6:	d117      	bne.n	8008918 <UART_Receive_IT+0x50>
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	691b      	ldr	r3, [r3, #16]
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d113      	bne.n	8008918 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80088f0:	2300      	movs	r3, #0
 80088f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088f8:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	685b      	ldr	r3, [r3, #4]
 8008900:	b29b      	uxth	r3, r3
 8008902:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008906:	b29a      	uxth	r2, r3
 8008908:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800890a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008910:	1c9a      	adds	r2, r3, #2
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	629a      	str	r2, [r3, #40]	@ 0x28
 8008916:	e026      	b.n	8008966 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800891c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800891e:	2300      	movs	r3, #0
 8008920:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	689b      	ldr	r3, [r3, #8]
 8008926:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800892a:	d007      	beq.n	800893c <UART_Receive_IT+0x74>
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	689b      	ldr	r3, [r3, #8]
 8008930:	2b00      	cmp	r3, #0
 8008932:	d10a      	bne.n	800894a <UART_Receive_IT+0x82>
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	691b      	ldr	r3, [r3, #16]
 8008938:	2b00      	cmp	r3, #0
 800893a:	d106      	bne.n	800894a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	685b      	ldr	r3, [r3, #4]
 8008942:	b2da      	uxtb	r2, r3
 8008944:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008946:	701a      	strb	r2, [r3, #0]
 8008948:	e008      	b.n	800895c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	685b      	ldr	r3, [r3, #4]
 8008950:	b2db      	uxtb	r3, r3
 8008952:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008956:	b2da      	uxtb	r2, r3
 8008958:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800895a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008960:	1c5a      	adds	r2, r3, #1
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800896a:	b29b      	uxth	r3, r3
 800896c:	3b01      	subs	r3, #1
 800896e:	b29b      	uxth	r3, r3
 8008970:	687a      	ldr	r2, [r7, #4]
 8008972:	4619      	mov	r1, r3
 8008974:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8008976:	2b00      	cmp	r3, #0
 8008978:	d15d      	bne.n	8008a36 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	68da      	ldr	r2, [r3, #12]
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	f022 0220 	bic.w	r2, r2, #32
 8008988:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	68da      	ldr	r2, [r3, #12]
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008998:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	695a      	ldr	r2, [r3, #20]
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	f022 0201 	bic.w	r2, r2, #1
 80089a8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	2220      	movs	r2, #32
 80089ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	2200      	movs	r2, #0
 80089b6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80089bc:	2b01      	cmp	r3, #1
 80089be:	d135      	bne.n	8008a2c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	2200      	movs	r2, #0
 80089c4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	330c      	adds	r3, #12
 80089cc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089ce:	697b      	ldr	r3, [r7, #20]
 80089d0:	e853 3f00 	ldrex	r3, [r3]
 80089d4:	613b      	str	r3, [r7, #16]
   return(result);
 80089d6:	693b      	ldr	r3, [r7, #16]
 80089d8:	f023 0310 	bic.w	r3, r3, #16
 80089dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	330c      	adds	r3, #12
 80089e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80089e6:	623a      	str	r2, [r7, #32]
 80089e8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089ea:	69f9      	ldr	r1, [r7, #28]
 80089ec:	6a3a      	ldr	r2, [r7, #32]
 80089ee:	e841 2300 	strex	r3, r2, [r1]
 80089f2:	61bb      	str	r3, [r7, #24]
   return(result);
 80089f4:	69bb      	ldr	r3, [r7, #24]
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d1e5      	bne.n	80089c6 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	f003 0310 	and.w	r3, r3, #16
 8008a04:	2b10      	cmp	r3, #16
 8008a06:	d10a      	bne.n	8008a1e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008a08:	2300      	movs	r3, #0
 8008a0a:	60fb      	str	r3, [r7, #12]
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	60fb      	str	r3, [r7, #12]
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	685b      	ldr	r3, [r3, #4]
 8008a1a:	60fb      	str	r3, [r7, #12]
 8008a1c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008a22:	4619      	mov	r1, r3
 8008a24:	6878      	ldr	r0, [r7, #4]
 8008a26:	f7ff fdd1 	bl	80085cc <HAL_UARTEx_RxEventCallback>
 8008a2a:	e002      	b.n	8008a32 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008a2c:	6878      	ldr	r0, [r7, #4]
 8008a2e:	f7fb fb87 	bl	8004140 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008a32:	2300      	movs	r3, #0
 8008a34:	e002      	b.n	8008a3c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8008a36:	2300      	movs	r3, #0
 8008a38:	e000      	b.n	8008a3c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8008a3a:	2302      	movs	r3, #2
  }
}
 8008a3c:	4618      	mov	r0, r3
 8008a3e:	3730      	adds	r7, #48	@ 0x30
 8008a40:	46bd      	mov	sp, r7
 8008a42:	bd80      	pop	{r7, pc}

08008a44 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008a44:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008a48:	b0c0      	sub	sp, #256	@ 0x100
 8008a4a:	af00      	add	r7, sp, #0
 8008a4c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008a50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	691b      	ldr	r3, [r3, #16]
 8008a58:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008a5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a60:	68d9      	ldr	r1, [r3, #12]
 8008a62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a66:	681a      	ldr	r2, [r3, #0]
 8008a68:	ea40 0301 	orr.w	r3, r0, r1
 8008a6c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008a6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a72:	689a      	ldr	r2, [r3, #8]
 8008a74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a78:	691b      	ldr	r3, [r3, #16]
 8008a7a:	431a      	orrs	r2, r3
 8008a7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a80:	695b      	ldr	r3, [r3, #20]
 8008a82:	431a      	orrs	r2, r3
 8008a84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a88:	69db      	ldr	r3, [r3, #28]
 8008a8a:	4313      	orrs	r3, r2
 8008a8c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008a90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	68db      	ldr	r3, [r3, #12]
 8008a98:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008a9c:	f021 010c 	bic.w	r1, r1, #12
 8008aa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008aa4:	681a      	ldr	r2, [r3, #0]
 8008aa6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008aaa:	430b      	orrs	r3, r1
 8008aac:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008aae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	695b      	ldr	r3, [r3, #20]
 8008ab6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8008aba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008abe:	6999      	ldr	r1, [r3, #24]
 8008ac0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ac4:	681a      	ldr	r2, [r3, #0]
 8008ac6:	ea40 0301 	orr.w	r3, r0, r1
 8008aca:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008acc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ad0:	681a      	ldr	r2, [r3, #0]
 8008ad2:	4b8f      	ldr	r3, [pc, #572]	@ (8008d10 <UART_SetConfig+0x2cc>)
 8008ad4:	429a      	cmp	r2, r3
 8008ad6:	d005      	beq.n	8008ae4 <UART_SetConfig+0xa0>
 8008ad8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008adc:	681a      	ldr	r2, [r3, #0]
 8008ade:	4b8d      	ldr	r3, [pc, #564]	@ (8008d14 <UART_SetConfig+0x2d0>)
 8008ae0:	429a      	cmp	r2, r3
 8008ae2:	d104      	bne.n	8008aee <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008ae4:	f7fc ff4a 	bl	800597c <HAL_RCC_GetPCLK2Freq>
 8008ae8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8008aec:	e003      	b.n	8008af6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008aee:	f7fc ff31 	bl	8005954 <HAL_RCC_GetPCLK1Freq>
 8008af2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008af6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008afa:	69db      	ldr	r3, [r3, #28]
 8008afc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008b00:	f040 810c 	bne.w	8008d1c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008b04:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008b08:	2200      	movs	r2, #0
 8008b0a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008b0e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8008b12:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8008b16:	4622      	mov	r2, r4
 8008b18:	462b      	mov	r3, r5
 8008b1a:	1891      	adds	r1, r2, r2
 8008b1c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8008b1e:	415b      	adcs	r3, r3
 8008b20:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008b22:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8008b26:	4621      	mov	r1, r4
 8008b28:	eb12 0801 	adds.w	r8, r2, r1
 8008b2c:	4629      	mov	r1, r5
 8008b2e:	eb43 0901 	adc.w	r9, r3, r1
 8008b32:	f04f 0200 	mov.w	r2, #0
 8008b36:	f04f 0300 	mov.w	r3, #0
 8008b3a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008b3e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008b42:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008b46:	4690      	mov	r8, r2
 8008b48:	4699      	mov	r9, r3
 8008b4a:	4623      	mov	r3, r4
 8008b4c:	eb18 0303 	adds.w	r3, r8, r3
 8008b50:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008b54:	462b      	mov	r3, r5
 8008b56:	eb49 0303 	adc.w	r3, r9, r3
 8008b5a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008b5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b62:	685b      	ldr	r3, [r3, #4]
 8008b64:	2200      	movs	r2, #0
 8008b66:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008b6a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8008b6e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008b72:	460b      	mov	r3, r1
 8008b74:	18db      	adds	r3, r3, r3
 8008b76:	653b      	str	r3, [r7, #80]	@ 0x50
 8008b78:	4613      	mov	r3, r2
 8008b7a:	eb42 0303 	adc.w	r3, r2, r3
 8008b7e:	657b      	str	r3, [r7, #84]	@ 0x54
 8008b80:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008b84:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8008b88:	f7f8 f8d6 	bl	8000d38 <__aeabi_uldivmod>
 8008b8c:	4602      	mov	r2, r0
 8008b8e:	460b      	mov	r3, r1
 8008b90:	4b61      	ldr	r3, [pc, #388]	@ (8008d18 <UART_SetConfig+0x2d4>)
 8008b92:	fba3 2302 	umull	r2, r3, r3, r2
 8008b96:	095b      	lsrs	r3, r3, #5
 8008b98:	011c      	lsls	r4, r3, #4
 8008b9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008b9e:	2200      	movs	r2, #0
 8008ba0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008ba4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8008ba8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8008bac:	4642      	mov	r2, r8
 8008bae:	464b      	mov	r3, r9
 8008bb0:	1891      	adds	r1, r2, r2
 8008bb2:	64b9      	str	r1, [r7, #72]	@ 0x48
 8008bb4:	415b      	adcs	r3, r3
 8008bb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008bb8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8008bbc:	4641      	mov	r1, r8
 8008bbe:	eb12 0a01 	adds.w	sl, r2, r1
 8008bc2:	4649      	mov	r1, r9
 8008bc4:	eb43 0b01 	adc.w	fp, r3, r1
 8008bc8:	f04f 0200 	mov.w	r2, #0
 8008bcc:	f04f 0300 	mov.w	r3, #0
 8008bd0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008bd4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008bd8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008bdc:	4692      	mov	sl, r2
 8008bde:	469b      	mov	fp, r3
 8008be0:	4643      	mov	r3, r8
 8008be2:	eb1a 0303 	adds.w	r3, sl, r3
 8008be6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008bea:	464b      	mov	r3, r9
 8008bec:	eb4b 0303 	adc.w	r3, fp, r3
 8008bf0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008bf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008bf8:	685b      	ldr	r3, [r3, #4]
 8008bfa:	2200      	movs	r2, #0
 8008bfc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008c00:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8008c04:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008c08:	460b      	mov	r3, r1
 8008c0a:	18db      	adds	r3, r3, r3
 8008c0c:	643b      	str	r3, [r7, #64]	@ 0x40
 8008c0e:	4613      	mov	r3, r2
 8008c10:	eb42 0303 	adc.w	r3, r2, r3
 8008c14:	647b      	str	r3, [r7, #68]	@ 0x44
 8008c16:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8008c1a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8008c1e:	f7f8 f88b 	bl	8000d38 <__aeabi_uldivmod>
 8008c22:	4602      	mov	r2, r0
 8008c24:	460b      	mov	r3, r1
 8008c26:	4611      	mov	r1, r2
 8008c28:	4b3b      	ldr	r3, [pc, #236]	@ (8008d18 <UART_SetConfig+0x2d4>)
 8008c2a:	fba3 2301 	umull	r2, r3, r3, r1
 8008c2e:	095b      	lsrs	r3, r3, #5
 8008c30:	2264      	movs	r2, #100	@ 0x64
 8008c32:	fb02 f303 	mul.w	r3, r2, r3
 8008c36:	1acb      	subs	r3, r1, r3
 8008c38:	00db      	lsls	r3, r3, #3
 8008c3a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8008c3e:	4b36      	ldr	r3, [pc, #216]	@ (8008d18 <UART_SetConfig+0x2d4>)
 8008c40:	fba3 2302 	umull	r2, r3, r3, r2
 8008c44:	095b      	lsrs	r3, r3, #5
 8008c46:	005b      	lsls	r3, r3, #1
 8008c48:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8008c4c:	441c      	add	r4, r3
 8008c4e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008c52:	2200      	movs	r2, #0
 8008c54:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008c58:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8008c5c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8008c60:	4642      	mov	r2, r8
 8008c62:	464b      	mov	r3, r9
 8008c64:	1891      	adds	r1, r2, r2
 8008c66:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008c68:	415b      	adcs	r3, r3
 8008c6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008c6c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008c70:	4641      	mov	r1, r8
 8008c72:	1851      	adds	r1, r2, r1
 8008c74:	6339      	str	r1, [r7, #48]	@ 0x30
 8008c76:	4649      	mov	r1, r9
 8008c78:	414b      	adcs	r3, r1
 8008c7a:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c7c:	f04f 0200 	mov.w	r2, #0
 8008c80:	f04f 0300 	mov.w	r3, #0
 8008c84:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008c88:	4659      	mov	r1, fp
 8008c8a:	00cb      	lsls	r3, r1, #3
 8008c8c:	4651      	mov	r1, sl
 8008c8e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008c92:	4651      	mov	r1, sl
 8008c94:	00ca      	lsls	r2, r1, #3
 8008c96:	4610      	mov	r0, r2
 8008c98:	4619      	mov	r1, r3
 8008c9a:	4603      	mov	r3, r0
 8008c9c:	4642      	mov	r2, r8
 8008c9e:	189b      	adds	r3, r3, r2
 8008ca0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008ca4:	464b      	mov	r3, r9
 8008ca6:	460a      	mov	r2, r1
 8008ca8:	eb42 0303 	adc.w	r3, r2, r3
 8008cac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008cb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008cb4:	685b      	ldr	r3, [r3, #4]
 8008cb6:	2200      	movs	r2, #0
 8008cb8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008cbc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8008cc0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008cc4:	460b      	mov	r3, r1
 8008cc6:	18db      	adds	r3, r3, r3
 8008cc8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008cca:	4613      	mov	r3, r2
 8008ccc:	eb42 0303 	adc.w	r3, r2, r3
 8008cd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008cd2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008cd6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8008cda:	f7f8 f82d 	bl	8000d38 <__aeabi_uldivmod>
 8008cde:	4602      	mov	r2, r0
 8008ce0:	460b      	mov	r3, r1
 8008ce2:	4b0d      	ldr	r3, [pc, #52]	@ (8008d18 <UART_SetConfig+0x2d4>)
 8008ce4:	fba3 1302 	umull	r1, r3, r3, r2
 8008ce8:	095b      	lsrs	r3, r3, #5
 8008cea:	2164      	movs	r1, #100	@ 0x64
 8008cec:	fb01 f303 	mul.w	r3, r1, r3
 8008cf0:	1ad3      	subs	r3, r2, r3
 8008cf2:	00db      	lsls	r3, r3, #3
 8008cf4:	3332      	adds	r3, #50	@ 0x32
 8008cf6:	4a08      	ldr	r2, [pc, #32]	@ (8008d18 <UART_SetConfig+0x2d4>)
 8008cf8:	fba2 2303 	umull	r2, r3, r2, r3
 8008cfc:	095b      	lsrs	r3, r3, #5
 8008cfe:	f003 0207 	and.w	r2, r3, #7
 8008d02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	4422      	add	r2, r4
 8008d0a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008d0c:	e106      	b.n	8008f1c <UART_SetConfig+0x4d8>
 8008d0e:	bf00      	nop
 8008d10:	40011000 	.word	0x40011000
 8008d14:	40011400 	.word	0x40011400
 8008d18:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008d1c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008d20:	2200      	movs	r2, #0
 8008d22:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008d26:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8008d2a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8008d2e:	4642      	mov	r2, r8
 8008d30:	464b      	mov	r3, r9
 8008d32:	1891      	adds	r1, r2, r2
 8008d34:	6239      	str	r1, [r7, #32]
 8008d36:	415b      	adcs	r3, r3
 8008d38:	627b      	str	r3, [r7, #36]	@ 0x24
 8008d3a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008d3e:	4641      	mov	r1, r8
 8008d40:	1854      	adds	r4, r2, r1
 8008d42:	4649      	mov	r1, r9
 8008d44:	eb43 0501 	adc.w	r5, r3, r1
 8008d48:	f04f 0200 	mov.w	r2, #0
 8008d4c:	f04f 0300 	mov.w	r3, #0
 8008d50:	00eb      	lsls	r3, r5, #3
 8008d52:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008d56:	00e2      	lsls	r2, r4, #3
 8008d58:	4614      	mov	r4, r2
 8008d5a:	461d      	mov	r5, r3
 8008d5c:	4643      	mov	r3, r8
 8008d5e:	18e3      	adds	r3, r4, r3
 8008d60:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008d64:	464b      	mov	r3, r9
 8008d66:	eb45 0303 	adc.w	r3, r5, r3
 8008d6a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008d6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d72:	685b      	ldr	r3, [r3, #4]
 8008d74:	2200      	movs	r2, #0
 8008d76:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008d7a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008d7e:	f04f 0200 	mov.w	r2, #0
 8008d82:	f04f 0300 	mov.w	r3, #0
 8008d86:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8008d8a:	4629      	mov	r1, r5
 8008d8c:	008b      	lsls	r3, r1, #2
 8008d8e:	4621      	mov	r1, r4
 8008d90:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008d94:	4621      	mov	r1, r4
 8008d96:	008a      	lsls	r2, r1, #2
 8008d98:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8008d9c:	f7f7 ffcc 	bl	8000d38 <__aeabi_uldivmod>
 8008da0:	4602      	mov	r2, r0
 8008da2:	460b      	mov	r3, r1
 8008da4:	4b60      	ldr	r3, [pc, #384]	@ (8008f28 <UART_SetConfig+0x4e4>)
 8008da6:	fba3 2302 	umull	r2, r3, r3, r2
 8008daa:	095b      	lsrs	r3, r3, #5
 8008dac:	011c      	lsls	r4, r3, #4
 8008dae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008db2:	2200      	movs	r2, #0
 8008db4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008db8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8008dbc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8008dc0:	4642      	mov	r2, r8
 8008dc2:	464b      	mov	r3, r9
 8008dc4:	1891      	adds	r1, r2, r2
 8008dc6:	61b9      	str	r1, [r7, #24]
 8008dc8:	415b      	adcs	r3, r3
 8008dca:	61fb      	str	r3, [r7, #28]
 8008dcc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008dd0:	4641      	mov	r1, r8
 8008dd2:	1851      	adds	r1, r2, r1
 8008dd4:	6139      	str	r1, [r7, #16]
 8008dd6:	4649      	mov	r1, r9
 8008dd8:	414b      	adcs	r3, r1
 8008dda:	617b      	str	r3, [r7, #20]
 8008ddc:	f04f 0200 	mov.w	r2, #0
 8008de0:	f04f 0300 	mov.w	r3, #0
 8008de4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008de8:	4659      	mov	r1, fp
 8008dea:	00cb      	lsls	r3, r1, #3
 8008dec:	4651      	mov	r1, sl
 8008dee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008df2:	4651      	mov	r1, sl
 8008df4:	00ca      	lsls	r2, r1, #3
 8008df6:	4610      	mov	r0, r2
 8008df8:	4619      	mov	r1, r3
 8008dfa:	4603      	mov	r3, r0
 8008dfc:	4642      	mov	r2, r8
 8008dfe:	189b      	adds	r3, r3, r2
 8008e00:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008e04:	464b      	mov	r3, r9
 8008e06:	460a      	mov	r2, r1
 8008e08:	eb42 0303 	adc.w	r3, r2, r3
 8008e0c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008e10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e14:	685b      	ldr	r3, [r3, #4]
 8008e16:	2200      	movs	r2, #0
 8008e18:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008e1a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8008e1c:	f04f 0200 	mov.w	r2, #0
 8008e20:	f04f 0300 	mov.w	r3, #0
 8008e24:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8008e28:	4649      	mov	r1, r9
 8008e2a:	008b      	lsls	r3, r1, #2
 8008e2c:	4641      	mov	r1, r8
 8008e2e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008e32:	4641      	mov	r1, r8
 8008e34:	008a      	lsls	r2, r1, #2
 8008e36:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8008e3a:	f7f7 ff7d 	bl	8000d38 <__aeabi_uldivmod>
 8008e3e:	4602      	mov	r2, r0
 8008e40:	460b      	mov	r3, r1
 8008e42:	4611      	mov	r1, r2
 8008e44:	4b38      	ldr	r3, [pc, #224]	@ (8008f28 <UART_SetConfig+0x4e4>)
 8008e46:	fba3 2301 	umull	r2, r3, r3, r1
 8008e4a:	095b      	lsrs	r3, r3, #5
 8008e4c:	2264      	movs	r2, #100	@ 0x64
 8008e4e:	fb02 f303 	mul.w	r3, r2, r3
 8008e52:	1acb      	subs	r3, r1, r3
 8008e54:	011b      	lsls	r3, r3, #4
 8008e56:	3332      	adds	r3, #50	@ 0x32
 8008e58:	4a33      	ldr	r2, [pc, #204]	@ (8008f28 <UART_SetConfig+0x4e4>)
 8008e5a:	fba2 2303 	umull	r2, r3, r2, r3
 8008e5e:	095b      	lsrs	r3, r3, #5
 8008e60:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008e64:	441c      	add	r4, r3
 8008e66:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008e6a:	2200      	movs	r2, #0
 8008e6c:	673b      	str	r3, [r7, #112]	@ 0x70
 8008e6e:	677a      	str	r2, [r7, #116]	@ 0x74
 8008e70:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8008e74:	4642      	mov	r2, r8
 8008e76:	464b      	mov	r3, r9
 8008e78:	1891      	adds	r1, r2, r2
 8008e7a:	60b9      	str	r1, [r7, #8]
 8008e7c:	415b      	adcs	r3, r3
 8008e7e:	60fb      	str	r3, [r7, #12]
 8008e80:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008e84:	4641      	mov	r1, r8
 8008e86:	1851      	adds	r1, r2, r1
 8008e88:	6039      	str	r1, [r7, #0]
 8008e8a:	4649      	mov	r1, r9
 8008e8c:	414b      	adcs	r3, r1
 8008e8e:	607b      	str	r3, [r7, #4]
 8008e90:	f04f 0200 	mov.w	r2, #0
 8008e94:	f04f 0300 	mov.w	r3, #0
 8008e98:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008e9c:	4659      	mov	r1, fp
 8008e9e:	00cb      	lsls	r3, r1, #3
 8008ea0:	4651      	mov	r1, sl
 8008ea2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008ea6:	4651      	mov	r1, sl
 8008ea8:	00ca      	lsls	r2, r1, #3
 8008eaa:	4610      	mov	r0, r2
 8008eac:	4619      	mov	r1, r3
 8008eae:	4603      	mov	r3, r0
 8008eb0:	4642      	mov	r2, r8
 8008eb2:	189b      	adds	r3, r3, r2
 8008eb4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008eb6:	464b      	mov	r3, r9
 8008eb8:	460a      	mov	r2, r1
 8008eba:	eb42 0303 	adc.w	r3, r2, r3
 8008ebe:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008ec0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ec4:	685b      	ldr	r3, [r3, #4]
 8008ec6:	2200      	movs	r2, #0
 8008ec8:	663b      	str	r3, [r7, #96]	@ 0x60
 8008eca:	667a      	str	r2, [r7, #100]	@ 0x64
 8008ecc:	f04f 0200 	mov.w	r2, #0
 8008ed0:	f04f 0300 	mov.w	r3, #0
 8008ed4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008ed8:	4649      	mov	r1, r9
 8008eda:	008b      	lsls	r3, r1, #2
 8008edc:	4641      	mov	r1, r8
 8008ede:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008ee2:	4641      	mov	r1, r8
 8008ee4:	008a      	lsls	r2, r1, #2
 8008ee6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8008eea:	f7f7 ff25 	bl	8000d38 <__aeabi_uldivmod>
 8008eee:	4602      	mov	r2, r0
 8008ef0:	460b      	mov	r3, r1
 8008ef2:	4b0d      	ldr	r3, [pc, #52]	@ (8008f28 <UART_SetConfig+0x4e4>)
 8008ef4:	fba3 1302 	umull	r1, r3, r3, r2
 8008ef8:	095b      	lsrs	r3, r3, #5
 8008efa:	2164      	movs	r1, #100	@ 0x64
 8008efc:	fb01 f303 	mul.w	r3, r1, r3
 8008f00:	1ad3      	subs	r3, r2, r3
 8008f02:	011b      	lsls	r3, r3, #4
 8008f04:	3332      	adds	r3, #50	@ 0x32
 8008f06:	4a08      	ldr	r2, [pc, #32]	@ (8008f28 <UART_SetConfig+0x4e4>)
 8008f08:	fba2 2303 	umull	r2, r3, r2, r3
 8008f0c:	095b      	lsrs	r3, r3, #5
 8008f0e:	f003 020f 	and.w	r2, r3, #15
 8008f12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	4422      	add	r2, r4
 8008f1a:	609a      	str	r2, [r3, #8]
}
 8008f1c:	bf00      	nop
 8008f1e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8008f22:	46bd      	mov	sp, r7
 8008f24:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008f28:	51eb851f 	.word	0x51eb851f

08008f2c <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    EventGroupHandle_t xEventGroupCreate( void )
    {
 8008f2c:	b580      	push	{r7, lr}
 8008f2e:	b082      	sub	sp, #8
 8008f30:	af00      	add	r7, sp, #0
         * TickType_t alignment requirements the cast is safe.  In other cases,
         * where the natural word size of the architecture is less than
         * sizeof( TickType_t ), the TickType_t variables will be accessed in two
         * or more reads operations, and the alignment requirements is only that
         * of each individual read. */
        pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8008f32:	201c      	movs	r0, #28
 8008f34:	f003 fbd4 	bl	800c6e0 <pvPortMalloc>
 8008f38:	6078      	str	r0, [r7, #4]

        if( pxEventBits != NULL )
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d007      	beq.n	8008f50 <xEventGroupCreate+0x24>
        {
            pxEventBits->uxEventBits = 0;
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	2200      	movs	r2, #0
 8008f44:	601a      	str	r2, [r3, #0]
            vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	3304      	adds	r3, #4
 8008f4a:	4618      	mov	r0, r3
 8008f4c:	f000 f986 	bl	800925c <vListInitialise>
        else
        {
            traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
        }

        return pxEventBits;
 8008f50:	687b      	ldr	r3, [r7, #4]
    }
 8008f52:	4618      	mov	r0, r3
 8008f54:	3708      	adds	r7, #8
 8008f56:	46bd      	mov	sp, r7
 8008f58:	bd80      	pop	{r7, pc}
	...

08008f5c <xEventGroupWaitBits>:
EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup,
                                 const EventBits_t uxBitsToWaitFor,
                                 const BaseType_t xClearOnExit,
                                 const BaseType_t xWaitForAllBits,
                                 TickType_t xTicksToWait )
{
 8008f5c:	b580      	push	{r7, lr}
 8008f5e:	b090      	sub	sp, #64	@ 0x40
 8008f60:	af00      	add	r7, sp, #0
 8008f62:	60f8      	str	r0, [r7, #12]
 8008f64:	60b9      	str	r1, [r7, #8]
 8008f66:	607a      	str	r2, [r7, #4]
 8008f68:	603b      	str	r3, [r7, #0]
    EventGroup_t * pxEventBits = xEventGroup;
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	637b      	str	r3, [r7, #52]	@ 0x34
    EventBits_t uxReturn, uxControlBits = 0;
 8008f6e:	2300      	movs	r3, #0
 8008f70:	63bb      	str	r3, [r7, #56]	@ 0x38
    BaseType_t xWaitConditionMet, xAlreadyYielded;
    BaseType_t xTimeoutOccurred = pdFALSE;
 8008f72:	2300      	movs	r3, #0
 8008f74:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check the user is not attempting to wait on the bits used by the kernel
     * itself, and that at least one bit is being requested. */
    configASSERT( xEventGroup );
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d10b      	bne.n	8008f94 <xEventGroupWaitBits+0x38>
        __asm volatile
 8008f7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f80:	f383 8811 	msr	BASEPRI, r3
 8008f84:	f3bf 8f6f 	isb	sy
 8008f88:	f3bf 8f4f 	dsb	sy
 8008f8c:	623b      	str	r3, [r7, #32]
    }
 8008f8e:	bf00      	nop
 8008f90:	bf00      	nop
 8008f92:	e7fd      	b.n	8008f90 <xEventGroupWaitBits+0x34>
    configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8008f94:	68bb      	ldr	r3, [r7, #8]
 8008f96:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008f9a:	d30b      	bcc.n	8008fb4 <xEventGroupWaitBits+0x58>
        __asm volatile
 8008f9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fa0:	f383 8811 	msr	BASEPRI, r3
 8008fa4:	f3bf 8f6f 	isb	sy
 8008fa8:	f3bf 8f4f 	dsb	sy
 8008fac:	61fb      	str	r3, [r7, #28]
    }
 8008fae:	bf00      	nop
 8008fb0:	bf00      	nop
 8008fb2:	e7fd      	b.n	8008fb0 <xEventGroupWaitBits+0x54>
    configASSERT( uxBitsToWaitFor != 0 );
 8008fb4:	68bb      	ldr	r3, [r7, #8]
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d10b      	bne.n	8008fd2 <xEventGroupWaitBits+0x76>
        __asm volatile
 8008fba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fbe:	f383 8811 	msr	BASEPRI, r3
 8008fc2:	f3bf 8f6f 	isb	sy
 8008fc6:	f3bf 8f4f 	dsb	sy
 8008fca:	61bb      	str	r3, [r7, #24]
    }
 8008fcc:	bf00      	nop
 8008fce:	bf00      	nop
 8008fd0:	e7fd      	b.n	8008fce <xEventGroupWaitBits+0x72>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008fd2:	f002 f811 	bl	800aff8 <xTaskGetSchedulerState>
 8008fd6:	4603      	mov	r3, r0
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d102      	bne.n	8008fe2 <xEventGroupWaitBits+0x86>
 8008fdc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d101      	bne.n	8008fe6 <xEventGroupWaitBits+0x8a>
 8008fe2:	2301      	movs	r3, #1
 8008fe4:	e000      	b.n	8008fe8 <xEventGroupWaitBits+0x8c>
 8008fe6:	2300      	movs	r3, #0
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d10b      	bne.n	8009004 <xEventGroupWaitBits+0xa8>
        __asm volatile
 8008fec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ff0:	f383 8811 	msr	BASEPRI, r3
 8008ff4:	f3bf 8f6f 	isb	sy
 8008ff8:	f3bf 8f4f 	dsb	sy
 8008ffc:	617b      	str	r3, [r7, #20]
    }
 8008ffe:	bf00      	nop
 8009000:	bf00      	nop
 8009002:	e7fd      	b.n	8009000 <xEventGroupWaitBits+0xa4>
        }
    #endif

    vTaskSuspendAll();
 8009004:	f001 fb5e 	bl	800a6c4 <vTaskSuspendAll>
    {
        const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 8009008:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Check to see if the wait condition is already met or not. */
        xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 800900e:	683a      	ldr	r2, [r7, #0]
 8009010:	68b9      	ldr	r1, [r7, #8]
 8009012:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009014:	f000 f900 	bl	8009218 <prvTestWaitCondition>
 8009018:	62b8      	str	r0, [r7, #40]	@ 0x28

        if( xWaitConditionMet != pdFALSE )
 800901a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800901c:	2b00      	cmp	r3, #0
 800901e:	d00e      	beq.n	800903e <xEventGroupWaitBits+0xe2>
        {
            /* The wait condition has already been met so there is no need to
             * block. */
            uxReturn = uxCurrentEventBits;
 8009020:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009022:	63fb      	str	r3, [r7, #60]	@ 0x3c
            xTicksToWait = ( TickType_t ) 0;
 8009024:	2300      	movs	r3, #0
 8009026:	64bb      	str	r3, [r7, #72]	@ 0x48

            /* Clear the wait bits if requested to do so. */
            if( xClearOnExit != pdFALSE )
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	2b00      	cmp	r3, #0
 800902c:	d028      	beq.n	8009080 <xEventGroupWaitBits+0x124>
            {
                pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 800902e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009030:	681a      	ldr	r2, [r3, #0]
 8009032:	68bb      	ldr	r3, [r7, #8]
 8009034:	43db      	mvns	r3, r3
 8009036:	401a      	ands	r2, r3
 8009038:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800903a:	601a      	str	r2, [r3, #0]
 800903c:	e020      	b.n	8009080 <xEventGroupWaitBits+0x124>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else if( xTicksToWait == ( TickType_t ) 0 )
 800903e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009040:	2b00      	cmp	r3, #0
 8009042:	d104      	bne.n	800904e <xEventGroupWaitBits+0xf2>
        {
            /* The wait condition has not been met, but no block time was
             * specified, so just return the current value. */
            uxReturn = uxCurrentEventBits;
 8009044:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009046:	63fb      	str	r3, [r7, #60]	@ 0x3c
            xTimeoutOccurred = pdTRUE;
 8009048:	2301      	movs	r3, #1
 800904a:	633b      	str	r3, [r7, #48]	@ 0x30
 800904c:	e018      	b.n	8009080 <xEventGroupWaitBits+0x124>
        {
            /* The task is going to block to wait for its required bits to be
             * set.  uxControlBits are used to remember the specified behaviour of
             * this call to xEventGroupWaitBits() - for use when the event bits
             * unblock the task. */
            if( xClearOnExit != pdFALSE )
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	2b00      	cmp	r3, #0
 8009052:	d003      	beq.n	800905c <xEventGroupWaitBits+0x100>
            {
                uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 8009054:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009056:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800905a:	63bb      	str	r3, [r7, #56]	@ 0x38
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }

            if( xWaitForAllBits != pdFALSE )
 800905c:	683b      	ldr	r3, [r7, #0]
 800905e:	2b00      	cmp	r3, #0
 8009060:	d003      	beq.n	800906a <xEventGroupWaitBits+0x10e>
            {
                uxControlBits |= eventWAIT_FOR_ALL_BITS;
 8009062:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009064:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009068:	63bb      	str	r3, [r7, #56]	@ 0x38
            }

            /* Store the bits that the calling task is waiting for in the
             * task's event list item so the kernel knows when a match is
             * found.  Then enter the blocked state. */
            vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 800906a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800906c:	1d18      	adds	r0, r3, #4
 800906e:	68ba      	ldr	r2, [r7, #8]
 8009070:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009072:	4313      	orrs	r3, r2
 8009074:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009076:	4619      	mov	r1, r3
 8009078:	f001 fd44 	bl	800ab04 <vTaskPlaceOnUnorderedEventList>

            /* This is obsolete as it will get set after the task unblocks, but
             * some compilers mistakenly generate a warning about the variable
             * being returned without being set if it is not done. */
            uxReturn = 0;
 800907c:	2300      	movs	r3, #0
 800907e:	63fb      	str	r3, [r7, #60]	@ 0x3c

            traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
        }
    }
    xAlreadyYielded = xTaskResumeAll();
 8009080:	f001 fb2e 	bl	800a6e0 <xTaskResumeAll>
 8009084:	6278      	str	r0, [r7, #36]	@ 0x24

    if( xTicksToWait != ( TickType_t ) 0 )
 8009086:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009088:	2b00      	cmp	r3, #0
 800908a:	d031      	beq.n	80090f0 <xEventGroupWaitBits+0x194>
    {
        if( xAlreadyYielded == pdFALSE )
 800908c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800908e:	2b00      	cmp	r3, #0
 8009090:	d107      	bne.n	80090a2 <xEventGroupWaitBits+0x146>
        {
            portYIELD_WITHIN_API();
 8009092:	4b1a      	ldr	r3, [pc, #104]	@ (80090fc <xEventGroupWaitBits+0x1a0>)
 8009094:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009098:	601a      	str	r2, [r3, #0]
 800909a:	f3bf 8f4f 	dsb	sy
 800909e:	f3bf 8f6f 	isb	sy

        /* The task blocked to wait for its required bits to be set - at this
         * point either the required bits were set or the block time expired.  If
         * the required bits were set they will have been stored in the task's
         * event list item, and they should now be retrieved then cleared. */
        uxReturn = uxTaskResetEventItemValue();
 80090a2:	f002 f95d 	bl	800b360 <uxTaskResetEventItemValue>
 80090a6:	63f8      	str	r0, [r7, #60]	@ 0x3c

        if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 80090a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80090aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d11a      	bne.n	80090e8 <xEventGroupWaitBits+0x18c>
        {
            taskENTER_CRITICAL();
 80090b2:	f003 f9e3 	bl	800c47c <vPortEnterCritical>
            {
                /* The task timed out, just return the current event bit value. */
                uxReturn = pxEventBits->uxEventBits;
 80090b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	63fb      	str	r3, [r7, #60]	@ 0x3c

                /* It is possible that the event bits were updated between this
                 * task leaving the Blocked state and running again. */
                if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 80090bc:	683a      	ldr	r2, [r7, #0]
 80090be:	68b9      	ldr	r1, [r7, #8]
 80090c0:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80090c2:	f000 f8a9 	bl	8009218 <prvTestWaitCondition>
 80090c6:	4603      	mov	r3, r0
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d009      	beq.n	80090e0 <xEventGroupWaitBits+0x184>
                {
                    if( xClearOnExit != pdFALSE )
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d006      	beq.n	80090e0 <xEventGroupWaitBits+0x184>
                    {
                        pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 80090d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80090d4:	681a      	ldr	r2, [r3, #0]
 80090d6:	68bb      	ldr	r3, [r7, #8]
 80090d8:	43db      	mvns	r3, r3
 80090da:	401a      	ands	r2, r3
 80090dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80090de:	601a      	str	r2, [r3, #0]
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                xTimeoutOccurred = pdTRUE;
 80090e0:	2301      	movs	r3, #1
 80090e2:	633b      	str	r3, [r7, #48]	@ 0x30
            }
            taskEXIT_CRITICAL();
 80090e4:	f003 f9fc 	bl	800c4e0 <vPortExitCritical>
        {
            /* The task unblocked because the bits were set. */
        }

        /* The task blocked so control bits may have been set. */
        uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 80090e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80090ea:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80090ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
    traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

    /* Prevent compiler warnings when trace macros are not used. */
    ( void ) xTimeoutOccurred;

    return uxReturn;
 80090f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80090f2:	4618      	mov	r0, r3
 80090f4:	3740      	adds	r7, #64	@ 0x40
 80090f6:	46bd      	mov	sp, r7
 80090f8:	bd80      	pop	{r7, pc}
 80090fa:	bf00      	nop
 80090fc:	e000ed04 	.word	0xe000ed04

08009100 <xEventGroupSetBits>:
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup,
                                const EventBits_t uxBitsToSet )
{
 8009100:	b580      	push	{r7, lr}
 8009102:	b08e      	sub	sp, #56	@ 0x38
 8009104:	af00      	add	r7, sp, #0
 8009106:	6078      	str	r0, [r7, #4]
 8009108:	6039      	str	r1, [r7, #0]
    ListItem_t * pxListItem, * pxNext;
    ListItem_t const * pxListEnd;
    List_t const * pxList;
    EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 800910a:	2300      	movs	r3, #0
 800910c:	633b      	str	r3, [r7, #48]	@ 0x30
    EventGroup_t * pxEventBits = xEventGroup;
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	62bb      	str	r3, [r7, #40]	@ 0x28
    BaseType_t xMatchFound = pdFALSE;
 8009112:	2300      	movs	r3, #0
 8009114:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Check the user is not attempting to set the bits used by the kernel
     * itself. */
    configASSERT( xEventGroup );
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	2b00      	cmp	r3, #0
 800911a:	d10b      	bne.n	8009134 <xEventGroupSetBits+0x34>
        __asm volatile
 800911c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009120:	f383 8811 	msr	BASEPRI, r3
 8009124:	f3bf 8f6f 	isb	sy
 8009128:	f3bf 8f4f 	dsb	sy
 800912c:	613b      	str	r3, [r7, #16]
    }
 800912e:	bf00      	nop
 8009130:	bf00      	nop
 8009132:	e7fd      	b.n	8009130 <xEventGroupSetBits+0x30>
    configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8009134:	683b      	ldr	r3, [r7, #0]
 8009136:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800913a:	d30b      	bcc.n	8009154 <xEventGroupSetBits+0x54>
        __asm volatile
 800913c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009140:	f383 8811 	msr	BASEPRI, r3
 8009144:	f3bf 8f6f 	isb	sy
 8009148:	f3bf 8f4f 	dsb	sy
 800914c:	60fb      	str	r3, [r7, #12]
    }
 800914e:	bf00      	nop
 8009150:	bf00      	nop
 8009152:	e7fd      	b.n	8009150 <xEventGroupSetBits+0x50>

    pxList = &( pxEventBits->xTasksWaitingForBits );
 8009154:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009156:	3304      	adds	r3, #4
 8009158:	627b      	str	r3, [r7, #36]	@ 0x24
    pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800915a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800915c:	3308      	adds	r3, #8
 800915e:	623b      	str	r3, [r7, #32]
    vTaskSuspendAll();
 8009160:	f001 fab0 	bl	800a6c4 <vTaskSuspendAll>
    {
        traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

        pxListItem = listGET_HEAD_ENTRY( pxList );
 8009164:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009166:	68db      	ldr	r3, [r3, #12]
 8009168:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Set the bits. */
        pxEventBits->uxEventBits |= uxBitsToSet;
 800916a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800916c:	681a      	ldr	r2, [r3, #0]
 800916e:	683b      	ldr	r3, [r7, #0]
 8009170:	431a      	orrs	r2, r3
 8009172:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009174:	601a      	str	r2, [r3, #0]

        /* See if the new bit value should unblock any tasks. */
        while( pxListItem != pxListEnd )
 8009176:	e03c      	b.n	80091f2 <xEventGroupSetBits+0xf2>
        {
            pxNext = listGET_NEXT( pxListItem );
 8009178:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800917a:	685b      	ldr	r3, [r3, #4]
 800917c:	61fb      	str	r3, [r7, #28]
            uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 800917e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	61bb      	str	r3, [r7, #24]
            xMatchFound = pdFALSE;
 8009184:	2300      	movs	r3, #0
 8009186:	62fb      	str	r3, [r7, #44]	@ 0x2c

            /* Split the bits waited for from the control bits. */
            uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 8009188:	69bb      	ldr	r3, [r7, #24]
 800918a:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 800918e:	617b      	str	r3, [r7, #20]
            uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 8009190:	69bb      	ldr	r3, [r7, #24]
 8009192:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8009196:	61bb      	str	r3, [r7, #24]

            if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 8009198:	697b      	ldr	r3, [r7, #20]
 800919a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d108      	bne.n	80091b4 <xEventGroupSetBits+0xb4>
            {
                /* Just looking for single bit being set. */
                if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 80091a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091a4:	681a      	ldr	r2, [r3, #0]
 80091a6:	69bb      	ldr	r3, [r7, #24]
 80091a8:	4013      	ands	r3, r2
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d00b      	beq.n	80091c6 <xEventGroupSetBits+0xc6>
                {
                    xMatchFound = pdTRUE;
 80091ae:	2301      	movs	r3, #1
 80091b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80091b2:	e008      	b.n	80091c6 <xEventGroupSetBits+0xc6>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }
            else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 80091b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091b6:	681a      	ldr	r2, [r3, #0]
 80091b8:	69bb      	ldr	r3, [r7, #24]
 80091ba:	4013      	ands	r3, r2
 80091bc:	69ba      	ldr	r2, [r7, #24]
 80091be:	429a      	cmp	r2, r3
 80091c0:	d101      	bne.n	80091c6 <xEventGroupSetBits+0xc6>
            {
                /* All bits are set. */
                xMatchFound = pdTRUE;
 80091c2:	2301      	movs	r3, #1
 80091c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
            else
            {
                /* Need all bits to be set, but not all the bits were set. */
            }

            if( xMatchFound != pdFALSE )
 80091c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d010      	beq.n	80091ee <xEventGroupSetBits+0xee>
            {
                /* The bits match.  Should the bits be cleared on exit? */
                if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 80091cc:	697b      	ldr	r3, [r7, #20]
 80091ce:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d003      	beq.n	80091de <xEventGroupSetBits+0xde>
                {
                    uxBitsToClear |= uxBitsWaitedFor;
 80091d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80091d8:	69bb      	ldr	r3, [r7, #24]
 80091da:	4313      	orrs	r3, r2
 80091dc:	633b      	str	r3, [r7, #48]	@ 0x30
                /* Store the actual event flag value in the task's event list
                 * item before removing the task from the event list.  The
                 * eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
                 * that is was unblocked due to its required bits matching, rather
                 * than because it timed out. */
                vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 80091de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80091e6:	4619      	mov	r1, r3
 80091e8:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80091ea:	f001 fd61 	bl	800acb0 <vTaskRemoveFromUnorderedEventList>
            }

            /* Move onto the next list item.  Note pxListItem->pxNext is not
             * used here as the list item may have been removed from the event list
             * and inserted into the ready/pending reading list. */
            pxListItem = pxNext;
 80091ee:	69fb      	ldr	r3, [r7, #28]
 80091f0:	637b      	str	r3, [r7, #52]	@ 0x34
        while( pxListItem != pxListEnd )
 80091f2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80091f4:	6a3b      	ldr	r3, [r7, #32]
 80091f6:	429a      	cmp	r2, r3
 80091f8:	d1be      	bne.n	8009178 <xEventGroupSetBits+0x78>
        }

        /* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
         * bit was set in the control word. */
        pxEventBits->uxEventBits &= ~uxBitsToClear;
 80091fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091fc:	681a      	ldr	r2, [r3, #0]
 80091fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009200:	43db      	mvns	r3, r3
 8009202:	401a      	ands	r2, r3
 8009204:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009206:	601a      	str	r2, [r3, #0]
    }
    ( void ) xTaskResumeAll();
 8009208:	f001 fa6a 	bl	800a6e0 <xTaskResumeAll>

    return pxEventBits->uxEventBits;
 800920c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800920e:	681b      	ldr	r3, [r3, #0]
}
 8009210:	4618      	mov	r0, r3
 8009212:	3738      	adds	r7, #56	@ 0x38
 8009214:	46bd      	mov	sp, r7
 8009216:	bd80      	pop	{r7, pc}

08009218 <prvTestWaitCondition>:
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits,
                                        const EventBits_t uxBitsToWaitFor,
                                        const BaseType_t xWaitForAllBits )
{
 8009218:	b480      	push	{r7}
 800921a:	b087      	sub	sp, #28
 800921c:	af00      	add	r7, sp, #0
 800921e:	60f8      	str	r0, [r7, #12]
 8009220:	60b9      	str	r1, [r7, #8]
 8009222:	607a      	str	r2, [r7, #4]
    BaseType_t xWaitConditionMet = pdFALSE;
 8009224:	2300      	movs	r3, #0
 8009226:	617b      	str	r3, [r7, #20]

    if( xWaitForAllBits == pdFALSE )
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	2b00      	cmp	r3, #0
 800922c:	d107      	bne.n	800923e <prvTestWaitCondition+0x26>
    {
        /* Task only has to wait for one bit within uxBitsToWaitFor to be
         * set.  Is one already set? */
        if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 800922e:	68fa      	ldr	r2, [r7, #12]
 8009230:	68bb      	ldr	r3, [r7, #8]
 8009232:	4013      	ands	r3, r2
 8009234:	2b00      	cmp	r3, #0
 8009236:	d00a      	beq.n	800924e <prvTestWaitCondition+0x36>
        {
            xWaitConditionMet = pdTRUE;
 8009238:	2301      	movs	r3, #1
 800923a:	617b      	str	r3, [r7, #20]
 800923c:	e007      	b.n	800924e <prvTestWaitCondition+0x36>
    }
    else
    {
        /* Task has to wait for all the bits in uxBitsToWaitFor to be set.
         * Are they set already? */
        if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 800923e:	68fa      	ldr	r2, [r7, #12]
 8009240:	68bb      	ldr	r3, [r7, #8]
 8009242:	4013      	ands	r3, r2
 8009244:	68ba      	ldr	r2, [r7, #8]
 8009246:	429a      	cmp	r2, r3
 8009248:	d101      	bne.n	800924e <prvTestWaitCondition+0x36>
        {
            xWaitConditionMet = pdTRUE;
 800924a:	2301      	movs	r3, #1
 800924c:	617b      	str	r3, [r7, #20]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    return xWaitConditionMet;
 800924e:	697b      	ldr	r3, [r7, #20]
}
 8009250:	4618      	mov	r0, r3
 8009252:	371c      	adds	r7, #28
 8009254:	46bd      	mov	sp, r7
 8009256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800925a:	4770      	bx	lr

0800925c <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800925c:	b480      	push	{r7}
 800925e:	b083      	sub	sp, #12
 8009260:	af00      	add	r7, sp, #0
 8009262:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	f103 0208 	add.w	r2, r3, #8
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009274:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	f103 0208 	add.w	r2, r3, #8
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	f103 0208 	add.w	r2, r3, #8
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	2200      	movs	r2, #0
 800928e:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009290:	bf00      	nop
 8009292:	370c      	adds	r7, #12
 8009294:	46bd      	mov	sp, r7
 8009296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800929a:	4770      	bx	lr

0800929c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800929c:	b480      	push	{r7}
 800929e:	b083      	sub	sp, #12
 80092a0:	af00      	add	r7, sp, #0
 80092a2:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	2200      	movs	r2, #0
 80092a8:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80092aa:	bf00      	nop
 80092ac:	370c      	adds	r7, #12
 80092ae:	46bd      	mov	sp, r7
 80092b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b4:	4770      	bx	lr

080092b6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 80092b6:	b480      	push	{r7}
 80092b8:	b085      	sub	sp, #20
 80092ba:	af00      	add	r7, sp, #0
 80092bc:	6078      	str	r0, [r7, #4]
 80092be:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	685b      	ldr	r3, [r3, #4]
 80092c4:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 80092c6:	683b      	ldr	r3, [r7, #0]
 80092c8:	68fa      	ldr	r2, [r7, #12]
 80092ca:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	689a      	ldr	r2, [r3, #8]
 80092d0:	683b      	ldr	r3, [r7, #0]
 80092d2:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	689b      	ldr	r3, [r3, #8]
 80092d8:	683a      	ldr	r2, [r7, #0]
 80092da:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	683a      	ldr	r2, [r7, #0]
 80092e0:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 80092e2:	683b      	ldr	r3, [r7, #0]
 80092e4:	687a      	ldr	r2, [r7, #4]
 80092e6:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	1c5a      	adds	r2, r3, #1
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	601a      	str	r2, [r3, #0]
}
 80092f2:	bf00      	nop
 80092f4:	3714      	adds	r7, #20
 80092f6:	46bd      	mov	sp, r7
 80092f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092fc:	4770      	bx	lr

080092fe <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 80092fe:	b480      	push	{r7}
 8009300:	b085      	sub	sp, #20
 8009302:	af00      	add	r7, sp, #0
 8009304:	6078      	str	r0, [r7, #4]
 8009306:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009308:	683b      	ldr	r3, [r7, #0]
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 800930e:	68bb      	ldr	r3, [r7, #8]
 8009310:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009314:	d103      	bne.n	800931e <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	691b      	ldr	r3, [r3, #16]
 800931a:	60fb      	str	r3, [r7, #12]
 800931c:	e00c      	b.n	8009338 <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	3308      	adds	r3, #8
 8009322:	60fb      	str	r3, [r7, #12]
 8009324:	e002      	b.n	800932c <vListInsert+0x2e>
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	685b      	ldr	r3, [r3, #4]
 800932a:	60fb      	str	r3, [r7, #12]
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	685b      	ldr	r3, [r3, #4]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	68ba      	ldr	r2, [r7, #8]
 8009334:	429a      	cmp	r2, r3
 8009336:	d2f6      	bcs.n	8009326 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	685a      	ldr	r2, [r3, #4]
 800933c:	683b      	ldr	r3, [r7, #0]
 800933e:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009340:	683b      	ldr	r3, [r7, #0]
 8009342:	685b      	ldr	r3, [r3, #4]
 8009344:	683a      	ldr	r2, [r7, #0]
 8009346:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8009348:	683b      	ldr	r3, [r7, #0]
 800934a:	68fa      	ldr	r2, [r7, #12]
 800934c:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	683a      	ldr	r2, [r7, #0]
 8009352:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8009354:	683b      	ldr	r3, [r7, #0]
 8009356:	687a      	ldr	r2, [r7, #4]
 8009358:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	1c5a      	adds	r2, r3, #1
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	601a      	str	r2, [r3, #0]
}
 8009364:	bf00      	nop
 8009366:	3714      	adds	r7, #20
 8009368:	46bd      	mov	sp, r7
 800936a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800936e:	4770      	bx	lr

08009370 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009370:	b480      	push	{r7}
 8009372:	b085      	sub	sp, #20
 8009374:	af00      	add	r7, sp, #0
 8009376:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	691b      	ldr	r3, [r3, #16]
 800937c:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	685b      	ldr	r3, [r3, #4]
 8009382:	687a      	ldr	r2, [r7, #4]
 8009384:	6892      	ldr	r2, [r2, #8]
 8009386:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	689b      	ldr	r3, [r3, #8]
 800938c:	687a      	ldr	r2, [r7, #4]
 800938e:	6852      	ldr	r2, [r2, #4]
 8009390:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	685b      	ldr	r3, [r3, #4]
 8009396:	687a      	ldr	r2, [r7, #4]
 8009398:	429a      	cmp	r2, r3
 800939a:	d103      	bne.n	80093a4 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	689a      	ldr	r2, [r3, #8]
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	2200      	movs	r2, #0
 80093a8:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	1e5a      	subs	r2, r3, #1
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	681b      	ldr	r3, [r3, #0]
}
 80093b8:	4618      	mov	r0, r3
 80093ba:	3714      	adds	r7, #20
 80093bc:	46bd      	mov	sp, r7
 80093be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093c2:	4770      	bx	lr

080093c4 <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 80093c4:	b580      	push	{r7, lr}
 80093c6:	b084      	sub	sp, #16
 80093c8:	af00      	add	r7, sp, #0
 80093ca:	6078      	str	r0, [r7, #4]
 80093cc:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d10b      	bne.n	80093f0 <xQueueGenericReset+0x2c>
        __asm volatile
 80093d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093dc:	f383 8811 	msr	BASEPRI, r3
 80093e0:	f3bf 8f6f 	isb	sy
 80093e4:	f3bf 8f4f 	dsb	sy
 80093e8:	60bb      	str	r3, [r7, #8]
    }
 80093ea:	bf00      	nop
 80093ec:	bf00      	nop
 80093ee:	e7fd      	b.n	80093ec <xQueueGenericReset+0x28>

    taskENTER_CRITICAL();
 80093f0:	f003 f844 	bl	800c47c <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	681a      	ldr	r2, [r3, #0]
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80093fc:	68f9      	ldr	r1, [r7, #12]
 80093fe:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8009400:	fb01 f303 	mul.w	r3, r1, r3
 8009404:	441a      	add	r2, r3
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	2200      	movs	r2, #0
 800940e:	639a      	str	r2, [r3, #56]	@ 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	681a      	ldr	r2, [r3, #0]
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	681a      	ldr	r2, [r3, #0]
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009420:	3b01      	subs	r3, #1
 8009422:	68f9      	ldr	r1, [r7, #12]
 8009424:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8009426:	fb01 f303 	mul.w	r3, r1, r3
 800942a:	441a      	add	r2, r3
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	22ff      	movs	r2, #255	@ 0xff
 8009434:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	22ff      	movs	r2, #255	@ 0xff
 800943c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

        if( xNewQueue == pdFALSE )
 8009440:	683b      	ldr	r3, [r7, #0]
 8009442:	2b00      	cmp	r3, #0
 8009444:	d114      	bne.n	8009470 <xQueueGenericReset+0xac>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	691b      	ldr	r3, [r3, #16]
 800944a:	2b00      	cmp	r3, #0
 800944c:	d01a      	beq.n	8009484 <xQueueGenericReset+0xc0>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	3310      	adds	r3, #16
 8009452:	4618      	mov	r0, r3
 8009454:	f001 fbc4 	bl	800abe0 <xTaskRemoveFromEventList>
 8009458:	4603      	mov	r3, r0
 800945a:	2b00      	cmp	r3, #0
 800945c:	d012      	beq.n	8009484 <xQueueGenericReset+0xc0>
                {
                    queueYIELD_IF_USING_PREEMPTION();
 800945e:	4b0d      	ldr	r3, [pc, #52]	@ (8009494 <xQueueGenericReset+0xd0>)
 8009460:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009464:	601a      	str	r2, [r3, #0]
 8009466:	f3bf 8f4f 	dsb	sy
 800946a:	f3bf 8f6f 	isb	sy
 800946e:	e009      	b.n	8009484 <xQueueGenericReset+0xc0>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	3310      	adds	r3, #16
 8009474:	4618      	mov	r0, r3
 8009476:	f7ff fef1 	bl	800925c <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	3324      	adds	r3, #36	@ 0x24
 800947e:	4618      	mov	r0, r3
 8009480:	f7ff feec 	bl	800925c <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 8009484:	f003 f82c 	bl	800c4e0 <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 8009488:	2301      	movs	r3, #1
}
 800948a:	4618      	mov	r0, r3
 800948c:	3710      	adds	r7, #16
 800948e:	46bd      	mov	sp, r7
 8009490:	bd80      	pop	{r7, pc}
 8009492:	bf00      	nop
 8009494:	e000ed04 	.word	0xe000ed04

08009498 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8009498:	b580      	push	{r7, lr}
 800949a:	b08c      	sub	sp, #48	@ 0x30
 800949c:	af02      	add	r7, sp, #8
 800949e:	60f8      	str	r0, [r7, #12]
 80094a0:	60b9      	str	r1, [r7, #8]
 80094a2:	4613      	mov	r3, r2
 80094a4:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	d10b      	bne.n	80094c4 <xQueueGenericCreate+0x2c>
        __asm volatile
 80094ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094b0:	f383 8811 	msr	BASEPRI, r3
 80094b4:	f3bf 8f6f 	isb	sy
 80094b8:	f3bf 8f4f 	dsb	sy
 80094bc:	61bb      	str	r3, [r7, #24]
    }
 80094be:	bf00      	nop
 80094c0:	bf00      	nop
 80094c2:	e7fd      	b.n	80094c0 <xQueueGenericCreate+0x28>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	68ba      	ldr	r2, [r7, #8]
 80094c8:	fb02 f303 	mul.w	r3, r2, r3
 80094cc:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 80094ce:	68bb      	ldr	r3, [r7, #8]
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d006      	beq.n	80094e2 <xQueueGenericCreate+0x4a>
 80094d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80094d6:	68bb      	ldr	r3, [r7, #8]
 80094d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80094dc:	68fa      	ldr	r2, [r7, #12]
 80094de:	429a      	cmp	r2, r3
 80094e0:	d101      	bne.n	80094e6 <xQueueGenericCreate+0x4e>
 80094e2:	2301      	movs	r3, #1
 80094e4:	e000      	b.n	80094e8 <xQueueGenericCreate+0x50>
 80094e6:	2300      	movs	r3, #0
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d10b      	bne.n	8009504 <xQueueGenericCreate+0x6c>
        __asm volatile
 80094ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094f0:	f383 8811 	msr	BASEPRI, r3
 80094f4:	f3bf 8f6f 	isb	sy
 80094f8:	f3bf 8f4f 	dsb	sy
 80094fc:	617b      	str	r3, [r7, #20]
    }
 80094fe:	bf00      	nop
 8009500:	bf00      	nop
 8009502:	e7fd      	b.n	8009500 <xQueueGenericCreate+0x68>

        /* Check for addition overflow. */
        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) >  xQueueSizeInBytes );
 8009504:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009506:	f113 0f51 	cmn.w	r3, #81	@ 0x51
 800950a:	d90b      	bls.n	8009524 <xQueueGenericCreate+0x8c>
        __asm volatile
 800950c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009510:	f383 8811 	msr	BASEPRI, r3
 8009514:	f3bf 8f6f 	isb	sy
 8009518:	f3bf 8f4f 	dsb	sy
 800951c:	613b      	str	r3, [r7, #16]
    }
 800951e:	bf00      	nop
 8009520:	bf00      	nop
 8009522:	e7fd      	b.n	8009520 <xQueueGenericCreate+0x88>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8009524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009526:	3350      	adds	r3, #80	@ 0x50
 8009528:	4618      	mov	r0, r3
 800952a:	f003 f8d9 	bl	800c6e0 <pvPortMalloc>
 800952e:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 8009530:	6a3b      	ldr	r3, [r7, #32]
 8009532:	2b00      	cmp	r3, #0
 8009534:	d00d      	beq.n	8009552 <xQueueGenericCreate+0xba>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8009536:	6a3b      	ldr	r3, [r7, #32]
 8009538:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800953a:	69fb      	ldr	r3, [r7, #28]
 800953c:	3350      	adds	r3, #80	@ 0x50
 800953e:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009540:	79fa      	ldrb	r2, [r7, #7]
 8009542:	6a3b      	ldr	r3, [r7, #32]
 8009544:	9300      	str	r3, [sp, #0]
 8009546:	4613      	mov	r3, r2
 8009548:	69fa      	ldr	r2, [r7, #28]
 800954a:	68b9      	ldr	r1, [r7, #8]
 800954c:	68f8      	ldr	r0, [r7, #12]
 800954e:	f000 f805 	bl	800955c <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8009552:	6a3b      	ldr	r3, [r7, #32]
    }
 8009554:	4618      	mov	r0, r3
 8009556:	3728      	adds	r7, #40	@ 0x28
 8009558:	46bd      	mov	sp, r7
 800955a:	bd80      	pop	{r7, pc}

0800955c <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 800955c:	b580      	push	{r7, lr}
 800955e:	b084      	sub	sp, #16
 8009560:	af00      	add	r7, sp, #0
 8009562:	60f8      	str	r0, [r7, #12]
 8009564:	60b9      	str	r1, [r7, #8]
 8009566:	607a      	str	r2, [r7, #4]
 8009568:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 800956a:	68bb      	ldr	r3, [r7, #8]
 800956c:	2b00      	cmp	r3, #0
 800956e:	d103      	bne.n	8009578 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009570:	69bb      	ldr	r3, [r7, #24]
 8009572:	69ba      	ldr	r2, [r7, #24]
 8009574:	601a      	str	r2, [r3, #0]
 8009576:	e002      	b.n	800957e <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009578:	69bb      	ldr	r3, [r7, #24]
 800957a:	687a      	ldr	r2, [r7, #4]
 800957c:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 800957e:	69bb      	ldr	r3, [r7, #24]
 8009580:	68fa      	ldr	r2, [r7, #12]
 8009582:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8009584:	69bb      	ldr	r3, [r7, #24]
 8009586:	68ba      	ldr	r2, [r7, #8]
 8009588:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800958a:	2101      	movs	r1, #1
 800958c:	69b8      	ldr	r0, [r7, #24]
 800958e:	f7ff ff19 	bl	80093c4 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 8009592:	69bb      	ldr	r3, [r7, #24]
 8009594:	78fa      	ldrb	r2, [r7, #3]
 8009596:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        {
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
 800959a:	78fb      	ldrb	r3, [r7, #3]
 800959c:	68ba      	ldr	r2, [r7, #8]
 800959e:	68f9      	ldr	r1, [r7, #12]
 80095a0:	2073      	movs	r0, #115	@ 0x73
 80095a2:	f004 fa59 	bl	800da58 <SEGGER_SYSVIEW_RecordU32x3>
}
 80095a6:	bf00      	nop
 80095a8:	3710      	adds	r7, #16
 80095aa:	46bd      	mov	sp, r7
 80095ac:	bd80      	pop	{r7, pc}
	...

080095b0 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 80095b0:	b580      	push	{r7, lr}
 80095b2:	b090      	sub	sp, #64	@ 0x40
 80095b4:	af02      	add	r7, sp, #8
 80095b6:	60f8      	str	r0, [r7, #12]
 80095b8:	60b9      	str	r1, [r7, #8]
 80095ba:	607a      	str	r2, [r7, #4]
 80095bc:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80095be:	2300      	movs	r3, #0
 80095c0:	637b      	str	r3, [r7, #52]	@ 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	633b      	str	r3, [r7, #48]	@ 0x30

    configASSERT( pxQueue );
 80095c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d10b      	bne.n	80095e4 <xQueueGenericSend+0x34>
        __asm volatile
 80095cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095d0:	f383 8811 	msr	BASEPRI, r3
 80095d4:	f3bf 8f6f 	isb	sy
 80095d8:	f3bf 8f4f 	dsb	sy
 80095dc:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
 80095de:	bf00      	nop
 80095e0:	bf00      	nop
 80095e2:	e7fd      	b.n	80095e0 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80095e4:	68bb      	ldr	r3, [r7, #8]
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d103      	bne.n	80095f2 <xQueueGenericSend+0x42>
 80095ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d101      	bne.n	80095f6 <xQueueGenericSend+0x46>
 80095f2:	2301      	movs	r3, #1
 80095f4:	e000      	b.n	80095f8 <xQueueGenericSend+0x48>
 80095f6:	2300      	movs	r3, #0
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d10b      	bne.n	8009614 <xQueueGenericSend+0x64>
        __asm volatile
 80095fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009600:	f383 8811 	msr	BASEPRI, r3
 8009604:	f3bf 8f6f 	isb	sy
 8009608:	f3bf 8f4f 	dsb	sy
 800960c:	627b      	str	r3, [r7, #36]	@ 0x24
    }
 800960e:	bf00      	nop
 8009610:	bf00      	nop
 8009612:	e7fd      	b.n	8009610 <xQueueGenericSend+0x60>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009614:	683b      	ldr	r3, [r7, #0]
 8009616:	2b02      	cmp	r3, #2
 8009618:	d103      	bne.n	8009622 <xQueueGenericSend+0x72>
 800961a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800961c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800961e:	2b01      	cmp	r3, #1
 8009620:	d101      	bne.n	8009626 <xQueueGenericSend+0x76>
 8009622:	2301      	movs	r3, #1
 8009624:	e000      	b.n	8009628 <xQueueGenericSend+0x78>
 8009626:	2300      	movs	r3, #0
 8009628:	2b00      	cmp	r3, #0
 800962a:	d10b      	bne.n	8009644 <xQueueGenericSend+0x94>
        __asm volatile
 800962c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009630:	f383 8811 	msr	BASEPRI, r3
 8009634:	f3bf 8f6f 	isb	sy
 8009638:	f3bf 8f4f 	dsb	sy
 800963c:	623b      	str	r3, [r7, #32]
    }
 800963e:	bf00      	nop
 8009640:	bf00      	nop
 8009642:	e7fd      	b.n	8009640 <xQueueGenericSend+0x90>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009644:	f001 fcd8 	bl	800aff8 <xTaskGetSchedulerState>
 8009648:	4603      	mov	r3, r0
 800964a:	2b00      	cmp	r3, #0
 800964c:	d102      	bne.n	8009654 <xQueueGenericSend+0xa4>
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	2b00      	cmp	r3, #0
 8009652:	d101      	bne.n	8009658 <xQueueGenericSend+0xa8>
 8009654:	2301      	movs	r3, #1
 8009656:	e000      	b.n	800965a <xQueueGenericSend+0xaa>
 8009658:	2300      	movs	r3, #0
 800965a:	2b00      	cmp	r3, #0
 800965c:	d10b      	bne.n	8009676 <xQueueGenericSend+0xc6>
        __asm volatile
 800965e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009662:	f383 8811 	msr	BASEPRI, r3
 8009666:	f3bf 8f6f 	isb	sy
 800966a:	f3bf 8f4f 	dsb	sy
 800966e:	61fb      	str	r3, [r7, #28]
    }
 8009670:	bf00      	nop
 8009672:	bf00      	nop
 8009674:	e7fd      	b.n	8009672 <xQueueGenericSend+0xc2>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8009676:	f002 ff01 	bl	800c47c <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800967a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800967c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800967e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009680:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009682:	429a      	cmp	r2, r3
 8009684:	d302      	bcc.n	800968c <xQueueGenericSend+0xdc>
 8009686:	683b      	ldr	r3, [r7, #0]
 8009688:	2b02      	cmp	r3, #2
 800968a:	d136      	bne.n	80096fa <xQueueGenericSend+0x14a>
            {
                traceQUEUE_SEND( pxQueue );
 800968c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800968e:	4618      	mov	r0, r3
 8009690:	f005 f81c 	bl	800e6cc <SEGGER_SYSVIEW_ShrinkId>
 8009694:	68ba      	ldr	r2, [r7, #8]
 8009696:	6879      	ldr	r1, [r7, #4]
 8009698:	683b      	ldr	r3, [r7, #0]
 800969a:	9300      	str	r3, [sp, #0]
 800969c:	460b      	mov	r3, r1
 800969e:	4601      	mov	r1, r0
 80096a0:	205a      	movs	r0, #90	@ 0x5a
 80096a2:	f004 fa4f 	bl	800db44 <SEGGER_SYSVIEW_RecordU32x4>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80096a6:	683a      	ldr	r2, [r7, #0]
 80096a8:	68b9      	ldr	r1, [r7, #8]
 80096aa:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80096ac:	f000 fca7 	bl	8009ffe <prvCopyDataToQueue>
 80096b0:	62f8      	str	r0, [r7, #44]	@ 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80096b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d010      	beq.n	80096dc <xQueueGenericSend+0x12c>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80096ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096bc:	3324      	adds	r3, #36	@ 0x24
 80096be:	4618      	mov	r0, r3
 80096c0:	f001 fa8e 	bl	800abe0 <xTaskRemoveFromEventList>
 80096c4:	4603      	mov	r3, r0
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d013      	beq.n	80096f2 <xQueueGenericSend+0x142>
                            {
                                /* The unblocked task has a priority higher than
                                 * our own so yield immediately.  Yes it is ok to do
                                 * this from within the critical section - the kernel
                                 * takes care of that. */
                                queueYIELD_IF_USING_PREEMPTION();
 80096ca:	4b4d      	ldr	r3, [pc, #308]	@ (8009800 <xQueueGenericSend+0x250>)
 80096cc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80096d0:	601a      	str	r2, [r3, #0]
 80096d2:	f3bf 8f4f 	dsb	sy
 80096d6:	f3bf 8f6f 	isb	sy
 80096da:	e00a      	b.n	80096f2 <xQueueGenericSend+0x142>
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }
                        }
                        else if( xYieldRequired != pdFALSE )
 80096dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d007      	beq.n	80096f2 <xQueueGenericSend+0x142>
                        {
                            /* This path is a special case that will only get
                             * executed if the task was holding multiple mutexes and
                             * the mutexes were given back in an order that is
                             * different to that in which they were taken. */
                            queueYIELD_IF_USING_PREEMPTION();
 80096e2:	4b47      	ldr	r3, [pc, #284]	@ (8009800 <xQueueGenericSend+0x250>)
 80096e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80096e8:	601a      	str	r2, [r3, #0]
 80096ea:	f3bf 8f4f 	dsb	sy
 80096ee:	f3bf 8f6f 	isb	sy
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 80096f2:	f002 fef5 	bl	800c4e0 <vPortExitCritical>
                return pdPASS;
 80096f6:	2301      	movs	r3, #1
 80096f8:	e07d      	b.n	80097f6 <xQueueGenericSend+0x246>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d110      	bne.n	8009722 <xQueueGenericSend+0x172>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8009700:	f002 feee 	bl	800c4e0 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
 8009704:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009706:	4618      	mov	r0, r3
 8009708:	f004 ffe0 	bl	800e6cc <SEGGER_SYSVIEW_ShrinkId>
 800970c:	68ba      	ldr	r2, [r7, #8]
 800970e:	6879      	ldr	r1, [r7, #4]
 8009710:	683b      	ldr	r3, [r7, #0]
 8009712:	9300      	str	r3, [sp, #0]
 8009714:	460b      	mov	r3, r1
 8009716:	4601      	mov	r1, r0
 8009718:	205a      	movs	r0, #90	@ 0x5a
 800971a:	f004 fa13 	bl	800db44 <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_FULL;
 800971e:	2300      	movs	r3, #0
 8009720:	e069      	b.n	80097f6 <xQueueGenericSend+0x246>
                }
                else if( xEntryTimeSet == pdFALSE )
 8009722:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009724:	2b00      	cmp	r3, #0
 8009726:	d106      	bne.n	8009736 <xQueueGenericSend+0x186>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8009728:	f107 0314 	add.w	r3, r7, #20
 800972c:	4618      	mov	r0, r3
 800972e:	f001 fb27 	bl	800ad80 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8009732:	2301      	movs	r3, #1
 8009734:	637b      	str	r3, [r7, #52]	@ 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8009736:	f002 fed3 	bl	800c4e0 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 800973a:	f000 ffc3 	bl	800a6c4 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800973e:	f002 fe9d 	bl	800c47c <vPortEnterCritical>
 8009742:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009744:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009748:	b25b      	sxtb	r3, r3
 800974a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800974e:	d103      	bne.n	8009758 <xQueueGenericSend+0x1a8>
 8009750:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009752:	2200      	movs	r2, #0
 8009754:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009758:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800975a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800975e:	b25b      	sxtb	r3, r3
 8009760:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009764:	d103      	bne.n	800976e <xQueueGenericSend+0x1be>
 8009766:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009768:	2200      	movs	r2, #0
 800976a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800976e:	f002 feb7 	bl	800c4e0 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009772:	1d3a      	adds	r2, r7, #4
 8009774:	f107 0314 	add.w	r3, r7, #20
 8009778:	4611      	mov	r1, r2
 800977a:	4618      	mov	r0, r3
 800977c:	f001 fb16 	bl	800adac <xTaskCheckForTimeOut>
 8009780:	4603      	mov	r3, r0
 8009782:	2b00      	cmp	r3, #0
 8009784:	d124      	bne.n	80097d0 <xQueueGenericSend+0x220>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009786:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009788:	f000 fd31 	bl	800a1ee <prvIsQueueFull>
 800978c:	4603      	mov	r3, r0
 800978e:	2b00      	cmp	r3, #0
 8009790:	d018      	beq.n	80097c4 <xQueueGenericSend+0x214>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009792:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009794:	3310      	adds	r3, #16
 8009796:	687a      	ldr	r2, [r7, #4]
 8009798:	4611      	mov	r1, r2
 800979a:	4618      	mov	r0, r3
 800979c:	f001 f98c 	bl	800aab8 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 80097a0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80097a2:	f000 fcbc 	bl	800a11e <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 80097a6:	f000 ff9b 	bl	800a6e0 <xTaskResumeAll>
 80097aa:	4603      	mov	r3, r0
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	f47f af62 	bne.w	8009676 <xQueueGenericSend+0xc6>
                {
                    portYIELD_WITHIN_API();
 80097b2:	4b13      	ldr	r3, [pc, #76]	@ (8009800 <xQueueGenericSend+0x250>)
 80097b4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80097b8:	601a      	str	r2, [r3, #0]
 80097ba:	f3bf 8f4f 	dsb	sy
 80097be:	f3bf 8f6f 	isb	sy
 80097c2:	e758      	b.n	8009676 <xQueueGenericSend+0xc6>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 80097c4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80097c6:	f000 fcaa 	bl	800a11e <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80097ca:	f000 ff89 	bl	800a6e0 <xTaskResumeAll>
 80097ce:	e752      	b.n	8009676 <xQueueGenericSend+0xc6>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 80097d0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80097d2:	f000 fca4 	bl	800a11e <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80097d6:	f000 ff83 	bl	800a6e0 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
 80097da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097dc:	4618      	mov	r0, r3
 80097de:	f004 ff75 	bl	800e6cc <SEGGER_SYSVIEW_ShrinkId>
 80097e2:	68ba      	ldr	r2, [r7, #8]
 80097e4:	6879      	ldr	r1, [r7, #4]
 80097e6:	683b      	ldr	r3, [r7, #0]
 80097e8:	9300      	str	r3, [sp, #0]
 80097ea:	460b      	mov	r3, r1
 80097ec:	4601      	mov	r1, r0
 80097ee:	205a      	movs	r0, #90	@ 0x5a
 80097f0:	f004 f9a8 	bl	800db44 <SEGGER_SYSVIEW_RecordU32x4>
            return errQUEUE_FULL;
 80097f4:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 80097f6:	4618      	mov	r0, r3
 80097f8:	3738      	adds	r7, #56	@ 0x38
 80097fa:	46bd      	mov	sp, r7
 80097fc:	bd80      	pop	{r7, pc}
 80097fe:	bf00      	nop
 8009800:	e000ed04 	.word	0xe000ed04

08009804 <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 8009804:	b580      	push	{r7, lr}
 8009806:	b090      	sub	sp, #64	@ 0x40
 8009808:	af00      	add	r7, sp, #0
 800980a:	60f8      	str	r0, [r7, #12]
 800980c:	60b9      	str	r1, [r7, #8]
 800980e:	607a      	str	r2, [r7, #4]
 8009810:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	63bb      	str	r3, [r7, #56]	@ 0x38

    configASSERT( pxQueue );
 8009816:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009818:	2b00      	cmp	r3, #0
 800981a:	d10b      	bne.n	8009834 <xQueueGenericSendFromISR+0x30>
        __asm volatile
 800981c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009820:	f383 8811 	msr	BASEPRI, r3
 8009824:	f3bf 8f6f 	isb	sy
 8009828:	f3bf 8f4f 	dsb	sy
 800982c:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
 800982e:	bf00      	nop
 8009830:	bf00      	nop
 8009832:	e7fd      	b.n	8009830 <xQueueGenericSendFromISR+0x2c>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009834:	68bb      	ldr	r3, [r7, #8]
 8009836:	2b00      	cmp	r3, #0
 8009838:	d103      	bne.n	8009842 <xQueueGenericSendFromISR+0x3e>
 800983a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800983c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800983e:	2b00      	cmp	r3, #0
 8009840:	d101      	bne.n	8009846 <xQueueGenericSendFromISR+0x42>
 8009842:	2301      	movs	r3, #1
 8009844:	e000      	b.n	8009848 <xQueueGenericSendFromISR+0x44>
 8009846:	2300      	movs	r3, #0
 8009848:	2b00      	cmp	r3, #0
 800984a:	d10b      	bne.n	8009864 <xQueueGenericSendFromISR+0x60>
        __asm volatile
 800984c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009850:	f383 8811 	msr	BASEPRI, r3
 8009854:	f3bf 8f6f 	isb	sy
 8009858:	f3bf 8f4f 	dsb	sy
 800985c:	627b      	str	r3, [r7, #36]	@ 0x24
    }
 800985e:	bf00      	nop
 8009860:	bf00      	nop
 8009862:	e7fd      	b.n	8009860 <xQueueGenericSendFromISR+0x5c>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009864:	683b      	ldr	r3, [r7, #0]
 8009866:	2b02      	cmp	r3, #2
 8009868:	d103      	bne.n	8009872 <xQueueGenericSendFromISR+0x6e>
 800986a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800986c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800986e:	2b01      	cmp	r3, #1
 8009870:	d101      	bne.n	8009876 <xQueueGenericSendFromISR+0x72>
 8009872:	2301      	movs	r3, #1
 8009874:	e000      	b.n	8009878 <xQueueGenericSendFromISR+0x74>
 8009876:	2300      	movs	r3, #0
 8009878:	2b00      	cmp	r3, #0
 800987a:	d10b      	bne.n	8009894 <xQueueGenericSendFromISR+0x90>
        __asm volatile
 800987c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009880:	f383 8811 	msr	BASEPRI, r3
 8009884:	f3bf 8f6f 	isb	sy
 8009888:	f3bf 8f4f 	dsb	sy
 800988c:	623b      	str	r3, [r7, #32]
    }
 800988e:	bf00      	nop
 8009890:	bf00      	nop
 8009892:	e7fd      	b.n	8009890 <xQueueGenericSendFromISR+0x8c>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009894:	f002 fee2 	bl	800c65c <vPortValidateInterruptPriority>

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 8009898:	f3ef 8211 	mrs	r2, BASEPRI
 800989c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098a0:	f383 8811 	msr	BASEPRI, r3
 80098a4:	f3bf 8f6f 	isb	sy
 80098a8:	f3bf 8f4f 	dsb	sy
 80098ac:	61fa      	str	r2, [r7, #28]
 80098ae:	61bb      	str	r3, [r7, #24]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 80098b0:	69fb      	ldr	r3, [r7, #28]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80098b2:	637b      	str	r3, [r7, #52]	@ 0x34
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80098b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098b6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80098b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80098bc:	429a      	cmp	r2, r3
 80098be:	d302      	bcc.n	80098c6 <xQueueGenericSendFromISR+0xc2>
 80098c0:	683b      	ldr	r3, [r7, #0]
 80098c2:	2b02      	cmp	r3, #2
 80098c4:	d149      	bne.n	800995a <xQueueGenericSendFromISR+0x156>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 80098c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098c8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80098cc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80098d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098d4:	62fb      	str	r3, [r7, #44]	@ 0x2c

            traceQUEUE_SEND_FROM_ISR( pxQueue );
 80098d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098d8:	4618      	mov	r0, r3
 80098da:	f004 fef7 	bl	800e6cc <SEGGER_SYSVIEW_ShrinkId>
 80098de:	4601      	mov	r1, r0
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	461a      	mov	r2, r3
 80098e4:	2060      	movs	r0, #96	@ 0x60
 80098e6:	f004 f85d 	bl	800d9a4 <SEGGER_SYSVIEW_RecordU32x2>
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80098ea:	683a      	ldr	r2, [r7, #0]
 80098ec:	68b9      	ldr	r1, [r7, #8]
 80098ee:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80098f0:	f000 fb85 	bl	8009ffe <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 80098f4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80098f8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80098fc:	d112      	bne.n	8009924 <xQueueGenericSendFromISR+0x120>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80098fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009900:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009902:	2b00      	cmp	r3, #0
 8009904:	d026      	beq.n	8009954 <xQueueGenericSendFromISR+0x150>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009906:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009908:	3324      	adds	r3, #36	@ 0x24
 800990a:	4618      	mov	r0, r3
 800990c:	f001 f968 	bl	800abe0 <xTaskRemoveFromEventList>
 8009910:	4603      	mov	r3, r0
 8009912:	2b00      	cmp	r3, #0
 8009914:	d01e      	beq.n	8009954 <xQueueGenericSendFromISR+0x150>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	2b00      	cmp	r3, #0
 800991a:	d01b      	beq.n	8009954 <xQueueGenericSendFromISR+0x150>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	2201      	movs	r2, #1
 8009920:	601a      	str	r2, [r3, #0]
 8009922:	e017      	b.n	8009954 <xQueueGenericSendFromISR+0x150>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 8009924:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8009928:	2b7f      	cmp	r3, #127	@ 0x7f
 800992a:	d10b      	bne.n	8009944 <xQueueGenericSendFromISR+0x140>
        __asm volatile
 800992c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009930:	f383 8811 	msr	BASEPRI, r3
 8009934:	f3bf 8f6f 	isb	sy
 8009938:	f3bf 8f4f 	dsb	sy
 800993c:	617b      	str	r3, [r7, #20]
    }
 800993e:	bf00      	nop
 8009940:	bf00      	nop
 8009942:	e7fd      	b.n	8009940 <xQueueGenericSendFromISR+0x13c>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009944:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8009948:	3301      	adds	r3, #1
 800994a:	b2db      	uxtb	r3, r3
 800994c:	b25a      	sxtb	r2, r3
 800994e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009950:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            }

            xReturn = pdPASS;
 8009954:	2301      	movs	r3, #1
 8009956:	63fb      	str	r3, [r7, #60]	@ 0x3c
        {
 8009958:	e00b      	b.n	8009972 <xQueueGenericSendFromISR+0x16e>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 800995a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800995c:	4618      	mov	r0, r3
 800995e:	f004 feb5 	bl	800e6cc <SEGGER_SYSVIEW_ShrinkId>
 8009962:	4601      	mov	r1, r0
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	461a      	mov	r2, r3
 8009968:	2060      	movs	r0, #96	@ 0x60
 800996a:	f004 f81b 	bl	800d9a4 <SEGGER_SYSVIEW_RecordU32x2>
            xReturn = errQUEUE_FULL;
 800996e:	2300      	movs	r3, #0
 8009970:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009972:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009974:	613b      	str	r3, [r7, #16]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8009976:	693b      	ldr	r3, [r7, #16]
 8009978:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 800997c:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 800997e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8009980:	4618      	mov	r0, r3
 8009982:	3740      	adds	r7, #64	@ 0x40
 8009984:	46bd      	mov	sp, r7
 8009986:	bd80      	pop	{r7, pc}

08009988 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8009988:	b590      	push	{r4, r7, lr}
 800998a:	b08f      	sub	sp, #60	@ 0x3c
 800998c:	af02      	add	r7, sp, #8
 800998e:	60f8      	str	r0, [r7, #12]
 8009990:	60b9      	str	r1, [r7, #8]
 8009992:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8009994:	2300      	movs	r3, #0
 8009996:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 800999c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d10b      	bne.n	80099ba <xQueueReceive+0x32>
        __asm volatile
 80099a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099a6:	f383 8811 	msr	BASEPRI, r3
 80099aa:	f3bf 8f6f 	isb	sy
 80099ae:	f3bf 8f4f 	dsb	sy
 80099b2:	623b      	str	r3, [r7, #32]
    }
 80099b4:	bf00      	nop
 80099b6:	bf00      	nop
 80099b8:	e7fd      	b.n	80099b6 <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80099ba:	68bb      	ldr	r3, [r7, #8]
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d103      	bne.n	80099c8 <xQueueReceive+0x40>
 80099c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d101      	bne.n	80099cc <xQueueReceive+0x44>
 80099c8:	2301      	movs	r3, #1
 80099ca:	e000      	b.n	80099ce <xQueueReceive+0x46>
 80099cc:	2300      	movs	r3, #0
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d10b      	bne.n	80099ea <xQueueReceive+0x62>
        __asm volatile
 80099d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099d6:	f383 8811 	msr	BASEPRI, r3
 80099da:	f3bf 8f6f 	isb	sy
 80099de:	f3bf 8f4f 	dsb	sy
 80099e2:	61fb      	str	r3, [r7, #28]
    }
 80099e4:	bf00      	nop
 80099e6:	bf00      	nop
 80099e8:	e7fd      	b.n	80099e6 <xQueueReceive+0x5e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80099ea:	f001 fb05 	bl	800aff8 <xTaskGetSchedulerState>
 80099ee:	4603      	mov	r3, r0
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d102      	bne.n	80099fa <xQueueReceive+0x72>
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d101      	bne.n	80099fe <xQueueReceive+0x76>
 80099fa:	2301      	movs	r3, #1
 80099fc:	e000      	b.n	8009a00 <xQueueReceive+0x78>
 80099fe:	2300      	movs	r3, #0
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d10b      	bne.n	8009a1c <xQueueReceive+0x94>
        __asm volatile
 8009a04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a08:	f383 8811 	msr	BASEPRI, r3
 8009a0c:	f3bf 8f6f 	isb	sy
 8009a10:	f3bf 8f4f 	dsb	sy
 8009a14:	61bb      	str	r3, [r7, #24]
    }
 8009a16:	bf00      	nop
 8009a18:	bf00      	nop
 8009a1a:	e7fd      	b.n	8009a18 <xQueueReceive+0x90>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8009a1c:	f002 fd2e 	bl	800c47c <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009a20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a24:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009a26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d02f      	beq.n	8009a8c <xQueueReceive+0x104>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009a2c:	68b9      	ldr	r1, [r7, #8]
 8009a2e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009a30:	f000 fb4f 	bl	800a0d2 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
 8009a34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a36:	4618      	mov	r0, r3
 8009a38:	f004 fe48 	bl	800e6cc <SEGGER_SYSVIEW_ShrinkId>
 8009a3c:	4604      	mov	r4, r0
 8009a3e:	2000      	movs	r0, #0
 8009a40:	f004 fe44 	bl	800e6cc <SEGGER_SYSVIEW_ShrinkId>
 8009a44:	4602      	mov	r2, r0
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	2101      	movs	r1, #1
 8009a4a:	9100      	str	r1, [sp, #0]
 8009a4c:	4621      	mov	r1, r4
 8009a4e:	205c      	movs	r0, #92	@ 0x5c
 8009a50:	f004 f878 	bl	800db44 <SEGGER_SYSVIEW_RecordU32x4>
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009a54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a56:	1e5a      	subs	r2, r3, #1
 8009a58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a5a:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009a5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a5e:	691b      	ldr	r3, [r3, #16]
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d00f      	beq.n	8009a84 <xQueueReceive+0xfc>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009a64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a66:	3310      	adds	r3, #16
 8009a68:	4618      	mov	r0, r3
 8009a6a:	f001 f8b9 	bl	800abe0 <xTaskRemoveFromEventList>
 8009a6e:	4603      	mov	r3, r0
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	d007      	beq.n	8009a84 <xQueueReceive+0xfc>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8009a74:	4b4d      	ldr	r3, [pc, #308]	@ (8009bac <xQueueReceive+0x224>)
 8009a76:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009a7a:	601a      	str	r2, [r3, #0]
 8009a7c:	f3bf 8f4f 	dsb	sy
 8009a80:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8009a84:	f002 fd2c 	bl	800c4e0 <vPortExitCritical>
                return pdPASS;
 8009a88:	2301      	movs	r3, #1
 8009a8a:	e08a      	b.n	8009ba2 <xQueueReceive+0x21a>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d113      	bne.n	8009aba <xQueueReceive+0x132>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8009a92:	f002 fd25 	bl	800c4e0 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
 8009a96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a98:	4618      	mov	r0, r3
 8009a9a:	f004 fe17 	bl	800e6cc <SEGGER_SYSVIEW_ShrinkId>
 8009a9e:	4604      	mov	r4, r0
 8009aa0:	2000      	movs	r0, #0
 8009aa2:	f004 fe13 	bl	800e6cc <SEGGER_SYSVIEW_ShrinkId>
 8009aa6:	4602      	mov	r2, r0
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	2101      	movs	r1, #1
 8009aac:	9100      	str	r1, [sp, #0]
 8009aae:	4621      	mov	r1, r4
 8009ab0:	205c      	movs	r0, #92	@ 0x5c
 8009ab2:	f004 f847 	bl	800db44 <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_EMPTY;
 8009ab6:	2300      	movs	r3, #0
 8009ab8:	e073      	b.n	8009ba2 <xQueueReceive+0x21a>
                }
                else if( xEntryTimeSet == pdFALSE )
 8009aba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d106      	bne.n	8009ace <xQueueReceive+0x146>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8009ac0:	f107 0310 	add.w	r3, r7, #16
 8009ac4:	4618      	mov	r0, r3
 8009ac6:	f001 f95b 	bl	800ad80 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8009aca:	2301      	movs	r3, #1
 8009acc:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8009ace:	f002 fd07 	bl	800c4e0 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8009ad2:	f000 fdf7 	bl	800a6c4 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8009ad6:	f002 fcd1 	bl	800c47c <vPortEnterCritical>
 8009ada:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009adc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009ae0:	b25b      	sxtb	r3, r3
 8009ae2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009ae6:	d103      	bne.n	8009af0 <xQueueReceive+0x168>
 8009ae8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009aea:	2200      	movs	r2, #0
 8009aec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009af0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009af2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009af6:	b25b      	sxtb	r3, r3
 8009af8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009afc:	d103      	bne.n	8009b06 <xQueueReceive+0x17e>
 8009afe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b00:	2200      	movs	r2, #0
 8009b02:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009b06:	f002 fceb 	bl	800c4e0 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009b0a:	1d3a      	adds	r2, r7, #4
 8009b0c:	f107 0310 	add.w	r3, r7, #16
 8009b10:	4611      	mov	r1, r2
 8009b12:	4618      	mov	r0, r3
 8009b14:	f001 f94a 	bl	800adac <xTaskCheckForTimeOut>
 8009b18:	4603      	mov	r3, r0
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	d124      	bne.n	8009b68 <xQueueReceive+0x1e0>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009b1e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009b20:	f000 fb4f 	bl	800a1c2 <prvIsQueueEmpty>
 8009b24:	4603      	mov	r3, r0
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d018      	beq.n	8009b5c <xQueueReceive+0x1d4>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009b2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b2c:	3324      	adds	r3, #36	@ 0x24
 8009b2e:	687a      	ldr	r2, [r7, #4]
 8009b30:	4611      	mov	r1, r2
 8009b32:	4618      	mov	r0, r3
 8009b34:	f000 ffc0 	bl	800aab8 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8009b38:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009b3a:	f000 faf0 	bl	800a11e <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8009b3e:	f000 fdcf 	bl	800a6e0 <xTaskResumeAll>
 8009b42:	4603      	mov	r3, r0
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	f47f af69 	bne.w	8009a1c <xQueueReceive+0x94>
                {
                    portYIELD_WITHIN_API();
 8009b4a:	4b18      	ldr	r3, [pc, #96]	@ (8009bac <xQueueReceive+0x224>)
 8009b4c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009b50:	601a      	str	r2, [r3, #0]
 8009b52:	f3bf 8f4f 	dsb	sy
 8009b56:	f3bf 8f6f 	isb	sy
 8009b5a:	e75f      	b.n	8009a1c <xQueueReceive+0x94>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8009b5c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009b5e:	f000 fade 	bl	800a11e <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8009b62:	f000 fdbd 	bl	800a6e0 <xTaskResumeAll>
 8009b66:	e759      	b.n	8009a1c <xQueueReceive+0x94>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8009b68:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009b6a:	f000 fad8 	bl	800a11e <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8009b6e:	f000 fdb7 	bl	800a6e0 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009b72:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009b74:	f000 fb25 	bl	800a1c2 <prvIsQueueEmpty>
 8009b78:	4603      	mov	r3, r0
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	f43f af4e 	beq.w	8009a1c <xQueueReceive+0x94>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
 8009b80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b82:	4618      	mov	r0, r3
 8009b84:	f004 fda2 	bl	800e6cc <SEGGER_SYSVIEW_ShrinkId>
 8009b88:	4604      	mov	r4, r0
 8009b8a:	2000      	movs	r0, #0
 8009b8c:	f004 fd9e 	bl	800e6cc <SEGGER_SYSVIEW_ShrinkId>
 8009b90:	4602      	mov	r2, r0
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	2101      	movs	r1, #1
 8009b96:	9100      	str	r1, [sp, #0]
 8009b98:	4621      	mov	r1, r4
 8009b9a:	205c      	movs	r0, #92	@ 0x5c
 8009b9c:	f003 ffd2 	bl	800db44 <SEGGER_SYSVIEW_RecordU32x4>
                return errQUEUE_EMPTY;
 8009ba0:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8009ba2:	4618      	mov	r0, r3
 8009ba4:	3734      	adds	r7, #52	@ 0x34
 8009ba6:	46bd      	mov	sp, r7
 8009ba8:	bd90      	pop	{r4, r7, pc}
 8009baa:	bf00      	nop
 8009bac:	e000ed04 	.word	0xe000ed04

08009bb0 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue,
                                TickType_t xTicksToWait )
{
 8009bb0:	b590      	push	{r4, r7, lr}
 8009bb2:	b091      	sub	sp, #68	@ 0x44
 8009bb4:	af02      	add	r7, sp, #8
 8009bb6:	6078      	str	r0, [r7, #4]
 8009bb8:	6039      	str	r1, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE;
 8009bba:	2300      	movs	r3, #0
 8009bbc:	637b      	str	r3, [r7, #52]	@ 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	62fb      	str	r3, [r7, #44]	@ 0x2c

    #if ( configUSE_MUTEXES == 1 )
        BaseType_t xInheritanceOccurred = pdFALSE;
 8009bc2:	2300      	movs	r3, #0
 8009bc4:	633b      	str	r3, [r7, #48]	@ 0x30
    #endif

    /* Check the queue pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8009bc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d10b      	bne.n	8009be4 <xQueueSemaphoreTake+0x34>
        __asm volatile
 8009bcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bd0:	f383 8811 	msr	BASEPRI, r3
 8009bd4:	f3bf 8f6f 	isb	sy
 8009bd8:	f3bf 8f4f 	dsb	sy
 8009bdc:	623b      	str	r3, [r7, #32]
    }
 8009bde:	bf00      	nop
 8009be0:	bf00      	nop
 8009be2:	e7fd      	b.n	8009be0 <xQueueSemaphoreTake+0x30>

    /* Check this really is a semaphore, in which case the item size will be
     * 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 8009be4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009be6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	d00b      	beq.n	8009c04 <xQueueSemaphoreTake+0x54>
        __asm volatile
 8009bec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bf0:	f383 8811 	msr	BASEPRI, r3
 8009bf4:	f3bf 8f6f 	isb	sy
 8009bf8:	f3bf 8f4f 	dsb	sy
 8009bfc:	61fb      	str	r3, [r7, #28]
    }
 8009bfe:	bf00      	nop
 8009c00:	bf00      	nop
 8009c02:	e7fd      	b.n	8009c00 <xQueueSemaphoreTake+0x50>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009c04:	f001 f9f8 	bl	800aff8 <xTaskGetSchedulerState>
 8009c08:	4603      	mov	r3, r0
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d102      	bne.n	8009c14 <xQueueSemaphoreTake+0x64>
 8009c0e:	683b      	ldr	r3, [r7, #0]
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d101      	bne.n	8009c18 <xQueueSemaphoreTake+0x68>
 8009c14:	2301      	movs	r3, #1
 8009c16:	e000      	b.n	8009c1a <xQueueSemaphoreTake+0x6a>
 8009c18:	2300      	movs	r3, #0
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d10b      	bne.n	8009c36 <xQueueSemaphoreTake+0x86>
        __asm volatile
 8009c1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c22:	f383 8811 	msr	BASEPRI, r3
 8009c26:	f3bf 8f6f 	isb	sy
 8009c2a:	f3bf 8f4f 	dsb	sy
 8009c2e:	61bb      	str	r3, [r7, #24]
    }
 8009c30:	bf00      	nop
 8009c32:	bf00      	nop
 8009c34:	e7fd      	b.n	8009c32 <xQueueSemaphoreTake+0x82>
    /*lint -save -e904 This function relaxes the coding standard somewhat to allow return
     * statements within the function itself.  This is done in the interest
     * of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8009c36:	f002 fc21 	bl	800c47c <vPortEnterCritical>
        {
            /* Semaphores are queues with an item size of 0, and where the
             * number of messages in the queue is the semaphore's count value. */
            const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8009c3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c3e:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8009c40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d034      	beq.n	8009cb0 <xQueueSemaphoreTake+0x100>
            {
                traceQUEUE_RECEIVE( pxQueue );
 8009c46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c48:	4618      	mov	r0, r3
 8009c4a:	f004 fd3f 	bl	800e6cc <SEGGER_SYSVIEW_ShrinkId>
 8009c4e:	4604      	mov	r4, r0
 8009c50:	2000      	movs	r0, #0
 8009c52:	f004 fd3b 	bl	800e6cc <SEGGER_SYSVIEW_ShrinkId>
 8009c56:	4602      	mov	r2, r0
 8009c58:	683b      	ldr	r3, [r7, #0]
 8009c5a:	2101      	movs	r1, #1
 8009c5c:	9100      	str	r1, [sp, #0]
 8009c5e:	4621      	mov	r1, r4
 8009c60:	205c      	movs	r0, #92	@ 0x5c
 8009c62:	f003 ff6f 	bl	800db44 <SEGGER_SYSVIEW_RecordU32x4>

                /* Semaphores are queues with a data size of zero and where the
                 * messages waiting is the semaphore's count.  Reduce the count. */
                pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8009c66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c68:	1e5a      	subs	r2, r3, #1
 8009c6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c6c:	639a      	str	r2, [r3, #56]	@ 0x38

                #if ( configUSE_MUTEXES == 1 )
                    {
                        if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009c6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d104      	bne.n	8009c80 <xQueueSemaphoreTake+0xd0>
                        {
                            /* Record the information required to implement
                             * priority inheritance should it become necessary. */
                            pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8009c76:	f001 fb8b 	bl	800b390 <pvTaskIncrementMutexHeldCount>
 8009c7a:	4602      	mov	r2, r0
 8009c7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c7e:	609a      	str	r2, [r3, #8]
                    }
                #endif /* configUSE_MUTEXES */

                /* Check to see if other tasks are blocked waiting to give the
                 * semaphore, and if so, unblock the highest priority such task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009c80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c82:	691b      	ldr	r3, [r3, #16]
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d00f      	beq.n	8009ca8 <xQueueSemaphoreTake+0xf8>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009c88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c8a:	3310      	adds	r3, #16
 8009c8c:	4618      	mov	r0, r3
 8009c8e:	f000 ffa7 	bl	800abe0 <xTaskRemoveFromEventList>
 8009c92:	4603      	mov	r3, r0
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d007      	beq.n	8009ca8 <xQueueSemaphoreTake+0xf8>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8009c98:	4b64      	ldr	r3, [pc, #400]	@ (8009e2c <xQueueSemaphoreTake+0x27c>)
 8009c9a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009c9e:	601a      	str	r2, [r3, #0]
 8009ca0:	f3bf 8f4f 	dsb	sy
 8009ca4:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8009ca8:	f002 fc1a 	bl	800c4e0 <vPortExitCritical>
                return pdPASS;
 8009cac:	2301      	movs	r3, #1
 8009cae:	e0b8      	b.n	8009e22 <xQueueSemaphoreTake+0x272>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8009cb0:	683b      	ldr	r3, [r7, #0]
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d122      	bne.n	8009cfc <xQueueSemaphoreTake+0x14c>
                    /* For inheritance to have occurred there must have been an
                     * initial timeout, and an adjusted timeout cannot become 0, as
                     * if it were 0 the function would have exited. */
                    #if ( configUSE_MUTEXES == 1 )
                        {
                            configASSERT( xInheritanceOccurred == pdFALSE );
 8009cb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	d00b      	beq.n	8009cd4 <xQueueSemaphoreTake+0x124>
        __asm volatile
 8009cbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cc0:	f383 8811 	msr	BASEPRI, r3
 8009cc4:	f3bf 8f6f 	isb	sy
 8009cc8:	f3bf 8f4f 	dsb	sy
 8009ccc:	617b      	str	r3, [r7, #20]
    }
 8009cce:	bf00      	nop
 8009cd0:	bf00      	nop
 8009cd2:	e7fd      	b.n	8009cd0 <xQueueSemaphoreTake+0x120>
                        }
                    #endif /* configUSE_MUTEXES */

                    /* The semaphore count was 0 and no block time is specified
                     * (or the block time has expired) so exit now. */
                    taskEXIT_CRITICAL();
 8009cd4:	f002 fc04 	bl	800c4e0 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
 8009cd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009cda:	4618      	mov	r0, r3
 8009cdc:	f004 fcf6 	bl	800e6cc <SEGGER_SYSVIEW_ShrinkId>
 8009ce0:	4604      	mov	r4, r0
 8009ce2:	2000      	movs	r0, #0
 8009ce4:	f004 fcf2 	bl	800e6cc <SEGGER_SYSVIEW_ShrinkId>
 8009ce8:	4602      	mov	r2, r0
 8009cea:	683b      	ldr	r3, [r7, #0]
 8009cec:	2101      	movs	r1, #1
 8009cee:	9100      	str	r1, [sp, #0]
 8009cf0:	4621      	mov	r1, r4
 8009cf2:	205c      	movs	r0, #92	@ 0x5c
 8009cf4:	f003 ff26 	bl	800db44 <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_EMPTY;
 8009cf8:	2300      	movs	r3, #0
 8009cfa:	e092      	b.n	8009e22 <xQueueSemaphoreTake+0x272>
                }
                else if( xEntryTimeSet == pdFALSE )
 8009cfc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d106      	bne.n	8009d10 <xQueueSemaphoreTake+0x160>
                {
                    /* The semaphore count was 0 and a block time was specified
                     * so configure the timeout structure ready to block. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8009d02:	f107 030c 	add.w	r3, r7, #12
 8009d06:	4618      	mov	r0, r3
 8009d08:	f001 f83a 	bl	800ad80 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8009d0c:	2301      	movs	r3, #1
 8009d0e:	637b      	str	r3, [r7, #52]	@ 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8009d10:	f002 fbe6 	bl	800c4e0 <vPortExitCritical>

        /* Interrupts and other tasks can give to and take from the semaphore
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8009d14:	f000 fcd6 	bl	800a6c4 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8009d18:	f002 fbb0 	bl	800c47c <vPortEnterCritical>
 8009d1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d1e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009d22:	b25b      	sxtb	r3, r3
 8009d24:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009d28:	d103      	bne.n	8009d32 <xQueueSemaphoreTake+0x182>
 8009d2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d2c:	2200      	movs	r2, #0
 8009d2e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009d32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d34:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009d38:	b25b      	sxtb	r3, r3
 8009d3a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009d3e:	d103      	bne.n	8009d48 <xQueueSemaphoreTake+0x198>
 8009d40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d42:	2200      	movs	r2, #0
 8009d44:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009d48:	f002 fbca 	bl	800c4e0 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009d4c:	463a      	mov	r2, r7
 8009d4e:	f107 030c 	add.w	r3, r7, #12
 8009d52:	4611      	mov	r1, r2
 8009d54:	4618      	mov	r0, r3
 8009d56:	f001 f829 	bl	800adac <xTaskCheckForTimeOut>
 8009d5a:	4603      	mov	r3, r0
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d132      	bne.n	8009dc6 <xQueueSemaphoreTake+0x216>
        {
            /* A block time is specified and not expired.  If the semaphore
             * count is 0 then enter the Blocked state to wait for a semaphore to
             * become available.  As semaphores are implemented with queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009d60:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009d62:	f000 fa2e 	bl	800a1c2 <prvIsQueueEmpty>
 8009d66:	4603      	mov	r3, r0
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d026      	beq.n	8009dba <xQueueSemaphoreTake+0x20a>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

                #if ( configUSE_MUTEXES == 1 )
                    {
                        if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009d6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d109      	bne.n	8009d88 <xQueueSemaphoreTake+0x1d8>
                        {
                            taskENTER_CRITICAL();
 8009d74:	f002 fb82 	bl	800c47c <vPortEnterCritical>
                            {
                                xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009d78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d7a:	689b      	ldr	r3, [r3, #8]
 8009d7c:	4618      	mov	r0, r3
 8009d7e:	f001 f959 	bl	800b034 <xTaskPriorityInherit>
 8009d82:	6338      	str	r0, [r7, #48]	@ 0x30
                            }
                            taskEXIT_CRITICAL();
 8009d84:	f002 fbac 	bl	800c4e0 <vPortExitCritical>
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* if ( configUSE_MUTEXES == 1 ) */

                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009d88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d8a:	3324      	adds	r3, #36	@ 0x24
 8009d8c:	683a      	ldr	r2, [r7, #0]
 8009d8e:	4611      	mov	r1, r2
 8009d90:	4618      	mov	r0, r3
 8009d92:	f000 fe91 	bl	800aab8 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8009d96:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009d98:	f000 f9c1 	bl	800a11e <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8009d9c:	f000 fca0 	bl	800a6e0 <xTaskResumeAll>
 8009da0:	4603      	mov	r3, r0
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	f47f af47 	bne.w	8009c36 <xQueueSemaphoreTake+0x86>
                {
                    portYIELD_WITHIN_API();
 8009da8:	4b20      	ldr	r3, [pc, #128]	@ (8009e2c <xQueueSemaphoreTake+0x27c>)
 8009daa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009dae:	601a      	str	r2, [r3, #0]
 8009db0:	f3bf 8f4f 	dsb	sy
 8009db4:	f3bf 8f6f 	isb	sy
 8009db8:	e73d      	b.n	8009c36 <xQueueSemaphoreTake+0x86>
            }
            else
            {
                /* There was no timeout and the semaphore count was not 0, so
                 * attempt to take the semaphore again. */
                prvUnlockQueue( pxQueue );
 8009dba:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009dbc:	f000 f9af 	bl	800a11e <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8009dc0:	f000 fc8e 	bl	800a6e0 <xTaskResumeAll>
 8009dc4:	e737      	b.n	8009c36 <xQueueSemaphoreTake+0x86>
            }
        }
        else
        {
            /* Timed out. */
            prvUnlockQueue( pxQueue );
 8009dc6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009dc8:	f000 f9a9 	bl	800a11e <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8009dcc:	f000 fc88 	bl	800a6e0 <xTaskResumeAll>

            /* If the semaphore count is 0 exit now as the timeout has
             * expired.  Otherwise return to attempt to take the semaphore that is
             * known to be available.  As semaphores are implemented by queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009dd0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009dd2:	f000 f9f6 	bl	800a1c2 <prvIsQueueEmpty>
 8009dd6:	4603      	mov	r3, r0
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	f43f af2c 	beq.w	8009c36 <xQueueSemaphoreTake+0x86>
                #if ( configUSE_MUTEXES == 1 )
                    {
                        /* xInheritanceOccurred could only have be set if
                         * pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
                         * test the mutex type again to check it is actually a mutex. */
                        if( xInheritanceOccurred != pdFALSE )
 8009dde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d00d      	beq.n	8009e00 <xQueueSemaphoreTake+0x250>
                        {
                            taskENTER_CRITICAL();
 8009de4:	f002 fb4a 	bl	800c47c <vPortEnterCritical>
                                /* This task blocking on the mutex caused another
                                 * task to inherit this task's priority.  Now this task
                                 * has timed out the priority should be disinherited
                                 * again, but only as low as the next highest priority
                                 * task that is waiting for the same mutex. */
                                uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8009de8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009dea:	f000 f8f0 	bl	8009fce <prvGetDisinheritPriorityAfterTimeout>
 8009dee:	6278      	str	r0, [r7, #36]	@ 0x24
                                vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8009df0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009df2:	689b      	ldr	r3, [r3, #8]
 8009df4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009df6:	4618      	mov	r0, r3
 8009df8:	f001 fa18 	bl	800b22c <vTaskPriorityDisinheritAfterTimeout>
                            }
                            taskEXIT_CRITICAL();
 8009dfc:	f002 fb70 	bl	800c4e0 <vPortExitCritical>
                        }
                    }
                #endif /* configUSE_MUTEXES */

                traceQUEUE_RECEIVE_FAILED( pxQueue );
 8009e00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e02:	4618      	mov	r0, r3
 8009e04:	f004 fc62 	bl	800e6cc <SEGGER_SYSVIEW_ShrinkId>
 8009e08:	4604      	mov	r4, r0
 8009e0a:	2000      	movs	r0, #0
 8009e0c:	f004 fc5e 	bl	800e6cc <SEGGER_SYSVIEW_ShrinkId>
 8009e10:	4602      	mov	r2, r0
 8009e12:	683b      	ldr	r3, [r7, #0]
 8009e14:	2101      	movs	r1, #1
 8009e16:	9100      	str	r1, [sp, #0]
 8009e18:	4621      	mov	r1, r4
 8009e1a:	205c      	movs	r0, #92	@ 0x5c
 8009e1c:	f003 fe92 	bl	800db44 <SEGGER_SYSVIEW_RecordU32x4>
                return errQUEUE_EMPTY;
 8009e20:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8009e22:	4618      	mov	r0, r3
 8009e24:	373c      	adds	r7, #60	@ 0x3c
 8009e26:	46bd      	mov	sp, r7
 8009e28:	bd90      	pop	{r4, r7, pc}
 8009e2a:	bf00      	nop
 8009e2c:	e000ed04 	.word	0xe000ed04

08009e30 <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue,
                                 void * const pvBuffer,
                                 BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009e30:	b590      	push	{r4, r7, lr}
 8009e32:	b091      	sub	sp, #68	@ 0x44
 8009e34:	af00      	add	r7, sp, #0
 8009e36:	60f8      	str	r0, [r7, #12]
 8009e38:	60b9      	str	r1, [r7, #8]
 8009e3a:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	63bb      	str	r3, [r7, #56]	@ 0x38

    configASSERT( pxQueue );
 8009e40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d10b      	bne.n	8009e5e <xQueueReceiveFromISR+0x2e>
        __asm volatile
 8009e46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e4a:	f383 8811 	msr	BASEPRI, r3
 8009e4e:	f3bf 8f6f 	isb	sy
 8009e52:	f3bf 8f4f 	dsb	sy
 8009e56:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
 8009e58:	bf00      	nop
 8009e5a:	bf00      	nop
 8009e5c:	e7fd      	b.n	8009e5a <xQueueReceiveFromISR+0x2a>
    configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009e5e:	68bb      	ldr	r3, [r7, #8]
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d103      	bne.n	8009e6c <xQueueReceiveFromISR+0x3c>
 8009e64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d101      	bne.n	8009e70 <xQueueReceiveFromISR+0x40>
 8009e6c:	2301      	movs	r3, #1
 8009e6e:	e000      	b.n	8009e72 <xQueueReceiveFromISR+0x42>
 8009e70:	2300      	movs	r3, #0
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d10b      	bne.n	8009e8e <xQueueReceiveFromISR+0x5e>
        __asm volatile
 8009e76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e7a:	f383 8811 	msr	BASEPRI, r3
 8009e7e:	f3bf 8f6f 	isb	sy
 8009e82:	f3bf 8f4f 	dsb	sy
 8009e86:	627b      	str	r3, [r7, #36]	@ 0x24
    }
 8009e88:	bf00      	nop
 8009e8a:	bf00      	nop
 8009e8c:	e7fd      	b.n	8009e8a <xQueueReceiveFromISR+0x5a>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009e8e:	f002 fbe5 	bl	800c65c <vPortValidateInterruptPriority>
        __asm volatile
 8009e92:	f3ef 8211 	mrs	r2, BASEPRI
 8009e96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e9a:	f383 8811 	msr	BASEPRI, r3
 8009e9e:	f3bf 8f6f 	isb	sy
 8009ea2:	f3bf 8f4f 	dsb	sy
 8009ea6:	623a      	str	r2, [r7, #32]
 8009ea8:	61fb      	str	r3, [r7, #28]
        return ulOriginalBASEPRI;
 8009eaa:	6a3b      	ldr	r3, [r7, #32]

    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009eac:	637b      	str	r3, [r7, #52]	@ 0x34
    {
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009eae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009eb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009eb2:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Cannot block in an ISR, so check there is data available. */
        if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009eb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d04e      	beq.n	8009f58 <xQueueReceiveFromISR+0x128>
        {
            const int8_t cRxLock = pxQueue->cRxLock;
 8009eba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ebc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009ec0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            traceQUEUE_RECEIVE_FROM_ISR( pxQueue );
 8009ec4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ec6:	4618      	mov	r0, r3
 8009ec8:	f004 fc00 	bl	800e6cc <SEGGER_SYSVIEW_ShrinkId>
 8009ecc:	4604      	mov	r4, r0
 8009ece:	68bb      	ldr	r3, [r7, #8]
 8009ed0:	4618      	mov	r0, r3
 8009ed2:	f004 fbfb 	bl	800e6cc <SEGGER_SYSVIEW_ShrinkId>
 8009ed6:	4602      	mov	r2, r0
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	4621      	mov	r1, r4
 8009edc:	2062      	movs	r0, #98	@ 0x62
 8009ede:	f003 fdbb 	bl	800da58 <SEGGER_SYSVIEW_RecordU32x3>

            prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009ee2:	68b9      	ldr	r1, [r7, #8]
 8009ee4:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009ee6:	f000 f8f4 	bl	800a0d2 <prvCopyDataFromQueue>
            pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009eea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009eec:	1e5a      	subs	r2, r3, #1
 8009eee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ef0:	639a      	str	r2, [r3, #56]	@ 0x38

            /* If the queue is locked the event list will not be modified.
             * Instead update the lock count so the task that unlocks the queue
             * will know that an ISR has removed data while the queue was
             * locked. */
            if( cRxLock == queueUNLOCKED )
 8009ef2:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8009ef6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009efa:	d112      	bne.n	8009f22 <xQueueReceiveFromISR+0xf2>
            {
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009efc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009efe:	691b      	ldr	r3, [r3, #16]
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d026      	beq.n	8009f52 <xQueueReceiveFromISR+0x122>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009f04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f06:	3310      	adds	r3, #16
 8009f08:	4618      	mov	r0, r3
 8009f0a:	f000 fe69 	bl	800abe0 <xTaskRemoveFromEventList>
 8009f0e:	4603      	mov	r3, r0
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d01e      	beq.n	8009f52 <xQueueReceiveFromISR+0x122>
                    {
                        /* The task waiting has a higher priority than us so
                         * force a context switch. */
                        if( pxHigherPriorityTaskWoken != NULL )
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	d01b      	beq.n	8009f52 <xQueueReceiveFromISR+0x122>
                        {
                            *pxHigherPriorityTaskWoken = pdTRUE;
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	2201      	movs	r2, #1
 8009f1e:	601a      	str	r2, [r3, #0]
 8009f20:	e017      	b.n	8009f52 <xQueueReceiveFromISR+0x122>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was removed while it was locked. */
                configASSERT( cRxLock != queueINT8_MAX );
 8009f22:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8009f26:	2b7f      	cmp	r3, #127	@ 0x7f
 8009f28:	d10b      	bne.n	8009f42 <xQueueReceiveFromISR+0x112>
        __asm volatile
 8009f2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f2e:	f383 8811 	msr	BASEPRI, r3
 8009f32:	f3bf 8f6f 	isb	sy
 8009f36:	f3bf 8f4f 	dsb	sy
 8009f3a:	61bb      	str	r3, [r7, #24]
    }
 8009f3c:	bf00      	nop
 8009f3e:	bf00      	nop
 8009f40:	e7fd      	b.n	8009f3e <xQueueReceiveFromISR+0x10e>

                pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8009f42:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009f46:	3301      	adds	r3, #1
 8009f48:	b2db      	uxtb	r3, r3
 8009f4a:	b25a      	sxtb	r2, r3
 8009f4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f4e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            }

            xReturn = pdPASS;
 8009f52:	2301      	movs	r3, #1
 8009f54:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009f56:	e010      	b.n	8009f7a <xQueueReceiveFromISR+0x14a>
        }
        else
        {
            xReturn = pdFAIL;
 8009f58:	2300      	movs	r3, #0
 8009f5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
            traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
 8009f5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f5e:	4618      	mov	r0, r3
 8009f60:	f004 fbb4 	bl	800e6cc <SEGGER_SYSVIEW_ShrinkId>
 8009f64:	4604      	mov	r4, r0
 8009f66:	68bb      	ldr	r3, [r7, #8]
 8009f68:	4618      	mov	r0, r3
 8009f6a:	f004 fbaf 	bl	800e6cc <SEGGER_SYSVIEW_ShrinkId>
 8009f6e:	4602      	mov	r2, r0
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	4621      	mov	r1, r4
 8009f74:	2062      	movs	r0, #98	@ 0x62
 8009f76:	f003 fd6f 	bl	800da58 <SEGGER_SYSVIEW_RecordU32x3>
 8009f7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f7c:	617b      	str	r3, [r7, #20]
        __asm volatile
 8009f7e:	697b      	ldr	r3, [r7, #20]
 8009f80:	f383 8811 	msr	BASEPRI, r3
    }
 8009f84:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8009f86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8009f88:	4618      	mov	r0, r3
 8009f8a:	3744      	adds	r7, #68	@ 0x44
 8009f8c:	46bd      	mov	sp, r7
 8009f8e:	bd90      	pop	{r4, r7, pc}

08009f90 <uxQueueMessagesWaiting>:
    return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8009f90:	b580      	push	{r7, lr}
 8009f92:	b084      	sub	sp, #16
 8009f94:	af00      	add	r7, sp, #0
 8009f96:	6078      	str	r0, [r7, #4]
    UBaseType_t uxReturn;

    configASSERT( xQueue );
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d10b      	bne.n	8009fb6 <uxQueueMessagesWaiting+0x26>
        __asm volatile
 8009f9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fa2:	f383 8811 	msr	BASEPRI, r3
 8009fa6:	f3bf 8f6f 	isb	sy
 8009faa:	f3bf 8f4f 	dsb	sy
 8009fae:	60bb      	str	r3, [r7, #8]
    }
 8009fb0:	bf00      	nop
 8009fb2:	bf00      	nop
 8009fb4:	e7fd      	b.n	8009fb2 <uxQueueMessagesWaiting+0x22>

    taskENTER_CRITICAL();
 8009fb6:	f002 fa61 	bl	800c47c <vPortEnterCritical>
    {
        uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009fbe:	60fb      	str	r3, [r7, #12]
    }
    taskEXIT_CRITICAL();
 8009fc0:	f002 fa8e 	bl	800c4e0 <vPortExitCritical>

    return uxReturn;
 8009fc4:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8009fc6:	4618      	mov	r0, r3
 8009fc8:	3710      	adds	r7, #16
 8009fca:	46bd      	mov	sp, r7
 8009fcc:	bd80      	pop	{r7, pc}

08009fce <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
    {
 8009fce:	b480      	push	{r7}
 8009fd0:	b085      	sub	sp, #20
 8009fd2:	af00      	add	r7, sp, #0
 8009fd4:	6078      	str	r0, [r7, #4]
         * priority, but the waiting task times out, then the holder should
         * disinherit the priority - but only down to the highest priority of any
         * other tasks that are waiting for the same mutex.  For this purpose,
         * return the priority of the highest priority task that is waiting for the
         * mutex. */
        if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	d006      	beq.n	8009fec <prvGetDisinheritPriorityAfterTimeout+0x1e>
        {
            uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	f1c3 0305 	rsb	r3, r3, #5
 8009fe8:	60fb      	str	r3, [r7, #12]
 8009fea:	e001      	b.n	8009ff0 <prvGetDisinheritPriorityAfterTimeout+0x22>
        }
        else
        {
            uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8009fec:	2300      	movs	r3, #0
 8009fee:	60fb      	str	r3, [r7, #12]
        }

        return uxHighestPriorityOfWaitingTasks;
 8009ff0:	68fb      	ldr	r3, [r7, #12]
    }
 8009ff2:	4618      	mov	r0, r3
 8009ff4:	3714      	adds	r7, #20
 8009ff6:	46bd      	mov	sp, r7
 8009ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ffc:	4770      	bx	lr

08009ffe <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8009ffe:	b580      	push	{r7, lr}
 800a000:	b086      	sub	sp, #24
 800a002:	af00      	add	r7, sp, #0
 800a004:	60f8      	str	r0, [r7, #12]
 800a006:	60b9      	str	r1, [r7, #8]
 800a008:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 800a00a:	2300      	movs	r3, #0
 800a00c:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a00e:	68fb      	ldr	r3, [r7, #12]
 800a010:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a012:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d10d      	bne.n	800a038 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	2b00      	cmp	r3, #0
 800a022:	d14d      	bne.n	800a0c0 <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	689b      	ldr	r3, [r3, #8]
 800a028:	4618      	mov	r0, r3
 800a02a:	f001 f87d 	bl	800b128 <xTaskPriorityDisinherit>
 800a02e:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	2200      	movs	r2, #0
 800a034:	609a      	str	r2, [r3, #8]
 800a036:	e043      	b.n	800a0c0 <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d119      	bne.n	800a072 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a03e:	68fb      	ldr	r3, [r7, #12]
 800a040:	6858      	ldr	r0, [r3, #4]
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a046:	461a      	mov	r2, r3
 800a048:	68b9      	ldr	r1, [r7, #8]
 800a04a:	f005 fcca 	bl	800f9e2 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a04e:	68fb      	ldr	r3, [r7, #12]
 800a050:	685a      	ldr	r2, [r3, #4]
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a056:	441a      	add	r2, r3
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	685a      	ldr	r2, [r3, #4]
 800a060:	68fb      	ldr	r3, [r7, #12]
 800a062:	689b      	ldr	r3, [r3, #8]
 800a064:	429a      	cmp	r2, r3
 800a066:	d32b      	bcc.n	800a0c0 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	681a      	ldr	r2, [r3, #0]
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	605a      	str	r2, [r3, #4]
 800a070:	e026      	b.n	800a0c0 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800a072:	68fb      	ldr	r3, [r7, #12]
 800a074:	68d8      	ldr	r0, [r3, #12]
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a07a:	461a      	mov	r2, r3
 800a07c:	68b9      	ldr	r1, [r7, #8]
 800a07e:	f005 fcb0 	bl	800f9e2 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800a082:	68fb      	ldr	r3, [r7, #12]
 800a084:	68da      	ldr	r2, [r3, #12]
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a08a:	425b      	negs	r3, r3
 800a08c:	441a      	add	r2, r3
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	68da      	ldr	r2, [r3, #12]
 800a096:	68fb      	ldr	r3, [r7, #12]
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	429a      	cmp	r2, r3
 800a09c:	d207      	bcs.n	800a0ae <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	689a      	ldr	r2, [r3, #8]
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a0a6:	425b      	negs	r3, r3
 800a0a8:	441a      	add	r2, r3
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	2b02      	cmp	r3, #2
 800a0b2:	d105      	bne.n	800a0c0 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a0b4:	693b      	ldr	r3, [r7, #16]
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d002      	beq.n	800a0c0 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 800a0ba:	693b      	ldr	r3, [r7, #16]
 800a0bc:	3b01      	subs	r3, #1
 800a0be:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a0c0:	693b      	ldr	r3, [r7, #16]
 800a0c2:	1c5a      	adds	r2, r3, #1
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	639a      	str	r2, [r3, #56]	@ 0x38

    return xReturn;
 800a0c8:	697b      	ldr	r3, [r7, #20]
}
 800a0ca:	4618      	mov	r0, r3
 800a0cc:	3718      	adds	r7, #24
 800a0ce:	46bd      	mov	sp, r7
 800a0d0:	bd80      	pop	{r7, pc}

0800a0d2 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 800a0d2:	b580      	push	{r7, lr}
 800a0d4:	b082      	sub	sp, #8
 800a0d6:	af00      	add	r7, sp, #0
 800a0d8:	6078      	str	r0, [r7, #4]
 800a0da:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d018      	beq.n	800a116 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	68da      	ldr	r2, [r3, #12]
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a0ec:	441a      	add	r2, r3
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	68da      	ldr	r2, [r3, #12]
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	689b      	ldr	r3, [r3, #8]
 800a0fa:	429a      	cmp	r2, r3
 800a0fc:	d303      	bcc.n	800a106 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	681a      	ldr	r2, [r3, #0]
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	68d9      	ldr	r1, [r3, #12]
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a10e:	461a      	mov	r2, r3
 800a110:	6838      	ldr	r0, [r7, #0]
 800a112:	f005 fc66 	bl	800f9e2 <memcpy>
    }
}
 800a116:	bf00      	nop
 800a118:	3708      	adds	r7, #8
 800a11a:	46bd      	mov	sp, r7
 800a11c:	bd80      	pop	{r7, pc}

0800a11e <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a11e:	b580      	push	{r7, lr}
 800a120:	b084      	sub	sp, #16
 800a122:	af00      	add	r7, sp, #0
 800a124:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 800a126:	f002 f9a9 	bl	800c47c <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a130:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 800a132:	e011      	b.n	800a158 <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d012      	beq.n	800a162 <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	3324      	adds	r3, #36	@ 0x24
 800a140:	4618      	mov	r0, r3
 800a142:	f000 fd4d 	bl	800abe0 <xTaskRemoveFromEventList>
 800a146:	4603      	mov	r3, r0
 800a148:	2b00      	cmp	r3, #0
 800a14a:	d001      	beq.n	800a150 <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 800a14c:	f000 fe96 	bl	800ae7c <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 800a150:	7bfb      	ldrb	r3, [r7, #15]
 800a152:	3b01      	subs	r3, #1
 800a154:	b2db      	uxtb	r3, r3
 800a156:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 800a158:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	dce9      	bgt.n	800a134 <prvUnlockQueue+0x16>
 800a160:	e000      	b.n	800a164 <prvUnlockQueue+0x46>
                        break;
 800a162:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	22ff      	movs	r2, #255	@ 0xff
 800a168:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 800a16c:	f002 f9b8 	bl	800c4e0 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 800a170:	f002 f984 	bl	800c47c <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a17a:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 800a17c:	e011      	b.n	800a1a2 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	691b      	ldr	r3, [r3, #16]
 800a182:	2b00      	cmp	r3, #0
 800a184:	d012      	beq.n	800a1ac <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	3310      	adds	r3, #16
 800a18a:	4618      	mov	r0, r3
 800a18c:	f000 fd28 	bl	800abe0 <xTaskRemoveFromEventList>
 800a190:	4603      	mov	r3, r0
 800a192:	2b00      	cmp	r3, #0
 800a194:	d001      	beq.n	800a19a <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 800a196:	f000 fe71 	bl	800ae7c <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 800a19a:	7bbb      	ldrb	r3, [r7, #14]
 800a19c:	3b01      	subs	r3, #1
 800a19e:	b2db      	uxtb	r3, r3
 800a1a0:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 800a1a2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	dce9      	bgt.n	800a17e <prvUnlockQueue+0x60>
 800a1aa:	e000      	b.n	800a1ae <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 800a1ac:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	22ff      	movs	r2, #255	@ 0xff
 800a1b2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 800a1b6:	f002 f993 	bl	800c4e0 <vPortExitCritical>
}
 800a1ba:	bf00      	nop
 800a1bc:	3710      	adds	r7, #16
 800a1be:	46bd      	mov	sp, r7
 800a1c0:	bd80      	pop	{r7, pc}

0800a1c2 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 800a1c2:	b580      	push	{r7, lr}
 800a1c4:	b084      	sub	sp, #16
 800a1c6:	af00      	add	r7, sp, #0
 800a1c8:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 800a1ca:	f002 f957 	bl	800c47c <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d102      	bne.n	800a1dc <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 800a1d6:	2301      	movs	r3, #1
 800a1d8:	60fb      	str	r3, [r7, #12]
 800a1da:	e001      	b.n	800a1e0 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 800a1dc:	2300      	movs	r3, #0
 800a1de:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 800a1e0:	f002 f97e 	bl	800c4e0 <vPortExitCritical>

    return xReturn;
 800a1e4:	68fb      	ldr	r3, [r7, #12]
}
 800a1e6:	4618      	mov	r0, r3
 800a1e8:	3710      	adds	r7, #16
 800a1ea:	46bd      	mov	sp, r7
 800a1ec:	bd80      	pop	{r7, pc}

0800a1ee <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 800a1ee:	b580      	push	{r7, lr}
 800a1f0:	b084      	sub	sp, #16
 800a1f2:	af00      	add	r7, sp, #0
 800a1f4:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 800a1f6:	f002 f941 	bl	800c47c <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a202:	429a      	cmp	r2, r3
 800a204:	d102      	bne.n	800a20c <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 800a206:	2301      	movs	r3, #1
 800a208:	60fb      	str	r3, [r7, #12]
 800a20a:	e001      	b.n	800a210 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 800a20c:	2300      	movs	r3, #0
 800a20e:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 800a210:	f002 f966 	bl	800c4e0 <vPortExitCritical>

    return xReturn;
 800a214:	68fb      	ldr	r3, [r7, #12]
}
 800a216:	4618      	mov	r0, r3
 800a218:	3710      	adds	r7, #16
 800a21a:	46bd      	mov	sp, r7
 800a21c:	bd80      	pop	{r7, pc}

0800a21e <xQueueIsQueueFullFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
{
 800a21e:	b480      	push	{r7}
 800a220:	b087      	sub	sp, #28
 800a222:	af00      	add	r7, sp, #0
 800a224:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;
    Queue_t * const pxQueue = xQueue;
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 800a22a:	693b      	ldr	r3, [r7, #16]
 800a22c:	2b00      	cmp	r3, #0
 800a22e:	d10b      	bne.n	800a248 <xQueueIsQueueFullFromISR+0x2a>
        __asm volatile
 800a230:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a234:	f383 8811 	msr	BASEPRI, r3
 800a238:	f3bf 8f6f 	isb	sy
 800a23c:	f3bf 8f4f 	dsb	sy
 800a240:	60fb      	str	r3, [r7, #12]
    }
 800a242:	bf00      	nop
 800a244:	bf00      	nop
 800a246:	e7fd      	b.n	800a244 <xQueueIsQueueFullFromISR+0x26>

    if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a248:	693b      	ldr	r3, [r7, #16]
 800a24a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a24c:	693b      	ldr	r3, [r7, #16]
 800a24e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a250:	429a      	cmp	r2, r3
 800a252:	d102      	bne.n	800a25a <xQueueIsQueueFullFromISR+0x3c>
    {
        xReturn = pdTRUE;
 800a254:	2301      	movs	r3, #1
 800a256:	617b      	str	r3, [r7, #20]
 800a258:	e001      	b.n	800a25e <xQueueIsQueueFullFromISR+0x40>
    }
    else
    {
        xReturn = pdFALSE;
 800a25a:	2300      	movs	r3, #0
 800a25c:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 800a25e:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800a260:	4618      	mov	r0, r3
 800a262:	371c      	adds	r7, #28
 800a264:	46bd      	mov	sp, r7
 800a266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a26a:	4770      	bx	lr

0800a26c <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 800a26c:	b580      	push	{r7, lr}
 800a26e:	b084      	sub	sp, #16
 800a270:	af00      	add	r7, sp, #0
 800a272:	6078      	str	r0, [r7, #4]
 800a274:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        /* See if there is an empty space in the registry.  A NULL name denotes
         * a free slot. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a276:	2300      	movs	r3, #0
 800a278:	60fb      	str	r3, [r7, #12]
 800a27a:	e01e      	b.n	800a2ba <vQueueAddToRegistry+0x4e>
        {
            if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800a27c:	4a13      	ldr	r2, [pc, #76]	@ (800a2cc <vQueueAddToRegistry+0x60>)
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a284:	2b00      	cmp	r3, #0
 800a286:	d115      	bne.n	800a2b4 <vQueueAddToRegistry+0x48>
            {
                /* Store the information on this queue. */
                xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800a288:	4910      	ldr	r1, [pc, #64]	@ (800a2cc <vQueueAddToRegistry+0x60>)
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	683a      	ldr	r2, [r7, #0]
 800a28e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
                xQueueRegistry[ ux ].xHandle = xQueue;
 800a292:	4a0e      	ldr	r2, [pc, #56]	@ (800a2cc <vQueueAddToRegistry+0x60>)
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	00db      	lsls	r3, r3, #3
 800a298:	4413      	add	r3, r2
 800a29a:	687a      	ldr	r2, [r7, #4]
 800a29c:	605a      	str	r2, [r3, #4]

                traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	4618      	mov	r0, r3
 800a2a2:	f004 fa13 	bl	800e6cc <SEGGER_SYSVIEW_ShrinkId>
 800a2a6:	4601      	mov	r1, r0
 800a2a8:	683b      	ldr	r3, [r7, #0]
 800a2aa:	461a      	mov	r2, r3
 800a2ac:	2071      	movs	r0, #113	@ 0x71
 800a2ae:	f003 fb79 	bl	800d9a4 <SEGGER_SYSVIEW_RecordU32x2>
                break;
 800a2b2:	e006      	b.n	800a2c2 <vQueueAddToRegistry+0x56>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a2b4:	68fb      	ldr	r3, [r7, #12]
 800a2b6:	3301      	adds	r3, #1
 800a2b8:	60fb      	str	r3, [r7, #12]
 800a2ba:	68fb      	ldr	r3, [r7, #12]
 800a2bc:	2b07      	cmp	r3, #7
 800a2be:	d9dd      	bls.n	800a27c <vQueueAddToRegistry+0x10>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
 800a2c0:	bf00      	nop
 800a2c2:	bf00      	nop
 800a2c4:	3710      	adds	r7, #16
 800a2c6:	46bd      	mov	sp, r7
 800a2c8:	bd80      	pop	{r7, pc}
 800a2ca:	bf00      	nop
 800a2cc:	200017ec 	.word	0x200017ec

0800a2d0 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 800a2d0:	b580      	push	{r7, lr}
 800a2d2:	b086      	sub	sp, #24
 800a2d4:	af00      	add	r7, sp, #0
 800a2d6:	60f8      	str	r0, [r7, #12]
 800a2d8:	60b9      	str	r1, [r7, #8]
 800a2da:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 800a2e0:	f002 f8cc 	bl	800c47c <vPortEnterCritical>
 800a2e4:	697b      	ldr	r3, [r7, #20]
 800a2e6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a2ea:	b25b      	sxtb	r3, r3
 800a2ec:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a2f0:	d103      	bne.n	800a2fa <vQueueWaitForMessageRestricted+0x2a>
 800a2f2:	697b      	ldr	r3, [r7, #20]
 800a2f4:	2200      	movs	r2, #0
 800a2f6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a2fa:	697b      	ldr	r3, [r7, #20]
 800a2fc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a300:	b25b      	sxtb	r3, r3
 800a302:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a306:	d103      	bne.n	800a310 <vQueueWaitForMessageRestricted+0x40>
 800a308:	697b      	ldr	r3, [r7, #20]
 800a30a:	2200      	movs	r2, #0
 800a30c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a310:	f002 f8e6 	bl	800c4e0 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a314:	697b      	ldr	r3, [r7, #20]
 800a316:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a318:	2b00      	cmp	r3, #0
 800a31a:	d106      	bne.n	800a32a <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a31c:	697b      	ldr	r3, [r7, #20]
 800a31e:	3324      	adds	r3, #36	@ 0x24
 800a320:	687a      	ldr	r2, [r7, #4]
 800a322:	68b9      	ldr	r1, [r7, #8]
 800a324:	4618      	mov	r0, r3
 800a326:	f000 fc2b 	bl	800ab80 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 800a32a:	6978      	ldr	r0, [r7, #20]
 800a32c:	f7ff fef7 	bl	800a11e <prvUnlockQueue>
    }
 800a330:	bf00      	nop
 800a332:	3718      	adds	r7, #24
 800a334:	46bd      	mov	sp, r7
 800a336:	bd80      	pop	{r7, pc}

0800a338 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 800a338:	b580      	push	{r7, lr}
 800a33a:	b08c      	sub	sp, #48	@ 0x30
 800a33c:	af04      	add	r7, sp, #16
 800a33e:	60f8      	str	r0, [r7, #12]
 800a340:	60b9      	str	r1, [r7, #8]
 800a342:	603b      	str	r3, [r7, #0]
 800a344:	4613      	mov	r3, r2
 800a346:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a348:	88fb      	ldrh	r3, [r7, #6]
 800a34a:	009b      	lsls	r3, r3, #2
 800a34c:	4618      	mov	r0, r3
 800a34e:	f002 f9c7 	bl	800c6e0 <pvPortMalloc>
 800a352:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 800a354:	697b      	ldr	r3, [r7, #20]
 800a356:	2b00      	cmp	r3, #0
 800a358:	d00e      	beq.n	800a378 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a35a:	2058      	movs	r0, #88	@ 0x58
 800a35c:	f002 f9c0 	bl	800c6e0 <pvPortMalloc>
 800a360:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 800a362:	69fb      	ldr	r3, [r7, #28]
 800a364:	2b00      	cmp	r3, #0
 800a366:	d003      	beq.n	800a370 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 800a368:	69fb      	ldr	r3, [r7, #28]
 800a36a:	697a      	ldr	r2, [r7, #20]
 800a36c:	631a      	str	r2, [r3, #48]	@ 0x30
 800a36e:	e005      	b.n	800a37c <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 800a370:	6978      	ldr	r0, [r7, #20]
 800a372:	f002 fa97 	bl	800c8a4 <vPortFree>
 800a376:	e001      	b.n	800a37c <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 800a378:	2300      	movs	r3, #0
 800a37a:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 800a37c:	69fb      	ldr	r3, [r7, #28]
 800a37e:	2b00      	cmp	r3, #0
 800a380:	d013      	beq.n	800a3aa <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a382:	88fa      	ldrh	r2, [r7, #6]
 800a384:	2300      	movs	r3, #0
 800a386:	9303      	str	r3, [sp, #12]
 800a388:	69fb      	ldr	r3, [r7, #28]
 800a38a:	9302      	str	r3, [sp, #8]
 800a38c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a38e:	9301      	str	r3, [sp, #4]
 800a390:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a392:	9300      	str	r3, [sp, #0]
 800a394:	683b      	ldr	r3, [r7, #0]
 800a396:	68b9      	ldr	r1, [r7, #8]
 800a398:	68f8      	ldr	r0, [r7, #12]
 800a39a:	f000 f80e 	bl	800a3ba <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 800a39e:	69f8      	ldr	r0, [r7, #28]
 800a3a0:	f000 f8a2 	bl	800a4e8 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 800a3a4:	2301      	movs	r3, #1
 800a3a6:	61bb      	str	r3, [r7, #24]
 800a3a8:	e002      	b.n	800a3b0 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a3aa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a3ae:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 800a3b0:	69bb      	ldr	r3, [r7, #24]
    }
 800a3b2:	4618      	mov	r0, r3
 800a3b4:	3720      	adds	r7, #32
 800a3b6:	46bd      	mov	sp, r7
 800a3b8:	bd80      	pop	{r7, pc}

0800a3ba <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 800a3ba:	b580      	push	{r7, lr}
 800a3bc:	b088      	sub	sp, #32
 800a3be:	af00      	add	r7, sp, #0
 800a3c0:	60f8      	str	r0, [r7, #12]
 800a3c2:	60b9      	str	r1, [r7, #8]
 800a3c4:	607a      	str	r2, [r7, #4]
 800a3c6:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a3c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3ca:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	009b      	lsls	r3, r3, #2
 800a3d0:	461a      	mov	r2, r3
 800a3d2:	21a5      	movs	r1, #165	@ 0xa5
 800a3d4:	f005 fa89 	bl	800f8ea <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a3d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3da:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a3e2:	3b01      	subs	r3, #1
 800a3e4:	009b      	lsls	r3, r3, #2
 800a3e6:	4413      	add	r3, r2
 800a3e8:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a3ea:	69bb      	ldr	r3, [r7, #24]
 800a3ec:	f023 0307 	bic.w	r3, r3, #7
 800a3f0:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a3f2:	69bb      	ldr	r3, [r7, #24]
 800a3f4:	f003 0307 	and.w	r3, r3, #7
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	d00b      	beq.n	800a414 <prvInitialiseNewTask+0x5a>
        __asm volatile
 800a3fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a400:	f383 8811 	msr	BASEPRI, r3
 800a404:	f3bf 8f6f 	isb	sy
 800a408:	f3bf 8f4f 	dsb	sy
 800a40c:	617b      	str	r3, [r7, #20]
    }
 800a40e:	bf00      	nop
 800a410:	bf00      	nop
 800a412:	e7fd      	b.n	800a410 <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 800a414:	68bb      	ldr	r3, [r7, #8]
 800a416:	2b00      	cmp	r3, #0
 800a418:	d01f      	beq.n	800a45a <prvInitialiseNewTask+0xa0>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a41a:	2300      	movs	r3, #0
 800a41c:	61fb      	str	r3, [r7, #28]
 800a41e:	e012      	b.n	800a446 <prvInitialiseNewTask+0x8c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a420:	68ba      	ldr	r2, [r7, #8]
 800a422:	69fb      	ldr	r3, [r7, #28]
 800a424:	4413      	add	r3, r2
 800a426:	7819      	ldrb	r1, [r3, #0]
 800a428:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a42a:	69fb      	ldr	r3, [r7, #28]
 800a42c:	4413      	add	r3, r2
 800a42e:	3334      	adds	r3, #52	@ 0x34
 800a430:	460a      	mov	r2, r1
 800a432:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 800a434:	68ba      	ldr	r2, [r7, #8]
 800a436:	69fb      	ldr	r3, [r7, #28]
 800a438:	4413      	add	r3, r2
 800a43a:	781b      	ldrb	r3, [r3, #0]
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	d006      	beq.n	800a44e <prvInitialiseNewTask+0x94>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a440:	69fb      	ldr	r3, [r7, #28]
 800a442:	3301      	adds	r3, #1
 800a444:	61fb      	str	r3, [r7, #28]
 800a446:	69fb      	ldr	r3, [r7, #28]
 800a448:	2b09      	cmp	r3, #9
 800a44a:	d9e9      	bls.n	800a420 <prvInitialiseNewTask+0x66>
 800a44c:	e000      	b.n	800a450 <prvInitialiseNewTask+0x96>
            {
                break;
 800a44e:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a450:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a452:	2200      	movs	r2, #0
 800a454:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800a458:	e003      	b.n	800a462 <prvInitialiseNewTask+0xa8>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a45a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a45c:	2200      	movs	r2, #0
 800a45e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a462:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a464:	2b04      	cmp	r3, #4
 800a466:	d901      	bls.n	800a46c <prvInitialiseNewTask+0xb2>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a468:	2304      	movs	r3, #4
 800a46a:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 800a46c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a46e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a470:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 800a472:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a474:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a476:	649a      	str	r2, [r3, #72]	@ 0x48
            pxNewTCB->uxMutexesHeld = 0;
 800a478:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a47a:	2200      	movs	r2, #0
 800a47c:	64da      	str	r2, [r3, #76]	@ 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a47e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a480:	3304      	adds	r3, #4
 800a482:	4618      	mov	r0, r3
 800a484:	f7fe ff0a 	bl	800929c <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a488:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a48a:	3318      	adds	r3, #24
 800a48c:	4618      	mov	r0, r3
 800a48e:	f7fe ff05 	bl	800929c <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a492:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a494:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a496:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a498:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a49a:	f1c3 0205 	rsb	r2, r3, #5
 800a49e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4a0:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a4a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a4a6:	625a      	str	r2, [r3, #36]	@ 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 800a4a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4aa:	3350      	adds	r3, #80	@ 0x50
 800a4ac:	2204      	movs	r2, #4
 800a4ae:	2100      	movs	r1, #0
 800a4b0:	4618      	mov	r0, r3
 800a4b2:	f005 fa1a 	bl	800f8ea <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 800a4b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4b8:	3354      	adds	r3, #84	@ 0x54
 800a4ba:	2201      	movs	r2, #1
 800a4bc:	2100      	movs	r1, #0
 800a4be:	4618      	mov	r0, r3
 800a4c0:	f005 fa13 	bl	800f8ea <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a4c4:	683a      	ldr	r2, [r7, #0]
 800a4c6:	68f9      	ldr	r1, [r7, #12]
 800a4c8:	69b8      	ldr	r0, [r7, #24]
 800a4ca:	f001 fe25 	bl	800c118 <pxPortInitialiseStack>
 800a4ce:	4602      	mov	r2, r0
 800a4d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4d2:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 800a4d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	d002      	beq.n	800a4e0 <prvInitialiseNewTask+0x126>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a4da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a4dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a4de:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800a4e0:	bf00      	nop
 800a4e2:	3720      	adds	r7, #32
 800a4e4:	46bd      	mov	sp, r7
 800a4e6:	bd80      	pop	{r7, pc}

0800a4e8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 800a4e8:	b5b0      	push	{r4, r5, r7, lr}
 800a4ea:	b084      	sub	sp, #16
 800a4ec:	af02      	add	r7, sp, #8
 800a4ee:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 800a4f0:	f001 ffc4 	bl	800c47c <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 800a4f4:	4b3b      	ldr	r3, [pc, #236]	@ (800a5e4 <prvAddNewTaskToReadyList+0xfc>)
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	3301      	adds	r3, #1
 800a4fa:	4a3a      	ldr	r2, [pc, #232]	@ (800a5e4 <prvAddNewTaskToReadyList+0xfc>)
 800a4fc:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 800a4fe:	4b3a      	ldr	r3, [pc, #232]	@ (800a5e8 <prvAddNewTaskToReadyList+0x100>)
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	2b00      	cmp	r3, #0
 800a504:	d109      	bne.n	800a51a <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 800a506:	4a38      	ldr	r2, [pc, #224]	@ (800a5e8 <prvAddNewTaskToReadyList+0x100>)
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a50c:	4b35      	ldr	r3, [pc, #212]	@ (800a5e4 <prvAddNewTaskToReadyList+0xfc>)
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	2b01      	cmp	r3, #1
 800a512:	d110      	bne.n	800a536 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 800a514:	f000 fcd6 	bl	800aec4 <prvInitialiseTaskLists>
 800a518:	e00d      	b.n	800a536 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 800a51a:	4b34      	ldr	r3, [pc, #208]	@ (800a5ec <prvAddNewTaskToReadyList+0x104>)
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d109      	bne.n	800a536 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a522:	4b31      	ldr	r3, [pc, #196]	@ (800a5e8 <prvAddNewTaskToReadyList+0x100>)
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a52c:	429a      	cmp	r2, r3
 800a52e:	d802      	bhi.n	800a536 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 800a530:	4a2d      	ldr	r2, [pc, #180]	@ (800a5e8 <prvAddNewTaskToReadyList+0x100>)
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 800a536:	4b2e      	ldr	r3, [pc, #184]	@ (800a5f0 <prvAddNewTaskToReadyList+0x108>)
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	3301      	adds	r3, #1
 800a53c:	4a2c      	ldr	r2, [pc, #176]	@ (800a5f0 <prvAddNewTaskToReadyList+0x108>)
 800a53e:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a540:	4b2b      	ldr	r3, [pc, #172]	@ (800a5f0 <prvAddNewTaskToReadyList+0x108>)
 800a542:	681a      	ldr	r2, [r3, #0]
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	641a      	str	r2, [r3, #64]	@ 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	d016      	beq.n	800a57c <prvAddNewTaskToReadyList+0x94>
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	4618      	mov	r0, r3
 800a552:	f003 ff95 	bl	800e480 <SEGGER_SYSVIEW_OnTaskCreate>
 800a556:	6878      	ldr	r0, [r7, #4]
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a566:	461d      	mov	r5, r3
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	461c      	mov	r4, r3
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a572:	1ae3      	subs	r3, r4, r3
 800a574:	9300      	str	r3, [sp, #0]
 800a576:	462b      	mov	r3, r5
 800a578:	f002 fb64 	bl	800cc44 <SYSVIEW_AddTask>

        prvAddTaskToReadyList( pxNewTCB );
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	4618      	mov	r0, r3
 800a580:	f004 f802 	bl	800e588 <SEGGER_SYSVIEW_OnTaskStartReady>
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a588:	2201      	movs	r2, #1
 800a58a:	409a      	lsls	r2, r3
 800a58c:	4b19      	ldr	r3, [pc, #100]	@ (800a5f4 <prvAddNewTaskToReadyList+0x10c>)
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	4313      	orrs	r3, r2
 800a592:	4a18      	ldr	r2, [pc, #96]	@ (800a5f4 <prvAddNewTaskToReadyList+0x10c>)
 800a594:	6013      	str	r3, [r2, #0]
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a59a:	4613      	mov	r3, r2
 800a59c:	009b      	lsls	r3, r3, #2
 800a59e:	4413      	add	r3, r2
 800a5a0:	009b      	lsls	r3, r3, #2
 800a5a2:	4a15      	ldr	r2, [pc, #84]	@ (800a5f8 <prvAddNewTaskToReadyList+0x110>)
 800a5a4:	441a      	add	r2, r3
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	3304      	adds	r3, #4
 800a5aa:	4619      	mov	r1, r3
 800a5ac:	4610      	mov	r0, r2
 800a5ae:	f7fe fe82 	bl	80092b6 <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 800a5b2:	f001 ff95 	bl	800c4e0 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 800a5b6:	4b0d      	ldr	r3, [pc, #52]	@ (800a5ec <prvAddNewTaskToReadyList+0x104>)
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	d00e      	beq.n	800a5dc <prvAddNewTaskToReadyList+0xf4>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a5be:	4b0a      	ldr	r3, [pc, #40]	@ (800a5e8 <prvAddNewTaskToReadyList+0x100>)
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5c8:	429a      	cmp	r2, r3
 800a5ca:	d207      	bcs.n	800a5dc <prvAddNewTaskToReadyList+0xf4>
        {
            taskYIELD_IF_USING_PREEMPTION();
 800a5cc:	4b0b      	ldr	r3, [pc, #44]	@ (800a5fc <prvAddNewTaskToReadyList+0x114>)
 800a5ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a5d2:	601a      	str	r2, [r3, #0]
 800a5d4:	f3bf 8f4f 	dsb	sy
 800a5d8:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800a5dc:	bf00      	nop
 800a5de:	3708      	adds	r7, #8
 800a5e0:	46bd      	mov	sp, r7
 800a5e2:	bdb0      	pop	{r4, r5, r7, pc}
 800a5e4:	20001904 	.word	0x20001904
 800a5e8:	2000182c 	.word	0x2000182c
 800a5ec:	20001910 	.word	0x20001910
 800a5f0:	20001920 	.word	0x20001920
 800a5f4:	2000190c 	.word	0x2000190c
 800a5f8:	20001830 	.word	0x20001830
 800a5fc:	e000ed04 	.word	0xe000ed04

0800a600 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a600:	b580      	push	{r7, lr}
 800a602:	b086      	sub	sp, #24
 800a604:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 800a606:	4b27      	ldr	r3, [pc, #156]	@ (800a6a4 <vTaskStartScheduler+0xa4>)
 800a608:	9301      	str	r3, [sp, #4]
 800a60a:	2300      	movs	r3, #0
 800a60c:	9300      	str	r3, [sp, #0]
 800a60e:	2300      	movs	r3, #0
 800a610:	2282      	movs	r2, #130	@ 0x82
 800a612:	4925      	ldr	r1, [pc, #148]	@ (800a6a8 <vTaskStartScheduler+0xa8>)
 800a614:	4825      	ldr	r0, [pc, #148]	@ (800a6ac <vTaskStartScheduler+0xac>)
 800a616:	f7ff fe8f 	bl	800a338 <xTaskCreate>
 800a61a:	60f8      	str	r0, [r7, #12]
        }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
        {
            if( xReturn == pdPASS )
 800a61c:	68fb      	ldr	r3, [r7, #12]
 800a61e:	2b01      	cmp	r3, #1
 800a620:	d102      	bne.n	800a628 <vTaskStartScheduler+0x28>
            {
                xReturn = xTimerCreateTimerTask();
 800a622:	f001 f9db 	bl	800b9dc <xTimerCreateTimerTask>
 800a626:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 800a628:	68fb      	ldr	r3, [r7, #12]
 800a62a:	2b01      	cmp	r3, #1
 800a62c:	d124      	bne.n	800a678 <vTaskStartScheduler+0x78>
        __asm volatile
 800a62e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a632:	f383 8811 	msr	BASEPRI, r3
 800a636:	f3bf 8f6f 	isb	sy
 800a63a:	f3bf 8f4f 	dsb	sy
 800a63e:	60bb      	str	r3, [r7, #8]
    }
 800a640:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 800a642:	4b1b      	ldr	r3, [pc, #108]	@ (800a6b0 <vTaskStartScheduler+0xb0>)
 800a644:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a648:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 800a64a:	4b1a      	ldr	r3, [pc, #104]	@ (800a6b4 <vTaskStartScheduler+0xb4>)
 800a64c:	2201      	movs	r2, #1
 800a64e:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a650:	4b19      	ldr	r3, [pc, #100]	@ (800a6b8 <vTaskStartScheduler+0xb8>)
 800a652:	2200      	movs	r2, #0
 800a654:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 800a656:	4b19      	ldr	r3, [pc, #100]	@ (800a6bc <vTaskStartScheduler+0xbc>)
 800a658:	681a      	ldr	r2, [r3, #0]
 800a65a:	4b12      	ldr	r3, [pc, #72]	@ (800a6a4 <vTaskStartScheduler+0xa4>)
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	429a      	cmp	r2, r3
 800a660:	d102      	bne.n	800a668 <vTaskStartScheduler+0x68>
 800a662:	f003 fef1 	bl	800e448 <SEGGER_SYSVIEW_OnIdle>
 800a666:	e004      	b.n	800a672 <vTaskStartScheduler+0x72>
 800a668:	4b14      	ldr	r3, [pc, #80]	@ (800a6bc <vTaskStartScheduler+0xbc>)
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	4618      	mov	r0, r3
 800a66e:	f003 ff49 	bl	800e504 <SEGGER_SYSVIEW_OnTaskStartExec>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 800a672:	f001 fddf 	bl	800c234 <xPortStartScheduler>
 800a676:	e00f      	b.n	800a698 <vTaskStartScheduler+0x98>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a678:	68fb      	ldr	r3, [r7, #12]
 800a67a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a67e:	d10b      	bne.n	800a698 <vTaskStartScheduler+0x98>
        __asm volatile
 800a680:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a684:	f383 8811 	msr	BASEPRI, r3
 800a688:	f3bf 8f6f 	isb	sy
 800a68c:	f3bf 8f4f 	dsb	sy
 800a690:	607b      	str	r3, [r7, #4]
    }
 800a692:	bf00      	nop
 800a694:	bf00      	nop
 800a696:	e7fd      	b.n	800a694 <vTaskStartScheduler+0x94>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 800a698:	4b09      	ldr	r3, [pc, #36]	@ (800a6c0 <vTaskStartScheduler+0xc0>)
 800a69a:	681b      	ldr	r3, [r3, #0]
}
 800a69c:	bf00      	nop
 800a69e:	3710      	adds	r7, #16
 800a6a0:	46bd      	mov	sp, r7
 800a6a2:	bd80      	pop	{r7, pc}
 800a6a4:	20001928 	.word	0x20001928
 800a6a8:	08013974 	.word	0x08013974
 800a6ac:	0800ae95 	.word	0x0800ae95
 800a6b0:	20001924 	.word	0x20001924
 800a6b4:	20001910 	.word	0x20001910
 800a6b8:	20001908 	.word	0x20001908
 800a6bc:	2000182c 	.word	0x2000182c
 800a6c0:	200000e0 	.word	0x200000e0

0800a6c4 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a6c4:	b480      	push	{r7}
 800a6c6:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 800a6c8:	4b04      	ldr	r3, [pc, #16]	@ (800a6dc <vTaskSuspendAll+0x18>)
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	3301      	adds	r3, #1
 800a6ce:	4a03      	ldr	r2, [pc, #12]	@ (800a6dc <vTaskSuspendAll+0x18>)
 800a6d0:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 800a6d2:	bf00      	nop
 800a6d4:	46bd      	mov	sp, r7
 800a6d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6da:	4770      	bx	lr
 800a6dc:	2000192c 	.word	0x2000192c

0800a6e0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a6e0:	b580      	push	{r7, lr}
 800a6e2:	b084      	sub	sp, #16
 800a6e4:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 800a6e6:	2300      	movs	r3, #0
 800a6e8:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 800a6ea:	2300      	movs	r3, #0
 800a6ec:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 800a6ee:	4b44      	ldr	r3, [pc, #272]	@ (800a800 <xTaskResumeAll+0x120>)
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	d10b      	bne.n	800a70e <xTaskResumeAll+0x2e>
        __asm volatile
 800a6f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6fa:	f383 8811 	msr	BASEPRI, r3
 800a6fe:	f3bf 8f6f 	isb	sy
 800a702:	f3bf 8f4f 	dsb	sy
 800a706:	603b      	str	r3, [r7, #0]
    }
 800a708:	bf00      	nop
 800a70a:	bf00      	nop
 800a70c:	e7fd      	b.n	800a70a <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 800a70e:	f001 feb5 	bl	800c47c <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 800a712:	4b3b      	ldr	r3, [pc, #236]	@ (800a800 <xTaskResumeAll+0x120>)
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	3b01      	subs	r3, #1
 800a718:	4a39      	ldr	r2, [pc, #228]	@ (800a800 <xTaskResumeAll+0x120>)
 800a71a:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a71c:	4b38      	ldr	r3, [pc, #224]	@ (800a800 <xTaskResumeAll+0x120>)
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	2b00      	cmp	r3, #0
 800a722:	d165      	bne.n	800a7f0 <xTaskResumeAll+0x110>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a724:	4b37      	ldr	r3, [pc, #220]	@ (800a804 <xTaskResumeAll+0x124>)
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d061      	beq.n	800a7f0 <xTaskResumeAll+0x110>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a72c:	e032      	b.n	800a794 <xTaskResumeAll+0xb4>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a72e:	4b36      	ldr	r3, [pc, #216]	@ (800a808 <xTaskResumeAll+0x128>)
 800a730:	68db      	ldr	r3, [r3, #12]
 800a732:	68db      	ldr	r3, [r3, #12]
 800a734:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a736:	68fb      	ldr	r3, [r7, #12]
 800a738:	3318      	adds	r3, #24
 800a73a:	4618      	mov	r0, r3
 800a73c:	f7fe fe18 	bl	8009370 <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a740:	68fb      	ldr	r3, [r7, #12]
 800a742:	3304      	adds	r3, #4
 800a744:	4618      	mov	r0, r3
 800a746:	f7fe fe13 	bl	8009370 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	4618      	mov	r0, r3
 800a74e:	f003 ff1b 	bl	800e588 <SEGGER_SYSVIEW_OnTaskStartReady>
 800a752:	68fb      	ldr	r3, [r7, #12]
 800a754:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a756:	2201      	movs	r2, #1
 800a758:	409a      	lsls	r2, r3
 800a75a:	4b2c      	ldr	r3, [pc, #176]	@ (800a80c <xTaskResumeAll+0x12c>)
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	4313      	orrs	r3, r2
 800a760:	4a2a      	ldr	r2, [pc, #168]	@ (800a80c <xTaskResumeAll+0x12c>)
 800a762:	6013      	str	r3, [r2, #0]
 800a764:	68fb      	ldr	r3, [r7, #12]
 800a766:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a768:	4613      	mov	r3, r2
 800a76a:	009b      	lsls	r3, r3, #2
 800a76c:	4413      	add	r3, r2
 800a76e:	009b      	lsls	r3, r3, #2
 800a770:	4a27      	ldr	r2, [pc, #156]	@ (800a810 <xTaskResumeAll+0x130>)
 800a772:	441a      	add	r2, r3
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	3304      	adds	r3, #4
 800a778:	4619      	mov	r1, r3
 800a77a:	4610      	mov	r0, r2
 800a77c:	f7fe fd9b 	bl	80092b6 <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a780:	68fb      	ldr	r3, [r7, #12]
 800a782:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a784:	4b23      	ldr	r3, [pc, #140]	@ (800a814 <xTaskResumeAll+0x134>)
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a78a:	429a      	cmp	r2, r3
 800a78c:	d302      	bcc.n	800a794 <xTaskResumeAll+0xb4>
                    {
                        xYieldPending = pdTRUE;
 800a78e:	4b22      	ldr	r3, [pc, #136]	@ (800a818 <xTaskResumeAll+0x138>)
 800a790:	2201      	movs	r2, #1
 800a792:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a794:	4b1c      	ldr	r3, [pc, #112]	@ (800a808 <xTaskResumeAll+0x128>)
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d1c8      	bne.n	800a72e <xTaskResumeAll+0x4e>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 800a79c:	68fb      	ldr	r3, [r7, #12]
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	d001      	beq.n	800a7a6 <xTaskResumeAll+0xc6>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 800a7a2:	f000 fc0d 	bl	800afc0 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800a7a6:	4b1d      	ldr	r3, [pc, #116]	@ (800a81c <xTaskResumeAll+0x13c>)
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	d010      	beq.n	800a7d4 <xTaskResumeAll+0xf4>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 800a7b2:	f000 f859 	bl	800a868 <xTaskIncrementTick>
 800a7b6:	4603      	mov	r3, r0
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	d002      	beq.n	800a7c2 <xTaskResumeAll+0xe2>
                            {
                                xYieldPending = pdTRUE;
 800a7bc:	4b16      	ldr	r3, [pc, #88]	@ (800a818 <xTaskResumeAll+0x138>)
 800a7be:	2201      	movs	r2, #1
 800a7c0:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	3b01      	subs	r3, #1
 800a7c6:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	d1f1      	bne.n	800a7b2 <xTaskResumeAll+0xd2>

                        xPendedTicks = 0;
 800a7ce:	4b13      	ldr	r3, [pc, #76]	@ (800a81c <xTaskResumeAll+0x13c>)
 800a7d0:	2200      	movs	r2, #0
 800a7d2:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 800a7d4:	4b10      	ldr	r3, [pc, #64]	@ (800a818 <xTaskResumeAll+0x138>)
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	d009      	beq.n	800a7f0 <xTaskResumeAll+0x110>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 800a7dc:	2301      	movs	r3, #1
 800a7de:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 800a7e0:	4b0f      	ldr	r3, [pc, #60]	@ (800a820 <xTaskResumeAll+0x140>)
 800a7e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a7e6:	601a      	str	r2, [r3, #0]
 800a7e8:	f3bf 8f4f 	dsb	sy
 800a7ec:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 800a7f0:	f001 fe76 	bl	800c4e0 <vPortExitCritical>

    return xAlreadyYielded;
 800a7f4:	68bb      	ldr	r3, [r7, #8]
}
 800a7f6:	4618      	mov	r0, r3
 800a7f8:	3710      	adds	r7, #16
 800a7fa:	46bd      	mov	sp, r7
 800a7fc:	bd80      	pop	{r7, pc}
 800a7fe:	bf00      	nop
 800a800:	2000192c 	.word	0x2000192c
 800a804:	20001904 	.word	0x20001904
 800a808:	200018c4 	.word	0x200018c4
 800a80c:	2000190c 	.word	0x2000190c
 800a810:	20001830 	.word	0x20001830
 800a814:	2000182c 	.word	0x2000182c
 800a818:	20001918 	.word	0x20001918
 800a81c:	20001914 	.word	0x20001914
 800a820:	e000ed04 	.word	0xe000ed04

0800a824 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800a824:	b480      	push	{r7}
 800a826:	b083      	sub	sp, #12
 800a828:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 800a82a:	4b05      	ldr	r3, [pc, #20]	@ (800a840 <xTaskGetTickCount+0x1c>)
 800a82c:	681b      	ldr	r3, [r3, #0]
 800a82e:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 800a830:	687b      	ldr	r3, [r7, #4]
}
 800a832:	4618      	mov	r0, r3
 800a834:	370c      	adds	r7, #12
 800a836:	46bd      	mov	sp, r7
 800a838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a83c:	4770      	bx	lr
 800a83e:	bf00      	nop
 800a840:	20001908 	.word	0x20001908

0800a844 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800a844:	b580      	push	{r7, lr}
 800a846:	b082      	sub	sp, #8
 800a848:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a84a:	f001 ff07 	bl	800c65c <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800a84e:	2300      	movs	r3, #0
 800a850:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 800a852:	4b04      	ldr	r3, [pc, #16]	@ (800a864 <xTaskGetTickCountFromISR+0x20>)
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 800a858:	683b      	ldr	r3, [r7, #0]
}
 800a85a:	4618      	mov	r0, r3
 800a85c:	3708      	adds	r7, #8
 800a85e:	46bd      	mov	sp, r7
 800a860:	bd80      	pop	{r7, pc}
 800a862:	bf00      	nop
 800a864:	20001908 	.word	0x20001908

0800a868 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a868:	b580      	push	{r7, lr}
 800a86a:	b086      	sub	sp, #24
 800a86c:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 800a86e:	2300      	movs	r3, #0
 800a870:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a872:	4b51      	ldr	r3, [pc, #324]	@ (800a9b8 <xTaskIncrementTick+0x150>)
 800a874:	681b      	ldr	r3, [r3, #0]
 800a876:	2b00      	cmp	r3, #0
 800a878:	f040 8093 	bne.w	800a9a2 <xTaskIncrementTick+0x13a>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a87c:	4b4f      	ldr	r3, [pc, #316]	@ (800a9bc <xTaskIncrementTick+0x154>)
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	3301      	adds	r3, #1
 800a882:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 800a884:	4a4d      	ldr	r2, [pc, #308]	@ (800a9bc <xTaskIncrementTick+0x154>)
 800a886:	693b      	ldr	r3, [r7, #16]
 800a888:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a88a:	693b      	ldr	r3, [r7, #16]
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d121      	bne.n	800a8d4 <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 800a890:	4b4b      	ldr	r3, [pc, #300]	@ (800a9c0 <xTaskIncrementTick+0x158>)
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	2b00      	cmp	r3, #0
 800a898:	d00b      	beq.n	800a8b2 <xTaskIncrementTick+0x4a>
        __asm volatile
 800a89a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a89e:	f383 8811 	msr	BASEPRI, r3
 800a8a2:	f3bf 8f6f 	isb	sy
 800a8a6:	f3bf 8f4f 	dsb	sy
 800a8aa:	603b      	str	r3, [r7, #0]
    }
 800a8ac:	bf00      	nop
 800a8ae:	bf00      	nop
 800a8b0:	e7fd      	b.n	800a8ae <xTaskIncrementTick+0x46>
 800a8b2:	4b43      	ldr	r3, [pc, #268]	@ (800a9c0 <xTaskIncrementTick+0x158>)
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	60fb      	str	r3, [r7, #12]
 800a8b8:	4b42      	ldr	r3, [pc, #264]	@ (800a9c4 <xTaskIncrementTick+0x15c>)
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	4a40      	ldr	r2, [pc, #256]	@ (800a9c0 <xTaskIncrementTick+0x158>)
 800a8be:	6013      	str	r3, [r2, #0]
 800a8c0:	4a40      	ldr	r2, [pc, #256]	@ (800a9c4 <xTaskIncrementTick+0x15c>)
 800a8c2:	68fb      	ldr	r3, [r7, #12]
 800a8c4:	6013      	str	r3, [r2, #0]
 800a8c6:	4b40      	ldr	r3, [pc, #256]	@ (800a9c8 <xTaskIncrementTick+0x160>)
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	3301      	adds	r3, #1
 800a8cc:	4a3e      	ldr	r2, [pc, #248]	@ (800a9c8 <xTaskIncrementTick+0x160>)
 800a8ce:	6013      	str	r3, [r2, #0]
 800a8d0:	f000 fb76 	bl	800afc0 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 800a8d4:	4b3d      	ldr	r3, [pc, #244]	@ (800a9cc <xTaskIncrementTick+0x164>)
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	693a      	ldr	r2, [r7, #16]
 800a8da:	429a      	cmp	r2, r3
 800a8dc:	d34c      	bcc.n	800a978 <xTaskIncrementTick+0x110>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a8de:	4b38      	ldr	r3, [pc, #224]	@ (800a9c0 <xTaskIncrementTick+0x158>)
 800a8e0:	681b      	ldr	r3, [r3, #0]
 800a8e2:	681b      	ldr	r3, [r3, #0]
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	d104      	bne.n	800a8f2 <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a8e8:	4b38      	ldr	r3, [pc, #224]	@ (800a9cc <xTaskIncrementTick+0x164>)
 800a8ea:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a8ee:	601a      	str	r2, [r3, #0]
                    break;
 800a8f0:	e042      	b.n	800a978 <xTaskIncrementTick+0x110>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a8f2:	4b33      	ldr	r3, [pc, #204]	@ (800a9c0 <xTaskIncrementTick+0x158>)
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	68db      	ldr	r3, [r3, #12]
 800a8f8:	68db      	ldr	r3, [r3, #12]
 800a8fa:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a8fc:	68bb      	ldr	r3, [r7, #8]
 800a8fe:	685b      	ldr	r3, [r3, #4]
 800a900:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 800a902:	693a      	ldr	r2, [r7, #16]
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	429a      	cmp	r2, r3
 800a908:	d203      	bcs.n	800a912 <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 800a90a:	4a30      	ldr	r2, [pc, #192]	@ (800a9cc <xTaskIncrementTick+0x164>)
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a910:	e032      	b.n	800a978 <xTaskIncrementTick+0x110>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a912:	68bb      	ldr	r3, [r7, #8]
 800a914:	3304      	adds	r3, #4
 800a916:	4618      	mov	r0, r3
 800a918:	f7fe fd2a 	bl	8009370 <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a91c:	68bb      	ldr	r3, [r7, #8]
 800a91e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a920:	2b00      	cmp	r3, #0
 800a922:	d004      	beq.n	800a92e <xTaskIncrementTick+0xc6>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a924:	68bb      	ldr	r3, [r7, #8]
 800a926:	3318      	adds	r3, #24
 800a928:	4618      	mov	r0, r3
 800a92a:	f7fe fd21 	bl	8009370 <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 800a92e:	68bb      	ldr	r3, [r7, #8]
 800a930:	4618      	mov	r0, r3
 800a932:	f003 fe29 	bl	800e588 <SEGGER_SYSVIEW_OnTaskStartReady>
 800a936:	68bb      	ldr	r3, [r7, #8]
 800a938:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a93a:	2201      	movs	r2, #1
 800a93c:	409a      	lsls	r2, r3
 800a93e:	4b24      	ldr	r3, [pc, #144]	@ (800a9d0 <xTaskIncrementTick+0x168>)
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	4313      	orrs	r3, r2
 800a944:	4a22      	ldr	r2, [pc, #136]	@ (800a9d0 <xTaskIncrementTick+0x168>)
 800a946:	6013      	str	r3, [r2, #0]
 800a948:	68bb      	ldr	r3, [r7, #8]
 800a94a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a94c:	4613      	mov	r3, r2
 800a94e:	009b      	lsls	r3, r3, #2
 800a950:	4413      	add	r3, r2
 800a952:	009b      	lsls	r3, r3, #2
 800a954:	4a1f      	ldr	r2, [pc, #124]	@ (800a9d4 <xTaskIncrementTick+0x16c>)
 800a956:	441a      	add	r2, r3
 800a958:	68bb      	ldr	r3, [r7, #8]
 800a95a:	3304      	adds	r3, #4
 800a95c:	4619      	mov	r1, r3
 800a95e:	4610      	mov	r0, r2
 800a960:	f7fe fca9 	bl	80092b6 <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a964:	68bb      	ldr	r3, [r7, #8]
 800a966:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a968:	4b1b      	ldr	r3, [pc, #108]	@ (800a9d8 <xTaskIncrementTick+0x170>)
 800a96a:	681b      	ldr	r3, [r3, #0]
 800a96c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a96e:	429a      	cmp	r2, r3
 800a970:	d3b5      	bcc.n	800a8de <xTaskIncrementTick+0x76>
                            {
                                xSwitchRequired = pdTRUE;
 800a972:	2301      	movs	r3, #1
 800a974:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a976:	e7b2      	b.n	800a8de <xTaskIncrementTick+0x76>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a978:	4b17      	ldr	r3, [pc, #92]	@ (800a9d8 <xTaskIncrementTick+0x170>)
 800a97a:	681b      	ldr	r3, [r3, #0]
 800a97c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a97e:	4915      	ldr	r1, [pc, #84]	@ (800a9d4 <xTaskIncrementTick+0x16c>)
 800a980:	4613      	mov	r3, r2
 800a982:	009b      	lsls	r3, r3, #2
 800a984:	4413      	add	r3, r2
 800a986:	009b      	lsls	r3, r3, #2
 800a988:	440b      	add	r3, r1
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	2b01      	cmp	r3, #1
 800a98e:	d901      	bls.n	800a994 <xTaskIncrementTick+0x12c>
                {
                    xSwitchRequired = pdTRUE;
 800a990:	2301      	movs	r3, #1
 800a992:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 800a994:	4b11      	ldr	r3, [pc, #68]	@ (800a9dc <xTaskIncrementTick+0x174>)
 800a996:	681b      	ldr	r3, [r3, #0]
 800a998:	2b00      	cmp	r3, #0
 800a99a:	d007      	beq.n	800a9ac <xTaskIncrementTick+0x144>
                {
                    xSwitchRequired = pdTRUE;
 800a99c:	2301      	movs	r3, #1
 800a99e:	617b      	str	r3, [r7, #20]
 800a9a0:	e004      	b.n	800a9ac <xTaskIncrementTick+0x144>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 800a9a2:	4b0f      	ldr	r3, [pc, #60]	@ (800a9e0 <xTaskIncrementTick+0x178>)
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	3301      	adds	r3, #1
 800a9a8:	4a0d      	ldr	r2, [pc, #52]	@ (800a9e0 <xTaskIncrementTick+0x178>)
 800a9aa:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 800a9ac:	697b      	ldr	r3, [r7, #20]
}
 800a9ae:	4618      	mov	r0, r3
 800a9b0:	3718      	adds	r7, #24
 800a9b2:	46bd      	mov	sp, r7
 800a9b4:	bd80      	pop	{r7, pc}
 800a9b6:	bf00      	nop
 800a9b8:	2000192c 	.word	0x2000192c
 800a9bc:	20001908 	.word	0x20001908
 800a9c0:	200018bc 	.word	0x200018bc
 800a9c4:	200018c0 	.word	0x200018c0
 800a9c8:	2000191c 	.word	0x2000191c
 800a9cc:	20001924 	.word	0x20001924
 800a9d0:	2000190c 	.word	0x2000190c
 800a9d4:	20001830 	.word	0x20001830
 800a9d8:	2000182c 	.word	0x2000182c
 800a9dc:	20001918 	.word	0x20001918
 800a9e0:	20001914 	.word	0x20001914

0800a9e4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a9e4:	b580      	push	{r7, lr}
 800a9e6:	b086      	sub	sp, #24
 800a9e8:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a9ea:	4b2d      	ldr	r3, [pc, #180]	@ (800aaa0 <vTaskSwitchContext+0xbc>)
 800a9ec:	681b      	ldr	r3, [r3, #0]
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	d003      	beq.n	800a9fa <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 800a9f2:	4b2c      	ldr	r3, [pc, #176]	@ (800aaa4 <vTaskSwitchContext+0xc0>)
 800a9f4:	2201      	movs	r2, #1
 800a9f6:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 800a9f8:	e04e      	b.n	800aa98 <vTaskSwitchContext+0xb4>
        xYieldPending = pdFALSE;
 800a9fa:	4b2a      	ldr	r3, [pc, #168]	@ (800aaa4 <vTaskSwitchContext+0xc0>)
 800a9fc:	2200      	movs	r2, #0
 800a9fe:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aa00:	4b29      	ldr	r3, [pc, #164]	@ (800aaa8 <vTaskSwitchContext+0xc4>)
 800aa02:	681b      	ldr	r3, [r3, #0]
 800aa04:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800aa06:	68fb      	ldr	r3, [r7, #12]
 800aa08:	fab3 f383 	clz	r3, r3
 800aa0c:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 800aa0e:	7afb      	ldrb	r3, [r7, #11]
 800aa10:	f1c3 031f 	rsb	r3, r3, #31
 800aa14:	617b      	str	r3, [r7, #20]
 800aa16:	4925      	ldr	r1, [pc, #148]	@ (800aaac <vTaskSwitchContext+0xc8>)
 800aa18:	697a      	ldr	r2, [r7, #20]
 800aa1a:	4613      	mov	r3, r2
 800aa1c:	009b      	lsls	r3, r3, #2
 800aa1e:	4413      	add	r3, r2
 800aa20:	009b      	lsls	r3, r3, #2
 800aa22:	440b      	add	r3, r1
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d10b      	bne.n	800aa42 <vTaskSwitchContext+0x5e>
        __asm volatile
 800aa2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa2e:	f383 8811 	msr	BASEPRI, r3
 800aa32:	f3bf 8f6f 	isb	sy
 800aa36:	f3bf 8f4f 	dsb	sy
 800aa3a:	607b      	str	r3, [r7, #4]
    }
 800aa3c:	bf00      	nop
 800aa3e:	bf00      	nop
 800aa40:	e7fd      	b.n	800aa3e <vTaskSwitchContext+0x5a>
 800aa42:	697a      	ldr	r2, [r7, #20]
 800aa44:	4613      	mov	r3, r2
 800aa46:	009b      	lsls	r3, r3, #2
 800aa48:	4413      	add	r3, r2
 800aa4a:	009b      	lsls	r3, r3, #2
 800aa4c:	4a17      	ldr	r2, [pc, #92]	@ (800aaac <vTaskSwitchContext+0xc8>)
 800aa4e:	4413      	add	r3, r2
 800aa50:	613b      	str	r3, [r7, #16]
 800aa52:	693b      	ldr	r3, [r7, #16]
 800aa54:	685b      	ldr	r3, [r3, #4]
 800aa56:	685a      	ldr	r2, [r3, #4]
 800aa58:	693b      	ldr	r3, [r7, #16]
 800aa5a:	605a      	str	r2, [r3, #4]
 800aa5c:	693b      	ldr	r3, [r7, #16]
 800aa5e:	685a      	ldr	r2, [r3, #4]
 800aa60:	693b      	ldr	r3, [r7, #16]
 800aa62:	3308      	adds	r3, #8
 800aa64:	429a      	cmp	r2, r3
 800aa66:	d104      	bne.n	800aa72 <vTaskSwitchContext+0x8e>
 800aa68:	693b      	ldr	r3, [r7, #16]
 800aa6a:	685b      	ldr	r3, [r3, #4]
 800aa6c:	685a      	ldr	r2, [r3, #4]
 800aa6e:	693b      	ldr	r3, [r7, #16]
 800aa70:	605a      	str	r2, [r3, #4]
 800aa72:	693b      	ldr	r3, [r7, #16]
 800aa74:	685b      	ldr	r3, [r3, #4]
 800aa76:	68db      	ldr	r3, [r3, #12]
 800aa78:	4a0d      	ldr	r2, [pc, #52]	@ (800aab0 <vTaskSwitchContext+0xcc>)
 800aa7a:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 800aa7c:	4b0c      	ldr	r3, [pc, #48]	@ (800aab0 <vTaskSwitchContext+0xcc>)
 800aa7e:	681a      	ldr	r2, [r3, #0]
 800aa80:	4b0c      	ldr	r3, [pc, #48]	@ (800aab4 <vTaskSwitchContext+0xd0>)
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	429a      	cmp	r2, r3
 800aa86:	d102      	bne.n	800aa8e <vTaskSwitchContext+0xaa>
 800aa88:	f003 fcde 	bl	800e448 <SEGGER_SYSVIEW_OnIdle>
}
 800aa8c:	e004      	b.n	800aa98 <vTaskSwitchContext+0xb4>
        traceTASK_SWITCHED_IN();
 800aa8e:	4b08      	ldr	r3, [pc, #32]	@ (800aab0 <vTaskSwitchContext+0xcc>)
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	4618      	mov	r0, r3
 800aa94:	f003 fd36 	bl	800e504 <SEGGER_SYSVIEW_OnTaskStartExec>
}
 800aa98:	bf00      	nop
 800aa9a:	3718      	adds	r7, #24
 800aa9c:	46bd      	mov	sp, r7
 800aa9e:	bd80      	pop	{r7, pc}
 800aaa0:	2000192c 	.word	0x2000192c
 800aaa4:	20001918 	.word	0x20001918
 800aaa8:	2000190c 	.word	0x2000190c
 800aaac:	20001830 	.word	0x20001830
 800aab0:	2000182c 	.word	0x2000182c
 800aab4:	20001928 	.word	0x20001928

0800aab8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 800aab8:	b580      	push	{r7, lr}
 800aaba:	b084      	sub	sp, #16
 800aabc:	af00      	add	r7, sp, #0
 800aabe:	6078      	str	r0, [r7, #4]
 800aac0:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	d10b      	bne.n	800aae0 <vTaskPlaceOnEventList+0x28>
        __asm volatile
 800aac8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aacc:	f383 8811 	msr	BASEPRI, r3
 800aad0:	f3bf 8f6f 	isb	sy
 800aad4:	f3bf 8f4f 	dsb	sy
 800aad8:	60fb      	str	r3, [r7, #12]
    }
 800aada:	bf00      	nop
 800aadc:	bf00      	nop
 800aade:	e7fd      	b.n	800aadc <vTaskPlaceOnEventList+0x24>

    /* Place the event list item of the TCB in the appropriate event list.
     * This is placed in the list in priority order so the highest priority task
     * is the first to be woken by the event.  The queue that contains the event
     * list is locked, preventing simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800aae0:	4b07      	ldr	r3, [pc, #28]	@ (800ab00 <vTaskPlaceOnEventList+0x48>)
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	3318      	adds	r3, #24
 800aae6:	4619      	mov	r1, r3
 800aae8:	6878      	ldr	r0, [r7, #4]
 800aaea:	f7fe fc08 	bl	80092fe <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800aaee:	2101      	movs	r1, #1
 800aaf0:	6838      	ldr	r0, [r7, #0]
 800aaf2:	f000 fefb 	bl	800b8ec <prvAddCurrentTaskToDelayedList>
}
 800aaf6:	bf00      	nop
 800aaf8:	3710      	adds	r7, #16
 800aafa:	46bd      	mov	sp, r7
 800aafc:	bd80      	pop	{r7, pc}
 800aafe:	bf00      	nop
 800ab00:	2000182c 	.word	0x2000182c

0800ab04 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList,
                                     const TickType_t xItemValue,
                                     const TickType_t xTicksToWait )
{
 800ab04:	b580      	push	{r7, lr}
 800ab06:	b086      	sub	sp, #24
 800ab08:	af00      	add	r7, sp, #0
 800ab0a:	60f8      	str	r0, [r7, #12]
 800ab0c:	60b9      	str	r1, [r7, #8]
 800ab0e:	607a      	str	r2, [r7, #4]
    configASSERT( pxEventList );
 800ab10:	68fb      	ldr	r3, [r7, #12]
 800ab12:	2b00      	cmp	r3, #0
 800ab14:	d10b      	bne.n	800ab2e <vTaskPlaceOnUnorderedEventList+0x2a>
        __asm volatile
 800ab16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab1a:	f383 8811 	msr	BASEPRI, r3
 800ab1e:	f3bf 8f6f 	isb	sy
 800ab22:	f3bf 8f4f 	dsb	sy
 800ab26:	617b      	str	r3, [r7, #20]
    }
 800ab28:	bf00      	nop
 800ab2a:	bf00      	nop
 800ab2c:	e7fd      	b.n	800ab2a <vTaskPlaceOnUnorderedEventList+0x26>

    /* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
     * the event groups implementation. */
    configASSERT( uxSchedulerSuspended != 0 );
 800ab2e:	4b12      	ldr	r3, [pc, #72]	@ (800ab78 <vTaskPlaceOnUnorderedEventList+0x74>)
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	2b00      	cmp	r3, #0
 800ab34:	d10b      	bne.n	800ab4e <vTaskPlaceOnUnorderedEventList+0x4a>
        __asm volatile
 800ab36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab3a:	f383 8811 	msr	BASEPRI, r3
 800ab3e:	f3bf 8f6f 	isb	sy
 800ab42:	f3bf 8f4f 	dsb	sy
 800ab46:	613b      	str	r3, [r7, #16]
    }
 800ab48:	bf00      	nop
 800ab4a:	bf00      	nop
 800ab4c:	e7fd      	b.n	800ab4a <vTaskPlaceOnUnorderedEventList+0x46>

    /* Store the item value in the event list item.  It is safe to access the
     * event list item here as interrupts won't access the event list item of a
     * task that is not in the Blocked state. */
    listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 800ab4e:	4b0b      	ldr	r3, [pc, #44]	@ (800ab7c <vTaskPlaceOnUnorderedEventList+0x78>)
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	68ba      	ldr	r2, [r7, #8]
 800ab54:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800ab58:	619a      	str	r2, [r3, #24]
    /* Place the event list item of the TCB at the end of the appropriate event
     * list.  It is safe to access the event list here because it is part of an
     * event group implementation - and interrupts don't access event groups
     * directly (instead they access them indirectly by pending function calls to
     * the task level). */
    vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ab5a:	4b08      	ldr	r3, [pc, #32]	@ (800ab7c <vTaskPlaceOnUnorderedEventList+0x78>)
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	3318      	adds	r3, #24
 800ab60:	4619      	mov	r1, r3
 800ab62:	68f8      	ldr	r0, [r7, #12]
 800ab64:	f7fe fba7 	bl	80092b6 <vListInsertEnd>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800ab68:	2101      	movs	r1, #1
 800ab6a:	6878      	ldr	r0, [r7, #4]
 800ab6c:	f000 febe 	bl	800b8ec <prvAddCurrentTaskToDelayedList>
}
 800ab70:	bf00      	nop
 800ab72:	3718      	adds	r7, #24
 800ab74:	46bd      	mov	sp, r7
 800ab76:	bd80      	pop	{r7, pc}
 800ab78:	2000192c 	.word	0x2000192c
 800ab7c:	2000182c 	.word	0x2000182c

0800ab80 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 800ab80:	b580      	push	{r7, lr}
 800ab82:	b086      	sub	sp, #24
 800ab84:	af00      	add	r7, sp, #0
 800ab86:	60f8      	str	r0, [r7, #12]
 800ab88:	60b9      	str	r1, [r7, #8]
 800ab8a:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	d10b      	bne.n	800abaa <vTaskPlaceOnEventListRestricted+0x2a>
        __asm volatile
 800ab92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab96:	f383 8811 	msr	BASEPRI, r3
 800ab9a:	f3bf 8f6f 	isb	sy
 800ab9e:	f3bf 8f4f 	dsb	sy
 800aba2:	617b      	str	r3, [r7, #20]
    }
 800aba4:	bf00      	nop
 800aba6:	bf00      	nop
 800aba8:	e7fd      	b.n	800aba6 <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800abaa:	4b0c      	ldr	r3, [pc, #48]	@ (800abdc <vTaskPlaceOnEventListRestricted+0x5c>)
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	3318      	adds	r3, #24
 800abb0:	4619      	mov	r1, r3
 800abb2:	68f8      	ldr	r0, [r7, #12]
 800abb4:	f7fe fb7f 	bl	80092b6 <vListInsertEnd>

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	2b00      	cmp	r3, #0
 800abbc:	d002      	beq.n	800abc4 <vTaskPlaceOnEventListRestricted+0x44>
        {
            xTicksToWait = portMAX_DELAY;
 800abbe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800abc2:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
 800abc4:	2024      	movs	r0, #36	@ 0x24
 800abc6:	f002 fe93 	bl	800d8f0 <SEGGER_SYSVIEW_RecordVoid>
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800abca:	6879      	ldr	r1, [r7, #4]
 800abcc:	68b8      	ldr	r0, [r7, #8]
 800abce:	f000 fe8d 	bl	800b8ec <prvAddCurrentTaskToDelayedList>
    }
 800abd2:	bf00      	nop
 800abd4:	3718      	adds	r7, #24
 800abd6:	46bd      	mov	sp, r7
 800abd8:	bd80      	pop	{r7, pc}
 800abda:	bf00      	nop
 800abdc:	2000182c 	.word	0x2000182c

0800abe0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800abe0:	b580      	push	{r7, lr}
 800abe2:	b086      	sub	sp, #24
 800abe4:	af00      	add	r7, sp, #0
 800abe6:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	68db      	ldr	r3, [r3, #12]
 800abec:	68db      	ldr	r3, [r3, #12]
 800abee:	613b      	str	r3, [r7, #16]
    configASSERT( pxUnblockedTCB );
 800abf0:	693b      	ldr	r3, [r7, #16]
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	d10b      	bne.n	800ac0e <xTaskRemoveFromEventList+0x2e>
        __asm volatile
 800abf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abfa:	f383 8811 	msr	BASEPRI, r3
 800abfe:	f3bf 8f6f 	isb	sy
 800ac02:	f3bf 8f4f 	dsb	sy
 800ac06:	60fb      	str	r3, [r7, #12]
    }
 800ac08:	bf00      	nop
 800ac0a:	bf00      	nop
 800ac0c:	e7fd      	b.n	800ac0a <xTaskRemoveFromEventList+0x2a>
    ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800ac0e:	693b      	ldr	r3, [r7, #16]
 800ac10:	3318      	adds	r3, #24
 800ac12:	4618      	mov	r0, r3
 800ac14:	f7fe fbac 	bl	8009370 <uxListRemove>

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ac18:	4b1f      	ldr	r3, [pc, #124]	@ (800ac98 <xTaskRemoveFromEventList+0xb8>)
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	d120      	bne.n	800ac62 <xTaskRemoveFromEventList+0x82>
    {
        ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800ac20:	693b      	ldr	r3, [r7, #16]
 800ac22:	3304      	adds	r3, #4
 800ac24:	4618      	mov	r0, r3
 800ac26:	f7fe fba3 	bl	8009370 <uxListRemove>
        prvAddTaskToReadyList( pxUnblockedTCB );
 800ac2a:	693b      	ldr	r3, [r7, #16]
 800ac2c:	4618      	mov	r0, r3
 800ac2e:	f003 fcab 	bl	800e588 <SEGGER_SYSVIEW_OnTaskStartReady>
 800ac32:	693b      	ldr	r3, [r7, #16]
 800ac34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac36:	2201      	movs	r2, #1
 800ac38:	409a      	lsls	r2, r3
 800ac3a:	4b18      	ldr	r3, [pc, #96]	@ (800ac9c <xTaskRemoveFromEventList+0xbc>)
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	4313      	orrs	r3, r2
 800ac40:	4a16      	ldr	r2, [pc, #88]	@ (800ac9c <xTaskRemoveFromEventList+0xbc>)
 800ac42:	6013      	str	r3, [r2, #0]
 800ac44:	693b      	ldr	r3, [r7, #16]
 800ac46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ac48:	4613      	mov	r3, r2
 800ac4a:	009b      	lsls	r3, r3, #2
 800ac4c:	4413      	add	r3, r2
 800ac4e:	009b      	lsls	r3, r3, #2
 800ac50:	4a13      	ldr	r2, [pc, #76]	@ (800aca0 <xTaskRemoveFromEventList+0xc0>)
 800ac52:	441a      	add	r2, r3
 800ac54:	693b      	ldr	r3, [r7, #16]
 800ac56:	3304      	adds	r3, #4
 800ac58:	4619      	mov	r1, r3
 800ac5a:	4610      	mov	r0, r2
 800ac5c:	f7fe fb2b 	bl	80092b6 <vListInsertEnd>
 800ac60:	e005      	b.n	800ac6e <xTaskRemoveFromEventList+0x8e>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800ac62:	693b      	ldr	r3, [r7, #16]
 800ac64:	3318      	adds	r3, #24
 800ac66:	4619      	mov	r1, r3
 800ac68:	480e      	ldr	r0, [pc, #56]	@ (800aca4 <xTaskRemoveFromEventList+0xc4>)
 800ac6a:	f7fe fb24 	bl	80092b6 <vListInsertEnd>
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ac6e:	693b      	ldr	r3, [r7, #16]
 800ac70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ac72:	4b0d      	ldr	r3, [pc, #52]	@ (800aca8 <xTaskRemoveFromEventList+0xc8>)
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac78:	429a      	cmp	r2, r3
 800ac7a:	d905      	bls.n	800ac88 <xTaskRemoveFromEventList+0xa8>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 800ac7c:	2301      	movs	r3, #1
 800ac7e:	617b      	str	r3, [r7, #20]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 800ac80:	4b0a      	ldr	r3, [pc, #40]	@ (800acac <xTaskRemoveFromEventList+0xcc>)
 800ac82:	2201      	movs	r2, #1
 800ac84:	601a      	str	r2, [r3, #0]
 800ac86:	e001      	b.n	800ac8c <xTaskRemoveFromEventList+0xac>
    }
    else
    {
        xReturn = pdFALSE;
 800ac88:	2300      	movs	r3, #0
 800ac8a:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 800ac8c:	697b      	ldr	r3, [r7, #20]
}
 800ac8e:	4618      	mov	r0, r3
 800ac90:	3718      	adds	r7, #24
 800ac92:	46bd      	mov	sp, r7
 800ac94:	bd80      	pop	{r7, pc}
 800ac96:	bf00      	nop
 800ac98:	2000192c 	.word	0x2000192c
 800ac9c:	2000190c 	.word	0x2000190c
 800aca0:	20001830 	.word	0x20001830
 800aca4:	200018c4 	.word	0x200018c4
 800aca8:	2000182c 	.word	0x2000182c
 800acac:	20001918 	.word	0x20001918

0800acb0 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem,
                                        const TickType_t xItemValue )
{
 800acb0:	b580      	push	{r7, lr}
 800acb2:	b086      	sub	sp, #24
 800acb4:	af00      	add	r7, sp, #0
 800acb6:	6078      	str	r0, [r7, #4]
 800acb8:	6039      	str	r1, [r7, #0]
    TCB_t * pxUnblockedTCB;

    /* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
     * the event flags implementation. */
    configASSERT( uxSchedulerSuspended != pdFALSE );
 800acba:	4b2c      	ldr	r3, [pc, #176]	@ (800ad6c <vTaskRemoveFromUnorderedEventList+0xbc>)
 800acbc:	681b      	ldr	r3, [r3, #0]
 800acbe:	2b00      	cmp	r3, #0
 800acc0:	d10b      	bne.n	800acda <vTaskRemoveFromUnorderedEventList+0x2a>
        __asm volatile
 800acc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acc6:	f383 8811 	msr	BASEPRI, r3
 800acca:	f3bf 8f6f 	isb	sy
 800acce:	f3bf 8f4f 	dsb	sy
 800acd2:	613b      	str	r3, [r7, #16]
    }
 800acd4:	bf00      	nop
 800acd6:	bf00      	nop
 800acd8:	e7fd      	b.n	800acd6 <vTaskRemoveFromUnorderedEventList+0x26>

    /* Store the new item value in the event list. */
    listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 800acda:	683b      	ldr	r3, [r7, #0]
 800acdc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	601a      	str	r2, [r3, #0]

    /* Remove the event list form the event flag.  Interrupts do not access
     * event flags. */
    pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	68db      	ldr	r3, [r3, #12]
 800ace8:	617b      	str	r3, [r7, #20]
    configASSERT( pxUnblockedTCB );
 800acea:	697b      	ldr	r3, [r7, #20]
 800acec:	2b00      	cmp	r3, #0
 800acee:	d10b      	bne.n	800ad08 <vTaskRemoveFromUnorderedEventList+0x58>
        __asm volatile
 800acf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acf4:	f383 8811 	msr	BASEPRI, r3
 800acf8:	f3bf 8f6f 	isb	sy
 800acfc:	f3bf 8f4f 	dsb	sy
 800ad00:	60fb      	str	r3, [r7, #12]
    }
 800ad02:	bf00      	nop
 800ad04:	bf00      	nop
 800ad06:	e7fd      	b.n	800ad04 <vTaskRemoveFromUnorderedEventList+0x54>
    ( void ) uxListRemove( pxEventListItem );
 800ad08:	6878      	ldr	r0, [r7, #4]
 800ad0a:	f7fe fb31 	bl	8009370 <uxListRemove>
    #endif

    /* Remove the task from the delayed list and add it to the ready list.  The
     * scheduler is suspended so interrupts will not be accessing the ready
     * lists. */
    ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800ad0e:	697b      	ldr	r3, [r7, #20]
 800ad10:	3304      	adds	r3, #4
 800ad12:	4618      	mov	r0, r3
 800ad14:	f7fe fb2c 	bl	8009370 <uxListRemove>
    prvAddTaskToReadyList( pxUnblockedTCB );
 800ad18:	697b      	ldr	r3, [r7, #20]
 800ad1a:	4618      	mov	r0, r3
 800ad1c:	f003 fc34 	bl	800e588 <SEGGER_SYSVIEW_OnTaskStartReady>
 800ad20:	697b      	ldr	r3, [r7, #20]
 800ad22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad24:	2201      	movs	r2, #1
 800ad26:	409a      	lsls	r2, r3
 800ad28:	4b11      	ldr	r3, [pc, #68]	@ (800ad70 <vTaskRemoveFromUnorderedEventList+0xc0>)
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	4313      	orrs	r3, r2
 800ad2e:	4a10      	ldr	r2, [pc, #64]	@ (800ad70 <vTaskRemoveFromUnorderedEventList+0xc0>)
 800ad30:	6013      	str	r3, [r2, #0]
 800ad32:	697b      	ldr	r3, [r7, #20]
 800ad34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ad36:	4613      	mov	r3, r2
 800ad38:	009b      	lsls	r3, r3, #2
 800ad3a:	4413      	add	r3, r2
 800ad3c:	009b      	lsls	r3, r3, #2
 800ad3e:	4a0d      	ldr	r2, [pc, #52]	@ (800ad74 <vTaskRemoveFromUnorderedEventList+0xc4>)
 800ad40:	441a      	add	r2, r3
 800ad42:	697b      	ldr	r3, [r7, #20]
 800ad44:	3304      	adds	r3, #4
 800ad46:	4619      	mov	r1, r3
 800ad48:	4610      	mov	r0, r2
 800ad4a:	f7fe fab4 	bl	80092b6 <vListInsertEnd>

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ad4e:	697b      	ldr	r3, [r7, #20]
 800ad50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ad52:	4b09      	ldr	r3, [pc, #36]	@ (800ad78 <vTaskRemoveFromUnorderedEventList+0xc8>)
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad58:	429a      	cmp	r2, r3
 800ad5a:	d902      	bls.n	800ad62 <vTaskRemoveFromUnorderedEventList+0xb2>
    {
        /* The unblocked task has a priority above that of the calling task, so
         * a context switch is required.  This function is called with the
         * scheduler suspended so xYieldPending is set so the context switch
         * occurs immediately that the scheduler is resumed (unsuspended). */
        xYieldPending = pdTRUE;
 800ad5c:	4b07      	ldr	r3, [pc, #28]	@ (800ad7c <vTaskRemoveFromUnorderedEventList+0xcc>)
 800ad5e:	2201      	movs	r2, #1
 800ad60:	601a      	str	r2, [r3, #0]
    }
}
 800ad62:	bf00      	nop
 800ad64:	3718      	adds	r7, #24
 800ad66:	46bd      	mov	sp, r7
 800ad68:	bd80      	pop	{r7, pc}
 800ad6a:	bf00      	nop
 800ad6c:	2000192c 	.word	0x2000192c
 800ad70:	2000190c 	.word	0x2000190c
 800ad74:	20001830 	.word	0x20001830
 800ad78:	2000182c 	.word	0x2000182c
 800ad7c:	20001918 	.word	0x20001918

0800ad80 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800ad80:	b480      	push	{r7}
 800ad82:	b083      	sub	sp, #12
 800ad84:	af00      	add	r7, sp, #0
 800ad86:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 800ad88:	4b06      	ldr	r3, [pc, #24]	@ (800ada4 <vTaskInternalSetTimeOutState+0x24>)
 800ad8a:	681a      	ldr	r2, [r3, #0]
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 800ad90:	4b05      	ldr	r3, [pc, #20]	@ (800ada8 <vTaskInternalSetTimeOutState+0x28>)
 800ad92:	681a      	ldr	r2, [r3, #0]
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	605a      	str	r2, [r3, #4]
}
 800ad98:	bf00      	nop
 800ad9a:	370c      	adds	r7, #12
 800ad9c:	46bd      	mov	sp, r7
 800ad9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ada2:	4770      	bx	lr
 800ada4:	2000191c 	.word	0x2000191c
 800ada8:	20001908 	.word	0x20001908

0800adac <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 800adac:	b580      	push	{r7, lr}
 800adae:	b088      	sub	sp, #32
 800adb0:	af00      	add	r7, sp, #0
 800adb2:	6078      	str	r0, [r7, #4]
 800adb4:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	2b00      	cmp	r3, #0
 800adba:	d10b      	bne.n	800add4 <xTaskCheckForTimeOut+0x28>
        __asm volatile
 800adbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800adc0:	f383 8811 	msr	BASEPRI, r3
 800adc4:	f3bf 8f6f 	isb	sy
 800adc8:	f3bf 8f4f 	dsb	sy
 800adcc:	613b      	str	r3, [r7, #16]
    }
 800adce:	bf00      	nop
 800add0:	bf00      	nop
 800add2:	e7fd      	b.n	800add0 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 800add4:	683b      	ldr	r3, [r7, #0]
 800add6:	2b00      	cmp	r3, #0
 800add8:	d10b      	bne.n	800adf2 <xTaskCheckForTimeOut+0x46>
        __asm volatile
 800adda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800adde:	f383 8811 	msr	BASEPRI, r3
 800ade2:	f3bf 8f6f 	isb	sy
 800ade6:	f3bf 8f4f 	dsb	sy
 800adea:	60fb      	str	r3, [r7, #12]
    }
 800adec:	bf00      	nop
 800adee:	bf00      	nop
 800adf0:	e7fd      	b.n	800adee <xTaskCheckForTimeOut+0x42>

    taskENTER_CRITICAL();
 800adf2:	f001 fb43 	bl	800c47c <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 800adf6:	4b1f      	ldr	r3, [pc, #124]	@ (800ae74 <xTaskCheckForTimeOut+0xc8>)
 800adf8:	681b      	ldr	r3, [r3, #0]
 800adfa:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	685b      	ldr	r3, [r3, #4]
 800ae00:	69ba      	ldr	r2, [r7, #24]
 800ae02:	1ad3      	subs	r3, r2, r3
 800ae04:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 800ae06:	683b      	ldr	r3, [r7, #0]
 800ae08:	681b      	ldr	r3, [r3, #0]
 800ae0a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ae0e:	d102      	bne.n	800ae16 <xTaskCheckForTimeOut+0x6a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 800ae10:	2300      	movs	r3, #0
 800ae12:	61fb      	str	r3, [r7, #28]
 800ae14:	e026      	b.n	800ae64 <xTaskCheckForTimeOut+0xb8>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	681a      	ldr	r2, [r3, #0]
 800ae1a:	4b17      	ldr	r3, [pc, #92]	@ (800ae78 <xTaskCheckForTimeOut+0xcc>)
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	429a      	cmp	r2, r3
 800ae20:	d00a      	beq.n	800ae38 <xTaskCheckForTimeOut+0x8c>
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	685b      	ldr	r3, [r3, #4]
 800ae26:	69ba      	ldr	r2, [r7, #24]
 800ae28:	429a      	cmp	r2, r3
 800ae2a:	d305      	bcc.n	800ae38 <xTaskCheckForTimeOut+0x8c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 800ae2c:	2301      	movs	r3, #1
 800ae2e:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 800ae30:	683b      	ldr	r3, [r7, #0]
 800ae32:	2200      	movs	r2, #0
 800ae34:	601a      	str	r2, [r3, #0]
 800ae36:	e015      	b.n	800ae64 <xTaskCheckForTimeOut+0xb8>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800ae38:	683b      	ldr	r3, [r7, #0]
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	697a      	ldr	r2, [r7, #20]
 800ae3e:	429a      	cmp	r2, r3
 800ae40:	d20b      	bcs.n	800ae5a <xTaskCheckForTimeOut+0xae>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 800ae42:	683b      	ldr	r3, [r7, #0]
 800ae44:	681a      	ldr	r2, [r3, #0]
 800ae46:	697b      	ldr	r3, [r7, #20]
 800ae48:	1ad2      	subs	r2, r2, r3
 800ae4a:	683b      	ldr	r3, [r7, #0]
 800ae4c:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 800ae4e:	6878      	ldr	r0, [r7, #4]
 800ae50:	f7ff ff96 	bl	800ad80 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 800ae54:	2300      	movs	r3, #0
 800ae56:	61fb      	str	r3, [r7, #28]
 800ae58:	e004      	b.n	800ae64 <xTaskCheckForTimeOut+0xb8>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 800ae5a:	683b      	ldr	r3, [r7, #0]
 800ae5c:	2200      	movs	r2, #0
 800ae5e:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 800ae60:	2301      	movs	r3, #1
 800ae62:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 800ae64:	f001 fb3c 	bl	800c4e0 <vPortExitCritical>

    return xReturn;
 800ae68:	69fb      	ldr	r3, [r7, #28]
}
 800ae6a:	4618      	mov	r0, r3
 800ae6c:	3720      	adds	r7, #32
 800ae6e:	46bd      	mov	sp, r7
 800ae70:	bd80      	pop	{r7, pc}
 800ae72:	bf00      	nop
 800ae74:	20001908 	.word	0x20001908
 800ae78:	2000191c 	.word	0x2000191c

0800ae7c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800ae7c:	b480      	push	{r7}
 800ae7e:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 800ae80:	4b03      	ldr	r3, [pc, #12]	@ (800ae90 <vTaskMissedYield+0x14>)
 800ae82:	2201      	movs	r2, #1
 800ae84:	601a      	str	r2, [r3, #0]
}
 800ae86:	bf00      	nop
 800ae88:	46bd      	mov	sp, r7
 800ae8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae8e:	4770      	bx	lr
 800ae90:	20001918 	.word	0x20001918

0800ae94 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800ae94:	b580      	push	{r7, lr}
 800ae96:	b082      	sub	sp, #8
 800ae98:	af00      	add	r7, sp, #0
 800ae9a:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 800ae9c:	f000 f852 	bl	800af44 <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800aea0:	4b06      	ldr	r3, [pc, #24]	@ (800aebc <prvIdleTask+0x28>)
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	2b01      	cmp	r3, #1
 800aea6:	d9f9      	bls.n	800ae9c <prvIdleTask+0x8>
                {
                    taskYIELD();
 800aea8:	4b05      	ldr	r3, [pc, #20]	@ (800aec0 <prvIdleTask+0x2c>)
 800aeaa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aeae:	601a      	str	r2, [r3, #0]
 800aeb0:	f3bf 8f4f 	dsb	sy
 800aeb4:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 800aeb8:	e7f0      	b.n	800ae9c <prvIdleTask+0x8>
 800aeba:	bf00      	nop
 800aebc:	20001830 	.word	0x20001830
 800aec0:	e000ed04 	.word	0xe000ed04

0800aec4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800aec4:	b580      	push	{r7, lr}
 800aec6:	b082      	sub	sp, #8
 800aec8:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800aeca:	2300      	movs	r3, #0
 800aecc:	607b      	str	r3, [r7, #4]
 800aece:	e00c      	b.n	800aeea <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800aed0:	687a      	ldr	r2, [r7, #4]
 800aed2:	4613      	mov	r3, r2
 800aed4:	009b      	lsls	r3, r3, #2
 800aed6:	4413      	add	r3, r2
 800aed8:	009b      	lsls	r3, r3, #2
 800aeda:	4a12      	ldr	r2, [pc, #72]	@ (800af24 <prvInitialiseTaskLists+0x60>)
 800aedc:	4413      	add	r3, r2
 800aede:	4618      	mov	r0, r3
 800aee0:	f7fe f9bc 	bl	800925c <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	3301      	adds	r3, #1
 800aee8:	607b      	str	r3, [r7, #4]
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	2b04      	cmp	r3, #4
 800aeee:	d9ef      	bls.n	800aed0 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 800aef0:	480d      	ldr	r0, [pc, #52]	@ (800af28 <prvInitialiseTaskLists+0x64>)
 800aef2:	f7fe f9b3 	bl	800925c <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 800aef6:	480d      	ldr	r0, [pc, #52]	@ (800af2c <prvInitialiseTaskLists+0x68>)
 800aef8:	f7fe f9b0 	bl	800925c <vListInitialise>
    vListInitialise( &xPendingReadyList );
 800aefc:	480c      	ldr	r0, [pc, #48]	@ (800af30 <prvInitialiseTaskLists+0x6c>)
 800aefe:	f7fe f9ad 	bl	800925c <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 800af02:	480c      	ldr	r0, [pc, #48]	@ (800af34 <prvInitialiseTaskLists+0x70>)
 800af04:	f7fe f9aa 	bl	800925c <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 800af08:	480b      	ldr	r0, [pc, #44]	@ (800af38 <prvInitialiseTaskLists+0x74>)
 800af0a:	f7fe f9a7 	bl	800925c <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 800af0e:	4b0b      	ldr	r3, [pc, #44]	@ (800af3c <prvInitialiseTaskLists+0x78>)
 800af10:	4a05      	ldr	r2, [pc, #20]	@ (800af28 <prvInitialiseTaskLists+0x64>)
 800af12:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800af14:	4b0a      	ldr	r3, [pc, #40]	@ (800af40 <prvInitialiseTaskLists+0x7c>)
 800af16:	4a05      	ldr	r2, [pc, #20]	@ (800af2c <prvInitialiseTaskLists+0x68>)
 800af18:	601a      	str	r2, [r3, #0]
}
 800af1a:	bf00      	nop
 800af1c:	3708      	adds	r7, #8
 800af1e:	46bd      	mov	sp, r7
 800af20:	bd80      	pop	{r7, pc}
 800af22:	bf00      	nop
 800af24:	20001830 	.word	0x20001830
 800af28:	20001894 	.word	0x20001894
 800af2c:	200018a8 	.word	0x200018a8
 800af30:	200018c4 	.word	0x200018c4
 800af34:	200018d8 	.word	0x200018d8
 800af38:	200018f0 	.word	0x200018f0
 800af3c:	200018bc 	.word	0x200018bc
 800af40:	200018c0 	.word	0x200018c0

0800af44 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800af44:	b580      	push	{r7, lr}
 800af46:	b082      	sub	sp, #8
 800af48:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800af4a:	e019      	b.n	800af80 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 800af4c:	f001 fa96 	bl	800c47c <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800af50:	4b10      	ldr	r3, [pc, #64]	@ (800af94 <prvCheckTasksWaitingTermination+0x50>)
 800af52:	68db      	ldr	r3, [r3, #12]
 800af54:	68db      	ldr	r3, [r3, #12]
 800af56:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	3304      	adds	r3, #4
 800af5c:	4618      	mov	r0, r3
 800af5e:	f7fe fa07 	bl	8009370 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 800af62:	4b0d      	ldr	r3, [pc, #52]	@ (800af98 <prvCheckTasksWaitingTermination+0x54>)
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	3b01      	subs	r3, #1
 800af68:	4a0b      	ldr	r2, [pc, #44]	@ (800af98 <prvCheckTasksWaitingTermination+0x54>)
 800af6a:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 800af6c:	4b0b      	ldr	r3, [pc, #44]	@ (800af9c <prvCheckTasksWaitingTermination+0x58>)
 800af6e:	681b      	ldr	r3, [r3, #0]
 800af70:	3b01      	subs	r3, #1
 800af72:	4a0a      	ldr	r2, [pc, #40]	@ (800af9c <prvCheckTasksWaitingTermination+0x58>)
 800af74:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 800af76:	f001 fab3 	bl	800c4e0 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 800af7a:	6878      	ldr	r0, [r7, #4]
 800af7c:	f000 f810 	bl	800afa0 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800af80:	4b06      	ldr	r3, [pc, #24]	@ (800af9c <prvCheckTasksWaitingTermination+0x58>)
 800af82:	681b      	ldr	r3, [r3, #0]
 800af84:	2b00      	cmp	r3, #0
 800af86:	d1e1      	bne.n	800af4c <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 800af88:	bf00      	nop
 800af8a:	bf00      	nop
 800af8c:	3708      	adds	r7, #8
 800af8e:	46bd      	mov	sp, r7
 800af90:	bd80      	pop	{r7, pc}
 800af92:	bf00      	nop
 800af94:	200018d8 	.word	0x200018d8
 800af98:	20001904 	.word	0x20001904
 800af9c:	200018ec 	.word	0x200018ec

0800afa0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 800afa0:	b580      	push	{r7, lr}
 800afa2:	b082      	sub	sp, #8
 800afa4:	af00      	add	r7, sp, #0
 800afa6:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800afac:	4618      	mov	r0, r3
 800afae:	f001 fc79 	bl	800c8a4 <vPortFree>
                vPortFree( pxTCB );
 800afb2:	6878      	ldr	r0, [r7, #4]
 800afb4:	f001 fc76 	bl	800c8a4 <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 800afb8:	bf00      	nop
 800afba:	3708      	adds	r7, #8
 800afbc:	46bd      	mov	sp, r7
 800afbe:	bd80      	pop	{r7, pc}

0800afc0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800afc0:	b480      	push	{r7}
 800afc2:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800afc4:	4b0a      	ldr	r3, [pc, #40]	@ (800aff0 <prvResetNextTaskUnblockTime+0x30>)
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	681b      	ldr	r3, [r3, #0]
 800afca:	2b00      	cmp	r3, #0
 800afcc:	d104      	bne.n	800afd8 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 800afce:	4b09      	ldr	r3, [pc, #36]	@ (800aff4 <prvResetNextTaskUnblockTime+0x34>)
 800afd0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800afd4:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 800afd6:	e005      	b.n	800afe4 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 800afd8:	4b05      	ldr	r3, [pc, #20]	@ (800aff0 <prvResetNextTaskUnblockTime+0x30>)
 800afda:	681b      	ldr	r3, [r3, #0]
 800afdc:	68db      	ldr	r3, [r3, #12]
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	4a04      	ldr	r2, [pc, #16]	@ (800aff4 <prvResetNextTaskUnblockTime+0x34>)
 800afe2:	6013      	str	r3, [r2, #0]
}
 800afe4:	bf00      	nop
 800afe6:	46bd      	mov	sp, r7
 800afe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afec:	4770      	bx	lr
 800afee:	bf00      	nop
 800aff0:	200018bc 	.word	0x200018bc
 800aff4:	20001924 	.word	0x20001924

0800aff8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 800aff8:	b480      	push	{r7}
 800affa:	b083      	sub	sp, #12
 800affc:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 800affe:	4b0b      	ldr	r3, [pc, #44]	@ (800b02c <xTaskGetSchedulerState+0x34>)
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	2b00      	cmp	r3, #0
 800b004:	d102      	bne.n	800b00c <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 800b006:	2301      	movs	r3, #1
 800b008:	607b      	str	r3, [r7, #4]
 800b00a:	e008      	b.n	800b01e <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b00c:	4b08      	ldr	r3, [pc, #32]	@ (800b030 <xTaskGetSchedulerState+0x38>)
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	2b00      	cmp	r3, #0
 800b012:	d102      	bne.n	800b01a <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 800b014:	2302      	movs	r3, #2
 800b016:	607b      	str	r3, [r7, #4]
 800b018:	e001      	b.n	800b01e <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 800b01a:	2300      	movs	r3, #0
 800b01c:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 800b01e:	687b      	ldr	r3, [r7, #4]
    }
 800b020:	4618      	mov	r0, r3
 800b022:	370c      	adds	r7, #12
 800b024:	46bd      	mov	sp, r7
 800b026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b02a:	4770      	bx	lr
 800b02c:	20001910 	.word	0x20001910
 800b030:	2000192c 	.word	0x2000192c

0800b034 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
    {
 800b034:	b580      	push	{r7, lr}
 800b036:	b084      	sub	sp, #16
 800b038:	af00      	add	r7, sp, #0
 800b03a:	6078      	str	r0, [r7, #4]
        TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	60bb      	str	r3, [r7, #8]
        BaseType_t xReturn = pdFALSE;
 800b040:	2300      	movs	r3, #0
 800b042:	60fb      	str	r3, [r7, #12]

        /* If the mutex was given back by an interrupt while the queue was
         * locked then the mutex holder might now be NULL.  _RB_ Is this still
         * needed as interrupts can no longer use mutexes? */
        if( pxMutexHolder != NULL )
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	2b00      	cmp	r3, #0
 800b048:	d063      	beq.n	800b112 <xTaskPriorityInherit+0xde>
        {
            /* If the holder of the mutex has a priority below the priority of
             * the task attempting to obtain the mutex then it will temporarily
             * inherit the priority of the task attempting to obtain the mutex. */
            if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800b04a:	68bb      	ldr	r3, [r7, #8]
 800b04c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b04e:	4b33      	ldr	r3, [pc, #204]	@ (800b11c <xTaskPriorityInherit+0xe8>)
 800b050:	681b      	ldr	r3, [r3, #0]
 800b052:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b054:	429a      	cmp	r2, r3
 800b056:	d253      	bcs.n	800b100 <xTaskPriorityInherit+0xcc>
            {
                /* Adjust the mutex holder state to account for its new
                 * priority.  Only reset the event list item value if the value is
                 * not being used for anything else. */
                if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b058:	68bb      	ldr	r3, [r7, #8]
 800b05a:	699b      	ldr	r3, [r3, #24]
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	db06      	blt.n	800b06e <xTaskPriorityInherit+0x3a>
                {
                    listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b060:	4b2e      	ldr	r3, [pc, #184]	@ (800b11c <xTaskPriorityInherit+0xe8>)
 800b062:	681b      	ldr	r3, [r3, #0]
 800b064:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b066:	f1c3 0205 	rsb	r2, r3, #5
 800b06a:	68bb      	ldr	r3, [r7, #8]
 800b06c:	619a      	str	r2, [r3, #24]
                    mtCOVERAGE_TEST_MARKER();
                }

                /* If the task being modified is in the ready state it will need
                 * to be moved into a new list. */
                if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800b06e:	68bb      	ldr	r3, [r7, #8]
 800b070:	6959      	ldr	r1, [r3, #20]
 800b072:	68bb      	ldr	r3, [r7, #8]
 800b074:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b076:	4613      	mov	r3, r2
 800b078:	009b      	lsls	r3, r3, #2
 800b07a:	4413      	add	r3, r2
 800b07c:	009b      	lsls	r3, r3, #2
 800b07e:	4a28      	ldr	r2, [pc, #160]	@ (800b120 <xTaskPriorityInherit+0xec>)
 800b080:	4413      	add	r3, r2
 800b082:	4299      	cmp	r1, r3
 800b084:	d12f      	bne.n	800b0e6 <xTaskPriorityInherit+0xb2>
                {
                    if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b086:	68bb      	ldr	r3, [r7, #8]
 800b088:	3304      	adds	r3, #4
 800b08a:	4618      	mov	r0, r3
 800b08c:	f7fe f970 	bl	8009370 <uxListRemove>
 800b090:	4603      	mov	r3, r0
 800b092:	2b00      	cmp	r3, #0
 800b094:	d10a      	bne.n	800b0ac <xTaskPriorityInherit+0x78>
                    {
                        /* It is known that the task is in its ready list so
                         * there is no need to check again and the port level
                         * reset macro can be called directly. */
                        portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800b096:	68bb      	ldr	r3, [r7, #8]
 800b098:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b09a:	2201      	movs	r2, #1
 800b09c:	fa02 f303 	lsl.w	r3, r2, r3
 800b0a0:	43da      	mvns	r2, r3
 800b0a2:	4b20      	ldr	r3, [pc, #128]	@ (800b124 <xTaskPriorityInherit+0xf0>)
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	4013      	ands	r3, r2
 800b0a8:	4a1e      	ldr	r2, [pc, #120]	@ (800b124 <xTaskPriorityInherit+0xf0>)
 800b0aa:	6013      	str	r3, [r2, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Inherit the priority before being moved into the new list. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b0ac:	4b1b      	ldr	r3, [pc, #108]	@ (800b11c <xTaskPriorityInherit+0xe8>)
 800b0ae:	681b      	ldr	r3, [r3, #0]
 800b0b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b0b2:	68bb      	ldr	r3, [r7, #8]
 800b0b4:	62da      	str	r2, [r3, #44]	@ 0x2c
                    prvReaddTaskToReadyList( pxMutexHolderTCB );
 800b0b6:	68bb      	ldr	r3, [r7, #8]
 800b0b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b0ba:	2201      	movs	r2, #1
 800b0bc:	409a      	lsls	r2, r3
 800b0be:	4b19      	ldr	r3, [pc, #100]	@ (800b124 <xTaskPriorityInherit+0xf0>)
 800b0c0:	681b      	ldr	r3, [r3, #0]
 800b0c2:	4313      	orrs	r3, r2
 800b0c4:	4a17      	ldr	r2, [pc, #92]	@ (800b124 <xTaskPriorityInherit+0xf0>)
 800b0c6:	6013      	str	r3, [r2, #0]
 800b0c8:	68bb      	ldr	r3, [r7, #8]
 800b0ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b0cc:	4613      	mov	r3, r2
 800b0ce:	009b      	lsls	r3, r3, #2
 800b0d0:	4413      	add	r3, r2
 800b0d2:	009b      	lsls	r3, r3, #2
 800b0d4:	4a12      	ldr	r2, [pc, #72]	@ (800b120 <xTaskPriorityInherit+0xec>)
 800b0d6:	441a      	add	r2, r3
 800b0d8:	68bb      	ldr	r3, [r7, #8]
 800b0da:	3304      	adds	r3, #4
 800b0dc:	4619      	mov	r1, r3
 800b0de:	4610      	mov	r0, r2
 800b0e0:	f7fe f8e9 	bl	80092b6 <vListInsertEnd>
 800b0e4:	e004      	b.n	800b0f0 <xTaskPriorityInherit+0xbc>
                }
                else
                {
                    /* Just inherit the priority. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b0e6:	4b0d      	ldr	r3, [pc, #52]	@ (800b11c <xTaskPriorityInherit+0xe8>)
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b0ec:	68bb      	ldr	r3, [r7, #8]
 800b0ee:	62da      	str	r2, [r3, #44]	@ 0x2c
                }

                traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	4619      	mov	r1, r3
 800b0f4:	2049      	movs	r0, #73	@ 0x49
 800b0f6:	f002 fc19 	bl	800d92c <SEGGER_SYSVIEW_RecordU32>

                /* Inheritance occurred. */
                xReturn = pdTRUE;
 800b0fa:	2301      	movs	r3, #1
 800b0fc:	60fb      	str	r3, [r7, #12]
 800b0fe:	e008      	b.n	800b112 <xTaskPriorityInherit+0xde>
            }
            else
            {
                if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800b100:	68bb      	ldr	r3, [r7, #8]
 800b102:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b104:	4b05      	ldr	r3, [pc, #20]	@ (800b11c <xTaskPriorityInherit+0xe8>)
 800b106:	681b      	ldr	r3, [r3, #0]
 800b108:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b10a:	429a      	cmp	r2, r3
 800b10c:	d201      	bcs.n	800b112 <xTaskPriorityInherit+0xde>
                     * current priority of the mutex holder is not lower than the
                     * priority of the task attempting to take the mutex.
                     * Therefore the mutex holder must have already inherited a
                     * priority, but inheritance would have occurred if that had
                     * not been the case. */
                    xReturn = pdTRUE;
 800b10e:	2301      	movs	r3, #1
 800b110:	60fb      	str	r3, [r7, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 800b112:	68fb      	ldr	r3, [r7, #12]
    }
 800b114:	4618      	mov	r0, r3
 800b116:	3710      	adds	r7, #16
 800b118:	46bd      	mov	sp, r7
 800b11a:	bd80      	pop	{r7, pc}
 800b11c:	2000182c 	.word	0x2000182c
 800b120:	20001830 	.word	0x20001830
 800b124:	2000190c 	.word	0x2000190c

0800b128 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 800b128:	b580      	push	{r7, lr}
 800b12a:	b086      	sub	sp, #24
 800b12c:	af00      	add	r7, sp, #0
 800b12e:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 800b134:	2300      	movs	r3, #0
 800b136:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	d06a      	beq.n	800b214 <xTaskPriorityDisinherit+0xec>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 800b13e:	4b38      	ldr	r3, [pc, #224]	@ (800b220 <xTaskPriorityDisinherit+0xf8>)
 800b140:	681b      	ldr	r3, [r3, #0]
 800b142:	693a      	ldr	r2, [r7, #16]
 800b144:	429a      	cmp	r2, r3
 800b146:	d00b      	beq.n	800b160 <xTaskPriorityDisinherit+0x38>
        __asm volatile
 800b148:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b14c:	f383 8811 	msr	BASEPRI, r3
 800b150:	f3bf 8f6f 	isb	sy
 800b154:	f3bf 8f4f 	dsb	sy
 800b158:	60fb      	str	r3, [r7, #12]
    }
 800b15a:	bf00      	nop
 800b15c:	bf00      	nop
 800b15e:	e7fd      	b.n	800b15c <xTaskPriorityDisinherit+0x34>
            configASSERT( pxTCB->uxMutexesHeld );
 800b160:	693b      	ldr	r3, [r7, #16]
 800b162:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b164:	2b00      	cmp	r3, #0
 800b166:	d10b      	bne.n	800b180 <xTaskPriorityDisinherit+0x58>
        __asm volatile
 800b168:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b16c:	f383 8811 	msr	BASEPRI, r3
 800b170:	f3bf 8f6f 	isb	sy
 800b174:	f3bf 8f4f 	dsb	sy
 800b178:	60bb      	str	r3, [r7, #8]
    }
 800b17a:	bf00      	nop
 800b17c:	bf00      	nop
 800b17e:	e7fd      	b.n	800b17c <xTaskPriorityDisinherit+0x54>
            ( pxTCB->uxMutexesHeld )--;
 800b180:	693b      	ldr	r3, [r7, #16]
 800b182:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b184:	1e5a      	subs	r2, r3, #1
 800b186:	693b      	ldr	r3, [r7, #16]
 800b188:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b18a:	693b      	ldr	r3, [r7, #16]
 800b18c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b18e:	693b      	ldr	r3, [r7, #16]
 800b190:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b192:	429a      	cmp	r2, r3
 800b194:	d03e      	beq.n	800b214 <xTaskPriorityDisinherit+0xec>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b196:	693b      	ldr	r3, [r7, #16]
 800b198:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	d13a      	bne.n	800b214 <xTaskPriorityDisinherit+0xec>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b19e:	693b      	ldr	r3, [r7, #16]
 800b1a0:	3304      	adds	r3, #4
 800b1a2:	4618      	mov	r0, r3
 800b1a4:	f7fe f8e4 	bl	8009370 <uxListRemove>
 800b1a8:	4603      	mov	r3, r0
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	d10a      	bne.n	800b1c4 <xTaskPriorityDisinherit+0x9c>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800b1ae:	693b      	ldr	r3, [r7, #16]
 800b1b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b1b2:	2201      	movs	r2, #1
 800b1b4:	fa02 f303 	lsl.w	r3, r2, r3
 800b1b8:	43da      	mvns	r2, r3
 800b1ba:	4b1a      	ldr	r3, [pc, #104]	@ (800b224 <xTaskPriorityDisinherit+0xfc>)
 800b1bc:	681b      	ldr	r3, [r3, #0]
 800b1be:	4013      	ands	r3, r2
 800b1c0:	4a18      	ldr	r2, [pc, #96]	@ (800b224 <xTaskPriorityDisinherit+0xfc>)
 800b1c2:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	4619      	mov	r1, r3
 800b1c8:	204a      	movs	r0, #74	@ 0x4a
 800b1ca:	f002 fbaf 	bl	800d92c <SEGGER_SYSVIEW_RecordU32>
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b1ce:	693b      	ldr	r3, [r7, #16]
 800b1d0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b1d2:	693b      	ldr	r3, [r7, #16]
 800b1d4:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b1d6:	693b      	ldr	r3, [r7, #16]
 800b1d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b1da:	f1c3 0205 	rsb	r2, r3, #5
 800b1de:	693b      	ldr	r3, [r7, #16]
 800b1e0:	619a      	str	r2, [r3, #24]
                    prvReaddTaskToReadyList( pxTCB );
 800b1e2:	693b      	ldr	r3, [r7, #16]
 800b1e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b1e6:	2201      	movs	r2, #1
 800b1e8:	409a      	lsls	r2, r3
 800b1ea:	4b0e      	ldr	r3, [pc, #56]	@ (800b224 <xTaskPriorityDisinherit+0xfc>)
 800b1ec:	681b      	ldr	r3, [r3, #0]
 800b1ee:	4313      	orrs	r3, r2
 800b1f0:	4a0c      	ldr	r2, [pc, #48]	@ (800b224 <xTaskPriorityDisinherit+0xfc>)
 800b1f2:	6013      	str	r3, [r2, #0]
 800b1f4:	693b      	ldr	r3, [r7, #16]
 800b1f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b1f8:	4613      	mov	r3, r2
 800b1fa:	009b      	lsls	r3, r3, #2
 800b1fc:	4413      	add	r3, r2
 800b1fe:	009b      	lsls	r3, r3, #2
 800b200:	4a09      	ldr	r2, [pc, #36]	@ (800b228 <xTaskPriorityDisinherit+0x100>)
 800b202:	441a      	add	r2, r3
 800b204:	693b      	ldr	r3, [r7, #16]
 800b206:	3304      	adds	r3, #4
 800b208:	4619      	mov	r1, r3
 800b20a:	4610      	mov	r0, r2
 800b20c:	f7fe f853 	bl	80092b6 <vListInsertEnd>
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 800b210:	2301      	movs	r3, #1
 800b212:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 800b214:	697b      	ldr	r3, [r7, #20]
    }
 800b216:	4618      	mov	r0, r3
 800b218:	3718      	adds	r7, #24
 800b21a:	46bd      	mov	sp, r7
 800b21c:	bd80      	pop	{r7, pc}
 800b21e:	bf00      	nop
 800b220:	2000182c 	.word	0x2000182c
 800b224:	2000190c 	.word	0x2000190c
 800b228:	20001830 	.word	0x20001830

0800b22c <vTaskPriorityDisinheritAfterTimeout>:

#if ( configUSE_MUTEXES == 1 )

    void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder,
                                              UBaseType_t uxHighestPriorityWaitingTask )
    {
 800b22c:	b580      	push	{r7, lr}
 800b22e:	b088      	sub	sp, #32
 800b230:	af00      	add	r7, sp, #0
 800b232:	6078      	str	r0, [r7, #4]
 800b234:	6039      	str	r1, [r7, #0]
        TCB_t * const pxTCB = pxMutexHolder;
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	61bb      	str	r3, [r7, #24]
        UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
        const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800b23a:	2301      	movs	r3, #1
 800b23c:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	2b00      	cmp	r3, #0
 800b242:	f000 8083 	beq.w	800b34c <vTaskPriorityDisinheritAfterTimeout+0x120>
        {
            /* If pxMutexHolder is not NULL then the holder must hold at least
             * one mutex. */
            configASSERT( pxTCB->uxMutexesHeld );
 800b246:	69bb      	ldr	r3, [r7, #24]
 800b248:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	d10b      	bne.n	800b266 <vTaskPriorityDisinheritAfterTimeout+0x3a>
        __asm volatile
 800b24e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b252:	f383 8811 	msr	BASEPRI, r3
 800b256:	f3bf 8f6f 	isb	sy
 800b25a:	f3bf 8f4f 	dsb	sy
 800b25e:	60fb      	str	r3, [r7, #12]
    }
 800b260:	bf00      	nop
 800b262:	bf00      	nop
 800b264:	e7fd      	b.n	800b262 <vTaskPriorityDisinheritAfterTimeout+0x36>

            /* Determine the priority to which the priority of the task that
             * holds the mutex should be set.  This will be the greater of the
             * holding task's base priority and the priority of the highest
             * priority task that is waiting to obtain the mutex. */
            if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800b266:	69bb      	ldr	r3, [r7, #24]
 800b268:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b26a:	683a      	ldr	r2, [r7, #0]
 800b26c:	429a      	cmp	r2, r3
 800b26e:	d902      	bls.n	800b276 <vTaskPriorityDisinheritAfterTimeout+0x4a>
            {
                uxPriorityToUse = uxHighestPriorityWaitingTask;
 800b270:	683b      	ldr	r3, [r7, #0]
 800b272:	61fb      	str	r3, [r7, #28]
 800b274:	e002      	b.n	800b27c <vTaskPriorityDisinheritAfterTimeout+0x50>
            }
            else
            {
                uxPriorityToUse = pxTCB->uxBasePriority;
 800b276:	69bb      	ldr	r3, [r7, #24]
 800b278:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b27a:	61fb      	str	r3, [r7, #28]
            }

            /* Does the priority need to change? */
            if( pxTCB->uxPriority != uxPriorityToUse )
 800b27c:	69bb      	ldr	r3, [r7, #24]
 800b27e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b280:	69fa      	ldr	r2, [r7, #28]
 800b282:	429a      	cmp	r2, r3
 800b284:	d062      	beq.n	800b34c <vTaskPriorityDisinheritAfterTimeout+0x120>
            {
                /* Only disinherit if no other mutexes are held.  This is a
                 * simplification in the priority inheritance implementation.  If
                 * the task that holds the mutex is also holding other mutexes then
                 * the other mutexes may have caused the priority inheritance. */
                if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800b286:	69bb      	ldr	r3, [r7, #24]
 800b288:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b28a:	697a      	ldr	r2, [r7, #20]
 800b28c:	429a      	cmp	r2, r3
 800b28e:	d15d      	bne.n	800b34c <vTaskPriorityDisinheritAfterTimeout+0x120>
                {
                    /* If a task has timed out because it already holds the
                     * mutex it was trying to obtain then it cannot of inherited
                     * its own priority. */
                    configASSERT( pxTCB != pxCurrentTCB );
 800b290:	4b30      	ldr	r3, [pc, #192]	@ (800b354 <vTaskPriorityDisinheritAfterTimeout+0x128>)
 800b292:	681b      	ldr	r3, [r3, #0]
 800b294:	69ba      	ldr	r2, [r7, #24]
 800b296:	429a      	cmp	r2, r3
 800b298:	d10b      	bne.n	800b2b2 <vTaskPriorityDisinheritAfterTimeout+0x86>
        __asm volatile
 800b29a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b29e:	f383 8811 	msr	BASEPRI, r3
 800b2a2:	f3bf 8f6f 	isb	sy
 800b2a6:	f3bf 8f4f 	dsb	sy
 800b2aa:	60bb      	str	r3, [r7, #8]
    }
 800b2ac:	bf00      	nop
 800b2ae:	bf00      	nop
 800b2b0:	e7fd      	b.n	800b2ae <vTaskPriorityDisinheritAfterTimeout+0x82>

                    /* Disinherit the priority, remembering the previous
                     * priority to facilitate determining the subject task's
                     * state. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, uxPriorityToUse );
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	4619      	mov	r1, r3
 800b2b6:	204a      	movs	r0, #74	@ 0x4a
 800b2b8:	f002 fb38 	bl	800d92c <SEGGER_SYSVIEW_RecordU32>
                    uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800b2bc:	69bb      	ldr	r3, [r7, #24]
 800b2be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b2c0:	613b      	str	r3, [r7, #16]
                    pxTCB->uxPriority = uxPriorityToUse;
 800b2c2:	69bb      	ldr	r3, [r7, #24]
 800b2c4:	69fa      	ldr	r2, [r7, #28]
 800b2c6:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Only reset the event list item value if the value is not
                     * being used for anything else. */
                    if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b2c8:	69bb      	ldr	r3, [r7, #24]
 800b2ca:	699b      	ldr	r3, [r3, #24]
 800b2cc:	2b00      	cmp	r3, #0
 800b2ce:	db04      	blt.n	800b2da <vTaskPriorityDisinheritAfterTimeout+0xae>
                    {
                        listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b2d0:	69fb      	ldr	r3, [r7, #28]
 800b2d2:	f1c3 0205 	rsb	r2, r3, #5
 800b2d6:	69bb      	ldr	r3, [r7, #24]
 800b2d8:	619a      	str	r2, [r3, #24]
                     * then the task that holds the mutex could be in either the
                     * Ready, Blocked or Suspended states.  Only remove the task
                     * from its current state list if it is in the Ready state as
                     * the task's priority is going to change and there is one
                     * Ready list per priority. */
                    if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800b2da:	69bb      	ldr	r3, [r7, #24]
 800b2dc:	6959      	ldr	r1, [r3, #20]
 800b2de:	693a      	ldr	r2, [r7, #16]
 800b2e0:	4613      	mov	r3, r2
 800b2e2:	009b      	lsls	r3, r3, #2
 800b2e4:	4413      	add	r3, r2
 800b2e6:	009b      	lsls	r3, r3, #2
 800b2e8:	4a1b      	ldr	r2, [pc, #108]	@ (800b358 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 800b2ea:	4413      	add	r3, r2
 800b2ec:	4299      	cmp	r1, r3
 800b2ee:	d12d      	bne.n	800b34c <vTaskPriorityDisinheritAfterTimeout+0x120>
                    {
                        if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b2f0:	69bb      	ldr	r3, [r7, #24]
 800b2f2:	3304      	adds	r3, #4
 800b2f4:	4618      	mov	r0, r3
 800b2f6:	f7fe f83b 	bl	8009370 <uxListRemove>
 800b2fa:	4603      	mov	r3, r0
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	d10a      	bne.n	800b316 <vTaskPriorityDisinheritAfterTimeout+0xea>
                        {
                            /* It is known that the task is in its ready list so
                             * there is no need to check again and the port level
                             * reset macro can be called directly. */
                            portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800b300:	69bb      	ldr	r3, [r7, #24]
 800b302:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b304:	2201      	movs	r2, #1
 800b306:	fa02 f303 	lsl.w	r3, r2, r3
 800b30a:	43da      	mvns	r2, r3
 800b30c:	4b13      	ldr	r3, [pc, #76]	@ (800b35c <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800b30e:	681b      	ldr	r3, [r3, #0]
 800b310:	4013      	ands	r3, r2
 800b312:	4a12      	ldr	r2, [pc, #72]	@ (800b35c <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800b314:	6013      	str	r3, [r2, #0]
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        prvAddTaskToReadyList( pxTCB );
 800b316:	69bb      	ldr	r3, [r7, #24]
 800b318:	4618      	mov	r0, r3
 800b31a:	f003 f935 	bl	800e588 <SEGGER_SYSVIEW_OnTaskStartReady>
 800b31e:	69bb      	ldr	r3, [r7, #24]
 800b320:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b322:	2201      	movs	r2, #1
 800b324:	409a      	lsls	r2, r3
 800b326:	4b0d      	ldr	r3, [pc, #52]	@ (800b35c <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800b328:	681b      	ldr	r3, [r3, #0]
 800b32a:	4313      	orrs	r3, r2
 800b32c:	4a0b      	ldr	r2, [pc, #44]	@ (800b35c <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800b32e:	6013      	str	r3, [r2, #0]
 800b330:	69bb      	ldr	r3, [r7, #24]
 800b332:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b334:	4613      	mov	r3, r2
 800b336:	009b      	lsls	r3, r3, #2
 800b338:	4413      	add	r3, r2
 800b33a:	009b      	lsls	r3, r3, #2
 800b33c:	4a06      	ldr	r2, [pc, #24]	@ (800b358 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 800b33e:	441a      	add	r2, r3
 800b340:	69bb      	ldr	r3, [r7, #24]
 800b342:	3304      	adds	r3, #4
 800b344:	4619      	mov	r1, r3
 800b346:	4610      	mov	r0, r2
 800b348:	f7fd ffb5 	bl	80092b6 <vListInsertEnd>
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 800b34c:	bf00      	nop
 800b34e:	3720      	adds	r7, #32
 800b350:	46bd      	mov	sp, r7
 800b352:	bd80      	pop	{r7, pc}
 800b354:	2000182c 	.word	0x2000182c
 800b358:	20001830 	.word	0x20001830
 800b35c:	2000190c 	.word	0x2000190c

0800b360 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 800b360:	b480      	push	{r7}
 800b362:	b083      	sub	sp, #12
 800b364:	af00      	add	r7, sp, #0
    TickType_t uxReturn;

    uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 800b366:	4b09      	ldr	r3, [pc, #36]	@ (800b38c <uxTaskResetEventItemValue+0x2c>)
 800b368:	681b      	ldr	r3, [r3, #0]
 800b36a:	699b      	ldr	r3, [r3, #24]
 800b36c:	607b      	str	r3, [r7, #4]

    /* Reset the event list item to its normal value - so it can be used with
     * queues and semaphores. */
    listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b36e:	4b07      	ldr	r3, [pc, #28]	@ (800b38c <uxTaskResetEventItemValue+0x2c>)
 800b370:	681b      	ldr	r3, [r3, #0]
 800b372:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b374:	4b05      	ldr	r3, [pc, #20]	@ (800b38c <uxTaskResetEventItemValue+0x2c>)
 800b376:	681b      	ldr	r3, [r3, #0]
 800b378:	f1c2 0205 	rsb	r2, r2, #5
 800b37c:	619a      	str	r2, [r3, #24]

    return uxReturn;
 800b37e:	687b      	ldr	r3, [r7, #4]
}
 800b380:	4618      	mov	r0, r3
 800b382:	370c      	adds	r7, #12
 800b384:	46bd      	mov	sp, r7
 800b386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b38a:	4770      	bx	lr
 800b38c:	2000182c 	.word	0x2000182c

0800b390 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    TaskHandle_t pvTaskIncrementMutexHeldCount( void )
    {
 800b390:	b480      	push	{r7}
 800b392:	af00      	add	r7, sp, #0
        /* If xSemaphoreCreateMutex() is called before any tasks have been created
         * then pxCurrentTCB will be NULL. */
        if( pxCurrentTCB != NULL )
 800b394:	4b07      	ldr	r3, [pc, #28]	@ (800b3b4 <pvTaskIncrementMutexHeldCount+0x24>)
 800b396:	681b      	ldr	r3, [r3, #0]
 800b398:	2b00      	cmp	r3, #0
 800b39a:	d004      	beq.n	800b3a6 <pvTaskIncrementMutexHeldCount+0x16>
        {
            ( pxCurrentTCB->uxMutexesHeld )++;
 800b39c:	4b05      	ldr	r3, [pc, #20]	@ (800b3b4 <pvTaskIncrementMutexHeldCount+0x24>)
 800b39e:	681b      	ldr	r3, [r3, #0]
 800b3a0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b3a2:	3201      	adds	r2, #1
 800b3a4:	64da      	str	r2, [r3, #76]	@ 0x4c
        }

        return pxCurrentTCB;
 800b3a6:	4b03      	ldr	r3, [pc, #12]	@ (800b3b4 <pvTaskIncrementMutexHeldCount+0x24>)
 800b3a8:	681b      	ldr	r3, [r3, #0]
    }
 800b3aa:	4618      	mov	r0, r3
 800b3ac:	46bd      	mov	sp, r7
 800b3ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3b2:	4770      	bx	lr
 800b3b4:	2000182c 	.word	0x2000182c

0800b3b8 <xTaskGenericNotifyWait>:
    BaseType_t xTaskGenericNotifyWait( UBaseType_t uxIndexToWait,
                                       uint32_t ulBitsToClearOnEntry,
                                       uint32_t ulBitsToClearOnExit,
                                       uint32_t * pulNotificationValue,
                                       TickType_t xTicksToWait )
    {
 800b3b8:	b580      	push	{r7, lr}
 800b3ba:	b088      	sub	sp, #32
 800b3bc:	af02      	add	r7, sp, #8
 800b3be:	60f8      	str	r0, [r7, #12]
 800b3c0:	60b9      	str	r1, [r7, #8]
 800b3c2:	607a      	str	r2, [r7, #4]
 800b3c4:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn;

        configASSERT( uxIndexToWait < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 800b3c6:	68fb      	ldr	r3, [r7, #12]
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	d00b      	beq.n	800b3e4 <xTaskGenericNotifyWait+0x2c>
        __asm volatile
 800b3cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3d0:	f383 8811 	msr	BASEPRI, r3
 800b3d4:	f3bf 8f6f 	isb	sy
 800b3d8:	f3bf 8f4f 	dsb	sy
 800b3dc:	613b      	str	r3, [r7, #16]
    }
 800b3de:	bf00      	nop
 800b3e0:	bf00      	nop
 800b3e2:	e7fd      	b.n	800b3e0 <xTaskGenericNotifyWait+0x28>

        taskENTER_CRITICAL();
 800b3e4:	f001 f84a 	bl	800c47c <vPortEnterCritical>
        {
            /* Only block if a notification is not already pending. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 800b3e8:	4b36      	ldr	r3, [pc, #216]	@ (800b4c4 <xTaskGenericNotifyWait+0x10c>)
 800b3ea:	681a      	ldr	r2, [r3, #0]
 800b3ec:	68fb      	ldr	r3, [r7, #12]
 800b3ee:	4413      	add	r3, r2
 800b3f0:	3354      	adds	r3, #84	@ 0x54
 800b3f2:	781b      	ldrb	r3, [r3, #0]
 800b3f4:	b2db      	uxtb	r3, r3
 800b3f6:	2b02      	cmp	r3, #2
 800b3f8:	d022      	beq.n	800b440 <xTaskGenericNotifyWait+0x88>
            {
                /* Clear bits in the task's notification value as bits may get
                 * set  by the notifying task or interrupt.  This can be used to
                 * clear the value to zero. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnEntry;
 800b3fa:	4b32      	ldr	r3, [pc, #200]	@ (800b4c4 <xTaskGenericNotifyWait+0x10c>)
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	68fa      	ldr	r2, [r7, #12]
 800b400:	3214      	adds	r2, #20
 800b402:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b406:	68ba      	ldr	r2, [r7, #8]
 800b408:	43d2      	mvns	r2, r2
 800b40a:	4011      	ands	r1, r2
 800b40c:	68fa      	ldr	r2, [r7, #12]
 800b40e:	3214      	adds	r2, #20
 800b410:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

                /* Mark this task as waiting for a notification. */
                pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskWAITING_NOTIFICATION;
 800b414:	4b2b      	ldr	r3, [pc, #172]	@ (800b4c4 <xTaskGenericNotifyWait+0x10c>)
 800b416:	681a      	ldr	r2, [r3, #0]
 800b418:	68fb      	ldr	r3, [r7, #12]
 800b41a:	4413      	add	r3, r2
 800b41c:	3354      	adds	r3, #84	@ 0x54
 800b41e:	2201      	movs	r2, #1
 800b420:	701a      	strb	r2, [r3, #0]

                if( xTicksToWait > ( TickType_t ) 0 )
 800b422:	6a3b      	ldr	r3, [r7, #32]
 800b424:	2b00      	cmp	r3, #0
 800b426:	d00b      	beq.n	800b440 <xTaskGenericNotifyWait+0x88>
                {
                    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b428:	2101      	movs	r1, #1
 800b42a:	6a38      	ldr	r0, [r7, #32]
 800b42c:	f000 fa5e 	bl	800b8ec <prvAddCurrentTaskToDelayedList>

                    /* All ports are written to allow a yield in a critical
                     * section (some will yield immediately, others wait until the
                     * critical section exits) - but it is not something that
                     * application code should ever do. */
                    portYIELD_WITHIN_API();
 800b430:	4b25      	ldr	r3, [pc, #148]	@ (800b4c8 <xTaskGenericNotifyWait+0x110>)
 800b432:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b436:	601a      	str	r2, [r3, #0]
 800b438:	f3bf 8f4f 	dsb	sy
 800b43c:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 800b440:	f001 f84e 	bl	800c4e0 <vPortExitCritical>

        taskENTER_CRITICAL();
 800b444:	f001 f81a 	bl	800c47c <vPortEnterCritical>
        {
            traceTASK_NOTIFY_WAIT(  );
 800b448:	683a      	ldr	r2, [r7, #0]
 800b44a:	6a3b      	ldr	r3, [r7, #32]
 800b44c:	9300      	str	r3, [sp, #0]
 800b44e:	4613      	mov	r3, r2
 800b450:	687a      	ldr	r2, [r7, #4]
 800b452:	68b9      	ldr	r1, [r7, #8]
 800b454:	2040      	movs	r0, #64	@ 0x40
 800b456:	f002 fb75 	bl	800db44 <SEGGER_SYSVIEW_RecordU32x4>

            if( pulNotificationValue != NULL )
 800b45a:	683b      	ldr	r3, [r7, #0]
 800b45c:	2b00      	cmp	r3, #0
 800b45e:	d007      	beq.n	800b470 <xTaskGenericNotifyWait+0xb8>
            {
                /* Output the current notification value, which may or may not
                 * have changed. */
                *pulNotificationValue = pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ];
 800b460:	4b18      	ldr	r3, [pc, #96]	@ (800b4c4 <xTaskGenericNotifyWait+0x10c>)
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	68fa      	ldr	r2, [r7, #12]
 800b466:	3214      	adds	r2, #20
 800b468:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800b46c:	683b      	ldr	r3, [r7, #0]
 800b46e:	601a      	str	r2, [r3, #0]

            /* If ucNotifyValue is set then either the task never entered the
             * blocked state (because a notification was already pending) or the
             * task unblocked because of a notification.  Otherwise the task
             * unblocked because of a timeout. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 800b470:	4b14      	ldr	r3, [pc, #80]	@ (800b4c4 <xTaskGenericNotifyWait+0x10c>)
 800b472:	681a      	ldr	r2, [r3, #0]
 800b474:	68fb      	ldr	r3, [r7, #12]
 800b476:	4413      	add	r3, r2
 800b478:	3354      	adds	r3, #84	@ 0x54
 800b47a:	781b      	ldrb	r3, [r3, #0]
 800b47c:	b2db      	uxtb	r3, r3
 800b47e:	2b02      	cmp	r3, #2
 800b480:	d002      	beq.n	800b488 <xTaskGenericNotifyWait+0xd0>
            {
                /* A notification was not received. */
                xReturn = pdFALSE;
 800b482:	2300      	movs	r3, #0
 800b484:	617b      	str	r3, [r7, #20]
 800b486:	e00e      	b.n	800b4a6 <xTaskGenericNotifyWait+0xee>
            }
            else
            {
                /* A notification was already pending or a notification was
                 * received while the task was waiting. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnExit;
 800b488:	4b0e      	ldr	r3, [pc, #56]	@ (800b4c4 <xTaskGenericNotifyWait+0x10c>)
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	68fa      	ldr	r2, [r7, #12]
 800b48e:	3214      	adds	r2, #20
 800b490:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b494:	687a      	ldr	r2, [r7, #4]
 800b496:	43d2      	mvns	r2, r2
 800b498:	4011      	ands	r1, r2
 800b49a:	68fa      	ldr	r2, [r7, #12]
 800b49c:	3214      	adds	r2, #20
 800b49e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                xReturn = pdTRUE;
 800b4a2:	2301      	movs	r3, #1
 800b4a4:	617b      	str	r3, [r7, #20]
            }

            pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskNOT_WAITING_NOTIFICATION;
 800b4a6:	4b07      	ldr	r3, [pc, #28]	@ (800b4c4 <xTaskGenericNotifyWait+0x10c>)
 800b4a8:	681a      	ldr	r2, [r3, #0]
 800b4aa:	68fb      	ldr	r3, [r7, #12]
 800b4ac:	4413      	add	r3, r2
 800b4ae:	3354      	adds	r3, #84	@ 0x54
 800b4b0:	2200      	movs	r2, #0
 800b4b2:	701a      	strb	r2, [r3, #0]
        }
        taskEXIT_CRITICAL();
 800b4b4:	f001 f814 	bl	800c4e0 <vPortExitCritical>

        return xReturn;
 800b4b8:	697b      	ldr	r3, [r7, #20]
    }
 800b4ba:	4618      	mov	r0, r3
 800b4bc:	3718      	adds	r7, #24
 800b4be:	46bd      	mov	sp, r7
 800b4c0:	bd80      	pop	{r7, pc}
 800b4c2:	bf00      	nop
 800b4c4:	2000182c 	.word	0x2000182c
 800b4c8:	e000ed04 	.word	0xe000ed04

0800b4cc <xTaskGenericNotify>:
    BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify,
                                   UBaseType_t uxIndexToNotify,
                                   uint32_t ulValue,
                                   eNotifyAction eAction,
                                   uint32_t * pulPreviousNotificationValue )
    {
 800b4cc:	b580      	push	{r7, lr}
 800b4ce:	b08e      	sub	sp, #56	@ 0x38
 800b4d0:	af02      	add	r7, sp, #8
 800b4d2:	60f8      	str	r0, [r7, #12]
 800b4d4:	60b9      	str	r1, [r7, #8]
 800b4d6:	607a      	str	r2, [r7, #4]
 800b4d8:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;
        BaseType_t xReturn = pdPASS;
 800b4da:	2301      	movs	r3, #1
 800b4dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        uint8_t ucOriginalNotifyState;

        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 800b4de:	68bb      	ldr	r3, [r7, #8]
 800b4e0:	2b00      	cmp	r3, #0
 800b4e2:	d00b      	beq.n	800b4fc <xTaskGenericNotify+0x30>
        __asm volatile
 800b4e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4e8:	f383 8811 	msr	BASEPRI, r3
 800b4ec:	f3bf 8f6f 	isb	sy
 800b4f0:	f3bf 8f4f 	dsb	sy
 800b4f4:	623b      	str	r3, [r7, #32]
    }
 800b4f6:	bf00      	nop
 800b4f8:	bf00      	nop
 800b4fa:	e7fd      	b.n	800b4f8 <xTaskGenericNotify+0x2c>
        configASSERT( xTaskToNotify );
 800b4fc:	68fb      	ldr	r3, [r7, #12]
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	d10b      	bne.n	800b51a <xTaskGenericNotify+0x4e>
        __asm volatile
 800b502:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b506:	f383 8811 	msr	BASEPRI, r3
 800b50a:	f3bf 8f6f 	isb	sy
 800b50e:	f3bf 8f4f 	dsb	sy
 800b512:	61fb      	str	r3, [r7, #28]
    }
 800b514:	bf00      	nop
 800b516:	bf00      	nop
 800b518:	e7fd      	b.n	800b516 <xTaskGenericNotify+0x4a>
        pxTCB = xTaskToNotify;
 800b51a:	68fb      	ldr	r3, [r7, #12]
 800b51c:	62bb      	str	r3, [r7, #40]	@ 0x28

        taskENTER_CRITICAL();
 800b51e:	f000 ffad 	bl	800c47c <vPortEnterCritical>
        {
            if( pulPreviousNotificationValue != NULL )
 800b522:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b524:	2b00      	cmp	r3, #0
 800b526:	d006      	beq.n	800b536 <xTaskGenericNotify+0x6a>
            {
                *pulPreviousNotificationValue = pxTCB->ulNotifiedValue[ uxIndexToNotify ];
 800b528:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b52a:	68ba      	ldr	r2, [r7, #8]
 800b52c:	3214      	adds	r2, #20
 800b52e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800b532:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b534:	601a      	str	r2, [r3, #0]
            }

            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 800b536:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b538:	68bb      	ldr	r3, [r7, #8]
 800b53a:	4413      	add	r3, r2
 800b53c:	3354      	adds	r3, #84	@ 0x54
 800b53e:	781b      	ldrb	r3, [r3, #0]
 800b540:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 800b544:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b546:	68bb      	ldr	r3, [r7, #8]
 800b548:	4413      	add	r3, r2
 800b54a:	3354      	adds	r3, #84	@ 0x54
 800b54c:	2202      	movs	r2, #2
 800b54e:	701a      	strb	r2, [r3, #0]

            switch( eAction )
 800b550:	78fb      	ldrb	r3, [r7, #3]
 800b552:	2b04      	cmp	r3, #4
 800b554:	d83b      	bhi.n	800b5ce <xTaskGenericNotify+0x102>
 800b556:	a201      	add	r2, pc, #4	@ (adr r2, 800b55c <xTaskGenericNotify+0x90>)
 800b558:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b55c:	0800b5ef 	.word	0x0800b5ef
 800b560:	0800b571 	.word	0x0800b571
 800b564:	0800b58d 	.word	0x0800b58d
 800b568:	0800b5a5 	.word	0x0800b5a5
 800b56c:	0800b5b3 	.word	0x0800b5b3
            {
                case eSetBits:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] |= ulValue;
 800b570:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b572:	68ba      	ldr	r2, [r7, #8]
 800b574:	3214      	adds	r2, #20
 800b576:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	ea42 0103 	orr.w	r1, r2, r3
 800b580:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b582:	68ba      	ldr	r2, [r7, #8]
 800b584:	3214      	adds	r2, #20
 800b586:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 800b58a:	e033      	b.n	800b5f4 <xTaskGenericNotify+0x128>

                case eIncrement:
                    ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 800b58c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b58e:	68ba      	ldr	r2, [r7, #8]
 800b590:	3214      	adds	r2, #20
 800b592:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b596:	1c59      	adds	r1, r3, #1
 800b598:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b59a:	68ba      	ldr	r2, [r7, #8]
 800b59c:	3214      	adds	r2, #20
 800b59e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 800b5a2:	e027      	b.n	800b5f4 <xTaskGenericNotify+0x128>

                case eSetValueWithOverwrite:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 800b5a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5a6:	68ba      	ldr	r2, [r7, #8]
 800b5a8:	3214      	adds	r2, #20
 800b5aa:	6879      	ldr	r1, [r7, #4]
 800b5ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 800b5b0:	e020      	b.n	800b5f4 <xTaskGenericNotify+0x128>

                case eSetValueWithoutOverwrite:

                    if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800b5b2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b5b6:	2b02      	cmp	r3, #2
 800b5b8:	d006      	beq.n	800b5c8 <xTaskGenericNotify+0xfc>
                    {
                        pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 800b5ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5bc:	68ba      	ldr	r2, [r7, #8]
 800b5be:	3214      	adds	r2, #20
 800b5c0:	6879      	ldr	r1, [r7, #4]
 800b5c2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    {
                        /* The value could not be written to the task. */
                        xReturn = pdFAIL;
                    }

                    break;
 800b5c6:	e015      	b.n	800b5f4 <xTaskGenericNotify+0x128>
                        xReturn = pdFAIL;
 800b5c8:	2300      	movs	r3, #0
 800b5ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    break;
 800b5cc:	e012      	b.n	800b5f4 <xTaskGenericNotify+0x128>
                default:

                    /* Should not get here if all enums are handled.
                     * Artificially force an assert by testing a value the
                     * compiler can't assume is const. */
                    configASSERT( xTickCount == ( TickType_t ) 0 );
 800b5ce:	4b35      	ldr	r3, [pc, #212]	@ (800b6a4 <xTaskGenericNotify+0x1d8>)
 800b5d0:	681b      	ldr	r3, [r3, #0]
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	d00d      	beq.n	800b5f2 <xTaskGenericNotify+0x126>
        __asm volatile
 800b5d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5da:	f383 8811 	msr	BASEPRI, r3
 800b5de:	f3bf 8f6f 	isb	sy
 800b5e2:	f3bf 8f4f 	dsb	sy
 800b5e6:	61bb      	str	r3, [r7, #24]
    }
 800b5e8:	bf00      	nop
 800b5ea:	bf00      	nop
 800b5ec:	e7fd      	b.n	800b5ea <xTaskGenericNotify+0x11e>
                    break;
 800b5ee:	bf00      	nop
 800b5f0:	e000      	b.n	800b5f4 <xTaskGenericNotify+0x128>

                    break;
 800b5f2:	bf00      	nop
            }

            traceTASK_NOTIFY(  );
 800b5f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5f6:	4618      	mov	r0, r3
 800b5f8:	f003 f868 	bl	800e6cc <SEGGER_SYSVIEW_ShrinkId>
 800b5fc:	4601      	mov	r1, r0
 800b5fe:	78fa      	ldrb	r2, [r7, #3]
 800b600:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b602:	9300      	str	r3, [sp, #0]
 800b604:	4613      	mov	r3, r2
 800b606:	687a      	ldr	r2, [r7, #4]
 800b608:	203e      	movs	r0, #62	@ 0x3e
 800b60a:	f002 fa9b 	bl	800db44 <SEGGER_SYSVIEW_RecordU32x4>

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800b60e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b612:	2b01      	cmp	r3, #1
 800b614:	d13e      	bne.n	800b694 <xTaskGenericNotify+0x1c8>
            {
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b616:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b618:	3304      	adds	r3, #4
 800b61a:	4618      	mov	r0, r3
 800b61c:	f7fd fea8 	bl	8009370 <uxListRemove>
                prvAddTaskToReadyList( pxTCB );
 800b620:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b622:	4618      	mov	r0, r3
 800b624:	f002 ffb0 	bl	800e588 <SEGGER_SYSVIEW_OnTaskStartReady>
 800b628:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b62a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b62c:	2201      	movs	r2, #1
 800b62e:	409a      	lsls	r2, r3
 800b630:	4b1d      	ldr	r3, [pc, #116]	@ (800b6a8 <xTaskGenericNotify+0x1dc>)
 800b632:	681b      	ldr	r3, [r3, #0]
 800b634:	4313      	orrs	r3, r2
 800b636:	4a1c      	ldr	r2, [pc, #112]	@ (800b6a8 <xTaskGenericNotify+0x1dc>)
 800b638:	6013      	str	r3, [r2, #0]
 800b63a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b63c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b63e:	4613      	mov	r3, r2
 800b640:	009b      	lsls	r3, r3, #2
 800b642:	4413      	add	r3, r2
 800b644:	009b      	lsls	r3, r3, #2
 800b646:	4a19      	ldr	r2, [pc, #100]	@ (800b6ac <xTaskGenericNotify+0x1e0>)
 800b648:	441a      	add	r2, r3
 800b64a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b64c:	3304      	adds	r3, #4
 800b64e:	4619      	mov	r1, r3
 800b650:	4610      	mov	r0, r2
 800b652:	f7fd fe30 	bl	80092b6 <vListInsertEnd>

                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800b656:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b658:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b65a:	2b00      	cmp	r3, #0
 800b65c:	d00b      	beq.n	800b676 <xTaskGenericNotify+0x1aa>
        __asm volatile
 800b65e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b662:	f383 8811 	msr	BASEPRI, r3
 800b666:	f3bf 8f6f 	isb	sy
 800b66a:	f3bf 8f4f 	dsb	sy
 800b66e:	617b      	str	r3, [r7, #20]
    }
 800b670:	bf00      	nop
 800b672:	bf00      	nop
 800b674:	e7fd      	b.n	800b672 <xTaskGenericNotify+0x1a6>
                         * earliest possible time. */
                        prvResetNextTaskUnblockTime();
                    }
                #endif

                if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b676:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b678:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b67a:	4b0d      	ldr	r3, [pc, #52]	@ (800b6b0 <xTaskGenericNotify+0x1e4>)
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b680:	429a      	cmp	r2, r3
 800b682:	d907      	bls.n	800b694 <xTaskGenericNotify+0x1c8>
                {
                    /* The notified task has a priority above the currently
                     * executing task so a yield is required. */
                    taskYIELD_IF_USING_PREEMPTION();
 800b684:	4b0b      	ldr	r3, [pc, #44]	@ (800b6b4 <xTaskGenericNotify+0x1e8>)
 800b686:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b68a:	601a      	str	r2, [r3, #0]
 800b68c:	f3bf 8f4f 	dsb	sy
 800b690:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 800b694:	f000 ff24 	bl	800c4e0 <vPortExitCritical>

        return xReturn;
 800b698:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
 800b69a:	4618      	mov	r0, r3
 800b69c:	3730      	adds	r7, #48	@ 0x30
 800b69e:	46bd      	mov	sp, r7
 800b6a0:	bd80      	pop	{r7, pc}
 800b6a2:	bf00      	nop
 800b6a4:	20001908 	.word	0x20001908
 800b6a8:	2000190c 	.word	0x2000190c
 800b6ac:	20001830 	.word	0x20001830
 800b6b0:	2000182c 	.word	0x2000182c
 800b6b4:	e000ed04 	.word	0xe000ed04

0800b6b8 <xTaskGenericNotifyFromISR>:
                                          UBaseType_t uxIndexToNotify,
                                          uint32_t ulValue,
                                          eNotifyAction eAction,
                                          uint32_t * pulPreviousNotificationValue,
                                          BaseType_t * pxHigherPriorityTaskWoken )
    {
 800b6b8:	b580      	push	{r7, lr}
 800b6ba:	b092      	sub	sp, #72	@ 0x48
 800b6bc:	af02      	add	r7, sp, #8
 800b6be:	60f8      	str	r0, [r7, #12]
 800b6c0:	60b9      	str	r1, [r7, #8]
 800b6c2:	607a      	str	r2, [r7, #4]
 800b6c4:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;
        uint8_t ucOriginalNotifyState;
        BaseType_t xReturn = pdPASS;
 800b6c6:	2301      	movs	r3, #1
 800b6c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        UBaseType_t uxSavedInterruptStatus;

        configASSERT( xTaskToNotify );
 800b6ca:	68fb      	ldr	r3, [r7, #12]
 800b6cc:	2b00      	cmp	r3, #0
 800b6ce:	d10b      	bne.n	800b6e8 <xTaskGenericNotifyFromISR+0x30>
        __asm volatile
 800b6d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6d4:	f383 8811 	msr	BASEPRI, r3
 800b6d8:	f3bf 8f6f 	isb	sy
 800b6dc:	f3bf 8f4f 	dsb	sy
 800b6e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
 800b6e2:	bf00      	nop
 800b6e4:	bf00      	nop
 800b6e6:	e7fd      	b.n	800b6e4 <xTaskGenericNotifyFromISR+0x2c>
        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 800b6e8:	68bb      	ldr	r3, [r7, #8]
 800b6ea:	2b00      	cmp	r3, #0
 800b6ec:	d00b      	beq.n	800b706 <xTaskGenericNotifyFromISR+0x4e>
        __asm volatile
 800b6ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6f2:	f383 8811 	msr	BASEPRI, r3
 800b6f6:	f3bf 8f6f 	isb	sy
 800b6fa:	f3bf 8f4f 	dsb	sy
 800b6fe:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
 800b700:	bf00      	nop
 800b702:	bf00      	nop
 800b704:	e7fd      	b.n	800b702 <xTaskGenericNotifyFromISR+0x4a>
         * below the maximum system call interrupt priority.  FreeRTOS maintains a
         * separate interrupt safe API to ensure interrupt entry is as fast and as
         * simple as possible.  More information (albeit Cortex-M specific) is
         * provided on the following link:
         * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b706:	f000 ffa9 	bl	800c65c <vPortValidateInterruptPriority>

        pxTCB = xTaskToNotify;
 800b70a:	68fb      	ldr	r3, [r7, #12]
 800b70c:	63bb      	str	r3, [r7, #56]	@ 0x38
        __asm volatile
 800b70e:	f3ef 8211 	mrs	r2, BASEPRI
 800b712:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b716:	f383 8811 	msr	BASEPRI, r3
 800b71a:	f3bf 8f6f 	isb	sy
 800b71e:	f3bf 8f4f 	dsb	sy
 800b722:	627a      	str	r2, [r7, #36]	@ 0x24
 800b724:	623b      	str	r3, [r7, #32]
        return ulOriginalBASEPRI;
 800b726:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b728:	637b      	str	r3, [r7, #52]	@ 0x34
        {
            if( pulPreviousNotificationValue != NULL )
 800b72a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	d006      	beq.n	800b73e <xTaskGenericNotifyFromISR+0x86>
            {
                *pulPreviousNotificationValue = pxTCB->ulNotifiedValue[ uxIndexToNotify ];
 800b730:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b732:	68ba      	ldr	r2, [r7, #8]
 800b734:	3214      	adds	r2, #20
 800b736:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800b73a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b73c:	601a      	str	r2, [r3, #0]
            }

            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 800b73e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b740:	68bb      	ldr	r3, [r7, #8]
 800b742:	4413      	add	r3, r2
 800b744:	3354      	adds	r3, #84	@ 0x54
 800b746:	781b      	ldrb	r3, [r3, #0]
 800b748:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 800b74c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b74e:	68bb      	ldr	r3, [r7, #8]
 800b750:	4413      	add	r3, r2
 800b752:	3354      	adds	r3, #84	@ 0x54
 800b754:	2202      	movs	r2, #2
 800b756:	701a      	strb	r2, [r3, #0]

            switch( eAction )
 800b758:	78fb      	ldrb	r3, [r7, #3]
 800b75a:	2b04      	cmp	r3, #4
 800b75c:	d83b      	bhi.n	800b7d6 <xTaskGenericNotifyFromISR+0x11e>
 800b75e:	a201      	add	r2, pc, #4	@ (adr r2, 800b764 <xTaskGenericNotifyFromISR+0xac>)
 800b760:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b764:	0800b7f7 	.word	0x0800b7f7
 800b768:	0800b779 	.word	0x0800b779
 800b76c:	0800b795 	.word	0x0800b795
 800b770:	0800b7ad 	.word	0x0800b7ad
 800b774:	0800b7bb 	.word	0x0800b7bb
            {
                case eSetBits:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] |= ulValue;
 800b778:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b77a:	68ba      	ldr	r2, [r7, #8]
 800b77c:	3214      	adds	r2, #20
 800b77e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	ea42 0103 	orr.w	r1, r2, r3
 800b788:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b78a:	68ba      	ldr	r2, [r7, #8]
 800b78c:	3214      	adds	r2, #20
 800b78e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 800b792:	e033      	b.n	800b7fc <xTaskGenericNotifyFromISR+0x144>

                case eIncrement:
                    ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 800b794:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b796:	68ba      	ldr	r2, [r7, #8]
 800b798:	3214      	adds	r2, #20
 800b79a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b79e:	1c59      	adds	r1, r3, #1
 800b7a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7a2:	68ba      	ldr	r2, [r7, #8]
 800b7a4:	3214      	adds	r2, #20
 800b7a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 800b7aa:	e027      	b.n	800b7fc <xTaskGenericNotifyFromISR+0x144>

                case eSetValueWithOverwrite:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 800b7ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7ae:	68ba      	ldr	r2, [r7, #8]
 800b7b0:	3214      	adds	r2, #20
 800b7b2:	6879      	ldr	r1, [r7, #4]
 800b7b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 800b7b8:	e020      	b.n	800b7fc <xTaskGenericNotifyFromISR+0x144>

                case eSetValueWithoutOverwrite:

                    if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800b7ba:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800b7be:	2b02      	cmp	r3, #2
 800b7c0:	d006      	beq.n	800b7d0 <xTaskGenericNotifyFromISR+0x118>
                    {
                        pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 800b7c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7c4:	68ba      	ldr	r2, [r7, #8]
 800b7c6:	3214      	adds	r2, #20
 800b7c8:	6879      	ldr	r1, [r7, #4]
 800b7ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    {
                        /* The value could not be written to the task. */
                        xReturn = pdFAIL;
                    }

                    break;
 800b7ce:	e015      	b.n	800b7fc <xTaskGenericNotifyFromISR+0x144>
                        xReturn = pdFAIL;
 800b7d0:	2300      	movs	r3, #0
 800b7d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
                    break;
 800b7d4:	e012      	b.n	800b7fc <xTaskGenericNotifyFromISR+0x144>
                default:

                    /* Should not get here if all enums are handled.
                     * Artificially force an assert by testing a value the
                     * compiler can't assume is const. */
                    configASSERT( xTickCount == ( TickType_t ) 0 );
 800b7d6:	4b3e      	ldr	r3, [pc, #248]	@ (800b8d0 <xTaskGenericNotifyFromISR+0x218>)
 800b7d8:	681b      	ldr	r3, [r3, #0]
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d00d      	beq.n	800b7fa <xTaskGenericNotifyFromISR+0x142>
        __asm volatile
 800b7de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b7e2:	f383 8811 	msr	BASEPRI, r3
 800b7e6:	f3bf 8f6f 	isb	sy
 800b7ea:	f3bf 8f4f 	dsb	sy
 800b7ee:	61fb      	str	r3, [r7, #28]
    }
 800b7f0:	bf00      	nop
 800b7f2:	bf00      	nop
 800b7f4:	e7fd      	b.n	800b7f2 <xTaskGenericNotifyFromISR+0x13a>
                    break;
 800b7f6:	bf00      	nop
 800b7f8:	e000      	b.n	800b7fc <xTaskGenericNotifyFromISR+0x144>
                    break;
 800b7fa:	bf00      	nop
            }

            traceTASK_NOTIFY_FROM_ISR(  );
 800b7fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7fe:	4618      	mov	r0, r3
 800b800:	f002 ff64 	bl	800e6cc <SEGGER_SYSVIEW_ShrinkId>
 800b804:	78f9      	ldrb	r1, [r7, #3]
 800b806:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b808:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b80a:	9201      	str	r2, [sp, #4]
 800b80c:	9300      	str	r3, [sp, #0]
 800b80e:	460b      	mov	r3, r1
 800b810:	687a      	ldr	r2, [r7, #4]
 800b812:	4601      	mov	r1, r0
 800b814:	203f      	movs	r0, #63	@ 0x3f
 800b816:	f002 fa27 	bl	800dc68 <SEGGER_SYSVIEW_RecordU32x5>

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800b81a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800b81e:	2b01      	cmp	r3, #1
 800b820:	d14a      	bne.n	800b8b8 <xTaskGenericNotifyFromISR+0x200>
            {
                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800b822:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b824:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b826:	2b00      	cmp	r3, #0
 800b828:	d00b      	beq.n	800b842 <xTaskGenericNotifyFromISR+0x18a>
        __asm volatile
 800b82a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b82e:	f383 8811 	msr	BASEPRI, r3
 800b832:	f3bf 8f6f 	isb	sy
 800b836:	f3bf 8f4f 	dsb	sy
 800b83a:	61bb      	str	r3, [r7, #24]
    }
 800b83c:	bf00      	nop
 800b83e:	bf00      	nop
 800b840:	e7fd      	b.n	800b83e <xTaskGenericNotifyFromISR+0x186>

                if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b842:	4b24      	ldr	r3, [pc, #144]	@ (800b8d4 <xTaskGenericNotifyFromISR+0x21c>)
 800b844:	681b      	ldr	r3, [r3, #0]
 800b846:	2b00      	cmp	r3, #0
 800b848:	d120      	bne.n	800b88c <xTaskGenericNotifyFromISR+0x1d4>
                {
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b84a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b84c:	3304      	adds	r3, #4
 800b84e:	4618      	mov	r0, r3
 800b850:	f7fd fd8e 	bl	8009370 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 800b854:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b856:	4618      	mov	r0, r3
 800b858:	f002 fe96 	bl	800e588 <SEGGER_SYSVIEW_OnTaskStartReady>
 800b85c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b85e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b860:	2201      	movs	r2, #1
 800b862:	409a      	lsls	r2, r3
 800b864:	4b1c      	ldr	r3, [pc, #112]	@ (800b8d8 <xTaskGenericNotifyFromISR+0x220>)
 800b866:	681b      	ldr	r3, [r3, #0]
 800b868:	4313      	orrs	r3, r2
 800b86a:	4a1b      	ldr	r2, [pc, #108]	@ (800b8d8 <xTaskGenericNotifyFromISR+0x220>)
 800b86c:	6013      	str	r3, [r2, #0]
 800b86e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b870:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b872:	4613      	mov	r3, r2
 800b874:	009b      	lsls	r3, r3, #2
 800b876:	4413      	add	r3, r2
 800b878:	009b      	lsls	r3, r3, #2
 800b87a:	4a18      	ldr	r2, [pc, #96]	@ (800b8dc <xTaskGenericNotifyFromISR+0x224>)
 800b87c:	441a      	add	r2, r3
 800b87e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b880:	3304      	adds	r3, #4
 800b882:	4619      	mov	r1, r3
 800b884:	4610      	mov	r0, r2
 800b886:	f7fd fd16 	bl	80092b6 <vListInsertEnd>
 800b88a:	e005      	b.n	800b898 <xTaskGenericNotifyFromISR+0x1e0>
                }
                else
                {
                    /* The delayed and ready lists cannot be accessed, so hold
                     * this task pending until the scheduler is resumed. */
                    vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800b88c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b88e:	3318      	adds	r3, #24
 800b890:	4619      	mov	r1, r3
 800b892:	4813      	ldr	r0, [pc, #76]	@ (800b8e0 <xTaskGenericNotifyFromISR+0x228>)
 800b894:	f7fd fd0f 	bl	80092b6 <vListInsertEnd>
                }

                if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b898:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b89a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b89c:	4b11      	ldr	r3, [pc, #68]	@ (800b8e4 <xTaskGenericNotifyFromISR+0x22c>)
 800b89e:	681b      	ldr	r3, [r3, #0]
 800b8a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b8a2:	429a      	cmp	r2, r3
 800b8a4:	d908      	bls.n	800b8b8 <xTaskGenericNotifyFromISR+0x200>
                {
                    /* The notified task has a priority above the currently
                     * executing task so a yield is required. */
                    if( pxHigherPriorityTaskWoken != NULL )
 800b8a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b8a8:	2b00      	cmp	r3, #0
 800b8aa:	d002      	beq.n	800b8b2 <xTaskGenericNotifyFromISR+0x1fa>
                    {
                        *pxHigherPriorityTaskWoken = pdTRUE;
 800b8ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b8ae:	2201      	movs	r2, #1
 800b8b0:	601a      	str	r2, [r3, #0]
                    }

                    /* Mark that a yield is pending in case the user is not
                     * using the "xHigherPriorityTaskWoken" parameter to an ISR
                     * safe FreeRTOS function. */
                    xYieldPending = pdTRUE;
 800b8b2:	4b0d      	ldr	r3, [pc, #52]	@ (800b8e8 <xTaskGenericNotifyFromISR+0x230>)
 800b8b4:	2201      	movs	r2, #1
 800b8b6:	601a      	str	r2, [r3, #0]
 800b8b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b8ba:	617b      	str	r3, [r7, #20]
        __asm volatile
 800b8bc:	697b      	ldr	r3, [r7, #20]
 800b8be:	f383 8811 	msr	BASEPRI, r3
    }
 800b8c2:	bf00      	nop
                }
            }
        }
        portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

        return xReturn;
 800b8c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
    }
 800b8c6:	4618      	mov	r0, r3
 800b8c8:	3740      	adds	r7, #64	@ 0x40
 800b8ca:	46bd      	mov	sp, r7
 800b8cc:	bd80      	pop	{r7, pc}
 800b8ce:	bf00      	nop
 800b8d0:	20001908 	.word	0x20001908
 800b8d4:	2000192c 	.word	0x2000192c
 800b8d8:	2000190c 	.word	0x2000190c
 800b8dc:	20001830 	.word	0x20001830
 800b8e0:	200018c4 	.word	0x200018c4
 800b8e4:	2000182c 	.word	0x2000182c
 800b8e8:	20001918 	.word	0x20001918

0800b8ec <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 800b8ec:	b580      	push	{r7, lr}
 800b8ee:	b084      	sub	sp, #16
 800b8f0:	af00      	add	r7, sp, #0
 800b8f2:	6078      	str	r0, [r7, #4]
 800b8f4:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 800b8f6:	4b32      	ldr	r3, [pc, #200]	@ (800b9c0 <prvAddCurrentTaskToDelayedList+0xd4>)
 800b8f8:	681b      	ldr	r3, [r3, #0]
 800b8fa:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b8fc:	4b31      	ldr	r3, [pc, #196]	@ (800b9c4 <prvAddCurrentTaskToDelayedList+0xd8>)
 800b8fe:	681b      	ldr	r3, [r3, #0]
 800b900:	3304      	adds	r3, #4
 800b902:	4618      	mov	r0, r3
 800b904:	f7fd fd34 	bl	8009370 <uxListRemove>
 800b908:	4603      	mov	r3, r0
 800b90a:	2b00      	cmp	r3, #0
 800b90c:	d10b      	bne.n	800b926 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800b90e:	4b2d      	ldr	r3, [pc, #180]	@ (800b9c4 <prvAddCurrentTaskToDelayedList+0xd8>)
 800b910:	681b      	ldr	r3, [r3, #0]
 800b912:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b914:	2201      	movs	r2, #1
 800b916:	fa02 f303 	lsl.w	r3, r2, r3
 800b91a:	43da      	mvns	r2, r3
 800b91c:	4b2a      	ldr	r3, [pc, #168]	@ (800b9c8 <prvAddCurrentTaskToDelayedList+0xdc>)
 800b91e:	681b      	ldr	r3, [r3, #0]
 800b920:	4013      	ands	r3, r2
 800b922:	4a29      	ldr	r2, [pc, #164]	@ (800b9c8 <prvAddCurrentTaskToDelayedList+0xdc>)
 800b924:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b92c:	d110      	bne.n	800b950 <prvAddCurrentTaskToDelayedList+0x64>
 800b92e:	683b      	ldr	r3, [r7, #0]
 800b930:	2b00      	cmp	r3, #0
 800b932:	d00d      	beq.n	800b950 <prvAddCurrentTaskToDelayedList+0x64>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
				traceMOVED_TASK_TO_SUSPENDED_LIST(pxCurrentTCB);
 800b934:	4b23      	ldr	r3, [pc, #140]	@ (800b9c4 <prvAddCurrentTaskToDelayedList+0xd8>)
 800b936:	681b      	ldr	r3, [r3, #0]
 800b938:	211b      	movs	r1, #27
 800b93a:	4618      	mov	r0, r3
 800b93c:	f002 fe66 	bl	800e60c <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b940:	4b20      	ldr	r3, [pc, #128]	@ (800b9c4 <prvAddCurrentTaskToDelayedList+0xd8>)
 800b942:	681b      	ldr	r3, [r3, #0]
 800b944:	3304      	adds	r3, #4
 800b946:	4619      	mov	r1, r3
 800b948:	4820      	ldr	r0, [pc, #128]	@ (800b9cc <prvAddCurrentTaskToDelayedList+0xe0>)
 800b94a:	f7fd fcb4 	bl	80092b6 <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 800b94e:	e032      	b.n	800b9b6 <prvAddCurrentTaskToDelayedList+0xca>
                xTimeToWake = xConstTickCount + xTicksToWait;
 800b950:	68fa      	ldr	r2, [r7, #12]
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	4413      	add	r3, r2
 800b956:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b958:	4b1a      	ldr	r3, [pc, #104]	@ (800b9c4 <prvAddCurrentTaskToDelayedList+0xd8>)
 800b95a:	681b      	ldr	r3, [r3, #0]
 800b95c:	68ba      	ldr	r2, [r7, #8]
 800b95e:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 800b960:	68ba      	ldr	r2, [r7, #8]
 800b962:	68fb      	ldr	r3, [r7, #12]
 800b964:	429a      	cmp	r2, r3
 800b966:	d20f      	bcs.n	800b988 <prvAddCurrentTaskToDelayedList+0x9c>
					traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 800b968:	4b16      	ldr	r3, [pc, #88]	@ (800b9c4 <prvAddCurrentTaskToDelayedList+0xd8>)
 800b96a:	681b      	ldr	r3, [r3, #0]
 800b96c:	2104      	movs	r1, #4
 800b96e:	4618      	mov	r0, r3
 800b970:	f002 fe4c 	bl	800e60c <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b974:	4b16      	ldr	r3, [pc, #88]	@ (800b9d0 <prvAddCurrentTaskToDelayedList+0xe4>)
 800b976:	681a      	ldr	r2, [r3, #0]
 800b978:	4b12      	ldr	r3, [pc, #72]	@ (800b9c4 <prvAddCurrentTaskToDelayedList+0xd8>)
 800b97a:	681b      	ldr	r3, [r3, #0]
 800b97c:	3304      	adds	r3, #4
 800b97e:	4619      	mov	r1, r3
 800b980:	4610      	mov	r0, r2
 800b982:	f7fd fcbc 	bl	80092fe <vListInsert>
}
 800b986:	e016      	b.n	800b9b6 <prvAddCurrentTaskToDelayedList+0xca>
					traceMOVED_TASK_TO_DELAYED_LIST();
 800b988:	4b0e      	ldr	r3, [pc, #56]	@ (800b9c4 <prvAddCurrentTaskToDelayedList+0xd8>)
 800b98a:	681b      	ldr	r3, [r3, #0]
 800b98c:	2104      	movs	r1, #4
 800b98e:	4618      	mov	r0, r3
 800b990:	f002 fe3c 	bl	800e60c <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b994:	4b0f      	ldr	r3, [pc, #60]	@ (800b9d4 <prvAddCurrentTaskToDelayedList+0xe8>)
 800b996:	681a      	ldr	r2, [r3, #0]
 800b998:	4b0a      	ldr	r3, [pc, #40]	@ (800b9c4 <prvAddCurrentTaskToDelayedList+0xd8>)
 800b99a:	681b      	ldr	r3, [r3, #0]
 800b99c:	3304      	adds	r3, #4
 800b99e:	4619      	mov	r1, r3
 800b9a0:	4610      	mov	r0, r2
 800b9a2:	f7fd fcac 	bl	80092fe <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 800b9a6:	4b0c      	ldr	r3, [pc, #48]	@ (800b9d8 <prvAddCurrentTaskToDelayedList+0xec>)
 800b9a8:	681b      	ldr	r3, [r3, #0]
 800b9aa:	68ba      	ldr	r2, [r7, #8]
 800b9ac:	429a      	cmp	r2, r3
 800b9ae:	d202      	bcs.n	800b9b6 <prvAddCurrentTaskToDelayedList+0xca>
                        xNextTaskUnblockTime = xTimeToWake;
 800b9b0:	4a09      	ldr	r2, [pc, #36]	@ (800b9d8 <prvAddCurrentTaskToDelayedList+0xec>)
 800b9b2:	68bb      	ldr	r3, [r7, #8]
 800b9b4:	6013      	str	r3, [r2, #0]
}
 800b9b6:	bf00      	nop
 800b9b8:	3710      	adds	r7, #16
 800b9ba:	46bd      	mov	sp, r7
 800b9bc:	bd80      	pop	{r7, pc}
 800b9be:	bf00      	nop
 800b9c0:	20001908 	.word	0x20001908
 800b9c4:	2000182c 	.word	0x2000182c
 800b9c8:	2000190c 	.word	0x2000190c
 800b9cc:	200018f0 	.word	0x200018f0
 800b9d0:	200018c0 	.word	0x200018c0
 800b9d4:	200018bc 	.word	0x200018bc
 800b9d8:	20001924 	.word	0x20001924

0800b9dc <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 800b9dc:	b580      	push	{r7, lr}
 800b9de:	b084      	sub	sp, #16
 800b9e0:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 800b9e2:	2300      	movs	r3, #0
 800b9e4:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 800b9e6:	f000 fb3f 	bl	800c068 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 800b9ea:	4b12      	ldr	r3, [pc, #72]	@ (800ba34 <xTimerCreateTimerTask+0x58>)
 800b9ec:	681b      	ldr	r3, [r3, #0]
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	d00b      	beq.n	800ba0a <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 800b9f2:	4b11      	ldr	r3, [pc, #68]	@ (800ba38 <xTimerCreateTimerTask+0x5c>)
 800b9f4:	9301      	str	r3, [sp, #4]
 800b9f6:	2302      	movs	r3, #2
 800b9f8:	9300      	str	r3, [sp, #0]
 800b9fa:	2300      	movs	r3, #0
 800b9fc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800ba00:	490e      	ldr	r1, [pc, #56]	@ (800ba3c <xTimerCreateTimerTask+0x60>)
 800ba02:	480f      	ldr	r0, [pc, #60]	@ (800ba40 <xTimerCreateTimerTask+0x64>)
 800ba04:	f7fe fc98 	bl	800a338 <xTaskCreate>
 800ba08:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	2b00      	cmp	r3, #0
 800ba0e:	d10b      	bne.n	800ba28 <xTimerCreateTimerTask+0x4c>
        __asm volatile
 800ba10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba14:	f383 8811 	msr	BASEPRI, r3
 800ba18:	f3bf 8f6f 	isb	sy
 800ba1c:	f3bf 8f4f 	dsb	sy
 800ba20:	603b      	str	r3, [r7, #0]
    }
 800ba22:	bf00      	nop
 800ba24:	bf00      	nop
 800ba26:	e7fd      	b.n	800ba24 <xTimerCreateTimerTask+0x48>
        return xReturn;
 800ba28:	687b      	ldr	r3, [r7, #4]
    }
 800ba2a:	4618      	mov	r0, r3
 800ba2c:	3708      	adds	r7, #8
 800ba2e:	46bd      	mov	sp, r7
 800ba30:	bd80      	pop	{r7, pc}
 800ba32:	bf00      	nop
 800ba34:	20001960 	.word	0x20001960
 800ba38:	20001964 	.word	0x20001964
 800ba3c:	0801397c 	.word	0x0801397c
 800ba40:	0800bc39 	.word	0x0800bc39

0800ba44 <xTimerCreate>:
        TimerHandle_t xTimerCreate( const char * const pcTimerName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                                    const TickType_t xTimerPeriodInTicks,
                                    const UBaseType_t uxAutoReload,
                                    void * const pvTimerID,
                                    TimerCallbackFunction_t pxCallbackFunction )
        {
 800ba44:	b580      	push	{r7, lr}
 800ba46:	b088      	sub	sp, #32
 800ba48:	af02      	add	r7, sp, #8
 800ba4a:	60f8      	str	r0, [r7, #12]
 800ba4c:	60b9      	str	r1, [r7, #8]
 800ba4e:	607a      	str	r2, [r7, #4]
 800ba50:	603b      	str	r3, [r7, #0]
            Timer_t * pxNewTimer;

            pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800ba52:	202c      	movs	r0, #44	@ 0x2c
 800ba54:	f000 fe44 	bl	800c6e0 <pvPortMalloc>
 800ba58:	6178      	str	r0, [r7, #20]

            if( pxNewTimer != NULL )
 800ba5a:	697b      	ldr	r3, [r7, #20]
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	d00d      	beq.n	800ba7c <xTimerCreate+0x38>
            {
                /* Status is thus far zero as the timer is not created statically
                 * and has not been started.  The auto-reload bit may get set in
                 * prvInitialiseNewTimer. */
                pxNewTimer->ucStatus = 0x00;
 800ba60:	697b      	ldr	r3, [r7, #20]
 800ba62:	2200      	movs	r2, #0
 800ba64:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800ba68:	697b      	ldr	r3, [r7, #20]
 800ba6a:	9301      	str	r3, [sp, #4]
 800ba6c:	6a3b      	ldr	r3, [r7, #32]
 800ba6e:	9300      	str	r3, [sp, #0]
 800ba70:	683b      	ldr	r3, [r7, #0]
 800ba72:	687a      	ldr	r2, [r7, #4]
 800ba74:	68b9      	ldr	r1, [r7, #8]
 800ba76:	68f8      	ldr	r0, [r7, #12]
 800ba78:	f000 f805 	bl	800ba86 <prvInitialiseNewTimer>
            }

            return pxNewTimer;
 800ba7c:	697b      	ldr	r3, [r7, #20]
        }
 800ba7e:	4618      	mov	r0, r3
 800ba80:	3718      	adds	r7, #24
 800ba82:	46bd      	mov	sp, r7
 800ba84:	bd80      	pop	{r7, pc}

0800ba86 <prvInitialiseNewTimer>:
                                       const TickType_t xTimerPeriodInTicks,
                                       const UBaseType_t uxAutoReload,
                                       void * const pvTimerID,
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer )
    {
 800ba86:	b580      	push	{r7, lr}
 800ba88:	b086      	sub	sp, #24
 800ba8a:	af00      	add	r7, sp, #0
 800ba8c:	60f8      	str	r0, [r7, #12]
 800ba8e:	60b9      	str	r1, [r7, #8]
 800ba90:	607a      	str	r2, [r7, #4]
 800ba92:	603b      	str	r3, [r7, #0]
        /* 0 is not a valid value for xTimerPeriodInTicks. */
        configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800ba94:	68bb      	ldr	r3, [r7, #8]
 800ba96:	2b00      	cmp	r3, #0
 800ba98:	d10b      	bne.n	800bab2 <prvInitialiseNewTimer+0x2c>
        __asm volatile
 800ba9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba9e:	f383 8811 	msr	BASEPRI, r3
 800baa2:	f3bf 8f6f 	isb	sy
 800baa6:	f3bf 8f4f 	dsb	sy
 800baaa:	617b      	str	r3, [r7, #20]
    }
 800baac:	bf00      	nop
 800baae:	bf00      	nop
 800bab0:	e7fd      	b.n	800baae <prvInitialiseNewTimer+0x28>

        if( pxNewTimer != NULL )
 800bab2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	d01e      	beq.n	800baf6 <prvInitialiseNewTimer+0x70>
        {
            /* Ensure the infrastructure used by the timer service task has been
             * created/initialised. */
            prvCheckForValidListAndQueue();
 800bab8:	f000 fad6 	bl	800c068 <prvCheckForValidListAndQueue>

            /* Initialise the timer structure members using the function
             * parameters. */
            pxNewTimer->pcTimerName = pcTimerName;
 800babc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800babe:	68fa      	ldr	r2, [r7, #12]
 800bac0:	601a      	str	r2, [r3, #0]
            pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800bac2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bac4:	68ba      	ldr	r2, [r7, #8]
 800bac6:	619a      	str	r2, [r3, #24]
            pxNewTimer->pvTimerID = pvTimerID;
 800bac8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800baca:	683a      	ldr	r2, [r7, #0]
 800bacc:	61da      	str	r2, [r3, #28]
            pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800bace:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bad0:	6a3a      	ldr	r2, [r7, #32]
 800bad2:	621a      	str	r2, [r3, #32]
            vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800bad4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bad6:	3304      	adds	r3, #4
 800bad8:	4618      	mov	r0, r3
 800bada:	f7fd fbdf 	bl	800929c <vListInitialiseItem>

            if( uxAutoReload != pdFALSE )
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	2b00      	cmp	r3, #0
 800bae2:	d008      	beq.n	800baf6 <prvInitialiseNewTimer+0x70>
            {
                pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 800bae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bae6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800baea:	f043 0304 	orr.w	r3, r3, #4
 800baee:	b2da      	uxtb	r2, r3
 800baf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800baf2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
            }

            traceTIMER_CREATE( pxNewTimer );
        }
    }
 800baf6:	bf00      	nop
 800baf8:	3718      	adds	r7, #24
 800bafa:	46bd      	mov	sp, r7
 800bafc:	bd80      	pop	{r7, pc}
	...

0800bb00 <xTimerGenericCommand>:
    BaseType_t xTimerGenericCommand( TimerHandle_t xTimer,
                                     const BaseType_t xCommandID,
                                     const TickType_t xOptionalValue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const TickType_t xTicksToWait )
    {
 800bb00:	b580      	push	{r7, lr}
 800bb02:	b08a      	sub	sp, #40	@ 0x28
 800bb04:	af00      	add	r7, sp, #0
 800bb06:	60f8      	str	r0, [r7, #12]
 800bb08:	60b9      	str	r1, [r7, #8]
 800bb0a:	607a      	str	r2, [r7, #4]
 800bb0c:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 800bb0e:	2300      	movs	r3, #0
 800bb10:	627b      	str	r3, [r7, #36]	@ 0x24
        DaemonTaskMessage_t xMessage;

        configASSERT( xTimer );
 800bb12:	68fb      	ldr	r3, [r7, #12]
 800bb14:	2b00      	cmp	r3, #0
 800bb16:	d10b      	bne.n	800bb30 <xTimerGenericCommand+0x30>
        __asm volatile
 800bb18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb1c:	f383 8811 	msr	BASEPRI, r3
 800bb20:	f3bf 8f6f 	isb	sy
 800bb24:	f3bf 8f4f 	dsb	sy
 800bb28:	623b      	str	r3, [r7, #32]
    }
 800bb2a:	bf00      	nop
 800bb2c:	bf00      	nop
 800bb2e:	e7fd      	b.n	800bb2c <xTimerGenericCommand+0x2c>

        /* Send a message to the timer service task to perform a particular action
         * on a particular timer definition. */
        if( xTimerQueue != NULL )
 800bb30:	4b19      	ldr	r3, [pc, #100]	@ (800bb98 <xTimerGenericCommand+0x98>)
 800bb32:	681b      	ldr	r3, [r3, #0]
 800bb34:	2b00      	cmp	r3, #0
 800bb36:	d02a      	beq.n	800bb8e <xTimerGenericCommand+0x8e>
        {
            /* Send a command to the timer service task to start the xTimer timer. */
            xMessage.xMessageID = xCommandID;
 800bb38:	68bb      	ldr	r3, [r7, #8]
 800bb3a:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	61bb      	str	r3, [r7, #24]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 800bb40:	68fb      	ldr	r3, [r7, #12]
 800bb42:	61fb      	str	r3, [r7, #28]

            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800bb44:	68bb      	ldr	r3, [r7, #8]
 800bb46:	2b05      	cmp	r3, #5
 800bb48:	dc18      	bgt.n	800bb7c <xTimerGenericCommand+0x7c>
            {
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800bb4a:	f7ff fa55 	bl	800aff8 <xTaskGetSchedulerState>
 800bb4e:	4603      	mov	r3, r0
 800bb50:	2b02      	cmp	r3, #2
 800bb52:	d109      	bne.n	800bb68 <xTimerGenericCommand+0x68>
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800bb54:	4b10      	ldr	r3, [pc, #64]	@ (800bb98 <xTimerGenericCommand+0x98>)
 800bb56:	6818      	ldr	r0, [r3, #0]
 800bb58:	f107 0114 	add.w	r1, r7, #20
 800bb5c:	2300      	movs	r3, #0
 800bb5e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bb60:	f7fd fd26 	bl	80095b0 <xQueueGenericSend>
 800bb64:	6278      	str	r0, [r7, #36]	@ 0x24
 800bb66:	e012      	b.n	800bb8e <xTimerGenericCommand+0x8e>
                }
                else
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800bb68:	4b0b      	ldr	r3, [pc, #44]	@ (800bb98 <xTimerGenericCommand+0x98>)
 800bb6a:	6818      	ldr	r0, [r3, #0]
 800bb6c:	f107 0114 	add.w	r1, r7, #20
 800bb70:	2300      	movs	r3, #0
 800bb72:	2200      	movs	r2, #0
 800bb74:	f7fd fd1c 	bl	80095b0 <xQueueGenericSend>
 800bb78:	6278      	str	r0, [r7, #36]	@ 0x24
 800bb7a:	e008      	b.n	800bb8e <xTimerGenericCommand+0x8e>
                }
            }
            else
            {
                xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800bb7c:	4b06      	ldr	r3, [pc, #24]	@ (800bb98 <xTimerGenericCommand+0x98>)
 800bb7e:	6818      	ldr	r0, [r3, #0]
 800bb80:	f107 0114 	add.w	r1, r7, #20
 800bb84:	2300      	movs	r3, #0
 800bb86:	683a      	ldr	r2, [r7, #0]
 800bb88:	f7fd fe3c 	bl	8009804 <xQueueGenericSendFromISR>
 800bb8c:	6278      	str	r0, [r7, #36]	@ 0x24
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 800bb8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 800bb90:	4618      	mov	r0, r3
 800bb92:	3728      	adds	r7, #40	@ 0x28
 800bb94:	46bd      	mov	sp, r7
 800bb96:	bd80      	pop	{r7, pc}
 800bb98:	20001960 	.word	0x20001960

0800bb9c <prvProcessExpiredTimer>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 800bb9c:	b580      	push	{r7, lr}
 800bb9e:	b088      	sub	sp, #32
 800bba0:	af02      	add	r7, sp, #8
 800bba2:	6078      	str	r0, [r7, #4]
 800bba4:	6039      	str	r1, [r7, #0]
        BaseType_t xResult;
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bba6:	4b23      	ldr	r3, [pc, #140]	@ (800bc34 <prvProcessExpiredTimer+0x98>)
 800bba8:	681b      	ldr	r3, [r3, #0]
 800bbaa:	68db      	ldr	r3, [r3, #12]
 800bbac:	68db      	ldr	r3, [r3, #12]
 800bbae:	617b      	str	r3, [r7, #20]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bbb0:	697b      	ldr	r3, [r7, #20]
 800bbb2:	3304      	adds	r3, #4
 800bbb4:	4618      	mov	r0, r3
 800bbb6:	f7fd fbdb 	bl	8009370 <uxListRemove>
        traceTIMER_EXPIRED( pxTimer );

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800bbba:	697b      	ldr	r3, [r7, #20]
 800bbbc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bbc0:	f003 0304 	and.w	r3, r3, #4
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	d023      	beq.n	800bc10 <prvProcessExpiredTimer+0x74>
        {
            /* The timer is inserted into a list using a time relative to anything
             * other than the current time.  It will therefore be inserted into the
             * correct list relative to the time this task thinks it is now. */
            if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800bbc8:	697b      	ldr	r3, [r7, #20]
 800bbca:	699a      	ldr	r2, [r3, #24]
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	18d1      	adds	r1, r2, r3
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	683a      	ldr	r2, [r7, #0]
 800bbd4:	6978      	ldr	r0, [r7, #20]
 800bbd6:	f000 f8d5 	bl	800bd84 <prvInsertTimerInActiveList>
 800bbda:	4603      	mov	r3, r0
 800bbdc:	2b00      	cmp	r3, #0
 800bbde:	d020      	beq.n	800bc22 <prvProcessExpiredTimer+0x86>
            {
                /* The timer expired before it was added to the active timer
                 * list.  Reload it now.  */
                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800bbe0:	2300      	movs	r3, #0
 800bbe2:	9300      	str	r3, [sp, #0]
 800bbe4:	2300      	movs	r3, #0
 800bbe6:	687a      	ldr	r2, [r7, #4]
 800bbe8:	2100      	movs	r1, #0
 800bbea:	6978      	ldr	r0, [r7, #20]
 800bbec:	f7ff ff88 	bl	800bb00 <xTimerGenericCommand>
 800bbf0:	6138      	str	r0, [r7, #16]
                configASSERT( xResult );
 800bbf2:	693b      	ldr	r3, [r7, #16]
 800bbf4:	2b00      	cmp	r3, #0
 800bbf6:	d114      	bne.n	800bc22 <prvProcessExpiredTimer+0x86>
        __asm volatile
 800bbf8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bbfc:	f383 8811 	msr	BASEPRI, r3
 800bc00:	f3bf 8f6f 	isb	sy
 800bc04:	f3bf 8f4f 	dsb	sy
 800bc08:	60fb      	str	r3, [r7, #12]
    }
 800bc0a:	bf00      	nop
 800bc0c:	bf00      	nop
 800bc0e:	e7fd      	b.n	800bc0c <prvProcessExpiredTimer+0x70>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bc10:	697b      	ldr	r3, [r7, #20]
 800bc12:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bc16:	f023 0301 	bic.w	r3, r3, #1
 800bc1a:	b2da      	uxtb	r2, r3
 800bc1c:	697b      	ldr	r3, [r7, #20]
 800bc1e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
            mtCOVERAGE_TEST_MARKER();
        }

        /* Call the timer callback. */
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bc22:	697b      	ldr	r3, [r7, #20]
 800bc24:	6a1b      	ldr	r3, [r3, #32]
 800bc26:	6978      	ldr	r0, [r7, #20]
 800bc28:	4798      	blx	r3
    }
 800bc2a:	bf00      	nop
 800bc2c:	3718      	adds	r7, #24
 800bc2e:	46bd      	mov	sp, r7
 800bc30:	bd80      	pop	{r7, pc}
 800bc32:	bf00      	nop
 800bc34:	20001958 	.word	0x20001958

0800bc38 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 800bc38:	b580      	push	{r7, lr}
 800bc3a:	b084      	sub	sp, #16
 800bc3c:	af00      	add	r7, sp, #0
 800bc3e:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800bc40:	f107 0308 	add.w	r3, r7, #8
 800bc44:	4618      	mov	r0, r3
 800bc46:	f000 f859 	bl	800bcfc <prvGetNextExpireTime>
 800bc4a:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800bc4c:	68bb      	ldr	r3, [r7, #8]
 800bc4e:	4619      	mov	r1, r3
 800bc50:	68f8      	ldr	r0, [r7, #12]
 800bc52:	f000 f805 	bl	800bc60 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 800bc56:	f000 f8d7 	bl	800be08 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800bc5a:	bf00      	nop
 800bc5c:	e7f0      	b.n	800bc40 <prvTimerTask+0x8>
	...

0800bc60 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 800bc60:	b580      	push	{r7, lr}
 800bc62:	b084      	sub	sp, #16
 800bc64:	af00      	add	r7, sp, #0
 800bc66:	6078      	str	r0, [r7, #4]
 800bc68:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 800bc6a:	f7fe fd2b 	bl	800a6c4 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800bc6e:	f107 0308 	add.w	r3, r7, #8
 800bc72:	4618      	mov	r0, r3
 800bc74:	f000 f866 	bl	800bd44 <prvSampleTimeNow>
 800bc78:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 800bc7a:	68bb      	ldr	r3, [r7, #8]
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	d130      	bne.n	800bce2 <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800bc80:	683b      	ldr	r3, [r7, #0]
 800bc82:	2b00      	cmp	r3, #0
 800bc84:	d10a      	bne.n	800bc9c <prvProcessTimerOrBlockTask+0x3c>
 800bc86:	687a      	ldr	r2, [r7, #4]
 800bc88:	68fb      	ldr	r3, [r7, #12]
 800bc8a:	429a      	cmp	r2, r3
 800bc8c:	d806      	bhi.n	800bc9c <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 800bc8e:	f7fe fd27 	bl	800a6e0 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800bc92:	68f9      	ldr	r1, [r7, #12]
 800bc94:	6878      	ldr	r0, [r7, #4]
 800bc96:	f7ff ff81 	bl	800bb9c <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 800bc9a:	e024      	b.n	800bce6 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 800bc9c:	683b      	ldr	r3, [r7, #0]
 800bc9e:	2b00      	cmp	r3, #0
 800bca0:	d008      	beq.n	800bcb4 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800bca2:	4b13      	ldr	r3, [pc, #76]	@ (800bcf0 <prvProcessTimerOrBlockTask+0x90>)
 800bca4:	681b      	ldr	r3, [r3, #0]
 800bca6:	681b      	ldr	r3, [r3, #0]
 800bca8:	2b00      	cmp	r3, #0
 800bcaa:	d101      	bne.n	800bcb0 <prvProcessTimerOrBlockTask+0x50>
 800bcac:	2301      	movs	r3, #1
 800bcae:	e000      	b.n	800bcb2 <prvProcessTimerOrBlockTask+0x52>
 800bcb0:	2300      	movs	r3, #0
 800bcb2:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800bcb4:	4b0f      	ldr	r3, [pc, #60]	@ (800bcf4 <prvProcessTimerOrBlockTask+0x94>)
 800bcb6:	6818      	ldr	r0, [r3, #0]
 800bcb8:	687a      	ldr	r2, [r7, #4]
 800bcba:	68fb      	ldr	r3, [r7, #12]
 800bcbc:	1ad3      	subs	r3, r2, r3
 800bcbe:	683a      	ldr	r2, [r7, #0]
 800bcc0:	4619      	mov	r1, r3
 800bcc2:	f7fe fb05 	bl	800a2d0 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 800bcc6:	f7fe fd0b 	bl	800a6e0 <xTaskResumeAll>
 800bcca:	4603      	mov	r3, r0
 800bccc:	2b00      	cmp	r3, #0
 800bcce:	d10a      	bne.n	800bce6 <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 800bcd0:	4b09      	ldr	r3, [pc, #36]	@ (800bcf8 <prvProcessTimerOrBlockTask+0x98>)
 800bcd2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bcd6:	601a      	str	r2, [r3, #0]
 800bcd8:	f3bf 8f4f 	dsb	sy
 800bcdc:	f3bf 8f6f 	isb	sy
    }
 800bce0:	e001      	b.n	800bce6 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 800bce2:	f7fe fcfd 	bl	800a6e0 <xTaskResumeAll>
    }
 800bce6:	bf00      	nop
 800bce8:	3710      	adds	r7, #16
 800bcea:	46bd      	mov	sp, r7
 800bcec:	bd80      	pop	{r7, pc}
 800bcee:	bf00      	nop
 800bcf0:	2000195c 	.word	0x2000195c
 800bcf4:	20001960 	.word	0x20001960
 800bcf8:	e000ed04 	.word	0xe000ed04

0800bcfc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 800bcfc:	b480      	push	{r7}
 800bcfe:	b085      	sub	sp, #20
 800bd00:	af00      	add	r7, sp, #0
 800bd02:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800bd04:	4b0e      	ldr	r3, [pc, #56]	@ (800bd40 <prvGetNextExpireTime+0x44>)
 800bd06:	681b      	ldr	r3, [r3, #0]
 800bd08:	681b      	ldr	r3, [r3, #0]
 800bd0a:	2b00      	cmp	r3, #0
 800bd0c:	d101      	bne.n	800bd12 <prvGetNextExpireTime+0x16>
 800bd0e:	2201      	movs	r2, #1
 800bd10:	e000      	b.n	800bd14 <prvGetNextExpireTime+0x18>
 800bd12:	2200      	movs	r2, #0
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	681b      	ldr	r3, [r3, #0]
 800bd1c:	2b00      	cmp	r3, #0
 800bd1e:	d105      	bne.n	800bd2c <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800bd20:	4b07      	ldr	r3, [pc, #28]	@ (800bd40 <prvGetNextExpireTime+0x44>)
 800bd22:	681b      	ldr	r3, [r3, #0]
 800bd24:	68db      	ldr	r3, [r3, #12]
 800bd26:	681b      	ldr	r3, [r3, #0]
 800bd28:	60fb      	str	r3, [r7, #12]
 800bd2a:	e001      	b.n	800bd30 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 800bd2c:	2300      	movs	r3, #0
 800bd2e:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 800bd30:	68fb      	ldr	r3, [r7, #12]
    }
 800bd32:	4618      	mov	r0, r3
 800bd34:	3714      	adds	r7, #20
 800bd36:	46bd      	mov	sp, r7
 800bd38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd3c:	4770      	bx	lr
 800bd3e:	bf00      	nop
 800bd40:	20001958 	.word	0x20001958

0800bd44 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 800bd44:	b580      	push	{r7, lr}
 800bd46:	b084      	sub	sp, #16
 800bd48:	af00      	add	r7, sp, #0
 800bd4a:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 800bd4c:	f7fe fd6a 	bl	800a824 <xTaskGetTickCount>
 800bd50:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 800bd52:	4b0b      	ldr	r3, [pc, #44]	@ (800bd80 <prvSampleTimeNow+0x3c>)
 800bd54:	681b      	ldr	r3, [r3, #0]
 800bd56:	68fa      	ldr	r2, [r7, #12]
 800bd58:	429a      	cmp	r2, r3
 800bd5a:	d205      	bcs.n	800bd68 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 800bd5c:	f000 f91e 	bl	800bf9c <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	2201      	movs	r2, #1
 800bd64:	601a      	str	r2, [r3, #0]
 800bd66:	e002      	b.n	800bd6e <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	2200      	movs	r2, #0
 800bd6c:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 800bd6e:	4a04      	ldr	r2, [pc, #16]	@ (800bd80 <prvSampleTimeNow+0x3c>)
 800bd70:	68fb      	ldr	r3, [r7, #12]
 800bd72:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 800bd74:	68fb      	ldr	r3, [r7, #12]
    }
 800bd76:	4618      	mov	r0, r3
 800bd78:	3710      	adds	r7, #16
 800bd7a:	46bd      	mov	sp, r7
 800bd7c:	bd80      	pop	{r7, pc}
 800bd7e:	bf00      	nop
 800bd80:	20001968 	.word	0x20001968

0800bd84 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 800bd84:	b580      	push	{r7, lr}
 800bd86:	b086      	sub	sp, #24
 800bd88:	af00      	add	r7, sp, #0
 800bd8a:	60f8      	str	r0, [r7, #12]
 800bd8c:	60b9      	str	r1, [r7, #8]
 800bd8e:	607a      	str	r2, [r7, #4]
 800bd90:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 800bd92:	2300      	movs	r3, #0
 800bd94:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800bd96:	68fb      	ldr	r3, [r7, #12]
 800bd98:	68ba      	ldr	r2, [r7, #8]
 800bd9a:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800bd9c:	68fb      	ldr	r3, [r7, #12]
 800bd9e:	68fa      	ldr	r2, [r7, #12]
 800bda0:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 800bda2:	68ba      	ldr	r2, [r7, #8]
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	429a      	cmp	r2, r3
 800bda8:	d812      	bhi.n	800bdd0 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bdaa:	687a      	ldr	r2, [r7, #4]
 800bdac:	683b      	ldr	r3, [r7, #0]
 800bdae:	1ad2      	subs	r2, r2, r3
 800bdb0:	68fb      	ldr	r3, [r7, #12]
 800bdb2:	699b      	ldr	r3, [r3, #24]
 800bdb4:	429a      	cmp	r2, r3
 800bdb6:	d302      	bcc.n	800bdbe <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 800bdb8:	2301      	movs	r3, #1
 800bdba:	617b      	str	r3, [r7, #20]
 800bdbc:	e01b      	b.n	800bdf6 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800bdbe:	4b10      	ldr	r3, [pc, #64]	@ (800be00 <prvInsertTimerInActiveList+0x7c>)
 800bdc0:	681a      	ldr	r2, [r3, #0]
 800bdc2:	68fb      	ldr	r3, [r7, #12]
 800bdc4:	3304      	adds	r3, #4
 800bdc6:	4619      	mov	r1, r3
 800bdc8:	4610      	mov	r0, r2
 800bdca:	f7fd fa98 	bl	80092fe <vListInsert>
 800bdce:	e012      	b.n	800bdf6 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800bdd0:	687a      	ldr	r2, [r7, #4]
 800bdd2:	683b      	ldr	r3, [r7, #0]
 800bdd4:	429a      	cmp	r2, r3
 800bdd6:	d206      	bcs.n	800bde6 <prvInsertTimerInActiveList+0x62>
 800bdd8:	68ba      	ldr	r2, [r7, #8]
 800bdda:	683b      	ldr	r3, [r7, #0]
 800bddc:	429a      	cmp	r2, r3
 800bdde:	d302      	bcc.n	800bde6 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 800bde0:	2301      	movs	r3, #1
 800bde2:	617b      	str	r3, [r7, #20]
 800bde4:	e007      	b.n	800bdf6 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800bde6:	4b07      	ldr	r3, [pc, #28]	@ (800be04 <prvInsertTimerInActiveList+0x80>)
 800bde8:	681a      	ldr	r2, [r3, #0]
 800bdea:	68fb      	ldr	r3, [r7, #12]
 800bdec:	3304      	adds	r3, #4
 800bdee:	4619      	mov	r1, r3
 800bdf0:	4610      	mov	r0, r2
 800bdf2:	f7fd fa84 	bl	80092fe <vListInsert>
            }
        }

        return xProcessTimerNow;
 800bdf6:	697b      	ldr	r3, [r7, #20]
    }
 800bdf8:	4618      	mov	r0, r3
 800bdfa:	3718      	adds	r7, #24
 800bdfc:	46bd      	mov	sp, r7
 800bdfe:	bd80      	pop	{r7, pc}
 800be00:	2000195c 	.word	0x2000195c
 800be04:	20001958 	.word	0x20001958

0800be08 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 800be08:	b580      	push	{r7, lr}
 800be0a:	b08c      	sub	sp, #48	@ 0x30
 800be0c:	af02      	add	r7, sp, #8
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched, xResult;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800be0e:	e0b2      	b.n	800bf76 <prvProcessReceivedCommands+0x16e>
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800be10:	68bb      	ldr	r3, [r7, #8]
 800be12:	2b00      	cmp	r3, #0
 800be14:	f2c0 80af 	blt.w	800bf76 <prvProcessReceivedCommands+0x16e>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800be18:	693b      	ldr	r3, [r7, #16]
 800be1a:	627b      	str	r3, [r7, #36]	@ 0x24

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800be1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be1e:	695b      	ldr	r3, [r3, #20]
 800be20:	2b00      	cmp	r3, #0
 800be22:	d004      	beq.n	800be2e <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800be24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be26:	3304      	adds	r3, #4
 800be28:	4618      	mov	r0, r3
 800be2a:	f7fd faa1 	bl	8009370 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800be2e:	1d3b      	adds	r3, r7, #4
 800be30:	4618      	mov	r0, r3
 800be32:	f7ff ff87 	bl	800bd44 <prvSampleTimeNow>
 800be36:	6238      	str	r0, [r7, #32]

                switch( xMessage.xMessageID )
 800be38:	68bb      	ldr	r3, [r7, #8]
 800be3a:	2b09      	cmp	r3, #9
 800be3c:	f200 8098 	bhi.w	800bf70 <prvProcessReceivedCommands+0x168>
 800be40:	a201      	add	r2, pc, #4	@ (adr r2, 800be48 <prvProcessReceivedCommands+0x40>)
 800be42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be46:	bf00      	nop
 800be48:	0800be71 	.word	0x0800be71
 800be4c:	0800be71 	.word	0x0800be71
 800be50:	0800be71 	.word	0x0800be71
 800be54:	0800bee7 	.word	0x0800bee7
 800be58:	0800befb 	.word	0x0800befb
 800be5c:	0800bf47 	.word	0x0800bf47
 800be60:	0800be71 	.word	0x0800be71
 800be64:	0800be71 	.word	0x0800be71
 800be68:	0800bee7 	.word	0x0800bee7
 800be6c:	0800befb 	.word	0x0800befb
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                    case tmrCOMMAND_START_DONT_TRACE:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800be70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be72:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800be76:	f043 0301 	orr.w	r3, r3, #1
 800be7a:	b2da      	uxtb	r2, r3
 800be7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be7e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800be82:	68fa      	ldr	r2, [r7, #12]
 800be84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be86:	699b      	ldr	r3, [r3, #24]
 800be88:	18d1      	adds	r1, r2, r3
 800be8a:	68fb      	ldr	r3, [r7, #12]
 800be8c:	6a3a      	ldr	r2, [r7, #32]
 800be8e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800be90:	f7ff ff78 	bl	800bd84 <prvInsertTimerInActiveList>
 800be94:	4603      	mov	r3, r0
 800be96:	2b00      	cmp	r3, #0
 800be98:	d06c      	beq.n	800bf74 <prvProcessReceivedCommands+0x16c>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800be9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be9c:	6a1b      	ldr	r3, [r3, #32]
 800be9e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800bea0:	4798      	blx	r3
                            traceTIMER_EXPIRED( pxTimer );

                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800bea2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bea4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bea8:	f003 0304 	and.w	r3, r3, #4
 800beac:	2b00      	cmp	r3, #0
 800beae:	d061      	beq.n	800bf74 <prvProcessReceivedCommands+0x16c>
                            {
                                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800beb0:	68fa      	ldr	r2, [r7, #12]
 800beb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800beb4:	699b      	ldr	r3, [r3, #24]
 800beb6:	441a      	add	r2, r3
 800beb8:	2300      	movs	r3, #0
 800beba:	9300      	str	r3, [sp, #0]
 800bebc:	2300      	movs	r3, #0
 800bebe:	2100      	movs	r1, #0
 800bec0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800bec2:	f7ff fe1d 	bl	800bb00 <xTimerGenericCommand>
 800bec6:	61f8      	str	r0, [r7, #28]
                                configASSERT( xResult );
 800bec8:	69fb      	ldr	r3, [r7, #28]
 800beca:	2b00      	cmp	r3, #0
 800becc:	d152      	bne.n	800bf74 <prvProcessReceivedCommands+0x16c>
        __asm volatile
 800bece:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bed2:	f383 8811 	msr	BASEPRI, r3
 800bed6:	f3bf 8f6f 	isb	sy
 800beda:	f3bf 8f4f 	dsb	sy
 800bede:	61bb      	str	r3, [r7, #24]
    }
 800bee0:	bf00      	nop
 800bee2:	bf00      	nop
 800bee4:	e7fd      	b.n	800bee2 <prvProcessReceivedCommands+0xda>
                        break;

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bee8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800beec:	f023 0301 	bic.w	r3, r3, #1
 800bef0:	b2da      	uxtb	r2, r3
 800bef2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bef4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 800bef8:	e03d      	b.n	800bf76 <prvProcessReceivedCommands+0x16e>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800befa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800befc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bf00:	f043 0301 	orr.w	r3, r3, #1
 800bf04:	b2da      	uxtb	r2, r3
 800bf06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf08:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800bf0c:	68fa      	ldr	r2, [r7, #12]
 800bf0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf10:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800bf12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf14:	699b      	ldr	r3, [r3, #24]
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	d10b      	bne.n	800bf32 <prvProcessReceivedCommands+0x12a>
        __asm volatile
 800bf1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf1e:	f383 8811 	msr	BASEPRI, r3
 800bf22:	f3bf 8f6f 	isb	sy
 800bf26:	f3bf 8f4f 	dsb	sy
 800bf2a:	617b      	str	r3, [r7, #20]
    }
 800bf2c:	bf00      	nop
 800bf2e:	bf00      	nop
 800bf30:	e7fd      	b.n	800bf2e <prvProcessReceivedCommands+0x126>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800bf32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf34:	699a      	ldr	r2, [r3, #24]
 800bf36:	6a3b      	ldr	r3, [r7, #32]
 800bf38:	18d1      	adds	r1, r2, r3
 800bf3a:	6a3b      	ldr	r3, [r7, #32]
 800bf3c:	6a3a      	ldr	r2, [r7, #32]
 800bf3e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800bf40:	f7ff ff20 	bl	800bd84 <prvInsertTimerInActiveList>
                        break;
 800bf44:	e017      	b.n	800bf76 <prvProcessReceivedCommands+0x16e>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800bf46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf48:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bf4c:	f003 0302 	and.w	r3, r3, #2
 800bf50:	2b00      	cmp	r3, #0
 800bf52:	d103      	bne.n	800bf5c <prvProcessReceivedCommands+0x154>
                                {
                                    vPortFree( pxTimer );
 800bf54:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800bf56:	f000 fca5 	bl	800c8a4 <vPortFree>
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
                            }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 800bf5a:	e00c      	b.n	800bf76 <prvProcessReceivedCommands+0x16e>
                                    pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bf5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf5e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bf62:	f023 0301 	bic.w	r3, r3, #1
 800bf66:	b2da      	uxtb	r2, r3
 800bf68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf6a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 800bf6e:	e002      	b.n	800bf76 <prvProcessReceivedCommands+0x16e>

                    default:
                        /* Don't expect to get here. */
                        break;
 800bf70:	bf00      	nop
 800bf72:	e000      	b.n	800bf76 <prvProcessReceivedCommands+0x16e>
                        break;
 800bf74:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800bf76:	4b08      	ldr	r3, [pc, #32]	@ (800bf98 <prvProcessReceivedCommands+0x190>)
 800bf78:	681b      	ldr	r3, [r3, #0]
 800bf7a:	f107 0108 	add.w	r1, r7, #8
 800bf7e:	2200      	movs	r2, #0
 800bf80:	4618      	mov	r0, r3
 800bf82:	f7fd fd01 	bl	8009988 <xQueueReceive>
 800bf86:	4603      	mov	r3, r0
 800bf88:	2b00      	cmp	r3, #0
 800bf8a:	f47f af41 	bne.w	800be10 <prvProcessReceivedCommands+0x8>
                }
            }
        }
    }
 800bf8e:	bf00      	nop
 800bf90:	bf00      	nop
 800bf92:	3728      	adds	r7, #40	@ 0x28
 800bf94:	46bd      	mov	sp, r7
 800bf96:	bd80      	pop	{r7, pc}
 800bf98:	20001960 	.word	0x20001960

0800bf9c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 800bf9c:	b580      	push	{r7, lr}
 800bf9e:	b088      	sub	sp, #32
 800bfa0:	af02      	add	r7, sp, #8

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800bfa2:	e049      	b.n	800c038 <prvSwitchTimerLists+0x9c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800bfa4:	4b2e      	ldr	r3, [pc, #184]	@ (800c060 <prvSwitchTimerLists+0xc4>)
 800bfa6:	681b      	ldr	r3, [r3, #0]
 800bfa8:	68db      	ldr	r3, [r3, #12]
 800bfaa:	681b      	ldr	r3, [r3, #0]
 800bfac:	613b      	str	r3, [r7, #16]

            /* Remove the timer from the list. */
            pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bfae:	4b2c      	ldr	r3, [pc, #176]	@ (800c060 <prvSwitchTimerLists+0xc4>)
 800bfb0:	681b      	ldr	r3, [r3, #0]
 800bfb2:	68db      	ldr	r3, [r3, #12]
 800bfb4:	68db      	ldr	r3, [r3, #12]
 800bfb6:	60fb      	str	r3, [r7, #12]
            ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bfb8:	68fb      	ldr	r3, [r7, #12]
 800bfba:	3304      	adds	r3, #4
 800bfbc:	4618      	mov	r0, r3
 800bfbe:	f7fd f9d7 	bl	8009370 <uxListRemove>
            traceTIMER_EXPIRED( pxTimer );

            /* Execute its callback, then send a command to restart the timer if
             * it is an auto-reload timer.  It cannot be restarted here as the lists
             * have not yet been switched. */
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bfc2:	68fb      	ldr	r3, [r7, #12]
 800bfc4:	6a1b      	ldr	r3, [r3, #32]
 800bfc6:	68f8      	ldr	r0, [r7, #12]
 800bfc8:	4798      	blx	r3

            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800bfca:	68fb      	ldr	r3, [r7, #12]
 800bfcc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bfd0:	f003 0304 	and.w	r3, r3, #4
 800bfd4:	2b00      	cmp	r3, #0
 800bfd6:	d02f      	beq.n	800c038 <prvSwitchTimerLists+0x9c>
                 * the timer going into the same timer list then it has already expired
                 * and the timer should be re-inserted into the current list so it is
                 * processed again within this loop.  Otherwise a command should be sent
                 * to restart the timer to ensure it is only inserted into a list after
                 * the lists have been swapped. */
                xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800bfd8:	68fb      	ldr	r3, [r7, #12]
 800bfda:	699b      	ldr	r3, [r3, #24]
 800bfdc:	693a      	ldr	r2, [r7, #16]
 800bfde:	4413      	add	r3, r2
 800bfe0:	60bb      	str	r3, [r7, #8]

                if( xReloadTime > xNextExpireTime )
 800bfe2:	68ba      	ldr	r2, [r7, #8]
 800bfe4:	693b      	ldr	r3, [r7, #16]
 800bfe6:	429a      	cmp	r2, r3
 800bfe8:	d90e      	bls.n	800c008 <prvSwitchTimerLists+0x6c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800bfea:	68fb      	ldr	r3, [r7, #12]
 800bfec:	68ba      	ldr	r2, [r7, #8]
 800bfee:	605a      	str	r2, [r3, #4]
                    listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800bff0:	68fb      	ldr	r3, [r7, #12]
 800bff2:	68fa      	ldr	r2, [r7, #12]
 800bff4:	611a      	str	r2, [r3, #16]
                    vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800bff6:	4b1a      	ldr	r3, [pc, #104]	@ (800c060 <prvSwitchTimerLists+0xc4>)
 800bff8:	681a      	ldr	r2, [r3, #0]
 800bffa:	68fb      	ldr	r3, [r7, #12]
 800bffc:	3304      	adds	r3, #4
 800bffe:	4619      	mov	r1, r3
 800c000:	4610      	mov	r0, r2
 800c002:	f7fd f97c 	bl	80092fe <vListInsert>
 800c006:	e017      	b.n	800c038 <prvSwitchTimerLists+0x9c>
                }
                else
                {
                    xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c008:	2300      	movs	r3, #0
 800c00a:	9300      	str	r3, [sp, #0]
 800c00c:	2300      	movs	r3, #0
 800c00e:	693a      	ldr	r2, [r7, #16]
 800c010:	2100      	movs	r1, #0
 800c012:	68f8      	ldr	r0, [r7, #12]
 800c014:	f7ff fd74 	bl	800bb00 <xTimerGenericCommand>
 800c018:	6078      	str	r0, [r7, #4]
                    configASSERT( xResult );
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	2b00      	cmp	r3, #0
 800c01e:	d10b      	bne.n	800c038 <prvSwitchTimerLists+0x9c>
        __asm volatile
 800c020:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c024:	f383 8811 	msr	BASEPRI, r3
 800c028:	f3bf 8f6f 	isb	sy
 800c02c:	f3bf 8f4f 	dsb	sy
 800c030:	603b      	str	r3, [r7, #0]
    }
 800c032:	bf00      	nop
 800c034:	bf00      	nop
 800c036:	e7fd      	b.n	800c034 <prvSwitchTimerLists+0x98>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c038:	4b09      	ldr	r3, [pc, #36]	@ (800c060 <prvSwitchTimerLists+0xc4>)
 800c03a:	681b      	ldr	r3, [r3, #0]
 800c03c:	681b      	ldr	r3, [r3, #0]
 800c03e:	2b00      	cmp	r3, #0
 800c040:	d1b0      	bne.n	800bfa4 <prvSwitchTimerLists+0x8>
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        pxTemp = pxCurrentTimerList;
 800c042:	4b07      	ldr	r3, [pc, #28]	@ (800c060 <prvSwitchTimerLists+0xc4>)
 800c044:	681b      	ldr	r3, [r3, #0]
 800c046:	617b      	str	r3, [r7, #20]
        pxCurrentTimerList = pxOverflowTimerList;
 800c048:	4b06      	ldr	r3, [pc, #24]	@ (800c064 <prvSwitchTimerLists+0xc8>)
 800c04a:	681b      	ldr	r3, [r3, #0]
 800c04c:	4a04      	ldr	r2, [pc, #16]	@ (800c060 <prvSwitchTimerLists+0xc4>)
 800c04e:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 800c050:	4a04      	ldr	r2, [pc, #16]	@ (800c064 <prvSwitchTimerLists+0xc8>)
 800c052:	697b      	ldr	r3, [r7, #20]
 800c054:	6013      	str	r3, [r2, #0]
    }
 800c056:	bf00      	nop
 800c058:	3718      	adds	r7, #24
 800c05a:	46bd      	mov	sp, r7
 800c05c:	bd80      	pop	{r7, pc}
 800c05e:	bf00      	nop
 800c060:	20001958 	.word	0x20001958
 800c064:	2000195c 	.word	0x2000195c

0800c068 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 800c068:	b580      	push	{r7, lr}
 800c06a:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 800c06c:	f000 fa06 	bl	800c47c <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 800c070:	4b12      	ldr	r3, [pc, #72]	@ (800c0bc <prvCheckForValidListAndQueue+0x54>)
 800c072:	681b      	ldr	r3, [r3, #0]
 800c074:	2b00      	cmp	r3, #0
 800c076:	d11d      	bne.n	800c0b4 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 800c078:	4811      	ldr	r0, [pc, #68]	@ (800c0c0 <prvCheckForValidListAndQueue+0x58>)
 800c07a:	f7fd f8ef 	bl	800925c <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 800c07e:	4811      	ldr	r0, [pc, #68]	@ (800c0c4 <prvCheckForValidListAndQueue+0x5c>)
 800c080:	f7fd f8ec 	bl	800925c <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 800c084:	4b10      	ldr	r3, [pc, #64]	@ (800c0c8 <prvCheckForValidListAndQueue+0x60>)
 800c086:	4a0e      	ldr	r2, [pc, #56]	@ (800c0c0 <prvCheckForValidListAndQueue+0x58>)
 800c088:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 800c08a:	4b10      	ldr	r3, [pc, #64]	@ (800c0cc <prvCheckForValidListAndQueue+0x64>)
 800c08c:	4a0d      	ldr	r2, [pc, #52]	@ (800c0c4 <prvCheckForValidListAndQueue+0x5c>)
 800c08e:	601a      	str	r2, [r3, #0]

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 800c090:	2200      	movs	r2, #0
 800c092:	210c      	movs	r1, #12
 800c094:	200a      	movs	r0, #10
 800c096:	f7fd f9ff 	bl	8009498 <xQueueGenericCreate>
 800c09a:	4603      	mov	r3, r0
 800c09c:	4a07      	ldr	r2, [pc, #28]	@ (800c0bc <prvCheckForValidListAndQueue+0x54>)
 800c09e:	6013      	str	r3, [r2, #0]
                    }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                    {
                        if( xTimerQueue != NULL )
 800c0a0:	4b06      	ldr	r3, [pc, #24]	@ (800c0bc <prvCheckForValidListAndQueue+0x54>)
 800c0a2:	681b      	ldr	r3, [r3, #0]
 800c0a4:	2b00      	cmp	r3, #0
 800c0a6:	d005      	beq.n	800c0b4 <prvCheckForValidListAndQueue+0x4c>
                        {
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800c0a8:	4b04      	ldr	r3, [pc, #16]	@ (800c0bc <prvCheckForValidListAndQueue+0x54>)
 800c0aa:	681b      	ldr	r3, [r3, #0]
 800c0ac:	4908      	ldr	r1, [pc, #32]	@ (800c0d0 <prvCheckForValidListAndQueue+0x68>)
 800c0ae:	4618      	mov	r0, r3
 800c0b0:	f7fe f8dc 	bl	800a26c <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 800c0b4:	f000 fa14 	bl	800c4e0 <vPortExitCritical>
    }
 800c0b8:	bf00      	nop
 800c0ba:	bd80      	pop	{r7, pc}
 800c0bc:	20001960 	.word	0x20001960
 800c0c0:	20001930 	.word	0x20001930
 800c0c4:	20001944 	.word	0x20001944
 800c0c8:	20001958 	.word	0x20001958
 800c0cc:	2000195c 	.word	0x2000195c
 800c0d0:	08013984 	.word	0x08013984

0800c0d4 <pvTimerGetTimerID>:
        return xReturn;
    } /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

    void * pvTimerGetTimerID( const TimerHandle_t xTimer )
    {
 800c0d4:	b580      	push	{r7, lr}
 800c0d6:	b086      	sub	sp, #24
 800c0d8:	af00      	add	r7, sp, #0
 800c0da:	6078      	str	r0, [r7, #4]
        Timer_t * const pxTimer = xTimer;
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	617b      	str	r3, [r7, #20]
        void * pvReturn;

        configASSERT( xTimer );
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	2b00      	cmp	r3, #0
 800c0e4:	d10b      	bne.n	800c0fe <pvTimerGetTimerID+0x2a>
        __asm volatile
 800c0e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0ea:	f383 8811 	msr	BASEPRI, r3
 800c0ee:	f3bf 8f6f 	isb	sy
 800c0f2:	f3bf 8f4f 	dsb	sy
 800c0f6:	60fb      	str	r3, [r7, #12]
    }
 800c0f8:	bf00      	nop
 800c0fa:	bf00      	nop
 800c0fc:	e7fd      	b.n	800c0fa <pvTimerGetTimerID+0x26>

        taskENTER_CRITICAL();
 800c0fe:	f000 f9bd 	bl	800c47c <vPortEnterCritical>
        {
            pvReturn = pxTimer->pvTimerID;
 800c102:	697b      	ldr	r3, [r7, #20]
 800c104:	69db      	ldr	r3, [r3, #28]
 800c106:	613b      	str	r3, [r7, #16]
        }
        taskEXIT_CRITICAL();
 800c108:	f000 f9ea 	bl	800c4e0 <vPortExitCritical>

        return pvReturn;
 800c10c:	693b      	ldr	r3, [r7, #16]
    }
 800c10e:	4618      	mov	r0, r3
 800c110:	3718      	adds	r7, #24
 800c112:	46bd      	mov	sp, r7
 800c114:	bd80      	pop	{r7, pc}
	...

0800c118 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 800c118:	b480      	push	{r7}
 800c11a:	b085      	sub	sp, #20
 800c11c:	af00      	add	r7, sp, #0
 800c11e:	60f8      	str	r0, [r7, #12]
 800c120:	60b9      	str	r1, [r7, #8]
 800c122:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 800c124:	68fb      	ldr	r3, [r7, #12]
 800c126:	3b04      	subs	r3, #4
 800c128:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 800c12a:	68fb      	ldr	r3, [r7, #12]
 800c12c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800c130:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800c132:	68fb      	ldr	r3, [r7, #12]
 800c134:	3b04      	subs	r3, #4
 800c136:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 800c138:	68bb      	ldr	r3, [r7, #8]
 800c13a:	f023 0201 	bic.w	r2, r3, #1
 800c13e:	68fb      	ldr	r3, [r7, #12]
 800c140:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800c142:	68fb      	ldr	r3, [r7, #12]
 800c144:	3b04      	subs	r3, #4
 800c146:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 800c148:	4a0c      	ldr	r2, [pc, #48]	@ (800c17c <pxPortInitialiseStack+0x64>)
 800c14a:	68fb      	ldr	r3, [r7, #12]
 800c14c:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 800c14e:	68fb      	ldr	r3, [r7, #12]
 800c150:	3b14      	subs	r3, #20
 800c152:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 800c154:	687a      	ldr	r2, [r7, #4]
 800c156:	68fb      	ldr	r3, [r7, #12]
 800c158:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 800c15a:	68fb      	ldr	r3, [r7, #12]
 800c15c:	3b04      	subs	r3, #4
 800c15e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 800c160:	68fb      	ldr	r3, [r7, #12]
 800c162:	f06f 0202 	mvn.w	r2, #2
 800c166:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c168:	68fb      	ldr	r3, [r7, #12]
 800c16a:	3b20      	subs	r3, #32
 800c16c:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 800c16e:	68fb      	ldr	r3, [r7, #12]
}
 800c170:	4618      	mov	r0, r3
 800c172:	3714      	adds	r7, #20
 800c174:	46bd      	mov	sp, r7
 800c176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c17a:	4770      	bx	lr
 800c17c:	0800c181 	.word	0x0800c181

0800c180 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c180:	b480      	push	{r7}
 800c182:	b085      	sub	sp, #20
 800c184:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 800c186:	2300      	movs	r3, #0
 800c188:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 800c18a:	4b13      	ldr	r3, [pc, #76]	@ (800c1d8 <prvTaskExitError+0x58>)
 800c18c:	681b      	ldr	r3, [r3, #0]
 800c18e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c192:	d00b      	beq.n	800c1ac <prvTaskExitError+0x2c>
        __asm volatile
 800c194:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c198:	f383 8811 	msr	BASEPRI, r3
 800c19c:	f3bf 8f6f 	isb	sy
 800c1a0:	f3bf 8f4f 	dsb	sy
 800c1a4:	60fb      	str	r3, [r7, #12]
    }
 800c1a6:	bf00      	nop
 800c1a8:	bf00      	nop
 800c1aa:	e7fd      	b.n	800c1a8 <prvTaskExitError+0x28>
        __asm volatile
 800c1ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c1b0:	f383 8811 	msr	BASEPRI, r3
 800c1b4:	f3bf 8f6f 	isb	sy
 800c1b8:	f3bf 8f4f 	dsb	sy
 800c1bc:	60bb      	str	r3, [r7, #8]
    }
 800c1be:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 800c1c0:	bf00      	nop
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	2b00      	cmp	r3, #0
 800c1c6:	d0fc      	beq.n	800c1c2 <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 800c1c8:	bf00      	nop
 800c1ca:	bf00      	nop
 800c1cc:	3714      	adds	r7, #20
 800c1ce:	46bd      	mov	sp, r7
 800c1d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1d4:	4770      	bx	lr
 800c1d6:	bf00      	nop
 800c1d8:	200000e4 	.word	0x200000e4
 800c1dc:	00000000 	.word	0x00000000

0800c1e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 800c1e0:	4b07      	ldr	r3, [pc, #28]	@ (800c200 <pxCurrentTCBConst2>)
 800c1e2:	6819      	ldr	r1, [r3, #0]
 800c1e4:	6808      	ldr	r0, [r1, #0]
 800c1e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1ea:	f380 8809 	msr	PSP, r0
 800c1ee:	f3bf 8f6f 	isb	sy
 800c1f2:	f04f 0000 	mov.w	r0, #0
 800c1f6:	f380 8811 	msr	BASEPRI, r0
 800c1fa:	4770      	bx	lr
 800c1fc:	f3af 8000 	nop.w

0800c200 <pxCurrentTCBConst2>:
 800c200:	2000182c 	.word	0x2000182c
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 800c204:	bf00      	nop
 800c206:	bf00      	nop

0800c208 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 800c208:	4808      	ldr	r0, [pc, #32]	@ (800c22c <prvPortStartFirstTask+0x24>)
 800c20a:	6800      	ldr	r0, [r0, #0]
 800c20c:	6800      	ldr	r0, [r0, #0]
 800c20e:	f380 8808 	msr	MSP, r0
 800c212:	f04f 0000 	mov.w	r0, #0
 800c216:	f380 8814 	msr	CONTROL, r0
 800c21a:	b662      	cpsie	i
 800c21c:	b661      	cpsie	f
 800c21e:	f3bf 8f4f 	dsb	sy
 800c222:	f3bf 8f6f 	isb	sy
 800c226:	df00      	svc	0
 800c228:	bf00      	nop
 800c22a:	0000      	.short	0x0000
 800c22c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 800c230:	bf00      	nop
 800c232:	bf00      	nop

0800c234 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c234:	b580      	push	{r7, lr}
 800c236:	b086      	sub	sp, #24
 800c238:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800c23a:	4b47      	ldr	r3, [pc, #284]	@ (800c358 <xPortStartScheduler+0x124>)
 800c23c:	681b      	ldr	r3, [r3, #0]
 800c23e:	4a47      	ldr	r2, [pc, #284]	@ (800c35c <xPortStartScheduler+0x128>)
 800c240:	4293      	cmp	r3, r2
 800c242:	d10b      	bne.n	800c25c <xPortStartScheduler+0x28>
        __asm volatile
 800c244:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c248:	f383 8811 	msr	BASEPRI, r3
 800c24c:	f3bf 8f6f 	isb	sy
 800c250:	f3bf 8f4f 	dsb	sy
 800c254:	613b      	str	r3, [r7, #16]
    }
 800c256:	bf00      	nop
 800c258:	bf00      	nop
 800c25a:	e7fd      	b.n	800c258 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800c25c:	4b3e      	ldr	r3, [pc, #248]	@ (800c358 <xPortStartScheduler+0x124>)
 800c25e:	681b      	ldr	r3, [r3, #0]
 800c260:	4a3f      	ldr	r2, [pc, #252]	@ (800c360 <xPortStartScheduler+0x12c>)
 800c262:	4293      	cmp	r3, r2
 800c264:	d10b      	bne.n	800c27e <xPortStartScheduler+0x4a>
        __asm volatile
 800c266:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c26a:	f383 8811 	msr	BASEPRI, r3
 800c26e:	f3bf 8f6f 	isb	sy
 800c272:	f3bf 8f4f 	dsb	sy
 800c276:	60fb      	str	r3, [r7, #12]
    }
 800c278:	bf00      	nop
 800c27a:	bf00      	nop
 800c27c:	e7fd      	b.n	800c27a <xPortStartScheduler+0x46>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c27e:	4b39      	ldr	r3, [pc, #228]	@ (800c364 <xPortStartScheduler+0x130>)
 800c280:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 800c282:	697b      	ldr	r3, [r7, #20]
 800c284:	781b      	ldrb	r3, [r3, #0]
 800c286:	b2db      	uxtb	r3, r3
 800c288:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c28a:	697b      	ldr	r3, [r7, #20]
 800c28c:	22ff      	movs	r2, #255	@ 0xff
 800c28e:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c290:	697b      	ldr	r3, [r7, #20]
 800c292:	781b      	ldrb	r3, [r3, #0]
 800c294:	b2db      	uxtb	r3, r3
 800c296:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c298:	78fb      	ldrb	r3, [r7, #3]
 800c29a:	b2db      	uxtb	r3, r3
 800c29c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800c2a0:	b2da      	uxtb	r2, r3
 800c2a2:	4b31      	ldr	r3, [pc, #196]	@ (800c368 <xPortStartScheduler+0x134>)
 800c2a4:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c2a6:	4b31      	ldr	r3, [pc, #196]	@ (800c36c <xPortStartScheduler+0x138>)
 800c2a8:	2207      	movs	r2, #7
 800c2aa:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c2ac:	e009      	b.n	800c2c2 <xPortStartScheduler+0x8e>
            {
                ulMaxPRIGROUPValue--;
 800c2ae:	4b2f      	ldr	r3, [pc, #188]	@ (800c36c <xPortStartScheduler+0x138>)
 800c2b0:	681b      	ldr	r3, [r3, #0]
 800c2b2:	3b01      	subs	r3, #1
 800c2b4:	4a2d      	ldr	r2, [pc, #180]	@ (800c36c <xPortStartScheduler+0x138>)
 800c2b6:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c2b8:	78fb      	ldrb	r3, [r7, #3]
 800c2ba:	b2db      	uxtb	r3, r3
 800c2bc:	005b      	lsls	r3, r3, #1
 800c2be:	b2db      	uxtb	r3, r3
 800c2c0:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c2c2:	78fb      	ldrb	r3, [r7, #3]
 800c2c4:	b2db      	uxtb	r3, r3
 800c2c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c2ca:	2b80      	cmp	r3, #128	@ 0x80
 800c2cc:	d0ef      	beq.n	800c2ae <xPortStartScheduler+0x7a>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c2ce:	4b27      	ldr	r3, [pc, #156]	@ (800c36c <xPortStartScheduler+0x138>)
 800c2d0:	681b      	ldr	r3, [r3, #0]
 800c2d2:	f1c3 0307 	rsb	r3, r3, #7
 800c2d6:	2b04      	cmp	r3, #4
 800c2d8:	d00b      	beq.n	800c2f2 <xPortStartScheduler+0xbe>
        __asm volatile
 800c2da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c2de:	f383 8811 	msr	BASEPRI, r3
 800c2e2:	f3bf 8f6f 	isb	sy
 800c2e6:	f3bf 8f4f 	dsb	sy
 800c2ea:	60bb      	str	r3, [r7, #8]
    }
 800c2ec:	bf00      	nop
 800c2ee:	bf00      	nop
 800c2f0:	e7fd      	b.n	800c2ee <xPortStartScheduler+0xba>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c2f2:	4b1e      	ldr	r3, [pc, #120]	@ (800c36c <xPortStartScheduler+0x138>)
 800c2f4:	681b      	ldr	r3, [r3, #0]
 800c2f6:	021b      	lsls	r3, r3, #8
 800c2f8:	4a1c      	ldr	r2, [pc, #112]	@ (800c36c <xPortStartScheduler+0x138>)
 800c2fa:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c2fc:	4b1b      	ldr	r3, [pc, #108]	@ (800c36c <xPortStartScheduler+0x138>)
 800c2fe:	681b      	ldr	r3, [r3, #0]
 800c300:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800c304:	4a19      	ldr	r2, [pc, #100]	@ (800c36c <xPortStartScheduler+0x138>)
 800c306:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	b2da      	uxtb	r2, r3
 800c30c:	697b      	ldr	r3, [r7, #20]
 800c30e:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 800c310:	4b17      	ldr	r3, [pc, #92]	@ (800c370 <xPortStartScheduler+0x13c>)
 800c312:	681b      	ldr	r3, [r3, #0]
 800c314:	4a16      	ldr	r2, [pc, #88]	@ (800c370 <xPortStartScheduler+0x13c>)
 800c316:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800c31a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 800c31c:	4b14      	ldr	r3, [pc, #80]	@ (800c370 <xPortStartScheduler+0x13c>)
 800c31e:	681b      	ldr	r3, [r3, #0]
 800c320:	4a13      	ldr	r2, [pc, #76]	@ (800c370 <xPortStartScheduler+0x13c>)
 800c322:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800c326:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 800c328:	f000 f968 	bl	800c5fc <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 800c32c:	4b11      	ldr	r3, [pc, #68]	@ (800c374 <xPortStartScheduler+0x140>)
 800c32e:	2200      	movs	r2, #0
 800c330:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 800c332:	f000 f987 	bl	800c644 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800c336:	4b10      	ldr	r3, [pc, #64]	@ (800c378 <xPortStartScheduler+0x144>)
 800c338:	681b      	ldr	r3, [r3, #0]
 800c33a:	4a0f      	ldr	r2, [pc, #60]	@ (800c378 <xPortStartScheduler+0x144>)
 800c33c:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800c340:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 800c342:	f7ff ff61 	bl	800c208 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 800c346:	f7fe fb4d 	bl	800a9e4 <vTaskSwitchContext>
    prvTaskExitError();
 800c34a:	f7ff ff19 	bl	800c180 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 800c34e:	2300      	movs	r3, #0
}
 800c350:	4618      	mov	r0, r3
 800c352:	3718      	adds	r7, #24
 800c354:	46bd      	mov	sp, r7
 800c356:	bd80      	pop	{r7, pc}
 800c358:	e000ed00 	.word	0xe000ed00
 800c35c:	410fc271 	.word	0x410fc271
 800c360:	410fc270 	.word	0x410fc270
 800c364:	e000e400 	.word	0xe000e400
 800c368:	2000196c 	.word	0x2000196c
 800c36c:	20001970 	.word	0x20001970
 800c370:	e000ed20 	.word	0xe000ed20
 800c374:	200000e4 	.word	0x200000e4
 800c378:	e000ef34 	.word	0xe000ef34

0800c37c <vInitPrioGroupValue>:
/*-----------------------------------------------------------*/


void vInitPrioGroupValue(void)
{
 800c37c:	b480      	push	{r7}
 800c37e:	b087      	sub	sp, #28
 800c380:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800c382:	4b38      	ldr	r3, [pc, #224]	@ (800c464 <vInitPrioGroupValue+0xe8>)
 800c384:	681b      	ldr	r3, [r3, #0]
 800c386:	4a38      	ldr	r2, [pc, #224]	@ (800c468 <vInitPrioGroupValue+0xec>)
 800c388:	4293      	cmp	r3, r2
 800c38a:	d10b      	bne.n	800c3a4 <vInitPrioGroupValue+0x28>
        __asm volatile
 800c38c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c390:	f383 8811 	msr	BASEPRI, r3
 800c394:	f3bf 8f6f 	isb	sy
 800c398:	f3bf 8f4f 	dsb	sy
 800c39c:	613b      	str	r3, [r7, #16]
    }
 800c39e:	bf00      	nop
 800c3a0:	bf00      	nop
 800c3a2:	e7fd      	b.n	800c3a0 <vInitPrioGroupValue+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800c3a4:	4b2f      	ldr	r3, [pc, #188]	@ (800c464 <vInitPrioGroupValue+0xe8>)
 800c3a6:	681b      	ldr	r3, [r3, #0]
 800c3a8:	4a30      	ldr	r2, [pc, #192]	@ (800c46c <vInitPrioGroupValue+0xf0>)
 800c3aa:	4293      	cmp	r3, r2
 800c3ac:	d10b      	bne.n	800c3c6 <vInitPrioGroupValue+0x4a>
        __asm volatile
 800c3ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c3b2:	f383 8811 	msr	BASEPRI, r3
 800c3b6:	f3bf 8f6f 	isb	sy
 800c3ba:	f3bf 8f4f 	dsb	sy
 800c3be:	60fb      	str	r3, [r7, #12]
    }
 800c3c0:	bf00      	nop
 800c3c2:	bf00      	nop
 800c3c4:	e7fd      	b.n	800c3c2 <vInitPrioGroupValue+0x46>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c3c6:	4b2a      	ldr	r3, [pc, #168]	@ (800c470 <vInitPrioGroupValue+0xf4>)
 800c3c8:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 800c3ca:	697b      	ldr	r3, [r7, #20]
 800c3cc:	781b      	ldrb	r3, [r3, #0]
 800c3ce:	b2db      	uxtb	r3, r3
 800c3d0:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c3d2:	697b      	ldr	r3, [r7, #20]
 800c3d4:	22ff      	movs	r2, #255	@ 0xff
 800c3d6:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c3d8:	697b      	ldr	r3, [r7, #20]
 800c3da:	781b      	ldrb	r3, [r3, #0]
 800c3dc:	b2db      	uxtb	r3, r3
 800c3de:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c3e0:	78fb      	ldrb	r3, [r7, #3]
 800c3e2:	b2db      	uxtb	r3, r3
 800c3e4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800c3e8:	b2da      	uxtb	r2, r3
 800c3ea:	4b22      	ldr	r3, [pc, #136]	@ (800c474 <vInitPrioGroupValue+0xf8>)
 800c3ec:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c3ee:	4b22      	ldr	r3, [pc, #136]	@ (800c478 <vInitPrioGroupValue+0xfc>)
 800c3f0:	2207      	movs	r2, #7
 800c3f2:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c3f4:	e009      	b.n	800c40a <vInitPrioGroupValue+0x8e>
            {
                ulMaxPRIGROUPValue--;
 800c3f6:	4b20      	ldr	r3, [pc, #128]	@ (800c478 <vInitPrioGroupValue+0xfc>)
 800c3f8:	681b      	ldr	r3, [r3, #0]
 800c3fa:	3b01      	subs	r3, #1
 800c3fc:	4a1e      	ldr	r2, [pc, #120]	@ (800c478 <vInitPrioGroupValue+0xfc>)
 800c3fe:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c400:	78fb      	ldrb	r3, [r7, #3]
 800c402:	b2db      	uxtb	r3, r3
 800c404:	005b      	lsls	r3, r3, #1
 800c406:	b2db      	uxtb	r3, r3
 800c408:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c40a:	78fb      	ldrb	r3, [r7, #3]
 800c40c:	b2db      	uxtb	r3, r3
 800c40e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c412:	2b80      	cmp	r3, #128	@ 0x80
 800c414:	d0ef      	beq.n	800c3f6 <vInitPrioGroupValue+0x7a>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c416:	4b18      	ldr	r3, [pc, #96]	@ (800c478 <vInitPrioGroupValue+0xfc>)
 800c418:	681b      	ldr	r3, [r3, #0]
 800c41a:	f1c3 0307 	rsb	r3, r3, #7
 800c41e:	2b04      	cmp	r3, #4
 800c420:	d00b      	beq.n	800c43a <vInitPrioGroupValue+0xbe>
        __asm volatile
 800c422:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c426:	f383 8811 	msr	BASEPRI, r3
 800c42a:	f3bf 8f6f 	isb	sy
 800c42e:	f3bf 8f4f 	dsb	sy
 800c432:	60bb      	str	r3, [r7, #8]
    }
 800c434:	bf00      	nop
 800c436:	bf00      	nop
 800c438:	e7fd      	b.n	800c436 <vInitPrioGroupValue+0xba>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c43a:	4b0f      	ldr	r3, [pc, #60]	@ (800c478 <vInitPrioGroupValue+0xfc>)
 800c43c:	681b      	ldr	r3, [r3, #0]
 800c43e:	021b      	lsls	r3, r3, #8
 800c440:	4a0d      	ldr	r2, [pc, #52]	@ (800c478 <vInitPrioGroupValue+0xfc>)
 800c442:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c444:	4b0c      	ldr	r3, [pc, #48]	@ (800c478 <vInitPrioGroupValue+0xfc>)
 800c446:	681b      	ldr	r3, [r3, #0]
 800c448:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800c44c:	4a0a      	ldr	r2, [pc, #40]	@ (800c478 <vInitPrioGroupValue+0xfc>)
 800c44e:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 800c450:	687b      	ldr	r3, [r7, #4]
 800c452:	b2da      	uxtb	r2, r3
 800c454:	697b      	ldr	r3, [r7, #20]
 800c456:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */
}
 800c458:	bf00      	nop
 800c45a:	371c      	adds	r7, #28
 800c45c:	46bd      	mov	sp, r7
 800c45e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c462:	4770      	bx	lr
 800c464:	e000ed00 	.word	0xe000ed00
 800c468:	410fc271 	.word	0x410fc271
 800c46c:	410fc270 	.word	0x410fc270
 800c470:	e000e400 	.word	0xe000e400
 800c474:	2000196c 	.word	0x2000196c
 800c478:	20001970 	.word	0x20001970

0800c47c <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c47c:	b480      	push	{r7}
 800c47e:	b083      	sub	sp, #12
 800c480:	af00      	add	r7, sp, #0
        __asm volatile
 800c482:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c486:	f383 8811 	msr	BASEPRI, r3
 800c48a:	f3bf 8f6f 	isb	sy
 800c48e:	f3bf 8f4f 	dsb	sy
 800c492:	607b      	str	r3, [r7, #4]
    }
 800c494:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 800c496:	4b10      	ldr	r3, [pc, #64]	@ (800c4d8 <vPortEnterCritical+0x5c>)
 800c498:	681b      	ldr	r3, [r3, #0]
 800c49a:	3301      	adds	r3, #1
 800c49c:	4a0e      	ldr	r2, [pc, #56]	@ (800c4d8 <vPortEnterCritical+0x5c>)
 800c49e:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 800c4a0:	4b0d      	ldr	r3, [pc, #52]	@ (800c4d8 <vPortEnterCritical+0x5c>)
 800c4a2:	681b      	ldr	r3, [r3, #0]
 800c4a4:	2b01      	cmp	r3, #1
 800c4a6:	d110      	bne.n	800c4ca <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c4a8:	4b0c      	ldr	r3, [pc, #48]	@ (800c4dc <vPortEnterCritical+0x60>)
 800c4aa:	681b      	ldr	r3, [r3, #0]
 800c4ac:	b2db      	uxtb	r3, r3
 800c4ae:	2b00      	cmp	r3, #0
 800c4b0:	d00b      	beq.n	800c4ca <vPortEnterCritical+0x4e>
        __asm volatile
 800c4b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c4b6:	f383 8811 	msr	BASEPRI, r3
 800c4ba:	f3bf 8f6f 	isb	sy
 800c4be:	f3bf 8f4f 	dsb	sy
 800c4c2:	603b      	str	r3, [r7, #0]
    }
 800c4c4:	bf00      	nop
 800c4c6:	bf00      	nop
 800c4c8:	e7fd      	b.n	800c4c6 <vPortEnterCritical+0x4a>
    }
}
 800c4ca:	bf00      	nop
 800c4cc:	370c      	adds	r7, #12
 800c4ce:	46bd      	mov	sp, r7
 800c4d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4d4:	4770      	bx	lr
 800c4d6:	bf00      	nop
 800c4d8:	200000e4 	.word	0x200000e4
 800c4dc:	e000ed04 	.word	0xe000ed04

0800c4e0 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c4e0:	b480      	push	{r7}
 800c4e2:	b083      	sub	sp, #12
 800c4e4:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 800c4e6:	4b12      	ldr	r3, [pc, #72]	@ (800c530 <vPortExitCritical+0x50>)
 800c4e8:	681b      	ldr	r3, [r3, #0]
 800c4ea:	2b00      	cmp	r3, #0
 800c4ec:	d10b      	bne.n	800c506 <vPortExitCritical+0x26>
        __asm volatile
 800c4ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c4f2:	f383 8811 	msr	BASEPRI, r3
 800c4f6:	f3bf 8f6f 	isb	sy
 800c4fa:	f3bf 8f4f 	dsb	sy
 800c4fe:	607b      	str	r3, [r7, #4]
    }
 800c500:	bf00      	nop
 800c502:	bf00      	nop
 800c504:	e7fd      	b.n	800c502 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 800c506:	4b0a      	ldr	r3, [pc, #40]	@ (800c530 <vPortExitCritical+0x50>)
 800c508:	681b      	ldr	r3, [r3, #0]
 800c50a:	3b01      	subs	r3, #1
 800c50c:	4a08      	ldr	r2, [pc, #32]	@ (800c530 <vPortExitCritical+0x50>)
 800c50e:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 800c510:	4b07      	ldr	r3, [pc, #28]	@ (800c530 <vPortExitCritical+0x50>)
 800c512:	681b      	ldr	r3, [r3, #0]
 800c514:	2b00      	cmp	r3, #0
 800c516:	d105      	bne.n	800c524 <vPortExitCritical+0x44>
 800c518:	2300      	movs	r3, #0
 800c51a:	603b      	str	r3, [r7, #0]
        __asm volatile
 800c51c:	683b      	ldr	r3, [r7, #0]
 800c51e:	f383 8811 	msr	BASEPRI, r3
    }
 800c522:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 800c524:	bf00      	nop
 800c526:	370c      	adds	r7, #12
 800c528:	46bd      	mov	sp, r7
 800c52a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c52e:	4770      	bx	lr
 800c530:	200000e4 	.word	0x200000e4
	...

0800c540 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 800c540:	f3ef 8009 	mrs	r0, PSP
 800c544:	f3bf 8f6f 	isb	sy
 800c548:	4b15      	ldr	r3, [pc, #84]	@ (800c5a0 <pxCurrentTCBConst>)
 800c54a:	681a      	ldr	r2, [r3, #0]
 800c54c:	f01e 0f10 	tst.w	lr, #16
 800c550:	bf08      	it	eq
 800c552:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c556:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c55a:	6010      	str	r0, [r2, #0]
 800c55c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c560:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800c564:	f380 8811 	msr	BASEPRI, r0
 800c568:	f3bf 8f4f 	dsb	sy
 800c56c:	f3bf 8f6f 	isb	sy
 800c570:	f7fe fa38 	bl	800a9e4 <vTaskSwitchContext>
 800c574:	f04f 0000 	mov.w	r0, #0
 800c578:	f380 8811 	msr	BASEPRI, r0
 800c57c:	bc09      	pop	{r0, r3}
 800c57e:	6819      	ldr	r1, [r3, #0]
 800c580:	6808      	ldr	r0, [r1, #0]
 800c582:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c586:	f01e 0f10 	tst.w	lr, #16
 800c58a:	bf08      	it	eq
 800c58c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800c590:	f380 8809 	msr	PSP, r0
 800c594:	f3bf 8f6f 	isb	sy
 800c598:	4770      	bx	lr
 800c59a:	bf00      	nop
 800c59c:	f3af 8000 	nop.w

0800c5a0 <pxCurrentTCBConst>:
 800c5a0:	2000182c 	.word	0x2000182c
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 800c5a4:	bf00      	nop
 800c5a6:	bf00      	nop

0800c5a8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c5a8:	b580      	push	{r7, lr}
 800c5aa:	b082      	sub	sp, #8
 800c5ac:	af00      	add	r7, sp, #0
        __asm volatile
 800c5ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5b2:	f383 8811 	msr	BASEPRI, r3
 800c5b6:	f3bf 8f6f 	isb	sy
 800c5ba:	f3bf 8f4f 	dsb	sy
 800c5be:	607b      	str	r3, [r7, #4]
    }
 800c5c0:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
 800c5c2:	f001 fec7 	bl	800e354 <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 800c5c6:	f7fe f94f 	bl	800a868 <xTaskIncrementTick>
 800c5ca:	4603      	mov	r3, r0
 800c5cc:	2b00      	cmp	r3, #0
 800c5ce:	d006      	beq.n	800c5de <SysTick_Handler+0x36>
        {
			traceISR_EXIT_TO_SCHEDULER();
 800c5d0:	f001 ff1e 	bl	800e410 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c5d4:	4b08      	ldr	r3, [pc, #32]	@ (800c5f8 <SysTick_Handler+0x50>)
 800c5d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c5da:	601a      	str	r2, [r3, #0]
 800c5dc:	e001      	b.n	800c5e2 <SysTick_Handler+0x3a>
        }
		else
		{
			traceISR_EXIT();
 800c5de:	f001 fefb 	bl	800e3d8 <SEGGER_SYSVIEW_RecordExitISR>
 800c5e2:	2300      	movs	r3, #0
 800c5e4:	603b      	str	r3, [r7, #0]
        __asm volatile
 800c5e6:	683b      	ldr	r3, [r7, #0]
 800c5e8:	f383 8811 	msr	BASEPRI, r3
    }
 800c5ec:	bf00      	nop
		}
    }
    portENABLE_INTERRUPTS();
}
 800c5ee:	bf00      	nop
 800c5f0:	3708      	adds	r7, #8
 800c5f2:	46bd      	mov	sp, r7
 800c5f4:	bd80      	pop	{r7, pc}
 800c5f6:	bf00      	nop
 800c5f8:	e000ed04 	.word	0xe000ed04

0800c5fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800c5fc:	b480      	push	{r7}
 800c5fe:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c600:	4b0b      	ldr	r3, [pc, #44]	@ (800c630 <vPortSetupTimerInterrupt+0x34>)
 800c602:	2200      	movs	r2, #0
 800c604:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c606:	4b0b      	ldr	r3, [pc, #44]	@ (800c634 <vPortSetupTimerInterrupt+0x38>)
 800c608:	2200      	movs	r2, #0
 800c60a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c60c:	4b0a      	ldr	r3, [pc, #40]	@ (800c638 <vPortSetupTimerInterrupt+0x3c>)
 800c60e:	681b      	ldr	r3, [r3, #0]
 800c610:	4a0a      	ldr	r2, [pc, #40]	@ (800c63c <vPortSetupTimerInterrupt+0x40>)
 800c612:	fba2 2303 	umull	r2, r3, r2, r3
 800c616:	099b      	lsrs	r3, r3, #6
 800c618:	4a09      	ldr	r2, [pc, #36]	@ (800c640 <vPortSetupTimerInterrupt+0x44>)
 800c61a:	3b01      	subs	r3, #1
 800c61c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c61e:	4b04      	ldr	r3, [pc, #16]	@ (800c630 <vPortSetupTimerInterrupt+0x34>)
 800c620:	2207      	movs	r2, #7
 800c622:	601a      	str	r2, [r3, #0]
}
 800c624:	bf00      	nop
 800c626:	46bd      	mov	sp, r7
 800c628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c62c:	4770      	bx	lr
 800c62e:	bf00      	nop
 800c630:	e000e010 	.word	0xe000e010
 800c634:	e000e018 	.word	0xe000e018
 800c638:	200000d4 	.word	0x200000d4
 800c63c:	10624dd3 	.word	0x10624dd3
 800c640:	e000e014 	.word	0xe000e014

0800c644 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 800c644:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800c654 <vPortEnableVFP+0x10>
 800c648:	6801      	ldr	r1, [r0, #0]
 800c64a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800c64e:	6001      	str	r1, [r0, #0]
 800c650:	4770      	bx	lr
 800c652:	0000      	.short	0x0000
 800c654:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 800c658:	bf00      	nop
 800c65a:	bf00      	nop

0800c65c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 800c65c:	b480      	push	{r7}
 800c65e:	b085      	sub	sp, #20
 800c660:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 800c662:	f3ef 8305 	mrs	r3, IPSR
 800c666:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c668:	68fb      	ldr	r3, [r7, #12]
 800c66a:	2b0f      	cmp	r3, #15
 800c66c:	d915      	bls.n	800c69a <vPortValidateInterruptPriority+0x3e>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c66e:	4a18      	ldr	r2, [pc, #96]	@ (800c6d0 <vPortValidateInterruptPriority+0x74>)
 800c670:	68fb      	ldr	r3, [r7, #12]
 800c672:	4413      	add	r3, r2
 800c674:	781b      	ldrb	r3, [r3, #0]
 800c676:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c678:	4b16      	ldr	r3, [pc, #88]	@ (800c6d4 <vPortValidateInterruptPriority+0x78>)
 800c67a:	781b      	ldrb	r3, [r3, #0]
 800c67c:	7afa      	ldrb	r2, [r7, #11]
 800c67e:	429a      	cmp	r2, r3
 800c680:	d20b      	bcs.n	800c69a <vPortValidateInterruptPriority+0x3e>
        __asm volatile
 800c682:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c686:	f383 8811 	msr	BASEPRI, r3
 800c68a:	f3bf 8f6f 	isb	sy
 800c68e:	f3bf 8f4f 	dsb	sy
 800c692:	607b      	str	r3, [r7, #4]
    }
 800c694:	bf00      	nop
 800c696:	bf00      	nop
 800c698:	e7fd      	b.n	800c696 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c69a:	4b0f      	ldr	r3, [pc, #60]	@ (800c6d8 <vPortValidateInterruptPriority+0x7c>)
 800c69c:	681b      	ldr	r3, [r3, #0]
 800c69e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800c6a2:	4b0e      	ldr	r3, [pc, #56]	@ (800c6dc <vPortValidateInterruptPriority+0x80>)
 800c6a4:	681b      	ldr	r3, [r3, #0]
 800c6a6:	429a      	cmp	r2, r3
 800c6a8:	d90b      	bls.n	800c6c2 <vPortValidateInterruptPriority+0x66>
        __asm volatile
 800c6aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c6ae:	f383 8811 	msr	BASEPRI, r3
 800c6b2:	f3bf 8f6f 	isb	sy
 800c6b6:	f3bf 8f4f 	dsb	sy
 800c6ba:	603b      	str	r3, [r7, #0]
    }
 800c6bc:	bf00      	nop
 800c6be:	bf00      	nop
 800c6c0:	e7fd      	b.n	800c6be <vPortValidateInterruptPriority+0x62>
    }
 800c6c2:	bf00      	nop
 800c6c4:	3714      	adds	r7, #20
 800c6c6:	46bd      	mov	sp, r7
 800c6c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6cc:	4770      	bx	lr
 800c6ce:	bf00      	nop
 800c6d0:	e000e3f0 	.word	0xe000e3f0
 800c6d4:	2000196c 	.word	0x2000196c
 800c6d8:	e000ed0c 	.word	0xe000ed0c
 800c6dc:	20001970 	.word	0x20001970

0800c6e0 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 800c6e0:	b580      	push	{r7, lr}
 800c6e2:	b08a      	sub	sp, #40	@ 0x28
 800c6e4:	af00      	add	r7, sp, #0
 800c6e6:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 800c6e8:	2300      	movs	r3, #0
 800c6ea:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 800c6ec:	f7fd ffea 	bl	800a6c4 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 800c6f0:	4b66      	ldr	r3, [pc, #408]	@ (800c88c <pvPortMalloc+0x1ac>)
 800c6f2:	681b      	ldr	r3, [r3, #0]
 800c6f4:	2b00      	cmp	r3, #0
 800c6f6:	d101      	bne.n	800c6fc <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 800c6f8:	f000 f938 	bl	800c96c <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c6fc:	4b64      	ldr	r3, [pc, #400]	@ (800c890 <pvPortMalloc+0x1b0>)
 800c6fe:	681a      	ldr	r2, [r3, #0]
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	4013      	ands	r3, r2
 800c704:	2b00      	cmp	r3, #0
 800c706:	f040 80a9 	bne.w	800c85c <pvPortMalloc+0x17c>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	2b00      	cmp	r3, #0
 800c70e:	d02e      	beq.n	800c76e <pvPortMalloc+0x8e>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 800c710:	2208      	movs	r2, #8
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 800c716:	687a      	ldr	r2, [r7, #4]
 800c718:	429a      	cmp	r2, r3
 800c71a:	d228      	bcs.n	800c76e <pvPortMalloc+0x8e>
            {
                xWantedSize += xHeapStructSize;
 800c71c:	2208      	movs	r2, #8
 800c71e:	687b      	ldr	r3, [r7, #4]
 800c720:	4413      	add	r3, r2
 800c722:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	f003 0307 	and.w	r3, r3, #7
 800c72a:	2b00      	cmp	r3, #0
 800c72c:	d022      	beq.n	800c774 <pvPortMalloc+0x94>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	f023 0307 	bic.w	r3, r3, #7
 800c734:	3308      	adds	r3, #8
 800c736:	687a      	ldr	r2, [r7, #4]
 800c738:	429a      	cmp	r2, r3
 800c73a:	d215      	bcs.n	800c768 <pvPortMalloc+0x88>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	f023 0307 	bic.w	r3, r3, #7
 800c742:	3308      	adds	r3, #8
 800c744:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c746:	687b      	ldr	r3, [r7, #4]
 800c748:	f003 0307 	and.w	r3, r3, #7
 800c74c:	2b00      	cmp	r3, #0
 800c74e:	d011      	beq.n	800c774 <pvPortMalloc+0x94>
        __asm volatile
 800c750:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c754:	f383 8811 	msr	BASEPRI, r3
 800c758:	f3bf 8f6f 	isb	sy
 800c75c:	f3bf 8f4f 	dsb	sy
 800c760:	617b      	str	r3, [r7, #20]
    }
 800c762:	bf00      	nop
 800c764:	bf00      	nop
 800c766:	e7fd      	b.n	800c764 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 800c768:	2300      	movs	r3, #0
 800c76a:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c76c:	e002      	b.n	800c774 <pvPortMalloc+0x94>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 800c76e:	2300      	movs	r3, #0
 800c770:	607b      	str	r3, [r7, #4]
 800c772:	e000      	b.n	800c776 <pvPortMalloc+0x96>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c774:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c776:	687b      	ldr	r3, [r7, #4]
 800c778:	2b00      	cmp	r3, #0
 800c77a:	d06f      	beq.n	800c85c <pvPortMalloc+0x17c>
 800c77c:	4b45      	ldr	r3, [pc, #276]	@ (800c894 <pvPortMalloc+0x1b4>)
 800c77e:	681b      	ldr	r3, [r3, #0]
 800c780:	687a      	ldr	r2, [r7, #4]
 800c782:	429a      	cmp	r2, r3
 800c784:	d86a      	bhi.n	800c85c <pvPortMalloc+0x17c>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 800c786:	4b44      	ldr	r3, [pc, #272]	@ (800c898 <pvPortMalloc+0x1b8>)
 800c788:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 800c78a:	4b43      	ldr	r3, [pc, #268]	@ (800c898 <pvPortMalloc+0x1b8>)
 800c78c:	681b      	ldr	r3, [r3, #0]
 800c78e:	627b      	str	r3, [r7, #36]	@ 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c790:	e004      	b.n	800c79c <pvPortMalloc+0xbc>
                {
                    pxPreviousBlock = pxBlock;
 800c792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c794:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 800c796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c798:	681b      	ldr	r3, [r3, #0]
 800c79a:	627b      	str	r3, [r7, #36]	@ 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c79c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c79e:	685b      	ldr	r3, [r3, #4]
 800c7a0:	687a      	ldr	r2, [r7, #4]
 800c7a2:	429a      	cmp	r2, r3
 800c7a4:	d903      	bls.n	800c7ae <pvPortMalloc+0xce>
 800c7a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7a8:	681b      	ldr	r3, [r3, #0]
 800c7aa:	2b00      	cmp	r3, #0
 800c7ac:	d1f1      	bne.n	800c792 <pvPortMalloc+0xb2>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 800c7ae:	4b37      	ldr	r3, [pc, #220]	@ (800c88c <pvPortMalloc+0x1ac>)
 800c7b0:	681b      	ldr	r3, [r3, #0]
 800c7b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c7b4:	429a      	cmp	r2, r3
 800c7b6:	d051      	beq.n	800c85c <pvPortMalloc+0x17c>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c7b8:	6a3b      	ldr	r3, [r7, #32]
 800c7ba:	681b      	ldr	r3, [r3, #0]
 800c7bc:	2208      	movs	r2, #8
 800c7be:	4413      	add	r3, r2
 800c7c0:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c7c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7c4:	681a      	ldr	r2, [r3, #0]
 800c7c6:	6a3b      	ldr	r3, [r7, #32]
 800c7c8:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c7ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7cc:	685a      	ldr	r2, [r3, #4]
 800c7ce:	687b      	ldr	r3, [r7, #4]
 800c7d0:	1ad2      	subs	r2, r2, r3
 800c7d2:	2308      	movs	r3, #8
 800c7d4:	005b      	lsls	r3, r3, #1
 800c7d6:	429a      	cmp	r2, r3
 800c7d8:	d920      	bls.n	800c81c <pvPortMalloc+0x13c>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c7da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	4413      	add	r3, r2
 800c7e0:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c7e2:	69bb      	ldr	r3, [r7, #24]
 800c7e4:	f003 0307 	and.w	r3, r3, #7
 800c7e8:	2b00      	cmp	r3, #0
 800c7ea:	d00b      	beq.n	800c804 <pvPortMalloc+0x124>
        __asm volatile
 800c7ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c7f0:	f383 8811 	msr	BASEPRI, r3
 800c7f4:	f3bf 8f6f 	isb	sy
 800c7f8:	f3bf 8f4f 	dsb	sy
 800c7fc:	613b      	str	r3, [r7, #16]
    }
 800c7fe:	bf00      	nop
 800c800:	bf00      	nop
 800c802:	e7fd      	b.n	800c800 <pvPortMalloc+0x120>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c804:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c806:	685a      	ldr	r2, [r3, #4]
 800c808:	687b      	ldr	r3, [r7, #4]
 800c80a:	1ad2      	subs	r2, r2, r3
 800c80c:	69bb      	ldr	r3, [r7, #24]
 800c80e:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 800c810:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c812:	687a      	ldr	r2, [r7, #4]
 800c814:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c816:	69b8      	ldr	r0, [r7, #24]
 800c818:	f000 f90a 	bl	800ca30 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c81c:	4b1d      	ldr	r3, [pc, #116]	@ (800c894 <pvPortMalloc+0x1b4>)
 800c81e:	681a      	ldr	r2, [r3, #0]
 800c820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c822:	685b      	ldr	r3, [r3, #4]
 800c824:	1ad3      	subs	r3, r2, r3
 800c826:	4a1b      	ldr	r2, [pc, #108]	@ (800c894 <pvPortMalloc+0x1b4>)
 800c828:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c82a:	4b1a      	ldr	r3, [pc, #104]	@ (800c894 <pvPortMalloc+0x1b4>)
 800c82c:	681a      	ldr	r2, [r3, #0]
 800c82e:	4b1b      	ldr	r3, [pc, #108]	@ (800c89c <pvPortMalloc+0x1bc>)
 800c830:	681b      	ldr	r3, [r3, #0]
 800c832:	429a      	cmp	r2, r3
 800c834:	d203      	bcs.n	800c83e <pvPortMalloc+0x15e>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c836:	4b17      	ldr	r3, [pc, #92]	@ (800c894 <pvPortMalloc+0x1b4>)
 800c838:	681b      	ldr	r3, [r3, #0]
 800c83a:	4a18      	ldr	r2, [pc, #96]	@ (800c89c <pvPortMalloc+0x1bc>)
 800c83c:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c83e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c840:	685a      	ldr	r2, [r3, #4]
 800c842:	4b13      	ldr	r3, [pc, #76]	@ (800c890 <pvPortMalloc+0x1b0>)
 800c844:	681b      	ldr	r3, [r3, #0]
 800c846:	431a      	orrs	r2, r3
 800c848:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c84a:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 800c84c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c84e:	2200      	movs	r2, #0
 800c850:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 800c852:	4b13      	ldr	r3, [pc, #76]	@ (800c8a0 <pvPortMalloc+0x1c0>)
 800c854:	681b      	ldr	r3, [r3, #0]
 800c856:	3301      	adds	r3, #1
 800c858:	4a11      	ldr	r2, [pc, #68]	@ (800c8a0 <pvPortMalloc+0x1c0>)
 800c85a:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 800c85c:	f7fd ff40 	bl	800a6e0 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c860:	69fb      	ldr	r3, [r7, #28]
 800c862:	f003 0307 	and.w	r3, r3, #7
 800c866:	2b00      	cmp	r3, #0
 800c868:	d00b      	beq.n	800c882 <pvPortMalloc+0x1a2>
        __asm volatile
 800c86a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c86e:	f383 8811 	msr	BASEPRI, r3
 800c872:	f3bf 8f6f 	isb	sy
 800c876:	f3bf 8f4f 	dsb	sy
 800c87a:	60fb      	str	r3, [r7, #12]
    }
 800c87c:	bf00      	nop
 800c87e:	bf00      	nop
 800c880:	e7fd      	b.n	800c87e <pvPortMalloc+0x19e>
    return pvReturn;
 800c882:	69fb      	ldr	r3, [r7, #28]
}
 800c884:	4618      	mov	r0, r3
 800c886:	3728      	adds	r7, #40	@ 0x28
 800c888:	46bd      	mov	sp, r7
 800c88a:	bd80      	pop	{r7, pc}
 800c88c:	2001a97c 	.word	0x2001a97c
 800c890:	2001a990 	.word	0x2001a990
 800c894:	2001a980 	.word	0x2001a980
 800c898:	2001a974 	.word	0x2001a974
 800c89c:	2001a984 	.word	0x2001a984
 800c8a0:	2001a988 	.word	0x2001a988

0800c8a4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 800c8a4:	b580      	push	{r7, lr}
 800c8a6:	b086      	sub	sp, #24
 800c8a8:	af00      	add	r7, sp, #0
 800c8aa:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	2b00      	cmp	r3, #0
 800c8b4:	d04f      	beq.n	800c956 <vPortFree+0xb2>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 800c8b6:	2308      	movs	r3, #8
 800c8b8:	425b      	negs	r3, r3
 800c8ba:	697a      	ldr	r2, [r7, #20]
 800c8bc:	4413      	add	r3, r2
 800c8be:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 800c8c0:	697b      	ldr	r3, [r7, #20]
 800c8c2:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c8c4:	693b      	ldr	r3, [r7, #16]
 800c8c6:	685a      	ldr	r2, [r3, #4]
 800c8c8:	4b25      	ldr	r3, [pc, #148]	@ (800c960 <vPortFree+0xbc>)
 800c8ca:	681b      	ldr	r3, [r3, #0]
 800c8cc:	4013      	ands	r3, r2
 800c8ce:	2b00      	cmp	r3, #0
 800c8d0:	d10b      	bne.n	800c8ea <vPortFree+0x46>
        __asm volatile
 800c8d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c8d6:	f383 8811 	msr	BASEPRI, r3
 800c8da:	f3bf 8f6f 	isb	sy
 800c8de:	f3bf 8f4f 	dsb	sy
 800c8e2:	60fb      	str	r3, [r7, #12]
    }
 800c8e4:	bf00      	nop
 800c8e6:	bf00      	nop
 800c8e8:	e7fd      	b.n	800c8e6 <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c8ea:	693b      	ldr	r3, [r7, #16]
 800c8ec:	681b      	ldr	r3, [r3, #0]
 800c8ee:	2b00      	cmp	r3, #0
 800c8f0:	d00b      	beq.n	800c90a <vPortFree+0x66>
        __asm volatile
 800c8f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c8f6:	f383 8811 	msr	BASEPRI, r3
 800c8fa:	f3bf 8f6f 	isb	sy
 800c8fe:	f3bf 8f4f 	dsb	sy
 800c902:	60bb      	str	r3, [r7, #8]
    }
 800c904:	bf00      	nop
 800c906:	bf00      	nop
 800c908:	e7fd      	b.n	800c906 <vPortFree+0x62>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c90a:	693b      	ldr	r3, [r7, #16]
 800c90c:	685a      	ldr	r2, [r3, #4]
 800c90e:	4b14      	ldr	r3, [pc, #80]	@ (800c960 <vPortFree+0xbc>)
 800c910:	681b      	ldr	r3, [r3, #0]
 800c912:	4013      	ands	r3, r2
 800c914:	2b00      	cmp	r3, #0
 800c916:	d01e      	beq.n	800c956 <vPortFree+0xb2>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 800c918:	693b      	ldr	r3, [r7, #16]
 800c91a:	681b      	ldr	r3, [r3, #0]
 800c91c:	2b00      	cmp	r3, #0
 800c91e:	d11a      	bne.n	800c956 <vPortFree+0xb2>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c920:	693b      	ldr	r3, [r7, #16]
 800c922:	685a      	ldr	r2, [r3, #4]
 800c924:	4b0e      	ldr	r3, [pc, #56]	@ (800c960 <vPortFree+0xbc>)
 800c926:	681b      	ldr	r3, [r3, #0]
 800c928:	43db      	mvns	r3, r3
 800c92a:	401a      	ands	r2, r3
 800c92c:	693b      	ldr	r3, [r7, #16]
 800c92e:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 800c930:	f7fd fec8 	bl	800a6c4 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 800c934:	693b      	ldr	r3, [r7, #16]
 800c936:	685a      	ldr	r2, [r3, #4]
 800c938:	4b0a      	ldr	r3, [pc, #40]	@ (800c964 <vPortFree+0xc0>)
 800c93a:	681b      	ldr	r3, [r3, #0]
 800c93c:	4413      	add	r3, r2
 800c93e:	4a09      	ldr	r2, [pc, #36]	@ (800c964 <vPortFree+0xc0>)
 800c940:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c942:	6938      	ldr	r0, [r7, #16]
 800c944:	f000 f874 	bl	800ca30 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 800c948:	4b07      	ldr	r3, [pc, #28]	@ (800c968 <vPortFree+0xc4>)
 800c94a:	681b      	ldr	r3, [r3, #0]
 800c94c:	3301      	adds	r3, #1
 800c94e:	4a06      	ldr	r2, [pc, #24]	@ (800c968 <vPortFree+0xc4>)
 800c950:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 800c952:	f7fd fec5 	bl	800a6e0 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 800c956:	bf00      	nop
 800c958:	3718      	adds	r7, #24
 800c95a:	46bd      	mov	sp, r7
 800c95c:	bd80      	pop	{r7, pc}
 800c95e:	bf00      	nop
 800c960:	2001a990 	.word	0x2001a990
 800c964:	2001a980 	.word	0x2001a980
 800c968:	2001a98c 	.word	0x2001a98c

0800c96c <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 800c96c:	b480      	push	{r7}
 800c96e:	b085      	sub	sp, #20
 800c970:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c972:	f44f 33c8 	mov.w	r3, #102400	@ 0x19000
 800c976:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 800c978:	4b27      	ldr	r3, [pc, #156]	@ (800ca18 <prvHeapInit+0xac>)
 800c97a:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c97c:	68fb      	ldr	r3, [r7, #12]
 800c97e:	f003 0307 	and.w	r3, r3, #7
 800c982:	2b00      	cmp	r3, #0
 800c984:	d00c      	beq.n	800c9a0 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c986:	68fb      	ldr	r3, [r7, #12]
 800c988:	3307      	adds	r3, #7
 800c98a:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c98c:	68fb      	ldr	r3, [r7, #12]
 800c98e:	f023 0307 	bic.w	r3, r3, #7
 800c992:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c994:	68ba      	ldr	r2, [r7, #8]
 800c996:	68fb      	ldr	r3, [r7, #12]
 800c998:	1ad3      	subs	r3, r2, r3
 800c99a:	4a1f      	ldr	r2, [pc, #124]	@ (800ca18 <prvHeapInit+0xac>)
 800c99c:	4413      	add	r3, r2
 800c99e:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c9a0:	68fb      	ldr	r3, [r7, #12]
 800c9a2:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c9a4:	4a1d      	ldr	r2, [pc, #116]	@ (800ca1c <prvHeapInit+0xb0>)
 800c9a6:	687b      	ldr	r3, [r7, #4]
 800c9a8:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 800c9aa:	4b1c      	ldr	r3, [pc, #112]	@ (800ca1c <prvHeapInit+0xb0>)
 800c9ac:	2200      	movs	r2, #0
 800c9ae:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	68ba      	ldr	r2, [r7, #8]
 800c9b4:	4413      	add	r3, r2
 800c9b6:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 800c9b8:	2208      	movs	r2, #8
 800c9ba:	68fb      	ldr	r3, [r7, #12]
 800c9bc:	1a9b      	subs	r3, r3, r2
 800c9be:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c9c0:	68fb      	ldr	r3, [r7, #12]
 800c9c2:	f023 0307 	bic.w	r3, r3, #7
 800c9c6:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 800c9c8:	68fb      	ldr	r3, [r7, #12]
 800c9ca:	4a15      	ldr	r2, [pc, #84]	@ (800ca20 <prvHeapInit+0xb4>)
 800c9cc:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 800c9ce:	4b14      	ldr	r3, [pc, #80]	@ (800ca20 <prvHeapInit+0xb4>)
 800c9d0:	681b      	ldr	r3, [r3, #0]
 800c9d2:	2200      	movs	r2, #0
 800c9d4:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 800c9d6:	4b12      	ldr	r3, [pc, #72]	@ (800ca20 <prvHeapInit+0xb4>)
 800c9d8:	681b      	ldr	r3, [r3, #0]
 800c9da:	2200      	movs	r2, #0
 800c9dc:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c9de:	687b      	ldr	r3, [r7, #4]
 800c9e0:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c9e2:	683b      	ldr	r3, [r7, #0]
 800c9e4:	68fa      	ldr	r2, [r7, #12]
 800c9e6:	1ad2      	subs	r2, r2, r3
 800c9e8:	683b      	ldr	r3, [r7, #0]
 800c9ea:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c9ec:	4b0c      	ldr	r3, [pc, #48]	@ (800ca20 <prvHeapInit+0xb4>)
 800c9ee:	681a      	ldr	r2, [r3, #0]
 800c9f0:	683b      	ldr	r3, [r7, #0]
 800c9f2:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c9f4:	683b      	ldr	r3, [r7, #0]
 800c9f6:	685b      	ldr	r3, [r3, #4]
 800c9f8:	4a0a      	ldr	r2, [pc, #40]	@ (800ca24 <prvHeapInit+0xb8>)
 800c9fa:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c9fc:	683b      	ldr	r3, [r7, #0]
 800c9fe:	685b      	ldr	r3, [r3, #4]
 800ca00:	4a09      	ldr	r2, [pc, #36]	@ (800ca28 <prvHeapInit+0xbc>)
 800ca02:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ca04:	4b09      	ldr	r3, [pc, #36]	@ (800ca2c <prvHeapInit+0xc0>)
 800ca06:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800ca0a:	601a      	str	r2, [r3, #0]
}
 800ca0c:	bf00      	nop
 800ca0e:	3714      	adds	r7, #20
 800ca10:	46bd      	mov	sp, r7
 800ca12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca16:	4770      	bx	lr
 800ca18:	20001974 	.word	0x20001974
 800ca1c:	2001a974 	.word	0x2001a974
 800ca20:	2001a97c 	.word	0x2001a97c
 800ca24:	2001a984 	.word	0x2001a984
 800ca28:	2001a980 	.word	0x2001a980
 800ca2c:	2001a990 	.word	0x2001a990

0800ca30 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 800ca30:	b480      	push	{r7}
 800ca32:	b085      	sub	sp, #20
 800ca34:	af00      	add	r7, sp, #0
 800ca36:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ca38:	4b28      	ldr	r3, [pc, #160]	@ (800cadc <prvInsertBlockIntoFreeList+0xac>)
 800ca3a:	60fb      	str	r3, [r7, #12]
 800ca3c:	e002      	b.n	800ca44 <prvInsertBlockIntoFreeList+0x14>
 800ca3e:	68fb      	ldr	r3, [r7, #12]
 800ca40:	681b      	ldr	r3, [r3, #0]
 800ca42:	60fb      	str	r3, [r7, #12]
 800ca44:	68fb      	ldr	r3, [r7, #12]
 800ca46:	681b      	ldr	r3, [r3, #0]
 800ca48:	687a      	ldr	r2, [r7, #4]
 800ca4a:	429a      	cmp	r2, r3
 800ca4c:	d8f7      	bhi.n	800ca3e <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 800ca4e:	68fb      	ldr	r3, [r7, #12]
 800ca50:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ca52:	68fb      	ldr	r3, [r7, #12]
 800ca54:	685b      	ldr	r3, [r3, #4]
 800ca56:	68ba      	ldr	r2, [r7, #8]
 800ca58:	4413      	add	r3, r2
 800ca5a:	687a      	ldr	r2, [r7, #4]
 800ca5c:	429a      	cmp	r2, r3
 800ca5e:	d108      	bne.n	800ca72 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ca60:	68fb      	ldr	r3, [r7, #12]
 800ca62:	685a      	ldr	r2, [r3, #4]
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	685b      	ldr	r3, [r3, #4]
 800ca68:	441a      	add	r2, r3
 800ca6a:	68fb      	ldr	r3, [r7, #12]
 800ca6c:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 800ca6e:	68fb      	ldr	r3, [r7, #12]
 800ca70:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 800ca72:	687b      	ldr	r3, [r7, #4]
 800ca74:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ca76:	687b      	ldr	r3, [r7, #4]
 800ca78:	685b      	ldr	r3, [r3, #4]
 800ca7a:	68ba      	ldr	r2, [r7, #8]
 800ca7c:	441a      	add	r2, r3
 800ca7e:	68fb      	ldr	r3, [r7, #12]
 800ca80:	681b      	ldr	r3, [r3, #0]
 800ca82:	429a      	cmp	r2, r3
 800ca84:	d118      	bne.n	800cab8 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 800ca86:	68fb      	ldr	r3, [r7, #12]
 800ca88:	681a      	ldr	r2, [r3, #0]
 800ca8a:	4b15      	ldr	r3, [pc, #84]	@ (800cae0 <prvInsertBlockIntoFreeList+0xb0>)
 800ca8c:	681b      	ldr	r3, [r3, #0]
 800ca8e:	429a      	cmp	r2, r3
 800ca90:	d00d      	beq.n	800caae <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	685a      	ldr	r2, [r3, #4]
 800ca96:	68fb      	ldr	r3, [r7, #12]
 800ca98:	681b      	ldr	r3, [r3, #0]
 800ca9a:	685b      	ldr	r3, [r3, #4]
 800ca9c:	441a      	add	r2, r3
 800ca9e:	687b      	ldr	r3, [r7, #4]
 800caa0:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800caa2:	68fb      	ldr	r3, [r7, #12]
 800caa4:	681b      	ldr	r3, [r3, #0]
 800caa6:	681a      	ldr	r2, [r3, #0]
 800caa8:	687b      	ldr	r3, [r7, #4]
 800caaa:	601a      	str	r2, [r3, #0]
 800caac:	e008      	b.n	800cac0 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800caae:	4b0c      	ldr	r3, [pc, #48]	@ (800cae0 <prvInsertBlockIntoFreeList+0xb0>)
 800cab0:	681a      	ldr	r2, [r3, #0]
 800cab2:	687b      	ldr	r3, [r7, #4]
 800cab4:	601a      	str	r2, [r3, #0]
 800cab6:	e003      	b.n	800cac0 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800cab8:	68fb      	ldr	r3, [r7, #12]
 800caba:	681a      	ldr	r2, [r3, #0]
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 800cac0:	68fa      	ldr	r2, [r7, #12]
 800cac2:	687b      	ldr	r3, [r7, #4]
 800cac4:	429a      	cmp	r2, r3
 800cac6:	d002      	beq.n	800cace <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800cac8:	68fb      	ldr	r3, [r7, #12]
 800caca:	687a      	ldr	r2, [r7, #4]
 800cacc:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800cace:	bf00      	nop
 800cad0:	3714      	adds	r7, #20
 800cad2:	46bd      	mov	sp, r7
 800cad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cad8:	4770      	bx	lr
 800cada:	bf00      	nop
 800cadc:	2001a974 	.word	0x2001a974
 800cae0:	2001a97c 	.word	0x2001a97c

0800cae4 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 800cae4:	b580      	push	{r7, lr}
 800cae6:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 800cae8:	4803      	ldr	r0, [pc, #12]	@ (800caf8 <_cbSendSystemDesc+0x14>)
 800caea:	f001 fbdd 	bl	800e2a8 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 800caee:	4803      	ldr	r0, [pc, #12]	@ (800cafc <_cbSendSystemDesc+0x18>)
 800caf0:	f001 fbda 	bl	800e2a8 <SEGGER_SYSVIEW_SendSysDesc>
}
 800caf4:	bf00      	nop
 800caf6:	bd80      	pop	{r7, pc}
 800caf8:	0801398c 	.word	0x0801398c
 800cafc:	080139cc 	.word	0x080139cc

0800cb00 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 800cb00:	b580      	push	{r7, lr}
 800cb02:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 800cb04:	4b06      	ldr	r3, [pc, #24]	@ (800cb20 <SEGGER_SYSVIEW_Conf+0x20>)
 800cb06:	6818      	ldr	r0, [r3, #0]
 800cb08:	4b05      	ldr	r3, [pc, #20]	@ (800cb20 <SEGGER_SYSVIEW_Conf+0x20>)
 800cb0a:	6819      	ldr	r1, [r3, #0]
 800cb0c:	4b05      	ldr	r3, [pc, #20]	@ (800cb24 <SEGGER_SYSVIEW_Conf+0x24>)
 800cb0e:	4a06      	ldr	r2, [pc, #24]	@ (800cb28 <SEGGER_SYSVIEW_Conf+0x28>)
 800cb10:	f000 fe9a 	bl	800d848 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 800cb14:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 800cb18:	f000 feda 	bl	800d8d0 <SEGGER_SYSVIEW_SetRAMBase>
}
 800cb1c:	bf00      	nop
 800cb1e:	bd80      	pop	{r7, pc}
 800cb20:	200000d4 	.word	0x200000d4
 800cb24:	0800cae5 	.word	0x0800cae5
 800cb28:	08013a68 	.word	0x08013a68

0800cb2c <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 800cb2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cb2e:	b085      	sub	sp, #20
 800cb30:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 800cb32:	2300      	movs	r3, #0
 800cb34:	607b      	str	r3, [r7, #4]
 800cb36:	e033      	b.n	800cba0 <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 800cb38:	491e      	ldr	r1, [pc, #120]	@ (800cbb4 <_cbSendTaskList+0x88>)
 800cb3a:	687a      	ldr	r2, [r7, #4]
 800cb3c:	4613      	mov	r3, r2
 800cb3e:	009b      	lsls	r3, r3, #2
 800cb40:	4413      	add	r3, r2
 800cb42:	009b      	lsls	r3, r3, #2
 800cb44:	440b      	add	r3, r1
 800cb46:	6818      	ldr	r0, [r3, #0]
 800cb48:	491a      	ldr	r1, [pc, #104]	@ (800cbb4 <_cbSendTaskList+0x88>)
 800cb4a:	687a      	ldr	r2, [r7, #4]
 800cb4c:	4613      	mov	r3, r2
 800cb4e:	009b      	lsls	r3, r3, #2
 800cb50:	4413      	add	r3, r2
 800cb52:	009b      	lsls	r3, r3, #2
 800cb54:	440b      	add	r3, r1
 800cb56:	3304      	adds	r3, #4
 800cb58:	6819      	ldr	r1, [r3, #0]
 800cb5a:	4c16      	ldr	r4, [pc, #88]	@ (800cbb4 <_cbSendTaskList+0x88>)
 800cb5c:	687a      	ldr	r2, [r7, #4]
 800cb5e:	4613      	mov	r3, r2
 800cb60:	009b      	lsls	r3, r3, #2
 800cb62:	4413      	add	r3, r2
 800cb64:	009b      	lsls	r3, r3, #2
 800cb66:	4423      	add	r3, r4
 800cb68:	3308      	adds	r3, #8
 800cb6a:	681c      	ldr	r4, [r3, #0]
 800cb6c:	4d11      	ldr	r5, [pc, #68]	@ (800cbb4 <_cbSendTaskList+0x88>)
 800cb6e:	687a      	ldr	r2, [r7, #4]
 800cb70:	4613      	mov	r3, r2
 800cb72:	009b      	lsls	r3, r3, #2
 800cb74:	4413      	add	r3, r2
 800cb76:	009b      	lsls	r3, r3, #2
 800cb78:	442b      	add	r3, r5
 800cb7a:	330c      	adds	r3, #12
 800cb7c:	681d      	ldr	r5, [r3, #0]
 800cb7e:	4e0d      	ldr	r6, [pc, #52]	@ (800cbb4 <_cbSendTaskList+0x88>)
 800cb80:	687a      	ldr	r2, [r7, #4]
 800cb82:	4613      	mov	r3, r2
 800cb84:	009b      	lsls	r3, r3, #2
 800cb86:	4413      	add	r3, r2
 800cb88:	009b      	lsls	r3, r3, #2
 800cb8a:	4433      	add	r3, r6
 800cb8c:	3310      	adds	r3, #16
 800cb8e:	681b      	ldr	r3, [r3, #0]
 800cb90:	9300      	str	r3, [sp, #0]
 800cb92:	462b      	mov	r3, r5
 800cb94:	4622      	mov	r2, r4
 800cb96:	f000 f8bd 	bl	800cd14 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	3301      	adds	r3, #1
 800cb9e:	607b      	str	r3, [r7, #4]
 800cba0:	4b05      	ldr	r3, [pc, #20]	@ (800cbb8 <_cbSendTaskList+0x8c>)
 800cba2:	681b      	ldr	r3, [r3, #0]
 800cba4:	687a      	ldr	r2, [r7, #4]
 800cba6:	429a      	cmp	r2, r3
 800cba8:	d3c6      	bcc.n	800cb38 <_cbSendTaskList+0xc>
  }
}
 800cbaa:	bf00      	nop
 800cbac:	bf00      	nop
 800cbae:	370c      	adds	r7, #12
 800cbb0:	46bd      	mov	sp, r7
 800cbb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cbb4:	2001a994 	.word	0x2001a994
 800cbb8:	2001aa34 	.word	0x2001aa34

0800cbbc <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 800cbbc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800cbc0:	b082      	sub	sp, #8
 800cbc2:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 800cbc4:	f7fd fe3e 	bl	800a844 <xTaskGetTickCountFromISR>
 800cbc8:	4603      	mov	r3, r0
 800cbca:	2200      	movs	r2, #0
 800cbcc:	469a      	mov	sl, r3
 800cbce:	4693      	mov	fp, r2
 800cbd0:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 800cbd4:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cbd8:	4602      	mov	r2, r0
 800cbda:	460b      	mov	r3, r1
 800cbdc:	f04f 0a00 	mov.w	sl, #0
 800cbe0:	f04f 0b00 	mov.w	fp, #0
 800cbe4:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 800cbe8:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 800cbec:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 800cbf0:	4652      	mov	r2, sl
 800cbf2:	465b      	mov	r3, fp
 800cbf4:	1a14      	subs	r4, r2, r0
 800cbf6:	eb63 0501 	sbc.w	r5, r3, r1
 800cbfa:	f04f 0200 	mov.w	r2, #0
 800cbfe:	f04f 0300 	mov.w	r3, #0
 800cc02:	00ab      	lsls	r3, r5, #2
 800cc04:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 800cc08:	00a2      	lsls	r2, r4, #2
 800cc0a:	4614      	mov	r4, r2
 800cc0c:	461d      	mov	r5, r3
 800cc0e:	eb14 0800 	adds.w	r8, r4, r0
 800cc12:	eb45 0901 	adc.w	r9, r5, r1
 800cc16:	f04f 0200 	mov.w	r2, #0
 800cc1a:	f04f 0300 	mov.w	r3, #0
 800cc1e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800cc22:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800cc26:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800cc2a:	4690      	mov	r8, r2
 800cc2c:	4699      	mov	r9, r3
 800cc2e:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 800cc32:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 800cc36:	4610      	mov	r0, r2
 800cc38:	4619      	mov	r1, r3
 800cc3a:	3708      	adds	r7, #8
 800cc3c:	46bd      	mov	sp, r7
 800cc3e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

0800cc44 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 800cc44:	b580      	push	{r7, lr}
 800cc46:	b086      	sub	sp, #24
 800cc48:	af02      	add	r7, sp, #8
 800cc4a:	60f8      	str	r0, [r7, #12]
 800cc4c:	60b9      	str	r1, [r7, #8]
 800cc4e:	607a      	str	r2, [r7, #4]
 800cc50:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 800cc52:	2205      	movs	r2, #5
 800cc54:	492b      	ldr	r1, [pc, #172]	@ (800cd04 <SYSVIEW_AddTask+0xc0>)
 800cc56:	68b8      	ldr	r0, [r7, #8]
 800cc58:	f002 fe37 	bl	800f8ca <memcmp>
 800cc5c:	4603      	mov	r3, r0
 800cc5e:	2b00      	cmp	r3, #0
 800cc60:	d04b      	beq.n	800ccfa <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 800cc62:	4b29      	ldr	r3, [pc, #164]	@ (800cd08 <SYSVIEW_AddTask+0xc4>)
 800cc64:	681b      	ldr	r3, [r3, #0]
 800cc66:	2b07      	cmp	r3, #7
 800cc68:	d903      	bls.n	800cc72 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 800cc6a:	4828      	ldr	r0, [pc, #160]	@ (800cd0c <SYSVIEW_AddTask+0xc8>)
 800cc6c:	f001 fe24 	bl	800e8b8 <SEGGER_SYSVIEW_Warn>
    return;
 800cc70:	e044      	b.n	800ccfc <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 800cc72:	4b25      	ldr	r3, [pc, #148]	@ (800cd08 <SYSVIEW_AddTask+0xc4>)
 800cc74:	681a      	ldr	r2, [r3, #0]
 800cc76:	4926      	ldr	r1, [pc, #152]	@ (800cd10 <SYSVIEW_AddTask+0xcc>)
 800cc78:	4613      	mov	r3, r2
 800cc7a:	009b      	lsls	r3, r3, #2
 800cc7c:	4413      	add	r3, r2
 800cc7e:	009b      	lsls	r3, r3, #2
 800cc80:	440b      	add	r3, r1
 800cc82:	68fa      	ldr	r2, [r7, #12]
 800cc84:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 800cc86:	4b20      	ldr	r3, [pc, #128]	@ (800cd08 <SYSVIEW_AddTask+0xc4>)
 800cc88:	681a      	ldr	r2, [r3, #0]
 800cc8a:	4921      	ldr	r1, [pc, #132]	@ (800cd10 <SYSVIEW_AddTask+0xcc>)
 800cc8c:	4613      	mov	r3, r2
 800cc8e:	009b      	lsls	r3, r3, #2
 800cc90:	4413      	add	r3, r2
 800cc92:	009b      	lsls	r3, r3, #2
 800cc94:	440b      	add	r3, r1
 800cc96:	3304      	adds	r3, #4
 800cc98:	68ba      	ldr	r2, [r7, #8]
 800cc9a:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 800cc9c:	4b1a      	ldr	r3, [pc, #104]	@ (800cd08 <SYSVIEW_AddTask+0xc4>)
 800cc9e:	681a      	ldr	r2, [r3, #0]
 800cca0:	491b      	ldr	r1, [pc, #108]	@ (800cd10 <SYSVIEW_AddTask+0xcc>)
 800cca2:	4613      	mov	r3, r2
 800cca4:	009b      	lsls	r3, r3, #2
 800cca6:	4413      	add	r3, r2
 800cca8:	009b      	lsls	r3, r3, #2
 800ccaa:	440b      	add	r3, r1
 800ccac:	3308      	adds	r3, #8
 800ccae:	687a      	ldr	r2, [r7, #4]
 800ccb0:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 800ccb2:	4b15      	ldr	r3, [pc, #84]	@ (800cd08 <SYSVIEW_AddTask+0xc4>)
 800ccb4:	681a      	ldr	r2, [r3, #0]
 800ccb6:	4916      	ldr	r1, [pc, #88]	@ (800cd10 <SYSVIEW_AddTask+0xcc>)
 800ccb8:	4613      	mov	r3, r2
 800ccba:	009b      	lsls	r3, r3, #2
 800ccbc:	4413      	add	r3, r2
 800ccbe:	009b      	lsls	r3, r3, #2
 800ccc0:	440b      	add	r3, r1
 800ccc2:	330c      	adds	r3, #12
 800ccc4:	683a      	ldr	r2, [r7, #0]
 800ccc6:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 800ccc8:	4b0f      	ldr	r3, [pc, #60]	@ (800cd08 <SYSVIEW_AddTask+0xc4>)
 800ccca:	681a      	ldr	r2, [r3, #0]
 800cccc:	4910      	ldr	r1, [pc, #64]	@ (800cd10 <SYSVIEW_AddTask+0xcc>)
 800ccce:	4613      	mov	r3, r2
 800ccd0:	009b      	lsls	r3, r3, #2
 800ccd2:	4413      	add	r3, r2
 800ccd4:	009b      	lsls	r3, r3, #2
 800ccd6:	440b      	add	r3, r1
 800ccd8:	3310      	adds	r3, #16
 800ccda:	69ba      	ldr	r2, [r7, #24]
 800ccdc:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 800ccde:	4b0a      	ldr	r3, [pc, #40]	@ (800cd08 <SYSVIEW_AddTask+0xc4>)
 800cce0:	681b      	ldr	r3, [r3, #0]
 800cce2:	3301      	adds	r3, #1
 800cce4:	4a08      	ldr	r2, [pc, #32]	@ (800cd08 <SYSVIEW_AddTask+0xc4>)
 800cce6:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 800cce8:	69bb      	ldr	r3, [r7, #24]
 800ccea:	9300      	str	r3, [sp, #0]
 800ccec:	683b      	ldr	r3, [r7, #0]
 800ccee:	687a      	ldr	r2, [r7, #4]
 800ccf0:	68b9      	ldr	r1, [r7, #8]
 800ccf2:	68f8      	ldr	r0, [r7, #12]
 800ccf4:	f000 f80e 	bl	800cd14 <SYSVIEW_SendTaskInfo>
 800ccf8:	e000      	b.n	800ccfc <SYSVIEW_AddTask+0xb8>
    return;
 800ccfa:	bf00      	nop

}
 800ccfc:	3710      	adds	r7, #16
 800ccfe:	46bd      	mov	sp, r7
 800cd00:	bd80      	pop	{r7, pc}
 800cd02:	bf00      	nop
 800cd04:	080139dc 	.word	0x080139dc
 800cd08:	2001aa34 	.word	0x2001aa34
 800cd0c:	080139e4 	.word	0x080139e4
 800cd10:	2001a994 	.word	0x2001a994

0800cd14 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 800cd14:	b580      	push	{r7, lr}
 800cd16:	b08a      	sub	sp, #40	@ 0x28
 800cd18:	af00      	add	r7, sp, #0
 800cd1a:	60f8      	str	r0, [r7, #12]
 800cd1c:	60b9      	str	r1, [r7, #8]
 800cd1e:	607a      	str	r2, [r7, #4]
 800cd20:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 800cd22:	f107 0314 	add.w	r3, r7, #20
 800cd26:	2214      	movs	r2, #20
 800cd28:	2100      	movs	r1, #0
 800cd2a:	4618      	mov	r0, r3
 800cd2c:	f002 fddd 	bl	800f8ea <memset>
  TaskInfo.TaskID     = TaskID;
 800cd30:	68fb      	ldr	r3, [r7, #12]
 800cd32:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 800cd34:	68bb      	ldr	r3, [r7, #8]
 800cd36:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 800cd38:	687b      	ldr	r3, [r7, #4]
 800cd3a:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 800cd3c:	683b      	ldr	r3, [r7, #0]
 800cd3e:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 800cd40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd42:	627b      	str	r3, [r7, #36]	@ 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 800cd44:	f107 0314 	add.w	r3, r7, #20
 800cd48:	4618      	mov	r0, r3
 800cd4a:	f001 f9b5 	bl	800e0b8 <SEGGER_SYSVIEW_SendTaskInfo>
}
 800cd4e:	bf00      	nop
 800cd50:	3728      	adds	r7, #40	@ 0x28
 800cd52:	46bd      	mov	sp, r7
 800cd54:	bd80      	pop	{r7, pc}
	...

0800cd58 <_DoInit>:
      if (pRTTCBInit->acID[0] != 'S') {                                                      \
        _DoInit();                                                                           \
      }                                                                                      \
    } while (0)

static void _DoInit(void) {
 800cd58:	b580      	push	{r7, lr}
 800cd5a:	b082      	sub	sp, #8
 800cd5c:	af00      	add	r7, sp, #0
  static const char _aInitStr[] = "\0\0\0\0\0\0TTR REGGES";  // Init complete ID string to make sure that things also work if RTT is linked to a no-init memory area
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 800cd5e:	4b26      	ldr	r3, [pc, #152]	@ (800cdf8 <_DoInit+0xa0>)
 800cd60:	603b      	str	r3, [r7, #0]
  memset((SEGGER_RTT_CB*)p, 0, sizeof(_SEGGER_RTT));         // Make sure that the RTT CB is always zero initialized.
 800cd62:	22a8      	movs	r2, #168	@ 0xa8
 800cd64:	2100      	movs	r1, #0
 800cd66:	6838      	ldr	r0, [r7, #0]
 800cd68:	f002 fdbf 	bl	800f8ea <memset>
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 800cd6c:	683b      	ldr	r3, [r7, #0]
 800cd6e:	2203      	movs	r2, #3
 800cd70:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 800cd72:	683b      	ldr	r3, [r7, #0]
 800cd74:	2203      	movs	r2, #3
 800cd76:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 800cd78:	683b      	ldr	r3, [r7, #0]
 800cd7a:	4a20      	ldr	r2, [pc, #128]	@ (800cdfc <_DoInit+0xa4>)
 800cd7c:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 800cd7e:	683b      	ldr	r3, [r7, #0]
 800cd80:	4a1f      	ldr	r2, [pc, #124]	@ (800ce00 <_DoInit+0xa8>)
 800cd82:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 800cd84:	683b      	ldr	r3, [r7, #0]
 800cd86:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800cd8a:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 800cd8c:	683b      	ldr	r3, [r7, #0]
 800cd8e:	2200      	movs	r2, #0
 800cd90:	629a      	str	r2, [r3, #40]	@ 0x28
  p->aUp[0].WrOff         = 0u;
 800cd92:	683b      	ldr	r3, [r7, #0]
 800cd94:	2200      	movs	r2, #0
 800cd96:	625a      	str	r2, [r3, #36]	@ 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 800cd98:	683b      	ldr	r3, [r7, #0]
 800cd9a:	2200      	movs	r2, #0
 800cd9c:	62da      	str	r2, [r3, #44]	@ 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 800cd9e:	683b      	ldr	r3, [r7, #0]
 800cda0:	4a16      	ldr	r2, [pc, #88]	@ (800cdfc <_DoInit+0xa4>)
 800cda2:	661a      	str	r2, [r3, #96]	@ 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 800cda4:	683b      	ldr	r3, [r7, #0]
 800cda6:	4a17      	ldr	r2, [pc, #92]	@ (800ce04 <_DoInit+0xac>)
 800cda8:	665a      	str	r2, [r3, #100]	@ 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 800cdaa:	683b      	ldr	r3, [r7, #0]
 800cdac:	2210      	movs	r2, #16
 800cdae:	669a      	str	r2, [r3, #104]	@ 0x68
  p->aDown[0].RdOff         = 0u;
 800cdb0:	683b      	ldr	r3, [r7, #0]
 800cdb2:	2200      	movs	r2, #0
 800cdb4:	671a      	str	r2, [r3, #112]	@ 0x70
  p->aDown[0].WrOff         = 0u;
 800cdb6:	683b      	ldr	r3, [r7, #0]
 800cdb8:	2200      	movs	r2, #0
 800cdba:	66da      	str	r2, [r3, #108]	@ 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 800cdbc:	683b      	ldr	r3, [r7, #0]
 800cdbe:	2200      	movs	r2, #0
 800cdc0:	675a      	str	r2, [r3, #116]	@ 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 800cdc2:	f3bf 8f5f 	dmb	sy
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 800cdc6:	2300      	movs	r3, #0
 800cdc8:	607b      	str	r3, [r7, #4]
 800cdca:	e00c      	b.n	800cde6 <_DoInit+0x8e>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 800cdcc:	687b      	ldr	r3, [r7, #4]
 800cdce:	f1c3 030f 	rsb	r3, r3, #15
 800cdd2:	4a0d      	ldr	r2, [pc, #52]	@ (800ce08 <_DoInit+0xb0>)
 800cdd4:	5cd1      	ldrb	r1, [r2, r3]
 800cdd6:	683a      	ldr	r2, [r7, #0]
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	4413      	add	r3, r2
 800cddc:	460a      	mov	r2, r1
 800cdde:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	3301      	adds	r3, #1
 800cde4:	607b      	str	r3, [r7, #4]
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	2b0f      	cmp	r3, #15
 800cdea:	d9ef      	bls.n	800cdcc <_DoInit+0x74>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 800cdec:	f3bf 8f5f 	dmb	sy
}
 800cdf0:	bf00      	nop
 800cdf2:	3708      	adds	r7, #8
 800cdf4:	46bd      	mov	sp, r7
 800cdf6:	bd80      	pop	{r7, pc}
 800cdf8:	2001aa38 	.word	0x2001aa38
 800cdfc:	08013a34 	.word	0x08013a34
 800ce00:	2001aae0 	.word	0x2001aae0
 800ce04:	2001aee0 	.word	0x2001aee0
 800ce08:	08013a70 	.word	0x08013a70

0800ce0c <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 800ce0c:	b580      	push	{r7, lr}
 800ce0e:	b08a      	sub	sp, #40	@ 0x28
 800ce10:	af00      	add	r7, sp, #0
 800ce12:	60f8      	str	r0, [r7, #12]
 800ce14:	60b9      	str	r1, [r7, #8]
 800ce16:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 800ce18:	2300      	movs	r3, #0
 800ce1a:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 800ce1c:	68fb      	ldr	r3, [r7, #12]
 800ce1e:	68db      	ldr	r3, [r3, #12]
 800ce20:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 800ce22:	68fb      	ldr	r3, [r7, #12]
 800ce24:	691b      	ldr	r3, [r3, #16]
 800ce26:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 800ce28:	69ba      	ldr	r2, [r7, #24]
 800ce2a:	69fb      	ldr	r3, [r7, #28]
 800ce2c:	429a      	cmp	r2, r3
 800ce2e:	d905      	bls.n	800ce3c <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 800ce30:	69ba      	ldr	r2, [r7, #24]
 800ce32:	69fb      	ldr	r3, [r7, #28]
 800ce34:	1ad3      	subs	r3, r2, r3
 800ce36:	3b01      	subs	r3, #1
 800ce38:	627b      	str	r3, [r7, #36]	@ 0x24
 800ce3a:	e007      	b.n	800ce4c <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 800ce3c:	68fb      	ldr	r3, [r7, #12]
 800ce3e:	689a      	ldr	r2, [r3, #8]
 800ce40:	69b9      	ldr	r1, [r7, #24]
 800ce42:	69fb      	ldr	r3, [r7, #28]
 800ce44:	1acb      	subs	r3, r1, r3
 800ce46:	4413      	add	r3, r2
 800ce48:	3b01      	subs	r3, #1
 800ce4a:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 800ce4c:	68fb      	ldr	r3, [r7, #12]
 800ce4e:	689a      	ldr	r2, [r3, #8]
 800ce50:	69fb      	ldr	r3, [r7, #28]
 800ce52:	1ad3      	subs	r3, r2, r3
 800ce54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ce56:	4293      	cmp	r3, r2
 800ce58:	bf28      	it	cs
 800ce5a:	4613      	movcs	r3, r2
 800ce5c:	627b      	str	r3, [r7, #36]	@ 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 800ce5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	4293      	cmp	r3, r2
 800ce64:	bf28      	it	cs
 800ce66:	4613      	movcs	r3, r2
 800ce68:	627b      	str	r3, [r7, #36]	@ 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 800ce6a:	68fb      	ldr	r3, [r7, #12]
 800ce6c:	685a      	ldr	r2, [r3, #4]
 800ce6e:	69fb      	ldr	r3, [r7, #28]
 800ce70:	4413      	add	r3, r2
 800ce72:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 800ce74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ce76:	68b9      	ldr	r1, [r7, #8]
 800ce78:	6978      	ldr	r0, [r7, #20]
 800ce7a:	f002 fdb2 	bl	800f9e2 <memcpy>
    NumBytesWritten += NumBytesToWrite;
 800ce7e:	6a3a      	ldr	r2, [r7, #32]
 800ce80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce82:	4413      	add	r3, r2
 800ce84:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 800ce86:	68ba      	ldr	r2, [r7, #8]
 800ce88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce8a:	4413      	add	r3, r2
 800ce8c:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 800ce8e:	687a      	ldr	r2, [r7, #4]
 800ce90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce92:	1ad3      	subs	r3, r2, r3
 800ce94:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 800ce96:	69fa      	ldr	r2, [r7, #28]
 800ce98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce9a:	4413      	add	r3, r2
 800ce9c:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 800ce9e:	68fb      	ldr	r3, [r7, #12]
 800cea0:	689b      	ldr	r3, [r3, #8]
 800cea2:	69fa      	ldr	r2, [r7, #28]
 800cea4:	429a      	cmp	r2, r3
 800cea6:	d101      	bne.n	800ceac <_WriteBlocking+0xa0>
      WrOff = 0u;
 800cea8:	2300      	movs	r3, #0
 800ceaa:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800ceac:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
 800ceb0:	68fb      	ldr	r3, [r7, #12]
 800ceb2:	69fa      	ldr	r2, [r7, #28]
 800ceb4:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 800ceb6:	687b      	ldr	r3, [r7, #4]
 800ceb8:	2b00      	cmp	r3, #0
 800ceba:	d1b2      	bne.n	800ce22 <_WriteBlocking+0x16>
  return NumBytesWritten;
 800cebc:	6a3b      	ldr	r3, [r7, #32]
}
 800cebe:	4618      	mov	r0, r3
 800cec0:	3728      	adds	r7, #40	@ 0x28
 800cec2:	46bd      	mov	sp, r7
 800cec4:	bd80      	pop	{r7, pc}

0800cec6 <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 800cec6:	b580      	push	{r7, lr}
 800cec8:	b088      	sub	sp, #32
 800ceca:	af00      	add	r7, sp, #0
 800cecc:	60f8      	str	r0, [r7, #12]
 800cece:	60b9      	str	r1, [r7, #8]
 800ced0:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 800ced2:	68fb      	ldr	r3, [r7, #12]
 800ced4:	68db      	ldr	r3, [r3, #12]
 800ced6:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 800ced8:	68fb      	ldr	r3, [r7, #12]
 800ceda:	689a      	ldr	r2, [r3, #8]
 800cedc:	69fb      	ldr	r3, [r7, #28]
 800cede:	1ad3      	subs	r3, r2, r3
 800cee0:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 800cee2:	69ba      	ldr	r2, [r7, #24]
 800cee4:	687b      	ldr	r3, [r7, #4]
 800cee6:	429a      	cmp	r2, r3
 800cee8:	d911      	bls.n	800cf0e <_WriteNoCheck+0x48>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 800ceea:	68fb      	ldr	r3, [r7, #12]
 800ceec:	685a      	ldr	r2, [r3, #4]
 800ceee:	69fb      	ldr	r3, [r7, #28]
 800cef0:	4413      	add	r3, r2
 800cef2:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 800cef4:	687a      	ldr	r2, [r7, #4]
 800cef6:	68b9      	ldr	r1, [r7, #8]
 800cef8:	6938      	ldr	r0, [r7, #16]
 800cefa:	f002 fd72 	bl	800f9e2 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800cefe:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
 800cf02:	69fa      	ldr	r2, [r7, #28]
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	441a      	add	r2, r3
 800cf08:	68fb      	ldr	r3, [r7, #12]
 800cf0a:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 800cf0c:	e01f      	b.n	800cf4e <_WriteNoCheck+0x88>
    NumBytesAtOnce = Rem;
 800cf0e:	69bb      	ldr	r3, [r7, #24]
 800cf10:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 800cf12:	68fb      	ldr	r3, [r7, #12]
 800cf14:	685a      	ldr	r2, [r3, #4]
 800cf16:	69fb      	ldr	r3, [r7, #28]
 800cf18:	4413      	add	r3, r2
 800cf1a:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 800cf1c:	697a      	ldr	r2, [r7, #20]
 800cf1e:	68b9      	ldr	r1, [r7, #8]
 800cf20:	6938      	ldr	r0, [r7, #16]
 800cf22:	f002 fd5e 	bl	800f9e2 <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 800cf26:	687a      	ldr	r2, [r7, #4]
 800cf28:	69bb      	ldr	r3, [r7, #24]
 800cf2a:	1ad3      	subs	r3, r2, r3
 800cf2c:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 800cf2e:	68fb      	ldr	r3, [r7, #12]
 800cf30:	685b      	ldr	r3, [r3, #4]
 800cf32:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 800cf34:	68ba      	ldr	r2, [r7, #8]
 800cf36:	69bb      	ldr	r3, [r7, #24]
 800cf38:	4413      	add	r3, r2
 800cf3a:	697a      	ldr	r2, [r7, #20]
 800cf3c:	4619      	mov	r1, r3
 800cf3e:	6938      	ldr	r0, [r7, #16]
 800cf40:	f002 fd4f 	bl	800f9e2 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800cf44:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
 800cf48:	68fb      	ldr	r3, [r7, #12]
 800cf4a:	697a      	ldr	r2, [r7, #20]
 800cf4c:	60da      	str	r2, [r3, #12]
}
 800cf4e:	bf00      	nop
 800cf50:	3720      	adds	r7, #32
 800cf52:	46bd      	mov	sp, r7
 800cf54:	bd80      	pop	{r7, pc}

0800cf56 <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 800cf56:	b480      	push	{r7}
 800cf58:	b087      	sub	sp, #28
 800cf5a:	af00      	add	r7, sp, #0
 800cf5c:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 800cf5e:	687b      	ldr	r3, [r7, #4]
 800cf60:	691b      	ldr	r3, [r3, #16]
 800cf62:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	68db      	ldr	r3, [r3, #12]
 800cf68:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 800cf6a:	693a      	ldr	r2, [r7, #16]
 800cf6c:	68fb      	ldr	r3, [r7, #12]
 800cf6e:	429a      	cmp	r2, r3
 800cf70:	d808      	bhi.n	800cf84 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	689a      	ldr	r2, [r3, #8]
 800cf76:	68fb      	ldr	r3, [r7, #12]
 800cf78:	1ad2      	subs	r2, r2, r3
 800cf7a:	693b      	ldr	r3, [r7, #16]
 800cf7c:	4413      	add	r3, r2
 800cf7e:	3b01      	subs	r3, #1
 800cf80:	617b      	str	r3, [r7, #20]
 800cf82:	e004      	b.n	800cf8e <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 800cf84:	693a      	ldr	r2, [r7, #16]
 800cf86:	68fb      	ldr	r3, [r7, #12]
 800cf88:	1ad3      	subs	r3, r2, r3
 800cf8a:	3b01      	subs	r3, #1
 800cf8c:	617b      	str	r3, [r7, #20]
  }
  return r;
 800cf8e:	697b      	ldr	r3, [r7, #20]
}
 800cf90:	4618      	mov	r0, r3
 800cf92:	371c      	adds	r7, #28
 800cf94:	46bd      	mov	sp, r7
 800cf96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf9a:	4770      	bx	lr

0800cf9c <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 800cf9c:	b580      	push	{r7, lr}
 800cf9e:	b08c      	sub	sp, #48	@ 0x30
 800cfa0:	af00      	add	r7, sp, #0
 800cfa2:	60f8      	str	r0, [r7, #12]
 800cfa4:	60b9      	str	r1, [r7, #8]
 800cfa6:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 800cfa8:	4b3e      	ldr	r3, [pc, #248]	@ (800d0a4 <SEGGER_RTT_ReadNoLock+0x108>)
 800cfaa:	623b      	str	r3, [r7, #32]
 800cfac:	6a3b      	ldr	r3, [r7, #32]
 800cfae:	781b      	ldrb	r3, [r3, #0]
 800cfb0:	b2db      	uxtb	r3, r3
 800cfb2:	2b53      	cmp	r3, #83	@ 0x53
 800cfb4:	d001      	beq.n	800cfba <SEGGER_RTT_ReadNoLock+0x1e>
 800cfb6:	f7ff fecf 	bl	800cd58 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((uintptr_t)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800cfba:	68fa      	ldr	r2, [r7, #12]
 800cfbc:	4613      	mov	r3, r2
 800cfbe:	005b      	lsls	r3, r3, #1
 800cfc0:	4413      	add	r3, r2
 800cfc2:	00db      	lsls	r3, r3, #3
 800cfc4:	3360      	adds	r3, #96	@ 0x60
 800cfc6:	4a37      	ldr	r2, [pc, #220]	@ (800d0a4 <SEGGER_RTT_ReadNoLock+0x108>)
 800cfc8:	4413      	add	r3, r2
 800cfca:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 800cfcc:	68bb      	ldr	r3, [r7, #8]
 800cfce:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 800cfd0:	69fb      	ldr	r3, [r7, #28]
 800cfd2:	691b      	ldr	r3, [r3, #16]
 800cfd4:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 800cfd6:	69fb      	ldr	r3, [r7, #28]
 800cfd8:	68db      	ldr	r3, [r3, #12]
 800cfda:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 800cfdc:	2300      	movs	r3, #0
 800cfde:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 800cfe0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cfe2:	69bb      	ldr	r3, [r7, #24]
 800cfe4:	429a      	cmp	r2, r3
 800cfe6:	d92b      	bls.n	800d040 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 800cfe8:	69fb      	ldr	r3, [r7, #28]
 800cfea:	689a      	ldr	r2, [r3, #8]
 800cfec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cfee:	1ad3      	subs	r3, r2, r3
 800cff0:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 800cff2:	697a      	ldr	r2, [r7, #20]
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	4293      	cmp	r3, r2
 800cff8:	bf28      	it	cs
 800cffa:	4613      	movcs	r3, r2
 800cffc:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800cffe:	69fb      	ldr	r3, [r7, #28]
 800d000:	685a      	ldr	r2, [r3, #4]
 800d002:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d004:	4413      	add	r3, r2
 800d006:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 800d008:	697a      	ldr	r2, [r7, #20]
 800d00a:	6939      	ldr	r1, [r7, #16]
 800d00c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d00e:	f002 fce8 	bl	800f9e2 <memcpy>
    NumBytesRead += NumBytesRem;
 800d012:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d014:	697b      	ldr	r3, [r7, #20]
 800d016:	4413      	add	r3, r2
 800d018:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 800d01a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d01c:	697b      	ldr	r3, [r7, #20]
 800d01e:	4413      	add	r3, r2
 800d020:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 800d022:	687a      	ldr	r2, [r7, #4]
 800d024:	697b      	ldr	r3, [r7, #20]
 800d026:	1ad3      	subs	r3, r2, r3
 800d028:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800d02a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d02c:	697b      	ldr	r3, [r7, #20]
 800d02e:	4413      	add	r3, r2
 800d030:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 800d032:	69fb      	ldr	r3, [r7, #28]
 800d034:	689b      	ldr	r3, [r3, #8]
 800d036:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d038:	429a      	cmp	r2, r3
 800d03a:	d101      	bne.n	800d040 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 800d03c:	2300      	movs	r3, #0
 800d03e:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 800d040:	69ba      	ldr	r2, [r7, #24]
 800d042:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d044:	1ad3      	subs	r3, r2, r3
 800d046:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 800d048:	697a      	ldr	r2, [r7, #20]
 800d04a:	687b      	ldr	r3, [r7, #4]
 800d04c:	4293      	cmp	r3, r2
 800d04e:	bf28      	it	cs
 800d050:	4613      	movcs	r3, r2
 800d052:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 800d054:	697b      	ldr	r3, [r7, #20]
 800d056:	2b00      	cmp	r3, #0
 800d058:	d019      	beq.n	800d08e <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800d05a:	69fb      	ldr	r3, [r7, #28]
 800d05c:	685a      	ldr	r2, [r3, #4]
 800d05e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d060:	4413      	add	r3, r2
 800d062:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 800d064:	697a      	ldr	r2, [r7, #20]
 800d066:	6939      	ldr	r1, [r7, #16]
 800d068:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d06a:	f002 fcba 	bl	800f9e2 <memcpy>
    NumBytesRead += NumBytesRem;
 800d06e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d070:	697b      	ldr	r3, [r7, #20]
 800d072:	4413      	add	r3, r2
 800d074:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 800d076:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d078:	697b      	ldr	r3, [r7, #20]
 800d07a:	4413      	add	r3, r2
 800d07c:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 800d07e:	687a      	ldr	r2, [r7, #4]
 800d080:	697b      	ldr	r3, [r7, #20]
 800d082:	1ad3      	subs	r3, r2, r3
 800d084:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800d086:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d088:	697b      	ldr	r3, [r7, #20]
 800d08a:	4413      	add	r3, r2
 800d08c:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  if (NumBytesRead) {
 800d08e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d090:	2b00      	cmp	r3, #0
 800d092:	d002      	beq.n	800d09a <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 800d094:	69fb      	ldr	r3, [r7, #28]
 800d096:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d098:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 800d09a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800d09c:	4618      	mov	r0, r3
 800d09e:	3730      	adds	r7, #48	@ 0x30
 800d0a0:	46bd      	mov	sp, r7
 800d0a2:	bd80      	pop	{r7, pc}
 800d0a4:	2001aa38 	.word	0x2001aa38

0800d0a8 <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 800d0a8:	b580      	push	{r7, lr}
 800d0aa:	b088      	sub	sp, #32
 800d0ac:	af00      	add	r7, sp, #0
 800d0ae:	60f8      	str	r0, [r7, #12]
 800d0b0:	60b9      	str	r1, [r7, #8]
 800d0b2:	607a      	str	r2, [r7, #4]
  const char*           pData;
  SEGGER_RTT_BUFFER_UP* pRing;
  //
  // Get "to-host" ring buffer.
  //
  pData = (const char *)pBuffer;
 800d0b4:	68bb      	ldr	r3, [r7, #8]
 800d0b6:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((uintptr_t)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800d0b8:	68fb      	ldr	r3, [r7, #12]
 800d0ba:	1c5a      	adds	r2, r3, #1
 800d0bc:	4613      	mov	r3, r2
 800d0be:	005b      	lsls	r3, r3, #1
 800d0c0:	4413      	add	r3, r2
 800d0c2:	00db      	lsls	r3, r3, #3
 800d0c4:	4a1f      	ldr	r2, [pc, #124]	@ (800d144 <SEGGER_RTT_WriteNoLock+0x9c>)
 800d0c6:	4413      	add	r3, r2
 800d0c8:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 800d0ca:	697b      	ldr	r3, [r7, #20]
 800d0cc:	695b      	ldr	r3, [r3, #20]
 800d0ce:	2b02      	cmp	r3, #2
 800d0d0:	d029      	beq.n	800d126 <SEGGER_RTT_WriteNoLock+0x7e>
 800d0d2:	2b02      	cmp	r3, #2
 800d0d4:	d82e      	bhi.n	800d134 <SEGGER_RTT_WriteNoLock+0x8c>
 800d0d6:	2b00      	cmp	r3, #0
 800d0d8:	d002      	beq.n	800d0e0 <SEGGER_RTT_WriteNoLock+0x38>
 800d0da:	2b01      	cmp	r3, #1
 800d0dc:	d013      	beq.n	800d106 <SEGGER_RTT_WriteNoLock+0x5e>
 800d0de:	e029      	b.n	800d134 <SEGGER_RTT_WriteNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 800d0e0:	6978      	ldr	r0, [r7, #20]
 800d0e2:	f7ff ff38 	bl	800cf56 <_GetAvailWriteSpace>
 800d0e6:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 800d0e8:	693a      	ldr	r2, [r7, #16]
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	429a      	cmp	r2, r3
 800d0ee:	d202      	bcs.n	800d0f6 <SEGGER_RTT_WriteNoLock+0x4e>
      Status = 0u;
 800d0f0:	2300      	movs	r3, #0
 800d0f2:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 800d0f4:	e021      	b.n	800d13a <SEGGER_RTT_WriteNoLock+0x92>
      Status = NumBytes;
 800d0f6:	687b      	ldr	r3, [r7, #4]
 800d0f8:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 800d0fa:	687a      	ldr	r2, [r7, #4]
 800d0fc:	69b9      	ldr	r1, [r7, #24]
 800d0fe:	6978      	ldr	r0, [r7, #20]
 800d100:	f7ff fee1 	bl	800cec6 <_WriteNoCheck>
    break;
 800d104:	e019      	b.n	800d13a <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 800d106:	6978      	ldr	r0, [r7, #20]
 800d108:	f7ff ff25 	bl	800cf56 <_GetAvailWriteSpace>
 800d10c:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 800d10e:	687a      	ldr	r2, [r7, #4]
 800d110:	693b      	ldr	r3, [r7, #16]
 800d112:	4293      	cmp	r3, r2
 800d114:	bf28      	it	cs
 800d116:	4613      	movcs	r3, r2
 800d118:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 800d11a:	69fa      	ldr	r2, [r7, #28]
 800d11c:	69b9      	ldr	r1, [r7, #24]
 800d11e:	6978      	ldr	r0, [r7, #20]
 800d120:	f7ff fed1 	bl	800cec6 <_WriteNoCheck>
    break;
 800d124:	e009      	b.n	800d13a <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 800d126:	687a      	ldr	r2, [r7, #4]
 800d128:	69b9      	ldr	r1, [r7, #24]
 800d12a:	6978      	ldr	r0, [r7, #20]
 800d12c:	f7ff fe6e 	bl	800ce0c <_WriteBlocking>
 800d130:	61f8      	str	r0, [r7, #28]
    break;
 800d132:	e002      	b.n	800d13a <SEGGER_RTT_WriteNoLock+0x92>
  default:
    Status = 0u;
 800d134:	2300      	movs	r3, #0
 800d136:	61fb      	str	r3, [r7, #28]
    break;
 800d138:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 800d13a:	69fb      	ldr	r3, [r7, #28]
}
 800d13c:	4618      	mov	r0, r3
 800d13e:	3720      	adds	r7, #32
 800d140:	46bd      	mov	sp, r7
 800d142:	bd80      	pop	{r7, pc}
 800d144:	2001aa38 	.word	0x2001aa38

0800d148 <SEGGER_RTT_Write>:
*    Number of bytes which have been stored in the "Up"-buffer.
*
*  Notes
*    (1) Data is stored according to buffer flags.
*/
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 800d148:	b580      	push	{r7, lr}
 800d14a:	b088      	sub	sp, #32
 800d14c:	af00      	add	r7, sp, #0
 800d14e:	60f8      	str	r0, [r7, #12]
 800d150:	60b9      	str	r1, [r7, #8]
 800d152:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 800d154:	4b0e      	ldr	r3, [pc, #56]	@ (800d190 <SEGGER_RTT_Write+0x48>)
 800d156:	61fb      	str	r3, [r7, #28]
 800d158:	69fb      	ldr	r3, [r7, #28]
 800d15a:	781b      	ldrb	r3, [r3, #0]
 800d15c:	b2db      	uxtb	r3, r3
 800d15e:	2b53      	cmp	r3, #83	@ 0x53
 800d160:	d001      	beq.n	800d166 <SEGGER_RTT_Write+0x1e>
 800d162:	f7ff fdf9 	bl	800cd58 <_DoInit>
  SEGGER_RTT_LOCK();
 800d166:	f3ef 8311 	mrs	r3, BASEPRI
 800d16a:	f04f 0120 	mov.w	r1, #32
 800d16e:	f381 8811 	msr	BASEPRI, r1
 800d172:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 800d174:	687a      	ldr	r2, [r7, #4]
 800d176:	68b9      	ldr	r1, [r7, #8]
 800d178:	68f8      	ldr	r0, [r7, #12]
 800d17a:	f7ff ff95 	bl	800d0a8 <SEGGER_RTT_WriteNoLock>
 800d17e:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 800d180:	69bb      	ldr	r3, [r7, #24]
 800d182:	f383 8811 	msr	BASEPRI, r3
  return Status;
 800d186:	697b      	ldr	r3, [r7, #20]
}
 800d188:	4618      	mov	r0, r3
 800d18a:	3720      	adds	r7, #32
 800d18c:	46bd      	mov	sp, r7
 800d18e:	bd80      	pop	{r7, pc}
 800d190:	2001aa38 	.word	0x2001aa38

0800d194 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 800d194:	b580      	push	{r7, lr}
 800d196:	b088      	sub	sp, #32
 800d198:	af00      	add	r7, sp, #0
 800d19a:	60f8      	str	r0, [r7, #12]
 800d19c:	60b9      	str	r1, [r7, #8]
 800d19e:	607a      	str	r2, [r7, #4]
 800d1a0:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 800d1a2:	4b3d      	ldr	r3, [pc, #244]	@ (800d298 <SEGGER_RTT_AllocUpBuffer+0x104>)
 800d1a4:	61bb      	str	r3, [r7, #24]
 800d1a6:	69bb      	ldr	r3, [r7, #24]
 800d1a8:	781b      	ldrb	r3, [r3, #0]
 800d1aa:	b2db      	uxtb	r3, r3
 800d1ac:	2b53      	cmp	r3, #83	@ 0x53
 800d1ae:	d001      	beq.n	800d1b4 <SEGGER_RTT_AllocUpBuffer+0x20>
 800d1b0:	f7ff fdd2 	bl	800cd58 <_DoInit>
  SEGGER_RTT_LOCK();
 800d1b4:	f3ef 8311 	mrs	r3, BASEPRI
 800d1b8:	f04f 0120 	mov.w	r1, #32
 800d1bc:	f381 8811 	msr	BASEPRI, r1
 800d1c0:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800d1c2:	4b35      	ldr	r3, [pc, #212]	@ (800d298 <SEGGER_RTT_AllocUpBuffer+0x104>)
 800d1c4:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 800d1c6:	2300      	movs	r3, #0
 800d1c8:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 800d1ca:	6939      	ldr	r1, [r7, #16]
 800d1cc:	69fb      	ldr	r3, [r7, #28]
 800d1ce:	1c5a      	adds	r2, r3, #1
 800d1d0:	4613      	mov	r3, r2
 800d1d2:	005b      	lsls	r3, r3, #1
 800d1d4:	4413      	add	r3, r2
 800d1d6:	00db      	lsls	r3, r3, #3
 800d1d8:	440b      	add	r3, r1
 800d1da:	3304      	adds	r3, #4
 800d1dc:	681b      	ldr	r3, [r3, #0]
 800d1de:	2b00      	cmp	r3, #0
 800d1e0:	d008      	beq.n	800d1f4 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 800d1e2:	69fb      	ldr	r3, [r7, #28]
 800d1e4:	3301      	adds	r3, #1
 800d1e6:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 800d1e8:	693b      	ldr	r3, [r7, #16]
 800d1ea:	691b      	ldr	r3, [r3, #16]
 800d1ec:	69fa      	ldr	r2, [r7, #28]
 800d1ee:	429a      	cmp	r2, r3
 800d1f0:	dbeb      	blt.n	800d1ca <SEGGER_RTT_AllocUpBuffer+0x36>
 800d1f2:	e000      	b.n	800d1f6 <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 800d1f4:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 800d1f6:	693b      	ldr	r3, [r7, #16]
 800d1f8:	691b      	ldr	r3, [r3, #16]
 800d1fa:	69fa      	ldr	r2, [r7, #28]
 800d1fc:	429a      	cmp	r2, r3
 800d1fe:	da3f      	bge.n	800d280 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 800d200:	6939      	ldr	r1, [r7, #16]
 800d202:	69fb      	ldr	r3, [r7, #28]
 800d204:	1c5a      	adds	r2, r3, #1
 800d206:	4613      	mov	r3, r2
 800d208:	005b      	lsls	r3, r3, #1
 800d20a:	4413      	add	r3, r2
 800d20c:	00db      	lsls	r3, r3, #3
 800d20e:	440b      	add	r3, r1
 800d210:	68fa      	ldr	r2, [r7, #12]
 800d212:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 800d214:	6939      	ldr	r1, [r7, #16]
 800d216:	69fb      	ldr	r3, [r7, #28]
 800d218:	1c5a      	adds	r2, r3, #1
 800d21a:	4613      	mov	r3, r2
 800d21c:	005b      	lsls	r3, r3, #1
 800d21e:	4413      	add	r3, r2
 800d220:	00db      	lsls	r3, r3, #3
 800d222:	440b      	add	r3, r1
 800d224:	3304      	adds	r3, #4
 800d226:	68ba      	ldr	r2, [r7, #8]
 800d228:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 800d22a:	6939      	ldr	r1, [r7, #16]
 800d22c:	69fa      	ldr	r2, [r7, #28]
 800d22e:	4613      	mov	r3, r2
 800d230:	005b      	lsls	r3, r3, #1
 800d232:	4413      	add	r3, r2
 800d234:	00db      	lsls	r3, r3, #3
 800d236:	440b      	add	r3, r1
 800d238:	3320      	adds	r3, #32
 800d23a:	687a      	ldr	r2, [r7, #4]
 800d23c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 800d23e:	6939      	ldr	r1, [r7, #16]
 800d240:	69fa      	ldr	r2, [r7, #28]
 800d242:	4613      	mov	r3, r2
 800d244:	005b      	lsls	r3, r3, #1
 800d246:	4413      	add	r3, r2
 800d248:	00db      	lsls	r3, r3, #3
 800d24a:	440b      	add	r3, r1
 800d24c:	3328      	adds	r3, #40	@ 0x28
 800d24e:	2200      	movs	r2, #0
 800d250:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 800d252:	6939      	ldr	r1, [r7, #16]
 800d254:	69fa      	ldr	r2, [r7, #28]
 800d256:	4613      	mov	r3, r2
 800d258:	005b      	lsls	r3, r3, #1
 800d25a:	4413      	add	r3, r2
 800d25c:	00db      	lsls	r3, r3, #3
 800d25e:	440b      	add	r3, r1
 800d260:	3324      	adds	r3, #36	@ 0x24
 800d262:	2200      	movs	r2, #0
 800d264:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 800d266:	6939      	ldr	r1, [r7, #16]
 800d268:	69fa      	ldr	r2, [r7, #28]
 800d26a:	4613      	mov	r3, r2
 800d26c:	005b      	lsls	r3, r3, #1
 800d26e:	4413      	add	r3, r2
 800d270:	00db      	lsls	r3, r3, #3
 800d272:	440b      	add	r3, r1
 800d274:	332c      	adds	r3, #44	@ 0x2c
 800d276:	683a      	ldr	r2, [r7, #0]
 800d278:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800d27a:	f3bf 8f5f 	dmb	sy
 800d27e:	e002      	b.n	800d286 <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 800d280:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d284:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 800d286:	697b      	ldr	r3, [r7, #20]
 800d288:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 800d28c:	69fb      	ldr	r3, [r7, #28]
}
 800d28e:	4618      	mov	r0, r3
 800d290:	3720      	adds	r7, #32
 800d292:	46bd      	mov	sp, r7
 800d294:	bd80      	pop	{r7, pc}
 800d296:	bf00      	nop
 800d298:	2001aa38 	.word	0x2001aa38

0800d29c <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 800d29c:	b580      	push	{r7, lr}
 800d29e:	b08a      	sub	sp, #40	@ 0x28
 800d2a0:	af00      	add	r7, sp, #0
 800d2a2:	60f8      	str	r0, [r7, #12]
 800d2a4:	60b9      	str	r1, [r7, #8]
 800d2a6:	607a      	str	r2, [r7, #4]
 800d2a8:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;
  volatile SEGGER_RTT_BUFFER_DOWN* pDown;

  INIT();
 800d2aa:	4b21      	ldr	r3, [pc, #132]	@ (800d330 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 800d2ac:	623b      	str	r3, [r7, #32]
 800d2ae:	6a3b      	ldr	r3, [r7, #32]
 800d2b0:	781b      	ldrb	r3, [r3, #0]
 800d2b2:	b2db      	uxtb	r3, r3
 800d2b4:	2b53      	cmp	r3, #83	@ 0x53
 800d2b6:	d001      	beq.n	800d2bc <SEGGER_RTT_ConfigDownBuffer+0x20>
 800d2b8:	f7ff fd4e 	bl	800cd58 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800d2bc:	4b1c      	ldr	r3, [pc, #112]	@ (800d330 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 800d2be:	61fb      	str	r3, [r7, #28]
  if (BufferIndex < SEGGER_RTT_MAX_NUM_DOWN_BUFFERS) {
 800d2c0:	68fb      	ldr	r3, [r7, #12]
 800d2c2:	2b02      	cmp	r3, #2
 800d2c4:	d82c      	bhi.n	800d320 <SEGGER_RTT_ConfigDownBuffer+0x84>
    SEGGER_RTT_LOCK();
 800d2c6:	f3ef 8311 	mrs	r3, BASEPRI
 800d2ca:	f04f 0120 	mov.w	r1, #32
 800d2ce:	f381 8811 	msr	BASEPRI, r1
 800d2d2:	61bb      	str	r3, [r7, #24]
    pDown = &pRTTCB->aDown[BufferIndex];
 800d2d4:	68fa      	ldr	r2, [r7, #12]
 800d2d6:	4613      	mov	r3, r2
 800d2d8:	005b      	lsls	r3, r3, #1
 800d2da:	4413      	add	r3, r2
 800d2dc:	00db      	lsls	r3, r3, #3
 800d2de:	3360      	adds	r3, #96	@ 0x60
 800d2e0:	69fa      	ldr	r2, [r7, #28]
 800d2e2:	4413      	add	r3, r2
 800d2e4:	617b      	str	r3, [r7, #20]
    if (BufferIndex) {
 800d2e6:	68fb      	ldr	r3, [r7, #12]
 800d2e8:	2b00      	cmp	r3, #0
 800d2ea:	d00e      	beq.n	800d30a <SEGGER_RTT_ConfigDownBuffer+0x6e>
      pDown->sName        = sName;
 800d2ec:	697b      	ldr	r3, [r7, #20]
 800d2ee:	68ba      	ldr	r2, [r7, #8]
 800d2f0:	601a      	str	r2, [r3, #0]
      pDown->pBuffer      = (char*)pBuffer;
 800d2f2:	697b      	ldr	r3, [r7, #20]
 800d2f4:	687a      	ldr	r2, [r7, #4]
 800d2f6:	605a      	str	r2, [r3, #4]
      pDown->SizeOfBuffer = BufferSize;
 800d2f8:	697b      	ldr	r3, [r7, #20]
 800d2fa:	683a      	ldr	r2, [r7, #0]
 800d2fc:	609a      	str	r2, [r3, #8]
      pDown->RdOff        = 0u;
 800d2fe:	697b      	ldr	r3, [r7, #20]
 800d300:	2200      	movs	r2, #0
 800d302:	611a      	str	r2, [r3, #16]
      pDown->WrOff        = 0u;
 800d304:	697b      	ldr	r3, [r7, #20]
 800d306:	2200      	movs	r2, #0
 800d308:	60da      	str	r2, [r3, #12]
    }
    pDown->Flags          = Flags;
 800d30a:	697b      	ldr	r3, [r7, #20]
 800d30c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d30e:	615a      	str	r2, [r3, #20]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800d310:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 800d314:	69bb      	ldr	r3, [r7, #24]
 800d316:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 800d31a:	2300      	movs	r3, #0
 800d31c:	627b      	str	r3, [r7, #36]	@ 0x24
 800d31e:	e002      	b.n	800d326 <SEGGER_RTT_ConfigDownBuffer+0x8a>
  } else {
    r = -1;
 800d320:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d324:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  return r;
 800d326:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800d328:	4618      	mov	r0, r3
 800d32a:	3728      	adds	r7, #40	@ 0x28
 800d32c:	46bd      	mov	sp, r7
 800d32e:	bd80      	pop	{r7, pc}
 800d330:	2001aa38 	.word	0x2001aa38

0800d334 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 800d334:	b480      	push	{r7}
 800d336:	b087      	sub	sp, #28
 800d338:	af00      	add	r7, sp, #0
 800d33a:	60f8      	str	r0, [r7, #12]
 800d33c:	60b9      	str	r1, [r7, #8]
 800d33e:	607a      	str	r2, [r7, #4]
  U8* pLen;
  const char* sStart;

  sStart = pText; // Remember start of string.
 800d340:	68bb      	ldr	r3, [r7, #8]
 800d342:	617b      	str	r3, [r7, #20]
  //
  // Save space to store count byte(s).
  //
  pLen = pPayload++;
 800d344:	68fb      	ldr	r3, [r7, #12]
 800d346:	1c5a      	adds	r2, r3, #1
 800d348:	60fa      	str	r2, [r7, #12]
 800d34a:	613b      	str	r3, [r7, #16]
  pPayload += 2;
#endif
  //
  // Limit string to maximum length and copy into payload buffer.
  //
  if (Limit > SEGGER_SYSVIEW_MAX_STRING_LEN) {
 800d34c:	687b      	ldr	r3, [r7, #4]
 800d34e:	2b80      	cmp	r3, #128	@ 0x80
 800d350:	d90a      	bls.n	800d368 <_EncodeStr+0x34>
    Limit = SEGGER_SYSVIEW_MAX_STRING_LEN;
 800d352:	2380      	movs	r3, #128	@ 0x80
 800d354:	607b      	str	r3, [r7, #4]
  }
  while ((Limit-- > 0) && (*pText != '\0')) {
 800d356:	e007      	b.n	800d368 <_EncodeStr+0x34>
    *pPayload++ = *pText++;
 800d358:	68ba      	ldr	r2, [r7, #8]
 800d35a:	1c53      	adds	r3, r2, #1
 800d35c:	60bb      	str	r3, [r7, #8]
 800d35e:	68fb      	ldr	r3, [r7, #12]
 800d360:	1c59      	adds	r1, r3, #1
 800d362:	60f9      	str	r1, [r7, #12]
 800d364:	7812      	ldrb	r2, [r2, #0]
 800d366:	701a      	strb	r2, [r3, #0]
  while ((Limit-- > 0) && (*pText != '\0')) {
 800d368:	687b      	ldr	r3, [r7, #4]
 800d36a:	1e5a      	subs	r2, r3, #1
 800d36c:	607a      	str	r2, [r7, #4]
 800d36e:	2b00      	cmp	r3, #0
 800d370:	d003      	beq.n	800d37a <_EncodeStr+0x46>
 800d372:	68bb      	ldr	r3, [r7, #8]
 800d374:	781b      	ldrb	r3, [r3, #0]
 800d376:	2b00      	cmp	r3, #0
 800d378:	d1ee      	bne.n	800d358 <_EncodeStr+0x24>
  Limit = (unsigned int)(pText - sStart);
  *pLen++ = (U8)255;
  *pLen++ = (U8)((Limit >> 8) & 255);
  *pLen++ = (U8)(Limit & 255);
#else   // Length always encodes in 1 byte
  *pLen = (U8)(pText - sStart);
 800d37a:	68ba      	ldr	r2, [r7, #8]
 800d37c:	697b      	ldr	r3, [r7, #20]
 800d37e:	1ad3      	subs	r3, r2, r3
 800d380:	b2da      	uxtb	r2, r3
 800d382:	693b      	ldr	r3, [r7, #16]
 800d384:	701a      	strb	r2, [r3, #0]
#endif
  //
  return pPayload;
 800d386:	68fb      	ldr	r3, [r7, #12]
}
 800d388:	4618      	mov	r0, r3
 800d38a:	371c      	adds	r7, #28
 800d38c:	46bd      	mov	sp, r7
 800d38e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d392:	4770      	bx	lr

0800d394 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 800d394:	b480      	push	{r7}
 800d396:	b083      	sub	sp, #12
 800d398:	af00      	add	r7, sp, #0
 800d39a:	6078      	str	r0, [r7, #4]
  return pPacket + _MAX_ID_BYTES + _MAX_DATA_BYTES;
 800d39c:	687b      	ldr	r3, [r7, #4]
 800d39e:	3307      	adds	r3, #7
}
 800d3a0:	4618      	mov	r0, r3
 800d3a2:	370c      	adds	r7, #12
 800d3a4:	46bd      	mov	sp, r7
 800d3a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3aa:	4770      	bx	lr

0800d3ac <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 800d3ac:	b580      	push	{r7, lr}
 800d3ae:	b082      	sub	sp, #8
 800d3b0:	af00      	add	r7, sp, #0
  U8  Cmd;
  unsigned int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800d3b2:	4b34      	ldr	r3, [pc, #208]	@ (800d484 <_HandleIncomingPacket+0xd8>)
 800d3b4:	7e1b      	ldrb	r3, [r3, #24]
 800d3b6:	4618      	mov	r0, r3
 800d3b8:	1cfb      	adds	r3, r7, #3
 800d3ba:	2201      	movs	r2, #1
 800d3bc:	4619      	mov	r1, r3
 800d3be:	f7ff fded 	bl	800cf9c <SEGGER_RTT_ReadNoLock>
 800d3c2:	6078      	str	r0, [r7, #4]
  if (Status > 0) {
 800d3c4:	687b      	ldr	r3, [r7, #4]
 800d3c6:	2b00      	cmp	r3, #0
 800d3c8:	d057      	beq.n	800d47a <_HandleIncomingPacket+0xce>
    switch (Cmd) {
 800d3ca:	78fb      	ldrb	r3, [r7, #3]
 800d3cc:	2b80      	cmp	r3, #128	@ 0x80
 800d3ce:	d031      	beq.n	800d434 <_HandleIncomingPacket+0x88>
 800d3d0:	2b80      	cmp	r3, #128	@ 0x80
 800d3d2:	dc40      	bgt.n	800d456 <_HandleIncomingPacket+0xaa>
 800d3d4:	2b07      	cmp	r3, #7
 800d3d6:	dc15      	bgt.n	800d404 <_HandleIncomingPacket+0x58>
 800d3d8:	2b00      	cmp	r3, #0
 800d3da:	dd3c      	ble.n	800d456 <_HandleIncomingPacket+0xaa>
 800d3dc:	3b01      	subs	r3, #1
 800d3de:	2b06      	cmp	r3, #6
 800d3e0:	d839      	bhi.n	800d456 <_HandleIncomingPacket+0xaa>
 800d3e2:	a201      	add	r2, pc, #4	@ (adr r2, 800d3e8 <_HandleIncomingPacket+0x3c>)
 800d3e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d3e8:	0800d40b 	.word	0x0800d40b
 800d3ec:	0800d411 	.word	0x0800d411
 800d3f0:	0800d417 	.word	0x0800d417
 800d3f4:	0800d41d 	.word	0x0800d41d
 800d3f8:	0800d423 	.word	0x0800d423
 800d3fc:	0800d429 	.word	0x0800d429
 800d400:	0800d42f 	.word	0x0800d42f
 800d404:	2b7f      	cmp	r3, #127	@ 0x7f
 800d406:	d033      	beq.n	800d470 <_HandleIncomingPacket+0xc4>
 800d408:	e025      	b.n	800d456 <_HandleIncomingPacket+0xaa>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 800d40a:	f000 fcdb 	bl	800ddc4 <SEGGER_SYSVIEW_Start>
      break;
 800d40e:	e034      	b.n	800d47a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 800d410:	f000 fd92 	bl	800df38 <SEGGER_SYSVIEW_Stop>
      break;
 800d414:	e031      	b.n	800d47a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 800d416:	f000 ff6b 	bl	800e2f0 <SEGGER_SYSVIEW_RecordSystime>
      break;
 800d41a:	e02e      	b.n	800d47a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 800d41c:	f000 ff30 	bl	800e280 <SEGGER_SYSVIEW_SendTaskList>
      break;
 800d420:	e02b      	b.n	800d47a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 800d422:	f000 fdaf 	bl	800df84 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 800d426:	e028      	b.n	800d47a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 800d428:	f001 fa08 	bl	800e83c <SEGGER_SYSVIEW_SendNumModules>
      break;
 800d42c:	e025      	b.n	800d47a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 800d42e:	f001 f9e7 	bl	800e800 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 800d432:	e022      	b.n	800d47a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800d434:	4b13      	ldr	r3, [pc, #76]	@ (800d484 <_HandleIncomingPacket+0xd8>)
 800d436:	7e1b      	ldrb	r3, [r3, #24]
 800d438:	4618      	mov	r0, r3
 800d43a:	1cfb      	adds	r3, r7, #3
 800d43c:	2201      	movs	r2, #1
 800d43e:	4619      	mov	r1, r3
 800d440:	f7ff fdac 	bl	800cf9c <SEGGER_RTT_ReadNoLock>
 800d444:	6078      	str	r0, [r7, #4]
      if (Status > 0) {
 800d446:	687b      	ldr	r3, [r7, #4]
 800d448:	2b00      	cmp	r3, #0
 800d44a:	d013      	beq.n	800d474 <_HandleIncomingPacket+0xc8>
        SEGGER_SYSVIEW_SendModule(Cmd);
 800d44c:	78fb      	ldrb	r3, [r7, #3]
 800d44e:	4618      	mov	r0, r3
 800d450:	f001 f94c 	bl	800e6ec <SEGGER_SYSVIEW_SendModule>
      }
      break;
 800d454:	e00e      	b.n	800d474 <_HandleIncomingPacket+0xc8>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 800d456:	78fb      	ldrb	r3, [r7, #3]
 800d458:	b25b      	sxtb	r3, r3
 800d45a:	2b00      	cmp	r3, #0
 800d45c:	da0c      	bge.n	800d478 <_HandleIncomingPacket+0xcc>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800d45e:	4b09      	ldr	r3, [pc, #36]	@ (800d484 <_HandleIncomingPacket+0xd8>)
 800d460:	7e1b      	ldrb	r3, [r3, #24]
 800d462:	4618      	mov	r0, r3
 800d464:	1cfb      	adds	r3, r7, #3
 800d466:	2201      	movs	r2, #1
 800d468:	4619      	mov	r1, r3
 800d46a:	f7ff fd97 	bl	800cf9c <SEGGER_RTT_ReadNoLock>
      }
      break;
 800d46e:	e003      	b.n	800d478 <_HandleIncomingPacket+0xcc>
      break;
 800d470:	bf00      	nop
 800d472:	e002      	b.n	800d47a <_HandleIncomingPacket+0xce>
      break;
 800d474:	bf00      	nop
 800d476:	e000      	b.n	800d47a <_HandleIncomingPacket+0xce>
      break;
 800d478:	bf00      	nop
    }
  }
}
 800d47a:	bf00      	nop
 800d47c:	3708      	adds	r7, #8
 800d47e:	46bd      	mov	sp, r7
 800d480:	bd80      	pop	{r7, pc}
 800d482:	bf00      	nop
 800d484:	2001bef8 	.word	0x2001bef8

0800d488 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 800d488:	b580      	push	{r7, lr}
 800d48a:	b08c      	sub	sp, #48	@ 0x30
 800d48c:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 800d48e:	2301      	movs	r3, #1
 800d490:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 800d492:	1d3b      	adds	r3, r7, #4
 800d494:	3301      	adds	r3, #1
 800d496:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 800d498:	69fb      	ldr	r3, [r7, #28]
 800d49a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d49c:	4b31      	ldr	r3, [pc, #196]	@ (800d564 <_TrySendOverflowPacket+0xdc>)
 800d49e:	695b      	ldr	r3, [r3, #20]
 800d4a0:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d4a2:	e00b      	b.n	800d4bc <_TrySendOverflowPacket+0x34>
 800d4a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d4a6:	b2da      	uxtb	r2, r3
 800d4a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d4aa:	1c59      	adds	r1, r3, #1
 800d4ac:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800d4ae:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d4b2:	b2d2      	uxtb	r2, r2
 800d4b4:	701a      	strb	r2, [r3, #0]
 800d4b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d4b8:	09db      	lsrs	r3, r3, #7
 800d4ba:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d4bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d4be:	2b7f      	cmp	r3, #127	@ 0x7f
 800d4c0:	d8f0      	bhi.n	800d4a4 <_TrySendOverflowPacket+0x1c>
 800d4c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d4c4:	1c5a      	adds	r2, r3, #1
 800d4c6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d4c8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d4ca:	b2d2      	uxtb	r2, r2
 800d4cc:	701a      	strb	r2, [r3, #0]
 800d4ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d4d0:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800d4d2:	4b25      	ldr	r3, [pc, #148]	@ (800d568 <_TrySendOverflowPacket+0xe0>)
 800d4d4:	681b      	ldr	r3, [r3, #0]
 800d4d6:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 800d4d8:	4b22      	ldr	r3, [pc, #136]	@ (800d564 <_TrySendOverflowPacket+0xdc>)
 800d4da:	68db      	ldr	r3, [r3, #12]
 800d4dc:	69ba      	ldr	r2, [r7, #24]
 800d4de:	1ad3      	subs	r3, r2, r3
 800d4e0:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 800d4e2:	69fb      	ldr	r3, [r7, #28]
 800d4e4:	627b      	str	r3, [r7, #36]	@ 0x24
 800d4e6:	697b      	ldr	r3, [r7, #20]
 800d4e8:	623b      	str	r3, [r7, #32]
 800d4ea:	e00b      	b.n	800d504 <_TrySendOverflowPacket+0x7c>
 800d4ec:	6a3b      	ldr	r3, [r7, #32]
 800d4ee:	b2da      	uxtb	r2, r3
 800d4f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4f2:	1c59      	adds	r1, r3, #1
 800d4f4:	6279      	str	r1, [r7, #36]	@ 0x24
 800d4f6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d4fa:	b2d2      	uxtb	r2, r2
 800d4fc:	701a      	strb	r2, [r3, #0]
 800d4fe:	6a3b      	ldr	r3, [r7, #32]
 800d500:	09db      	lsrs	r3, r3, #7
 800d502:	623b      	str	r3, [r7, #32]
 800d504:	6a3b      	ldr	r3, [r7, #32]
 800d506:	2b7f      	cmp	r3, #127	@ 0x7f
 800d508:	d8f0      	bhi.n	800d4ec <_TrySendOverflowPacket+0x64>
 800d50a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d50c:	1c5a      	adds	r2, r3, #1
 800d50e:	627a      	str	r2, [r7, #36]	@ 0x24
 800d510:	6a3a      	ldr	r2, [r7, #32]
 800d512:	b2d2      	uxtb	r2, r2
 800d514:	701a      	strb	r2, [r3, #0]
 800d516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d518:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = (int)SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, (unsigned int)(pPayload - aPacket));
 800d51a:	4b12      	ldr	r3, [pc, #72]	@ (800d564 <_TrySendOverflowPacket+0xdc>)
 800d51c:	785b      	ldrb	r3, [r3, #1]
 800d51e:	4618      	mov	r0, r3
 800d520:	1d3b      	adds	r3, r7, #4
 800d522:	69fa      	ldr	r2, [r7, #28]
 800d524:	1ad3      	subs	r3, r2, r3
 800d526:	461a      	mov	r2, r3
 800d528:	1d3b      	adds	r3, r7, #4
 800d52a:	4619      	mov	r1, r3
 800d52c:	f7f2 fe50 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 800d530:	4603      	mov	r3, r0
 800d532:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 800d534:	693b      	ldr	r3, [r7, #16]
 800d536:	2b00      	cmp	r3, #0
 800d538:	d009      	beq.n	800d54e <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800d53a:	4a0a      	ldr	r2, [pc, #40]	@ (800d564 <_TrySendOverflowPacket+0xdc>)
 800d53c:	69bb      	ldr	r3, [r7, #24]
 800d53e:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 800d540:	4b08      	ldr	r3, [pc, #32]	@ (800d564 <_TrySendOverflowPacket+0xdc>)
 800d542:	781b      	ldrb	r3, [r3, #0]
 800d544:	3b01      	subs	r3, #1
 800d546:	b2da      	uxtb	r2, r3
 800d548:	4b06      	ldr	r3, [pc, #24]	@ (800d564 <_TrySendOverflowPacket+0xdc>)
 800d54a:	701a      	strb	r2, [r3, #0]
 800d54c:	e004      	b.n	800d558 <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 800d54e:	4b05      	ldr	r3, [pc, #20]	@ (800d564 <_TrySendOverflowPacket+0xdc>)
 800d550:	695b      	ldr	r3, [r3, #20]
 800d552:	3301      	adds	r3, #1
 800d554:	4a03      	ldr	r2, [pc, #12]	@ (800d564 <_TrySendOverflowPacket+0xdc>)
 800d556:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 800d558:	693b      	ldr	r3, [r7, #16]
}
 800d55a:	4618      	mov	r0, r3
 800d55c:	3730      	adds	r7, #48	@ 0x30
 800d55e:	46bd      	mov	sp, r7
 800d560:	bd80      	pop	{r7, pc}
 800d562:	bf00      	nop
 800d564:	2001bef8 	.word	0x2001bef8
 800d568:	e0001004 	.word	0xe0001004

0800d56c <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 800d56c:	b580      	push	{r7, lr}
 800d56e:	b08a      	sub	sp, #40	@ 0x28
 800d570:	af00      	add	r7, sp, #0
 800d572:	60f8      	str	r0, [r7, #12]
 800d574:	60b9      	str	r1, [r7, #8]
 800d576:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 800d578:	4b98      	ldr	r3, [pc, #608]	@ (800d7dc <_SendPacket+0x270>)
 800d57a:	781b      	ldrb	r3, [r3, #0]
 800d57c:	2b01      	cmp	r3, #1
 800d57e:	d010      	beq.n	800d5a2 <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 800d580:	4b96      	ldr	r3, [pc, #600]	@ (800d7dc <_SendPacket+0x270>)
 800d582:	781b      	ldrb	r3, [r3, #0]
 800d584:	2b00      	cmp	r3, #0
 800d586:	f000 812d 	beq.w	800d7e4 <_SendPacket+0x278>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 800d58a:	4b94      	ldr	r3, [pc, #592]	@ (800d7dc <_SendPacket+0x270>)
 800d58c:	781b      	ldrb	r3, [r3, #0]
 800d58e:	2b02      	cmp	r3, #2
 800d590:	d109      	bne.n	800d5a6 <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 800d592:	f7ff ff79 	bl	800d488 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 800d596:	4b91      	ldr	r3, [pc, #580]	@ (800d7dc <_SendPacket+0x270>)
 800d598:	781b      	ldrb	r3, [r3, #0]
 800d59a:	2b01      	cmp	r3, #1
 800d59c:	f040 8124 	bne.w	800d7e8 <_SendPacket+0x27c>
      goto SendDone;
    }
  }
Send:
 800d5a0:	e001      	b.n	800d5a6 <_SendPacket+0x3a>
    goto Send;
 800d5a2:	bf00      	nop
 800d5a4:	e000      	b.n	800d5a8 <_SendPacket+0x3c>
Send:
 800d5a6:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 800d5a8:	687b      	ldr	r3, [r7, #4]
 800d5aa:	2b1f      	cmp	r3, #31
 800d5ac:	d809      	bhi.n	800d5c2 <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 800d5ae:	4b8b      	ldr	r3, [pc, #556]	@ (800d7dc <_SendPacket+0x270>)
 800d5b0:	69da      	ldr	r2, [r3, #28]
 800d5b2:	687b      	ldr	r3, [r7, #4]
 800d5b4:	fa22 f303 	lsr.w	r3, r2, r3
 800d5b8:	f003 0301 	and.w	r3, r3, #1
 800d5bc:	2b00      	cmp	r3, #0
 800d5be:	f040 8115 	bne.w	800d7ec <_SendPacket+0x280>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 800d5c2:	687b      	ldr	r3, [r7, #4]
 800d5c4:	2b17      	cmp	r3, #23
 800d5c6:	d807      	bhi.n	800d5d8 <_SendPacket+0x6c>
    *--pStartPacket = (U8)EventId;
 800d5c8:	68fb      	ldr	r3, [r7, #12]
 800d5ca:	3b01      	subs	r3, #1
 800d5cc:	60fb      	str	r3, [r7, #12]
 800d5ce:	687b      	ldr	r3, [r7, #4]
 800d5d0:	b2da      	uxtb	r2, r3
 800d5d2:	68fb      	ldr	r3, [r7, #12]
 800d5d4:	701a      	strb	r2, [r3, #0]
 800d5d6:	e0c4      	b.n	800d762 <_SendPacket+0x1f6>
  } else {
    //
    // Get data length and prepend it.
    //
    NumBytes = (unsigned int)(pEndPacket - pStartPacket);
 800d5d8:	68ba      	ldr	r2, [r7, #8]
 800d5da:	68fb      	ldr	r3, [r7, #12]
 800d5dc:	1ad3      	subs	r3, r2, r3
 800d5de:	61fb      	str	r3, [r7, #28]
        *--pStartPacket = (U8)((NumBytes >>  7) | 0x80);
        *--pStartPacket = (U8)(NumBytes | 0x80);
      }
    }
#else
    if (NumBytes > 127) {
 800d5e0:	69fb      	ldr	r3, [r7, #28]
 800d5e2:	2b7f      	cmp	r3, #127	@ 0x7f
 800d5e4:	d912      	bls.n	800d60c <_SendPacket+0xa0>
      *--pStartPacket = (U8)(NumBytes >> 7);
 800d5e6:	69fb      	ldr	r3, [r7, #28]
 800d5e8:	09da      	lsrs	r2, r3, #7
 800d5ea:	68fb      	ldr	r3, [r7, #12]
 800d5ec:	3b01      	subs	r3, #1
 800d5ee:	60fb      	str	r3, [r7, #12]
 800d5f0:	b2d2      	uxtb	r2, r2
 800d5f2:	68fb      	ldr	r3, [r7, #12]
 800d5f4:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = (U8)(NumBytes | 0x80);
 800d5f6:	69fb      	ldr	r3, [r7, #28]
 800d5f8:	b2db      	uxtb	r3, r3
 800d5fa:	68fa      	ldr	r2, [r7, #12]
 800d5fc:	3a01      	subs	r2, #1
 800d5fe:	60fa      	str	r2, [r7, #12]
 800d600:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d604:	b2da      	uxtb	r2, r3
 800d606:	68fb      	ldr	r3, [r7, #12]
 800d608:	701a      	strb	r2, [r3, #0]
 800d60a:	e006      	b.n	800d61a <_SendPacket+0xae>
    } else {
      *--pStartPacket = (U8)NumBytes;
 800d60c:	68fb      	ldr	r3, [r7, #12]
 800d60e:	3b01      	subs	r3, #1
 800d610:	60fb      	str	r3, [r7, #12]
 800d612:	69fb      	ldr	r3, [r7, #28]
 800d614:	b2da      	uxtb	r2, r3
 800d616:	68fb      	ldr	r3, [r7, #12]
 800d618:	701a      	strb	r2, [r3, #0]
#endif
    //
    // Prepend EventId.
    //
#if SEGGER_SYSVIEW_SUPPORT_LONG_ID
    if (EventId < 127) {
 800d61a:	687b      	ldr	r3, [r7, #4]
 800d61c:	2b7e      	cmp	r3, #126	@ 0x7e
 800d61e:	d807      	bhi.n	800d630 <_SendPacket+0xc4>
      *--pStartPacket = (U8)EventId;
 800d620:	68fb      	ldr	r3, [r7, #12]
 800d622:	3b01      	subs	r3, #1
 800d624:	60fb      	str	r3, [r7, #12]
 800d626:	687b      	ldr	r3, [r7, #4]
 800d628:	b2da      	uxtb	r2, r3
 800d62a:	68fb      	ldr	r3, [r7, #12]
 800d62c:	701a      	strb	r2, [r3, #0]
 800d62e:	e098      	b.n	800d762 <_SendPacket+0x1f6>
    } else {
      //
      // Backwards U32 encode EventId.
      //
      if (EventId < (1u << 14)) { // Encodes in 2 bytes
 800d630:	687b      	ldr	r3, [r7, #4]
 800d632:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d636:	d212      	bcs.n	800d65e <_SendPacket+0xf2>
        *--pStartPacket = (U8)(EventId >>  7);
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	09da      	lsrs	r2, r3, #7
 800d63c:	68fb      	ldr	r3, [r7, #12]
 800d63e:	3b01      	subs	r3, #1
 800d640:	60fb      	str	r3, [r7, #12]
 800d642:	b2d2      	uxtb	r2, r2
 800d644:	68fb      	ldr	r3, [r7, #12]
 800d646:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800d648:	687b      	ldr	r3, [r7, #4]
 800d64a:	b2db      	uxtb	r3, r3
 800d64c:	68fa      	ldr	r2, [r7, #12]
 800d64e:	3a01      	subs	r2, #1
 800d650:	60fa      	str	r2, [r7, #12]
 800d652:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d656:	b2da      	uxtb	r2, r3
 800d658:	68fb      	ldr	r3, [r7, #12]
 800d65a:	701a      	strb	r2, [r3, #0]
 800d65c:	e081      	b.n	800d762 <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 21)) {    // Encodes in 3 bytes
 800d65e:	687b      	ldr	r3, [r7, #4]
 800d660:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d664:	d21d      	bcs.n	800d6a2 <_SendPacket+0x136>
        *--pStartPacket = (U8)(EventId >> 14);
 800d666:	687b      	ldr	r3, [r7, #4]
 800d668:	0b9a      	lsrs	r2, r3, #14
 800d66a:	68fb      	ldr	r3, [r7, #12]
 800d66c:	3b01      	subs	r3, #1
 800d66e:	60fb      	str	r3, [r7, #12]
 800d670:	b2d2      	uxtb	r2, r2
 800d672:	68fb      	ldr	r3, [r7, #12]
 800d674:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 800d676:	687b      	ldr	r3, [r7, #4]
 800d678:	09db      	lsrs	r3, r3, #7
 800d67a:	b2db      	uxtb	r3, r3
 800d67c:	68fa      	ldr	r2, [r7, #12]
 800d67e:	3a01      	subs	r2, #1
 800d680:	60fa      	str	r2, [r7, #12]
 800d682:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d686:	b2da      	uxtb	r2, r3
 800d688:	68fb      	ldr	r3, [r7, #12]
 800d68a:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	b2db      	uxtb	r3, r3
 800d690:	68fa      	ldr	r2, [r7, #12]
 800d692:	3a01      	subs	r2, #1
 800d694:	60fa      	str	r2, [r7, #12]
 800d696:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d69a:	b2da      	uxtb	r2, r3
 800d69c:	68fb      	ldr	r3, [r7, #12]
 800d69e:	701a      	strb	r2, [r3, #0]
 800d6a0:	e05f      	b.n	800d762 <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 28)) {    // Encodes in 4 bytes
 800d6a2:	687b      	ldr	r3, [r7, #4]
 800d6a4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d6a8:	d228      	bcs.n	800d6fc <_SendPacket+0x190>
        *--pStartPacket = (U8)(EventId >> 21);
 800d6aa:	687b      	ldr	r3, [r7, #4]
 800d6ac:	0d5a      	lsrs	r2, r3, #21
 800d6ae:	68fb      	ldr	r3, [r7, #12]
 800d6b0:	3b01      	subs	r3, #1
 800d6b2:	60fb      	str	r3, [r7, #12]
 800d6b4:	b2d2      	uxtb	r2, r2
 800d6b6:	68fb      	ldr	r3, [r7, #12]
 800d6b8:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 800d6ba:	687b      	ldr	r3, [r7, #4]
 800d6bc:	0b9b      	lsrs	r3, r3, #14
 800d6be:	b2db      	uxtb	r3, r3
 800d6c0:	68fa      	ldr	r2, [r7, #12]
 800d6c2:	3a01      	subs	r2, #1
 800d6c4:	60fa      	str	r2, [r7, #12]
 800d6c6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d6ca:	b2da      	uxtb	r2, r3
 800d6cc:	68fb      	ldr	r3, [r7, #12]
 800d6ce:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 800d6d0:	687b      	ldr	r3, [r7, #4]
 800d6d2:	09db      	lsrs	r3, r3, #7
 800d6d4:	b2db      	uxtb	r3, r3
 800d6d6:	68fa      	ldr	r2, [r7, #12]
 800d6d8:	3a01      	subs	r2, #1
 800d6da:	60fa      	str	r2, [r7, #12]
 800d6dc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d6e0:	b2da      	uxtb	r2, r3
 800d6e2:	68fb      	ldr	r3, [r7, #12]
 800d6e4:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800d6e6:	687b      	ldr	r3, [r7, #4]
 800d6e8:	b2db      	uxtb	r3, r3
 800d6ea:	68fa      	ldr	r2, [r7, #12]
 800d6ec:	3a01      	subs	r2, #1
 800d6ee:	60fa      	str	r2, [r7, #12]
 800d6f0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d6f4:	b2da      	uxtb	r2, r3
 800d6f6:	68fb      	ldr	r3, [r7, #12]
 800d6f8:	701a      	strb	r2, [r3, #0]
 800d6fa:	e032      	b.n	800d762 <_SendPacket+0x1f6>
      } else {                              // Encodes in 5 bytes
        *--pStartPacket = (U8)(EventId >> 28);
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	0f1a      	lsrs	r2, r3, #28
 800d700:	68fb      	ldr	r3, [r7, #12]
 800d702:	3b01      	subs	r3, #1
 800d704:	60fb      	str	r3, [r7, #12]
 800d706:	b2d2      	uxtb	r2, r2
 800d708:	68fb      	ldr	r3, [r7, #12]
 800d70a:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 21) | 0x80);
 800d70c:	687b      	ldr	r3, [r7, #4]
 800d70e:	0d5b      	lsrs	r3, r3, #21
 800d710:	b2db      	uxtb	r3, r3
 800d712:	68fa      	ldr	r2, [r7, #12]
 800d714:	3a01      	subs	r2, #1
 800d716:	60fa      	str	r2, [r7, #12]
 800d718:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d71c:	b2da      	uxtb	r2, r3
 800d71e:	68fb      	ldr	r3, [r7, #12]
 800d720:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 800d722:	687b      	ldr	r3, [r7, #4]
 800d724:	0b9b      	lsrs	r3, r3, #14
 800d726:	b2db      	uxtb	r3, r3
 800d728:	68fa      	ldr	r2, [r7, #12]
 800d72a:	3a01      	subs	r2, #1
 800d72c:	60fa      	str	r2, [r7, #12]
 800d72e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d732:	b2da      	uxtb	r2, r3
 800d734:	68fb      	ldr	r3, [r7, #12]
 800d736:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 800d738:	687b      	ldr	r3, [r7, #4]
 800d73a:	09db      	lsrs	r3, r3, #7
 800d73c:	b2db      	uxtb	r3, r3
 800d73e:	68fa      	ldr	r2, [r7, #12]
 800d740:	3a01      	subs	r2, #1
 800d742:	60fa      	str	r2, [r7, #12]
 800d744:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d748:	b2da      	uxtb	r2, r3
 800d74a:	68fb      	ldr	r3, [r7, #12]
 800d74c:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800d74e:	687b      	ldr	r3, [r7, #4]
 800d750:	b2db      	uxtb	r3, r3
 800d752:	68fa      	ldr	r2, [r7, #12]
 800d754:	3a01      	subs	r2, #1
 800d756:	60fa      	str	r2, [r7, #12]
 800d758:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d75c:	b2da      	uxtb	r2, r3
 800d75e:	68fb      	ldr	r3, [r7, #12]
 800d760:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800d762:	4b1f      	ldr	r3, [pc, #124]	@ (800d7e0 <_SendPacket+0x274>)
 800d764:	681b      	ldr	r3, [r3, #0]
 800d766:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 800d768:	4b1c      	ldr	r3, [pc, #112]	@ (800d7dc <_SendPacket+0x270>)
 800d76a:	68db      	ldr	r3, [r3, #12]
 800d76c:	69ba      	ldr	r2, [r7, #24]
 800d76e:	1ad3      	subs	r3, r2, r3
 800d770:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 800d772:	68bb      	ldr	r3, [r7, #8]
 800d774:	627b      	str	r3, [r7, #36]	@ 0x24
 800d776:	697b      	ldr	r3, [r7, #20]
 800d778:	623b      	str	r3, [r7, #32]
 800d77a:	e00b      	b.n	800d794 <_SendPacket+0x228>
 800d77c:	6a3b      	ldr	r3, [r7, #32]
 800d77e:	b2da      	uxtb	r2, r3
 800d780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d782:	1c59      	adds	r1, r3, #1
 800d784:	6279      	str	r1, [r7, #36]	@ 0x24
 800d786:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d78a:	b2d2      	uxtb	r2, r2
 800d78c:	701a      	strb	r2, [r3, #0]
 800d78e:	6a3b      	ldr	r3, [r7, #32]
 800d790:	09db      	lsrs	r3, r3, #7
 800d792:	623b      	str	r3, [r7, #32]
 800d794:	6a3b      	ldr	r3, [r7, #32]
 800d796:	2b7f      	cmp	r3, #127	@ 0x7f
 800d798:	d8f0      	bhi.n	800d77c <_SendPacket+0x210>
 800d79a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d79c:	1c5a      	adds	r2, r3, #1
 800d79e:	627a      	str	r2, [r7, #36]	@ 0x24
 800d7a0:	6a3a      	ldr	r2, [r7, #32]
 800d7a2:	b2d2      	uxtb	r2, r2
 800d7a4:	701a      	strb	r2, [r3, #0]
 800d7a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7a8:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, (unsigned int)(pEndPacket - pStartPacket));
 800d7aa:	4b0c      	ldr	r3, [pc, #48]	@ (800d7dc <_SendPacket+0x270>)
 800d7ac:	785b      	ldrb	r3, [r3, #1]
 800d7ae:	4618      	mov	r0, r3
 800d7b0:	68ba      	ldr	r2, [r7, #8]
 800d7b2:	68fb      	ldr	r3, [r7, #12]
 800d7b4:	1ad3      	subs	r3, r2, r3
 800d7b6:	461a      	mov	r2, r3
 800d7b8:	68f9      	ldr	r1, [r7, #12]
 800d7ba:	f7f2 fd09 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 800d7be:	6138      	str	r0, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 800d7c0:	693b      	ldr	r3, [r7, #16]
 800d7c2:	2b00      	cmp	r3, #0
 800d7c4:	d003      	beq.n	800d7ce <_SendPacket+0x262>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800d7c6:	4a05      	ldr	r2, [pc, #20]	@ (800d7dc <_SendPacket+0x270>)
 800d7c8:	69bb      	ldr	r3, [r7, #24]
 800d7ca:	60d3      	str	r3, [r2, #12]
 800d7cc:	e00f      	b.n	800d7ee <_SendPacket+0x282>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 800d7ce:	4b03      	ldr	r3, [pc, #12]	@ (800d7dc <_SendPacket+0x270>)
 800d7d0:	781b      	ldrb	r3, [r3, #0]
 800d7d2:	3301      	adds	r3, #1
 800d7d4:	b2da      	uxtb	r2, r3
 800d7d6:	4b01      	ldr	r3, [pc, #4]	@ (800d7dc <_SendPacket+0x270>)
 800d7d8:	701a      	strb	r2, [r3, #0]
 800d7da:	e008      	b.n	800d7ee <_SendPacket+0x282>
 800d7dc:	2001bef8 	.word	0x2001bef8
 800d7e0:	e0001004 	.word	0xe0001004
    goto SendDone;
 800d7e4:	bf00      	nop
 800d7e6:	e002      	b.n	800d7ee <_SendPacket+0x282>
      goto SendDone;
 800d7e8:	bf00      	nop
 800d7ea:	e000      	b.n	800d7ee <_SendPacket+0x282>
      goto SendDone;
 800d7ec:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 800d7ee:	4b14      	ldr	r3, [pc, #80]	@ (800d840 <_SendPacket+0x2d4>)
 800d7f0:	7e1b      	ldrb	r3, [r3, #24]
 800d7f2:	4619      	mov	r1, r3
 800d7f4:	4a13      	ldr	r2, [pc, #76]	@ (800d844 <_SendPacket+0x2d8>)
 800d7f6:	460b      	mov	r3, r1
 800d7f8:	005b      	lsls	r3, r3, #1
 800d7fa:	440b      	add	r3, r1
 800d7fc:	00db      	lsls	r3, r3, #3
 800d7fe:	4413      	add	r3, r2
 800d800:	336c      	adds	r3, #108	@ 0x6c
 800d802:	681a      	ldr	r2, [r3, #0]
 800d804:	4b0e      	ldr	r3, [pc, #56]	@ (800d840 <_SendPacket+0x2d4>)
 800d806:	7e1b      	ldrb	r3, [r3, #24]
 800d808:	4618      	mov	r0, r3
 800d80a:	490e      	ldr	r1, [pc, #56]	@ (800d844 <_SendPacket+0x2d8>)
 800d80c:	4603      	mov	r3, r0
 800d80e:	005b      	lsls	r3, r3, #1
 800d810:	4403      	add	r3, r0
 800d812:	00db      	lsls	r3, r3, #3
 800d814:	440b      	add	r3, r1
 800d816:	3370      	adds	r3, #112	@ 0x70
 800d818:	681b      	ldr	r3, [r3, #0]
 800d81a:	429a      	cmp	r2, r3
 800d81c:	d00b      	beq.n	800d836 <_SendPacket+0x2ca>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 800d81e:	4b08      	ldr	r3, [pc, #32]	@ (800d840 <_SendPacket+0x2d4>)
 800d820:	789b      	ldrb	r3, [r3, #2]
 800d822:	2b00      	cmp	r3, #0
 800d824:	d107      	bne.n	800d836 <_SendPacket+0x2ca>
      _SYSVIEW_Globals.RecursionCnt = 1;
 800d826:	4b06      	ldr	r3, [pc, #24]	@ (800d840 <_SendPacket+0x2d4>)
 800d828:	2201      	movs	r2, #1
 800d82a:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 800d82c:	f7ff fdbe 	bl	800d3ac <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 800d830:	4b03      	ldr	r3, [pc, #12]	@ (800d840 <_SendPacket+0x2d4>)
 800d832:	2200      	movs	r2, #0
 800d834:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 800d836:	bf00      	nop
 800d838:	3728      	adds	r7, #40	@ 0x28
 800d83a:	46bd      	mov	sp, r7
 800d83c:	bd80      	pop	{r7, pc}
 800d83e:	bf00      	nop
 800d840:	2001bef8 	.word	0x2001bef8
 800d844:	2001aa38 	.word	0x2001aa38

0800d848 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 800d848:	b580      	push	{r7, lr}
 800d84a:	b086      	sub	sp, #24
 800d84c:	af02      	add	r7, sp, #8
 800d84e:	60f8      	str	r0, [r7, #12]
 800d850:	60b9      	str	r1, [r7, #8]
 800d852:	607a      	str	r2, [r7, #4]
 800d854:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = (U8)SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 800d856:	2300      	movs	r3, #0
 800d858:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800d85c:	4917      	ldr	r1, [pc, #92]	@ (800d8bc <SEGGER_SYSVIEW_Init+0x74>)
 800d85e:	4818      	ldr	r0, [pc, #96]	@ (800d8c0 <SEGGER_SYSVIEW_Init+0x78>)
 800d860:	f7ff fc98 	bl	800d194 <SEGGER_RTT_AllocUpBuffer>
 800d864:	4603      	mov	r3, r0
 800d866:	b2da      	uxtb	r2, r3
 800d868:	4b16      	ldr	r3, [pc, #88]	@ (800d8c4 <SEGGER_SYSVIEW_Init+0x7c>)
 800d86a:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 800d86c:	4b15      	ldr	r3, [pc, #84]	@ (800d8c4 <SEGGER_SYSVIEW_Init+0x7c>)
 800d86e:	785a      	ldrb	r2, [r3, #1]
 800d870:	4b14      	ldr	r3, [pc, #80]	@ (800d8c4 <SEGGER_SYSVIEW_Init+0x7c>)
 800d872:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 800d874:	4b13      	ldr	r3, [pc, #76]	@ (800d8c4 <SEGGER_SYSVIEW_Init+0x7c>)
 800d876:	7e1b      	ldrb	r3, [r3, #24]
 800d878:	4618      	mov	r0, r3
 800d87a:	2300      	movs	r3, #0
 800d87c:	9300      	str	r3, [sp, #0]
 800d87e:	2308      	movs	r3, #8
 800d880:	4a11      	ldr	r2, [pc, #68]	@ (800d8c8 <SEGGER_SYSVIEW_Init+0x80>)
 800d882:	490f      	ldr	r1, [pc, #60]	@ (800d8c0 <SEGGER_SYSVIEW_Init+0x78>)
 800d884:	f7ff fd0a 	bl	800d29c <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 800d888:	4b0e      	ldr	r3, [pc, #56]	@ (800d8c4 <SEGGER_SYSVIEW_Init+0x7c>)
 800d88a:	2200      	movs	r2, #0
 800d88c:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800d88e:	4b0f      	ldr	r3, [pc, #60]	@ (800d8cc <SEGGER_SYSVIEW_Init+0x84>)
 800d890:	681b      	ldr	r3, [r3, #0]
 800d892:	4a0c      	ldr	r2, [pc, #48]	@ (800d8c4 <SEGGER_SYSVIEW_Init+0x7c>)
 800d894:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 800d896:	4a0b      	ldr	r2, [pc, #44]	@ (800d8c4 <SEGGER_SYSVIEW_Init+0x7c>)
 800d898:	687b      	ldr	r3, [r7, #4]
 800d89a:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 800d89c:	4a09      	ldr	r2, [pc, #36]	@ (800d8c4 <SEGGER_SYSVIEW_Init+0x7c>)
 800d89e:	68fb      	ldr	r3, [r7, #12]
 800d8a0:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 800d8a2:	4a08      	ldr	r2, [pc, #32]	@ (800d8c4 <SEGGER_SYSVIEW_Init+0x7c>)
 800d8a4:	68bb      	ldr	r3, [r7, #8]
 800d8a6:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 800d8a8:	4a06      	ldr	r2, [pc, #24]	@ (800d8c4 <SEGGER_SYSVIEW_Init+0x7c>)
 800d8aa:	683b      	ldr	r3, [r7, #0]
 800d8ac:	6253      	str	r3, [r2, #36]	@ 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 800d8ae:	4b05      	ldr	r3, [pc, #20]	@ (800d8c4 <SEGGER_SYSVIEW_Init+0x7c>)
 800d8b0:	2200      	movs	r2, #0
 800d8b2:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 800d8b4:	bf00      	nop
 800d8b6:	3710      	adds	r7, #16
 800d8b8:	46bd      	mov	sp, r7
 800d8ba:	bd80      	pop	{r7, pc}
 800d8bc:	2001aef0 	.word	0x2001aef0
 800d8c0:	08013a48 	.word	0x08013a48
 800d8c4:	2001bef8 	.word	0x2001bef8
 800d8c8:	2001bef0 	.word	0x2001bef0
 800d8cc:	e0001004 	.word	0xe0001004

0800d8d0 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 800d8d0:	b480      	push	{r7}
 800d8d2:	b083      	sub	sp, #12
 800d8d4:	af00      	add	r7, sp, #0
 800d8d6:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 800d8d8:	4a04      	ldr	r2, [pc, #16]	@ (800d8ec <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 800d8da:	687b      	ldr	r3, [r7, #4]
 800d8dc:	6113      	str	r3, [r2, #16]
}
 800d8de:	bf00      	nop
 800d8e0:	370c      	adds	r7, #12
 800d8e2:	46bd      	mov	sp, r7
 800d8e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8e8:	4770      	bx	lr
 800d8ea:	bf00      	nop
 800d8ec:	2001bef8 	.word	0x2001bef8

0800d8f0 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 800d8f0:	b580      	push	{r7, lr}
 800d8f2:	b084      	sub	sp, #16
 800d8f4:	af00      	add	r7, sp, #0
 800d8f6:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800d8f8:	f3ef 8311 	mrs	r3, BASEPRI
 800d8fc:	f04f 0120 	mov.w	r1, #32
 800d900:	f381 8811 	msr	BASEPRI, r1
 800d904:	60fb      	str	r3, [r7, #12]
 800d906:	4808      	ldr	r0, [pc, #32]	@ (800d928 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 800d908:	f7ff fd44 	bl	800d394 <_PreparePacket>
 800d90c:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 800d90e:	687a      	ldr	r2, [r7, #4]
 800d910:	68b9      	ldr	r1, [r7, #8]
 800d912:	68b8      	ldr	r0, [r7, #8]
 800d914:	f7ff fe2a 	bl	800d56c <_SendPacket>
  RECORD_END();
 800d918:	68fb      	ldr	r3, [r7, #12]
 800d91a:	f383 8811 	msr	BASEPRI, r3
}
 800d91e:	bf00      	nop
 800d920:	3710      	adds	r7, #16
 800d922:	46bd      	mov	sp, r7
 800d924:	bd80      	pop	{r7, pc}
 800d926:	bf00      	nop
 800d928:	2001bf28 	.word	0x2001bf28

0800d92c <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 800d92c:	b580      	push	{r7, lr}
 800d92e:	b088      	sub	sp, #32
 800d930:	af00      	add	r7, sp, #0
 800d932:	6078      	str	r0, [r7, #4]
 800d934:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800d936:	f3ef 8311 	mrs	r3, BASEPRI
 800d93a:	f04f 0120 	mov.w	r1, #32
 800d93e:	f381 8811 	msr	BASEPRI, r1
 800d942:	617b      	str	r3, [r7, #20]
 800d944:	4816      	ldr	r0, [pc, #88]	@ (800d9a0 <SEGGER_SYSVIEW_RecordU32+0x74>)
 800d946:	f7ff fd25 	bl	800d394 <_PreparePacket>
 800d94a:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800d94c:	693b      	ldr	r3, [r7, #16]
 800d94e:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 800d950:	68fb      	ldr	r3, [r7, #12]
 800d952:	61fb      	str	r3, [r7, #28]
 800d954:	683b      	ldr	r3, [r7, #0]
 800d956:	61bb      	str	r3, [r7, #24]
 800d958:	e00b      	b.n	800d972 <SEGGER_SYSVIEW_RecordU32+0x46>
 800d95a:	69bb      	ldr	r3, [r7, #24]
 800d95c:	b2da      	uxtb	r2, r3
 800d95e:	69fb      	ldr	r3, [r7, #28]
 800d960:	1c59      	adds	r1, r3, #1
 800d962:	61f9      	str	r1, [r7, #28]
 800d964:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d968:	b2d2      	uxtb	r2, r2
 800d96a:	701a      	strb	r2, [r3, #0]
 800d96c:	69bb      	ldr	r3, [r7, #24]
 800d96e:	09db      	lsrs	r3, r3, #7
 800d970:	61bb      	str	r3, [r7, #24]
 800d972:	69bb      	ldr	r3, [r7, #24]
 800d974:	2b7f      	cmp	r3, #127	@ 0x7f
 800d976:	d8f0      	bhi.n	800d95a <SEGGER_SYSVIEW_RecordU32+0x2e>
 800d978:	69fb      	ldr	r3, [r7, #28]
 800d97a:	1c5a      	adds	r2, r3, #1
 800d97c:	61fa      	str	r2, [r7, #28]
 800d97e:	69ba      	ldr	r2, [r7, #24]
 800d980:	b2d2      	uxtb	r2, r2
 800d982:	701a      	strb	r2, [r3, #0]
 800d984:	69fb      	ldr	r3, [r7, #28]
 800d986:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800d988:	687a      	ldr	r2, [r7, #4]
 800d98a:	68f9      	ldr	r1, [r7, #12]
 800d98c:	6938      	ldr	r0, [r7, #16]
 800d98e:	f7ff fded 	bl	800d56c <_SendPacket>
  RECORD_END();
 800d992:	697b      	ldr	r3, [r7, #20]
 800d994:	f383 8811 	msr	BASEPRI, r3
}
 800d998:	bf00      	nop
 800d99a:	3720      	adds	r7, #32
 800d99c:	46bd      	mov	sp, r7
 800d99e:	bd80      	pop	{r7, pc}
 800d9a0:	2001bf28 	.word	0x2001bf28

0800d9a4 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 800d9a4:	b580      	push	{r7, lr}
 800d9a6:	b08c      	sub	sp, #48	@ 0x30
 800d9a8:	af00      	add	r7, sp, #0
 800d9aa:	60f8      	str	r0, [r7, #12]
 800d9ac:	60b9      	str	r1, [r7, #8]
 800d9ae:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 800d9b0:	f3ef 8311 	mrs	r3, BASEPRI
 800d9b4:	f04f 0120 	mov.w	r1, #32
 800d9b8:	f381 8811 	msr	BASEPRI, r1
 800d9bc:	61fb      	str	r3, [r7, #28]
 800d9be:	4825      	ldr	r0, [pc, #148]	@ (800da54 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 800d9c0:	f7ff fce8 	bl	800d394 <_PreparePacket>
 800d9c4:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800d9c6:	69bb      	ldr	r3, [r7, #24]
 800d9c8:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800d9ca:	697b      	ldr	r3, [r7, #20]
 800d9cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d9ce:	68bb      	ldr	r3, [r7, #8]
 800d9d0:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d9d2:	e00b      	b.n	800d9ec <SEGGER_SYSVIEW_RecordU32x2+0x48>
 800d9d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9d6:	b2da      	uxtb	r2, r3
 800d9d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d9da:	1c59      	adds	r1, r3, #1
 800d9dc:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800d9de:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d9e2:	b2d2      	uxtb	r2, r2
 800d9e4:	701a      	strb	r2, [r3, #0]
 800d9e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9e8:	09db      	lsrs	r3, r3, #7
 800d9ea:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d9ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9ee:	2b7f      	cmp	r3, #127	@ 0x7f
 800d9f0:	d8f0      	bhi.n	800d9d4 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 800d9f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d9f4:	1c5a      	adds	r2, r3, #1
 800d9f6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d9f8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d9fa:	b2d2      	uxtb	r2, r2
 800d9fc:	701a      	strb	r2, [r3, #0]
 800d9fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da00:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800da02:	697b      	ldr	r3, [r7, #20]
 800da04:	627b      	str	r3, [r7, #36]	@ 0x24
 800da06:	687b      	ldr	r3, [r7, #4]
 800da08:	623b      	str	r3, [r7, #32]
 800da0a:	e00b      	b.n	800da24 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 800da0c:	6a3b      	ldr	r3, [r7, #32]
 800da0e:	b2da      	uxtb	r2, r3
 800da10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da12:	1c59      	adds	r1, r3, #1
 800da14:	6279      	str	r1, [r7, #36]	@ 0x24
 800da16:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800da1a:	b2d2      	uxtb	r2, r2
 800da1c:	701a      	strb	r2, [r3, #0]
 800da1e:	6a3b      	ldr	r3, [r7, #32]
 800da20:	09db      	lsrs	r3, r3, #7
 800da22:	623b      	str	r3, [r7, #32]
 800da24:	6a3b      	ldr	r3, [r7, #32]
 800da26:	2b7f      	cmp	r3, #127	@ 0x7f
 800da28:	d8f0      	bhi.n	800da0c <SEGGER_SYSVIEW_RecordU32x2+0x68>
 800da2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da2c:	1c5a      	adds	r2, r3, #1
 800da2e:	627a      	str	r2, [r7, #36]	@ 0x24
 800da30:	6a3a      	ldr	r2, [r7, #32]
 800da32:	b2d2      	uxtb	r2, r2
 800da34:	701a      	strb	r2, [r3, #0]
 800da36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da38:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800da3a:	68fa      	ldr	r2, [r7, #12]
 800da3c:	6979      	ldr	r1, [r7, #20]
 800da3e:	69b8      	ldr	r0, [r7, #24]
 800da40:	f7ff fd94 	bl	800d56c <_SendPacket>
  RECORD_END();
 800da44:	69fb      	ldr	r3, [r7, #28]
 800da46:	f383 8811 	msr	BASEPRI, r3
}
 800da4a:	bf00      	nop
 800da4c:	3730      	adds	r7, #48	@ 0x30
 800da4e:	46bd      	mov	sp, r7
 800da50:	bd80      	pop	{r7, pc}
 800da52:	bf00      	nop
 800da54:	2001bf28 	.word	0x2001bf28

0800da58 <SEGGER_SYSVIEW_RecordU32x3>:
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x3(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2) {
 800da58:	b580      	push	{r7, lr}
 800da5a:	b08e      	sub	sp, #56	@ 0x38
 800da5c:	af00      	add	r7, sp, #0
 800da5e:	60f8      	str	r0, [r7, #12]
 800da60:	60b9      	str	r1, [r7, #8]
 800da62:	607a      	str	r2, [r7, #4]
 800da64:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 3 * SEGGER_SYSVIEW_QUANTA_U32);
 800da66:	f3ef 8311 	mrs	r3, BASEPRI
 800da6a:	f04f 0120 	mov.w	r1, #32
 800da6e:	f381 8811 	msr	BASEPRI, r1
 800da72:	61fb      	str	r3, [r7, #28]
 800da74:	4832      	ldr	r0, [pc, #200]	@ (800db40 <SEGGER_SYSVIEW_RecordU32x3+0xe8>)
 800da76:	f7ff fc8d 	bl	800d394 <_PreparePacket>
 800da7a:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800da7c:	69bb      	ldr	r3, [r7, #24]
 800da7e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800da80:	697b      	ldr	r3, [r7, #20]
 800da82:	637b      	str	r3, [r7, #52]	@ 0x34
 800da84:	68bb      	ldr	r3, [r7, #8]
 800da86:	633b      	str	r3, [r7, #48]	@ 0x30
 800da88:	e00b      	b.n	800daa2 <SEGGER_SYSVIEW_RecordU32x3+0x4a>
 800da8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da8c:	b2da      	uxtb	r2, r3
 800da8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800da90:	1c59      	adds	r1, r3, #1
 800da92:	6379      	str	r1, [r7, #52]	@ 0x34
 800da94:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800da98:	b2d2      	uxtb	r2, r2
 800da9a:	701a      	strb	r2, [r3, #0]
 800da9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da9e:	09db      	lsrs	r3, r3, #7
 800daa0:	633b      	str	r3, [r7, #48]	@ 0x30
 800daa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800daa4:	2b7f      	cmp	r3, #127	@ 0x7f
 800daa6:	d8f0      	bhi.n	800da8a <SEGGER_SYSVIEW_RecordU32x3+0x32>
 800daa8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800daaa:	1c5a      	adds	r2, r3, #1
 800daac:	637a      	str	r2, [r7, #52]	@ 0x34
 800daae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dab0:	b2d2      	uxtb	r2, r2
 800dab2:	701a      	strb	r2, [r3, #0]
 800dab4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dab6:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800dab8:	697b      	ldr	r3, [r7, #20]
 800daba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800dabc:	687b      	ldr	r3, [r7, #4]
 800dabe:	62bb      	str	r3, [r7, #40]	@ 0x28
 800dac0:	e00b      	b.n	800dada <SEGGER_SYSVIEW_RecordU32x3+0x82>
 800dac2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dac4:	b2da      	uxtb	r2, r3
 800dac6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dac8:	1c59      	adds	r1, r3, #1
 800daca:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800dacc:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800dad0:	b2d2      	uxtb	r2, r2
 800dad2:	701a      	strb	r2, [r3, #0]
 800dad4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dad6:	09db      	lsrs	r3, r3, #7
 800dad8:	62bb      	str	r3, [r7, #40]	@ 0x28
 800dada:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dadc:	2b7f      	cmp	r3, #127	@ 0x7f
 800dade:	d8f0      	bhi.n	800dac2 <SEGGER_SYSVIEW_RecordU32x3+0x6a>
 800dae0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dae2:	1c5a      	adds	r2, r3, #1
 800dae4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800dae6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800dae8:	b2d2      	uxtb	r2, r2
 800daea:	701a      	strb	r2, [r3, #0]
 800daec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800daee:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 800daf0:	697b      	ldr	r3, [r7, #20]
 800daf2:	627b      	str	r3, [r7, #36]	@ 0x24
 800daf4:	683b      	ldr	r3, [r7, #0]
 800daf6:	623b      	str	r3, [r7, #32]
 800daf8:	e00b      	b.n	800db12 <SEGGER_SYSVIEW_RecordU32x3+0xba>
 800dafa:	6a3b      	ldr	r3, [r7, #32]
 800dafc:	b2da      	uxtb	r2, r3
 800dafe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db00:	1c59      	adds	r1, r3, #1
 800db02:	6279      	str	r1, [r7, #36]	@ 0x24
 800db04:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800db08:	b2d2      	uxtb	r2, r2
 800db0a:	701a      	strb	r2, [r3, #0]
 800db0c:	6a3b      	ldr	r3, [r7, #32]
 800db0e:	09db      	lsrs	r3, r3, #7
 800db10:	623b      	str	r3, [r7, #32]
 800db12:	6a3b      	ldr	r3, [r7, #32]
 800db14:	2b7f      	cmp	r3, #127	@ 0x7f
 800db16:	d8f0      	bhi.n	800dafa <SEGGER_SYSVIEW_RecordU32x3+0xa2>
 800db18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db1a:	1c5a      	adds	r2, r3, #1
 800db1c:	627a      	str	r2, [r7, #36]	@ 0x24
 800db1e:	6a3a      	ldr	r2, [r7, #32]
 800db20:	b2d2      	uxtb	r2, r2
 800db22:	701a      	strb	r2, [r3, #0]
 800db24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db26:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800db28:	68fa      	ldr	r2, [r7, #12]
 800db2a:	6979      	ldr	r1, [r7, #20]
 800db2c:	69b8      	ldr	r0, [r7, #24]
 800db2e:	f7ff fd1d 	bl	800d56c <_SendPacket>
  RECORD_END();
 800db32:	69fb      	ldr	r3, [r7, #28]
 800db34:	f383 8811 	msr	BASEPRI, r3
}
 800db38:	bf00      	nop
 800db3a:	3738      	adds	r7, #56	@ 0x38
 800db3c:	46bd      	mov	sp, r7
 800db3e:	bd80      	pop	{r7, pc}
 800db40:	2001bf28 	.word	0x2001bf28

0800db44 <SEGGER_SYSVIEW_RecordU32x4>:
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x4(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3) {
 800db44:	b580      	push	{r7, lr}
 800db46:	b090      	sub	sp, #64	@ 0x40
 800db48:	af00      	add	r7, sp, #0
 800db4a:	60f8      	str	r0, [r7, #12]
 800db4c:	60b9      	str	r1, [r7, #8]
 800db4e:	607a      	str	r2, [r7, #4]
 800db50:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800db52:	f3ef 8311 	mrs	r3, BASEPRI
 800db56:	f04f 0120 	mov.w	r1, #32
 800db5a:	f381 8811 	msr	BASEPRI, r1
 800db5e:	61fb      	str	r3, [r7, #28]
 800db60:	4840      	ldr	r0, [pc, #256]	@ (800dc64 <SEGGER_SYSVIEW_RecordU32x4+0x120>)
 800db62:	f7ff fc17 	bl	800d394 <_PreparePacket>
 800db66:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800db68:	69bb      	ldr	r3, [r7, #24]
 800db6a:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800db6c:	697b      	ldr	r3, [r7, #20]
 800db6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800db70:	68bb      	ldr	r3, [r7, #8]
 800db72:	63bb      	str	r3, [r7, #56]	@ 0x38
 800db74:	e00b      	b.n	800db8e <SEGGER_SYSVIEW_RecordU32x4+0x4a>
 800db76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db78:	b2da      	uxtb	r2, r3
 800db7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800db7c:	1c59      	adds	r1, r3, #1
 800db7e:	63f9      	str	r1, [r7, #60]	@ 0x3c
 800db80:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800db84:	b2d2      	uxtb	r2, r2
 800db86:	701a      	strb	r2, [r3, #0]
 800db88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db8a:	09db      	lsrs	r3, r3, #7
 800db8c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800db8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db90:	2b7f      	cmp	r3, #127	@ 0x7f
 800db92:	d8f0      	bhi.n	800db76 <SEGGER_SYSVIEW_RecordU32x4+0x32>
 800db94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800db96:	1c5a      	adds	r2, r3, #1
 800db98:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800db9a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800db9c:	b2d2      	uxtb	r2, r2
 800db9e:	701a      	strb	r2, [r3, #0]
 800dba0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dba2:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800dba4:	697b      	ldr	r3, [r7, #20]
 800dba6:	637b      	str	r3, [r7, #52]	@ 0x34
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	633b      	str	r3, [r7, #48]	@ 0x30
 800dbac:	e00b      	b.n	800dbc6 <SEGGER_SYSVIEW_RecordU32x4+0x82>
 800dbae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dbb0:	b2da      	uxtb	r2, r3
 800dbb2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dbb4:	1c59      	adds	r1, r3, #1
 800dbb6:	6379      	str	r1, [r7, #52]	@ 0x34
 800dbb8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800dbbc:	b2d2      	uxtb	r2, r2
 800dbbe:	701a      	strb	r2, [r3, #0]
 800dbc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dbc2:	09db      	lsrs	r3, r3, #7
 800dbc4:	633b      	str	r3, [r7, #48]	@ 0x30
 800dbc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dbc8:	2b7f      	cmp	r3, #127	@ 0x7f
 800dbca:	d8f0      	bhi.n	800dbae <SEGGER_SYSVIEW_RecordU32x4+0x6a>
 800dbcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dbce:	1c5a      	adds	r2, r3, #1
 800dbd0:	637a      	str	r2, [r7, #52]	@ 0x34
 800dbd2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dbd4:	b2d2      	uxtb	r2, r2
 800dbd6:	701a      	strb	r2, [r3, #0]
 800dbd8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dbda:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 800dbdc:	697b      	ldr	r3, [r7, #20]
 800dbde:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800dbe0:	683b      	ldr	r3, [r7, #0]
 800dbe2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800dbe4:	e00b      	b.n	800dbfe <SEGGER_SYSVIEW_RecordU32x4+0xba>
 800dbe6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dbe8:	b2da      	uxtb	r2, r3
 800dbea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dbec:	1c59      	adds	r1, r3, #1
 800dbee:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800dbf0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800dbf4:	b2d2      	uxtb	r2, r2
 800dbf6:	701a      	strb	r2, [r3, #0]
 800dbf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dbfa:	09db      	lsrs	r3, r3, #7
 800dbfc:	62bb      	str	r3, [r7, #40]	@ 0x28
 800dbfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc00:	2b7f      	cmp	r3, #127	@ 0x7f
 800dc02:	d8f0      	bhi.n	800dbe6 <SEGGER_SYSVIEW_RecordU32x4+0xa2>
 800dc04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc06:	1c5a      	adds	r2, r3, #1
 800dc08:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800dc0a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800dc0c:	b2d2      	uxtb	r2, r2
 800dc0e:	701a      	strb	r2, [r3, #0]
 800dc10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc12:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 800dc14:	697b      	ldr	r3, [r7, #20]
 800dc16:	627b      	str	r3, [r7, #36]	@ 0x24
 800dc18:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dc1a:	623b      	str	r3, [r7, #32]
 800dc1c:	e00b      	b.n	800dc36 <SEGGER_SYSVIEW_RecordU32x4+0xf2>
 800dc1e:	6a3b      	ldr	r3, [r7, #32]
 800dc20:	b2da      	uxtb	r2, r3
 800dc22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc24:	1c59      	adds	r1, r3, #1
 800dc26:	6279      	str	r1, [r7, #36]	@ 0x24
 800dc28:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800dc2c:	b2d2      	uxtb	r2, r2
 800dc2e:	701a      	strb	r2, [r3, #0]
 800dc30:	6a3b      	ldr	r3, [r7, #32]
 800dc32:	09db      	lsrs	r3, r3, #7
 800dc34:	623b      	str	r3, [r7, #32]
 800dc36:	6a3b      	ldr	r3, [r7, #32]
 800dc38:	2b7f      	cmp	r3, #127	@ 0x7f
 800dc3a:	d8f0      	bhi.n	800dc1e <SEGGER_SYSVIEW_RecordU32x4+0xda>
 800dc3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc3e:	1c5a      	adds	r2, r3, #1
 800dc40:	627a      	str	r2, [r7, #36]	@ 0x24
 800dc42:	6a3a      	ldr	r2, [r7, #32]
 800dc44:	b2d2      	uxtb	r2, r2
 800dc46:	701a      	strb	r2, [r3, #0]
 800dc48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc4a:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800dc4c:	68fa      	ldr	r2, [r7, #12]
 800dc4e:	6979      	ldr	r1, [r7, #20]
 800dc50:	69b8      	ldr	r0, [r7, #24]
 800dc52:	f7ff fc8b 	bl	800d56c <_SendPacket>
  RECORD_END();
 800dc56:	69fb      	ldr	r3, [r7, #28]
 800dc58:	f383 8811 	msr	BASEPRI, r3
}
 800dc5c:	bf00      	nop
 800dc5e:	3740      	adds	r7, #64	@ 0x40
 800dc60:	46bd      	mov	sp, r7
 800dc62:	bd80      	pop	{r7, pc}
 800dc64:	2001bf28 	.word	0x2001bf28

0800dc68 <SEGGER_SYSVIEW_RecordU32x5>:
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*    Para4   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x5(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3, U32 Para4) {
 800dc68:	b580      	push	{r7, lr}
 800dc6a:	b092      	sub	sp, #72	@ 0x48
 800dc6c:	af00      	add	r7, sp, #0
 800dc6e:	60f8      	str	r0, [r7, #12]
 800dc70:	60b9      	str	r1, [r7, #8]
 800dc72:	607a      	str	r2, [r7, #4]
 800dc74:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 5 * SEGGER_SYSVIEW_QUANTA_U32);
 800dc76:	f3ef 8311 	mrs	r3, BASEPRI
 800dc7a:	f04f 0120 	mov.w	r1, #32
 800dc7e:	f381 8811 	msr	BASEPRI, r1
 800dc82:	61fb      	str	r3, [r7, #28]
 800dc84:	484e      	ldr	r0, [pc, #312]	@ (800ddc0 <SEGGER_SYSVIEW_RecordU32x5+0x158>)
 800dc86:	f7ff fb85 	bl	800d394 <_PreparePacket>
 800dc8a:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800dc8c:	69bb      	ldr	r3, [r7, #24]
 800dc8e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800dc90:	697b      	ldr	r3, [r7, #20]
 800dc92:	647b      	str	r3, [r7, #68]	@ 0x44
 800dc94:	68bb      	ldr	r3, [r7, #8]
 800dc96:	643b      	str	r3, [r7, #64]	@ 0x40
 800dc98:	e00b      	b.n	800dcb2 <SEGGER_SYSVIEW_RecordU32x5+0x4a>
 800dc9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dc9c:	b2da      	uxtb	r2, r3
 800dc9e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dca0:	1c59      	adds	r1, r3, #1
 800dca2:	6479      	str	r1, [r7, #68]	@ 0x44
 800dca4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800dca8:	b2d2      	uxtb	r2, r2
 800dcaa:	701a      	strb	r2, [r3, #0]
 800dcac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dcae:	09db      	lsrs	r3, r3, #7
 800dcb0:	643b      	str	r3, [r7, #64]	@ 0x40
 800dcb2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dcb4:	2b7f      	cmp	r3, #127	@ 0x7f
 800dcb6:	d8f0      	bhi.n	800dc9a <SEGGER_SYSVIEW_RecordU32x5+0x32>
 800dcb8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dcba:	1c5a      	adds	r2, r3, #1
 800dcbc:	647a      	str	r2, [r7, #68]	@ 0x44
 800dcbe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800dcc0:	b2d2      	uxtb	r2, r2
 800dcc2:	701a      	strb	r2, [r3, #0]
 800dcc4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dcc6:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800dcc8:	697b      	ldr	r3, [r7, #20]
 800dcca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dccc:	687b      	ldr	r3, [r7, #4]
 800dcce:	63bb      	str	r3, [r7, #56]	@ 0x38
 800dcd0:	e00b      	b.n	800dcea <SEGGER_SYSVIEW_RecordU32x5+0x82>
 800dcd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dcd4:	b2da      	uxtb	r2, r3
 800dcd6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dcd8:	1c59      	adds	r1, r3, #1
 800dcda:	63f9      	str	r1, [r7, #60]	@ 0x3c
 800dcdc:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800dce0:	b2d2      	uxtb	r2, r2
 800dce2:	701a      	strb	r2, [r3, #0]
 800dce4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dce6:	09db      	lsrs	r3, r3, #7
 800dce8:	63bb      	str	r3, [r7, #56]	@ 0x38
 800dcea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dcec:	2b7f      	cmp	r3, #127	@ 0x7f
 800dcee:	d8f0      	bhi.n	800dcd2 <SEGGER_SYSVIEW_RecordU32x5+0x6a>
 800dcf0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dcf2:	1c5a      	adds	r2, r3, #1
 800dcf4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800dcf6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800dcf8:	b2d2      	uxtb	r2, r2
 800dcfa:	701a      	strb	r2, [r3, #0]
 800dcfc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dcfe:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 800dd00:	697b      	ldr	r3, [r7, #20]
 800dd02:	637b      	str	r3, [r7, #52]	@ 0x34
 800dd04:	683b      	ldr	r3, [r7, #0]
 800dd06:	633b      	str	r3, [r7, #48]	@ 0x30
 800dd08:	e00b      	b.n	800dd22 <SEGGER_SYSVIEW_RecordU32x5+0xba>
 800dd0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd0c:	b2da      	uxtb	r2, r3
 800dd0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dd10:	1c59      	adds	r1, r3, #1
 800dd12:	6379      	str	r1, [r7, #52]	@ 0x34
 800dd14:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800dd18:	b2d2      	uxtb	r2, r2
 800dd1a:	701a      	strb	r2, [r3, #0]
 800dd1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd1e:	09db      	lsrs	r3, r3, #7
 800dd20:	633b      	str	r3, [r7, #48]	@ 0x30
 800dd22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd24:	2b7f      	cmp	r3, #127	@ 0x7f
 800dd26:	d8f0      	bhi.n	800dd0a <SEGGER_SYSVIEW_RecordU32x5+0xa2>
 800dd28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dd2a:	1c5a      	adds	r2, r3, #1
 800dd2c:	637a      	str	r2, [r7, #52]	@ 0x34
 800dd2e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dd30:	b2d2      	uxtb	r2, r2
 800dd32:	701a      	strb	r2, [r3, #0]
 800dd34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dd36:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 800dd38:	697b      	ldr	r3, [r7, #20]
 800dd3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800dd3c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dd3e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800dd40:	e00b      	b.n	800dd5a <SEGGER_SYSVIEW_RecordU32x5+0xf2>
 800dd42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dd44:	b2da      	uxtb	r2, r3
 800dd46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd48:	1c59      	adds	r1, r3, #1
 800dd4a:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800dd4c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800dd50:	b2d2      	uxtb	r2, r2
 800dd52:	701a      	strb	r2, [r3, #0]
 800dd54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dd56:	09db      	lsrs	r3, r3, #7
 800dd58:	62bb      	str	r3, [r7, #40]	@ 0x28
 800dd5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dd5c:	2b7f      	cmp	r3, #127	@ 0x7f
 800dd5e:	d8f0      	bhi.n	800dd42 <SEGGER_SYSVIEW_RecordU32x5+0xda>
 800dd60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd62:	1c5a      	adds	r2, r3, #1
 800dd64:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800dd66:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800dd68:	b2d2      	uxtb	r2, r2
 800dd6a:	701a      	strb	r2, [r3, #0]
 800dd6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd6e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para4);
 800dd70:	697b      	ldr	r3, [r7, #20]
 800dd72:	627b      	str	r3, [r7, #36]	@ 0x24
 800dd74:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800dd76:	623b      	str	r3, [r7, #32]
 800dd78:	e00b      	b.n	800dd92 <SEGGER_SYSVIEW_RecordU32x5+0x12a>
 800dd7a:	6a3b      	ldr	r3, [r7, #32]
 800dd7c:	b2da      	uxtb	r2, r3
 800dd7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd80:	1c59      	adds	r1, r3, #1
 800dd82:	6279      	str	r1, [r7, #36]	@ 0x24
 800dd84:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800dd88:	b2d2      	uxtb	r2, r2
 800dd8a:	701a      	strb	r2, [r3, #0]
 800dd8c:	6a3b      	ldr	r3, [r7, #32]
 800dd8e:	09db      	lsrs	r3, r3, #7
 800dd90:	623b      	str	r3, [r7, #32]
 800dd92:	6a3b      	ldr	r3, [r7, #32]
 800dd94:	2b7f      	cmp	r3, #127	@ 0x7f
 800dd96:	d8f0      	bhi.n	800dd7a <SEGGER_SYSVIEW_RecordU32x5+0x112>
 800dd98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd9a:	1c5a      	adds	r2, r3, #1
 800dd9c:	627a      	str	r2, [r7, #36]	@ 0x24
 800dd9e:	6a3a      	ldr	r2, [r7, #32]
 800dda0:	b2d2      	uxtb	r2, r2
 800dda2:	701a      	strb	r2, [r3, #0]
 800dda4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dda6:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800dda8:	68fa      	ldr	r2, [r7, #12]
 800ddaa:	6979      	ldr	r1, [r7, #20]
 800ddac:	69b8      	ldr	r0, [r7, #24]
 800ddae:	f7ff fbdd 	bl	800d56c <_SendPacket>
  RECORD_END();
 800ddb2:	69fb      	ldr	r3, [r7, #28]
 800ddb4:	f383 8811 	msr	BASEPRI, r3
}
 800ddb8:	bf00      	nop
 800ddba:	3748      	adds	r7, #72	@ 0x48
 800ddbc:	46bd      	mov	sp, r7
 800ddbe:	bd80      	pop	{r7, pc}
 800ddc0:	2001bf28 	.word	0x2001bf28

0800ddc4 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 800ddc4:	b580      	push	{r7, lr}
 800ddc6:	b08c      	sub	sp, #48	@ 0x30
 800ddc8:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 800ddca:	4b58      	ldr	r3, [pc, #352]	@ (800df2c <SEGGER_SYSVIEW_Start+0x168>)
 800ddcc:	2201      	movs	r2, #1
 800ddce:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 800ddd0:	f3ef 8311 	mrs	r3, BASEPRI
 800ddd4:	f04f 0120 	mov.w	r1, #32
 800ddd8:	f381 8811 	msr	BASEPRI, r1
 800dddc:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 800ddde:	4b53      	ldr	r3, [pc, #332]	@ (800df2c <SEGGER_SYSVIEW_Start+0x168>)
 800dde0:	785b      	ldrb	r3, [r3, #1]
 800dde2:	220a      	movs	r2, #10
 800dde4:	4952      	ldr	r1, [pc, #328]	@ (800df30 <SEGGER_SYSVIEW_Start+0x16c>)
 800dde6:	4618      	mov	r0, r3
 800dde8:	f7f2 f9f2 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 800ddec:	68fb      	ldr	r3, [r7, #12]
 800ddee:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 800ddf2:	200a      	movs	r0, #10
 800ddf4:	f7ff fd7c 	bl	800d8f0 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800ddf8:	f3ef 8311 	mrs	r3, BASEPRI
 800ddfc:	f04f 0120 	mov.w	r1, #32
 800de00:	f381 8811 	msr	BASEPRI, r1
 800de04:	60bb      	str	r3, [r7, #8]
 800de06:	484b      	ldr	r0, [pc, #300]	@ (800df34 <SEGGER_SYSVIEW_Start+0x170>)
 800de08:	f7ff fac4 	bl	800d394 <_PreparePacket>
 800de0c:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 800de0e:	687b      	ldr	r3, [r7, #4]
 800de10:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800de12:	683b      	ldr	r3, [r7, #0]
 800de14:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800de16:	4b45      	ldr	r3, [pc, #276]	@ (800df2c <SEGGER_SYSVIEW_Start+0x168>)
 800de18:	685b      	ldr	r3, [r3, #4]
 800de1a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800de1c:	e00b      	b.n	800de36 <SEGGER_SYSVIEW_Start+0x72>
 800de1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de20:	b2da      	uxtb	r2, r3
 800de22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de24:	1c59      	adds	r1, r3, #1
 800de26:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800de28:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800de2c:	b2d2      	uxtb	r2, r2
 800de2e:	701a      	strb	r2, [r3, #0]
 800de30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de32:	09db      	lsrs	r3, r3, #7
 800de34:	62bb      	str	r3, [r7, #40]	@ 0x28
 800de36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de38:	2b7f      	cmp	r3, #127	@ 0x7f
 800de3a:	d8f0      	bhi.n	800de1e <SEGGER_SYSVIEW_Start+0x5a>
 800de3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de3e:	1c5a      	adds	r2, r3, #1
 800de40:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800de42:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800de44:	b2d2      	uxtb	r2, r2
 800de46:	701a      	strb	r2, [r3, #0]
 800de48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de4a:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 800de4c:	683b      	ldr	r3, [r7, #0]
 800de4e:	627b      	str	r3, [r7, #36]	@ 0x24
 800de50:	4b36      	ldr	r3, [pc, #216]	@ (800df2c <SEGGER_SYSVIEW_Start+0x168>)
 800de52:	689b      	ldr	r3, [r3, #8]
 800de54:	623b      	str	r3, [r7, #32]
 800de56:	e00b      	b.n	800de70 <SEGGER_SYSVIEW_Start+0xac>
 800de58:	6a3b      	ldr	r3, [r7, #32]
 800de5a:	b2da      	uxtb	r2, r3
 800de5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de5e:	1c59      	adds	r1, r3, #1
 800de60:	6279      	str	r1, [r7, #36]	@ 0x24
 800de62:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800de66:	b2d2      	uxtb	r2, r2
 800de68:	701a      	strb	r2, [r3, #0]
 800de6a:	6a3b      	ldr	r3, [r7, #32]
 800de6c:	09db      	lsrs	r3, r3, #7
 800de6e:	623b      	str	r3, [r7, #32]
 800de70:	6a3b      	ldr	r3, [r7, #32]
 800de72:	2b7f      	cmp	r3, #127	@ 0x7f
 800de74:	d8f0      	bhi.n	800de58 <SEGGER_SYSVIEW_Start+0x94>
 800de76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de78:	1c5a      	adds	r2, r3, #1
 800de7a:	627a      	str	r2, [r7, #36]	@ 0x24
 800de7c:	6a3a      	ldr	r2, [r7, #32]
 800de7e:	b2d2      	uxtb	r2, r2
 800de80:	701a      	strb	r2, [r3, #0]
 800de82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de84:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800de86:	683b      	ldr	r3, [r7, #0]
 800de88:	61fb      	str	r3, [r7, #28]
 800de8a:	4b28      	ldr	r3, [pc, #160]	@ (800df2c <SEGGER_SYSVIEW_Start+0x168>)
 800de8c:	691b      	ldr	r3, [r3, #16]
 800de8e:	61bb      	str	r3, [r7, #24]
 800de90:	e00b      	b.n	800deaa <SEGGER_SYSVIEW_Start+0xe6>
 800de92:	69bb      	ldr	r3, [r7, #24]
 800de94:	b2da      	uxtb	r2, r3
 800de96:	69fb      	ldr	r3, [r7, #28]
 800de98:	1c59      	adds	r1, r3, #1
 800de9a:	61f9      	str	r1, [r7, #28]
 800de9c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800dea0:	b2d2      	uxtb	r2, r2
 800dea2:	701a      	strb	r2, [r3, #0]
 800dea4:	69bb      	ldr	r3, [r7, #24]
 800dea6:	09db      	lsrs	r3, r3, #7
 800dea8:	61bb      	str	r3, [r7, #24]
 800deaa:	69bb      	ldr	r3, [r7, #24]
 800deac:	2b7f      	cmp	r3, #127	@ 0x7f
 800deae:	d8f0      	bhi.n	800de92 <SEGGER_SYSVIEW_Start+0xce>
 800deb0:	69fb      	ldr	r3, [r7, #28]
 800deb2:	1c5a      	adds	r2, r3, #1
 800deb4:	61fa      	str	r2, [r7, #28]
 800deb6:	69ba      	ldr	r2, [r7, #24]
 800deb8:	b2d2      	uxtb	r2, r2
 800deba:	701a      	strb	r2, [r3, #0]
 800debc:	69fb      	ldr	r3, [r7, #28]
 800debe:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800dec0:	683b      	ldr	r3, [r7, #0]
 800dec2:	617b      	str	r3, [r7, #20]
 800dec4:	2300      	movs	r3, #0
 800dec6:	613b      	str	r3, [r7, #16]
 800dec8:	e00b      	b.n	800dee2 <SEGGER_SYSVIEW_Start+0x11e>
 800deca:	693b      	ldr	r3, [r7, #16]
 800decc:	b2da      	uxtb	r2, r3
 800dece:	697b      	ldr	r3, [r7, #20]
 800ded0:	1c59      	adds	r1, r3, #1
 800ded2:	6179      	str	r1, [r7, #20]
 800ded4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800ded8:	b2d2      	uxtb	r2, r2
 800deda:	701a      	strb	r2, [r3, #0]
 800dedc:	693b      	ldr	r3, [r7, #16]
 800dede:	09db      	lsrs	r3, r3, #7
 800dee0:	613b      	str	r3, [r7, #16]
 800dee2:	693b      	ldr	r3, [r7, #16]
 800dee4:	2b7f      	cmp	r3, #127	@ 0x7f
 800dee6:	d8f0      	bhi.n	800deca <SEGGER_SYSVIEW_Start+0x106>
 800dee8:	697b      	ldr	r3, [r7, #20]
 800deea:	1c5a      	adds	r2, r3, #1
 800deec:	617a      	str	r2, [r7, #20]
 800deee:	693a      	ldr	r2, [r7, #16]
 800def0:	b2d2      	uxtb	r2, r2
 800def2:	701a      	strb	r2, [r3, #0]
 800def4:	697b      	ldr	r3, [r7, #20]
 800def6:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 800def8:	2218      	movs	r2, #24
 800defa:	6839      	ldr	r1, [r7, #0]
 800defc:	6878      	ldr	r0, [r7, #4]
 800defe:	f7ff fb35 	bl	800d56c <_SendPacket>
      RECORD_END();
 800df02:	68bb      	ldr	r3, [r7, #8]
 800df04:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 800df08:	4b08      	ldr	r3, [pc, #32]	@ (800df2c <SEGGER_SYSVIEW_Start+0x168>)
 800df0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800df0c:	2b00      	cmp	r3, #0
 800df0e:	d002      	beq.n	800df16 <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 800df10:	4b06      	ldr	r3, [pc, #24]	@ (800df2c <SEGGER_SYSVIEW_Start+0x168>)
 800df12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800df14:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 800df16:	f000 f9eb 	bl	800e2f0 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 800df1a:	f000 f9b1 	bl	800e280 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 800df1e:	f000 fc8d 	bl	800e83c <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 800df22:	bf00      	nop
 800df24:	3730      	adds	r7, #48	@ 0x30
 800df26:	46bd      	mov	sp, r7
 800df28:	bd80      	pop	{r7, pc}
 800df2a:	bf00      	nop
 800df2c:	2001bef8 	.word	0x2001bef8
 800df30:	08013a84 	.word	0x08013a84
 800df34:	2001bf28 	.word	0x2001bf28

0800df38 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 800df38:	b580      	push	{r7, lr}
 800df3a:	b082      	sub	sp, #8
 800df3c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800df3e:	f3ef 8311 	mrs	r3, BASEPRI
 800df42:	f04f 0120 	mov.w	r1, #32
 800df46:	f381 8811 	msr	BASEPRI, r1
 800df4a:	607b      	str	r3, [r7, #4]
 800df4c:	480b      	ldr	r0, [pc, #44]	@ (800df7c <SEGGER_SYSVIEW_Stop+0x44>)
 800df4e:	f7ff fa21 	bl	800d394 <_PreparePacket>
 800df52:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 800df54:	4b0a      	ldr	r3, [pc, #40]	@ (800df80 <SEGGER_SYSVIEW_Stop+0x48>)
 800df56:	781b      	ldrb	r3, [r3, #0]
 800df58:	2b00      	cmp	r3, #0
 800df5a:	d007      	beq.n	800df6c <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 800df5c:	220b      	movs	r2, #11
 800df5e:	6839      	ldr	r1, [r7, #0]
 800df60:	6838      	ldr	r0, [r7, #0]
 800df62:	f7ff fb03 	bl	800d56c <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 800df66:	4b06      	ldr	r3, [pc, #24]	@ (800df80 <SEGGER_SYSVIEW_Stop+0x48>)
 800df68:	2200      	movs	r2, #0
 800df6a:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 800df6c:	687b      	ldr	r3, [r7, #4]
 800df6e:	f383 8811 	msr	BASEPRI, r3
}
 800df72:	bf00      	nop
 800df74:	3708      	adds	r7, #8
 800df76:	46bd      	mov	sp, r7
 800df78:	bd80      	pop	{r7, pc}
 800df7a:	bf00      	nop
 800df7c:	2001bf28 	.word	0x2001bf28
 800df80:	2001bef8 	.word	0x2001bef8

0800df84 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 800df84:	b580      	push	{r7, lr}
 800df86:	b08c      	sub	sp, #48	@ 0x30
 800df88:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800df8a:	f3ef 8311 	mrs	r3, BASEPRI
 800df8e:	f04f 0120 	mov.w	r1, #32
 800df92:	f381 8811 	msr	BASEPRI, r1
 800df96:	60fb      	str	r3, [r7, #12]
 800df98:	4845      	ldr	r0, [pc, #276]	@ (800e0b0 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 800df9a:	f7ff f9fb 	bl	800d394 <_PreparePacket>
 800df9e:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 800dfa0:	68bb      	ldr	r3, [r7, #8]
 800dfa2:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800dfa4:	687b      	ldr	r3, [r7, #4]
 800dfa6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800dfa8:	4b42      	ldr	r3, [pc, #264]	@ (800e0b4 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800dfaa:	685b      	ldr	r3, [r3, #4]
 800dfac:	62bb      	str	r3, [r7, #40]	@ 0x28
 800dfae:	e00b      	b.n	800dfc8 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 800dfb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dfb2:	b2da      	uxtb	r2, r3
 800dfb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dfb6:	1c59      	adds	r1, r3, #1
 800dfb8:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800dfba:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800dfbe:	b2d2      	uxtb	r2, r2
 800dfc0:	701a      	strb	r2, [r3, #0]
 800dfc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dfc4:	09db      	lsrs	r3, r3, #7
 800dfc6:	62bb      	str	r3, [r7, #40]	@ 0x28
 800dfc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dfca:	2b7f      	cmp	r3, #127	@ 0x7f
 800dfcc:	d8f0      	bhi.n	800dfb0 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 800dfce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dfd0:	1c5a      	adds	r2, r3, #1
 800dfd2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800dfd4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800dfd6:	b2d2      	uxtb	r2, r2
 800dfd8:	701a      	strb	r2, [r3, #0]
 800dfda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dfdc:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 800dfde:	687b      	ldr	r3, [r7, #4]
 800dfe0:	627b      	str	r3, [r7, #36]	@ 0x24
 800dfe2:	4b34      	ldr	r3, [pc, #208]	@ (800e0b4 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800dfe4:	689b      	ldr	r3, [r3, #8]
 800dfe6:	623b      	str	r3, [r7, #32]
 800dfe8:	e00b      	b.n	800e002 <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 800dfea:	6a3b      	ldr	r3, [r7, #32]
 800dfec:	b2da      	uxtb	r2, r3
 800dfee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dff0:	1c59      	adds	r1, r3, #1
 800dff2:	6279      	str	r1, [r7, #36]	@ 0x24
 800dff4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800dff8:	b2d2      	uxtb	r2, r2
 800dffa:	701a      	strb	r2, [r3, #0]
 800dffc:	6a3b      	ldr	r3, [r7, #32]
 800dffe:	09db      	lsrs	r3, r3, #7
 800e000:	623b      	str	r3, [r7, #32]
 800e002:	6a3b      	ldr	r3, [r7, #32]
 800e004:	2b7f      	cmp	r3, #127	@ 0x7f
 800e006:	d8f0      	bhi.n	800dfea <SEGGER_SYSVIEW_GetSysDesc+0x66>
 800e008:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e00a:	1c5a      	adds	r2, r3, #1
 800e00c:	627a      	str	r2, [r7, #36]	@ 0x24
 800e00e:	6a3a      	ldr	r2, [r7, #32]
 800e010:	b2d2      	uxtb	r2, r2
 800e012:	701a      	strb	r2, [r3, #0]
 800e014:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e016:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800e018:	687b      	ldr	r3, [r7, #4]
 800e01a:	61fb      	str	r3, [r7, #28]
 800e01c:	4b25      	ldr	r3, [pc, #148]	@ (800e0b4 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800e01e:	691b      	ldr	r3, [r3, #16]
 800e020:	61bb      	str	r3, [r7, #24]
 800e022:	e00b      	b.n	800e03c <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 800e024:	69bb      	ldr	r3, [r7, #24]
 800e026:	b2da      	uxtb	r2, r3
 800e028:	69fb      	ldr	r3, [r7, #28]
 800e02a:	1c59      	adds	r1, r3, #1
 800e02c:	61f9      	str	r1, [r7, #28]
 800e02e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e032:	b2d2      	uxtb	r2, r2
 800e034:	701a      	strb	r2, [r3, #0]
 800e036:	69bb      	ldr	r3, [r7, #24]
 800e038:	09db      	lsrs	r3, r3, #7
 800e03a:	61bb      	str	r3, [r7, #24]
 800e03c:	69bb      	ldr	r3, [r7, #24]
 800e03e:	2b7f      	cmp	r3, #127	@ 0x7f
 800e040:	d8f0      	bhi.n	800e024 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 800e042:	69fb      	ldr	r3, [r7, #28]
 800e044:	1c5a      	adds	r2, r3, #1
 800e046:	61fa      	str	r2, [r7, #28]
 800e048:	69ba      	ldr	r2, [r7, #24]
 800e04a:	b2d2      	uxtb	r2, r2
 800e04c:	701a      	strb	r2, [r3, #0]
 800e04e:	69fb      	ldr	r3, [r7, #28]
 800e050:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800e052:	687b      	ldr	r3, [r7, #4]
 800e054:	617b      	str	r3, [r7, #20]
 800e056:	2300      	movs	r3, #0
 800e058:	613b      	str	r3, [r7, #16]
 800e05a:	e00b      	b.n	800e074 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 800e05c:	693b      	ldr	r3, [r7, #16]
 800e05e:	b2da      	uxtb	r2, r3
 800e060:	697b      	ldr	r3, [r7, #20]
 800e062:	1c59      	adds	r1, r3, #1
 800e064:	6179      	str	r1, [r7, #20]
 800e066:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e06a:	b2d2      	uxtb	r2, r2
 800e06c:	701a      	strb	r2, [r3, #0]
 800e06e:	693b      	ldr	r3, [r7, #16]
 800e070:	09db      	lsrs	r3, r3, #7
 800e072:	613b      	str	r3, [r7, #16]
 800e074:	693b      	ldr	r3, [r7, #16]
 800e076:	2b7f      	cmp	r3, #127	@ 0x7f
 800e078:	d8f0      	bhi.n	800e05c <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 800e07a:	697b      	ldr	r3, [r7, #20]
 800e07c:	1c5a      	adds	r2, r3, #1
 800e07e:	617a      	str	r2, [r7, #20]
 800e080:	693a      	ldr	r2, [r7, #16]
 800e082:	b2d2      	uxtb	r2, r2
 800e084:	701a      	strb	r2, [r3, #0]
 800e086:	697b      	ldr	r3, [r7, #20]
 800e088:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 800e08a:	2218      	movs	r2, #24
 800e08c:	6879      	ldr	r1, [r7, #4]
 800e08e:	68b8      	ldr	r0, [r7, #8]
 800e090:	f7ff fa6c 	bl	800d56c <_SendPacket>
  RECORD_END();
 800e094:	68fb      	ldr	r3, [r7, #12]
 800e096:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 800e09a:	4b06      	ldr	r3, [pc, #24]	@ (800e0b4 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800e09c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e09e:	2b00      	cmp	r3, #0
 800e0a0:	d002      	beq.n	800e0a8 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 800e0a2:	4b04      	ldr	r3, [pc, #16]	@ (800e0b4 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800e0a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e0a6:	4798      	blx	r3
  }
}
 800e0a8:	bf00      	nop
 800e0aa:	3730      	adds	r7, #48	@ 0x30
 800e0ac:	46bd      	mov	sp, r7
 800e0ae:	bd80      	pop	{r7, pc}
 800e0b0:	2001bf28 	.word	0x2001bf28
 800e0b4:	2001bef8 	.word	0x2001bef8

0800e0b8 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 800e0b8:	b580      	push	{r7, lr}
 800e0ba:	b092      	sub	sp, #72	@ 0x48
 800e0bc:	af00      	add	r7, sp, #0
 800e0be:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 800e0c0:	f3ef 8311 	mrs	r3, BASEPRI
 800e0c4:	f04f 0120 	mov.w	r1, #32
 800e0c8:	f381 8811 	msr	BASEPRI, r1
 800e0cc:	617b      	str	r3, [r7, #20]
 800e0ce:	486a      	ldr	r0, [pc, #424]	@ (800e278 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 800e0d0:	f7ff f960 	bl	800d394 <_PreparePacket>
 800e0d4:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800e0d6:	693b      	ldr	r3, [r7, #16]
 800e0d8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800e0da:	68fb      	ldr	r3, [r7, #12]
 800e0dc:	647b      	str	r3, [r7, #68]	@ 0x44
 800e0de:	687b      	ldr	r3, [r7, #4]
 800e0e0:	681a      	ldr	r2, [r3, #0]
 800e0e2:	4b66      	ldr	r3, [pc, #408]	@ (800e27c <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 800e0e4:	691b      	ldr	r3, [r3, #16]
 800e0e6:	1ad3      	subs	r3, r2, r3
 800e0e8:	643b      	str	r3, [r7, #64]	@ 0x40
 800e0ea:	e00b      	b.n	800e104 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 800e0ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e0ee:	b2da      	uxtb	r2, r3
 800e0f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e0f2:	1c59      	adds	r1, r3, #1
 800e0f4:	6479      	str	r1, [r7, #68]	@ 0x44
 800e0f6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e0fa:	b2d2      	uxtb	r2, r2
 800e0fc:	701a      	strb	r2, [r3, #0]
 800e0fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e100:	09db      	lsrs	r3, r3, #7
 800e102:	643b      	str	r3, [r7, #64]	@ 0x40
 800e104:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e106:	2b7f      	cmp	r3, #127	@ 0x7f
 800e108:	d8f0      	bhi.n	800e0ec <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 800e10a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e10c:	1c5a      	adds	r2, r3, #1
 800e10e:	647a      	str	r2, [r7, #68]	@ 0x44
 800e110:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e112:	b2d2      	uxtb	r2, r2
 800e114:	701a      	strb	r2, [r3, #0]
 800e116:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e118:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 800e11a:	68fb      	ldr	r3, [r7, #12]
 800e11c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e11e:	687b      	ldr	r3, [r7, #4]
 800e120:	689b      	ldr	r3, [r3, #8]
 800e122:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e124:	e00b      	b.n	800e13e <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 800e126:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e128:	b2da      	uxtb	r2, r3
 800e12a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e12c:	1c59      	adds	r1, r3, #1
 800e12e:	63f9      	str	r1, [r7, #60]	@ 0x3c
 800e130:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e134:	b2d2      	uxtb	r2, r2
 800e136:	701a      	strb	r2, [r3, #0]
 800e138:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e13a:	09db      	lsrs	r3, r3, #7
 800e13c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e13e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e140:	2b7f      	cmp	r3, #127	@ 0x7f
 800e142:	d8f0      	bhi.n	800e126 <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 800e144:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e146:	1c5a      	adds	r2, r3, #1
 800e148:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800e14a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e14c:	b2d2      	uxtb	r2, r2
 800e14e:	701a      	strb	r2, [r3, #0]
 800e150:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e152:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 800e154:	687b      	ldr	r3, [r7, #4]
 800e156:	685b      	ldr	r3, [r3, #4]
 800e158:	2220      	movs	r2, #32
 800e15a:	4619      	mov	r1, r3
 800e15c:	68f8      	ldr	r0, [r7, #12]
 800e15e:	f7ff f8e9 	bl	800d334 <_EncodeStr>
 800e162:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 800e164:	2209      	movs	r2, #9
 800e166:	68f9      	ldr	r1, [r7, #12]
 800e168:	6938      	ldr	r0, [r7, #16]
 800e16a:	f7ff f9ff 	bl	800d56c <_SendPacket>
  //
  pPayload = pPayloadStart;
 800e16e:	693b      	ldr	r3, [r7, #16]
 800e170:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800e172:	68fb      	ldr	r3, [r7, #12]
 800e174:	637b      	str	r3, [r7, #52]	@ 0x34
 800e176:	687b      	ldr	r3, [r7, #4]
 800e178:	681a      	ldr	r2, [r3, #0]
 800e17a:	4b40      	ldr	r3, [pc, #256]	@ (800e27c <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 800e17c:	691b      	ldr	r3, [r3, #16]
 800e17e:	1ad3      	subs	r3, r2, r3
 800e180:	633b      	str	r3, [r7, #48]	@ 0x30
 800e182:	e00b      	b.n	800e19c <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 800e184:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e186:	b2da      	uxtb	r2, r3
 800e188:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e18a:	1c59      	adds	r1, r3, #1
 800e18c:	6379      	str	r1, [r7, #52]	@ 0x34
 800e18e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e192:	b2d2      	uxtb	r2, r2
 800e194:	701a      	strb	r2, [r3, #0]
 800e196:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e198:	09db      	lsrs	r3, r3, #7
 800e19a:	633b      	str	r3, [r7, #48]	@ 0x30
 800e19c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e19e:	2b7f      	cmp	r3, #127	@ 0x7f
 800e1a0:	d8f0      	bhi.n	800e184 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 800e1a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e1a4:	1c5a      	adds	r2, r3, #1
 800e1a6:	637a      	str	r2, [r7, #52]	@ 0x34
 800e1a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e1aa:	b2d2      	uxtb	r2, r2
 800e1ac:	701a      	strb	r2, [r3, #0]
 800e1ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e1b0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 800e1b2:	68fb      	ldr	r3, [r7, #12]
 800e1b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e1b6:	687b      	ldr	r3, [r7, #4]
 800e1b8:	68db      	ldr	r3, [r3, #12]
 800e1ba:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e1bc:	e00b      	b.n	800e1d6 <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 800e1be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e1c0:	b2da      	uxtb	r2, r3
 800e1c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e1c4:	1c59      	adds	r1, r3, #1
 800e1c6:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800e1c8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e1cc:	b2d2      	uxtb	r2, r2
 800e1ce:	701a      	strb	r2, [r3, #0]
 800e1d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e1d2:	09db      	lsrs	r3, r3, #7
 800e1d4:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e1d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e1d8:	2b7f      	cmp	r3, #127	@ 0x7f
 800e1da:	d8f0      	bhi.n	800e1be <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 800e1dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e1de:	1c5a      	adds	r2, r3, #1
 800e1e0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800e1e2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e1e4:	b2d2      	uxtb	r2, r2
 800e1e6:	701a      	strb	r2, [r3, #0]
 800e1e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e1ea:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 800e1ec:	68fb      	ldr	r3, [r7, #12]
 800e1ee:	627b      	str	r3, [r7, #36]	@ 0x24
 800e1f0:	687b      	ldr	r3, [r7, #4]
 800e1f2:	691b      	ldr	r3, [r3, #16]
 800e1f4:	623b      	str	r3, [r7, #32]
 800e1f6:	e00b      	b.n	800e210 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 800e1f8:	6a3b      	ldr	r3, [r7, #32]
 800e1fa:	b2da      	uxtb	r2, r3
 800e1fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e1fe:	1c59      	adds	r1, r3, #1
 800e200:	6279      	str	r1, [r7, #36]	@ 0x24
 800e202:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e206:	b2d2      	uxtb	r2, r2
 800e208:	701a      	strb	r2, [r3, #0]
 800e20a:	6a3b      	ldr	r3, [r7, #32]
 800e20c:	09db      	lsrs	r3, r3, #7
 800e20e:	623b      	str	r3, [r7, #32]
 800e210:	6a3b      	ldr	r3, [r7, #32]
 800e212:	2b7f      	cmp	r3, #127	@ 0x7f
 800e214:	d8f0      	bhi.n	800e1f8 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 800e216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e218:	1c5a      	adds	r2, r3, #1
 800e21a:	627a      	str	r2, [r7, #36]	@ 0x24
 800e21c:	6a3a      	ldr	r2, [r7, #32]
 800e21e:	b2d2      	uxtb	r2, r2
 800e220:	701a      	strb	r2, [r3, #0]
 800e222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e224:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 800e226:	68fb      	ldr	r3, [r7, #12]
 800e228:	61fb      	str	r3, [r7, #28]
 800e22a:	2300      	movs	r3, #0
 800e22c:	61bb      	str	r3, [r7, #24]
 800e22e:	e00b      	b.n	800e248 <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 800e230:	69bb      	ldr	r3, [r7, #24]
 800e232:	b2da      	uxtb	r2, r3
 800e234:	69fb      	ldr	r3, [r7, #28]
 800e236:	1c59      	adds	r1, r3, #1
 800e238:	61f9      	str	r1, [r7, #28]
 800e23a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e23e:	b2d2      	uxtb	r2, r2
 800e240:	701a      	strb	r2, [r3, #0]
 800e242:	69bb      	ldr	r3, [r7, #24]
 800e244:	09db      	lsrs	r3, r3, #7
 800e246:	61bb      	str	r3, [r7, #24]
 800e248:	69bb      	ldr	r3, [r7, #24]
 800e24a:	2b7f      	cmp	r3, #127	@ 0x7f
 800e24c:	d8f0      	bhi.n	800e230 <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 800e24e:	69fb      	ldr	r3, [r7, #28]
 800e250:	1c5a      	adds	r2, r3, #1
 800e252:	61fa      	str	r2, [r7, #28]
 800e254:	69ba      	ldr	r2, [r7, #24]
 800e256:	b2d2      	uxtb	r2, r2
 800e258:	701a      	strb	r2, [r3, #0]
 800e25a:	69fb      	ldr	r3, [r7, #28]
 800e25c:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 800e25e:	2215      	movs	r2, #21
 800e260:	68f9      	ldr	r1, [r7, #12]
 800e262:	6938      	ldr	r0, [r7, #16]
 800e264:	f7ff f982 	bl	800d56c <_SendPacket>
  RECORD_END();
 800e268:	697b      	ldr	r3, [r7, #20]
 800e26a:	f383 8811 	msr	BASEPRI, r3
}
 800e26e:	bf00      	nop
 800e270:	3748      	adds	r7, #72	@ 0x48
 800e272:	46bd      	mov	sp, r7
 800e274:	bd80      	pop	{r7, pc}
 800e276:	bf00      	nop
 800e278:	2001bf28 	.word	0x2001bf28
 800e27c:	2001bef8 	.word	0x2001bef8

0800e280 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 800e280:	b580      	push	{r7, lr}
 800e282:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 800e284:	4b07      	ldr	r3, [pc, #28]	@ (800e2a4 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800e286:	6a1b      	ldr	r3, [r3, #32]
 800e288:	2b00      	cmp	r3, #0
 800e28a:	d008      	beq.n	800e29e <SEGGER_SYSVIEW_SendTaskList+0x1e>
 800e28c:	4b05      	ldr	r3, [pc, #20]	@ (800e2a4 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800e28e:	6a1b      	ldr	r3, [r3, #32]
 800e290:	685b      	ldr	r3, [r3, #4]
 800e292:	2b00      	cmp	r3, #0
 800e294:	d003      	beq.n	800e29e <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 800e296:	4b03      	ldr	r3, [pc, #12]	@ (800e2a4 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800e298:	6a1b      	ldr	r3, [r3, #32]
 800e29a:	685b      	ldr	r3, [r3, #4]
 800e29c:	4798      	blx	r3
  }
}
 800e29e:	bf00      	nop
 800e2a0:	bd80      	pop	{r7, pc}
 800e2a2:	bf00      	nop
 800e2a4:	2001bef8 	.word	0x2001bef8

0800e2a8 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 800e2a8:	b580      	push	{r7, lr}
 800e2aa:	b086      	sub	sp, #24
 800e2ac:	af00      	add	r7, sp, #0
 800e2ae:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800e2b0:	f3ef 8311 	mrs	r3, BASEPRI
 800e2b4:	f04f 0120 	mov.w	r1, #32
 800e2b8:	f381 8811 	msr	BASEPRI, r1
 800e2bc:	617b      	str	r3, [r7, #20]
 800e2be:	480b      	ldr	r0, [pc, #44]	@ (800e2ec <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 800e2c0:	f7ff f868 	bl	800d394 <_PreparePacket>
 800e2c4:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800e2c6:	2280      	movs	r2, #128	@ 0x80
 800e2c8:	6879      	ldr	r1, [r7, #4]
 800e2ca:	6938      	ldr	r0, [r7, #16]
 800e2cc:	f7ff f832 	bl	800d334 <_EncodeStr>
 800e2d0:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 800e2d2:	220e      	movs	r2, #14
 800e2d4:	68f9      	ldr	r1, [r7, #12]
 800e2d6:	6938      	ldr	r0, [r7, #16]
 800e2d8:	f7ff f948 	bl	800d56c <_SendPacket>
  RECORD_END();
 800e2dc:	697b      	ldr	r3, [r7, #20]
 800e2de:	f383 8811 	msr	BASEPRI, r3
}
 800e2e2:	bf00      	nop
 800e2e4:	3718      	adds	r7, #24
 800e2e6:	46bd      	mov	sp, r7
 800e2e8:	bd80      	pop	{r7, pc}
 800e2ea:	bf00      	nop
 800e2ec:	2001bf28 	.word	0x2001bf28

0800e2f0 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 800e2f0:	b590      	push	{r4, r7, lr}
 800e2f2:	b083      	sub	sp, #12
 800e2f4:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 800e2f6:	4b15      	ldr	r3, [pc, #84]	@ (800e34c <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800e2f8:	6a1b      	ldr	r3, [r3, #32]
 800e2fa:	2b00      	cmp	r3, #0
 800e2fc:	d01a      	beq.n	800e334 <SEGGER_SYSVIEW_RecordSystime+0x44>
 800e2fe:	4b13      	ldr	r3, [pc, #76]	@ (800e34c <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800e300:	6a1b      	ldr	r3, [r3, #32]
 800e302:	681b      	ldr	r3, [r3, #0]
 800e304:	2b00      	cmp	r3, #0
 800e306:	d015      	beq.n	800e334 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 800e308:	4b10      	ldr	r3, [pc, #64]	@ (800e34c <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800e30a:	6a1b      	ldr	r3, [r3, #32]
 800e30c:	681b      	ldr	r3, [r3, #0]
 800e30e:	4798      	blx	r3
 800e310:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800e314:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 800e316:	e9d7 0100 	ldrd	r0, r1, [r7]
 800e31a:	f04f 0200 	mov.w	r2, #0
 800e31e:	f04f 0300 	mov.w	r3, #0
 800e322:	000a      	movs	r2, r1
 800e324:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800e326:	4613      	mov	r3, r2
 800e328:	461a      	mov	r2, r3
 800e32a:	4621      	mov	r1, r4
 800e32c:	200d      	movs	r0, #13
 800e32e:	f7ff fb39 	bl	800d9a4 <SEGGER_SYSVIEW_RecordU32x2>
 800e332:	e006      	b.n	800e342 <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 800e334:	4b06      	ldr	r3, [pc, #24]	@ (800e350 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 800e336:	681b      	ldr	r3, [r3, #0]
 800e338:	4619      	mov	r1, r3
 800e33a:	200c      	movs	r0, #12
 800e33c:	f7ff faf6 	bl	800d92c <SEGGER_SYSVIEW_RecordU32>
  }
}
 800e340:	bf00      	nop
 800e342:	bf00      	nop
 800e344:	370c      	adds	r7, #12
 800e346:	46bd      	mov	sp, r7
 800e348:	bd90      	pop	{r4, r7, pc}
 800e34a:	bf00      	nop
 800e34c:	2001bef8 	.word	0x2001bef8
 800e350:	e0001004 	.word	0xe0001004

0800e354 <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 800e354:	b580      	push	{r7, lr}
 800e356:	b086      	sub	sp, #24
 800e358:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800e35a:	f3ef 8311 	mrs	r3, BASEPRI
 800e35e:	f04f 0120 	mov.w	r1, #32
 800e362:	f381 8811 	msr	BASEPRI, r1
 800e366:	60fb      	str	r3, [r7, #12]
 800e368:	4819      	ldr	r0, [pc, #100]	@ (800e3d0 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 800e36a:	f7ff f813 	bl	800d394 <_PreparePacket>
 800e36e:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 800e370:	68bb      	ldr	r3, [r7, #8]
 800e372:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 800e374:	4b17      	ldr	r3, [pc, #92]	@ (800e3d4 <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 800e376:	681b      	ldr	r3, [r3, #0]
 800e378:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e37c:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 800e37e:	687b      	ldr	r3, [r7, #4]
 800e380:	617b      	str	r3, [r7, #20]
 800e382:	683b      	ldr	r3, [r7, #0]
 800e384:	613b      	str	r3, [r7, #16]
 800e386:	e00b      	b.n	800e3a0 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 800e388:	693b      	ldr	r3, [r7, #16]
 800e38a:	b2da      	uxtb	r2, r3
 800e38c:	697b      	ldr	r3, [r7, #20]
 800e38e:	1c59      	adds	r1, r3, #1
 800e390:	6179      	str	r1, [r7, #20]
 800e392:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e396:	b2d2      	uxtb	r2, r2
 800e398:	701a      	strb	r2, [r3, #0]
 800e39a:	693b      	ldr	r3, [r7, #16]
 800e39c:	09db      	lsrs	r3, r3, #7
 800e39e:	613b      	str	r3, [r7, #16]
 800e3a0:	693b      	ldr	r3, [r7, #16]
 800e3a2:	2b7f      	cmp	r3, #127	@ 0x7f
 800e3a4:	d8f0      	bhi.n	800e388 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 800e3a6:	697b      	ldr	r3, [r7, #20]
 800e3a8:	1c5a      	adds	r2, r3, #1
 800e3aa:	617a      	str	r2, [r7, #20]
 800e3ac:	693a      	ldr	r2, [r7, #16]
 800e3ae:	b2d2      	uxtb	r2, r2
 800e3b0:	701a      	strb	r2, [r3, #0]
 800e3b2:	697b      	ldr	r3, [r7, #20]
 800e3b4:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 800e3b6:	2202      	movs	r2, #2
 800e3b8:	6879      	ldr	r1, [r7, #4]
 800e3ba:	68b8      	ldr	r0, [r7, #8]
 800e3bc:	f7ff f8d6 	bl	800d56c <_SendPacket>
  RECORD_END();
 800e3c0:	68fb      	ldr	r3, [r7, #12]
 800e3c2:	f383 8811 	msr	BASEPRI, r3
}
 800e3c6:	bf00      	nop
 800e3c8:	3718      	adds	r7, #24
 800e3ca:	46bd      	mov	sp, r7
 800e3cc:	bd80      	pop	{r7, pc}
 800e3ce:	bf00      	nop
 800e3d0:	2001bf28 	.word	0x2001bf28
 800e3d4:	e000ed04 	.word	0xe000ed04

0800e3d8 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 800e3d8:	b580      	push	{r7, lr}
 800e3da:	b082      	sub	sp, #8
 800e3dc:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800e3de:	f3ef 8311 	mrs	r3, BASEPRI
 800e3e2:	f04f 0120 	mov.w	r1, #32
 800e3e6:	f381 8811 	msr	BASEPRI, r1
 800e3ea:	607b      	str	r3, [r7, #4]
 800e3ec:	4807      	ldr	r0, [pc, #28]	@ (800e40c <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 800e3ee:	f7fe ffd1 	bl	800d394 <_PreparePacket>
 800e3f2:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 800e3f4:	2203      	movs	r2, #3
 800e3f6:	6839      	ldr	r1, [r7, #0]
 800e3f8:	6838      	ldr	r0, [r7, #0]
 800e3fa:	f7ff f8b7 	bl	800d56c <_SendPacket>
  RECORD_END();
 800e3fe:	687b      	ldr	r3, [r7, #4]
 800e400:	f383 8811 	msr	BASEPRI, r3
}
 800e404:	bf00      	nop
 800e406:	3708      	adds	r7, #8
 800e408:	46bd      	mov	sp, r7
 800e40a:	bd80      	pop	{r7, pc}
 800e40c:	2001bf28 	.word	0x2001bf28

0800e410 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 800e410:	b580      	push	{r7, lr}
 800e412:	b082      	sub	sp, #8
 800e414:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800e416:	f3ef 8311 	mrs	r3, BASEPRI
 800e41a:	f04f 0120 	mov.w	r1, #32
 800e41e:	f381 8811 	msr	BASEPRI, r1
 800e422:	607b      	str	r3, [r7, #4]
 800e424:	4807      	ldr	r0, [pc, #28]	@ (800e444 <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 800e426:	f7fe ffb5 	bl	800d394 <_PreparePacket>
 800e42a:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 800e42c:	2212      	movs	r2, #18
 800e42e:	6839      	ldr	r1, [r7, #0]
 800e430:	6838      	ldr	r0, [r7, #0]
 800e432:	f7ff f89b 	bl	800d56c <_SendPacket>
  RECORD_END();
 800e436:	687b      	ldr	r3, [r7, #4]
 800e438:	f383 8811 	msr	BASEPRI, r3
}
 800e43c:	bf00      	nop
 800e43e:	3708      	adds	r7, #8
 800e440:	46bd      	mov	sp, r7
 800e442:	bd80      	pop	{r7, pc}
 800e444:	2001bf28 	.word	0x2001bf28

0800e448 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 800e448:	b580      	push	{r7, lr}
 800e44a:	b082      	sub	sp, #8
 800e44c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800e44e:	f3ef 8311 	mrs	r3, BASEPRI
 800e452:	f04f 0120 	mov.w	r1, #32
 800e456:	f381 8811 	msr	BASEPRI, r1
 800e45a:	607b      	str	r3, [r7, #4]
 800e45c:	4807      	ldr	r0, [pc, #28]	@ (800e47c <SEGGER_SYSVIEW_OnIdle+0x34>)
 800e45e:	f7fe ff99 	bl	800d394 <_PreparePacket>
 800e462:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 800e464:	2211      	movs	r2, #17
 800e466:	6839      	ldr	r1, [r7, #0]
 800e468:	6838      	ldr	r0, [r7, #0]
 800e46a:	f7ff f87f 	bl	800d56c <_SendPacket>
  RECORD_END();
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	f383 8811 	msr	BASEPRI, r3
}
 800e474:	bf00      	nop
 800e476:	3708      	adds	r7, #8
 800e478:	46bd      	mov	sp, r7
 800e47a:	bd80      	pop	{r7, pc}
 800e47c:	2001bf28 	.word	0x2001bf28

0800e480 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 800e480:	b580      	push	{r7, lr}
 800e482:	b088      	sub	sp, #32
 800e484:	af00      	add	r7, sp, #0
 800e486:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800e488:	f3ef 8311 	mrs	r3, BASEPRI
 800e48c:	f04f 0120 	mov.w	r1, #32
 800e490:	f381 8811 	msr	BASEPRI, r1
 800e494:	617b      	str	r3, [r7, #20]
 800e496:	4819      	ldr	r0, [pc, #100]	@ (800e4fc <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 800e498:	f7fe ff7c 	bl	800d394 <_PreparePacket>
 800e49c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800e49e:	693b      	ldr	r3, [r7, #16]
 800e4a0:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800e4a2:	4b17      	ldr	r3, [pc, #92]	@ (800e500 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 800e4a4:	691b      	ldr	r3, [r3, #16]
 800e4a6:	687a      	ldr	r2, [r7, #4]
 800e4a8:	1ad3      	subs	r3, r2, r3
 800e4aa:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800e4ac:	68fb      	ldr	r3, [r7, #12]
 800e4ae:	61fb      	str	r3, [r7, #28]
 800e4b0:	687b      	ldr	r3, [r7, #4]
 800e4b2:	61bb      	str	r3, [r7, #24]
 800e4b4:	e00b      	b.n	800e4ce <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 800e4b6:	69bb      	ldr	r3, [r7, #24]
 800e4b8:	b2da      	uxtb	r2, r3
 800e4ba:	69fb      	ldr	r3, [r7, #28]
 800e4bc:	1c59      	adds	r1, r3, #1
 800e4be:	61f9      	str	r1, [r7, #28]
 800e4c0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e4c4:	b2d2      	uxtb	r2, r2
 800e4c6:	701a      	strb	r2, [r3, #0]
 800e4c8:	69bb      	ldr	r3, [r7, #24]
 800e4ca:	09db      	lsrs	r3, r3, #7
 800e4cc:	61bb      	str	r3, [r7, #24]
 800e4ce:	69bb      	ldr	r3, [r7, #24]
 800e4d0:	2b7f      	cmp	r3, #127	@ 0x7f
 800e4d2:	d8f0      	bhi.n	800e4b6 <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 800e4d4:	69fb      	ldr	r3, [r7, #28]
 800e4d6:	1c5a      	adds	r2, r3, #1
 800e4d8:	61fa      	str	r2, [r7, #28]
 800e4da:	69ba      	ldr	r2, [r7, #24]
 800e4dc:	b2d2      	uxtb	r2, r2
 800e4de:	701a      	strb	r2, [r3, #0]
 800e4e0:	69fb      	ldr	r3, [r7, #28]
 800e4e2:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 800e4e4:	2208      	movs	r2, #8
 800e4e6:	68f9      	ldr	r1, [r7, #12]
 800e4e8:	6938      	ldr	r0, [r7, #16]
 800e4ea:	f7ff f83f 	bl	800d56c <_SendPacket>
  RECORD_END();
 800e4ee:	697b      	ldr	r3, [r7, #20]
 800e4f0:	f383 8811 	msr	BASEPRI, r3
}
 800e4f4:	bf00      	nop
 800e4f6:	3720      	adds	r7, #32
 800e4f8:	46bd      	mov	sp, r7
 800e4fa:	bd80      	pop	{r7, pc}
 800e4fc:	2001bf28 	.word	0x2001bf28
 800e500:	2001bef8 	.word	0x2001bef8

0800e504 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 800e504:	b580      	push	{r7, lr}
 800e506:	b088      	sub	sp, #32
 800e508:	af00      	add	r7, sp, #0
 800e50a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800e50c:	f3ef 8311 	mrs	r3, BASEPRI
 800e510:	f04f 0120 	mov.w	r1, #32
 800e514:	f381 8811 	msr	BASEPRI, r1
 800e518:	617b      	str	r3, [r7, #20]
 800e51a:	4819      	ldr	r0, [pc, #100]	@ (800e580 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 800e51c:	f7fe ff3a 	bl	800d394 <_PreparePacket>
 800e520:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800e522:	693b      	ldr	r3, [r7, #16]
 800e524:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800e526:	4b17      	ldr	r3, [pc, #92]	@ (800e584 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 800e528:	691b      	ldr	r3, [r3, #16]
 800e52a:	687a      	ldr	r2, [r7, #4]
 800e52c:	1ad3      	subs	r3, r2, r3
 800e52e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800e530:	68fb      	ldr	r3, [r7, #12]
 800e532:	61fb      	str	r3, [r7, #28]
 800e534:	687b      	ldr	r3, [r7, #4]
 800e536:	61bb      	str	r3, [r7, #24]
 800e538:	e00b      	b.n	800e552 <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 800e53a:	69bb      	ldr	r3, [r7, #24]
 800e53c:	b2da      	uxtb	r2, r3
 800e53e:	69fb      	ldr	r3, [r7, #28]
 800e540:	1c59      	adds	r1, r3, #1
 800e542:	61f9      	str	r1, [r7, #28]
 800e544:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e548:	b2d2      	uxtb	r2, r2
 800e54a:	701a      	strb	r2, [r3, #0]
 800e54c:	69bb      	ldr	r3, [r7, #24]
 800e54e:	09db      	lsrs	r3, r3, #7
 800e550:	61bb      	str	r3, [r7, #24]
 800e552:	69bb      	ldr	r3, [r7, #24]
 800e554:	2b7f      	cmp	r3, #127	@ 0x7f
 800e556:	d8f0      	bhi.n	800e53a <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 800e558:	69fb      	ldr	r3, [r7, #28]
 800e55a:	1c5a      	adds	r2, r3, #1
 800e55c:	61fa      	str	r2, [r7, #28]
 800e55e:	69ba      	ldr	r2, [r7, #24]
 800e560:	b2d2      	uxtb	r2, r2
 800e562:	701a      	strb	r2, [r3, #0]
 800e564:	69fb      	ldr	r3, [r7, #28]
 800e566:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 800e568:	2204      	movs	r2, #4
 800e56a:	68f9      	ldr	r1, [r7, #12]
 800e56c:	6938      	ldr	r0, [r7, #16]
 800e56e:	f7fe fffd 	bl	800d56c <_SendPacket>
  RECORD_END();
 800e572:	697b      	ldr	r3, [r7, #20]
 800e574:	f383 8811 	msr	BASEPRI, r3
}
 800e578:	bf00      	nop
 800e57a:	3720      	adds	r7, #32
 800e57c:	46bd      	mov	sp, r7
 800e57e:	bd80      	pop	{r7, pc}
 800e580:	2001bf28 	.word	0x2001bf28
 800e584:	2001bef8 	.word	0x2001bef8

0800e588 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 800e588:	b580      	push	{r7, lr}
 800e58a:	b088      	sub	sp, #32
 800e58c:	af00      	add	r7, sp, #0
 800e58e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800e590:	f3ef 8311 	mrs	r3, BASEPRI
 800e594:	f04f 0120 	mov.w	r1, #32
 800e598:	f381 8811 	msr	BASEPRI, r1
 800e59c:	617b      	str	r3, [r7, #20]
 800e59e:	4819      	ldr	r0, [pc, #100]	@ (800e604 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 800e5a0:	f7fe fef8 	bl	800d394 <_PreparePacket>
 800e5a4:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800e5a6:	693b      	ldr	r3, [r7, #16]
 800e5a8:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800e5aa:	4b17      	ldr	r3, [pc, #92]	@ (800e608 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 800e5ac:	691b      	ldr	r3, [r3, #16]
 800e5ae:	687a      	ldr	r2, [r7, #4]
 800e5b0:	1ad3      	subs	r3, r2, r3
 800e5b2:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800e5b4:	68fb      	ldr	r3, [r7, #12]
 800e5b6:	61fb      	str	r3, [r7, #28]
 800e5b8:	687b      	ldr	r3, [r7, #4]
 800e5ba:	61bb      	str	r3, [r7, #24]
 800e5bc:	e00b      	b.n	800e5d6 <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 800e5be:	69bb      	ldr	r3, [r7, #24]
 800e5c0:	b2da      	uxtb	r2, r3
 800e5c2:	69fb      	ldr	r3, [r7, #28]
 800e5c4:	1c59      	adds	r1, r3, #1
 800e5c6:	61f9      	str	r1, [r7, #28]
 800e5c8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e5cc:	b2d2      	uxtb	r2, r2
 800e5ce:	701a      	strb	r2, [r3, #0]
 800e5d0:	69bb      	ldr	r3, [r7, #24]
 800e5d2:	09db      	lsrs	r3, r3, #7
 800e5d4:	61bb      	str	r3, [r7, #24]
 800e5d6:	69bb      	ldr	r3, [r7, #24]
 800e5d8:	2b7f      	cmp	r3, #127	@ 0x7f
 800e5da:	d8f0      	bhi.n	800e5be <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 800e5dc:	69fb      	ldr	r3, [r7, #28]
 800e5de:	1c5a      	adds	r2, r3, #1
 800e5e0:	61fa      	str	r2, [r7, #28]
 800e5e2:	69ba      	ldr	r2, [r7, #24]
 800e5e4:	b2d2      	uxtb	r2, r2
 800e5e6:	701a      	strb	r2, [r3, #0]
 800e5e8:	69fb      	ldr	r3, [r7, #28]
 800e5ea:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 800e5ec:	2206      	movs	r2, #6
 800e5ee:	68f9      	ldr	r1, [r7, #12]
 800e5f0:	6938      	ldr	r0, [r7, #16]
 800e5f2:	f7fe ffbb 	bl	800d56c <_SendPacket>
  RECORD_END();
 800e5f6:	697b      	ldr	r3, [r7, #20]
 800e5f8:	f383 8811 	msr	BASEPRI, r3
}
 800e5fc:	bf00      	nop
 800e5fe:	3720      	adds	r7, #32
 800e600:	46bd      	mov	sp, r7
 800e602:	bd80      	pop	{r7, pc}
 800e604:	2001bf28 	.word	0x2001bf28
 800e608:	2001bef8 	.word	0x2001bef8

0800e60c <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 800e60c:	b580      	push	{r7, lr}
 800e60e:	b08a      	sub	sp, #40	@ 0x28
 800e610:	af00      	add	r7, sp, #0
 800e612:	6078      	str	r0, [r7, #4]
 800e614:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 800e616:	f3ef 8311 	mrs	r3, BASEPRI
 800e61a:	f04f 0120 	mov.w	r1, #32
 800e61e:	f381 8811 	msr	BASEPRI, r1
 800e622:	617b      	str	r3, [r7, #20]
 800e624:	4827      	ldr	r0, [pc, #156]	@ (800e6c4 <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 800e626:	f7fe feb5 	bl	800d394 <_PreparePacket>
 800e62a:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800e62c:	693b      	ldr	r3, [r7, #16]
 800e62e:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800e630:	4b25      	ldr	r3, [pc, #148]	@ (800e6c8 <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 800e632:	691b      	ldr	r3, [r3, #16]
 800e634:	687a      	ldr	r2, [r7, #4]
 800e636:	1ad3      	subs	r3, r2, r3
 800e638:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800e63a:	68fb      	ldr	r3, [r7, #12]
 800e63c:	627b      	str	r3, [r7, #36]	@ 0x24
 800e63e:	687b      	ldr	r3, [r7, #4]
 800e640:	623b      	str	r3, [r7, #32]
 800e642:	e00b      	b.n	800e65c <SEGGER_SYSVIEW_OnTaskStopReady+0x50>
 800e644:	6a3b      	ldr	r3, [r7, #32]
 800e646:	b2da      	uxtb	r2, r3
 800e648:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e64a:	1c59      	adds	r1, r3, #1
 800e64c:	6279      	str	r1, [r7, #36]	@ 0x24
 800e64e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e652:	b2d2      	uxtb	r2, r2
 800e654:	701a      	strb	r2, [r3, #0]
 800e656:	6a3b      	ldr	r3, [r7, #32]
 800e658:	09db      	lsrs	r3, r3, #7
 800e65a:	623b      	str	r3, [r7, #32]
 800e65c:	6a3b      	ldr	r3, [r7, #32]
 800e65e:	2b7f      	cmp	r3, #127	@ 0x7f
 800e660:	d8f0      	bhi.n	800e644 <SEGGER_SYSVIEW_OnTaskStopReady+0x38>
 800e662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e664:	1c5a      	adds	r2, r3, #1
 800e666:	627a      	str	r2, [r7, #36]	@ 0x24
 800e668:	6a3a      	ldr	r2, [r7, #32]
 800e66a:	b2d2      	uxtb	r2, r2
 800e66c:	701a      	strb	r2, [r3, #0]
 800e66e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e670:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 800e672:	68fb      	ldr	r3, [r7, #12]
 800e674:	61fb      	str	r3, [r7, #28]
 800e676:	683b      	ldr	r3, [r7, #0]
 800e678:	61bb      	str	r3, [r7, #24]
 800e67a:	e00b      	b.n	800e694 <SEGGER_SYSVIEW_OnTaskStopReady+0x88>
 800e67c:	69bb      	ldr	r3, [r7, #24]
 800e67e:	b2da      	uxtb	r2, r3
 800e680:	69fb      	ldr	r3, [r7, #28]
 800e682:	1c59      	adds	r1, r3, #1
 800e684:	61f9      	str	r1, [r7, #28]
 800e686:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e68a:	b2d2      	uxtb	r2, r2
 800e68c:	701a      	strb	r2, [r3, #0]
 800e68e:	69bb      	ldr	r3, [r7, #24]
 800e690:	09db      	lsrs	r3, r3, #7
 800e692:	61bb      	str	r3, [r7, #24]
 800e694:	69bb      	ldr	r3, [r7, #24]
 800e696:	2b7f      	cmp	r3, #127	@ 0x7f
 800e698:	d8f0      	bhi.n	800e67c <SEGGER_SYSVIEW_OnTaskStopReady+0x70>
 800e69a:	69fb      	ldr	r3, [r7, #28]
 800e69c:	1c5a      	adds	r2, r3, #1
 800e69e:	61fa      	str	r2, [r7, #28]
 800e6a0:	69ba      	ldr	r2, [r7, #24]
 800e6a2:	b2d2      	uxtb	r2, r2
 800e6a4:	701a      	strb	r2, [r3, #0]
 800e6a6:	69fb      	ldr	r3, [r7, #28]
 800e6a8:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 800e6aa:	2207      	movs	r2, #7
 800e6ac:	68f9      	ldr	r1, [r7, #12]
 800e6ae:	6938      	ldr	r0, [r7, #16]
 800e6b0:	f7fe ff5c 	bl	800d56c <_SendPacket>
  RECORD_END();
 800e6b4:	697b      	ldr	r3, [r7, #20]
 800e6b6:	f383 8811 	msr	BASEPRI, r3
}
 800e6ba:	bf00      	nop
 800e6bc:	3728      	adds	r7, #40	@ 0x28
 800e6be:	46bd      	mov	sp, r7
 800e6c0:	bd80      	pop	{r7, pc}
 800e6c2:	bf00      	nop
 800e6c4:	2001bf28 	.word	0x2001bf28
 800e6c8:	2001bef8 	.word	0x2001bef8

0800e6cc <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 800e6cc:	b480      	push	{r7}
 800e6ce:	b083      	sub	sp, #12
 800e6d0:	af00      	add	r7, sp, #0
 800e6d2:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 800e6d4:	4b04      	ldr	r3, [pc, #16]	@ (800e6e8 <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 800e6d6:	691b      	ldr	r3, [r3, #16]
 800e6d8:	687a      	ldr	r2, [r7, #4]
 800e6da:	1ad3      	subs	r3, r2, r3
}
 800e6dc:	4618      	mov	r0, r3
 800e6de:	370c      	adds	r7, #12
 800e6e0:	46bd      	mov	sp, r7
 800e6e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6e6:	4770      	bx	lr
 800e6e8:	2001bef8 	.word	0x2001bef8

0800e6ec <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 800e6ec:	b580      	push	{r7, lr}
 800e6ee:	b08c      	sub	sp, #48	@ 0x30
 800e6f0:	af00      	add	r7, sp, #0
 800e6f2:	4603      	mov	r3, r0
 800e6f4:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 800e6f6:	4b40      	ldr	r3, [pc, #256]	@ (800e7f8 <SEGGER_SYSVIEW_SendModule+0x10c>)
 800e6f8:	681b      	ldr	r3, [r3, #0]
 800e6fa:	2b00      	cmp	r3, #0
 800e6fc:	d077      	beq.n	800e7ee <SEGGER_SYSVIEW_SendModule+0x102>
    pModule = _pFirstModule;
 800e6fe:	4b3e      	ldr	r3, [pc, #248]	@ (800e7f8 <SEGGER_SYSVIEW_SendModule+0x10c>)
 800e700:	681b      	ldr	r3, [r3, #0]
 800e702:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (n = 0; n < ModuleId; n++) {
 800e704:	2300      	movs	r3, #0
 800e706:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e708:	e008      	b.n	800e71c <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 800e70a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e70c:	691b      	ldr	r3, [r3, #16]
 800e70e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (pModule == 0) {
 800e710:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e712:	2b00      	cmp	r3, #0
 800e714:	d007      	beq.n	800e726 <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 800e716:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e718:	3301      	adds	r3, #1
 800e71a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e71c:	79fb      	ldrb	r3, [r7, #7]
 800e71e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e720:	429a      	cmp	r2, r3
 800e722:	d3f2      	bcc.n	800e70a <SEGGER_SYSVIEW_SendModule+0x1e>
 800e724:	e000      	b.n	800e728 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 800e726:	bf00      	nop
      }
    }
    if (pModule != 0) {
 800e728:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e72a:	2b00      	cmp	r3, #0
 800e72c:	d055      	beq.n	800e7da <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800e72e:	f3ef 8311 	mrs	r3, BASEPRI
 800e732:	f04f 0120 	mov.w	r1, #32
 800e736:	f381 8811 	msr	BASEPRI, r1
 800e73a:	617b      	str	r3, [r7, #20]
 800e73c:	482f      	ldr	r0, [pc, #188]	@ (800e7fc <SEGGER_SYSVIEW_SendModule+0x110>)
 800e73e:	f7fe fe29 	bl	800d394 <_PreparePacket>
 800e742:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 800e744:	693b      	ldr	r3, [r7, #16]
 800e746:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 800e748:	68fb      	ldr	r3, [r7, #12]
 800e74a:	627b      	str	r3, [r7, #36]	@ 0x24
 800e74c:	79fb      	ldrb	r3, [r7, #7]
 800e74e:	623b      	str	r3, [r7, #32]
 800e750:	e00b      	b.n	800e76a <SEGGER_SYSVIEW_SendModule+0x7e>
 800e752:	6a3b      	ldr	r3, [r7, #32]
 800e754:	b2da      	uxtb	r2, r3
 800e756:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e758:	1c59      	adds	r1, r3, #1
 800e75a:	6279      	str	r1, [r7, #36]	@ 0x24
 800e75c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e760:	b2d2      	uxtb	r2, r2
 800e762:	701a      	strb	r2, [r3, #0]
 800e764:	6a3b      	ldr	r3, [r7, #32]
 800e766:	09db      	lsrs	r3, r3, #7
 800e768:	623b      	str	r3, [r7, #32]
 800e76a:	6a3b      	ldr	r3, [r7, #32]
 800e76c:	2b7f      	cmp	r3, #127	@ 0x7f
 800e76e:	d8f0      	bhi.n	800e752 <SEGGER_SYSVIEW_SendModule+0x66>
 800e770:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e772:	1c5a      	adds	r2, r3, #1
 800e774:	627a      	str	r2, [r7, #36]	@ 0x24
 800e776:	6a3a      	ldr	r2, [r7, #32]
 800e778:	b2d2      	uxtb	r2, r2
 800e77a:	701a      	strb	r2, [r3, #0]
 800e77c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e77e:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 800e780:	68fb      	ldr	r3, [r7, #12]
 800e782:	61fb      	str	r3, [r7, #28]
 800e784:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e786:	689b      	ldr	r3, [r3, #8]
 800e788:	61bb      	str	r3, [r7, #24]
 800e78a:	e00b      	b.n	800e7a4 <SEGGER_SYSVIEW_SendModule+0xb8>
 800e78c:	69bb      	ldr	r3, [r7, #24]
 800e78e:	b2da      	uxtb	r2, r3
 800e790:	69fb      	ldr	r3, [r7, #28]
 800e792:	1c59      	adds	r1, r3, #1
 800e794:	61f9      	str	r1, [r7, #28]
 800e796:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e79a:	b2d2      	uxtb	r2, r2
 800e79c:	701a      	strb	r2, [r3, #0]
 800e79e:	69bb      	ldr	r3, [r7, #24]
 800e7a0:	09db      	lsrs	r3, r3, #7
 800e7a2:	61bb      	str	r3, [r7, #24]
 800e7a4:	69bb      	ldr	r3, [r7, #24]
 800e7a6:	2b7f      	cmp	r3, #127	@ 0x7f
 800e7a8:	d8f0      	bhi.n	800e78c <SEGGER_SYSVIEW_SendModule+0xa0>
 800e7aa:	69fb      	ldr	r3, [r7, #28]
 800e7ac:	1c5a      	adds	r2, r3, #1
 800e7ae:	61fa      	str	r2, [r7, #28]
 800e7b0:	69ba      	ldr	r2, [r7, #24]
 800e7b2:	b2d2      	uxtb	r2, r2
 800e7b4:	701a      	strb	r2, [r3, #0]
 800e7b6:	69fb      	ldr	r3, [r7, #28]
 800e7b8:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800e7ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e7bc:	681b      	ldr	r3, [r3, #0]
 800e7be:	2280      	movs	r2, #128	@ 0x80
 800e7c0:	4619      	mov	r1, r3
 800e7c2:	68f8      	ldr	r0, [r7, #12]
 800e7c4:	f7fe fdb6 	bl	800d334 <_EncodeStr>
 800e7c8:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 800e7ca:	2216      	movs	r2, #22
 800e7cc:	68f9      	ldr	r1, [r7, #12]
 800e7ce:	6938      	ldr	r0, [r7, #16]
 800e7d0:	f7fe fecc 	bl	800d56c <_SendPacket>
      RECORD_END();
 800e7d4:	697b      	ldr	r3, [r7, #20]
 800e7d6:	f383 8811 	msr	BASEPRI, r3
    }
    if (pModule && pModule->pfSendModuleDesc) {
 800e7da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e7dc:	2b00      	cmp	r3, #0
 800e7de:	d006      	beq.n	800e7ee <SEGGER_SYSVIEW_SendModule+0x102>
 800e7e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e7e2:	68db      	ldr	r3, [r3, #12]
 800e7e4:	2b00      	cmp	r3, #0
 800e7e6:	d002      	beq.n	800e7ee <SEGGER_SYSVIEW_SendModule+0x102>
      pModule->pfSendModuleDesc();
 800e7e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e7ea:	68db      	ldr	r3, [r3, #12]
 800e7ec:	4798      	blx	r3
    }
  }
}
 800e7ee:	bf00      	nop
 800e7f0:	3730      	adds	r7, #48	@ 0x30
 800e7f2:	46bd      	mov	sp, r7
 800e7f4:	bd80      	pop	{r7, pc}
 800e7f6:	bf00      	nop
 800e7f8:	2001bf20 	.word	0x2001bf20
 800e7fc:	2001bf28 	.word	0x2001bf28

0800e800 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 800e800:	b580      	push	{r7, lr}
 800e802:	b082      	sub	sp, #8
 800e804:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 800e806:	4b0c      	ldr	r3, [pc, #48]	@ (800e838 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800e808:	681b      	ldr	r3, [r3, #0]
 800e80a:	2b00      	cmp	r3, #0
 800e80c:	d00f      	beq.n	800e82e <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 800e80e:	4b0a      	ldr	r3, [pc, #40]	@ (800e838 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800e810:	681b      	ldr	r3, [r3, #0]
 800e812:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 800e814:	687b      	ldr	r3, [r7, #4]
 800e816:	68db      	ldr	r3, [r3, #12]
 800e818:	2b00      	cmp	r3, #0
 800e81a:	d002      	beq.n	800e822 <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 800e81c:	687b      	ldr	r3, [r7, #4]
 800e81e:	68db      	ldr	r3, [r3, #12]
 800e820:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 800e822:	687b      	ldr	r3, [r7, #4]
 800e824:	691b      	ldr	r3, [r3, #16]
 800e826:	607b      	str	r3, [r7, #4]
    } while (pModule);
 800e828:	687b      	ldr	r3, [r7, #4]
 800e82a:	2b00      	cmp	r3, #0
 800e82c:	d1f2      	bne.n	800e814 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 800e82e:	bf00      	nop
 800e830:	3708      	adds	r7, #8
 800e832:	46bd      	mov	sp, r7
 800e834:	bd80      	pop	{r7, pc}
 800e836:	bf00      	nop
 800e838:	2001bf20 	.word	0x2001bf20

0800e83c <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 800e83c:	b580      	push	{r7, lr}
 800e83e:	b086      	sub	sp, #24
 800e840:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 800e842:	f3ef 8311 	mrs	r3, BASEPRI
 800e846:	f04f 0120 	mov.w	r1, #32
 800e84a:	f381 8811 	msr	BASEPRI, r1
 800e84e:	60fb      	str	r3, [r7, #12]
 800e850:	4817      	ldr	r0, [pc, #92]	@ (800e8b0 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 800e852:	f7fe fd9f 	bl	800d394 <_PreparePacket>
 800e856:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 800e858:	68bb      	ldr	r3, [r7, #8]
 800e85a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 800e85c:	687b      	ldr	r3, [r7, #4]
 800e85e:	617b      	str	r3, [r7, #20]
 800e860:	4b14      	ldr	r3, [pc, #80]	@ (800e8b4 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 800e862:	781b      	ldrb	r3, [r3, #0]
 800e864:	613b      	str	r3, [r7, #16]
 800e866:	e00b      	b.n	800e880 <SEGGER_SYSVIEW_SendNumModules+0x44>
 800e868:	693b      	ldr	r3, [r7, #16]
 800e86a:	b2da      	uxtb	r2, r3
 800e86c:	697b      	ldr	r3, [r7, #20]
 800e86e:	1c59      	adds	r1, r3, #1
 800e870:	6179      	str	r1, [r7, #20]
 800e872:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e876:	b2d2      	uxtb	r2, r2
 800e878:	701a      	strb	r2, [r3, #0]
 800e87a:	693b      	ldr	r3, [r7, #16]
 800e87c:	09db      	lsrs	r3, r3, #7
 800e87e:	613b      	str	r3, [r7, #16]
 800e880:	693b      	ldr	r3, [r7, #16]
 800e882:	2b7f      	cmp	r3, #127	@ 0x7f
 800e884:	d8f0      	bhi.n	800e868 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 800e886:	697b      	ldr	r3, [r7, #20]
 800e888:	1c5a      	adds	r2, r3, #1
 800e88a:	617a      	str	r2, [r7, #20]
 800e88c:	693a      	ldr	r2, [r7, #16]
 800e88e:	b2d2      	uxtb	r2, r2
 800e890:	701a      	strb	r2, [r3, #0]
 800e892:	697b      	ldr	r3, [r7, #20]
 800e894:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 800e896:	221b      	movs	r2, #27
 800e898:	6879      	ldr	r1, [r7, #4]
 800e89a:	68b8      	ldr	r0, [r7, #8]
 800e89c:	f7fe fe66 	bl	800d56c <_SendPacket>
  RECORD_END();
 800e8a0:	68fb      	ldr	r3, [r7, #12]
 800e8a2:	f383 8811 	msr	BASEPRI, r3
}
 800e8a6:	bf00      	nop
 800e8a8:	3718      	adds	r7, #24
 800e8aa:	46bd      	mov	sp, r7
 800e8ac:	bd80      	pop	{r7, pc}
 800e8ae:	bf00      	nop
 800e8b0:	2001bf28 	.word	0x2001bf28
 800e8b4:	2001bf24 	.word	0x2001bf24

0800e8b8 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 800e8b8:	b580      	push	{r7, lr}
 800e8ba:	b08a      	sub	sp, #40	@ 0x28
 800e8bc:	af00      	add	r7, sp, #0
 800e8be:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800e8c0:	f3ef 8311 	mrs	r3, BASEPRI
 800e8c4:	f04f 0120 	mov.w	r1, #32
 800e8c8:	f381 8811 	msr	BASEPRI, r1
 800e8cc:	617b      	str	r3, [r7, #20]
 800e8ce:	4827      	ldr	r0, [pc, #156]	@ (800e96c <SEGGER_SYSVIEW_Warn+0xb4>)
 800e8d0:	f7fe fd60 	bl	800d394 <_PreparePacket>
 800e8d4:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800e8d6:	2280      	movs	r2, #128	@ 0x80
 800e8d8:	6879      	ldr	r1, [r7, #4]
 800e8da:	6938      	ldr	r0, [r7, #16]
 800e8dc:	f7fe fd2a 	bl	800d334 <_EncodeStr>
 800e8e0:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 800e8e2:	68fb      	ldr	r3, [r7, #12]
 800e8e4:	627b      	str	r3, [r7, #36]	@ 0x24
 800e8e6:	2301      	movs	r3, #1
 800e8e8:	623b      	str	r3, [r7, #32]
 800e8ea:	e00b      	b.n	800e904 <SEGGER_SYSVIEW_Warn+0x4c>
 800e8ec:	6a3b      	ldr	r3, [r7, #32]
 800e8ee:	b2da      	uxtb	r2, r3
 800e8f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e8f2:	1c59      	adds	r1, r3, #1
 800e8f4:	6279      	str	r1, [r7, #36]	@ 0x24
 800e8f6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e8fa:	b2d2      	uxtb	r2, r2
 800e8fc:	701a      	strb	r2, [r3, #0]
 800e8fe:	6a3b      	ldr	r3, [r7, #32]
 800e900:	09db      	lsrs	r3, r3, #7
 800e902:	623b      	str	r3, [r7, #32]
 800e904:	6a3b      	ldr	r3, [r7, #32]
 800e906:	2b7f      	cmp	r3, #127	@ 0x7f
 800e908:	d8f0      	bhi.n	800e8ec <SEGGER_SYSVIEW_Warn+0x34>
 800e90a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e90c:	1c5a      	adds	r2, r3, #1
 800e90e:	627a      	str	r2, [r7, #36]	@ 0x24
 800e910:	6a3a      	ldr	r2, [r7, #32]
 800e912:	b2d2      	uxtb	r2, r2
 800e914:	701a      	strb	r2, [r3, #0]
 800e916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e918:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 800e91a:	68fb      	ldr	r3, [r7, #12]
 800e91c:	61fb      	str	r3, [r7, #28]
 800e91e:	2300      	movs	r3, #0
 800e920:	61bb      	str	r3, [r7, #24]
 800e922:	e00b      	b.n	800e93c <SEGGER_SYSVIEW_Warn+0x84>
 800e924:	69bb      	ldr	r3, [r7, #24]
 800e926:	b2da      	uxtb	r2, r3
 800e928:	69fb      	ldr	r3, [r7, #28]
 800e92a:	1c59      	adds	r1, r3, #1
 800e92c:	61f9      	str	r1, [r7, #28]
 800e92e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e932:	b2d2      	uxtb	r2, r2
 800e934:	701a      	strb	r2, [r3, #0]
 800e936:	69bb      	ldr	r3, [r7, #24]
 800e938:	09db      	lsrs	r3, r3, #7
 800e93a:	61bb      	str	r3, [r7, #24]
 800e93c:	69bb      	ldr	r3, [r7, #24]
 800e93e:	2b7f      	cmp	r3, #127	@ 0x7f
 800e940:	d8f0      	bhi.n	800e924 <SEGGER_SYSVIEW_Warn+0x6c>
 800e942:	69fb      	ldr	r3, [r7, #28]
 800e944:	1c5a      	adds	r2, r3, #1
 800e946:	61fa      	str	r2, [r7, #28]
 800e948:	69ba      	ldr	r2, [r7, #24]
 800e94a:	b2d2      	uxtb	r2, r2
 800e94c:	701a      	strb	r2, [r3, #0]
 800e94e:	69fb      	ldr	r3, [r7, #28]
 800e950:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 800e952:	221a      	movs	r2, #26
 800e954:	68f9      	ldr	r1, [r7, #12]
 800e956:	6938      	ldr	r0, [r7, #16]
 800e958:	f7fe fe08 	bl	800d56c <_SendPacket>
  RECORD_END();
 800e95c:	697b      	ldr	r3, [r7, #20]
 800e95e:	f383 8811 	msr	BASEPRI, r3
}
 800e962:	bf00      	nop
 800e964:	3728      	adds	r7, #40	@ 0x28
 800e966:	46bd      	mov	sp, r7
 800e968:	bd80      	pop	{r7, pc}
 800e96a:	bf00      	nop
 800e96c:	2001bf28 	.word	0x2001bf28

0800e970 <_write_r>:
*   Low-level reentrant write function.
*   libc subroutines will use this system routine for output to all files,
*   including stdout.
*   Write data via RTT.
*/
_ssize_t _write_r(struct _reent *r, int file, const void *ptr, size_t len) {
 800e970:	b580      	push	{r7, lr}
 800e972:	b084      	sub	sp, #16
 800e974:	af00      	add	r7, sp, #0
 800e976:	60f8      	str	r0, [r7, #12]
 800e978:	60b9      	str	r1, [r7, #8]
 800e97a:	607a      	str	r2, [r7, #4]
 800e97c:	603b      	str	r3, [r7, #0]
  (void) file;  /* Not used, avoid warning */
  (void) r;     /* Not used, avoid warning */
  SEGGER_RTT_Write(0, ptr, len);
 800e97e:	683a      	ldr	r2, [r7, #0]
 800e980:	6879      	ldr	r1, [r7, #4]
 800e982:	2000      	movs	r0, #0
 800e984:	f7fe fbe0 	bl	800d148 <SEGGER_RTT_Write>
  return len;
 800e988:	683b      	ldr	r3, [r7, #0]
}
 800e98a:	4618      	mov	r0, r3
 800e98c:	3710      	adds	r7, #16
 800e98e:	46bd      	mov	sp, r7
 800e990:	bd80      	pop	{r7, pc}

0800e992 <atof>:
 800e992:	2100      	movs	r1, #0
 800e994:	f000 be04 	b.w	800f5a0 <strtod>

0800e998 <sulp>:
 800e998:	b570      	push	{r4, r5, r6, lr}
 800e99a:	4604      	mov	r4, r0
 800e99c:	460d      	mov	r5, r1
 800e99e:	ec45 4b10 	vmov	d0, r4, r5
 800e9a2:	4616      	mov	r6, r2
 800e9a4:	f001 fff2 	bl	801098c <__ulp>
 800e9a8:	ec51 0b10 	vmov	r0, r1, d0
 800e9ac:	b17e      	cbz	r6, 800e9ce <sulp+0x36>
 800e9ae:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800e9b2:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800e9b6:	2b00      	cmp	r3, #0
 800e9b8:	dd09      	ble.n	800e9ce <sulp+0x36>
 800e9ba:	051b      	lsls	r3, r3, #20
 800e9bc:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800e9c0:	2400      	movs	r4, #0
 800e9c2:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800e9c6:	4622      	mov	r2, r4
 800e9c8:	462b      	mov	r3, r5
 800e9ca:	f7f1 fe6d 	bl	80006a8 <__aeabi_dmul>
 800e9ce:	ec41 0b10 	vmov	d0, r0, r1
 800e9d2:	bd70      	pop	{r4, r5, r6, pc}
 800e9d4:	0000      	movs	r0, r0
	...

0800e9d8 <_strtod_l>:
 800e9d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e9dc:	b09f      	sub	sp, #124	@ 0x7c
 800e9de:	460c      	mov	r4, r1
 800e9e0:	9217      	str	r2, [sp, #92]	@ 0x5c
 800e9e2:	2200      	movs	r2, #0
 800e9e4:	921a      	str	r2, [sp, #104]	@ 0x68
 800e9e6:	9005      	str	r0, [sp, #20]
 800e9e8:	f04f 0a00 	mov.w	sl, #0
 800e9ec:	f04f 0b00 	mov.w	fp, #0
 800e9f0:	460a      	mov	r2, r1
 800e9f2:	9219      	str	r2, [sp, #100]	@ 0x64
 800e9f4:	7811      	ldrb	r1, [r2, #0]
 800e9f6:	292b      	cmp	r1, #43	@ 0x2b
 800e9f8:	d04a      	beq.n	800ea90 <_strtod_l+0xb8>
 800e9fa:	d838      	bhi.n	800ea6e <_strtod_l+0x96>
 800e9fc:	290d      	cmp	r1, #13
 800e9fe:	d832      	bhi.n	800ea66 <_strtod_l+0x8e>
 800ea00:	2908      	cmp	r1, #8
 800ea02:	d832      	bhi.n	800ea6a <_strtod_l+0x92>
 800ea04:	2900      	cmp	r1, #0
 800ea06:	d03b      	beq.n	800ea80 <_strtod_l+0xa8>
 800ea08:	2200      	movs	r2, #0
 800ea0a:	920b      	str	r2, [sp, #44]	@ 0x2c
 800ea0c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800ea0e:	782a      	ldrb	r2, [r5, #0]
 800ea10:	2a30      	cmp	r2, #48	@ 0x30
 800ea12:	f040 80b3 	bne.w	800eb7c <_strtod_l+0x1a4>
 800ea16:	786a      	ldrb	r2, [r5, #1]
 800ea18:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800ea1c:	2a58      	cmp	r2, #88	@ 0x58
 800ea1e:	d16e      	bne.n	800eafe <_strtod_l+0x126>
 800ea20:	9302      	str	r3, [sp, #8]
 800ea22:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ea24:	9301      	str	r3, [sp, #4]
 800ea26:	ab1a      	add	r3, sp, #104	@ 0x68
 800ea28:	9300      	str	r3, [sp, #0]
 800ea2a:	4a8e      	ldr	r2, [pc, #568]	@ (800ec64 <_strtod_l+0x28c>)
 800ea2c:	9805      	ldr	r0, [sp, #20]
 800ea2e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800ea30:	a919      	add	r1, sp, #100	@ 0x64
 800ea32:	f001 f8a5 	bl	800fb80 <__gethex>
 800ea36:	f010 060f 	ands.w	r6, r0, #15
 800ea3a:	4604      	mov	r4, r0
 800ea3c:	d005      	beq.n	800ea4a <_strtod_l+0x72>
 800ea3e:	2e06      	cmp	r6, #6
 800ea40:	d128      	bne.n	800ea94 <_strtod_l+0xbc>
 800ea42:	3501      	adds	r5, #1
 800ea44:	2300      	movs	r3, #0
 800ea46:	9519      	str	r5, [sp, #100]	@ 0x64
 800ea48:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ea4a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800ea4c:	2b00      	cmp	r3, #0
 800ea4e:	f040 858e 	bne.w	800f56e <_strtod_l+0xb96>
 800ea52:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ea54:	b1cb      	cbz	r3, 800ea8a <_strtod_l+0xb2>
 800ea56:	4652      	mov	r2, sl
 800ea58:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800ea5c:	ec43 2b10 	vmov	d0, r2, r3
 800ea60:	b01f      	add	sp, #124	@ 0x7c
 800ea62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea66:	2920      	cmp	r1, #32
 800ea68:	d1ce      	bne.n	800ea08 <_strtod_l+0x30>
 800ea6a:	3201      	adds	r2, #1
 800ea6c:	e7c1      	b.n	800e9f2 <_strtod_l+0x1a>
 800ea6e:	292d      	cmp	r1, #45	@ 0x2d
 800ea70:	d1ca      	bne.n	800ea08 <_strtod_l+0x30>
 800ea72:	2101      	movs	r1, #1
 800ea74:	910b      	str	r1, [sp, #44]	@ 0x2c
 800ea76:	1c51      	adds	r1, r2, #1
 800ea78:	9119      	str	r1, [sp, #100]	@ 0x64
 800ea7a:	7852      	ldrb	r2, [r2, #1]
 800ea7c:	2a00      	cmp	r2, #0
 800ea7e:	d1c5      	bne.n	800ea0c <_strtod_l+0x34>
 800ea80:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800ea82:	9419      	str	r4, [sp, #100]	@ 0x64
 800ea84:	2b00      	cmp	r3, #0
 800ea86:	f040 8570 	bne.w	800f56a <_strtod_l+0xb92>
 800ea8a:	4652      	mov	r2, sl
 800ea8c:	465b      	mov	r3, fp
 800ea8e:	e7e5      	b.n	800ea5c <_strtod_l+0x84>
 800ea90:	2100      	movs	r1, #0
 800ea92:	e7ef      	b.n	800ea74 <_strtod_l+0x9c>
 800ea94:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800ea96:	b13a      	cbz	r2, 800eaa8 <_strtod_l+0xd0>
 800ea98:	2135      	movs	r1, #53	@ 0x35
 800ea9a:	a81c      	add	r0, sp, #112	@ 0x70
 800ea9c:	f002 f870 	bl	8010b80 <__copybits>
 800eaa0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800eaa2:	9805      	ldr	r0, [sp, #20]
 800eaa4:	f001 fc3e 	bl	8010324 <_Bfree>
 800eaa8:	3e01      	subs	r6, #1
 800eaaa:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800eaac:	2e04      	cmp	r6, #4
 800eaae:	d806      	bhi.n	800eabe <_strtod_l+0xe6>
 800eab0:	e8df f006 	tbb	[pc, r6]
 800eab4:	201d0314 	.word	0x201d0314
 800eab8:	14          	.byte	0x14
 800eab9:	00          	.byte	0x00
 800eaba:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800eabe:	05e1      	lsls	r1, r4, #23
 800eac0:	bf48      	it	mi
 800eac2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800eac6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800eaca:	0d1b      	lsrs	r3, r3, #20
 800eacc:	051b      	lsls	r3, r3, #20
 800eace:	2b00      	cmp	r3, #0
 800ead0:	d1bb      	bne.n	800ea4a <_strtod_l+0x72>
 800ead2:	f000 ff59 	bl	800f988 <__errno>
 800ead6:	2322      	movs	r3, #34	@ 0x22
 800ead8:	6003      	str	r3, [r0, #0]
 800eada:	e7b6      	b.n	800ea4a <_strtod_l+0x72>
 800eadc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800eae0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800eae4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800eae8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800eaec:	e7e7      	b.n	800eabe <_strtod_l+0xe6>
 800eaee:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800ec6c <_strtod_l+0x294>
 800eaf2:	e7e4      	b.n	800eabe <_strtod_l+0xe6>
 800eaf4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800eaf8:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800eafc:	e7df      	b.n	800eabe <_strtod_l+0xe6>
 800eafe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800eb00:	1c5a      	adds	r2, r3, #1
 800eb02:	9219      	str	r2, [sp, #100]	@ 0x64
 800eb04:	785b      	ldrb	r3, [r3, #1]
 800eb06:	2b30      	cmp	r3, #48	@ 0x30
 800eb08:	d0f9      	beq.n	800eafe <_strtod_l+0x126>
 800eb0a:	2b00      	cmp	r3, #0
 800eb0c:	d09d      	beq.n	800ea4a <_strtod_l+0x72>
 800eb0e:	2301      	movs	r3, #1
 800eb10:	9309      	str	r3, [sp, #36]	@ 0x24
 800eb12:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800eb14:	930c      	str	r3, [sp, #48]	@ 0x30
 800eb16:	2300      	movs	r3, #0
 800eb18:	9308      	str	r3, [sp, #32]
 800eb1a:	930a      	str	r3, [sp, #40]	@ 0x28
 800eb1c:	461f      	mov	r7, r3
 800eb1e:	220a      	movs	r2, #10
 800eb20:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800eb22:	7805      	ldrb	r5, [r0, #0]
 800eb24:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800eb28:	b2d9      	uxtb	r1, r3
 800eb2a:	2909      	cmp	r1, #9
 800eb2c:	d928      	bls.n	800eb80 <_strtod_l+0x1a8>
 800eb2e:	494e      	ldr	r1, [pc, #312]	@ (800ec68 <_strtod_l+0x290>)
 800eb30:	2201      	movs	r2, #1
 800eb32:	f000 fee2 	bl	800f8fa <strncmp>
 800eb36:	2800      	cmp	r0, #0
 800eb38:	d032      	beq.n	800eba0 <_strtod_l+0x1c8>
 800eb3a:	2000      	movs	r0, #0
 800eb3c:	462a      	mov	r2, r5
 800eb3e:	4681      	mov	r9, r0
 800eb40:	463d      	mov	r5, r7
 800eb42:	4603      	mov	r3, r0
 800eb44:	2a65      	cmp	r2, #101	@ 0x65
 800eb46:	d001      	beq.n	800eb4c <_strtod_l+0x174>
 800eb48:	2a45      	cmp	r2, #69	@ 0x45
 800eb4a:	d114      	bne.n	800eb76 <_strtod_l+0x19e>
 800eb4c:	b91d      	cbnz	r5, 800eb56 <_strtod_l+0x17e>
 800eb4e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800eb50:	4302      	orrs	r2, r0
 800eb52:	d095      	beq.n	800ea80 <_strtod_l+0xa8>
 800eb54:	2500      	movs	r5, #0
 800eb56:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800eb58:	1c62      	adds	r2, r4, #1
 800eb5a:	9219      	str	r2, [sp, #100]	@ 0x64
 800eb5c:	7862      	ldrb	r2, [r4, #1]
 800eb5e:	2a2b      	cmp	r2, #43	@ 0x2b
 800eb60:	d077      	beq.n	800ec52 <_strtod_l+0x27a>
 800eb62:	2a2d      	cmp	r2, #45	@ 0x2d
 800eb64:	d07b      	beq.n	800ec5e <_strtod_l+0x286>
 800eb66:	f04f 0c00 	mov.w	ip, #0
 800eb6a:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800eb6e:	2909      	cmp	r1, #9
 800eb70:	f240 8082 	bls.w	800ec78 <_strtod_l+0x2a0>
 800eb74:	9419      	str	r4, [sp, #100]	@ 0x64
 800eb76:	f04f 0800 	mov.w	r8, #0
 800eb7a:	e0a2      	b.n	800ecc2 <_strtod_l+0x2ea>
 800eb7c:	2300      	movs	r3, #0
 800eb7e:	e7c7      	b.n	800eb10 <_strtod_l+0x138>
 800eb80:	2f08      	cmp	r7, #8
 800eb82:	bfd5      	itete	le
 800eb84:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800eb86:	9908      	ldrgt	r1, [sp, #32]
 800eb88:	fb02 3301 	mlale	r3, r2, r1, r3
 800eb8c:	fb02 3301 	mlagt	r3, r2, r1, r3
 800eb90:	f100 0001 	add.w	r0, r0, #1
 800eb94:	bfd4      	ite	le
 800eb96:	930a      	strle	r3, [sp, #40]	@ 0x28
 800eb98:	9308      	strgt	r3, [sp, #32]
 800eb9a:	3701      	adds	r7, #1
 800eb9c:	9019      	str	r0, [sp, #100]	@ 0x64
 800eb9e:	e7bf      	b.n	800eb20 <_strtod_l+0x148>
 800eba0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800eba2:	1c5a      	adds	r2, r3, #1
 800eba4:	9219      	str	r2, [sp, #100]	@ 0x64
 800eba6:	785a      	ldrb	r2, [r3, #1]
 800eba8:	b37f      	cbz	r7, 800ec0a <_strtod_l+0x232>
 800ebaa:	4681      	mov	r9, r0
 800ebac:	463d      	mov	r5, r7
 800ebae:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800ebb2:	2b09      	cmp	r3, #9
 800ebb4:	d912      	bls.n	800ebdc <_strtod_l+0x204>
 800ebb6:	2301      	movs	r3, #1
 800ebb8:	e7c4      	b.n	800eb44 <_strtod_l+0x16c>
 800ebba:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ebbc:	1c5a      	adds	r2, r3, #1
 800ebbe:	9219      	str	r2, [sp, #100]	@ 0x64
 800ebc0:	785a      	ldrb	r2, [r3, #1]
 800ebc2:	3001      	adds	r0, #1
 800ebc4:	2a30      	cmp	r2, #48	@ 0x30
 800ebc6:	d0f8      	beq.n	800ebba <_strtod_l+0x1e2>
 800ebc8:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800ebcc:	2b08      	cmp	r3, #8
 800ebce:	f200 84d3 	bhi.w	800f578 <_strtod_l+0xba0>
 800ebd2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ebd4:	930c      	str	r3, [sp, #48]	@ 0x30
 800ebd6:	4681      	mov	r9, r0
 800ebd8:	2000      	movs	r0, #0
 800ebda:	4605      	mov	r5, r0
 800ebdc:	3a30      	subs	r2, #48	@ 0x30
 800ebde:	f100 0301 	add.w	r3, r0, #1
 800ebe2:	d02a      	beq.n	800ec3a <_strtod_l+0x262>
 800ebe4:	4499      	add	r9, r3
 800ebe6:	eb00 0c05 	add.w	ip, r0, r5
 800ebea:	462b      	mov	r3, r5
 800ebec:	210a      	movs	r1, #10
 800ebee:	4563      	cmp	r3, ip
 800ebf0:	d10d      	bne.n	800ec0e <_strtod_l+0x236>
 800ebf2:	1c69      	adds	r1, r5, #1
 800ebf4:	4401      	add	r1, r0
 800ebf6:	4428      	add	r0, r5
 800ebf8:	2808      	cmp	r0, #8
 800ebfa:	dc16      	bgt.n	800ec2a <_strtod_l+0x252>
 800ebfc:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800ebfe:	230a      	movs	r3, #10
 800ec00:	fb03 2300 	mla	r3, r3, r0, r2
 800ec04:	930a      	str	r3, [sp, #40]	@ 0x28
 800ec06:	2300      	movs	r3, #0
 800ec08:	e018      	b.n	800ec3c <_strtod_l+0x264>
 800ec0a:	4638      	mov	r0, r7
 800ec0c:	e7da      	b.n	800ebc4 <_strtod_l+0x1ec>
 800ec0e:	2b08      	cmp	r3, #8
 800ec10:	f103 0301 	add.w	r3, r3, #1
 800ec14:	dc03      	bgt.n	800ec1e <_strtod_l+0x246>
 800ec16:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800ec18:	434e      	muls	r6, r1
 800ec1a:	960a      	str	r6, [sp, #40]	@ 0x28
 800ec1c:	e7e7      	b.n	800ebee <_strtod_l+0x216>
 800ec1e:	2b10      	cmp	r3, #16
 800ec20:	bfde      	ittt	le
 800ec22:	9e08      	ldrle	r6, [sp, #32]
 800ec24:	434e      	mulle	r6, r1
 800ec26:	9608      	strle	r6, [sp, #32]
 800ec28:	e7e1      	b.n	800ebee <_strtod_l+0x216>
 800ec2a:	280f      	cmp	r0, #15
 800ec2c:	dceb      	bgt.n	800ec06 <_strtod_l+0x22e>
 800ec2e:	9808      	ldr	r0, [sp, #32]
 800ec30:	230a      	movs	r3, #10
 800ec32:	fb03 2300 	mla	r3, r3, r0, r2
 800ec36:	9308      	str	r3, [sp, #32]
 800ec38:	e7e5      	b.n	800ec06 <_strtod_l+0x22e>
 800ec3a:	4629      	mov	r1, r5
 800ec3c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ec3e:	1c50      	adds	r0, r2, #1
 800ec40:	9019      	str	r0, [sp, #100]	@ 0x64
 800ec42:	7852      	ldrb	r2, [r2, #1]
 800ec44:	4618      	mov	r0, r3
 800ec46:	460d      	mov	r5, r1
 800ec48:	e7b1      	b.n	800ebae <_strtod_l+0x1d6>
 800ec4a:	f04f 0900 	mov.w	r9, #0
 800ec4e:	2301      	movs	r3, #1
 800ec50:	e77d      	b.n	800eb4e <_strtod_l+0x176>
 800ec52:	f04f 0c00 	mov.w	ip, #0
 800ec56:	1ca2      	adds	r2, r4, #2
 800ec58:	9219      	str	r2, [sp, #100]	@ 0x64
 800ec5a:	78a2      	ldrb	r2, [r4, #2]
 800ec5c:	e785      	b.n	800eb6a <_strtod_l+0x192>
 800ec5e:	f04f 0c01 	mov.w	ip, #1
 800ec62:	e7f8      	b.n	800ec56 <_strtod_l+0x27e>
 800ec64:	08013ab0 	.word	0x08013ab0
 800ec68:	08013a8e 	.word	0x08013a8e
 800ec6c:	7ff00000 	.word	0x7ff00000
 800ec70:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ec72:	1c51      	adds	r1, r2, #1
 800ec74:	9119      	str	r1, [sp, #100]	@ 0x64
 800ec76:	7852      	ldrb	r2, [r2, #1]
 800ec78:	2a30      	cmp	r2, #48	@ 0x30
 800ec7a:	d0f9      	beq.n	800ec70 <_strtod_l+0x298>
 800ec7c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800ec80:	2908      	cmp	r1, #8
 800ec82:	f63f af78 	bhi.w	800eb76 <_strtod_l+0x19e>
 800ec86:	3a30      	subs	r2, #48	@ 0x30
 800ec88:	920e      	str	r2, [sp, #56]	@ 0x38
 800ec8a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ec8c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800ec8e:	f04f 080a 	mov.w	r8, #10
 800ec92:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ec94:	1c56      	adds	r6, r2, #1
 800ec96:	9619      	str	r6, [sp, #100]	@ 0x64
 800ec98:	7852      	ldrb	r2, [r2, #1]
 800ec9a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800ec9e:	f1be 0f09 	cmp.w	lr, #9
 800eca2:	d939      	bls.n	800ed18 <_strtod_l+0x340>
 800eca4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800eca6:	1a76      	subs	r6, r6, r1
 800eca8:	2e08      	cmp	r6, #8
 800ecaa:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800ecae:	dc03      	bgt.n	800ecb8 <_strtod_l+0x2e0>
 800ecb0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800ecb2:	4588      	cmp	r8, r1
 800ecb4:	bfa8      	it	ge
 800ecb6:	4688      	movge	r8, r1
 800ecb8:	f1bc 0f00 	cmp.w	ip, #0
 800ecbc:	d001      	beq.n	800ecc2 <_strtod_l+0x2ea>
 800ecbe:	f1c8 0800 	rsb	r8, r8, #0
 800ecc2:	2d00      	cmp	r5, #0
 800ecc4:	d14e      	bne.n	800ed64 <_strtod_l+0x38c>
 800ecc6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ecc8:	4308      	orrs	r0, r1
 800ecca:	f47f aebe 	bne.w	800ea4a <_strtod_l+0x72>
 800ecce:	2b00      	cmp	r3, #0
 800ecd0:	f47f aed6 	bne.w	800ea80 <_strtod_l+0xa8>
 800ecd4:	2a69      	cmp	r2, #105	@ 0x69
 800ecd6:	d028      	beq.n	800ed2a <_strtod_l+0x352>
 800ecd8:	dc25      	bgt.n	800ed26 <_strtod_l+0x34e>
 800ecda:	2a49      	cmp	r2, #73	@ 0x49
 800ecdc:	d025      	beq.n	800ed2a <_strtod_l+0x352>
 800ecde:	2a4e      	cmp	r2, #78	@ 0x4e
 800ece0:	f47f aece 	bne.w	800ea80 <_strtod_l+0xa8>
 800ece4:	499b      	ldr	r1, [pc, #620]	@ (800ef54 <_strtod_l+0x57c>)
 800ece6:	a819      	add	r0, sp, #100	@ 0x64
 800ece8:	f001 f96c 	bl	800ffc4 <__match>
 800ecec:	2800      	cmp	r0, #0
 800ecee:	f43f aec7 	beq.w	800ea80 <_strtod_l+0xa8>
 800ecf2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ecf4:	781b      	ldrb	r3, [r3, #0]
 800ecf6:	2b28      	cmp	r3, #40	@ 0x28
 800ecf8:	d12e      	bne.n	800ed58 <_strtod_l+0x380>
 800ecfa:	4997      	ldr	r1, [pc, #604]	@ (800ef58 <_strtod_l+0x580>)
 800ecfc:	aa1c      	add	r2, sp, #112	@ 0x70
 800ecfe:	a819      	add	r0, sp, #100	@ 0x64
 800ed00:	f001 f974 	bl	800ffec <__hexnan>
 800ed04:	2805      	cmp	r0, #5
 800ed06:	d127      	bne.n	800ed58 <_strtod_l+0x380>
 800ed08:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800ed0a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800ed0e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800ed12:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800ed16:	e698      	b.n	800ea4a <_strtod_l+0x72>
 800ed18:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800ed1a:	fb08 2101 	mla	r1, r8, r1, r2
 800ed1e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800ed22:	920e      	str	r2, [sp, #56]	@ 0x38
 800ed24:	e7b5      	b.n	800ec92 <_strtod_l+0x2ba>
 800ed26:	2a6e      	cmp	r2, #110	@ 0x6e
 800ed28:	e7da      	b.n	800ece0 <_strtod_l+0x308>
 800ed2a:	498c      	ldr	r1, [pc, #560]	@ (800ef5c <_strtod_l+0x584>)
 800ed2c:	a819      	add	r0, sp, #100	@ 0x64
 800ed2e:	f001 f949 	bl	800ffc4 <__match>
 800ed32:	2800      	cmp	r0, #0
 800ed34:	f43f aea4 	beq.w	800ea80 <_strtod_l+0xa8>
 800ed38:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ed3a:	4989      	ldr	r1, [pc, #548]	@ (800ef60 <_strtod_l+0x588>)
 800ed3c:	3b01      	subs	r3, #1
 800ed3e:	a819      	add	r0, sp, #100	@ 0x64
 800ed40:	9319      	str	r3, [sp, #100]	@ 0x64
 800ed42:	f001 f93f 	bl	800ffc4 <__match>
 800ed46:	b910      	cbnz	r0, 800ed4e <_strtod_l+0x376>
 800ed48:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ed4a:	3301      	adds	r3, #1
 800ed4c:	9319      	str	r3, [sp, #100]	@ 0x64
 800ed4e:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800ef70 <_strtod_l+0x598>
 800ed52:	f04f 0a00 	mov.w	sl, #0
 800ed56:	e678      	b.n	800ea4a <_strtod_l+0x72>
 800ed58:	4882      	ldr	r0, [pc, #520]	@ (800ef64 <_strtod_l+0x58c>)
 800ed5a:	f000 fe51 	bl	800fa00 <nan>
 800ed5e:	ec5b ab10 	vmov	sl, fp, d0
 800ed62:	e672      	b.n	800ea4a <_strtod_l+0x72>
 800ed64:	eba8 0309 	sub.w	r3, r8, r9
 800ed68:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800ed6a:	9309      	str	r3, [sp, #36]	@ 0x24
 800ed6c:	2f00      	cmp	r7, #0
 800ed6e:	bf08      	it	eq
 800ed70:	462f      	moveq	r7, r5
 800ed72:	2d10      	cmp	r5, #16
 800ed74:	462c      	mov	r4, r5
 800ed76:	bfa8      	it	ge
 800ed78:	2410      	movge	r4, #16
 800ed7a:	f7f1 fc1b 	bl	80005b4 <__aeabi_ui2d>
 800ed7e:	2d09      	cmp	r5, #9
 800ed80:	4682      	mov	sl, r0
 800ed82:	468b      	mov	fp, r1
 800ed84:	dc13      	bgt.n	800edae <_strtod_l+0x3d6>
 800ed86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ed88:	2b00      	cmp	r3, #0
 800ed8a:	f43f ae5e 	beq.w	800ea4a <_strtod_l+0x72>
 800ed8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ed90:	dd78      	ble.n	800ee84 <_strtod_l+0x4ac>
 800ed92:	2b16      	cmp	r3, #22
 800ed94:	dc5f      	bgt.n	800ee56 <_strtod_l+0x47e>
 800ed96:	4974      	ldr	r1, [pc, #464]	@ (800ef68 <_strtod_l+0x590>)
 800ed98:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ed9c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800eda0:	4652      	mov	r2, sl
 800eda2:	465b      	mov	r3, fp
 800eda4:	f7f1 fc80 	bl	80006a8 <__aeabi_dmul>
 800eda8:	4682      	mov	sl, r0
 800edaa:	468b      	mov	fp, r1
 800edac:	e64d      	b.n	800ea4a <_strtod_l+0x72>
 800edae:	4b6e      	ldr	r3, [pc, #440]	@ (800ef68 <_strtod_l+0x590>)
 800edb0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800edb4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800edb8:	f7f1 fc76 	bl	80006a8 <__aeabi_dmul>
 800edbc:	4682      	mov	sl, r0
 800edbe:	9808      	ldr	r0, [sp, #32]
 800edc0:	468b      	mov	fp, r1
 800edc2:	f7f1 fbf7 	bl	80005b4 <__aeabi_ui2d>
 800edc6:	4602      	mov	r2, r0
 800edc8:	460b      	mov	r3, r1
 800edca:	4650      	mov	r0, sl
 800edcc:	4659      	mov	r1, fp
 800edce:	f7f1 fab5 	bl	800033c <__adddf3>
 800edd2:	2d0f      	cmp	r5, #15
 800edd4:	4682      	mov	sl, r0
 800edd6:	468b      	mov	fp, r1
 800edd8:	ddd5      	ble.n	800ed86 <_strtod_l+0x3ae>
 800edda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eddc:	1b2c      	subs	r4, r5, r4
 800edde:	441c      	add	r4, r3
 800ede0:	2c00      	cmp	r4, #0
 800ede2:	f340 8096 	ble.w	800ef12 <_strtod_l+0x53a>
 800ede6:	f014 030f 	ands.w	r3, r4, #15
 800edea:	d00a      	beq.n	800ee02 <_strtod_l+0x42a>
 800edec:	495e      	ldr	r1, [pc, #376]	@ (800ef68 <_strtod_l+0x590>)
 800edee:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800edf2:	4652      	mov	r2, sl
 800edf4:	465b      	mov	r3, fp
 800edf6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800edfa:	f7f1 fc55 	bl	80006a8 <__aeabi_dmul>
 800edfe:	4682      	mov	sl, r0
 800ee00:	468b      	mov	fp, r1
 800ee02:	f034 040f 	bics.w	r4, r4, #15
 800ee06:	d073      	beq.n	800eef0 <_strtod_l+0x518>
 800ee08:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800ee0c:	dd48      	ble.n	800eea0 <_strtod_l+0x4c8>
 800ee0e:	2400      	movs	r4, #0
 800ee10:	46a0      	mov	r8, r4
 800ee12:	940a      	str	r4, [sp, #40]	@ 0x28
 800ee14:	46a1      	mov	r9, r4
 800ee16:	9a05      	ldr	r2, [sp, #20]
 800ee18:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800ef70 <_strtod_l+0x598>
 800ee1c:	2322      	movs	r3, #34	@ 0x22
 800ee1e:	6013      	str	r3, [r2, #0]
 800ee20:	f04f 0a00 	mov.w	sl, #0
 800ee24:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ee26:	2b00      	cmp	r3, #0
 800ee28:	f43f ae0f 	beq.w	800ea4a <_strtod_l+0x72>
 800ee2c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ee2e:	9805      	ldr	r0, [sp, #20]
 800ee30:	f001 fa78 	bl	8010324 <_Bfree>
 800ee34:	9805      	ldr	r0, [sp, #20]
 800ee36:	4649      	mov	r1, r9
 800ee38:	f001 fa74 	bl	8010324 <_Bfree>
 800ee3c:	9805      	ldr	r0, [sp, #20]
 800ee3e:	4641      	mov	r1, r8
 800ee40:	f001 fa70 	bl	8010324 <_Bfree>
 800ee44:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ee46:	9805      	ldr	r0, [sp, #20]
 800ee48:	f001 fa6c 	bl	8010324 <_Bfree>
 800ee4c:	9805      	ldr	r0, [sp, #20]
 800ee4e:	4621      	mov	r1, r4
 800ee50:	f001 fa68 	bl	8010324 <_Bfree>
 800ee54:	e5f9      	b.n	800ea4a <_strtod_l+0x72>
 800ee56:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ee58:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800ee5c:	4293      	cmp	r3, r2
 800ee5e:	dbbc      	blt.n	800edda <_strtod_l+0x402>
 800ee60:	4c41      	ldr	r4, [pc, #260]	@ (800ef68 <_strtod_l+0x590>)
 800ee62:	f1c5 050f 	rsb	r5, r5, #15
 800ee66:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800ee6a:	4652      	mov	r2, sl
 800ee6c:	465b      	mov	r3, fp
 800ee6e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ee72:	f7f1 fc19 	bl	80006a8 <__aeabi_dmul>
 800ee76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ee78:	1b5d      	subs	r5, r3, r5
 800ee7a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800ee7e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800ee82:	e78f      	b.n	800eda4 <_strtod_l+0x3cc>
 800ee84:	3316      	adds	r3, #22
 800ee86:	dba8      	blt.n	800edda <_strtod_l+0x402>
 800ee88:	4b37      	ldr	r3, [pc, #220]	@ (800ef68 <_strtod_l+0x590>)
 800ee8a:	eba9 0808 	sub.w	r8, r9, r8
 800ee8e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800ee92:	e9d8 2300 	ldrd	r2, r3, [r8]
 800ee96:	4650      	mov	r0, sl
 800ee98:	4659      	mov	r1, fp
 800ee9a:	f7f1 fd2f 	bl	80008fc <__aeabi_ddiv>
 800ee9e:	e783      	b.n	800eda8 <_strtod_l+0x3d0>
 800eea0:	4b32      	ldr	r3, [pc, #200]	@ (800ef6c <_strtod_l+0x594>)
 800eea2:	9308      	str	r3, [sp, #32]
 800eea4:	2300      	movs	r3, #0
 800eea6:	1124      	asrs	r4, r4, #4
 800eea8:	4650      	mov	r0, sl
 800eeaa:	4659      	mov	r1, fp
 800eeac:	461e      	mov	r6, r3
 800eeae:	2c01      	cmp	r4, #1
 800eeb0:	dc21      	bgt.n	800eef6 <_strtod_l+0x51e>
 800eeb2:	b10b      	cbz	r3, 800eeb8 <_strtod_l+0x4e0>
 800eeb4:	4682      	mov	sl, r0
 800eeb6:	468b      	mov	fp, r1
 800eeb8:	492c      	ldr	r1, [pc, #176]	@ (800ef6c <_strtod_l+0x594>)
 800eeba:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800eebe:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800eec2:	4652      	mov	r2, sl
 800eec4:	465b      	mov	r3, fp
 800eec6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800eeca:	f7f1 fbed 	bl	80006a8 <__aeabi_dmul>
 800eece:	4b28      	ldr	r3, [pc, #160]	@ (800ef70 <_strtod_l+0x598>)
 800eed0:	460a      	mov	r2, r1
 800eed2:	400b      	ands	r3, r1
 800eed4:	4927      	ldr	r1, [pc, #156]	@ (800ef74 <_strtod_l+0x59c>)
 800eed6:	428b      	cmp	r3, r1
 800eed8:	4682      	mov	sl, r0
 800eeda:	d898      	bhi.n	800ee0e <_strtod_l+0x436>
 800eedc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800eee0:	428b      	cmp	r3, r1
 800eee2:	bf86      	itte	hi
 800eee4:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800ef78 <_strtod_l+0x5a0>
 800eee8:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 800eeec:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800eef0:	2300      	movs	r3, #0
 800eef2:	9308      	str	r3, [sp, #32]
 800eef4:	e07a      	b.n	800efec <_strtod_l+0x614>
 800eef6:	07e2      	lsls	r2, r4, #31
 800eef8:	d505      	bpl.n	800ef06 <_strtod_l+0x52e>
 800eefa:	9b08      	ldr	r3, [sp, #32]
 800eefc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef00:	f7f1 fbd2 	bl	80006a8 <__aeabi_dmul>
 800ef04:	2301      	movs	r3, #1
 800ef06:	9a08      	ldr	r2, [sp, #32]
 800ef08:	3208      	adds	r2, #8
 800ef0a:	3601      	adds	r6, #1
 800ef0c:	1064      	asrs	r4, r4, #1
 800ef0e:	9208      	str	r2, [sp, #32]
 800ef10:	e7cd      	b.n	800eeae <_strtod_l+0x4d6>
 800ef12:	d0ed      	beq.n	800eef0 <_strtod_l+0x518>
 800ef14:	4264      	negs	r4, r4
 800ef16:	f014 020f 	ands.w	r2, r4, #15
 800ef1a:	d00a      	beq.n	800ef32 <_strtod_l+0x55a>
 800ef1c:	4b12      	ldr	r3, [pc, #72]	@ (800ef68 <_strtod_l+0x590>)
 800ef1e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ef22:	4650      	mov	r0, sl
 800ef24:	4659      	mov	r1, fp
 800ef26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef2a:	f7f1 fce7 	bl	80008fc <__aeabi_ddiv>
 800ef2e:	4682      	mov	sl, r0
 800ef30:	468b      	mov	fp, r1
 800ef32:	1124      	asrs	r4, r4, #4
 800ef34:	d0dc      	beq.n	800eef0 <_strtod_l+0x518>
 800ef36:	2c1f      	cmp	r4, #31
 800ef38:	dd20      	ble.n	800ef7c <_strtod_l+0x5a4>
 800ef3a:	2400      	movs	r4, #0
 800ef3c:	46a0      	mov	r8, r4
 800ef3e:	940a      	str	r4, [sp, #40]	@ 0x28
 800ef40:	46a1      	mov	r9, r4
 800ef42:	9a05      	ldr	r2, [sp, #20]
 800ef44:	2322      	movs	r3, #34	@ 0x22
 800ef46:	f04f 0a00 	mov.w	sl, #0
 800ef4a:	f04f 0b00 	mov.w	fp, #0
 800ef4e:	6013      	str	r3, [r2, #0]
 800ef50:	e768      	b.n	800ee24 <_strtod_l+0x44c>
 800ef52:	bf00      	nop
 800ef54:	08013a99 	.word	0x08013a99
 800ef58:	08013a9c 	.word	0x08013a9c
 800ef5c:	08013a90 	.word	0x08013a90
 800ef60:	08013a93 	.word	0x08013a93
 800ef64:	08013e46 	.word	0x08013e46
 800ef68:	08013d10 	.word	0x08013d10
 800ef6c:	08013ce8 	.word	0x08013ce8
 800ef70:	7ff00000 	.word	0x7ff00000
 800ef74:	7ca00000 	.word	0x7ca00000
 800ef78:	7fefffff 	.word	0x7fefffff
 800ef7c:	f014 0310 	ands.w	r3, r4, #16
 800ef80:	bf18      	it	ne
 800ef82:	236a      	movne	r3, #106	@ 0x6a
 800ef84:	4ea9      	ldr	r6, [pc, #676]	@ (800f22c <_strtod_l+0x854>)
 800ef86:	9308      	str	r3, [sp, #32]
 800ef88:	4650      	mov	r0, sl
 800ef8a:	4659      	mov	r1, fp
 800ef8c:	2300      	movs	r3, #0
 800ef8e:	07e2      	lsls	r2, r4, #31
 800ef90:	d504      	bpl.n	800ef9c <_strtod_l+0x5c4>
 800ef92:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ef96:	f7f1 fb87 	bl	80006a8 <__aeabi_dmul>
 800ef9a:	2301      	movs	r3, #1
 800ef9c:	1064      	asrs	r4, r4, #1
 800ef9e:	f106 0608 	add.w	r6, r6, #8
 800efa2:	d1f4      	bne.n	800ef8e <_strtod_l+0x5b6>
 800efa4:	b10b      	cbz	r3, 800efaa <_strtod_l+0x5d2>
 800efa6:	4682      	mov	sl, r0
 800efa8:	468b      	mov	fp, r1
 800efaa:	9b08      	ldr	r3, [sp, #32]
 800efac:	b1b3      	cbz	r3, 800efdc <_strtod_l+0x604>
 800efae:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800efb2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800efb6:	2b00      	cmp	r3, #0
 800efb8:	4659      	mov	r1, fp
 800efba:	dd0f      	ble.n	800efdc <_strtod_l+0x604>
 800efbc:	2b1f      	cmp	r3, #31
 800efbe:	dd55      	ble.n	800f06c <_strtod_l+0x694>
 800efc0:	2b34      	cmp	r3, #52	@ 0x34
 800efc2:	bfde      	ittt	le
 800efc4:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 800efc8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800efcc:	4093      	lslle	r3, r2
 800efce:	f04f 0a00 	mov.w	sl, #0
 800efd2:	bfcc      	ite	gt
 800efd4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800efd8:	ea03 0b01 	andle.w	fp, r3, r1
 800efdc:	2200      	movs	r2, #0
 800efde:	2300      	movs	r3, #0
 800efe0:	4650      	mov	r0, sl
 800efe2:	4659      	mov	r1, fp
 800efe4:	f7f1 fdc8 	bl	8000b78 <__aeabi_dcmpeq>
 800efe8:	2800      	cmp	r0, #0
 800efea:	d1a6      	bne.n	800ef3a <_strtod_l+0x562>
 800efec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800efee:	9300      	str	r3, [sp, #0]
 800eff0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800eff2:	9805      	ldr	r0, [sp, #20]
 800eff4:	462b      	mov	r3, r5
 800eff6:	463a      	mov	r2, r7
 800eff8:	f001 f9fc 	bl	80103f4 <__s2b>
 800effc:	900a      	str	r0, [sp, #40]	@ 0x28
 800effe:	2800      	cmp	r0, #0
 800f000:	f43f af05 	beq.w	800ee0e <_strtod_l+0x436>
 800f004:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f006:	2a00      	cmp	r2, #0
 800f008:	eba9 0308 	sub.w	r3, r9, r8
 800f00c:	bfa8      	it	ge
 800f00e:	2300      	movge	r3, #0
 800f010:	9312      	str	r3, [sp, #72]	@ 0x48
 800f012:	2400      	movs	r4, #0
 800f014:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800f018:	9316      	str	r3, [sp, #88]	@ 0x58
 800f01a:	46a0      	mov	r8, r4
 800f01c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f01e:	9805      	ldr	r0, [sp, #20]
 800f020:	6859      	ldr	r1, [r3, #4]
 800f022:	f001 f93f 	bl	80102a4 <_Balloc>
 800f026:	4681      	mov	r9, r0
 800f028:	2800      	cmp	r0, #0
 800f02a:	f43f aef4 	beq.w	800ee16 <_strtod_l+0x43e>
 800f02e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f030:	691a      	ldr	r2, [r3, #16]
 800f032:	3202      	adds	r2, #2
 800f034:	f103 010c 	add.w	r1, r3, #12
 800f038:	0092      	lsls	r2, r2, #2
 800f03a:	300c      	adds	r0, #12
 800f03c:	f000 fcd1 	bl	800f9e2 <memcpy>
 800f040:	ec4b ab10 	vmov	d0, sl, fp
 800f044:	9805      	ldr	r0, [sp, #20]
 800f046:	aa1c      	add	r2, sp, #112	@ 0x70
 800f048:	a91b      	add	r1, sp, #108	@ 0x6c
 800f04a:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800f04e:	f001 fd0d 	bl	8010a6c <__d2b>
 800f052:	901a      	str	r0, [sp, #104]	@ 0x68
 800f054:	2800      	cmp	r0, #0
 800f056:	f43f aede 	beq.w	800ee16 <_strtod_l+0x43e>
 800f05a:	9805      	ldr	r0, [sp, #20]
 800f05c:	2101      	movs	r1, #1
 800f05e:	f001 fa5f 	bl	8010520 <__i2b>
 800f062:	4680      	mov	r8, r0
 800f064:	b948      	cbnz	r0, 800f07a <_strtod_l+0x6a2>
 800f066:	f04f 0800 	mov.w	r8, #0
 800f06a:	e6d4      	b.n	800ee16 <_strtod_l+0x43e>
 800f06c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800f070:	fa02 f303 	lsl.w	r3, r2, r3
 800f074:	ea03 0a0a 	and.w	sl, r3, sl
 800f078:	e7b0      	b.n	800efdc <_strtod_l+0x604>
 800f07a:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800f07c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800f07e:	2d00      	cmp	r5, #0
 800f080:	bfab      	itete	ge
 800f082:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800f084:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800f086:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800f088:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800f08a:	bfac      	ite	ge
 800f08c:	18ef      	addge	r7, r5, r3
 800f08e:	1b5e      	sublt	r6, r3, r5
 800f090:	9b08      	ldr	r3, [sp, #32]
 800f092:	1aed      	subs	r5, r5, r3
 800f094:	4415      	add	r5, r2
 800f096:	4b66      	ldr	r3, [pc, #408]	@ (800f230 <_strtod_l+0x858>)
 800f098:	3d01      	subs	r5, #1
 800f09a:	429d      	cmp	r5, r3
 800f09c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800f0a0:	da50      	bge.n	800f144 <_strtod_l+0x76c>
 800f0a2:	1b5b      	subs	r3, r3, r5
 800f0a4:	2b1f      	cmp	r3, #31
 800f0a6:	eba2 0203 	sub.w	r2, r2, r3
 800f0aa:	f04f 0101 	mov.w	r1, #1
 800f0ae:	dc3d      	bgt.n	800f12c <_strtod_l+0x754>
 800f0b0:	fa01 f303 	lsl.w	r3, r1, r3
 800f0b4:	9313      	str	r3, [sp, #76]	@ 0x4c
 800f0b6:	2300      	movs	r3, #0
 800f0b8:	9310      	str	r3, [sp, #64]	@ 0x40
 800f0ba:	18bd      	adds	r5, r7, r2
 800f0bc:	9b08      	ldr	r3, [sp, #32]
 800f0be:	42af      	cmp	r7, r5
 800f0c0:	4416      	add	r6, r2
 800f0c2:	441e      	add	r6, r3
 800f0c4:	463b      	mov	r3, r7
 800f0c6:	bfa8      	it	ge
 800f0c8:	462b      	movge	r3, r5
 800f0ca:	42b3      	cmp	r3, r6
 800f0cc:	bfa8      	it	ge
 800f0ce:	4633      	movge	r3, r6
 800f0d0:	2b00      	cmp	r3, #0
 800f0d2:	bfc2      	ittt	gt
 800f0d4:	1aed      	subgt	r5, r5, r3
 800f0d6:	1af6      	subgt	r6, r6, r3
 800f0d8:	1aff      	subgt	r7, r7, r3
 800f0da:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800f0dc:	2b00      	cmp	r3, #0
 800f0de:	dd16      	ble.n	800f10e <_strtod_l+0x736>
 800f0e0:	4641      	mov	r1, r8
 800f0e2:	9805      	ldr	r0, [sp, #20]
 800f0e4:	461a      	mov	r2, r3
 800f0e6:	f001 fadb 	bl	80106a0 <__pow5mult>
 800f0ea:	4680      	mov	r8, r0
 800f0ec:	2800      	cmp	r0, #0
 800f0ee:	d0ba      	beq.n	800f066 <_strtod_l+0x68e>
 800f0f0:	4601      	mov	r1, r0
 800f0f2:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800f0f4:	9805      	ldr	r0, [sp, #20]
 800f0f6:	f001 fa29 	bl	801054c <__multiply>
 800f0fa:	900e      	str	r0, [sp, #56]	@ 0x38
 800f0fc:	2800      	cmp	r0, #0
 800f0fe:	f43f ae8a 	beq.w	800ee16 <_strtod_l+0x43e>
 800f102:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f104:	9805      	ldr	r0, [sp, #20]
 800f106:	f001 f90d 	bl	8010324 <_Bfree>
 800f10a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f10c:	931a      	str	r3, [sp, #104]	@ 0x68
 800f10e:	2d00      	cmp	r5, #0
 800f110:	dc1d      	bgt.n	800f14e <_strtod_l+0x776>
 800f112:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f114:	2b00      	cmp	r3, #0
 800f116:	dd23      	ble.n	800f160 <_strtod_l+0x788>
 800f118:	4649      	mov	r1, r9
 800f11a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800f11c:	9805      	ldr	r0, [sp, #20]
 800f11e:	f001 fabf 	bl	80106a0 <__pow5mult>
 800f122:	4681      	mov	r9, r0
 800f124:	b9e0      	cbnz	r0, 800f160 <_strtod_l+0x788>
 800f126:	f04f 0900 	mov.w	r9, #0
 800f12a:	e674      	b.n	800ee16 <_strtod_l+0x43e>
 800f12c:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800f130:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800f134:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800f138:	35e2      	adds	r5, #226	@ 0xe2
 800f13a:	fa01 f305 	lsl.w	r3, r1, r5
 800f13e:	9310      	str	r3, [sp, #64]	@ 0x40
 800f140:	9113      	str	r1, [sp, #76]	@ 0x4c
 800f142:	e7ba      	b.n	800f0ba <_strtod_l+0x6e2>
 800f144:	2300      	movs	r3, #0
 800f146:	9310      	str	r3, [sp, #64]	@ 0x40
 800f148:	2301      	movs	r3, #1
 800f14a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800f14c:	e7b5      	b.n	800f0ba <_strtod_l+0x6e2>
 800f14e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f150:	9805      	ldr	r0, [sp, #20]
 800f152:	462a      	mov	r2, r5
 800f154:	f001 fafe 	bl	8010754 <__lshift>
 800f158:	901a      	str	r0, [sp, #104]	@ 0x68
 800f15a:	2800      	cmp	r0, #0
 800f15c:	d1d9      	bne.n	800f112 <_strtod_l+0x73a>
 800f15e:	e65a      	b.n	800ee16 <_strtod_l+0x43e>
 800f160:	2e00      	cmp	r6, #0
 800f162:	dd07      	ble.n	800f174 <_strtod_l+0x79c>
 800f164:	4649      	mov	r1, r9
 800f166:	9805      	ldr	r0, [sp, #20]
 800f168:	4632      	mov	r2, r6
 800f16a:	f001 faf3 	bl	8010754 <__lshift>
 800f16e:	4681      	mov	r9, r0
 800f170:	2800      	cmp	r0, #0
 800f172:	d0d8      	beq.n	800f126 <_strtod_l+0x74e>
 800f174:	2f00      	cmp	r7, #0
 800f176:	dd08      	ble.n	800f18a <_strtod_l+0x7b2>
 800f178:	4641      	mov	r1, r8
 800f17a:	9805      	ldr	r0, [sp, #20]
 800f17c:	463a      	mov	r2, r7
 800f17e:	f001 fae9 	bl	8010754 <__lshift>
 800f182:	4680      	mov	r8, r0
 800f184:	2800      	cmp	r0, #0
 800f186:	f43f ae46 	beq.w	800ee16 <_strtod_l+0x43e>
 800f18a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f18c:	9805      	ldr	r0, [sp, #20]
 800f18e:	464a      	mov	r2, r9
 800f190:	f001 fb68 	bl	8010864 <__mdiff>
 800f194:	4604      	mov	r4, r0
 800f196:	2800      	cmp	r0, #0
 800f198:	f43f ae3d 	beq.w	800ee16 <_strtod_l+0x43e>
 800f19c:	68c3      	ldr	r3, [r0, #12]
 800f19e:	930f      	str	r3, [sp, #60]	@ 0x3c
 800f1a0:	2300      	movs	r3, #0
 800f1a2:	60c3      	str	r3, [r0, #12]
 800f1a4:	4641      	mov	r1, r8
 800f1a6:	f001 fb41 	bl	801082c <__mcmp>
 800f1aa:	2800      	cmp	r0, #0
 800f1ac:	da46      	bge.n	800f23c <_strtod_l+0x864>
 800f1ae:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f1b0:	ea53 030a 	orrs.w	r3, r3, sl
 800f1b4:	d16c      	bne.n	800f290 <_strtod_l+0x8b8>
 800f1b6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f1ba:	2b00      	cmp	r3, #0
 800f1bc:	d168      	bne.n	800f290 <_strtod_l+0x8b8>
 800f1be:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f1c2:	0d1b      	lsrs	r3, r3, #20
 800f1c4:	051b      	lsls	r3, r3, #20
 800f1c6:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800f1ca:	d961      	bls.n	800f290 <_strtod_l+0x8b8>
 800f1cc:	6963      	ldr	r3, [r4, #20]
 800f1ce:	b913      	cbnz	r3, 800f1d6 <_strtod_l+0x7fe>
 800f1d0:	6923      	ldr	r3, [r4, #16]
 800f1d2:	2b01      	cmp	r3, #1
 800f1d4:	dd5c      	ble.n	800f290 <_strtod_l+0x8b8>
 800f1d6:	4621      	mov	r1, r4
 800f1d8:	2201      	movs	r2, #1
 800f1da:	9805      	ldr	r0, [sp, #20]
 800f1dc:	f001 faba 	bl	8010754 <__lshift>
 800f1e0:	4641      	mov	r1, r8
 800f1e2:	4604      	mov	r4, r0
 800f1e4:	f001 fb22 	bl	801082c <__mcmp>
 800f1e8:	2800      	cmp	r0, #0
 800f1ea:	dd51      	ble.n	800f290 <_strtod_l+0x8b8>
 800f1ec:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f1f0:	9a08      	ldr	r2, [sp, #32]
 800f1f2:	0d1b      	lsrs	r3, r3, #20
 800f1f4:	051b      	lsls	r3, r3, #20
 800f1f6:	2a00      	cmp	r2, #0
 800f1f8:	d06b      	beq.n	800f2d2 <_strtod_l+0x8fa>
 800f1fa:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800f1fe:	d868      	bhi.n	800f2d2 <_strtod_l+0x8fa>
 800f200:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800f204:	f67f ae9d 	bls.w	800ef42 <_strtod_l+0x56a>
 800f208:	4b0a      	ldr	r3, [pc, #40]	@ (800f234 <_strtod_l+0x85c>)
 800f20a:	4650      	mov	r0, sl
 800f20c:	4659      	mov	r1, fp
 800f20e:	2200      	movs	r2, #0
 800f210:	f7f1 fa4a 	bl	80006a8 <__aeabi_dmul>
 800f214:	4b08      	ldr	r3, [pc, #32]	@ (800f238 <_strtod_l+0x860>)
 800f216:	400b      	ands	r3, r1
 800f218:	4682      	mov	sl, r0
 800f21a:	468b      	mov	fp, r1
 800f21c:	2b00      	cmp	r3, #0
 800f21e:	f47f ae05 	bne.w	800ee2c <_strtod_l+0x454>
 800f222:	9a05      	ldr	r2, [sp, #20]
 800f224:	2322      	movs	r3, #34	@ 0x22
 800f226:	6013      	str	r3, [r2, #0]
 800f228:	e600      	b.n	800ee2c <_strtod_l+0x454>
 800f22a:	bf00      	nop
 800f22c:	08013ac8 	.word	0x08013ac8
 800f230:	fffffc02 	.word	0xfffffc02
 800f234:	39500000 	.word	0x39500000
 800f238:	7ff00000 	.word	0x7ff00000
 800f23c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800f240:	d165      	bne.n	800f30e <_strtod_l+0x936>
 800f242:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800f244:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f248:	b35a      	cbz	r2, 800f2a2 <_strtod_l+0x8ca>
 800f24a:	4a9f      	ldr	r2, [pc, #636]	@ (800f4c8 <_strtod_l+0xaf0>)
 800f24c:	4293      	cmp	r3, r2
 800f24e:	d12b      	bne.n	800f2a8 <_strtod_l+0x8d0>
 800f250:	9b08      	ldr	r3, [sp, #32]
 800f252:	4651      	mov	r1, sl
 800f254:	b303      	cbz	r3, 800f298 <_strtod_l+0x8c0>
 800f256:	4b9d      	ldr	r3, [pc, #628]	@ (800f4cc <_strtod_l+0xaf4>)
 800f258:	465a      	mov	r2, fp
 800f25a:	4013      	ands	r3, r2
 800f25c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800f260:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800f264:	d81b      	bhi.n	800f29e <_strtod_l+0x8c6>
 800f266:	0d1b      	lsrs	r3, r3, #20
 800f268:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800f26c:	fa02 f303 	lsl.w	r3, r2, r3
 800f270:	4299      	cmp	r1, r3
 800f272:	d119      	bne.n	800f2a8 <_strtod_l+0x8d0>
 800f274:	4b96      	ldr	r3, [pc, #600]	@ (800f4d0 <_strtod_l+0xaf8>)
 800f276:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f278:	429a      	cmp	r2, r3
 800f27a:	d102      	bne.n	800f282 <_strtod_l+0x8aa>
 800f27c:	3101      	adds	r1, #1
 800f27e:	f43f adca 	beq.w	800ee16 <_strtod_l+0x43e>
 800f282:	4b92      	ldr	r3, [pc, #584]	@ (800f4cc <_strtod_l+0xaf4>)
 800f284:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f286:	401a      	ands	r2, r3
 800f288:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800f28c:	f04f 0a00 	mov.w	sl, #0
 800f290:	9b08      	ldr	r3, [sp, #32]
 800f292:	2b00      	cmp	r3, #0
 800f294:	d1b8      	bne.n	800f208 <_strtod_l+0x830>
 800f296:	e5c9      	b.n	800ee2c <_strtod_l+0x454>
 800f298:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800f29c:	e7e8      	b.n	800f270 <_strtod_l+0x898>
 800f29e:	4613      	mov	r3, r2
 800f2a0:	e7e6      	b.n	800f270 <_strtod_l+0x898>
 800f2a2:	ea53 030a 	orrs.w	r3, r3, sl
 800f2a6:	d0a1      	beq.n	800f1ec <_strtod_l+0x814>
 800f2a8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800f2aa:	b1db      	cbz	r3, 800f2e4 <_strtod_l+0x90c>
 800f2ac:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f2ae:	4213      	tst	r3, r2
 800f2b0:	d0ee      	beq.n	800f290 <_strtod_l+0x8b8>
 800f2b2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f2b4:	9a08      	ldr	r2, [sp, #32]
 800f2b6:	4650      	mov	r0, sl
 800f2b8:	4659      	mov	r1, fp
 800f2ba:	b1bb      	cbz	r3, 800f2ec <_strtod_l+0x914>
 800f2bc:	f7ff fb6c 	bl	800e998 <sulp>
 800f2c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f2c4:	ec53 2b10 	vmov	r2, r3, d0
 800f2c8:	f7f1 f838 	bl	800033c <__adddf3>
 800f2cc:	4682      	mov	sl, r0
 800f2ce:	468b      	mov	fp, r1
 800f2d0:	e7de      	b.n	800f290 <_strtod_l+0x8b8>
 800f2d2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800f2d6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800f2da:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800f2de:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800f2e2:	e7d5      	b.n	800f290 <_strtod_l+0x8b8>
 800f2e4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800f2e6:	ea13 0f0a 	tst.w	r3, sl
 800f2ea:	e7e1      	b.n	800f2b0 <_strtod_l+0x8d8>
 800f2ec:	f7ff fb54 	bl	800e998 <sulp>
 800f2f0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f2f4:	ec53 2b10 	vmov	r2, r3, d0
 800f2f8:	f7f1 f81e 	bl	8000338 <__aeabi_dsub>
 800f2fc:	2200      	movs	r2, #0
 800f2fe:	2300      	movs	r3, #0
 800f300:	4682      	mov	sl, r0
 800f302:	468b      	mov	fp, r1
 800f304:	f7f1 fc38 	bl	8000b78 <__aeabi_dcmpeq>
 800f308:	2800      	cmp	r0, #0
 800f30a:	d0c1      	beq.n	800f290 <_strtod_l+0x8b8>
 800f30c:	e619      	b.n	800ef42 <_strtod_l+0x56a>
 800f30e:	4641      	mov	r1, r8
 800f310:	4620      	mov	r0, r4
 800f312:	f001 fc03 	bl	8010b1c <__ratio>
 800f316:	ec57 6b10 	vmov	r6, r7, d0
 800f31a:	2200      	movs	r2, #0
 800f31c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800f320:	4630      	mov	r0, r6
 800f322:	4639      	mov	r1, r7
 800f324:	f7f1 fc3c 	bl	8000ba0 <__aeabi_dcmple>
 800f328:	2800      	cmp	r0, #0
 800f32a:	d06f      	beq.n	800f40c <_strtod_l+0xa34>
 800f32c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f32e:	2b00      	cmp	r3, #0
 800f330:	d17a      	bne.n	800f428 <_strtod_l+0xa50>
 800f332:	f1ba 0f00 	cmp.w	sl, #0
 800f336:	d158      	bne.n	800f3ea <_strtod_l+0xa12>
 800f338:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f33a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f33e:	2b00      	cmp	r3, #0
 800f340:	d15a      	bne.n	800f3f8 <_strtod_l+0xa20>
 800f342:	4b64      	ldr	r3, [pc, #400]	@ (800f4d4 <_strtod_l+0xafc>)
 800f344:	2200      	movs	r2, #0
 800f346:	4630      	mov	r0, r6
 800f348:	4639      	mov	r1, r7
 800f34a:	f7f1 fc1f 	bl	8000b8c <__aeabi_dcmplt>
 800f34e:	2800      	cmp	r0, #0
 800f350:	d159      	bne.n	800f406 <_strtod_l+0xa2e>
 800f352:	4630      	mov	r0, r6
 800f354:	4639      	mov	r1, r7
 800f356:	4b60      	ldr	r3, [pc, #384]	@ (800f4d8 <_strtod_l+0xb00>)
 800f358:	2200      	movs	r2, #0
 800f35a:	f7f1 f9a5 	bl	80006a8 <__aeabi_dmul>
 800f35e:	4606      	mov	r6, r0
 800f360:	460f      	mov	r7, r1
 800f362:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800f366:	9606      	str	r6, [sp, #24]
 800f368:	9307      	str	r3, [sp, #28]
 800f36a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f36e:	4d57      	ldr	r5, [pc, #348]	@ (800f4cc <_strtod_l+0xaf4>)
 800f370:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800f374:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f376:	401d      	ands	r5, r3
 800f378:	4b58      	ldr	r3, [pc, #352]	@ (800f4dc <_strtod_l+0xb04>)
 800f37a:	429d      	cmp	r5, r3
 800f37c:	f040 80b2 	bne.w	800f4e4 <_strtod_l+0xb0c>
 800f380:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f382:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800f386:	ec4b ab10 	vmov	d0, sl, fp
 800f38a:	f001 faff 	bl	801098c <__ulp>
 800f38e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f392:	ec51 0b10 	vmov	r0, r1, d0
 800f396:	f7f1 f987 	bl	80006a8 <__aeabi_dmul>
 800f39a:	4652      	mov	r2, sl
 800f39c:	465b      	mov	r3, fp
 800f39e:	f7f0 ffcd 	bl	800033c <__adddf3>
 800f3a2:	460b      	mov	r3, r1
 800f3a4:	4949      	ldr	r1, [pc, #292]	@ (800f4cc <_strtod_l+0xaf4>)
 800f3a6:	4a4e      	ldr	r2, [pc, #312]	@ (800f4e0 <_strtod_l+0xb08>)
 800f3a8:	4019      	ands	r1, r3
 800f3aa:	4291      	cmp	r1, r2
 800f3ac:	4682      	mov	sl, r0
 800f3ae:	d942      	bls.n	800f436 <_strtod_l+0xa5e>
 800f3b0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800f3b2:	4b47      	ldr	r3, [pc, #284]	@ (800f4d0 <_strtod_l+0xaf8>)
 800f3b4:	429a      	cmp	r2, r3
 800f3b6:	d103      	bne.n	800f3c0 <_strtod_l+0x9e8>
 800f3b8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f3ba:	3301      	adds	r3, #1
 800f3bc:	f43f ad2b 	beq.w	800ee16 <_strtod_l+0x43e>
 800f3c0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800f4d0 <_strtod_l+0xaf8>
 800f3c4:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800f3c8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f3ca:	9805      	ldr	r0, [sp, #20]
 800f3cc:	f000 ffaa 	bl	8010324 <_Bfree>
 800f3d0:	9805      	ldr	r0, [sp, #20]
 800f3d2:	4649      	mov	r1, r9
 800f3d4:	f000 ffa6 	bl	8010324 <_Bfree>
 800f3d8:	9805      	ldr	r0, [sp, #20]
 800f3da:	4641      	mov	r1, r8
 800f3dc:	f000 ffa2 	bl	8010324 <_Bfree>
 800f3e0:	9805      	ldr	r0, [sp, #20]
 800f3e2:	4621      	mov	r1, r4
 800f3e4:	f000 ff9e 	bl	8010324 <_Bfree>
 800f3e8:	e618      	b.n	800f01c <_strtod_l+0x644>
 800f3ea:	f1ba 0f01 	cmp.w	sl, #1
 800f3ee:	d103      	bne.n	800f3f8 <_strtod_l+0xa20>
 800f3f0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f3f2:	2b00      	cmp	r3, #0
 800f3f4:	f43f ada5 	beq.w	800ef42 <_strtod_l+0x56a>
 800f3f8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800f4a8 <_strtod_l+0xad0>
 800f3fc:	4f35      	ldr	r7, [pc, #212]	@ (800f4d4 <_strtod_l+0xafc>)
 800f3fe:	ed8d 7b06 	vstr	d7, [sp, #24]
 800f402:	2600      	movs	r6, #0
 800f404:	e7b1      	b.n	800f36a <_strtod_l+0x992>
 800f406:	4f34      	ldr	r7, [pc, #208]	@ (800f4d8 <_strtod_l+0xb00>)
 800f408:	2600      	movs	r6, #0
 800f40a:	e7aa      	b.n	800f362 <_strtod_l+0x98a>
 800f40c:	4b32      	ldr	r3, [pc, #200]	@ (800f4d8 <_strtod_l+0xb00>)
 800f40e:	4630      	mov	r0, r6
 800f410:	4639      	mov	r1, r7
 800f412:	2200      	movs	r2, #0
 800f414:	f7f1 f948 	bl	80006a8 <__aeabi_dmul>
 800f418:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f41a:	4606      	mov	r6, r0
 800f41c:	460f      	mov	r7, r1
 800f41e:	2b00      	cmp	r3, #0
 800f420:	d09f      	beq.n	800f362 <_strtod_l+0x98a>
 800f422:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800f426:	e7a0      	b.n	800f36a <_strtod_l+0x992>
 800f428:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800f4b0 <_strtod_l+0xad8>
 800f42c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800f430:	ec57 6b17 	vmov	r6, r7, d7
 800f434:	e799      	b.n	800f36a <_strtod_l+0x992>
 800f436:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800f43a:	9b08      	ldr	r3, [sp, #32]
 800f43c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800f440:	2b00      	cmp	r3, #0
 800f442:	d1c1      	bne.n	800f3c8 <_strtod_l+0x9f0>
 800f444:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f448:	0d1b      	lsrs	r3, r3, #20
 800f44a:	051b      	lsls	r3, r3, #20
 800f44c:	429d      	cmp	r5, r3
 800f44e:	d1bb      	bne.n	800f3c8 <_strtod_l+0x9f0>
 800f450:	4630      	mov	r0, r6
 800f452:	4639      	mov	r1, r7
 800f454:	f7f1 fc88 	bl	8000d68 <__aeabi_d2lz>
 800f458:	f7f1 f8f8 	bl	800064c <__aeabi_l2d>
 800f45c:	4602      	mov	r2, r0
 800f45e:	460b      	mov	r3, r1
 800f460:	4630      	mov	r0, r6
 800f462:	4639      	mov	r1, r7
 800f464:	f7f0 ff68 	bl	8000338 <__aeabi_dsub>
 800f468:	460b      	mov	r3, r1
 800f46a:	4602      	mov	r2, r0
 800f46c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800f470:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800f474:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f476:	ea46 060a 	orr.w	r6, r6, sl
 800f47a:	431e      	orrs	r6, r3
 800f47c:	d06f      	beq.n	800f55e <_strtod_l+0xb86>
 800f47e:	a30e      	add	r3, pc, #56	@ (adr r3, 800f4b8 <_strtod_l+0xae0>)
 800f480:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f484:	f7f1 fb82 	bl	8000b8c <__aeabi_dcmplt>
 800f488:	2800      	cmp	r0, #0
 800f48a:	f47f accf 	bne.w	800ee2c <_strtod_l+0x454>
 800f48e:	a30c      	add	r3, pc, #48	@ (adr r3, 800f4c0 <_strtod_l+0xae8>)
 800f490:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f494:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f498:	f7f1 fb96 	bl	8000bc8 <__aeabi_dcmpgt>
 800f49c:	2800      	cmp	r0, #0
 800f49e:	d093      	beq.n	800f3c8 <_strtod_l+0x9f0>
 800f4a0:	e4c4      	b.n	800ee2c <_strtod_l+0x454>
 800f4a2:	bf00      	nop
 800f4a4:	f3af 8000 	nop.w
 800f4a8:	00000000 	.word	0x00000000
 800f4ac:	bff00000 	.word	0xbff00000
 800f4b0:	00000000 	.word	0x00000000
 800f4b4:	3ff00000 	.word	0x3ff00000
 800f4b8:	94a03595 	.word	0x94a03595
 800f4bc:	3fdfffff 	.word	0x3fdfffff
 800f4c0:	35afe535 	.word	0x35afe535
 800f4c4:	3fe00000 	.word	0x3fe00000
 800f4c8:	000fffff 	.word	0x000fffff
 800f4cc:	7ff00000 	.word	0x7ff00000
 800f4d0:	7fefffff 	.word	0x7fefffff
 800f4d4:	3ff00000 	.word	0x3ff00000
 800f4d8:	3fe00000 	.word	0x3fe00000
 800f4dc:	7fe00000 	.word	0x7fe00000
 800f4e0:	7c9fffff 	.word	0x7c9fffff
 800f4e4:	9b08      	ldr	r3, [sp, #32]
 800f4e6:	b323      	cbz	r3, 800f532 <_strtod_l+0xb5a>
 800f4e8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800f4ec:	d821      	bhi.n	800f532 <_strtod_l+0xb5a>
 800f4ee:	a328      	add	r3, pc, #160	@ (adr r3, 800f590 <_strtod_l+0xbb8>)
 800f4f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4f4:	4630      	mov	r0, r6
 800f4f6:	4639      	mov	r1, r7
 800f4f8:	f7f1 fb52 	bl	8000ba0 <__aeabi_dcmple>
 800f4fc:	b1a0      	cbz	r0, 800f528 <_strtod_l+0xb50>
 800f4fe:	4639      	mov	r1, r7
 800f500:	4630      	mov	r0, r6
 800f502:	f7f1 fba9 	bl	8000c58 <__aeabi_d2uiz>
 800f506:	2801      	cmp	r0, #1
 800f508:	bf38      	it	cc
 800f50a:	2001      	movcc	r0, #1
 800f50c:	f7f1 f852 	bl	80005b4 <__aeabi_ui2d>
 800f510:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f512:	4606      	mov	r6, r0
 800f514:	460f      	mov	r7, r1
 800f516:	b9fb      	cbnz	r3, 800f558 <_strtod_l+0xb80>
 800f518:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800f51c:	9014      	str	r0, [sp, #80]	@ 0x50
 800f51e:	9315      	str	r3, [sp, #84]	@ 0x54
 800f520:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800f524:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800f528:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f52a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800f52e:	1b5b      	subs	r3, r3, r5
 800f530:	9311      	str	r3, [sp, #68]	@ 0x44
 800f532:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800f536:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800f53a:	f001 fa27 	bl	801098c <__ulp>
 800f53e:	4650      	mov	r0, sl
 800f540:	ec53 2b10 	vmov	r2, r3, d0
 800f544:	4659      	mov	r1, fp
 800f546:	f7f1 f8af 	bl	80006a8 <__aeabi_dmul>
 800f54a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800f54e:	f7f0 fef5 	bl	800033c <__adddf3>
 800f552:	4682      	mov	sl, r0
 800f554:	468b      	mov	fp, r1
 800f556:	e770      	b.n	800f43a <_strtod_l+0xa62>
 800f558:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800f55c:	e7e0      	b.n	800f520 <_strtod_l+0xb48>
 800f55e:	a30e      	add	r3, pc, #56	@ (adr r3, 800f598 <_strtod_l+0xbc0>)
 800f560:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f564:	f7f1 fb12 	bl	8000b8c <__aeabi_dcmplt>
 800f568:	e798      	b.n	800f49c <_strtod_l+0xac4>
 800f56a:	2300      	movs	r3, #0
 800f56c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f56e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800f570:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f572:	6013      	str	r3, [r2, #0]
 800f574:	f7ff ba6d 	b.w	800ea52 <_strtod_l+0x7a>
 800f578:	2a65      	cmp	r2, #101	@ 0x65
 800f57a:	f43f ab66 	beq.w	800ec4a <_strtod_l+0x272>
 800f57e:	2a45      	cmp	r2, #69	@ 0x45
 800f580:	f43f ab63 	beq.w	800ec4a <_strtod_l+0x272>
 800f584:	2301      	movs	r3, #1
 800f586:	f7ff bb9e 	b.w	800ecc6 <_strtod_l+0x2ee>
 800f58a:	bf00      	nop
 800f58c:	f3af 8000 	nop.w
 800f590:	ffc00000 	.word	0xffc00000
 800f594:	41dfffff 	.word	0x41dfffff
 800f598:	94a03595 	.word	0x94a03595
 800f59c:	3fcfffff 	.word	0x3fcfffff

0800f5a0 <strtod>:
 800f5a0:	460a      	mov	r2, r1
 800f5a2:	4601      	mov	r1, r0
 800f5a4:	4802      	ldr	r0, [pc, #8]	@ (800f5b0 <strtod+0x10>)
 800f5a6:	4b03      	ldr	r3, [pc, #12]	@ (800f5b4 <strtod+0x14>)
 800f5a8:	6800      	ldr	r0, [r0, #0]
 800f5aa:	f7ff ba15 	b.w	800e9d8 <_strtod_l>
 800f5ae:	bf00      	nop
 800f5b0:	20000260 	.word	0x20000260
 800f5b4:	200000f4 	.word	0x200000f4

0800f5b8 <strtof>:
 800f5b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f5bc:	f8df 80bc 	ldr.w	r8, [pc, #188]	@ 800f67c <strtof+0xc4>
 800f5c0:	4b29      	ldr	r3, [pc, #164]	@ (800f668 <strtof+0xb0>)
 800f5c2:	460a      	mov	r2, r1
 800f5c4:	ed2d 8b02 	vpush	{d8}
 800f5c8:	4601      	mov	r1, r0
 800f5ca:	f8d8 0000 	ldr.w	r0, [r8]
 800f5ce:	f7ff fa03 	bl	800e9d8 <_strtod_l>
 800f5d2:	ec55 4b10 	vmov	r4, r5, d0
 800f5d6:	4622      	mov	r2, r4
 800f5d8:	462b      	mov	r3, r5
 800f5da:	4620      	mov	r0, r4
 800f5dc:	4629      	mov	r1, r5
 800f5de:	f7f1 fafd 	bl	8000bdc <__aeabi_dcmpun>
 800f5e2:	b190      	cbz	r0, 800f60a <strtof+0x52>
 800f5e4:	2d00      	cmp	r5, #0
 800f5e6:	4821      	ldr	r0, [pc, #132]	@ (800f66c <strtof+0xb4>)
 800f5e8:	da09      	bge.n	800f5fe <strtof+0x46>
 800f5ea:	f000 fa11 	bl	800fa10 <nanf>
 800f5ee:	eeb1 8a40 	vneg.f32	s16, s0
 800f5f2:	eeb0 0a48 	vmov.f32	s0, s16
 800f5f6:	ecbd 8b02 	vpop	{d8}
 800f5fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f5fe:	ecbd 8b02 	vpop	{d8}
 800f602:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f606:	f000 ba03 	b.w	800fa10 <nanf>
 800f60a:	4620      	mov	r0, r4
 800f60c:	4629      	mov	r1, r5
 800f60e:	f7f1 fb43 	bl	8000c98 <__aeabi_d2f>
 800f612:	ee08 0a10 	vmov	s16, r0
 800f616:	eddf 7a16 	vldr	s15, [pc, #88]	@ 800f670 <strtof+0xb8>
 800f61a:	eeb0 7ac8 	vabs.f32	s14, s16
 800f61e:	eeb4 7a67 	vcmp.f32	s14, s15
 800f622:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f626:	dd11      	ble.n	800f64c <strtof+0x94>
 800f628:	f025 4700 	bic.w	r7, r5, #2147483648	@ 0x80000000
 800f62c:	4b11      	ldr	r3, [pc, #68]	@ (800f674 <strtof+0xbc>)
 800f62e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800f632:	4620      	mov	r0, r4
 800f634:	4639      	mov	r1, r7
 800f636:	f7f1 fad1 	bl	8000bdc <__aeabi_dcmpun>
 800f63a:	b980      	cbnz	r0, 800f65e <strtof+0xa6>
 800f63c:	4b0d      	ldr	r3, [pc, #52]	@ (800f674 <strtof+0xbc>)
 800f63e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800f642:	4620      	mov	r0, r4
 800f644:	4639      	mov	r1, r7
 800f646:	f7f1 faab 	bl	8000ba0 <__aeabi_dcmple>
 800f64a:	b940      	cbnz	r0, 800f65e <strtof+0xa6>
 800f64c:	ee18 3a10 	vmov	r3, s16
 800f650:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800f654:	d1cd      	bne.n	800f5f2 <strtof+0x3a>
 800f656:	4b08      	ldr	r3, [pc, #32]	@ (800f678 <strtof+0xc0>)
 800f658:	402b      	ands	r3, r5
 800f65a:	2b00      	cmp	r3, #0
 800f65c:	d0c9      	beq.n	800f5f2 <strtof+0x3a>
 800f65e:	f8d8 3000 	ldr.w	r3, [r8]
 800f662:	2222      	movs	r2, #34	@ 0x22
 800f664:	601a      	str	r2, [r3, #0]
 800f666:	e7c4      	b.n	800f5f2 <strtof+0x3a>
 800f668:	200000f4 	.word	0x200000f4
 800f66c:	08013e46 	.word	0x08013e46
 800f670:	7f7fffff 	.word	0x7f7fffff
 800f674:	7fefffff 	.word	0x7fefffff
 800f678:	7ff00000 	.word	0x7ff00000
 800f67c:	20000260 	.word	0x20000260

0800f680 <std>:
 800f680:	2300      	movs	r3, #0
 800f682:	b510      	push	{r4, lr}
 800f684:	4604      	mov	r4, r0
 800f686:	e9c0 3300 	strd	r3, r3, [r0]
 800f68a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f68e:	6083      	str	r3, [r0, #8]
 800f690:	8181      	strh	r1, [r0, #12]
 800f692:	6643      	str	r3, [r0, #100]	@ 0x64
 800f694:	81c2      	strh	r2, [r0, #14]
 800f696:	6183      	str	r3, [r0, #24]
 800f698:	4619      	mov	r1, r3
 800f69a:	2208      	movs	r2, #8
 800f69c:	305c      	adds	r0, #92	@ 0x5c
 800f69e:	f000 f924 	bl	800f8ea <memset>
 800f6a2:	4b0d      	ldr	r3, [pc, #52]	@ (800f6d8 <std+0x58>)
 800f6a4:	6263      	str	r3, [r4, #36]	@ 0x24
 800f6a6:	4b0d      	ldr	r3, [pc, #52]	@ (800f6dc <std+0x5c>)
 800f6a8:	62a3      	str	r3, [r4, #40]	@ 0x28
 800f6aa:	4b0d      	ldr	r3, [pc, #52]	@ (800f6e0 <std+0x60>)
 800f6ac:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800f6ae:	4b0d      	ldr	r3, [pc, #52]	@ (800f6e4 <std+0x64>)
 800f6b0:	6323      	str	r3, [r4, #48]	@ 0x30
 800f6b2:	4b0d      	ldr	r3, [pc, #52]	@ (800f6e8 <std+0x68>)
 800f6b4:	6224      	str	r4, [r4, #32]
 800f6b6:	429c      	cmp	r4, r3
 800f6b8:	d006      	beq.n	800f6c8 <std+0x48>
 800f6ba:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800f6be:	4294      	cmp	r4, r2
 800f6c0:	d002      	beq.n	800f6c8 <std+0x48>
 800f6c2:	33d0      	adds	r3, #208	@ 0xd0
 800f6c4:	429c      	cmp	r4, r3
 800f6c6:	d105      	bne.n	800f6d4 <std+0x54>
 800f6c8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800f6cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f6d0:	f000 b984 	b.w	800f9dc <__retarget_lock_init_recursive>
 800f6d4:	bd10      	pop	{r4, pc}
 800f6d6:	bf00      	nop
 800f6d8:	0800f845 	.word	0x0800f845
 800f6dc:	0800f867 	.word	0x0800f867
 800f6e0:	0800f89f 	.word	0x0800f89f
 800f6e4:	0800f8c3 	.word	0x0800f8c3
 800f6e8:	2001c00c 	.word	0x2001c00c

0800f6ec <stdio_exit_handler>:
 800f6ec:	4a02      	ldr	r2, [pc, #8]	@ (800f6f8 <stdio_exit_handler+0xc>)
 800f6ee:	4903      	ldr	r1, [pc, #12]	@ (800f6fc <stdio_exit_handler+0x10>)
 800f6f0:	4803      	ldr	r0, [pc, #12]	@ (800f700 <stdio_exit_handler+0x14>)
 800f6f2:	f000 b869 	b.w	800f7c8 <_fwalk_sglue>
 800f6f6:	bf00      	nop
 800f6f8:	200000e8 	.word	0x200000e8
 800f6fc:	080112f5 	.word	0x080112f5
 800f700:	20000264 	.word	0x20000264

0800f704 <cleanup_stdio>:
 800f704:	6841      	ldr	r1, [r0, #4]
 800f706:	4b0c      	ldr	r3, [pc, #48]	@ (800f738 <cleanup_stdio+0x34>)
 800f708:	4299      	cmp	r1, r3
 800f70a:	b510      	push	{r4, lr}
 800f70c:	4604      	mov	r4, r0
 800f70e:	d001      	beq.n	800f714 <cleanup_stdio+0x10>
 800f710:	f001 fdf0 	bl	80112f4 <_fflush_r>
 800f714:	68a1      	ldr	r1, [r4, #8]
 800f716:	4b09      	ldr	r3, [pc, #36]	@ (800f73c <cleanup_stdio+0x38>)
 800f718:	4299      	cmp	r1, r3
 800f71a:	d002      	beq.n	800f722 <cleanup_stdio+0x1e>
 800f71c:	4620      	mov	r0, r4
 800f71e:	f001 fde9 	bl	80112f4 <_fflush_r>
 800f722:	68e1      	ldr	r1, [r4, #12]
 800f724:	4b06      	ldr	r3, [pc, #24]	@ (800f740 <cleanup_stdio+0x3c>)
 800f726:	4299      	cmp	r1, r3
 800f728:	d004      	beq.n	800f734 <cleanup_stdio+0x30>
 800f72a:	4620      	mov	r0, r4
 800f72c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f730:	f001 bde0 	b.w	80112f4 <_fflush_r>
 800f734:	bd10      	pop	{r4, pc}
 800f736:	bf00      	nop
 800f738:	2001c00c 	.word	0x2001c00c
 800f73c:	2001c074 	.word	0x2001c074
 800f740:	2001c0dc 	.word	0x2001c0dc

0800f744 <global_stdio_init.part.0>:
 800f744:	b510      	push	{r4, lr}
 800f746:	4b0b      	ldr	r3, [pc, #44]	@ (800f774 <global_stdio_init.part.0+0x30>)
 800f748:	4c0b      	ldr	r4, [pc, #44]	@ (800f778 <global_stdio_init.part.0+0x34>)
 800f74a:	4a0c      	ldr	r2, [pc, #48]	@ (800f77c <global_stdio_init.part.0+0x38>)
 800f74c:	601a      	str	r2, [r3, #0]
 800f74e:	4620      	mov	r0, r4
 800f750:	2200      	movs	r2, #0
 800f752:	2104      	movs	r1, #4
 800f754:	f7ff ff94 	bl	800f680 <std>
 800f758:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800f75c:	2201      	movs	r2, #1
 800f75e:	2109      	movs	r1, #9
 800f760:	f7ff ff8e 	bl	800f680 <std>
 800f764:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800f768:	2202      	movs	r2, #2
 800f76a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f76e:	2112      	movs	r1, #18
 800f770:	f7ff bf86 	b.w	800f680 <std>
 800f774:	2001c144 	.word	0x2001c144
 800f778:	2001c00c 	.word	0x2001c00c
 800f77c:	0800f6ed 	.word	0x0800f6ed

0800f780 <__sfp_lock_acquire>:
 800f780:	4801      	ldr	r0, [pc, #4]	@ (800f788 <__sfp_lock_acquire+0x8>)
 800f782:	f000 b92c 	b.w	800f9de <__retarget_lock_acquire_recursive>
 800f786:	bf00      	nop
 800f788:	2001c14d 	.word	0x2001c14d

0800f78c <__sfp_lock_release>:
 800f78c:	4801      	ldr	r0, [pc, #4]	@ (800f794 <__sfp_lock_release+0x8>)
 800f78e:	f000 b927 	b.w	800f9e0 <__retarget_lock_release_recursive>
 800f792:	bf00      	nop
 800f794:	2001c14d 	.word	0x2001c14d

0800f798 <__sinit>:
 800f798:	b510      	push	{r4, lr}
 800f79a:	4604      	mov	r4, r0
 800f79c:	f7ff fff0 	bl	800f780 <__sfp_lock_acquire>
 800f7a0:	6a23      	ldr	r3, [r4, #32]
 800f7a2:	b11b      	cbz	r3, 800f7ac <__sinit+0x14>
 800f7a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f7a8:	f7ff bff0 	b.w	800f78c <__sfp_lock_release>
 800f7ac:	4b04      	ldr	r3, [pc, #16]	@ (800f7c0 <__sinit+0x28>)
 800f7ae:	6223      	str	r3, [r4, #32]
 800f7b0:	4b04      	ldr	r3, [pc, #16]	@ (800f7c4 <__sinit+0x2c>)
 800f7b2:	681b      	ldr	r3, [r3, #0]
 800f7b4:	2b00      	cmp	r3, #0
 800f7b6:	d1f5      	bne.n	800f7a4 <__sinit+0xc>
 800f7b8:	f7ff ffc4 	bl	800f744 <global_stdio_init.part.0>
 800f7bc:	e7f2      	b.n	800f7a4 <__sinit+0xc>
 800f7be:	bf00      	nop
 800f7c0:	0800f705 	.word	0x0800f705
 800f7c4:	2001c144 	.word	0x2001c144

0800f7c8 <_fwalk_sglue>:
 800f7c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f7cc:	4607      	mov	r7, r0
 800f7ce:	4688      	mov	r8, r1
 800f7d0:	4614      	mov	r4, r2
 800f7d2:	2600      	movs	r6, #0
 800f7d4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f7d8:	f1b9 0901 	subs.w	r9, r9, #1
 800f7dc:	d505      	bpl.n	800f7ea <_fwalk_sglue+0x22>
 800f7de:	6824      	ldr	r4, [r4, #0]
 800f7e0:	2c00      	cmp	r4, #0
 800f7e2:	d1f7      	bne.n	800f7d4 <_fwalk_sglue+0xc>
 800f7e4:	4630      	mov	r0, r6
 800f7e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f7ea:	89ab      	ldrh	r3, [r5, #12]
 800f7ec:	2b01      	cmp	r3, #1
 800f7ee:	d907      	bls.n	800f800 <_fwalk_sglue+0x38>
 800f7f0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f7f4:	3301      	adds	r3, #1
 800f7f6:	d003      	beq.n	800f800 <_fwalk_sglue+0x38>
 800f7f8:	4629      	mov	r1, r5
 800f7fa:	4638      	mov	r0, r7
 800f7fc:	47c0      	blx	r8
 800f7fe:	4306      	orrs	r6, r0
 800f800:	3568      	adds	r5, #104	@ 0x68
 800f802:	e7e9      	b.n	800f7d8 <_fwalk_sglue+0x10>

0800f804 <siprintf>:
 800f804:	b40e      	push	{r1, r2, r3}
 800f806:	b500      	push	{lr}
 800f808:	b09c      	sub	sp, #112	@ 0x70
 800f80a:	ab1d      	add	r3, sp, #116	@ 0x74
 800f80c:	9002      	str	r0, [sp, #8]
 800f80e:	9006      	str	r0, [sp, #24]
 800f810:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800f814:	4809      	ldr	r0, [pc, #36]	@ (800f83c <siprintf+0x38>)
 800f816:	9107      	str	r1, [sp, #28]
 800f818:	9104      	str	r1, [sp, #16]
 800f81a:	4909      	ldr	r1, [pc, #36]	@ (800f840 <siprintf+0x3c>)
 800f81c:	f853 2b04 	ldr.w	r2, [r3], #4
 800f820:	9105      	str	r1, [sp, #20]
 800f822:	6800      	ldr	r0, [r0, #0]
 800f824:	9301      	str	r3, [sp, #4]
 800f826:	a902      	add	r1, sp, #8
 800f828:	f001 fa56 	bl	8010cd8 <_svfiprintf_r>
 800f82c:	9b02      	ldr	r3, [sp, #8]
 800f82e:	2200      	movs	r2, #0
 800f830:	701a      	strb	r2, [r3, #0]
 800f832:	b01c      	add	sp, #112	@ 0x70
 800f834:	f85d eb04 	ldr.w	lr, [sp], #4
 800f838:	b003      	add	sp, #12
 800f83a:	4770      	bx	lr
 800f83c:	20000260 	.word	0x20000260
 800f840:	ffff0208 	.word	0xffff0208

0800f844 <__sread>:
 800f844:	b510      	push	{r4, lr}
 800f846:	460c      	mov	r4, r1
 800f848:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f84c:	f000 f88a 	bl	800f964 <_read_r>
 800f850:	2800      	cmp	r0, #0
 800f852:	bfab      	itete	ge
 800f854:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800f856:	89a3      	ldrhlt	r3, [r4, #12]
 800f858:	181b      	addge	r3, r3, r0
 800f85a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800f85e:	bfac      	ite	ge
 800f860:	6563      	strge	r3, [r4, #84]	@ 0x54
 800f862:	81a3      	strhlt	r3, [r4, #12]
 800f864:	bd10      	pop	{r4, pc}

0800f866 <__swrite>:
 800f866:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f86a:	461f      	mov	r7, r3
 800f86c:	898b      	ldrh	r3, [r1, #12]
 800f86e:	05db      	lsls	r3, r3, #23
 800f870:	4605      	mov	r5, r0
 800f872:	460c      	mov	r4, r1
 800f874:	4616      	mov	r6, r2
 800f876:	d505      	bpl.n	800f884 <__swrite+0x1e>
 800f878:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f87c:	2302      	movs	r3, #2
 800f87e:	2200      	movs	r2, #0
 800f880:	f000 f85e 	bl	800f940 <_lseek_r>
 800f884:	89a3      	ldrh	r3, [r4, #12]
 800f886:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f88a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800f88e:	81a3      	strh	r3, [r4, #12]
 800f890:	4632      	mov	r2, r6
 800f892:	463b      	mov	r3, r7
 800f894:	4628      	mov	r0, r5
 800f896:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f89a:	f7ff b869 	b.w	800e970 <_write_r>

0800f89e <__sseek>:
 800f89e:	b510      	push	{r4, lr}
 800f8a0:	460c      	mov	r4, r1
 800f8a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f8a6:	f000 f84b 	bl	800f940 <_lseek_r>
 800f8aa:	1c43      	adds	r3, r0, #1
 800f8ac:	89a3      	ldrh	r3, [r4, #12]
 800f8ae:	bf15      	itete	ne
 800f8b0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800f8b2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800f8b6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800f8ba:	81a3      	strheq	r3, [r4, #12]
 800f8bc:	bf18      	it	ne
 800f8be:	81a3      	strhne	r3, [r4, #12]
 800f8c0:	bd10      	pop	{r4, pc}

0800f8c2 <__sclose>:
 800f8c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f8c6:	f000 b82b 	b.w	800f920 <_close_r>

0800f8ca <memcmp>:
 800f8ca:	b510      	push	{r4, lr}
 800f8cc:	3901      	subs	r1, #1
 800f8ce:	4402      	add	r2, r0
 800f8d0:	4290      	cmp	r0, r2
 800f8d2:	d101      	bne.n	800f8d8 <memcmp+0xe>
 800f8d4:	2000      	movs	r0, #0
 800f8d6:	e005      	b.n	800f8e4 <memcmp+0x1a>
 800f8d8:	7803      	ldrb	r3, [r0, #0]
 800f8da:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800f8de:	42a3      	cmp	r3, r4
 800f8e0:	d001      	beq.n	800f8e6 <memcmp+0x1c>
 800f8e2:	1b18      	subs	r0, r3, r4
 800f8e4:	bd10      	pop	{r4, pc}
 800f8e6:	3001      	adds	r0, #1
 800f8e8:	e7f2      	b.n	800f8d0 <memcmp+0x6>

0800f8ea <memset>:
 800f8ea:	4402      	add	r2, r0
 800f8ec:	4603      	mov	r3, r0
 800f8ee:	4293      	cmp	r3, r2
 800f8f0:	d100      	bne.n	800f8f4 <memset+0xa>
 800f8f2:	4770      	bx	lr
 800f8f4:	f803 1b01 	strb.w	r1, [r3], #1
 800f8f8:	e7f9      	b.n	800f8ee <memset+0x4>

0800f8fa <strncmp>:
 800f8fa:	b510      	push	{r4, lr}
 800f8fc:	b16a      	cbz	r2, 800f91a <strncmp+0x20>
 800f8fe:	3901      	subs	r1, #1
 800f900:	1884      	adds	r4, r0, r2
 800f902:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f906:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800f90a:	429a      	cmp	r2, r3
 800f90c:	d103      	bne.n	800f916 <strncmp+0x1c>
 800f90e:	42a0      	cmp	r0, r4
 800f910:	d001      	beq.n	800f916 <strncmp+0x1c>
 800f912:	2a00      	cmp	r2, #0
 800f914:	d1f5      	bne.n	800f902 <strncmp+0x8>
 800f916:	1ad0      	subs	r0, r2, r3
 800f918:	bd10      	pop	{r4, pc}
 800f91a:	4610      	mov	r0, r2
 800f91c:	e7fc      	b.n	800f918 <strncmp+0x1e>
	...

0800f920 <_close_r>:
 800f920:	b538      	push	{r3, r4, r5, lr}
 800f922:	4d06      	ldr	r5, [pc, #24]	@ (800f93c <_close_r+0x1c>)
 800f924:	2300      	movs	r3, #0
 800f926:	4604      	mov	r4, r0
 800f928:	4608      	mov	r0, r1
 800f92a:	602b      	str	r3, [r5, #0]
 800f92c:	f7f4 ff46 	bl	80047bc <_close>
 800f930:	1c43      	adds	r3, r0, #1
 800f932:	d102      	bne.n	800f93a <_close_r+0x1a>
 800f934:	682b      	ldr	r3, [r5, #0]
 800f936:	b103      	cbz	r3, 800f93a <_close_r+0x1a>
 800f938:	6023      	str	r3, [r4, #0]
 800f93a:	bd38      	pop	{r3, r4, r5, pc}
 800f93c:	2001c148 	.word	0x2001c148

0800f940 <_lseek_r>:
 800f940:	b538      	push	{r3, r4, r5, lr}
 800f942:	4d07      	ldr	r5, [pc, #28]	@ (800f960 <_lseek_r+0x20>)
 800f944:	4604      	mov	r4, r0
 800f946:	4608      	mov	r0, r1
 800f948:	4611      	mov	r1, r2
 800f94a:	2200      	movs	r2, #0
 800f94c:	602a      	str	r2, [r5, #0]
 800f94e:	461a      	mov	r2, r3
 800f950:	f7f4 ff5b 	bl	800480a <_lseek>
 800f954:	1c43      	adds	r3, r0, #1
 800f956:	d102      	bne.n	800f95e <_lseek_r+0x1e>
 800f958:	682b      	ldr	r3, [r5, #0]
 800f95a:	b103      	cbz	r3, 800f95e <_lseek_r+0x1e>
 800f95c:	6023      	str	r3, [r4, #0]
 800f95e:	bd38      	pop	{r3, r4, r5, pc}
 800f960:	2001c148 	.word	0x2001c148

0800f964 <_read_r>:
 800f964:	b538      	push	{r3, r4, r5, lr}
 800f966:	4d07      	ldr	r5, [pc, #28]	@ (800f984 <_read_r+0x20>)
 800f968:	4604      	mov	r4, r0
 800f96a:	4608      	mov	r0, r1
 800f96c:	4611      	mov	r1, r2
 800f96e:	2200      	movs	r2, #0
 800f970:	602a      	str	r2, [r5, #0]
 800f972:	461a      	mov	r2, r3
 800f974:	f7f4 ff05 	bl	8004782 <_read>
 800f978:	1c43      	adds	r3, r0, #1
 800f97a:	d102      	bne.n	800f982 <_read_r+0x1e>
 800f97c:	682b      	ldr	r3, [r5, #0]
 800f97e:	b103      	cbz	r3, 800f982 <_read_r+0x1e>
 800f980:	6023      	str	r3, [r4, #0]
 800f982:	bd38      	pop	{r3, r4, r5, pc}
 800f984:	2001c148 	.word	0x2001c148

0800f988 <__errno>:
 800f988:	4b01      	ldr	r3, [pc, #4]	@ (800f990 <__errno+0x8>)
 800f98a:	6818      	ldr	r0, [r3, #0]
 800f98c:	4770      	bx	lr
 800f98e:	bf00      	nop
 800f990:	20000260 	.word	0x20000260

0800f994 <__libc_init_array>:
 800f994:	b570      	push	{r4, r5, r6, lr}
 800f996:	4d0d      	ldr	r5, [pc, #52]	@ (800f9cc <__libc_init_array+0x38>)
 800f998:	4c0d      	ldr	r4, [pc, #52]	@ (800f9d0 <__libc_init_array+0x3c>)
 800f99a:	1b64      	subs	r4, r4, r5
 800f99c:	10a4      	asrs	r4, r4, #2
 800f99e:	2600      	movs	r6, #0
 800f9a0:	42a6      	cmp	r6, r4
 800f9a2:	d109      	bne.n	800f9b8 <__libc_init_array+0x24>
 800f9a4:	4d0b      	ldr	r5, [pc, #44]	@ (800f9d4 <__libc_init_array+0x40>)
 800f9a6:	4c0c      	ldr	r4, [pc, #48]	@ (800f9d8 <__libc_init_array+0x44>)
 800f9a8:	f002 ffa6 	bl	80128f8 <_init>
 800f9ac:	1b64      	subs	r4, r4, r5
 800f9ae:	10a4      	asrs	r4, r4, #2
 800f9b0:	2600      	movs	r6, #0
 800f9b2:	42a6      	cmp	r6, r4
 800f9b4:	d105      	bne.n	800f9c2 <__libc_init_array+0x2e>
 800f9b6:	bd70      	pop	{r4, r5, r6, pc}
 800f9b8:	f855 3b04 	ldr.w	r3, [r5], #4
 800f9bc:	4798      	blx	r3
 800f9be:	3601      	adds	r6, #1
 800f9c0:	e7ee      	b.n	800f9a0 <__libc_init_array+0xc>
 800f9c2:	f855 3b04 	ldr.w	r3, [r5], #4
 800f9c6:	4798      	blx	r3
 800f9c8:	3601      	adds	r6, #1
 800f9ca:	e7f2      	b.n	800f9b2 <__libc_init_array+0x1e>
 800f9cc:	08013e80 	.word	0x08013e80
 800f9d0:	08013e80 	.word	0x08013e80
 800f9d4:	08013e80 	.word	0x08013e80
 800f9d8:	08013e84 	.word	0x08013e84

0800f9dc <__retarget_lock_init_recursive>:
 800f9dc:	4770      	bx	lr

0800f9de <__retarget_lock_acquire_recursive>:
 800f9de:	4770      	bx	lr

0800f9e0 <__retarget_lock_release_recursive>:
 800f9e0:	4770      	bx	lr

0800f9e2 <memcpy>:
 800f9e2:	440a      	add	r2, r1
 800f9e4:	4291      	cmp	r1, r2
 800f9e6:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800f9ea:	d100      	bne.n	800f9ee <memcpy+0xc>
 800f9ec:	4770      	bx	lr
 800f9ee:	b510      	push	{r4, lr}
 800f9f0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f9f4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f9f8:	4291      	cmp	r1, r2
 800f9fa:	d1f9      	bne.n	800f9f0 <memcpy+0xe>
 800f9fc:	bd10      	pop	{r4, pc}
	...

0800fa00 <nan>:
 800fa00:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800fa08 <nan+0x8>
 800fa04:	4770      	bx	lr
 800fa06:	bf00      	nop
 800fa08:	00000000 	.word	0x00000000
 800fa0c:	7ff80000 	.word	0x7ff80000

0800fa10 <nanf>:
 800fa10:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800fa18 <nanf+0x8>
 800fa14:	4770      	bx	lr
 800fa16:	bf00      	nop
 800fa18:	7fc00000 	.word	0x7fc00000

0800fa1c <_free_r>:
 800fa1c:	b538      	push	{r3, r4, r5, lr}
 800fa1e:	4605      	mov	r5, r0
 800fa20:	2900      	cmp	r1, #0
 800fa22:	d041      	beq.n	800faa8 <_free_r+0x8c>
 800fa24:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fa28:	1f0c      	subs	r4, r1, #4
 800fa2a:	2b00      	cmp	r3, #0
 800fa2c:	bfb8      	it	lt
 800fa2e:	18e4      	addlt	r4, r4, r3
 800fa30:	f000 fc2c 	bl	801028c <__malloc_lock>
 800fa34:	4a1d      	ldr	r2, [pc, #116]	@ (800faac <_free_r+0x90>)
 800fa36:	6813      	ldr	r3, [r2, #0]
 800fa38:	b933      	cbnz	r3, 800fa48 <_free_r+0x2c>
 800fa3a:	6063      	str	r3, [r4, #4]
 800fa3c:	6014      	str	r4, [r2, #0]
 800fa3e:	4628      	mov	r0, r5
 800fa40:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fa44:	f000 bc28 	b.w	8010298 <__malloc_unlock>
 800fa48:	42a3      	cmp	r3, r4
 800fa4a:	d908      	bls.n	800fa5e <_free_r+0x42>
 800fa4c:	6820      	ldr	r0, [r4, #0]
 800fa4e:	1821      	adds	r1, r4, r0
 800fa50:	428b      	cmp	r3, r1
 800fa52:	bf01      	itttt	eq
 800fa54:	6819      	ldreq	r1, [r3, #0]
 800fa56:	685b      	ldreq	r3, [r3, #4]
 800fa58:	1809      	addeq	r1, r1, r0
 800fa5a:	6021      	streq	r1, [r4, #0]
 800fa5c:	e7ed      	b.n	800fa3a <_free_r+0x1e>
 800fa5e:	461a      	mov	r2, r3
 800fa60:	685b      	ldr	r3, [r3, #4]
 800fa62:	b10b      	cbz	r3, 800fa68 <_free_r+0x4c>
 800fa64:	42a3      	cmp	r3, r4
 800fa66:	d9fa      	bls.n	800fa5e <_free_r+0x42>
 800fa68:	6811      	ldr	r1, [r2, #0]
 800fa6a:	1850      	adds	r0, r2, r1
 800fa6c:	42a0      	cmp	r0, r4
 800fa6e:	d10b      	bne.n	800fa88 <_free_r+0x6c>
 800fa70:	6820      	ldr	r0, [r4, #0]
 800fa72:	4401      	add	r1, r0
 800fa74:	1850      	adds	r0, r2, r1
 800fa76:	4283      	cmp	r3, r0
 800fa78:	6011      	str	r1, [r2, #0]
 800fa7a:	d1e0      	bne.n	800fa3e <_free_r+0x22>
 800fa7c:	6818      	ldr	r0, [r3, #0]
 800fa7e:	685b      	ldr	r3, [r3, #4]
 800fa80:	6053      	str	r3, [r2, #4]
 800fa82:	4408      	add	r0, r1
 800fa84:	6010      	str	r0, [r2, #0]
 800fa86:	e7da      	b.n	800fa3e <_free_r+0x22>
 800fa88:	d902      	bls.n	800fa90 <_free_r+0x74>
 800fa8a:	230c      	movs	r3, #12
 800fa8c:	602b      	str	r3, [r5, #0]
 800fa8e:	e7d6      	b.n	800fa3e <_free_r+0x22>
 800fa90:	6820      	ldr	r0, [r4, #0]
 800fa92:	1821      	adds	r1, r4, r0
 800fa94:	428b      	cmp	r3, r1
 800fa96:	bf04      	itt	eq
 800fa98:	6819      	ldreq	r1, [r3, #0]
 800fa9a:	685b      	ldreq	r3, [r3, #4]
 800fa9c:	6063      	str	r3, [r4, #4]
 800fa9e:	bf04      	itt	eq
 800faa0:	1809      	addeq	r1, r1, r0
 800faa2:	6021      	streq	r1, [r4, #0]
 800faa4:	6054      	str	r4, [r2, #4]
 800faa6:	e7ca      	b.n	800fa3e <_free_r+0x22>
 800faa8:	bd38      	pop	{r3, r4, r5, pc}
 800faaa:	bf00      	nop
 800faac:	2001c154 	.word	0x2001c154

0800fab0 <rshift>:
 800fab0:	6903      	ldr	r3, [r0, #16]
 800fab2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800fab6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800faba:	ea4f 1261 	mov.w	r2, r1, asr #5
 800fabe:	f100 0414 	add.w	r4, r0, #20
 800fac2:	dd45      	ble.n	800fb50 <rshift+0xa0>
 800fac4:	f011 011f 	ands.w	r1, r1, #31
 800fac8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800facc:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800fad0:	d10c      	bne.n	800faec <rshift+0x3c>
 800fad2:	f100 0710 	add.w	r7, r0, #16
 800fad6:	4629      	mov	r1, r5
 800fad8:	42b1      	cmp	r1, r6
 800fada:	d334      	bcc.n	800fb46 <rshift+0x96>
 800fadc:	1a9b      	subs	r3, r3, r2
 800fade:	009b      	lsls	r3, r3, #2
 800fae0:	1eea      	subs	r2, r5, #3
 800fae2:	4296      	cmp	r6, r2
 800fae4:	bf38      	it	cc
 800fae6:	2300      	movcc	r3, #0
 800fae8:	4423      	add	r3, r4
 800faea:	e015      	b.n	800fb18 <rshift+0x68>
 800faec:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800faf0:	f1c1 0820 	rsb	r8, r1, #32
 800faf4:	40cf      	lsrs	r7, r1
 800faf6:	f105 0e04 	add.w	lr, r5, #4
 800fafa:	46a1      	mov	r9, r4
 800fafc:	4576      	cmp	r6, lr
 800fafe:	46f4      	mov	ip, lr
 800fb00:	d815      	bhi.n	800fb2e <rshift+0x7e>
 800fb02:	1a9a      	subs	r2, r3, r2
 800fb04:	0092      	lsls	r2, r2, #2
 800fb06:	3a04      	subs	r2, #4
 800fb08:	3501      	adds	r5, #1
 800fb0a:	42ae      	cmp	r6, r5
 800fb0c:	bf38      	it	cc
 800fb0e:	2200      	movcc	r2, #0
 800fb10:	18a3      	adds	r3, r4, r2
 800fb12:	50a7      	str	r7, [r4, r2]
 800fb14:	b107      	cbz	r7, 800fb18 <rshift+0x68>
 800fb16:	3304      	adds	r3, #4
 800fb18:	1b1a      	subs	r2, r3, r4
 800fb1a:	42a3      	cmp	r3, r4
 800fb1c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800fb20:	bf08      	it	eq
 800fb22:	2300      	moveq	r3, #0
 800fb24:	6102      	str	r2, [r0, #16]
 800fb26:	bf08      	it	eq
 800fb28:	6143      	streq	r3, [r0, #20]
 800fb2a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fb2e:	f8dc c000 	ldr.w	ip, [ip]
 800fb32:	fa0c fc08 	lsl.w	ip, ip, r8
 800fb36:	ea4c 0707 	orr.w	r7, ip, r7
 800fb3a:	f849 7b04 	str.w	r7, [r9], #4
 800fb3e:	f85e 7b04 	ldr.w	r7, [lr], #4
 800fb42:	40cf      	lsrs	r7, r1
 800fb44:	e7da      	b.n	800fafc <rshift+0x4c>
 800fb46:	f851 cb04 	ldr.w	ip, [r1], #4
 800fb4a:	f847 cf04 	str.w	ip, [r7, #4]!
 800fb4e:	e7c3      	b.n	800fad8 <rshift+0x28>
 800fb50:	4623      	mov	r3, r4
 800fb52:	e7e1      	b.n	800fb18 <rshift+0x68>

0800fb54 <__hexdig_fun>:
 800fb54:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800fb58:	2b09      	cmp	r3, #9
 800fb5a:	d802      	bhi.n	800fb62 <__hexdig_fun+0xe>
 800fb5c:	3820      	subs	r0, #32
 800fb5e:	b2c0      	uxtb	r0, r0
 800fb60:	4770      	bx	lr
 800fb62:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800fb66:	2b05      	cmp	r3, #5
 800fb68:	d801      	bhi.n	800fb6e <__hexdig_fun+0x1a>
 800fb6a:	3847      	subs	r0, #71	@ 0x47
 800fb6c:	e7f7      	b.n	800fb5e <__hexdig_fun+0xa>
 800fb6e:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800fb72:	2b05      	cmp	r3, #5
 800fb74:	d801      	bhi.n	800fb7a <__hexdig_fun+0x26>
 800fb76:	3827      	subs	r0, #39	@ 0x27
 800fb78:	e7f1      	b.n	800fb5e <__hexdig_fun+0xa>
 800fb7a:	2000      	movs	r0, #0
 800fb7c:	4770      	bx	lr
	...

0800fb80 <__gethex>:
 800fb80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb84:	b085      	sub	sp, #20
 800fb86:	468a      	mov	sl, r1
 800fb88:	9302      	str	r3, [sp, #8]
 800fb8a:	680b      	ldr	r3, [r1, #0]
 800fb8c:	9001      	str	r0, [sp, #4]
 800fb8e:	4690      	mov	r8, r2
 800fb90:	1c9c      	adds	r4, r3, #2
 800fb92:	46a1      	mov	r9, r4
 800fb94:	f814 0b01 	ldrb.w	r0, [r4], #1
 800fb98:	2830      	cmp	r0, #48	@ 0x30
 800fb9a:	d0fa      	beq.n	800fb92 <__gethex+0x12>
 800fb9c:	eba9 0303 	sub.w	r3, r9, r3
 800fba0:	f1a3 0b02 	sub.w	fp, r3, #2
 800fba4:	f7ff ffd6 	bl	800fb54 <__hexdig_fun>
 800fba8:	4605      	mov	r5, r0
 800fbaa:	2800      	cmp	r0, #0
 800fbac:	d168      	bne.n	800fc80 <__gethex+0x100>
 800fbae:	49a0      	ldr	r1, [pc, #640]	@ (800fe30 <__gethex+0x2b0>)
 800fbb0:	2201      	movs	r2, #1
 800fbb2:	4648      	mov	r0, r9
 800fbb4:	f7ff fea1 	bl	800f8fa <strncmp>
 800fbb8:	4607      	mov	r7, r0
 800fbba:	2800      	cmp	r0, #0
 800fbbc:	d167      	bne.n	800fc8e <__gethex+0x10e>
 800fbbe:	f899 0001 	ldrb.w	r0, [r9, #1]
 800fbc2:	4626      	mov	r6, r4
 800fbc4:	f7ff ffc6 	bl	800fb54 <__hexdig_fun>
 800fbc8:	2800      	cmp	r0, #0
 800fbca:	d062      	beq.n	800fc92 <__gethex+0x112>
 800fbcc:	4623      	mov	r3, r4
 800fbce:	7818      	ldrb	r0, [r3, #0]
 800fbd0:	2830      	cmp	r0, #48	@ 0x30
 800fbd2:	4699      	mov	r9, r3
 800fbd4:	f103 0301 	add.w	r3, r3, #1
 800fbd8:	d0f9      	beq.n	800fbce <__gethex+0x4e>
 800fbda:	f7ff ffbb 	bl	800fb54 <__hexdig_fun>
 800fbde:	fab0 f580 	clz	r5, r0
 800fbe2:	096d      	lsrs	r5, r5, #5
 800fbe4:	f04f 0b01 	mov.w	fp, #1
 800fbe8:	464a      	mov	r2, r9
 800fbea:	4616      	mov	r6, r2
 800fbec:	3201      	adds	r2, #1
 800fbee:	7830      	ldrb	r0, [r6, #0]
 800fbf0:	f7ff ffb0 	bl	800fb54 <__hexdig_fun>
 800fbf4:	2800      	cmp	r0, #0
 800fbf6:	d1f8      	bne.n	800fbea <__gethex+0x6a>
 800fbf8:	498d      	ldr	r1, [pc, #564]	@ (800fe30 <__gethex+0x2b0>)
 800fbfa:	2201      	movs	r2, #1
 800fbfc:	4630      	mov	r0, r6
 800fbfe:	f7ff fe7c 	bl	800f8fa <strncmp>
 800fc02:	2800      	cmp	r0, #0
 800fc04:	d13f      	bne.n	800fc86 <__gethex+0x106>
 800fc06:	b944      	cbnz	r4, 800fc1a <__gethex+0x9a>
 800fc08:	1c74      	adds	r4, r6, #1
 800fc0a:	4622      	mov	r2, r4
 800fc0c:	4616      	mov	r6, r2
 800fc0e:	3201      	adds	r2, #1
 800fc10:	7830      	ldrb	r0, [r6, #0]
 800fc12:	f7ff ff9f 	bl	800fb54 <__hexdig_fun>
 800fc16:	2800      	cmp	r0, #0
 800fc18:	d1f8      	bne.n	800fc0c <__gethex+0x8c>
 800fc1a:	1ba4      	subs	r4, r4, r6
 800fc1c:	00a7      	lsls	r7, r4, #2
 800fc1e:	7833      	ldrb	r3, [r6, #0]
 800fc20:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800fc24:	2b50      	cmp	r3, #80	@ 0x50
 800fc26:	d13e      	bne.n	800fca6 <__gethex+0x126>
 800fc28:	7873      	ldrb	r3, [r6, #1]
 800fc2a:	2b2b      	cmp	r3, #43	@ 0x2b
 800fc2c:	d033      	beq.n	800fc96 <__gethex+0x116>
 800fc2e:	2b2d      	cmp	r3, #45	@ 0x2d
 800fc30:	d034      	beq.n	800fc9c <__gethex+0x11c>
 800fc32:	1c71      	adds	r1, r6, #1
 800fc34:	2400      	movs	r4, #0
 800fc36:	7808      	ldrb	r0, [r1, #0]
 800fc38:	f7ff ff8c 	bl	800fb54 <__hexdig_fun>
 800fc3c:	1e43      	subs	r3, r0, #1
 800fc3e:	b2db      	uxtb	r3, r3
 800fc40:	2b18      	cmp	r3, #24
 800fc42:	d830      	bhi.n	800fca6 <__gethex+0x126>
 800fc44:	f1a0 0210 	sub.w	r2, r0, #16
 800fc48:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800fc4c:	f7ff ff82 	bl	800fb54 <__hexdig_fun>
 800fc50:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 800fc54:	fa5f fc8c 	uxtb.w	ip, ip
 800fc58:	f1bc 0f18 	cmp.w	ip, #24
 800fc5c:	f04f 030a 	mov.w	r3, #10
 800fc60:	d91e      	bls.n	800fca0 <__gethex+0x120>
 800fc62:	b104      	cbz	r4, 800fc66 <__gethex+0xe6>
 800fc64:	4252      	negs	r2, r2
 800fc66:	4417      	add	r7, r2
 800fc68:	f8ca 1000 	str.w	r1, [sl]
 800fc6c:	b1ed      	cbz	r5, 800fcaa <__gethex+0x12a>
 800fc6e:	f1bb 0f00 	cmp.w	fp, #0
 800fc72:	bf0c      	ite	eq
 800fc74:	2506      	moveq	r5, #6
 800fc76:	2500      	movne	r5, #0
 800fc78:	4628      	mov	r0, r5
 800fc7a:	b005      	add	sp, #20
 800fc7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fc80:	2500      	movs	r5, #0
 800fc82:	462c      	mov	r4, r5
 800fc84:	e7b0      	b.n	800fbe8 <__gethex+0x68>
 800fc86:	2c00      	cmp	r4, #0
 800fc88:	d1c7      	bne.n	800fc1a <__gethex+0x9a>
 800fc8a:	4627      	mov	r7, r4
 800fc8c:	e7c7      	b.n	800fc1e <__gethex+0x9e>
 800fc8e:	464e      	mov	r6, r9
 800fc90:	462f      	mov	r7, r5
 800fc92:	2501      	movs	r5, #1
 800fc94:	e7c3      	b.n	800fc1e <__gethex+0x9e>
 800fc96:	2400      	movs	r4, #0
 800fc98:	1cb1      	adds	r1, r6, #2
 800fc9a:	e7cc      	b.n	800fc36 <__gethex+0xb6>
 800fc9c:	2401      	movs	r4, #1
 800fc9e:	e7fb      	b.n	800fc98 <__gethex+0x118>
 800fca0:	fb03 0002 	mla	r0, r3, r2, r0
 800fca4:	e7ce      	b.n	800fc44 <__gethex+0xc4>
 800fca6:	4631      	mov	r1, r6
 800fca8:	e7de      	b.n	800fc68 <__gethex+0xe8>
 800fcaa:	eba6 0309 	sub.w	r3, r6, r9
 800fcae:	3b01      	subs	r3, #1
 800fcb0:	4629      	mov	r1, r5
 800fcb2:	2b07      	cmp	r3, #7
 800fcb4:	dc0a      	bgt.n	800fccc <__gethex+0x14c>
 800fcb6:	9801      	ldr	r0, [sp, #4]
 800fcb8:	f000 faf4 	bl	80102a4 <_Balloc>
 800fcbc:	4604      	mov	r4, r0
 800fcbe:	b940      	cbnz	r0, 800fcd2 <__gethex+0x152>
 800fcc0:	4b5c      	ldr	r3, [pc, #368]	@ (800fe34 <__gethex+0x2b4>)
 800fcc2:	4602      	mov	r2, r0
 800fcc4:	21e4      	movs	r1, #228	@ 0xe4
 800fcc6:	485c      	ldr	r0, [pc, #368]	@ (800fe38 <__gethex+0x2b8>)
 800fcc8:	f001 fb66 	bl	8011398 <__assert_func>
 800fccc:	3101      	adds	r1, #1
 800fcce:	105b      	asrs	r3, r3, #1
 800fcd0:	e7ef      	b.n	800fcb2 <__gethex+0x132>
 800fcd2:	f100 0a14 	add.w	sl, r0, #20
 800fcd6:	2300      	movs	r3, #0
 800fcd8:	4655      	mov	r5, sl
 800fcda:	469b      	mov	fp, r3
 800fcdc:	45b1      	cmp	r9, r6
 800fcde:	d337      	bcc.n	800fd50 <__gethex+0x1d0>
 800fce0:	f845 bb04 	str.w	fp, [r5], #4
 800fce4:	eba5 050a 	sub.w	r5, r5, sl
 800fce8:	10ad      	asrs	r5, r5, #2
 800fcea:	6125      	str	r5, [r4, #16]
 800fcec:	4658      	mov	r0, fp
 800fcee:	f000 fbcb 	bl	8010488 <__hi0bits>
 800fcf2:	016d      	lsls	r5, r5, #5
 800fcf4:	f8d8 6000 	ldr.w	r6, [r8]
 800fcf8:	1a2d      	subs	r5, r5, r0
 800fcfa:	42b5      	cmp	r5, r6
 800fcfc:	dd54      	ble.n	800fda8 <__gethex+0x228>
 800fcfe:	1bad      	subs	r5, r5, r6
 800fd00:	4629      	mov	r1, r5
 800fd02:	4620      	mov	r0, r4
 800fd04:	f000 ff5f 	bl	8010bc6 <__any_on>
 800fd08:	4681      	mov	r9, r0
 800fd0a:	b178      	cbz	r0, 800fd2c <__gethex+0x1ac>
 800fd0c:	1e6b      	subs	r3, r5, #1
 800fd0e:	1159      	asrs	r1, r3, #5
 800fd10:	f003 021f 	and.w	r2, r3, #31
 800fd14:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800fd18:	f04f 0901 	mov.w	r9, #1
 800fd1c:	fa09 f202 	lsl.w	r2, r9, r2
 800fd20:	420a      	tst	r2, r1
 800fd22:	d003      	beq.n	800fd2c <__gethex+0x1ac>
 800fd24:	454b      	cmp	r3, r9
 800fd26:	dc36      	bgt.n	800fd96 <__gethex+0x216>
 800fd28:	f04f 0902 	mov.w	r9, #2
 800fd2c:	4629      	mov	r1, r5
 800fd2e:	4620      	mov	r0, r4
 800fd30:	f7ff febe 	bl	800fab0 <rshift>
 800fd34:	442f      	add	r7, r5
 800fd36:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800fd3a:	42bb      	cmp	r3, r7
 800fd3c:	da42      	bge.n	800fdc4 <__gethex+0x244>
 800fd3e:	9801      	ldr	r0, [sp, #4]
 800fd40:	4621      	mov	r1, r4
 800fd42:	f000 faef 	bl	8010324 <_Bfree>
 800fd46:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800fd48:	2300      	movs	r3, #0
 800fd4a:	6013      	str	r3, [r2, #0]
 800fd4c:	25a3      	movs	r5, #163	@ 0xa3
 800fd4e:	e793      	b.n	800fc78 <__gethex+0xf8>
 800fd50:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800fd54:	2a2e      	cmp	r2, #46	@ 0x2e
 800fd56:	d012      	beq.n	800fd7e <__gethex+0x1fe>
 800fd58:	2b20      	cmp	r3, #32
 800fd5a:	d104      	bne.n	800fd66 <__gethex+0x1e6>
 800fd5c:	f845 bb04 	str.w	fp, [r5], #4
 800fd60:	f04f 0b00 	mov.w	fp, #0
 800fd64:	465b      	mov	r3, fp
 800fd66:	7830      	ldrb	r0, [r6, #0]
 800fd68:	9303      	str	r3, [sp, #12]
 800fd6a:	f7ff fef3 	bl	800fb54 <__hexdig_fun>
 800fd6e:	9b03      	ldr	r3, [sp, #12]
 800fd70:	f000 000f 	and.w	r0, r0, #15
 800fd74:	4098      	lsls	r0, r3
 800fd76:	ea4b 0b00 	orr.w	fp, fp, r0
 800fd7a:	3304      	adds	r3, #4
 800fd7c:	e7ae      	b.n	800fcdc <__gethex+0x15c>
 800fd7e:	45b1      	cmp	r9, r6
 800fd80:	d8ea      	bhi.n	800fd58 <__gethex+0x1d8>
 800fd82:	492b      	ldr	r1, [pc, #172]	@ (800fe30 <__gethex+0x2b0>)
 800fd84:	9303      	str	r3, [sp, #12]
 800fd86:	2201      	movs	r2, #1
 800fd88:	4630      	mov	r0, r6
 800fd8a:	f7ff fdb6 	bl	800f8fa <strncmp>
 800fd8e:	9b03      	ldr	r3, [sp, #12]
 800fd90:	2800      	cmp	r0, #0
 800fd92:	d1e1      	bne.n	800fd58 <__gethex+0x1d8>
 800fd94:	e7a2      	b.n	800fcdc <__gethex+0x15c>
 800fd96:	1ea9      	subs	r1, r5, #2
 800fd98:	4620      	mov	r0, r4
 800fd9a:	f000 ff14 	bl	8010bc6 <__any_on>
 800fd9e:	2800      	cmp	r0, #0
 800fda0:	d0c2      	beq.n	800fd28 <__gethex+0x1a8>
 800fda2:	f04f 0903 	mov.w	r9, #3
 800fda6:	e7c1      	b.n	800fd2c <__gethex+0x1ac>
 800fda8:	da09      	bge.n	800fdbe <__gethex+0x23e>
 800fdaa:	1b75      	subs	r5, r6, r5
 800fdac:	4621      	mov	r1, r4
 800fdae:	9801      	ldr	r0, [sp, #4]
 800fdb0:	462a      	mov	r2, r5
 800fdb2:	f000 fccf 	bl	8010754 <__lshift>
 800fdb6:	1b7f      	subs	r7, r7, r5
 800fdb8:	4604      	mov	r4, r0
 800fdba:	f100 0a14 	add.w	sl, r0, #20
 800fdbe:	f04f 0900 	mov.w	r9, #0
 800fdc2:	e7b8      	b.n	800fd36 <__gethex+0x1b6>
 800fdc4:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800fdc8:	42bd      	cmp	r5, r7
 800fdca:	dd6f      	ble.n	800feac <__gethex+0x32c>
 800fdcc:	1bed      	subs	r5, r5, r7
 800fdce:	42ae      	cmp	r6, r5
 800fdd0:	dc34      	bgt.n	800fe3c <__gethex+0x2bc>
 800fdd2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800fdd6:	2b02      	cmp	r3, #2
 800fdd8:	d022      	beq.n	800fe20 <__gethex+0x2a0>
 800fdda:	2b03      	cmp	r3, #3
 800fddc:	d024      	beq.n	800fe28 <__gethex+0x2a8>
 800fdde:	2b01      	cmp	r3, #1
 800fde0:	d115      	bne.n	800fe0e <__gethex+0x28e>
 800fde2:	42ae      	cmp	r6, r5
 800fde4:	d113      	bne.n	800fe0e <__gethex+0x28e>
 800fde6:	2e01      	cmp	r6, #1
 800fde8:	d10b      	bne.n	800fe02 <__gethex+0x282>
 800fdea:	9a02      	ldr	r2, [sp, #8]
 800fdec:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800fdf0:	6013      	str	r3, [r2, #0]
 800fdf2:	2301      	movs	r3, #1
 800fdf4:	6123      	str	r3, [r4, #16]
 800fdf6:	f8ca 3000 	str.w	r3, [sl]
 800fdfa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800fdfc:	2562      	movs	r5, #98	@ 0x62
 800fdfe:	601c      	str	r4, [r3, #0]
 800fe00:	e73a      	b.n	800fc78 <__gethex+0xf8>
 800fe02:	1e71      	subs	r1, r6, #1
 800fe04:	4620      	mov	r0, r4
 800fe06:	f000 fede 	bl	8010bc6 <__any_on>
 800fe0a:	2800      	cmp	r0, #0
 800fe0c:	d1ed      	bne.n	800fdea <__gethex+0x26a>
 800fe0e:	9801      	ldr	r0, [sp, #4]
 800fe10:	4621      	mov	r1, r4
 800fe12:	f000 fa87 	bl	8010324 <_Bfree>
 800fe16:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800fe18:	2300      	movs	r3, #0
 800fe1a:	6013      	str	r3, [r2, #0]
 800fe1c:	2550      	movs	r5, #80	@ 0x50
 800fe1e:	e72b      	b.n	800fc78 <__gethex+0xf8>
 800fe20:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fe22:	2b00      	cmp	r3, #0
 800fe24:	d1f3      	bne.n	800fe0e <__gethex+0x28e>
 800fe26:	e7e0      	b.n	800fdea <__gethex+0x26a>
 800fe28:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fe2a:	2b00      	cmp	r3, #0
 800fe2c:	d1dd      	bne.n	800fdea <__gethex+0x26a>
 800fe2e:	e7ee      	b.n	800fe0e <__gethex+0x28e>
 800fe30:	08013a8e 	.word	0x08013a8e
 800fe34:	08013bf9 	.word	0x08013bf9
 800fe38:	08013c0a 	.word	0x08013c0a
 800fe3c:	1e6f      	subs	r7, r5, #1
 800fe3e:	f1b9 0f00 	cmp.w	r9, #0
 800fe42:	d130      	bne.n	800fea6 <__gethex+0x326>
 800fe44:	b127      	cbz	r7, 800fe50 <__gethex+0x2d0>
 800fe46:	4639      	mov	r1, r7
 800fe48:	4620      	mov	r0, r4
 800fe4a:	f000 febc 	bl	8010bc6 <__any_on>
 800fe4e:	4681      	mov	r9, r0
 800fe50:	117a      	asrs	r2, r7, #5
 800fe52:	2301      	movs	r3, #1
 800fe54:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800fe58:	f007 071f 	and.w	r7, r7, #31
 800fe5c:	40bb      	lsls	r3, r7
 800fe5e:	4213      	tst	r3, r2
 800fe60:	4629      	mov	r1, r5
 800fe62:	4620      	mov	r0, r4
 800fe64:	bf18      	it	ne
 800fe66:	f049 0902 	orrne.w	r9, r9, #2
 800fe6a:	f7ff fe21 	bl	800fab0 <rshift>
 800fe6e:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800fe72:	1b76      	subs	r6, r6, r5
 800fe74:	2502      	movs	r5, #2
 800fe76:	f1b9 0f00 	cmp.w	r9, #0
 800fe7a:	d047      	beq.n	800ff0c <__gethex+0x38c>
 800fe7c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800fe80:	2b02      	cmp	r3, #2
 800fe82:	d015      	beq.n	800feb0 <__gethex+0x330>
 800fe84:	2b03      	cmp	r3, #3
 800fe86:	d017      	beq.n	800feb8 <__gethex+0x338>
 800fe88:	2b01      	cmp	r3, #1
 800fe8a:	d109      	bne.n	800fea0 <__gethex+0x320>
 800fe8c:	f019 0f02 	tst.w	r9, #2
 800fe90:	d006      	beq.n	800fea0 <__gethex+0x320>
 800fe92:	f8da 3000 	ldr.w	r3, [sl]
 800fe96:	ea49 0903 	orr.w	r9, r9, r3
 800fe9a:	f019 0f01 	tst.w	r9, #1
 800fe9e:	d10e      	bne.n	800febe <__gethex+0x33e>
 800fea0:	f045 0510 	orr.w	r5, r5, #16
 800fea4:	e032      	b.n	800ff0c <__gethex+0x38c>
 800fea6:	f04f 0901 	mov.w	r9, #1
 800feaa:	e7d1      	b.n	800fe50 <__gethex+0x2d0>
 800feac:	2501      	movs	r5, #1
 800feae:	e7e2      	b.n	800fe76 <__gethex+0x2f6>
 800feb0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800feb2:	f1c3 0301 	rsb	r3, r3, #1
 800feb6:	930f      	str	r3, [sp, #60]	@ 0x3c
 800feb8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800feba:	2b00      	cmp	r3, #0
 800febc:	d0f0      	beq.n	800fea0 <__gethex+0x320>
 800febe:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800fec2:	f104 0314 	add.w	r3, r4, #20
 800fec6:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800feca:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800fece:	f04f 0c00 	mov.w	ip, #0
 800fed2:	4618      	mov	r0, r3
 800fed4:	f853 2b04 	ldr.w	r2, [r3], #4
 800fed8:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 800fedc:	d01b      	beq.n	800ff16 <__gethex+0x396>
 800fede:	3201      	adds	r2, #1
 800fee0:	6002      	str	r2, [r0, #0]
 800fee2:	2d02      	cmp	r5, #2
 800fee4:	f104 0314 	add.w	r3, r4, #20
 800fee8:	d13c      	bne.n	800ff64 <__gethex+0x3e4>
 800feea:	f8d8 2000 	ldr.w	r2, [r8]
 800feee:	3a01      	subs	r2, #1
 800fef0:	42b2      	cmp	r2, r6
 800fef2:	d109      	bne.n	800ff08 <__gethex+0x388>
 800fef4:	1171      	asrs	r1, r6, #5
 800fef6:	2201      	movs	r2, #1
 800fef8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800fefc:	f006 061f 	and.w	r6, r6, #31
 800ff00:	fa02 f606 	lsl.w	r6, r2, r6
 800ff04:	421e      	tst	r6, r3
 800ff06:	d13a      	bne.n	800ff7e <__gethex+0x3fe>
 800ff08:	f045 0520 	orr.w	r5, r5, #32
 800ff0c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ff0e:	601c      	str	r4, [r3, #0]
 800ff10:	9b02      	ldr	r3, [sp, #8]
 800ff12:	601f      	str	r7, [r3, #0]
 800ff14:	e6b0      	b.n	800fc78 <__gethex+0xf8>
 800ff16:	4299      	cmp	r1, r3
 800ff18:	f843 cc04 	str.w	ip, [r3, #-4]
 800ff1c:	d8d9      	bhi.n	800fed2 <__gethex+0x352>
 800ff1e:	68a3      	ldr	r3, [r4, #8]
 800ff20:	459b      	cmp	fp, r3
 800ff22:	db17      	blt.n	800ff54 <__gethex+0x3d4>
 800ff24:	6861      	ldr	r1, [r4, #4]
 800ff26:	9801      	ldr	r0, [sp, #4]
 800ff28:	3101      	adds	r1, #1
 800ff2a:	f000 f9bb 	bl	80102a4 <_Balloc>
 800ff2e:	4681      	mov	r9, r0
 800ff30:	b918      	cbnz	r0, 800ff3a <__gethex+0x3ba>
 800ff32:	4b1a      	ldr	r3, [pc, #104]	@ (800ff9c <__gethex+0x41c>)
 800ff34:	4602      	mov	r2, r0
 800ff36:	2184      	movs	r1, #132	@ 0x84
 800ff38:	e6c5      	b.n	800fcc6 <__gethex+0x146>
 800ff3a:	6922      	ldr	r2, [r4, #16]
 800ff3c:	3202      	adds	r2, #2
 800ff3e:	f104 010c 	add.w	r1, r4, #12
 800ff42:	0092      	lsls	r2, r2, #2
 800ff44:	300c      	adds	r0, #12
 800ff46:	f7ff fd4c 	bl	800f9e2 <memcpy>
 800ff4a:	4621      	mov	r1, r4
 800ff4c:	9801      	ldr	r0, [sp, #4]
 800ff4e:	f000 f9e9 	bl	8010324 <_Bfree>
 800ff52:	464c      	mov	r4, r9
 800ff54:	6923      	ldr	r3, [r4, #16]
 800ff56:	1c5a      	adds	r2, r3, #1
 800ff58:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ff5c:	6122      	str	r2, [r4, #16]
 800ff5e:	2201      	movs	r2, #1
 800ff60:	615a      	str	r2, [r3, #20]
 800ff62:	e7be      	b.n	800fee2 <__gethex+0x362>
 800ff64:	6922      	ldr	r2, [r4, #16]
 800ff66:	455a      	cmp	r2, fp
 800ff68:	dd0b      	ble.n	800ff82 <__gethex+0x402>
 800ff6a:	2101      	movs	r1, #1
 800ff6c:	4620      	mov	r0, r4
 800ff6e:	f7ff fd9f 	bl	800fab0 <rshift>
 800ff72:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ff76:	3701      	adds	r7, #1
 800ff78:	42bb      	cmp	r3, r7
 800ff7a:	f6ff aee0 	blt.w	800fd3e <__gethex+0x1be>
 800ff7e:	2501      	movs	r5, #1
 800ff80:	e7c2      	b.n	800ff08 <__gethex+0x388>
 800ff82:	f016 061f 	ands.w	r6, r6, #31
 800ff86:	d0fa      	beq.n	800ff7e <__gethex+0x3fe>
 800ff88:	4453      	add	r3, sl
 800ff8a:	f1c6 0620 	rsb	r6, r6, #32
 800ff8e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800ff92:	f000 fa79 	bl	8010488 <__hi0bits>
 800ff96:	42b0      	cmp	r0, r6
 800ff98:	dbe7      	blt.n	800ff6a <__gethex+0x3ea>
 800ff9a:	e7f0      	b.n	800ff7e <__gethex+0x3fe>
 800ff9c:	08013bf9 	.word	0x08013bf9

0800ffa0 <L_shift>:
 800ffa0:	f1c2 0208 	rsb	r2, r2, #8
 800ffa4:	0092      	lsls	r2, r2, #2
 800ffa6:	b570      	push	{r4, r5, r6, lr}
 800ffa8:	f1c2 0620 	rsb	r6, r2, #32
 800ffac:	6843      	ldr	r3, [r0, #4]
 800ffae:	6804      	ldr	r4, [r0, #0]
 800ffb0:	fa03 f506 	lsl.w	r5, r3, r6
 800ffb4:	432c      	orrs	r4, r5
 800ffb6:	40d3      	lsrs	r3, r2
 800ffb8:	6004      	str	r4, [r0, #0]
 800ffba:	f840 3f04 	str.w	r3, [r0, #4]!
 800ffbe:	4288      	cmp	r0, r1
 800ffc0:	d3f4      	bcc.n	800ffac <L_shift+0xc>
 800ffc2:	bd70      	pop	{r4, r5, r6, pc}

0800ffc4 <__match>:
 800ffc4:	b530      	push	{r4, r5, lr}
 800ffc6:	6803      	ldr	r3, [r0, #0]
 800ffc8:	3301      	adds	r3, #1
 800ffca:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ffce:	b914      	cbnz	r4, 800ffd6 <__match+0x12>
 800ffd0:	6003      	str	r3, [r0, #0]
 800ffd2:	2001      	movs	r0, #1
 800ffd4:	bd30      	pop	{r4, r5, pc}
 800ffd6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ffda:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800ffde:	2d19      	cmp	r5, #25
 800ffe0:	bf98      	it	ls
 800ffe2:	3220      	addls	r2, #32
 800ffe4:	42a2      	cmp	r2, r4
 800ffe6:	d0f0      	beq.n	800ffca <__match+0x6>
 800ffe8:	2000      	movs	r0, #0
 800ffea:	e7f3      	b.n	800ffd4 <__match+0x10>

0800ffec <__hexnan>:
 800ffec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fff0:	680b      	ldr	r3, [r1, #0]
 800fff2:	6801      	ldr	r1, [r0, #0]
 800fff4:	115e      	asrs	r6, r3, #5
 800fff6:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800fffa:	f013 031f 	ands.w	r3, r3, #31
 800fffe:	b087      	sub	sp, #28
 8010000:	bf18      	it	ne
 8010002:	3604      	addne	r6, #4
 8010004:	2500      	movs	r5, #0
 8010006:	1f37      	subs	r7, r6, #4
 8010008:	4682      	mov	sl, r0
 801000a:	4690      	mov	r8, r2
 801000c:	9301      	str	r3, [sp, #4]
 801000e:	f846 5c04 	str.w	r5, [r6, #-4]
 8010012:	46b9      	mov	r9, r7
 8010014:	463c      	mov	r4, r7
 8010016:	9502      	str	r5, [sp, #8]
 8010018:	46ab      	mov	fp, r5
 801001a:	784a      	ldrb	r2, [r1, #1]
 801001c:	1c4b      	adds	r3, r1, #1
 801001e:	9303      	str	r3, [sp, #12]
 8010020:	b342      	cbz	r2, 8010074 <__hexnan+0x88>
 8010022:	4610      	mov	r0, r2
 8010024:	9105      	str	r1, [sp, #20]
 8010026:	9204      	str	r2, [sp, #16]
 8010028:	f7ff fd94 	bl	800fb54 <__hexdig_fun>
 801002c:	2800      	cmp	r0, #0
 801002e:	d151      	bne.n	80100d4 <__hexnan+0xe8>
 8010030:	9a04      	ldr	r2, [sp, #16]
 8010032:	9905      	ldr	r1, [sp, #20]
 8010034:	2a20      	cmp	r2, #32
 8010036:	d818      	bhi.n	801006a <__hexnan+0x7e>
 8010038:	9b02      	ldr	r3, [sp, #8]
 801003a:	459b      	cmp	fp, r3
 801003c:	dd13      	ble.n	8010066 <__hexnan+0x7a>
 801003e:	454c      	cmp	r4, r9
 8010040:	d206      	bcs.n	8010050 <__hexnan+0x64>
 8010042:	2d07      	cmp	r5, #7
 8010044:	dc04      	bgt.n	8010050 <__hexnan+0x64>
 8010046:	462a      	mov	r2, r5
 8010048:	4649      	mov	r1, r9
 801004a:	4620      	mov	r0, r4
 801004c:	f7ff ffa8 	bl	800ffa0 <L_shift>
 8010050:	4544      	cmp	r4, r8
 8010052:	d952      	bls.n	80100fa <__hexnan+0x10e>
 8010054:	2300      	movs	r3, #0
 8010056:	f1a4 0904 	sub.w	r9, r4, #4
 801005a:	f844 3c04 	str.w	r3, [r4, #-4]
 801005e:	f8cd b008 	str.w	fp, [sp, #8]
 8010062:	464c      	mov	r4, r9
 8010064:	461d      	mov	r5, r3
 8010066:	9903      	ldr	r1, [sp, #12]
 8010068:	e7d7      	b.n	801001a <__hexnan+0x2e>
 801006a:	2a29      	cmp	r2, #41	@ 0x29
 801006c:	d157      	bne.n	801011e <__hexnan+0x132>
 801006e:	3102      	adds	r1, #2
 8010070:	f8ca 1000 	str.w	r1, [sl]
 8010074:	f1bb 0f00 	cmp.w	fp, #0
 8010078:	d051      	beq.n	801011e <__hexnan+0x132>
 801007a:	454c      	cmp	r4, r9
 801007c:	d206      	bcs.n	801008c <__hexnan+0xa0>
 801007e:	2d07      	cmp	r5, #7
 8010080:	dc04      	bgt.n	801008c <__hexnan+0xa0>
 8010082:	462a      	mov	r2, r5
 8010084:	4649      	mov	r1, r9
 8010086:	4620      	mov	r0, r4
 8010088:	f7ff ff8a 	bl	800ffa0 <L_shift>
 801008c:	4544      	cmp	r4, r8
 801008e:	d936      	bls.n	80100fe <__hexnan+0x112>
 8010090:	f1a8 0204 	sub.w	r2, r8, #4
 8010094:	4623      	mov	r3, r4
 8010096:	f853 1b04 	ldr.w	r1, [r3], #4
 801009a:	f842 1f04 	str.w	r1, [r2, #4]!
 801009e:	429f      	cmp	r7, r3
 80100a0:	d2f9      	bcs.n	8010096 <__hexnan+0xaa>
 80100a2:	1b3b      	subs	r3, r7, r4
 80100a4:	f023 0303 	bic.w	r3, r3, #3
 80100a8:	3304      	adds	r3, #4
 80100aa:	3401      	adds	r4, #1
 80100ac:	3e03      	subs	r6, #3
 80100ae:	42b4      	cmp	r4, r6
 80100b0:	bf88      	it	hi
 80100b2:	2304      	movhi	r3, #4
 80100b4:	4443      	add	r3, r8
 80100b6:	2200      	movs	r2, #0
 80100b8:	f843 2b04 	str.w	r2, [r3], #4
 80100bc:	429f      	cmp	r7, r3
 80100be:	d2fb      	bcs.n	80100b8 <__hexnan+0xcc>
 80100c0:	683b      	ldr	r3, [r7, #0]
 80100c2:	b91b      	cbnz	r3, 80100cc <__hexnan+0xe0>
 80100c4:	4547      	cmp	r7, r8
 80100c6:	d128      	bne.n	801011a <__hexnan+0x12e>
 80100c8:	2301      	movs	r3, #1
 80100ca:	603b      	str	r3, [r7, #0]
 80100cc:	2005      	movs	r0, #5
 80100ce:	b007      	add	sp, #28
 80100d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80100d4:	3501      	adds	r5, #1
 80100d6:	2d08      	cmp	r5, #8
 80100d8:	f10b 0b01 	add.w	fp, fp, #1
 80100dc:	dd06      	ble.n	80100ec <__hexnan+0x100>
 80100de:	4544      	cmp	r4, r8
 80100e0:	d9c1      	bls.n	8010066 <__hexnan+0x7a>
 80100e2:	2300      	movs	r3, #0
 80100e4:	f844 3c04 	str.w	r3, [r4, #-4]
 80100e8:	2501      	movs	r5, #1
 80100ea:	3c04      	subs	r4, #4
 80100ec:	6822      	ldr	r2, [r4, #0]
 80100ee:	f000 000f 	and.w	r0, r0, #15
 80100f2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80100f6:	6020      	str	r0, [r4, #0]
 80100f8:	e7b5      	b.n	8010066 <__hexnan+0x7a>
 80100fa:	2508      	movs	r5, #8
 80100fc:	e7b3      	b.n	8010066 <__hexnan+0x7a>
 80100fe:	9b01      	ldr	r3, [sp, #4]
 8010100:	2b00      	cmp	r3, #0
 8010102:	d0dd      	beq.n	80100c0 <__hexnan+0xd4>
 8010104:	f1c3 0320 	rsb	r3, r3, #32
 8010108:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801010c:	40da      	lsrs	r2, r3
 801010e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8010112:	4013      	ands	r3, r2
 8010114:	f846 3c04 	str.w	r3, [r6, #-4]
 8010118:	e7d2      	b.n	80100c0 <__hexnan+0xd4>
 801011a:	3f04      	subs	r7, #4
 801011c:	e7d0      	b.n	80100c0 <__hexnan+0xd4>
 801011e:	2004      	movs	r0, #4
 8010120:	e7d5      	b.n	80100ce <__hexnan+0xe2>
	...

08010124 <sbrk_aligned>:
 8010124:	b570      	push	{r4, r5, r6, lr}
 8010126:	4e0f      	ldr	r6, [pc, #60]	@ (8010164 <sbrk_aligned+0x40>)
 8010128:	460c      	mov	r4, r1
 801012a:	6831      	ldr	r1, [r6, #0]
 801012c:	4605      	mov	r5, r0
 801012e:	b911      	cbnz	r1, 8010136 <sbrk_aligned+0x12>
 8010130:	f001 f922 	bl	8011378 <_sbrk_r>
 8010134:	6030      	str	r0, [r6, #0]
 8010136:	4621      	mov	r1, r4
 8010138:	4628      	mov	r0, r5
 801013a:	f001 f91d 	bl	8011378 <_sbrk_r>
 801013e:	1c43      	adds	r3, r0, #1
 8010140:	d103      	bne.n	801014a <sbrk_aligned+0x26>
 8010142:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8010146:	4620      	mov	r0, r4
 8010148:	bd70      	pop	{r4, r5, r6, pc}
 801014a:	1cc4      	adds	r4, r0, #3
 801014c:	f024 0403 	bic.w	r4, r4, #3
 8010150:	42a0      	cmp	r0, r4
 8010152:	d0f8      	beq.n	8010146 <sbrk_aligned+0x22>
 8010154:	1a21      	subs	r1, r4, r0
 8010156:	4628      	mov	r0, r5
 8010158:	f001 f90e 	bl	8011378 <_sbrk_r>
 801015c:	3001      	adds	r0, #1
 801015e:	d1f2      	bne.n	8010146 <sbrk_aligned+0x22>
 8010160:	e7ef      	b.n	8010142 <sbrk_aligned+0x1e>
 8010162:	bf00      	nop
 8010164:	2001c150 	.word	0x2001c150

08010168 <_malloc_r>:
 8010168:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801016c:	1ccd      	adds	r5, r1, #3
 801016e:	f025 0503 	bic.w	r5, r5, #3
 8010172:	3508      	adds	r5, #8
 8010174:	2d0c      	cmp	r5, #12
 8010176:	bf38      	it	cc
 8010178:	250c      	movcc	r5, #12
 801017a:	2d00      	cmp	r5, #0
 801017c:	4606      	mov	r6, r0
 801017e:	db01      	blt.n	8010184 <_malloc_r+0x1c>
 8010180:	42a9      	cmp	r1, r5
 8010182:	d904      	bls.n	801018e <_malloc_r+0x26>
 8010184:	230c      	movs	r3, #12
 8010186:	6033      	str	r3, [r6, #0]
 8010188:	2000      	movs	r0, #0
 801018a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801018e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8010264 <_malloc_r+0xfc>
 8010192:	f000 f87b 	bl	801028c <__malloc_lock>
 8010196:	f8d8 3000 	ldr.w	r3, [r8]
 801019a:	461c      	mov	r4, r3
 801019c:	bb44      	cbnz	r4, 80101f0 <_malloc_r+0x88>
 801019e:	4629      	mov	r1, r5
 80101a0:	4630      	mov	r0, r6
 80101a2:	f7ff ffbf 	bl	8010124 <sbrk_aligned>
 80101a6:	1c43      	adds	r3, r0, #1
 80101a8:	4604      	mov	r4, r0
 80101aa:	d158      	bne.n	801025e <_malloc_r+0xf6>
 80101ac:	f8d8 4000 	ldr.w	r4, [r8]
 80101b0:	4627      	mov	r7, r4
 80101b2:	2f00      	cmp	r7, #0
 80101b4:	d143      	bne.n	801023e <_malloc_r+0xd6>
 80101b6:	2c00      	cmp	r4, #0
 80101b8:	d04b      	beq.n	8010252 <_malloc_r+0xea>
 80101ba:	6823      	ldr	r3, [r4, #0]
 80101bc:	4639      	mov	r1, r7
 80101be:	4630      	mov	r0, r6
 80101c0:	eb04 0903 	add.w	r9, r4, r3
 80101c4:	f001 f8d8 	bl	8011378 <_sbrk_r>
 80101c8:	4581      	cmp	r9, r0
 80101ca:	d142      	bne.n	8010252 <_malloc_r+0xea>
 80101cc:	6821      	ldr	r1, [r4, #0]
 80101ce:	1a6d      	subs	r5, r5, r1
 80101d0:	4629      	mov	r1, r5
 80101d2:	4630      	mov	r0, r6
 80101d4:	f7ff ffa6 	bl	8010124 <sbrk_aligned>
 80101d8:	3001      	adds	r0, #1
 80101da:	d03a      	beq.n	8010252 <_malloc_r+0xea>
 80101dc:	6823      	ldr	r3, [r4, #0]
 80101de:	442b      	add	r3, r5
 80101e0:	6023      	str	r3, [r4, #0]
 80101e2:	f8d8 3000 	ldr.w	r3, [r8]
 80101e6:	685a      	ldr	r2, [r3, #4]
 80101e8:	bb62      	cbnz	r2, 8010244 <_malloc_r+0xdc>
 80101ea:	f8c8 7000 	str.w	r7, [r8]
 80101ee:	e00f      	b.n	8010210 <_malloc_r+0xa8>
 80101f0:	6822      	ldr	r2, [r4, #0]
 80101f2:	1b52      	subs	r2, r2, r5
 80101f4:	d420      	bmi.n	8010238 <_malloc_r+0xd0>
 80101f6:	2a0b      	cmp	r2, #11
 80101f8:	d917      	bls.n	801022a <_malloc_r+0xc2>
 80101fa:	1961      	adds	r1, r4, r5
 80101fc:	42a3      	cmp	r3, r4
 80101fe:	6025      	str	r5, [r4, #0]
 8010200:	bf18      	it	ne
 8010202:	6059      	strne	r1, [r3, #4]
 8010204:	6863      	ldr	r3, [r4, #4]
 8010206:	bf08      	it	eq
 8010208:	f8c8 1000 	streq.w	r1, [r8]
 801020c:	5162      	str	r2, [r4, r5]
 801020e:	604b      	str	r3, [r1, #4]
 8010210:	4630      	mov	r0, r6
 8010212:	f000 f841 	bl	8010298 <__malloc_unlock>
 8010216:	f104 000b 	add.w	r0, r4, #11
 801021a:	1d23      	adds	r3, r4, #4
 801021c:	f020 0007 	bic.w	r0, r0, #7
 8010220:	1ac2      	subs	r2, r0, r3
 8010222:	bf1c      	itt	ne
 8010224:	1a1b      	subne	r3, r3, r0
 8010226:	50a3      	strne	r3, [r4, r2]
 8010228:	e7af      	b.n	801018a <_malloc_r+0x22>
 801022a:	6862      	ldr	r2, [r4, #4]
 801022c:	42a3      	cmp	r3, r4
 801022e:	bf0c      	ite	eq
 8010230:	f8c8 2000 	streq.w	r2, [r8]
 8010234:	605a      	strne	r2, [r3, #4]
 8010236:	e7eb      	b.n	8010210 <_malloc_r+0xa8>
 8010238:	4623      	mov	r3, r4
 801023a:	6864      	ldr	r4, [r4, #4]
 801023c:	e7ae      	b.n	801019c <_malloc_r+0x34>
 801023e:	463c      	mov	r4, r7
 8010240:	687f      	ldr	r7, [r7, #4]
 8010242:	e7b6      	b.n	80101b2 <_malloc_r+0x4a>
 8010244:	461a      	mov	r2, r3
 8010246:	685b      	ldr	r3, [r3, #4]
 8010248:	42a3      	cmp	r3, r4
 801024a:	d1fb      	bne.n	8010244 <_malloc_r+0xdc>
 801024c:	2300      	movs	r3, #0
 801024e:	6053      	str	r3, [r2, #4]
 8010250:	e7de      	b.n	8010210 <_malloc_r+0xa8>
 8010252:	230c      	movs	r3, #12
 8010254:	6033      	str	r3, [r6, #0]
 8010256:	4630      	mov	r0, r6
 8010258:	f000 f81e 	bl	8010298 <__malloc_unlock>
 801025c:	e794      	b.n	8010188 <_malloc_r+0x20>
 801025e:	6005      	str	r5, [r0, #0]
 8010260:	e7d6      	b.n	8010210 <_malloc_r+0xa8>
 8010262:	bf00      	nop
 8010264:	2001c154 	.word	0x2001c154

08010268 <__ascii_mbtowc>:
 8010268:	b082      	sub	sp, #8
 801026a:	b901      	cbnz	r1, 801026e <__ascii_mbtowc+0x6>
 801026c:	a901      	add	r1, sp, #4
 801026e:	b142      	cbz	r2, 8010282 <__ascii_mbtowc+0x1a>
 8010270:	b14b      	cbz	r3, 8010286 <__ascii_mbtowc+0x1e>
 8010272:	7813      	ldrb	r3, [r2, #0]
 8010274:	600b      	str	r3, [r1, #0]
 8010276:	7812      	ldrb	r2, [r2, #0]
 8010278:	1e10      	subs	r0, r2, #0
 801027a:	bf18      	it	ne
 801027c:	2001      	movne	r0, #1
 801027e:	b002      	add	sp, #8
 8010280:	4770      	bx	lr
 8010282:	4610      	mov	r0, r2
 8010284:	e7fb      	b.n	801027e <__ascii_mbtowc+0x16>
 8010286:	f06f 0001 	mvn.w	r0, #1
 801028a:	e7f8      	b.n	801027e <__ascii_mbtowc+0x16>

0801028c <__malloc_lock>:
 801028c:	4801      	ldr	r0, [pc, #4]	@ (8010294 <__malloc_lock+0x8>)
 801028e:	f7ff bba6 	b.w	800f9de <__retarget_lock_acquire_recursive>
 8010292:	bf00      	nop
 8010294:	2001c14c 	.word	0x2001c14c

08010298 <__malloc_unlock>:
 8010298:	4801      	ldr	r0, [pc, #4]	@ (80102a0 <__malloc_unlock+0x8>)
 801029a:	f7ff bba1 	b.w	800f9e0 <__retarget_lock_release_recursive>
 801029e:	bf00      	nop
 80102a0:	2001c14c 	.word	0x2001c14c

080102a4 <_Balloc>:
 80102a4:	b570      	push	{r4, r5, r6, lr}
 80102a6:	69c6      	ldr	r6, [r0, #28]
 80102a8:	4604      	mov	r4, r0
 80102aa:	460d      	mov	r5, r1
 80102ac:	b976      	cbnz	r6, 80102cc <_Balloc+0x28>
 80102ae:	2010      	movs	r0, #16
 80102b0:	f001 f8a4 	bl	80113fc <malloc>
 80102b4:	4602      	mov	r2, r0
 80102b6:	61e0      	str	r0, [r4, #28]
 80102b8:	b920      	cbnz	r0, 80102c4 <_Balloc+0x20>
 80102ba:	4b18      	ldr	r3, [pc, #96]	@ (801031c <_Balloc+0x78>)
 80102bc:	4818      	ldr	r0, [pc, #96]	@ (8010320 <_Balloc+0x7c>)
 80102be:	216b      	movs	r1, #107	@ 0x6b
 80102c0:	f001 f86a 	bl	8011398 <__assert_func>
 80102c4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80102c8:	6006      	str	r6, [r0, #0]
 80102ca:	60c6      	str	r6, [r0, #12]
 80102cc:	69e6      	ldr	r6, [r4, #28]
 80102ce:	68f3      	ldr	r3, [r6, #12]
 80102d0:	b183      	cbz	r3, 80102f4 <_Balloc+0x50>
 80102d2:	69e3      	ldr	r3, [r4, #28]
 80102d4:	68db      	ldr	r3, [r3, #12]
 80102d6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80102da:	b9b8      	cbnz	r0, 801030c <_Balloc+0x68>
 80102dc:	2101      	movs	r1, #1
 80102de:	fa01 f605 	lsl.w	r6, r1, r5
 80102e2:	1d72      	adds	r2, r6, #5
 80102e4:	0092      	lsls	r2, r2, #2
 80102e6:	4620      	mov	r0, r4
 80102e8:	f001 f874 	bl	80113d4 <_calloc_r>
 80102ec:	b160      	cbz	r0, 8010308 <_Balloc+0x64>
 80102ee:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80102f2:	e00e      	b.n	8010312 <_Balloc+0x6e>
 80102f4:	2221      	movs	r2, #33	@ 0x21
 80102f6:	2104      	movs	r1, #4
 80102f8:	4620      	mov	r0, r4
 80102fa:	f001 f86b 	bl	80113d4 <_calloc_r>
 80102fe:	69e3      	ldr	r3, [r4, #28]
 8010300:	60f0      	str	r0, [r6, #12]
 8010302:	68db      	ldr	r3, [r3, #12]
 8010304:	2b00      	cmp	r3, #0
 8010306:	d1e4      	bne.n	80102d2 <_Balloc+0x2e>
 8010308:	2000      	movs	r0, #0
 801030a:	bd70      	pop	{r4, r5, r6, pc}
 801030c:	6802      	ldr	r2, [r0, #0]
 801030e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8010312:	2300      	movs	r3, #0
 8010314:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010318:	e7f7      	b.n	801030a <_Balloc+0x66>
 801031a:	bf00      	nop
 801031c:	08013c6a 	.word	0x08013c6a
 8010320:	08013c81 	.word	0x08013c81

08010324 <_Bfree>:
 8010324:	b570      	push	{r4, r5, r6, lr}
 8010326:	69c6      	ldr	r6, [r0, #28]
 8010328:	4605      	mov	r5, r0
 801032a:	460c      	mov	r4, r1
 801032c:	b976      	cbnz	r6, 801034c <_Bfree+0x28>
 801032e:	2010      	movs	r0, #16
 8010330:	f001 f864 	bl	80113fc <malloc>
 8010334:	4602      	mov	r2, r0
 8010336:	61e8      	str	r0, [r5, #28]
 8010338:	b920      	cbnz	r0, 8010344 <_Bfree+0x20>
 801033a:	4b09      	ldr	r3, [pc, #36]	@ (8010360 <_Bfree+0x3c>)
 801033c:	4809      	ldr	r0, [pc, #36]	@ (8010364 <_Bfree+0x40>)
 801033e:	218f      	movs	r1, #143	@ 0x8f
 8010340:	f001 f82a 	bl	8011398 <__assert_func>
 8010344:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010348:	6006      	str	r6, [r0, #0]
 801034a:	60c6      	str	r6, [r0, #12]
 801034c:	b13c      	cbz	r4, 801035e <_Bfree+0x3a>
 801034e:	69eb      	ldr	r3, [r5, #28]
 8010350:	6862      	ldr	r2, [r4, #4]
 8010352:	68db      	ldr	r3, [r3, #12]
 8010354:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010358:	6021      	str	r1, [r4, #0]
 801035a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801035e:	bd70      	pop	{r4, r5, r6, pc}
 8010360:	08013c6a 	.word	0x08013c6a
 8010364:	08013c81 	.word	0x08013c81

08010368 <__multadd>:
 8010368:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801036c:	690d      	ldr	r5, [r1, #16]
 801036e:	4607      	mov	r7, r0
 8010370:	460c      	mov	r4, r1
 8010372:	461e      	mov	r6, r3
 8010374:	f101 0c14 	add.w	ip, r1, #20
 8010378:	2000      	movs	r0, #0
 801037a:	f8dc 3000 	ldr.w	r3, [ip]
 801037e:	b299      	uxth	r1, r3
 8010380:	fb02 6101 	mla	r1, r2, r1, r6
 8010384:	0c1e      	lsrs	r6, r3, #16
 8010386:	0c0b      	lsrs	r3, r1, #16
 8010388:	fb02 3306 	mla	r3, r2, r6, r3
 801038c:	b289      	uxth	r1, r1
 801038e:	3001      	adds	r0, #1
 8010390:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8010394:	4285      	cmp	r5, r0
 8010396:	f84c 1b04 	str.w	r1, [ip], #4
 801039a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801039e:	dcec      	bgt.n	801037a <__multadd+0x12>
 80103a0:	b30e      	cbz	r6, 80103e6 <__multadd+0x7e>
 80103a2:	68a3      	ldr	r3, [r4, #8]
 80103a4:	42ab      	cmp	r3, r5
 80103a6:	dc19      	bgt.n	80103dc <__multadd+0x74>
 80103a8:	6861      	ldr	r1, [r4, #4]
 80103aa:	4638      	mov	r0, r7
 80103ac:	3101      	adds	r1, #1
 80103ae:	f7ff ff79 	bl	80102a4 <_Balloc>
 80103b2:	4680      	mov	r8, r0
 80103b4:	b928      	cbnz	r0, 80103c2 <__multadd+0x5a>
 80103b6:	4602      	mov	r2, r0
 80103b8:	4b0c      	ldr	r3, [pc, #48]	@ (80103ec <__multadd+0x84>)
 80103ba:	480d      	ldr	r0, [pc, #52]	@ (80103f0 <__multadd+0x88>)
 80103bc:	21ba      	movs	r1, #186	@ 0xba
 80103be:	f000 ffeb 	bl	8011398 <__assert_func>
 80103c2:	6922      	ldr	r2, [r4, #16]
 80103c4:	3202      	adds	r2, #2
 80103c6:	f104 010c 	add.w	r1, r4, #12
 80103ca:	0092      	lsls	r2, r2, #2
 80103cc:	300c      	adds	r0, #12
 80103ce:	f7ff fb08 	bl	800f9e2 <memcpy>
 80103d2:	4621      	mov	r1, r4
 80103d4:	4638      	mov	r0, r7
 80103d6:	f7ff ffa5 	bl	8010324 <_Bfree>
 80103da:	4644      	mov	r4, r8
 80103dc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80103e0:	3501      	adds	r5, #1
 80103e2:	615e      	str	r6, [r3, #20]
 80103e4:	6125      	str	r5, [r4, #16]
 80103e6:	4620      	mov	r0, r4
 80103e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80103ec:	08013bf9 	.word	0x08013bf9
 80103f0:	08013c81 	.word	0x08013c81

080103f4 <__s2b>:
 80103f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80103f8:	460c      	mov	r4, r1
 80103fa:	4615      	mov	r5, r2
 80103fc:	461f      	mov	r7, r3
 80103fe:	2209      	movs	r2, #9
 8010400:	3308      	adds	r3, #8
 8010402:	4606      	mov	r6, r0
 8010404:	fb93 f3f2 	sdiv	r3, r3, r2
 8010408:	2100      	movs	r1, #0
 801040a:	2201      	movs	r2, #1
 801040c:	429a      	cmp	r2, r3
 801040e:	db09      	blt.n	8010424 <__s2b+0x30>
 8010410:	4630      	mov	r0, r6
 8010412:	f7ff ff47 	bl	80102a4 <_Balloc>
 8010416:	b940      	cbnz	r0, 801042a <__s2b+0x36>
 8010418:	4602      	mov	r2, r0
 801041a:	4b19      	ldr	r3, [pc, #100]	@ (8010480 <__s2b+0x8c>)
 801041c:	4819      	ldr	r0, [pc, #100]	@ (8010484 <__s2b+0x90>)
 801041e:	21d3      	movs	r1, #211	@ 0xd3
 8010420:	f000 ffba 	bl	8011398 <__assert_func>
 8010424:	0052      	lsls	r2, r2, #1
 8010426:	3101      	adds	r1, #1
 8010428:	e7f0      	b.n	801040c <__s2b+0x18>
 801042a:	9b08      	ldr	r3, [sp, #32]
 801042c:	6143      	str	r3, [r0, #20]
 801042e:	2d09      	cmp	r5, #9
 8010430:	f04f 0301 	mov.w	r3, #1
 8010434:	6103      	str	r3, [r0, #16]
 8010436:	dd16      	ble.n	8010466 <__s2b+0x72>
 8010438:	f104 0909 	add.w	r9, r4, #9
 801043c:	46c8      	mov	r8, r9
 801043e:	442c      	add	r4, r5
 8010440:	f818 3b01 	ldrb.w	r3, [r8], #1
 8010444:	4601      	mov	r1, r0
 8010446:	3b30      	subs	r3, #48	@ 0x30
 8010448:	220a      	movs	r2, #10
 801044a:	4630      	mov	r0, r6
 801044c:	f7ff ff8c 	bl	8010368 <__multadd>
 8010450:	45a0      	cmp	r8, r4
 8010452:	d1f5      	bne.n	8010440 <__s2b+0x4c>
 8010454:	f1a5 0408 	sub.w	r4, r5, #8
 8010458:	444c      	add	r4, r9
 801045a:	1b2d      	subs	r5, r5, r4
 801045c:	1963      	adds	r3, r4, r5
 801045e:	42bb      	cmp	r3, r7
 8010460:	db04      	blt.n	801046c <__s2b+0x78>
 8010462:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010466:	340a      	adds	r4, #10
 8010468:	2509      	movs	r5, #9
 801046a:	e7f6      	b.n	801045a <__s2b+0x66>
 801046c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8010470:	4601      	mov	r1, r0
 8010472:	3b30      	subs	r3, #48	@ 0x30
 8010474:	220a      	movs	r2, #10
 8010476:	4630      	mov	r0, r6
 8010478:	f7ff ff76 	bl	8010368 <__multadd>
 801047c:	e7ee      	b.n	801045c <__s2b+0x68>
 801047e:	bf00      	nop
 8010480:	08013bf9 	.word	0x08013bf9
 8010484:	08013c81 	.word	0x08013c81

08010488 <__hi0bits>:
 8010488:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801048c:	4603      	mov	r3, r0
 801048e:	bf36      	itet	cc
 8010490:	0403      	lslcc	r3, r0, #16
 8010492:	2000      	movcs	r0, #0
 8010494:	2010      	movcc	r0, #16
 8010496:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801049a:	bf3c      	itt	cc
 801049c:	021b      	lslcc	r3, r3, #8
 801049e:	3008      	addcc	r0, #8
 80104a0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80104a4:	bf3c      	itt	cc
 80104a6:	011b      	lslcc	r3, r3, #4
 80104a8:	3004      	addcc	r0, #4
 80104aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80104ae:	bf3c      	itt	cc
 80104b0:	009b      	lslcc	r3, r3, #2
 80104b2:	3002      	addcc	r0, #2
 80104b4:	2b00      	cmp	r3, #0
 80104b6:	db05      	blt.n	80104c4 <__hi0bits+0x3c>
 80104b8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80104bc:	f100 0001 	add.w	r0, r0, #1
 80104c0:	bf08      	it	eq
 80104c2:	2020      	moveq	r0, #32
 80104c4:	4770      	bx	lr

080104c6 <__lo0bits>:
 80104c6:	6803      	ldr	r3, [r0, #0]
 80104c8:	4602      	mov	r2, r0
 80104ca:	f013 0007 	ands.w	r0, r3, #7
 80104ce:	d00b      	beq.n	80104e8 <__lo0bits+0x22>
 80104d0:	07d9      	lsls	r1, r3, #31
 80104d2:	d421      	bmi.n	8010518 <__lo0bits+0x52>
 80104d4:	0798      	lsls	r0, r3, #30
 80104d6:	bf49      	itett	mi
 80104d8:	085b      	lsrmi	r3, r3, #1
 80104da:	089b      	lsrpl	r3, r3, #2
 80104dc:	2001      	movmi	r0, #1
 80104de:	6013      	strmi	r3, [r2, #0]
 80104e0:	bf5c      	itt	pl
 80104e2:	6013      	strpl	r3, [r2, #0]
 80104e4:	2002      	movpl	r0, #2
 80104e6:	4770      	bx	lr
 80104e8:	b299      	uxth	r1, r3
 80104ea:	b909      	cbnz	r1, 80104f0 <__lo0bits+0x2a>
 80104ec:	0c1b      	lsrs	r3, r3, #16
 80104ee:	2010      	movs	r0, #16
 80104f0:	b2d9      	uxtb	r1, r3
 80104f2:	b909      	cbnz	r1, 80104f8 <__lo0bits+0x32>
 80104f4:	3008      	adds	r0, #8
 80104f6:	0a1b      	lsrs	r3, r3, #8
 80104f8:	0719      	lsls	r1, r3, #28
 80104fa:	bf04      	itt	eq
 80104fc:	091b      	lsreq	r3, r3, #4
 80104fe:	3004      	addeq	r0, #4
 8010500:	0799      	lsls	r1, r3, #30
 8010502:	bf04      	itt	eq
 8010504:	089b      	lsreq	r3, r3, #2
 8010506:	3002      	addeq	r0, #2
 8010508:	07d9      	lsls	r1, r3, #31
 801050a:	d403      	bmi.n	8010514 <__lo0bits+0x4e>
 801050c:	085b      	lsrs	r3, r3, #1
 801050e:	f100 0001 	add.w	r0, r0, #1
 8010512:	d003      	beq.n	801051c <__lo0bits+0x56>
 8010514:	6013      	str	r3, [r2, #0]
 8010516:	4770      	bx	lr
 8010518:	2000      	movs	r0, #0
 801051a:	4770      	bx	lr
 801051c:	2020      	movs	r0, #32
 801051e:	4770      	bx	lr

08010520 <__i2b>:
 8010520:	b510      	push	{r4, lr}
 8010522:	460c      	mov	r4, r1
 8010524:	2101      	movs	r1, #1
 8010526:	f7ff febd 	bl	80102a4 <_Balloc>
 801052a:	4602      	mov	r2, r0
 801052c:	b928      	cbnz	r0, 801053a <__i2b+0x1a>
 801052e:	4b05      	ldr	r3, [pc, #20]	@ (8010544 <__i2b+0x24>)
 8010530:	4805      	ldr	r0, [pc, #20]	@ (8010548 <__i2b+0x28>)
 8010532:	f240 1145 	movw	r1, #325	@ 0x145
 8010536:	f000 ff2f 	bl	8011398 <__assert_func>
 801053a:	2301      	movs	r3, #1
 801053c:	6144      	str	r4, [r0, #20]
 801053e:	6103      	str	r3, [r0, #16]
 8010540:	bd10      	pop	{r4, pc}
 8010542:	bf00      	nop
 8010544:	08013bf9 	.word	0x08013bf9
 8010548:	08013c81 	.word	0x08013c81

0801054c <__multiply>:
 801054c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010550:	4614      	mov	r4, r2
 8010552:	690a      	ldr	r2, [r1, #16]
 8010554:	6923      	ldr	r3, [r4, #16]
 8010556:	429a      	cmp	r2, r3
 8010558:	bfa8      	it	ge
 801055a:	4623      	movge	r3, r4
 801055c:	460f      	mov	r7, r1
 801055e:	bfa4      	itt	ge
 8010560:	460c      	movge	r4, r1
 8010562:	461f      	movge	r7, r3
 8010564:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8010568:	f8d7 9010 	ldr.w	r9, [r7, #16]
 801056c:	68a3      	ldr	r3, [r4, #8]
 801056e:	6861      	ldr	r1, [r4, #4]
 8010570:	eb0a 0609 	add.w	r6, sl, r9
 8010574:	42b3      	cmp	r3, r6
 8010576:	b085      	sub	sp, #20
 8010578:	bfb8      	it	lt
 801057a:	3101      	addlt	r1, #1
 801057c:	f7ff fe92 	bl	80102a4 <_Balloc>
 8010580:	b930      	cbnz	r0, 8010590 <__multiply+0x44>
 8010582:	4602      	mov	r2, r0
 8010584:	4b44      	ldr	r3, [pc, #272]	@ (8010698 <__multiply+0x14c>)
 8010586:	4845      	ldr	r0, [pc, #276]	@ (801069c <__multiply+0x150>)
 8010588:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801058c:	f000 ff04 	bl	8011398 <__assert_func>
 8010590:	f100 0514 	add.w	r5, r0, #20
 8010594:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8010598:	462b      	mov	r3, r5
 801059a:	2200      	movs	r2, #0
 801059c:	4543      	cmp	r3, r8
 801059e:	d321      	bcc.n	80105e4 <__multiply+0x98>
 80105a0:	f107 0114 	add.w	r1, r7, #20
 80105a4:	f104 0214 	add.w	r2, r4, #20
 80105a8:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80105ac:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80105b0:	9302      	str	r3, [sp, #8]
 80105b2:	1b13      	subs	r3, r2, r4
 80105b4:	3b15      	subs	r3, #21
 80105b6:	f023 0303 	bic.w	r3, r3, #3
 80105ba:	3304      	adds	r3, #4
 80105bc:	f104 0715 	add.w	r7, r4, #21
 80105c0:	42ba      	cmp	r2, r7
 80105c2:	bf38      	it	cc
 80105c4:	2304      	movcc	r3, #4
 80105c6:	9301      	str	r3, [sp, #4]
 80105c8:	9b02      	ldr	r3, [sp, #8]
 80105ca:	9103      	str	r1, [sp, #12]
 80105cc:	428b      	cmp	r3, r1
 80105ce:	d80c      	bhi.n	80105ea <__multiply+0x9e>
 80105d0:	2e00      	cmp	r6, #0
 80105d2:	dd03      	ble.n	80105dc <__multiply+0x90>
 80105d4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80105d8:	2b00      	cmp	r3, #0
 80105da:	d05b      	beq.n	8010694 <__multiply+0x148>
 80105dc:	6106      	str	r6, [r0, #16]
 80105de:	b005      	add	sp, #20
 80105e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80105e4:	f843 2b04 	str.w	r2, [r3], #4
 80105e8:	e7d8      	b.n	801059c <__multiply+0x50>
 80105ea:	f8b1 a000 	ldrh.w	sl, [r1]
 80105ee:	f1ba 0f00 	cmp.w	sl, #0
 80105f2:	d024      	beq.n	801063e <__multiply+0xf2>
 80105f4:	f104 0e14 	add.w	lr, r4, #20
 80105f8:	46a9      	mov	r9, r5
 80105fa:	f04f 0c00 	mov.w	ip, #0
 80105fe:	f85e 7b04 	ldr.w	r7, [lr], #4
 8010602:	f8d9 3000 	ldr.w	r3, [r9]
 8010606:	fa1f fb87 	uxth.w	fp, r7
 801060a:	b29b      	uxth	r3, r3
 801060c:	fb0a 330b 	mla	r3, sl, fp, r3
 8010610:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8010614:	f8d9 7000 	ldr.w	r7, [r9]
 8010618:	4463      	add	r3, ip
 801061a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801061e:	fb0a c70b 	mla	r7, sl, fp, ip
 8010622:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8010626:	b29b      	uxth	r3, r3
 8010628:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 801062c:	4572      	cmp	r2, lr
 801062e:	f849 3b04 	str.w	r3, [r9], #4
 8010632:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8010636:	d8e2      	bhi.n	80105fe <__multiply+0xb2>
 8010638:	9b01      	ldr	r3, [sp, #4]
 801063a:	f845 c003 	str.w	ip, [r5, r3]
 801063e:	9b03      	ldr	r3, [sp, #12]
 8010640:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8010644:	3104      	adds	r1, #4
 8010646:	f1b9 0f00 	cmp.w	r9, #0
 801064a:	d021      	beq.n	8010690 <__multiply+0x144>
 801064c:	682b      	ldr	r3, [r5, #0]
 801064e:	f104 0c14 	add.w	ip, r4, #20
 8010652:	46ae      	mov	lr, r5
 8010654:	f04f 0a00 	mov.w	sl, #0
 8010658:	f8bc b000 	ldrh.w	fp, [ip]
 801065c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8010660:	fb09 770b 	mla	r7, r9, fp, r7
 8010664:	4457      	add	r7, sl
 8010666:	b29b      	uxth	r3, r3
 8010668:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 801066c:	f84e 3b04 	str.w	r3, [lr], #4
 8010670:	f85c 3b04 	ldr.w	r3, [ip], #4
 8010674:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010678:	f8be 3000 	ldrh.w	r3, [lr]
 801067c:	fb09 330a 	mla	r3, r9, sl, r3
 8010680:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8010684:	4562      	cmp	r2, ip
 8010686:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801068a:	d8e5      	bhi.n	8010658 <__multiply+0x10c>
 801068c:	9f01      	ldr	r7, [sp, #4]
 801068e:	51eb      	str	r3, [r5, r7]
 8010690:	3504      	adds	r5, #4
 8010692:	e799      	b.n	80105c8 <__multiply+0x7c>
 8010694:	3e01      	subs	r6, #1
 8010696:	e79b      	b.n	80105d0 <__multiply+0x84>
 8010698:	08013bf9 	.word	0x08013bf9
 801069c:	08013c81 	.word	0x08013c81

080106a0 <__pow5mult>:
 80106a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80106a4:	4615      	mov	r5, r2
 80106a6:	f012 0203 	ands.w	r2, r2, #3
 80106aa:	4607      	mov	r7, r0
 80106ac:	460e      	mov	r6, r1
 80106ae:	d007      	beq.n	80106c0 <__pow5mult+0x20>
 80106b0:	4c25      	ldr	r4, [pc, #148]	@ (8010748 <__pow5mult+0xa8>)
 80106b2:	3a01      	subs	r2, #1
 80106b4:	2300      	movs	r3, #0
 80106b6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80106ba:	f7ff fe55 	bl	8010368 <__multadd>
 80106be:	4606      	mov	r6, r0
 80106c0:	10ad      	asrs	r5, r5, #2
 80106c2:	d03d      	beq.n	8010740 <__pow5mult+0xa0>
 80106c4:	69fc      	ldr	r4, [r7, #28]
 80106c6:	b97c      	cbnz	r4, 80106e8 <__pow5mult+0x48>
 80106c8:	2010      	movs	r0, #16
 80106ca:	f000 fe97 	bl	80113fc <malloc>
 80106ce:	4602      	mov	r2, r0
 80106d0:	61f8      	str	r0, [r7, #28]
 80106d2:	b928      	cbnz	r0, 80106e0 <__pow5mult+0x40>
 80106d4:	4b1d      	ldr	r3, [pc, #116]	@ (801074c <__pow5mult+0xac>)
 80106d6:	481e      	ldr	r0, [pc, #120]	@ (8010750 <__pow5mult+0xb0>)
 80106d8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80106dc:	f000 fe5c 	bl	8011398 <__assert_func>
 80106e0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80106e4:	6004      	str	r4, [r0, #0]
 80106e6:	60c4      	str	r4, [r0, #12]
 80106e8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80106ec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80106f0:	b94c      	cbnz	r4, 8010706 <__pow5mult+0x66>
 80106f2:	f240 2171 	movw	r1, #625	@ 0x271
 80106f6:	4638      	mov	r0, r7
 80106f8:	f7ff ff12 	bl	8010520 <__i2b>
 80106fc:	2300      	movs	r3, #0
 80106fe:	f8c8 0008 	str.w	r0, [r8, #8]
 8010702:	4604      	mov	r4, r0
 8010704:	6003      	str	r3, [r0, #0]
 8010706:	f04f 0900 	mov.w	r9, #0
 801070a:	07eb      	lsls	r3, r5, #31
 801070c:	d50a      	bpl.n	8010724 <__pow5mult+0x84>
 801070e:	4631      	mov	r1, r6
 8010710:	4622      	mov	r2, r4
 8010712:	4638      	mov	r0, r7
 8010714:	f7ff ff1a 	bl	801054c <__multiply>
 8010718:	4631      	mov	r1, r6
 801071a:	4680      	mov	r8, r0
 801071c:	4638      	mov	r0, r7
 801071e:	f7ff fe01 	bl	8010324 <_Bfree>
 8010722:	4646      	mov	r6, r8
 8010724:	106d      	asrs	r5, r5, #1
 8010726:	d00b      	beq.n	8010740 <__pow5mult+0xa0>
 8010728:	6820      	ldr	r0, [r4, #0]
 801072a:	b938      	cbnz	r0, 801073c <__pow5mult+0x9c>
 801072c:	4622      	mov	r2, r4
 801072e:	4621      	mov	r1, r4
 8010730:	4638      	mov	r0, r7
 8010732:	f7ff ff0b 	bl	801054c <__multiply>
 8010736:	6020      	str	r0, [r4, #0]
 8010738:	f8c0 9000 	str.w	r9, [r0]
 801073c:	4604      	mov	r4, r0
 801073e:	e7e4      	b.n	801070a <__pow5mult+0x6a>
 8010740:	4630      	mov	r0, r6
 8010742:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010746:	bf00      	nop
 8010748:	08013cdc 	.word	0x08013cdc
 801074c:	08013c6a 	.word	0x08013c6a
 8010750:	08013c81 	.word	0x08013c81

08010754 <__lshift>:
 8010754:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010758:	460c      	mov	r4, r1
 801075a:	6849      	ldr	r1, [r1, #4]
 801075c:	6923      	ldr	r3, [r4, #16]
 801075e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8010762:	68a3      	ldr	r3, [r4, #8]
 8010764:	4607      	mov	r7, r0
 8010766:	4691      	mov	r9, r2
 8010768:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801076c:	f108 0601 	add.w	r6, r8, #1
 8010770:	42b3      	cmp	r3, r6
 8010772:	db0b      	blt.n	801078c <__lshift+0x38>
 8010774:	4638      	mov	r0, r7
 8010776:	f7ff fd95 	bl	80102a4 <_Balloc>
 801077a:	4605      	mov	r5, r0
 801077c:	b948      	cbnz	r0, 8010792 <__lshift+0x3e>
 801077e:	4602      	mov	r2, r0
 8010780:	4b28      	ldr	r3, [pc, #160]	@ (8010824 <__lshift+0xd0>)
 8010782:	4829      	ldr	r0, [pc, #164]	@ (8010828 <__lshift+0xd4>)
 8010784:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8010788:	f000 fe06 	bl	8011398 <__assert_func>
 801078c:	3101      	adds	r1, #1
 801078e:	005b      	lsls	r3, r3, #1
 8010790:	e7ee      	b.n	8010770 <__lshift+0x1c>
 8010792:	2300      	movs	r3, #0
 8010794:	f100 0114 	add.w	r1, r0, #20
 8010798:	f100 0210 	add.w	r2, r0, #16
 801079c:	4618      	mov	r0, r3
 801079e:	4553      	cmp	r3, sl
 80107a0:	db33      	blt.n	801080a <__lshift+0xb6>
 80107a2:	6920      	ldr	r0, [r4, #16]
 80107a4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80107a8:	f104 0314 	add.w	r3, r4, #20
 80107ac:	f019 091f 	ands.w	r9, r9, #31
 80107b0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80107b4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80107b8:	d02b      	beq.n	8010812 <__lshift+0xbe>
 80107ba:	f1c9 0e20 	rsb	lr, r9, #32
 80107be:	468a      	mov	sl, r1
 80107c0:	2200      	movs	r2, #0
 80107c2:	6818      	ldr	r0, [r3, #0]
 80107c4:	fa00 f009 	lsl.w	r0, r0, r9
 80107c8:	4310      	orrs	r0, r2
 80107ca:	f84a 0b04 	str.w	r0, [sl], #4
 80107ce:	f853 2b04 	ldr.w	r2, [r3], #4
 80107d2:	459c      	cmp	ip, r3
 80107d4:	fa22 f20e 	lsr.w	r2, r2, lr
 80107d8:	d8f3      	bhi.n	80107c2 <__lshift+0x6e>
 80107da:	ebac 0304 	sub.w	r3, ip, r4
 80107de:	3b15      	subs	r3, #21
 80107e0:	f023 0303 	bic.w	r3, r3, #3
 80107e4:	3304      	adds	r3, #4
 80107e6:	f104 0015 	add.w	r0, r4, #21
 80107ea:	4584      	cmp	ip, r0
 80107ec:	bf38      	it	cc
 80107ee:	2304      	movcc	r3, #4
 80107f0:	50ca      	str	r2, [r1, r3]
 80107f2:	b10a      	cbz	r2, 80107f8 <__lshift+0xa4>
 80107f4:	f108 0602 	add.w	r6, r8, #2
 80107f8:	3e01      	subs	r6, #1
 80107fa:	4638      	mov	r0, r7
 80107fc:	612e      	str	r6, [r5, #16]
 80107fe:	4621      	mov	r1, r4
 8010800:	f7ff fd90 	bl	8010324 <_Bfree>
 8010804:	4628      	mov	r0, r5
 8010806:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801080a:	f842 0f04 	str.w	r0, [r2, #4]!
 801080e:	3301      	adds	r3, #1
 8010810:	e7c5      	b.n	801079e <__lshift+0x4a>
 8010812:	3904      	subs	r1, #4
 8010814:	f853 2b04 	ldr.w	r2, [r3], #4
 8010818:	f841 2f04 	str.w	r2, [r1, #4]!
 801081c:	459c      	cmp	ip, r3
 801081e:	d8f9      	bhi.n	8010814 <__lshift+0xc0>
 8010820:	e7ea      	b.n	80107f8 <__lshift+0xa4>
 8010822:	bf00      	nop
 8010824:	08013bf9 	.word	0x08013bf9
 8010828:	08013c81 	.word	0x08013c81

0801082c <__mcmp>:
 801082c:	690a      	ldr	r2, [r1, #16]
 801082e:	4603      	mov	r3, r0
 8010830:	6900      	ldr	r0, [r0, #16]
 8010832:	1a80      	subs	r0, r0, r2
 8010834:	b530      	push	{r4, r5, lr}
 8010836:	d10e      	bne.n	8010856 <__mcmp+0x2a>
 8010838:	3314      	adds	r3, #20
 801083a:	3114      	adds	r1, #20
 801083c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8010840:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8010844:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8010848:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801084c:	4295      	cmp	r5, r2
 801084e:	d003      	beq.n	8010858 <__mcmp+0x2c>
 8010850:	d205      	bcs.n	801085e <__mcmp+0x32>
 8010852:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010856:	bd30      	pop	{r4, r5, pc}
 8010858:	42a3      	cmp	r3, r4
 801085a:	d3f3      	bcc.n	8010844 <__mcmp+0x18>
 801085c:	e7fb      	b.n	8010856 <__mcmp+0x2a>
 801085e:	2001      	movs	r0, #1
 8010860:	e7f9      	b.n	8010856 <__mcmp+0x2a>
	...

08010864 <__mdiff>:
 8010864:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010868:	4689      	mov	r9, r1
 801086a:	4606      	mov	r6, r0
 801086c:	4611      	mov	r1, r2
 801086e:	4648      	mov	r0, r9
 8010870:	4614      	mov	r4, r2
 8010872:	f7ff ffdb 	bl	801082c <__mcmp>
 8010876:	1e05      	subs	r5, r0, #0
 8010878:	d112      	bne.n	80108a0 <__mdiff+0x3c>
 801087a:	4629      	mov	r1, r5
 801087c:	4630      	mov	r0, r6
 801087e:	f7ff fd11 	bl	80102a4 <_Balloc>
 8010882:	4602      	mov	r2, r0
 8010884:	b928      	cbnz	r0, 8010892 <__mdiff+0x2e>
 8010886:	4b3f      	ldr	r3, [pc, #252]	@ (8010984 <__mdiff+0x120>)
 8010888:	f240 2137 	movw	r1, #567	@ 0x237
 801088c:	483e      	ldr	r0, [pc, #248]	@ (8010988 <__mdiff+0x124>)
 801088e:	f000 fd83 	bl	8011398 <__assert_func>
 8010892:	2301      	movs	r3, #1
 8010894:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8010898:	4610      	mov	r0, r2
 801089a:	b003      	add	sp, #12
 801089c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80108a0:	bfbc      	itt	lt
 80108a2:	464b      	movlt	r3, r9
 80108a4:	46a1      	movlt	r9, r4
 80108a6:	4630      	mov	r0, r6
 80108a8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80108ac:	bfba      	itte	lt
 80108ae:	461c      	movlt	r4, r3
 80108b0:	2501      	movlt	r5, #1
 80108b2:	2500      	movge	r5, #0
 80108b4:	f7ff fcf6 	bl	80102a4 <_Balloc>
 80108b8:	4602      	mov	r2, r0
 80108ba:	b918      	cbnz	r0, 80108c4 <__mdiff+0x60>
 80108bc:	4b31      	ldr	r3, [pc, #196]	@ (8010984 <__mdiff+0x120>)
 80108be:	f240 2145 	movw	r1, #581	@ 0x245
 80108c2:	e7e3      	b.n	801088c <__mdiff+0x28>
 80108c4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80108c8:	6926      	ldr	r6, [r4, #16]
 80108ca:	60c5      	str	r5, [r0, #12]
 80108cc:	f109 0310 	add.w	r3, r9, #16
 80108d0:	f109 0514 	add.w	r5, r9, #20
 80108d4:	f104 0e14 	add.w	lr, r4, #20
 80108d8:	f100 0b14 	add.w	fp, r0, #20
 80108dc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80108e0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80108e4:	9301      	str	r3, [sp, #4]
 80108e6:	46d9      	mov	r9, fp
 80108e8:	f04f 0c00 	mov.w	ip, #0
 80108ec:	9b01      	ldr	r3, [sp, #4]
 80108ee:	f85e 0b04 	ldr.w	r0, [lr], #4
 80108f2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80108f6:	9301      	str	r3, [sp, #4]
 80108f8:	fa1f f38a 	uxth.w	r3, sl
 80108fc:	4619      	mov	r1, r3
 80108fe:	b283      	uxth	r3, r0
 8010900:	1acb      	subs	r3, r1, r3
 8010902:	0c00      	lsrs	r0, r0, #16
 8010904:	4463      	add	r3, ip
 8010906:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801090a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801090e:	b29b      	uxth	r3, r3
 8010910:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8010914:	4576      	cmp	r6, lr
 8010916:	f849 3b04 	str.w	r3, [r9], #4
 801091a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801091e:	d8e5      	bhi.n	80108ec <__mdiff+0x88>
 8010920:	1b33      	subs	r3, r6, r4
 8010922:	3b15      	subs	r3, #21
 8010924:	f023 0303 	bic.w	r3, r3, #3
 8010928:	3415      	adds	r4, #21
 801092a:	3304      	adds	r3, #4
 801092c:	42a6      	cmp	r6, r4
 801092e:	bf38      	it	cc
 8010930:	2304      	movcc	r3, #4
 8010932:	441d      	add	r5, r3
 8010934:	445b      	add	r3, fp
 8010936:	461e      	mov	r6, r3
 8010938:	462c      	mov	r4, r5
 801093a:	4544      	cmp	r4, r8
 801093c:	d30e      	bcc.n	801095c <__mdiff+0xf8>
 801093e:	f108 0103 	add.w	r1, r8, #3
 8010942:	1b49      	subs	r1, r1, r5
 8010944:	f021 0103 	bic.w	r1, r1, #3
 8010948:	3d03      	subs	r5, #3
 801094a:	45a8      	cmp	r8, r5
 801094c:	bf38      	it	cc
 801094e:	2100      	movcc	r1, #0
 8010950:	440b      	add	r3, r1
 8010952:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8010956:	b191      	cbz	r1, 801097e <__mdiff+0x11a>
 8010958:	6117      	str	r7, [r2, #16]
 801095a:	e79d      	b.n	8010898 <__mdiff+0x34>
 801095c:	f854 1b04 	ldr.w	r1, [r4], #4
 8010960:	46e6      	mov	lr, ip
 8010962:	0c08      	lsrs	r0, r1, #16
 8010964:	fa1c fc81 	uxtah	ip, ip, r1
 8010968:	4471      	add	r1, lr
 801096a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801096e:	b289      	uxth	r1, r1
 8010970:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8010974:	f846 1b04 	str.w	r1, [r6], #4
 8010978:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801097c:	e7dd      	b.n	801093a <__mdiff+0xd6>
 801097e:	3f01      	subs	r7, #1
 8010980:	e7e7      	b.n	8010952 <__mdiff+0xee>
 8010982:	bf00      	nop
 8010984:	08013bf9 	.word	0x08013bf9
 8010988:	08013c81 	.word	0x08013c81

0801098c <__ulp>:
 801098c:	b082      	sub	sp, #8
 801098e:	ed8d 0b00 	vstr	d0, [sp]
 8010992:	9a01      	ldr	r2, [sp, #4]
 8010994:	4b0f      	ldr	r3, [pc, #60]	@ (80109d4 <__ulp+0x48>)
 8010996:	4013      	ands	r3, r2
 8010998:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 801099c:	2b00      	cmp	r3, #0
 801099e:	dc08      	bgt.n	80109b2 <__ulp+0x26>
 80109a0:	425b      	negs	r3, r3
 80109a2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80109a6:	ea4f 5223 	mov.w	r2, r3, asr #20
 80109aa:	da04      	bge.n	80109b6 <__ulp+0x2a>
 80109ac:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80109b0:	4113      	asrs	r3, r2
 80109b2:	2200      	movs	r2, #0
 80109b4:	e008      	b.n	80109c8 <__ulp+0x3c>
 80109b6:	f1a2 0314 	sub.w	r3, r2, #20
 80109ba:	2b1e      	cmp	r3, #30
 80109bc:	bfda      	itte	le
 80109be:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80109c2:	40da      	lsrle	r2, r3
 80109c4:	2201      	movgt	r2, #1
 80109c6:	2300      	movs	r3, #0
 80109c8:	4619      	mov	r1, r3
 80109ca:	4610      	mov	r0, r2
 80109cc:	ec41 0b10 	vmov	d0, r0, r1
 80109d0:	b002      	add	sp, #8
 80109d2:	4770      	bx	lr
 80109d4:	7ff00000 	.word	0x7ff00000

080109d8 <__b2d>:
 80109d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80109dc:	6906      	ldr	r6, [r0, #16]
 80109de:	f100 0814 	add.w	r8, r0, #20
 80109e2:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80109e6:	1f37      	subs	r7, r6, #4
 80109e8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80109ec:	4610      	mov	r0, r2
 80109ee:	f7ff fd4b 	bl	8010488 <__hi0bits>
 80109f2:	f1c0 0320 	rsb	r3, r0, #32
 80109f6:	280a      	cmp	r0, #10
 80109f8:	600b      	str	r3, [r1, #0]
 80109fa:	491b      	ldr	r1, [pc, #108]	@ (8010a68 <__b2d+0x90>)
 80109fc:	dc15      	bgt.n	8010a2a <__b2d+0x52>
 80109fe:	f1c0 0c0b 	rsb	ip, r0, #11
 8010a02:	fa22 f30c 	lsr.w	r3, r2, ip
 8010a06:	45b8      	cmp	r8, r7
 8010a08:	ea43 0501 	orr.w	r5, r3, r1
 8010a0c:	bf34      	ite	cc
 8010a0e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8010a12:	2300      	movcs	r3, #0
 8010a14:	3015      	adds	r0, #21
 8010a16:	fa02 f000 	lsl.w	r0, r2, r0
 8010a1a:	fa23 f30c 	lsr.w	r3, r3, ip
 8010a1e:	4303      	orrs	r3, r0
 8010a20:	461c      	mov	r4, r3
 8010a22:	ec45 4b10 	vmov	d0, r4, r5
 8010a26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010a2a:	45b8      	cmp	r8, r7
 8010a2c:	bf3a      	itte	cc
 8010a2e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8010a32:	f1a6 0708 	subcc.w	r7, r6, #8
 8010a36:	2300      	movcs	r3, #0
 8010a38:	380b      	subs	r0, #11
 8010a3a:	d012      	beq.n	8010a62 <__b2d+0x8a>
 8010a3c:	f1c0 0120 	rsb	r1, r0, #32
 8010a40:	fa23 f401 	lsr.w	r4, r3, r1
 8010a44:	4082      	lsls	r2, r0
 8010a46:	4322      	orrs	r2, r4
 8010a48:	4547      	cmp	r7, r8
 8010a4a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8010a4e:	bf8c      	ite	hi
 8010a50:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8010a54:	2200      	movls	r2, #0
 8010a56:	4083      	lsls	r3, r0
 8010a58:	40ca      	lsrs	r2, r1
 8010a5a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8010a5e:	4313      	orrs	r3, r2
 8010a60:	e7de      	b.n	8010a20 <__b2d+0x48>
 8010a62:	ea42 0501 	orr.w	r5, r2, r1
 8010a66:	e7db      	b.n	8010a20 <__b2d+0x48>
 8010a68:	3ff00000 	.word	0x3ff00000

08010a6c <__d2b>:
 8010a6c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8010a70:	460f      	mov	r7, r1
 8010a72:	2101      	movs	r1, #1
 8010a74:	ec59 8b10 	vmov	r8, r9, d0
 8010a78:	4616      	mov	r6, r2
 8010a7a:	f7ff fc13 	bl	80102a4 <_Balloc>
 8010a7e:	4604      	mov	r4, r0
 8010a80:	b930      	cbnz	r0, 8010a90 <__d2b+0x24>
 8010a82:	4602      	mov	r2, r0
 8010a84:	4b23      	ldr	r3, [pc, #140]	@ (8010b14 <__d2b+0xa8>)
 8010a86:	4824      	ldr	r0, [pc, #144]	@ (8010b18 <__d2b+0xac>)
 8010a88:	f240 310f 	movw	r1, #783	@ 0x30f
 8010a8c:	f000 fc84 	bl	8011398 <__assert_func>
 8010a90:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8010a94:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8010a98:	b10d      	cbz	r5, 8010a9e <__d2b+0x32>
 8010a9a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8010a9e:	9301      	str	r3, [sp, #4]
 8010aa0:	f1b8 0300 	subs.w	r3, r8, #0
 8010aa4:	d023      	beq.n	8010aee <__d2b+0x82>
 8010aa6:	4668      	mov	r0, sp
 8010aa8:	9300      	str	r3, [sp, #0]
 8010aaa:	f7ff fd0c 	bl	80104c6 <__lo0bits>
 8010aae:	e9dd 1200 	ldrd	r1, r2, [sp]
 8010ab2:	b1d0      	cbz	r0, 8010aea <__d2b+0x7e>
 8010ab4:	f1c0 0320 	rsb	r3, r0, #32
 8010ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8010abc:	430b      	orrs	r3, r1
 8010abe:	40c2      	lsrs	r2, r0
 8010ac0:	6163      	str	r3, [r4, #20]
 8010ac2:	9201      	str	r2, [sp, #4]
 8010ac4:	9b01      	ldr	r3, [sp, #4]
 8010ac6:	61a3      	str	r3, [r4, #24]
 8010ac8:	2b00      	cmp	r3, #0
 8010aca:	bf0c      	ite	eq
 8010acc:	2201      	moveq	r2, #1
 8010ace:	2202      	movne	r2, #2
 8010ad0:	6122      	str	r2, [r4, #16]
 8010ad2:	b1a5      	cbz	r5, 8010afe <__d2b+0x92>
 8010ad4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8010ad8:	4405      	add	r5, r0
 8010ada:	603d      	str	r5, [r7, #0]
 8010adc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8010ae0:	6030      	str	r0, [r6, #0]
 8010ae2:	4620      	mov	r0, r4
 8010ae4:	b003      	add	sp, #12
 8010ae6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010aea:	6161      	str	r1, [r4, #20]
 8010aec:	e7ea      	b.n	8010ac4 <__d2b+0x58>
 8010aee:	a801      	add	r0, sp, #4
 8010af0:	f7ff fce9 	bl	80104c6 <__lo0bits>
 8010af4:	9b01      	ldr	r3, [sp, #4]
 8010af6:	6163      	str	r3, [r4, #20]
 8010af8:	3020      	adds	r0, #32
 8010afa:	2201      	movs	r2, #1
 8010afc:	e7e8      	b.n	8010ad0 <__d2b+0x64>
 8010afe:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8010b02:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8010b06:	6038      	str	r0, [r7, #0]
 8010b08:	6918      	ldr	r0, [r3, #16]
 8010b0a:	f7ff fcbd 	bl	8010488 <__hi0bits>
 8010b0e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8010b12:	e7e5      	b.n	8010ae0 <__d2b+0x74>
 8010b14:	08013bf9 	.word	0x08013bf9
 8010b18:	08013c81 	.word	0x08013c81

08010b1c <__ratio>:
 8010b1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b20:	b085      	sub	sp, #20
 8010b22:	e9cd 1000 	strd	r1, r0, [sp]
 8010b26:	a902      	add	r1, sp, #8
 8010b28:	f7ff ff56 	bl	80109d8 <__b2d>
 8010b2c:	9800      	ldr	r0, [sp, #0]
 8010b2e:	a903      	add	r1, sp, #12
 8010b30:	ec55 4b10 	vmov	r4, r5, d0
 8010b34:	f7ff ff50 	bl	80109d8 <__b2d>
 8010b38:	9b01      	ldr	r3, [sp, #4]
 8010b3a:	6919      	ldr	r1, [r3, #16]
 8010b3c:	9b00      	ldr	r3, [sp, #0]
 8010b3e:	691b      	ldr	r3, [r3, #16]
 8010b40:	1ac9      	subs	r1, r1, r3
 8010b42:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8010b46:	1a9b      	subs	r3, r3, r2
 8010b48:	ec5b ab10 	vmov	sl, fp, d0
 8010b4c:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8010b50:	2b00      	cmp	r3, #0
 8010b52:	bfce      	itee	gt
 8010b54:	462a      	movgt	r2, r5
 8010b56:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8010b5a:	465a      	movle	r2, fp
 8010b5c:	462f      	mov	r7, r5
 8010b5e:	46d9      	mov	r9, fp
 8010b60:	bfcc      	ite	gt
 8010b62:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8010b66:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8010b6a:	464b      	mov	r3, r9
 8010b6c:	4652      	mov	r2, sl
 8010b6e:	4620      	mov	r0, r4
 8010b70:	4639      	mov	r1, r7
 8010b72:	f7ef fec3 	bl	80008fc <__aeabi_ddiv>
 8010b76:	ec41 0b10 	vmov	d0, r0, r1
 8010b7a:	b005      	add	sp, #20
 8010b7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08010b80 <__copybits>:
 8010b80:	3901      	subs	r1, #1
 8010b82:	b570      	push	{r4, r5, r6, lr}
 8010b84:	1149      	asrs	r1, r1, #5
 8010b86:	6914      	ldr	r4, [r2, #16]
 8010b88:	3101      	adds	r1, #1
 8010b8a:	f102 0314 	add.w	r3, r2, #20
 8010b8e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8010b92:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8010b96:	1f05      	subs	r5, r0, #4
 8010b98:	42a3      	cmp	r3, r4
 8010b9a:	d30c      	bcc.n	8010bb6 <__copybits+0x36>
 8010b9c:	1aa3      	subs	r3, r4, r2
 8010b9e:	3b11      	subs	r3, #17
 8010ba0:	f023 0303 	bic.w	r3, r3, #3
 8010ba4:	3211      	adds	r2, #17
 8010ba6:	42a2      	cmp	r2, r4
 8010ba8:	bf88      	it	hi
 8010baa:	2300      	movhi	r3, #0
 8010bac:	4418      	add	r0, r3
 8010bae:	2300      	movs	r3, #0
 8010bb0:	4288      	cmp	r0, r1
 8010bb2:	d305      	bcc.n	8010bc0 <__copybits+0x40>
 8010bb4:	bd70      	pop	{r4, r5, r6, pc}
 8010bb6:	f853 6b04 	ldr.w	r6, [r3], #4
 8010bba:	f845 6f04 	str.w	r6, [r5, #4]!
 8010bbe:	e7eb      	b.n	8010b98 <__copybits+0x18>
 8010bc0:	f840 3b04 	str.w	r3, [r0], #4
 8010bc4:	e7f4      	b.n	8010bb0 <__copybits+0x30>

08010bc6 <__any_on>:
 8010bc6:	f100 0214 	add.w	r2, r0, #20
 8010bca:	6900      	ldr	r0, [r0, #16]
 8010bcc:	114b      	asrs	r3, r1, #5
 8010bce:	4298      	cmp	r0, r3
 8010bd0:	b510      	push	{r4, lr}
 8010bd2:	db11      	blt.n	8010bf8 <__any_on+0x32>
 8010bd4:	dd0a      	ble.n	8010bec <__any_on+0x26>
 8010bd6:	f011 011f 	ands.w	r1, r1, #31
 8010bda:	d007      	beq.n	8010bec <__any_on+0x26>
 8010bdc:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8010be0:	fa24 f001 	lsr.w	r0, r4, r1
 8010be4:	fa00 f101 	lsl.w	r1, r0, r1
 8010be8:	428c      	cmp	r4, r1
 8010bea:	d10b      	bne.n	8010c04 <__any_on+0x3e>
 8010bec:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8010bf0:	4293      	cmp	r3, r2
 8010bf2:	d803      	bhi.n	8010bfc <__any_on+0x36>
 8010bf4:	2000      	movs	r0, #0
 8010bf6:	bd10      	pop	{r4, pc}
 8010bf8:	4603      	mov	r3, r0
 8010bfa:	e7f7      	b.n	8010bec <__any_on+0x26>
 8010bfc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8010c00:	2900      	cmp	r1, #0
 8010c02:	d0f5      	beq.n	8010bf0 <__any_on+0x2a>
 8010c04:	2001      	movs	r0, #1
 8010c06:	e7f6      	b.n	8010bf6 <__any_on+0x30>

08010c08 <__ascii_wctomb>:
 8010c08:	4603      	mov	r3, r0
 8010c0a:	4608      	mov	r0, r1
 8010c0c:	b141      	cbz	r1, 8010c20 <__ascii_wctomb+0x18>
 8010c0e:	2aff      	cmp	r2, #255	@ 0xff
 8010c10:	d904      	bls.n	8010c1c <__ascii_wctomb+0x14>
 8010c12:	228a      	movs	r2, #138	@ 0x8a
 8010c14:	601a      	str	r2, [r3, #0]
 8010c16:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010c1a:	4770      	bx	lr
 8010c1c:	700a      	strb	r2, [r1, #0]
 8010c1e:	2001      	movs	r0, #1
 8010c20:	4770      	bx	lr

08010c22 <__ssputs_r>:
 8010c22:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010c26:	688e      	ldr	r6, [r1, #8]
 8010c28:	461f      	mov	r7, r3
 8010c2a:	42be      	cmp	r6, r7
 8010c2c:	680b      	ldr	r3, [r1, #0]
 8010c2e:	4682      	mov	sl, r0
 8010c30:	460c      	mov	r4, r1
 8010c32:	4690      	mov	r8, r2
 8010c34:	d82d      	bhi.n	8010c92 <__ssputs_r+0x70>
 8010c36:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010c3a:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8010c3e:	d026      	beq.n	8010c8e <__ssputs_r+0x6c>
 8010c40:	6965      	ldr	r5, [r4, #20]
 8010c42:	6909      	ldr	r1, [r1, #16]
 8010c44:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010c48:	eba3 0901 	sub.w	r9, r3, r1
 8010c4c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8010c50:	1c7b      	adds	r3, r7, #1
 8010c52:	444b      	add	r3, r9
 8010c54:	106d      	asrs	r5, r5, #1
 8010c56:	429d      	cmp	r5, r3
 8010c58:	bf38      	it	cc
 8010c5a:	461d      	movcc	r5, r3
 8010c5c:	0553      	lsls	r3, r2, #21
 8010c5e:	d527      	bpl.n	8010cb0 <__ssputs_r+0x8e>
 8010c60:	4629      	mov	r1, r5
 8010c62:	f7ff fa81 	bl	8010168 <_malloc_r>
 8010c66:	4606      	mov	r6, r0
 8010c68:	b360      	cbz	r0, 8010cc4 <__ssputs_r+0xa2>
 8010c6a:	6921      	ldr	r1, [r4, #16]
 8010c6c:	464a      	mov	r2, r9
 8010c6e:	f7fe feb8 	bl	800f9e2 <memcpy>
 8010c72:	89a3      	ldrh	r3, [r4, #12]
 8010c74:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8010c78:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010c7c:	81a3      	strh	r3, [r4, #12]
 8010c7e:	6126      	str	r6, [r4, #16]
 8010c80:	6165      	str	r5, [r4, #20]
 8010c82:	444e      	add	r6, r9
 8010c84:	eba5 0509 	sub.w	r5, r5, r9
 8010c88:	6026      	str	r6, [r4, #0]
 8010c8a:	60a5      	str	r5, [r4, #8]
 8010c8c:	463e      	mov	r6, r7
 8010c8e:	42be      	cmp	r6, r7
 8010c90:	d900      	bls.n	8010c94 <__ssputs_r+0x72>
 8010c92:	463e      	mov	r6, r7
 8010c94:	6820      	ldr	r0, [r4, #0]
 8010c96:	4632      	mov	r2, r6
 8010c98:	4641      	mov	r1, r8
 8010c9a:	f000 fb53 	bl	8011344 <memmove>
 8010c9e:	68a3      	ldr	r3, [r4, #8]
 8010ca0:	1b9b      	subs	r3, r3, r6
 8010ca2:	60a3      	str	r3, [r4, #8]
 8010ca4:	6823      	ldr	r3, [r4, #0]
 8010ca6:	4433      	add	r3, r6
 8010ca8:	6023      	str	r3, [r4, #0]
 8010caa:	2000      	movs	r0, #0
 8010cac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010cb0:	462a      	mov	r2, r5
 8010cb2:	f000 fbab 	bl	801140c <_realloc_r>
 8010cb6:	4606      	mov	r6, r0
 8010cb8:	2800      	cmp	r0, #0
 8010cba:	d1e0      	bne.n	8010c7e <__ssputs_r+0x5c>
 8010cbc:	6921      	ldr	r1, [r4, #16]
 8010cbe:	4650      	mov	r0, sl
 8010cc0:	f7fe feac 	bl	800fa1c <_free_r>
 8010cc4:	230c      	movs	r3, #12
 8010cc6:	f8ca 3000 	str.w	r3, [sl]
 8010cca:	89a3      	ldrh	r3, [r4, #12]
 8010ccc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010cd0:	81a3      	strh	r3, [r4, #12]
 8010cd2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010cd6:	e7e9      	b.n	8010cac <__ssputs_r+0x8a>

08010cd8 <_svfiprintf_r>:
 8010cd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010cdc:	4698      	mov	r8, r3
 8010cde:	898b      	ldrh	r3, [r1, #12]
 8010ce0:	061b      	lsls	r3, r3, #24
 8010ce2:	b09d      	sub	sp, #116	@ 0x74
 8010ce4:	4607      	mov	r7, r0
 8010ce6:	460d      	mov	r5, r1
 8010ce8:	4614      	mov	r4, r2
 8010cea:	d510      	bpl.n	8010d0e <_svfiprintf_r+0x36>
 8010cec:	690b      	ldr	r3, [r1, #16]
 8010cee:	b973      	cbnz	r3, 8010d0e <_svfiprintf_r+0x36>
 8010cf0:	2140      	movs	r1, #64	@ 0x40
 8010cf2:	f7ff fa39 	bl	8010168 <_malloc_r>
 8010cf6:	6028      	str	r0, [r5, #0]
 8010cf8:	6128      	str	r0, [r5, #16]
 8010cfa:	b930      	cbnz	r0, 8010d0a <_svfiprintf_r+0x32>
 8010cfc:	230c      	movs	r3, #12
 8010cfe:	603b      	str	r3, [r7, #0]
 8010d00:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010d04:	b01d      	add	sp, #116	@ 0x74
 8010d06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010d0a:	2340      	movs	r3, #64	@ 0x40
 8010d0c:	616b      	str	r3, [r5, #20]
 8010d0e:	2300      	movs	r3, #0
 8010d10:	9309      	str	r3, [sp, #36]	@ 0x24
 8010d12:	2320      	movs	r3, #32
 8010d14:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010d18:	f8cd 800c 	str.w	r8, [sp, #12]
 8010d1c:	2330      	movs	r3, #48	@ 0x30
 8010d1e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8010ebc <_svfiprintf_r+0x1e4>
 8010d22:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010d26:	f04f 0901 	mov.w	r9, #1
 8010d2a:	4623      	mov	r3, r4
 8010d2c:	469a      	mov	sl, r3
 8010d2e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010d32:	b10a      	cbz	r2, 8010d38 <_svfiprintf_r+0x60>
 8010d34:	2a25      	cmp	r2, #37	@ 0x25
 8010d36:	d1f9      	bne.n	8010d2c <_svfiprintf_r+0x54>
 8010d38:	ebba 0b04 	subs.w	fp, sl, r4
 8010d3c:	d00b      	beq.n	8010d56 <_svfiprintf_r+0x7e>
 8010d3e:	465b      	mov	r3, fp
 8010d40:	4622      	mov	r2, r4
 8010d42:	4629      	mov	r1, r5
 8010d44:	4638      	mov	r0, r7
 8010d46:	f7ff ff6c 	bl	8010c22 <__ssputs_r>
 8010d4a:	3001      	adds	r0, #1
 8010d4c:	f000 80a7 	beq.w	8010e9e <_svfiprintf_r+0x1c6>
 8010d50:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010d52:	445a      	add	r2, fp
 8010d54:	9209      	str	r2, [sp, #36]	@ 0x24
 8010d56:	f89a 3000 	ldrb.w	r3, [sl]
 8010d5a:	2b00      	cmp	r3, #0
 8010d5c:	f000 809f 	beq.w	8010e9e <_svfiprintf_r+0x1c6>
 8010d60:	2300      	movs	r3, #0
 8010d62:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8010d66:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010d6a:	f10a 0a01 	add.w	sl, sl, #1
 8010d6e:	9304      	str	r3, [sp, #16]
 8010d70:	9307      	str	r3, [sp, #28]
 8010d72:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010d76:	931a      	str	r3, [sp, #104]	@ 0x68
 8010d78:	4654      	mov	r4, sl
 8010d7a:	2205      	movs	r2, #5
 8010d7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010d80:	484e      	ldr	r0, [pc, #312]	@ (8010ebc <_svfiprintf_r+0x1e4>)
 8010d82:	f7ef fa85 	bl	8000290 <memchr>
 8010d86:	9a04      	ldr	r2, [sp, #16]
 8010d88:	b9d8      	cbnz	r0, 8010dc2 <_svfiprintf_r+0xea>
 8010d8a:	06d0      	lsls	r0, r2, #27
 8010d8c:	bf44      	itt	mi
 8010d8e:	2320      	movmi	r3, #32
 8010d90:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010d94:	0711      	lsls	r1, r2, #28
 8010d96:	bf44      	itt	mi
 8010d98:	232b      	movmi	r3, #43	@ 0x2b
 8010d9a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010d9e:	f89a 3000 	ldrb.w	r3, [sl]
 8010da2:	2b2a      	cmp	r3, #42	@ 0x2a
 8010da4:	d015      	beq.n	8010dd2 <_svfiprintf_r+0xfa>
 8010da6:	9a07      	ldr	r2, [sp, #28]
 8010da8:	4654      	mov	r4, sl
 8010daa:	2000      	movs	r0, #0
 8010dac:	f04f 0c0a 	mov.w	ip, #10
 8010db0:	4621      	mov	r1, r4
 8010db2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010db6:	3b30      	subs	r3, #48	@ 0x30
 8010db8:	2b09      	cmp	r3, #9
 8010dba:	d94b      	bls.n	8010e54 <_svfiprintf_r+0x17c>
 8010dbc:	b1b0      	cbz	r0, 8010dec <_svfiprintf_r+0x114>
 8010dbe:	9207      	str	r2, [sp, #28]
 8010dc0:	e014      	b.n	8010dec <_svfiprintf_r+0x114>
 8010dc2:	eba0 0308 	sub.w	r3, r0, r8
 8010dc6:	fa09 f303 	lsl.w	r3, r9, r3
 8010dca:	4313      	orrs	r3, r2
 8010dcc:	9304      	str	r3, [sp, #16]
 8010dce:	46a2      	mov	sl, r4
 8010dd0:	e7d2      	b.n	8010d78 <_svfiprintf_r+0xa0>
 8010dd2:	9b03      	ldr	r3, [sp, #12]
 8010dd4:	1d19      	adds	r1, r3, #4
 8010dd6:	681b      	ldr	r3, [r3, #0]
 8010dd8:	9103      	str	r1, [sp, #12]
 8010dda:	2b00      	cmp	r3, #0
 8010ddc:	bfbb      	ittet	lt
 8010dde:	425b      	neglt	r3, r3
 8010de0:	f042 0202 	orrlt.w	r2, r2, #2
 8010de4:	9307      	strge	r3, [sp, #28]
 8010de6:	9307      	strlt	r3, [sp, #28]
 8010de8:	bfb8      	it	lt
 8010dea:	9204      	strlt	r2, [sp, #16]
 8010dec:	7823      	ldrb	r3, [r4, #0]
 8010dee:	2b2e      	cmp	r3, #46	@ 0x2e
 8010df0:	d10a      	bne.n	8010e08 <_svfiprintf_r+0x130>
 8010df2:	7863      	ldrb	r3, [r4, #1]
 8010df4:	2b2a      	cmp	r3, #42	@ 0x2a
 8010df6:	d132      	bne.n	8010e5e <_svfiprintf_r+0x186>
 8010df8:	9b03      	ldr	r3, [sp, #12]
 8010dfa:	1d1a      	adds	r2, r3, #4
 8010dfc:	681b      	ldr	r3, [r3, #0]
 8010dfe:	9203      	str	r2, [sp, #12]
 8010e00:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010e04:	3402      	adds	r4, #2
 8010e06:	9305      	str	r3, [sp, #20]
 8010e08:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8010ecc <_svfiprintf_r+0x1f4>
 8010e0c:	7821      	ldrb	r1, [r4, #0]
 8010e0e:	2203      	movs	r2, #3
 8010e10:	4650      	mov	r0, sl
 8010e12:	f7ef fa3d 	bl	8000290 <memchr>
 8010e16:	b138      	cbz	r0, 8010e28 <_svfiprintf_r+0x150>
 8010e18:	9b04      	ldr	r3, [sp, #16]
 8010e1a:	eba0 000a 	sub.w	r0, r0, sl
 8010e1e:	2240      	movs	r2, #64	@ 0x40
 8010e20:	4082      	lsls	r2, r0
 8010e22:	4313      	orrs	r3, r2
 8010e24:	3401      	adds	r4, #1
 8010e26:	9304      	str	r3, [sp, #16]
 8010e28:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010e2c:	4824      	ldr	r0, [pc, #144]	@ (8010ec0 <_svfiprintf_r+0x1e8>)
 8010e2e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010e32:	2206      	movs	r2, #6
 8010e34:	f7ef fa2c 	bl	8000290 <memchr>
 8010e38:	2800      	cmp	r0, #0
 8010e3a:	d036      	beq.n	8010eaa <_svfiprintf_r+0x1d2>
 8010e3c:	4b21      	ldr	r3, [pc, #132]	@ (8010ec4 <_svfiprintf_r+0x1ec>)
 8010e3e:	bb1b      	cbnz	r3, 8010e88 <_svfiprintf_r+0x1b0>
 8010e40:	9b03      	ldr	r3, [sp, #12]
 8010e42:	3307      	adds	r3, #7
 8010e44:	f023 0307 	bic.w	r3, r3, #7
 8010e48:	3308      	adds	r3, #8
 8010e4a:	9303      	str	r3, [sp, #12]
 8010e4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010e4e:	4433      	add	r3, r6
 8010e50:	9309      	str	r3, [sp, #36]	@ 0x24
 8010e52:	e76a      	b.n	8010d2a <_svfiprintf_r+0x52>
 8010e54:	fb0c 3202 	mla	r2, ip, r2, r3
 8010e58:	460c      	mov	r4, r1
 8010e5a:	2001      	movs	r0, #1
 8010e5c:	e7a8      	b.n	8010db0 <_svfiprintf_r+0xd8>
 8010e5e:	2300      	movs	r3, #0
 8010e60:	3401      	adds	r4, #1
 8010e62:	9305      	str	r3, [sp, #20]
 8010e64:	4619      	mov	r1, r3
 8010e66:	f04f 0c0a 	mov.w	ip, #10
 8010e6a:	4620      	mov	r0, r4
 8010e6c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010e70:	3a30      	subs	r2, #48	@ 0x30
 8010e72:	2a09      	cmp	r2, #9
 8010e74:	d903      	bls.n	8010e7e <_svfiprintf_r+0x1a6>
 8010e76:	2b00      	cmp	r3, #0
 8010e78:	d0c6      	beq.n	8010e08 <_svfiprintf_r+0x130>
 8010e7a:	9105      	str	r1, [sp, #20]
 8010e7c:	e7c4      	b.n	8010e08 <_svfiprintf_r+0x130>
 8010e7e:	fb0c 2101 	mla	r1, ip, r1, r2
 8010e82:	4604      	mov	r4, r0
 8010e84:	2301      	movs	r3, #1
 8010e86:	e7f0      	b.n	8010e6a <_svfiprintf_r+0x192>
 8010e88:	ab03      	add	r3, sp, #12
 8010e8a:	9300      	str	r3, [sp, #0]
 8010e8c:	462a      	mov	r2, r5
 8010e8e:	4b0e      	ldr	r3, [pc, #56]	@ (8010ec8 <_svfiprintf_r+0x1f0>)
 8010e90:	a904      	add	r1, sp, #16
 8010e92:	4638      	mov	r0, r7
 8010e94:	f3af 8000 	nop.w
 8010e98:	1c42      	adds	r2, r0, #1
 8010e9a:	4606      	mov	r6, r0
 8010e9c:	d1d6      	bne.n	8010e4c <_svfiprintf_r+0x174>
 8010e9e:	89ab      	ldrh	r3, [r5, #12]
 8010ea0:	065b      	lsls	r3, r3, #25
 8010ea2:	f53f af2d 	bmi.w	8010d00 <_svfiprintf_r+0x28>
 8010ea6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010ea8:	e72c      	b.n	8010d04 <_svfiprintf_r+0x2c>
 8010eaa:	ab03      	add	r3, sp, #12
 8010eac:	9300      	str	r3, [sp, #0]
 8010eae:	462a      	mov	r2, r5
 8010eb0:	4b05      	ldr	r3, [pc, #20]	@ (8010ec8 <_svfiprintf_r+0x1f0>)
 8010eb2:	a904      	add	r1, sp, #16
 8010eb4:	4638      	mov	r0, r7
 8010eb6:	f000 f879 	bl	8010fac <_printf_i>
 8010eba:	e7ed      	b.n	8010e98 <_svfiprintf_r+0x1c0>
 8010ebc:	08013dd8 	.word	0x08013dd8
 8010ec0:	08013de2 	.word	0x08013de2
 8010ec4:	00000000 	.word	0x00000000
 8010ec8:	08010c23 	.word	0x08010c23
 8010ecc:	08013dde 	.word	0x08013dde

08010ed0 <_printf_common>:
 8010ed0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010ed4:	4616      	mov	r6, r2
 8010ed6:	4698      	mov	r8, r3
 8010ed8:	688a      	ldr	r2, [r1, #8]
 8010eda:	690b      	ldr	r3, [r1, #16]
 8010edc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8010ee0:	4293      	cmp	r3, r2
 8010ee2:	bfb8      	it	lt
 8010ee4:	4613      	movlt	r3, r2
 8010ee6:	6033      	str	r3, [r6, #0]
 8010ee8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8010eec:	4607      	mov	r7, r0
 8010eee:	460c      	mov	r4, r1
 8010ef0:	b10a      	cbz	r2, 8010ef6 <_printf_common+0x26>
 8010ef2:	3301      	adds	r3, #1
 8010ef4:	6033      	str	r3, [r6, #0]
 8010ef6:	6823      	ldr	r3, [r4, #0]
 8010ef8:	0699      	lsls	r1, r3, #26
 8010efa:	bf42      	ittt	mi
 8010efc:	6833      	ldrmi	r3, [r6, #0]
 8010efe:	3302      	addmi	r3, #2
 8010f00:	6033      	strmi	r3, [r6, #0]
 8010f02:	6825      	ldr	r5, [r4, #0]
 8010f04:	f015 0506 	ands.w	r5, r5, #6
 8010f08:	d106      	bne.n	8010f18 <_printf_common+0x48>
 8010f0a:	f104 0a19 	add.w	sl, r4, #25
 8010f0e:	68e3      	ldr	r3, [r4, #12]
 8010f10:	6832      	ldr	r2, [r6, #0]
 8010f12:	1a9b      	subs	r3, r3, r2
 8010f14:	42ab      	cmp	r3, r5
 8010f16:	dc26      	bgt.n	8010f66 <_printf_common+0x96>
 8010f18:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8010f1c:	6822      	ldr	r2, [r4, #0]
 8010f1e:	3b00      	subs	r3, #0
 8010f20:	bf18      	it	ne
 8010f22:	2301      	movne	r3, #1
 8010f24:	0692      	lsls	r2, r2, #26
 8010f26:	d42b      	bmi.n	8010f80 <_printf_common+0xb0>
 8010f28:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8010f2c:	4641      	mov	r1, r8
 8010f2e:	4638      	mov	r0, r7
 8010f30:	47c8      	blx	r9
 8010f32:	3001      	adds	r0, #1
 8010f34:	d01e      	beq.n	8010f74 <_printf_common+0xa4>
 8010f36:	6823      	ldr	r3, [r4, #0]
 8010f38:	6922      	ldr	r2, [r4, #16]
 8010f3a:	f003 0306 	and.w	r3, r3, #6
 8010f3e:	2b04      	cmp	r3, #4
 8010f40:	bf02      	ittt	eq
 8010f42:	68e5      	ldreq	r5, [r4, #12]
 8010f44:	6833      	ldreq	r3, [r6, #0]
 8010f46:	1aed      	subeq	r5, r5, r3
 8010f48:	68a3      	ldr	r3, [r4, #8]
 8010f4a:	bf0c      	ite	eq
 8010f4c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010f50:	2500      	movne	r5, #0
 8010f52:	4293      	cmp	r3, r2
 8010f54:	bfc4      	itt	gt
 8010f56:	1a9b      	subgt	r3, r3, r2
 8010f58:	18ed      	addgt	r5, r5, r3
 8010f5a:	2600      	movs	r6, #0
 8010f5c:	341a      	adds	r4, #26
 8010f5e:	42b5      	cmp	r5, r6
 8010f60:	d11a      	bne.n	8010f98 <_printf_common+0xc8>
 8010f62:	2000      	movs	r0, #0
 8010f64:	e008      	b.n	8010f78 <_printf_common+0xa8>
 8010f66:	2301      	movs	r3, #1
 8010f68:	4652      	mov	r2, sl
 8010f6a:	4641      	mov	r1, r8
 8010f6c:	4638      	mov	r0, r7
 8010f6e:	47c8      	blx	r9
 8010f70:	3001      	adds	r0, #1
 8010f72:	d103      	bne.n	8010f7c <_printf_common+0xac>
 8010f74:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010f78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010f7c:	3501      	adds	r5, #1
 8010f7e:	e7c6      	b.n	8010f0e <_printf_common+0x3e>
 8010f80:	18e1      	adds	r1, r4, r3
 8010f82:	1c5a      	adds	r2, r3, #1
 8010f84:	2030      	movs	r0, #48	@ 0x30
 8010f86:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8010f8a:	4422      	add	r2, r4
 8010f8c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8010f90:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8010f94:	3302      	adds	r3, #2
 8010f96:	e7c7      	b.n	8010f28 <_printf_common+0x58>
 8010f98:	2301      	movs	r3, #1
 8010f9a:	4622      	mov	r2, r4
 8010f9c:	4641      	mov	r1, r8
 8010f9e:	4638      	mov	r0, r7
 8010fa0:	47c8      	blx	r9
 8010fa2:	3001      	adds	r0, #1
 8010fa4:	d0e6      	beq.n	8010f74 <_printf_common+0xa4>
 8010fa6:	3601      	adds	r6, #1
 8010fa8:	e7d9      	b.n	8010f5e <_printf_common+0x8e>
	...

08010fac <_printf_i>:
 8010fac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010fb0:	7e0f      	ldrb	r7, [r1, #24]
 8010fb2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8010fb4:	2f78      	cmp	r7, #120	@ 0x78
 8010fb6:	4691      	mov	r9, r2
 8010fb8:	4680      	mov	r8, r0
 8010fba:	460c      	mov	r4, r1
 8010fbc:	469a      	mov	sl, r3
 8010fbe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8010fc2:	d807      	bhi.n	8010fd4 <_printf_i+0x28>
 8010fc4:	2f62      	cmp	r7, #98	@ 0x62
 8010fc6:	d80a      	bhi.n	8010fde <_printf_i+0x32>
 8010fc8:	2f00      	cmp	r7, #0
 8010fca:	f000 80d2 	beq.w	8011172 <_printf_i+0x1c6>
 8010fce:	2f58      	cmp	r7, #88	@ 0x58
 8010fd0:	f000 80b9 	beq.w	8011146 <_printf_i+0x19a>
 8010fd4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010fd8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8010fdc:	e03a      	b.n	8011054 <_printf_i+0xa8>
 8010fde:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8010fe2:	2b15      	cmp	r3, #21
 8010fe4:	d8f6      	bhi.n	8010fd4 <_printf_i+0x28>
 8010fe6:	a101      	add	r1, pc, #4	@ (adr r1, 8010fec <_printf_i+0x40>)
 8010fe8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010fec:	08011045 	.word	0x08011045
 8010ff0:	08011059 	.word	0x08011059
 8010ff4:	08010fd5 	.word	0x08010fd5
 8010ff8:	08010fd5 	.word	0x08010fd5
 8010ffc:	08010fd5 	.word	0x08010fd5
 8011000:	08010fd5 	.word	0x08010fd5
 8011004:	08011059 	.word	0x08011059
 8011008:	08010fd5 	.word	0x08010fd5
 801100c:	08010fd5 	.word	0x08010fd5
 8011010:	08010fd5 	.word	0x08010fd5
 8011014:	08010fd5 	.word	0x08010fd5
 8011018:	08011159 	.word	0x08011159
 801101c:	08011083 	.word	0x08011083
 8011020:	08011113 	.word	0x08011113
 8011024:	08010fd5 	.word	0x08010fd5
 8011028:	08010fd5 	.word	0x08010fd5
 801102c:	0801117b 	.word	0x0801117b
 8011030:	08010fd5 	.word	0x08010fd5
 8011034:	08011083 	.word	0x08011083
 8011038:	08010fd5 	.word	0x08010fd5
 801103c:	08010fd5 	.word	0x08010fd5
 8011040:	0801111b 	.word	0x0801111b
 8011044:	6833      	ldr	r3, [r6, #0]
 8011046:	1d1a      	adds	r2, r3, #4
 8011048:	681b      	ldr	r3, [r3, #0]
 801104a:	6032      	str	r2, [r6, #0]
 801104c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011050:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8011054:	2301      	movs	r3, #1
 8011056:	e09d      	b.n	8011194 <_printf_i+0x1e8>
 8011058:	6833      	ldr	r3, [r6, #0]
 801105a:	6820      	ldr	r0, [r4, #0]
 801105c:	1d19      	adds	r1, r3, #4
 801105e:	6031      	str	r1, [r6, #0]
 8011060:	0606      	lsls	r6, r0, #24
 8011062:	d501      	bpl.n	8011068 <_printf_i+0xbc>
 8011064:	681d      	ldr	r5, [r3, #0]
 8011066:	e003      	b.n	8011070 <_printf_i+0xc4>
 8011068:	0645      	lsls	r5, r0, #25
 801106a:	d5fb      	bpl.n	8011064 <_printf_i+0xb8>
 801106c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8011070:	2d00      	cmp	r5, #0
 8011072:	da03      	bge.n	801107c <_printf_i+0xd0>
 8011074:	232d      	movs	r3, #45	@ 0x2d
 8011076:	426d      	negs	r5, r5
 8011078:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801107c:	4859      	ldr	r0, [pc, #356]	@ (80111e4 <_printf_i+0x238>)
 801107e:	230a      	movs	r3, #10
 8011080:	e011      	b.n	80110a6 <_printf_i+0xfa>
 8011082:	6821      	ldr	r1, [r4, #0]
 8011084:	6833      	ldr	r3, [r6, #0]
 8011086:	0608      	lsls	r0, r1, #24
 8011088:	f853 5b04 	ldr.w	r5, [r3], #4
 801108c:	d402      	bmi.n	8011094 <_printf_i+0xe8>
 801108e:	0649      	lsls	r1, r1, #25
 8011090:	bf48      	it	mi
 8011092:	b2ad      	uxthmi	r5, r5
 8011094:	2f6f      	cmp	r7, #111	@ 0x6f
 8011096:	4853      	ldr	r0, [pc, #332]	@ (80111e4 <_printf_i+0x238>)
 8011098:	6033      	str	r3, [r6, #0]
 801109a:	bf14      	ite	ne
 801109c:	230a      	movne	r3, #10
 801109e:	2308      	moveq	r3, #8
 80110a0:	2100      	movs	r1, #0
 80110a2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80110a6:	6866      	ldr	r6, [r4, #4]
 80110a8:	60a6      	str	r6, [r4, #8]
 80110aa:	2e00      	cmp	r6, #0
 80110ac:	bfa2      	ittt	ge
 80110ae:	6821      	ldrge	r1, [r4, #0]
 80110b0:	f021 0104 	bicge.w	r1, r1, #4
 80110b4:	6021      	strge	r1, [r4, #0]
 80110b6:	b90d      	cbnz	r5, 80110bc <_printf_i+0x110>
 80110b8:	2e00      	cmp	r6, #0
 80110ba:	d04b      	beq.n	8011154 <_printf_i+0x1a8>
 80110bc:	4616      	mov	r6, r2
 80110be:	fbb5 f1f3 	udiv	r1, r5, r3
 80110c2:	fb03 5711 	mls	r7, r3, r1, r5
 80110c6:	5dc7      	ldrb	r7, [r0, r7]
 80110c8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80110cc:	462f      	mov	r7, r5
 80110ce:	42bb      	cmp	r3, r7
 80110d0:	460d      	mov	r5, r1
 80110d2:	d9f4      	bls.n	80110be <_printf_i+0x112>
 80110d4:	2b08      	cmp	r3, #8
 80110d6:	d10b      	bne.n	80110f0 <_printf_i+0x144>
 80110d8:	6823      	ldr	r3, [r4, #0]
 80110da:	07df      	lsls	r7, r3, #31
 80110dc:	d508      	bpl.n	80110f0 <_printf_i+0x144>
 80110de:	6923      	ldr	r3, [r4, #16]
 80110e0:	6861      	ldr	r1, [r4, #4]
 80110e2:	4299      	cmp	r1, r3
 80110e4:	bfde      	ittt	le
 80110e6:	2330      	movle	r3, #48	@ 0x30
 80110e8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80110ec:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80110f0:	1b92      	subs	r2, r2, r6
 80110f2:	6122      	str	r2, [r4, #16]
 80110f4:	f8cd a000 	str.w	sl, [sp]
 80110f8:	464b      	mov	r3, r9
 80110fa:	aa03      	add	r2, sp, #12
 80110fc:	4621      	mov	r1, r4
 80110fe:	4640      	mov	r0, r8
 8011100:	f7ff fee6 	bl	8010ed0 <_printf_common>
 8011104:	3001      	adds	r0, #1
 8011106:	d14a      	bne.n	801119e <_printf_i+0x1f2>
 8011108:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801110c:	b004      	add	sp, #16
 801110e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011112:	6823      	ldr	r3, [r4, #0]
 8011114:	f043 0320 	orr.w	r3, r3, #32
 8011118:	6023      	str	r3, [r4, #0]
 801111a:	4833      	ldr	r0, [pc, #204]	@ (80111e8 <_printf_i+0x23c>)
 801111c:	2778      	movs	r7, #120	@ 0x78
 801111e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8011122:	6823      	ldr	r3, [r4, #0]
 8011124:	6831      	ldr	r1, [r6, #0]
 8011126:	061f      	lsls	r7, r3, #24
 8011128:	f851 5b04 	ldr.w	r5, [r1], #4
 801112c:	d402      	bmi.n	8011134 <_printf_i+0x188>
 801112e:	065f      	lsls	r7, r3, #25
 8011130:	bf48      	it	mi
 8011132:	b2ad      	uxthmi	r5, r5
 8011134:	6031      	str	r1, [r6, #0]
 8011136:	07d9      	lsls	r1, r3, #31
 8011138:	bf44      	itt	mi
 801113a:	f043 0320 	orrmi.w	r3, r3, #32
 801113e:	6023      	strmi	r3, [r4, #0]
 8011140:	b11d      	cbz	r5, 801114a <_printf_i+0x19e>
 8011142:	2310      	movs	r3, #16
 8011144:	e7ac      	b.n	80110a0 <_printf_i+0xf4>
 8011146:	4827      	ldr	r0, [pc, #156]	@ (80111e4 <_printf_i+0x238>)
 8011148:	e7e9      	b.n	801111e <_printf_i+0x172>
 801114a:	6823      	ldr	r3, [r4, #0]
 801114c:	f023 0320 	bic.w	r3, r3, #32
 8011150:	6023      	str	r3, [r4, #0]
 8011152:	e7f6      	b.n	8011142 <_printf_i+0x196>
 8011154:	4616      	mov	r6, r2
 8011156:	e7bd      	b.n	80110d4 <_printf_i+0x128>
 8011158:	6833      	ldr	r3, [r6, #0]
 801115a:	6825      	ldr	r5, [r4, #0]
 801115c:	6961      	ldr	r1, [r4, #20]
 801115e:	1d18      	adds	r0, r3, #4
 8011160:	6030      	str	r0, [r6, #0]
 8011162:	062e      	lsls	r6, r5, #24
 8011164:	681b      	ldr	r3, [r3, #0]
 8011166:	d501      	bpl.n	801116c <_printf_i+0x1c0>
 8011168:	6019      	str	r1, [r3, #0]
 801116a:	e002      	b.n	8011172 <_printf_i+0x1c6>
 801116c:	0668      	lsls	r0, r5, #25
 801116e:	d5fb      	bpl.n	8011168 <_printf_i+0x1bc>
 8011170:	8019      	strh	r1, [r3, #0]
 8011172:	2300      	movs	r3, #0
 8011174:	6123      	str	r3, [r4, #16]
 8011176:	4616      	mov	r6, r2
 8011178:	e7bc      	b.n	80110f4 <_printf_i+0x148>
 801117a:	6833      	ldr	r3, [r6, #0]
 801117c:	1d1a      	adds	r2, r3, #4
 801117e:	6032      	str	r2, [r6, #0]
 8011180:	681e      	ldr	r6, [r3, #0]
 8011182:	6862      	ldr	r2, [r4, #4]
 8011184:	2100      	movs	r1, #0
 8011186:	4630      	mov	r0, r6
 8011188:	f7ef f882 	bl	8000290 <memchr>
 801118c:	b108      	cbz	r0, 8011192 <_printf_i+0x1e6>
 801118e:	1b80      	subs	r0, r0, r6
 8011190:	6060      	str	r0, [r4, #4]
 8011192:	6863      	ldr	r3, [r4, #4]
 8011194:	6123      	str	r3, [r4, #16]
 8011196:	2300      	movs	r3, #0
 8011198:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801119c:	e7aa      	b.n	80110f4 <_printf_i+0x148>
 801119e:	6923      	ldr	r3, [r4, #16]
 80111a0:	4632      	mov	r2, r6
 80111a2:	4649      	mov	r1, r9
 80111a4:	4640      	mov	r0, r8
 80111a6:	47d0      	blx	sl
 80111a8:	3001      	adds	r0, #1
 80111aa:	d0ad      	beq.n	8011108 <_printf_i+0x15c>
 80111ac:	6823      	ldr	r3, [r4, #0]
 80111ae:	079b      	lsls	r3, r3, #30
 80111b0:	d413      	bmi.n	80111da <_printf_i+0x22e>
 80111b2:	68e0      	ldr	r0, [r4, #12]
 80111b4:	9b03      	ldr	r3, [sp, #12]
 80111b6:	4298      	cmp	r0, r3
 80111b8:	bfb8      	it	lt
 80111ba:	4618      	movlt	r0, r3
 80111bc:	e7a6      	b.n	801110c <_printf_i+0x160>
 80111be:	2301      	movs	r3, #1
 80111c0:	4632      	mov	r2, r6
 80111c2:	4649      	mov	r1, r9
 80111c4:	4640      	mov	r0, r8
 80111c6:	47d0      	blx	sl
 80111c8:	3001      	adds	r0, #1
 80111ca:	d09d      	beq.n	8011108 <_printf_i+0x15c>
 80111cc:	3501      	adds	r5, #1
 80111ce:	68e3      	ldr	r3, [r4, #12]
 80111d0:	9903      	ldr	r1, [sp, #12]
 80111d2:	1a5b      	subs	r3, r3, r1
 80111d4:	42ab      	cmp	r3, r5
 80111d6:	dcf2      	bgt.n	80111be <_printf_i+0x212>
 80111d8:	e7eb      	b.n	80111b2 <_printf_i+0x206>
 80111da:	2500      	movs	r5, #0
 80111dc:	f104 0619 	add.w	r6, r4, #25
 80111e0:	e7f5      	b.n	80111ce <_printf_i+0x222>
 80111e2:	bf00      	nop
 80111e4:	08013de9 	.word	0x08013de9
 80111e8:	08013dfa 	.word	0x08013dfa

080111ec <__sflush_r>:
 80111ec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80111f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80111f4:	0716      	lsls	r6, r2, #28
 80111f6:	4605      	mov	r5, r0
 80111f8:	460c      	mov	r4, r1
 80111fa:	d454      	bmi.n	80112a6 <__sflush_r+0xba>
 80111fc:	684b      	ldr	r3, [r1, #4]
 80111fe:	2b00      	cmp	r3, #0
 8011200:	dc02      	bgt.n	8011208 <__sflush_r+0x1c>
 8011202:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8011204:	2b00      	cmp	r3, #0
 8011206:	dd48      	ble.n	801129a <__sflush_r+0xae>
 8011208:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801120a:	2e00      	cmp	r6, #0
 801120c:	d045      	beq.n	801129a <__sflush_r+0xae>
 801120e:	2300      	movs	r3, #0
 8011210:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8011214:	682f      	ldr	r7, [r5, #0]
 8011216:	6a21      	ldr	r1, [r4, #32]
 8011218:	602b      	str	r3, [r5, #0]
 801121a:	d030      	beq.n	801127e <__sflush_r+0x92>
 801121c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801121e:	89a3      	ldrh	r3, [r4, #12]
 8011220:	0759      	lsls	r1, r3, #29
 8011222:	d505      	bpl.n	8011230 <__sflush_r+0x44>
 8011224:	6863      	ldr	r3, [r4, #4]
 8011226:	1ad2      	subs	r2, r2, r3
 8011228:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801122a:	b10b      	cbz	r3, 8011230 <__sflush_r+0x44>
 801122c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801122e:	1ad2      	subs	r2, r2, r3
 8011230:	2300      	movs	r3, #0
 8011232:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011234:	6a21      	ldr	r1, [r4, #32]
 8011236:	4628      	mov	r0, r5
 8011238:	47b0      	blx	r6
 801123a:	1c43      	adds	r3, r0, #1
 801123c:	89a3      	ldrh	r3, [r4, #12]
 801123e:	d106      	bne.n	801124e <__sflush_r+0x62>
 8011240:	6829      	ldr	r1, [r5, #0]
 8011242:	291d      	cmp	r1, #29
 8011244:	d82b      	bhi.n	801129e <__sflush_r+0xb2>
 8011246:	4a2a      	ldr	r2, [pc, #168]	@ (80112f0 <__sflush_r+0x104>)
 8011248:	410a      	asrs	r2, r1
 801124a:	07d6      	lsls	r6, r2, #31
 801124c:	d427      	bmi.n	801129e <__sflush_r+0xb2>
 801124e:	2200      	movs	r2, #0
 8011250:	6062      	str	r2, [r4, #4]
 8011252:	04d9      	lsls	r1, r3, #19
 8011254:	6922      	ldr	r2, [r4, #16]
 8011256:	6022      	str	r2, [r4, #0]
 8011258:	d504      	bpl.n	8011264 <__sflush_r+0x78>
 801125a:	1c42      	adds	r2, r0, #1
 801125c:	d101      	bne.n	8011262 <__sflush_r+0x76>
 801125e:	682b      	ldr	r3, [r5, #0]
 8011260:	b903      	cbnz	r3, 8011264 <__sflush_r+0x78>
 8011262:	6560      	str	r0, [r4, #84]	@ 0x54
 8011264:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011266:	602f      	str	r7, [r5, #0]
 8011268:	b1b9      	cbz	r1, 801129a <__sflush_r+0xae>
 801126a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801126e:	4299      	cmp	r1, r3
 8011270:	d002      	beq.n	8011278 <__sflush_r+0x8c>
 8011272:	4628      	mov	r0, r5
 8011274:	f7fe fbd2 	bl	800fa1c <_free_r>
 8011278:	2300      	movs	r3, #0
 801127a:	6363      	str	r3, [r4, #52]	@ 0x34
 801127c:	e00d      	b.n	801129a <__sflush_r+0xae>
 801127e:	2301      	movs	r3, #1
 8011280:	4628      	mov	r0, r5
 8011282:	47b0      	blx	r6
 8011284:	4602      	mov	r2, r0
 8011286:	1c50      	adds	r0, r2, #1
 8011288:	d1c9      	bne.n	801121e <__sflush_r+0x32>
 801128a:	682b      	ldr	r3, [r5, #0]
 801128c:	2b00      	cmp	r3, #0
 801128e:	d0c6      	beq.n	801121e <__sflush_r+0x32>
 8011290:	2b1d      	cmp	r3, #29
 8011292:	d001      	beq.n	8011298 <__sflush_r+0xac>
 8011294:	2b16      	cmp	r3, #22
 8011296:	d11e      	bne.n	80112d6 <__sflush_r+0xea>
 8011298:	602f      	str	r7, [r5, #0]
 801129a:	2000      	movs	r0, #0
 801129c:	e022      	b.n	80112e4 <__sflush_r+0xf8>
 801129e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80112a2:	b21b      	sxth	r3, r3
 80112a4:	e01b      	b.n	80112de <__sflush_r+0xf2>
 80112a6:	690f      	ldr	r7, [r1, #16]
 80112a8:	2f00      	cmp	r7, #0
 80112aa:	d0f6      	beq.n	801129a <__sflush_r+0xae>
 80112ac:	0793      	lsls	r3, r2, #30
 80112ae:	680e      	ldr	r6, [r1, #0]
 80112b0:	bf08      	it	eq
 80112b2:	694b      	ldreq	r3, [r1, #20]
 80112b4:	600f      	str	r7, [r1, #0]
 80112b6:	bf18      	it	ne
 80112b8:	2300      	movne	r3, #0
 80112ba:	eba6 0807 	sub.w	r8, r6, r7
 80112be:	608b      	str	r3, [r1, #8]
 80112c0:	f1b8 0f00 	cmp.w	r8, #0
 80112c4:	dde9      	ble.n	801129a <__sflush_r+0xae>
 80112c6:	6a21      	ldr	r1, [r4, #32]
 80112c8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80112ca:	4643      	mov	r3, r8
 80112cc:	463a      	mov	r2, r7
 80112ce:	4628      	mov	r0, r5
 80112d0:	47b0      	blx	r6
 80112d2:	2800      	cmp	r0, #0
 80112d4:	dc08      	bgt.n	80112e8 <__sflush_r+0xfc>
 80112d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80112da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80112de:	81a3      	strh	r3, [r4, #12]
 80112e0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80112e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80112e8:	4407      	add	r7, r0
 80112ea:	eba8 0800 	sub.w	r8, r8, r0
 80112ee:	e7e7      	b.n	80112c0 <__sflush_r+0xd4>
 80112f0:	dfbffffe 	.word	0xdfbffffe

080112f4 <_fflush_r>:
 80112f4:	b538      	push	{r3, r4, r5, lr}
 80112f6:	690b      	ldr	r3, [r1, #16]
 80112f8:	4605      	mov	r5, r0
 80112fa:	460c      	mov	r4, r1
 80112fc:	b913      	cbnz	r3, 8011304 <_fflush_r+0x10>
 80112fe:	2500      	movs	r5, #0
 8011300:	4628      	mov	r0, r5
 8011302:	bd38      	pop	{r3, r4, r5, pc}
 8011304:	b118      	cbz	r0, 801130e <_fflush_r+0x1a>
 8011306:	6a03      	ldr	r3, [r0, #32]
 8011308:	b90b      	cbnz	r3, 801130e <_fflush_r+0x1a>
 801130a:	f7fe fa45 	bl	800f798 <__sinit>
 801130e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011312:	2b00      	cmp	r3, #0
 8011314:	d0f3      	beq.n	80112fe <_fflush_r+0xa>
 8011316:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8011318:	07d0      	lsls	r0, r2, #31
 801131a:	d404      	bmi.n	8011326 <_fflush_r+0x32>
 801131c:	0599      	lsls	r1, r3, #22
 801131e:	d402      	bmi.n	8011326 <_fflush_r+0x32>
 8011320:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011322:	f7fe fb5c 	bl	800f9de <__retarget_lock_acquire_recursive>
 8011326:	4628      	mov	r0, r5
 8011328:	4621      	mov	r1, r4
 801132a:	f7ff ff5f 	bl	80111ec <__sflush_r>
 801132e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011330:	07da      	lsls	r2, r3, #31
 8011332:	4605      	mov	r5, r0
 8011334:	d4e4      	bmi.n	8011300 <_fflush_r+0xc>
 8011336:	89a3      	ldrh	r3, [r4, #12]
 8011338:	059b      	lsls	r3, r3, #22
 801133a:	d4e1      	bmi.n	8011300 <_fflush_r+0xc>
 801133c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801133e:	f7fe fb4f 	bl	800f9e0 <__retarget_lock_release_recursive>
 8011342:	e7dd      	b.n	8011300 <_fflush_r+0xc>

08011344 <memmove>:
 8011344:	4288      	cmp	r0, r1
 8011346:	b510      	push	{r4, lr}
 8011348:	eb01 0402 	add.w	r4, r1, r2
 801134c:	d902      	bls.n	8011354 <memmove+0x10>
 801134e:	4284      	cmp	r4, r0
 8011350:	4623      	mov	r3, r4
 8011352:	d807      	bhi.n	8011364 <memmove+0x20>
 8011354:	1e43      	subs	r3, r0, #1
 8011356:	42a1      	cmp	r1, r4
 8011358:	d008      	beq.n	801136c <memmove+0x28>
 801135a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801135e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011362:	e7f8      	b.n	8011356 <memmove+0x12>
 8011364:	4402      	add	r2, r0
 8011366:	4601      	mov	r1, r0
 8011368:	428a      	cmp	r2, r1
 801136a:	d100      	bne.n	801136e <memmove+0x2a>
 801136c:	bd10      	pop	{r4, pc}
 801136e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011372:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011376:	e7f7      	b.n	8011368 <memmove+0x24>

08011378 <_sbrk_r>:
 8011378:	b538      	push	{r3, r4, r5, lr}
 801137a:	4d06      	ldr	r5, [pc, #24]	@ (8011394 <_sbrk_r+0x1c>)
 801137c:	2300      	movs	r3, #0
 801137e:	4604      	mov	r4, r0
 8011380:	4608      	mov	r0, r1
 8011382:	602b      	str	r3, [r5, #0]
 8011384:	f7f3 fa4e 	bl	8004824 <_sbrk>
 8011388:	1c43      	adds	r3, r0, #1
 801138a:	d102      	bne.n	8011392 <_sbrk_r+0x1a>
 801138c:	682b      	ldr	r3, [r5, #0]
 801138e:	b103      	cbz	r3, 8011392 <_sbrk_r+0x1a>
 8011390:	6023      	str	r3, [r4, #0]
 8011392:	bd38      	pop	{r3, r4, r5, pc}
 8011394:	2001c148 	.word	0x2001c148

08011398 <__assert_func>:
 8011398:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801139a:	4614      	mov	r4, r2
 801139c:	461a      	mov	r2, r3
 801139e:	4b09      	ldr	r3, [pc, #36]	@ (80113c4 <__assert_func+0x2c>)
 80113a0:	681b      	ldr	r3, [r3, #0]
 80113a2:	4605      	mov	r5, r0
 80113a4:	68d8      	ldr	r0, [r3, #12]
 80113a6:	b954      	cbnz	r4, 80113be <__assert_func+0x26>
 80113a8:	4b07      	ldr	r3, [pc, #28]	@ (80113c8 <__assert_func+0x30>)
 80113aa:	461c      	mov	r4, r3
 80113ac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80113b0:	9100      	str	r1, [sp, #0]
 80113b2:	462b      	mov	r3, r5
 80113b4:	4905      	ldr	r1, [pc, #20]	@ (80113cc <__assert_func+0x34>)
 80113b6:	f000 f857 	bl	8011468 <fiprintf>
 80113ba:	f000 f867 	bl	801148c <abort>
 80113be:	4b04      	ldr	r3, [pc, #16]	@ (80113d0 <__assert_func+0x38>)
 80113c0:	e7f4      	b.n	80113ac <__assert_func+0x14>
 80113c2:	bf00      	nop
 80113c4:	20000260 	.word	0x20000260
 80113c8:	08013e46 	.word	0x08013e46
 80113cc:	08013e18 	.word	0x08013e18
 80113d0:	08013e0b 	.word	0x08013e0b

080113d4 <_calloc_r>:
 80113d4:	b570      	push	{r4, r5, r6, lr}
 80113d6:	fba1 5402 	umull	r5, r4, r1, r2
 80113da:	b93c      	cbnz	r4, 80113ec <_calloc_r+0x18>
 80113dc:	4629      	mov	r1, r5
 80113de:	f7fe fec3 	bl	8010168 <_malloc_r>
 80113e2:	4606      	mov	r6, r0
 80113e4:	b928      	cbnz	r0, 80113f2 <_calloc_r+0x1e>
 80113e6:	2600      	movs	r6, #0
 80113e8:	4630      	mov	r0, r6
 80113ea:	bd70      	pop	{r4, r5, r6, pc}
 80113ec:	220c      	movs	r2, #12
 80113ee:	6002      	str	r2, [r0, #0]
 80113f0:	e7f9      	b.n	80113e6 <_calloc_r+0x12>
 80113f2:	462a      	mov	r2, r5
 80113f4:	4621      	mov	r1, r4
 80113f6:	f7fe fa78 	bl	800f8ea <memset>
 80113fa:	e7f5      	b.n	80113e8 <_calloc_r+0x14>

080113fc <malloc>:
 80113fc:	4b02      	ldr	r3, [pc, #8]	@ (8011408 <malloc+0xc>)
 80113fe:	4601      	mov	r1, r0
 8011400:	6818      	ldr	r0, [r3, #0]
 8011402:	f7fe beb1 	b.w	8010168 <_malloc_r>
 8011406:	bf00      	nop
 8011408:	20000260 	.word	0x20000260

0801140c <_realloc_r>:
 801140c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011410:	4680      	mov	r8, r0
 8011412:	4615      	mov	r5, r2
 8011414:	460c      	mov	r4, r1
 8011416:	b921      	cbnz	r1, 8011422 <_realloc_r+0x16>
 8011418:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801141c:	4611      	mov	r1, r2
 801141e:	f7fe bea3 	b.w	8010168 <_malloc_r>
 8011422:	b92a      	cbnz	r2, 8011430 <_realloc_r+0x24>
 8011424:	f7fe fafa 	bl	800fa1c <_free_r>
 8011428:	2400      	movs	r4, #0
 801142a:	4620      	mov	r0, r4
 801142c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011430:	f000 f833 	bl	801149a <_malloc_usable_size_r>
 8011434:	4285      	cmp	r5, r0
 8011436:	4606      	mov	r6, r0
 8011438:	d802      	bhi.n	8011440 <_realloc_r+0x34>
 801143a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 801143e:	d8f4      	bhi.n	801142a <_realloc_r+0x1e>
 8011440:	4629      	mov	r1, r5
 8011442:	4640      	mov	r0, r8
 8011444:	f7fe fe90 	bl	8010168 <_malloc_r>
 8011448:	4607      	mov	r7, r0
 801144a:	2800      	cmp	r0, #0
 801144c:	d0ec      	beq.n	8011428 <_realloc_r+0x1c>
 801144e:	42b5      	cmp	r5, r6
 8011450:	462a      	mov	r2, r5
 8011452:	4621      	mov	r1, r4
 8011454:	bf28      	it	cs
 8011456:	4632      	movcs	r2, r6
 8011458:	f7fe fac3 	bl	800f9e2 <memcpy>
 801145c:	4621      	mov	r1, r4
 801145e:	4640      	mov	r0, r8
 8011460:	f7fe fadc 	bl	800fa1c <_free_r>
 8011464:	463c      	mov	r4, r7
 8011466:	e7e0      	b.n	801142a <_realloc_r+0x1e>

08011468 <fiprintf>:
 8011468:	b40e      	push	{r1, r2, r3}
 801146a:	b503      	push	{r0, r1, lr}
 801146c:	4601      	mov	r1, r0
 801146e:	ab03      	add	r3, sp, #12
 8011470:	4805      	ldr	r0, [pc, #20]	@ (8011488 <fiprintf+0x20>)
 8011472:	f853 2b04 	ldr.w	r2, [r3], #4
 8011476:	6800      	ldr	r0, [r0, #0]
 8011478:	9301      	str	r3, [sp, #4]
 801147a:	f000 f83f 	bl	80114fc <_vfiprintf_r>
 801147e:	b002      	add	sp, #8
 8011480:	f85d eb04 	ldr.w	lr, [sp], #4
 8011484:	b003      	add	sp, #12
 8011486:	4770      	bx	lr
 8011488:	20000260 	.word	0x20000260

0801148c <abort>:
 801148c:	b508      	push	{r3, lr}
 801148e:	2006      	movs	r0, #6
 8011490:	f000 fa08 	bl	80118a4 <raise>
 8011494:	2001      	movs	r0, #1
 8011496:	f7f3 f969 	bl	800476c <_exit>

0801149a <_malloc_usable_size_r>:
 801149a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801149e:	1f18      	subs	r0, r3, #4
 80114a0:	2b00      	cmp	r3, #0
 80114a2:	bfbc      	itt	lt
 80114a4:	580b      	ldrlt	r3, [r1, r0]
 80114a6:	18c0      	addlt	r0, r0, r3
 80114a8:	4770      	bx	lr

080114aa <__sfputc_r>:
 80114aa:	6893      	ldr	r3, [r2, #8]
 80114ac:	3b01      	subs	r3, #1
 80114ae:	2b00      	cmp	r3, #0
 80114b0:	b410      	push	{r4}
 80114b2:	6093      	str	r3, [r2, #8]
 80114b4:	da08      	bge.n	80114c8 <__sfputc_r+0x1e>
 80114b6:	6994      	ldr	r4, [r2, #24]
 80114b8:	42a3      	cmp	r3, r4
 80114ba:	db01      	blt.n	80114c0 <__sfputc_r+0x16>
 80114bc:	290a      	cmp	r1, #10
 80114be:	d103      	bne.n	80114c8 <__sfputc_r+0x1e>
 80114c0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80114c4:	f000 b932 	b.w	801172c <__swbuf_r>
 80114c8:	6813      	ldr	r3, [r2, #0]
 80114ca:	1c58      	adds	r0, r3, #1
 80114cc:	6010      	str	r0, [r2, #0]
 80114ce:	7019      	strb	r1, [r3, #0]
 80114d0:	4608      	mov	r0, r1
 80114d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80114d6:	4770      	bx	lr

080114d8 <__sfputs_r>:
 80114d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80114da:	4606      	mov	r6, r0
 80114dc:	460f      	mov	r7, r1
 80114de:	4614      	mov	r4, r2
 80114e0:	18d5      	adds	r5, r2, r3
 80114e2:	42ac      	cmp	r4, r5
 80114e4:	d101      	bne.n	80114ea <__sfputs_r+0x12>
 80114e6:	2000      	movs	r0, #0
 80114e8:	e007      	b.n	80114fa <__sfputs_r+0x22>
 80114ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80114ee:	463a      	mov	r2, r7
 80114f0:	4630      	mov	r0, r6
 80114f2:	f7ff ffda 	bl	80114aa <__sfputc_r>
 80114f6:	1c43      	adds	r3, r0, #1
 80114f8:	d1f3      	bne.n	80114e2 <__sfputs_r+0xa>
 80114fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080114fc <_vfiprintf_r>:
 80114fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011500:	460d      	mov	r5, r1
 8011502:	b09d      	sub	sp, #116	@ 0x74
 8011504:	4614      	mov	r4, r2
 8011506:	4698      	mov	r8, r3
 8011508:	4606      	mov	r6, r0
 801150a:	b118      	cbz	r0, 8011514 <_vfiprintf_r+0x18>
 801150c:	6a03      	ldr	r3, [r0, #32]
 801150e:	b90b      	cbnz	r3, 8011514 <_vfiprintf_r+0x18>
 8011510:	f7fe f942 	bl	800f798 <__sinit>
 8011514:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011516:	07d9      	lsls	r1, r3, #31
 8011518:	d405      	bmi.n	8011526 <_vfiprintf_r+0x2a>
 801151a:	89ab      	ldrh	r3, [r5, #12]
 801151c:	059a      	lsls	r2, r3, #22
 801151e:	d402      	bmi.n	8011526 <_vfiprintf_r+0x2a>
 8011520:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011522:	f7fe fa5c 	bl	800f9de <__retarget_lock_acquire_recursive>
 8011526:	89ab      	ldrh	r3, [r5, #12]
 8011528:	071b      	lsls	r3, r3, #28
 801152a:	d501      	bpl.n	8011530 <_vfiprintf_r+0x34>
 801152c:	692b      	ldr	r3, [r5, #16]
 801152e:	b99b      	cbnz	r3, 8011558 <_vfiprintf_r+0x5c>
 8011530:	4629      	mov	r1, r5
 8011532:	4630      	mov	r0, r6
 8011534:	f000 f938 	bl	80117a8 <__swsetup_r>
 8011538:	b170      	cbz	r0, 8011558 <_vfiprintf_r+0x5c>
 801153a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801153c:	07dc      	lsls	r4, r3, #31
 801153e:	d504      	bpl.n	801154a <_vfiprintf_r+0x4e>
 8011540:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8011544:	b01d      	add	sp, #116	@ 0x74
 8011546:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801154a:	89ab      	ldrh	r3, [r5, #12]
 801154c:	0598      	lsls	r0, r3, #22
 801154e:	d4f7      	bmi.n	8011540 <_vfiprintf_r+0x44>
 8011550:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011552:	f7fe fa45 	bl	800f9e0 <__retarget_lock_release_recursive>
 8011556:	e7f3      	b.n	8011540 <_vfiprintf_r+0x44>
 8011558:	2300      	movs	r3, #0
 801155a:	9309      	str	r3, [sp, #36]	@ 0x24
 801155c:	2320      	movs	r3, #32
 801155e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011562:	f8cd 800c 	str.w	r8, [sp, #12]
 8011566:	2330      	movs	r3, #48	@ 0x30
 8011568:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8011718 <_vfiprintf_r+0x21c>
 801156c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011570:	f04f 0901 	mov.w	r9, #1
 8011574:	4623      	mov	r3, r4
 8011576:	469a      	mov	sl, r3
 8011578:	f813 2b01 	ldrb.w	r2, [r3], #1
 801157c:	b10a      	cbz	r2, 8011582 <_vfiprintf_r+0x86>
 801157e:	2a25      	cmp	r2, #37	@ 0x25
 8011580:	d1f9      	bne.n	8011576 <_vfiprintf_r+0x7a>
 8011582:	ebba 0b04 	subs.w	fp, sl, r4
 8011586:	d00b      	beq.n	80115a0 <_vfiprintf_r+0xa4>
 8011588:	465b      	mov	r3, fp
 801158a:	4622      	mov	r2, r4
 801158c:	4629      	mov	r1, r5
 801158e:	4630      	mov	r0, r6
 8011590:	f7ff ffa2 	bl	80114d8 <__sfputs_r>
 8011594:	3001      	adds	r0, #1
 8011596:	f000 80a7 	beq.w	80116e8 <_vfiprintf_r+0x1ec>
 801159a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801159c:	445a      	add	r2, fp
 801159e:	9209      	str	r2, [sp, #36]	@ 0x24
 80115a0:	f89a 3000 	ldrb.w	r3, [sl]
 80115a4:	2b00      	cmp	r3, #0
 80115a6:	f000 809f 	beq.w	80116e8 <_vfiprintf_r+0x1ec>
 80115aa:	2300      	movs	r3, #0
 80115ac:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80115b0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80115b4:	f10a 0a01 	add.w	sl, sl, #1
 80115b8:	9304      	str	r3, [sp, #16]
 80115ba:	9307      	str	r3, [sp, #28]
 80115bc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80115c0:	931a      	str	r3, [sp, #104]	@ 0x68
 80115c2:	4654      	mov	r4, sl
 80115c4:	2205      	movs	r2, #5
 80115c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80115ca:	4853      	ldr	r0, [pc, #332]	@ (8011718 <_vfiprintf_r+0x21c>)
 80115cc:	f7ee fe60 	bl	8000290 <memchr>
 80115d0:	9a04      	ldr	r2, [sp, #16]
 80115d2:	b9d8      	cbnz	r0, 801160c <_vfiprintf_r+0x110>
 80115d4:	06d1      	lsls	r1, r2, #27
 80115d6:	bf44      	itt	mi
 80115d8:	2320      	movmi	r3, #32
 80115da:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80115de:	0713      	lsls	r3, r2, #28
 80115e0:	bf44      	itt	mi
 80115e2:	232b      	movmi	r3, #43	@ 0x2b
 80115e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80115e8:	f89a 3000 	ldrb.w	r3, [sl]
 80115ec:	2b2a      	cmp	r3, #42	@ 0x2a
 80115ee:	d015      	beq.n	801161c <_vfiprintf_r+0x120>
 80115f0:	9a07      	ldr	r2, [sp, #28]
 80115f2:	4654      	mov	r4, sl
 80115f4:	2000      	movs	r0, #0
 80115f6:	f04f 0c0a 	mov.w	ip, #10
 80115fa:	4621      	mov	r1, r4
 80115fc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011600:	3b30      	subs	r3, #48	@ 0x30
 8011602:	2b09      	cmp	r3, #9
 8011604:	d94b      	bls.n	801169e <_vfiprintf_r+0x1a2>
 8011606:	b1b0      	cbz	r0, 8011636 <_vfiprintf_r+0x13a>
 8011608:	9207      	str	r2, [sp, #28]
 801160a:	e014      	b.n	8011636 <_vfiprintf_r+0x13a>
 801160c:	eba0 0308 	sub.w	r3, r0, r8
 8011610:	fa09 f303 	lsl.w	r3, r9, r3
 8011614:	4313      	orrs	r3, r2
 8011616:	9304      	str	r3, [sp, #16]
 8011618:	46a2      	mov	sl, r4
 801161a:	e7d2      	b.n	80115c2 <_vfiprintf_r+0xc6>
 801161c:	9b03      	ldr	r3, [sp, #12]
 801161e:	1d19      	adds	r1, r3, #4
 8011620:	681b      	ldr	r3, [r3, #0]
 8011622:	9103      	str	r1, [sp, #12]
 8011624:	2b00      	cmp	r3, #0
 8011626:	bfbb      	ittet	lt
 8011628:	425b      	neglt	r3, r3
 801162a:	f042 0202 	orrlt.w	r2, r2, #2
 801162e:	9307      	strge	r3, [sp, #28]
 8011630:	9307      	strlt	r3, [sp, #28]
 8011632:	bfb8      	it	lt
 8011634:	9204      	strlt	r2, [sp, #16]
 8011636:	7823      	ldrb	r3, [r4, #0]
 8011638:	2b2e      	cmp	r3, #46	@ 0x2e
 801163a:	d10a      	bne.n	8011652 <_vfiprintf_r+0x156>
 801163c:	7863      	ldrb	r3, [r4, #1]
 801163e:	2b2a      	cmp	r3, #42	@ 0x2a
 8011640:	d132      	bne.n	80116a8 <_vfiprintf_r+0x1ac>
 8011642:	9b03      	ldr	r3, [sp, #12]
 8011644:	1d1a      	adds	r2, r3, #4
 8011646:	681b      	ldr	r3, [r3, #0]
 8011648:	9203      	str	r2, [sp, #12]
 801164a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801164e:	3402      	adds	r4, #2
 8011650:	9305      	str	r3, [sp, #20]
 8011652:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8011728 <_vfiprintf_r+0x22c>
 8011656:	7821      	ldrb	r1, [r4, #0]
 8011658:	2203      	movs	r2, #3
 801165a:	4650      	mov	r0, sl
 801165c:	f7ee fe18 	bl	8000290 <memchr>
 8011660:	b138      	cbz	r0, 8011672 <_vfiprintf_r+0x176>
 8011662:	9b04      	ldr	r3, [sp, #16]
 8011664:	eba0 000a 	sub.w	r0, r0, sl
 8011668:	2240      	movs	r2, #64	@ 0x40
 801166a:	4082      	lsls	r2, r0
 801166c:	4313      	orrs	r3, r2
 801166e:	3401      	adds	r4, #1
 8011670:	9304      	str	r3, [sp, #16]
 8011672:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011676:	4829      	ldr	r0, [pc, #164]	@ (801171c <_vfiprintf_r+0x220>)
 8011678:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801167c:	2206      	movs	r2, #6
 801167e:	f7ee fe07 	bl	8000290 <memchr>
 8011682:	2800      	cmp	r0, #0
 8011684:	d03f      	beq.n	8011706 <_vfiprintf_r+0x20a>
 8011686:	4b26      	ldr	r3, [pc, #152]	@ (8011720 <_vfiprintf_r+0x224>)
 8011688:	bb1b      	cbnz	r3, 80116d2 <_vfiprintf_r+0x1d6>
 801168a:	9b03      	ldr	r3, [sp, #12]
 801168c:	3307      	adds	r3, #7
 801168e:	f023 0307 	bic.w	r3, r3, #7
 8011692:	3308      	adds	r3, #8
 8011694:	9303      	str	r3, [sp, #12]
 8011696:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011698:	443b      	add	r3, r7
 801169a:	9309      	str	r3, [sp, #36]	@ 0x24
 801169c:	e76a      	b.n	8011574 <_vfiprintf_r+0x78>
 801169e:	fb0c 3202 	mla	r2, ip, r2, r3
 80116a2:	460c      	mov	r4, r1
 80116a4:	2001      	movs	r0, #1
 80116a6:	e7a8      	b.n	80115fa <_vfiprintf_r+0xfe>
 80116a8:	2300      	movs	r3, #0
 80116aa:	3401      	adds	r4, #1
 80116ac:	9305      	str	r3, [sp, #20]
 80116ae:	4619      	mov	r1, r3
 80116b0:	f04f 0c0a 	mov.w	ip, #10
 80116b4:	4620      	mov	r0, r4
 80116b6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80116ba:	3a30      	subs	r2, #48	@ 0x30
 80116bc:	2a09      	cmp	r2, #9
 80116be:	d903      	bls.n	80116c8 <_vfiprintf_r+0x1cc>
 80116c0:	2b00      	cmp	r3, #0
 80116c2:	d0c6      	beq.n	8011652 <_vfiprintf_r+0x156>
 80116c4:	9105      	str	r1, [sp, #20]
 80116c6:	e7c4      	b.n	8011652 <_vfiprintf_r+0x156>
 80116c8:	fb0c 2101 	mla	r1, ip, r1, r2
 80116cc:	4604      	mov	r4, r0
 80116ce:	2301      	movs	r3, #1
 80116d0:	e7f0      	b.n	80116b4 <_vfiprintf_r+0x1b8>
 80116d2:	ab03      	add	r3, sp, #12
 80116d4:	9300      	str	r3, [sp, #0]
 80116d6:	462a      	mov	r2, r5
 80116d8:	4b12      	ldr	r3, [pc, #72]	@ (8011724 <_vfiprintf_r+0x228>)
 80116da:	a904      	add	r1, sp, #16
 80116dc:	4630      	mov	r0, r6
 80116de:	f3af 8000 	nop.w
 80116e2:	4607      	mov	r7, r0
 80116e4:	1c78      	adds	r0, r7, #1
 80116e6:	d1d6      	bne.n	8011696 <_vfiprintf_r+0x19a>
 80116e8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80116ea:	07d9      	lsls	r1, r3, #31
 80116ec:	d405      	bmi.n	80116fa <_vfiprintf_r+0x1fe>
 80116ee:	89ab      	ldrh	r3, [r5, #12]
 80116f0:	059a      	lsls	r2, r3, #22
 80116f2:	d402      	bmi.n	80116fa <_vfiprintf_r+0x1fe>
 80116f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80116f6:	f7fe f973 	bl	800f9e0 <__retarget_lock_release_recursive>
 80116fa:	89ab      	ldrh	r3, [r5, #12]
 80116fc:	065b      	lsls	r3, r3, #25
 80116fe:	f53f af1f 	bmi.w	8011540 <_vfiprintf_r+0x44>
 8011702:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011704:	e71e      	b.n	8011544 <_vfiprintf_r+0x48>
 8011706:	ab03      	add	r3, sp, #12
 8011708:	9300      	str	r3, [sp, #0]
 801170a:	462a      	mov	r2, r5
 801170c:	4b05      	ldr	r3, [pc, #20]	@ (8011724 <_vfiprintf_r+0x228>)
 801170e:	a904      	add	r1, sp, #16
 8011710:	4630      	mov	r0, r6
 8011712:	f7ff fc4b 	bl	8010fac <_printf_i>
 8011716:	e7e4      	b.n	80116e2 <_vfiprintf_r+0x1e6>
 8011718:	08013dd8 	.word	0x08013dd8
 801171c:	08013de2 	.word	0x08013de2
 8011720:	00000000 	.word	0x00000000
 8011724:	080114d9 	.word	0x080114d9
 8011728:	08013dde 	.word	0x08013dde

0801172c <__swbuf_r>:
 801172c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801172e:	460e      	mov	r6, r1
 8011730:	4614      	mov	r4, r2
 8011732:	4605      	mov	r5, r0
 8011734:	b118      	cbz	r0, 801173e <__swbuf_r+0x12>
 8011736:	6a03      	ldr	r3, [r0, #32]
 8011738:	b90b      	cbnz	r3, 801173e <__swbuf_r+0x12>
 801173a:	f7fe f82d 	bl	800f798 <__sinit>
 801173e:	69a3      	ldr	r3, [r4, #24]
 8011740:	60a3      	str	r3, [r4, #8]
 8011742:	89a3      	ldrh	r3, [r4, #12]
 8011744:	071a      	lsls	r2, r3, #28
 8011746:	d501      	bpl.n	801174c <__swbuf_r+0x20>
 8011748:	6923      	ldr	r3, [r4, #16]
 801174a:	b943      	cbnz	r3, 801175e <__swbuf_r+0x32>
 801174c:	4621      	mov	r1, r4
 801174e:	4628      	mov	r0, r5
 8011750:	f000 f82a 	bl	80117a8 <__swsetup_r>
 8011754:	b118      	cbz	r0, 801175e <__swbuf_r+0x32>
 8011756:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 801175a:	4638      	mov	r0, r7
 801175c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801175e:	6823      	ldr	r3, [r4, #0]
 8011760:	6922      	ldr	r2, [r4, #16]
 8011762:	1a98      	subs	r0, r3, r2
 8011764:	6963      	ldr	r3, [r4, #20]
 8011766:	b2f6      	uxtb	r6, r6
 8011768:	4283      	cmp	r3, r0
 801176a:	4637      	mov	r7, r6
 801176c:	dc05      	bgt.n	801177a <__swbuf_r+0x4e>
 801176e:	4621      	mov	r1, r4
 8011770:	4628      	mov	r0, r5
 8011772:	f7ff fdbf 	bl	80112f4 <_fflush_r>
 8011776:	2800      	cmp	r0, #0
 8011778:	d1ed      	bne.n	8011756 <__swbuf_r+0x2a>
 801177a:	68a3      	ldr	r3, [r4, #8]
 801177c:	3b01      	subs	r3, #1
 801177e:	60a3      	str	r3, [r4, #8]
 8011780:	6823      	ldr	r3, [r4, #0]
 8011782:	1c5a      	adds	r2, r3, #1
 8011784:	6022      	str	r2, [r4, #0]
 8011786:	701e      	strb	r6, [r3, #0]
 8011788:	6962      	ldr	r2, [r4, #20]
 801178a:	1c43      	adds	r3, r0, #1
 801178c:	429a      	cmp	r2, r3
 801178e:	d004      	beq.n	801179a <__swbuf_r+0x6e>
 8011790:	89a3      	ldrh	r3, [r4, #12]
 8011792:	07db      	lsls	r3, r3, #31
 8011794:	d5e1      	bpl.n	801175a <__swbuf_r+0x2e>
 8011796:	2e0a      	cmp	r6, #10
 8011798:	d1df      	bne.n	801175a <__swbuf_r+0x2e>
 801179a:	4621      	mov	r1, r4
 801179c:	4628      	mov	r0, r5
 801179e:	f7ff fda9 	bl	80112f4 <_fflush_r>
 80117a2:	2800      	cmp	r0, #0
 80117a4:	d0d9      	beq.n	801175a <__swbuf_r+0x2e>
 80117a6:	e7d6      	b.n	8011756 <__swbuf_r+0x2a>

080117a8 <__swsetup_r>:
 80117a8:	b538      	push	{r3, r4, r5, lr}
 80117aa:	4b29      	ldr	r3, [pc, #164]	@ (8011850 <__swsetup_r+0xa8>)
 80117ac:	4605      	mov	r5, r0
 80117ae:	6818      	ldr	r0, [r3, #0]
 80117b0:	460c      	mov	r4, r1
 80117b2:	b118      	cbz	r0, 80117bc <__swsetup_r+0x14>
 80117b4:	6a03      	ldr	r3, [r0, #32]
 80117b6:	b90b      	cbnz	r3, 80117bc <__swsetup_r+0x14>
 80117b8:	f7fd ffee 	bl	800f798 <__sinit>
 80117bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80117c0:	0719      	lsls	r1, r3, #28
 80117c2:	d422      	bmi.n	801180a <__swsetup_r+0x62>
 80117c4:	06da      	lsls	r2, r3, #27
 80117c6:	d407      	bmi.n	80117d8 <__swsetup_r+0x30>
 80117c8:	2209      	movs	r2, #9
 80117ca:	602a      	str	r2, [r5, #0]
 80117cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80117d0:	81a3      	strh	r3, [r4, #12]
 80117d2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80117d6:	e033      	b.n	8011840 <__swsetup_r+0x98>
 80117d8:	0758      	lsls	r0, r3, #29
 80117da:	d512      	bpl.n	8011802 <__swsetup_r+0x5a>
 80117dc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80117de:	b141      	cbz	r1, 80117f2 <__swsetup_r+0x4a>
 80117e0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80117e4:	4299      	cmp	r1, r3
 80117e6:	d002      	beq.n	80117ee <__swsetup_r+0x46>
 80117e8:	4628      	mov	r0, r5
 80117ea:	f7fe f917 	bl	800fa1c <_free_r>
 80117ee:	2300      	movs	r3, #0
 80117f0:	6363      	str	r3, [r4, #52]	@ 0x34
 80117f2:	89a3      	ldrh	r3, [r4, #12]
 80117f4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80117f8:	81a3      	strh	r3, [r4, #12]
 80117fa:	2300      	movs	r3, #0
 80117fc:	6063      	str	r3, [r4, #4]
 80117fe:	6923      	ldr	r3, [r4, #16]
 8011800:	6023      	str	r3, [r4, #0]
 8011802:	89a3      	ldrh	r3, [r4, #12]
 8011804:	f043 0308 	orr.w	r3, r3, #8
 8011808:	81a3      	strh	r3, [r4, #12]
 801180a:	6923      	ldr	r3, [r4, #16]
 801180c:	b94b      	cbnz	r3, 8011822 <__swsetup_r+0x7a>
 801180e:	89a3      	ldrh	r3, [r4, #12]
 8011810:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8011814:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011818:	d003      	beq.n	8011822 <__swsetup_r+0x7a>
 801181a:	4621      	mov	r1, r4
 801181c:	4628      	mov	r0, r5
 801181e:	f000 f883 	bl	8011928 <__smakebuf_r>
 8011822:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011826:	f013 0201 	ands.w	r2, r3, #1
 801182a:	d00a      	beq.n	8011842 <__swsetup_r+0x9a>
 801182c:	2200      	movs	r2, #0
 801182e:	60a2      	str	r2, [r4, #8]
 8011830:	6962      	ldr	r2, [r4, #20]
 8011832:	4252      	negs	r2, r2
 8011834:	61a2      	str	r2, [r4, #24]
 8011836:	6922      	ldr	r2, [r4, #16]
 8011838:	b942      	cbnz	r2, 801184c <__swsetup_r+0xa4>
 801183a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801183e:	d1c5      	bne.n	80117cc <__swsetup_r+0x24>
 8011840:	bd38      	pop	{r3, r4, r5, pc}
 8011842:	0799      	lsls	r1, r3, #30
 8011844:	bf58      	it	pl
 8011846:	6962      	ldrpl	r2, [r4, #20]
 8011848:	60a2      	str	r2, [r4, #8]
 801184a:	e7f4      	b.n	8011836 <__swsetup_r+0x8e>
 801184c:	2000      	movs	r0, #0
 801184e:	e7f7      	b.n	8011840 <__swsetup_r+0x98>
 8011850:	20000260 	.word	0x20000260

08011854 <_raise_r>:
 8011854:	291f      	cmp	r1, #31
 8011856:	b538      	push	{r3, r4, r5, lr}
 8011858:	4605      	mov	r5, r0
 801185a:	460c      	mov	r4, r1
 801185c:	d904      	bls.n	8011868 <_raise_r+0x14>
 801185e:	2316      	movs	r3, #22
 8011860:	6003      	str	r3, [r0, #0]
 8011862:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8011866:	bd38      	pop	{r3, r4, r5, pc}
 8011868:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801186a:	b112      	cbz	r2, 8011872 <_raise_r+0x1e>
 801186c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8011870:	b94b      	cbnz	r3, 8011886 <_raise_r+0x32>
 8011872:	4628      	mov	r0, r5
 8011874:	f000 f830 	bl	80118d8 <_getpid_r>
 8011878:	4622      	mov	r2, r4
 801187a:	4601      	mov	r1, r0
 801187c:	4628      	mov	r0, r5
 801187e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011882:	f000 b817 	b.w	80118b4 <_kill_r>
 8011886:	2b01      	cmp	r3, #1
 8011888:	d00a      	beq.n	80118a0 <_raise_r+0x4c>
 801188a:	1c59      	adds	r1, r3, #1
 801188c:	d103      	bne.n	8011896 <_raise_r+0x42>
 801188e:	2316      	movs	r3, #22
 8011890:	6003      	str	r3, [r0, #0]
 8011892:	2001      	movs	r0, #1
 8011894:	e7e7      	b.n	8011866 <_raise_r+0x12>
 8011896:	2100      	movs	r1, #0
 8011898:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801189c:	4620      	mov	r0, r4
 801189e:	4798      	blx	r3
 80118a0:	2000      	movs	r0, #0
 80118a2:	e7e0      	b.n	8011866 <_raise_r+0x12>

080118a4 <raise>:
 80118a4:	4b02      	ldr	r3, [pc, #8]	@ (80118b0 <raise+0xc>)
 80118a6:	4601      	mov	r1, r0
 80118a8:	6818      	ldr	r0, [r3, #0]
 80118aa:	f7ff bfd3 	b.w	8011854 <_raise_r>
 80118ae:	bf00      	nop
 80118b0:	20000260 	.word	0x20000260

080118b4 <_kill_r>:
 80118b4:	b538      	push	{r3, r4, r5, lr}
 80118b6:	4d07      	ldr	r5, [pc, #28]	@ (80118d4 <_kill_r+0x20>)
 80118b8:	2300      	movs	r3, #0
 80118ba:	4604      	mov	r4, r0
 80118bc:	4608      	mov	r0, r1
 80118be:	4611      	mov	r1, r2
 80118c0:	602b      	str	r3, [r5, #0]
 80118c2:	f7f2 ff43 	bl	800474c <_kill>
 80118c6:	1c43      	adds	r3, r0, #1
 80118c8:	d102      	bne.n	80118d0 <_kill_r+0x1c>
 80118ca:	682b      	ldr	r3, [r5, #0]
 80118cc:	b103      	cbz	r3, 80118d0 <_kill_r+0x1c>
 80118ce:	6023      	str	r3, [r4, #0]
 80118d0:	bd38      	pop	{r3, r4, r5, pc}
 80118d2:	bf00      	nop
 80118d4:	2001c148 	.word	0x2001c148

080118d8 <_getpid_r>:
 80118d8:	f7f2 bf30 	b.w	800473c <_getpid>

080118dc <__swhatbuf_r>:
 80118dc:	b570      	push	{r4, r5, r6, lr}
 80118de:	460c      	mov	r4, r1
 80118e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80118e4:	2900      	cmp	r1, #0
 80118e6:	b096      	sub	sp, #88	@ 0x58
 80118e8:	4615      	mov	r5, r2
 80118ea:	461e      	mov	r6, r3
 80118ec:	da0d      	bge.n	801190a <__swhatbuf_r+0x2e>
 80118ee:	89a3      	ldrh	r3, [r4, #12]
 80118f0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80118f4:	f04f 0100 	mov.w	r1, #0
 80118f8:	bf14      	ite	ne
 80118fa:	2340      	movne	r3, #64	@ 0x40
 80118fc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8011900:	2000      	movs	r0, #0
 8011902:	6031      	str	r1, [r6, #0]
 8011904:	602b      	str	r3, [r5, #0]
 8011906:	b016      	add	sp, #88	@ 0x58
 8011908:	bd70      	pop	{r4, r5, r6, pc}
 801190a:	466a      	mov	r2, sp
 801190c:	f000 f848 	bl	80119a0 <_fstat_r>
 8011910:	2800      	cmp	r0, #0
 8011912:	dbec      	blt.n	80118ee <__swhatbuf_r+0x12>
 8011914:	9901      	ldr	r1, [sp, #4]
 8011916:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801191a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801191e:	4259      	negs	r1, r3
 8011920:	4159      	adcs	r1, r3
 8011922:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011926:	e7eb      	b.n	8011900 <__swhatbuf_r+0x24>

08011928 <__smakebuf_r>:
 8011928:	898b      	ldrh	r3, [r1, #12]
 801192a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801192c:	079d      	lsls	r5, r3, #30
 801192e:	4606      	mov	r6, r0
 8011930:	460c      	mov	r4, r1
 8011932:	d507      	bpl.n	8011944 <__smakebuf_r+0x1c>
 8011934:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8011938:	6023      	str	r3, [r4, #0]
 801193a:	6123      	str	r3, [r4, #16]
 801193c:	2301      	movs	r3, #1
 801193e:	6163      	str	r3, [r4, #20]
 8011940:	b003      	add	sp, #12
 8011942:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011944:	ab01      	add	r3, sp, #4
 8011946:	466a      	mov	r2, sp
 8011948:	f7ff ffc8 	bl	80118dc <__swhatbuf_r>
 801194c:	9f00      	ldr	r7, [sp, #0]
 801194e:	4605      	mov	r5, r0
 8011950:	4639      	mov	r1, r7
 8011952:	4630      	mov	r0, r6
 8011954:	f7fe fc08 	bl	8010168 <_malloc_r>
 8011958:	b948      	cbnz	r0, 801196e <__smakebuf_r+0x46>
 801195a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801195e:	059a      	lsls	r2, r3, #22
 8011960:	d4ee      	bmi.n	8011940 <__smakebuf_r+0x18>
 8011962:	f023 0303 	bic.w	r3, r3, #3
 8011966:	f043 0302 	orr.w	r3, r3, #2
 801196a:	81a3      	strh	r3, [r4, #12]
 801196c:	e7e2      	b.n	8011934 <__smakebuf_r+0xc>
 801196e:	89a3      	ldrh	r3, [r4, #12]
 8011970:	6020      	str	r0, [r4, #0]
 8011972:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011976:	81a3      	strh	r3, [r4, #12]
 8011978:	9b01      	ldr	r3, [sp, #4]
 801197a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801197e:	b15b      	cbz	r3, 8011998 <__smakebuf_r+0x70>
 8011980:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011984:	4630      	mov	r0, r6
 8011986:	f000 f81d 	bl	80119c4 <_isatty_r>
 801198a:	b128      	cbz	r0, 8011998 <__smakebuf_r+0x70>
 801198c:	89a3      	ldrh	r3, [r4, #12]
 801198e:	f023 0303 	bic.w	r3, r3, #3
 8011992:	f043 0301 	orr.w	r3, r3, #1
 8011996:	81a3      	strh	r3, [r4, #12]
 8011998:	89a3      	ldrh	r3, [r4, #12]
 801199a:	431d      	orrs	r5, r3
 801199c:	81a5      	strh	r5, [r4, #12]
 801199e:	e7cf      	b.n	8011940 <__smakebuf_r+0x18>

080119a0 <_fstat_r>:
 80119a0:	b538      	push	{r3, r4, r5, lr}
 80119a2:	4d07      	ldr	r5, [pc, #28]	@ (80119c0 <_fstat_r+0x20>)
 80119a4:	2300      	movs	r3, #0
 80119a6:	4604      	mov	r4, r0
 80119a8:	4608      	mov	r0, r1
 80119aa:	4611      	mov	r1, r2
 80119ac:	602b      	str	r3, [r5, #0]
 80119ae:	f7f2 ff11 	bl	80047d4 <_fstat>
 80119b2:	1c43      	adds	r3, r0, #1
 80119b4:	d102      	bne.n	80119bc <_fstat_r+0x1c>
 80119b6:	682b      	ldr	r3, [r5, #0]
 80119b8:	b103      	cbz	r3, 80119bc <_fstat_r+0x1c>
 80119ba:	6023      	str	r3, [r4, #0]
 80119bc:	bd38      	pop	{r3, r4, r5, pc}
 80119be:	bf00      	nop
 80119c0:	2001c148 	.word	0x2001c148

080119c4 <_isatty_r>:
 80119c4:	b538      	push	{r3, r4, r5, lr}
 80119c6:	4d06      	ldr	r5, [pc, #24]	@ (80119e0 <_isatty_r+0x1c>)
 80119c8:	2300      	movs	r3, #0
 80119ca:	4604      	mov	r4, r0
 80119cc:	4608      	mov	r0, r1
 80119ce:	602b      	str	r3, [r5, #0]
 80119d0:	f7f2 ff10 	bl	80047f4 <_isatty>
 80119d4:	1c43      	adds	r3, r0, #1
 80119d6:	d102      	bne.n	80119de <_isatty_r+0x1a>
 80119d8:	682b      	ldr	r3, [r5, #0]
 80119da:	b103      	cbz	r3, 80119de <_isatty_r+0x1a>
 80119dc:	6023      	str	r3, [r4, #0]
 80119de:	bd38      	pop	{r3, r4, r5, pc}
 80119e0:	2001c148 	.word	0x2001c148

080119e4 <pow>:
 80119e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80119e6:	ed2d 8b02 	vpush	{d8}
 80119ea:	eeb0 8a40 	vmov.f32	s16, s0
 80119ee:	eef0 8a60 	vmov.f32	s17, s1
 80119f2:	ec55 4b11 	vmov	r4, r5, d1
 80119f6:	f000 f977 	bl	8011ce8 <__ieee754_pow>
 80119fa:	4622      	mov	r2, r4
 80119fc:	462b      	mov	r3, r5
 80119fe:	4620      	mov	r0, r4
 8011a00:	4629      	mov	r1, r5
 8011a02:	ec57 6b10 	vmov	r6, r7, d0
 8011a06:	f7ef f8e9 	bl	8000bdc <__aeabi_dcmpun>
 8011a0a:	2800      	cmp	r0, #0
 8011a0c:	d13b      	bne.n	8011a86 <pow+0xa2>
 8011a0e:	ec51 0b18 	vmov	r0, r1, d8
 8011a12:	2200      	movs	r2, #0
 8011a14:	2300      	movs	r3, #0
 8011a16:	f7ef f8af 	bl	8000b78 <__aeabi_dcmpeq>
 8011a1a:	b1b8      	cbz	r0, 8011a4c <pow+0x68>
 8011a1c:	2200      	movs	r2, #0
 8011a1e:	2300      	movs	r3, #0
 8011a20:	4620      	mov	r0, r4
 8011a22:	4629      	mov	r1, r5
 8011a24:	f7ef f8a8 	bl	8000b78 <__aeabi_dcmpeq>
 8011a28:	2800      	cmp	r0, #0
 8011a2a:	d146      	bne.n	8011aba <pow+0xd6>
 8011a2c:	ec45 4b10 	vmov	d0, r4, r5
 8011a30:	f000 f874 	bl	8011b1c <finite>
 8011a34:	b338      	cbz	r0, 8011a86 <pow+0xa2>
 8011a36:	2200      	movs	r2, #0
 8011a38:	2300      	movs	r3, #0
 8011a3a:	4620      	mov	r0, r4
 8011a3c:	4629      	mov	r1, r5
 8011a3e:	f7ef f8a5 	bl	8000b8c <__aeabi_dcmplt>
 8011a42:	b300      	cbz	r0, 8011a86 <pow+0xa2>
 8011a44:	f7fd ffa0 	bl	800f988 <__errno>
 8011a48:	2322      	movs	r3, #34	@ 0x22
 8011a4a:	e01b      	b.n	8011a84 <pow+0xa0>
 8011a4c:	ec47 6b10 	vmov	d0, r6, r7
 8011a50:	f000 f864 	bl	8011b1c <finite>
 8011a54:	b9e0      	cbnz	r0, 8011a90 <pow+0xac>
 8011a56:	eeb0 0a48 	vmov.f32	s0, s16
 8011a5a:	eef0 0a68 	vmov.f32	s1, s17
 8011a5e:	f000 f85d 	bl	8011b1c <finite>
 8011a62:	b1a8      	cbz	r0, 8011a90 <pow+0xac>
 8011a64:	ec45 4b10 	vmov	d0, r4, r5
 8011a68:	f000 f858 	bl	8011b1c <finite>
 8011a6c:	b180      	cbz	r0, 8011a90 <pow+0xac>
 8011a6e:	4632      	mov	r2, r6
 8011a70:	463b      	mov	r3, r7
 8011a72:	4630      	mov	r0, r6
 8011a74:	4639      	mov	r1, r7
 8011a76:	f7ef f8b1 	bl	8000bdc <__aeabi_dcmpun>
 8011a7a:	2800      	cmp	r0, #0
 8011a7c:	d0e2      	beq.n	8011a44 <pow+0x60>
 8011a7e:	f7fd ff83 	bl	800f988 <__errno>
 8011a82:	2321      	movs	r3, #33	@ 0x21
 8011a84:	6003      	str	r3, [r0, #0]
 8011a86:	ecbd 8b02 	vpop	{d8}
 8011a8a:	ec47 6b10 	vmov	d0, r6, r7
 8011a8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011a90:	2200      	movs	r2, #0
 8011a92:	2300      	movs	r3, #0
 8011a94:	4630      	mov	r0, r6
 8011a96:	4639      	mov	r1, r7
 8011a98:	f7ef f86e 	bl	8000b78 <__aeabi_dcmpeq>
 8011a9c:	2800      	cmp	r0, #0
 8011a9e:	d0f2      	beq.n	8011a86 <pow+0xa2>
 8011aa0:	eeb0 0a48 	vmov.f32	s0, s16
 8011aa4:	eef0 0a68 	vmov.f32	s1, s17
 8011aa8:	f000 f838 	bl	8011b1c <finite>
 8011aac:	2800      	cmp	r0, #0
 8011aae:	d0ea      	beq.n	8011a86 <pow+0xa2>
 8011ab0:	ec45 4b10 	vmov	d0, r4, r5
 8011ab4:	f000 f832 	bl	8011b1c <finite>
 8011ab8:	e7c3      	b.n	8011a42 <pow+0x5e>
 8011aba:	4f01      	ldr	r7, [pc, #4]	@ (8011ac0 <pow+0xdc>)
 8011abc:	2600      	movs	r6, #0
 8011abe:	e7e2      	b.n	8011a86 <pow+0xa2>
 8011ac0:	3ff00000 	.word	0x3ff00000

08011ac4 <sqrt>:
 8011ac4:	b538      	push	{r3, r4, r5, lr}
 8011ac6:	ed2d 8b02 	vpush	{d8}
 8011aca:	ec55 4b10 	vmov	r4, r5, d0
 8011ace:	f000 f831 	bl	8011b34 <__ieee754_sqrt>
 8011ad2:	4622      	mov	r2, r4
 8011ad4:	462b      	mov	r3, r5
 8011ad6:	4620      	mov	r0, r4
 8011ad8:	4629      	mov	r1, r5
 8011ada:	eeb0 8a40 	vmov.f32	s16, s0
 8011ade:	eef0 8a60 	vmov.f32	s17, s1
 8011ae2:	f7ef f87b 	bl	8000bdc <__aeabi_dcmpun>
 8011ae6:	b990      	cbnz	r0, 8011b0e <sqrt+0x4a>
 8011ae8:	2200      	movs	r2, #0
 8011aea:	2300      	movs	r3, #0
 8011aec:	4620      	mov	r0, r4
 8011aee:	4629      	mov	r1, r5
 8011af0:	f7ef f84c 	bl	8000b8c <__aeabi_dcmplt>
 8011af4:	b158      	cbz	r0, 8011b0e <sqrt+0x4a>
 8011af6:	f7fd ff47 	bl	800f988 <__errno>
 8011afa:	2321      	movs	r3, #33	@ 0x21
 8011afc:	6003      	str	r3, [r0, #0]
 8011afe:	2200      	movs	r2, #0
 8011b00:	2300      	movs	r3, #0
 8011b02:	4610      	mov	r0, r2
 8011b04:	4619      	mov	r1, r3
 8011b06:	f7ee fef9 	bl	80008fc <__aeabi_ddiv>
 8011b0a:	ec41 0b18 	vmov	d8, r0, r1
 8011b0e:	eeb0 0a48 	vmov.f32	s0, s16
 8011b12:	eef0 0a68 	vmov.f32	s1, s17
 8011b16:	ecbd 8b02 	vpop	{d8}
 8011b1a:	bd38      	pop	{r3, r4, r5, pc}

08011b1c <finite>:
 8011b1c:	b082      	sub	sp, #8
 8011b1e:	ed8d 0b00 	vstr	d0, [sp]
 8011b22:	9801      	ldr	r0, [sp, #4]
 8011b24:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8011b28:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8011b2c:	0fc0      	lsrs	r0, r0, #31
 8011b2e:	b002      	add	sp, #8
 8011b30:	4770      	bx	lr
	...

08011b34 <__ieee754_sqrt>:
 8011b34:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011b38:	4a68      	ldr	r2, [pc, #416]	@ (8011cdc <__ieee754_sqrt+0x1a8>)
 8011b3a:	ec55 4b10 	vmov	r4, r5, d0
 8011b3e:	43aa      	bics	r2, r5
 8011b40:	462b      	mov	r3, r5
 8011b42:	4621      	mov	r1, r4
 8011b44:	d110      	bne.n	8011b68 <__ieee754_sqrt+0x34>
 8011b46:	4622      	mov	r2, r4
 8011b48:	4620      	mov	r0, r4
 8011b4a:	4629      	mov	r1, r5
 8011b4c:	f7ee fdac 	bl	80006a8 <__aeabi_dmul>
 8011b50:	4602      	mov	r2, r0
 8011b52:	460b      	mov	r3, r1
 8011b54:	4620      	mov	r0, r4
 8011b56:	4629      	mov	r1, r5
 8011b58:	f7ee fbf0 	bl	800033c <__adddf3>
 8011b5c:	4604      	mov	r4, r0
 8011b5e:	460d      	mov	r5, r1
 8011b60:	ec45 4b10 	vmov	d0, r4, r5
 8011b64:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011b68:	2d00      	cmp	r5, #0
 8011b6a:	dc0e      	bgt.n	8011b8a <__ieee754_sqrt+0x56>
 8011b6c:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8011b70:	4322      	orrs	r2, r4
 8011b72:	d0f5      	beq.n	8011b60 <__ieee754_sqrt+0x2c>
 8011b74:	b19d      	cbz	r5, 8011b9e <__ieee754_sqrt+0x6a>
 8011b76:	4622      	mov	r2, r4
 8011b78:	4620      	mov	r0, r4
 8011b7a:	4629      	mov	r1, r5
 8011b7c:	f7ee fbdc 	bl	8000338 <__aeabi_dsub>
 8011b80:	4602      	mov	r2, r0
 8011b82:	460b      	mov	r3, r1
 8011b84:	f7ee feba 	bl	80008fc <__aeabi_ddiv>
 8011b88:	e7e8      	b.n	8011b5c <__ieee754_sqrt+0x28>
 8011b8a:	152a      	asrs	r2, r5, #20
 8011b8c:	d115      	bne.n	8011bba <__ieee754_sqrt+0x86>
 8011b8e:	2000      	movs	r0, #0
 8011b90:	e009      	b.n	8011ba6 <__ieee754_sqrt+0x72>
 8011b92:	0acb      	lsrs	r3, r1, #11
 8011b94:	3a15      	subs	r2, #21
 8011b96:	0549      	lsls	r1, r1, #21
 8011b98:	2b00      	cmp	r3, #0
 8011b9a:	d0fa      	beq.n	8011b92 <__ieee754_sqrt+0x5e>
 8011b9c:	e7f7      	b.n	8011b8e <__ieee754_sqrt+0x5a>
 8011b9e:	462a      	mov	r2, r5
 8011ba0:	e7fa      	b.n	8011b98 <__ieee754_sqrt+0x64>
 8011ba2:	005b      	lsls	r3, r3, #1
 8011ba4:	3001      	adds	r0, #1
 8011ba6:	02dc      	lsls	r4, r3, #11
 8011ba8:	d5fb      	bpl.n	8011ba2 <__ieee754_sqrt+0x6e>
 8011baa:	1e44      	subs	r4, r0, #1
 8011bac:	1b12      	subs	r2, r2, r4
 8011bae:	f1c0 0420 	rsb	r4, r0, #32
 8011bb2:	fa21 f404 	lsr.w	r4, r1, r4
 8011bb6:	4323      	orrs	r3, r4
 8011bb8:	4081      	lsls	r1, r0
 8011bba:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011bbe:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 8011bc2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8011bc6:	07d2      	lsls	r2, r2, #31
 8011bc8:	bf5c      	itt	pl
 8011bca:	005b      	lslpl	r3, r3, #1
 8011bcc:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8011bd0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8011bd4:	bf58      	it	pl
 8011bd6:	0049      	lslpl	r1, r1, #1
 8011bd8:	2600      	movs	r6, #0
 8011bda:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8011bde:	106d      	asrs	r5, r5, #1
 8011be0:	0049      	lsls	r1, r1, #1
 8011be2:	2016      	movs	r0, #22
 8011be4:	4632      	mov	r2, r6
 8011be6:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8011bea:	1917      	adds	r7, r2, r4
 8011bec:	429f      	cmp	r7, r3
 8011bee:	bfde      	ittt	le
 8011bf0:	193a      	addle	r2, r7, r4
 8011bf2:	1bdb      	suble	r3, r3, r7
 8011bf4:	1936      	addle	r6, r6, r4
 8011bf6:	0fcf      	lsrs	r7, r1, #31
 8011bf8:	3801      	subs	r0, #1
 8011bfa:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 8011bfe:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8011c02:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8011c06:	d1f0      	bne.n	8011bea <__ieee754_sqrt+0xb6>
 8011c08:	4604      	mov	r4, r0
 8011c0a:	2720      	movs	r7, #32
 8011c0c:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8011c10:	429a      	cmp	r2, r3
 8011c12:	eb00 0e0c 	add.w	lr, r0, ip
 8011c16:	db02      	blt.n	8011c1e <__ieee754_sqrt+0xea>
 8011c18:	d113      	bne.n	8011c42 <__ieee754_sqrt+0x10e>
 8011c1a:	458e      	cmp	lr, r1
 8011c1c:	d811      	bhi.n	8011c42 <__ieee754_sqrt+0x10e>
 8011c1e:	f1be 0f00 	cmp.w	lr, #0
 8011c22:	eb0e 000c 	add.w	r0, lr, ip
 8011c26:	da42      	bge.n	8011cae <__ieee754_sqrt+0x17a>
 8011c28:	2800      	cmp	r0, #0
 8011c2a:	db40      	blt.n	8011cae <__ieee754_sqrt+0x17a>
 8011c2c:	f102 0801 	add.w	r8, r2, #1
 8011c30:	1a9b      	subs	r3, r3, r2
 8011c32:	458e      	cmp	lr, r1
 8011c34:	bf88      	it	hi
 8011c36:	f103 33ff 	addhi.w	r3, r3, #4294967295	@ 0xffffffff
 8011c3a:	eba1 010e 	sub.w	r1, r1, lr
 8011c3e:	4464      	add	r4, ip
 8011c40:	4642      	mov	r2, r8
 8011c42:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8011c46:	3f01      	subs	r7, #1
 8011c48:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8011c4c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8011c50:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8011c54:	d1dc      	bne.n	8011c10 <__ieee754_sqrt+0xdc>
 8011c56:	4319      	orrs	r1, r3
 8011c58:	d01b      	beq.n	8011c92 <__ieee754_sqrt+0x15e>
 8011c5a:	f8df a084 	ldr.w	sl, [pc, #132]	@ 8011ce0 <__ieee754_sqrt+0x1ac>
 8011c5e:	f8df b084 	ldr.w	fp, [pc, #132]	@ 8011ce4 <__ieee754_sqrt+0x1b0>
 8011c62:	e9da 0100 	ldrd	r0, r1, [sl]
 8011c66:	e9db 2300 	ldrd	r2, r3, [fp]
 8011c6a:	f7ee fb65 	bl	8000338 <__aeabi_dsub>
 8011c6e:	e9da 8900 	ldrd	r8, r9, [sl]
 8011c72:	4602      	mov	r2, r0
 8011c74:	460b      	mov	r3, r1
 8011c76:	4640      	mov	r0, r8
 8011c78:	4649      	mov	r1, r9
 8011c7a:	f7ee ff91 	bl	8000ba0 <__aeabi_dcmple>
 8011c7e:	b140      	cbz	r0, 8011c92 <__ieee754_sqrt+0x15e>
 8011c80:	f1b4 3fff 	cmp.w	r4, #4294967295	@ 0xffffffff
 8011c84:	e9da 0100 	ldrd	r0, r1, [sl]
 8011c88:	e9db 2300 	ldrd	r2, r3, [fp]
 8011c8c:	d111      	bne.n	8011cb2 <__ieee754_sqrt+0x17e>
 8011c8e:	3601      	adds	r6, #1
 8011c90:	463c      	mov	r4, r7
 8011c92:	1072      	asrs	r2, r6, #1
 8011c94:	0863      	lsrs	r3, r4, #1
 8011c96:	07f1      	lsls	r1, r6, #31
 8011c98:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 8011c9c:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 8011ca0:	bf48      	it	mi
 8011ca2:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 8011ca6:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 8011caa:	4618      	mov	r0, r3
 8011cac:	e756      	b.n	8011b5c <__ieee754_sqrt+0x28>
 8011cae:	4690      	mov	r8, r2
 8011cb0:	e7be      	b.n	8011c30 <__ieee754_sqrt+0xfc>
 8011cb2:	f7ee fb43 	bl	800033c <__adddf3>
 8011cb6:	e9da 8900 	ldrd	r8, r9, [sl]
 8011cba:	4602      	mov	r2, r0
 8011cbc:	460b      	mov	r3, r1
 8011cbe:	4640      	mov	r0, r8
 8011cc0:	4649      	mov	r1, r9
 8011cc2:	f7ee ff63 	bl	8000b8c <__aeabi_dcmplt>
 8011cc6:	b120      	cbz	r0, 8011cd2 <__ieee754_sqrt+0x19e>
 8011cc8:	1ca0      	adds	r0, r4, #2
 8011cca:	bf08      	it	eq
 8011ccc:	3601      	addeq	r6, #1
 8011cce:	3402      	adds	r4, #2
 8011cd0:	e7df      	b.n	8011c92 <__ieee754_sqrt+0x15e>
 8011cd2:	1c63      	adds	r3, r4, #1
 8011cd4:	f023 0401 	bic.w	r4, r3, #1
 8011cd8:	e7db      	b.n	8011c92 <__ieee754_sqrt+0x15e>
 8011cda:	bf00      	nop
 8011cdc:	7ff00000 	.word	0x7ff00000
 8011ce0:	200002b8 	.word	0x200002b8
 8011ce4:	200002b0 	.word	0x200002b0

08011ce8 <__ieee754_pow>:
 8011ce8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011cec:	b091      	sub	sp, #68	@ 0x44
 8011cee:	ed8d 1b00 	vstr	d1, [sp]
 8011cf2:	e9dd 1900 	ldrd	r1, r9, [sp]
 8011cf6:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 8011cfa:	ea5a 0001 	orrs.w	r0, sl, r1
 8011cfe:	ec57 6b10 	vmov	r6, r7, d0
 8011d02:	d113      	bne.n	8011d2c <__ieee754_pow+0x44>
 8011d04:	19b3      	adds	r3, r6, r6
 8011d06:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 8011d0a:	4152      	adcs	r2, r2
 8011d0c:	4298      	cmp	r0, r3
 8011d0e:	4b98      	ldr	r3, [pc, #608]	@ (8011f70 <__ieee754_pow+0x288>)
 8011d10:	4193      	sbcs	r3, r2
 8011d12:	f080 84ea 	bcs.w	80126ea <__ieee754_pow+0xa02>
 8011d16:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011d1a:	4630      	mov	r0, r6
 8011d1c:	4639      	mov	r1, r7
 8011d1e:	f7ee fb0d 	bl	800033c <__adddf3>
 8011d22:	ec41 0b10 	vmov	d0, r0, r1
 8011d26:	b011      	add	sp, #68	@ 0x44
 8011d28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011d2c:	4a91      	ldr	r2, [pc, #580]	@ (8011f74 <__ieee754_pow+0x28c>)
 8011d2e:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8011d32:	4590      	cmp	r8, r2
 8011d34:	463d      	mov	r5, r7
 8011d36:	4633      	mov	r3, r6
 8011d38:	d806      	bhi.n	8011d48 <__ieee754_pow+0x60>
 8011d3a:	d101      	bne.n	8011d40 <__ieee754_pow+0x58>
 8011d3c:	2e00      	cmp	r6, #0
 8011d3e:	d1ea      	bne.n	8011d16 <__ieee754_pow+0x2e>
 8011d40:	4592      	cmp	sl, r2
 8011d42:	d801      	bhi.n	8011d48 <__ieee754_pow+0x60>
 8011d44:	d10e      	bne.n	8011d64 <__ieee754_pow+0x7c>
 8011d46:	b169      	cbz	r1, 8011d64 <__ieee754_pow+0x7c>
 8011d48:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 8011d4c:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 8011d50:	431d      	orrs	r5, r3
 8011d52:	d1e0      	bne.n	8011d16 <__ieee754_pow+0x2e>
 8011d54:	e9dd 3200 	ldrd	r3, r2, [sp]
 8011d58:	18db      	adds	r3, r3, r3
 8011d5a:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 8011d5e:	4152      	adcs	r2, r2
 8011d60:	429d      	cmp	r5, r3
 8011d62:	e7d4      	b.n	8011d0e <__ieee754_pow+0x26>
 8011d64:	2d00      	cmp	r5, #0
 8011d66:	46c3      	mov	fp, r8
 8011d68:	da3a      	bge.n	8011de0 <__ieee754_pow+0xf8>
 8011d6a:	4a83      	ldr	r2, [pc, #524]	@ (8011f78 <__ieee754_pow+0x290>)
 8011d6c:	4592      	cmp	sl, r2
 8011d6e:	d84d      	bhi.n	8011e0c <__ieee754_pow+0x124>
 8011d70:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 8011d74:	4592      	cmp	sl, r2
 8011d76:	f240 84c7 	bls.w	8012708 <__ieee754_pow+0xa20>
 8011d7a:	ea4f 522a 	mov.w	r2, sl, asr #20
 8011d7e:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 8011d82:	2a14      	cmp	r2, #20
 8011d84:	dd0f      	ble.n	8011da6 <__ieee754_pow+0xbe>
 8011d86:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 8011d8a:	fa21 f402 	lsr.w	r4, r1, r2
 8011d8e:	fa04 f202 	lsl.w	r2, r4, r2
 8011d92:	428a      	cmp	r2, r1
 8011d94:	f040 84b8 	bne.w	8012708 <__ieee754_pow+0xa20>
 8011d98:	f004 0401 	and.w	r4, r4, #1
 8011d9c:	f1c4 0402 	rsb	r4, r4, #2
 8011da0:	2900      	cmp	r1, #0
 8011da2:	d158      	bne.n	8011e56 <__ieee754_pow+0x16e>
 8011da4:	e00e      	b.n	8011dc4 <__ieee754_pow+0xdc>
 8011da6:	2900      	cmp	r1, #0
 8011da8:	d154      	bne.n	8011e54 <__ieee754_pow+0x16c>
 8011daa:	f1c2 0214 	rsb	r2, r2, #20
 8011dae:	fa4a f402 	asr.w	r4, sl, r2
 8011db2:	fa04 f202 	lsl.w	r2, r4, r2
 8011db6:	4552      	cmp	r2, sl
 8011db8:	f040 84a3 	bne.w	8012702 <__ieee754_pow+0xa1a>
 8011dbc:	f004 0401 	and.w	r4, r4, #1
 8011dc0:	f1c4 0402 	rsb	r4, r4, #2
 8011dc4:	4a6d      	ldr	r2, [pc, #436]	@ (8011f7c <__ieee754_pow+0x294>)
 8011dc6:	4592      	cmp	sl, r2
 8011dc8:	d12e      	bne.n	8011e28 <__ieee754_pow+0x140>
 8011dca:	f1b9 0f00 	cmp.w	r9, #0
 8011dce:	f280 8494 	bge.w	80126fa <__ieee754_pow+0xa12>
 8011dd2:	496a      	ldr	r1, [pc, #424]	@ (8011f7c <__ieee754_pow+0x294>)
 8011dd4:	4632      	mov	r2, r6
 8011dd6:	463b      	mov	r3, r7
 8011dd8:	2000      	movs	r0, #0
 8011dda:	f7ee fd8f 	bl	80008fc <__aeabi_ddiv>
 8011dde:	e7a0      	b.n	8011d22 <__ieee754_pow+0x3a>
 8011de0:	2400      	movs	r4, #0
 8011de2:	bbc1      	cbnz	r1, 8011e56 <__ieee754_pow+0x16e>
 8011de4:	4a63      	ldr	r2, [pc, #396]	@ (8011f74 <__ieee754_pow+0x28c>)
 8011de6:	4592      	cmp	sl, r2
 8011de8:	d1ec      	bne.n	8011dc4 <__ieee754_pow+0xdc>
 8011dea:	f108 4240 	add.w	r2, r8, #3221225472	@ 0xc0000000
 8011dee:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 8011df2:	431a      	orrs	r2, r3
 8011df4:	f000 8479 	beq.w	80126ea <__ieee754_pow+0xa02>
 8011df8:	4b61      	ldr	r3, [pc, #388]	@ (8011f80 <__ieee754_pow+0x298>)
 8011dfa:	4598      	cmp	r8, r3
 8011dfc:	d908      	bls.n	8011e10 <__ieee754_pow+0x128>
 8011dfe:	f1b9 0f00 	cmp.w	r9, #0
 8011e02:	f2c0 8476 	blt.w	80126f2 <__ieee754_pow+0xa0a>
 8011e06:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011e0a:	e78a      	b.n	8011d22 <__ieee754_pow+0x3a>
 8011e0c:	2402      	movs	r4, #2
 8011e0e:	e7e8      	b.n	8011de2 <__ieee754_pow+0xfa>
 8011e10:	f1b9 0f00 	cmp.w	r9, #0
 8011e14:	f04f 0000 	mov.w	r0, #0
 8011e18:	f04f 0100 	mov.w	r1, #0
 8011e1c:	da81      	bge.n	8011d22 <__ieee754_pow+0x3a>
 8011e1e:	e9dd 0300 	ldrd	r0, r3, [sp]
 8011e22:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8011e26:	e77c      	b.n	8011d22 <__ieee754_pow+0x3a>
 8011e28:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 8011e2c:	d106      	bne.n	8011e3c <__ieee754_pow+0x154>
 8011e2e:	4632      	mov	r2, r6
 8011e30:	463b      	mov	r3, r7
 8011e32:	4630      	mov	r0, r6
 8011e34:	4639      	mov	r1, r7
 8011e36:	f7ee fc37 	bl	80006a8 <__aeabi_dmul>
 8011e3a:	e772      	b.n	8011d22 <__ieee754_pow+0x3a>
 8011e3c:	4a51      	ldr	r2, [pc, #324]	@ (8011f84 <__ieee754_pow+0x29c>)
 8011e3e:	4591      	cmp	r9, r2
 8011e40:	d109      	bne.n	8011e56 <__ieee754_pow+0x16e>
 8011e42:	2d00      	cmp	r5, #0
 8011e44:	db07      	blt.n	8011e56 <__ieee754_pow+0x16e>
 8011e46:	ec47 6b10 	vmov	d0, r6, r7
 8011e4a:	b011      	add	sp, #68	@ 0x44
 8011e4c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011e50:	f7ff be70 	b.w	8011b34 <__ieee754_sqrt>
 8011e54:	2400      	movs	r4, #0
 8011e56:	ec47 6b10 	vmov	d0, r6, r7
 8011e5a:	9302      	str	r3, [sp, #8]
 8011e5c:	f000 fc88 	bl	8012770 <fabs>
 8011e60:	9b02      	ldr	r3, [sp, #8]
 8011e62:	ec51 0b10 	vmov	r0, r1, d0
 8011e66:	bb53      	cbnz	r3, 8011ebe <__ieee754_pow+0x1d6>
 8011e68:	4b44      	ldr	r3, [pc, #272]	@ (8011f7c <__ieee754_pow+0x294>)
 8011e6a:	f025 4240 	bic.w	r2, r5, #3221225472	@ 0xc0000000
 8011e6e:	429a      	cmp	r2, r3
 8011e70:	d002      	beq.n	8011e78 <__ieee754_pow+0x190>
 8011e72:	f1b8 0f00 	cmp.w	r8, #0
 8011e76:	d122      	bne.n	8011ebe <__ieee754_pow+0x1d6>
 8011e78:	f1b9 0f00 	cmp.w	r9, #0
 8011e7c:	da05      	bge.n	8011e8a <__ieee754_pow+0x1a2>
 8011e7e:	4602      	mov	r2, r0
 8011e80:	460b      	mov	r3, r1
 8011e82:	2000      	movs	r0, #0
 8011e84:	493d      	ldr	r1, [pc, #244]	@ (8011f7c <__ieee754_pow+0x294>)
 8011e86:	f7ee fd39 	bl	80008fc <__aeabi_ddiv>
 8011e8a:	2d00      	cmp	r5, #0
 8011e8c:	f6bf af49 	bge.w	8011d22 <__ieee754_pow+0x3a>
 8011e90:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 8011e94:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 8011e98:	ea58 0804 	orrs.w	r8, r8, r4
 8011e9c:	d108      	bne.n	8011eb0 <__ieee754_pow+0x1c8>
 8011e9e:	4602      	mov	r2, r0
 8011ea0:	460b      	mov	r3, r1
 8011ea2:	4610      	mov	r0, r2
 8011ea4:	4619      	mov	r1, r3
 8011ea6:	f7ee fa47 	bl	8000338 <__aeabi_dsub>
 8011eaa:	4602      	mov	r2, r0
 8011eac:	460b      	mov	r3, r1
 8011eae:	e794      	b.n	8011dda <__ieee754_pow+0xf2>
 8011eb0:	2c01      	cmp	r4, #1
 8011eb2:	f47f af36 	bne.w	8011d22 <__ieee754_pow+0x3a>
 8011eb6:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8011eba:	4619      	mov	r1, r3
 8011ebc:	e731      	b.n	8011d22 <__ieee754_pow+0x3a>
 8011ebe:	0feb      	lsrs	r3, r5, #31
 8011ec0:	3b01      	subs	r3, #1
 8011ec2:	ea53 0204 	orrs.w	r2, r3, r4
 8011ec6:	d102      	bne.n	8011ece <__ieee754_pow+0x1e6>
 8011ec8:	4632      	mov	r2, r6
 8011eca:	463b      	mov	r3, r7
 8011ecc:	e7e9      	b.n	8011ea2 <__ieee754_pow+0x1ba>
 8011ece:	3c01      	subs	r4, #1
 8011ed0:	431c      	orrs	r4, r3
 8011ed2:	d016      	beq.n	8011f02 <__ieee754_pow+0x21a>
 8011ed4:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 8011f60 <__ieee754_pow+0x278>
 8011ed8:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 8011edc:	ed8d 7b02 	vstr	d7, [sp, #8]
 8011ee0:	f240 8112 	bls.w	8012108 <__ieee754_pow+0x420>
 8011ee4:	4b28      	ldr	r3, [pc, #160]	@ (8011f88 <__ieee754_pow+0x2a0>)
 8011ee6:	459a      	cmp	sl, r3
 8011ee8:	4b25      	ldr	r3, [pc, #148]	@ (8011f80 <__ieee754_pow+0x298>)
 8011eea:	d916      	bls.n	8011f1a <__ieee754_pow+0x232>
 8011eec:	4598      	cmp	r8, r3
 8011eee:	d80b      	bhi.n	8011f08 <__ieee754_pow+0x220>
 8011ef0:	f1b9 0f00 	cmp.w	r9, #0
 8011ef4:	da0b      	bge.n	8011f0e <__ieee754_pow+0x226>
 8011ef6:	2000      	movs	r0, #0
 8011ef8:	b011      	add	sp, #68	@ 0x44
 8011efa:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011efe:	f000 bcf3 	b.w	80128e8 <__math_oflow>
 8011f02:	ed9f 7b19 	vldr	d7, [pc, #100]	@ 8011f68 <__ieee754_pow+0x280>
 8011f06:	e7e7      	b.n	8011ed8 <__ieee754_pow+0x1f0>
 8011f08:	f1b9 0f00 	cmp.w	r9, #0
 8011f0c:	dcf3      	bgt.n	8011ef6 <__ieee754_pow+0x20e>
 8011f0e:	2000      	movs	r0, #0
 8011f10:	b011      	add	sp, #68	@ 0x44
 8011f12:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011f16:	f000 bcdf 	b.w	80128d8 <__math_uflow>
 8011f1a:	4598      	cmp	r8, r3
 8011f1c:	d20c      	bcs.n	8011f38 <__ieee754_pow+0x250>
 8011f1e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011f22:	2200      	movs	r2, #0
 8011f24:	2300      	movs	r3, #0
 8011f26:	f7ee fe31 	bl	8000b8c <__aeabi_dcmplt>
 8011f2a:	3800      	subs	r0, #0
 8011f2c:	bf18      	it	ne
 8011f2e:	2001      	movne	r0, #1
 8011f30:	f1b9 0f00 	cmp.w	r9, #0
 8011f34:	daec      	bge.n	8011f10 <__ieee754_pow+0x228>
 8011f36:	e7df      	b.n	8011ef8 <__ieee754_pow+0x210>
 8011f38:	4b10      	ldr	r3, [pc, #64]	@ (8011f7c <__ieee754_pow+0x294>)
 8011f3a:	4598      	cmp	r8, r3
 8011f3c:	f04f 0200 	mov.w	r2, #0
 8011f40:	d924      	bls.n	8011f8c <__ieee754_pow+0x2a4>
 8011f42:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011f46:	2300      	movs	r3, #0
 8011f48:	f7ee fe20 	bl	8000b8c <__aeabi_dcmplt>
 8011f4c:	3800      	subs	r0, #0
 8011f4e:	bf18      	it	ne
 8011f50:	2001      	movne	r0, #1
 8011f52:	f1b9 0f00 	cmp.w	r9, #0
 8011f56:	dccf      	bgt.n	8011ef8 <__ieee754_pow+0x210>
 8011f58:	e7da      	b.n	8011f10 <__ieee754_pow+0x228>
 8011f5a:	bf00      	nop
 8011f5c:	f3af 8000 	nop.w
 8011f60:	00000000 	.word	0x00000000
 8011f64:	3ff00000 	.word	0x3ff00000
 8011f68:	00000000 	.word	0x00000000
 8011f6c:	bff00000 	.word	0xbff00000
 8011f70:	fff00000 	.word	0xfff00000
 8011f74:	7ff00000 	.word	0x7ff00000
 8011f78:	433fffff 	.word	0x433fffff
 8011f7c:	3ff00000 	.word	0x3ff00000
 8011f80:	3fefffff 	.word	0x3fefffff
 8011f84:	3fe00000 	.word	0x3fe00000
 8011f88:	43f00000 	.word	0x43f00000
 8011f8c:	4b5a      	ldr	r3, [pc, #360]	@ (80120f8 <__ieee754_pow+0x410>)
 8011f8e:	f7ee f9d3 	bl	8000338 <__aeabi_dsub>
 8011f92:	a351      	add	r3, pc, #324	@ (adr r3, 80120d8 <__ieee754_pow+0x3f0>)
 8011f94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f98:	4604      	mov	r4, r0
 8011f9a:	460d      	mov	r5, r1
 8011f9c:	f7ee fb84 	bl	80006a8 <__aeabi_dmul>
 8011fa0:	a34f      	add	r3, pc, #316	@ (adr r3, 80120e0 <__ieee754_pow+0x3f8>)
 8011fa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011fa6:	4606      	mov	r6, r0
 8011fa8:	460f      	mov	r7, r1
 8011faa:	4620      	mov	r0, r4
 8011fac:	4629      	mov	r1, r5
 8011fae:	f7ee fb7b 	bl	80006a8 <__aeabi_dmul>
 8011fb2:	4b52      	ldr	r3, [pc, #328]	@ (80120fc <__ieee754_pow+0x414>)
 8011fb4:	4682      	mov	sl, r0
 8011fb6:	468b      	mov	fp, r1
 8011fb8:	2200      	movs	r2, #0
 8011fba:	4620      	mov	r0, r4
 8011fbc:	4629      	mov	r1, r5
 8011fbe:	f7ee fb73 	bl	80006a8 <__aeabi_dmul>
 8011fc2:	4602      	mov	r2, r0
 8011fc4:	460b      	mov	r3, r1
 8011fc6:	a148      	add	r1, pc, #288	@ (adr r1, 80120e8 <__ieee754_pow+0x400>)
 8011fc8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011fcc:	f7ee f9b4 	bl	8000338 <__aeabi_dsub>
 8011fd0:	4622      	mov	r2, r4
 8011fd2:	462b      	mov	r3, r5
 8011fd4:	f7ee fb68 	bl	80006a8 <__aeabi_dmul>
 8011fd8:	4602      	mov	r2, r0
 8011fda:	460b      	mov	r3, r1
 8011fdc:	2000      	movs	r0, #0
 8011fde:	4948      	ldr	r1, [pc, #288]	@ (8012100 <__ieee754_pow+0x418>)
 8011fe0:	f7ee f9aa 	bl	8000338 <__aeabi_dsub>
 8011fe4:	4622      	mov	r2, r4
 8011fe6:	4680      	mov	r8, r0
 8011fe8:	4689      	mov	r9, r1
 8011fea:	462b      	mov	r3, r5
 8011fec:	4620      	mov	r0, r4
 8011fee:	4629      	mov	r1, r5
 8011ff0:	f7ee fb5a 	bl	80006a8 <__aeabi_dmul>
 8011ff4:	4602      	mov	r2, r0
 8011ff6:	460b      	mov	r3, r1
 8011ff8:	4640      	mov	r0, r8
 8011ffa:	4649      	mov	r1, r9
 8011ffc:	f7ee fb54 	bl	80006a8 <__aeabi_dmul>
 8012000:	a33b      	add	r3, pc, #236	@ (adr r3, 80120f0 <__ieee754_pow+0x408>)
 8012002:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012006:	f7ee fb4f 	bl	80006a8 <__aeabi_dmul>
 801200a:	4602      	mov	r2, r0
 801200c:	460b      	mov	r3, r1
 801200e:	4650      	mov	r0, sl
 8012010:	4659      	mov	r1, fp
 8012012:	f7ee f991 	bl	8000338 <__aeabi_dsub>
 8012016:	4602      	mov	r2, r0
 8012018:	460b      	mov	r3, r1
 801201a:	4680      	mov	r8, r0
 801201c:	4689      	mov	r9, r1
 801201e:	4630      	mov	r0, r6
 8012020:	4639      	mov	r1, r7
 8012022:	f7ee f98b 	bl	800033c <__adddf3>
 8012026:	2400      	movs	r4, #0
 8012028:	4632      	mov	r2, r6
 801202a:	463b      	mov	r3, r7
 801202c:	4620      	mov	r0, r4
 801202e:	460d      	mov	r5, r1
 8012030:	f7ee f982 	bl	8000338 <__aeabi_dsub>
 8012034:	4602      	mov	r2, r0
 8012036:	460b      	mov	r3, r1
 8012038:	4640      	mov	r0, r8
 801203a:	4649      	mov	r1, r9
 801203c:	f7ee f97c 	bl	8000338 <__aeabi_dsub>
 8012040:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012044:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8012048:	2300      	movs	r3, #0
 801204a:	9304      	str	r3, [sp, #16]
 801204c:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8012050:	4606      	mov	r6, r0
 8012052:	460f      	mov	r7, r1
 8012054:	4652      	mov	r2, sl
 8012056:	465b      	mov	r3, fp
 8012058:	e9dd 0100 	ldrd	r0, r1, [sp]
 801205c:	f7ee f96c 	bl	8000338 <__aeabi_dsub>
 8012060:	4622      	mov	r2, r4
 8012062:	462b      	mov	r3, r5
 8012064:	f7ee fb20 	bl	80006a8 <__aeabi_dmul>
 8012068:	e9dd 2300 	ldrd	r2, r3, [sp]
 801206c:	4680      	mov	r8, r0
 801206e:	4689      	mov	r9, r1
 8012070:	4630      	mov	r0, r6
 8012072:	4639      	mov	r1, r7
 8012074:	f7ee fb18 	bl	80006a8 <__aeabi_dmul>
 8012078:	4602      	mov	r2, r0
 801207a:	460b      	mov	r3, r1
 801207c:	4640      	mov	r0, r8
 801207e:	4649      	mov	r1, r9
 8012080:	f7ee f95c 	bl	800033c <__adddf3>
 8012084:	4652      	mov	r2, sl
 8012086:	465b      	mov	r3, fp
 8012088:	4606      	mov	r6, r0
 801208a:	460f      	mov	r7, r1
 801208c:	4620      	mov	r0, r4
 801208e:	4629      	mov	r1, r5
 8012090:	f7ee fb0a 	bl	80006a8 <__aeabi_dmul>
 8012094:	460b      	mov	r3, r1
 8012096:	4602      	mov	r2, r0
 8012098:	4680      	mov	r8, r0
 801209a:	4689      	mov	r9, r1
 801209c:	4630      	mov	r0, r6
 801209e:	4639      	mov	r1, r7
 80120a0:	f7ee f94c 	bl	800033c <__adddf3>
 80120a4:	4b17      	ldr	r3, [pc, #92]	@ (8012104 <__ieee754_pow+0x41c>)
 80120a6:	4299      	cmp	r1, r3
 80120a8:	4604      	mov	r4, r0
 80120aa:	460d      	mov	r5, r1
 80120ac:	468a      	mov	sl, r1
 80120ae:	468b      	mov	fp, r1
 80120b0:	f340 82ef 	ble.w	8012692 <__ieee754_pow+0x9aa>
 80120b4:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 80120b8:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 80120bc:	4303      	orrs	r3, r0
 80120be:	f000 81e8 	beq.w	8012492 <__ieee754_pow+0x7aa>
 80120c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80120c6:	2200      	movs	r2, #0
 80120c8:	2300      	movs	r3, #0
 80120ca:	f7ee fd5f 	bl	8000b8c <__aeabi_dcmplt>
 80120ce:	3800      	subs	r0, #0
 80120d0:	bf18      	it	ne
 80120d2:	2001      	movne	r0, #1
 80120d4:	e710      	b.n	8011ef8 <__ieee754_pow+0x210>
 80120d6:	bf00      	nop
 80120d8:	60000000 	.word	0x60000000
 80120dc:	3ff71547 	.word	0x3ff71547
 80120e0:	f85ddf44 	.word	0xf85ddf44
 80120e4:	3e54ae0b 	.word	0x3e54ae0b
 80120e8:	55555555 	.word	0x55555555
 80120ec:	3fd55555 	.word	0x3fd55555
 80120f0:	652b82fe 	.word	0x652b82fe
 80120f4:	3ff71547 	.word	0x3ff71547
 80120f8:	3ff00000 	.word	0x3ff00000
 80120fc:	3fd00000 	.word	0x3fd00000
 8012100:	3fe00000 	.word	0x3fe00000
 8012104:	408fffff 	.word	0x408fffff
 8012108:	4bd5      	ldr	r3, [pc, #852]	@ (8012460 <__ieee754_pow+0x778>)
 801210a:	402b      	ands	r3, r5
 801210c:	2200      	movs	r2, #0
 801210e:	b92b      	cbnz	r3, 801211c <__ieee754_pow+0x434>
 8012110:	4bd4      	ldr	r3, [pc, #848]	@ (8012464 <__ieee754_pow+0x77c>)
 8012112:	f7ee fac9 	bl	80006a8 <__aeabi_dmul>
 8012116:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 801211a:	468b      	mov	fp, r1
 801211c:	ea4f 532b 	mov.w	r3, fp, asr #20
 8012120:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8012124:	4413      	add	r3, r2
 8012126:	930a      	str	r3, [sp, #40]	@ 0x28
 8012128:	4bcf      	ldr	r3, [pc, #828]	@ (8012468 <__ieee754_pow+0x780>)
 801212a:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 801212e:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 8012132:	459b      	cmp	fp, r3
 8012134:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8012138:	dd08      	ble.n	801214c <__ieee754_pow+0x464>
 801213a:	4bcc      	ldr	r3, [pc, #816]	@ (801246c <__ieee754_pow+0x784>)
 801213c:	459b      	cmp	fp, r3
 801213e:	f340 81a5 	ble.w	801248c <__ieee754_pow+0x7a4>
 8012142:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012144:	3301      	adds	r3, #1
 8012146:	930a      	str	r3, [sp, #40]	@ 0x28
 8012148:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 801214c:	f04f 0a00 	mov.w	sl, #0
 8012150:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8012154:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012156:	4bc6      	ldr	r3, [pc, #792]	@ (8012470 <__ieee754_pow+0x788>)
 8012158:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801215c:	ed93 7b00 	vldr	d7, [r3]
 8012160:	4629      	mov	r1, r5
 8012162:	ec53 2b17 	vmov	r2, r3, d7
 8012166:	ed8d 7b06 	vstr	d7, [sp, #24]
 801216a:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801216e:	f7ee f8e3 	bl	8000338 <__aeabi_dsub>
 8012172:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8012176:	4606      	mov	r6, r0
 8012178:	460f      	mov	r7, r1
 801217a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801217e:	f7ee f8dd 	bl	800033c <__adddf3>
 8012182:	4602      	mov	r2, r0
 8012184:	460b      	mov	r3, r1
 8012186:	2000      	movs	r0, #0
 8012188:	49ba      	ldr	r1, [pc, #744]	@ (8012474 <__ieee754_pow+0x78c>)
 801218a:	f7ee fbb7 	bl	80008fc <__aeabi_ddiv>
 801218e:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8012192:	4602      	mov	r2, r0
 8012194:	460b      	mov	r3, r1
 8012196:	4630      	mov	r0, r6
 8012198:	4639      	mov	r1, r7
 801219a:	f7ee fa85 	bl	80006a8 <__aeabi_dmul>
 801219e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80121a2:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 80121a6:	106d      	asrs	r5, r5, #1
 80121a8:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 80121ac:	f04f 0b00 	mov.w	fp, #0
 80121b0:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 80121b4:	4661      	mov	r1, ip
 80121b6:	2200      	movs	r2, #0
 80121b8:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 80121bc:	4658      	mov	r0, fp
 80121be:	46e1      	mov	r9, ip
 80121c0:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 80121c4:	4614      	mov	r4, r2
 80121c6:	461d      	mov	r5, r3
 80121c8:	f7ee fa6e 	bl	80006a8 <__aeabi_dmul>
 80121cc:	4602      	mov	r2, r0
 80121ce:	460b      	mov	r3, r1
 80121d0:	4630      	mov	r0, r6
 80121d2:	4639      	mov	r1, r7
 80121d4:	f7ee f8b0 	bl	8000338 <__aeabi_dsub>
 80121d8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80121dc:	4606      	mov	r6, r0
 80121de:	460f      	mov	r7, r1
 80121e0:	4620      	mov	r0, r4
 80121e2:	4629      	mov	r1, r5
 80121e4:	f7ee f8a8 	bl	8000338 <__aeabi_dsub>
 80121e8:	4602      	mov	r2, r0
 80121ea:	460b      	mov	r3, r1
 80121ec:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80121f0:	f7ee f8a2 	bl	8000338 <__aeabi_dsub>
 80121f4:	465a      	mov	r2, fp
 80121f6:	464b      	mov	r3, r9
 80121f8:	f7ee fa56 	bl	80006a8 <__aeabi_dmul>
 80121fc:	4602      	mov	r2, r0
 80121fe:	460b      	mov	r3, r1
 8012200:	4630      	mov	r0, r6
 8012202:	4639      	mov	r1, r7
 8012204:	f7ee f898 	bl	8000338 <__aeabi_dsub>
 8012208:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 801220c:	f7ee fa4c 	bl	80006a8 <__aeabi_dmul>
 8012210:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012214:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8012218:	4610      	mov	r0, r2
 801221a:	4619      	mov	r1, r3
 801221c:	f7ee fa44 	bl	80006a8 <__aeabi_dmul>
 8012220:	a37d      	add	r3, pc, #500	@ (adr r3, 8012418 <__ieee754_pow+0x730>)
 8012222:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012226:	4604      	mov	r4, r0
 8012228:	460d      	mov	r5, r1
 801222a:	f7ee fa3d 	bl	80006a8 <__aeabi_dmul>
 801222e:	a37c      	add	r3, pc, #496	@ (adr r3, 8012420 <__ieee754_pow+0x738>)
 8012230:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012234:	f7ee f882 	bl	800033c <__adddf3>
 8012238:	4622      	mov	r2, r4
 801223a:	462b      	mov	r3, r5
 801223c:	f7ee fa34 	bl	80006a8 <__aeabi_dmul>
 8012240:	a379      	add	r3, pc, #484	@ (adr r3, 8012428 <__ieee754_pow+0x740>)
 8012242:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012246:	f7ee f879 	bl	800033c <__adddf3>
 801224a:	4622      	mov	r2, r4
 801224c:	462b      	mov	r3, r5
 801224e:	f7ee fa2b 	bl	80006a8 <__aeabi_dmul>
 8012252:	a377      	add	r3, pc, #476	@ (adr r3, 8012430 <__ieee754_pow+0x748>)
 8012254:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012258:	f7ee f870 	bl	800033c <__adddf3>
 801225c:	4622      	mov	r2, r4
 801225e:	462b      	mov	r3, r5
 8012260:	f7ee fa22 	bl	80006a8 <__aeabi_dmul>
 8012264:	a374      	add	r3, pc, #464	@ (adr r3, 8012438 <__ieee754_pow+0x750>)
 8012266:	e9d3 2300 	ldrd	r2, r3, [r3]
 801226a:	f7ee f867 	bl	800033c <__adddf3>
 801226e:	4622      	mov	r2, r4
 8012270:	462b      	mov	r3, r5
 8012272:	f7ee fa19 	bl	80006a8 <__aeabi_dmul>
 8012276:	a372      	add	r3, pc, #456	@ (adr r3, 8012440 <__ieee754_pow+0x758>)
 8012278:	e9d3 2300 	ldrd	r2, r3, [r3]
 801227c:	f7ee f85e 	bl	800033c <__adddf3>
 8012280:	4622      	mov	r2, r4
 8012282:	4606      	mov	r6, r0
 8012284:	460f      	mov	r7, r1
 8012286:	462b      	mov	r3, r5
 8012288:	4620      	mov	r0, r4
 801228a:	4629      	mov	r1, r5
 801228c:	f7ee fa0c 	bl	80006a8 <__aeabi_dmul>
 8012290:	4602      	mov	r2, r0
 8012292:	460b      	mov	r3, r1
 8012294:	4630      	mov	r0, r6
 8012296:	4639      	mov	r1, r7
 8012298:	f7ee fa06 	bl	80006a8 <__aeabi_dmul>
 801229c:	465a      	mov	r2, fp
 801229e:	4604      	mov	r4, r0
 80122a0:	460d      	mov	r5, r1
 80122a2:	464b      	mov	r3, r9
 80122a4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80122a8:	f7ee f848 	bl	800033c <__adddf3>
 80122ac:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80122b0:	f7ee f9fa 	bl	80006a8 <__aeabi_dmul>
 80122b4:	4622      	mov	r2, r4
 80122b6:	462b      	mov	r3, r5
 80122b8:	f7ee f840 	bl	800033c <__adddf3>
 80122bc:	465a      	mov	r2, fp
 80122be:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80122c2:	464b      	mov	r3, r9
 80122c4:	4658      	mov	r0, fp
 80122c6:	4649      	mov	r1, r9
 80122c8:	f7ee f9ee 	bl	80006a8 <__aeabi_dmul>
 80122cc:	4b6a      	ldr	r3, [pc, #424]	@ (8012478 <__ieee754_pow+0x790>)
 80122ce:	2200      	movs	r2, #0
 80122d0:	4606      	mov	r6, r0
 80122d2:	460f      	mov	r7, r1
 80122d4:	f7ee f832 	bl	800033c <__adddf3>
 80122d8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80122dc:	f7ee f82e 	bl	800033c <__adddf3>
 80122e0:	46d8      	mov	r8, fp
 80122e2:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 80122e6:	460d      	mov	r5, r1
 80122e8:	465a      	mov	r2, fp
 80122ea:	460b      	mov	r3, r1
 80122ec:	4640      	mov	r0, r8
 80122ee:	4649      	mov	r1, r9
 80122f0:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 80122f4:	f7ee f9d8 	bl	80006a8 <__aeabi_dmul>
 80122f8:	465c      	mov	r4, fp
 80122fa:	4680      	mov	r8, r0
 80122fc:	4689      	mov	r9, r1
 80122fe:	4b5e      	ldr	r3, [pc, #376]	@ (8012478 <__ieee754_pow+0x790>)
 8012300:	2200      	movs	r2, #0
 8012302:	4620      	mov	r0, r4
 8012304:	4629      	mov	r1, r5
 8012306:	f7ee f817 	bl	8000338 <__aeabi_dsub>
 801230a:	4632      	mov	r2, r6
 801230c:	463b      	mov	r3, r7
 801230e:	f7ee f813 	bl	8000338 <__aeabi_dsub>
 8012312:	4602      	mov	r2, r0
 8012314:	460b      	mov	r3, r1
 8012316:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 801231a:	f7ee f80d 	bl	8000338 <__aeabi_dsub>
 801231e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012322:	f7ee f9c1 	bl	80006a8 <__aeabi_dmul>
 8012326:	4622      	mov	r2, r4
 8012328:	4606      	mov	r6, r0
 801232a:	460f      	mov	r7, r1
 801232c:	462b      	mov	r3, r5
 801232e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012332:	f7ee f9b9 	bl	80006a8 <__aeabi_dmul>
 8012336:	4602      	mov	r2, r0
 8012338:	460b      	mov	r3, r1
 801233a:	4630      	mov	r0, r6
 801233c:	4639      	mov	r1, r7
 801233e:	f7ed fffd 	bl	800033c <__adddf3>
 8012342:	4606      	mov	r6, r0
 8012344:	460f      	mov	r7, r1
 8012346:	4602      	mov	r2, r0
 8012348:	460b      	mov	r3, r1
 801234a:	4640      	mov	r0, r8
 801234c:	4649      	mov	r1, r9
 801234e:	f7ed fff5 	bl	800033c <__adddf3>
 8012352:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 8012356:	a33c      	add	r3, pc, #240	@ (adr r3, 8012448 <__ieee754_pow+0x760>)
 8012358:	e9d3 2300 	ldrd	r2, r3, [r3]
 801235c:	4658      	mov	r0, fp
 801235e:	e9cd bc08 	strd	fp, ip, [sp, #32]
 8012362:	460d      	mov	r5, r1
 8012364:	f7ee f9a0 	bl	80006a8 <__aeabi_dmul>
 8012368:	465c      	mov	r4, fp
 801236a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801236e:	4642      	mov	r2, r8
 8012370:	464b      	mov	r3, r9
 8012372:	4620      	mov	r0, r4
 8012374:	4629      	mov	r1, r5
 8012376:	f7ed ffdf 	bl	8000338 <__aeabi_dsub>
 801237a:	4602      	mov	r2, r0
 801237c:	460b      	mov	r3, r1
 801237e:	4630      	mov	r0, r6
 8012380:	4639      	mov	r1, r7
 8012382:	f7ed ffd9 	bl	8000338 <__aeabi_dsub>
 8012386:	a332      	add	r3, pc, #200	@ (adr r3, 8012450 <__ieee754_pow+0x768>)
 8012388:	e9d3 2300 	ldrd	r2, r3, [r3]
 801238c:	f7ee f98c 	bl	80006a8 <__aeabi_dmul>
 8012390:	a331      	add	r3, pc, #196	@ (adr r3, 8012458 <__ieee754_pow+0x770>)
 8012392:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012396:	4606      	mov	r6, r0
 8012398:	460f      	mov	r7, r1
 801239a:	4620      	mov	r0, r4
 801239c:	4629      	mov	r1, r5
 801239e:	f7ee f983 	bl	80006a8 <__aeabi_dmul>
 80123a2:	4602      	mov	r2, r0
 80123a4:	460b      	mov	r3, r1
 80123a6:	4630      	mov	r0, r6
 80123a8:	4639      	mov	r1, r7
 80123aa:	f7ed ffc7 	bl	800033c <__adddf3>
 80123ae:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80123b0:	4b32      	ldr	r3, [pc, #200]	@ (801247c <__ieee754_pow+0x794>)
 80123b2:	4413      	add	r3, r2
 80123b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80123b8:	f7ed ffc0 	bl	800033c <__adddf3>
 80123bc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80123c0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80123c2:	f7ee f907 	bl	80005d4 <__aeabi_i2d>
 80123c6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80123c8:	4b2d      	ldr	r3, [pc, #180]	@ (8012480 <__ieee754_pow+0x798>)
 80123ca:	4413      	add	r3, r2
 80123cc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80123d0:	4606      	mov	r6, r0
 80123d2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80123d6:	460f      	mov	r7, r1
 80123d8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80123dc:	f7ed ffae 	bl	800033c <__adddf3>
 80123e0:	4642      	mov	r2, r8
 80123e2:	464b      	mov	r3, r9
 80123e4:	f7ed ffaa 	bl	800033c <__adddf3>
 80123e8:	4632      	mov	r2, r6
 80123ea:	463b      	mov	r3, r7
 80123ec:	f7ed ffa6 	bl	800033c <__adddf3>
 80123f0:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 80123f4:	4632      	mov	r2, r6
 80123f6:	463b      	mov	r3, r7
 80123f8:	4658      	mov	r0, fp
 80123fa:	460d      	mov	r5, r1
 80123fc:	f7ed ff9c 	bl	8000338 <__aeabi_dsub>
 8012400:	4642      	mov	r2, r8
 8012402:	464b      	mov	r3, r9
 8012404:	f7ed ff98 	bl	8000338 <__aeabi_dsub>
 8012408:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801240c:	f7ed ff94 	bl	8000338 <__aeabi_dsub>
 8012410:	465c      	mov	r4, fp
 8012412:	4602      	mov	r2, r0
 8012414:	e036      	b.n	8012484 <__ieee754_pow+0x79c>
 8012416:	bf00      	nop
 8012418:	4a454eef 	.word	0x4a454eef
 801241c:	3fca7e28 	.word	0x3fca7e28
 8012420:	93c9db65 	.word	0x93c9db65
 8012424:	3fcd864a 	.word	0x3fcd864a
 8012428:	a91d4101 	.word	0xa91d4101
 801242c:	3fd17460 	.word	0x3fd17460
 8012430:	518f264d 	.word	0x518f264d
 8012434:	3fd55555 	.word	0x3fd55555
 8012438:	db6fabff 	.word	0xdb6fabff
 801243c:	3fdb6db6 	.word	0x3fdb6db6
 8012440:	33333303 	.word	0x33333303
 8012444:	3fe33333 	.word	0x3fe33333
 8012448:	e0000000 	.word	0xe0000000
 801244c:	3feec709 	.word	0x3feec709
 8012450:	dc3a03fd 	.word	0xdc3a03fd
 8012454:	3feec709 	.word	0x3feec709
 8012458:	145b01f5 	.word	0x145b01f5
 801245c:	be3e2fe0 	.word	0xbe3e2fe0
 8012460:	7ff00000 	.word	0x7ff00000
 8012464:	43400000 	.word	0x43400000
 8012468:	0003988e 	.word	0x0003988e
 801246c:	000bb679 	.word	0x000bb679
 8012470:	08013e68 	.word	0x08013e68
 8012474:	3ff00000 	.word	0x3ff00000
 8012478:	40080000 	.word	0x40080000
 801247c:	08013e48 	.word	0x08013e48
 8012480:	08013e58 	.word	0x08013e58
 8012484:	460b      	mov	r3, r1
 8012486:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801248a:	e5d7      	b.n	801203c <__ieee754_pow+0x354>
 801248c:	f04f 0a01 	mov.w	sl, #1
 8012490:	e65e      	b.n	8012150 <__ieee754_pow+0x468>
 8012492:	a3b4      	add	r3, pc, #720	@ (adr r3, 8012764 <__ieee754_pow+0xa7c>)
 8012494:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012498:	4630      	mov	r0, r6
 801249a:	4639      	mov	r1, r7
 801249c:	f7ed ff4e 	bl	800033c <__adddf3>
 80124a0:	4642      	mov	r2, r8
 80124a2:	e9cd 0100 	strd	r0, r1, [sp]
 80124a6:	464b      	mov	r3, r9
 80124a8:	4620      	mov	r0, r4
 80124aa:	4629      	mov	r1, r5
 80124ac:	f7ed ff44 	bl	8000338 <__aeabi_dsub>
 80124b0:	4602      	mov	r2, r0
 80124b2:	460b      	mov	r3, r1
 80124b4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80124b8:	f7ee fb86 	bl	8000bc8 <__aeabi_dcmpgt>
 80124bc:	2800      	cmp	r0, #0
 80124be:	f47f ae00 	bne.w	80120c2 <__ieee754_pow+0x3da>
 80124c2:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 80124c6:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80124ca:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 80124ce:	fa43 fa0a 	asr.w	sl, r3, sl
 80124d2:	44da      	add	sl, fp
 80124d4:	f3ca 510a 	ubfx	r1, sl, #20, #11
 80124d8:	489d      	ldr	r0, [pc, #628]	@ (8012750 <__ieee754_pow+0xa68>)
 80124da:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 80124de:	4108      	asrs	r0, r1
 80124e0:	ea00 030a 	and.w	r3, r0, sl
 80124e4:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 80124e8:	f1c1 0114 	rsb	r1, r1, #20
 80124ec:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 80124f0:	fa4a fa01 	asr.w	sl, sl, r1
 80124f4:	f1bb 0f00 	cmp.w	fp, #0
 80124f8:	4640      	mov	r0, r8
 80124fa:	4649      	mov	r1, r9
 80124fc:	f04f 0200 	mov.w	r2, #0
 8012500:	bfb8      	it	lt
 8012502:	f1ca 0a00 	rsblt	sl, sl, #0
 8012506:	f7ed ff17 	bl	8000338 <__aeabi_dsub>
 801250a:	4680      	mov	r8, r0
 801250c:	4689      	mov	r9, r1
 801250e:	4632      	mov	r2, r6
 8012510:	463b      	mov	r3, r7
 8012512:	4640      	mov	r0, r8
 8012514:	4649      	mov	r1, r9
 8012516:	f7ed ff11 	bl	800033c <__adddf3>
 801251a:	2400      	movs	r4, #0
 801251c:	a37c      	add	r3, pc, #496	@ (adr r3, 8012710 <__ieee754_pow+0xa28>)
 801251e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012522:	4620      	mov	r0, r4
 8012524:	460d      	mov	r5, r1
 8012526:	f7ee f8bf 	bl	80006a8 <__aeabi_dmul>
 801252a:	4642      	mov	r2, r8
 801252c:	e9cd 0100 	strd	r0, r1, [sp]
 8012530:	464b      	mov	r3, r9
 8012532:	4620      	mov	r0, r4
 8012534:	4629      	mov	r1, r5
 8012536:	f7ed feff 	bl	8000338 <__aeabi_dsub>
 801253a:	4602      	mov	r2, r0
 801253c:	460b      	mov	r3, r1
 801253e:	4630      	mov	r0, r6
 8012540:	4639      	mov	r1, r7
 8012542:	f7ed fef9 	bl	8000338 <__aeabi_dsub>
 8012546:	a374      	add	r3, pc, #464	@ (adr r3, 8012718 <__ieee754_pow+0xa30>)
 8012548:	e9d3 2300 	ldrd	r2, r3, [r3]
 801254c:	f7ee f8ac 	bl	80006a8 <__aeabi_dmul>
 8012550:	a373      	add	r3, pc, #460	@ (adr r3, 8012720 <__ieee754_pow+0xa38>)
 8012552:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012556:	4680      	mov	r8, r0
 8012558:	4689      	mov	r9, r1
 801255a:	4620      	mov	r0, r4
 801255c:	4629      	mov	r1, r5
 801255e:	f7ee f8a3 	bl	80006a8 <__aeabi_dmul>
 8012562:	4602      	mov	r2, r0
 8012564:	460b      	mov	r3, r1
 8012566:	4640      	mov	r0, r8
 8012568:	4649      	mov	r1, r9
 801256a:	f7ed fee7 	bl	800033c <__adddf3>
 801256e:	4604      	mov	r4, r0
 8012570:	460d      	mov	r5, r1
 8012572:	4602      	mov	r2, r0
 8012574:	460b      	mov	r3, r1
 8012576:	e9dd 0100 	ldrd	r0, r1, [sp]
 801257a:	f7ed fedf 	bl	800033c <__adddf3>
 801257e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012582:	4680      	mov	r8, r0
 8012584:	4689      	mov	r9, r1
 8012586:	f7ed fed7 	bl	8000338 <__aeabi_dsub>
 801258a:	4602      	mov	r2, r0
 801258c:	460b      	mov	r3, r1
 801258e:	4620      	mov	r0, r4
 8012590:	4629      	mov	r1, r5
 8012592:	f7ed fed1 	bl	8000338 <__aeabi_dsub>
 8012596:	4642      	mov	r2, r8
 8012598:	4606      	mov	r6, r0
 801259a:	460f      	mov	r7, r1
 801259c:	464b      	mov	r3, r9
 801259e:	4640      	mov	r0, r8
 80125a0:	4649      	mov	r1, r9
 80125a2:	f7ee f881 	bl	80006a8 <__aeabi_dmul>
 80125a6:	a360      	add	r3, pc, #384	@ (adr r3, 8012728 <__ieee754_pow+0xa40>)
 80125a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80125ac:	4604      	mov	r4, r0
 80125ae:	460d      	mov	r5, r1
 80125b0:	f7ee f87a 	bl	80006a8 <__aeabi_dmul>
 80125b4:	a35e      	add	r3, pc, #376	@ (adr r3, 8012730 <__ieee754_pow+0xa48>)
 80125b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80125ba:	f7ed febd 	bl	8000338 <__aeabi_dsub>
 80125be:	4622      	mov	r2, r4
 80125c0:	462b      	mov	r3, r5
 80125c2:	f7ee f871 	bl	80006a8 <__aeabi_dmul>
 80125c6:	a35c      	add	r3, pc, #368	@ (adr r3, 8012738 <__ieee754_pow+0xa50>)
 80125c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80125cc:	f7ed feb6 	bl	800033c <__adddf3>
 80125d0:	4622      	mov	r2, r4
 80125d2:	462b      	mov	r3, r5
 80125d4:	f7ee f868 	bl	80006a8 <__aeabi_dmul>
 80125d8:	a359      	add	r3, pc, #356	@ (adr r3, 8012740 <__ieee754_pow+0xa58>)
 80125da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80125de:	f7ed feab 	bl	8000338 <__aeabi_dsub>
 80125e2:	4622      	mov	r2, r4
 80125e4:	462b      	mov	r3, r5
 80125e6:	f7ee f85f 	bl	80006a8 <__aeabi_dmul>
 80125ea:	a357      	add	r3, pc, #348	@ (adr r3, 8012748 <__ieee754_pow+0xa60>)
 80125ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80125f0:	f7ed fea4 	bl	800033c <__adddf3>
 80125f4:	4622      	mov	r2, r4
 80125f6:	462b      	mov	r3, r5
 80125f8:	f7ee f856 	bl	80006a8 <__aeabi_dmul>
 80125fc:	4602      	mov	r2, r0
 80125fe:	460b      	mov	r3, r1
 8012600:	4640      	mov	r0, r8
 8012602:	4649      	mov	r1, r9
 8012604:	f7ed fe98 	bl	8000338 <__aeabi_dsub>
 8012608:	4604      	mov	r4, r0
 801260a:	460d      	mov	r5, r1
 801260c:	4602      	mov	r2, r0
 801260e:	460b      	mov	r3, r1
 8012610:	4640      	mov	r0, r8
 8012612:	4649      	mov	r1, r9
 8012614:	f7ee f848 	bl	80006a8 <__aeabi_dmul>
 8012618:	2200      	movs	r2, #0
 801261a:	e9cd 0100 	strd	r0, r1, [sp]
 801261e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8012622:	4620      	mov	r0, r4
 8012624:	4629      	mov	r1, r5
 8012626:	f7ed fe87 	bl	8000338 <__aeabi_dsub>
 801262a:	4602      	mov	r2, r0
 801262c:	460b      	mov	r3, r1
 801262e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012632:	f7ee f963 	bl	80008fc <__aeabi_ddiv>
 8012636:	4632      	mov	r2, r6
 8012638:	4604      	mov	r4, r0
 801263a:	460d      	mov	r5, r1
 801263c:	463b      	mov	r3, r7
 801263e:	4640      	mov	r0, r8
 8012640:	4649      	mov	r1, r9
 8012642:	f7ee f831 	bl	80006a8 <__aeabi_dmul>
 8012646:	4632      	mov	r2, r6
 8012648:	463b      	mov	r3, r7
 801264a:	f7ed fe77 	bl	800033c <__adddf3>
 801264e:	4602      	mov	r2, r0
 8012650:	460b      	mov	r3, r1
 8012652:	4620      	mov	r0, r4
 8012654:	4629      	mov	r1, r5
 8012656:	f7ed fe6f 	bl	8000338 <__aeabi_dsub>
 801265a:	4642      	mov	r2, r8
 801265c:	464b      	mov	r3, r9
 801265e:	f7ed fe6b 	bl	8000338 <__aeabi_dsub>
 8012662:	460b      	mov	r3, r1
 8012664:	4602      	mov	r2, r0
 8012666:	493b      	ldr	r1, [pc, #236]	@ (8012754 <__ieee754_pow+0xa6c>)
 8012668:	2000      	movs	r0, #0
 801266a:	f7ed fe65 	bl	8000338 <__aeabi_dsub>
 801266e:	ec41 0b10 	vmov	d0, r0, r1
 8012672:	ee10 3a90 	vmov	r3, s1
 8012676:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 801267a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801267e:	da30      	bge.n	80126e2 <__ieee754_pow+0x9fa>
 8012680:	4650      	mov	r0, sl
 8012682:	f000 f87d 	bl	8012780 <scalbn>
 8012686:	ec51 0b10 	vmov	r0, r1, d0
 801268a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801268e:	f7ff bbd2 	b.w	8011e36 <__ieee754_pow+0x14e>
 8012692:	4c31      	ldr	r4, [pc, #196]	@ (8012758 <__ieee754_pow+0xa70>)
 8012694:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8012698:	42a3      	cmp	r3, r4
 801269a:	d91a      	bls.n	80126d2 <__ieee754_pow+0x9ea>
 801269c:	4b2f      	ldr	r3, [pc, #188]	@ (801275c <__ieee754_pow+0xa74>)
 801269e:	440b      	add	r3, r1
 80126a0:	4303      	orrs	r3, r0
 80126a2:	d009      	beq.n	80126b8 <__ieee754_pow+0x9d0>
 80126a4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80126a8:	2200      	movs	r2, #0
 80126aa:	2300      	movs	r3, #0
 80126ac:	f7ee fa6e 	bl	8000b8c <__aeabi_dcmplt>
 80126b0:	3800      	subs	r0, #0
 80126b2:	bf18      	it	ne
 80126b4:	2001      	movne	r0, #1
 80126b6:	e42b      	b.n	8011f10 <__ieee754_pow+0x228>
 80126b8:	4642      	mov	r2, r8
 80126ba:	464b      	mov	r3, r9
 80126bc:	f7ed fe3c 	bl	8000338 <__aeabi_dsub>
 80126c0:	4632      	mov	r2, r6
 80126c2:	463b      	mov	r3, r7
 80126c4:	f7ee fa76 	bl	8000bb4 <__aeabi_dcmpge>
 80126c8:	2800      	cmp	r0, #0
 80126ca:	d1eb      	bne.n	80126a4 <__ieee754_pow+0x9bc>
 80126cc:	f8df a09c 	ldr.w	sl, [pc, #156]	@ 801276c <__ieee754_pow+0xa84>
 80126d0:	e6f7      	b.n	80124c2 <__ieee754_pow+0x7da>
 80126d2:	469a      	mov	sl, r3
 80126d4:	4b22      	ldr	r3, [pc, #136]	@ (8012760 <__ieee754_pow+0xa78>)
 80126d6:	459a      	cmp	sl, r3
 80126d8:	f63f aef3 	bhi.w	80124c2 <__ieee754_pow+0x7da>
 80126dc:	f8dd a010 	ldr.w	sl, [sp, #16]
 80126e0:	e715      	b.n	801250e <__ieee754_pow+0x826>
 80126e2:	ec51 0b10 	vmov	r0, r1, d0
 80126e6:	4619      	mov	r1, r3
 80126e8:	e7cf      	b.n	801268a <__ieee754_pow+0x9a2>
 80126ea:	491a      	ldr	r1, [pc, #104]	@ (8012754 <__ieee754_pow+0xa6c>)
 80126ec:	2000      	movs	r0, #0
 80126ee:	f7ff bb18 	b.w	8011d22 <__ieee754_pow+0x3a>
 80126f2:	2000      	movs	r0, #0
 80126f4:	2100      	movs	r1, #0
 80126f6:	f7ff bb14 	b.w	8011d22 <__ieee754_pow+0x3a>
 80126fa:	4630      	mov	r0, r6
 80126fc:	4639      	mov	r1, r7
 80126fe:	f7ff bb10 	b.w	8011d22 <__ieee754_pow+0x3a>
 8012702:	460c      	mov	r4, r1
 8012704:	f7ff bb5e 	b.w	8011dc4 <__ieee754_pow+0xdc>
 8012708:	2400      	movs	r4, #0
 801270a:	f7ff bb49 	b.w	8011da0 <__ieee754_pow+0xb8>
 801270e:	bf00      	nop
 8012710:	00000000 	.word	0x00000000
 8012714:	3fe62e43 	.word	0x3fe62e43
 8012718:	fefa39ef 	.word	0xfefa39ef
 801271c:	3fe62e42 	.word	0x3fe62e42
 8012720:	0ca86c39 	.word	0x0ca86c39
 8012724:	be205c61 	.word	0xbe205c61
 8012728:	72bea4d0 	.word	0x72bea4d0
 801272c:	3e663769 	.word	0x3e663769
 8012730:	c5d26bf1 	.word	0xc5d26bf1
 8012734:	3ebbbd41 	.word	0x3ebbbd41
 8012738:	af25de2c 	.word	0xaf25de2c
 801273c:	3f11566a 	.word	0x3f11566a
 8012740:	16bebd93 	.word	0x16bebd93
 8012744:	3f66c16c 	.word	0x3f66c16c
 8012748:	5555553e 	.word	0x5555553e
 801274c:	3fc55555 	.word	0x3fc55555
 8012750:	fff00000 	.word	0xfff00000
 8012754:	3ff00000 	.word	0x3ff00000
 8012758:	4090cbff 	.word	0x4090cbff
 801275c:	3f6f3400 	.word	0x3f6f3400
 8012760:	3fe00000 	.word	0x3fe00000
 8012764:	652b82fe 	.word	0x652b82fe
 8012768:	3c971547 	.word	0x3c971547
 801276c:	4090cc00 	.word	0x4090cc00

08012770 <fabs>:
 8012770:	ec51 0b10 	vmov	r0, r1, d0
 8012774:	4602      	mov	r2, r0
 8012776:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 801277a:	ec43 2b10 	vmov	d0, r2, r3
 801277e:	4770      	bx	lr

08012780 <scalbn>:
 8012780:	b570      	push	{r4, r5, r6, lr}
 8012782:	ec55 4b10 	vmov	r4, r5, d0
 8012786:	f3c5 510a 	ubfx	r1, r5, #20, #11
 801278a:	4606      	mov	r6, r0
 801278c:	462b      	mov	r3, r5
 801278e:	b991      	cbnz	r1, 80127b6 <scalbn+0x36>
 8012790:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8012794:	4323      	orrs	r3, r4
 8012796:	d03d      	beq.n	8012814 <scalbn+0x94>
 8012798:	4b35      	ldr	r3, [pc, #212]	@ (8012870 <scalbn+0xf0>)
 801279a:	4620      	mov	r0, r4
 801279c:	4629      	mov	r1, r5
 801279e:	2200      	movs	r2, #0
 80127a0:	f7ed ff82 	bl	80006a8 <__aeabi_dmul>
 80127a4:	4b33      	ldr	r3, [pc, #204]	@ (8012874 <scalbn+0xf4>)
 80127a6:	429e      	cmp	r6, r3
 80127a8:	4604      	mov	r4, r0
 80127aa:	460d      	mov	r5, r1
 80127ac:	da0f      	bge.n	80127ce <scalbn+0x4e>
 80127ae:	a328      	add	r3, pc, #160	@ (adr r3, 8012850 <scalbn+0xd0>)
 80127b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80127b4:	e01e      	b.n	80127f4 <scalbn+0x74>
 80127b6:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80127ba:	4291      	cmp	r1, r2
 80127bc:	d10b      	bne.n	80127d6 <scalbn+0x56>
 80127be:	4622      	mov	r2, r4
 80127c0:	4620      	mov	r0, r4
 80127c2:	4629      	mov	r1, r5
 80127c4:	f7ed fdba 	bl	800033c <__adddf3>
 80127c8:	4604      	mov	r4, r0
 80127ca:	460d      	mov	r5, r1
 80127cc:	e022      	b.n	8012814 <scalbn+0x94>
 80127ce:	460b      	mov	r3, r1
 80127d0:	f3c1 510a 	ubfx	r1, r1, #20, #11
 80127d4:	3936      	subs	r1, #54	@ 0x36
 80127d6:	f24c 3250 	movw	r2, #50000	@ 0xc350
 80127da:	4296      	cmp	r6, r2
 80127dc:	dd0d      	ble.n	80127fa <scalbn+0x7a>
 80127de:	2d00      	cmp	r5, #0
 80127e0:	a11d      	add	r1, pc, #116	@ (adr r1, 8012858 <scalbn+0xd8>)
 80127e2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80127e6:	da02      	bge.n	80127ee <scalbn+0x6e>
 80127e8:	a11d      	add	r1, pc, #116	@ (adr r1, 8012860 <scalbn+0xe0>)
 80127ea:	e9d1 0100 	ldrd	r0, r1, [r1]
 80127ee:	a31a      	add	r3, pc, #104	@ (adr r3, 8012858 <scalbn+0xd8>)
 80127f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80127f4:	f7ed ff58 	bl	80006a8 <__aeabi_dmul>
 80127f8:	e7e6      	b.n	80127c8 <scalbn+0x48>
 80127fa:	1872      	adds	r2, r6, r1
 80127fc:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8012800:	428a      	cmp	r2, r1
 8012802:	dcec      	bgt.n	80127de <scalbn+0x5e>
 8012804:	2a00      	cmp	r2, #0
 8012806:	dd08      	ble.n	801281a <scalbn+0x9a>
 8012808:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 801280c:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8012810:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8012814:	ec45 4b10 	vmov	d0, r4, r5
 8012818:	bd70      	pop	{r4, r5, r6, pc}
 801281a:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 801281e:	da08      	bge.n	8012832 <scalbn+0xb2>
 8012820:	2d00      	cmp	r5, #0
 8012822:	a10b      	add	r1, pc, #44	@ (adr r1, 8012850 <scalbn+0xd0>)
 8012824:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012828:	dac1      	bge.n	80127ae <scalbn+0x2e>
 801282a:	a10f      	add	r1, pc, #60	@ (adr r1, 8012868 <scalbn+0xe8>)
 801282c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012830:	e7bd      	b.n	80127ae <scalbn+0x2e>
 8012832:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8012836:	3236      	adds	r2, #54	@ 0x36
 8012838:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 801283c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8012840:	4620      	mov	r0, r4
 8012842:	4b0d      	ldr	r3, [pc, #52]	@ (8012878 <scalbn+0xf8>)
 8012844:	4629      	mov	r1, r5
 8012846:	2200      	movs	r2, #0
 8012848:	e7d4      	b.n	80127f4 <scalbn+0x74>
 801284a:	bf00      	nop
 801284c:	f3af 8000 	nop.w
 8012850:	c2f8f359 	.word	0xc2f8f359
 8012854:	01a56e1f 	.word	0x01a56e1f
 8012858:	8800759c 	.word	0x8800759c
 801285c:	7e37e43c 	.word	0x7e37e43c
 8012860:	8800759c 	.word	0x8800759c
 8012864:	fe37e43c 	.word	0xfe37e43c
 8012868:	c2f8f359 	.word	0xc2f8f359
 801286c:	81a56e1f 	.word	0x81a56e1f
 8012870:	43500000 	.word	0x43500000
 8012874:	ffff3cb0 	.word	0xffff3cb0
 8012878:	3c900000 	.word	0x3c900000

0801287c <with_errno>:
 801287c:	b510      	push	{r4, lr}
 801287e:	ed2d 8b02 	vpush	{d8}
 8012882:	eeb0 8a40 	vmov.f32	s16, s0
 8012886:	eef0 8a60 	vmov.f32	s17, s1
 801288a:	4604      	mov	r4, r0
 801288c:	f7fd f87c 	bl	800f988 <__errno>
 8012890:	eeb0 0a48 	vmov.f32	s0, s16
 8012894:	eef0 0a68 	vmov.f32	s1, s17
 8012898:	ecbd 8b02 	vpop	{d8}
 801289c:	6004      	str	r4, [r0, #0]
 801289e:	bd10      	pop	{r4, pc}

080128a0 <xflow>:
 80128a0:	4603      	mov	r3, r0
 80128a2:	b507      	push	{r0, r1, r2, lr}
 80128a4:	ec51 0b10 	vmov	r0, r1, d0
 80128a8:	b183      	cbz	r3, 80128cc <xflow+0x2c>
 80128aa:	4602      	mov	r2, r0
 80128ac:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80128b0:	e9cd 2300 	strd	r2, r3, [sp]
 80128b4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80128b8:	f7ed fef6 	bl	80006a8 <__aeabi_dmul>
 80128bc:	ec41 0b10 	vmov	d0, r0, r1
 80128c0:	2022      	movs	r0, #34	@ 0x22
 80128c2:	b003      	add	sp, #12
 80128c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80128c8:	f7ff bfd8 	b.w	801287c <with_errno>
 80128cc:	4602      	mov	r2, r0
 80128ce:	460b      	mov	r3, r1
 80128d0:	e7ee      	b.n	80128b0 <xflow+0x10>
 80128d2:	0000      	movs	r0, r0
 80128d4:	0000      	movs	r0, r0
	...

080128d8 <__math_uflow>:
 80128d8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80128e0 <__math_uflow+0x8>
 80128dc:	f7ff bfe0 	b.w	80128a0 <xflow>
 80128e0:	00000000 	.word	0x00000000
 80128e4:	10000000 	.word	0x10000000

080128e8 <__math_oflow>:
 80128e8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80128f0 <__math_oflow+0x8>
 80128ec:	f7ff bfd8 	b.w	80128a0 <xflow>
 80128f0:	00000000 	.word	0x00000000
 80128f4:	70000000 	.word	0x70000000

080128f8 <_init>:
 80128f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80128fa:	bf00      	nop
 80128fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80128fe:	bc08      	pop	{r3}
 8012900:	469e      	mov	lr, r3
 8012902:	4770      	bx	lr

08012904 <_fini>:
 8012904:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012906:	bf00      	nop
 8012908:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801290a:	bc08      	pop	{r3}
 801290c:	469e      	mov	lr, r3
 801290e:	4770      	bx	lr
