Running: G:\Xilinx\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/my_files/course/projects/RS_decoder/Verilog/Error_Locator/testbench_isim_beh.exe -prj D:/my_files/course/projects/RS_decoder/Verilog/Error_Locator/testbench_beh.prj work.testbench work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/my_files/course/projects/RS_decoder/Verilog/Error_Locator/Error_Locator_Calculator.v" into library work
Analyzing Verilog file "D:/my_files/course/projects/RS_decoder/Verilog/Error_Locator/testbench.v" into library work
Analyzing Verilog file "G:/Xilinx/ISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module Error_Locator_Calculator
Compiling module testbench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable D:/my_files/course/projects/RS_decoder/Verilog/Error_Locator/testbench_isim_beh.exe
Fuse Memory Usage: 32832 KB
Fuse CPU Usage: 702 ms
