


ARM Macro Assembler    Page 1 


    1 00000000         ;/******************************************************
                       ********************/
    2 00000000         ;/*                                                     
                                          */
    3 00000000         ;/*       Copyright (c) Microsoft Corporation. All right
                       s reserved.        */
    4 00000000         ;/*                                                     
                                          */
    5 00000000         ;/*       This software is licensed under the Microsoft 
                       Software License   */
    6 00000000         ;/*       Terms for Microsoft Azure RTOS. Full text of t
                       he license can be  */
    7 00000000         ;/*       found in the LICENSE file at https://aka.ms/Az
                       ureRTOS_EULA       */
    8 00000000         ;/*       and in the root directory of this software.   
                                          */
    9 00000000         ;/*                                                     
                                          */
   10 00000000         ;/******************************************************
                       ********************/
   11 00000000         ;
   12 00000000         ;
   13 00000000         ;/******************************************************
                       ********************/
   14 00000000         ;/******************************************************
                       ********************/
   15 00000000         ;/**                                                    
                                          */
   16 00000000         ;/** ThreadX Component                                  
                                          */
   17 00000000         ;/**                                                    
                                          */
   18 00000000         ;/**   Thread                                           
                                          */
   19 00000000         ;/**                                                    
                                          */
   20 00000000         ;/******************************************************
                       ********************/
   21 00000000         ;/******************************************************
                       ********************/
   22 00000000         ;
   23 00000000         ;
   24 00000000         ;#define TX_SOURCE_CODE
   25 00000000         ;
   26 00000000         ;
   27 00000000         ;/* Include necessary system files.  */
   28 00000000         ;
   29 00000000         ;#include "tx_api.h"
   30 00000000         ;#include "tx_thread.h"
   31 00000000         ;#include "tx_timer.h"
   32 00000000         ;   
   33 00000000                 IMPORT           _tx_thread_current_ptr
   34 00000000                 IMPORT           _tx_thread_execute_ptr
   35 00000000                 IMPORT           _tx_timer_time_slice
   36 00000000                 IMPORT           _tx_thread_system_stack_ptr
   37 00000000                 IMPORT           _tx_thread_preempt_disable
   38 00000000                 IF               :DEF:TX_ENABLE_EXECUTION_CHANGE
_NOTIFY
   41                          ENDIF



ARM Macro Assembler    Page 2 


   42 00000000         ;
   43 00000000         ;
   44 00000000                 AREA             ||.text||, CODE, READONLY
   45 00000000                 PRESERVE8
   46 00000000         ;/******************************************************
                       ********************/
   47 00000000         ;/*                                                     
                                          */
   48 00000000         ;/*  FUNCTION                                           
                           RELEASE        */
   49 00000000         ;/*                                                     
                                          */
   50 00000000         ;/*    _tx_thread_schedule                              
                        Cortex-M4/AC5    */
   51 00000000         ;/*                                                     
                             6.0.1        */
   52 00000000         ;/*  AUTHOR                                             
                                          */
   53 00000000         ;/*                                                     
                                          */
   54 00000000         ;/*    William E. Lamie, Microsoft Corporation          
                                          */
   55 00000000         ;/*                                                     
                                          */
   56 00000000         ;/*  DESCRIPTION                                        
                                          */
   57 00000000         ;/*                                                     
                                          */
   58 00000000         ;/*    This function waits for a thread control block po
                       inter to appear in */
   59 00000000         ;/*    the _tx_thread_execute_ptr variable.  Once a thre
                       ad pointer appears */
   60 00000000         ;/*    in the variable, the corresponding thread is resu
                       med.               */
   61 00000000         ;/*                                                     
                                          */
   62 00000000         ;/*  INPUT                                              
                                          */
   63 00000000         ;/*                                                     
                                          */
   64 00000000         ;/*    None                                             
                                          */
   65 00000000         ;/*                                                     
                                          */
   66 00000000         ;/*  OUTPUT                                             
                                          */
   67 00000000         ;/*                                                     
                                          */
   68 00000000         ;/*    None                                             
                                          */
   69 00000000         ;/*                                                     
                                          */
   70 00000000         ;/*  CALLS                                              
                                          */
   71 00000000         ;/*                                                     
                                          */
   72 00000000         ;/*    None                                             
                                          */
   73 00000000         ;/*                                                     



ARM Macro Assembler    Page 3 


                                          */
   74 00000000         ;/*  CALLED BY                                          
                                          */
   75 00000000         ;/*                                                     
                                          */
   76 00000000         ;/*    _tx_initialize_kernel_enter          ThreadX entr
                       y function         */
   77 00000000         ;/*    _tx_thread_system_return             Return to sy
                       stem from thread   */
   78 00000000         ;/*    _tx_thread_context_restore           Restore thre
                       ad's context       */
   79 00000000         ;/*                                                     
                                          */
   80 00000000         ;/*  RELEASE HISTORY                                    
                                          */
   81 00000000         ;/*                                                     
                                          */
   82 00000000         ;/*    DATE              NAME                      DESCR
                       IPTION             */
   83 00000000         ;/*                                                     
                                          */
   84 00000000         ;/*  06-30-2020     William E. Lamie         Initial Ver
                       sion 6.0.1         */
   85 00000000         ;/*                                                     
                                          */
   86 00000000         ;/******************************************************
                       ********************/
   87 00000000         ;VOID   _tx_thread_schedule(VOID)
   88 00000000         ;{
   89 00000000                 EXPORT           _tx_thread_schedule
   90 00000000         _tx_thread_schedule
   91 00000000         ;
   92 00000000         ;    /* This function should only ever be called on Cort
                       ex-M
   93 00000000         ;       from the first schedule request. Subsequent sche
                       duling occurs
   94 00000000         ;       from the PendSV handling routines below. */
   95 00000000         ;
   96 00000000         ;    /* Clear the preempt-disable flag to enable resched
                       uling after initialization on Cortex-M targets.  */
   97 00000000         ;     
   98 00000000 F04F 0000       MOV              r0, #0      ; Build value for T
                                                            X_FALSE
   99 00000004 4A32            LDR              r2, =_tx_thread_preempt_disable
 
                                                            ; Build address of 
                                                            preempt disable fla
                                                            g
  100 00000006 6010            STR              r0, [r2, #0] ; Clear preempt di
                                                            sable flag
  101 00000008         ;
  102 00000008         ;    /* Clear CONTROL.FPCA bit so VFP registers aren't u
                       nnecessarily stacked.  */
  103 00000008         ;
  104 00000008                 IF               {TARGET_FPU_VFP} = {TRUE}
  105 00000008 F3EF 8014       MRS              r0, CONTROL ; Pickup current CO
                                                            NTROL register
  106 0000000C F020 0004       BIC              r0, r0, #4  ; Clear the FPCA bi
                                                            t 



ARM Macro Assembler    Page 4 


  107 00000010 F380 8814       MSR              CONTROL, r0 ; Setup new CONTROL
                                                             register
  108 00000014                 ENDIF
  109 00000014         ;
  110 00000014         ;    /* Enable the interrupts */
  111 00000014         ;
  112 00000014 B662            CPSIE            i
  113 00000016         ;       
  114 00000016         ;    /* Enter the scheduler for the first time.  */
  115 00000016         ;
  116 00000016 F04F 5080       MOV              r0, #0x10000000 ; Load PENDSVSE
                                                            T bit
  117 0000001A F04F 21E0       MOV              r1, #0xE000E000 
                                                            ; Load NVIC base
  118 0000001E F8C1 0D04       STR              r0, [r1, #0xD04] ; Set PENDSVBI
                                                            T in ICSR
  119 00000022 F3BF 8F4F       DSB                          ; Complete all memo
                                                            ry accesses
  120 00000026 F3BF 8F6F       ISB                          ; Flush pipeline
  121 0000002A         ;
  122 0000002A         ;    /* Wait here for the PendSV to take place.  */
  123 0000002A         ;     
  124 0000002A         __tx_wait_here
  125 0000002A E7FE            B                __tx_wait_here ; Wait for the P
                                                            endSV to happen
  126 0000002C         ;}
  127 0000002C         ;
  128 0000002C         ;    /* Generic context switching PendSV handler.  */
  129 0000002C         ;     
  130 0000002C                 EXPORT           __tx_PendSVHandler
  131 0000002C                 EXPORT           PendSV_Handler
  132 0000002C         __tx_PendSVHandler
  133 0000002C         PendSV_Handler
  134 0000002C         ;
  135 0000002C         ;    /* Get current thread value and new thread pointer.
                         */
  136 0000002C         ;       
  137 0000002C         __tx_ts_handler
  138 0000002C         
  139 0000002C                 IF               :DEF:TX_ENABLE_EXECUTION_CHANGE
_NOTIFY
  148                          ENDIF
  149 0000002C F240 0000 
              F2C0 0000        MOV32            r0, _tx_thread_current_ptr ; Bu
                                                            ild current thread 
                                                            pointer address
  150 00000034 F240 0200 
              F2C0 0200        MOV32            r2, _tx_thread_execute_ptr ; Bu
                                                            ild execute thread 
                                                            pointer address
  151 0000003C F04F 0300       MOV              r3, #0      ; Build NULL value
  152 00000040 6801            LDR              r1, [r0]    ; Pickup current th
                                                            read pointer
  153 00000042         ;
  154 00000042         ;    /* Determine if there is a current thread to finish
                        preserving.  */
  155 00000042         ;       
  156 00000042 B1A9            CBZ              r1, __tx_ts_new ; If NULL, skip
                                                             preservation



ARM Macro Assembler    Page 5 


  157 00000044         ;
  158 00000044         ;    /* Recover PSP and preserve current thread context.
                         */
  159 00000044         ;
  160 00000044 6003            STR              r3, [r0]    ; Set _tx_thread_cu
                                                            rrent_ptr to NULL
  161 00000046 F3EF 8C09       MRS              r12, PSP    ; Pickup PSP pointe
                                                            r (thread's stack p
                                                            ointer)
  162 0000004A E92C 0FF0       STMDB            r12!, {r4-r11} ; Save its remai
                                                            ning registers
  163 0000004E                 IF               {TARGET_FPU_VFP} = {TRUE}
  164 0000004E F01E 0F10       TST              LR, #0x10   ; Determine if the 
                                                            VFP extended frame 
                                                            is present
  165 00000052 D101            BNE              _skip_vfp_save
  166 00000054 ED2C 8A10       VSTMDB           r12!,{s16-s31} ; Yes, save addi
                                                            tional VFP register
                                                            s
  167 00000058         _skip_vfp_save
  168 00000058                 ENDIF
  169 00000058 F240 0400 
              F2C0 0400        MOV32            r4, _tx_timer_time_slice ; Buil
                                                            d address of time-s
                                                            lice variable
  170 00000060 F84C ED04       STMDB            r12!, {LR}  ; Save LR on the st
                                                            ack
  171 00000064         ;
  172 00000064         ;    /* Determine if time-slice is active. If it isn't, 
                       skip time handling processing.  */
  173 00000064         ;
  174 00000064 6825            LDR              r5, [r4]    ; Pickup current ti
                                                            me-slice
  175 00000066 F8C1 C008       STR              r12, [r1, #8] ; Save the thread
                                                             stack pointer
  176 0000006A B10D            CBZ              r5, __tx_ts_new ; If not active
                                                            , skip processing
  177 0000006C         ;
  178 0000006C         ;    /* Time-slice is active, save the current thread's 
                       time-slice and clear the global time-slice variable.  */
                       
  179 0000006C         ;
  180 0000006C 618D            STR              r5, [r1, #24] ; Save current ti
                                                            me-slice
  181 0000006E         ;
  182 0000006E         ;    /* Clear the global time-slice.  */
  183 0000006E         ;
  184 0000006E 6023            STR              r3, [r4]    ; Clear time-slice
  185 00000070         ;       
  186 00000070         ;    /* Executing thread is now completely preserved!!! 
                        */
  187 00000070         ;
  188 00000070         __tx_ts_new
  189 00000070         ;
  190 00000070         ;    /* Now we are looking for a new thread to execute! 
                        */
  191 00000070         ;
  192 00000070 B672            CPSID            i           ; Disable interrupt
                                                            s



ARM Macro Assembler    Page 6 


  193 00000072 6811            LDR              r1, [r2]    ; Is there another 
                                                            thread ready to exe
                                                            cute?
  194 00000074 B1C9            CBZ              r1, __tx_ts_wait ; No, skip to 
                                                            the wait processing
                                                            
  195 00000076         ;
  196 00000076         ;    /* Yes, another thread is ready for else, make the 
                       current thread the new thread.  */
  197 00000076         ;
  198 00000076 6001            STR              r1, [r0]    ; Setup the current
                                                             thread pointer to 
                                                            the new thread
  199 00000078 B662            CPSIE            i           ; Enable interrupts
                                                            
  200 0000007A         ;
  201 0000007A         ;    /* Increment the thread run count.  */
  202 0000007A         ;
  203 0000007A         __tx_ts_restore
  204 0000007A 684F            LDR              r7, [r1, #4] ; Pickup the curre
                                                            nt thread run count
                                                            
  205 0000007C F240 0400 
              F2C0 0400        MOV32            r4, _tx_timer_time_slice ; Buil
                                                            d address of time-s
                                                            lice variable
  206 00000084 698D            LDR              r5, [r1, #24] ; Pickup thread's
                                                             current time-slice
                                                            
  207 00000086 F107 0701       ADD              r7, r7, #1  ; Increment the thr
                                                            ead run count
  208 0000008A 604F            STR              r7, [r1, #4] ; Store the new ru
                                                            n count
  209 0000008C         ;
  210 0000008C         ;    /* Setup global time-slice with thread's current ti
                       me-slice.  */
  211 0000008C         ;
  212 0000008C 6025            STR              r5, [r4]    ; Setup global time
                                                            -slice
  213 0000008E         
  214 0000008E                 IF               :DEF:TX_ENABLE_EXECUTION_CHANGE
_NOTIFY
  221                          ENDIF
  222 0000008E         ;
  223 0000008E         ;    /* Restore the thread context and PSP.  */
  224 0000008E         ;
  225 0000008E F8D1 C008       LDR              r12, [r1, #8] ; Pickup thread's
                                                             stack pointer
  226 00000092 F85C EB04       LDMIA            r12!, {LR}  ; Pickup LR
  227 00000096                 IF               {TARGET_FPU_VFP} = {TRUE}
  228 00000096 F01E 0F10       TST              LR, #0x10   ; Determine if the 
                                                            VFP extended frame 
                                                            is present
  229 0000009A D101            BNE              _skip_vfp_restore ; If not, ski
                                                            p VFP restore 
  230 0000009C ECBC 8A10       VLDMIA           r12!, {s16-s31} ; Yes, restore 
                                                            additional VFP regi
                                                            sters
  231 000000A0         _skip_vfp_restore



ARM Macro Assembler    Page 7 


  232 000000A0                 ENDIF
  233 000000A0 E8BC 0FF0       LDMIA            r12!, {r4-r11} ; Recover thread
                                                            's registers
  234 000000A4 F38C 8809       MSR              PSP, r12    ; Setup the thread'
                                                            s stack pointer
  235 000000A8         ;
  236 000000A8         ;    /* Return to thread.  */
  237 000000A8         ;       
  238 000000A8 4770            BX               lr          ; Return to thread!
                                                            
  239 000000AA         ;
  240 000000AA         ;    /* The following is the idle wait processing... in 
                       this case, no threads are ready for execution and the
  241 000000AA         ;       system will simply be idle until an interrupt oc
                       curs that makes a thread ready. Note that interrupts 
  242 000000AA         ;       are disabled to allow use of WFI for waiting for
                        a thread to arrive.  */
  243 000000AA         ;
  244 000000AA         __tx_ts_wait
  245 000000AA B672            CPSID            i           ; Disable interrupt
                                                            s
  246 000000AC 6811            LDR              r1, [r2]    ; Pickup the next t
                                                            hread to execute po
                                                            inter
  247 000000AE 6001            STR              r1, [r0]    ; Store it in the c
                                                            urrent pointer
  248 000000B0 B909            CBNZ             r1, __tx_ts_ready ; If non-NULL
                                                            , a new thread is r
                                                            eady!
  249 000000B2                 IF               :DEF:TX_ENABLE_WFI
  253                          ENDIF
  254 000000B2 B662            CPSIE            i           ; Enable interrupts
                                                            
  255 000000B4 E7F9            B                __tx_ts_wait ; Loop to continue
                                                             waiting
  256 000000B6         ;
  257 000000B6         ;    /* At this point, we have a new thread ready to go.
                        Clear any newly pended PendSV - since we are 
  258 000000B6         ;       already in the handler!  */
  259 000000B6         ;
  260 000000B6         __tx_ts_ready
  261 000000B6 F04F 6700       MOV              r7, #0x08000000 ; Build clear P
                                                            endSV value
  262 000000BA F04F 28E0       MOV              r8, #0xE000E000 ; Build base NV
                                                            IC address
  263 000000BE F8C8 7D04       STR              r7, [r8, #0xD04] 
                                                            ; Clear any PendSV 
                                                            
  264 000000C2         ;
  265 000000C2         ;    /* Re-enable interrupts and restore new thread.  */
                       
  266 000000C2         ;       
  267 000000C2 B662            CPSIE            i           ; Enable interrupts
                                                            
  268 000000C4 E7D9            B                __tx_ts_restore ; Restore the t
                                                            hread
  269 000000C6         
  270 000000C6                 IF               {TARGET_FPU_VFP} = {TRUE}
  271 000000C6                 EXPORT           tx_thread_fpu_enable



ARM Macro Assembler    Page 8 


  272 000000C6         tx_thread_fpu_enable
  273 000000C6         ;
  274 000000C6         ;    /* Automatic VPF logic is supported, this function 
                       is present only for 
  275 000000C6         ;       backward compatibility purposes and therefore si
                       mply returns.  */
  276 000000C6         ;
  277 000000C6 4770            BX               LR          ; Return to caller
  278 000000C8         
  279 000000C8                 EXPORT           tx_thread_fpu_disable
  280 000000C8         tx_thread_fpu_disable
  281 000000C8         ;
  282 000000C8         ;    /* Automatic VPF logic is supported, this function 
                       is present only for 
  283 000000C8         ;       backward compatibility purposes and therefore si
                       mply returns.  */
  284 000000C8         ;
  285 000000C8 4770            BX               LR          ; Return to caller
  286 000000CA         
  287 000000CA                 EXPORT           _tx_vfp_access
  288 000000CA         _tx_vfp_access
  289 000000CA EEB0 0A40       VMOV.F32         s0, s0      ; Simply access the
                                                             VFP
  290 000000CE 4770            BX               lr          ; Return to caller
  291 000000D0         
  292 000000D0         
  293 000000D0                 ENDIF
  294 000000D0         
  295 000000D0                 ALIGN
  296 000000D0 00000000        LTORG
  297 000000D4                 END
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M4.fp.sp --apcs=
interwork --depend=azurertos\tx_thread_schedule.d -oazurertos\tx_thread_schedul
e.o -I.\RTE\_AzureRTOS -IC:\Users\ChenYanan\AppData\Local\Arm\Packs\ARM\CMSIS\5
.6.0\CMSIS\Core\Include -IC:\Users\ChenYanan\AppData\Local\Arm\Packs\Keil\STM32
L4xx_DFP\2.3.0\Drivers\CMSIS\Device\ST\STM32L4xx\Include --predefine="__MICROLI
B SETA 1" --predefine="__UVISION_VERSION SETA 529" --predefine="_RTE_ SETA 1" -
-predefine="STM32L496xx SETA 1" --list=tx_thread_schedule.lst ..\src\AzureRTOS\
ports\cortex_m4\keil\src\tx_thread_schedule.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

PendSV_Handler 0000002C

Symbol: PendSV_Handler
   Definitions
      At line 133 in file ..\src\AzureRTOS\ports\cortex_m4\keil\src\tx_thread_s
chedule.s
   Uses
      At line 131 in file ..\src\AzureRTOS\ports\cortex_m4\keil\src\tx_thread_s
chedule.s
Comment: PendSV_Handler used once
__tx_PendSVHandler 0000002C

Symbol: __tx_PendSVHandler
   Definitions
      At line 132 in file ..\src\AzureRTOS\ports\cortex_m4\keil\src\tx_thread_s
chedule.s
   Uses
      At line 130 in file ..\src\AzureRTOS\ports\cortex_m4\keil\src\tx_thread_s
chedule.s
Comment: __tx_PendSVHandler used once
__tx_ts_handler 0000002C

Symbol: __tx_ts_handler
   Definitions
      At line 137 in file ..\src\AzureRTOS\ports\cortex_m4\keil\src\tx_thread_s
chedule.s
   Uses
      None
Comment: __tx_ts_handler unused
__tx_ts_new 00000070

Symbol: __tx_ts_new
   Definitions
      At line 188 in file ..\src\AzureRTOS\ports\cortex_m4\keil\src\tx_thread_s
chedule.s
   Uses
      At line 156 in file ..\src\AzureRTOS\ports\cortex_m4\keil\src\tx_thread_s
chedule.s
      At line 176 in file ..\src\AzureRTOS\ports\cortex_m4\keil\src\tx_thread_s
chedule.s

__tx_ts_ready 000000B6

Symbol: __tx_ts_ready
   Definitions
      At line 260 in file ..\src\AzureRTOS\ports\cortex_m4\keil\src\tx_thread_s
chedule.s
   Uses
      At line 248 in file ..\src\AzureRTOS\ports\cortex_m4\keil\src\tx_thread_s
chedule.s
Comment: __tx_ts_ready used once
__tx_ts_restore 0000007A

Symbol: __tx_ts_restore
   Definitions
      At line 203 in file ..\src\AzureRTOS\ports\cortex_m4\keil\src\tx_thread_s
chedule.s
   Uses
      At line 268 in file ..\src\AzureRTOS\ports\cortex_m4\keil\src\tx_thread_s



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

chedule.s
Comment: __tx_ts_restore used once
__tx_ts_wait 000000AA

Symbol: __tx_ts_wait
   Definitions
      At line 244 in file ..\src\AzureRTOS\ports\cortex_m4\keil\src\tx_thread_s
chedule.s
   Uses
      At line 194 in file ..\src\AzureRTOS\ports\cortex_m4\keil\src\tx_thread_s
chedule.s
      At line 255 in file ..\src\AzureRTOS\ports\cortex_m4\keil\src\tx_thread_s
chedule.s

__tx_wait_here 0000002A

Symbol: __tx_wait_here
   Definitions
      At line 124 in file ..\src\AzureRTOS\ports\cortex_m4\keil\src\tx_thread_s
chedule.s
   Uses
      At line 125 in file ..\src\AzureRTOS\ports\cortex_m4\keil\src\tx_thread_s
chedule.s
Comment: __tx_wait_here used once
_skip_vfp_restore 000000A0

Symbol: _skip_vfp_restore
   Definitions
      At line 231 in file ..\src\AzureRTOS\ports\cortex_m4\keil\src\tx_thread_s
chedule.s
   Uses
      At line 229 in file ..\src\AzureRTOS\ports\cortex_m4\keil\src\tx_thread_s
chedule.s
Comment: _skip_vfp_restore used once
_skip_vfp_save 00000058

Symbol: _skip_vfp_save
   Definitions
      At line 167 in file ..\src\AzureRTOS\ports\cortex_m4\keil\src\tx_thread_s
chedule.s
   Uses
      At line 165 in file ..\src\AzureRTOS\ports\cortex_m4\keil\src\tx_thread_s
chedule.s
Comment: _skip_vfp_save used once
_tx_thread_schedule 00000000

Symbol: _tx_thread_schedule
   Definitions
      At line 90 in file ..\src\AzureRTOS\ports\cortex_m4\keil\src\tx_thread_sc
hedule.s
   Uses
      At line 89 in file ..\src\AzureRTOS\ports\cortex_m4\keil\src\tx_thread_sc
hedule.s
Comment: _tx_thread_schedule used once
_tx_vfp_access 000000CA

Symbol: _tx_vfp_access
   Definitions
      At line 288 in file ..\src\AzureRTOS\ports\cortex_m4\keil\src\tx_thread_s



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Relocatable symbols

chedule.s
   Uses
      At line 287 in file ..\src\AzureRTOS\ports\cortex_m4\keil\src\tx_thread_s
chedule.s
Comment: _tx_vfp_access used once
tx_thread_fpu_disable 000000C8

Symbol: tx_thread_fpu_disable
   Definitions
      At line 280 in file ..\src\AzureRTOS\ports\cortex_m4\keil\src\tx_thread_s
chedule.s
   Uses
      At line 279 in file ..\src\AzureRTOS\ports\cortex_m4\keil\src\tx_thread_s
chedule.s
Comment: tx_thread_fpu_disable used once
tx_thread_fpu_enable 000000C6

Symbol: tx_thread_fpu_enable
   Definitions
      At line 272 in file ..\src\AzureRTOS\ports\cortex_m4\keil\src\tx_thread_s
chedule.s
   Uses
      At line 271 in file ..\src\AzureRTOS\ports\cortex_m4\keil\src\tx_thread_s
chedule.s
Comment: tx_thread_fpu_enable used once
|.text| 00000000

Symbol: |.text|
   Definitions
      At line 44 in file ..\src\AzureRTOS\ports\cortex_m4\keil\src\tx_thread_sc
hedule.s
   Uses
      None
Comment: |.text| unused
15 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

_tx_thread_current_ptr 00000000

Symbol: _tx_thread_current_ptr
   Definitions
      At line 33 in file ..\src\AzureRTOS\ports\cortex_m4\keil\src\tx_thread_sc
hedule.s
   Uses
      At line 149 in file ..\src\AzureRTOS\ports\cortex_m4\keil\src\tx_thread_s
chedule.s
Comment: _tx_thread_current_ptr used once
_tx_thread_execute_ptr 00000000

Symbol: _tx_thread_execute_ptr
   Definitions
      At line 34 in file ..\src\AzureRTOS\ports\cortex_m4\keil\src\tx_thread_sc
hedule.s
   Uses
      At line 150 in file ..\src\AzureRTOS\ports\cortex_m4\keil\src\tx_thread_s
chedule.s
Comment: _tx_thread_execute_ptr used once
_tx_thread_preempt_disable 00000000

Symbol: _tx_thread_preempt_disable
   Definitions
      At line 37 in file ..\src\AzureRTOS\ports\cortex_m4\keil\src\tx_thread_sc
hedule.s
   Uses
      At line 99 in file ..\src\AzureRTOS\ports\cortex_m4\keil\src\tx_thread_sc
hedule.s
Comment: _tx_thread_preempt_disable used once
_tx_thread_system_stack_ptr 00000000

Symbol: _tx_thread_system_stack_ptr
   Definitions
      At line 36 in file ..\src\AzureRTOS\ports\cortex_m4\keil\src\tx_thread_sc
hedule.s
   Uses
      None
Comment: _tx_thread_system_stack_ptr unused
_tx_timer_time_slice 00000000

Symbol: _tx_timer_time_slice
   Definitions
      At line 35 in file ..\src\AzureRTOS\ports\cortex_m4\keil\src\tx_thread_sc
hedule.s
   Uses
      At line 169 in file ..\src\AzureRTOS\ports\cortex_m4\keil\src\tx_thread_s
chedule.s
      At line 205 in file ..\src\AzureRTOS\ports\cortex_m4\keil\src\tx_thread_s
chedule.s

5 symbols
365 symbols in table
