#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x291b8c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x291ba50 .scope module, "tb" "tb" 3 38;
 .timescale -12 -12;
L_0x2911a20 .functor NOT 1, L_0x2948d90, C4<0>, C4<0>, C4<0>;
L_0x290e330 .functor XOR 1, L_0x29489f0, L_0x2948a90, C4<0>, C4<0>;
L_0x290c750 .functor XOR 1, L_0x290e330, L_0x2948be0, C4<0>, C4<0>;
v0x2947660_0 .net "L", 0 0, v0x29455d0_0;  1 drivers
v0x2947720_0 .net "Q_dut", 0 0, L_0x29487f0;  1 drivers
v0x29477e0_0 .net "Q_ref", 0 0, v0x2911d30_0;  1 drivers
v0x29478e0_0 .net *"_ivl_10", 0 0, L_0x2948be0;  1 drivers
v0x2947980_0 .net *"_ivl_12", 0 0, L_0x290c750;  1 drivers
v0x2947a70_0 .net *"_ivl_2", 0 0, L_0x2948950;  1 drivers
v0x2947b50_0 .net *"_ivl_4", 0 0, L_0x29489f0;  1 drivers
v0x2947c30_0 .net *"_ivl_6", 0 0, L_0x2948a90;  1 drivers
v0x2947d10_0 .net *"_ivl_8", 0 0, L_0x290e330;  1 drivers
v0x2947e80_0 .var "clk", 0 0;
v0x2947f20_0 .net "q_in", 0 0, v0x2945730_0;  1 drivers
v0x2948050_0 .net "r_in", 0 0, v0x2945800_0;  1 drivers
v0x2948180_0 .var/2u "stats1", 159 0;
v0x2948260_0 .var/2u "strobe", 0 0;
v0x2948320_0 .net "tb_match", 0 0, L_0x2948d90;  1 drivers
v0x29483e0_0 .net "tb_mismatch", 0 0, L_0x2911a20;  1 drivers
L_0x2948950 .concat [ 1 0 0 0], v0x2911d30_0;
L_0x29489f0 .concat [ 1 0 0 0], v0x2911d30_0;
L_0x2948a90 .concat [ 1 0 0 0], L_0x29487f0;
L_0x2948be0 .concat [ 1 0 0 0], v0x2911d30_0;
L_0x2948d90 .cmp/eeq 1, L_0x2948950, L_0x290c750;
S_0x291bbe0 .scope module, "good1" "reference_module" 3 81, 3 7 0, S_0x291ba50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "L";
    .port_info 2 /INPUT 1 "q_in";
    .port_info 3 /INPUT 1 "r_in";
    .port_info 4 /OUTPUT 1 "Q";
v0x2911c90_0 .net "L", 0 0, v0x29455d0_0;  alias, 1 drivers
v0x2911d30_0 .var "Q", 0 0;
v0x290e440_0 .net "clk", 0 0, v0x2947e80_0;  1 drivers
v0x290c860_0 .net "q_in", 0 0, v0x2945730_0;  alias, 1 drivers
v0x290b520_0 .net "r_in", 0 0, v0x2945800_0;  alias, 1 drivers
E_0x2918500 .event posedge, v0x290e440_0;
S_0x29453b0 .scope module, "stim1" "stimulus_gen" 3 75, 3 21 0, S_0x291ba50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "L";
    .port_info 2 /OUTPUT 1 "r_in";
    .port_info 3 /OUTPUT 1 "q_in";
v0x29455d0_0 .var "L", 0 0;
v0x2945690_0 .net "clk", 0 0, v0x2947e80_0;  alias, 1 drivers
v0x2945730_0 .var "q_in", 0 0;
v0x2945800_0 .var "r_in", 0 0;
E_0x2918760/0 .event negedge, v0x290e440_0;
E_0x2918760/1 .event posedge, v0x290e440_0;
E_0x2918760 .event/or E_0x2918760/0, E_0x2918760/1;
S_0x2945900 .scope module, "top_module1" "top_module" 3 88, 4 1 0, S_0x291ba50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "L";
    .port_info 2 /INPUT 1 "q_in";
    .port_info 3 /INPUT 1 "r_in";
    .port_info 4 /OUTPUT 1 "Q";
v0x2946f40_0 .net "L", 0 0, v0x29455d0_0;  alias, 1 drivers
v0x2947000_0 .net "Q", 0 0, L_0x29487f0;  alias, 1 drivers
v0x29470c0_0 .net "clk", 0 0, v0x2947e80_0;  alias, 1 drivers
v0x29471f0_0 .net "q", 2 0, L_0x29486c0;  1 drivers
v0x29472b0_0 .net "q_in", 0 0, v0x2945730_0;  alias, 1 drivers
v0x2947350_0 .net "r_in", 0 0, v0x2945800_0;  alias, 1 drivers
L_0x29484f0 .part L_0x29486c0, 0, 1;
L_0x29485f0 .part L_0x29486c0, 1, 1;
L_0x29486c0 .concat8 [ 1 1 1 0], v0x2946060_0, v0x2946e10_0, v0x2946640_0;
L_0x29487f0 .part L_0x29486c0, 2, 1;
S_0x2945bc0 .scope module, "flipflop_1" "flipflop_module" 4 11, 4 23 0, S_0x2945900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x2945e60_0 .net "clk", 0 0, v0x2947e80_0;  alias, 1 drivers
v0x2945f50_0 .net "d", 0 0, v0x2945730_0;  alias, 1 drivers
v0x2946060_0 .var "q", 0 0;
v0x2946100_0 .net "reset", 0 0, v0x29455d0_0;  alias, 1 drivers
S_0x2946250 .scope module, "flipflop_2" "flipflop_module" 4 17, 4 23 0, S_0x2945900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x29464e0_0 .net "clk", 0 0, v0x2947e80_0;  alias, 1 drivers
v0x2946580_0 .net "d", 0 0, L_0x29485f0;  1 drivers
v0x2946640_0 .var "q", 0 0;
v0x29466e0_0 .net "reset", 0 0, v0x29455d0_0;  alias, 1 drivers
S_0x2946830 .scope module, "mux21_1" "mux21_module" 4 14, 4 38 0, S_0x2945900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "y";
v0x2946af0_0 .net "a", 0 0, L_0x29484f0;  1 drivers
v0x2946bd0_0 .net "b", 0 0, v0x2945800_0;  alias, 1 drivers
v0x2946ce0_0 .net "sel", 0 0, v0x29455d0_0;  alias, 1 drivers
v0x2946e10_0 .var "y", 0 0;
E_0x29182b0 .event anyedge, v0x2911c90_0, v0x290b520_0, v0x2946af0_0;
S_0x2947490 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 97, 3 97 0, S_0x291ba50;
 .timescale -12 -12;
E_0x29029f0 .event anyedge, v0x2948260_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2948260_0;
    %nor/r;
    %assign/vec4 v0x2948260_0, 0;
    %wait E_0x29029f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x29453b0;
T_1 ;
    %wait E_0x2918760;
    %vpi_func 3 29 "$random" 32 {0 0 0};
    %pushi/vec4 8, 0, 32;
    %mod/s;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x2945730_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2945800_0, 0;
    %assign/vec4 v0x29455d0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x29453b0;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2918500;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 33 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x291bbe0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2911d30_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x291bbe0;
T_4 ;
    %wait E_0x2918500;
    %load/vec4 v0x2911c90_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %load/vec4 v0x290b520_0;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v0x290c860_0;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %assign/vec4 v0x2911d30_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x2945bc0;
T_5 ;
    %wait E_0x2918500;
    %load/vec4 v0x2946100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2946060_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x2945f50_0;
    %assign/vec4 v0x2946060_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x2946830;
T_6 ;
    %wait E_0x29182b0;
    %load/vec4 v0x2946ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x2946bd0_0;
    %assign/vec4 v0x2946e10_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x2946af0_0;
    %assign/vec4 v0x2946e10_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x2946250;
T_7 ;
    %wait E_0x2918500;
    %load/vec4 v0x29466e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2946640_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x2946580_0;
    %assign/vec4 v0x2946640_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x291ba50;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2947e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2948260_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x291ba50;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x2947e80_0;
    %inv;
    %store/vec4 v0x2947e80_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x291ba50;
T_10 ;
    %vpi_call/w 3 67 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 68 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2945690_0, v0x29483e0_0, v0x2947e80_0, v0x2947660_0, v0x2947f20_0, v0x2948050_0, v0x29477e0_0, v0x2947720_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x291ba50;
T_11 ;
    %load/vec4 v0x2948180_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x2948180_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2948180_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has no mismatches.", "Q" {0 0 0};
T_11.1 ;
    %load/vec4 v0x2948180_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2948180_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 109 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 110 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2948180_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2948180_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 111 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x291ba50;
T_12 ;
    %wait E_0x2918760;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2948180_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2948180_0, 4, 32;
    %load/vec4 v0x2948320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x2948180_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 122 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2948180_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2948180_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2948180_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x29477e0_0;
    %load/vec4 v0x29477e0_0;
    %load/vec4 v0x2947720_0;
    %xor;
    %load/vec4 v0x29477e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x2948180_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 126 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2948180_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x2948180_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2948180_0, 4, 32;
T_12.4 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_muxdff/mt2015_muxdff_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth1/human/mt2015_muxdff/iter0/response1/top_module.sv";
