This is the Advacnced Digital System Design Mid Term paper 
<br>
A Serial Adder using Mealy Finite State Machine
