#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice_trm.h>

/* BL */
#define BL__0__DM__MASK 0x7000u
#define BL__0__DM__SHIFT 12
#define BL__0__DR CYREG_PRT0_DR
#define BL__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define BL__0__HSIOM_MASK 0x000F0000u
#define BL__0__HSIOM_SHIFT 16u
#define BL__0__INTCFG CYREG_PRT0_INTCFG
#define BL__0__INTSTAT CYREG_PRT0_INTSTAT
#define BL__0__MASK 0x10u
#define BL__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define BL__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define BL__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define BL__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define BL__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define BL__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define BL__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define BL__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define BL__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define BL__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define BL__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define BL__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define BL__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define BL__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define BL__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define BL__0__PC CYREG_PRT0_PC
#define BL__0__PC2 CYREG_PRT0_PC2
#define BL__0__PORT 0u
#define BL__0__PS CYREG_PRT0_PS
#define BL__0__SHIFT 4
#define BL__DR CYREG_PRT0_DR
#define BL__INTCFG CYREG_PRT0_INTCFG
#define BL__INTSTAT CYREG_PRT0_INTSTAT
#define BL__MASK 0x10u
#define BL__PA__CFG0 CYREG_UDB_PA0_CFG0
#define BL__PA__CFG1 CYREG_UDB_PA0_CFG1
#define BL__PA__CFG10 CYREG_UDB_PA0_CFG10
#define BL__PA__CFG11 CYREG_UDB_PA0_CFG11
#define BL__PA__CFG12 CYREG_UDB_PA0_CFG12
#define BL__PA__CFG13 CYREG_UDB_PA0_CFG13
#define BL__PA__CFG14 CYREG_UDB_PA0_CFG14
#define BL__PA__CFG2 CYREG_UDB_PA0_CFG2
#define BL__PA__CFG3 CYREG_UDB_PA0_CFG3
#define BL__PA__CFG4 CYREG_UDB_PA0_CFG4
#define BL__PA__CFG5 CYREG_UDB_PA0_CFG5
#define BL__PA__CFG6 CYREG_UDB_PA0_CFG6
#define BL__PA__CFG7 CYREG_UDB_PA0_CFG7
#define BL__PA__CFG8 CYREG_UDB_PA0_CFG8
#define BL__PA__CFG9 CYREG_UDB_PA0_CFG9
#define BL__PC CYREG_PRT0_PC
#define BL__PC2 CYREG_PRT0_PC2
#define BL__PORT 0u
#define BL__PS CYREG_PRT0_PS
#define BL__SHIFT 4

/* CLK */
#define CLK__0__DM__MASK 0xE00000u
#define CLK__0__DM__SHIFT 21
#define CLK__0__DR CYREG_PRT0_DR
#define CLK__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define CLK__0__HSIOM_MASK 0xF0000000u
#define CLK__0__HSIOM_SHIFT 28u
#define CLK__0__INTCFG CYREG_PRT0_INTCFG
#define CLK__0__INTSTAT CYREG_PRT0_INTSTAT
#define CLK__0__MASK 0x80u
#define CLK__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CLK__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CLK__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CLK__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CLK__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CLK__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CLK__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CLK__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CLK__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CLK__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CLK__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CLK__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CLK__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CLK__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CLK__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CLK__0__PC CYREG_PRT0_PC
#define CLK__0__PC2 CYREG_PRT0_PC2
#define CLK__0__PORT 0u
#define CLK__0__PS CYREG_PRT0_PS
#define CLK__0__SHIFT 7
#define CLK__DR CYREG_PRT0_DR
#define CLK__INTCFG CYREG_PRT0_INTCFG
#define CLK__INTSTAT CYREG_PRT0_INTSTAT
#define CLK__MASK 0x80u
#define CLK__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CLK__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CLK__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CLK__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CLK__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CLK__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CLK__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CLK__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CLK__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CLK__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CLK__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CLK__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CLK__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CLK__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CLK__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CLK__PC CYREG_PRT0_PC
#define CLK__PC2 CYREG_PRT0_PC2
#define CLK__PORT 0u
#define CLK__PS CYREG_PRT0_PS
#define CLK__SHIFT 7

/* DOT */
#define DOT__0__DM__MASK 0xE00000u
#define DOT__0__DM__SHIFT 21
#define DOT__0__DR CYREG_PRT3_DR
#define DOT__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define DOT__0__HSIOM_MASK 0xF0000000u
#define DOT__0__HSIOM_SHIFT 28u
#define DOT__0__INTCFG CYREG_PRT3_INTCFG
#define DOT__0__INTSTAT CYREG_PRT3_INTSTAT
#define DOT__0__MASK 0x80u
#define DOT__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define DOT__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define DOT__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define DOT__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define DOT__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define DOT__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define DOT__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define DOT__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define DOT__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define DOT__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define DOT__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define DOT__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define DOT__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define DOT__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define DOT__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define DOT__0__PC CYREG_PRT3_PC
#define DOT__0__PC2 CYREG_PRT3_PC2
#define DOT__0__PORT 3u
#define DOT__0__PS CYREG_PRT3_PS
#define DOT__0__SHIFT 7
#define DOT__DR CYREG_PRT3_DR
#define DOT__INTCFG CYREG_PRT3_INTCFG
#define DOT__INTSTAT CYREG_PRT3_INTSTAT
#define DOT__MASK 0x80u
#define DOT__PA__CFG0 CYREG_UDB_PA3_CFG0
#define DOT__PA__CFG1 CYREG_UDB_PA3_CFG1
#define DOT__PA__CFG10 CYREG_UDB_PA3_CFG10
#define DOT__PA__CFG11 CYREG_UDB_PA3_CFG11
#define DOT__PA__CFG12 CYREG_UDB_PA3_CFG12
#define DOT__PA__CFG13 CYREG_UDB_PA3_CFG13
#define DOT__PA__CFG14 CYREG_UDB_PA3_CFG14
#define DOT__PA__CFG2 CYREG_UDB_PA3_CFG2
#define DOT__PA__CFG3 CYREG_UDB_PA3_CFG3
#define DOT__PA__CFG4 CYREG_UDB_PA3_CFG4
#define DOT__PA__CFG5 CYREG_UDB_PA3_CFG5
#define DOT__PA__CFG6 CYREG_UDB_PA3_CFG6
#define DOT__PA__CFG7 CYREG_UDB_PA3_CFG7
#define DOT__PA__CFG8 CYREG_UDB_PA3_CFG8
#define DOT__PA__CFG9 CYREG_UDB_PA3_CFG9
#define DOT__PC CYREG_PRT3_PC
#define DOT__PC2 CYREG_PRT3_PC2
#define DOT__PORT 3u
#define DOT__PS CYREG_PRT3_PS
#define DOT__SHIFT 7

/* LED */
#define LED__0__DM__MASK 0x1C0u
#define LED__0__DM__SHIFT 6
#define LED__0__DR CYREG_PRT0_DR
#define LED__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define LED__0__HSIOM_MASK 0x00000F00u
#define LED__0__HSIOM_SHIFT 8u
#define LED__0__INTCFG CYREG_PRT0_INTCFG
#define LED__0__INTSTAT CYREG_PRT0_INTSTAT
#define LED__0__MASK 0x04u
#define LED__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LED__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LED__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LED__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LED__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LED__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LED__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LED__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LED__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LED__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LED__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LED__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LED__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LED__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LED__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LED__0__PC CYREG_PRT0_PC
#define LED__0__PC2 CYREG_PRT0_PC2
#define LED__0__PORT 0u
#define LED__0__PS CYREG_PRT0_PS
#define LED__0__SHIFT 2
#define LED__DR CYREG_PRT0_DR
#define LED__INTCFG CYREG_PRT0_INTCFG
#define LED__INTSTAT CYREG_PRT0_INTSTAT
#define LED__MASK 0x04u
#define LED__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LED__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LED__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LED__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LED__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LED__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LED__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LED__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LED__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LED__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LED__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LED__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LED__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LED__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LED__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LED__PC CYREG_PRT0_PC
#define LED__PC2 CYREG_PRT0_PC2
#define LED__PORT 0u
#define LED__PS CYREG_PRT0_PS
#define LED__SHIFT 2

/* ZERO */
#define ZERO__0__DM__MASK 0x38000u
#define ZERO__0__DM__SHIFT 15
#define ZERO__0__DR CYREG_PRT0_DR
#define ZERO__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define ZERO__0__HSIOM_MASK 0x00F00000u
#define ZERO__0__HSIOM_SHIFT 20u
#define ZERO__0__INTCFG CYREG_PRT0_INTCFG
#define ZERO__0__INTSTAT CYREG_PRT0_INTSTAT
#define ZERO__0__MASK 0x20u
#define ZERO__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define ZERO__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define ZERO__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define ZERO__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define ZERO__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define ZERO__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define ZERO__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define ZERO__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define ZERO__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define ZERO__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define ZERO__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define ZERO__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define ZERO__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define ZERO__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define ZERO__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define ZERO__0__PC CYREG_PRT0_PC
#define ZERO__0__PC2 CYREG_PRT0_PC2
#define ZERO__0__PORT 0u
#define ZERO__0__PS CYREG_PRT0_PS
#define ZERO__0__SHIFT 5
#define ZERO__DR CYREG_PRT0_DR
#define ZERO__INTCFG CYREG_PRT0_INTCFG
#define ZERO__INTSTAT CYREG_PRT0_INTSTAT
#define ZERO__MASK 0x20u
#define ZERO__PA__CFG0 CYREG_UDB_PA0_CFG0
#define ZERO__PA__CFG1 CYREG_UDB_PA0_CFG1
#define ZERO__PA__CFG10 CYREG_UDB_PA0_CFG10
#define ZERO__PA__CFG11 CYREG_UDB_PA0_CFG11
#define ZERO__PA__CFG12 CYREG_UDB_PA0_CFG12
#define ZERO__PA__CFG13 CYREG_UDB_PA0_CFG13
#define ZERO__PA__CFG14 CYREG_UDB_PA0_CFG14
#define ZERO__PA__CFG2 CYREG_UDB_PA0_CFG2
#define ZERO__PA__CFG3 CYREG_UDB_PA0_CFG3
#define ZERO__PA__CFG4 CYREG_UDB_PA0_CFG4
#define ZERO__PA__CFG5 CYREG_UDB_PA0_CFG5
#define ZERO__PA__CFG6 CYREG_UDB_PA0_CFG6
#define ZERO__PA__CFG7 CYREG_UDB_PA0_CFG7
#define ZERO__PA__CFG8 CYREG_UDB_PA0_CFG8
#define ZERO__PA__CFG9 CYREG_UDB_PA0_CFG9
#define ZERO__PC CYREG_PRT0_PC
#define ZERO__PC2 CYREG_PRT0_PC2
#define ZERO__PORT 0u
#define ZERO__PS CYREG_PRT0_PS
#define ZERO__SHIFT 5

/* isr_1 */
#define isr_1__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_1__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_1__INTC_MASK 0x01u
#define isr_1__INTC_NUMBER 0u
#define isr_1__INTC_PRIOR_MASK 0xC0u
#define isr_1__INTC_PRIOR_NUM 3u
#define isr_1__INTC_PRIOR_REG CYREG_CM0_IPR0
#define isr_1__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_1__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Timer_1_TimerUDB */
#define Timer_1_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_1_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_1_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_1_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_1_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_1_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_1_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Timer_1_TimerUDB_rstSts_stsreg__MASK_REG CYREG_UDB_W8_MSK_03
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_03
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_UDB_W8_ST_03
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL_02
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL_02
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL_02
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL_02
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK_02
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK_02
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK_02
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK_02
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_UDB_W8_CTL_02
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_02
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_UDB_W8_CTL_02
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_02
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_UDB_W8_MSK_02
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_UDB_W16_A0_02
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_UDB_W16_A1_02
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_UDB_W16_D0_02
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_UDB_W16_D1_02
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_UDB_W16_F0_02
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_UDB_W16_F1_02
#define Timer_1_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_UDB_CAT16_A_02
#define Timer_1_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_UDB_W8_A0_02
#define Timer_1_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_UDB_W8_A1_02
#define Timer_1_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_UDB_CAT16_D_02
#define Timer_1_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_UDB_W8_D0_02
#define Timer_1_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_UDB_W8_D1_02
#define Timer_1_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define Timer_1_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_UDB_CAT16_F_02
#define Timer_1_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_UDB_W8_F0_02
#define Timer_1_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_UDB_W8_F1_02
#define Timer_1_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define Timer_1_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define Timer_1_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_UDB_CAT16_A_03
#define Timer_1_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_UDB_W8_A0_03
#define Timer_1_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_UDB_W8_A1_03
#define Timer_1_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_UDB_CAT16_D_03
#define Timer_1_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_UDB_W8_D0_03
#define Timer_1_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_UDB_W8_D1_03
#define Timer_1_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_03
#define Timer_1_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_UDB_CAT16_F_03
#define Timer_1_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_UDB_W8_F0_03
#define Timer_1_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_UDB_W8_F1_03

/* Miscellaneous */
#define CYDEV_BCLK__HFCLK__HZ 24000000U
#define CYDEV_BCLK__HFCLK__KHZ 24000U
#define CYDEV_BCLK__HFCLK__MHZ 24U
#define CYDEV_BCLK__SYSCLK__HZ 24000000U
#define CYDEV_BCLK__SYSCLK__KHZ 24000U
#define CYDEV_BCLK__SYSCLK__MHZ 24U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 4u
#define CYDEV_CHIP_DIE_PSOC4A 2u
#define CYDEV_CHIP_DIE_PSOC5LP 5u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x04C81193u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 2u
#define CYDEV_CHIP_MEMBER_4D 3u
#define CYDEV_CHIP_MEMBER_5A 4u
#define CYDEV_CHIP_MEMBER_5B 5u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4A
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_ES0 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_HEAP_SIZE 0x0100
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0400
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYIPBLOCK_M0S8_CTBM_VERSION 0
#define CYIPBLOCK_m0s8cpuss_VERSION 0
#define CYIPBLOCK_m0s8csd_VERSION 0
#define CYIPBLOCK_m0s8gpio2_VERSION 0
#define CYIPBLOCK_m0s8hsiom4a_VERSION 0
#define CYIPBLOCK_m0s8lcd_VERSION 0
#define CYIPBLOCK_m0s8lpcomp_VERSION 0
#define CYIPBLOCK_m0s8pclk_VERSION 0
#define CYIPBLOCK_m0s8sar_VERSION 0
#define CYIPBLOCK_m0s8scb_VERSION 0
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 0
#define CYIPBLOCK_m0s8udbif_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 2
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
