/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Thu Sep 15 15:41:26 2016
 *                 Full Compile MD5 Checksum  9fc7af7ed35d1e7168d11678a688ca95
 *                     (minus title and desc)
 *                 MD5 Checksum               29af1775ea2997cb77970d772974b329
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1119
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_RAAGA_DSP_MEM_SUBSYSTEM_H__
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_H__

/***************************************************************************
 *RAAGA_DSP_MEM_SUBSYSTEM - Raaga Dsp Memory Subsystem
 ***************************************************************************/
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_ID2R_RDATA  0x20c30000 /* [RO][32] Peek and Poke IMEM/DMEM RBUS Read Data */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_WDATA  0x20c30004 /* [RW][32] Peek and Poke IMEM/DMEM RBUS Write Data */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_CMD    0x20c30008 /* [RW][32] Peek and Poke Command Register  for IMEM and DMEM */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_ADDR   0x20c3000c /* [RW][32] IMEM or DMEM Address for peek/poke access */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_AUTO   0x20c30010 /* [RW][32] Set Peek/poke in Auto increment mode */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_AUTO_RD_TRIG 0x20c30014 /* [RW][32] Peek trigger in auto inc mode */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_AUTO_ADDRESS_STATUS 0x20c30018 /* [RO][32] Current address for peek/poke operation in auto inc mode. */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_RESERVED_FOR_ECO_0 0x20c30040 /* [RW][32] Space_0 */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_RESERVED_FOR_ECO_1 0x20c30044 /* [RW][32] Space_1 */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_IMEM_STATUS 0x20c30048 /* [RO][32] IMEM STATUS Register */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_DMEM_STATUS 0x20c3004c /* [RO][32] DMEM STATUS Register */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_VOM_MISS_STATUS 0x20c30050 /* [RO][32] VOM MISS STATUS Register */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_CNTRL   0x20c30070 /* [RW][32] MRU Control Register */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_0  0x20c30074 /* [RO][32] MRU_Page_0 */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_1  0x20c30078 /* [RO][32] MRU_Page_1 */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_2  0x20c3007c /* [RO][32] MRU_Page_2 */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_3  0x20c30080 /* [RO][32] MRU_Page_3 */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_4  0x20c30084 /* [RO][32] MRU_Page_4 */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_5  0x20c30088 /* [RO][32] MRU_Page_5 */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_6  0x20c3008c /* [RO][32] MRU_Page_6 */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_7  0x20c30090 /* [RO][32] MRU_Page_7 */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_PC_STATUS   0x20c30094 /* [RO][32] FP_PC_STATUS */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_RESERVED_FOR_ECO_2 0x20c3009c /* [RW][32] Space_2 */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_RESERVED_FOR_ECO_3 0x20c300a0 /* [RW][32] Space_3 */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_RESERVED_FOR_ECO_4 0x20c300a4 /* [RW][32] Space_4 */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS 0x20c300a8 /* [RO][32] MEMSUB_ERROR_STATUS */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR 0x20c300ac /* [WO][32] MEMSUB_ERROR_CLEAR */

/***************************************************************************
 *ID2R_RDATA - Peek and Poke IMEM/DMEM RBUS Read Data
 ***************************************************************************/
/* RAAGA_DSP_MEM_SUBSYSTEM :: ID2R_RDATA :: DATA [31:00] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_ID2R_RDATA_DATA_MASK          0xffffffff
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_ID2R_RDATA_DATA_SHIFT         0

/***************************************************************************
 *R2ID_WDATA - Peek and Poke IMEM/DMEM RBUS Write Data
 ***************************************************************************/
/* RAAGA_DSP_MEM_SUBSYSTEM :: R2ID_WDATA :: DATA [31:00] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_WDATA_DATA_MASK          0xffffffff
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_WDATA_DATA_SHIFT         0
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_WDATA_DATA_DEFAULT       0x00000000

/***************************************************************************
 *R2ID_CMD - Peek and Poke Command Register  for IMEM and DMEM
 ***************************************************************************/
/* RAAGA_DSP_MEM_SUBSYSTEM :: R2ID_CMD :: reserved0 [31:06] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_CMD_reserved0_MASK       0xffffffc0
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_CMD_reserved0_SHIFT      6

/* RAAGA_DSP_MEM_SUBSYSTEM :: R2ID_CMD :: RD_WR_CMD [05:04] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_CMD_RD_WR_CMD_MASK       0x00000030
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_CMD_RD_WR_CMD_SHIFT      4
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_CMD_RD_WR_CMD_DEFAULT    0x00000000

/* RAAGA_DSP_MEM_SUBSYSTEM :: R2ID_CMD :: reserved1 [03:01] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_CMD_reserved1_MASK       0x0000000e
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_CMD_reserved1_SHIFT      1

/* RAAGA_DSP_MEM_SUBSYSTEM :: R2ID_CMD :: MEMSEL [00:00] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_CMD_MEMSEL_MASK          0x00000001
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_CMD_MEMSEL_SHIFT         0
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_CMD_MEMSEL_DEFAULT       0x00000000

/***************************************************************************
 *R2ID_ADDR - IMEM or DMEM Address for peek/poke access
 ***************************************************************************/
/* RAAGA_DSP_MEM_SUBSYSTEM :: R2ID_ADDR :: ADDRESS [31:00] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_ADDR_ADDRESS_MASK        0xffffffff
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_ADDR_ADDRESS_SHIFT       0
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_ADDR_ADDRESS_DEFAULT     0x00000000

/***************************************************************************
 *R2ID_AUTO - Set Peek/poke in Auto increment mode
 ***************************************************************************/
/* RAAGA_DSP_MEM_SUBSYSTEM :: R2ID_AUTO :: reserved0 [31:01] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_AUTO_reserved0_MASK      0xfffffffe
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_AUTO_reserved0_SHIFT     1

/* RAAGA_DSP_MEM_SUBSYSTEM :: R2ID_AUTO :: AUTO [00:00] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_AUTO_AUTO_MASK           0x00000001
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_AUTO_AUTO_SHIFT          0
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_AUTO_AUTO_DEFAULT        0x00000000

/***************************************************************************
 *R2ID_AUTO_RD_TRIG - Peek trigger in auto inc mode
 ***************************************************************************/
/* RAAGA_DSP_MEM_SUBSYSTEM :: R2ID_AUTO_RD_TRIG :: reserved0 [31:01] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_AUTO_RD_TRIG_reserved0_MASK 0xfffffffe
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_AUTO_RD_TRIG_reserved0_SHIFT 1

/* RAAGA_DSP_MEM_SUBSYSTEM :: R2ID_AUTO_RD_TRIG :: auto_mode_read_trig [00:00] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_AUTO_RD_TRIG_auto_mode_read_trig_MASK 0x00000001
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_AUTO_RD_TRIG_auto_mode_read_trig_SHIFT 0
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_AUTO_RD_TRIG_auto_mode_read_trig_DEFAULT 0x00000000

/***************************************************************************
 *R2ID_AUTO_ADDRESS_STATUS - Current address for peek/poke operation in auto inc mode.
 ***************************************************************************/
/* RAAGA_DSP_MEM_SUBSYSTEM :: R2ID_AUTO_ADDRESS_STATUS :: ADDRESS_STATUS [31:00] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_AUTO_ADDRESS_STATUS_ADDRESS_STATUS_MASK 0xffffffff
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_AUTO_ADDRESS_STATUS_ADDRESS_STATUS_SHIFT 0

/***************************************************************************
 *RESERVED_FOR_ECO_0 - Space_0
 ***************************************************************************/
/* RAAGA_DSP_MEM_SUBSYSTEM :: RESERVED_FOR_ECO_0 :: VALUE [31:00] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_RESERVED_FOR_ECO_0_VALUE_MASK 0xffffffff
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_RESERVED_FOR_ECO_0_VALUE_SHIFT 0

/***************************************************************************
 *RESERVED_FOR_ECO_1 - Space_1
 ***************************************************************************/
/* RAAGA_DSP_MEM_SUBSYSTEM :: RESERVED_FOR_ECO_1 :: VALUE [31:00] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_RESERVED_FOR_ECO_1_VALUE_MASK 0xffffffff
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_RESERVED_FOR_ECO_1_VALUE_SHIFT 0

/***************************************************************************
 *IMEM_STATUS - IMEM STATUS Register
 ***************************************************************************/
/* RAAGA_DSP_MEM_SUBSYSTEM :: IMEM_STATUS :: reserved0 [31:09] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_IMEM_STATUS_reserved0_MASK    0xfffffe00
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_IMEM_STATUS_reserved0_SHIFT   9

/* RAAGA_DSP_MEM_SUBSYSTEM :: IMEM_STATUS :: IMEM_PP_BUSY [08:08] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_IMEM_STATUS_IMEM_PP_BUSY_MASK 0x00000100
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_IMEM_STATUS_IMEM_PP_BUSY_SHIFT 8

/* RAAGA_DSP_MEM_SUBSYSTEM :: IMEM_STATUS :: reserved1 [07:07] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_IMEM_STATUS_reserved1_MASK    0x00000080
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_IMEM_STATUS_reserved1_SHIFT   7

/* RAAGA_DSP_MEM_SUBSYSTEM :: IMEM_STATUS :: IMEM_ODD_WINNER [06:04] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_IMEM_STATUS_IMEM_ODD_WINNER_MASK 0x00000070
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_IMEM_STATUS_IMEM_ODD_WINNER_SHIFT 4

/* RAAGA_DSP_MEM_SUBSYSTEM :: IMEM_STATUS :: reserved2 [03:03] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_IMEM_STATUS_reserved2_MASK    0x00000008
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_IMEM_STATUS_reserved2_SHIFT   3

/* RAAGA_DSP_MEM_SUBSYSTEM :: IMEM_STATUS :: IMEM_EVEN_WINNER [02:00] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_IMEM_STATUS_IMEM_EVEN_WINNER_MASK 0x00000007
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_IMEM_STATUS_IMEM_EVEN_WINNER_SHIFT 0

/***************************************************************************
 *DMEM_STATUS - DMEM STATUS Register
 ***************************************************************************/
/* RAAGA_DSP_MEM_SUBSYSTEM :: DMEM_STATUS :: reserved0 [31:25] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_DMEM_STATUS_reserved0_MASK    0xfe000000
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_DMEM_STATUS_reserved0_SHIFT   25

/* RAAGA_DSP_MEM_SUBSYSTEM :: DMEM_STATUS :: DMEM_PP_BUSY [24:24] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_DMEM_STATUS_DMEM_PP_BUSY_MASK 0x01000000
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_DMEM_STATUS_DMEM_PP_BUSY_SHIFT 24

/* RAAGA_DSP_MEM_SUBSYSTEM :: DMEM_STATUS :: TILE3_EVEN_WINNER [23:21] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_DMEM_STATUS_TILE3_EVEN_WINNER_MASK 0x00e00000
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_DMEM_STATUS_TILE3_EVEN_WINNER_SHIFT 21

/* RAAGA_DSP_MEM_SUBSYSTEM :: DMEM_STATUS :: TILE2_EVEN_WINNER [20:18] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_DMEM_STATUS_TILE2_EVEN_WINNER_MASK 0x001c0000
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_DMEM_STATUS_TILE2_EVEN_WINNER_SHIFT 18

/* RAAGA_DSP_MEM_SUBSYSTEM :: DMEM_STATUS :: TILE1_EVEN_WINNER [17:15] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_DMEM_STATUS_TILE1_EVEN_WINNER_MASK 0x00038000
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_DMEM_STATUS_TILE1_EVEN_WINNER_SHIFT 15

/* RAAGA_DSP_MEM_SUBSYSTEM :: DMEM_STATUS :: TILE0_EVEN_WINNER [14:12] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_DMEM_STATUS_TILE0_EVEN_WINNER_MASK 0x00007000
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_DMEM_STATUS_TILE0_EVEN_WINNER_SHIFT 12

/* RAAGA_DSP_MEM_SUBSYSTEM :: DMEM_STATUS :: TILE3_ODD_WINNER [11:09] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_DMEM_STATUS_TILE3_ODD_WINNER_MASK 0x00000e00
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_DMEM_STATUS_TILE3_ODD_WINNER_SHIFT 9

/* RAAGA_DSP_MEM_SUBSYSTEM :: DMEM_STATUS :: TILE2_ODD_WINNER [08:06] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_DMEM_STATUS_TILE2_ODD_WINNER_MASK 0x000001c0
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_DMEM_STATUS_TILE2_ODD_WINNER_SHIFT 6

/* RAAGA_DSP_MEM_SUBSYSTEM :: DMEM_STATUS :: TILE1_ODD_WINNER [05:03] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_DMEM_STATUS_TILE1_ODD_WINNER_MASK 0x00000038
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_DMEM_STATUS_TILE1_ODD_WINNER_SHIFT 3

/* RAAGA_DSP_MEM_SUBSYSTEM :: DMEM_STATUS :: TILE0_ODD_WINNER [02:00] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_DMEM_STATUS_TILE0_ODD_WINNER_MASK 0x00000007
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_DMEM_STATUS_TILE0_ODD_WINNER_SHIFT 0

/***************************************************************************
 *VOM_MISS_STATUS - VOM MISS STATUS Register
 ***************************************************************************/
/* RAAGA_DSP_MEM_SUBSYSTEM :: VOM_MISS_STATUS :: reserved0 [31:26] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_VOM_MISS_STATUS_reserved0_MASK 0xfc000000
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_VOM_MISS_STATUS_reserved0_SHIFT 26

/* RAAGA_DSP_MEM_SUBSYSTEM :: VOM_MISS_STATUS :: VOM_MISS_INT [25:25] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_VOM_MISS_STATUS_VOM_MISS_INT_MASK 0x02000000
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_VOM_MISS_STATUS_VOM_MISS_INT_SHIFT 25

/* RAAGA_DSP_MEM_SUBSYSTEM :: VOM_MISS_STATUS :: VOM_MISS_ADDR [24:00] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_VOM_MISS_STATUS_VOM_MISS_ADDR_MASK 0x01ffffff
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_VOM_MISS_STATUS_VOM_MISS_ADDR_SHIFT 0

/***************************************************************************
 *MRU_CNTRL - MRU Control Register
 ***************************************************************************/
/* RAAGA_DSP_MEM_SUBSYSTEM :: MRU_CNTRL :: reserved0 [31:03] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_CNTRL_reserved0_MASK      0xfffffff8
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_CNTRL_reserved0_SHIFT     3

/* RAAGA_DSP_MEM_SUBSYSTEM :: MRU_CNTRL :: FP_DIRECT_UPDATES_EN [02:02] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_CNTRL_FP_DIRECT_UPDATES_EN_MASK 0x00000004
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_CNTRL_FP_DIRECT_UPDATES_EN_SHIFT 2
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_CNTRL_FP_DIRECT_UPDATES_EN_DEFAULT 0x00000000

/* RAAGA_DSP_MEM_SUBSYSTEM :: MRU_CNTRL :: DMA_UPDATES_EN [01:01] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_CNTRL_DMA_UPDATES_EN_MASK 0x00000002
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_CNTRL_DMA_UPDATES_EN_SHIFT 1
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_CNTRL_DMA_UPDATES_EN_DEFAULT 0x00000000

/* RAAGA_DSP_MEM_SUBSYSTEM :: MRU_CNTRL :: EN [00:00] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_CNTRL_EN_MASK             0x00000001
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_CNTRL_EN_SHIFT            0
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_CNTRL_EN_DEFAULT          0x00000000

/***************************************************************************
 *MRU_PAGE_0 - MRU_Page_0
 ***************************************************************************/
/* RAAGA_DSP_MEM_SUBSYSTEM :: MRU_PAGE_0 :: reserved0 [31:07] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_0_reserved0_MASK     0xffffff80
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_0_reserved0_SHIFT    7

/* RAAGA_DSP_MEM_SUBSYSTEM :: MRU_PAGE_0 :: PAGE_ID [06:00] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_0_PAGE_ID_MASK       0x0000007f
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_0_PAGE_ID_SHIFT      0

/***************************************************************************
 *MRU_PAGE_1 - MRU_Page_1
 ***************************************************************************/
/* RAAGA_DSP_MEM_SUBSYSTEM :: MRU_PAGE_1 :: reserved0 [31:07] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_1_reserved0_MASK     0xffffff80
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_1_reserved0_SHIFT    7

/* RAAGA_DSP_MEM_SUBSYSTEM :: MRU_PAGE_1 :: PAGE_ID [06:00] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_1_PAGE_ID_MASK       0x0000007f
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_1_PAGE_ID_SHIFT      0

/***************************************************************************
 *MRU_PAGE_2 - MRU_Page_2
 ***************************************************************************/
/* RAAGA_DSP_MEM_SUBSYSTEM :: MRU_PAGE_2 :: reserved0 [31:07] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_2_reserved0_MASK     0xffffff80
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_2_reserved0_SHIFT    7

/* RAAGA_DSP_MEM_SUBSYSTEM :: MRU_PAGE_2 :: PAGE_ID [06:00] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_2_PAGE_ID_MASK       0x0000007f
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_2_PAGE_ID_SHIFT      0

/***************************************************************************
 *MRU_PAGE_3 - MRU_Page_3
 ***************************************************************************/
/* RAAGA_DSP_MEM_SUBSYSTEM :: MRU_PAGE_3 :: reserved0 [31:07] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_3_reserved0_MASK     0xffffff80
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_3_reserved0_SHIFT    7

/* RAAGA_DSP_MEM_SUBSYSTEM :: MRU_PAGE_3 :: PAGE_ID [06:00] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_3_PAGE_ID_MASK       0x0000007f
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_3_PAGE_ID_SHIFT      0

/***************************************************************************
 *MRU_PAGE_4 - MRU_Page_4
 ***************************************************************************/
/* RAAGA_DSP_MEM_SUBSYSTEM :: MRU_PAGE_4 :: reserved0 [31:07] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_4_reserved0_MASK     0xffffff80
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_4_reserved0_SHIFT    7

/* RAAGA_DSP_MEM_SUBSYSTEM :: MRU_PAGE_4 :: PAGE_ID [06:00] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_4_PAGE_ID_MASK       0x0000007f
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_4_PAGE_ID_SHIFT      0

/***************************************************************************
 *MRU_PAGE_5 - MRU_Page_5
 ***************************************************************************/
/* RAAGA_DSP_MEM_SUBSYSTEM :: MRU_PAGE_5 :: reserved0 [31:07] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_5_reserved0_MASK     0xffffff80
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_5_reserved0_SHIFT    7

/* RAAGA_DSP_MEM_SUBSYSTEM :: MRU_PAGE_5 :: PAGE_ID [06:00] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_5_PAGE_ID_MASK       0x0000007f
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_5_PAGE_ID_SHIFT      0

/***************************************************************************
 *MRU_PAGE_6 - MRU_Page_6
 ***************************************************************************/
/* RAAGA_DSP_MEM_SUBSYSTEM :: MRU_PAGE_6 :: reserved0 [31:07] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_6_reserved0_MASK     0xffffff80
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_6_reserved0_SHIFT    7

/* RAAGA_DSP_MEM_SUBSYSTEM :: MRU_PAGE_6 :: PAGE_ID [06:00] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_6_PAGE_ID_MASK       0x0000007f
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_6_PAGE_ID_SHIFT      0

/***************************************************************************
 *MRU_PAGE_7 - MRU_Page_7
 ***************************************************************************/
/* RAAGA_DSP_MEM_SUBSYSTEM :: MRU_PAGE_7 :: reserved0 [31:07] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_7_reserved0_MASK     0xffffff80
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_7_reserved0_SHIFT    7

/* RAAGA_DSP_MEM_SUBSYSTEM :: MRU_PAGE_7 :: PAGE_ID [06:00] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_7_PAGE_ID_MASK       0x0000007f
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_7_PAGE_ID_SHIFT      0

/***************************************************************************
 *PC_STATUS - FP_PC_STATUS
 ***************************************************************************/
/* RAAGA_DSP_MEM_SUBSYSTEM :: PC_STATUS :: PC_FROM_FP [31:00] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_PC_STATUS_PC_FROM_FP_MASK     0xffffffff
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_PC_STATUS_PC_FROM_FP_SHIFT    0

/***************************************************************************
 *RESERVED_FOR_ECO_2 - Space_2
 ***************************************************************************/
/* RAAGA_DSP_MEM_SUBSYSTEM :: RESERVED_FOR_ECO_2 :: VALUE [31:00] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_RESERVED_FOR_ECO_2_VALUE_MASK 0xffffffff
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_RESERVED_FOR_ECO_2_VALUE_SHIFT 0

/***************************************************************************
 *RESERVED_FOR_ECO_3 - Space_3
 ***************************************************************************/
/* RAAGA_DSP_MEM_SUBSYSTEM :: RESERVED_FOR_ECO_3 :: VALUE [31:00] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_RESERVED_FOR_ECO_3_VALUE_MASK 0xffffffff
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_RESERVED_FOR_ECO_3_VALUE_SHIFT 0

/***************************************************************************
 *RESERVED_FOR_ECO_4 - Space_4
 ***************************************************************************/
/* RAAGA_DSP_MEM_SUBSYSTEM :: RESERVED_FOR_ECO_4 :: VALUE [31:00] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_RESERVED_FOR_ECO_4_VALUE_MASK 0xffffffff
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_RESERVED_FOR_ECO_4_VALUE_SHIFT 0

/***************************************************************************
 *MEMSUB_ERROR_STATUS - MEMSUB_ERROR_STATUS
 ***************************************************************************/
/* RAAGA_DSP_MEM_SUBSYSTEM :: MEMSUB_ERROR_STATUS :: reserved0 [31:11] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_reserved0_MASK 0xfffff800
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_reserved0_SHIFT 11

/* RAAGA_DSP_MEM_SUBSYSTEM :: MEMSUB_ERROR_STATUS :: DMEM_FP_EVENX_OOERROR [10:10] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_DMEM_FP_EVENX_OOERROR_MASK 0x00000400
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_DMEM_FP_EVENX_OOERROR_SHIFT 10
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_DMEM_FP_EVENX_OOERROR_DEFAULT 0x00000000

/* RAAGA_DSP_MEM_SUBSYSTEM :: MEMSUB_ERROR_STATUS :: DMEM_FP_EVENY_OOERROR [09:09] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_DMEM_FP_EVENY_OOERROR_MASK 0x00000200
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_DMEM_FP_EVENY_OOERROR_SHIFT 9
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_DMEM_FP_EVENY_OOERROR_DEFAULT 0x00000000

/* RAAGA_DSP_MEM_SUBSYSTEM :: MEMSUB_ERROR_STATUS :: DMEM_FP_ODDX_OOERROR [08:08] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_DMEM_FP_ODDX_OOERROR_MASK 0x00000100
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_DMEM_FP_ODDX_OOERROR_SHIFT 8
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_DMEM_FP_ODDX_OOERROR_DEFAULT 0x00000000

/* RAAGA_DSP_MEM_SUBSYSTEM :: MEMSUB_ERROR_STATUS :: DMEM_FP_ODDY_OOERROR [07:07] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_DMEM_FP_ODDY_OOERROR_MASK 0x00000080
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_DMEM_FP_ODDY_OOERROR_SHIFT 7
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_DMEM_FP_ODDY_OOERROR_DEFAULT 0x00000000

/* RAAGA_DSP_MEM_SUBSYSTEM :: MEMSUB_ERROR_STATUS :: DMEM_DMA_EVEN_OOERROR [06:06] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_DMEM_DMA_EVEN_OOERROR_MASK 0x00000040
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_DMEM_DMA_EVEN_OOERROR_SHIFT 6
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_DMEM_DMA_EVEN_OOERROR_DEFAULT 0x00000000

/* RAAGA_DSP_MEM_SUBSYSTEM :: MEMSUB_ERROR_STATUS :: DMEM_DMA_ODD_OOERROR [05:05] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_DMEM_DMA_ODD_OOERROR_MASK 0x00000020
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_DMEM_DMA_ODD_OOERROR_SHIFT 5
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_DMEM_DMA_ODD_OOERROR_DEFAULT 0x00000000

/* RAAGA_DSP_MEM_SUBSYSTEM :: MEMSUB_ERROR_STATUS :: DMEM_PP_OOERROR [04:04] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_DMEM_PP_OOERROR_MASK 0x00000010
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_DMEM_PP_OOERROR_SHIFT 4
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_DMEM_PP_OOERROR_DEFAULT 0x00000000

/* RAAGA_DSP_MEM_SUBSYSTEM :: MEMSUB_ERROR_STATUS :: IMEM_FP_OOERROR [03:03] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_IMEM_FP_OOERROR_MASK 0x00000008
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_IMEM_FP_OOERROR_SHIFT 3
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_IMEM_FP_OOERROR_DEFAULT 0x00000000

/* RAAGA_DSP_MEM_SUBSYSTEM :: MEMSUB_ERROR_STATUS :: IMEM_DMA_EVEN_OOERROR [02:02] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_IMEM_DMA_EVEN_OOERROR_MASK 0x00000004
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_IMEM_DMA_EVEN_OOERROR_SHIFT 2
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_IMEM_DMA_EVEN_OOERROR_DEFAULT 0x00000000

/* RAAGA_DSP_MEM_SUBSYSTEM :: MEMSUB_ERROR_STATUS :: IMEM_DMA_ODD_OOERROR [01:01] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_IMEM_DMA_ODD_OOERROR_MASK 0x00000002
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_IMEM_DMA_ODD_OOERROR_SHIFT 1
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_IMEM_DMA_ODD_OOERROR_DEFAULT 0x00000000

/* RAAGA_DSP_MEM_SUBSYSTEM :: MEMSUB_ERROR_STATUS :: IMEM_PP_OOERROR [00:00] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_IMEM_PP_OOERROR_MASK 0x00000001
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_IMEM_PP_OOERROR_SHIFT 0
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_IMEM_PP_OOERROR_DEFAULT 0x00000000

/***************************************************************************
 *MEMSUB_ERROR_CLEAR - MEMSUB_ERROR_CLEAR
 ***************************************************************************/
/* RAAGA_DSP_MEM_SUBSYSTEM :: MEMSUB_ERROR_CLEAR :: reserved0 [31:11] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_reserved0_MASK 0xfffff800
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_reserved0_SHIFT 11

/* RAAGA_DSP_MEM_SUBSYSTEM :: MEMSUB_ERROR_CLEAR :: DMEM_FP_EVENX_OOERROR_CLEAR [10:10] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_DMEM_FP_EVENX_OOERROR_CLEAR_MASK 0x00000400
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_DMEM_FP_EVENX_OOERROR_CLEAR_SHIFT 10
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_DMEM_FP_EVENX_OOERROR_CLEAR_DEFAULT 0x00000000

/* RAAGA_DSP_MEM_SUBSYSTEM :: MEMSUB_ERROR_CLEAR :: DMEM_FP_EVENY_OOERROR_CLEAR [09:09] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_DMEM_FP_EVENY_OOERROR_CLEAR_MASK 0x00000200
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_DMEM_FP_EVENY_OOERROR_CLEAR_SHIFT 9
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_DMEM_FP_EVENY_OOERROR_CLEAR_DEFAULT 0x00000000

/* RAAGA_DSP_MEM_SUBSYSTEM :: MEMSUB_ERROR_CLEAR :: DMEM_FP_ODDX_OOERROR_CLEAR [08:08] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_DMEM_FP_ODDX_OOERROR_CLEAR_MASK 0x00000100
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_DMEM_FP_ODDX_OOERROR_CLEAR_SHIFT 8
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_DMEM_FP_ODDX_OOERROR_CLEAR_DEFAULT 0x00000000

/* RAAGA_DSP_MEM_SUBSYSTEM :: MEMSUB_ERROR_CLEAR :: DMEM_FP_ODDY_OOERROR_CLEAR [07:07] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_DMEM_FP_ODDY_OOERROR_CLEAR_MASK 0x00000080
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_DMEM_FP_ODDY_OOERROR_CLEAR_SHIFT 7
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_DMEM_FP_ODDY_OOERROR_CLEAR_DEFAULT 0x00000000

/* RAAGA_DSP_MEM_SUBSYSTEM :: MEMSUB_ERROR_CLEAR :: DMEM_DMA_EVEN_OOERROR_CLEAR [06:06] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_DMEM_DMA_EVEN_OOERROR_CLEAR_MASK 0x00000040
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_DMEM_DMA_EVEN_OOERROR_CLEAR_SHIFT 6
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_DMEM_DMA_EVEN_OOERROR_CLEAR_DEFAULT 0x00000000

/* RAAGA_DSP_MEM_SUBSYSTEM :: MEMSUB_ERROR_CLEAR :: DMEM_DMA_ODD_OOERROR_CLEAR [05:05] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_DMEM_DMA_ODD_OOERROR_CLEAR_MASK 0x00000020
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_DMEM_DMA_ODD_OOERROR_CLEAR_SHIFT 5
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_DMEM_DMA_ODD_OOERROR_CLEAR_DEFAULT 0x00000000

/* RAAGA_DSP_MEM_SUBSYSTEM :: MEMSUB_ERROR_CLEAR :: DMEM_PP_OOERROR_CLEAR [04:04] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_DMEM_PP_OOERROR_CLEAR_MASK 0x00000010
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_DMEM_PP_OOERROR_CLEAR_SHIFT 4
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_DMEM_PP_OOERROR_CLEAR_DEFAULT 0x00000000

/* RAAGA_DSP_MEM_SUBSYSTEM :: MEMSUB_ERROR_CLEAR :: IMEM_FP_OOERROR_CLEAR [03:03] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_IMEM_FP_OOERROR_CLEAR_MASK 0x00000008
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_IMEM_FP_OOERROR_CLEAR_SHIFT 3
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_IMEM_FP_OOERROR_CLEAR_DEFAULT 0x00000000

/* RAAGA_DSP_MEM_SUBSYSTEM :: MEMSUB_ERROR_CLEAR :: IMEM_DMA_EVEN_OOERROR_CLEAR [02:02] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_IMEM_DMA_EVEN_OOERROR_CLEAR_MASK 0x00000004
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_IMEM_DMA_EVEN_OOERROR_CLEAR_SHIFT 2
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_IMEM_DMA_EVEN_OOERROR_CLEAR_DEFAULT 0x00000000

/* RAAGA_DSP_MEM_SUBSYSTEM :: MEMSUB_ERROR_CLEAR :: IMEM_DMA_ODD_OOERROR_CLEAR [01:01] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_IMEM_DMA_ODD_OOERROR_CLEAR_MASK 0x00000002
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_IMEM_DMA_ODD_OOERROR_CLEAR_SHIFT 1
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_IMEM_DMA_ODD_OOERROR_CLEAR_DEFAULT 0x00000000

/* RAAGA_DSP_MEM_SUBSYSTEM :: MEMSUB_ERROR_CLEAR :: IMEM_PP_OOERROR_CLEAR [00:00] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_IMEM_PP_OOERROR_CLEAR_MASK 0x00000001
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_IMEM_PP_OOERROR_CLEAR_SHIFT 0
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_IMEM_PP_OOERROR_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *MDMEMRAM%i - MDMEM RAM
 ***************************************************************************/
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MDMEMRAMi_ARRAY_BASE          0x20c34000
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MDMEMRAMi_ARRAY_START         0
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MDMEMRAMi_ARRAY_END           511
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MDMEMRAMi_ARRAY_ELEMENT_SIZE  32

/***************************************************************************
 *MDMEMRAM%i - MDMEM RAM
 ***************************************************************************/
/* RAAGA_DSP_MEM_SUBSYSTEM :: MDMEMRAMi :: reserved0 [31:09] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MDMEMRAMi_reserved0_MASK      0xfffffe00
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MDMEMRAMi_reserved0_SHIFT     9

/* RAAGA_DSP_MEM_SUBSYSTEM :: MDMEMRAMi :: dmem_index [08:00] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MDMEMRAMi_dmem_index_MASK     0x000001ff
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MDMEMRAMi_dmem_index_SHIFT    0


/***************************************************************************
 *VOMRAM%i - VOM RAM
 ***************************************************************************/
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_VOMRAMi_ARRAY_BASE            0x20c38000
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_VOMRAMi_ARRAY_START           0
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_VOMRAMi_ARRAY_END             4095
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_VOMRAMi_ARRAY_ELEMENT_SIZE    32

/***************************************************************************
 *VOMRAM%i - VOM RAM
 ***************************************************************************/
/* RAAGA_DSP_MEM_SUBSYSTEM :: VOMRAMi :: reserved0 [31:08] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_VOMRAMi_reserved0_MASK        0xffffff00
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_VOMRAMi_reserved0_SHIFT       8

/* RAAGA_DSP_MEM_SUBSYSTEM :: VOMRAMi :: imem_index [07:00] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_VOMRAMi_imem_index_MASK       0x000000ff
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_VOMRAMi_imem_index_SHIFT      0


#endif /* #ifndef BCHP_RAAGA_DSP_MEM_SUBSYSTEM_H__ */

/* End of File */
