# ALU_cp1
ALU Checkpoint 1 â€” Structural Verilog implementation of a 32-bit ALU (ADD/SUB), with block-level CLA.
