{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 3, 224, 224], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], [2, 2], [1, 1], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 3, 224, 224, "float32"], [32, 3, 3, 3, "float32"], [2, 2], [1, 1], [1, 1], "NCHW", "float32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[5.5266546965317916e-05], 0, 4.268937110900879, 1597888546.787431], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 32, 112, 112], "float32"], ["TENSOR", [32, 32, 1, 1], "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 32, 112, 112, "float32"], [32, 32, 1, 1, "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {"i": 386, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.8023021978021974e-05], 0, 3.2783162593841553, 1597888843.4297404], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 112, 112], "float32"], ["TENSOR", [32, 1, 3, 3], "float32"], [1, 1], [1, 1], [1, 1], "float32"], {}, ["depthwise_conv2d_nchw", [1, 32, 112, 112, "float32"], [32, 1, 3, 3, "float32"], [1, 1], [1, 1], [1, 1], "float32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[6.11760031152648e-05], 0, 2.5644774436950684, 1597889154.6550453], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 32, 112, 112], "float32"], ["TENSOR", [16, 32, 1, 1], "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 32, 112, 112, "float32"], [16, 32, 1, 1, "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.283597107552857e-05], 0, 3.2770159244537354, 1597889787.4045746], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 16, 112, 112], "float32"], ["TENSOR", [96, 16, 1, 1], "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 16, 112, 112, "float32"], [96, 16, 1, 1, "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[5.853007841888348e-05], 0, 3.2965970039367676, 1597890125.4043245], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 96, 112, 112], "float32"], ["TENSOR", [96, 1, 3, 3], "float32"], [2, 2], [1, 1], [1, 1], "float32"], {}, ["depthwise_conv2d_nchw", [1, 96, 112, 112, "float32"], [96, 1, 3, 3, "float32"], [2, 2], [1, 1], [1, 1], "float32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 96]], ["tile_oc", "sp", [-1, 96]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.0001024847298652256], 0, 3.4105443954467773, 1597890471.0557845], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 96, 56, 56], "float32"], ["TENSOR", [24, 96, 1, 1], "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 96, 56, 56, "float32"], [24, 96, 1, 1, "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {"i": 359, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 96]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.4101740030254535e-05], 0, 3.211500883102417, 1597890813.706674], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 144, 56, 56], "float32"], ["TENSOR", [144, 1, 3, 3], "float32"], [1, 1], [1, 1], [1, 1], "float32"], {}, ["depthwise_conv2d_nchw", [1, 144, 56, 56, "float32"], [144, 1, 3, 3, "float32"], [1, 1], [1, 1], [1, 1], "float32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[8.302385057347478e-05], 0, 3.2476913928985596, 1597891682.5369644], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 144, 56, 56], "float32"], ["TENSOR", [24, 144, 1, 1], "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 144, 56, 56, "float32"], [24, 144, 1, 1, "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {"i": 439, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 6]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.8794668453405456e-05], 0, 3.282721519470215, 1597892237.571077], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 24, 56, 56], "float32"], ["TENSOR", [144, 24, 1, 1], "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 24, 56, 56, "float32"], [144, 24, 1, 1, "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {"i": 1244, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 6]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[4.077884922730957e-05], 0, 3.2848315238952637, 1597892663.717635], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 144, 56, 56], "float32"], ["TENSOR", [144, 1, 3, 3], "float32"], [2, 2], [1, 1], [1, 1], "float32"], {}, ["depthwise_conv2d_nchw", [1, 144, 56, 56, "float32"], [144, 1, 3, 3, "float32"], [2, 2], [1, 1], [1, 1], "float32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 36]], ["tile_oc", "sp", [-1, 36]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.8130335795082734e-05], 0, 3.4736974239349365, 1597893115.7708027], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 144, 28, 28], "float32"], ["TENSOR", [32, 144, 1, 1], "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 144, 28, 28, "float32"], [32, 144, 1, 1, "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {"i": 254, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 144]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.4958389856616934e-05], 0, 3.2367942333221436, 1597893825.4416125], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 192, 28, 28], "float32"], ["TENSOR", [192, 1, 3, 3], "float32"], [1, 1], [1, 1], [1, 1], "float32"], {}, ["depthwise_conv2d_nchw", [1, 192, 28, 28, "float32"], [192, 1, 3, 3, "float32"], [1, 1], [1, 1], [1, 1], "float32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.407667217612568e-05], 0, 3.2930173873901367, 1597894255.055927], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 192, 28, 28], "float32"], ["TENSOR", [32, 192, 1, 1], "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 192, 28, 28, "float32"], [32, 192, 1, 1, "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {"i": 587, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 192]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.7397147971631204e-05], 0, 3.223651170730591, 1597894679.503683], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 32, 28, 28], "float32"], ["TENSOR", [192, 32, 1, 1], "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 32, 28, 28, "float32"], [192, 32, 1, 1, "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {"i": 634, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.8194288747671483e-05], 0, 3.2655818462371826, 1597895014.0858324], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 192, 28, 28], "float32"], ["TENSOR", [192, 1, 3, 3], "float32"], [2, 2], [1, 1], [1, 1], "float32"], {}, ["depthwise_conv2d_nchw", [1, 192, 28, 28, "float32"], [192, 1, 3, 3, "float32"], [2, 2], [1, 1], [1, 1], "float32"], {"i": 241, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[2.3425008939661118e-05], 0, 3.229102373123169, 1597895443.0611608], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 192, 14, 14], "float32"], ["TENSOR", [64, 192, 1, 1], "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 192, 14, 14, "float32"], [64, 192, 1, 1, "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {"i": 558, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 96]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.171663093573712e-05], 0, 2.8583414554595947, 1597895798.4074104], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 384, 14, 14], "float32"], ["TENSOR", [64, 384, 1, 1], "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 384, 14, 14, "float32"], [64, 384, 1, 1, "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {"i": 637, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.749529866724431e-05], 0, 3.257542610168457, 1597896229.6209576], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 64, 14, 14], "float32"], ["TENSOR", [384, 64, 1, 1], "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 64, 14, 14, "float32"], [384, 64, 1, 1, "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.701349200986111e-05], 0, 3.2190239429473877, 1597896594.5855289], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 384, 14, 14], "float32"], ["TENSOR", [384, 1, 3, 3], "float32"], [1, 1], [1, 1], [1, 1], "float32"], {}, ["depthwise_conv2d_nchw", [1, 384, 14, 14, "float32"], [384, 1, 3, 3, "float32"], [1, 1], [1, 1], [1, 1], "float32"], {"i": 853, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[2.4730921477358158e-05], 0, 3.387728214263916, 1597897348.3498418], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 384, 14, 14], "float32"], ["TENSOR", [96, 384, 1, 1], "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 384, 14, 14, "float32"], [96, 384, 1, 1, "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {"i": 1083, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.3323216768724973e-05], 0, 4.163294076919556, 1597897611.032147], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 576, 14, 14], "float32"], ["TENSOR", [576, 1, 3, 3], "float32"], [1, 1], [1, 1], [1, 1], "float32"], {}, ["depthwise_conv2d_nchw", [1, 576, 14, 14, "float32"], [576, 1, 3, 3, "float32"], [1, 1], [1, 1], [1, 1], "float32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.9950148748594757e-05], 0, 4.117162466049194, 1597897988.0264227], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 576, 14, 14], "float32"], ["TENSOR", [96, 576, 1, 1], "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 576, 14, 14, "float32"], [96, 576, 1, 1, "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {"i": 1423, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 96]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.370378978137616e-05], 0, 3.275871515274048, 1597898405.0574346], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 96, 14, 14], "float32"], ["TENSOR", [576, 96, 1, 1], "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 96, 14, 14, "float32"], [576, 96, 1, 1, "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {"i": 1150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 48]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.8964347098787754e-05], 0, 3.2865793704986572, 1597898821.5953374], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 576, 14, 14], "float32"], ["TENSOR", [576, 1, 3, 3], "float32"], [2, 2], [1, 1], [1, 1], "float32"], {}, ["depthwise_conv2d_nchw", [1, 576, 14, 14, "float32"], [576, 1, 3, 3, "float32"], [2, 2], [1, 1], [1, 1], "float32"], {"i": 504, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.113445481312427e-05], 0, 3.303764820098877, 1597899227.4025657], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 576, 7, 7], "float32"], ["TENSOR", [160, 576, 1, 1], "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 576, 7, 7, "float32"], [160, 576, 1, 1, "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {"i": 844, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 6]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.863582398440604e-05], 0, 3.223968982696533, 1597899732.6229482], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 960, 7, 7], "float32"], ["TENSOR", [160, 960, 1, 1], "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 960, 7, 7, "float32"], [160, 960, 1, 1, "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {"i": 1125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 6]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[2.730524790145183e-05], 0, 3.294569492340088, 1597900114.8372169], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 160, 7, 7], "float32"], ["TENSOR", [960, 160, 1, 1], "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 160, 7, 7, "float32"], [960, 160, 1, 1, "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {"i": 848, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.5698389436560582e-05], 0, 3.3169353008270264, 1597900754.9425418], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 960, 7, 7], "float32"], ["TENSOR", [960, 1, 3, 3], "float32"], [1, 1], [1, 1], [1, 1], "float32"], {}, ["depthwise_conv2d_nchw", [1, 960, 7, 7, "float32"], [960, 1, 3, 3, "float32"], [1, 1], [1, 1], [1, 1], "float32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 5]], ["tile_oc", "sp", [-1, 5]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.1823182996628224e-05], 0, 3.278250217437744, 1597901385.6777747], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 960, 7, 7], "float32"], ["TENSOR", [320, 960, 1, 1], "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 960, 7, 7, "float32"], [320, 960, 1, 1, "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {"i": 1315, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 960]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[4.470726925425207e-05], 0, 3.2328639030456543, 1597902023.3844345], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 320, 7, 7], "float32"], ["TENSOR", [1280, 320, 1, 1], "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 320, 7, 7, "float32"], [1280, 320, 1, 1, "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {"i": 339, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 5]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.274073283028005e-05], 0, 3.2516777515411377, 1597902331.2898722], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 1280, 1, 1], "float32"], ["TENSOR", [1000, 1280, 1, 1], "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 1280, 1, 1, "float32"], [1000, 1280, 1, 1, "float32"], [1, 1], [0, 0], [1, 1], "NCHW", "float32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 40]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.4443151369506599e-05], 0, 3.2642822265625, 1597902986.2790506], "v": 0.1}
