<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>17. Emac &mdash; BL616/BL618 Reference Manual  documentation</title>
      <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../_static/style.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
        <script src="../_static/jquery.js"></script>
        <script src="../_static/underscore.js"></script>
        <script src="../_static/doctools.js"></script>
    <script src="../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="18. USB" href="USB.html" />
    <link rel="prev" title="16. AudioADC" href="AudioADC.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
            <a href="../index.html" class="icon icon-home"> BL616/BL618 Reference Manual
            <img src="../_static/logo.png" class="logo" alt="Logo"/>
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="SystemAndMemoryOverview.html">1. System and Memory</a></li>
<li class="toctree-l1"><a class="reference internal" href="ResetAndClock.html">2. Reset and Clock</a></li>
<li class="toctree-l1"><a class="reference internal" href="GLB.html">3. GLB</a></li>
<li class="toctree-l1"><a class="reference internal" href="GPIO.html">4. GPIO</a></li>
<li class="toctree-l1"><a class="reference internal" href="ADC.html">5. ADC</a></li>
<li class="toctree-l1"><a class="reference internal" href="DAC.html">6. DAC</a></li>
<li class="toctree-l1"><a class="reference internal" href="DMA.html">7. DMA</a></li>
<li class="toctree-l1"><a class="reference internal" href="IR.html">8. IR</a></li>
<li class="toctree-l1"><a class="reference internal" href="SPI.html">9. SPI</a></li>
<li class="toctree-l1"><a class="reference internal" href="UART.html">10. UART</a></li>
<li class="toctree-l1"><a class="reference internal" href="I2C.html">11. I2C</a></li>
<li class="toctree-l1"><a class="reference internal" href="PWM.html">12. PWM</a></li>
<li class="toctree-l1"><a class="reference internal" href="TIMER.html">13. TIMER</a></li>
<li class="toctree-l1"><a class="reference internal" href="I2S.html">14. I2S</a></li>
<li class="toctree-l1"><a class="reference internal" href="AudioDAC.html">15. AudioDAC</a></li>
<li class="toctree-l1"><a class="reference internal" href="AudioADC.html">16. AudioADC</a></li>
<li class="toctree-l1 current"><a class="current reference internal" href="#">17. Emac</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#overview">17.1. Overview</a></li>
<li class="toctree-l2"><a class="reference internal" href="#features">17.2. Features</a></li>
<li class="toctree-l2"><a class="reference internal" href="#functional-description">17.3. Functional Description</a></li>
<li class="toctree-l2"><a class="reference internal" href="#clock">17.4. Clock</a></li>
<li class="toctree-l2"><a class="reference internal" href="#rx-tx-bd">17.5. RX/TX BD</a></li>
<li class="toctree-l2"><a class="reference internal" href="#phy-interaction">17.6. PHY Interaction</a></li>
<li class="toctree-l2"><a class="reference internal" href="#programming-flow">17.7. Programming Flow</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#phy-initialization">17.7.1. PHY initialization</a></li>
<li class="toctree-l3"><a class="reference internal" href="#send-data-frame">17.7.2. Send Data Frame</a></li>
<li class="toctree-l3"><a class="reference internal" href="#receive-data-frame">17.7.3. Receive Data Frame</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#register-description">17.8. Register description</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#mode">17.8.1. MODE</a></li>
<li class="toctree-l3"><a class="reference internal" href="#int-source">17.8.2. INT_SOURCE</a></li>
<li class="toctree-l3"><a class="reference internal" href="#int-mask">17.8.3. INT_MASK</a></li>
<li class="toctree-l3"><a class="reference internal" href="#ipgt">17.8.4. IPGT</a></li>
<li class="toctree-l3"><a class="reference internal" href="#packetlen">17.8.5. PACKETLEN</a></li>
<li class="toctree-l3"><a class="reference internal" href="#collconfig">17.8.6. COLLCONFIG</a></li>
<li class="toctree-l3"><a class="reference internal" href="#tx-bd-num">17.8.7. TX_BD_NUM</a></li>
<li class="toctree-l3"><a class="reference internal" href="#miimode">17.8.8. MIIMODE</a></li>
<li class="toctree-l3"><a class="reference internal" href="#miicommand">17.8.9. MIICOMMAND</a></li>
<li class="toctree-l3"><a class="reference internal" href="#miiaddress">17.8.10. MIIADDRESS</a></li>
<li class="toctree-l3"><a class="reference internal" href="#miitx-data">17.8.11. MIITX_DATA</a></li>
<li class="toctree-l3"><a class="reference internal" href="#miirx-data">17.8.12. MIIRX_DATA</a></li>
<li class="toctree-l3"><a class="reference internal" href="#miistatus">17.8.13. MIISTATUS</a></li>
<li class="toctree-l3"><a class="reference internal" href="#mac-addr0">17.8.14. MAC_ADDR0</a></li>
<li class="toctree-l3"><a class="reference internal" href="#mac-addr1">17.8.15. MAC_ADDR1</a></li>
<li class="toctree-l3"><a class="reference internal" href="#hash0-addr">17.8.16. HASH0_ADDR</a></li>
<li class="toctree-l3"><a class="reference internal" href="#hash1-addr">17.8.17. HASH1_ADDR</a></li>
<li class="toctree-l3"><a class="reference internal" href="#txctrl">17.8.18. TXCTRL</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="USB.html">18. USB</a></li>
<li class="toctree-l1"><a class="reference internal" href="Cam.html">19. CAM</a></li>
<li class="toctree-l1"><a class="reference internal" href="MJPEG.html">20. MJPEG</a></li>
<li class="toctree-l1"><a class="reference internal" href="DBI.html">21. DBI</a></li>
<li class="toctree-l1"><a class="reference internal" href="SDH.html">22. SDH</a></li>
<li class="toctree-l1"><a class="reference internal" href="SDIO.html">23. SDIO</a></li>
<li class="toctree-l1"><a class="reference internal" href="LowPower.html">24. LowPower</a></li>
<li class="toctree-l1"><a class="reference internal" href="SEC_ENG.html">25. SEC ENG</a></li>
<li class="toctree-l1"><a class="reference internal" href="version.html">26. Revision history</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">BL616/BL618 Reference Manual</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../index.html" class="icon icon-home"></a> &raquo;</li>
      <li><span class="section-number">17. </span>Emac</li>
      <li class="wy-breadcrumbs-aside">
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="emac">
<h1><span class="section-number">17. </span>Emac<a class="headerlink" href="#emac" title="Permalink to this headline"></a></h1>
<section id="overview">
<h2><span class="section-number">17.1. </span>Overview<a class="headerlink" href="#overview" title="Permalink to this headline"></a></h2>
<p>The EMAC module is a 10/100Mbps Ethernet Media Access Controller (Ethernet MAC) compatible with IEEE 802.3.
It consists of status and control register set, RX/TX module, RX/TX buffer descriptor (BD) set, master interface, MDIO interface, and physical layer chip (PHY) interface.</p>
<p>The status and control register set contains the status and control bits of EMAC. As the interface with the user program, it controls data sending and receiving and reports the status.</p>
<p>The RX/TX module obtains data frames from the specified memory according to the control words in the RX/TX descriptor, adds preamble and CRC, and expands short frames to send them through PHY. Or, it receives data from PHY, and puts them into the specified memory according to the RX/TX BD. Relevant event flags are set after sending and receiving are completed. If the event interrupt is enabled, an interrupt request will be sent to the master for processing.</p>
<p>MDIO and MII/RMII interfaces communicate with PHY, including reading and writing the registers of PHY and sending and receiving data packets.</p>
</section>
<section id="features">
<h2><span class="section-number">17.2. </span>Features<a class="headerlink" href="#features" title="Permalink to this headline"></a></h2>
<ul class="simple">
<li><p>Compatible with the MAC layer defined by IEEE 802.3</p></li>
<li><p>PHY supporting MII/RMII interface defined by IEEE 802.3</p></li>
<li><p>Interacts with PHY through MDIO interface</p></li>
<li><p>Supports 10 Mbps and 100 Mbps Ethernet</p></li>
<li><p>Supports half-duplex and full-duplex</p></li>
<li><p>Supports automatic flow control and control frame generation in the full-duplex mode</p></li>
<li><p>Supports collision detection and retransmission in the half-duplex mode</p></li>
<li><p>Supports the generation and verification of CRC</p></li>
<li><p>Generates and removes data frame preamble</p></li>
<li><p>Supports automatic extension of short data frames when sending</p></li>
<li><p>Detects too long/short data frames (length limit)</p></li>
<li><p>Transmits long data frames (&gt; standard Ethernet frame length)</p></li>
<li><p>Automatically discards data packets with over-limit retransmission times or too small frame gap</p></li>
<li><p>Broadcast packet filtering</p></li>
<li><p>Internal RAM for storing up to 128 BDs</p></li>
<li><p>Splits and configures a data packet to multiple consecutive Bds when sending</p></li>
<li><p>Various event flags sent or received</p></li>
<li><p>Generates a corresponding interrupt when an event occurs</p></li>
</ul>
</section>
<section id="functional-description">
<h2><span class="section-number">17.3. </span>Functional Description<a class="headerlink" href="#functional-description" title="Permalink to this headline"></a></h2>
<p>The composition of EMAC module is as follows.</p>
<figure class="align-center" id="id1">
<img alt="../_images/EMAC.svg" src="../_images/EMAC.svg" /><figcaption>
<p><span class="caption-number">Fig. 17.1 </span><span class="caption-text">Block diagram of EMAC</span><a class="headerlink" href="#id1" title="Permalink to this image"></a></p>
</figcaption>
</figure>
<p>Through MDIO interface, the control register can read and write PHY’s registers, to perform configuration, mode selection (half/full duplex), negotiation, and other operations.
The RX module filters and checks the received data frames for a valid preamble, FCS, and length, and stores the data in the specified memory address according to the BD.
The TX module gets data from the memory according to the data BD, adds preamble, FCS, and pad, and then sends them out using the CSMA/CD protocol.
If CRS is detected, retry will be delayed.
The RX/TX BD set is connected to the system RAM, which is used to store the sent and received Ethernet data frames. Each descriptor contains the corresponding control status word and buffer memory address. There are 128 descriptors for RX/TX, and can be allocated flexibly.</p>
</section>
<section id="clock">
<h2><span class="section-number">17.4. </span>Clock<a class="headerlink" href="#clock" title="Permalink to this headline"></a></h2>
<p>EMAC needs a clock for synchronous transmission and reception (25 MHz (MII) or 50 MHz (RMII) at 100 Mbps, and 2.5 MHz at 10 Mbps).
The clock must be synchronized between EMAC and PHY.</p>
</section>
<section id="rx-tx-bd">
<h2><span class="section-number">17.5. </span>RX/TX BD<a class="headerlink" href="#rx-tx-bd" title="Permalink to this headline"></a></h2>
<p>The RX/TX BD provides the association between EAMC and data frame cache address information, controls RX/TX data frames, and gives RX/TX status prompt.
Each descriptor consists of two consecutive words (1 word = 32 bits). The word0 with low address provides the length, control bits, and status bits of the data frames contained in this buffer. The word1 with high address is the memory pointer.</p>
<p>Specific description of word0 in TX BD:</p>
<blockquote>
<div><p>[31:16]: TX packet length (LEN).</p>
<p>[15]: TX BD Ready (RD) flag. The software writes “1” to inform EMAC that this BD contains data to be sent, and the hardware writes “0” to indicate that the BD data has been sent or an error has occurred.</p>
<p>[14]: Interrupt Request (IRQ) flag bit. When set, this BD can request TXE or TXB interrupt.</p>
<p>[13]: Wraparound (WR) flag. When set, it indicates that this BD is the last TX BD, and the hardware sends it again from the starting BD.</p>
<p>[12]: Padding (PAD). When it is set and a padding permission is set in EMAC, TX BD automatically fills the too short packet.</p>
<p>[11]: Cyclic Redundancy Check (CRC). When set, EMAC automatically calculates the CRC of the sent packet and attach it to the packet.</p>
<p>[10]: End of Frame (EoF) flag. If a frame of data occupies multiple BDs, this bit marks the end of this frame of data.</p>
<p>[8]: Underrun (UR) flag. When set, it indicates that the FIFO underrun error occurred during BD transmission.</p>
<p>[7:4]: Retry (RTRY) times counter. It counts the retry times.</p>
<p>[3]: Retry Limit (RL) flag. When set, it indicates that the retry times exceed the maximum retry times (MAXRET) configured in COLLCONF.</p>
<p>[2]: Late Collision (LC) flag. When set, it indicates that late collision occurred when this BD is sent.</p>
<p>[1]: Defer Indication (DF) flag. When set, it indicates that this packet is delayed.</p>
<p>[0]: Carrier Sense (CS) failure. If no carrier is detected during sending, it is set.</p>
</div></blockquote>
<p>Specific description of word0 in RX BD:</p>
<blockquote>
<div><p>[31:16]: TX packet length (LEN).</p>
<p>[15]: RX BD (RD) empty flag. When set, it indicates that this BD is empty (no received data is saved). “Clearing” indicates that this BD has received data or an error occurred during receiving.</p>
<p>[14]: Interrupt Request (IRQ) flag bit. When set, this BD can request RXE or RXB interrupt.</p>
<p>[13]: Wraparound (WR) flag. When set, it indicates that the BD is the last RX BD, and the hardware sends it again from the starting BD.</p>
<p>[8]: Control Frame (CF) flag. When set, it indicates that this BD has received one Control Frame.</p>
<p>[7]: Miss (M) flag. If a packet is received in promiscuous mode but it is marked as Miss by the internal address logic, EMAC sets this flag bit.</p>
<p>[6]: Overrun (OR) flag. When set, it indicates that the FIFO overrun error occurred during receiving.</p>
<p>[5]: Receive Error (RE) flag. When set, it indicates that the RX ERR signal sent by PHY is received during receiving.</p>
<p>[4]: Dribble Nibble (DN) flag. When set, it indicates that an odd number of nibbles have been received.</p>
<p>[3]: Too Long (TL) packet flag. When set, it indicates that the received packet is too long, exceeding the setting value.</p>
<p>[2]: Too Short (SF) packet flag. When set, it indicates that the received packet is shorter than the minimum allowable length.</p>
<p>[1]: CRC (CRC) error flag. When set, it indicates that the CRC of the received packet fails.</p>
<p>[0]: Late Collision (LC) flag. When set, it indicates that Late Collision occurred when data is received to this BD.</p>
</div></blockquote>
<p>It should be noted that BD must be written by word.
EMAC supports 128 BDs, which are shared by the RX/TX logic and can be freely combined. But the TX BD always occupies the preceding contiguous area. The number of BD is specified by the TXBDNUM field in the register MAC_TX_BD_NUM.
EMAC circularly processes the RX/TX BDs according to their order, until it finds the BDs marked WR, and goes back to the first RX/TX BD respectively.</p>
</section>
<section id="phy-interaction">
<h2><span class="section-number">17.6. </span>PHY Interaction<a class="headerlink" href="#phy-interaction" title="Permalink to this headline"></a></h2>
<p>The interactive register set of PHY provides a way to communicate commands and data needed for interaction with PHY. EMAC controls the working mode of PHY through MDIO interface, and ensures the matching of both working modes (such as rate, full/half-duplex).
Data packets interact between EMAC and PHY through MII/RMII interface, which is selected by the RMII_EN bit in the EMAC’s mode register (EMAC_MODE): When this bit is 1, RMII mode is selected, and otherwise the MII mode is selected.
Both MII and RMII modes support the transmission rates of 10 Mbps and 100 Mbps specified in IEEE 802.3u. The transmission signals of MII and RMII are described as follows.</p>
<table class="colwidths-given docutils align-center" id="id2" style="width: 80%">
<caption><span class="caption-number">Table 17.1 </span><span class="caption-text">Transmission signal</span><a class="headerlink" href="#id2" title="Permalink to this table"></a></caption>
<colgroup>
<col style="width: 30%" />
<col style="width: 30%" />
<col style="width: 40%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Name</p></th>
<th class="head"><p>MII</p></th>
<th class="head"><p>RMII</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>EXTCK_EREFCK</p></td>
<td><p>ETXCK: Send clock signal</p></td>
<td><p>EREFCK:reference clock</p></td>
</tr>
<tr class="row-odd"><td><p>ECRS</p></td>
<td><p>ECRS: carrier detection</p></td>
<td><p>-</p></td>
</tr>
<tr class="row-even"><td><p>ECOL</p></td>
<td><p>ECOL: collision detection</p></td>
<td><p>-</p></td>
</tr>
<tr class="row-odd"><td><p>ERXDV</p></td>
<td><p>ERXDV: valid data</p></td>
<td><p>ECRSDV: carrier detection/valid data</p></td>
</tr>
<tr class="row-even"><td><p>ERX0-ERX3</p></td>
<td><p>ERX0ERX3: 4-bit received data</p></td>
<td><p>ERX0ERX1: 2-bit received data</p></td>
</tr>
<tr class="row-odd"><td><p>ERXER</p></td>
<td><p>ERXER: Receive error indication</p></td>
<td><p>ERXER: Receive error indication</p></td>
</tr>
<tr class="row-even"><td><p>ERXCK</p></td>
<td><p>ERXCK: Receive clock signal</p></td>
<td><p>-</p></td>
</tr>
<tr class="row-odd"><td><p>ETXEN</p></td>
<td><p>ETXEN: TX enable</p></td>
<td><p>ETXEN: TX enable</p></td>
</tr>
<tr class="row-even"><td><p>ETX0-ETX3</p></td>
<td><p>ETX0ETX3: 4-bit sent data</p></td>
<td><p>ETX0ETX1: 2-bit sent data</p></td>
</tr>
<tr class="row-odd"><td><p>ETXER</p></td>
<td><p>ETXER: Send error indication</p></td>
<td><p>-</p></td>
</tr>
<tr class="row-even"><td><p>EMDC</p></td>
<td><p>MDIO Clock</p></td>
<td><p>MDIO Clock</p></td>
</tr>
<tr class="row-odd"><td><p>EMDIO</p></td>
<td><p>MDIO Data Input Output</p></td>
<td><p>MDIO Data Input Output</p></td>
</tr>
</tbody>
</table>
<p>The RMII interface has fewer pins, and 2-bit data lines are used for transmission and reception. At 100 Mbps, a reference clock of 50 MHz is required.</p>
</section>
<section id="programming-flow">
<h2><span class="section-number">17.7. </span>Programming Flow<a class="headerlink" href="#programming-flow" title="Permalink to this headline"></a></h2>
<section id="phy-initialization">
<h3><span class="section-number">17.7.1. </span>PHY initialization<a class="headerlink" href="#phy-initialization" title="Permalink to this headline"></a></h3>
<ul class="simple">
<li><p>Select a proper connection mode by setting the RMII_EN bit in the register EMAC_MODE according to the PHY type.</p></li>
<li><p>Set the MAC address of EMAC to EMAC_MAC_ADDR0 and EMAC_MAC_ADDR1</p></li>
<li><p>Set an appropriate clock for the MDIO part by programming the CLKDIV field in the register EMAC_MIIMODE</p></li>
<li><p>Set the address of the corresponding PHY to the FIAD field of the register EMAC_MIIADDRESS</p></li>
<li><p>According to PHY’s manual, send commands through registers EMAC_MIICOMMAND and EMAC_MIITX_DATA</p></li>
<li><p>Store the data read from PHY in the register EMAC_MIIRX_DATA</p></li>
<li><p>Query the status of interaction with PHY commands through the register EMAC_MIISTATUS</p></li>
</ul>
<p>After basic interaction is completed, PHY shall be switched to the auto-negotiation state. Upon negotiation completed, the mode must be programmed to the FULLD bit in the EMAC_MODE register based on the negotiation result.</p>
</section>
<section id="send-data-frame">
<h3><span class="section-number">17.7.2. </span>Send Data Frame<a class="headerlink" href="#send-data-frame" title="Permalink to this headline"></a></h3>
<ul class="simple">
<li><p>Configure data frame format and interval bit fields in the register EMAC_MODE</p></li>
<li><p>Specify the number of TX BDs by setting the TXBDNUM field in the register EMAC_TX_BD_NUM, so that the rest is the number of RX BDs</p></li>
<li><p>Prepare the data frames to be sent in the memory</p></li>
<li><p>Fill in the address of data frames in the data pointer field (word 1) corresponding to the TX BDs</p></li>
<li><p>Clear the status flag in the control and status fields (word 0) corresponding to the TX BDs, and set the control field (CRC enable, PAD enable, and interrupt enable)</p></li>
<li><p>Write the data frame length, and set the RD field to inform EMAC that this BD data needs to be sent. If necessary, set the upper IRQ bit to enable interrupt</p></li>
<li><p>Especially, if it is the last TX BD, the upper WR bit must be set. EMAC will &quot;go back&quot; to the first TX BD after this BD is processed</p></li>
<li><p>If there are multiple BDs to be sent, repeat the steps of setting BD to pad all the TX BDs</p></li>
<li><p>If one packet is contained in only one BD, set its EOF bit to 1</p></li>
<li><p>If one packet is sent in multiple BDs, just mark the last BD it occupies as the end of the packet by setting the EOF bit</p></li>
<li><p>To enable the TX interrupt, configure the TX-related bits in the register EMAC_INT_MASK</p></li>
<li><p>Configure the TXEN bit in the register EMAC_MODE to enable TX</p></li>
<li><p>If an interrupt is enabled, in the TX interrupt, obtain the current BD through the TXBDNUM field in the register EMAC_TX_BD_NUM</p></li>
<li><p>Complete processing based on the status word of the current BD</p></li>
<li><p>For BDs whose data has been sent, the RD bit in its control field will be cleared by hardware and BDs will not be used for TX again. Only after new data is padded and RD is set, can this BD be used for TX again</p></li>
</ul>
</section>
<section id="receive-data-frame">
<h3><span class="section-number">17.7.3. </span>Receive Data Frame<a class="headerlink" href="#receive-data-frame" title="Permalink to this headline"></a></h3>
<ul class="simple">
<li><p>Configure data frame format and interval bit fields in the register EMAC_MODE</p></li>
<li><p>Specify the number of TX BDs by setting the TXBDNUM field in the register EMAC_TX_BD_NUM, so that the rest is the number of RX BDs</p></li>
<li><p>Prepare an area in memory for receiving data</p></li>
<li><p>Fill in the address of data frames in the data pointer field (word 1) corresponding to the RX BDs</p></li>
<li><p>Clear the status flag in the control and status fields (word 0) corresponding to the RX BDs, and set the control field (interrupt enable)</p></li>
<li><p>Write the receivable data frame length, and set the E-bit field to inform EMAC that this BD is free and can receive data. If necessary, set the upper IRQ bit to enable the interrupt</p></li>
<li><p>Especially, if it is the last valid RX BD, the upper WR bit must be set. EMAC will &quot;go back&quot; to the first RX BD after this BD is processed</p></li>
<li><p>If there are multiple BDs for receiving data, repeat the steps of setting BD to pad all the BDs</p></li>
<li><p>To enable the RX interrupt, configure the RX-related bits in the register EMAC_INT_MASK</p></li>
<li><p>Configure the RXEN bit in the register EMAC_MODE to enable RX</p></li>
<li><p>If an interrupt is enabled, in the RX interrupt, obtain the current BD through the RXBDNUM field in the register EMAC_TX_BD_NUM</p></li>
<li><p>Complete processing based on the status word of the current BD</p></li>
<li><p>For BDs whose data has been received, the E bit in its control field will be cleared by hardware and BDs will not be used for RX again. Only after you take out the data and set the E bit, can this BD be used for RX again</p></li>
</ul>
</section>
</section>
<section id="register-description">
<h2><span class="section-number">17.8. </span>Register description<a class="headerlink" href="#register-description" title="Permalink to this headline"></a></h2>
<table class="docutils align-default">
<colgroup>
<col style="width: 29%" />
<col style="width: 71%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>Name</p></td>
<td><p>Description</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#mode">MODE</a></p></td>
<td><p>ethernet mac mode setting register</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#int-source">INT_SOURCE</a></p></td>
<td><p>interrupt control register</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#int-mask">INT_MASK</a></p></td>
<td><p>interrupt  mask register</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#ipgt">IPGT</a></p></td>
<td><p>inter packet gap register</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#packetlen">PACKETLEN</a></p></td>
<td><p>packet length control register</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#collconfig">COLLCONFIG</a></p></td>
<td><p>collision and retry config register</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#tx-bd-num">TX_BD_NUM</a></p></td>
<td><p>transmit buffer number register</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#miimode">MIIMODE</a></p></td>
<td><p>MII mode config register</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#miicommand">MIICOMMAND</a></p></td>
<td><p>MII command config register</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#miiaddress">MIIADDRESS</a></p></td>
<td><p>MII  address config register</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#miitx-data">MIITX_DATA</a></p></td>
<td><p>MII transmit data register</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#miirx-data">MIIRX_DATA</a></p></td>
<td><p>MII read data register</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#miistatus">MIISTATUS</a></p></td>
<td><p>MII status register</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#mac-addr0">MAC_ADDR0</a></p></td>
<td><p>ethernet mac address0 register</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#mac-addr1">MAC_ADDR1</a></p></td>
<td><p>Ethernet mac address1 register</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#hash0-addr">HASH0_ADDR</a></p></td>
<td><p>hash0 address register</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#hash1-addr">HASH1_ADDR</a></p></td>
<td><p>hash1 address register</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#txctrl">TXCTRL</a></p></td>
<td><p>Transmit control register</p></td>
</tr>
</tbody>
</table>
<section id="mode">
<h3><span class="section-number">17.8.1. </span>MODE<a class="headerlink" href="#mode" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20070000</p>
<figure class="align-center">
<img alt="../_images/emac_MODE.svg" src="../_images/emac_MODE.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:18</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>17</p></td>
<td rowspan="3"><p>RMII_EN</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1’b0</p></td>
<td rowspan="3"><p>RMII mode enable</p>
<p>0: MII PHY I/F is used</p>
<p>1: RMII PHY I/F is used</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="3"><p>16</p></td>
<td rowspan="3"><p>RECSMALL</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1’b0</p></td>
<td rowspan="3"><p>Receive small frame enable</p>
<p>0: Frames smaller than MINFL are ignored.</p>
<p>1: Frames smaller than MINFL are accepted.</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td rowspan="3"><p>15</p></td>
<td rowspan="3"><p>PAD</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1’b1</p></td>
<td rowspan="3"><p>Padding enable</p>
<p>0: Do not add pads to frames shorter than MINFL.</p>
<p>1: Add pads to short frames, until the length equals MINFL.</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="3"><p>14</p></td>
<td rowspan="3"><p>HUGEN</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1’b0</p></td>
<td rowspan="3"><p>Huge frames enable</p>
<p>0: The maximum frame length is MAXFL. All additional bytes are dropped.</p>
<p>1: Frame size is not limited by MAXFL and can be up to 64K bytes.</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td rowspan="3"><p>13</p></td>
<td rowspan="3"><p>CRCEN</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1’b1</p></td>
<td rowspan="3"><p>CRC Enable</p>
<p>0: TX MAC does not append CRC field.</p>
<p>1: TX MAC will append CRC field to every frame.</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>12:11</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>10</p></td>
<td rowspan="3"><p>FULLD</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1’b0</p></td>
<td rowspan="3"><p>Full duplex</p>
<p>0: Half duplex mode.</p>
<p>1: Full duplex mode.</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>9:7</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>6</p></td>
<td rowspan="3"><p>IFG</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1’b0</p></td>
<td rowspan="3"><p>Inter frame gap check</p>
<p>0: IFG is verified before each frame be received.</p>
<p>1: All frames are received regardless to IFG requirement.</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="3"><p>5</p></td>
<td rowspan="3"><p>PRO</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1’b0</p></td>
<td rowspan="3"><p>Promiscuous mode enable</p>
<p>0: The destination address is checked before receiving.</p>
<p>1: All frames received regardless of the address.</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>3</p></td>
<td rowspan="3"><p>BRO</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1’b1</p></td>
<td rowspan="3"><p>Broadcast address enable</p>
<p>0: Reject all frames containing the broadcast address unless the PRO bit is asserted.</p>
<p>1: Receive all frames containing broadcast address.</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td rowspan="3"><p>2</p></td>
<td rowspan="3"><p>NOPRE</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1’b0</p></td>
<td rowspan="3"><p>No preamble mode</p>
<p>0: 7-byte preamble will be sent.</p>
<p>1: No preamble will be sent.</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="4"><p>1</p></td>
<td rowspan="4"><p>TXEN</p></td>
<td rowspan="4"><p>r/w</p></td>
<td rowspan="4"><p>1’b0</p></td>
<td rowspan="4"><p>Transmit enable</p>
<p>0: Transmitter is disabled.</p>
<p>1: Transmitter is enabled.</p>
<p>If TX_BD_NUM equals 0x0 (zero buffer descriptors are used), then the transmitter is disabled regardless of TXEN.</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="4"><p>0</p></td>
<td rowspan="4"><p>RXEN</p></td>
<td rowspan="4"><p>r/w</p></td>
<td rowspan="4"><p>1’b0</p></td>
<td rowspan="4"><p>Receiver enable</p>
<p>0: Receiver is disabled.</p>
<p>1: Receiver is enabled.</p>
<p>If TX_BD_NUM equals 0x80 (all buffer descriptors are used for TX), then the receiver is disabled regardless of RXEN.</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
</tbody>
</table>
</section>
<section id="int-source">
<h3><span class="section-number">17.8.2. </span>INT_SOURCE<a class="headerlink" href="#int-source" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20070004</p>
<figure class="align-center">
<img alt="../_images/emac_INT_SOURCE.svg" src="../_images/emac_INT_SOURCE.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:7</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>6</p></td>
<td rowspan="3"><p>RXC</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1’b0</p></td>
<td rowspan="3"><p>Receive control frame</p>
<p>This bit indicates that the control frame was received. It is cleared by writing 1 to it.</p>
<p>Bit RXFLOW in the CTRLMODE register must be set to 1 in order to get the RXC bit set.</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="3"><p>5</p></td>
<td rowspan="3"><p>TXC</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1’b0</p></td>
<td rowspan="3"><p>Transmit control frame</p>
<p>This bit indicates that a control frame was transmitted. It is cleared by writing 1 to it.</p>
<p>Bit TXFLOW in the CTRLMODE register must be set to 1 in order to get the TXC bit set.</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td rowspan="3"><p>4</p></td>
<td rowspan="3"><p>BUSY</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1’b0</p></td>
<td rowspan="3"><p>Busy</p>
<p>This bit indicates that RX packet is being received and there is no empty buffer descriptor to use. It iscleared by writing 1 to it.</p>
<p>This bit appears regardless to the IRQ bits in the Receive Buffer Descriptor.</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="4"><p>3</p></td>
<td rowspan="4"><p>RXE</p></td>
<td rowspan="4"><p>r/w</p></td>
<td rowspan="4"><p>1’b0</p></td>
<td rowspan="4"><p>Receive error</p>
<p>This bit indicates that an error occurred while receiving data (overrun, receiver error, dribble</p>
<p>nibble, too long, &gt;64K, CRC error, bus error or late collision. It is cleared by writing 1 to it.</p>
<p>This bit appears only when IRQ bit is set in the Receive Buffer Descriptor.</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="3"><p>2</p></td>
<td rowspan="3"><p>RXB</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1’b0</p></td>
<td rowspan="3"><p>Receive frame</p>
<p>This bit indicates that a frame was received. It is cleared by writing 1 to it.</p>
<p>This bit appears only when IRQ bit is set in the Receive Buffer Descriptor.</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td rowspan="4"><p>1</p></td>
<td rowspan="4"><p>TXE</p></td>
<td rowspan="4"><p>r/w</p></td>
<td rowspan="4"><p>1’b0</p></td>
<td rowspan="4"><p>Transmit error</p>
<p>This bit indicates that a buffer was not transmitted due to a transmit error (underrun,</p>
<p>retransmission limit, late collision, bus error or defer timeout). It is cleared by writing 1 to it.</p>
<p>This bit appears only when IRQ bit is set in the Transmit Buffer Descriptor.</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td rowspan="3"><p>0</p></td>
<td rowspan="3"><p>TXB</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1’b0</p></td>
<td rowspan="3"><p>Transmit buffer</p>
<p>This bit indicates that a buffer has been transmitted. It is cleared by writing 1 to it.</p>
<p>This bit appears only when IRQ bit is set in the Transmit Buffer Descriptor.</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
</tbody>
</table>
</section>
<section id="int-mask">
<h3><span class="section-number">17.8.3. </span>INT_MASK<a class="headerlink" href="#int-mask" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20070008</p>
<figure class="align-center">
<img alt="../_images/emac_INT_MASK.svg" src="../_images/emac_INT_MASK.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:7</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>6</p></td>
<td rowspan="3"><p>RXC_M</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1’b1</p></td>
<td rowspan="3"><p>Receive control frame mask ENABLE</p>
<p>0: Interrupt is un-masked</p>
<p>1: Interrupt is masked</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="3"><p>5</p></td>
<td rowspan="3"><p>TXC_M</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1’b1</p></td>
<td rowspan="3"><p>Transmit control frame mask ENABLE</p>
<p>0: Interrupt is un-masked</p>
<p>1: Interrupt is masked</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td rowspan="3"><p>4</p></td>
<td rowspan="3"><p>BUSY_M</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1’b1</p></td>
<td rowspan="3"><p>Busy mask ENABLE</p>
<p>0: Interrupt is un-masked</p>
<p>1: Interrupt is masked</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="3"><p>3</p></td>
<td rowspan="3"><p>RXE_M</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1’b1</p></td>
<td rowspan="3"><p>Receive error mask ENABLE</p>
<p>0: Interrupt is un-masked</p>
<p>1: Interrupt is masked</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td rowspan="3"><p>2</p></td>
<td rowspan="3"><p>RXB_M</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1’b1</p></td>
<td rowspan="3"><p>Receive frame mask ENABLE</p>
<p>0: Interrupt is un-masked</p>
<p>1: Interrupt is masked</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="3"><p>1</p></td>
<td rowspan="3"><p>TXE_M</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1’b1</p></td>
<td rowspan="3"><p>Transmit error mask ENABLE</p>
<p>0: Interrupt is un-masked</p>
<p>1: Interrupt is masked</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td rowspan="3"><p>0</p></td>
<td rowspan="3"><p>TXB_M</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1’b1</p></td>
<td rowspan="3"><p>Transmit buffer mask ENABLE</p>
<p>0: Interrupt is un-masked</p>
<p>1: Interrupt is masked</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
</tbody>
</table>
</section>
<section id="ipgt">
<h3><span class="section-number">17.8.4. </span>IPGT<a class="headerlink" href="#ipgt" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x2007000c</p>
<figure class="align-center">
<img alt="../_images/emac_IPGT.svg" src="../_images/emac_IPGT.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:7</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>6:0</p></td>
<td rowspan="3"><p>IPGT</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>7’h18</p></td>
<td rowspan="3"><p>Inter packet gap</p>
<p>The recommended value is 0x18 (24 clock cycles),</p>
<p>which equals 9.6 us for 10 Mbps and 0.96 us for 100 Mbps mode</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
</tbody>
</table>
</section>
<section id="packetlen">
<h3><span class="section-number">17.8.5. </span>PACKETLEN<a class="headerlink" href="#packetlen" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20070018</p>
<figure class="align-center">
<img alt="../_images/emac_PACKETLEN.svg" src="../_images/emac_PACKETLEN.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="4"><p>31:16</p></td>
<td rowspan="4"><p>MINFL</p></td>
<td rowspan="4"><p>r/w</p></td>
<td rowspan="4"><p>16’h40</p></td>
<td rowspan="4"><p>Minimum frame length</p>
<p>The minimum Ethernet packet is 64 bytes long (0x40).</p>
<p>To receive small packets, assert the RECSMALL bit or change the MINFL value.</p>
<p>To transmit small packets, assert the PAD bit or change the MINFL value.</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="4"><p>15:0</p></td>
<td rowspan="4"><p>MAXFL</p></td>
<td rowspan="4"><p>r/w</p></td>
<td rowspan="4"><p>16’h600</p></td>
<td rowspan="4"><p>Maximum frame length</p>
<p>The maximum Ethernet packet is 1518 bytes long. To support this and to have some additional</p>
<p>space for tags, a default maximum packet length equals to 1536 bytes (0x600).</p>
<p>For bigger packets, you can assert the HUGEN bit or increase the value of MAXFL field.</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
</tbody>
</table>
</section>
<section id="collconfig">
<h3><span class="section-number">17.8.6. </span>COLLCONFIG<a class="headerlink" href="#collconfig" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x2007001c</p>
<figure class="align-center">
<img alt="../_images/emac_COLLCONFIG.svg" src="../_images/emac_COLLCONFIG.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:20</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td rowspan="4"><p>19:16</p></td>
<td rowspan="4"><p>MAXRET</p></td>
<td rowspan="4"><p>r/w</p></td>
<td rowspan="4"><p>4’hF</p></td>
<td rowspan="4"><p>Maximum retry</p>
<p>This field specifies the maximum number of consequential retransmission attempts after the collision is detected.</p>
<p>When the maximum number has been reached, the TX MAC reports an error and stops transmitting the current packet.</p>
<p>According to the Ethernet standard, the MAXRET default value is set to 0xf (15).</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>15:6</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>5:0</p></td>
<td rowspan="3"><p>COLLVALID</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>6’h3F</p></td>
<td rowspan="3"><p>Collision valid</p>
<p>This field specifies a collision time window. A collision that occurs later than the time window</p>
<p>is reported as a “Late Collisions” and transmission of the current packet is aborted.</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
</tbody>
</table>
</section>
<section id="tx-bd-num">
<h3><span class="section-number">17.8.7. </span>TX_BD_NUM<a class="headerlink" href="#tx-bd-num" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20070020</p>
<figure class="align-center">
<img alt="../_images/emac_TX_BD_NUM.svg" src="../_images/emac_TX_BD_NUM.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>30:24</p></td>
<td><p>RXBDPTR</p></td>
<td><p>r</p></td>
<td><p>7’h0</p></td>
<td><p>RX buffer descriptors (BD) pointer, pointing at the RXBD currently being used</p></td>
</tr>
<tr class="row-even"><td><p>23</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>22:16</p></td>
<td><p>TXBDPTR</p></td>
<td><p>r</p></td>
<td><p>7’h0</p></td>
<td><p>TX buffer descriptors (BD) pointer, pointing at the TXBD currently being used</p></td>
</tr>
<tr class="row-even"><td><p>15:8</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>7:0</p></td>
<td rowspan="3"><p>TXBDNUM</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>8’h40</p></td>
<td rowspan="3"><p>TX buffer descriptors (BD) number</p>
<p>Number of TX BD. TX and RX share 128 (0x80) descriptors, so the number of RX BD equals 0x80 - TXBDNUM.</p>
<p>The maximum number of TXBDNUM is 0x80. Values greater then 0x80 cannot be written into this register.</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
</tbody>
</table>
</section>
<section id="miimode">
<h3><span class="section-number">17.8.8. </span>MIIMODE<a class="headerlink" href="#miimode" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20070028</p>
<figure class="align-center">
<img alt="../_images/emac_MIIMODE.svg" src="../_images/emac_MIIMODE.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:9</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>8</p></td>
<td rowspan="3"><p>MIINOPRE</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1’b0</p></td>
<td rowspan="3"><p>No preamble for Management Data (MD)</p>
<p>0: 32-bit preamble will be sent.</p>
<p>1: No preamble will be sent.</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>7:0</p></td>
<td rowspan="2"><p>CLKDIV</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>8’h64</p></td>
<td rowspan="2"><p>Clock divider for Management Data Clock (MDC)</p>
<p>The source clock is bus clock and can be divided by any even number.</p>
</td>
</tr>
<tr class="row-odd"></tr>
</tbody>
</table>
</section>
<section id="miicommand">
<h3><span class="section-number">17.8.9. </span>MIICOMMAND<a class="headerlink" href="#miicommand" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x2007002c</p>
<figure class="align-center">
<img alt="../_images/emac_MIICOMMAND.svg" src="../_images/emac_MIICOMMAND.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:3</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td rowspan="2"><p>2</p></td>
<td rowspan="2"><p>WCTRLDATA</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>1’b0</p></td>
<td rowspan="2"><p>Write control data, setting this bit to 1 will trigger the command (auto cleared)</p>
<p>Note: [2]/[1]/[0] cannot be asserted at the same time, execute one command at a time</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td rowspan="2"><p>1</p></td>
<td rowspan="2"><p>RSTAT</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>1’b0</p></td>
<td rowspan="2"><p>Read status, setting this bit to 1 will trigger the command (auto cleared)</p>
<p>Note: [2]/[1]/[0] cannot be asserted at the same time, execute one command at a time</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>SCANSTAT</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>1’b0</p></td>
<td rowspan="2"><p>Scan status, setting this bit to 1 will trigger the command (auto cleared)</p>
<p>Note: [2]/[1]/[0] cannot be asserted at the same time, execute one command at a time</p>
</td>
</tr>
<tr class="row-even"></tr>
</tbody>
</table>
</section>
<section id="miiaddress">
<h3><span class="section-number">17.8.10. </span>MIIADDRESS<a class="headerlink" href="#miiaddress" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20070030</p>
<figure class="align-center">
<img alt="../_images/emac_MIIADDRESS.svg" src="../_images/emac_MIIADDRESS.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:13</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>12:8</p></td>
<td><p>RGAD</p></td>
<td><p>r/w</p></td>
<td><p>5’h0</p></td>
<td><p>Register Address</p></td>
</tr>
<tr class="row-even"><td><p>7:5</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>4:0</p></td>
<td><p>FIAD</p></td>
<td><p>r/w</p></td>
<td><p>5’h0</p></td>
<td><p>PHY Address</p></td>
</tr>
</tbody>
</table>
</section>
<section id="miitx-data">
<h3><span class="section-number">17.8.11. </span>MIITX_DATA<a class="headerlink" href="#miitx-data" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20070034</p>
<figure class="align-center">
<img alt="../_images/emac_MIITX_DATA.svg" src="../_images/emac_MIITX_DATA.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:16</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>15:0</p></td>
<td><p>CTRLDATA</p></td>
<td><p>r/w</p></td>
<td><p>16’h0</p></td>
<td><p>Control Data to be written to PHY</p></td>
</tr>
</tbody>
</table>
</section>
<section id="miirx-data">
<h3><span class="section-number">17.8.12. </span>MIIRX_DATA<a class="headerlink" href="#miirx-data" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20070038</p>
<figure class="align-center">
<img alt="../_images/emac_MIIRX_DATA.svg" src="../_images/emac_MIIRX_DATA.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:16</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>15:0</p></td>
<td><p>PRSD</p></td>
<td><p>r</p></td>
<td><p>16’h0</p></td>
<td><p>Received Data from PHY</p></td>
</tr>
</tbody>
</table>
</section>
<section id="miistatus">
<h3><span class="section-number">17.8.13. </span>MIISTATUS<a class="headerlink" href="#miistatus" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x2007003c</p>
<figure class="align-center">
<img alt="../_images/emac_MIISTATUS.svg" src="../_images/emac_MIISTATUS.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:2</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>1</p></td>
<td rowspan="3"><p>MIIM_BUSY</p></td>
<td rowspan="3"><p>r</p></td>
<td rowspan="3"><p>1’b0</p></td>
<td rowspan="3"><p>MIIM I/F busy signal</p>
<p>0: The MIIM I/F is ready.</p>
<p>1: The MIIM I/F is busy.</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>MIIM_LINKFAIL</p></td>
<td><p>r</p></td>
<td><p>1’b0</p></td>
<td><p>MIIM I/F link fail signal</p></td>
</tr>
</tbody>
</table>
</section>
<section id="mac-addr0">
<h3><span class="section-number">17.8.14. </span>MAC_ADDR0<a class="headerlink" href="#mac-addr0" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20070040</p>
<figure class="align-center">
<img alt="../_images/emac_MAC_ADDR0.svg" src="../_images/emac_MAC_ADDR0.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:24</p></td>
<td><p>MAC_B2</p></td>
<td><p>r/w</p></td>
<td><p>8’d0</p></td>
<td><p>Ethernet MAC address byte 2</p></td>
</tr>
<tr class="row-odd"><td><p>23:16</p></td>
<td><p>MAC_B3</p></td>
<td><p>r/w</p></td>
<td><p>8’d0</p></td>
<td><p>Ethernet MAC address byte 3</p></td>
</tr>
<tr class="row-even"><td><p>15:8</p></td>
<td><p>MAC_B4</p></td>
<td><p>r/w</p></td>
<td><p>8’d0</p></td>
<td><p>Ethernet MAC address byte 4</p></td>
</tr>
<tr class="row-odd"><td><p>7:0</p></td>
<td><p>MAC_B5</p></td>
<td><p>r/w</p></td>
<td><p>8’d0</p></td>
<td><p>Ethernet MAC address byte 5</p></td>
</tr>
</tbody>
</table>
</section>
<section id="mac-addr1">
<h3><span class="section-number">17.8.15. </span>MAC_ADDR1<a class="headerlink" href="#mac-addr1" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20070044</p>
<figure class="align-center">
<img alt="../_images/emac_MAC_ADDR1.svg" src="../_images/emac_MAC_ADDR1.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:16</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>15:8</p></td>
<td><p>MAC_B0</p></td>
<td><p>r/w</p></td>
<td><p>8’d0</p></td>
<td><p>Ethernet MAC address byte 0</p></td>
</tr>
<tr class="row-even"><td><p>7:0</p></td>
<td><p>MAC_B1</p></td>
<td><p>r/w</p></td>
<td><p>8’d0</p></td>
<td><p>Ethernet MAC address byte 1</p></td>
</tr>
</tbody>
</table>
</section>
<section id="hash0-addr">
<h3><span class="section-number">17.8.16. </span>HASH0_ADDR<a class="headerlink" href="#hash0-addr" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20070048</p>
<figure class="align-center">
<img alt="../_images/emac_HASH0_ADDR.svg" src="../_images/emac_HASH0_ADDR.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:0</p></td>
<td><p>HASH0</p></td>
<td><p>r/w</p></td>
<td><p>32’h0</p></td>
<td><p>Lower 32-bit of HASH register</p></td>
</tr>
</tbody>
</table>
</section>
<section id="hash1-addr">
<h3><span class="section-number">17.8.17. </span>HASH1_ADDR<a class="headerlink" href="#hash1-addr" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x2007004c</p>
<figure class="align-center">
<img alt="../_images/emac_HASH1_ADDR.svg" src="../_images/emac_HASH1_ADDR.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:0</p></td>
<td><p>HASH1</p></td>
<td><p>r/w</p></td>
<td><p>32’h0</p></td>
<td><p>Upper 32-bit of HASH register</p></td>
</tr>
</tbody>
</table>
</section>
<section id="txctrl">
<h3><span class="section-number">17.8.18. </span>TXCTRL<a class="headerlink" href="#txctrl" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x20070050</p>
<figure class="align-center">
<img alt="../_images/emac_TXCTRL.svg" src="../_images/emac_TXCTRL.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:17</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td rowspan="2"><p>16</p></td>
<td rowspan="2"><p>TXPAUSERQ</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>1’b0</p></td>
<td rowspan="2"><p>TX Pause Request</p>
<p>Writing 1 to this bit starts sending control frame and is automatically cleared to zero.</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td rowspan="2"><p>15:0</p></td>
<td rowspan="2"><p>TXPAUSETV</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>16’h0</p></td>
<td rowspan="2"><p>TX Pause Timer Value</p>
<p>The value that is sent in the pause control frame.</p>
</td>
</tr>
<tr class="row-even"></tr>
</tbody>
</table>
</section>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="AudioADC.html" class="btn btn-neutral float-left" title="16. AudioADC" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="USB.html" class="btn btn-neutral float-right" title="18. USB" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2021.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>