WARNING: /Users/snehashri/bsc/inst/lib/Verilog/BRAM2Load.v:67: Excess hex digits (2 of '0x3b') while reading 8-bit words.
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 3b 
RAM load 0
dut1read[0] = 2b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 32 
RAM load 0
dut1read[0] = 44 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 62 
RAM load 0
dut1read[0] = 77 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8b 
RAM load 0
dut1read[0] = 91 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 95 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 95 
RAM load 0
dut1read[0] = 83 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7d 
RAM load 0
dut1read[0] = 8e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 90 
RAM load 0
dut1read[0] = 89 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 81 
RAM load 0
dut1read[0] = 89 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 86 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7c 
RAM load 0
dut1read[0] = 8b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8b 
RAM load 0
dut1read[0] = 85 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 88 
RAM load 0
dut1read[0] = 8b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 98 
RAM load 0
dut1read[0] = a3 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = a8 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 9f 
RAM load 0
dut1read[0] = 9e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 9e 
RAM load 0
dut1read[0] = 98 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 94 
RAM load 0
dut1read[0] = 10 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = x0 
RAM load 0
dut1read[0] = 12 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 33 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 58 
RAM load 0
dut1read[0] = 78 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 80 
RAM load 0
dut1read[0] = 7f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7e 
RAM load 0
dut1read[0] = 74 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 6a 
RAM load 0
dut1read[0] = 65 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 69 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 71 
RAM load 0
dut1read[0] = 6d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 70 
RAM load 0
dut1read[0] = 77 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 6d 
RAM load 0
dut1read[0] = 69 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7d 
RAM load 0
dut1read[0] = 7f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 83 
RAM load 0
dut1read[0] = 7c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 79 
RAM load 0
dut1read[0] = 83 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 84 
RAM load 0
dut1read[0] = 85 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 85 
RAM load 0
dut1read[0] = 7b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 77 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7a 
RAM load 0
dut1read[0] = 19 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 10 
RAM load 0
dut1read[0] = 31 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 53 
RAM load 0
dut1read[0] = 6e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 81 
RAM load 0
dut1read[0] = 82 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 79 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 71 
RAM load 0
dut1read[0] = 70 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 70 
RAM load 0
dut1read[0] = 6a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 69 
RAM load 0
dut1read[0] = 80 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7c 
RAM load 0
dut1read[0] = 82 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7a 
RAM load 0
dut1read[0] = 73 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 78 
RAM load 0
dut1read[0] = 82 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 83 
RAM load 0
dut1read[0] = 8b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7f 
RAM load 0
dut1read[0] = 7e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 82 
RAM load 0
dut1read[0] = 8e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 82 
RAM load 0
dut1read[0] = 76 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 78 
RAM load 0
dut1read[0] = 6d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 21 
RAM load 0
dut1read[0] = 26 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 57 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 6a 
RAM load 0
dut1read[0] = 73 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 75 
RAM load 0
dut1read[0] = 72 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 69 
RAM load 0
dut1read[0] = 6b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 79 
RAM load 0
dut1read[0] = 7d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 6d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 71 
RAM load 0
dut1read[0] = 92 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 85 
RAM load 0
dut1read[0] = 7f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 76 
RAM load 0
dut1read[0] = 75 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7f 
RAM load 0
dut1read[0] = 7a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 84 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 89 
RAM load 0
dut1read[0] = 88 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 83 
RAM load 0
dut1read[0] = 7c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 82 
RAM load 0
dut1read[0] = 84 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 87 
RAM load 0
dut1read[0] = 82 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 79 
RAM load 0
dut1read[0] = 5e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 32 
RAM load 0
dut1read[0] = 3b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 66 
RAM load 0
dut1read[0] = 7f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7c 
RAM load 0
dut1read[0] = 79 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 78 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 72 
RAM load 0
dut1read[0] = 6b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7d 
RAM load 0
dut1read[0] = 81 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 6a 
RAM load 0
dut1read[0] = 6c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7c 
RAM load 0
dut1read[0] = 79 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 6c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 62 
RAM load 0
dut1read[0] = 6e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 75 
RAM load 0
dut1read[0] = 78 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 86 
RAM load 0
dut1read[0] = 8c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 83 
RAM load 0
dut1read[0] = 8d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 87 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7f 
RAM load 0
dut1read[0] = 79 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 77 
RAM load 0
dut1read[0] = 67 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 57 
RAM load 0
dut1read[0] = 4b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 43 
RAM load 0
dut1read[0] = 47 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 54 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 6e 
RAM load 0
dut1read[0] = 81 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 88 
RAM load 0
dut1read[0] = 83 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 81 
RAM load 0
dut1read[0] = 77 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 6c 
RAM load 0
dut1read[0] = 7a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 69 
RAM load 0
dut1read[0] = 6b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 6f 
RAM load 0
dut1read[0] = 6c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 62 
RAM load 0
dut1read[0] = 5e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 61 
RAM load 0
dut1read[0] = 53 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 58 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 66 
RAM load 0
dut1read[0] = 61 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 58 
RAM load 0
dut1read[0] = 76 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8c 
RAM load 0
dut1read[0] = 88 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 78 
RAM load 0
dut1read[0] = 6b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 58 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 43 
RAM load 0
dut1read[0] = 23 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 20 
RAM load 0
dut1read[0] = 61 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 6f 
RAM load 0
dut1read[0] = 7b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 82 
RAM load 0
dut1read[0] = 88 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 84 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7a 
RAM load 0
dut1read[0] = 79 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7f 
RAM load 0
dut1read[0] = 8a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7c 
RAM load 0
dut1read[0] = 78 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 6b 
RAM load 0
dut1read[0] = 50 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 44 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 4a 
RAM load 0
dut1read[0] = 65 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 69 
RAM load 0
dut1read[0] = 41 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 3a 
RAM load 0
dut1read[0] = 3f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 4e 
RAM load 0
dut1read[0] = 88 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8b 
RAM load 0
dut1read[0] = 97 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 81 
RAM load 0
dut1read[0] = 6c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5f 
RAM load 0
dut1read[0] = 60 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 59 
RAM load 0
dut1read[0] = 42 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 73 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 77 
RAM load 0
dut1read[0] = 82 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8c 
RAM load 0
dut1read[0] = 85 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7f 
RAM load 0
dut1read[0] = 8a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 89 
RAM load 0
dut1read[0] = 83 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 85 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 86 
RAM load 0
dut1read[0] = 6c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 48 
RAM load 0
dut1read[0] = 33 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 29 
RAM load 0
dut1read[0] = 48 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = b5 
RAM load 0
dut1read[0] = d1 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 44 
RAM load 0
dut1read[0] = 40 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 52 
RAM load 0
dut1read[0] = 7b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 70 
RAM load 0
dut1read[0] = 87 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 97 
RAM load 0
dut1read[0] = 89 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 72 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 69 
RAM load 0
dut1read[0] = 65 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7e 
RAM load 0
dut1read[0] = 66 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 89 
RAM load 0
dut1read[0] = 80 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 84 
RAM load 0
dut1read[0] = 80 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 77 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7b 
RAM load 0
dut1read[0] = 80 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 82 
RAM load 0
dut1read[0] = 79 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 89 
RAM load 0
dut1read[0] = 83 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 4a 
RAM load 0
dut1read[0] = 36 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 32 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 2c 
RAM load 0
dut1read[0] = 56 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = cb 
RAM load 0
dut1read[0] = d9 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = a2 
RAM load 0
dut1read[0] = 64 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 4d 
RAM load 0
dut1read[0] = 4b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 4a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 4c 
RAM load 0
dut1read[0] = 6b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 87 
RAM load 0
dut1read[0] = 87 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 81 
RAM load 0
dut1read[0] = 7f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 77 
RAM load 0
dut1read[0] = 7d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 86 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 9a 
RAM load 0
dut1read[0] = 9a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 9c 
RAM load 0
dut1read[0] = 8c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7b 
RAM load 0
dut1read[0] = 7d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7e 
RAM load 0
dut1read[0] = 7f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 85 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 84 
RAM load 0
dut1read[0] = 5a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 3f 
RAM load 0
dut1read[0] = 3e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 46 
RAM load 0
dut1read[0] = 4f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 67 
RAM load 0
dut1read[0] = 98 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 94 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8d 
RAM load 0
dut1read[0] = 79 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 65 
RAM load 0
dut1read[0] = 60 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 56 
RAM load 0
dut1read[0] = 4b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 65 
RAM load 0
dut1read[0] = 88 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 88 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 86 
RAM load 0
dut1read[0] = 85 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 84 
RAM load 0
dut1read[0] = 80 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 85 
RAM load 0
dut1read[0] = 9a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 9b 
RAM load 0
dut1read[0] = 9c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 93 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 85 
RAM load 0
dut1read[0] = 89 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8b 
RAM load 0
dut1read[0] = 86 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8d 
RAM load 0
dut1read[0] = 79 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 50 
RAM load 0
dut1read[0] = 61 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 62 
RAM load 0
dut1read[0] = 89 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8b 
RAM load 0
dut1read[0] = 94 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 86 
RAM load 0
dut1read[0] = 8a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 86 
RAM load 0
dut1read[0] = 8c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = af 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8e 
RAM load 0
dut1read[0] = 66 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 6c 
RAM load 0
dut1read[0] = 87 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 83 
RAM load 0
dut1read[0] = 85 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8a 
RAM load 0
dut1read[0] = 88 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 82 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 86 
RAM load 0
dut1read[0] = 91 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 92 
RAM load 0
dut1read[0] = 92 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 87 
RAM load 0
dut1read[0] = 7f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 81 
RAM load 0
dut1read[0] = 75 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 67 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 82 
RAM load 0
dut1read[0] = 78 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 6f 
RAM load 0
dut1read[0] = 92 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 88 
RAM load 0
dut1read[0] = a3 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = a9 
RAM load 0
dut1read[0] = 98 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = a1 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 94 
RAM load 0
dut1read[0] = b1 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = a1 
RAM load 0
dut1read[0] = c3 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = d1 
RAM load 0
dut1read[0] = bd 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7d 
RAM load 0
dut1read[0] = 6c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 89 
RAM load 0
dut1read[0] = 84 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 88 
RAM load 0
dut1read[0] = 85 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 84 
RAM load 0
dut1read[0] = 85 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8e 
RAM load 0
dut1read[0] = 8d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 90 
RAM load 0
dut1read[0] = 93 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 79 
RAM load 0
dut1read[0] = 54 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 58 
RAM load 0
dut1read[0] = 6d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 65 
RAM load 0
dut1read[0] = 8a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = d5 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = b2 
RAM load 0
dut1read[0] = bf 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = d3 
RAM load 0
dut1read[0] = bd 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = cd 
RAM load 0
dut1read[0] = cf 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = d5 
RAM load 0
dut1read[0] = bf 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = c7 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = bc 
RAM load 0
dut1read[0] = a1 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 82 
RAM load 0
dut1read[0] = 7c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 83 
RAM load 0
dut1read[0] = 82 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 83 
RAM load 0
dut1read[0] = 86 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 87 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 88 
RAM load 0
dut1read[0] = 85 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 9e 
RAM load 0
dut1read[0] = 9a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8e 
RAM load 0
dut1read[0] = 8f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 84 
RAM load 0
dut1read[0] = 5a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 48 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 51 
RAM load 0
dut1read[0] = 54 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 6b 
RAM load 0
dut1read[0] = a5 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = e5 
RAM load 0
dut1read[0] = b7 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = bf 
RAM load 0
dut1read[0] = ef 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = db 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = e4 
RAM load 0
dut1read[0] = e1 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = d6 
RAM load 0
dut1read[0] = d8 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = d2 
RAM load 0
dut1read[0] = c8 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = bd 
RAM load 0
dut1read[0] = ae 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = a1 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8b 
RAM load 0
dut1read[0] = 86 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7e 
RAM load 0
dut1read[0] = 83 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8e 
RAM load 0
dut1read[0] = 88 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8a 
RAM load 0
dut1read[0] = 91 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 95 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 93 
RAM load 0
dut1read[0] = 93 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 88 
RAM load 0
dut1read[0] = 50 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 59 
RAM load 0
dut1read[0] = 69 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 60 
RAM load 0
dut1read[0] = 81 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = c0 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = b9 
RAM load 0
dut1read[0] = 91 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = cb 
RAM load 0
dut1read[0] = df 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = f2 
RAM load 0
dut1read[0] = f4 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = ee 
RAM load 0
dut1read[0] = f1 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = e3 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = e1 
RAM load 0
dut1read[0] = eb 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = db 
RAM load 0
dut1read[0] = e0 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = d7 
RAM load 0
dut1read[0] = 9c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 80 
RAM load 0
dut1read[0] = 81 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 83 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 85 
RAM load 0
dut1read[0] = 80 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 82 
RAM load 0
dut1read[0] = 94 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 92 
RAM load 0
dut1read[0] = 91 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 93 
RAM load 0
dut1read[0] = 85 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 3f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 42 
RAM load 0
dut1read[0] = 58 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 71 
RAM load 0
dut1read[0] = b6 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = dc 
RAM load 0
dut1read[0] = 8a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = a2 
RAM load 0
dut1read[0] = ce 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = c4 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = f7 
RAM load 0
dut1read[0] = ff 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = ff 
RAM load 0
dut1read[0] = f5 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = ec 
RAM load 0
dut1read[0] = e6 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = d7 
RAM load 0
dut1read[0] = e7 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = fa 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = f1 
RAM load 0
dut1read[0] = 9e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7d 
RAM load 0
dut1read[0] = 7e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7c 
RAM load 0
dut1read[0] = 7d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7e 
RAM load 0
dut1read[0] = 7c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 95 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8f 
RAM load 0
dut1read[0] = 90 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 97 
RAM load 0
dut1read[0] = 84 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 40 
RAM load 0
dut1read[0] = 54 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 70 
RAM load 0
dut1read[0] = a3 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = df 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = ce 
RAM load 0
dut1read[0] = 91 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = c4 
RAM load 0
dut1read[0] = cc 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = dc 
RAM load 0
dut1read[0] = f3 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = f5 
RAM load 0
dut1read[0] = ef 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = ea 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = e7 
RAM load 0
dut1read[0] = c3 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 96 
RAM load 0
dut1read[0] = d0 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = fa 
RAM load 0
dut1read[0] = e3 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = a3 
RAM load 0
dut1read[0] = 91 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8c 
RAM load 0
dut1read[0] = 88 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 79 
RAM load 0
dut1read[0] = 72 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 93 
RAM load 0
dut1read[0] = 86 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8c 
RAM load 0
dut1read[0] = 94 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 87 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 64 
RAM load 0
dut1read[0] = 6c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 90 
RAM load 0
dut1read[0] = d2 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = f8 
RAM load 0
dut1read[0] = af 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = af 
RAM load 0
dut1read[0] = dc 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = e2 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = e6 
RAM load 0
dut1read[0] = e9 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = e0 
RAM load 0
dut1read[0] = c9 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = b8 
RAM load 0
dut1read[0] = b5 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = be 
RAM load 0
dut1read[0] = aa 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = b3 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = e7 
RAM load 0
dut1read[0] = df 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = a2 
RAM load 0
dut1read[0] = 92 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8c 
RAM load 0
dut1read[0] = 8b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 91 
RAM load 0
dut1read[0] = 8e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 80 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 98 
RAM load 0
dut1read[0] = 75 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 72 
RAM load 0
dut1read[0] = 7b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7e 
RAM load 0
dut1read[0] = 7a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5d 
RAM load 0
dut1read[0] = b3 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = ee 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = f8 
RAM load 0
dut1read[0] = aa 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = b9 
RAM load 0
dut1read[0] = f1 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = e6 
RAM load 0
dut1read[0] = bb 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = b4 
RAM load 0
dut1read[0] = a6 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 92 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 95 
RAM load 0
dut1read[0] = 9d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = b8 
RAM load 0
dut1read[0] = d8 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = d4 
RAM load 0
dut1read[0] = ec 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = ec 
RAM load 0
dut1read[0] = a6 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 88 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 86 
RAM load 0
dut1read[0] = 82 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7f 
RAM load 0
dut1read[0] = 89 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 97 
RAM load 0
dut1read[0] = 91 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7f 
RAM load 0
dut1read[0] = 80 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 85 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 84 
RAM load 0
dut1read[0] = 87 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = ab 
RAM load 0
dut1read[0] = ed 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = fc 
RAM load 0
dut1read[0] = e5 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = ad 
RAM load 0
dut1read[0] = a9 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = dc 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = c2 
RAM load 0
dut1read[0] = 7b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 87 
RAM load 0
dut1read[0] = 7f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 97 
RAM load 0
dut1read[0] = a5 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 84 
RAM load 0
dut1read[0] = 97 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = ca 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = f0 
RAM load 0
dut1read[0] = f0 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = de 
RAM load 0
dut1read[0] = 9c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 77 
RAM load 0
dut1read[0] = 78 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 70 
RAM load 0
dut1read[0] = 64 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 63 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8c 
RAM load 0
dut1read[0] = 8f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7f 
RAM load 0
dut1read[0] = 81 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 81 
RAM load 0
dut1read[0] = 82 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8c 
RAM load 0
dut1read[0] = db 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = f4 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = d2 
RAM load 0
dut1read[0] = c1 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = a6 
RAM load 0
dut1read[0] = 99 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = bf 
RAM load 0
dut1read[0] = b3 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 80 
RAM load 0
dut1read[0] = 93 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 95 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = ac 
RAM load 0
dut1read[0] = 93 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 80 
RAM load 0
dut1read[0] = 8d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = ad 
RAM load 0
dut1read[0] = ca 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = be 
RAM load 0
dut1read[0] = c6 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 98 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 64 
RAM load 0
dut1read[0] = 6d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 77 
RAM load 0
dut1read[0] = 79 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 6c 
RAM load 0
dut1read[0] = 88 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8f 
RAM load 0
dut1read[0] = 7d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 83 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 80 
RAM load 0
dut1read[0] = 7b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 99 
RAM load 0
dut1read[0] = 94 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = a6 
RAM load 0
dut1read[0] = bc 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = b6 
RAM load 0
dut1read[0] = ab 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = a5 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = c3 
RAM load 0
dut1read[0] = be 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 98 
RAM load 0
dut1read[0] = 8f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 98 
RAM load 0
dut1read[0] = 99 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8e 
RAM load 0
dut1read[0] = 8d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 87 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 88 
RAM load 0
dut1read[0] = 94 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8d 
RAM load 0
dut1read[0] = 8d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8a 
RAM load 0
dut1read[0] = 6f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 6f 
RAM load 0
dut1read[0] = 79 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 81 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8a 
RAM load 0
dut1read[0] = b3 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8d 
RAM load 0
dut1read[0] = 83 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8b 
RAM load 0
dut1read[0] = 8b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8a 
RAM load 0
dut1read[0] = 97 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 80 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 88 
RAM load 0
dut1read[0] = af 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = ad 
RAM load 0
dut1read[0] = bd 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = cd 
RAM load 0
dut1read[0] = c9 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = a8 
RAM load 0
dut1read[0] = 97 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 91 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 92 
RAM load 0
dut1read[0] = 95 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 99 
RAM load 0
dut1read[0] = 95 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 90 
RAM load 0
dut1read[0] = 90 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 91 
RAM load 0
dut1read[0] = 8f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 81 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7b 
RAM load 0
dut1read[0] = 7c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 71 
RAM load 0
dut1read[0] = 6c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 71 
RAM load 0
dut1read[0] = 94 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = c7 
RAM load 0
dut1read[0] = 8f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8a 
RAM load 0
dut1read[0] = 95 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = a0 
RAM load 0
dut1read[0] = 96 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 93 
RAM load 0
dut1read[0] = 97 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = a9 
RAM load 0
dut1read[0] = a7 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = b3 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = d4 
RAM load 0
dut1read[0] = cb 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = cf 
RAM load 0
dut1read[0] = 95 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8b 
RAM load 0
dut1read[0] = 90 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 89 
RAM load 0
dut1read[0] = 97 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 9b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 98 
RAM load 0
dut1read[0] = 8c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 6b 
RAM load 0
dut1read[0] = 5b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 54 
RAM load 0
dut1read[0] = 69 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 84 
RAM load 0
dut1read[0] = 76 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 60 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 66 
RAM load 0
dut1read[0] = 9f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = be 
RAM load 0
dut1read[0] = 95 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 85 
RAM load 0
dut1read[0] = 88 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 93 
RAM load 0
dut1read[0] = 96 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 99 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 9d 
RAM load 0
dut1read[0] = a2 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = af 
RAM load 0
dut1read[0] = be 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = a6 
RAM load 0
dut1read[0] = ca 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = e0 
RAM load 0
dut1read[0] = c5 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = c0 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = b4 
RAM load 0
dut1read[0] = 92 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7e 
RAM load 0
dut1read[0] = 8d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 9c 
RAM load 0
dut1read[0] = 99 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 73 
RAM load 0
dut1read[0] = 4d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 4f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5d 
RAM load 0
dut1read[0] = 7e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 85 
RAM load 0
dut1read[0] = 77 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 71 
RAM load 0
dut1read[0] = 8c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = bb 
RAM load 0
dut1read[0] = 9a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = ac 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 90 
RAM load 0
dut1read[0] = 87 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 88 
RAM load 0
dut1read[0] = 87 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8b 
RAM load 0
dut1read[0] = 99 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = a3 
RAM load 0
dut1read[0] = a6 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = b8 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = a6 
RAM load 0
dut1read[0] = 96 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = b8 
RAM load 0
dut1read[0] = 9c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 9e 
RAM load 0
dut1read[0] = a8 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 95 
RAM load 0
dut1read[0] = 87 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 82 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 84 
RAM load 0
dut1read[0] = 80 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7f 
RAM load 0
dut1read[0] = 87 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8f 
RAM load 0
dut1read[0] = 8b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 88 
RAM load 0
dut1read[0] = 7f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 79 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 87 
RAM load 0
dut1read[0] = bd 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = d3 
RAM load 0
dut1read[0] = 88 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = ca 
RAM load 0
dut1read[0] = bb 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 97 
RAM load 0
dut1read[0] = 80 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 86 
RAM load 0
dut1read[0] = 8e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 96 
RAM load 0
dut1read[0] = 99 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 94 
RAM load 0
dut1read[0] = 87 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7f 
RAM load 0
dut1read[0] = 99 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = a6 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8f 
RAM load 0
dut1read[0] = 82 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 80 
RAM load 0
dut1read[0] = 97 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 98 
RAM load 0
dut1read[0] = 87 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8b 
RAM load 0
dut1read[0] = 9b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = a1 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 9a 
RAM load 0
dut1read[0] = 9a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8f 
RAM load 0
dut1read[0] = 82 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 84 
RAM load 0
dut1read[0] = ab 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = d7 
RAM load 0
dut1read[0] = ba 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 75 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = d8 
RAM load 0
dut1read[0] = c1 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = a8 
RAM load 0
dut1read[0] = 97 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 83 
RAM load 0
dut1read[0] = 7e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8a 
RAM load 0
dut1read[0] = 90 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 89 
RAM load 0
dut1read[0] = 78 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 83 
RAM load 0
dut1read[0] = 91 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 90 
RAM load 0
dut1read[0] = 89 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7f 
RAM load 0
dut1read[0] = 7e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 99 
RAM load 0
dut1read[0] = 95 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8c 
RAM load 0
dut1read[0] = 87 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 93 
RAM load 0
dut1read[0] = 94 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 95 
RAM load 0
dut1read[0] = 95 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 89 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8f 
RAM load 0
dut1read[0] = cb 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = ce 
RAM load 0
dut1read[0] = 7c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 47 
RAM load 0
dut1read[0] = dc 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = c9 
RAM load 0
dut1read[0] = ba 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = ac 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 9c 
RAM load 0
dut1read[0] = 8e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8e 
RAM load 0
dut1read[0] = 99 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 96 
RAM load 0
dut1read[0] = 8b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7e 
RAM load 0
dut1read[0] = 88 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 94 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8d 
RAM load 0
dut1read[0] = 83 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7e 
RAM load 0
dut1read[0] = 7f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8a 
RAM load 0
dut1read[0] = 96 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 9a 
RAM load 0
dut1read[0] = 95 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7e 
RAM load 0
dut1read[0] = 8d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 91 
RAM load 0
dut1read[0] = 93 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7f 
RAM load 0
dut1read[0] = 72 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = ba 
RAM load 0
dut1read[0] = ad 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 38 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 21 
RAM load 0
dut1read[0] = d0 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = c9 
RAM load 0
dut1read[0] = c6 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = bf 
RAM load 0
dut1read[0] = b7 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = ab 
RAM load 0
dut1read[0] = 9f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 93 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 87 
RAM load 0
dut1read[0] = 82 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8b 
RAM load 0
dut1read[0] = 93 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 90 
RAM load 0
dut1read[0] = 91 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 89 
RAM load 0
dut1read[0] = 88 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 89 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 94 
RAM load 0
dut1read[0] = 98 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 96 
RAM load 0
dut1read[0] = 9b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8a 
RAM load 0
dut1read[0] = 78 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 80 
RAM load 0
dut1read[0] = 8e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 87 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5a 
RAM load 0
dut1read[0] = 32 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 89 
RAM load 0
dut1read[0] = a0 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 38 
RAM load 0
dut1read[0] = 35 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = b4 
RAM load 0
dut1read[0] = ad 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = ba 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = c2 
RAM load 0
dut1read[0] = c6 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = c9 
RAM load 0
dut1read[0] = bd 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = ad 
RAM load 0
dut1read[0] = 9c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8b 
RAM load 0
dut1read[0] = 8e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 91 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8d 
RAM load 0
dut1read[0] = 8d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8b 
RAM load 0
dut1read[0] = 8c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8f 
RAM load 0
dut1read[0] = 8b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8a 
RAM load 0
dut1read[0] = 8f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 92 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 87 
RAM load 0
dut1read[0] = 75 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 70 
RAM load 0
dut1read[0] = 7a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 68 
RAM load 0
dut1read[0] = 3a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 22 
RAM load 0
dut1read[0] = 83 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = b8 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 61 
RAM load 0
dut1read[0] = 53 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = b1 
RAM load 0
dut1read[0] = a8 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = b3 
RAM load 0
dut1read[0] = bc 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = ca 
RAM load 0
dut1read[0] = da 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = da 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = cf 
RAM load 0
dut1read[0] = bf 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = af 
RAM load 0
dut1read[0] = a6 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = a3 
RAM load 0
dut1read[0] = a3 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = a1 
RAM load 0
dut1read[0] = 99 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 9f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = a2 
RAM load 0
dut1read[0] = 95 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8c 
RAM load 0
dut1read[0] = 94 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = a1 
RAM load 0
dut1read[0] = 90 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 70 
RAM load 0
dut1read[0] = 77 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 82 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 78 
RAM load 0
dut1read[0] = 5c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 67 
RAM load 0
dut1read[0] = aa 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = d8 
RAM load 0
dut1read[0] = 97 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7b 
RAM load 0
dut1read[0] = 3e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 2e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 30 
RAM load 0
dut1read[0] = 36 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 49 
RAM load 0
dut1read[0] = 5b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 6b 
RAM load 0
dut1read[0] = 6e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 75 
RAM load 0
dut1read[0] = 78 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 67 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 63 
RAM load 0
dut1read[0] = 73 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 70 
RAM load 0
dut1read[0] = 69 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 61 
RAM load 0
dut1read[0] = 6a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 6a 
RAM load 0
dut1read[0] = 61 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 71 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 70 
RAM load 0
dut1read[0] = 69 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 69 
RAM load 0
dut1read[0] = 6c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 78 
RAM load 0
dut1read[0] = 83 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 88 
RAM load 0
dut1read[0] = 81 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 82 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 84 
RAM load 0
dut1read[0] = 7d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7c 
RAM load 0
dut1read[0] = 14 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = x0 
RAM load 0
dut1read[0] = x8 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 1b 
RAM load 0
dut1read[0] = 33 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 52 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 59 
RAM load 0
dut1read[0] = 56 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 57 
RAM load 0
dut1read[0] = 4f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 46 
RAM load 0
dut1read[0] = 43 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 46 
RAM load 0
dut1read[0] = 4a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 46 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 48 
RAM load 0
dut1read[0] = 4f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 47 
RAM load 0
dut1read[0] = 45 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 59 
RAM load 0
dut1read[0] = 5c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 55 
RAM load 0
dut1read[0] = 59 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 52 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 4f 
RAM load 0
dut1read[0] = 59 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5b 
RAM load 0
dut1read[0] = 5e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 60 
RAM load 0
dut1read[0] = 58 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 53 
RAM load 0
dut1read[0] = 57 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 18 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = x7 
RAM load 0
dut1read[0] = 1b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 32 
RAM load 0
dut1read[0] = 48 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5c 
RAM load 0
dut1read[0] = 5d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 52 
RAM load 0
dut1read[0] = 4d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 4e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 4f 
RAM load 0
dut1read[0] = 4b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 49 
RAM load 0
dut1read[0] = 5c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 57 
RAM load 0
dut1read[0] = 5c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 59 
RAM load 0
dut1read[0] = 55 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 4f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 55 
RAM load 0
dut1read[0] = 5f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 60 
RAM load 0
dut1read[0] = 66 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5a 
RAM load 0
dut1read[0] = 59 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 59 
RAM load 0
dut1read[0] = 5c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 69 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5e 
RAM load 0
dut1read[0] = 54 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 54 
RAM load 0
dut1read[0] = 49 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 19 
RAM load 0
dut1read[0] = 14 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 36 
RAM load 0
dut1read[0] = 3f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 46 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 4a 
RAM load 0
dut1read[0] = 48 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 3e 
RAM load 0
dut1read[0] = 44 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 54 
RAM load 0
dut1read[0] = 5a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 4b 
RAM load 0
dut1read[0] = 4d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 69 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5b 
RAM load 0
dut1read[0] = 54 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 4c 
RAM load 0
dut1read[0] = 4c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 57 
RAM load 0
dut1read[0] = 51 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5c 
RAM load 0
dut1read[0] = 63 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 63 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5d 
RAM load 0
dut1read[0] = 56 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5b 
RAM load 0
dut1read[0] = 5a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5d 
RAM load 0
dut1read[0] = 5a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 57 
RAM load 0
dut1read[0] = 55 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 3e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 20 
RAM load 0
dut1read[0] = 20 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 41 
RAM load 0
dut1read[0] = 4f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 4d 
RAM load 0
dut1read[0] = 4d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 4e 
RAM load 0
dut1read[0] = 4a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 48 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 58 
RAM load 0
dut1read[0] = 59 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 44 
RAM load 0
dut1read[0] = 47 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 53 
RAM load 0
dut1read[0] = 4e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 44 
RAM load 0
dut1read[0] = 41 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 4a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 50 
RAM load 0
dut1read[0] = 50 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5d 
RAM load 0
dut1read[0] = 6a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5f 
RAM load 0
dut1read[0] = 62 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5c 
RAM load 0
dut1read[0] = 54 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 4f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 4f 
RAM load 0
dut1read[0] = 43 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 39 
RAM load 0
dut1read[0] = 2f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 2a 
RAM load 0
dut1read[0] = 30 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 35 
RAM load 0
dut1read[0] = 49 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 52 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 58 
RAM load 0
dut1read[0] = 54 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 54 
RAM load 0
dut1read[0] = 4d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 46 
RAM load 0
dut1read[0] = 52 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 51 
RAM load 0
dut1read[0] = 41 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 48 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 4d 
RAM load 0
dut1read[0] = 4a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 41 
RAM load 0
dut1read[0] = 3e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 3f 
RAM load 0
dut1read[0] = 38 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 3a 
RAM load 0
dut1read[0] = 44 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 45 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 36 
RAM load 0
dut1read[0] = 4a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 60 
RAM load 0
dut1read[0] = 61 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 50 
RAM load 0
dut1read[0] = 44 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 36 
RAM load 0
dut1read[0] = 27 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = xa 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = xd 
RAM load 0
dut1read[0] = 45 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 4b 
RAM load 0
dut1read[0] = 55 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 54 
RAM load 0
dut1read[0] = 58 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 53 
RAM load 0
dut1read[0] = 4a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 4a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 53 
RAM load 0
dut1read[0] = 5e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 4f 
RAM load 0
dut1read[0] = 4f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 47 
RAM load 0
dut1read[0] = 32 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 2b 
RAM load 0
dut1read[0] = 29 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 33 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 38 
RAM load 0
dut1read[0] = 25 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 24 
RAM load 0
dut1read[0] = 25 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 33 
RAM load 0
dut1read[0] = 5d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 44 
RAM load 0
dut1read[0] = 56 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 6a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 57 
RAM load 0
dut1read[0] = 44 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 3b 
RAM load 0
dut1read[0] = 3f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 3d 
RAM load 0
dut1read[0] = 2f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 52 
RAM load 0
dut1read[0] = 4c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 61 
RAM load 0
dut1read[0] = 58 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 51 
RAM load 0
dut1read[0] = 5a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 59 
RAM load 0
dut1read[0] = 56 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 59 
RAM load 0
dut1read[0] = 5b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 46 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 27 
RAM load 0
dut1read[0] = 1a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 16 
RAM load 0
dut1read[0] = 1f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 66 
RAM load 0
dut1read[0] = 7f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 4c 
RAM load 0
dut1read[0] = 28 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 26 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 35 
RAM load 0
dut1read[0] = 4d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 38 
RAM load 0
dut1read[0] = 51 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 67 
RAM load 0
dut1read[0] = 5f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 4c 
RAM load 0
dut1read[0] = 45 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 42 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5c 
RAM load 0
dut1read[0] = 4a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 64 
RAM load 0
dut1read[0] = 52 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5b 
RAM load 0
dut1read[0] = 57 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 51 
RAM load 0
dut1read[0] = 52 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 55 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 55 
RAM load 0
dut1read[0] = 50 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 61 
RAM load 0
dut1read[0] = 5e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 2a 
RAM load 0
dut1read[0] = 19 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 1d 
RAM load 0
dut1read[0] = 1d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 27 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 6a 
RAM load 0
dut1read[0] = 6d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5a 
RAM load 0
dut1read[0] = 3a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 2a 
RAM load 0
dut1read[0] = 2b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 27 
RAM load 0
dut1read[0] = 23 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 43 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 60 
RAM load 0
dut1read[0] = 61 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5b 
RAM load 0
dut1read[0] = 59 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 53 
RAM load 0
dut1read[0] = 56 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5f 
RAM load 0
dut1read[0] = 78 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 70 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 72 
RAM load 0
dut1read[0] = 64 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 59 
RAM load 0
dut1read[0] = 56 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 56 
RAM load 0
dut1read[0] = 5b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 61 
RAM load 0
dut1read[0] = 61 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 3c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 23 
RAM load 0
dut1read[0] = 21 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 27 
RAM load 0
dut1read[0] = 32 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 35 
RAM load 0
dut1read[0] = 46 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 40 
RAM load 0
dut1read[0] = 4f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 4b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 3a 
RAM load 0
dut1read[0] = 36 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 30 
RAM load 0
dut1read[0] = 26 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 3f 
RAM load 0
dut1read[0] = 5b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5c 
RAM load 0
dut1read[0] = 5d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5d 
RAM load 0
dut1read[0] = 56 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5c 
RAM load 0
dut1read[0] = 7a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 75 
RAM load 0
dut1read[0] = 75 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 6c 
RAM load 0
dut1read[0] = 64 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 64 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 66 
RAM load 0
dut1read[0] = 66 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 6f 
RAM load 0
dut1read[0] = 57 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 28 
RAM load 0
dut1read[0] = 35 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 2d 
RAM load 0
dut1read[0] = 38 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 54 
RAM load 0
dut1read[0] = 57 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 49 
RAM load 0
dut1read[0] = 52 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 55 
RAM load 0
dut1read[0] = 5c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 81 
RAM load 0
dut1read[0] = 63 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 3d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 43 
RAM load 0
dut1read[0] = 5a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 57 
RAM load 0
dut1read[0] = 5b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 61 
RAM load 0
dut1read[0] = 5f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 56 
RAM load 0
dut1read[0] = 5d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 72 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 6d 
RAM load 0
dut1read[0] = 6d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 61 
RAM load 0
dut1read[0] = 5c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5e 
RAM load 0
dut1read[0] = 54 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 4a 
RAM load 0
dut1read[0] = 67 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 53 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 3c 
RAM load 0
dut1read[0] = 56 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 4e 
RAM load 0
dut1read[0] = 74 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 73 
RAM load 0
dut1read[0] = 64 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 74 
RAM load 0
dut1read[0] = 61 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 79 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 6e 
RAM load 0
dut1read[0] = 96 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = a7 
RAM load 0
dut1read[0] = 92 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 4e 
RAM load 0
dut1read[0] = 3f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 60 
RAM load 0
dut1read[0] = 5f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5f 
RAM load 0
dut1read[0] = 5a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 57 
RAM load 0
dut1read[0] = 5c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 73 
RAM load 0
dut1read[0] = 6a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 69 
RAM load 0
dut1read[0] = 69 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 6e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 59 
RAM load 0
dut1read[0] = 38 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 3d 
RAM load 0
dut1read[0] = 50 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 39 
RAM load 0
dut1read[0] = 4f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 96 
RAM load 0
dut1read[0] = 7b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 96 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = a9 
RAM load 0
dut1read[0] = 94 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = a4 
RAM load 0
dut1read[0] = a2 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = a4 
RAM load 0
dut1read[0] = 8f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 9e 
RAM load 0
dut1read[0] = 97 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 79 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 53 
RAM load 0
dut1read[0] = 4d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 57 
RAM load 0
dut1read[0] = 5b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5d 
RAM load 0
dut1read[0] = 5d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5b 
RAM load 0
dut1read[0] = 59 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 83 
RAM load 0
dut1read[0] = 77 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 6b 
RAM load 0
dut1read[0] = 66 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5c 
RAM load 0
dut1read[0] = 3b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 2c 
RAM load 0
dut1read[0] = 34 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 2f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 37 
RAM load 0
dut1read[0] = 6a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = b0 
RAM load 0
dut1read[0] = 89 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 9e 
RAM load 0
dut1read[0] = d8 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = c0 
RAM load 0
dut1read[0] = bc 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = bc 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = b1 
RAM load 0
dut1read[0] = ae 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = ab 
RAM load 0
dut1read[0] = a9 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = a2 
RAM load 0
dut1read[0] = 89 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 76 
RAM load 0
dut1read[0] = 5f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 60 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5a 
RAM load 0
dut1read[0] = 5c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 62 
RAM load 0
dut1read[0] = 59 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 61 
RAM load 0
dut1read[0] = 73 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 6d 
RAM load 0
dut1read[0] = 6c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 69 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5f 
RAM load 0
dut1read[0] = 2f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 39 
RAM load 0
dut1read[0] = 44 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 33 
RAM load 0
dut1read[0] = 51 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 98 
RAM load 0
dut1read[0] = 94 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 65 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = a2 
RAM load 0
dut1read[0] = c8 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = e3 
RAM load 0
dut1read[0] = e3 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = dc 
RAM load 0
dut1read[0] = db 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = c5 
RAM load 0
dut1read[0] = bf 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = d1 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = ce 
RAM load 0
dut1read[0] = d0 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = c0 
RAM load 0
dut1read[0] = 76 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 59 
RAM load 0
dut1read[0] = 5f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5f 
RAM load 0
dut1read[0] = 61 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 59 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5c 
RAM load 0
dut1read[0] = 74 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 64 
RAM load 0
dut1read[0] = 64 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 64 
RAM load 0
dut1read[0] = 60 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 2a 
RAM load 0
dut1read[0] = 2b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 32 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 41 
RAM load 0
dut1read[0] = 92 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = bf 
RAM load 0
dut1read[0] = 5e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 69 
RAM load 0
dut1read[0] = 9c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = a6 
RAM load 0
dut1read[0] = ea 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = fd 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = fc 
RAM load 0
dut1read[0] = ea 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = d9 
RAM load 0
dut1read[0] = d0 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = c4 
RAM load 0
dut1read[0] = d9 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = f1 
RAM load 0
dut1read[0] = e5 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 84 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5f 
RAM load 0
dut1read[0] = 61 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5c 
RAM load 0
dut1read[0] = 5b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 58 
RAM load 0
dut1read[0] = 58 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 73 
RAM load 0
dut1read[0] = 5f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 61 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 63 
RAM load 0
dut1read[0] = 57 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 28 
RAM load 0
dut1read[0] = 3b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 45 
RAM load 0
dut1read[0] = 79 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = cc 
RAM load 0
dut1read[0] = b6 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 85 
RAM load 0
dut1read[0] = 9d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = bc 
RAM load 0
dut1read[0] = e2 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = ed 
RAM load 0
dut1read[0] = e9 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = e0 
RAM load 0
dut1read[0] = d9 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = b5 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 89 
RAM load 0
dut1read[0] = c1 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = f1 
RAM load 0
dut1read[0] = d8 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8e 
RAM load 0
dut1read[0] = 7f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 81 
RAM load 0
dut1read[0] = 7b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 74 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5f 
RAM load 0
dut1read[0] = 52 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 6f 
RAM load 0
dut1read[0] = 58 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 63 
RAM load 0
dut1read[0] = 67 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 59 
RAM load 0
dut1read[0] = 40 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 49 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 68 
RAM load 0
dut1read[0] = b5 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = f3 
RAM load 0
dut1read[0] = 93 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 77 
RAM load 0
dut1read[0] = b0 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = c5 
RAM load 0
dut1read[0] = cf 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = da 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = d4 
RAM load 0
dut1read[0] = ba 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = a3 
RAM load 0
dut1read[0] = 9e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = ab 
RAM load 0
dut1read[0] = 9d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = a7 
RAM load 0
dut1read[0] = da 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = ce 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 85 
RAM load 0
dut1read[0] = 74 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 73 
RAM load 0
dut1read[0] = 74 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7b 
RAM load 0
dut1read[0] = 77 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 66 
RAM load 0
dut1read[0] = 72 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 4b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 50 
RAM load 0
dut1read[0] = 5a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5b 
RAM load 0
dut1read[0] = 53 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 3a 
RAM load 0
dut1read[0] = 9a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = e2 
RAM load 0
dut1read[0] = f3 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 86 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 84 
RAM load 0
dut1read[0] = d6 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = da 
RAM load 0
dut1read[0] = a9 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = a0 
RAM load 0
dut1read[0] = 92 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 77 
RAM load 0
dut1read[0] = 74 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 9d 
RAM load 0
dut1read[0] = c3 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = c6 
RAM load 0
dut1read[0] = dd 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = d4 
RAM load 0
dut1read[0] = 7d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 55 
RAM load 0
dut1read[0] = 51 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 53 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 56 
RAM load 0
dut1read[0] = 69 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 80 
RAM load 0
dut1read[0] = 69 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 52 
RAM load 0
dut1read[0] = 5a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5c 
RAM load 0
dut1read[0] = 59 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 91 
RAM load 0
dut1read[0] = e3 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = f7 
RAM load 0
dut1read[0] = d5 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 88 
RAM load 0
dut1read[0] = 79 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = b6 
RAM load 0
dut1read[0] = a9 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 59 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 62 
RAM load 0
dut1read[0] = 5b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 72 
RAM load 0
dut1read[0] = 7f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 63 
RAM load 0
dut1read[0] = 7e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = b7 
RAM load 0
dut1read[0] = e4 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = e1 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = c4 
RAM load 0
dut1read[0] = 75 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 4c 
RAM load 0
dut1read[0] = 4b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 42 
RAM load 0
dut1read[0] = 41 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 4a 
RAM load 0
dut1read[0] = 79 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 68 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 50 
RAM load 0
dut1read[0] = 56 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 55 
RAM load 0
dut1read[0] = 56 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 66 
RAM load 0
dut1read[0] = c4 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = e8 
RAM load 0
dut1read[0] = c7 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = ad 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 81 
RAM load 0
dut1read[0] = 68 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 92 
RAM load 0
dut1read[0] = 91 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 56 
RAM load 0
dut1read[0] = 66 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 6a 
RAM load 0
dut1read[0] = 83 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 6c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5e 
RAM load 0
dut1read[0] = 71 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 96 
RAM load 0
dut1read[0] = b7 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = ab 
RAM load 0
dut1read[0] = af 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7c 
RAM load 0
dut1read[0] = 48 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 51 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 58 
RAM load 0
dut1read[0] = 5c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 52 
RAM load 0
dut1read[0] = 77 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 68 
RAM load 0
dut1read[0] = 4c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 55 
RAM load 0
dut1read[0] = 51 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 51 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 75 
RAM load 0
dut1read[0] = 76 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8d 
RAM load 0
dut1read[0] = a6 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 9c 
RAM load 0
dut1read[0] = 86 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 73 
RAM load 0
dut1read[0] = 94 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 99 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 6c 
RAM load 0
dut1read[0] = 5f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 69 
RAM load 0
dut1read[0] = 6e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 66 
RAM load 0
dut1read[0] = 66 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 65 
RAM load 0
dut1read[0] = 65 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 6e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 6a 
RAM load 0
dut1read[0] = 6f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 71 
RAM load 0
dut1read[0] = 64 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 6f 
RAM load 0
dut1read[0] = 76 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 74 
RAM load 0
dut1read[0] = 74 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = a2 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 66 
RAM load 0
dut1read[0] = 50 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 59 
RAM load 0
dut1read[0] = 57 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5a 
RAM load 0
dut1read[0] = 6f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5b 
RAM load 0
dut1read[0] = 61 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 88 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 88 
RAM load 0
dut1read[0] = 97 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = a0 
RAM load 0
dut1read[0] = 9d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 83 
RAM load 0
dut1read[0] = 6c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 61 
RAM load 0
dut1read[0] = 65 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 6a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 6e 
RAM load 0
dut1read[0] = 6c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 68 
RAM load 0
dut1read[0] = 69 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 68 
RAM load 0
dut1read[0] = 66 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 60 
RAM load 0
dut1read[0] = 67 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 87 
RAM load 0
dut1read[0] = 85 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7a 
RAM load 0
dut1read[0] = 88 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = b8 
RAM load 0
dut1read[0] = 67 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 57 
RAM load 0
dut1read[0] = 59 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 60 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 6d 
RAM load 0
dut1read[0] = 6a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 68 
RAM load 0
dut1read[0] = 68 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 79 
RAM load 0
dut1read[0] = 7b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8d 
RAM load 0
dut1read[0] = ae 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = a8 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = b1 
RAM load 0
dut1read[0] = 70 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 60 
RAM load 0
dut1read[0] = 66 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5e 
RAM load 0
dut1read[0] = 6b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 6f 
RAM load 0
dut1read[0] = 6d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 65 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 4c 
RAM load 0
dut1read[0] = 3c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 3d 
RAM load 0
dut1read[0] = 63 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8e 
RAM load 0
dut1read[0] = 8d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 79 
RAM load 0
dut1read[0] = 71 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 95 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = ae 
RAM load 0
dut1read[0] = 6b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 50 
RAM load 0
dut1read[0] = 58 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 63 
RAM load 0
dut1read[0] = 68 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 6d 
RAM load 0
dut1read[0] = 70 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 75 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 83 
RAM load 0
dut1read[0] = 91 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7c 
RAM load 0
dut1read[0] = a8 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = c5 
RAM load 0
dut1read[0] = af 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = a5 
RAM load 0
dut1read[0] = 90 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 6a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 52 
RAM load 0
dut1read[0] = 61 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 70 
RAM load 0
dut1read[0] = 6d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 4a 
RAM load 0
dut1read[0] = 2b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 32 
RAM load 0
dut1read[0] = 49 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 75 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 86 
RAM load 0
dut1read[0] = 74 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 63 
RAM load 0
dut1read[0] = 79 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = a5 
RAM load 0
dut1read[0] = 84 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 80 
RAM load 0
dut1read[0] = 58 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 55 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 58 
RAM load 0
dut1read[0] = 5a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5e 
RAM load 0
dut1read[0] = 6c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 75 
RAM load 0
dut1read[0] = 78 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 88 
RAM load 0
dut1read[0] = 76 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 6e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 95 
RAM load 0
dut1read[0] = 79 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7b 
RAM load 0
dut1read[0] = 82 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 6d 
RAM load 0
dut1read[0] = 5b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 55 
RAM load 0
dut1read[0] = 58 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 54 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 53 
RAM load 0
dut1read[0] = 5c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 69 
RAM load 0
dut1read[0] = 6c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 70 
RAM load 0
dut1read[0] = 69 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5c 
RAM load 0
dut1read[0] = 66 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 9f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = b5 
RAM load 0
dut1read[0] = 6b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 9d 
RAM load 0
dut1read[0] = 81 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 64 
RAM load 0
dut1read[0] = 4f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 4c 
RAM load 0
dut1read[0] = 58 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 62 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 6a 
RAM load 0
dut1read[0] = 6a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 63 
RAM load 0
dut1read[0] = 57 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 52 
RAM load 0
dut1read[0] = 6d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 79 
RAM load 0
dut1read[0] = 63 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 58 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 57 
RAM load 0
dut1read[0] = 6c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 6a 
RAM load 0
dut1read[0] = 5a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5f 
RAM load 0
dut1read[0] = 6e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 71 
RAM load 0
dut1read[0] = 6b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 70 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 69 
RAM load 0
dut1read[0] = 5d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5a 
RAM load 0
dut1read[0] = 83 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = b7 
RAM load 0
dut1read[0] = 9b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 56 
RAM load 0
dut1read[0] = ae 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 88 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7a 
RAM load 0
dut1read[0] = 6f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 58 
RAM load 0
dut1read[0] = 52 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5e 
RAM load 0
dut1read[0] = 64 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5f 
RAM load 0
dut1read[0] = 5c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 4e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 57 
RAM load 0
dut1read[0] = 63 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 65 
RAM load 0
dut1read[0] = 5e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 53 
RAM load 0
dut1read[0] = 52 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5e 
RAM load 0
dut1read[0] = 6c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 68 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5f 
RAM load 0
dut1read[0] = 5b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 67 
RAM load 0
dut1read[0] = 69 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 6c 
RAM load 0
dut1read[0] = 6d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 65 
RAM load 0
dut1read[0] = 6b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = a7 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = ad 
RAM load 0
dut1read[0] = 5d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 30 
RAM load 0
dut1read[0] = b6 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 96 
RAM load 0
dut1read[0] = 94 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8b 
RAM load 0
dut1read[0] = 78 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 67 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 64 
RAM load 0
dut1read[0] = 6c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 69 
RAM load 0
dut1read[0] = 62 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 58 
RAM load 0
dut1read[0] = 5c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 66 
RAM load 0
dut1read[0] = 65 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 59 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 52 
RAM load 0
dut1read[0] = 51 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 58 
RAM load 0
dut1read[0] = 64 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 68 
RAM load 0
dut1read[0] = 65 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 4e 
RAM load 0
dut1read[0] = 55 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 65 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 6b 
RAM load 0
dut1read[0] = 70 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 65 
RAM load 0
dut1read[0] = 57 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 9b 
RAM load 0
dut1read[0] = 90 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 1d 
RAM load 0
dut1read[0] = 13 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = aa 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 99 
RAM load 0
dut1read[0] = a1 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 9d 
RAM load 0
dut1read[0] = 92 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 87 
RAM load 0
dut1read[0] = 79 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 6b 
RAM load 0
dut1read[0] = 5f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 57 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5d 
RAM load 0
dut1read[0] = 62 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5f 
RAM load 0
dut1read[0] = 63 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5b 
RAM load 0
dut1read[0] = 59 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5a 
RAM load 0
dut1read[0] = 66 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 6a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 67 
RAM load 0
dut1read[0] = 6e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5e 
RAM load 0
dut1read[0] = 4c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 54 
RAM load 0
dut1read[0] = 66 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 67 
RAM load 0
dut1read[0] = 45 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 18 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 69 
RAM load 0
dut1read[0] = 85 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 1f 
RAM load 0
dut1read[0] = 22 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8b 
RAM load 0
dut1read[0] = 7b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 90 
RAM load 0
dut1read[0] = 99 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 9e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = a4 
RAM load 0
dut1read[0] = 99 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 89 
RAM load 0
dut1read[0] = 76 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 63 
RAM load 0
dut1read[0] = 61 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 61 
RAM load 0
dut1read[0] = 5c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5b 
RAM load 0
dut1read[0] = 5b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5f 
RAM load 0
dut1read[0] = 63 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 62 
RAM load 0
dut1read[0] = 60 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5d 
RAM load 0
dut1read[0] = 54 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 50 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 48 
RAM load 0
dut1read[0] = 51 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 43 
RAM load 0
dut1read[0] = 1f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = x5 
RAM load 0
dut1read[0] = 5e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 94 
RAM load 0
dut1read[0] = 3e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 35 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 90 
RAM load 0
dut1read[0] = 81 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8e 
RAM load 0
dut1read[0] = 95 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = a8 
RAM load 0
dut1read[0] = bd 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = bf 
RAM load 0
dut1read[0] = b5 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = a3 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8f 
RAM load 0
dut1read[0] = 84 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 80 
RAM load 0
dut1read[0] = 7f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7b 
RAM load 0
dut1read[0] = 72 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 78 
RAM load 0
dut1read[0] = 7c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 74 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 68 
RAM load 0
dut1read[0] = 67 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 69 
RAM load 0
dut1read[0] = 5f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5a 
RAM load 0
dut1read[0] = 5b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 60 
RAM load 0
dut1read[0] = 57 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 43 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 4e 
RAM load 0
dut1read[0] = 8c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = b8 
RAM load 0
dut1read[0] = 76 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5c 
RAM load 0
dut1read[0] = 3f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 2d 
RAM load 0
dut1read[0] = 2b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 2a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 34 
RAM load 0
dut1read[0] = 3f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 4b 
RAM load 0
dut1read[0] = 50 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 59 
RAM load 0
dut1read[0] = 5d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 4d 
RAM load 0
dut1read[0] = 4c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 56 
RAM load 0
dut1read[0] = 4f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 47 
RAM load 0
dut1read[0] = 4f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 4c 
RAM load 0
dut1read[0] = 40 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 4e 
RAM load 0
dut1read[0] = 4b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 45 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 4a 
RAM load 0
dut1read[0] = 4d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 59 
RAM load 0
dut1read[0] = 64 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 6c 
RAM load 0
dut1read[0] = 66 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 68 
RAM load 0
dut1read[0] = 6c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 66 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 67 
RAM load 0
dut1read[0] = 14 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = x0 
RAM load 0
dut1read[0] = x0 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = x8 
RAM load 0
dut1read[0] = 15 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 2b 
RAM load 0
dut1read[0] = 2d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 2c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 32 
RAM load 0
dut1read[0] = 2c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 25 
RAM load 0
dut1read[0] = 23 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 24 
RAM load 0
dut1read[0] = 23 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 21 
RAM load 0
dut1read[0] = 25 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 2c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 21 
RAM load 0
dut1read[0] = 1b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 2e 
RAM load 0
dut1read[0] = 2e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 27 
RAM load 0
dut1read[0] = 2f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 29 
RAM load 0
dut1read[0] = 25 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 30 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 35 
RAM load 0
dut1read[0] = 3a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 3c 
RAM load 0
dut1read[0] = 37 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 32 
RAM load 0
dut1read[0] = 39 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 15 
RAM load 0
dut1read[0] = x0 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = x8 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 17 
RAM load 0
dut1read[0] = 29 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 36 
RAM load 0
dut1read[0] = 37 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 2f 
RAM load 0
dut1read[0] = 2b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 2c 
RAM load 0
dut1read[0] = 2e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 2d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 26 
RAM load 0
dut1read[0] = 30 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 2f 
RAM load 0
dut1read[0] = 38 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 38 
RAM load 0
dut1read[0] = 33 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 2b 
RAM load 0
dut1read[0] = 2f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 36 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 37 
RAM load 0
dut1read[0] = 3e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 33 
RAM load 0
dut1read[0] = 31 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 32 
RAM load 0
dut1read[0] = 35 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 44 
RAM load 0
dut1read[0] = 3a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 32 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 32 
RAM load 0
dut1read[0] = 2a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 11 
RAM load 0
dut1read[0] = x4 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 19 
RAM load 0
dut1read[0] = 1c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 21 
RAM load 0
dut1read[0] = 23 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 25 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 21 
RAM load 0
dut1read[0] = 21 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 2d 
RAM load 0
dut1read[0] = 35 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 28 
RAM load 0
dut1read[0] = 26 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 3a 
RAM load 0
dut1read[0] = 2f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 2d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 28 
RAM load 0
dut1read[0] = 29 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 34 
RAM load 0
dut1read[0] = 2b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 33 
RAM load 0
dut1read[0] = 3a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 39 
RAM load 0
dut1read[0] = 34 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 2c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 32 
RAM load 0
dut1read[0] = 31 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 33 
RAM load 0
dut1read[0] = 32 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 32 
RAM load 0
dut1read[0] = 30 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 23 
RAM load 0
dut1read[0] = 15 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = xb 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 22 
RAM load 0
dut1read[0] = 27 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 24 
RAM load 0
dut1read[0] = 24 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 28 
RAM load 0
dut1read[0] = 27 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 22 
RAM load 0
dut1read[0] = 31 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 33 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 1f 
RAM load 0
dut1read[0] = 21 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 2a 
RAM load 0
dut1read[0] = 27 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 1d 
RAM load 0
dut1read[0] = 17 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 25 
RAM load 0
dut1read[0] = 31 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 29 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 32 
RAM load 0
dut1read[0] = 42 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 3a 
RAM load 0
dut1read[0] = 42 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 33 
RAM load 0
dut1read[0] = 2d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 29 
RAM load 0
dut1read[0] = 28 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 20 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 1b 
RAM load 0
dut1read[0] = 17 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 19 
RAM load 0
dut1read[0] = 1d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 18 
RAM load 0
dut1read[0] = 25 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 26 
RAM load 0
dut1read[0] = 2d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 2a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 2b 
RAM load 0
dut1read[0] = 25 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 21 
RAM load 0
dut1read[0] = 2c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 27 
RAM load 0
dut1read[0] = 19 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 1f 
RAM load 0
dut1read[0] = 1f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 22 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 1b 
RAM load 0
dut1read[0] = 15 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 20 
RAM load 0
dut1read[0] = 26 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 24 
RAM load 0
dut1read[0] = 2a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 2e 
RAM load 0
dut1read[0] = 24 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 48 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 4f 
RAM load 0
dut1read[0] = 40 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 2d 
RAM load 0
dut1read[0] = 22 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 18 
RAM load 0
dut1read[0] = xf 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = x0 
RAM load 0
dut1read[0] = x4 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 28 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 24 
RAM load 0
dut1read[0] = 2b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 26 
RAM load 0
dut1read[0] = 2c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 28 
RAM load 0
dut1read[0] = 1e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 1f 
RAM load 0
dut1read[0] = 2e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 36 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 22 
RAM load 0
dut1read[0] = 27 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 22 
RAM load 0
dut1read[0] = xe 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 11 
RAM load 0
dut1read[0] = 11 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 15 
RAM load 0
dut1read[0] = 17 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 10 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 13 
RAM load 0
dut1read[0] = 12 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 1f 
RAM load 0
dut1read[0] = 53 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 50 
RAM load 0
dut1read[0] = 4f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 45 
RAM load 0
dut1read[0] = 31 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 24 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 1d 
RAM load 0
dut1read[0] = 25 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 26 
RAM load 0
dut1read[0] = 1e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 31 
RAM load 0
dut1read[0] = 21 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 2f 
RAM load 0
dut1read[0] = 35 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 30 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 28 
RAM load 0
dut1read[0] = 2f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 2e 
RAM load 0
dut1read[0] = 30 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 2e 
RAM load 0
dut1read[0] = 2e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 27 
RAM load 0
dut1read[0] = 13 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = xa 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = xe 
RAM load 0
dut1read[0] = 11 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 45 
RAM load 0
dut1read[0] = 51 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 2f 
RAM load 0
dut1read[0] = 17 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 11 
RAM load 0
dut1read[0] = 1e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 3e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 37 
RAM load 0
dut1read[0] = 3c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 3d 
RAM load 0
dut1read[0] = 36 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 27 
RAM load 0
dut1read[0] = 22 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 21 
RAM load 0
dut1read[0] = 3b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 2e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 44 
RAM load 0
dut1read[0] = 29 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 33 
RAM load 0
dut1read[0] = 30 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 2c 
RAM load 0
dut1read[0] = 2b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 2c 
RAM load 0
dut1read[0] = 2c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 28 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 36 
RAM load 0
dut1read[0] = 35 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 14 
RAM load 0
dut1read[0] = 10 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 10 
RAM load 0
dut1read[0] = 12 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = xf 
RAM load 0
dut1read[0] = 38 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 3e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 47 
RAM load 0
dut1read[0] = 31 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 1b 
RAM load 0
dut1read[0] = 18 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 18 
RAM load 0
dut1read[0] = 16 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 24 
RAM load 0
dut1read[0] = 3b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 3a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 31 
RAM load 0
dut1read[0] = 30 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 2b 
RAM load 0
dut1read[0] = 2d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 38 
RAM load 0
dut1read[0] = 59 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 4d 
RAM load 0
dut1read[0] = 52 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 41 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 35 
RAM load 0
dut1read[0] = 32 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 30 
RAM load 0
dut1read[0] = 34 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 3c 
RAM load 0
dut1read[0] = 44 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 1e 
RAM load 0
dut1read[0] = x9 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 10 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 14 
RAM load 0
dut1read[0] = 1e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 1a 
RAM load 0
dut1read[0] = 21 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 25 
RAM load 0
dut1read[0] = 3d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 39 
RAM load 0
dut1read[0] = 29 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 21 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 18 
RAM load 0
dut1read[0] = 15 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 20 
RAM load 0
dut1read[0] = 35 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 35 
RAM load 0
dut1read[0] = 32 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 34 
RAM load 0
dut1read[0] = 34 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 2d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 37 
RAM load 0
dut1read[0] = 5e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 52 
RAM load 0
dut1read[0] = 52 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 46 
RAM load 0
dut1read[0] = 40 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 42 
RAM load 0
dut1read[0] = 44 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 42 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 51 
RAM load 0
dut1read[0] = 44 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = xd 
RAM load 0
dut1read[0] = 11 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 11 
RAM load 0
dut1read[0] = 1e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 39 
RAM load 0
dut1read[0] = 31 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 36 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 25 
RAM load 0
dut1read[0] = 2e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 39 
RAM load 0
dut1read[0] = 4c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 6a 
RAM load 0
dut1read[0] = 35 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 1a 
RAM load 0
dut1read[0] = 19 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 29 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 2d 
RAM load 0
dut1read[0] = 33 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 39 
RAM load 0
dut1read[0] = 37 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 2e 
RAM load 0
dut1read[0] = 39 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 59 
RAM load 0
dut1read[0] = 49 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 45 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 37 
RAM load 0
dut1read[0] = 39 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 41 
RAM load 0
dut1read[0] = 37 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 2a 
RAM load 0
dut1read[0] = 46 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 37 
RAM load 0
dut1read[0] = xe 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 16 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 17 
RAM load 0
dut1read[0] = 4d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 45 
RAM load 0
dut1read[0] = 34 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 49 
RAM load 0
dut1read[0] = 39 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 52 
RAM load 0
dut1read[0] = 47 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 71 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 7b 
RAM load 0
dut1read[0] = 5e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 28 
RAM load 0
dut1read[0] = 19 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 34 
RAM load 0
dut1read[0] = 3b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 38 
RAM load 0
dut1read[0] = 39 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 33 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 2e 
RAM load 0
dut1read[0] = 38 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 56 
RAM load 0
dut1read[0] = 45 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 44 
RAM load 0
dut1read[0] = 40 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 4a 
RAM load 0
dut1read[0] = 41 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 22 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 21 
RAM load 0
dut1read[0] = 2c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 17 
RAM load 0
dut1read[0] = 13 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 3b 
RAM load 0
dut1read[0] = 29 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 62 
RAM load 0
dut1read[0] = 7a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 63 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 6e 
RAM load 0
dut1read[0] = 73 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 76 
RAM load 0
dut1read[0] = 5b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 61 
RAM load 0
dut1read[0] = 58 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 4c 
RAM load 0
dut1read[0] = 32 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 26 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 33 
RAM load 0
dut1read[0] = 3d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 3c 
RAM load 0
dut1read[0] = 39 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 34 
RAM load 0
dut1read[0] = 30 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 38 
RAM load 0
dut1read[0] = 62 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 52 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 4a 
RAM load 0
dut1read[0] = 41 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 3b 
RAM load 0
dut1read[0] = 24 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 16 
RAM load 0
dut1read[0] = 18 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 13 
RAM load 0
dut1read[0] = 19 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 32 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 5c 
RAM load 0
dut1read[0] = 39 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 67 
RAM load 0
dut1read[0] = b0 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 95 
RAM load 0
dut1read[0] = 80 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 78 
RAM load 0
dut1read[0] = 70 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 70 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 6e 
RAM load 0
dut1read[0] = 6d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 72 
RAM load 0
dut1read[0] = 64 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 4c 
RAM load 0
dut1read[0] = 39 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 42 
RAM load 0
dut1read[0] = 3b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 38 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 3c 
RAM load 0
dut1read[0] = 30 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 3d 
RAM load 0
dut1read[0] = 4f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 42 
RAM load 0
dut1read[0] = 44 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 41 
RAM load 0
dut1read[0] = 3e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 15 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 20 
RAM load 0
dut1read[0] = 28 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 1a 
RAM load 0
dut1read[0] = 2d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 71 
RAM load 0
dut1read[0] = 6b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 33 
RAM load 0
dut1read[0] = 79 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = aa 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = c4 
RAM load 0
dut1read[0] = ba 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = a5 
RAM load 0
dut1read[0] = a3 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 90 
RAM load 0
dut1read[0] = 8b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 9d 
RAM load 0
dut1read[0] = a4 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = b5 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 9c 
RAM load 0
dut1read[0] = 4e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 39 
RAM load 0
dut1read[0] = 3e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 3c 
RAM load 0
dut1read[0] = 3c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 32 
RAM load 0
dut1read[0] = 38 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 4f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 36 
RAM load 0
dut1read[0] = 37 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 33 
RAM load 0
dut1read[0] = 36 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 15 
RAM load 0
dut1read[0] = 1f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 22 
RAM load 0
dut1read[0] = 25 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 6e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = a9 
RAM load 0
dut1read[0] = 47 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 3f 
RAM load 0
dut1read[0] = 70 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 87 
RAM load 0
dut1read[0] = d4 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = e8 
RAM load 0
dut1read[0] = db 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = c5 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = b4 
RAM load 0
dut1read[0] = aa 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = a0 
RAM load 0
dut1read[0] = c5 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = e5 
RAM load 0
dut1read[0] = c3 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 4e 
RAM load 0
dut1read[0] = 31 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 3a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 34 
RAM load 0
dut1read[0] = 31 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 2e 
RAM load 0
dut1read[0] = 36 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 4f 
RAM load 0
dut1read[0] = 31 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 33 
RAM load 0
dut1read[0] = 33 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 31 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 15 
RAM load 0
dut1read[0] = 29 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 25 
RAM load 0
dut1read[0] = 4b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = a6 
RAM load 0
dut1read[0] = 9d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 38 
RAM load 0
dut1read[0] = 54 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 6e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 9c 
RAM load 0
dut1read[0] = d0 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = e2 
RAM load 0
dut1read[0] = d7 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = c9 
RAM load 0
dut1read[0] = c0 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 98 
RAM load 0
dut1read[0] = 64 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 9a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = d8 
RAM load 0
dut1read[0] = ad 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 4e 
RAM load 0
dut1read[0] = 3c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 3e 
RAM load 0
dut1read[0] = 37 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 2e 
RAM load 0
dut1read[0] = 1e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 28 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 4c 
RAM load 0
dut1read[0] = 2f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 3d 
RAM load 0
dut1read[0] = 42 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 3c 
RAM load 0
dut1read[0] = 26 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 2b 
RAM load 0
dut1read[0] = 42 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = d4 
RAM load 0
dut1read[0] = 73 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 49 
RAM load 0
dut1read[0] = 81 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = a4 
RAM load 0
dut1read[0] = b3 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = c4 
RAM load 0
dut1read[0] = c3 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = a6 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8a 
RAM load 0
dut1read[0] = 80 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 88 
RAM load 0
dut1read[0] = 69 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 69 
RAM load 0
dut1read[0] = b5 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = a1 
RAM load 0
dut1read[0] = 47 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 2b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 22 
RAM load 0
dut1read[0] = 21 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 26 
RAM load 0
dut1read[0] = 23 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 29 
RAM load 0
dut1read[0] = 50 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 25 
RAM load 0
dut1read[0] = 30 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 39 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 38 
RAM load 0
dut1read[0] = 30 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 20 
RAM load 0
dut1read[0] = 8a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = d4 
RAM load 0
dut1read[0] = e5 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 68 
RAM load 0
dut1read[0] = 58 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = b1 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = c3 
RAM load 0
dut1read[0] = 8e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 83 
RAM load 0
dut1read[0] = 73 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 55 
RAM load 0
dut1read[0] = 4f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 53 
RAM load 0
dut1read[0] = 6e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 98 
RAM load 0
dut1read[0] = c5 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = b0 
RAM load 0
dut1read[0] = 3f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 10 
RAM load 0
dut1read[0] = xd 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = xd 
RAM load 0
dut1read[0] = 10 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 1b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 36 
RAM load 0
dut1read[0] = 48 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 29 
RAM load 0
dut1read[0] = 33 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 35 
RAM load 0
dut1read[0] = 31 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 33 
RAM load 0
dut1read[0] = 6e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = cd 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = eb 
RAM load 0
dut1read[0] = c2 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 64 
RAM load 0
dut1read[0] = 49 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8a 
RAM load 0
dut1read[0] = 87 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 37 
RAM load 0
dut1read[0] = 3c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 30 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 3f 
RAM load 0
dut1read[0] = 4a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 32 
RAM load 0
dut1read[0] = 4f 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 8e 
RAM load 0
dut1read[0] = cb 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = d2 
RAM load 0
dut1read[0] = a9 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 40 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = xc 
RAM load 0
dut1read[0] = 10 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = xe 
RAM load 0
dut1read[0] = xf 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 13 
RAM load 0
dut1read[0] = 36 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 42 
RAM load 0
dut1read[0] = 26 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 31 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 2e 
RAM load 0
dut1read[0] = 2d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 3b 
RAM load 0
dut1read[0] = a1 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = d2 
RAM load 0
dut1read[0] = ba 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 97 
RAM load 0
dut1read[0] = 5c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 37 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 60 
RAM load 0
dut1read[0] = 69 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 2f 
RAM load 0
dut1read[0] = 3a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 3b 
RAM load 0
dut1read[0] = 4e 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 36 
RAM load 0
dut1read[0] = 2d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 43 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 70 
RAM load 0
dut1read[0] = a0 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 93 
RAM load 0
dut1read[0] = 92 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 56 
RAM load 0
dut1read[0] = 1a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 22 
RAM load 0
dut1read[0] = 2b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 32 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 24 
RAM load 0
dut1read[0] = 32 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 40 
RAM load 0
dut1read[0] = 20 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 30 
RAM load 0
dut1read[0] = 2b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 27 
RAM load 0
dut1read[0] = 4c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 55 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 76 
RAM load 0
dut1read[0] = 93 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 84 
RAM load 0
dut1read[0] = 63 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 45 
RAM load 0
dut1read[0] = 63 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 6e 
RAM load 0
dut1read[0] = 42 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 31 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 38 
RAM load 0
dut1read[0] = 3a 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 33 
RAM load 0
dut1read[0] = 36 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 37 
RAM load 0
dut1read[0] = 3c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 4a 
RAM load 0
dut1read[0] = 41 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 44 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 47 
RAM load 0
dut1read[0] = 25 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 1f 
RAM load 0
dut1read[0] = 23 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 27 
RAM load 0
dut1read[0] = 2d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 53 
RAM load 0
dut1read[0] = 41 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 23 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 2e 
RAM load 0
dut1read[0] = 2c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 32 
RAM load 0
dut1read[0] = 47 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 34 
RAM load 0
dut1read[0] = 3d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 68 
RAM load 0
dut1read[0] = 6b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 76 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 78 
RAM load 0
dut1read[0] = 71 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 59 
RAM load 0
dut1read[0] = 41 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 35 
RAM load 0
dut1read[0] = 34 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 39 
RAM load 0
dut1read[0] = 3d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 3d 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 3b 
RAM load 0
dut1read[0] = 3b 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 3b 
RAM load 0
dut1read[0] = 3c 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 30 
RAM load 0
dut1read[0] = 27 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = 1e 
RAM load 0
dut1read[0] = xe 
TB4 output 0   0    0         0
TB4 output 0   0    0         0
RAM load 0
dut1read[0] = x8 
TB4 output 0   0    0         0
