/********************************************************************
 *
 * CAUTION: This file is automatically generated by libgen.
 * Version: Xilinx EDK 8.2.02 EDK_Im_Sp2.4
 *
 * Copyright (c) 2007 Xilinx, Inc.  All rights reserved.
 *
 * Description: sp3e Driver Parameters
 *
 * NOTE:
 *   Mappings at the end of the file have been added manually.
 *
 ********************************************************************/

/* System Clock Frequency */
#define XPAR_CPU_CLOCK_FREQ 66666667

/* Processor ability to generate exceptions when in delay slot */
#define XPAR_MICROBLAZE_0_EX_HANDLE_DELAY_SLOT 0

/* Definitions for MICROBLAZE_0 */
#define XPAR_MICROBLAZE_0_INSTANCE "microblaze_0"
#define XPAR_MICROBLAZE_0_FAMILY "spartan3e"
#define XPAR_MICROBLAZE_0_D_OPB 1
#define XPAR_MICROBLAZE_0_D_LMB 1
#define XPAR_MICROBLAZE_0_I_OPB 1
#define XPAR_MICROBLAZE_0_I_LMB 1
#define XPAR_MICROBLAZE_0_USE_BARREL 1
#define XPAR_MICROBLAZE_0_USE_DIV 1
#define XPAR_MICROBLAZE_0_USE_HW_MUL 1
#define XPAR_MICROBLAZE_0_USE_FPU 0
#define XPAR_MICROBLAZE_0_USE_MSR_INSTR 1
#define XPAR_MICROBLAZE_0_USE_PCMP_INSTR 1
#define XPAR_MICROBLAZE_0_UNALIGNED_EXCEPTIONS 1
#define XPAR_MICROBLAZE_0_ILL_OPCODE_EXCEPTION 1
#define XPAR_MICROBLAZE_0_IOPB_BUS_EXCEPTION 1
#define XPAR_MICROBLAZE_0_DOPB_BUS_EXCEPTION 1
#define XPAR_MICROBLAZE_0_DIV_ZERO_EXCEPTION 1
#define XPAR_MICROBLAZE_0_FPU_EXCEPTION 1
#define XPAR_MICROBLAZE_0_DEBUG_ENABLED 1
#define XPAR_MICROBLAZE_0_NUMBER_OF_PBRK 2
#define XPAR_MICROBLAZE_0_NUMBER_OF_RD_ADDR_BRK 0
#define XPAR_MICROBLAZE_0_NUMBER_OF_WR_ADDR_BRK 0
#define XPAR_MICROBLAZE_0_INTERRUPT_IS_EDGE 0
#define XPAR_MICROBLAZE_0_EDGE_IS_POSITIVE 1
#define XPAR_MICROBLAZE_0_FSL_LINKS 1
#define XPAR_MICROBLAZE_0_FSL_DATA_SIZE 32
#define XPAR_MICROBLAZE_0_ICACHE_BASEADDR 0x24000000
#define XPAR_MICROBLAZE_0_ICACHE_HIGHADDR 0x25FFFFFF
#define XPAR_MICROBLAZE_0_USE_ICACHE 1
#define XPAR_MICROBLAZE_0_ALLOW_ICACHE_WR 1
#define XPAR_MICROBLAZE_0_ADDR_TAG_BITS 14
#define XPAR_MICROBLAZE_0_CACHE_BYTE_SIZE 2048
#define XPAR_MICROBLAZE_0_ICACHE_USE_FSL 1
#define XPAR_MICROBLAZE_0_DCACHE_BASEADDR 0x24000000
#define XPAR_MICROBLAZE_0_DCACHE_HIGHADDR 0x25FFFFFF
#define XPAR_MICROBLAZE_0_USE_DCACHE 1
#define XPAR_MICROBLAZE_0_ALLOW_DCACHE_WR 1
#define XPAR_MICROBLAZE_0_DCACHE_ADDR_TAG 12
#define XPAR_MICROBLAZE_0_DCACHE_BYTE_SIZE 8192
#define XPAR_MICROBLAZE_0_DCACHE_USE_FSL 1
#define XPAR_MICROBLAZE_0_HW_VER "4.00.b"

/* Definitions for LMB_BRAM_IF_CNTLR_0 */
#define XPAR_LMB_BRAM_IF_CNTLR_0_INSTANCE "dlmb_cntlr"
#define XPAR_LMB_BRAM_IF_CNTLR_0_BASEADDR 0x00000000
#define XPAR_LMB_BRAM_IF_CNTLR_0_HIGHADDR 0x00001FFF
#define XPAR_LMB_BRAM_IF_CNTLR_0_MASK 0x45000000
#define XPAR_LMB_BRAM_IF_CNTLR_0_LMB_AWIDTH 32
#define XPAR_LMB_BRAM_IF_CNTLR_0_LMB_DWIDTH 32
#define XPAR_LMB_BRAM_IF_CNTLR_0_HW_VER "1.00.b"

/* Definitions for LMB_BRAM_IF_CNTLR_1 */
#define XPAR_LMB_BRAM_IF_CNTLR_1_INSTANCE "ilmb_cntlr"
#define XPAR_LMB_BRAM_IF_CNTLR_1_BASEADDR 0x00000000
#define XPAR_LMB_BRAM_IF_CNTLR_1_HIGHADDR 0x00001FFF
#define XPAR_LMB_BRAM_IF_CNTLR_1_MASK 0x45000000
#define XPAR_LMB_BRAM_IF_CNTLR_1_LMB_AWIDTH 32
#define XPAR_LMB_BRAM_IF_CNTLR_1_LMB_DWIDTH 32
#define XPAR_LMB_BRAM_IF_CNTLR_1_HW_VER "1.00.b"

/* Definitions for OPB_V20_0 */
#define XPAR_OPB_V20_0_INSTANCE "mb_opb"
#define XPAR_OPB_V20_0_BASEADDR 0xFFFFFFFF
#define XPAR_OPB_V20_0_HIGHADDR 0x00000000
#define XPAR_OPB_V20_0_OPB_AWIDTH 32
#define XPAR_OPB_V20_0_OPB_DWIDTH 32
#define XPAR_OPB_V20_0_NUM_MASTERS 2
#define XPAR_OPB_V20_0_NUM_SLAVES 15
#define XPAR_OPB_V20_0_USE_LUT_OR 1
#define XPAR_OPB_V20_0_EXT_RESET_HIGH 1
#define XPAR_OPB_V20_0_DYNAM_PRIORITY 0
#define XPAR_OPB_V20_0_PARK 0
#define XPAR_OPB_V20_0_PROINTRFCE 0
#define XPAR_OPB_V20_0_REG_GRANTS 1
#define XPAR_OPB_V20_0_DEV_BLK_ID 0
#define XPAR_OPB_V20_0_DEV_MIR_ENABLE 0
#define XPAR_OPB_V20_0_HW_VER "1.10.c"

/* Definitions for OPB_MDM_0 */
#define XPAR_OPB_MDM_0_INSTANCE "debug_module"
#define XPAR_OPB_MDM_0_BASEADDR 0x41400000
#define XPAR_OPB_MDM_0_HIGHADDR 0x4140FFFF
#define XPAR_OPB_MDM_0_OPB_DWIDTH 32
#define XPAR_OPB_MDM_0_OPB_AWIDTH 32
#define XPAR_OPB_MDM_0_FAMILY "spartan3e"
#define XPAR_OPB_MDM_0_MB_DBG_PORTS 1
#define XPAR_OPB_MDM_0_USE_UART 1
#define XPAR_OPB_MDM_0_UART_WIDTH 8
#define XPAR_OPB_MDM_0_WRITE_FSL_PORTS 0
#define XPAR_OPB_MDM_0_HW_VER "2.00.a"

/* Definitions for OPB_UARTLITE_0 */
#define XPAR_OPB_UARTLITE_0_INSTANCE "RS232_DTE"
#define XPAR_OPB_UARTLITE_0_BASEADDR 0x40600000
#define XPAR_OPB_UARTLITE_0_HIGHADDR 0x4060FFFF
#define XPAR_OPB_UARTLITE_0_OPB_DWIDTH 32
#define XPAR_OPB_UARTLITE_0_OPB_AWIDTH 32
#define XPAR_OPB_UARTLITE_0_DATA_BITS 8
#define XPAR_OPB_UARTLITE_0_CLK_FREQ 66666667
#define XPAR_OPB_UARTLITE_0_BAUDRATE 9600
#define XPAR_OPB_UARTLITE_0_USE_PARITY 0
#define XPAR_OPB_UARTLITE_0_ODD_PARITY 0
#define XPAR_OPB_UARTLITE_0_HW_VER "1.00.b"

/* Definitions for OPB_GPIO_0 */
#define XPAR_OPB_GPIO_0_INSTANCE "LEDs_6Bit"
#define XPAR_OPB_GPIO_0_BASEADDR 0x40000000
#define XPAR_OPB_GPIO_0_HIGHADDR 0x4000FFFF
#define XPAR_OPB_GPIO_0_USER_ID_CODE 3
#define XPAR_OPB_GPIO_0_OPB_AWIDTH 32
#define XPAR_OPB_GPIO_0_OPB_DWIDTH 32
#define XPAR_OPB_GPIO_0_FAMILY "spartan3e"
#define XPAR_OPB_GPIO_0_GPIO_WIDTH 6
#define XPAR_OPB_GPIO_0_ALL_INPUTS 0
#define XPAR_OPB_GPIO_0_INTERRUPT_PRESENT 0
#define XPAR_OPB_GPIO_0_IS_BIDIR 0
#define XPAR_OPB_GPIO_0_DOUT_DEFAULT 0x00000000
#define XPAR_OPB_GPIO_0_TRI_DEFAULT 0xFFFFFFFF
#define XPAR_OPB_GPIO_0_IS_DUAL 0
#define XPAR_OPB_GPIO_0_ALL_INPUTS_2 0
#define XPAR_OPB_GPIO_0_IS_BIDIR_2 1
#define XPAR_OPB_GPIO_0_DOUT_DEFAULT_2 0x00000000
#define XPAR_OPB_GPIO_0_TRI_DEFAULT_2 0xFFFFFFFF
#define XPAR_OPB_GPIO_0_HW_VER "3.01.b"

/* Definitions for OPB_GPIO_1 */
#define XPAR_OPB_GPIO_1_INSTANCE "LEDs_1Bit"
#define XPAR_OPB_GPIO_1_BASEADDR 0x40020000
#define XPAR_OPB_GPIO_1_HIGHADDR 0x4002FFFF
#define XPAR_OPB_GPIO_1_USER_ID_CODE 3
#define XPAR_OPB_GPIO_1_OPB_AWIDTH 32
#define XPAR_OPB_GPIO_1_OPB_DWIDTH 32
#define XPAR_OPB_GPIO_1_FAMILY "spartan3e"
#define XPAR_OPB_GPIO_1_GPIO_WIDTH 1
#define XPAR_OPB_GPIO_1_ALL_INPUTS 0
#define XPAR_OPB_GPIO_1_INTERRUPT_PRESENT 0
#define XPAR_OPB_GPIO_1_IS_BIDIR 0
#define XPAR_OPB_GPIO_1_DOUT_DEFAULT 0x00000000
#define XPAR_OPB_GPIO_1_TRI_DEFAULT 0xFFFFFFFF
#define XPAR_OPB_GPIO_1_IS_DUAL 0
#define XPAR_OPB_GPIO_1_ALL_INPUTS_2 0
#define XPAR_OPB_GPIO_1_IS_BIDIR_2 1
#define XPAR_OPB_GPIO_1_DOUT_DEFAULT_2 0x00000000
#define XPAR_OPB_GPIO_1_TRI_DEFAULT_2 0xFFFFFFFF
#define XPAR_OPB_GPIO_1_HW_VER "3.01.b"

/* Definitions for OPB_GPIO_2 */
#define XPAR_OPB_GPIO_2_INSTANCE "DIP_Switches_4Bit"
#define XPAR_OPB_GPIO_2_BASEADDR 0x40040000
#define XPAR_OPB_GPIO_2_HIGHADDR 0x4004FFFF
#define XPAR_OPB_GPIO_2_USER_ID_CODE 3
#define XPAR_OPB_GPIO_2_OPB_AWIDTH 32
#define XPAR_OPB_GPIO_2_OPB_DWIDTH 32
#define XPAR_OPB_GPIO_2_FAMILY "spartan3e"
#define XPAR_OPB_GPIO_2_GPIO_WIDTH 4
#define XPAR_OPB_GPIO_2_ALL_INPUTS 1
#define XPAR_OPB_GPIO_2_INTERRUPT_PRESENT 0
#define XPAR_OPB_GPIO_2_IS_BIDIR 0
#define XPAR_OPB_GPIO_2_DOUT_DEFAULT 0x00000000
#define XPAR_OPB_GPIO_2_TRI_DEFAULT 0xFFFFFFFF
#define XPAR_OPB_GPIO_2_IS_DUAL 0
#define XPAR_OPB_GPIO_2_ALL_INPUTS_2 0
#define XPAR_OPB_GPIO_2_IS_BIDIR_2 1
#define XPAR_OPB_GPIO_2_DOUT_DEFAULT_2 0x00000000
#define XPAR_OPB_GPIO_2_TRI_DEFAULT_2 0xFFFFFFFF
#define XPAR_OPB_GPIO_2_HW_VER "3.01.b"

/* Definitions for OPB_GPIO_3 */
#define XPAR_OPB_GPIO_3_INSTANCE "Buttons_3Bit"
#define XPAR_OPB_GPIO_3_BASEADDR 0x40060000
#define XPAR_OPB_GPIO_3_HIGHADDR 0x4006FFFF
#define XPAR_OPB_GPIO_3_USER_ID_CODE 3
#define XPAR_OPB_GPIO_3_OPB_AWIDTH 32
#define XPAR_OPB_GPIO_3_OPB_DWIDTH 32
#define XPAR_OPB_GPIO_3_FAMILY "spartan3e"
#define XPAR_OPB_GPIO_3_GPIO_WIDTH 3
#define XPAR_OPB_GPIO_3_ALL_INPUTS 1
#define XPAR_OPB_GPIO_3_INTERRUPT_PRESENT 0
#define XPAR_OPB_GPIO_3_IS_BIDIR 0
#define XPAR_OPB_GPIO_3_DOUT_DEFAULT 0x00000000
#define XPAR_OPB_GPIO_3_TRI_DEFAULT 0xFFFFFFFF
#define XPAR_OPB_GPIO_3_IS_DUAL 0
#define XPAR_OPB_GPIO_3_ALL_INPUTS_2 0
#define XPAR_OPB_GPIO_3_IS_BIDIR_2 1
#define XPAR_OPB_GPIO_3_DOUT_DEFAULT_2 0x00000000
#define XPAR_OPB_GPIO_3_TRI_DEFAULT_2 0xFFFFFFFF
#define XPAR_OPB_GPIO_3_HW_VER "3.01.b"

/* Definitions for OPB_GPIO_4 */
#define XPAR_OPB_GPIO_4_INSTANCE "Character_LCD_2x16"
#define XPAR_OPB_GPIO_4_BASEADDR 0x40080000
#define XPAR_OPB_GPIO_4_HIGHADDR 0x4008FFFF
#define XPAR_OPB_GPIO_4_USER_ID_CODE 3
#define XPAR_OPB_GPIO_4_OPB_AWIDTH 32
#define XPAR_OPB_GPIO_4_OPB_DWIDTH 32
#define XPAR_OPB_GPIO_4_FAMILY "spartan3e"
#define XPAR_OPB_GPIO_4_GPIO_WIDTH 7
#define XPAR_OPB_GPIO_4_ALL_INPUTS 0
#define XPAR_OPB_GPIO_4_INTERRUPT_PRESENT 0
#define XPAR_OPB_GPIO_4_IS_BIDIR 1
#define XPAR_OPB_GPIO_4_DOUT_DEFAULT 0x00000000
#define XPAR_OPB_GPIO_4_TRI_DEFAULT 0xFFFFFFFF
#define XPAR_OPB_GPIO_4_IS_DUAL 0
#define XPAR_OPB_GPIO_4_ALL_INPUTS_2 0
#define XPAR_OPB_GPIO_4_IS_BIDIR_2 1
#define XPAR_OPB_GPIO_4_DOUT_DEFAULT_2 0x00000000
#define XPAR_OPB_GPIO_4_TRI_DEFAULT_2 0xFFFFFFFF
#define XPAR_OPB_GPIO_4_HW_VER "3.01.b"

/* Definitions for OPB_GPIO_5 */
#define XPAR_OPB_GPIO_5_INSTANCE "J4_IO_4Bit"
#define XPAR_OPB_GPIO_5_BASEADDR 0x400A0000
#define XPAR_OPB_GPIO_5_HIGHADDR 0x400AFFFF
#define XPAR_OPB_GPIO_5_USER_ID_CODE 3
#define XPAR_OPB_GPIO_5_OPB_AWIDTH 32
#define XPAR_OPB_GPIO_5_OPB_DWIDTH 32
#define XPAR_OPB_GPIO_5_FAMILY "spartan3e"
#define XPAR_OPB_GPIO_5_GPIO_WIDTH 4
#define XPAR_OPB_GPIO_5_ALL_INPUTS 0
#define XPAR_OPB_GPIO_5_INTERRUPT_PRESENT 0
#define XPAR_OPB_GPIO_5_IS_BIDIR 0
#define XPAR_OPB_GPIO_5_DOUT_DEFAULT 0x00000000
#define XPAR_OPB_GPIO_5_TRI_DEFAULT 0xFFFFFFFF
#define XPAR_OPB_GPIO_5_IS_DUAL 0
#define XPAR_OPB_GPIO_5_ALL_INPUTS_2 0
#define XPAR_OPB_GPIO_5_IS_BIDIR_2 1
#define XPAR_OPB_GPIO_5_DOUT_DEFAULT_2 0x00000000
#define XPAR_OPB_GPIO_5_TRI_DEFAULT_2 0xFFFFFFFF
#define XPAR_OPB_GPIO_5_HW_VER "3.01.b"

/* Definitions for OPB_GPIO_6 */
#define XPAR_OPB_GPIO_6_INSTANCE "Rotary_Encoder"
#define XPAR_OPB_GPIO_6_BASEADDR 0x400C0000
#define XPAR_OPB_GPIO_6_HIGHADDR 0x400CFFFF
#define XPAR_OPB_GPIO_6_USER_ID_CODE 3
#define XPAR_OPB_GPIO_6_OPB_AWIDTH 32
#define XPAR_OPB_GPIO_6_OPB_DWIDTH 32
#define XPAR_OPB_GPIO_6_FAMILY "spartan3e"
#define XPAR_OPB_GPIO_6_GPIO_WIDTH 3
#define XPAR_OPB_GPIO_6_ALL_INPUTS 1
#define XPAR_OPB_GPIO_6_INTERRUPT_PRESENT 1
#define XPAR_OPB_GPIO_6_IS_BIDIR 0
#define XPAR_OPB_GPIO_6_DOUT_DEFAULT 0x00000000
#define XPAR_OPB_GPIO_6_TRI_DEFAULT 0xFFFFFFFF
#define XPAR_OPB_GPIO_6_IS_DUAL 0
#define XPAR_OPB_GPIO_6_ALL_INPUTS_2 0
#define XPAR_OPB_GPIO_6_IS_BIDIR_2 1
#define XPAR_OPB_GPIO_6_DOUT_DEFAULT_2 0x00000000
#define XPAR_OPB_GPIO_6_TRI_DEFAULT_2 0xFFFFFFFF
#define XPAR_OPB_GPIO_6_HW_VER "3.01.b"

/* Definitions for OPB_EMC_0 */
#define XPAR_OPB_EMC_0_INSTANCE "FLASH_16Mx8"
#define XPAR_OPB_EMC_0_NUM_BANKS_MEM 1
#define XPAR_OPB_EMC_0_INCLUDE_BURST 0
#define XPAR_OPB_EMC_0_INCLUDE_NEGEDGE_IOREGS 0
#define XPAR_OPB_EMC_0_FAMILY "spartan3e"
#define XPAR_OPB_EMC_0_MEM0_BASEADDR 0x21000000
#define XPAR_OPB_EMC_0_MEM0_HIGHADDR 0x21FFFFFF
#define XPAR_OPB_EMC_0_MEM1_BASEADDR 0xFFFFFFFF
#define XPAR_OPB_EMC_0_MEM1_HIGHADDR 0x00000000
#define XPAR_OPB_EMC_0_MEM2_BASEADDR 0xFFFFFFFF
#define XPAR_OPB_EMC_0_MEM2_HIGHADDR 0x00000000
#define XPAR_OPB_EMC_0_MEM3_BASEADDR 0xFFFFFFFF
#define XPAR_OPB_EMC_0_MEM3_HIGHADDR 0x00000000
#define XPAR_OPB_EMC_0_MEM0_WIDTH 8
#define XPAR_OPB_EMC_0_MEM1_WIDTH 32
#define XPAR_OPB_EMC_0_MEM2_WIDTH 32
#define XPAR_OPB_EMC_0_MEM3_WIDTH 32
#define XPAR_OPB_EMC_0_MAX_MEM_WIDTH 8
#define XPAR_OPB_EMC_0_INCLUDE_DATAWIDTH_MATCHING_0 1
#define XPAR_OPB_EMC_0_INCLUDE_DATAWIDTH_MATCHING_1 1
#define XPAR_OPB_EMC_0_INCLUDE_DATAWIDTH_MATCHING_2 1
#define XPAR_OPB_EMC_0_INCLUDE_DATAWIDTH_MATCHING_3 1
#define XPAR_OPB_EMC_0_SYNCH_MEM_0 0
#define XPAR_OPB_EMC_0_SYNCH_PIPEDELAY_0 2
#define XPAR_OPB_EMC_0_TCEDV_PS_MEM_0 110000
#define XPAR_OPB_EMC_0_TAVDV_PS_MEM_0 110000
#define XPAR_OPB_EMC_0_THZCE_PS_MEM_0 35000
#define XPAR_OPB_EMC_0_THZOE_PS_MEM_0 7000
#define XPAR_OPB_EMC_0_TWPS_MEM_0 110000
#define XPAR_OPB_EMC_0_TWP_PS_MEM_0 70000
#define XPAR_OPB_EMC_0_TLZWE_PS_MEM_0 15000
#define XPAR_OPB_EMC_0_SYNCH_MEM_1 0
#define XPAR_OPB_EMC_0_SYNCH_PIPEDELAY_1 2
#define XPAR_OPB_EMC_0_TCEDV_PS_MEM_1 15000
#define XPAR_OPB_EMC_0_TAVDV_PS_MEM_1 15000
#define XPAR_OPB_EMC_0_THZCE_PS_MEM_1 7000
#define XPAR_OPB_EMC_0_THZOE_PS_MEM_1 7000
#define XPAR_OPB_EMC_0_TWPS_MEM_1 15000
#define XPAR_OPB_EMC_0_TWP_PS_MEM_1 12000
#define XPAR_OPB_EMC_0_TLZWE_PS_MEM_1 0
#define XPAR_OPB_EMC_0_SYNCH_MEM_2 0
#define XPAR_OPB_EMC_0_SYNCH_PIPEDELAY_2 2
#define XPAR_OPB_EMC_0_TCEDV_PS_MEM_2 15000
#define XPAR_OPB_EMC_0_TAVDV_PS_MEM_2 15000
#define XPAR_OPB_EMC_0_THZCE_PS_MEM_2 7000
#define XPAR_OPB_EMC_0_THZOE_PS_MEM_2 7000
#define XPAR_OPB_EMC_0_TWPS_MEM_2 15000
#define XPAR_OPB_EMC_0_TWP_PS_MEM_2 12000
#define XPAR_OPB_EMC_0_TLZWE_PS_MEM_2 0
#define XPAR_OPB_EMC_0_SYNCH_MEM_3 0
#define XPAR_OPB_EMC_0_SYNCH_PIPEDELAY_3 2
#define XPAR_OPB_EMC_0_TCEDV_PS_MEM_3 15000
#define XPAR_OPB_EMC_0_TAVDV_PS_MEM_3 15000
#define XPAR_OPB_EMC_0_THZCE_PS_MEM_3 7000
#define XPAR_OPB_EMC_0_THZOE_PS_MEM_3 7000
#define XPAR_OPB_EMC_0_TWPS_MEM_3 15000
#define XPAR_OPB_EMC_0_TWP_PS_MEM_3 12000
#define XPAR_OPB_EMC_0_TLZWE_PS_MEM_3 0
#define XPAR_OPB_EMC_0_OPB_DWIDTH 32
#define XPAR_OPB_EMC_0_OPB_AWIDTH 32
#define XPAR_OPB_EMC_0_OPB_CLK_PERIOD_PS 14999
#define XPAR_OPB_EMC_0_HW_VER "2.00.a"

/* Definitions for MCH_OPB_DDR_0 */
#define XPAR_MCH_OPB_DDR_0_INSTANCE "DDR_SDRAM_32Mx16"
#define XPAR_MCH_OPB_DDR_0_FAMILY "spartan3e"
#define XPAR_MCH_OPB_DDR_0_REG_DIMM 0
#define XPAR_MCH_OPB_DDR_0_NUM_BANKS_MEM 1
#define XPAR_MCH_OPB_DDR_0_NUM_CLK_PAIRS 1
#define XPAR_MCH_OPB_DDR_0_DDR_ASYNSUPPORT 1
#define XPAR_MCH_OPB_DDR_0_EXTRA_TSU 0
#define XPAR_MCH_OPB_DDR_0_USE_OPEN_ROW_MNGT 0
#define XPAR_MCH_OPB_DDR_0_INCLUDE_DDR_PIPE 1
#define XPAR_MCH_OPB_DDR_0_NUM_CHANNELS 2
#define XPAR_MCH_OPB_DDR_0_PRIORITY_MODE 0
#define XPAR_MCH_OPB_DDR_0_INCLUDE_OPB_IPIF 1
#define XPAR_MCH_OPB_DDR_0_INCLUDE_OPB_BURST_SUPPORT 0
#define XPAR_MCH_OPB_DDR_0_INCLUDE_TIMEOUT_CNTR 0
#define XPAR_MCH_OPB_DDR_0_TIMEOUT 16
#define XPAR_MCH_OPB_DDR_0_MCH_OPB_DWIDTH 32
#define XPAR_MCH_OPB_DDR_0_MCH_OPB_AWIDTH 32
#define XPAR_MCH_OPB_DDR_0_MCH_OPB_CLK_PERIOD_PS 14999
#define XPAR_MCH_OPB_DDR_0_DDR_TMRD 15000
#define XPAR_MCH_OPB_DDR_0_DDR_TWR 15000
#define XPAR_MCH_OPB_DDR_0_DDR_TWTR 1
#define XPAR_MCH_OPB_DDR_0_DDR_TRAS 40000
#define XPAR_MCH_OPB_DDR_0_DDR_TRC 65000
#define XPAR_MCH_OPB_DDR_0_DDR_TRFC 75000
#define XPAR_MCH_OPB_DDR_0_DDR_TRCD 20000
#define XPAR_MCH_OPB_DDR_0_DDR_TRRD 15000
#define XPAR_MCH_OPB_DDR_0_DDR_TREFI 7800000
#define XPAR_MCH_OPB_DDR_0_DDR_TRP 20000
#define XPAR_MCH_OPB_DDR_0_DDR_TXSR 80000
#define XPAR_MCH_OPB_DDR_0_DDR_CAS_LAT 2
#define XPAR_MCH_OPB_DDR_0_DDR_DWIDTH 16
#define XPAR_MCH_OPB_DDR_0_DDR_AWIDTH 13
#define XPAR_MCH_OPB_DDR_0_DDR_COL_AWIDTH 10
#define XPAR_MCH_OPB_DDR_0_DDR_BANK_AWIDTH 2
#define XPAR_MCH_OPB_DDR_0_MCH0_PROTOCOL 0
#define XPAR_MCH_OPB_DDR_0_MCH0_ACCESSBUF_DEPTH 16
#define XPAR_MCH_OPB_DDR_0_MCH0_RDDATABUF_DEPTH 16
#define XPAR_MCH_OPB_DDR_0_MCH1_PROTOCOL 0
#define XPAR_MCH_OPB_DDR_0_MCH1_ACCESSBUF_DEPTH 16
#define XPAR_MCH_OPB_DDR_0_MCH1_RDDATABUF_DEPTH 16
#define XPAR_MCH_OPB_DDR_0_MCH2_PROTOCOL 0
#define XPAR_MCH_OPB_DDR_0_MCH2_ACCESSBUF_DEPTH 16
#define XPAR_MCH_OPB_DDR_0_MCH2_RDDATABUF_DEPTH 16
#define XPAR_MCH_OPB_DDR_0_MCH3_PROTOCOL 0
#define XPAR_MCH_OPB_DDR_0_MCH3_ACCESSBUF_DEPTH 16
#define XPAR_MCH_OPB_DDR_0_MCH3_RDDATABUF_DEPTH 16
#define XPAR_MCH_OPB_DDR_0_XCL0_LINESIZE 4
#define XPAR_MCH_OPB_DDR_0_XCL0_WRITEXFER 1
#define XPAR_MCH_OPB_DDR_0_XCL1_LINESIZE 4
#define XPAR_MCH_OPB_DDR_0_XCL1_WRITEXFER 1
#define XPAR_MCH_OPB_DDR_0_XCL2_LINESIZE 4
#define XPAR_MCH_OPB_DDR_0_XCL2_WRITEXFER 1
#define XPAR_MCH_OPB_DDR_0_XCL3_LINESIZE 4
#define XPAR_MCH_OPB_DDR_0_XCL3_WRITEXFER 1
#define XPAR_MCH_OPB_DDR_0_MEM0_BASEADDR 0x24000000
#define XPAR_MCH_OPB_DDR_0_MEM0_HIGHADDR 0x27FFFFFF
#define XPAR_MCH_OPB_DDR_0_MEM1_BASEADDR 0xFFFFFFFF
#define XPAR_MCH_OPB_DDR_0_MEM1_HIGHADDR 0x00000000
#define XPAR_MCH_OPB_DDR_0_MEM2_BASEADDR 0xFFFFFFFF
#define XPAR_MCH_OPB_DDR_0_MEM2_HIGHADDR 0x00000000
#define XPAR_MCH_OPB_DDR_0_MEM3_BASEADDR 0xFFFFFFFF
#define XPAR_MCH_OPB_DDR_0_MEM3_HIGHADDR 0x00000000
#define XPAR_MCH_OPB_DDR_0_SIM_INIT_TIME_PS 100000000
#define XPAR_MCH_OPB_DDR_0_HW_VER "1.00.c"

/* Definitions for OPB_ETHERNET_0 */
#define XPAR_OPB_ETHERNET_0_INSTANCE "Ethernet_MAC"
#define XPAR_OPB_ETHERNET_0_DEV_BLK_ID 1
#define XPAR_OPB_ETHERNET_0_DEV_MIR_ENABLE 1
#define XPAR_OPB_ETHERNET_0_BASEADDR 0x40C00000
#define XPAR_OPB_ETHERNET_0_HIGHADDR 0x40C0FFFF
#define XPAR_OPB_ETHERNET_0_RESET_PRESENT 1
#define XPAR_OPB_ETHERNET_0_INCLUDE_DEV_PENCODER 1
#define XPAR_OPB_ETHERNET_0_DMA_PRESENT 1
#define XPAR_OPB_ETHERNET_0_DMA_INTR_COALESCE 1
#define XPAR_OPB_ETHERNET_0_OPB_AWIDTH 32
#define XPAR_OPB_ETHERNET_0_OPB_DWIDTH 32
#define XPAR_OPB_ETHERNET_0_OPB_CLK_PERIOD_PS 14999
#define XPAR_OPB_ETHERNET_0_FAMILY "spartan3e"
#define XPAR_OPB_ETHERNET_0_IPIF_RDFIFO_DEPTH 32768
#define XPAR_OPB_ETHERNET_0_IPIF_WRFIFO_DEPTH 32768
#define XPAR_OPB_ETHERNET_0_MIIM_CLKDVD 0x0000001F
#define XPAR_OPB_ETHERNET_0_SOURCE_ADDR_INSERT_EXIST 1
#define XPAR_OPB_ETHERNET_0_PAD_INSERT_EXIST 1
#define XPAR_OPB_ETHERNET_0_FCS_INSERT_EXIST 1
#define XPAR_OPB_ETHERNET_0_MAFIFO_DEPTH 64
#define XPAR_OPB_ETHERNET_0_MAFIFO_BRAM_1_SRL_0 0
#define XPAR_OPB_ETHERNET_0_HALF_DUPLEX_EXIST 1
#define XPAR_OPB_ETHERNET_0_ERR_COUNT_EXIST 1
#define XPAR_OPB_ETHERNET_0_CAM_EXIST 0
#define XPAR_OPB_ETHERNET_0_CAM_BRAM_0_SRL_1 1
#define XPAR_OPB_ETHERNET_0_JUMBO_EXIST 0
#define XPAR_OPB_ETHERNET_0_MII_EXIST 1
#define XPAR_OPB_ETHERNET_0_TX_DRE_TYPE 0
#define XPAR_OPB_ETHERNET_0_RX_DRE_TYPE 0
#define XPAR_OPB_ETHERNET_0_TX_INCLUDE_CSUM 0
#define XPAR_OPB_ETHERNET_0_RX_INCLUDE_CSUM 0
#define XPAR_OPB_ETHERNET_0_HW_VER "1.04.a"

/* Definitions for OPB_TIMER_0 */
#define XPAR_OPB_TIMER_0_INSTANCE "opb_timer_1"
#define XPAR_OPB_TIMER_0_FAMILY "spartan3e"
#define XPAR_OPB_TIMER_0_COUNT_WIDTH 32
#define XPAR_OPB_TIMER_0_ONE_TIMER_ONLY 1
#define XPAR_OPB_TIMER_0_TRIG0_ASSERT 1
#define XPAR_OPB_TIMER_0_TRIG1_ASSERT 1
#define XPAR_OPB_TIMER_0_GEN0_ASSERT 1
#define XPAR_OPB_TIMER_0_GEN1_ASSERT 1
#define XPAR_OPB_TIMER_0_OPB_AWIDTH 32
#define XPAR_OPB_TIMER_0_OPB_DWIDTH 32
#define XPAR_OPB_TIMER_0_BASEADDR 0x41C00000
#define XPAR_OPB_TIMER_0_HIGHADDR 0x41C0FFFF
#define XPAR_OPB_TIMER_0_HW_VER "1.00.b"

/* Definitions for OPB_INTC_0 */
#define XPAR_OPB_INTC_0_INSTANCE "opb_intc_0"
#define XPAR_OPB_INTC_0_FAMILY "spartan3e"
#define XPAR_OPB_INTC_0_Y 0
#define XPAR_OPB_INTC_0_X 0
#define XPAR_OPB_INTC_0_U_SET "intc"
#define XPAR_OPB_INTC_0_OPB_AWIDTH 32
#define XPAR_OPB_INTC_0_OPB_DWIDTH 32
#define XPAR_OPB_INTC_0_BASEADDR 0x41200000
#define XPAR_OPB_INTC_0_HIGHADDR 0x4120FFFF
#define XPAR_OPB_INTC_0_NUM_INTR_INPUTS 5
#define XPAR_OPB_INTC_0_KIND_OF_INTR 0x00000010
#define XPAR_OPB_INTC_0_KIND_OF_EDGE 0x00000010
#define XPAR_OPB_INTC_0_KIND_OF_LVL 0x0000000F
#define XPAR_OPB_INTC_0_HAS_IPR 1
#define XPAR_OPB_INTC_0_HAS_SIE 1
#define XPAR_OPB_INTC_0_HAS_CIE 1
#define XPAR_OPB_INTC_0_HAS_IVR 1
#define XPAR_OPB_INTC_0_IRQ_IS_LEVEL 1
#define XPAR_OPB_INTC_0_IRQ_ACTIVE 1
#define XPAR_OPB_INTC_0_HW_VER "1.00.c"

/* Definitions for OPB_COLOR_VIDEO_CTRL_0 */
#define XPAR_OPB_COLOR_VIDEO_CTRL_0_INSTANCE "opb_color_video_ctrl_0"
#define XPAR_OPB_COLOR_VIDEO_CTRL_0_BASEADDR 0x45000000
#define XPAR_OPB_COLOR_VIDEO_CTRL_0_HIGHADDR 0x45FFFFFF
#define XPAR_OPB_COLOR_VIDEO_CTRL_0_VIDEO_MODE 6
#define XPAR_OPB_COLOR_VIDEO_CTRL_0_BM_MODE 0
#define XPAR_OPB_COLOR_VIDEO_CTRL_0_CHAR_MODE 1
#define XPAR_OPB_COLOR_VIDEO_CTRL_0_HW_VER "1.00.a"

/* Interrupt settings */
#define XPAR_OPB_INTC_0_FSL_PS2_0_IRQ 0
#define XPAR_OPB_INTC_0_OPB_TIMER_0_IRQ 1
#define XPAR_OPB_INTC_0_OPB_ETHERNET_0_IRQ 2
#define XPAR_OPB_INTC_0_OPB_GPIO_6_IRQ 3
#define XPAR_OPB_INTC_0_OPB_UARTLITE_0_IRQ 4

/* Peripheral counts */
#define XPAR_OPB_V20_NUM_INSTANCES 1
#define XPAR_FSL_PS2_NUM_INSTANCES 1
#define XPAR_LMB_BRAM_IF_CNTLR_NUM_INSTANCES 2
#define XPAR_OPB_EMC_NUM_INSTANCES 1
#define XPAR_OPB_MDM_NUM_INSTANCES 1
#define XPAR_OPB_GPIO_NUM_INSTANCES 7
#define XPAR_OPB_ETHERNET_NUM_INSTANCES 1
#define XPAR_MCH_OPB_DDR_NUM_INSTANCES 1
#define XPAR_OPB_TIMER_NUM_INSTANCES 1
#define XPAR_OPB_COLOR_VIDEO_CTRL_NUM_INSTANCES 1
#define XPAR_OPB_UARTLITE_NUM_INSTANCES 1
#define XPAR_OPB_INTC_NUM_INSTANCES 1

/******************************************************************/

/* FIXME: 
 * These are remaps of Xilinx #defines to conform with autoconf generated
 * #defines. This is a temporary solution until the new MLD output is
 * available.
 * 
 * Using the autoconf #defines also makes it easier to "port" code back and
 * forth between Xilinx's internal and John Williams' uClinux kernel sources.
 */

/* OPB EMAC */
#define CONFIG_XILINX_ETHERNET_NUM_INSTANCES XPAR_XEMAC_NUM_INSTANCES

#define CONFIG_XILINX_ETHERNET_0_BASEADDR XPAR_OPB_ETHERNET_0_BASEADDR
#define CONFIG_XILINX_ETHERNET_0_HIGHADDR XPAR_OPB_ETHERNET_0_HIGHADDR
#define CONFIG_XILINX_ETHERNET_0_ERR_COUNT_EXIST XPAR_OPB_ETHERNET_0_ERR_COUNT_EXIST
#define CONFIG_XILINX_ETHERNET_0_DMA_PRESENT XPAR_OPB_ETHERNET_0_DMA_PRESENT
#define CONFIG_XILINX_ETHERNET_0_MII_EXIST XPAR_OPB_ETHERNET_0_MII_EXIST
#define CONFIG_XILINX_ETHERNET_0_CAM_EXIST XPAR_OPB_ETHERNET_0_CAM_EXIST
#define CONFIG_XILINX_ETHERNET_0_JUMBO_EXIST XPAR_OPB_ETHERNET_0_JUMBO_EXIST

#define CONFIG_XILINX_ETHERNET_0_INSTANCE XPAR_OPB_ETHERNET_NUM_INSTANCES
#define CONFIG_XILINX_ETHERNET_0_IRQ XPAR_OPB_INTC_0_OPB_ETHERNET_0_IRQ

/* UARTLITE */
#define CONFIG_XILINX_UARTLITE_0_BASEADDR XPAR_OPB_UARTLITE_0_BASEADDR
#define CONFIG_XILINX_UARTLITE_0_IRQ XPAR_OPB_INTC_0_OPB_UARTLITE_0_IRQ

/* MEMORY MAP */
#define CONFIG_XILINX_ERAM_START XPAR_MCH_OPB_DDR_0_MEM0_BASEADDR
#define CONFIG_XILINX_ERAM_SIZE ((XPAR_MCH_OPB_DDR_0_MEM0_HIGHADDR) - (XPAR_MCH_OPB_DDR_0_MEM0_BASEADDR) +1)

/* OPB TIMER */
#define CONFIG_XILINX_TIMER_0_BASEADDR XPAR_OPB_TIMER_0_BASEADDR
#define CONFIG_XILINX_TIMER_0_IRQ XPAR_OPB_INTC_0_OPB_TIMER_0_IRQ
#define CONFIG_XILINX_CPU_CLOCK_FREQ 51609600

/* MICROBLAZE */
#define CONFIG_XILINX_MICROBLAZE0_USE_ICACHE XPAR_MICROBLAZE_0_USE_ICACHE
#define CONFIG_XILINX_MICROBLAZE0_CACHE_BYTE_SIZE XPAR_MICROBLAZE_0_CACHE_BYTE_SIZE
#define CONFIG_XILINX_MICROBLAZE0_ICACHE_USE_FSL XPAR_MICROBLAZE_0_ICACHE_USE_FSL

