// Seed: 4271318854
module module_0 #(
    parameter id_2 = 32'd40
) (
    id_1,
    _id_2
);
  input wire _id_2;
  inout wire id_1;
  logic [id_2 : 1] id_3;
  ;
  always_ff begin : LABEL_0
    $unsigned(89);
    ;
  end
  assign module_1.id_1 = 0;
  wire id_4;
endmodule
module module_1 #(
    parameter id_23 = 32'd47
) (
    input supply1 id_0,
    input wand id_1,
    output wor id_2,
    input tri id_3,
    output tri0 id_4,
    input tri id_5,
    input supply1 id_6,
    input wire id_7,
    input wor id_8,
    input supply1 id_9,
    output wand id_10,
    output wire id_11,
    output uwire id_12,
    output tri0 id_13,
    input tri0 id_14,
    input supply1 id_15,
    input wand id_16,
    input tri id_17,
    output tri0 id_18,
    output tri1 id_19,
    input wor id_20,
    output tri id_21
);
  parameter id_23 = 1 == -1;
  logic [-1 'b0 : -1] id_24;
  ;
  module_0 modCall_1 (
      id_24,
      id_23
  );
  logic [!  -1 : id_23  !=?  -1] id_25, id_26;
  assign id_10 = id_0;
endmodule
