Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr 16 07:03:04 2025
| Host         : DESKTOP-9K3T8HM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file alchitry_top_control_sets_placed.rpt
| Design       : alchitry_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    47 |
|    Minimum number of control sets                        |    47 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    54 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    47 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     7 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     6 |
| >= 16              |    21 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |           13 |
| No           | No                    | Yes                    |               8 |            2 |
| No           | Yes                   | No                     |             106 |           36 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             766 |          329 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                           Enable Signal                           |               Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | game_data_path/ram_mode/ram/ram/mem_reg_128_191_0_2_i_1_n_0       |                                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                                                   | reset_cond/M_reset_cond_in                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2_i_4_n_0          |                                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                                                   | external_reset_button_IBUF                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | game_data_path/ram_mode/ram/ram/mem_reg_192_255_0_2_i_1_n_0       |                                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | game_data_path/game_cu/D_game_fsm_q_reg[1]_5[0]                   | external_reset_cond/rst                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | game_data_path/game_cu/D_game_fsm_q_reg[1]_3[0]                   | external_reset_cond/rst                     |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | game_data_path/ram_mode/ram/ram/mem_reg_64_127_0_2_i_1_n_0        |                                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | game_data_path/ram_mode/ram/D_fsm_q[4]_i_1_n_0                    | external_reset_cond/rst                     |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | game_data_path/ram_mode/driver/D_bit_ctr_d                        | external_reset_cond/rst                     |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | game_data_path/ram_mode/driver/D_ctr_d                            | external_reset_cond/rst                     |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | game_data_path/game_cu/D_game_fsm_q_reg[1]_10[0]                  | external_reset_cond/rst                     |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | game_data_path/ram_mode/ram/ram/D_fsm_q_reg[3]                    | external_reset_cond/rst                     |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | game_data_path/ram_mode/ram/CEP                                   | external_reset_cond/rst                     |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | game_data_path/game_cu/D_game_fsm_q_reg[5]_27[0]                  | external_reset_cond/rst                     |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | game_data_path/ram_mode/ram/D_bullet_writer_pointer_q[7]_i_1_n_0  | external_reset_cond/rst                     |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | game_data_path/ram_mode/ram/ram/E[0]                              | external_reset_cond/rst                     |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | game_data_path/ram_mode/driver/D_pixel_address_ctr_d              | external_reset_cond/rst                     |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | game_data_path/game_cu/D_game_fsm_q_reg[4]_2[0]                   | external_reset_cond/rst                     |                5 |             12 |         2.40 |
|  clk_IBUF_BUFG | game_data_path/ram_mode/driver/D_rst_ctr_d                        | external_reset_cond/rst                     |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | btn_cond_blue_shoot/D_ctr_q[0]_i_2__6_n_0                         | btn_cond_blue_shoot/sync/D_pipe_q_reg[1]_0  |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | btn_cond_green_shoot/D_ctr_q[0]_i_2__5_n_0                        | btn_cond_green_shoot/sync/D_pipe_q_reg[1]_0 |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | btn_cond_left/sel                                                 | btn_cond_left/sync/clear                    |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | btn_cond_start_btn/D_ctr_q[0]_i_2__7_n_0                          | btn_cond_start_btn/sync/D_pipe_q_reg[1]_0   |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | btn_cond_right/D_ctr_q[0]_i_2__3_n_0                              | btn_cond_right/sync/D_pipe_q_reg[1]_0       |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | btn_cond_red_shoot/D_ctr_q[0]_i_2__4_n_0                          | btn_cond_red_shoot/sync/D_pipe_q_reg[1]_0   |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG |                                                                   | seg/ctr/D_ctr_q[0]_i_1__0_n_0               |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG | game_data_path/ram_mode/ram/D_enemy_A_writer_pointer_q[7]_i_1_n_0 | external_reset_cond/rst                     |               13 |             24 |         1.85 |
|  clk_IBUF_BUFG |                                                                   |                                             |               13 |             26 |         2.00 |
|  clk_IBUF_BUFG | game_data_path/game_cu/D_game_fsm_q_reg[1]_8[0]                   | external_reset_cond/rst                     |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | game_data_path/game_cu/D_game_fsm_q_reg[4]_4[0]                   | external_reset_cond/rst                     |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | game_data_path/game_cu/D_game_fsm_q_reg[4]_5[0]                   | external_reset_cond/rst                     |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | game_data_path/game_cu/D_game_fsm_q_reg[4]_6[0]                   | external_reset_cond/rst                     |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | game_data_path/game_cu/D_game_fsm_q_reg[4]_1[0]                   | external_reset_cond/rst                     |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | game_data_path/game_cu/D_game_fsm_q_reg[4]_7[0]                   | external_reset_cond/rst                     |               28 |             32 |         1.14 |
|  clk_IBUF_BUFG | game_data_path/game_cu/D_game_fsm_q_reg[4]_9[0]                   | external_reset_cond/rst                     |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | game_data_path/game_cu/D_game_fsm_q_reg[5]_28[0]                  | external_reset_cond/rst                     |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | game_data_path/game_cu/D_game_fsm_q_reg[1]_4[0]                   | external_reset_cond/rst                     |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | game_data_path/game_cu/D_game_fsm_q_reg[5]_29[0]                  | external_reset_cond/rst                     |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | game_data_path/game_cu/E[0]                                       | external_reset_cond/rst                     |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | game_data_path/game_cu/D_game_fsm_q_reg[5]_32[0]                  | external_reset_cond/rst                     |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | game_data_path/game_cu/D_game_fsm_q_reg[5]_31[0]                  | external_reset_cond/rst                     |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | game_data_path/game_cu/D_game_fsm_q_reg[1]_6[0]                   | external_reset_cond/rst                     |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | game_data_path/game_cu/D_game_fsm_q_reg[1]_7[0]                   | external_reset_cond/rst                     |               24 |             32 |         1.33 |
|  clk_IBUF_BUFG | game_data_path/game_cu/D_game_fsm_q_reg[5]_30[0]                  | external_reset_cond/rst                     |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | game_data_path/game_cu/D_game_fsm_q_reg[4]_3[0]                   | external_reset_cond/rst                     |               21 |             40 |         1.90 |
|  clk_IBUF_BUFG |                                                                   | external_reset_cond/rst                     |               31 |             88 |         2.84 |
+----------------+-------------------------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+


