<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="async_fifo_16x8_ecp3" module="async_fifo_16x8_ecp3" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2015 08 12 10:43:55.162" version="5.7" type="Module" synthesis="synplify" source_format="VHDL">
  <Package>
		<File name="async_fifo_16x8_ecp3.lpc" type="lpc" modified="2015 08 12 10:43:52.914"/>
		<File name="async_fifo_16x8_ecp3.vhd" type="top_level_vhdl" modified="2015 08 12 10:43:52.992"/>
		<File name="async_fifo_16x8_ecp3_tmpl.vhd" type="template_vhdl" modified="2015 08 12 10:43:52.992"/>
		<File name="tb_async_fifo_16x8_ecp3_tmpl.vhd" type="testbench_vhdl" modified="2015 08 12 10:43:52.999"/>
  </Package>
</DiamondModule>
