#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: E:\PDS_2022.1\Pango\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19044
#Hostname: DESKTOP-HFJ50FN
Generated by Fabric Compiler (version 2022.1 build 99559) at Tue Oct 18 10:20:49 2022
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj} C:/Users/ch/Desktop/2022.1/ip_1port_ram/rtl/ip_1port_ram.v
I: Verilog-0001: Analyzing file C:/Users/ch/Desktop/2022.1/ip_1port_ram/rtl/ip_1port_ram.v
I: Verilog-0002: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/rtl/ip_1port_ram.v(line number: 22)] Analyzing module ip_1port_ram (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj} C:/Users/ch/Desktop/2022.1/ip_1port_ram/rtl/ip_1port_ram.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj} C:/Users/ch/Desktop/2022.1/ip_1port_ram/rtl/ram_rw.v
I: Verilog-0001: Analyzing file C:/Users/ch/Desktop/2022.1/ip_1port_ram/rtl/ram_rw.v
I: Verilog-0002: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/rtl/ram_rw.v(line number: 23)] Analyzing module ram_rw (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj} C:/Users/ch/Desktop/2022.1/ip_1port_ram/rtl/ram_rw.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj} C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v
I: Verilog-0001: Analyzing file C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v
I: Verilog-0002: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 19)] Analyzing module ipml_spram_v1_5_ram_1port (library work)
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 140)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 144)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 148)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 149)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 152)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 153)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 156)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 157)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 160)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 161)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 164)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 165)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 168)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 169)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 172)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 173)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 176)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 177)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 180)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 181)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 184)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 185)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 188)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 189)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 192)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 193)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 197)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 198)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 201)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 202)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 206)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 207)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 214)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 215)] Ignore 'system task' $finish
W: Verilog-2010: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 138)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj} C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj} C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v
I: Verilog-0001: Analyzing file C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v
I: Verilog-0002: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v(line number: 18)] Analyzing module ram_1port (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj} C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v successfully.
I: Module "ip_1port_ram" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.196s wall, 0.000s user + 0.016s system = 0.016s CPU (1.3%)

Start rtl-elaborate.
I: Verilog-0003: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/rtl/ip_1port_ram.v(line number: 22)] Elaborating module ip_1port_ram
I: Verilog-0004: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/rtl/ip_1port_ram.v(line number: 38)] Elaborating instance u_ram_1port
I: Verilog-0003: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v(line number: 18)] Elaborating module ram_1port
I: Verilog-0004: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v(line number: 126)] Elaborating instance U_ipml_spram_ram_1port
I: Verilog-0003: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 19)] Elaborating module ipml_spram_v1_5_ram_1port
I: Module instance {ip_1port_ram.u_ram_1port.U_ipml_spram_ram_1port} parameter value:
    c_SIM_DEVICE = PGL22G
    c_ADDR_WIDTH = 32'b00000000000000000000000000000101
    c_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_CLK_EN = 32'b00000000000000000000000000000000
    c_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_RAM_MODE = SINGLE_PORT
    c_WRITE_MODE = NORMAL_WRITE
C: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 140)] IPSpecCheck: 01030300 ipml_flex_spram parameter setting error !!!: c_ADDR_WIDTH must between 8-20 (module instance : ip_1port_ram.u_ram_1port.U_ipml_spram_ram_1port)
W: Verilog-2038: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 265)] Case condition never applies
W: Verilog-2038: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 269)] Case condition never applies
W: Verilog-2038: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 273)] Case condition never applies
W: Verilog-2038: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 277)] Case condition never applies
W: Verilog-2038: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 277)] Case condition never applies
W: Verilog-2038: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 281)] Case condition never applies
W: Verilog-2038: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 281)] Case condition never applies
I: Verilog-0004: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 512)] Elaborating instance U_GTP_DRM9K
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 426)] Net DA_bus[8] in ipml_spram_v1_5_ram_1port(original module ipml_spram_v1_5_ram_1port) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 426)] Net DA_bus[17] in ipml_spram_v1_5_ram_1port(original module ipml_spram_v1_5_ram_1port) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 427)] Net DB_bus[8] in ipml_spram_v1_5_ram_1port(original module ipml_spram_v1_5_ram_1port) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 427)] Net DB_bus[17] in ipml_spram_v1_5_ram_1port(original module ipml_spram_v1_5_ram_1port) does not have a driver, tie it to 0
I: Verilog-0004: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/rtl/ip_1port_ram.v(line number: 47)] Elaborating instance u_ram_rw
I: Verilog-0003: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/rtl/ram_rw.v(line number: 23)] Elaborating module ram_rw
Executing : rtl-elaborate successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.024s wall, 0.016s user + 0.016s system = 0.031s CPU (130.0%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N37 (bmsWIDEMUX).
I: Constant propagation done on N109 (bmsREDAND).
I: Constant propagation done on N106 (bmsWIDEINV).
I: Constant propagation done on N69 (bmsREDOR).
I: Constant propagation done on N83 (bmsREDAND).
I: Constant propagation done on N84 (bmsREDAND).
Executing : sdm2adm successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Tue Oct 18 10:20:51 2022
Action compile: Peak memory pool usage is 137 MB
