Info: Generated by version: 19.1 build 240
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\natha\Desktop\mid_cru_proto\modules\s2_pipe\s2_sub_pipe\ram.ip --block-symbol-file --output-directory=C:\Users\natha\Desktop\mid_cru_proto\modules\s2_pipe\s2_sub_pipe\ram --family="Cyclone 10 GX" --part=10CX085YF672E5G
: ram.ram_2port_0: Targeting device family: Cyclone 10 GX.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\natha\Desktop\mid_cru_proto\modules\s2_pipe\s2_sub_pipe\ram.ip --synthesis=VHDL --output-directory=C:\Users\natha\Desktop\mid_cru_proto\modules\s2_pipe\s2_sub_pipe\ram --family="Cyclone 10 GX" --part=10CX085YF672E5G
: ram.ram_2port_0: Targeting device family: Cyclone 10 GX.
Info: ram: "Transforming system: ram"
Info: ram: "Naming system components in system: ram"
Info: ram: "Processing generation queue"
Info: ram: "Generating: ram"
Info: ram: "Generating: ram_ram_2port_191_cg5iama"
Info: ram: Done "ram" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in ram. No files generated.
Info: Finished: Generate IP Core Documentation
