design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GRT_ADJUSTMENT,STD_CELL_LIBRARY,DIODE_INSERTION_STRATEGY
/home/radhe/project/matrix_multiply_mpw8/openlane/matrix_multiply,matrix_multiply,22_12_19_16_52,flow completed,1h5m50s0ms,0h46m50s0ms,13102.880658436212,0.54,5896.296296296296,6.08,946.32,3184,0,0,0,0,0,0,0,-1,0,-1,-1,165133,31122,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,92323771.0,0.0,9.12,6.49,4.76,1.37,-1,3343,3534,21,212,0,0,0,3411,513,0,162,113,377,726,322,17,78,81,24,424,7276,0,7700,512471.5008,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,14.0,71.42857142857143,14,AREA 0,10,45,1,153.6,153.18,0.55,0.3,sky130_fd_sc_hd,4
