# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do skeleton_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Sadcard/LEGACY/Work\ Zone/ECE550/project/checkpoint_4 {C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/dffe.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:39 on Oct 28,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4" C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/dffe.v 
# -- Compiling module dffe_ref
# 
# Top level modules:
# 	dffe_ref
# End time: 22:07:39 on Oct 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sadcard/LEGACY/Work\ Zone/ECE550/project/checkpoint_4 {C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/help_function.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:39 on Oct 28,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4" C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/help_function.v 
# -- Compiling module opcode_convert
# -- Compiling module sx
# 
# Top level modules:
# 	opcode_convert
# 	sx
# End time: 22:07:39 on Oct 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sadcard/LEGACY/Work\ Zone/ECE550/project/checkpoint_4 {C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/skeleton.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:39 on Oct 28,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4" C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/skeleton.v 
# -- Compiling module skeleton
# 
# Top level modules:
# 	skeleton
# End time: 22:07:39 on Oct 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sadcard/LEGACY/Work\ Zone/ECE550/project/checkpoint_4 {C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/regfile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:39 on Oct 28,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4" C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/regfile.v 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 22:07:39 on Oct 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sadcard/LEGACY/Work\ Zone/ECE550/project/checkpoint_4 {C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/processor.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:39 on Oct 28,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4" C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/processor.v 
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 22:07:39 on Oct 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sadcard/LEGACY/Work\ Zone/ECE550/project/checkpoint_4 {C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/dmem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:39 on Oct 28,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4" C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/dmem.v 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 22:07:39 on Oct 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sadcard/LEGACY/Work\ Zone/ECE550/project/checkpoint_4 {C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:39 on Oct 28,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4" C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 22:07:39 on Oct 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sadcard/LEGACY/Work\ Zone/ECE550/project/checkpoint_4 {C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/imem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:39 on Oct 28,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4" C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/imem.v 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 22:07:39 on Oct 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
