	component pcihellocore is
		port (
			pcie_hard_ip_0_pcie_rstn_export            : in  std_logic                     := 'X';             -- export
			pcie_hard_ip_0_powerdown_pll_powerdown     : in  std_logic                     := 'X';             -- pll_powerdown
			pcie_hard_ip_0_powerdown_gxb_powerdown     : in  std_logic                     := 'X';             -- gxb_powerdown
			pcie_hard_ip_0_refclk_export               : in  std_logic                     := 'X';             -- export
			pcie_hard_ip_0_rx_in_rx_datain_0           : in  std_logic                     := 'X';             -- rx_datain_0
			pcie_hard_ip_0_tx_out_tx_dataout_0         : out std_logic;                                        -- tx_dataout_0
			pio_0_lcd_external_connection_export       : out std_logic_vector(31 downto 0);                    -- export
			pio_1_display_l_external_connection_export : out std_logic_vector(31 downto 0);                    -- export
			pio_2_display_r_external_connection_export : out std_logic_vector(31 downto 0);                    -- export
			pio_3_switches_external_connection_export  : in  std_logic_vector(31 downto 0) := (others => 'X'); -- export
			pio_4_push_b_external_connection_export    : in  std_logic_vector(31 downto 0) := (others => 'X'); -- export
			pio_5_r_leds_external_connection_export    : out std_logic_vector(31 downto 0);                    -- export
			pio_6_g_leds_external_connection_export    : out std_logic_vector(31 downto 0)                     -- export
		);
	end component pcihellocore;

