[
  {
    "name": "bar0",
    "width": 32,
    "regmaps": [
      {
        "name": "BMC_BRAM",
        "start": 0,
        "end": 4095,
        "mapfile": null,
        "doc": "PLDM RAM for BMC - PCIe host comms",
        "registers": [],
        "parent": null
      },
      {
        "name": "FLASH_BRAM",
        "start": 32768,
        "end": 65535,
        "mapfile": null,
        "doc": "FLASH Programming RAM for Host to program FLASH via BMC/MAX10",
        "registers": [],
        "parent": null
      },
      {
        "name": "BMC_IRQ",
        "start": 65536,
        "end": 65599,
        "mapfile": "bmc_irq.comp",
        "doc": "Interrupt controller between BMC & Host plus FLASH Programming registers",
        "registers": [
          {
            "name": "PCIE_IRQ_GENERATOR",
            "mode": "CONTROL",
            "address": 0,
            "width": 32,
            "access": null,
            "doc": null,
            "parent": null,
            "fields": [
              {
                "name": "SEND_IRQ",
                "access": "RW",
                "high": 3,
                "low": 0,
                "default": 0,
                "doc": "Send interrupt from PCIe to BMC ('1'= Interrupt) - self clearing",
                "parent": null
              }
            ],
            "default": 0
          },
          {
            "name": "PCIE_IRQ_MASK",
            "mode": "CONTROL",
            "address": 8,
            "width": 32,
            "access": null,
            "doc": null,
            "parent": null,
            "fields": [
              {
                "name": "IRQ_MASK",
                "access": "RW",
                "high": 3,
                "low": 0,
                "default": 0,
                "doc": "Dummy register - doesn't exist in design",
                "parent": null
              }
            ],
            "default": 0
          },
          {
            "name": "PCIE_IRQ_STATUS",
            "mode": "STATUS",
            "address": 12,
            "width": 32,
            "access": null,
            "doc": null,
            "parent": null,
            "fields": [
              {
                "name": "IRQ_STATUS",
                "access": "RW",
                "high": 3,
                "low": 0,
                "default": 0,
                "doc": "Interrupt Status towards BMC (each bit is sticky, write '1' to clear.)",
                "parent": null
              }
            ],
            "default": 0
          },
          {
            "name": "BMC_IRQ_GENERATOR",
            "mode": "CONTROL",
            "address": 16,
            "width": 32,
            "access": null,
            "doc": null,
            "parent": null,
            "fields": [
              {
                "name": "SEND_IRQ",
                "access": "RW",
                "high": 3,
                "low": 0,
                "default": 0,
                "doc": "Send interrupt from BMC to PCIe ('1'= Interrupt) - self clearing",
                "parent": null
              }
            ],
            "default": 0
          },
          {
            "name": "BMC_IRQ_MASK",
            "mode": "CONTROL",
            "address": 24,
            "width": 32,
            "access": null,
            "doc": null,
            "parent": null,
            "fields": [
              {
                "name": "IRQ_MASK",
                "access": "RW",
                "high": 3,
                "low": 0,
                "default": 0,
                "doc": "Dummy register - doesn't exist in design",
                "parent": null
              }
            ],
            "default": 0
          },
          {
            "name": "BMC_IRQ_STATUS",
            "mode": "STATUS",
            "address": 28,
            "width": 32,
            "access": null,
            "doc": null,
            "parent": null,
            "fields": [
              {
                "name": "IRQ_STATUS",
                "access": "RW",
                "high": 3,
                "low": 0,
                "default": 0,
                "doc": "Interrupt Status towards PCIe (each bit is sticky, write '1' to clear.)",
                "parent": null
              }
            ],
            "default": 0
          },
          {
            "name": "MGR_STATUS",
            "mode": "STATUS",
            "address": 32,
            "width": 32,
            "access": null,
            "doc": null,
            "parent": null,
            "fields": [
              {
                "name": "PASS",
                "access": "RO",
                "high": 0,
                "low": 0,
                "default": 0,
                "doc": "When set, status is complete and successful.",
                "parent": null
              },
              {
                "name": "DONE",
                "access": "RO",
                "high": 1,
                "low": 1,
                "default": 0,
                "doc": "When set, status is complete. If there were no errors bit[0] is set as well, otherwise, an error bit is also set.",
                "parent": null
              },
              {
                "name": "INTERNAL_ERROR",
                "access": "RO",
                "high": 3,
                "low": 2,
                "default": 0,
                "doc": "These bits should always read 2'b00 to indicated no error. If either bit is asserted, contact Achronix for assistance",
                "parent": null
              },
              {
                "name": "RESERVED_4",
                "access": "RO",
                "high": 4,
                "low": 4,
                "default": 0,
                "doc": "Reserved for future use",
                "parent": null
              },
              {
                "name": "RESERVED_5",
                "access": "RO",
                "high": 5,
                "low": 5,
                "default": 0,
                "doc": "Reserved for future use",
                "parent": null
              },
              {
                "name": "RESERVED_6",
                "access": "RO",
                "high": 6,
                "low": 6,
                "default": 0,
                "doc": "Reserved for future use",
                "parent": null
              },
              {
                "name": "GDDR_0_ERROR",
                "access": "RO",
                "high": 7,
                "low": 7,
                "default": 0,
                "doc": "When set, there was a GDDR training error",
                "parent": null
              },
              {
                "name": "GDDR_1_ERROR",
                "access": "RO",
                "high": 8,
                "low": 8,
                "default": 0,
                "doc": "When set, there was a GDDR training error",
                "parent": null
              },
              {
                "name": "GDDR_2_ERROR",
                "access": "RO",
                "high": 9,
                "low": 9,
                "default": 0,
                "doc": "When set, there was a GDDR training error",
                "parent": null
              },
              {
                "name": "GDDR_3_ERROR",
                "access": "RO",
                "high": 10,
                "low": 10,
                "default": 0,
                "doc": "When set, there was a GDDR training error",
                "parent": null
              },
              {
                "name": "GDDR_4_ERROR",
                "access": "RO",
                "high": 11,
                "low": 11,
                "default": 0,
                "doc": "When set, there was a GDDR training error",
                "parent": null
              },
              {
                "name": "GDDR_5_ERROR",
                "access": "RO",
                "high": 12,
                "low": 12,
                "default": 0,
                "doc": "When set, there was a GDDR training error",
                "parent": null
              },
              {
                "name": "GDDR_6_ERROR",
                "access": "RO",
                "high": 13,
                "low": 13,
                "default": 0,
                "doc": "When set, there was a GDDR training error",
                "parent": null
              },
              {
                "name": "GDDR_7_ERROR",
                "access": "RO",
                "high": 14,
                "low": 14,
                "default": 0,
                "doc": "When set, there was a GDDR training error",
                "parent": null
              },
              {
                "name": "RESERVED_15",
                "access": "RO",
                "high": 15,
                "low": 15,
                "default": 0,
                "doc": "Reserved for future use",
                "parent": null
              },
              {
                "name": "RESERVED_16",
                "access": "RO",
                "high": 16,
                "low": 16,
                "default": 0,
                "doc": "Reserved for future use",
                "parent": null
              },
              {
                "name": "TEMP_GTR_OR_EQ_94C",
                "access": "RO",
                "high": 17,
                "low": 17,
                "default": 0,
                "doc": "Set when internal FPGA temp is equal to or greater than 94 degrees Celsius as reported by the temp sense monitor. Only valid in designs built with ACE 9.0 or later.",
                "parent": null
              },
              {
                "name": "TEMP_GTR_OR_EQ_98C",
                "access": "RO",
                "high": 18,
                "low": 18,
                "default": 0,
                "doc": "Set when internal FPGA temp is equal to or greater than 98 degrees Celsius as reported by the temp sense monitor. Only valid in designs built with ACE 9.0 or later.",
                "parent": null
              },
              {
                "name": "RESERVED_19",
                "access": "RO",
                "high": 19,
                "low": 19,
                "default": 0,
                "doc": "Reserved for future use",
                "parent": null
              },
              {
                "name": "RESERVED_20",
                "access": "RO",
                "high": 20,
                "low": 20,
                "default": 0,
                "doc": "Reserved for future use",
                "parent": null
              },
              {
                "name": "RESERVED_21",
                "access": "RO",
                "high": 21,
                "low": 21,
                "default": 0,
                "doc": "Reserved for future use",
                "parent": null
              },
              {
                "name": "RESERVED_22",
                "access": "RO",
                "high": 22,
                "low": 22,
                "default": 0,
                "doc": "Reserved for future use",
                "parent": null
              },
              {
                "name": "RESERVED_23",
                "access": "RO",
                "high": 23,
                "low": 23,
                "default": 0,
                "doc": "Reserved for future use",
                "parent": null
              },
              {
                "name": "RESERVED_24",
                "access": "RO",
                "high": 24,
                "low": 24,
                "default": 0,
                "doc": "Reserved for future use",
                "parent": null
              },
              {
                "name": "RESERVED_25",
                "access": "RO",
                "high": 25,
                "low": 25,
                "default": 0,
                "doc": "Reserved for future use",
                "parent": null
              },
              {
                "name": "RESERVED_26",
                "access": "RO",
                "high": 26,
                "low": 26,
                "default": 0,
                "doc": "Reserved for future use",
                "parent": null
              },
              {
                "name": "RESERVED_27",
                "access": "RO",
                "high": 27,
                "low": 27,
                "default": 0,
                "doc": "Reserved for future use",
                "parent": null
              },
              {
                "name": "RESERVED_28",
                "access": "RO",
                "high": 28,
                "low": 28,
                "default": 0,
                "doc": "Reserved for future use",
                "parent": null
              },
              {
                "name": "RESERVED_29",
                "access": "RO",
                "high": 29,
                "low": 29,
                "default": 0,
                "doc": "Reserved for future use",
                "parent": null
              },
              {
                "name": "RESERVED_30",
                "access": "RO",
                "high": 30,
                "low": 30,
                "default": 0,
                "doc": "Reserved for future use",
                "parent": null
              },
              {
                "name": "RESERVED_31",
                "access": "RO",
                "high": 31,
                "low": 31,
                "default": 0,
                "doc": "Reserved for future use",
                "parent": null
              }
            ],
            "default": 0
          },
          {
            "name": "FLASH_CONTROL",
            "mode": "CONTROL",
            "address": 48,
            "width": 32,
            "access": null,
            "doc": null,
            "parent": null,
            "fields": [
              {
                "name": "REQUEST",
                "access": "RW",
                "high": 0,
                "low": 0,
                "default": 0,
                "doc": "0 = ERASE, 1 = PROGRAM",
                "parent": null
              },
              {
                "name": "BLOCKSIZE",
                "access": "RW",
                "high": 1,
                "low": 1,
                "default": 0,
                "doc": "0 = 4k block, 1 = 64k block - Used for ERASE request only",
                "parent": null
              },
              {
                "name": "DEVICES",
                "access": "RW",
                "high": 2,
                "low": 2,
                "default": 0,
                "doc": "0 = Device 0 only, 1 = Devices 0-3 - Used for PROGRAM request only",
                "parent": null
              },
              {
                "name": "DEVICE_OFFSET",
                "access": "RW",
                "high": 31,
                "low": 8,
                "default": 0,
                "doc": "Bits [31:8] of the starting offset into each FLASH device. Bits [7:0] are assumed 0 to ensure 256-byte page alignment",
                "parent": null
              }
            ],
            "default": 0
          },
          {
            "name": "FLASH_SIZE",
            "mode": "CONTROL",
            "address": 52,
            "width": 32,
            "access": null,
            "doc": null,
            "parent": null,
            "fields": [
              {
                "name": "PROGSIZE",
                "access": "RW",
                "high": 13,
                "low": 0,
                "default": 0,
                "doc": "Number of 32-bit words written to FPGA BRAM and ready to program into the FLASH",
                "parent": null
              }
            ],
            "default": 0
          },
          {
            "name": "FLASH_MEM_MSB",
            "mode": "CONTROL",
            "address": 56,
            "width": 32,
            "access": null,
            "doc": null,
            "parent": null,
            "fields": [
              {
                "name": "BRAM_START_MSB",
                "access": "RO",
                "high": 9,
                "low": 0,
                "default": 68,
                "doc": "10 MSBs of NoC Global Address of FLASH BRAM base address taken directly from the NOC_ADDR parameter built into the bitstream",
                "parent": null
              }
            ],
            "default": 68
          },
          {
            "name": "FLASH_MEM_LSB",
            "mode": "CONTROL",
            "address": 60,
            "width": 32,
            "access": null,
            "doc": null,
            "parent": null,
            "fields": [
              {
                "name": "BRAM_START_LLSB",
                "access": "RW",
                "high": 14,
                "low": 0,
                "default": 0,
                "doc": "15 Lower LSBs of NoC Global Address of starting location of FLASH program in the FPGA BRAM.",
                "parent": null
              },
              {
                "name": "BRAM_START_MLSB",
                "access": "RO",
                "high": 16,
                "low": 15,
                "default": 2,
                "doc": "2 Middle LSBs of NoC Global Address of FLASH BRAM base address ",
                "parent": null
              },
              {
                "name": "BRAM_START_ULSB",
                "access": "RO",
                "high": 31,
                "low": 17,
                "default": 2048,
                "doc": "15 Upper LSBs of NoC Global Address of FLASH BRAM base address taken directly from the NOC_ADDR parameter built into the bitstream",
                "parent": null
              }
            ],
            "default": 268500992
          }
        ],
        "parent": null
      }
    ],
    "addrmaps": [],
    "base": 0
  }
]
