# FIFO_VHDL

FIFO designs in VHDL for the subject Integrated circuit designs. The idea is to
create a wrapper for a FIFO using both a Xilinx IP and our own design.

+ `fifo_ip` uses a FIFO from Xilinx and adds a wrapper around it.
+ `fifo_own` implements a basic FIFO and uses the same wrapper.
