
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:17:59 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_16384:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x210efb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x65ba1c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea10efb; op2val:0x65ba1c;
op3val:0x3f800003; valaddr_reg:x3; val_offset:49152*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49152*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16385:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x210efb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x65ba1c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea10efb; op2val:0x65ba1c;
op3val:0x3f800007; valaddr_reg:x3; val_offset:49155*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49155*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16386:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x210efb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x65ba1c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea10efb; op2val:0x65ba1c;
op3val:0x3f999999; valaddr_reg:x3; val_offset:49158*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49158*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16387:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x210efb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x65ba1c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea10efb; op2val:0x65ba1c;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:49161*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49161*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16388:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x210efb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x65ba1c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea10efb; op2val:0x65ba1c;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:49164*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49164*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16389:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x210efb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x65ba1c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea10efb; op2val:0x65ba1c;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:49167*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49167*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16390:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x210efb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x65ba1c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea10efb; op2val:0x65ba1c;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:49170*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49170*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16391:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x210efb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x65ba1c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea10efb; op2val:0x65ba1c;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:49173*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49173*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16392:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x210efb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x65ba1c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea10efb; op2val:0x65ba1c;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:49176*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49176*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16393:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x210efb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x65ba1c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea10efb; op2val:0x65ba1c;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:49179*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49179*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16394:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x210efb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x65ba1c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea10efb; op2val:0x65ba1c;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:49182*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49182*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16395:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x210efb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x65ba1c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea10efb; op2val:0x65ba1c;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:49185*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49185*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16396:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x210efb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x65ba1c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea10efb; op2val:0x65ba1c;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:49188*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49188*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16397:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x210efb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x65ba1c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea10efb; op2val:0x65ba1c;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:49191*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49191*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16398:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x210efb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x65ba1c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea10efb; op2val:0x65ba1c;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:49194*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49194*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16399:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x80800001; valaddr_reg:x3; val_offset:49197*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49197*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16400:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x80800003; valaddr_reg:x3; val_offset:49200*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49200*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16401:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x80800007; valaddr_reg:x3; val_offset:49203*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49203*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16402:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x80999999; valaddr_reg:x3; val_offset:49206*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49206*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16403:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x80a49249; valaddr_reg:x3; val_offset:49209*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49209*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16404:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x80b33333; valaddr_reg:x3; val_offset:49212*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49212*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16405:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x80b6db6d; valaddr_reg:x3; val_offset:49215*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49215*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16406:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x80bbbbbb; valaddr_reg:x3; val_offset:49218*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49218*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16407:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x80c44444; valaddr_reg:x3; val_offset:49221*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49221*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16408:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x80cccccc; valaddr_reg:x3; val_offset:49224*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49224*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16409:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x80db6db6; valaddr_reg:x3; val_offset:49227*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49227*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16410:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x80e66666; valaddr_reg:x3; val_offset:49230*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49230*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16411:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x80edb6db; valaddr_reg:x3; val_offset:49233*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49233*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16412:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x80fffff8; valaddr_reg:x3; val_offset:49236*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49236*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16413:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x80fffffc; valaddr_reg:x3; val_offset:49239*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49239*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16414:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x80fffffe; valaddr_reg:x3; val_offset:49242*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49242*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16415:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x8c000000; valaddr_reg:x3; val_offset:49245*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49245*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16416:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x8c000001; valaddr_reg:x3; val_offset:49248*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49248*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16417:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x8c000003; valaddr_reg:x3; val_offset:49251*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49251*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16418:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x8c000007; valaddr_reg:x3; val_offset:49254*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49254*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16419:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x8c00000f; valaddr_reg:x3; val_offset:49257*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49257*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16420:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x8c00001f; valaddr_reg:x3; val_offset:49260*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49260*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16421:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x8c00003f; valaddr_reg:x3; val_offset:49263*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49263*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16422:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x8c00007f; valaddr_reg:x3; val_offset:49266*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49266*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16423:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x8c0000ff; valaddr_reg:x3; val_offset:49269*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49269*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16424:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x8c0001ff; valaddr_reg:x3; val_offset:49272*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49272*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16425:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x8c0003ff; valaddr_reg:x3; val_offset:49275*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49275*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16426:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x8c0007ff; valaddr_reg:x3; val_offset:49278*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49278*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16427:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x8c000fff; valaddr_reg:x3; val_offset:49281*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49281*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16428:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x8c001fff; valaddr_reg:x3; val_offset:49284*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49284*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16429:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x8c003fff; valaddr_reg:x3; val_offset:49287*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49287*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16430:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x8c007fff; valaddr_reg:x3; val_offset:49290*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49290*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16431:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x8c00ffff; valaddr_reg:x3; val_offset:49293*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49293*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16432:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x8c01ffff; valaddr_reg:x3; val_offset:49296*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49296*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16433:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x8c03ffff; valaddr_reg:x3; val_offset:49299*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49299*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16434:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x8c07ffff; valaddr_reg:x3; val_offset:49302*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49302*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16435:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x8c0fffff; valaddr_reg:x3; val_offset:49305*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49305*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16436:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x8c1fffff; valaddr_reg:x3; val_offset:49308*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49308*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16437:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x8c3fffff; valaddr_reg:x3; val_offset:49311*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49311*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16438:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x8c400000; valaddr_reg:x3; val_offset:49314*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49314*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16439:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x8c600000; valaddr_reg:x3; val_offset:49317*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49317*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16440:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x8c700000; valaddr_reg:x3; val_offset:49320*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49320*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16441:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x8c780000; valaddr_reg:x3; val_offset:49323*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49323*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16442:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x8c7c0000; valaddr_reg:x3; val_offset:49326*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49326*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16443:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x8c7e0000; valaddr_reg:x3; val_offset:49329*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49329*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16444:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x8c7f0000; valaddr_reg:x3; val_offset:49332*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49332*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16445:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x8c7f8000; valaddr_reg:x3; val_offset:49335*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49335*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16446:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x8c7fc000; valaddr_reg:x3; val_offset:49338*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49338*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16447:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x8c7fe000; valaddr_reg:x3; val_offset:49341*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49341*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16448:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x8c7ff000; valaddr_reg:x3; val_offset:49344*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49344*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16449:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x8c7ff800; valaddr_reg:x3; val_offset:49347*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49347*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16450:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x8c7ffc00; valaddr_reg:x3; val_offset:49350*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49350*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16451:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x8c7ffe00; valaddr_reg:x3; val_offset:49353*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49353*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16452:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x8c7fff00; valaddr_reg:x3; val_offset:49356*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49356*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16453:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x8c7fff80; valaddr_reg:x3; val_offset:49359*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49359*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16454:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x8c7fffc0; valaddr_reg:x3; val_offset:49362*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49362*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16455:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x8c7fffe0; valaddr_reg:x3; val_offset:49365*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49365*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16456:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x8c7ffff0; valaddr_reg:x3; val_offset:49368*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49368*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16457:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x8c7ffff8; valaddr_reg:x3; val_offset:49371*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49371*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16458:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x8c7ffffc; valaddr_reg:x3; val_offset:49374*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49374*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16459:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x8c7ffffe; valaddr_reg:x3; val_offset:49377*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49377*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16460:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x215299 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea15299; op2val:0x80000000;
op3val:0x8c7fffff; valaddr_reg:x3; val_offset:49380*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49380*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16461:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x239293 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea39293; op2val:0x80000000;
op3val:0x80800001; valaddr_reg:x3; val_offset:49383*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49383*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16462:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x239293 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea39293; op2val:0x80000000;
op3val:0x80800003; valaddr_reg:x3; val_offset:49386*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49386*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16463:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x239293 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea39293; op2val:0x80000000;
op3val:0x80800007; valaddr_reg:x3; val_offset:49389*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49389*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16464:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x239293 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea39293; op2val:0x80000000;
op3val:0x80999999; valaddr_reg:x3; val_offset:49392*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49392*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16465:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x239293 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea39293; op2val:0x80000000;
op3val:0x80a49249; valaddr_reg:x3; val_offset:49395*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49395*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16466:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x239293 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea39293; op2val:0x80000000;
op3val:0x80b33333; valaddr_reg:x3; val_offset:49398*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49398*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16467:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x239293 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea39293; op2val:0x80000000;
op3val:0x80b6db6d; valaddr_reg:x3; val_offset:49401*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49401*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16468:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x239293 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea39293; op2val:0x80000000;
op3val:0x80bbbbbb; valaddr_reg:x3; val_offset:49404*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49404*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16469:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x239293 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea39293; op2val:0x80000000;
op3val:0x80c44444; valaddr_reg:x3; val_offset:49407*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49407*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16470:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x239293 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea39293; op2val:0x80000000;
op3val:0x80cccccc; valaddr_reg:x3; val_offset:49410*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49410*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16471:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x239293 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea39293; op2val:0x80000000;
op3val:0x80db6db6; valaddr_reg:x3; val_offset:49413*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49413*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16472:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x239293 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea39293; op2val:0x80000000;
op3val:0x80e66666; valaddr_reg:x3; val_offset:49416*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49416*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16473:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x239293 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea39293; op2val:0x80000000;
op3val:0x80edb6db; valaddr_reg:x3; val_offset:49419*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49419*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16474:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x239293 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea39293; op2val:0x80000000;
op3val:0x80fffff8; valaddr_reg:x3; val_offset:49422*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49422*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16475:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x239293 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea39293; op2val:0x80000000;
op3val:0x80fffffc; valaddr_reg:x3; val_offset:49425*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49425*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16476:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x239293 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea39293; op2val:0x80000000;
op3val:0x80fffffe; valaddr_reg:x3; val_offset:49428*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49428*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16477:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x239293 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea39293; op2val:0x80000000;
op3val:0x8d800000; valaddr_reg:x3; val_offset:49431*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49431*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16478:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x239293 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea39293; op2val:0x80000000;
op3val:0x8d800001; valaddr_reg:x3; val_offset:49434*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49434*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16479:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x239293 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea39293; op2val:0x80000000;
op3val:0x8d800003; valaddr_reg:x3; val_offset:49437*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49437*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16480:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x239293 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea39293; op2val:0x80000000;
op3val:0x8d800007; valaddr_reg:x3; val_offset:49440*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49440*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16481:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x239293 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea39293; op2val:0x80000000;
op3val:0x8d80000f; valaddr_reg:x3; val_offset:49443*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49443*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16482:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x239293 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea39293; op2val:0x80000000;
op3val:0x8d80001f; valaddr_reg:x3; val_offset:49446*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49446*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16483:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x239293 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea39293; op2val:0x80000000;
op3val:0x8d80003f; valaddr_reg:x3; val_offset:49449*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49449*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16484:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x239293 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea39293; op2val:0x80000000;
op3val:0x8d80007f; valaddr_reg:x3; val_offset:49452*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49452*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16485:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x239293 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea39293; op2val:0x80000000;
op3val:0x8d8000ff; valaddr_reg:x3; val_offset:49455*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49455*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16486:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x239293 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea39293; op2val:0x80000000;
op3val:0x8d8001ff; valaddr_reg:x3; val_offset:49458*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49458*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16487:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x239293 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea39293; op2val:0x80000000;
op3val:0x8d8003ff; valaddr_reg:x3; val_offset:49461*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49461*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16488:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x239293 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea39293; op2val:0x80000000;
op3val:0x8d8007ff; valaddr_reg:x3; val_offset:49464*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49464*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16489:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x239293 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea39293; op2val:0x80000000;
op3val:0x8d800fff; valaddr_reg:x3; val_offset:49467*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49467*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16490:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x239293 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea39293; op2val:0x80000000;
op3val:0x8d801fff; valaddr_reg:x3; val_offset:49470*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49470*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16491:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x239293 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea39293; op2val:0x80000000;
op3val:0x8d803fff; valaddr_reg:x3; val_offset:49473*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49473*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16492:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x239293 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea39293; op2val:0x80000000;
op3val:0x8d807fff; valaddr_reg:x3; val_offset:49476*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49476*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16493:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x239293 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea39293; op2val:0x80000000;
op3val:0x8d80ffff; valaddr_reg:x3; val_offset:49479*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49479*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16494:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x239293 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea39293; op2val:0x80000000;
op3val:0x8d81ffff; valaddr_reg:x3; val_offset:49482*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49482*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16495:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x239293 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea39293; op2val:0x80000000;
op3val:0x8d83ffff; valaddr_reg:x3; val_offset:49485*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49485*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16496:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x239293 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea39293; op2val:0x80000000;
op3val:0x8d87ffff; valaddr_reg:x3; val_offset:49488*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49488*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16497:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x239293 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea39293; op2val:0x80000000;
op3val:0x8d8fffff; valaddr_reg:x3; val_offset:49491*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49491*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16498:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x239293 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea39293; op2val:0x80000000;
op3val:0x8d9fffff; valaddr_reg:x3; val_offset:49494*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49494*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16499:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x239293 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea39293; op2val:0x80000000;
op3val:0x8dbfffff; valaddr_reg:x3; val_offset:49497*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49497*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16500:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x239293 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea39293; op2val:0x80000000;
op3val:0x8dc00000; valaddr_reg:x3; val_offset:49500*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49500*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16501:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x239293 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea39293; op2val:0x80000000;
op3val:0x8de00000; valaddr_reg:x3; val_offset:49503*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49503*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16502:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x239293 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea39293; op2val:0x80000000;
op3val:0x8df00000; valaddr_reg:x3; val_offset:49506*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49506*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16503:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x239293 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea39293; op2val:0x80000000;
op3val:0x8df80000; valaddr_reg:x3; val_offset:49509*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49509*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16504:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x239293 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea39293; op2val:0x80000000;
op3val:0x8dfc0000; valaddr_reg:x3; val_offset:49512*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49512*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16505:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x239293 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea39293; op2val:0x80000000;
op3val:0x8dfe0000; valaddr_reg:x3; val_offset:49515*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49515*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16506:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x239293 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea39293; op2val:0x80000000;
op3val:0x8dff0000; valaddr_reg:x3; val_offset:49518*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49518*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16507:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x239293 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea39293; op2val:0x80000000;
op3val:0x8dff8000; valaddr_reg:x3; val_offset:49521*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49521*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16508:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x239293 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea39293; op2val:0x80000000;
op3val:0x8dffc000; valaddr_reg:x3; val_offset:49524*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49524*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16509:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x239293 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea39293; op2val:0x80000000;
op3val:0x8dffe000; valaddr_reg:x3; val_offset:49527*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49527*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16510:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x239293 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea39293; op2val:0x80000000;
op3val:0x8dfff000; valaddr_reg:x3; val_offset:49530*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49530*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16511:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x239293 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea39293; op2val:0x80000000;
op3val:0x8dfff800; valaddr_reg:x3; val_offset:49533*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49533*0 + 3*128*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2124484347,32,FLEN)
NAN_BOXED(6666780,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2124484347,32,FLEN)
NAN_BOXED(6666780,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2124484347,32,FLEN)
NAN_BOXED(6666780,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2124484347,32,FLEN)
NAN_BOXED(6666780,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2124484347,32,FLEN)
NAN_BOXED(6666780,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2124484347,32,FLEN)
NAN_BOXED(6666780,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2124484347,32,FLEN)
NAN_BOXED(6666780,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2124484347,32,FLEN)
NAN_BOXED(6666780,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2124484347,32,FLEN)
NAN_BOXED(6666780,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2124484347,32,FLEN)
NAN_BOXED(6666780,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2124484347,32,FLEN)
NAN_BOXED(6666780,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2124484347,32,FLEN)
NAN_BOXED(6666780,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2124484347,32,FLEN)
NAN_BOXED(6666780,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2124484347,32,FLEN)
NAN_BOXED(6666780,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2124484347,32,FLEN)
NAN_BOXED(6666780,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872257,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872259,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872263,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2157549977,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2158269001,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2159227699,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2159467373,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2159786939,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2160346180,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2160905420,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2161864118,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2162583142,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2163062491,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260856,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260860,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260862,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348810240,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348810241,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348810243,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348810247,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348810255,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348810271,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348810303,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348810367,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348810495,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348810751,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348811263,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348812287,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348814335,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348818431,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348826623,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348843007,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348875775,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348941311,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2349072383,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2349334527,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2349858815,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2350907391,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2353004543,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2353004544,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2355101696,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2356150272,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2356674560,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2356936704,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357067776,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357133312,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357166080,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357182464,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357190656,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357194752,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357196800,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357197824,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357198336,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357198592,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357198720,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357198784,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357198816,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357198832,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357198840,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357198844,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357198846,32,FLEN)
NAN_BOXED(2124501657,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357198847,32,FLEN)
NAN_BOXED(2124649107,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872257,32,FLEN)
NAN_BOXED(2124649107,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872259,32,FLEN)
NAN_BOXED(2124649107,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872263,32,FLEN)
NAN_BOXED(2124649107,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2157549977,32,FLEN)
NAN_BOXED(2124649107,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2158269001,32,FLEN)
NAN_BOXED(2124649107,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2159227699,32,FLEN)
NAN_BOXED(2124649107,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2159467373,32,FLEN)
NAN_BOXED(2124649107,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2159786939,32,FLEN)
NAN_BOXED(2124649107,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2160346180,32,FLEN)
NAN_BOXED(2124649107,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2160905420,32,FLEN)
NAN_BOXED(2124649107,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2161864118,32,FLEN)
NAN_BOXED(2124649107,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2162583142,32,FLEN)
NAN_BOXED(2124649107,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2163062491,32,FLEN)
NAN_BOXED(2124649107,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260856,32,FLEN)
NAN_BOXED(2124649107,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260860,32,FLEN)
NAN_BOXED(2124649107,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260862,32,FLEN)
NAN_BOXED(2124649107,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373976064,32,FLEN)
NAN_BOXED(2124649107,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373976065,32,FLEN)
NAN_BOXED(2124649107,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373976067,32,FLEN)
NAN_BOXED(2124649107,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373976071,32,FLEN)
NAN_BOXED(2124649107,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373976079,32,FLEN)
NAN_BOXED(2124649107,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373976095,32,FLEN)
NAN_BOXED(2124649107,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373976127,32,FLEN)
NAN_BOXED(2124649107,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373976191,32,FLEN)
NAN_BOXED(2124649107,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373976319,32,FLEN)
NAN_BOXED(2124649107,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373976575,32,FLEN)
NAN_BOXED(2124649107,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373977087,32,FLEN)
NAN_BOXED(2124649107,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373978111,32,FLEN)
NAN_BOXED(2124649107,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373980159,32,FLEN)
NAN_BOXED(2124649107,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373984255,32,FLEN)
NAN_BOXED(2124649107,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373992447,32,FLEN)
NAN_BOXED(2124649107,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2374008831,32,FLEN)
NAN_BOXED(2124649107,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2374041599,32,FLEN)
NAN_BOXED(2124649107,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2374107135,32,FLEN)
NAN_BOXED(2124649107,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2374238207,32,FLEN)
NAN_BOXED(2124649107,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2374500351,32,FLEN)
NAN_BOXED(2124649107,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2375024639,32,FLEN)
NAN_BOXED(2124649107,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2376073215,32,FLEN)
NAN_BOXED(2124649107,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2378170367,32,FLEN)
NAN_BOXED(2124649107,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2378170368,32,FLEN)
NAN_BOXED(2124649107,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2380267520,32,FLEN)
NAN_BOXED(2124649107,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2381316096,32,FLEN)
NAN_BOXED(2124649107,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2381840384,32,FLEN)
NAN_BOXED(2124649107,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2382102528,32,FLEN)
NAN_BOXED(2124649107,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2382233600,32,FLEN)
NAN_BOXED(2124649107,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2382299136,32,FLEN)
NAN_BOXED(2124649107,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2382331904,32,FLEN)
NAN_BOXED(2124649107,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2382348288,32,FLEN)
NAN_BOXED(2124649107,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2382356480,32,FLEN)
NAN_BOXED(2124649107,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2382360576,32,FLEN)
NAN_BOXED(2124649107,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2382362624,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
