// Seed: 2407845914
module module_0;
  logic id_1, id_2 = ~id_2;
  wire id_3;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output wor id_1,
    input tri id_2,
    output tri0 id_3,
    output supply1 id_4,
    input wand id_5,
    input wire id_6,
    input wor id_7,
    output logic id_8
);
  localparam id_10 = 1, id_11 = -1, id_12 = -1 && (id_10);
  parameter id_13 = id_10 !== -1;
  reg id_14 = -1 < -1;
  parameter id_15 = id_11;
  always @(posedge id_11) begin : LABEL_0
    id_14 = -1;
  end
  wand id_16 = -1 !=? -1;
  initial begin : LABEL_1
    if (1) id_8 = id_15;
  end
  module_0 modCall_1 ();
  logic id_17 = id_0;
  tri   id_18 = -1;
endmodule
