
---------- Begin Simulation Statistics ----------
final_tick                                13914558500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 117385                       # Simulator instruction rate (inst/s)
host_mem_usage                                 661260                       # Number of bytes of host memory used
host_op_rate                                   234004                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    96.18                       # Real time elapsed on the host
host_tick_rate                              144665356                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11290577                       # Number of instructions simulated
sim_ops                                      22507585                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.013915                       # Number of seconds simulated
sim_ticks                                 13914558500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   8126439                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6523968                       # number of cc regfile writes
system.cpu.committedInsts                    11290577                       # Number of Instructions Simulated
system.cpu.committedOps                      22507585                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.464809                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.464809                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   9617553                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  9568441                       # number of floating regfile writes
system.cpu.idleCycles                           36144                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                29140                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1625510                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.096494                       # Inst execution rate
system.cpu.iew.exec_refs                     12692766                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      26754                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 7507577                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4868578                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  1                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              4639                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                27438                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            22863441                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              12666012                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             55917                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              30514460                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  54034                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               4021871                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  25411                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               4161121                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             17                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1452                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          27688                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  23351328                       # num instructions consuming a value
system.cpu.iew.wb_count                      22635273                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.727255                       # average fanout of values written-back
system.cpu.iew.wb_producers                  16982363                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.813367                       # insts written-back per cycle
system.cpu.iew.wb_sent                       22637201                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 36767780                       # number of integer regfile reads
system.cpu.int_regfile_writes                11391048                       # number of integer regfile writes
system.cpu.ipc                               0.405711                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.405711                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               782      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              11495918     37.60%     37.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    5      0.00%     37.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    25      0.00%     37.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             3203848     10.48%     48.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     48.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     48.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     48.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     48.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     48.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     48.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     48.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     48.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     48.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  210      0.00%     48.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     48.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   48      0.00%     48.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 219      0.00%     48.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     48.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     48.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     48.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     48.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     48.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     48.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1594413      5.22%     53.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     53.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     53.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     53.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     53.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     53.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        1569839      5.14%     58.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     58.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     58.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     58.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     58.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     58.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     58.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     58.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     58.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     58.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     58.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     58.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     58.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     58.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     58.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     58.44% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              4539685     14.85%     73.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1728      0.01%     73.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         8138546     26.62%     99.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          25111      0.08%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               30570377                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                16047602                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            30640852                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      9592646                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            9856619                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2931509                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.095894                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   97879      3.34%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     11      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      1      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            15837      0.54%      3.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      3.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      3.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      3.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      3.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      3.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      3.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      3.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      3.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      3.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      3.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      3.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      3.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      3.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      3.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      3.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      3.88% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1367701     46.66%     50.53% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    21      0.00%     50.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           1450050     49.46%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                7      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               17453502                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           61254697                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     13042627                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          13362688                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   22863438                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  30570377                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   3                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          355850                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             30312                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       518104                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      27792974                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.099932                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.903471                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            18224392     65.57%     65.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3001657     10.80%     76.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1082428      3.89%     80.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1016649      3.66%     83.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1995876      7.18%     91.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1237207      4.45%     95.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              680348      2.45%     98.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              333046      1.20%     99.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              221371      0.80%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        27792974                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.098503                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads               953                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              923                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4868578                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               27438                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                15953728                       # number of misc regfile reads
system.cpu.numCycles                         27829118                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             295                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       168382                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        369950                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1430724                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1662                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2862927                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1662                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 1685145                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1683914                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             25451                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1657825                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1657068                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.954338                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     297                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             285                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 19                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              266                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           91                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          359658                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts             25378                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     27735438                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.811510                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.150654                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        23179343     83.57%     83.57% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          494785      1.78%     85.36% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          494816      1.78%     87.14% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1368291      4.93%     92.07% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4           15527      0.06%     92.13% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          134289      0.48%     92.61% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           47182      0.17%     92.78% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          107990      0.39%     93.17% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1893215      6.83%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     27735438                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             11290577                       # Number of instructions committed
system.cpu.commit.opsCommitted               22507585                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4810626                       # Number of memory references committed
system.cpu.commit.loads                       4784452                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1620560                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    9542479                       # Number of committed floating point instructions.
system.cpu.commit.integer                    16130166                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                   143                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass          279      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     11392610     50.62%     50.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult            5      0.00%     50.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           21      0.00%     50.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      3139623     13.95%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu           96      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt           46      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          215      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      1594320      7.08%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult      1569744      6.97%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      1620342      7.20%     85.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite         1140      0.01%     85.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      3164110     14.06%     99.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        25034      0.11%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     22507585                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1893215                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      1599084                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1599084                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1599084                       # number of overall hits
system.cpu.dcache.overall_hits::total         1599084                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3325237                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3325237                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3325237                       # number of overall misses
system.cpu.dcache.overall_misses::total       3325237                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 179182285998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 179182285998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 179182285998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 179182285998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4924321                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4924321                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4924321                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4924321                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.675268                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.675268                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.675268                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.675268                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 53885.568457                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53885.568457                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 53885.568457                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53885.568457                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7655969                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1035008                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.397014                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            2                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1808                       # number of writebacks
system.cpu.dcache.writebacks::total              1808                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1893505                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1893505                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1893505                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1893505                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1431732                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1431732                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1431732                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1431732                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  34403085498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  34403085498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  34403085498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  34403085498                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.290747                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.290747                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.290747                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.290747                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24028.998093                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24028.998093                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24028.998093                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24028.998093                       # average overall mshr miss latency
system.cpu.dcache.replacements                1430708                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1573024                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1573024                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3325122                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3325122                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 179173391000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 179173391000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4898146                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4898146                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.678853                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.678853                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 53884.757010                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53884.757010                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data      1893503                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1893503                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1431619                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1431619                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  34394407500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  34394407500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.292278                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.292278                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24024.833074                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24024.833074                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        26060                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          26060                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          115                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          115                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      8894998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      8894998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        26175                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        26175                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004394                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004394                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77347.808696                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77347.808696                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          113                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          113                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      8677998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8677998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004317                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004317                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76796.442478                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76796.442478                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13914558500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1020.903275                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3030816                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1431732                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.116888                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.903275                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996976                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996976                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          556                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          468                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          40826300                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         40826300                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13914558500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1310966                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              22884562                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   2355962                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1216073                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  25411                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1627678                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   216                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               23116053                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                   883                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     4929174                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       26757                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        127771                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            20                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13914558500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13914558500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13914558500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            3338317                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       11795276                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1685145                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1657384                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      24427971                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   51240                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  151                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles           880                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   3318471                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  7499                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           27792974                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              0.846311                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.132220                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 22608006     81.34%     81.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1540879      5.54%     86.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   146928      0.53%     87.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   166901      0.60%     88.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   179683      0.65%     88.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  1510450      5.43%     94.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                    58718      0.21%     94.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                    88496      0.32%     94.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1492913      5.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             27792974                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.060553                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.423847                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      3317858                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3317858                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3317858                       # number of overall hits
system.cpu.icache.overall_hits::total         3317858                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          613                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            613                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          613                       # number of overall misses
system.cpu.icache.overall_misses::total           613                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     47966499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     47966499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     47966499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     47966499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3318471                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3318471                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3318471                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3318471                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000185                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000185                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000185                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000185                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78248.774878                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78248.774878                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78248.774878                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78248.774878                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          365                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           73                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           16                       # number of writebacks
system.cpu.icache.writebacks::total                16                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          142                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          142                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          142                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          142                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          471                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          471                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          471                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          471                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     38429999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38429999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     38429999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38429999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000142                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000142                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000142                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000142                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 81592.354565                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81592.354565                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 81592.354565                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81592.354565                       # average overall mshr miss latency
system.cpu.icache.replacements                     16                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3317858                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3317858                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          613                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           613                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     47966499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     47966499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3318471                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3318471                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000185                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000185                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78248.774878                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78248.774878                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          142                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          142                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          471                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          471                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     38429999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38429999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 81592.354565                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81592.354565                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13914558500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           415.517408                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3318328                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               470                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7060.272340                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   415.517408                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.405779                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.405779                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          454                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          414                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.443359                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6637412                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6637412                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13914558500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     3318627                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           198                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13914558500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13914558500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13914558500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                         188                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   84126                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                    2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  17                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                   1264                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                1012832                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  13914558500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  25411                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1767229                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                12693515                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles             34                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3045500                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              10261285                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               22974695                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 74906                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                3015645                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                8634402                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   6946                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            27872240                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    47624152                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 21382676                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   9789642                       # Number of floating rename lookups
system.cpu.rename.committedMaps              27317465                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                   554769                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                       3                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   3                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   6264604                       # count of insts added to the skid buffer
system.cpu.rob.reads                         48709219                       # The number of ROB reads
system.cpu.rob.writes                        45792046                       # The number of ROB writes
system.cpu.thread_0.numInsts                 11290577                       # Number of Instructions committed
system.cpu.thread_0.numOps                   22507585                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    3                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1230631                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1230634                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   3                       # number of overall hits
system.l2.overall_hits::.cpu.data             1230631                       # number of overall hits
system.l2.overall_hits::total                 1230634                       # number of overall hits
system.l2.demand_misses::.cpu.inst                468                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             201101                       # number of demand (read+write) misses
system.l2.demand_misses::total                 201569                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               468                       # number of overall misses
system.l2.overall_misses::.cpu.data            201101                       # number of overall misses
system.l2.overall_misses::total                201569                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     37689500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  18795050000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18832739500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     37689500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  18795050000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18832739500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              471                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1431732                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1432203                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             471                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1431732                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1432203                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.993631                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.140460                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.140741                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.993631                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.140460                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.140741                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80533.119658                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 93460.748579                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93430.733397                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80533.119658                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 93460.748579                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93430.733397                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1425                       # number of writebacks
system.l2.writebacks::total                      1425                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           468                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        201101                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            201569                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          468                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       201101                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           201569                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     33019500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  16784040000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16817059500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     33019500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  16784040000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16817059500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.993631                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.140460                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.140741                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.993631                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.140460                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.140741                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70554.487179                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 83460.748579                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83430.783007                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70554.487179                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 83460.748579                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83430.783007                       # average overall mshr miss latency
system.l2.replacements                         168807                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1808                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1808                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1808                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1808                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           16                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               16                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           16                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           16                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1237                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1237                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                 4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     4                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             109                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 109                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      8465000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       8465000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           113                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               113                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.964602                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.964602                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77660.550459                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77660.550459                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          109                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            109                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      7375000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      7375000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.964602                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.964602                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67660.550459                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67660.550459                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          468                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              468                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     37689500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     37689500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          471                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            471                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.993631                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.993631                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80533.119658                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80533.119658                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          468                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          468                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     33019500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     33019500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.993631                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.993631                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70554.487179                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70554.487179                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       1230627                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1230627                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       200992                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          200992                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  18786585000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  18786585000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      1431619                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1431619                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.140395                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.140395                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 93469.317187                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93469.317187                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       200992                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       200992                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  16776665000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  16776665000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.140395                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.140395                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83469.317187                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83469.317187                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  13914558500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 29708.761182                       # Cycle average of tags in use
system.l2.tags.total_refs                     2861689                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    201575                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     14.196646                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.864977                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        59.186298                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     29648.709907                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001806                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.904807                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.906639                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          151                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1272                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        11748                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        17334                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2263                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  23104991                       # Number of tag accesses
system.l2.tags.data_accesses                 23104991                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13914558500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      1425.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       467.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    201094.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002074701250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           84                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           84                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              388030                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1319                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      201568                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1425                       # Number of write requests accepted
system.mem_ctrls.readBursts                    201568                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1425                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      7                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.94                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.27                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                201568                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1425                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  102688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   93303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     590                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           84                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean           2322                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    705.861934                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3299.991972                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511            48     57.14%     57.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           11     13.10%     70.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            2      2.38%     72.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            1      1.19%     73.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167            9     10.71%     84.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679           10     11.90%     96.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191            2      2.38%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13824-14335            1      1.19%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            84                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           84                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.666667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.641357                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.935683                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               55     65.48%     65.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      2.38%     67.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               27     32.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            84                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12900352                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                91200                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    927.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   13914467000                       # Total gap between requests
system.mem_ctrls.avgGap                      68546.54                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        29888                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     12870016                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        89600                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 2147966.103272338863                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 924931682.165840864182                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 6439298.810666540638                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          467                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       201101                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         1425                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     13807500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   8502931250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 314918927750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29566.38                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     42281.89                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 220995738.77                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        29888                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     12870464                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12900352                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        29888                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        29888                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        91200                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        91200                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          467                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       201101                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         201568                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1425                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1425                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      2147966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    924963879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        927111845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      2147966                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2147966                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      6554286                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         6554286                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      6554286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      2147966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    924963879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       933666131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               201561                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                1400                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12878                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        12887                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12627                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12393                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        12583                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12386                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12691                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12843                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12852                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12805                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12419                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12359                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12386                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12409                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12421                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12622                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           39                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3           19                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          128                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            5                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          173                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          297                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          334                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          361                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10           36                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            8                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4737470000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1007805000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8516738750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                23503.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           42253.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              108084                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1186                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            53.62                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           84.71                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        93689                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   138.642189                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    89.530653                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   220.413059                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        68544     73.16%     73.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        17519     18.70%     91.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          829      0.88%     92.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          575      0.61%     93.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          493      0.53%     93.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          491      0.52%     94.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          475      0.51%     94.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          382      0.41%     95.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4381      4.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        93689                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12899904                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              89600                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              927.079648                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                6.439299                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.29                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                7.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               53.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  13914558500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       339442740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       180414300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      723196320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       3450420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1098361680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   5073770640                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1070541600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    8489177700                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   610.093213                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2556228500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    464620000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  10893710000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       329511000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       175135455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      715949220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       3857580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1098361680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   4479881370                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1570658880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    8373355185                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   601.769376                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3826636750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    464620000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   9623301750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  13914558500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             201459                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1425                       # Transaction distribution
system.membus.trans_dist::CleanEvict           166957                       # Transaction distribution
system.membus.trans_dist::ReadExReq               109                       # Transaction distribution
system.membus.trans_dist::ReadExResp              109                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        201459                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       571518                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       571518                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 571518                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     12991552                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     12991552                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                12991552                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            201568                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  201568    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              201568                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  13914558500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           416170000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1082440000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           1432089                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         3233                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           16                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1596282                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              113                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             113                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           471                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1431619                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          957                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4294172                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               4295129                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        31104                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     91746560                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               91777664                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          168807                       # Total snoops (count)
system.tol2bus.snoopTraffic                     91200                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1601010                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001038                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.032203                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1599348     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1662      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1601010                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  13914558500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1433287500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            705000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2147598000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            15.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
