[input_output]
; input_path - write the name of the input file 
input_path=EPFL/adder.v
; input_format - the allowed values: verilog, blif
input_format=verilog
; output_path - write the desired name of the netlist generated using ABC 
output_path=temp

[abc]
; abc_dir_path - write the path to your ABC directory
abc_dir_path=/home/student/abc

[SIMPLER_Mapping]
; Max_num_gates - write the maximum number of gates the tool allows
Max_num_gates=20000
; ROW_SIZE - write all the desired row sizes (including the cells storing the inputs)
ROW_SIZE=[1024]
; generate_json,print_mapping,print_warnings - the allowed values: True/False 
generate_json=True
print_mapping=True
print_warnings=True
end_of_line_output=False
