Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/ise/ISE/CS226_OSPF/OSPF/Dijkstra_tb_isim_beh.exe -prj /home/ise/ISE/CS226_OSPF/OSPF/Dijkstra_tb_beh.prj Dijkstra_tb 
ISim P.20160913 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/ISE/CS226_OSPF/OSPF/ipcore_dir/RAMDijkstra.vhd" into library work
Parsing VHDL file "/home/ise/ISE/CS226_OSPF/OSPF/Comparator_Simple.vhd" into library work
Parsing VHDL file "/home/ise/ISE/CS226_OSPF/OSPF/Comparator_Single.vhd" into library work
Parsing VHDL file "/home/ise/ISE/CS226_OSPF/OSPF/Comparator.vhd" into library work
Parsing VHDL file "/home/ise/ISE/CS226_OSPF/OSPF/Dijkstra.vhd" into library work
Parsing VHDL file "/home/ise/ISE/CS226_OSPF/OSPF/Dijkstra_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 103132 KB
Fuse CPU Usage: 1490 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity Comparator_Simple [\Comparator_Simple(6,6)\]
Compiling architecture behavioral of entity Comparator_Single [\Comparator_Single(6,6,5)\]
Compiling architecture behavioral of entity Comparator_Single [\Comparator_Single(6,6,4)\]
Compiling architecture behavioral of entity Comparator_Single [\Comparator_Single(6,6,3)\]
Compiling architecture behavioral of entity Comparator_Single [\Comparator_Single(6,6,2)\]
Compiling architecture behavioral of entity Comparator_Single [\Comparator_Single(6,6,1)\]
Compiling architecture behavioral of entity Comparator [\Comparator(6,6)\]
Compiling architecture behavioral of entity Dijkstra [\Dijkstra(8,6,6)\]
Compiling package textio
Compiling package std_logic_textio
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V7_3_output_stage [\BLK_MEM_GEN_V7_3_output_stage("...]
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V7_3_output_stage [\BLK_MEM_GEN_V7_3_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity BLK_MEM_GEN_V7_3_softecc_output_reg_stage [\BLK_MEM_GEN_V7_3_softecc_output...]
Compiling architecture mem_module_behavioral of entity BLK_MEM_GEN_V7_3_mem_module [\BLK_MEM_GEN_V7_3_mem_module("bl...]
Compiling architecture behavioral of entity BLK_MEM_GEN_V7_3 [\BLK_MEM_GEN_V7_3("blk_mem_gen_v...]
Compiling architecture ramdijkstra_a of entity RAMDijkstra [ramdijkstra_default]
Compiling architecture behavior of entity dijkstra_tb
Time Resolution for simulation is 1ps.
Compiled 36 VHDL Units
Built simulation executable /home/ise/ISE/CS226_OSPF/OSPF/Dijkstra_tb_isim_beh.exe
Fuse Memory Usage: 126388 KB
Fuse CPU Usage: 2060 ms
GCC CPU Usage: 1290 ms
