<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en" dir="ltr">
	<head>
		<meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
		<meta http-equiv="Content-Style-Type" content="text/css" />
		<meta name="generator" content="MediaWiki 1.15alpha" />
		<meta name="keywords" content="Multi-core,Articles with unsourced statements since January 2009,Articles with unsourced statements since December 2007,CPU technologies,128-bit,32-bit,64-bit,8-bit,AMD,AMD FireStream,ARM Cortex-A9 MPCore" />
		<link rel="alternate" type="application/x-wiki" title="Edit this page" href="/w/index.php?title=Multi-core&amp;action=edit" />
		<link rel="edit" title="Edit this page" href="/w/index.php?title=Multi-core&amp;action=edit" />
		<link rel="apple-touch-icon" href="http://en.wikipedia.org/apple-touch-icon.png" />
		<link rel="shortcut icon" href="/favicon.ico" />
		<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="Wikipedia (en)" />
		<link rel="copyright" href="http://www.gnu.org/copyleft/fdl.html" />
		<link rel="alternate" type="application/rss+xml" title="Wikipedia RSS Feed" href="/w/index.php?title=Special:RecentChanges&amp;feed=rss" />
		<link rel="alternate" type="application/atom+xml" title="Wikipedia Atom Feed" href="/w/index.php?title=Special:RecentChanges&amp;feed=atom" />
		<title>Multi-core - Wikipedia, the free encyclopedia</title>
		<link rel="stylesheet" href="/skins-1.5/common/shared.css?207xx" type="text/css" media="screen" />
		<link rel="stylesheet" href="/skins-1.5/common/commonPrint.css?207xx" type="text/css" media="print" />
		<link rel="stylesheet" href="/skins-1.5/monobook/main.css?207xx" type="text/css" media="screen" />
		<link rel="stylesheet" href="/skins-1.5/chick/main.css?207xx" type="text/css" media="handheld" />
		<!--[if lt IE 5.5000]><link rel="stylesheet" href="/skins-1.5/monobook/IE50Fixes.css?207xx" type="text/css" media="screen" /><![endif]-->
		<!--[if IE 5.5000]><link rel="stylesheet" href="/skins-1.5/monobook/IE55Fixes.css?207xx" type="text/css" media="screen" /><![endif]-->
		<!--[if IE 6]><link rel="stylesheet" href="/skins-1.5/monobook/IE60Fixes.css?207xx" type="text/css" media="screen" /><![endif]-->
		<!--[if IE 7]><link rel="stylesheet" href="/skins-1.5/monobook/IE70Fixes.css?207xx" type="text/css" media="screen" /><![endif]-->
		<link rel="stylesheet" href="/w/index.php?title=MediaWiki:Common.css&amp;usemsgcache=yes&amp;ctype=text%2Fcss&amp;smaxage=2678400&amp;action=raw&amp;maxage=2678400" type="text/css" />
		<link rel="stylesheet" href="/w/index.php?title=MediaWiki:Print.css&amp;usemsgcache=yes&amp;ctype=text%2Fcss&amp;smaxage=2678400&amp;action=raw&amp;maxage=2678400" type="text/css" media="print" />
		<link rel="stylesheet" href="/w/index.php?title=MediaWiki:Handheld.css&amp;usemsgcache=yes&amp;ctype=text%2Fcss&amp;smaxage=2678400&amp;action=raw&amp;maxage=2678400" type="text/css" media="handheld" />
		<link rel="stylesheet" href="/w/index.php?title=MediaWiki:Monobook.css&amp;usemsgcache=yes&amp;ctype=text%2Fcss&amp;smaxage=2678400&amp;action=raw&amp;maxage=2678400" type="text/css" />
		<link rel="stylesheet" href="/w/index.php?title=-&amp;action=raw&amp;maxage=2678400&amp;gen=css" type="text/css" />
		<!--[if lt IE 7]><script type="text/javascript" src="/skins-1.5/common/IEFixes.js?207xx"></script>
		<meta http-equiv="imagetoolbar" content="no" /><![endif]-->

		<script type= "text/javascript">/*<![CDATA[*/
		var skin = "monobook";
		var stylepath = "/skins-1.5";
		var wgArticlePath = "/wiki/$1";
		var wgScriptPath = "/w";
		var wgScript = "/w/index.php";
		var wgVariantArticlePath = false;
		var wgActionPaths = {};
		var wgServer = "http://en.wikipedia.org";
		var wgCanonicalNamespace = "";
		var wgCanonicalSpecialPageName = false;
		var wgNamespaceNumber = 0;
		var wgPageName = "Multi-core";
		var wgTitle = "Multi-core";
		var wgAction = "view";
		var wgArticleId = "3503207";
		var wgIsArticle = true;
		var wgUserName = null;
		var wgUserGroups = null;
		var wgUserLanguage = "en";
		var wgContentLanguage = "en";
		var wgBreakFrames = false;
		var wgCurRevisionId = 281243867;
		var wgVersion = "1.15alpha";
		var wgEnableAPI = true;
		var wgEnableWriteAPI = true;
		var wgSeparatorTransformTable = ["", ""];
		var wgDigitTransformTable = ["", ""];
		var wgMWSuggestTemplate = "http://en.wikipedia.org/w/api.php?action=opensearch\x26search={searchTerms}\x26namespace={namespaces}\x26suggest";
		var wgDBname = "enwiki";
		var wgSearchNamespaces = [0];
		var wgMWSuggestMessages = ["with suggestions", "no suggestions"];
		var wgRestrictionEdit = [];
		var wgRestrictionMove = [];
		/*]]>*/</script>

		<script type="text/javascript" src="/skins-1.5/common/wikibits.js?207xx"><!-- wikibits js --></script>
		<!-- Head Scripts -->
		<script type="text/javascript" src="/skins-1.5/common/ajax.js?207xx"></script>
		<script type="text/javascript" src="/skins-1.5/common/mwsuggest.js?207xx"></script>
<script type="text/javascript">/*<![CDATA[*/
var wgNotice='';var wgNoticeLocal='';
/*]]>*/</script>		<script type="text/javascript" src="http://upload.wikimedia.org/centralnotice/wikipedia/en/centralnotice.js?207xx"></script>
		<script type="text/javascript" src="/w/index.php?title=-&amp;action=raw&amp;gen=js&amp;useskin=monobook"><!-- site js --></script>
	</head>
<body class="mediawiki ltr ns-0 ns-subject page-Multi-core skin-monobook">
	<div id="globalWrapper">
		<div id="column-content">
	<div id="content">
		<a name="top" id="top"></a>
		<div id="siteNotice"><script type='text/javascript'>if (wgNotice != '') document.writeln(wgNotice);</script></div>		<h1 id="firstHeading" class="firstHeading">Multi-core</h1>
		<div id="bodyContent">
			<h3 id="siteSub">From Wikipedia, the free encyclopedia</h3>
			<div id="contentSub"></div>
									<div id="jump-to-nav">Jump to: <a href="#column-one">navigation</a>, <a href="#searchInput">search</a></div>			<!-- start content -->
			<table class="metadata plainlinks ambox ambox-style" style="">
<tr>
<td class="mbox-image">
<div style="width: 52px;"><a href="/wiki/File:Ambox_style.png" class="image" title="Ambox style.png"><img alt="" src="http://upload.wikimedia.org/wikipedia/en/d/d6/Ambox_style.png" width="40" height="40" border="0" /></a></div>
</td>
<td class="mbox-text" style="">To comply with Wikipedia's <a href="/wiki/Wikipedia:LEAD" title="Wikipedia:LEAD" class="mw-redirect">guidelines</a>, the <b>introduction of this article may need to be rewritten.</b> Please discuss this issue on the <a href="/wiki/Talk:Multi-core" title="Talk:Multi-core">talk page</a> and read the <a href="/wiki/Wikipedia:Guide_to_layout" title="Wikipedia:Guide to layout" class="mw-redirect">layout guide</a> to make sure the section will be inclusive of all essential details. <span style="font-size:smaller; line-height:130%"><i>(October 2008)</i></span></td>
</tr>
</table>
<div class="thumb tright">
<div class="thumbinner" style="width:192px;"><a href="/wiki/File:Dual_Core_Generic.svg" class="image" title="Diagram of a generic dual core processor, with CPU-local level 1 caches, and a shared, on-die level 2 cache."><img alt="" src="http://upload.wikimedia.org/wikipedia/en/thumb/e/ec/Dual_Core_Generic.svg/190px-Dual_Core_Generic.svg.png" width="190" height="220" border="0" class="thumbimage" /></a>
<div class="thumbcaption">
<div class="magnify"><a href="/wiki/File:Dual_Core_Generic.svg" class="internal" title="Enlarge"><img src="/skins-1.5/common/images/magnify-clip.png" width="15" height="11" alt="" /></a></div>
Diagram of a generic dual core processor, with CPU-local level 1 caches, and a shared, on-die level 2 cache.</div>
</div>
</div>
<div class="thumb tright">
<div class="thumbinner" style="width:152px;"><a href="/wiki/File:E6750bs8.jpg" class="image" title="Intel Core 2 Duo E6750 is a dual core processor."><img alt="" src="http://upload.wikimedia.org/wikipedia/en/thumb/a/af/E6750bs8.jpg/150px-E6750bs8.jpg" width="150" height="100" border="0" class="thumbimage" /></a>
<div class="thumbcaption">
<div class="magnify"><a href="/wiki/File:E6750bs8.jpg" class="internal" title="Enlarge"><img src="/skins-1.5/common/images/magnify-clip.png" width="15" height="11" alt="" /></a></div>
<a href="/wiki/Intel" title="Intel" class="mw-redirect">Intel</a> <a href="/wiki/Core_2_Duo" title="Core 2 Duo" class="mw-redirect">Core 2 Duo</a> E6750 is a dual core processor.</div>
</div>
</div>
<div class="thumb tright">
<div class="thumbinner" style="width:152px;"><a href="/wiki/File:Athlon64x2-6400plus.jpg" class="image" title="AMD Athlon X2 6400+ is a dual core processor."><img alt="" src="http://upload.wikimedia.org/wikipedia/commons/thumb/f/fb/Athlon64x2-6400plus.jpg/150px-Athlon64x2-6400plus.jpg" width="150" height="100" border="0" class="thumbimage" /></a>
<div class="thumbcaption">
<div class="magnify"><a href="/wiki/File:Athlon64x2-6400plus.jpg" class="internal" title="Enlarge"><img src="/skins-1.5/common/images/magnify-clip.png" width="15" height="11" alt="" /></a></div>
<a href="/wiki/AMD" title="AMD" class="mw-redirect">AMD</a> <a href="/wiki/Athlon_64_X2" title="Athlon 64 X2">Athlon X2 6400+</a> is a dual core processor.</div>
</div>
</div>
<p>A <b>multi-core</b> processor (or <b>chip-level multiprocessor</b>, <b>CMP</b>) combines two or more independent <b>cores</b> (normally a <a href="/wiki/CPU" title="CPU" class="mw-redirect">CPU</a>) into a single package composed of a single <a href="/wiki/Integrated_circuit" title="Integrated circuit">integrated circuit</a> (IC), called a <a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">die</a>, or more dies packaged together. A <b>dual-core</b> processor contains two cores, and a <b>quad-core</b> processor contains four cores. A multi-core microprocessor implements <a href="/wiki/Multiprocessing" title="Multiprocessing">multiprocessing</a> in a single physical package. A processor with all cores on a single die is called a <b>monolithic processor</b>. Cores in a multicore device may share a single coherent <a href="/wiki/Cache" title="Cache">cache</a> at the highest on-device cache level (e.g. L2 for the <a href="/wiki/Intel_Corporation" title="Intel Corporation">Intel</a> Core 2) or may have separate caches (e.g. current <a href="/wiki/Advanced_Micro_Devices" title="Advanced Micro Devices">AMD</a> dual-core processors). The processors also share the same interconnect to the rest of the system. Each "core" independently implements optimizations such as <a href="/wiki/Superscalar" title="Superscalar">superscalar</a> execution, <a href="/wiki/Pipeline_(computing)" title="Pipeline (computing)">pipelining</a>, and <a href="/wiki/Multithreading_(computer_hardware)" title="Multithreading (computer hardware)">multithreading</a>. A system with <span class="texhtml"><i>n</i></span> cores is effective when it is presented with <span class="texhtml"><i>n</i></span> or more <a href="/wiki/Thread_(computer_science)" title="Thread (computer science)">threads</a> concurrently. The most commercially significant (or at least the most 'obvious') multi-core processors are those used in <a href="/wiki/Personal_computer" title="Personal computer">personal computers</a> (primarily from Intel and AMD) and game consoles (<i>e.g.</i>, the eight-core <a href="/wiki/Cell_microprocessor" title="Cell microprocessor" class="mw-redirect">Cell</a> processor in the <a href="/wiki/PS3" title="PS3" class="mw-redirect">PS3</a> and the three-core <a href="/wiki/Xenon_(processor)" title="Xenon (processor)">Xenon</a> processor in the <a href="/wiki/Xbox_360" title="Xbox 360">Xbox 360</a>). In this context, "multi" typically means a relatively small number of cores. However, the technology is widely used in other technology areas, especially those of <a href="/wiki/Embedded_processor" title="Embedded processor" class="mw-redirect">embedded processors</a>, such as <a href="/wiki/Network_processors" title="Network processors" class="mw-redirect">network processors</a> and <a href="/wiki/Digital_signal_processors" title="Digital signal processors" class="mw-redirect">digital signal processors</a>, and in <a href="/wiki/Graphics_Processing_Unit" title="Graphics Processing Unit" class="mw-redirect">GPUs</a>.</p>
<p>The amount of performance gained by the use of a multicore processor depends on the problem being solved and the algorithms used, as well as their implementation in software (<a href="/wiki/Amdahl%27s_law" title="Amdahl's law">Amdahl's law</a>). For so-called "<a href="/wiki/Embarrassingly_parallel" title="Embarrassingly parallel">embarrassingly parallel</a>" problems, a dual-core processor with two cores at 2GHz may perform very nearly as quickly as a single core of 4GHz.<sup id="cite_ref-0" class="reference"><a href="#cite_note-0" title=""><span>[</span>1<span>]</span></a></sup> Other problems, though, may not yield so much speedup. This all assumes, however, that the software has been designed to take advantage of available parallelism. If it hasn't, there will not be any speedup at all. However, the processor will <a href="/wiki/Multitask" title="Multitask" class="mw-redirect">multitask</a> better since it can run two programs at once, one on each core.</p>
<table id="toc" class="toc" summary="Contents">
<tr>
<td>
<div id="toctitle">
<h2>Contents</h2>
</div>
<ul>
<li class="toclevel-1"><a href="#Terminology"><span class="tocnumber">1</span> <span class="toctext">Terminology</span></a></li>
<li class="toclevel-1"><a href="#Development"><span class="tocnumber">2</span> <span class="toctext">Development</span></a>
<ul>
<li class="toclevel-2"><a href="#Commercial_incentives"><span class="tocnumber">2.1</span> <span class="toctext">Commercial incentives</span></a></li>
<li class="toclevel-2"><a href="#Advantages"><span class="tocnumber">2.2</span> <span class="toctext">Advantages</span></a></li>
<li class="toclevel-2"><a href="#Disadvantages"><span class="tocnumber">2.3</span> <span class="toctext">Disadvantages</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a href="#Hardware"><span class="tocnumber">3</span> <span class="toctext">Hardware</span></a>
<ul>
<li class="toclevel-2"><a href="#Trends"><span class="tocnumber">3.1</span> <span class="toctext">Trends</span></a></li>
<li class="toclevel-2"><a href="#Architecture"><span class="tocnumber">3.2</span> <span class="toctext">Architecture</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a href="#Software_impact"><span class="tocnumber">4</span> <span class="toctext">Software impact</span></a>
<ul>
<li class="toclevel-2"><a href="#Licensing"><span class="tocnumber">4.1</span> <span class="toctext">Licensing</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a href="#Embedded_applications"><span class="tocnumber">5</span> <span class="toctext">Embedded applications</span></a></li>
<li class="toclevel-1"><a href="#Commercial_examples"><span class="tocnumber">6</span> <span class="toctext">Commercial examples</span></a>
<ul>
<li class="toclevel-2"><a href="#Hardware_2"><span class="tocnumber">6.1</span> <span class="toctext">Hardware</span></a></li>
<li class="toclevel-2"><a href="#Software"><span class="tocnumber">6.2</span> <span class="toctext">Software</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a href="#Notes"><span class="tocnumber">7</span> <span class="toctext">Notes</span></a></li>
<li class="toclevel-1"><a href="#See_also"><span class="tocnumber">8</span> <span class="toctext">See also</span></a></li>
<li class="toclevel-1"><a href="#References"><span class="tocnumber">9</span> <span class="toctext">References</span></a></li>
<li class="toclevel-1"><a href="#External_links"><span class="tocnumber">10</span> <span class="toctext">External links</span></a></li>
</ul>
</td>
</tr>
</table>
<script type="text/javascript">
//<![CDATA[
 if (window.showTocToggle) { var tocShowText = "show"; var tocHideText = "hide"; showTocToggle(); } 
//]]>
</script>
<p><a name="Terminology" id="Terminology"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=Multi-core&amp;action=edit&amp;section=1" title="Edit section: Terminology">edit</a>]</span> <span class="mw-headline">Terminology</span></h2>
<p>There is some discrepancy in the <a href="/wiki/Semantics" title="Semantics">semantics</a> by which the terms <i>multi-core</i> and <i>dual-core</i> are defined. Most commonly they are used to refer to some sort of <a href="/wiki/Central_processing_unit" title="Central processing unit">central processing unit</a> (CPU), but are sometimes also applied to <a href="/wiki/Digital_signal_processor" title="Digital signal processor">digital signal processors</a> (DSP) and <a href="/wiki/System-on-a-chip" title="System-on-a-chip">System-on-a-chip</a> (SoC). Additionally, some use these terms to refer only to multi-core microprocessors that are manufactured on the <i>same</i> integrated circuit <a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">die</a>. These people generally refer to separate microprocessor dies in the same package by another name, such as <i><a href="/wiki/Multi-chip_module" title="Multi-chip module" class="mw-redirect">multi-chip module</a></i>. This article uses both the terms "multi-core" and "dual-core" to reference microelectronic CPUs manufactured on the <i>same</i> integrated circuit, unless otherwise noted.</p>
<p>In contrast to multi-core systems, the term <i>multi-CPU</i> refers to multiple physically separate processing units (which often contain special circuitry to facilitate communication between each other).</p>
<p>The terms <a href="/wiki/Many-core" title="Many-core" class="mw-redirect">many-core</a> and <i>massively multi-core</i> are sometimes used to describe multi-core architectures with an especially high number of cores (tens or hundreds).</p>
<p>Some systems use many <a href="/wiki/Soft_microprocessor" title="Soft microprocessor">soft microprocessor</a> cores placed on a single <a href="/wiki/FPGA" title="FPGA" class="mw-redirect">FPGA</a>. Each of "cores" can be considered a "<a href="/wiki/Semiconductor_intellectual_property_core" title="Semiconductor intellectual property core">semiconductor intellectual property core</a>" as well as a CPU core.</p>
<p><a name="Development" id="Development"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=Multi-core&amp;action=edit&amp;section=2" title="Edit section: Development">edit</a>]</span> <span class="mw-headline">Development</span></h2>
<p>While manufacturing technology continues to improve, reducing the size of single gates, physical limits of semiconductor-based microelectronics have become a major design concern. Some effects of these physical limitations can cause significant <b>heat dissipation</b> and <b>data synchronization</b> problems. The demand for more capable microprocessors causes CPU designers to use various methods of increasing performance. Some <i><a href="/wiki/Instruction-level_parallelism" title="Instruction-level parallelism" class="mw-redirect">instruction-level parallelism</a></i> (ILP) methods like <a href="/wiki/Superscalar" title="Superscalar">superscalar</a> <a href="/wiki/Pipelining" title="Pipelining" class="mw-redirect">pipelining</a> are suitable for many applications, but are inefficient for others that tend to contain difficult-to-predict code. Many applications are better suited to <i><a href="/wiki/Thread_level_parallelism" title="Thread level parallelism" class="mw-redirect">thread level parallelism</a></i> (TLP) methods, and multiple independent CPUs is one common method used to increase a system's overall TLP. A combination of increased available space due to refined manufacturing processes and the demand for increased TLP is the logic behind the creation of multi-core CPUs.</p>
<p><a name="Commercial_incentives" id="Commercial_incentives"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=Multi-core&amp;action=edit&amp;section=3" title="Edit section: Commercial incentives">edit</a>]</span> <span class="mw-headline">Commercial incentives</span></h3>
<p>Several business motives drive the development of dual-core architectures. Since <a href="/wiki/Symmetric_multiprocessing" title="Symmetric multiprocessing">symmetric multiprocessing</a> (SMP) designs have long been implemented using discrete CPUs, the issues regarding implementing the architecture and supporting it in software are well known.</p>
<p>Additionally,</p>
<ul>
<li>Utilizing a proven processing core design without architectural changes reduces design risk significantly.</li>
<li>For general-purpose processors, much of the motivation for multi-core processors comes from greatly diminished gains in processor performance from increasing the operating frequency (<a href="/wiki/Frequency_scaling" title="Frequency scaling">frequency scaling</a>). The <i><a href="/wiki/Memory_wall" title="Memory wall" class="mw-redirect">memory wall</a></i> and the <i>ILP wall</i> are the culprits in why system performance has not gained as much from continued processor frequency increases as was once seen. The <i>memory wall</i> refers to the increasing gap between processor and memory speeds, which pushes cache sizes larger to mask the latency to memory which helps only to the extent that memory bandwidth is not the bottleneck in performance. The <i>ILP wall</i> refers to increasing difficulty to find enough parallelism in the instructions stream of a single process to keep higher performance processor cores busy. Finally, the often cited, <i>power wall</i> refers to the trend of consuming double the power with each doubling of operating frequency (which is possible to contain to just doubling only if the processor is made smaller). The <i>power wall</i> poses manufacturing, system design and deployment problems that have not been justified in the face of the diminished gains in performance due to the <i>memory wall</i> and <i>ILP wall</i>. Together, these three walls combine to motivate multicore processors.</li>
<li>In order to continue delivering regular performance improvements for general-purpose processors, manufacturers such as <a href="/wiki/Intel" title="Intel" class="mw-redirect">Intel</a> and <a href="/wiki/AMD" title="AMD" class="mw-redirect">AMD</a> have turned to multi-core designs, sacrificing lower manufacturing costs for higher performance in some applications and systems.</li>
<li>The terminology "dual-core" (and other multiples) lends itself to marketing efforts.</li>
</ul>
<p>Multi-core architectures are being developed, but so are the alternatives. An especially strong contender for established markets is the further integration of peripheral functions into the chip.</p>
<p><a name="Advantages" id="Advantages"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=Multi-core&amp;action=edit&amp;section=4" title="Edit section: Advantages">edit</a>]</span> <span class="mw-headline">Advantages</span></h3>
<p>The proximity of multiple CPU cores on the same die allows the <a href="/wiki/Cache_coherency" title="Cache coherency" class="mw-redirect">cache coherency</a> circuitry to operate at a much higher clock rate than is possible if the signals have to travel off-chip. Combining equivalent CPUs on a single die significantly improves the performance of <a href="/wiki/Cache_snooping" title="Cache snooping" class="mw-redirect">cache snoop</a> (alternative: <a href="/wiki/Bus_snooping" title="Bus snooping" class="mw-redirect">Bus snooping</a>) operations. Put simply, this means that <a href="/wiki/Discrete_signal" title="Discrete signal">signals</a> between different CPUs travel shorter distances, and therefore those signals <a href="/wiki/Degradation_(telecommunications)" title="Degradation (telecommunications)">degrade</a> less. These higher quality signals allow more data to be sent in a given time period since individual signals can be shorter and do not need to be repeated as often.</p>
<p>The largest boost in performance will likely be noticed in improved response time while running CPU-intensive processes, like antivirus scans, ripping/burning media (requiring file conversion), or searching for folders. For example, if the automatic virus scan initiates while a movie is being watched, the application running the movie is far less likely to be starved of processor power, as the antivirus program will be assigned to a different processor core than the one running the movie playback.</p>
<p>Assuming that the die can fit into the package, physically, the multi-core CPU designs require much less <a href="/wiki/Printed_circuit_board" title="Printed circuit board">Printed Circuit Board (PCB)</a> space than multi-chip SMP designs. Also, a dual-core processor uses slightly less power than two coupled single-core processors, principally because of the decreased power required to drive signals external to the chip. Furthermore, the cores share some circuitry, like the L2 cache and the interface to the <a href="/wiki/Front_side_bus" title="Front side bus">front side bus (FSB)</a>. In terms of competing technologies for the available silicon die area, multi-core design can make use of proven CPU core library designs and produce a product with lower risk of design error than devising a new wider core design. Also, adding more cache suffers from diminishing returns.<sup class="noprint Template-Fact"><span title="This claim needs references to reliable sources&#160;since January 2009" style="white-space: nowrap;">[<i><a href="/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed">citation needed</a></i>]</span></sup></p>
<p><a name="Disadvantages" id="Disadvantages"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=Multi-core&amp;action=edit&amp;section=5" title="Edit section: Disadvantages">edit</a>]</span> <span class="mw-headline">Disadvantages</span></h3>
<p>In addition to <a href="/wiki/Operating_system" title="Operating system">operating system</a> (OS) support, adjustments to existing software are required to maximize utilization of the computing resources provided by multi-core processors. Also, the ability of multi-core processors to increase application performance depends on the use of multiple threads within applications. The situation is improving: for example the <a href="/wiki/United_States" title="United States">American</a> <a href="/wiki/PC_game_developer" title="PC game developer" class="mw-redirect">PC game developer</a> <a href="/wiki/Valve_Corporation" title="Valve Corporation">Valve Corporation</a> has stated that it will use multi core optimizations for the next version of its <a href="/wiki/Source_engine#Multiprocessor_optimizations" title="Source engine" class="mw-redirect">Source engine</a>, shipped with <i><a href="/wiki/Half-Life_2:_Episode_Two" title="Half-Life 2: Episode Two">Half-Life 2: Episode Two</a></i>, the next installment of its <a href="/wiki/Half-Life_(series)" title="Half-Life (series)"><i>Half-Life</i> series</a>.<sup id="cite_ref-1" class="reference"><a href="#cite_note-1" title=""><span>[</span>2<span>]</span></a></sup><sup id="cite_ref-2" class="reference"><a href="#cite_note-2" title=""><span>[</span>3<span>]</span></a></sup>, and <a href="/wiki/Crytek" title="Crytek">Crytek</a> is developing similar technologies for <a href="/wiki/CryEngine_2" title="CryEngine 2">CryEngine 2</a>, which powers their game, <i><a href="/wiki/Crysis" title="Crysis">Crysis</a></i>. <a href="/wiki/Emergent_Game_Technologies" title="Emergent Game Technologies">Emergent Game Technologies</a>' <a href="/wiki/Gamebryo" title="Gamebryo">Gamebryo</a> engine includes their Floodgate technology<sup id="cite_ref-3" class="reference"><a href="#cite_note-3" title=""><span>[</span>4<span>]</span></a></sup> which simplifies multicore development across game platforms. See Dynamic Acceleration Technology for <a href="/wiki/Centrino#Santa_Rosa_platform_.282007.29" title="Centrino">the Santa Rosa platform</a> for an example of a technique to improve single-thread performance on dual-core processors.</p>
<p>Integration of a multi-core chip drives production yields down and they are more difficult to manage thermally than lower-density single-chip designs. Intel has partially countered this first problem by creating its quad-core designs by combining two dual-core on a single die with a unified cache, hence any two working dual-core dies can be used, as opposed to producing four cores on a single die and requiring all four to work to produce a quad-core. From an architectural point of view, ultimately, single CPU designs may make better use of the silicon surface area than multiprocessing cores, so a development commitment to this architecture may carry the risk of obsolescence. Finally, raw processing power is not the only constraint on system performance. Two processing cores sharing the same system bus and memory bandwidth limits the real-world performance advantage. If a single core is close to being memory bandwidth limited, going to dual-core might only give 30% to 70% improvement. If memory bandwidth is not a problem, a 90% improvement can be expected<sup class="noprint Template-Fact"><span title="This claim needs references to reliable sources&#160;since December 2007" style="white-space: nowrap;">[<i><a href="/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed">citation needed</a></i>]</span></sup>. It would be possible for an application that used two CPUs to end up running faster on one dual-core if communication between the CPUs was the limiting factor, which would count as more than 100% improvement.</p>
<p><a name="Hardware" id="Hardware"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=Multi-core&amp;action=edit&amp;section=6" title="Edit section: Hardware">edit</a>]</span> <span class="mw-headline">Hardware</span></h2>
<p><a name="Trends" id="Trends"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=Multi-core&amp;action=edit&amp;section=7" title="Edit section: Trends">edit</a>]</span> <span class="mw-headline">Trends</span></h3>
<p>The general trend in processor development has been from multi-core to many-core: from dual-, tri-, quad-, octo-core chips to ones with tens or even hundreds of cores. In addition, multi-core chips mixed with <a href="/wiki/Simultaneous_multithreading" title="Simultaneous multithreading">simultaneous multithreading</a>, memory-on-chip, and special-purpose "heterogeneous" cores promise further performance and efficiency gains, especially in processing multimedia, recognition and networking applications. There is also a trend of improving energy efficiency by focusing on performance-per-watt with advanced fine-grain or ultra fine-grain <a href="/wiki/Power_management" title="Power management">power management</a> and dynamic <a href="/wiki/Voltage_and_frequency_scaling" title="Voltage and frequency scaling">voltage and frequency scaling</a> ] (i.e. <a href="/wiki/Laptop" title="Laptop">laptop</a> computers and <a href="/wiki/Portable_media_player" title="Portable media player">portable media players</a>).</p>
<p><a name="Architecture" id="Architecture"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=Multi-core&amp;action=edit&amp;section=8" title="Edit section: Architecture">edit</a>]</span> <span class="mw-headline">Architecture</span></h3>
<p>One of the biggest areas for variety in multi-core architecture is the composition and balance of the cores themselves. Some architectures use one core design which is repeated consistently ("homogenous"), while others use a mixture of different cores, each optimized for a different role ("heterogenous").</p>
<dl>
<dd>
<dl>
<dd>As an example of this discussion, the article <a href="http://www.eetimes.com/showArticle.jhtml?articleID=206105179" class="external text" title="http://www.eetimes.com/showArticle.jhtml?articleID=206105179" rel="nofollow">"CPU designers debate multi-core future"</a> by Rick Merritt, EE Times 2008, includes comments:</dd>
<dd><i>"<a href="/wiki/Chuck_Moore" title="Chuck Moore" class="mw-redirect">Chuck Moore</a>... suggested computers should be more like cellphones, using a variety of specialty cores to run modular software scheduled by a high-level applications programming interface.</i></dd>
<dd><i>... Atsushi Hasegawa, a senior chief engineer at <a href="/wiki/Renesas" title="Renesas" class="mw-redirect">Renesas</a>, generally agreed. He suggested the cellphone's use of many specialty cores working in concert is a good model for future multi-core designs.</i></dd>
<dd><i>... <a href="/wiki/Anant_Agarwal" title="Anant Agarwal">Anant Agarwal</a>, founder and chief executive of startup <a href="/wiki/Tilera" title="Tilera">Tilera</a>, took the opposing view. He said multi-core chips need to be homogenous collections of general-purpose cores to keep the software model simple. "</i></dd>
</dl>
</dd>
</dl>
<p><a name="Software_impact" id="Software_impact"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=Multi-core&amp;action=edit&amp;section=9" title="Edit section: Software impact">edit</a>]</span> <span class="mw-headline">Software impact</span></h2>
<p>Software benefits from multicore architectures where code can be executed in parallel. Under most common operating systems this requires code to execute in separate <a href="/wiki/Thread_(computer_science)" title="Thread (computer science)">threads</a> or <a href="/wiki/Process_(computer_science)" title="Process (computer science)" class="mw-redirect">processes</a>. Each application running on a system runs in its own process so multiple applications will benefit from multicore architectures. Each application may also have multiple threads but, in most cases, it must be specifically written to utilize multiple threads. Operating system software also tends to run many threads as a part of its normal operation. Running <a href="/wiki/Virtual_machine" title="Virtual machine">virtual machines</a> will benefit from adoption of multiple core architectures since each virtual machine runs independently of others and can be executed in parallel.</p>
<p>Most application software is not written to use multiple concurrent threads intensively because of the challenge of doing so. A frequent pattern in multithreaded application design is where a single thread does the intensive work (a so called "worker thread") while other threads do much less (such as for example updating the GUI to display progress/status information or process control inputs). For example, a virus scan application may create a new thread for the scan process, while the <a href="/wiki/Graphical_user_interface" title="Graphical user interface">GUI</a> thread waits for commands from the user (e.g. cancel the scan). In such cases, multicore architecture is of little benefit for the application itself due to the single thread doing all heavy lifting and the inability to balance the work evenly across multiple cores. Programming truly multithreaded code often requires complex co-ordination of threads and can easily introduce subtle and difficult-to-find bugs due to the interleaving of processing on data shared between threads (<a href="/wiki/Thread-safety" title="Thread-safety" class="mw-redirect">thread-safety</a>). Consequently, such code is much more difficult to debug than single-threaded code when it breaks. There has been a perceived lack of motivation for writing consumer-level threaded applications because of the relative rarity of consumer-level multiprocessor hardware. Although threaded applications incur little additional performance penalty on single-processor machines, the extra overhead of development has been difficult to justify due to the preponderance of single-processor machines.</p>
<p>Given the increasing emphasis on multicore chip design, stemming from the grave thermal and power consumption problems posed by any further significant increase in processor clock speeds, the extent to which software can be multithreaded to take advantage of these new chips is likely to be the single greatest constraint on computer performance in the future. If developers are unable to design software to fully exploit the resources provided by multiple cores, then they will ultimately reach an insurmountable performance ceiling.</p>
<p>The telecommunications market had been one of the first that needed a new design of parallel datapath packet processing because there was a very quick adoption of these multiple core processors for the datapath and the control plane. These MPUs are going to replace the traditional Network Processors that were based on proprietary micro- or pico-code.</p>
<p><a href="/wiki/Parallel_programming" title="Parallel programming" class="mw-redirect">Parallel programming</a> techniques can benefit from multiple cores directly. Some existing <a href="/wiki/Parallel_programming_model" title="Parallel programming model">parallel programming models</a> such as <a href="http://www.cilk.com/" class="external text" title="http://www.cilk.com/" rel="nofollow">Cilk++</a>, <a href="/wiki/OpenMP" title="OpenMP">OpenMP</a> and <a href="/wiki/Message_Passing_Interface" title="Message Passing Interface">MPI</a> can be used on multi-core platforms. Intel introduced a new abstraction for C++ parallelism called <a href="/wiki/Intel_Threading_Building_Blocks" title="Intel Threading Building Blocks">TBB</a>. Other research efforts include the <a href="/wiki/Sieve_C%2B%2B_Parallel_Programming_System" title="Sieve C++ Parallel Programming System">Codeplay Sieve System</a>, Cray's <a href="/wiki/Chapel_programming_language" title="Chapel programming language" class="mw-redirect">Chapel</a>, Sun's <a href="/wiki/Fortress_programming_language" title="Fortress programming language" class="mw-redirect">Fortress</a>, and IBM's <a href="/wiki/X10_(programming_language)" title="X10 (programming language)">X10</a>.</p>
<p>Managing <a href="/wiki/Concurrent_computing" title="Concurrent computing">concurrency</a> acquires a central role in developing parallel applications. The basic steps in designing parallel applications are:</p>
<dl>
<dt>Partitioning&#160;</dt>
<dd>The partitioning stage of a design is intended to expose opportunities for parallel execution. Hence, the focus is on defining a large number of small tasks in order to yield what is termed a fine-grained decomposition of a problem.</dd>
</dl>
<dl>
<dt>Communication&#160;</dt>
<dd>The tasks generated by a partition are intended to execute concurrently but cannot, in general, execute independently. The computation to be performed in one task will typically require data associated with another task. Data must then be transferred between tasks so as to allow computation to proceed. This information flow is specified in the communication phase of a design.</dd>
</dl>
<dl>
<dt>Agglomeration&#160;</dt>
<dd>In the third stage, we move from the abstract toward the concrete. We revisit decisions made in the partitioning and communication phases with a view to obtaining an algorithm that will execute efficiently on some class of parallel computer. In particular, we consider whether it is useful to combine, or agglomerate, tasks identified by the partitioning phase, so as to provide a smaller number of tasks, each of greater size. We also determine whether it is worthwhile to replicate data and/or computation.</dd>
</dl>
<dl>
<dt>Mapping&#160;</dt>
<dd>In the fourth and final stage of the parallel algorithm design process, we specify where each task is to execute. This mapping problem does not arise on uniprocessors or on shared-memory computers that provide automatic task scheduling.</dd>
</dl>
<p>On the other hand, on the <a href="/wiki/Server-side" title="Server-side">server side</a>, multicore processors are ideal because they allow many users to connect to a site simultaneously and have independent <a href="/wiki/Thread_(computer_science)" title="Thread (computer science)">threads</a> of execution. This allows for Web servers and application servers that have much better <a href="/wiki/Throughput" title="Throughput">throughput</a>.</p>
<p><a name="Licensing" id="Licensing"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=Multi-core&amp;action=edit&amp;section=10" title="Edit section: Licensing">edit</a>]</span> <span class="mw-headline">Licensing</span></h3>
<p>Typically, proprietary enterprise server software is licensed "per processor". In the past a CPU was a processor and most computers had only one CPU, so there was no ambiguity.</p>
<p>Now there is the possibility of counting cores as processors and charging a customer for multiple licenses for a multi-core CPU. However, the trend seems to be counting dual-core chips as a single processor as Microsoft, Intel, and AMD support this view. Microsoft have said they would treat a socket as a single processor<sup id="cite_ref-4" class="reference"><a href="#cite_note-4" title=""><span>[</span>5<span>]</span></a></sup>.</p>
<p>Oracle counts an AMD X2 or Intel dual-core CPU as a single processor but has other numbers for other types, especially for processors with more than two cores. IBM and HP count a multi-chip module as multiple processors. If multi-chip modules count as one processor, CPU makers have an incentive to make large expensive multi-chip modules so their customers save on software licensing. So it seems that the industry is slowly heading towards counting each die (see <a href="/wiki/Integrated_circuit" title="Integrated circuit">Integrated circuit</a>) as a processor, no matter how many cores each die has. Intel has released Paxville which is really a multi-chip module but Intel is calling it a dual-core - because it uses only one socket. It is not clear yet how licensing will work for Paxville. This is an unresolved and thorny issue for software companies and customers of proprietary software.</p>
<p><a name="Embedded_applications" id="Embedded_applications"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=Multi-core&amp;action=edit&amp;section=11" title="Edit section: Embedded applications">edit</a>]</span> <span class="mw-headline">Embedded applications</span></h2>
<p>An area of processor technology distinct from "mainstream" PCs is that of <a href="/wiki/Embedded_computing" title="Embedded computing" class="mw-redirect">embedded computing</a>. The same technological drivers towards multicore apply here too. Indeed, in many cases the application is a "natural" fit for multicore technologies, if the task can easily be partitioned between the different processors.</p>
<p>In addition, embedded software is typically developed for a specific hardware release, making issues of software portability, legacy code or supporting independent developers less critical than is the case for PC or enterprise computing. As a result, it is easier for developers to adopt new technologies and as a result there is a greater variety of multicore processing architectures and suppliers.</p>
<p>In <a href="/wiki/Network_processing" title="Network processing" class="mw-redirect">network processing</a>, it is now mainstream for devices to be multi-core, with companies such as <a href="/wiki/Cavium_Networks" title="Cavium Networks">Cavium Networks</a>, <a href="/w/index.php?title=Wintegra&amp;action=edit&amp;redlink=1" class="new" title="Wintegra (page does not exist)">Wintegra</a> and <a href="/wiki/Broadcom" title="Broadcom">Broadcom</a> all manufacturing products with eight processors.</p>
<p>In <a href="/wiki/Digital_signal_processing" title="Digital signal processing">digital signal processing</a> the same trend applies: <a href="/wiki/Texas_Instruments" title="Texas Instruments">Texas Instruments</a> has the three-core TMS320C6488, <a href="/wiki/Freescale" title="Freescale" class="mw-redirect">Freescale</a> the four-core MSC8144 (and both have stated they are working on eight-core successors). Newer entries include the Storm-1 family from <a href="http://www.streamprocessors.com" class="external text" title="http://www.streamprocessors.com" rel="nofollow">Stream Processors, Inc</a> with 40 and 80 general purpose ALUs per chip, all programmable in C as a SIMD engine and <a href="/wiki/Picochip" title="Picochip" class="mw-redirect">Picochip</a> with three-hundred processors on a single die, focused on communication applications.</p>
<p><a name="Commercial_examples" id="Commercial_examples"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=Multi-core&amp;action=edit&amp;section=12" title="Edit section: Commercial examples">edit</a>]</span> <span class="mw-headline">Commercial examples</span></h2>
<p><a name="Hardware_2" id="Hardware_2"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=Multi-core&amp;action=edit&amp;section=13" title="Edit section: Hardware">edit</a>]</span> <span class="mw-headline">Hardware</span></h3>
<ul>
<li><a href="/wiki/Ageia" title="Ageia">Ageia</a> <a href="/wiki/PhysX" title="PhysX">PhysX</a>, a multi-core <a href="/wiki/Physics_processing_unit" title="Physics processing unit">physics processing unit</a>.</li>
<li><a href="/wiki/Ambric" title="Ambric">Ambric</a> Am2045, a 336-core Massively Parallel Processor Array (MPPA)</li>
<li><a href="/wiki/Advanced_Micro_Devices" title="Advanced Micro Devices">AMD</a>
<ul>
<li><a href="/wiki/Athlon_64" title="Athlon 64">Athlon 64</a>, <a href="/wiki/Athlon_64_FX" title="Athlon 64 FX" class="mw-redirect">Athlon 64 FX</a> and <a href="/wiki/Athlon_64_X2" title="Athlon 64 X2">Athlon 64 X2</a> family, dual-core desktop processors.</li>
<li><a href="/wiki/Opteron" title="Opteron">Opteron</a>, dual- and quad-core server/workstation processors.</li>
<li><a href="/wiki/Phenom_(processor)" title="Phenom (processor)">Phenom</a>, triple- and quad-core desktop processors.</li>
<li><a href="/w/index.php?title=Sempron_X2&amp;action=edit&amp;redlink=1" class="new" title="Sempron X2 (page does not exist)">Sempron X2</a>, dual-core entry level processors.</li>
<li><a href="/wiki/Turion_64_X2" title="Turion 64 X2">Turion 64 X2</a>, dual-core laptop processors.</li>
<li><a href="/wiki/Radeon" title="Radeon">Radeon</a> and <a href="/wiki/AMD_FireStream" title="AMD FireStream">FireStream</a> multi-core <a href="/wiki/Graphics_processing_unit" title="Graphics processing unit">GPU</a>/<a href="/wiki/GPGPU" title="GPGPU">GPGPU</a> (10 cores, 16 5-issue wide <a href="/wiki/Superscalar" title="Superscalar">superscalar</a> <a href="/wiki/Stream_processing" title="Stream processing">stream processors</a> per core)</li>
</ul>
</li>
<li><a href="/wiki/Analog_Devices" title="Analog Devices">Analog Devices</a> <a href="/wiki/Blackfin" title="Blackfin">Blackfin</a> BF561, a symmetrical dual-core processor.</li>
<li><a href="/wiki/ARM_architecture" title="ARM architecture">ARM</a> <a href="/w/index.php?title=MPCore&amp;action=edit&amp;redlink=1" class="new" title="MPCore (page does not exist)">MPCore</a> is a fully synthesizable multicore container for <a href="/w/index.php?title=ARM11_MPCore&amp;action=edit&amp;redlink=1" class="new" title="ARM11 MPCore (page does not exist)">ARM11 MPCore</a> and <a href="/wiki/ARM_Cortex-A9_MPCore" title="ARM Cortex-A9 MPCore">ARM Cortex-A9 MPCore</a> processor cores, intended for high-performance embedded and entertainment applications.</li>
<li><a href="/wiki/Azul_Systems" title="Azul Systems">Azul Systems</a> Vega 2, a 48-core processor.</li>
<li>Broadcom SiByte SB1250, SB1255 and SB1455.</li>
<li>Cradle Technologies CT3400 and CT3600, both multi-core DSPs.</li>
<li><a href="/wiki/Cavium_Networks" title="Cavium Networks">Cavium Networks</a> Octeon, a 16-core <a href="/wiki/MIPS_architecture" title="MIPS architecture">MIPS</a> <a href="/wiki/Manycore_processing_unit" title="Manycore processing unit" class="mw-redirect">MPU</a>.</li>
<li><a href="/wiki/Hewlett-Packard" title="Hewlett-Packard">Hewlett-Packard</a> <a href="/wiki/PA-8800" title="PA-8800" class="mw-redirect">PA-8800</a> and <a href="/wiki/PA-8900" title="PA-8900" class="mw-redirect">PA-8900</a>, dual core <a href="/wiki/PA-RISC" title="PA-RISC">PA-RISC</a> processors.</li>
<li><a href="/wiki/IBM" title="IBM">IBM</a>
<ul>
<li><a href="/wiki/POWER4" title="POWER4">POWER4</a>, the world's first non-embedded dual-core processor, released in 2001.</li>
<li><a href="/wiki/POWER5" title="POWER5">POWER5</a>, a dual-core processor, released in 2004.</li>
<li><a href="/wiki/POWER6" title="POWER6">POWER6</a>, a dual-core processor, released in 2007.</li>
<li><a href="/wiki/PowerPC_970" title="PowerPC 970">PowerPC 970</a>MP, a dual-core processor, used in the Apple <a href="/wiki/Power_Mac_G5" title="Power Mac G5">Power Mac G5</a>.</li>
<li><a href="/wiki/Xenon_(processor)" title="Xenon (processor)">Xenon</a>, a triple-core, <a href="/wiki/Simultaneous_multithreading" title="Simultaneous multithreading">SMT</a>-capable, <a href="/wiki/PowerPC" title="PowerPC">PowerPC</a> microprocessor used in the <a href="/wiki/Microsoft" title="Microsoft">Microsoft</a> <a href="/wiki/Xbox_360" title="Xbox 360">Xbox 360</a> game console.</li>
</ul>
</li>
<li><a href="/wiki/IBM" title="IBM">IBM</a>, <a href="/wiki/Sony" title="Sony">Sony</a>, and <a href="/wiki/Toshiba" title="Toshiba">Toshiba</a> <a href="/wiki/Cell_(microprocessor)" title="Cell (microprocessor)">Cell</a> processor, a nine-core processor with one general purpose PowerPC core and eight specialized SPUs (Synergystic Processing Unit) optimized for vector operations used in the <a href="/wiki/Sony" title="Sony">Sony</a> <a href="/wiki/PlayStation_3" title="PlayStation 3">PlayStation 3</a>.</li>
<li><a href="/wiki/Infineon" title="Infineon" class="mw-redirect">Infineon</a> Danube, a dual-core, MIPS-based, <a href="/wiki/Home_gateway" title="Home gateway" class="mw-redirect">home gateway</a> processor.</li>
<li><a href="/wiki/Intel" title="Intel" class="mw-redirect">Intel</a>
<ul>
<li><a href="/wiki/Celeron#Celeron_Dual-Core_.28Core.29" title="Celeron">Celeron Dual-Core</a>, the first dual-core processor for the budget/entry-level market.</li>
<li><a href="/wiki/Core_Duo" title="Core Duo" class="mw-redirect">Core Duo</a>, a dual-core processor.</li>
<li><a href="/wiki/Core_2_Duo" title="Core 2 Duo" class="mw-redirect">Core 2 Duo</a>, a dual-core processor.</li>
<li><a href="/wiki/Core_2_Quad" title="Core 2 Quad" class="mw-redirect">Core 2 Quad</a>, a quad-core processor.</li>
<li><a href="/wiki/Core_i7" title="Core i7" class="mw-redirect">Core i7</a>, a quad-core processor, the successor of the <a href="/wiki/Core_2_Duo" title="Core 2 Duo" class="mw-redirect">Core 2 Duo</a> and the <a href="/wiki/Core_2_Quad" title="Core 2 Quad" class="mw-redirect">Core 2 Quad</a>.</li>
<li><a href="/wiki/Itanium_2" title="Itanium 2" class="mw-redirect">Itanium 2</a>, a dual-core processor.</li>
<li><a href="/wiki/Pentium_D" title="Pentium D">Pentium D</a>, 2 single-core dies packaged in a multi-chip module.</li>
<li><a href="/wiki/Pentium_Dual-Core" title="Pentium Dual-Core">Pentium Dual-Core</a>, a dual-core processor.</li>
<li><a href="/wiki/Teraflops_Research_Chip" title="Teraflops Research Chip">Teraflops Research Chip</a> (Polaris), a 3.16 GHz, 80-core processor prototype, which the company says will be released within the next five years<sup id="cite_ref-5" class="reference"><a href="#cite_note-5" title=""><span>[</span>6<span>]</span></a></sup>.</li>
<li><a href="/wiki/Xeon" title="Xeon">Xeon</a> dual-, quad- and hexa-core processors.</li>
</ul>
</li>
<li>IntellaSys
<ul>
<li>SEAforth 40C18, a 40-core processor <sup id="cite_ref-6" class="reference"><a href="#cite_note-6" title=""><span>[</span>7<span>]</span></a></sup></li>
<li>SEAforth24, a 24-core processor designed by <a href="/wiki/Charles_H._Moore" title="Charles H. Moore">Charles H. Moore</a></li>
</ul>
</li>
<li><a href="/wiki/Nvidia" title="Nvidia">Nvidia</a>
<ul>
<li><a href="/wiki/GeForce_9_Series" title="GeForce 9 Series">GeForce 9</a> multi-core <a href="/wiki/Graphics_processing_unit" title="Graphics processing unit">GPU</a> (8 cores, 16 <a href="/wiki/Scalar_processor" title="Scalar processor">scalar</a> <a href="/wiki/Stream_processing" title="Stream processing">stream processors</a> per core)</li>
<li><a href="/wiki/GeForce_200_Series" title="GeForce 200 Series">GeForce 200</a> multi-core <a href="/wiki/Graphics_processing_unit" title="Graphics processing unit">GPU</a> (10 cores, 24 <a href="/wiki/Scalar_processor" title="Scalar processor">scalar</a> <a href="/wiki/Stream_processing" title="Stream processing">stream processors</a> per core)</li>
<li><a href="/wiki/Nvidia_Tesla" title="Nvidia Tesla">Tesla</a> multi-core <a href="/wiki/GPGPU" title="GPGPU">GPGPU</a> (10 cores, 24 <a href="/wiki/Scalar_processor" title="Scalar processor">scalar</a> <a href="/wiki/Stream_processing" title="Stream processing">stream processors</a> per core)</li>
</ul>
</li>
<li><a href="/wiki/Parallax,_Inc._(company)" title="Parallax, Inc. (company)">Parallax</a> <a href="/wiki/Parallax_Propeller" title="Parallax Propeller">Propeller P8X32</a>, an eight-core microcontroller.</li>
<li><a href="/wiki/PicoChip" title="PicoChip">picoChip</a> PC200 series 200-300 cores per device for DSP &amp; wireless</li>
<li><a href="/wiki/Plurality_(company)" title="Plurality (company)">Plurality</a> HAL series tightly coupled 16-256 cores, L1 shared memory, hardware synchronized processor.</li>
<li>Rapport <a href="/wiki/Kilocore" title="Kilocore">Kilocore</a> KC256, a 257-core microcontroller with a PowerPC core and 256 8-bit "processing elements".</li>
<li>Raza Microelectronics XLR, an eight-core MIPS <a href="/wiki/Manycore_processing_unit" title="Manycore processing unit" class="mw-redirect">MPU</a></li>
<li><a href="/wiki/SiCortex" title="SiCortex">SiCortex</a> "SiCortex node" has six <a href="/wiki/MIPS_architecture#MIPS_based_Supercomputers" title="MIPS architecture">MIPS64</a> cores on a single chip.</li>
<li><a href="/wiki/Sun_Microsystems" title="Sun Microsystems">Sun Microsystems</a>
<ul>
<li><a href="/wiki/MAJC" title="MAJC">MAJC</a> 5200, two-core VLIW processor</li>
<li>UltraSPARC IV and UltraSPARC IV+, dual-core processors.</li>
<li><a href="/wiki/UltraSPARC_T1" title="UltraSPARC T1">UltraSPARC T1</a>, an eight-core, 32-thread processor.</li>
<li><a href="/wiki/UltraSPARC_T2" title="UltraSPARC T2">UltraSPARC T2</a>, an eight-core, 64-concurrent-thread processor.</li>
</ul>
</li>
<li><a href="/wiki/Texas_Instruments" title="Texas Instruments">Texas Instruments</a> <a href="/wiki/Texas_Instruments_TMS320" title="Texas Instruments TMS320">TMS320C80 MVP</a>, a five-core multimedia video processor.</li>
<li><a href="/wiki/Tilera" title="Tilera">Tilera</a> <a href="/wiki/TILE64" title="TILE64">TILE64</a>, a 64-core processor</li>
<li><a href="http://www.umiacs.umd.edu/users/vishkin/XMT/CompFrontiers08.pdf" class="external text" title="http://www.umiacs.umd.edu/users/vishkin/XMT/CompFrontiers08.pdf" rel="nofollow">University of Maryland XMT</a>, a 64-core prototype by <a href="/wiki/Uzi_Vishkin" title="Uzi Vishkin">Uzi Vishkin</a>'s research team</li>
<li><a href="http://www.xmos.com" class="external text" title="http://www.xmos.com" rel="nofollow">XMOS</a> <a href="/wiki/Software_Defined_Silicon" title="Software Defined Silicon">Software Defined Silicon</a> quad-core XS1-G4</li>
</ul>
<p><a name="Software" id="Software"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=Multi-core&amp;action=edit&amp;section=14" title="Edit section: Software">edit</a>]</span> <span class="mw-headline">Software</span></h3>
<ul>
<li><a href="/w/index.php?title=Commendo&amp;action=edit&amp;redlink=1" class="new" title="Commendo (page does not exist)">Commendo</a> Voyager software service is a multi-core design running on Intel dual-core processors.</li>
<li><a href="http://www.cilk.com/" class="external text" title="http://www.cilk.com/" rel="nofollow">Cilk++</a>, a simple set of extensions for C++, coupled with a powerful runtime system, to multicore-enable C++ applications.</li>
<li><a href="http://www.cmpware.com/" class="external text" title="http://www.cmpware.com/" rel="nofollow">Cmpware CMP-DK</a>, an Eclipse-based multicore simulation and software development environment.</li>
<li><a href="http://www.qnx.com/" class="external text" title="http://www.qnx.com/" rel="nofollow">QNX</a>, Real Time Operating System (<a href="/wiki/RTOS" title="RTOS" class="mw-redirect">RTOS</a>) for multicore systems.</li>
<li><a href="http://www.ni.com/multicore/" class="external text" title="http://www.ni.com/multicore/" rel="nofollow">NI LabVIEW</a>, Graphical programming language for multicore systems.</li>
<li><a href="/wiki/Threading_Building_Blocks" title="Threading Building Blocks" class="mw-redirect">Threading Building Blocks</a>, a template library of algorithms, memory allocators, containers and other solutions for programming for multi-core processors in <a href="/wiki/C%2B%2B" title="C++">C++</a>.</li>
<li><a href="http://www.hoard.org/" class="external text" title="http://www.hoard.org/" rel="nofollow">Hoard</a>, Replacement memory allocator for multicore / multiprocessor systems.</li>
<li><a href="http://softwarecommunity.intel.com/articles/eng/1613.htm" class="external autonumber" title="http://softwarecommunity.intel.com/articles/eng/1613.htm" rel="nofollow">[1]</a>, Intel's Application Concurrency Audit Tool: CFinder</li>
<li><a href="http://www.umiacs.umd.edu/users/vishkin/XMT/sw-release.html" class="external text" title="http://www.umiacs.umd.edu/users/vishkin/XMT/sw-release.html" rel="nofollow">XMTC</a>, a modest extension of C, coupled with a complete XMT environment</li>
<li><a href="http://www.xmos.com/technology" class="external text" title="http://www.xmos.com/technology" rel="nofollow">XC</a>, an extension of a subset of C, supporting concurrency with disjointness checks, targetting multi-core platforms.</li>
<li><a href="http://www.windriver.com/announces/multicore-software/index.html?home=1" class="external text" title="http://www.windriver.com/announces/multicore-software/index.html?home=1" rel="nofollow">Wind River</a> provides a multi-core software solution</li>
<li><a href="http://www.erlang.org" class="external text" title="http://www.erlang.org" rel="nofollow">Erlang</a> A concurrent, functional programming language which transparently distributes work over multiple cores and/or multiple processors.</li>
</ul>
<p><a name="Notes" id="Notes"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=Multi-core&amp;action=edit&amp;section=15" title="Edit section: Notes">edit</a>]</span> <span class="mw-headline">Notes</span></h2>
<ol>
<li><cite id="endnote_DSP" style="font-style: normal;"><a href="#ref_DSP" title=""><b>^</b></a></cite>&#160; <a href="/wiki/Digital_signal_processor" title="Digital signal processor">Digital signal processors</a>, DSPs, have utilized multi-core architectures for much longer than high-end general purpose processors. A typical example of a DSP-specific implementation would be a combination of a <a href="/wiki/RISC" title="RISC" class="mw-redirect">RISC</a> CPU and a DSP <a href="/wiki/MPU" title="MPU">MPU</a>. This allows for the design of products that require a general purpose processor for user interfaces and a DSP for real-time data processing; this type of design is common in <a href="/wiki/Mobile_phone" title="Mobile phone">mobile phones</a>. In other applications, a growing number of companies have developed multi-core DSPs with very large numbers of processors.</li>
<li><cite id="endnote_PMTandSMP" style="font-style: normal;"><a href="#ref_PMTandSMP" title=""><b>^</b></a></cite>&#160; Two types of <a href="/wiki/Operating_system" title="Operating system">operating systems</a> are able to utilize a dual-CPU multiprocessor: partitioned multiprocessing and <a href="/wiki/Symmetric_multiprocessing" title="Symmetric multiprocessing">symmetric multiprocessing</a> (SMP). In a partitioned architecture, each CPU boots into separate segments of physical memory and operate independently; in an SMP OS, processors work in a shared space, executing threads within the OS independently.</li>
</ol>
<p><a name="See_also" id="See_also"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=Multi-core&amp;action=edit&amp;section=16" title="Edit section: See also">edit</a>]</span> <span class="mw-headline">See also</span></h2>
<ul>
<li><a href="/wiki/Multicore_Association" title="Multicore Association">Multicore Association</a></li>
<li><a href="/wiki/Multithreading_(computer_hardware)" title="Multithreading (computer hardware)">Multithreading (computer hardware)</a></li>
<li><a href="/wiki/Multiprocessing" title="Multiprocessing">Multiprocessing</a></li>
<li><a href="/wiki/Hyper-threading" title="Hyper-threading">Hyper-threading</a></li>
<li><a href="/wiki/Symmetric_multiprocessing" title="Symmetric multiprocessing">Symmetric multiprocessing</a> (SMP)</li>
<li><a href="/wiki/Simultaneous_multithreading" title="Simultaneous multithreading">Simultaneous multithreading</a> (SMT)</li>
<li><a href="/wiki/Computer_multitasking" title="Computer multitasking">Multitasking</a></li>
<li><a href="/wiki/Parallel_computing" title="Parallel computing">Parallel computing</a></li>
<li><a href="/wiki/PureMVC" title="PureMVC">PureMVC MultiCore</a> - a modular programming framework</li>
<li><a href="/wiki/XMTC" title="XMTC">XMTC</a></li>
<li><a href="/wiki/Parallel_Random_Access_Machine" title="Parallel Random Access Machine">Parallel Random Access Machine</a></li>
</ul>
<p><a name="References" id="References"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=Multi-core&amp;action=edit&amp;section=17" title="Edit section: References">edit</a>]</span> <span class="mw-headline">References</span></h2>
<div class="references-small">
<ol class="references">
<li id="cite_note-0"><b><a href="#cite_ref-0" title="">^</a></b> <a href="http://www.alienware.com/intro_pages/processors_101.aspx" class="external text" title="http://www.alienware.com/intro_pages/processors_101.aspx" rel="nofollow">Alienware: Understanding Processor Performance!</a></li>
<li id="cite_note-1"><b><a href="#cite_ref-1" title="">^</a></b> <a href="http://www.bit-tech.net/gaming/2006/11/02/Multi_core_in_the_Source_Engin/1.html" class="external text" title="http://www.bit-tech.net/gaming/2006/11/02/Multi_core_in_the_Source_Engin/1.html" rel="nofollow">Multi-core in the Source Engine</a></li>
<li id="cite_note-2"><b><a href="#cite_ref-2" title="">^</a></b> <a href="http://www.theregister.co.uk/2005/04/22/amd_dual-core_games/" class="external text" title="http://www.theregister.co.uk/2005/04/22/amd_dual-core_games/" rel="nofollow">AMD: dual-core not for gamers... yet</a></li>
<li id="cite_note-3"><b><a href="#cite_ref-3" title="">^</a></b> <a href="http://www.emergent.net/index.php/homepage/products-and-services/floodgate" class="external text" title="http://www.emergent.net/index.php/homepage/products-and-services/floodgate" rel="nofollow">Gamebryo's Floodgate page</a></li>
<li id="cite_note-4"><b><a href="#cite_ref-4" title="">^</a></b> <a href="http://www.microsoft.com/licensing/highlights/multicore.mspx" class="external text" title="http://www.microsoft.com/licensing/highlights/multicore.mspx" rel="nofollow">Multicore Processor Licensing</a></li>
<li id="cite_note-5"><b><a href="#cite_ref-5" title="">^</a></b> <a href="http://techfreep.com/intel-80-cores-by-2011.htm" class="external text" title="http://techfreep.com/intel-80-cores-by-2011.htm" rel="nofollow">80-core prototype from Intel</a></li>
<li id="cite_note-6"><b><a href="#cite_ref-6" title="">^</a></b> <a href="http://www.embedded.com/products/integratedcircuits/210603674" class="external text" title="http://www.embedded.com/products/integratedcircuits/210603674" rel="nofollow">"40-core processor with Forth-based IDE tools unveiled"</a></li>
</ol>
</div>
<p><a name="External_links" id="External_links"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=Multi-core&amp;action=edit&amp;section=18" title="Edit section: External links">edit</a>]</span> <span class="mw-headline">External links</span></h2>
<ul>
<li><a href="http://www.multicoreinfo.com" class="external text" title="http://www.multicoreinfo.com" rel="nofollow">Portal for Multicore Related News, Research, and Information</a></li>
<li><a href="http://view.eecs.berkeley.edu/wiki/Chip_Multi_Processor_Watch" class="external text" title="http://view.eecs.berkeley.edu/wiki/Chip_Multi_Processor_Watch" rel="nofollow">Parallel Computing Research wiki: "Chip Multiprocessor Comparison Chart"</a> <i>(Additions welcome)</i></li>
<li><a href="http://view.eecs.berkeley.edu" class="external text" title="http://view.eecs.berkeley.edu" rel="nofollow">A Berkeley View on the Parallel Computing Landscape</a> Argues for the desperate need to innovate around "manycore".</li>
<li><a href="http://bmdfm.com" class="external text" title="http://bmdfm.com" rel="nofollow">BMDFM</a>: Binary Modular Dataflow Machine - Multi-core Runtime Environment (<a href="/wiki/BMDFM" title="BMDFM">BMDFM</a>)</li>
<li><a href="http://www.intel.com/go/terascale/" class="external text" title="http://www.intel.com/go/terascale/" rel="nofollow">Intel Tera-scale Computing Research Program</a></li>
<li><a href="http://www.cilk.com/multicore-blog/" class="external text" title="http://www.cilk.com/multicore-blog/" rel="nofollow">Multicore Programming blog</a></li>
<li><a href="http://www.cilk.com/multicore-e-book/" class="external text" title="http://www.cilk.com/multicore-e-book/" rel="nofollow">e-Book on Multicore Programming</a> e-Book outlining multicore programming challenges, and the leading programming approaches to deal with them.</li>
<li><a href="http://www.umiacs.umd.edu/users/vishkin/XMT/spaa07paper.pdf" class="external text" title="http://www.umiacs.umd.edu/users/vishkin/XMT/spaa07paper.pdf" rel="nofollow">University Of Maryland's prototype PRAM</a></li>
<li><a href="http://sourceforge.net/projects/xmtc/" class="external text" title="http://sourceforge.net/projects/xmtc/" rel="nofollow">XMTC: PRAM-like Programming - Software release</a></li>
<li><a href="http://multicore.ning.com/" class="external text" title="http://multicore.ning.com/" rel="nofollow">Online multicore community</a></li>
<li><a href="http://spectrum.ieee.org/nov08/6912" class="external text" title="http://spectrum.ieee.org/nov08/6912" rel="nofollow">IEEE: Multicore Is Bad News For Supercomputers</a> for some computing tasks, 8 cores aren't (yet) much better than 4</li>
<li><a href="http://multicore.ning.com/" class="external text" title="http://multicore.ning.com/" rel="nofollow">Multicore Community</a></li>
<li><a href="http://web.mit.edu/professional/short-programs/courses/multicore_programming.html" class="external text" title="http://web.mit.edu/professional/short-programs/courses/multicore_programming.html" rel="nofollow">Muticore short course at MIT</a></li>
</ul>
<table class="navbox" cellspacing="0" style=";">
<tr>
<td style="padding:2px;">
<table cellspacing="0" class="nowraplinks collapsible autocollapse" style="width:100%;background:transparent;color:inherit;;">
<tr>
<th style=";" colspan="2" class="navbox-title">
<div style="float:left; width:6em;text-align:left;">
<div class="noprint plainlinksneverexpand navbar" style="background:none; padding:0; font-weight:normal;;;border:none;; font-size:xx-small;"><a href="/wiki/Template:CPU_technologies" title="Template:CPU technologies"><span title="View this template" style=";;border:none;">v</span></a>&#160;•&#160;<a href="/wiki/Template_talk:CPU_technologies" title="Template talk:CPU technologies"><span title="Discussion about this template" style=";;border:none;">d</span></a>&#160;•&#160;<a href="http://en.wikipedia.org/w/index.php?title=Template:CPU_technologies&amp;action=edit" class="external text" title="http://en.wikipedia.org/w/index.php?title=Template:CPU_technologies&amp;action=edit" rel="nofollow"><span title="Edit this template" style=";;border:none;;">e</span></a></div>
</div>
<span style="font-size:110%;"><a href="/wiki/Central_processing_unit" title="Central processing unit">CPU technologies</a></span></th>
</tr>
<tr style="height:2px;">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";;"><a href="/wiki/Instruction_set_architecture" title="Instruction set architecture" class="mw-redirect">Architecture</a></td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-odd">
<div style="padding:0em 0.25em"><a href="/wiki/Instruction_set" title="Instruction set">ISA</a>&#160;: <a href="/wiki/Complex_instruction_set_computer" title="Complex instruction set computer">CISC</a> <span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Explicit_Data_Graph_Execution" title="Explicit Data Graph Execution">EDGE</a> <span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Explicitly_parallel_instruction_computing" title="Explicitly parallel instruction computing">EPIC</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Minimal_instruction_set_computer" title="Minimal instruction set computer">MISC</a> <span style="font-weight:bold;">&#160;·</span> <a href="/wiki/One_instruction_set_computer" title="One instruction set computer">OISC</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Reduced_instruction_set_computer" title="Reduced instruction set computer">RISC</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Very_long_instruction_word" title="Very long instruction word">VLIW</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Zero_Instruction_Set_Computer" title="Zero Instruction Set Computer">ZISC</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Harvard_architecture" title="Harvard architecture">Harvard architecture</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Von_Neumann_architecture" title="Von Neumann architecture">Von Neumann architecture</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/8-bit" title="8-bit">8-bit</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/32-bit" title="32-bit">32-bit</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/64-bit" title="64-bit">64-bit</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/128-bit" title="128-bit">128-bit</a></div>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";;"><a href="/wiki/Parallel_computing" title="Parallel computing">Parallelism</a></td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-even">
<div style="padding:0em 0.25em"></div>
<table cellspacing="0" class="nowraplinks navbox-subgroup" style="width:100%;;;;">
<tr>
<td class="navbox-group" style=";padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">Pipeline</div>
</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-odd">
<div style="padding:0em 0.25em"><a href="/wiki/Instruction_pipeline" title="Instruction pipeline">Instruction pipelining</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Out-of-order_execution" title="Out-of-order execution">In-Order &amp; Out-of-Order execution</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Register_renaming" title="Register renaming">Register renaming</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Speculative_execution" title="Speculative execution">Speculative execution</a></div>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">Level</div>
</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-even">
<div style="padding:0em 0.25em"><a href="/wiki/Bit-level_parallelism" title="Bit-level parallelism">Bit</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Instruction_level_parallelism" title="Instruction level parallelism">Instruction</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Superscalar" title="Superscalar">Superscalar</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Data_parallelism" title="Data parallelism">Data</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Task_parallelism" title="Task parallelism">Task</a></div>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">Threads</div>
</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-odd">
<div style="padding:0em 0.25em"><a href="/wiki/Multithreading_(computer_hardware)" title="Multithreading (computer hardware)">Multithreading</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Simultaneous_multithreading" title="Simultaneous multithreading">Simultaneous multithreading</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Hyper-threading" title="Hyper-threading">Hyperthreading</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Super-threading" title="Super-threading">Superthreading</a></div>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;"><a href="/wiki/Flynn%27s_taxonomy" title="Flynn's taxonomy">Flynn's taxonomy</a></div>
</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-even">
<div style="padding:0em 0.25em"><a href="/wiki/SISD" title="SISD">SISD</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/SIMD" title="SIMD">SIMD</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/MISD" title="MISD">MISD</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/MIMD" title="MIMD">MIMD</a></div>
</td>
</tr>
</table>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";;">Types</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-odd">
<div style="padding:0em 0.25em"><a href="/wiki/Digital_signal_processor" title="Digital signal processor">Digital signal processor</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Microcontroller" title="Microcontroller">Microcontroller</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/System-on-a-chip" title="System-on-a-chip">System-on-a-chip</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Vector_processor" title="Vector processor">Vector processor</a></div>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";;">Components</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-even">
<div style="padding:0em 0.25em"><a href="/wiki/Arithmetic_logic_unit" title="Arithmetic logic unit">Arithmetic logic unit (ALU)</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Barrel_shifter" title="Barrel shifter">Barrel shifter</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Floating-point_unit" title="Floating-point unit">Floating-point unit (FPU)</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Backside_bus" title="Backside bus" class="mw-redirect">Backside bus</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Multiplexer" title="Multiplexer">Multiplexer</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Demultiplexer" title="Demultiplexer" class="mw-redirect">Demultiplexer</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Processor_register" title="Processor register">Registers</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Memory_management_unit" title="Memory management unit">Memory management unit (MMU)</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Translation_lookaside_buffer" title="Translation lookaside buffer">Translation lookaside buffer (TLB)</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/CPU_cache" title="CPU cache">Cache</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Register_file" title="Register file">register file</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Microcode" title="Microcode">microcode</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Control_unit" title="Control unit">control unit</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/CPU_clock" title="CPU clock" class="mw-redirect">CPU clock</a></div>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";;"><a href="/wiki/Power_management" title="Power management">Power management</a></td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-odd">
<div style="padding:0em 0.25em"><a href="/wiki/Advanced_Power_Management" title="Advanced Power Management">APM</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Advanced_Configuration_and_Power_Interface" title="Advanced Configuration and Power Interface">ACPI</a> <a href="/wiki/Advanced_Configuration_and_Power_Interface#States" title="Advanced Configuration and Power Interface">(states)</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Dynamic_frequency_scaling" title="Dynamic frequency scaling">Dynamic frequency scaling</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Dynamic_voltage_scaling" title="Dynamic voltage scaling">Dynamic voltage scaling</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Clock_gating" title="Clock gating">Clock gating</a></div>
</td>
</tr>
</table>
</td>
</tr>
</table>


<!-- 
NewPP limit report
Preprocessor node count: 1332/1000000
Post-expand include size: 41161/2048000 bytes
Template argument size: 22522/2048000 bytes
Expensive parser function count: 2/500
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:3503207-0!1!0!default!!en!2 and timestamp 20090402065519 -->
<div class="printfooter">
Retrieved from "<a href="http://en.wikipedia.org/wiki/Multi-core">http://en.wikipedia.org/wiki/Multi-core</a>"</div>
			<div id='catlinks' class='catlinks'><div id="mw-normal-catlinks"><a href="/wiki/Special:Categories" title="Special:Categories">Categories</a>:&#32;<span dir='ltr'><a href="/wiki/Category:Computer_architecture" title="Category:Computer architecture">Computer architecture</a></span> | <span dir='ltr'><a href="/wiki/Category:Digital_signal_processing" title="Category:Digital signal processing">Digital signal processing</a></span> | <span dir='ltr'><a href="/wiki/Category:Microprocessors" title="Category:Microprocessors">Microprocessors</a></span> | <span dir='ltr'><a href="/wiki/Category:Parallel_computing" title="Category:Parallel computing">Parallel computing</a></span> | <span dir='ltr'><a href="/wiki/Category:Flynn%27s_Taxonomy" title="Category:Flynn&#039;s Taxonomy">Flynn's Taxonomy</a></span></div><div id="mw-hidden-catlinks" class="mw-hidden-cats-hidden">Hidden categories:&#32;<span dir='ltr'><a href="/wiki/Category:Wikipedia_introduction_cleanup" title="Category:Wikipedia introduction cleanup">Wikipedia introduction cleanup</a></span> | <span dir='ltr'><a href="/wiki/Category:All_pages_needing_cleanup" title="Category:All pages needing cleanup">All pages needing cleanup</a></span> | <span dir='ltr'><a href="/wiki/Category:All_articles_with_unsourced_statements" title="Category:All articles with unsourced statements">All articles with unsourced statements</a></span> | <span dir='ltr'><a href="/wiki/Category:Articles_with_unsourced_statements_since_January_2009" title="Category:Articles with unsourced statements since January 2009">Articles with unsourced statements since January 2009</a></span> | <span dir='ltr'><a href="/wiki/Category:Articles_with_unsourced_statements_since_December_2007" title="Category:Articles with unsourced statements since December 2007">Articles with unsourced statements since December 2007</a></span></div></div>			<!-- end content -->
						<div class="visualClear"></div>
		</div>
	</div>
		</div>
		<div id="column-one">
	<div id="p-cactions" class="portlet">
		<h5>Views</h5>
		<div class="pBody">
			<ul>
	
				 <li id="ca-nstab-main" class="selected"><a href="/wiki/Multi-core" title="View the content page [c]" accesskey="c">Article</a></li>
				 <li id="ca-talk"><a href="/wiki/Talk:Multi-core" title="Discussion about the content page [t]" accesskey="t">Discussion</a></li>
				 <li id="ca-edit"><a href="/w/index.php?title=Multi-core&amp;action=edit" title="You can edit this page. &#10;Please use the preview button before saving. [e]" accesskey="e">Edit this page</a></li>
				 <li id="ca-history"><a href="/w/index.php?title=Multi-core&amp;action=history" title="Past versions of this page [h]" accesskey="h">History</a></li>			</ul>
		</div>
	</div>
	<div class="portlet" id="p-personal">
		<h5>Personal tools</h5>
		<div class="pBody">
			<ul>
				<li id="pt-login"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=Multi-core" title="You are encouraged to log in; however, it is not mandatory. [o]" accesskey="o">Log in / create account</a></li>
			</ul>
		</div>
	</div>
	<div class="portlet" id="p-logo">
		<a style="background-image: url(http://upload.wikimedia.org/wikipedia/en/b/bc/Wiki.png);" href="/wiki/Main_Page" title="Visit the main page [z]" accesskey="z"></a>
	</div>
	<script type="text/javascript"> if (window.isMSIE55) fixalpha(); </script>
	<div class='generated-sidebar portlet' id='p-navigation'>
		<h5>Navigation</h5>
		<div class='pBody'>
			<ul>
				<li id="n-mainpage-description"><a href="/wiki/Main_Page" title="Visit the main page [z]" accesskey="z">Main page</a></li>
				<li id="n-contents"><a href="/wiki/Portal:Contents" title="Guides to browsing Wikipedia">Contents</a></li>
				<li id="n-featuredcontent"><a href="/wiki/Portal:Featured_content" title="Featured content — the best of Wikipedia">Featured content</a></li>
				<li id="n-currentevents"><a href="/wiki/Portal:Current_events" title="Find background information on current events">Current events</a></li>
				<li id="n-randompage"><a href="/wiki/Special:Random" title="Load a random article [x]" accesskey="x">Random article</a></li>
			</ul>
		</div>
	</div>
	<div id="p-search" class="portlet">
		<h5><label for="searchInput">Search</label></h5>
		<div id="searchBody" class="pBody">
			<form action="/w/index.php" id="searchform"><div>
				<input type='hidden' name="title" value="Special:Search"/>
				<input id="searchInput" name="search" type="text" title="Search Wikipedia [f]" accesskey="f" value="" />
				<input type='submit' name="go" class="searchButton" id="searchGoButton"	value="Go" title="Go to a page with this exact name if one exists" />&nbsp;
				<input type='submit' name="fulltext" class="searchButton" id="mw-searchButton" value="Search" title="Search Wikipedia for this text" />
			</div></form>
		</div>
	</div>
	<div class='generated-sidebar portlet' id='p-interaction'>
		<h5>Interaction</h5>
		<div class='pBody'>
			<ul>
				<li id="n-aboutsite"><a href="/wiki/Wikipedia:About" title="Find out about Wikipedia">About Wikipedia</a></li>
				<li id="n-portal"><a href="/wiki/Wikipedia:Community_portal" title="About the project, what you can do, where to find things">Community portal</a></li>
				<li id="n-recentchanges"><a href="/wiki/Special:RecentChanges" title="The list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li>
				<li id="n-contact"><a href="/wiki/Wikipedia:Contact_us" title="How to contact Wikipedia">Contact Wikipedia</a></li>
				<li id="n-sitesupport"><a href="http://wikimediafoundation.org/wiki/Donate" title="Support us">Donate to Wikipedia</a></li>
				<li id="n-help"><a href="/wiki/Help:Contents" title="Guidance on how to use and edit Wikipedia">Help</a></li>
			</ul>
		</div>
	</div>
	<div class="portlet" id="p-tb">
		<h5>Toolbox</h5>
		<div class="pBody">
			<ul>
				<li id="t-whatlinkshere"><a href="/wiki/Special:WhatLinksHere/Multi-core" title="List of all English Wikipedia pages containing links to this page [j]" accesskey="j">What links here</a></li>
				<li id="t-recentchangeslinked"><a href="/wiki/Special:RecentChangesLinked/Multi-core" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li>
<li id="t-upload"><a href="/wiki/Wikipedia:Upload" title="Upload files [u]" accesskey="u">Upload file</a></li>
<li id="t-specialpages"><a href="/wiki/Special:SpecialPages" title="List of all special pages [q]" accesskey="q">Special pages</a></li>
				<li id="t-print"><a href="/w/index.php?title=Multi-core&amp;printable=yes" rel="alternate" title="Printable version of this page [p]" accesskey="p">Printable version</a></li>				<li id="t-permalink"><a href="/w/index.php?title=Multi-core&amp;oldid=281243867" title="Permanent link to this version of the page">Permanent link</a></li><li id="t-cite"><a href="/w/index.php?title=Special:Cite&amp;page=Multi-core&amp;id=281243867">Cite this page</a></li>			</ul>
		</div>
	</div>
	<div id="p-lang" class="portlet">
		<h5>Languages</h5>
		<div class="pBody">
			<ul>
				<li class="interwiki-ar"><a href="http://ar.wikipedia.org/wiki/%D8%A7%D9%84%D9%85%D8%B9%D8%A7%D9%84%D8%AC%D8%A7%D8%AA(%D8%AB%D9%86%D8%A7%D8%A6%D9%8A%D8%A9_%D8%A7%D9%84%D9%86%D9%88%D8%A7%D8%A9)">العربية</a></li>
				<li class="interwiki-ca"><a href="http://ca.wikipedia.org/wiki/Multi_core">Català</a></li>
				<li class="interwiki-de"><a href="http://de.wikipedia.org/wiki/Multicore-Prozessor">Deutsch</a></li>
				<li class="interwiki-es"><a href="http://es.wikipedia.org/wiki/Multi_n%C3%BAcleo">Español</a></li>
				<li class="interwiki-fr"><a href="http://fr.wikipedia.org/wiki/Microprocesseur_multi_c%C5%93ur">Français</a></li>
				<li class="interwiki-ko"><a href="http://ko.wikipedia.org/wiki/%EB%A9%80%ED%8B%B0_%EC%BD%94%EC%96%B4">한국어</a></li>
				<li class="interwiki-it"><a href="http://it.wikipedia.org/wiki/Multi_core">Italiano</a></li>
				<li class="interwiki-he"><a href="http://he.wikipedia.org/wiki/%D7%9E%D7%A2%D7%91%D7%93_%D7%9E%D7%A8%D7%95%D7%91%D7%94_%D7%9C%D7%99%D7%91%D7%95%D7%AA">עברית</a></li>
				<li class="interwiki-kk"><a href="http://kk.wikipedia.org/wiki/%D0%9A%D3%A9%D0%BF-%D0%B4%D3%99%D0%BD%D0%B4%D1%96_%D3%A9%D2%A3%D0%B4%D0%B5%D1%83%D1%96%D1%88">Қазақша</a></li>
				<li class="interwiki-nl"><a href="http://nl.wikipedia.org/wiki/Multikernprocessor">Nederlands</a></li>
				<li class="interwiki-ja"><a href="http://ja.wikipedia.org/wiki/%E3%83%9E%E3%83%AB%E3%83%81%E3%82%B3%E3%82%A2">日本語</a></li>
				<li class="interwiki-pt"><a href="http://pt.wikipedia.org/wiki/Multicore">Português</a></li>
				<li class="interwiki-simple"><a href="http://simple.wikipedia.org/wiki/Multi-core">Simple English</a></li>
				<li class="interwiki-th"><a href="http://th.wikipedia.org/wiki/Multi-core">ไทย</a></li>
				<li class="interwiki-vi"><a href="http://vi.wikipedia.org/wiki/CPU_%C4%91a_nh%C3%A2n">Tiếng Việt</a></li>
				<li class="interwiki-tr"><a href="http://tr.wikipedia.org/wiki/%C3%87ok_%C3%A7ekirdekli_i%C5%9Flemciler">Türkçe</a></li>
				<li class="interwiki-zh"><a href="http://zh.wikipedia.org/wiki/%E5%A4%9A%E6%A0%B8%E5%BF%83">中文</a></li>
			</ul>
		</div>
	</div>
		</div><!-- end of the left (by default at least) column -->
			<div class="visualClear"></div>
			<div id="footer">
				<div id="f-poweredbyico"><a href="http://www.mediawiki.org/"><img src="/skins-1.5/common/images/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" /></a></div>
				<div id="f-copyrightico"><a href="http://wikimediafoundation.org/"><img src="/images/wikimedia-button.png" border="0" alt="Wikimedia Foundation"/></a></div>
			<ul id="f-list">
					<li id="lastmod"> This page was last modified on 2 April 2009, at 06:53.</li>
					<li id="copyright">All text is available under the terms of the <a class='internal' href="http://en.wikipedia.org/wiki/Wikipedia:Text_of_the_GNU_Free_Documentation_License" title="Wikipedia:Text of the GNU Free Documentation License">GNU Free Documentation License</a>. (See <b><a class='internal' href="http://en.wikipedia.org/wiki/Wikipedia:Copyrights" title="Wikipedia:Copyrights">Copyrights</a></b> for details.) <br /> Wikipedia&reg; is a registered trademark of the <a href="http://www.wikimediafoundation.org">Wikimedia Foundation, Inc.</a>, a U.S. registered <a class='internal' href="http://en.wikipedia.org/wiki/501%28c%29#501.28c.29.283.29" title="501(c)(3)">501(c)(3)</a> <a href="http://wikimediafoundation.org/wiki/Deductibility_of_donations">tax-deductible</a> <a class='internal' href="http://en.wikipedia.org/wiki/Non-profit_organization" title="Non-profit organization">nonprofit</a> <a href="http://en.wikipedia.org/wiki/Charitable_organization" title="Charitable organization">charity</a>.<br /></li>
					<li id="privacy"><a href="http://wikimediafoundation.org/wiki/Privacy_policy" title="wikimedia:Privacy policy">Privacy policy</a></li>
					<li id="about"><a href="/wiki/Wikipedia:About" title="Wikipedia:About">About Wikipedia</a></li>
					<li id="disclaimer"><a href="/wiki/Wikipedia:General_disclaimer" title="Wikipedia:General disclaimer">Disclaimers</a></li>
			</ul>
		</div>
</div>

		<script type="text/javascript">if (window.runOnloadHook) runOnloadHook();</script>
<!-- Served by srv175 in 0.072 secs. --></body></html>
