# Minimize-of-the-number-of-K-LUTs-used-for-Boolean-function
We can represent a Boolean network as a directed acyclic graph in which each node
represents a logic gate, and in which a directed edge (ğ‘–,ğ‘—) exists if the output of gate
ğ‘– is an input of gate ğ‘—. A primary input (PI) node has no incoming edge, and a primary
output (PO) node has no outgoing edge. We use ğ‘–ğ‘›ğ‘ğ‘¢ğ‘¡ğ‘ (ğ‘¢) to denote the set of nodes
that supply inputs to gate ğ‘¢. Given a subgraph ğ» of a Boolean network, ğ‘–ğ‘›ğ‘ğ‘¢ğ‘¡ğ‘ (ğ»)
denotes the set of distinct nodes outside ğ» which supply inputs to the gates in ğ». For
a node ğ‘£ in the network, a K-feasible cone at ğ‘£, denoted ğ¶ğ‘£
, is a subgraph consisting
of ğ‘£ and its predecessors such that |ğ‘–ğ‘›ğ‘ğ‘¢ğ‘¡ğ‘ (ğ¶ğ‘£)| â‰¤ ğ¾ and any path connecting a
node in ğ¶ğ‘£ and ğ‘£ lies entirely in ğ¶ğ‘£
. A Boolean network is K-bounded if
ğ‘–ğ‘›ğ‘ğ‘¢ğ‘¡ğ‘ (ğ‘£) â‰¤ ğ¾ for each node ğ‘£. We assume that each programmable logic block in
an FPGA is a K-input one-output lookup-table (K-LUT) that can implement any Kinput Boolean function. Thus, each K-LUT can implement any K-feasible cone of a
Boolean network. The technology mapping problem is to cover a given Boolean
network with K-feasible cones.
