--IP Functional Simulation Model
--VERSION_BEGIN 18.1 cbx_mgl 2018:09:12:14:15:07:SJ cbx_simgen 2018:09:12:13:04:09:SJ  VERSION_END


-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- You may only use these simulation model output files for simulation
-- purposes and expressly not for synthesis or any other purposes (in which
-- event Intel disclaims all warranties of any kind).


--synopsys translate_off

 LIBRARY fiftyfivenm;
 USE fiftyfivenm.fiftyfivenm_components.all;

 LIBRARY sgate;
 USE sgate.sgate_pack.all;

--synthesis_resources = fiftyfivenm_ddio_in 16 fiftyfivenm_ddio_oe 18 fiftyfivenm_ddio_out 46 fiftyfivenm_ff 6 fiftyfivenm_io_clock_divider 2 fiftyfivenm_io_ibuf 19 fiftyfivenm_io_obuf 49 fiftyfivenm_phase_detector 1 fiftyfivenm_phy_clkbuf 1 fiftyfivenm_pseudo_diff_out 3 lut 1166 mux21 623 oper_add 5 oper_decoder 1 oper_less_than 2 oper_mux 65 
 LIBRARY ieee;
 USE ieee.std_logic_1164.all;

 ENTITY  ddr3_mem_p0 IS 
	 PORT 
	 ( 
		 afi_addr	:	IN  STD_LOGIC_VECTOR (29 DOWNTO 0);
		 afi_ba	:	IN  STD_LOGIC_VECTOR (5 DOWNTO 0);
		 afi_cal_fail	:	OUT  STD_LOGIC;
		 afi_cal_success	:	OUT  STD_LOGIC;
		 afi_cas_n	:	IN  STD_LOGIC_VECTOR (1 DOWNTO 0);
		 afi_cke	:	IN  STD_LOGIC_VECTOR (1 DOWNTO 0);
		 afi_clk	:	IN  STD_LOGIC;
		 afi_cs_n	:	IN  STD_LOGIC_VECTOR (1 DOWNTO 0);
		 afi_dm	:	IN  STD_LOGIC_VECTOR (7 DOWNTO 0);
		 afi_dqs_burst	:	IN  STD_LOGIC_VECTOR (3 DOWNTO 0);
		 afi_half_clk	:	IN  STD_LOGIC;
		 afi_mem_clk_disable	:	IN  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 afi_odt	:	IN  STD_LOGIC_VECTOR (1 DOWNTO 0);
		 afi_ras_n	:	IN  STD_LOGIC_VECTOR (1 DOWNTO 0);
		 afi_rdata	:	OUT  STD_LOGIC_VECTOR (63 DOWNTO 0);
		 afi_rdata_en	:	IN  STD_LOGIC_VECTOR (1 DOWNTO 0);
		 afi_rdata_en_full	:	IN  STD_LOGIC_VECTOR (1 DOWNTO 0);
		 afi_rdata_valid	:	OUT  STD_LOGIC_VECTOR (1 DOWNTO 0);
		 afi_reset_export_n	:	OUT  STD_LOGIC;
		 afi_reset_n	:	OUT  STD_LOGIC;
		 afi_rlat	:	OUT  STD_LOGIC_VECTOR (5 DOWNTO 0);
		 afi_rst_n	:	IN  STD_LOGIC_VECTOR (1 DOWNTO 0);
		 afi_wdata	:	IN  STD_LOGIC_VECTOR (63 DOWNTO 0);
		 afi_wdata_valid	:	IN  STD_LOGIC_VECTOR (3 DOWNTO 0);
		 afi_we_n	:	IN  STD_LOGIC_VECTOR (1 DOWNTO 0);
		 afi_wlat	:	OUT  STD_LOGIC_VECTOR (5 DOWNTO 0);
		 avl_clk	:	OUT  STD_LOGIC;
		 avl_reset_n	:	OUT  STD_LOGIC;
		 calib_skip_steps	:	OUT  STD_LOGIC_VECTOR (7 DOWNTO 0);
		 csr_soft_reset_req	:	IN  STD_LOGIC;
		 global_reset_n	:	IN  STD_LOGIC;
		 mem_a	:	OUT  STD_LOGIC_VECTOR (14 DOWNTO 0);
		 mem_ba	:	OUT  STD_LOGIC_VECTOR (2 DOWNTO 0);
		 mem_cas_n	:	OUT  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 mem_ck	:	INOUT  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 mem_ck_n	:	INOUT  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 mem_cke	:	OUT  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 mem_cs_n	:	OUT  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 mem_dm	:	OUT  STD_LOGIC_VECTOR (1 DOWNTO 0);
		 mem_dq	:	INOUT  STD_LOGIC_VECTOR (15 DOWNTO 0);
		 mem_dqs	:	INOUT  STD_LOGIC_VECTOR (1 DOWNTO 0);
		 mem_dqs_n	:	INOUT  STD_LOGIC_VECTOR (1 DOWNTO 0);
		 mem_odt	:	OUT  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 mem_ras_n	:	OUT  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 mem_reset_n	:	OUT  STD_LOGIC;
		 mem_we_n	:	OUT  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 pd_ack	:	IN  STD_LOGIC;
		 pd_down	:	OUT  STD_LOGIC;
		 pd_reset_n	:	IN  STD_LOGIC;
		 pd_up	:	OUT  STD_LOGIC;
		 phy_afi_rlat	:	IN  STD_LOGIC_VECTOR (5 DOWNTO 0);
		 phy_afi_wlat	:	IN  STD_LOGIC_VECTOR (5 DOWNTO 0);
		 phy_cal_debug_info	:	IN  STD_LOGIC_VECTOR (31 DOWNTO 0);
		 phy_cal_fail	:	IN  STD_LOGIC;
		 phy_cal_success	:	IN  STD_LOGIC;
		 phy_clk	:	OUT  STD_LOGIC;
		 phy_read_fifo_q	:	OUT  STD_LOGIC_VECTOR (63 DOWNTO 0);
		 phy_read_fifo_reset	:	IN  STD_LOGIC_VECTOR (1 DOWNTO 0);
		 phy_read_increment_vfifo_fr	:	IN  STD_LOGIC_VECTOR (1 DOWNTO 0);
		 phy_read_increment_vfifo_hr	:	IN  STD_LOGIC_VECTOR (1 DOWNTO 0);
		 phy_read_increment_vfifo_qr	:	IN  STD_LOGIC_VECTOR (1 DOWNTO 0);
		 phy_read_latency_counter	:	IN  STD_LOGIC_VECTOR (4 DOWNTO 0);
		 phy_reset_mem_stable	:	IN  STD_LOGIC;
		 phy_reset_n	:	OUT  STD_LOGIC;
		 phy_vfifo_rd_en_override	:	IN  STD_LOGIC_VECTOR (1 DOWNTO 0);
		 phy_write_fr_cycle_shifts	:	IN  STD_LOGIC_VECTOR (3 DOWNTO 0);
		 pll_capture0_clk	:	IN  STD_LOGIC;
		 pll_capture1_clk	:	IN  STD_LOGIC;
		 pll_locked	:	IN  STD_LOGIC;
		 pll_mem_clk	:	IN  STD_LOGIC;
		 pll_write_clk	:	IN  STD_LOGIC;
		 soft_reset_n	:	IN  STD_LOGIC
	 ); 
 END ddr3_mem_p0;

 ARCHITECTURE RTL OF ddr3_mem_p0 IS

	 ATTRIBUTE synthesis_clearbox : natural;
	 ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_4930q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_4919q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5387q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5382q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5426q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5421q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5465q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5460q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_13_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5504q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_13_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5499q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_14_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5543q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_14_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5538q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5036q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5031q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5075q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5070q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5114q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5109q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5153q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5148q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5192q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5187q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5231q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5226q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5270q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5265q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5309q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5304q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5348q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5343q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5660q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5655q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5699q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5694q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5738q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5733q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5894q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5889q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5621q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5616q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5582q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5577q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5777q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5772q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5855q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5850q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5933q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5928q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5816q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5811q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_dqs_en_hr_to_fr_os_oe_datain_f_0_6906q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_hi_datain_f_0_7040q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_lo_datain_f_0_7035q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_hi_datain_f_0_6467q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_lo_datain_f_0_6462q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_oe_datain_f_0_6472q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_hi_datain_f_0_6482q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_lo_datain_f_0_6477q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_oe_datain_f_0_6487q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_hi_datain_f_0_6497q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_lo_datain_f_0_6492q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_oe_datain_f_0_6502q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_hi_datain_f_0_6512q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_lo_datain_f_0_6507q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_oe_datain_f_0_6517q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_hi_datain_f_0_6527q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_lo_datain_f_0_6522q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_oe_datain_f_0_6532q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_hi_datain_f_0_6542q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_lo_datain_f_0_6537q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_oe_datain_f_0_6547q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_hi_datain_f_0_6557q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_lo_datain_f_0_6552q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_oe_datain_f_0_6562q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_hi_datain_f_0_6572q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_lo_datain_f_0_6567q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_oe_datain_f_0_6577q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_dqs_en_hr_to_fr_os_oe_datain_f_0_7530q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_hi_datain_f_0_7564q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_lo_datain_f_0_7559q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_hi_datain_f_0_7310q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_lo_datain_f_0_7305q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_oe_datain_f_0_7315q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_hi_datain_f_0_7325q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_lo_datain_f_0_7320q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_oe_datain_f_0_7330q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_hi_datain_f_0_7340q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_lo_datain_f_0_7335q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_oe_datain_f_0_7345q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_hi_datain_f_0_7355q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_lo_datain_f_0_7350q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_oe_datain_f_0_7360q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_hi_datain_f_0_7370q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_lo_datain_f_0_7365q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_oe_datain_f_0_7375q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_hi_datain_f_0_7385q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_lo_datain_f_0_7380q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_oe_datain_f_0_7390q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_hi_datain_f_0_7400q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_lo_datain_f_0_7395q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_oe_datain_f_0_7405q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_hi_datain_f_0_7415q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_lo_datain_f_0_7410q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_oe_datain_f_0_7420q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_0_7143q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_10_7153q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_11_7154q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_12_7155q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_13_7156q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_14_7157q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_15_7158q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_16_7159q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_17_7160q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_18_7161q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_19_7162q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_1_7144q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_20_7163q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_21_7164q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_22_7165q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_23_7166q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_24_7167q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_25_7168q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_26_7169q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_27_7170q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_28_7171q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_29_7172q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_2_7145q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_30_7173q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_31_7174q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_3_7146q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_4_7147q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_5_7148q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_6_7149q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_7_7150q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_8_7151q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_9_7152q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r1_15_7175q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r1_7_7142q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_15_7177q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_7_7176q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_10_6214q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_2_6091q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_10_6216q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_2_6215q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_1_6083q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_9_6217q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_1_6218q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_9_6219q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_0_6075q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_8_6220q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_0_6221q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_8_6222q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r1_0_7135q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r1_8_7196q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_0_7197q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_8_7198q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r1_14_7178q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r1_6_7141q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_14_7180q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_6_7179q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r1_13_7181q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r1_5_7140q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_13_7183q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_5_7182q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r1_12_7184q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r1_4_7139q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_12_7186q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_4_7185q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_4927q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_4912q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5384q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5379q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5423q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5418q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5462q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5457q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_13_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5501q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_13_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5496q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_14_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5540q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_14_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5535q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5033q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5028q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5072q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5067q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5111q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5106q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5150q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5145q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5189q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5184q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5228q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5223q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5267q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5262q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5306q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5301q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5345q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5340q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5657q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5652q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5696q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5691q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5735q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5730q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5891q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5886q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5618q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5613q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5579q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5574q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5774q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5769q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5852q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5847q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5930q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5925q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5813q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5808q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_gen_muxsel_r1_4716q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_gen_muxsel_r2_4688q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_4715q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_dqs_en_hr_to_fr_os_oe_dataout_r_0_6903q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_hi_dataout_r_0_7037q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_lo_dataout_r_0_7032q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_hi_dataout_r_0_6464q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_lo_dataout_r_0_6459q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_oe_dataout_r_0_6469q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_hi_dataout_r_0_6479q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_lo_dataout_r_0_6474q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_oe_dataout_r_0_6484q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_hi_dataout_r_0_6494q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_lo_dataout_r_0_6489q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_oe_dataout_r_0_6499q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_hi_dataout_r_0_6509q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_lo_dataout_r_0_6504q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_oe_dataout_r_0_6514q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_hi_dataout_r_0_6524q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_lo_dataout_r_0_6519q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_oe_dataout_r_0_6529q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_hi_dataout_r_0_6539q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_lo_dataout_r_0_6534q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_oe_dataout_r_0_6544q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_hi_dataout_r_0_6554q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_lo_dataout_r_0_6549q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_oe_dataout_r_0_6559q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_hi_dataout_r_0_6569q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_lo_dataout_r_0_6564q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_oe_dataout_r_0_6574q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_dqs_ena_muxsel_6067q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_fr_os_oe_r_6044q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wr_dqs_ena_r1_6223q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wr_dqs_ena_r2_6056q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_6062q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_valid_r1_6225q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_valid_r2_6224q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_dqs_en_hr_to_fr_os_oe_dataout_r_0_7527q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_hi_dataout_r_0_7561q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_lo_dataout_r_0_7556q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_hi_dataout_r_0_7307q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_lo_dataout_r_0_7302q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_oe_dataout_r_0_7312q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_hi_dataout_r_0_7322q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_lo_dataout_r_0_7317q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_oe_dataout_r_0_7327q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_hi_dataout_r_0_7337q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_lo_dataout_r_0_7332q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_oe_dataout_r_0_7342q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_hi_dataout_r_0_7352q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_lo_dataout_r_0_7347q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_oe_dataout_r_0_7357q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_hi_dataout_r_0_7367q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_lo_dataout_r_0_7362q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_oe_dataout_r_0_7372q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_hi_dataout_r_0_7382q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_lo_dataout_r_0_7377q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_oe_dataout_r_0_7387q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_hi_dataout_r_0_7397q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_lo_dataout_r_0_7392q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_oe_dataout_r_0_7402q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_hi_dataout_r_0_7412q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_lo_dataout_r_0_7407q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_oe_dataout_r_0_7417q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_dqs_ena_muxsel_7134q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_fr_os_oe_r_7125q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_wr_dqs_ena_r1_7199q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_wr_dqs_ena_r2_7130q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_wrdata_muxsel_7133q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_wrdata_valid_r1_7201q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_wrdata_valid_r2_7200q	:	STD_LOGIC := '0';
	 SIGNAL  wire_nl_w364w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_nl_w363w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_nl_w361w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_nl_w359w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_nl_w357w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_nl_w355w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_nl_w353w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_nl_w351w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_nl_w349w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_nl_w347w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_nl_w341w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_nl_w345w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_nl_w342w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_nl_w338w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_nl_w339w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_nl_w336w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_nl_w334w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_nl_w332w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_nl_w330w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_nl_w328w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_nl_w326w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_nl_w324w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_nl_w321w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_nl_w309w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_nl_w318w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_nl_w310w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_nl_w306w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_nl_w307w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_0_1644q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_10_1664q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_11_1666q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_12_1668q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_13_1670q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_14_1673q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_17_1671q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_1_1646q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_2_1648q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_3_1650q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_4_1652q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_5_1654q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_6_1656q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_7_1658q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_8_1660q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_9_1662q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_0_1691q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_10_1711q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_11_1713q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_12_1716q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_13_1719q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_14_1721q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_15_1714q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_1_1693q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_2_1695q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_3_1697q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_4_1699q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_5_1701q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_6_1703q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_7_1705q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_8_1707q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_9_1709q	:	STD_LOGIC := '0';
	 SIGNAL	wire_nl0l_CLRN	:	STD_LOGIC;
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_wrptr_0_3377q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_wrptr_1_3374q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_wrptr_2_3373q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r1_11_7187q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r1_3_7138q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_11_7189q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_3_7188q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_pointer_0_3061q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_pointer_1_3055q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_pointer_2_3054q	:	STD_LOGIC := '0';
	 SIGNAL	wire_nlii_ENA	:	STD_LOGIC;
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_reset_counter_0_3045q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_reset_counter_1_3086q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_reset_counter_2_3085q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_reset_counter_3_3084q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_read_req_3083q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_0_3051q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_10_3035q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_11_3034q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_12_3033q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_13_3032q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_14_3031q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_1_3044q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_2_3043q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_3_3042q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_4_3041q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_5_3040q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_6_3039q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_7_3038q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_8_3037q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_9_3036q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_output_0_3076q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_write_req_3082q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r1_10_7190q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r1_2_7137q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_10_7192q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_2_7191q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_0_6162q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_10_6177q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_11_6178q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_12_6179q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_13_6180q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_14_6181q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_15_6182q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_16_6183q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_17_6184q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_18_6185q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_19_6186q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_1_6168q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_20_6187q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_21_6188q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_22_6189q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_23_6190q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_24_6191q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_25_6192q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_26_6193q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_27_6194q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_28_6195q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_29_6196q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_2_6169q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_30_6197q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_31_6198q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_3_6170q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_4_6171q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_5_6172q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_6_6173q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_7_6174q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_8_6175q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_9_6176q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3657q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3659q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3661q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3663q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3665q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3667q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3669q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3671q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3673q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3675q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3677q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3679q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3681q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3683q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3685q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3687q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3689q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3691q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3693q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3695q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3697q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3699q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3701q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3703q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3705q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3707q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3709q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3711q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3713q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3715q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3717q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3719q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3721q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3723q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3725q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3727q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3729q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3731q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3733q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3735q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3737q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3739q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3741q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3743q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3745q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3747q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3749q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3751q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3753q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3755q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3757q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3759q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3761q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3763q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3765q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3767q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3769q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3771q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3773q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3775q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3777q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3779q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3781q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3783q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3785q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3787q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3789q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3791q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3793q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3795q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3797q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3799q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3801q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3803q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3805q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3807q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3809q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3811q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3813q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3815q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3817q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3819q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3821q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3823q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3825q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3827q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3829q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3831q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3833q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3835q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3837q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3839q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3841q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3843q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3845q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3847q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3849q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3851q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3853q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3855q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3857q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3859q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3861q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3863q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3865q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3867q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3869q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3871q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3873q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3875q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3877q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3879q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3881q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3883q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3885q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3887q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3889q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3891q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3893q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3895q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3897q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3899q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3901q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3903q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3905q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3907q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3909q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3911q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3913q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3915q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3917q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3919q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3921q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3923q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3925q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3927q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3929q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3931q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3933q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3935q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3937q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3939q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3941q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3943q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3945q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3947q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3949q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3951q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3953q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3955q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3957q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3959q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3961q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3963q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3965q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3967q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3969q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3971q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3973q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3975q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3977q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3979q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3981q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3983q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3985q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3987q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3989q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3991q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3993q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3995q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3997q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3999q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4001q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4003q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4005q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4007q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4009q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4011q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4013q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4015q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4017q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4019q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4021q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4023q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4025q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4027q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4029q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4031q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4033q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4035q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4037q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4039q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4041q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4043q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4045q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4047q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4049q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4051q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4053q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4055q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4057q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4059q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4061q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4063q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4065q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4067q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4069q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4071q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4073q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4075q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4077q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4079q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4081q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4083q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4085q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4087q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4089q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4091q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4093q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4095q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4097q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4099q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4101q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4103q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4105q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4107q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4109q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4111q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4113q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4115q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4117q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4119q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4121q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4123q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4125q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4127q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4129q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4131q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4133q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4135q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4137q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4139q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4141q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4143q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4145q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4147q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4149q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4151q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4153q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4155q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4157q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4159q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4161q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4163q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4165q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4167q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4169q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4171q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4173q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4175q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4177q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4179q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4181q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4183q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4185q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4187q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4189q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4191q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4193q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4195q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4197q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4199q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4201q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4203q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4205q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4207q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4209q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4211q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4213q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4215q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4217q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4219q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4221q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4223q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4225q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4227q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4229q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4231q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4233q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4235q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4237q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4239q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4241q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4243q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4245q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4247q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4249q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4251q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4253q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4255q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4257q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4259q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4261q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4263q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4265q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4267q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4269q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4271q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4273q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4275q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4277q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4279q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4281q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4283q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4285q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4287q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4289q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4291q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4293q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4295q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4297q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4299q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4301q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4303q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4305q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4307q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4309q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4311q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4313q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4315q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4317q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4319q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4321q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4323q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4325q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4327q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4329q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4331q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4333q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4335q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4337q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4339q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4341q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4343q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4345q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4347q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4349q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4351q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4353q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4355q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4357q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4359q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4361q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4363q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4365q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4367q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4369q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4371q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4373q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4375q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4377q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4379q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4381q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4383q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4385q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4387q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4389q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4391q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4393q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4395q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4397q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4399q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4401q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4403q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4405q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4407q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4409q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4411q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4413q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4415q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4417q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4419q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4421q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4423q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4425q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4427q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4429q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4431q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4433q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4435q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4437q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4439q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4441q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4443q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4445q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4447q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4449q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4451q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4453q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4455q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4457q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4459q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4461q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4463q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4465q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4467q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4469q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4471q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4473q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4475q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4477q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4479q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4481q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4483q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4485q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4487q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4489q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4491q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4493q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4495q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4497q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4499q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4501q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4503q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4505q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4507q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4509q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4511q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4513q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4515q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4517q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4519q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4521q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4523q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4525q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4527q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4529q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4531q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4533q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4535q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4537q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4539q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4541q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4543q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4545q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4547q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4549q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4551q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4553q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4555q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4557q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4559q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4561q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4563q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4565q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4567q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4569q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4571q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4573q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4575q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4577q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4579q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4581q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4583q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4585q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4587q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4589q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4591q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4593q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4595q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4597q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4599q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4601q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4603q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4605q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4607q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4609q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4611q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4613q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4615q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4617q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4619q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4621q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4623q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4625q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4627q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4629q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4631q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4633q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4635q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4637q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4639q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4641q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4643q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4645q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4647q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4649q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4651q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4653q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4655q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4657q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4659q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4661q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4663q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4665q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4667q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4669q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4671q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4673q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4675q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4677q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4679q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_15_6199q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_7_6129q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_15_6201q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_7_6200q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_14_6202q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_6_6123q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_14_6204q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_6_6203q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r1_1_7136q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r1_9_7193q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_1_7194q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_9_7195q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_13_6205q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_5_6115q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_13_6207q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_5_6206q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_12_6208q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_4_6107q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_12_6210q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_4_6209q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_11_6211q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_3_6099q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_11_6213q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_3_6212q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_0_1844q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_10_1854q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_11_1855q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_12_1856q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_13_1857q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_14_1858q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_15_1859q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_16_1860q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_17_1861q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_18_1862q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_19_1863q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_1_1845q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_20_1864q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_21_1865q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_22_1866q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_23_1867q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_24_1868q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_25_1869q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_26_1870q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_27_1871q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_28_1872q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_29_1873q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_2_1846q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_3_1847q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_4_1848q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_5_1849q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_6_1850q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_7_1851q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_8_1852q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_9_1853q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_bank_r_0_1838q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_bank_r_1_1839q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_bank_r_2_1840q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_bank_r_3_1841q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_bank_r_4_1842q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_bank_r_5_1843q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_cas_n_r_0_1828q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_cas_n_r_1_1829q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_cke_r_0_1834q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_cke_r_1_1835q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_cs_n_r_0_1836q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_cs_n_r_1_1837q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_odt_r_0_1832q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_odt_r_1_1833q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_ras_n_r_0_1830q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_ras_n_r_1_1831q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_rst_n_r_0_1824q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_rst_n_r_1_1825q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_we_n_r_0_1826q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_we_n_r_1_1827q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_4928q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_4916q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5385q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5380q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5424q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5419q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5463q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5458q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_13_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5502q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_13_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5497q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_14_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5541q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_14_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5536q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5034q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5029q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5073q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5068q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5112q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5107q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5151q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5146q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5190q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5185q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5229q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5224q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5268q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5263q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5307q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5302q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5346q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5341q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5658q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5653q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5697q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5692q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5736q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5731q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5892q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5887q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5619q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5614q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5580q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5575q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5775q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5770q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5853q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5848q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5931q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5926q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5814q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5809q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_dqs_en_hr_to_fr_os_oe_datain_r_0_6904q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_hi_datain_r_0_7038q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_lo_datain_r_0_7033q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_hi_datain_r_0_6465q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_lo_datain_r_0_6460q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_oe_datain_r_0_6470q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_hi_datain_r_0_6480q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_lo_datain_r_0_6475q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_oe_datain_r_0_6485q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_hi_datain_r_0_6495q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_lo_datain_r_0_6490q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_oe_datain_r_0_6500q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_hi_datain_r_0_6510q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_lo_datain_r_0_6505q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_oe_datain_r_0_6515q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_hi_datain_r_0_6525q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_lo_datain_r_0_6520q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_oe_datain_r_0_6530q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_hi_datain_r_0_6540q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_lo_datain_r_0_6535q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_oe_datain_r_0_6545q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_hi_datain_r_0_6555q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_lo_datain_r_0_6550q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_oe_datain_r_0_6560q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_hi_datain_r_0_6570q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_lo_datain_r_0_6565q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_oe_datain_r_0_6575q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_dqs_en_hr_to_fr_os_oe_datain_r_0_7528q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_hi_datain_r_0_7562q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_lo_datain_r_0_7557q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_hi_datain_r_0_7308q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_lo_datain_r_0_7303q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_oe_datain_r_0_7313q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_hi_datain_r_0_7323q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_lo_datain_r_0_7318q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_oe_datain_r_0_7328q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_hi_datain_r_0_7338q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_lo_datain_r_0_7333q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_oe_datain_r_0_7343q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_hi_datain_r_0_7353q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_lo_datain_r_0_7348q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_oe_datain_r_0_7358q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_hi_datain_r_0_7368q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_lo_datain_r_0_7363q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_oe_datain_r_0_7373q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_hi_datain_r_0_7383q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_lo_datain_r_0_7378q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_oe_datain_r_0_7388q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_hi_datain_r_0_7398q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_lo_datain_r_0_7393q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_oe_datain_r_0_7403q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_hi_datain_r_0_7413q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_lo_datain_r_0_7408q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_oe_datain_r_0_7418q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dm_r_0_0_2383q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dm_r_0_1_2384q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dm_r_0_2_2385q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dm_r_0_3_2386q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dm_r_0_4_2387q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dm_r_0_5_2388q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dm_r_0_6_2389q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dm_r_0_7_2390q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_0_2379q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_1_2380q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_2_2381q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_3_2382q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_0_2395q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_10_2405q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_11_2406q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_12_2407q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_13_2408q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_14_2409q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_15_2410q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_16_2411q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_17_2412q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_18_2413q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_19_2414q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_1_2396q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_20_2415q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_21_2416q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_22_2417q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_23_2418q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_24_2419q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_25_2420q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_26_2421q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_27_2422q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_28_2423q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_29_2424q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_2_2397q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_30_2425q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_31_2426q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_32_2427q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_33_2428q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_34_2429q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_35_2430q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_36_2431q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_37_2432q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_38_2433q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_39_2434q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_3_2398q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_40_2435q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_41_2436q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_42_2437q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_43_2438q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_44_2439q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_45_2440q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_46_2441q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_47_2442q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_48_2443q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_49_2444q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_4_2399q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_50_2445q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_51_2446q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_52_2447q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_53_2448q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_54_2449q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_55_2450q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_56_2451q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_57_2452q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_58_2453q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_59_2454q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_5_2400q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_60_2455q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_61_2456q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_62_2457q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_63_2458q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_6_2401q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_7_2402q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_8_2403q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_9_2404q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_seq_calib_init_reg_0_743q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_seq_calib_init_reg_1_774q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_seq_calib_init_reg_2_775q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_seq_calib_init_reg_3_776q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_seq_calib_init_reg_4_777q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_seq_calib_init_reg_5_778q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_seq_calib_init_reg_6_779q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_seq_calib_init_reg_7_780q	:	STD_LOGIC := '0';
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6855_clk	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range320w322w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6855_clkout	:	STD_LOGIC;
	 SIGNAL  wire_vcc	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6855_regouthi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6855_regoutlo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6864_clk	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6864_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6864_regouthi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6864_regoutlo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6870_clk	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6870_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6870_regouthi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6870_regoutlo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6876_clk	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6876_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6876_regouthi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6876_regoutlo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6882_clk	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6882_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6882_regouthi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6882_regoutlo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6888_clk	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6888_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6888_regouthi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6888_regoutlo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6894_clk	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6894_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6894_regouthi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6894_regoutlo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6900_clk	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6900_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6900_regouthi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6900_regoutlo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7482_clk	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7482_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7482_regouthi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7482_regoutlo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7488_clk	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7488_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7488_regouthi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7488_regoutlo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7494_clk	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7494_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7494_regouthi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7494_regoutlo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7500_clk	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7500_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7500_regouthi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7500_regoutlo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7506_clk	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7506_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7506_regouthi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7506_regoutlo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7512_clk	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7512_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7512_regouthi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7512_regoutlo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7518_clk	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7518_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7518_regouthi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7518_regoutlo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7524_clk	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7524_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7524_regouthi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7524_regoutlo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6853_w_lg_dataout362w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6853_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6853_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6863_w_lg_dataout360w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6863_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6863_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6869_w_lg_dataout358w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6869_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6869_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6875_w_lg_dataout356w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6875_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6875_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6881_w_lg_dataout354w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6881_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6881_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6887_w_lg_dataout352w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6887_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6887_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6893_w_lg_dataout350w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6893_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6893_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6899_w_lg_dataout348w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6899_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6899_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_ddr_fr_oe_data_ddio_7016_w_lg_dataout346w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_ddr_fr_oe_data_ddio_7016_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_ddr_fr_oe_data_ddio_7016_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7481_w_lg_dataout337w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7481_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7481_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7487_w_lg_dataout335w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7487_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7487_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7493_w_lg_dataout333w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7493_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7493_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7499_w_lg_dataout331w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7499_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7499_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7505_w_lg_dataout329w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7505_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7505_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7511_w_lg_dataout327w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7511_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7511_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7517_w_lg_dataout325w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7517_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7517_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7523_w_lg_dataout323w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7523_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7523_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_ddr_fr_oe_data_ddio_7548_w_lg_dataout319w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_ddr_fr_oe_data_ddio_7548_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_ddr_fr_oe_data_ddio_7548_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5012_clkhi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5012_clklo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5012_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5012_muxsel	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5404_clkhi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5404_clklo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5404_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5404_muxsel	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5443_clkhi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5443_clklo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5443_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5443_muxsel	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5482_clkhi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5482_clklo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5482_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5482_muxsel	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_13_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5521_clkhi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_13_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5521_clklo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_13_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5521_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_13_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5521_muxsel	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_14_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5560_clkhi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_14_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5560_clklo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_14_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5560_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_14_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5560_muxsel	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5053_clkhi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5053_clklo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5053_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5053_muxsel	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5092_clkhi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5092_clklo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5092_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5092_muxsel	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5131_clkhi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5131_clklo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5131_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5131_muxsel	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5170_clkhi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5170_clklo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5170_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5170_muxsel	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5209_clkhi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5209_clklo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5209_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5209_muxsel	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5248_clkhi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5248_clklo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5248_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5248_muxsel	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5287_clkhi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5287_clklo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5287_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5287_muxsel	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5326_clkhi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5326_clklo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5326_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5326_muxsel	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5365_clkhi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5365_clklo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5365_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5365_muxsel	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5677_clkhi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5677_clklo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5677_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5677_muxsel	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5716_clkhi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5716_clklo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5716_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5716_muxsel	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5755_clkhi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5755_clklo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5755_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5755_muxsel	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5911_clkhi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5911_clklo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5911_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5911_muxsel	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5638_clkhi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5638_clklo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5638_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5638_muxsel	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5599_clkhi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5599_clklo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5599_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5599_muxsel	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5794_clkhi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5794_clklo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5794_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5794_muxsel	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5872_clkhi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5872_clklo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5872_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5872_muxsel	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5950_clkhi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5950_clklo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5950_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5950_muxsel	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5833_clkhi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5833_clklo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5833_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5833_muxsel	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_altera_gpio_lite_clock_gen_0_umem_ck_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_ddr_fr_out_data_ddio_6034_datainhi	:	STD_LOGIC;
	 SIGNAL  wire_w_lg_w_afi_mem_clk_disable_range315w316w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_gnd	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_altera_gpio_lite_clock_gen_0_umem_ck_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_ddr_fr_out_data_ddio_6034_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_6851_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_6862_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_6868_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_6874_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_6880_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_6886_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_6892_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_6898_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_ddr_fr_out_data_ddio_7014_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_extra_ddio_out_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_7121_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_7480_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_7486_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_7492_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_7498_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_7504_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_7510_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_7516_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_7522_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_ddr_fr_out_data_ddio_7547_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_extra_ddio_out_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_7581_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ff_in_path_ddr_input_cell_l_7018_q	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ff_in_path_ddr_input_cell_l_7549_q	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_fiftyfivenm_io_clock_divider_clock_divider_invert_hr_clock_io_clkdiv_6801_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_fiftyfivenm_io_clock_divider_clock_divider_invert_hr_clock_io_clkdiv_7478_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_altera_gpio_lite_clock_gen_0_umem_ck_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_ibuf_diff_input_buf_diff_input_buf_without_nsleep_ibuf_6042_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_6859_nsleep	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_6859_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_6866_nsleep	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_6866_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_6872_nsleep	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_6872_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_6878_nsleep	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_6878_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_6884_nsleep	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_6884_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_6890_nsleep	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_6890_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_6896_nsleep	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_6896_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_6902_nsleep	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_6902_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_ibuf_diff_input_buf_diff_input_buf_with_nsleep_ibuf_7030_nsleep	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_ibuf_diff_input_buf_diff_input_buf_with_nsleep_ibuf_7030_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_7484_nsleep	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_7484_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_7490_nsleep	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_7490_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_7496_nsleep	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_7496_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_7502_nsleep	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_7502_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_7508_nsleep	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_7508_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_7514_nsleep	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_7514_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_7520_nsleep	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_7520_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_7526_nsleep	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_7526_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_ibuf_diff_input_buf_diff_input_buf_with_nsleep_ibuf_7555_nsleep	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_ibuf_diff_input_buf_diff_input_buf_with_nsleep_ibuf_7555_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5014_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5014_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5405_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5405_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5444_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5444_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5483_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5483_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_13_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5522_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_13_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5522_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_14_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5561_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_14_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5561_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5054_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5054_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5093_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5093_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5132_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5132_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5171_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5171_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5210_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5210_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5249_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5249_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5288_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5288_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5327_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5327_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5366_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5366_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5678_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5678_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5717_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5717_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5756_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5756_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5912_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5912_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5639_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5600_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5600_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5795_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5795_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5873_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5873_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5951_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5834_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5834_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_altera_gpio_lite_clock_gen_0_umem_ck_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_pseudo_diff_output_buf_obuf_a_6036_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_altera_gpio_lite_clock_gen_0_umem_ck_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_pseudo_diff_output_buf_obuf_a_bar_6038_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_6857_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_6857_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_6865_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_6865_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_6871_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_6871_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_6877_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_6877_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_6883_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_6883_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_6889_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_6889_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_6895_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_6895_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_6901_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_6901_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_pseudo_diff_output_buf_obuf_a_7024_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_pseudo_diff_output_buf_obuf_a_7024_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_pseudo_diff_output_buf_obuf_a_bar_7026_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_pseudo_diff_output_buf_obuf_a_bar_7026_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_extra_ddio_out_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7123_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_extra_ddio_out_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7123_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7483_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7483_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7489_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7489_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7495_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7495_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7501_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7501_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7507_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7507_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7513_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7513_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7519_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7519_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7525_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7525_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_pseudo_diff_output_buf_obuf_a_7552_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_pseudo_diff_output_buf_obuf_a_7552_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_pseudo_diff_output_buf_obuf_a_bar_7553_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_pseudo_diff_output_buf_obuf_a_bar_7553_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_extra_ddio_out_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7582_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_extra_ddio_out_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7582_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phase_detector_phase_detector_inst_1612_clk	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phase_detector_phase_detector_inst_1612_down	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phase_detector_phase_detector_inst_1612_reset	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phase_detector_phase_detector_inst_1612_up	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_altera_gpio_lite_clock_gen_0_umem_ck_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_pseudo_diff_out_pseudo_diff_output_buf_pseudo_diff_a_6040_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_altera_gpio_lite_clock_gen_0_umem_ck_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_pseudo_diff_out_pseudo_diff_output_buf_pseudo_diff_a_6040_obar	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_pseudo_diff_out_pseudo_diff_output_buf_pseudo_diff_a_7028_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_pseudo_diff_out_pseudo_diff_output_buf_pseudo_diff_a_7028_obar	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_pseudo_diff_out_pseudo_diff_output_buf_pseudo_diff_a_7554_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_pseudo_diff_out_pseudo_diff_output_buf_pseudo_diff_a_7554_obar	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_4929m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_4917m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5386m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5381m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5425m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5420m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5464m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5459m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_13_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5503m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_13_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5498m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_14_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5542m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_14_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5537m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5035m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5030m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5074m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5069m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5113m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5108m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5152m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5147m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5191m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5186m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5230m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5225m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5269m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5264m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5308m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5303m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5347m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5342m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5659m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5654m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5698m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5693m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5737m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5732m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5893m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5888m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5620m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5615m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5581m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5576m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5776m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5771m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5854m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5849m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5932m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5927m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5815m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5810m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_4686m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_dqs_en_hr_to_fr_os_oe_dataout_r_6905m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_hi_dataout_r_7039m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_lo_dataout_r_7034m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_hi_dataout_r_6466m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_lo_dataout_r_6461m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_oe_dataout_r_6471m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_hi_dataout_r_6481m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_lo_dataout_r_6476m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_oe_dataout_r_6486m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_hi_dataout_r_6496m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_lo_dataout_r_6491m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_oe_dataout_r_6501m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_hi_dataout_r_6511m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_lo_dataout_r_6506m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_oe_dataout_r_6516m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_hi_dataout_r_6526m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_lo_dataout_r_6521m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_oe_dataout_r_6531m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_hi_dataout_r_6541m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_lo_dataout_r_6536m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_oe_dataout_r_6546m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_hi_dataout_r_6556m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_lo_dataout_r_6551m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_oe_dataout_r_6561m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_hi_dataout_r_6571m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_lo_dataout_r_6566m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_oe_dataout_r_6576m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_dqs_ena_muxsel_6060m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_6054m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_dqs_en_hr_to_fr_os_oe_dataout_r_7529m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_hi_dataout_r_7563m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_lo_dataout_r_7558m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_hi_dataout_r_7309m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_lo_dataout_r_7304m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_oe_dataout_r_7314m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_hi_dataout_r_7324m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_lo_dataout_r_7319m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_oe_dataout_r_7329m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_hi_dataout_r_7339m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_lo_dataout_r_7334m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_oe_dataout_r_7344m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_hi_dataout_r_7354m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_lo_dataout_r_7349m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_oe_dataout_r_7359m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_hi_dataout_r_7369m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_lo_dataout_r_7364m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_oe_dataout_r_7374m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_hi_dataout_r_7384m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_lo_dataout_r_7379m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_oe_dataout_r_7389m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_hi_dataout_r_7399m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_lo_dataout_r_7394m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_oe_dataout_r_7404m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_hi_dataout_r_7414m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_lo_dataout_r_7409m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_oe_dataout_r_7419m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_dqs_ena_muxsel_7132m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_wrdata_muxsel_7129m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3658m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3660m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3662m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3664m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3666m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3668m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3670m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3672m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3674m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3676m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3678m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3680m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3682m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3684m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3686m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3688m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3690m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3692m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3694m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3696m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3698m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3700m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3702m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3704m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3706m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3708m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3710m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3712m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3714m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3716m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3718m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3720m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3722m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3724m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3726m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3728m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3730m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3732m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3734m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3736m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3738m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3740m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3742m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3744m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3746m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3748m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3750m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3752m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3754m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3756m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3758m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3760m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3762m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3764m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3766m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3768m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3770m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3772m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3774m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3776m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3778m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3780m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3782m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3784m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3786m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3788m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3790m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3792m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3794m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3796m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3798m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3800m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3802m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3804m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3806m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3808m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3810m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3812m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3814m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3816m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3818m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3820m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3822m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3824m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3826m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3828m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3830m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3832m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3834m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3836m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3838m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3840m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3842m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3844m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3846m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3848m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3850m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3852m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3854m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3856m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3858m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3860m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3862m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3864m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3866m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3868m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3870m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3872m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3874m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3876m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3878m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3880m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3882m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3884m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3886m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3888m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3890m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3892m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3894m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3896m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3898m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3900m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3902m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3904m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3906m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3908m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3910m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3912m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3914m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3916m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3918m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3920m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3922m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3924m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3926m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3928m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3930m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3932m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3934m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3936m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3938m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3940m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3942m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3944m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3946m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3948m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3950m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3952m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3954m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3956m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3958m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3960m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3962m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3964m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3966m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3968m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3970m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3972m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3974m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3976m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3978m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3980m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3982m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3984m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3986m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3988m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3990m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3992m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3994m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3996m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3998m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4000m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4002m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4004m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4006m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4008m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4010m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4012m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4014m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4016m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4018m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4020m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4022m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4024m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4026m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4028m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4030m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4032m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4034m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4036m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4038m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4040m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4042m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4044m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4046m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4048m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4050m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4052m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4054m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4056m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4058m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4060m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4062m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4064m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4066m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4068m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4070m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4072m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4074m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4076m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4078m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4080m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4082m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4084m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4086m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4088m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4090m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4092m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4094m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4096m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4098m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4100m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4102m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4104m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4106m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4108m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4110m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4112m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4114m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4116m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4118m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4120m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4122m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4124m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4126m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4128m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4130m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4132m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4134m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4136m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4138m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4140m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4142m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4144m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4146m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4148m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4150m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4152m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4154m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4156m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4158m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4160m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4162m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4164m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4166m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4168m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4170m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4172m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4174m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4176m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4178m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4180m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4182m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4184m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4186m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4188m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4190m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4192m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4194m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4196m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4198m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4200m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4202m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4204m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4206m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4208m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4210m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4212m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4214m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4216m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4218m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4220m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4222m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4224m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4226m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4228m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4230m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4232m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4234m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4236m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4238m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4240m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4242m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4244m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4246m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4248m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4250m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4252m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4254m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4256m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4258m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4260m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4262m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4264m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4266m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4268m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4270m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4272m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4274m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4276m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4278m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4280m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4282m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4284m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4286m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4288m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4290m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4292m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4294m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4296m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4298m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4300m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4302m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4304m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4306m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4308m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4310m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4312m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4314m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4316m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4318m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4320m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4322m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4324m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4326m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4328m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4330m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4332m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4334m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4336m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4338m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4340m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4342m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4344m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4346m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4348m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4350m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4352m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4354m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4356m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4358m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4360m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4362m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4364m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4366m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4368m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4370m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4372m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4374m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4376m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4378m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4380m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4382m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4384m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4386m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4388m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4390m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4392m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4394m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4396m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4398m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4400m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4402m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4404m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4406m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4408m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4410m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4412m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4414m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4416m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4418m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4420m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4422m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4424m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4426m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4428m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4430m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4432m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4434m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4436m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4438m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4440m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4442m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4444m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4446m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4448m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4450m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4452m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4454m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4456m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4458m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4460m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4462m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4464m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4466m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4468m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4470m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4472m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4474m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4476m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4478m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4480m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4482m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4484m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4486m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4488m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4490m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4492m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4494m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4496m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4498m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4500m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4502m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4504m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4506m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4508m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4510m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4512m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4514m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4516m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4518m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4520m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4522m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4524m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4526m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4528m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4530m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4532m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4534m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4536m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4538m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4540m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4542m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4544m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4546m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4548m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4550m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4552m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4554m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4556m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4558m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4560m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4562m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4564m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4566m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4568m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4570m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4572m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4574m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4576m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4578m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4580m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4582m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4584m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4586m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4588m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4590m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4592m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4594m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4596m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4598m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4600m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4602m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4604m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4606m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4608m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4610m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4612m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4614m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4616m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4618m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4620m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4622m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4624m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4626m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4628m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4630m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4632m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4634m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4636m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4638m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4640m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4642m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4644m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4646m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4648m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4650m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4652m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4654m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4656m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4658m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4660m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4662m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4664m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4666m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4668m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4670m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4672m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4674m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4676m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4678m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4680m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_read_req_3074m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_write_req_3072m_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add0_3046_a	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add0_3046_b	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add0_3046_o	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add1_3058_a	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add1_3058_b	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add1_3058_o	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add2_3066_a	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add2_3066_b	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add2_3066_o	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_add0_3370_a	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_add0_3370_b	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_add0_3370_o	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_add1_3375_a	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_add1_3375_b	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_add1_3375_o	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_i	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_lessthan0_3071_a	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_lessthan0_3071_b	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_lessthan0_3071_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_lessthan1_3073_a	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_lessthan1_3073_b	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_lessthan1_3073_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3593_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3593_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3593_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3594_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3594_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3594_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3595_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3595_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3595_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3596_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3596_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3596_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3597_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3597_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3597_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3598_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3598_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3598_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3599_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3599_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3599_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3600_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3600_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3600_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3601_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3601_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3601_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3602_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3602_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3602_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3603_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3603_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3603_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3604_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3604_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3604_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3605_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3605_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3605_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3606_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3606_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3606_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3607_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3607_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3607_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3608_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3608_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3608_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3609_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3609_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3609_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3610_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3610_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3610_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3611_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3611_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3611_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3612_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3612_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3612_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3613_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3613_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3613_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3614_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3614_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3614_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3615_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3615_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3615_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3616_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3616_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3616_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3617_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3617_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3617_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3618_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3618_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3618_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3619_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3619_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3619_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3620_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3620_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3620_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3621_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3621_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3621_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3622_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3622_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3622_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3623_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3623_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3623_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3624_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3624_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3624_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3625_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3625_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3625_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3626_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3626_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3626_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3627_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3627_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3627_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3628_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3628_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3628_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3629_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3629_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3629_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3630_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3630_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3630_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3631_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3631_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3631_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3632_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3632_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3632_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3633_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3633_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3633_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3634_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3634_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3634_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3635_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3635_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3635_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3636_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3636_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3636_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3637_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3637_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3637_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3638_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3638_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3638_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3639_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3639_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3639_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3640_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3640_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3640_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3641_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3641_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3641_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3642_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3642_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3642_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3643_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3643_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3643_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3644_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3644_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3644_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3645_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3645_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3645_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3646_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3646_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3646_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3647_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3647_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3647_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3648_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3648_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3648_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3649_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3649_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3649_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3650_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3650_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3650_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3651_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3651_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3651_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3652_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3652_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3652_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3653_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3653_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3653_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3654_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3654_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3654_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3655_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3655_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3655_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3656_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3656_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3656_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_mux0_3059_data	:	STD_LOGIC_VECTOR (15 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_mux0_3059_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_mux0_3059_sel	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_w_lg_soft_reset_n1474w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_afi_clk317w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_csr_soft_reset_req1473w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_pd_reset_n301w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w368w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  s_wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_wideand0_3064_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_gnd :	STD_LOGIC;
	 SIGNAL  s_wire_vcc :	STD_LOGIC;
 BEGIN

	wire_gnd <= '0';
	wire_vcc <= '1';
	wire_w_lg_soft_reset_n1474w(0) <= soft_reset_n AND wire_w_lg_csr_soft_reset_req1473w(0);
	wire_w_lg_afi_clk317w(0) <= NOT afi_clk;
	wire_w_lg_csr_soft_reset_req1473w(0) <= NOT csr_soft_reset_req;
	wire_w_lg_pd_reset_n301w(0) <= NOT pd_reset_n;
	wire_w368w(0) <= NOT s_wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_wideand0_3064_dataout;
	afi_cal_fail <= phy_cal_fail;
	afi_cal_success <= phy_cal_success;
	afi_rdata <= ( wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3656_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3655_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3654_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3653_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3652_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3651_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3650_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3649_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3624_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3623_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3622_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3621_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3620_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3619_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3618_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3617_o
 & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3648_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3647_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3646_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3645_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3644_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3643_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3642_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3641_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3616_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3615_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3614_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3613_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3612_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3611_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3610_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3609_o
 & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3640_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3639_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3638_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3637_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3636_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3635_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3634_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3633_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3608_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3607_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3606_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3605_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3604_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3603_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3602_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3601_o
 & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3632_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3631_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3630_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3629_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3628_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3627_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3626_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3625_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3600_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3599_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3598_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3597_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3596_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3595_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3594_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3593_o
);
	afi_rdata_valid <= ( "0" & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_output_0_3076q);
	afi_reset_export_n <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_14_1721q;
	afi_reset_n <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_15_1714q;
	afi_rlat <= ( "0" & "0" & "0" & "0" & "0" & "0");
	afi_wlat <= ( "0" & "0" & "0" & "0" & "1" & "1");
	avl_clk <= afi_clk;
	avl_reset_n <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_15_1714q;
	calib_skip_steps <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_seq_calib_init_reg_7_780q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_seq_calib_init_reg_6_779q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_seq_calib_init_reg_5_778q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_seq_calib_init_reg_4_777q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_seq_calib_init_reg_3_776q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_seq_calib_init_reg_2_775q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_seq_calib_init_reg_1_774q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_seq_calib_init_reg_0_743q);
	mem_a <= ( wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_14_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5561_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_13_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5522_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5483_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5444_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5405_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5366_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5327_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5288_o
 & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5249_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5210_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5171_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5132_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5093_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5054_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5014_o);
	mem_ba <= ( wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5756_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5717_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5678_o);
	mem_cas_n(0) <= ( wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5912_o);
	mem_ck(0) <= ( wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_altera_gpio_lite_clock_gen_0_umem_ck_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_pseudo_diff_output_buf_obuf_a_6036_o);
	mem_ck_n(0) <= ( wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_altera_gpio_lite_clock_gen_0_umem_ck_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_pseudo_diff_output_buf_obuf_a_bar_6038_o);
	mem_cke(0) <= ( wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5639_o);
	mem_cs_n(0) <= ( wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5600_o);
	mem_dm <= ( wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_extra_ddio_out_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7582_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_extra_ddio_out_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7123_o);
	mem_dq <= ( wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7525_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7519_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7513_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7507_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7501_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7495_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7489_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7483_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_6901_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_6895_o
 & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_6889_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_6883_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_6877_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_6871_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_6865_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_6857_o);
	mem_dqs <= ( wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_pseudo_diff_output_buf_obuf_a_7552_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_pseudo_diff_output_buf_obuf_a_7024_o);
	mem_dqs_n <= ( wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_pseudo_diff_output_buf_obuf_a_bar_7553_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_pseudo_diff_output_buf_obuf_a_bar_7026_o);
	mem_odt(0) <= ( wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5795_o);
	mem_ras_n(0) <= ( wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5873_o);
	mem_reset_n <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5951_o;
	mem_we_n(0) <= ( wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5834_o);
	pd_down <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phase_detector_phase_detector_inst_1612_down;
	pd_up <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phase_detector_phase_detector_inst_1612_up;
	phy_clk <= afi_clk;
	phy_read_fifo_q <= ( "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0");
	phy_reset_n <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_14_1673q;
	s_wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_wideand0_3064_dataout <= (((ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_reset_counter_0_3045q AND ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_reset_counter_3_3084q) AND ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_reset_counter_2_3085q) AND ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_reset_counter_1_3086q);
	s_wire_gnd <= '0';
	s_wire_vcc <= '1';
	PROCESS (afi_clk)
	BEGIN
		IF (afi_clk = '0' AND afi_clk'event) THEN
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_4930q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_0_1844q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_4919q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_0_1844q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5387q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_10_1854q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5382q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_10_1854q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5426q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_11_1855q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5421q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_11_1855q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5465q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_12_1856q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5460q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_12_1856q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_13_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5504q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_13_1857q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_13_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5499q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_13_1857q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_14_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5543q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_14_1858q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_14_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5538q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_14_1858q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5036q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_1_1845q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5031q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_1_1845q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5075q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_2_1846q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5070q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_2_1846q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5114q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_3_1847q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5109q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_3_1847q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5153q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_4_1848q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5148q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_4_1848q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5192q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_5_1849q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5187q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_5_1849q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5231q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_6_1850q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5226q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_6_1850q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5270q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_7_1851q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5265q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_7_1851q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5309q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_8_1852q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5304q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_8_1852q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5348q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_9_1853q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5343q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_9_1853q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5660q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_bank_r_0_1838q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5655q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_bank_r_0_1838q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5699q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_bank_r_1_1839q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5694q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_bank_r_1_1839q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5738q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_bank_r_2_1840q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5733q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_bank_r_2_1840q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5894q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_cas_n_r_0_1828q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5889q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_cas_n_r_0_1828q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5621q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_cke_r_0_1834q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5616q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_cke_r_0_1834q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5582q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_cs_n_r_0_1836q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5577q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_cs_n_r_0_1836q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5777q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_odt_r_0_1832q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5772q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_odt_r_0_1832q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5855q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_ras_n_r_0_1830q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5850q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_ras_n_r_0_1830q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5933q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_rst_n_r_0_1824q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5928q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_rst_n_r_0_1824q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5816q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_we_n_r_0_1826q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5811q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_we_n_r_0_1826q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_dqs_en_hr_to_fr_os_oe_datain_f_0_6906q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_0_2379q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_hi_datain_f_0_7040q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dm_r_0_2_2385q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_lo_datain_f_0_7035q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dm_r_0_0_2383q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_hi_datain_f_0_6467q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_16_2411q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_lo_datain_f_0_6462q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_0_2395q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_oe_datain_f_0_6472q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_0_2379q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_hi_datain_f_0_6482q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_17_2412q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_lo_datain_f_0_6477q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_1_2396q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_oe_datain_f_0_6487q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_0_2379q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_hi_datain_f_0_6497q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_18_2413q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_lo_datain_f_0_6492q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_2_2397q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_oe_datain_f_0_6502q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_0_2379q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_hi_datain_f_0_6512q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_19_2414q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_lo_datain_f_0_6507q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_3_2398q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_oe_datain_f_0_6517q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_0_2379q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_hi_datain_f_0_6527q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_20_2415q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_lo_datain_f_0_6522q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_4_2399q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_oe_datain_f_0_6532q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_0_2379q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_hi_datain_f_0_6542q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_21_2416q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_lo_datain_f_0_6537q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_5_2400q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_oe_datain_f_0_6547q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_0_2379q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_hi_datain_f_0_6557q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_22_2417q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_lo_datain_f_0_6552q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_6_2401q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_oe_datain_f_0_6562q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_0_2379q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_hi_datain_f_0_6572q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_23_2418q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_lo_datain_f_0_6567q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_7_2402q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_oe_datain_f_0_6577q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_0_2379q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_dqs_en_hr_to_fr_os_oe_datain_f_0_7530q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_1_2380q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_hi_datain_f_0_7564q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dm_r_0_3_2386q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_lo_datain_f_0_7559q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dm_r_0_1_2384q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_hi_datain_f_0_7310q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_24_2419q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_lo_datain_f_0_7305q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_8_2403q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_oe_datain_f_0_7315q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_1_2380q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_hi_datain_f_0_7325q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_25_2420q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_lo_datain_f_0_7320q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_9_2404q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_oe_datain_f_0_7330q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_1_2380q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_hi_datain_f_0_7340q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_26_2421q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_lo_datain_f_0_7335q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_10_2405q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_oe_datain_f_0_7345q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_1_2380q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_hi_datain_f_0_7355q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_27_2422q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_lo_datain_f_0_7350q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_11_2406q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_oe_datain_f_0_7360q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_1_2380q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_hi_datain_f_0_7370q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_28_2423q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_lo_datain_f_0_7365q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_12_2407q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_oe_datain_f_0_7375q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_1_2380q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_hi_datain_f_0_7385q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_29_2424q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_lo_datain_f_0_7380q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_13_2408q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_oe_datain_f_0_7390q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_1_2380q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_hi_datain_f_0_7400q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_30_2425q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_lo_datain_f_0_7395q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_14_2409q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_oe_datain_f_0_7405q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_1_2380q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_hi_datain_f_0_7415q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_31_2426q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_lo_datain_f_0_7410q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_15_2410q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_oe_datain_f_0_7420q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_1_2380q;
		END IF;
	END PROCESS;
	PROCESS (wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_fiftyfivenm_io_clock_divider_clock_divider_invert_hr_clock_io_clkdiv_7478_clkout)
	BEGIN
		IF (wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_fiftyfivenm_io_clock_divider_clock_divider_invert_hr_clock_io_clkdiv_7478_clkout = '1' AND wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_fiftyfivenm_io_clock_divider_clock_divider_invert_hr_clock_io_clkdiv_7478_clkout'event) THEN
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_0_7143q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r1_0_7135q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_10_7153q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r1_10_7190q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_11_7154q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r1_11_7187q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_12_7155q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r1_12_7184q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_13_7156q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r1_13_7181q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_14_7157q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r1_14_7178q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_15_7158q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r1_15_7175q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_16_7159q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_0_7197q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_17_7160q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_1_7194q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_18_7161q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_2_7191q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_19_7162q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_3_7188q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_1_7144q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r1_1_7136q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_20_7163q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_4_7185q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_21_7164q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_5_7182q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_22_7165q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_6_7179q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_23_7166q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_7_7176q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_24_7167q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_8_7198q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_25_7168q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_9_7195q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_26_7169q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_10_7192q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_27_7170q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_11_7189q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_28_7171q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_12_7186q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_29_7172q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_13_7183q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_2_7145q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r1_2_7137q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_30_7173q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_14_7180q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_31_7174q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_15_7177q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_3_7146q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r1_3_7138q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_4_7147q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r1_4_7139q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_5_7148q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r1_5_7140q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_6_7149q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r1_6_7141q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_7_7150q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r1_7_7142q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_8_7151q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r1_8_7196q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_9_7152q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r1_9_7193q;
		END IF;
	END PROCESS;
	PROCESS (wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7524_clkout)
	BEGIN
		IF (wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7524_clkout = '1' AND wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7524_clkout'event) THEN
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r1_15_7175q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_15_7177q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r1_7_7142q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_7_7176q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_15_7177q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7524_regouthi;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_7_7176q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7524_regoutlo;
		END IF;
	END PROCESS;
	PROCESS (wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6870_clkout)
	BEGIN
		IF (wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6870_clkout = '1' AND wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6870_clkout'event) THEN
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_10_6214q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_10_6216q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_2_6091q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_2_6215q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_10_6216q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6870_regouthi;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_2_6215q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6870_regoutlo;
		END IF;
	END PROCESS;
	PROCESS (wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6864_clkout)
	BEGIN
		IF (wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6864_clkout = '1' AND wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6864_clkout'event) THEN
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_1_6083q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_1_6218q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_9_6217q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_9_6219q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_1_6218q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6864_regoutlo;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_9_6219q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6864_regouthi;
		END IF;
	END PROCESS;
	PROCESS (wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6855_clkout)
	BEGIN
		IF (wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6855_clkout = '1' AND wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6855_clkout'event) THEN
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_0_6075q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_0_6221q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_8_6220q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_8_6222q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_0_6221q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6855_regoutlo;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_8_6222q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6855_regouthi;
		END IF;
	END PROCESS;
	PROCESS (wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7482_clkout)
	BEGIN
		IF (wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7482_clkout = '1' AND wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7482_clkout'event) THEN
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r1_0_7135q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_0_7197q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r1_8_7196q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_8_7198q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_0_7197q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7482_regoutlo;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_8_7198q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7482_regouthi;
		END IF;
	END PROCESS;
	PROCESS (wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7518_clkout)
	BEGIN
		IF (wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7518_clkout = '1' AND wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7518_clkout'event) THEN
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r1_14_7178q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_14_7180q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r1_6_7141q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_6_7179q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_14_7180q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7518_regouthi;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_6_7179q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7518_regoutlo;
		END IF;
	END PROCESS;
	PROCESS (wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7512_clkout)
	BEGIN
		IF (wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7512_clkout = '1' AND wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7512_clkout'event) THEN
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r1_13_7181q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_13_7183q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r1_5_7140q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_5_7182q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_13_7183q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7512_regouthi;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_5_7182q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7512_regoutlo;
		END IF;
	END PROCESS;
	PROCESS (wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7506_clkout)
	BEGIN
		IF (wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7506_clkout = '1' AND wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7506_clkout'event) THEN
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r1_12_7184q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_12_7186q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r1_4_7139q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_4_7185q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_12_7186q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7506_regouthi;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_4_7185q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7506_regoutlo;
		END IF;
	END PROCESS;
	PROCESS (pll_mem_clk)
	BEGIN
		IF (pll_mem_clk = '1' AND pll_mem_clk'event) THEN
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_4927q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_4929m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_4912q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_4917m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5384q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5386m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5379q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5381m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5423q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5425m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5418q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5420m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5462q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5464m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5457q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5459m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_13_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5501q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_13_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5503m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_13_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5496q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_13_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5498m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_14_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5540q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_14_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5542m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_14_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5535q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_14_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5537m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5033q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5035m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5028q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5030m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5072q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5074m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5067q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5069m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5111q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5113m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5106q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5108m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5150q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5152m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5145q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5147m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5189q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5191m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5184q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5186m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5228q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5230m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5223q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5225m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5267q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5269m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5262q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5264m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5306q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5308m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5301q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5303m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5345q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5347m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5340q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5342m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5657q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5659m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5652q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5654m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5696q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5698m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5691q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5693m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5735q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5737m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5730q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5732m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5891q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5893m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5886q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5888m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5618q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5620m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5613q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5615m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5579q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5581m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5574q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5576m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5774q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5776m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5769q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5771m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5852q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5854m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5847q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5849m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5930q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5932m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5925q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5927m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5813q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5815m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5808q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5810m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_gen_muxsel_r1_4716q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_17_1671q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_gen_muxsel_r2_4688q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_gen_muxsel_r1_4716q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_4715q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_4686m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_dqs_en_hr_to_fr_os_oe_dataout_r_0_6903q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_dqs_en_hr_to_fr_os_oe_dataout_r_6905m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_hi_dataout_r_0_7037q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_hi_dataout_r_7039m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_lo_dataout_r_0_7032q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_lo_dataout_r_7034m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_hi_dataout_r_0_6464q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_hi_dataout_r_6466m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_lo_dataout_r_0_6459q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_lo_dataout_r_6461m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_oe_dataout_r_0_6469q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_oe_dataout_r_6471m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_hi_dataout_r_0_6479q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_hi_dataout_r_6481m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_lo_dataout_r_0_6474q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_lo_dataout_r_6476m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_oe_dataout_r_0_6484q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_oe_dataout_r_6486m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_hi_dataout_r_0_6494q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_hi_dataout_r_6496m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_lo_dataout_r_0_6489q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_lo_dataout_r_6491m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_oe_dataout_r_0_6499q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_oe_dataout_r_6501m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_hi_dataout_r_0_6509q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_hi_dataout_r_6511m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_lo_dataout_r_0_6504q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_lo_dataout_r_6506m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_oe_dataout_r_0_6514q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_oe_dataout_r_6516m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_hi_dataout_r_0_6524q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_hi_dataout_r_6526m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_lo_dataout_r_0_6519q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_lo_dataout_r_6521m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_oe_dataout_r_0_6529q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_oe_dataout_r_6531m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_hi_dataout_r_0_6539q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_hi_dataout_r_6541m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_lo_dataout_r_0_6534q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_lo_dataout_r_6536m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_oe_dataout_r_0_6544q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_oe_dataout_r_6546m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_hi_dataout_r_0_6554q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_hi_dataout_r_6556m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_lo_dataout_r_0_6549q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_lo_dataout_r_6551m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_oe_dataout_r_0_6559q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_oe_dataout_r_6561m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_hi_dataout_r_0_6569q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_hi_dataout_r_6571m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_lo_dataout_r_0_6564q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_lo_dataout_r_6566m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_oe_dataout_r_0_6574q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_oe_dataout_r_6576m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_dqs_ena_muxsel_6067q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_dqs_ena_muxsel_6060m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_fr_os_oe_r_6044q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_dqs_en_hr_to_fr_os_oe_dataout_r_0_6903q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wr_dqs_ena_r1_6223q <= (ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_0_2379q OR ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_2_2381q);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wr_dqs_ena_r2_6056q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wr_dqs_ena_r1_6223q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_6062q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_6054m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_valid_r1_6225q <= (ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_0_2379q OR ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_2_2381q);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_valid_r2_6224q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_valid_r1_6225q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_dqs_en_hr_to_fr_os_oe_dataout_r_0_7527q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_dqs_en_hr_to_fr_os_oe_dataout_r_7529m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_hi_dataout_r_0_7561q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_hi_dataout_r_7563m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_lo_dataout_r_0_7556q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_lo_dataout_r_7558m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_hi_dataout_r_0_7307q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_hi_dataout_r_7309m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_lo_dataout_r_0_7302q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_lo_dataout_r_7304m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_oe_dataout_r_0_7312q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_oe_dataout_r_7314m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_hi_dataout_r_0_7322q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_hi_dataout_r_7324m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_lo_dataout_r_0_7317q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_lo_dataout_r_7319m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_oe_dataout_r_0_7327q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_oe_dataout_r_7329m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_hi_dataout_r_0_7337q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_hi_dataout_r_7339m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_lo_dataout_r_0_7332q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_lo_dataout_r_7334m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_oe_dataout_r_0_7342q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_oe_dataout_r_7344m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_hi_dataout_r_0_7352q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_hi_dataout_r_7354m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_lo_dataout_r_0_7347q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_lo_dataout_r_7349m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_oe_dataout_r_0_7357q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_oe_dataout_r_7359m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_hi_dataout_r_0_7367q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_hi_dataout_r_7369m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_lo_dataout_r_0_7362q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_lo_dataout_r_7364m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_oe_dataout_r_0_7372q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_oe_dataout_r_7374m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_hi_dataout_r_0_7382q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_hi_dataout_r_7384m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_lo_dataout_r_0_7377q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_lo_dataout_r_7379m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_oe_dataout_r_0_7387q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_oe_dataout_r_7389m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_hi_dataout_r_0_7397q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_hi_dataout_r_7399m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_lo_dataout_r_0_7392q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_lo_dataout_r_7394m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_oe_dataout_r_0_7402q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_oe_dataout_r_7404m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_hi_dataout_r_0_7412q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_hi_dataout_r_7414m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_lo_dataout_r_0_7407q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_lo_dataout_r_7409m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_oe_dataout_r_0_7417q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_oe_dataout_r_7419m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_dqs_ena_muxsel_7134q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_dqs_ena_muxsel_7132m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_fr_os_oe_r_7125q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_dqs_en_hr_to_fr_os_oe_dataout_r_0_7527q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_wr_dqs_ena_r1_7199q <= (ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_1_2380q OR ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_3_2382q);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_wr_dqs_ena_r2_7130q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_wr_dqs_ena_r1_7199q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_wrdata_muxsel_7133q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_wrdata_muxsel_7129m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_wrdata_valid_r1_7201q <= (ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_1_2380q OR ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_3_2382q);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_wrdata_valid_r2_7200q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_wrdata_valid_r1_7201q;
		END IF;
	END PROCESS;
	wire_nl_w364w(0) <= NOT ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_gen_muxsel_r2_4688q;
	wire_nl_w363w(0) <= NOT ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_4715q;
	wire_nl_w361w(0) <= NOT ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_oe_dataout_r_0_6469q;
	wire_nl_w359w(0) <= NOT ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_oe_dataout_r_0_6484q;
	wire_nl_w357w(0) <= NOT ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_oe_dataout_r_0_6499q;
	wire_nl_w355w(0) <= NOT ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_oe_dataout_r_0_6514q;
	wire_nl_w353w(0) <= NOT ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_oe_dataout_r_0_6529q;
	wire_nl_w351w(0) <= NOT ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_oe_dataout_r_0_6544q;
	wire_nl_w349w(0) <= NOT ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_oe_dataout_r_0_6559q;
	wire_nl_w347w(0) <= NOT ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_oe_dataout_r_0_6574q;
	wire_nl_w341w(0) <= NOT ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_dqs_ena_muxsel_6067q;
	wire_nl_w345w(0) <= NOT ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_fr_os_oe_r_6044q;
	wire_nl_w342w(0) <= NOT ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wr_dqs_ena_r2_6056q;
	wire_nl_w338w(0) <= NOT ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_6062q;
	wire_nl_w339w(0) <= NOT ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_valid_r2_6224q;
	wire_nl_w336w(0) <= NOT ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_oe_dataout_r_0_7312q;
	wire_nl_w334w(0) <= NOT ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_oe_dataout_r_0_7327q;
	wire_nl_w332w(0) <= NOT ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_oe_dataout_r_0_7342q;
	wire_nl_w330w(0) <= NOT ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_oe_dataout_r_0_7357q;
	wire_nl_w328w(0) <= NOT ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_oe_dataout_r_0_7372q;
	wire_nl_w326w(0) <= NOT ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_oe_dataout_r_0_7387q;
	wire_nl_w324w(0) <= NOT ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_oe_dataout_r_0_7402q;
	wire_nl_w321w(0) <= NOT ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_oe_dataout_r_0_7417q;
	wire_nl_w309w(0) <= NOT ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_dqs_ena_muxsel_7134q;
	wire_nl_w318w(0) <= NOT ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_fr_os_oe_r_7125q;
	wire_nl_w310w(0) <= NOT ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_wr_dqs_ena_r2_7130q;
	wire_nl_w306w(0) <= NOT ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_wrdata_muxsel_7133q;
	wire_nl_w307w(0) <= NOT ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_wrdata_valid_r2_7200q;
	PROCESS (afi_clk, wire_nl0l_CLRN)
	BEGIN
		IF (wire_nl0l_CLRN = '0') THEN
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_0_1644q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_10_1664q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_11_1666q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_12_1668q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_13_1670q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_14_1673q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_17_1671q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_1_1646q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_2_1648q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_3_1650q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_4_1652q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_5_1654q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_6_1656q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_7_1658q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_8_1660q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_9_1662q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_0_1691q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_10_1711q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_11_1713q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_12_1716q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_13_1719q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_14_1721q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_15_1714q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_1_1693q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_2_1695q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_3_1697q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_4_1699q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_5_1701q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_6_1703q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_7_1705q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_8_1707q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_9_1709q <= '0';
		ELSIF (afi_clk = '1' AND afi_clk'event) THEN
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_0_1644q <= s_wire_vcc;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_10_1664q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_9_1662q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_11_1666q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_10_1664q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_12_1668q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_11_1666q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_13_1670q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_12_1668q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_14_1673q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_13_1670q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_17_1671q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_13_1670q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_1_1646q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_0_1644q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_2_1648q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_1_1646q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_3_1650q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_2_1648q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_4_1652q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_3_1650q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_5_1654q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_4_1652q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_6_1656q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_5_1654q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_7_1658q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_6_1656q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_8_1660q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_7_1658q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_9_1662q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_8_1660q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_0_1691q <= s_wire_vcc;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_10_1711q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_9_1709q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_11_1713q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_10_1711q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_12_1716q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_11_1713q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_13_1719q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_12_1716q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_14_1721q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_13_1719q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_15_1714q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_13_1719q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_1_1693q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_0_1691q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_2_1695q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_1_1693q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_3_1697q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_2_1695q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_4_1699q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_3_1697q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_5_1701q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_4_1699q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_6_1703q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_5_1701q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_7_1705q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_6_1703q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_8_1707q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_7_1705q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_9_1709q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_8_1707q;
		END IF;
	END PROCESS;
	wire_nl0l_CLRN <= (wire_w_lg_soft_reset_n1474w(0) AND (global_reset_n AND pll_locked));
	PROCESS (wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_fiftyfivenm_io_clock_divider_clock_divider_invert_hr_clock_io_clkdiv_6801_clkout, ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_17_1671q)
	BEGIN
		IF (ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_17_1671q = '0') THEN
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_wrptr_0_3377q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_wrptr_1_3374q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_wrptr_2_3373q <= '0';
		ELSIF (wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_fiftyfivenm_io_clock_divider_clock_divider_invert_hr_clock_io_clkdiv_6801_clkout = '1' AND wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_fiftyfivenm_io_clock_divider_clock_divider_invert_hr_clock_io_clkdiv_6801_clkout'event) THEN
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_wrptr_0_3377q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_add0_3370_o(0);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_wrptr_1_3374q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_add0_3370_o(1);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_wrptr_2_3373q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_add0_3370_o(2);
		END IF;
	END PROCESS;
	PROCESS (wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7500_clkout)
	BEGIN
		IF (wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7500_clkout = '1' AND wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7500_clkout'event) THEN
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r1_11_7187q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_11_7189q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r1_3_7138q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_3_7188q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_11_7189q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7500_regouthi;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_3_7188q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7500_regoutlo;
		END IF;
	END PROCESS;
	PROCESS (afi_clk, ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_17_1671q)
	BEGIN
		IF (ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_17_1671q = '0') THEN
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_pointer_0_3061q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_pointer_1_3055q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_pointer_2_3054q <= '0';
		ELSIF (afi_clk = '1' AND afi_clk'event) THEN
			IF (phy_read_increment_vfifo_hr(0) = '1') THEN
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_pointer_0_3061q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add0_3046_o(0);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_pointer_1_3055q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add0_3046_o(1);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_pointer_2_3054q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add0_3046_o(2);
			END IF;
		END IF;
	END PROCESS;
	wire_nlii_ENA <= phy_read_increment_vfifo_hr(0);
	PROCESS (afi_clk, ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_17_1671q)
	BEGIN
		IF (ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_17_1671q = '0') THEN
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_reset_counter_0_3045q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_reset_counter_1_3086q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_reset_counter_2_3085q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_reset_counter_3_3084q <= '0';
		ELSIF (afi_clk = '1' AND afi_clk'event) THEN
			IF (s_wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_wideand0_3064_dataout = '0') THEN
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_reset_counter_0_3045q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add2_3066_o(0);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_reset_counter_1_3086q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add2_3066_o(1);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_reset_counter_2_3085q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add2_3066_o(2);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_reset_counter_3_3084q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add2_3066_o(3);
			END IF;
		END IF;
	END PROCESS;
	PROCESS (afi_clk, ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_17_1671q)
	BEGIN
		IF (ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_17_1671q = '0') THEN
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_read_req_3083q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_0_3051q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_10_3035q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_11_3034q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_12_3033q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_13_3032q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_14_3031q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_1_3044q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_2_3043q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_3_3042q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_4_3041q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_5_3040q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_6_3039q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_7_3038q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_8_3037q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_9_3036q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_output_0_3076q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_write_req_3082q <= '0';
		ELSIF (afi_clk = '1' AND afi_clk'event) THEN
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_add1_3375_o(0);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_add1_3375_o(1);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_add1_3375_o(2);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_read_req_3083q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_read_req_3074m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_0_3051q <= afi_rdata_en(0);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_10_3035q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_9_3036q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_11_3034q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_10_3035q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_12_3033q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_11_3034q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_13_3032q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_12_3033q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_14_3031q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_13_3032q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_1_3044q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_0_3051q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_2_3043q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_1_3044q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_3_3042q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_2_3043q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_4_3041q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_3_3042q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_5_3040q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_4_3041q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_6_3039q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_5_3040q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_7_3038q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_6_3039q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_8_3037q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_7_3038q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_9_3036q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_8_3037q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_output_0_3076q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_mux0_3059_o;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_write_req_3082q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_write_req_3072m_dataout;
		END IF;
	END PROCESS;
	PROCESS (wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7494_clkout)
	BEGIN
		IF (wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7494_clkout = '1' AND wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7494_clkout'event) THEN
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r1_10_7190q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_10_7192q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r1_2_7137q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_2_7191q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_10_7192q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7494_regouthi;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_2_7191q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7494_regoutlo;
		END IF;
	END PROCESS;
	PROCESS (wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_fiftyfivenm_io_clock_divider_clock_divider_invert_hr_clock_io_clkdiv_6801_clkout)
	BEGIN
		IF (wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_fiftyfivenm_io_clock_divider_clock_divider_invert_hr_clock_io_clkdiv_6801_clkout = '1' AND wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_fiftyfivenm_io_clock_divider_clock_divider_invert_hr_clock_io_clkdiv_6801_clkout'event) THEN
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_0_6162q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_0_6075q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_10_6177q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_10_6214q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_11_6178q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_11_6211q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_12_6179q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_12_6208q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_13_6180q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_13_6205q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_14_6181q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_14_6202q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_15_6182q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_15_6199q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_16_6183q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_0_6221q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_17_6184q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_1_6218q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_18_6185q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_2_6215q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_19_6186q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_3_6212q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_1_6168q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_1_6083q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_20_6187q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_4_6209q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_21_6188q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_5_6206q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_22_6189q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_6_6203q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_23_6190q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_7_6200q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_24_6191q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_8_6222q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_25_6192q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_9_6219q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_26_6193q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_10_6216q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_27_6194q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_11_6213q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_28_6195q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_12_6210q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_29_6196q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_13_6207q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_2_6169q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_2_6091q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_30_6197q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_14_6204q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_31_6198q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_15_6201q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_3_6170q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_3_6099q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_4_6171q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_4_6107q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_5_6172q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_5_6115q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_6_6173q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_6_6123q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_7_6174q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_7_6129q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_8_6175q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_8_6220q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_9_6176q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_9_6217q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3657q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3658m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3659q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3660m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3661q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3662m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3663q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3664m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3665q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3666m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3667q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3668m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3669q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3670m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3671q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3672m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3673q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3674m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3675q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3676m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3677q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3678m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3679q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3680m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3681q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3682m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3683q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3684m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3685q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3686m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3687q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3688m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3689q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3690m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3691q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3692m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3693q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3694m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3695q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3696m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3697q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3698m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3699q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3700m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3701q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3702m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3703q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3704m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3705q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3706m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3707q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3708m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3709q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3710m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3711q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3712m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3713q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3714m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3715q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3716m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3717q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3718m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3719q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3720m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3721q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3722m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3723q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3724m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3725q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3726m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3727q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3728m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3729q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3730m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3731q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3732m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3733q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3734m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3735q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3736m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3737q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3738m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3739q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3740m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3741q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3742m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3743q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3744m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3745q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3746m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3747q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3748m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3749q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3750m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3751q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3752m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3753q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3754m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3755q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3756m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3757q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3758m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3759q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3760m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3761q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3762m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3763q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3764m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3765q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3766m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3767q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3768m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3769q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3770m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3771q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3772m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3773q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3774m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3775q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3776m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3777q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3778m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3779q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3780m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3781q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3782m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3783q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3784m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3785q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3786m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3787q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3788m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3789q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3790m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3791q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3792m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3793q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3794m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3795q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3796m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3797q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3798m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3799q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3800m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3801q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3802m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3803q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3804m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3805q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3806m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3807q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3808m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3809q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3810m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3811q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3812m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3813q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3814m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3815q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3816m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3817q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3818m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3819q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3820m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3821q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3822m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3823q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3824m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3825q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3826m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3827q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3828m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3829q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3830m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3831q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3832m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3833q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3834m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3835q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3836m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3837q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3838m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3839q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3840m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3841q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3842m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3843q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3844m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3845q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3846m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3847q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3848m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3849q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3850m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3851q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3852m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3853q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3854m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3855q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3856m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3857q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3858m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3859q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3860m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3861q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3862m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3863q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3864m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3865q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3866m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3867q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3868m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3869q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3870m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3871q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3872m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3873q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3874m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3875q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3876m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3877q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3878m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3879q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3880m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3881q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3882m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3883q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3884m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3885q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3886m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3887q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3888m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3889q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3890m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3891q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3892m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3893q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3894m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3895q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3896m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3897q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3898m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3899q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3900m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3901q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3902m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3903q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3904m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3905q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3906m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3907q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3908m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3909q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3910m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3911q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3912m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3913q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3914m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3915q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3916m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3917q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3918m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3919q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3920m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3921q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3922m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3923q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3924m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3925q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3926m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3927q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3928m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3929q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3930m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3931q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3932m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3933q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3934m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3935q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3936m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3937q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3938m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3939q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3940m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3941q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3942m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3943q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3944m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3945q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3946m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3947q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3948m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3949q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3950m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3951q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3952m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3953q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3954m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3955q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3956m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3957q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3958m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3959q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3960m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3961q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3962m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3963q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3964m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3965q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3966m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3967q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3968m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3969q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3970m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3971q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3972m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3973q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3974m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3975q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3976m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3977q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3978m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3979q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3980m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3981q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3982m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3983q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3984m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3985q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3986m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3987q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3988m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3989q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3990m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3991q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3992m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3993q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3994m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3995q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3996m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3997q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3998m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3999q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4000m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4001q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4002m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4003q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4004m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4005q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4006m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4007q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4008m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4009q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4010m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4011q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4012m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4013q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4014m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4015q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4016m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4017q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4018m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4019q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4020m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4021q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4022m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4023q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4024m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4025q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4026m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4027q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4028m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4029q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4030m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4031q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4032m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4033q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4034m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4035q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4036m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4037q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4038m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4039q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4040m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4041q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4042m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4043q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4044m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4045q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4046m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4047q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4048m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4049q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4050m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4051q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4052m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4053q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4054m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4055q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4056m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4057q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4058m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4059q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4060m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4061q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4062m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4063q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4064m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4065q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4066m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4067q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4068m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4069q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4070m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4071q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4072m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4073q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4074m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4075q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4076m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4077q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4078m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4079q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4080m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4081q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4082m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4083q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4084m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4085q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4086m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4087q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4088m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4089q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4090m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4091q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4092m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4093q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4094m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4095q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4096m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4097q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4098m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4099q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4100m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4101q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4102m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4103q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4104m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4105q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4106m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4107q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4108m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4109q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4110m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4111q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4112m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4113q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4114m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4115q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4116m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4117q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4118m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4119q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4120m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4121q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4122m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4123q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4124m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4125q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4126m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4127q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4128m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4129q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4130m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4131q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4132m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4133q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4134m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4135q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4136m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4137q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4138m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4139q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4140m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4141q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4142m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4143q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4144m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4145q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4146m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4147q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4148m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4149q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4150m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4151q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4152m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4153q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4154m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4155q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4156m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4157q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4158m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4159q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4160m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4161q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4162m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4163q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4164m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4165q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4166m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4167q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4168m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4169q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4170m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4171q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4172m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4173q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4174m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4175q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4176m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4177q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4178m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4179q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4180m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4181q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4182m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4183q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4184m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4185q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4186m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4187q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4188m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4189q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4190m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4191q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4192m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4193q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4194m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4195q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4196m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4197q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4198m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4199q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4200m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4201q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4202m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4203q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4204m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4205q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4206m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4207q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4208m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4209q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4210m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4211q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4212m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4213q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4214m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4215q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4216m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4217q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4218m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4219q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4220m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4221q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4222m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4223q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4224m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4225q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4226m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4227q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4228m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4229q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4230m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4231q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4232m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4233q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4234m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4235q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4236m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4237q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4238m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4239q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4240m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4241q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4242m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4243q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4244m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4245q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4246m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4247q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4248m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4249q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4250m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4251q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4252m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4253q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4254m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4255q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4256m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4257q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4258m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4259q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4260m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4261q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4262m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4263q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4264m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4265q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4266m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4267q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4268m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4269q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4270m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4271q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4272m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4273q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4274m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4275q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4276m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4277q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4278m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4279q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4280m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4281q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4282m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4283q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4284m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4285q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4286m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4287q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4288m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4289q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4290m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4291q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4292m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4293q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4294m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4295q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4296m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4297q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4298m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4299q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4300m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4301q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4302m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4303q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4304m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4305q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4306m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4307q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4308m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4309q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4310m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4311q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4312m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4313q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4314m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4315q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4316m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4317q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4318m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4319q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4320m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4321q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4322m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4323q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4324m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4325q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4326m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4327q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4328m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4329q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4330m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4331q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4332m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4333q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4334m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4335q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4336m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4337q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4338m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4339q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4340m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4341q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4342m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4343q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4344m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4345q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4346m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4347q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4348m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4349q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4350m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4351q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4352m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4353q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4354m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4355q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4356m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4357q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4358m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4359q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4360m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4361q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4362m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4363q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4364m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4365q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4366m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4367q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4368m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4369q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4370m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4371q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4372m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4373q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4374m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4375q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4376m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4377q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4378m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4379q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4380m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4381q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4382m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4383q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4384m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4385q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4386m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4387q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4388m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4389q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4390m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4391q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4392m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4393q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4394m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4395q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4396m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4397q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4398m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4399q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4400m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4401q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4402m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4403q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4404m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4405q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4406m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4407q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4408m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4409q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4410m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4411q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4412m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4413q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4414m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4415q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4416m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4417q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4418m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4419q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4420m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4421q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4422m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4423q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4424m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4425q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4426m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4427q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4428m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4429q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4430m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4431q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4432m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4433q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4434m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4435q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4436m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4437q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4438m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4439q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4440m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4441q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4442m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4443q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4444m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4445q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4446m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4447q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4448m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4449q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4450m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4451q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4452m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4453q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4454m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4455q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4456m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4457q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4458m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4459q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4460m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4461q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4462m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4463q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4464m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4465q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4466m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4467q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4468m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4469q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4470m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4471q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4472m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4473q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4474m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4475q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4476m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4477q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4478m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4479q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4480m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4481q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4482m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4483q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4484m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4485q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4486m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4487q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4488m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4489q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4490m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4491q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4492m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4493q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4494m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4495q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4496m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4497q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4498m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4499q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4500m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4501q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4502m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4503q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4504m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4505q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4506m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4507q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4508m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4509q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4510m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4511q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4512m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4513q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4514m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4515q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4516m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4517q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4518m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4519q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4520m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4521q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4522m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4523q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4524m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4525q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4526m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4527q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4528m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4529q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4530m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4531q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4532m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4533q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4534m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4535q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4536m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4537q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4538m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4539q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4540m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4541q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4542m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4543q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4544m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4545q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4546m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4547q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4548m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4549q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4550m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4551q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4552m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4553q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4554m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4555q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4556m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4557q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4558m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4559q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4560m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4561q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4562m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4563q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4564m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4565q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4566m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4567q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4568m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4569q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4570m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4571q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4572m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4573q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4574m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4575q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4576m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4577q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4578m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4579q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4580m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4581q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4582m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4583q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4584m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4585q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4586m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4587q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4588m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4589q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4590m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4591q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4592m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4593q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4594m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4595q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4596m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4597q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4598m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4599q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4600m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4601q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4602m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4603q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4604m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4605q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4606m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4607q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4608m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4609q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4610m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4611q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4612m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4613q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4614m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4615q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4616m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4617q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4618m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4619q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4620m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4621q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4622m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4623q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4624m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4625q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4626m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4627q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4628m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4629q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4630m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4631q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4632m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4633q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4634m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4635q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4636m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4637q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4638m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4639q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4640m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4641q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4642m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4643q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4644m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4645q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4646m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4647q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4648m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4649q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4650m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4651q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4652m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4653q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4654m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4655q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4656m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4657q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4658m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4659q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4660m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4661q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4662m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4663q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4664m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4665q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4666m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4667q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4668m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4669q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4670m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4671q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4672m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4673q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4674m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4675q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4676m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4677q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4678m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4679q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4680m_dataout;
		END IF;
	END PROCESS;
	PROCESS (wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6900_clkout)
	BEGIN
		IF (wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6900_clkout = '1' AND wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6900_clkout'event) THEN
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_15_6199q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_15_6201q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_7_6129q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_7_6200q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_15_6201q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6900_regouthi;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_7_6200q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6900_regoutlo;
		END IF;
	END PROCESS;
	PROCESS (wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6894_clkout)
	BEGIN
		IF (wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6894_clkout = '1' AND wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6894_clkout'event) THEN
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_14_6202q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_14_6204q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_6_6123q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_6_6203q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_14_6204q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6894_regouthi;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_6_6203q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6894_regoutlo;
		END IF;
	END PROCESS;
	PROCESS (wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7488_clkout)
	BEGIN
		IF (wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7488_clkout = '1' AND wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7488_clkout'event) THEN
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r1_1_7136q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_1_7194q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r1_9_7193q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_9_7195q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_1_7194q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7488_regoutlo;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddio_phy_dq_r_9_7195q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7488_regouthi;
		END IF;
	END PROCESS;
	PROCESS (wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6888_clkout)
	BEGIN
		IF (wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6888_clkout = '1' AND wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6888_clkout'event) THEN
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_13_6205q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_13_6207q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_5_6115q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_5_6206q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_13_6207q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6888_regouthi;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_5_6206q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6888_regoutlo;
		END IF;
	END PROCESS;
	PROCESS (wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6882_clkout)
	BEGIN
		IF (wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6882_clkout = '1' AND wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6882_clkout'event) THEN
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_12_6208q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_12_6210q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_4_6107q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_4_6209q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_12_6210q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6882_regouthi;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_4_6209q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6882_regoutlo;
		END IF;
	END PROCESS;
	PROCESS (wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6876_clkout)
	BEGIN
		IF (wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6876_clkout = '1' AND wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6876_clkout'event) THEN
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_11_6211q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_11_6213q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_3_6099q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_3_6212q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_11_6213q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6876_regouthi;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_3_6212q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6876_regoutlo;
		END IF;
	END PROCESS;
	PROCESS (afi_clk)
	BEGIN
		IF (afi_clk = '1' AND afi_clk'event) THEN
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_0_1844q <= afi_addr(0);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_10_1854q <= afi_addr(10);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_11_1855q <= afi_addr(11);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_12_1856q <= afi_addr(12);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_13_1857q <= afi_addr(13);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_14_1858q <= afi_addr(14);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_15_1859q <= afi_addr(15);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_16_1860q <= afi_addr(16);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_17_1861q <= afi_addr(17);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_18_1862q <= afi_addr(18);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_19_1863q <= afi_addr(19);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_1_1845q <= afi_addr(1);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_20_1864q <= afi_addr(20);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_21_1865q <= afi_addr(21);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_22_1866q <= afi_addr(22);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_23_1867q <= afi_addr(23);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_24_1868q <= afi_addr(24);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_25_1869q <= afi_addr(25);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_26_1870q <= afi_addr(26);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_27_1871q <= afi_addr(27);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_28_1872q <= afi_addr(28);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_29_1873q <= afi_addr(29);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_2_1846q <= afi_addr(2);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_3_1847q <= afi_addr(3);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_4_1848q <= afi_addr(4);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_5_1849q <= afi_addr(5);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_6_1850q <= afi_addr(6);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_7_1851q <= afi_addr(7);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_8_1852q <= afi_addr(8);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_9_1853q <= afi_addr(9);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_bank_r_0_1838q <= afi_ba(0);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_bank_r_1_1839q <= afi_ba(1);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_bank_r_2_1840q <= afi_ba(2);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_bank_r_3_1841q <= afi_ba(3);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_bank_r_4_1842q <= afi_ba(4);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_bank_r_5_1843q <= afi_ba(5);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_cas_n_r_0_1828q <= afi_cas_n(0);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_cas_n_r_1_1829q <= afi_cas_n(1);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_cke_r_0_1834q <= afi_cke(0);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_cke_r_1_1835q <= afi_cke(1);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_cs_n_r_0_1836q <= afi_cs_n(0);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_cs_n_r_1_1837q <= afi_cs_n(1);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_odt_r_0_1832q <= afi_odt(0);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_odt_r_1_1833q <= afi_odt(1);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_ras_n_r_0_1830q <= afi_ras_n(0);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_ras_n_r_1_1831q <= afi_ras_n(1);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_rst_n_r_0_1824q <= afi_rst_n(0);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_rst_n_r_1_1825q <= afi_rst_n(1);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_we_n_r_0_1826q <= afi_we_n(0);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_we_n_r_1_1827q <= afi_we_n(1);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_4928q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_15_1859q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_4916q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_15_1859q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5385q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_25_1869q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5380q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_25_1869q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5424q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_26_1870q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5419q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_26_1870q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5463q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_27_1871q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5458q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_27_1871q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_13_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5502q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_28_1872q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_13_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5497q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_28_1872q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_14_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5541q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_29_1873q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_14_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5536q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_29_1873q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5034q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_16_1860q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5029q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_16_1860q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5073q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_17_1861q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5068q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_17_1861q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5112q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_18_1862q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5107q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_18_1862q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5151q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_19_1863q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5146q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_19_1863q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5190q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_20_1864q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5185q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_20_1864q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5229q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_21_1865q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5224q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_21_1865q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5268q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_22_1866q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5263q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_22_1866q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5307q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_23_1867q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5302q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_23_1867q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5346q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_24_1868q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5341q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_24_1868q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5658q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_bank_r_3_1841q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5653q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_bank_r_3_1841q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5697q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_bank_r_4_1842q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5692q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_bank_r_4_1842q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5736q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_bank_r_5_1843q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5731q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_bank_r_5_1843q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5892q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_cas_n_r_1_1829q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5887q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_cas_n_r_1_1829q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5619q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_cke_r_1_1835q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5614q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_cke_r_1_1835q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5580q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_cs_n_r_1_1837q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5575q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_cs_n_r_1_1837q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5775q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_odt_r_1_1833q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5770q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_odt_r_1_1833q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5853q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_ras_n_r_1_1831q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5848q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_ras_n_r_1_1831q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5931q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_rst_n_r_1_1825q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5926q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_rst_n_r_1_1825q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5814q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_we_n_r_1_1827q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5809q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_we_n_r_1_1827q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_dqs_en_hr_to_fr_os_oe_datain_r_0_6904q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_2_2381q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_hi_datain_r_0_7038q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dm_r_0_6_2389q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_lo_datain_r_0_7033q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dm_r_0_4_2387q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_hi_datain_r_0_6465q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_48_2443q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_lo_datain_r_0_6460q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_32_2427q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_oe_datain_r_0_6470q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_2_2381q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_hi_datain_r_0_6480q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_49_2444q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_lo_datain_r_0_6475q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_33_2428q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_oe_datain_r_0_6485q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_2_2381q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_hi_datain_r_0_6495q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_50_2445q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_lo_datain_r_0_6490q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_34_2429q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_oe_datain_r_0_6500q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_2_2381q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_hi_datain_r_0_6510q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_51_2446q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_lo_datain_r_0_6505q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_35_2430q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_oe_datain_r_0_6515q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_2_2381q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_hi_datain_r_0_6525q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_52_2447q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_lo_datain_r_0_6520q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_36_2431q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_oe_datain_r_0_6530q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_2_2381q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_hi_datain_r_0_6540q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_53_2448q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_lo_datain_r_0_6535q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_37_2432q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_oe_datain_r_0_6545q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_2_2381q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_hi_datain_r_0_6555q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_54_2449q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_lo_datain_r_0_6550q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_38_2433q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_oe_datain_r_0_6560q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_2_2381q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_hi_datain_r_0_6570q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_55_2450q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_lo_datain_r_0_6565q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_39_2434q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_oe_datain_r_0_6575q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_2_2381q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_dqs_en_hr_to_fr_os_oe_datain_r_0_7528q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_3_2382q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_hi_datain_r_0_7562q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dm_r_0_7_2390q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_lo_datain_r_0_7557q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dm_r_0_5_2388q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_hi_datain_r_0_7308q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_56_2451q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_lo_datain_r_0_7303q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_40_2435q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_oe_datain_r_0_7313q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_3_2382q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_hi_datain_r_0_7323q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_57_2452q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_lo_datain_r_0_7318q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_41_2436q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_oe_datain_r_0_7328q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_3_2382q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_hi_datain_r_0_7338q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_58_2453q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_lo_datain_r_0_7333q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_42_2437q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_oe_datain_r_0_7343q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_3_2382q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_hi_datain_r_0_7353q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_59_2454q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_lo_datain_r_0_7348q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_43_2438q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_oe_datain_r_0_7358q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_3_2382q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_hi_datain_r_0_7368q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_60_2455q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_lo_datain_r_0_7363q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_44_2439q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_oe_datain_r_0_7373q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_3_2382q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_hi_datain_r_0_7383q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_61_2456q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_lo_datain_r_0_7378q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_45_2440q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_oe_datain_r_0_7388q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_3_2382q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_hi_datain_r_0_7398q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_62_2457q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_lo_datain_r_0_7393q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_46_2441q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_oe_datain_r_0_7403q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_3_2382q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_hi_datain_r_0_7413q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_63_2458q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_lo_datain_r_0_7408q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_47_2442q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_oe_datain_r_0_7418q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_3_2382q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dm_r_0_0_2383q <= afi_dm(0);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dm_r_0_1_2384q <= afi_dm(1);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dm_r_0_2_2385q <= afi_dm(2);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dm_r_0_3_2386q <= afi_dm(3);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dm_r_0_4_2387q <= afi_dm(4);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dm_r_0_5_2388q <= afi_dm(5);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dm_r_0_6_2389q <= afi_dm(6);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dm_r_0_7_2390q <= afi_dm(7);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_0_2379q <= afi_dqs_burst(0);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_1_2380q <= afi_dqs_burst(1);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_2_2381q <= afi_dqs_burst(2);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_3_2382q <= afi_dqs_burst(3);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_0_2395q <= afi_wdata(0);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_10_2405q <= afi_wdata(10);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_11_2406q <= afi_wdata(11);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_12_2407q <= afi_wdata(12);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_13_2408q <= afi_wdata(13);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_14_2409q <= afi_wdata(14);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_15_2410q <= afi_wdata(15);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_16_2411q <= afi_wdata(16);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_17_2412q <= afi_wdata(17);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_18_2413q <= afi_wdata(18);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_19_2414q <= afi_wdata(19);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_1_2396q <= afi_wdata(1);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_20_2415q <= afi_wdata(20);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_21_2416q <= afi_wdata(21);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_22_2417q <= afi_wdata(22);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_23_2418q <= afi_wdata(23);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_24_2419q <= afi_wdata(24);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_25_2420q <= afi_wdata(25);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_26_2421q <= afi_wdata(26);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_27_2422q <= afi_wdata(27);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_28_2423q <= afi_wdata(28);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_29_2424q <= afi_wdata(29);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_2_2397q <= afi_wdata(2);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_30_2425q <= afi_wdata(30);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_31_2426q <= afi_wdata(31);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_32_2427q <= afi_wdata(32);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_33_2428q <= afi_wdata(33);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_34_2429q <= afi_wdata(34);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_35_2430q <= afi_wdata(35);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_36_2431q <= afi_wdata(36);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_37_2432q <= afi_wdata(37);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_38_2433q <= afi_wdata(38);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_39_2434q <= afi_wdata(39);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_3_2398q <= afi_wdata(3);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_40_2435q <= afi_wdata(40);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_41_2436q <= afi_wdata(41);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_42_2437q <= afi_wdata(42);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_43_2438q <= afi_wdata(43);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_44_2439q <= afi_wdata(44);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_45_2440q <= afi_wdata(45);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_46_2441q <= afi_wdata(46);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_47_2442q <= afi_wdata(47);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_48_2443q <= afi_wdata(48);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_49_2444q <= afi_wdata(49);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_4_2399q <= afi_wdata(4);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_50_2445q <= afi_wdata(50);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_51_2446q <= afi_wdata(51);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_52_2447q <= afi_wdata(52);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_53_2448q <= afi_wdata(53);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_54_2449q <= afi_wdata(54);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_55_2450q <= afi_wdata(55);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_56_2451q <= afi_wdata(56);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_57_2452q <= afi_wdata(57);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_58_2453q <= afi_wdata(58);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_59_2454q <= afi_wdata(59);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_5_2400q <= afi_wdata(5);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_60_2455q <= afi_wdata(60);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_61_2456q <= afi_wdata(61);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_62_2457q <= afi_wdata(62);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_63_2458q <= afi_wdata(63);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_6_2401q <= afi_wdata(6);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_7_2402q <= afi_wdata(7);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_8_2403q <= afi_wdata(8);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_9_2404q <= afi_wdata(9);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_seq_calib_init_reg_0_743q <= s_wire_vcc;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_seq_calib_init_reg_1_774q <= s_wire_vcc;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_seq_calib_init_reg_2_775q <= s_wire_vcc;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_seq_calib_init_reg_3_776q <= s_wire_vcc;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_seq_calib_init_reg_4_777q <= s_wire_vcc;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_seq_calib_init_reg_5_778q <= s_wire_vcc;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_seq_calib_init_reg_6_779q <= s_wire_vcc;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_seq_calib_init_reg_7_780q <= s_wire_vcc;
		END IF;
	END PROCESS;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6855_clk <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range320w322w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range320w322w(0) <= NOT wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(2);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6855 :  fiftyfivenm_ddio_in
	  GENERIC MAP (
		async_mode => "none",
		invert_input_clock => "true",
		power_up => "low",
		sync_mode => "none"
	  )
	  PORT MAP ( 
		clk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6855_clk,
		clkout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6855_clkout,
		datain => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_6859_o,
		ena => wire_vcc,
		halfrateresyncclk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_fiftyfivenm_io_clock_divider_clock_divider_invert_hr_clock_io_clkdiv_6801_clkout,
		regouthi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6855_regouthi,
		regoutlo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6855_regoutlo
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6864_clk <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range320w322w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6864 :  fiftyfivenm_ddio_in
	  GENERIC MAP (
		async_mode => "none",
		invert_input_clock => "true",
		power_up => "low",
		sync_mode => "none"
	  )
	  PORT MAP ( 
		clk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6864_clk,
		clkout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6864_clkout,
		datain => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_6866_o,
		ena => wire_vcc,
		halfrateresyncclk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_fiftyfivenm_io_clock_divider_clock_divider_invert_hr_clock_io_clkdiv_6801_clkout,
		regouthi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6864_regouthi,
		regoutlo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6864_regoutlo
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6870_clk <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range320w322w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6870 :  fiftyfivenm_ddio_in
	  GENERIC MAP (
		async_mode => "none",
		invert_input_clock => "true",
		power_up => "low",
		sync_mode => "none"
	  )
	  PORT MAP ( 
		clk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6870_clk,
		clkout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6870_clkout,
		datain => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_6872_o,
		ena => wire_vcc,
		halfrateresyncclk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_fiftyfivenm_io_clock_divider_clock_divider_invert_hr_clock_io_clkdiv_6801_clkout,
		regouthi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6870_regouthi,
		regoutlo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6870_regoutlo
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6876_clk <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range320w322w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6876 :  fiftyfivenm_ddio_in
	  GENERIC MAP (
		async_mode => "none",
		invert_input_clock => "true",
		power_up => "low",
		sync_mode => "none"
	  )
	  PORT MAP ( 
		clk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6876_clk,
		clkout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6876_clkout,
		datain => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_6878_o,
		ena => wire_vcc,
		halfrateresyncclk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_fiftyfivenm_io_clock_divider_clock_divider_invert_hr_clock_io_clkdiv_6801_clkout,
		regouthi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6876_regouthi,
		regoutlo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6876_regoutlo
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6882_clk <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range320w322w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6882 :  fiftyfivenm_ddio_in
	  GENERIC MAP (
		async_mode => "none",
		invert_input_clock => "true",
		power_up => "low",
		sync_mode => "none"
	  )
	  PORT MAP ( 
		clk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6882_clk,
		clkout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6882_clkout,
		datain => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_6884_o,
		ena => wire_vcc,
		halfrateresyncclk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_fiftyfivenm_io_clock_divider_clock_divider_invert_hr_clock_io_clkdiv_6801_clkout,
		regouthi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6882_regouthi,
		regoutlo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6882_regoutlo
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6888_clk <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range320w322w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6888 :  fiftyfivenm_ddio_in
	  GENERIC MAP (
		async_mode => "none",
		invert_input_clock => "true",
		power_up => "low",
		sync_mode => "none"
	  )
	  PORT MAP ( 
		clk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6888_clk,
		clkout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6888_clkout,
		datain => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_6890_o,
		ena => wire_vcc,
		halfrateresyncclk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_fiftyfivenm_io_clock_divider_clock_divider_invert_hr_clock_io_clkdiv_6801_clkout,
		regouthi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6888_regouthi,
		regoutlo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6888_regoutlo
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6894_clk <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range320w322w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6894 :  fiftyfivenm_ddio_in
	  GENERIC MAP (
		async_mode => "none",
		invert_input_clock => "true",
		power_up => "low",
		sync_mode => "none"
	  )
	  PORT MAP ( 
		clk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6894_clk,
		clkout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6894_clkout,
		datain => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_6896_o,
		ena => wire_vcc,
		halfrateresyncclk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_fiftyfivenm_io_clock_divider_clock_divider_invert_hr_clock_io_clkdiv_6801_clkout,
		regouthi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6894_regouthi,
		regoutlo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6894_regoutlo
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6900_clk <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range320w322w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6900 :  fiftyfivenm_ddio_in
	  GENERIC MAP (
		async_mode => "none",
		invert_input_clock => "true",
		power_up => "low",
		sync_mode => "none"
	  )
	  PORT MAP ( 
		clk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6900_clk,
		clkout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6900_clkout,
		datain => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_6902_o,
		ena => wire_vcc,
		halfrateresyncclk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_fiftyfivenm_io_clock_divider_clock_divider_invert_hr_clock_io_clkdiv_6801_clkout,
		regouthi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6900_regouthi,
		regoutlo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_6900_regoutlo
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7482_clk <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range320w322w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7482 :  fiftyfivenm_ddio_in
	  GENERIC MAP (
		async_mode => "none",
		invert_input_clock => "true",
		power_up => "low",
		sync_mode => "none"
	  )
	  PORT MAP ( 
		clk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7482_clk,
		clkout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7482_clkout,
		datain => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_7484_o,
		ena => wire_vcc,
		halfrateresyncclk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_fiftyfivenm_io_clock_divider_clock_divider_invert_hr_clock_io_clkdiv_7478_clkout,
		regouthi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7482_regouthi,
		regoutlo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7482_regoutlo
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7488_clk <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range320w322w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7488 :  fiftyfivenm_ddio_in
	  GENERIC MAP (
		async_mode => "none",
		invert_input_clock => "true",
		power_up => "low",
		sync_mode => "none"
	  )
	  PORT MAP ( 
		clk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7488_clk,
		clkout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7488_clkout,
		datain => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_7490_o,
		ena => wire_vcc,
		halfrateresyncclk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_fiftyfivenm_io_clock_divider_clock_divider_invert_hr_clock_io_clkdiv_7478_clkout,
		regouthi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7488_regouthi,
		regoutlo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7488_regoutlo
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7494_clk <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range320w322w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7494 :  fiftyfivenm_ddio_in
	  GENERIC MAP (
		async_mode => "none",
		invert_input_clock => "true",
		power_up => "low",
		sync_mode => "none"
	  )
	  PORT MAP ( 
		clk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7494_clk,
		clkout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7494_clkout,
		datain => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_7496_o,
		ena => wire_vcc,
		halfrateresyncclk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_fiftyfivenm_io_clock_divider_clock_divider_invert_hr_clock_io_clkdiv_7478_clkout,
		regouthi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7494_regouthi,
		regoutlo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7494_regoutlo
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7500_clk <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range320w322w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7500 :  fiftyfivenm_ddio_in
	  GENERIC MAP (
		async_mode => "none",
		invert_input_clock => "true",
		power_up => "low",
		sync_mode => "none"
	  )
	  PORT MAP ( 
		clk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7500_clk,
		clkout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7500_clkout,
		datain => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_7502_o,
		ena => wire_vcc,
		halfrateresyncclk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_fiftyfivenm_io_clock_divider_clock_divider_invert_hr_clock_io_clkdiv_7478_clkout,
		regouthi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7500_regouthi,
		regoutlo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7500_regoutlo
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7506_clk <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range320w322w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7506 :  fiftyfivenm_ddio_in
	  GENERIC MAP (
		async_mode => "none",
		invert_input_clock => "true",
		power_up => "low",
		sync_mode => "none"
	  )
	  PORT MAP ( 
		clk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7506_clk,
		clkout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7506_clkout,
		datain => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_7508_o,
		ena => wire_vcc,
		halfrateresyncclk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_fiftyfivenm_io_clock_divider_clock_divider_invert_hr_clock_io_clkdiv_7478_clkout,
		regouthi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7506_regouthi,
		regoutlo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7506_regoutlo
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7512_clk <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range320w322w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7512 :  fiftyfivenm_ddio_in
	  GENERIC MAP (
		async_mode => "none",
		invert_input_clock => "true",
		power_up => "low",
		sync_mode => "none"
	  )
	  PORT MAP ( 
		clk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7512_clk,
		clkout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7512_clkout,
		datain => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_7514_o,
		ena => wire_vcc,
		halfrateresyncclk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_fiftyfivenm_io_clock_divider_clock_divider_invert_hr_clock_io_clkdiv_7478_clkout,
		regouthi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7512_regouthi,
		regoutlo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7512_regoutlo
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7518_clk <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range320w322w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7518 :  fiftyfivenm_ddio_in
	  GENERIC MAP (
		async_mode => "none",
		invert_input_clock => "true",
		power_up => "low",
		sync_mode => "none"
	  )
	  PORT MAP ( 
		clk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7518_clk,
		clkout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7518_clkout,
		datain => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_7520_o,
		ena => wire_vcc,
		halfrateresyncclk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_fiftyfivenm_io_clock_divider_clock_divider_invert_hr_clock_io_clkdiv_7478_clkout,
		regouthi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7518_regouthi,
		regoutlo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7518_regoutlo
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7524_clk <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range320w322w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7524 :  fiftyfivenm_ddio_in
	  GENERIC MAP (
		async_mode => "none",
		invert_input_clock => "true",
		power_up => "low",
		sync_mode => "none"
	  )
	  PORT MAP ( 
		clk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7524_clk,
		clkout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7524_clkout,
		datain => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_7526_o,
		ena => wire_vcc,
		halfrateresyncclk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_fiftyfivenm_io_clock_divider_clock_divider_invert_hr_clock_io_clkdiv_7478_clkout,
		regouthi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7524_regouthi,
		regoutlo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_7524_regoutlo
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6853_w_lg_dataout362w(0) <= NOT wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6853_dataout;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6853_oe <= wire_nl_w361w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6853 :  fiftyfivenm_ddio_oe
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		enable_half_cycle_delay => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true"
	  )
	  PORT MAP ( 
		clk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6853_dataout,
		ena => wire_vcc,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6853_oe,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6863_w_lg_dataout360w(0) <= NOT wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6863_dataout;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6863_oe <= wire_nl_w359w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6863 :  fiftyfivenm_ddio_oe
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		enable_half_cycle_delay => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true"
	  )
	  PORT MAP ( 
		clk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6863_dataout,
		ena => wire_vcc,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6863_oe,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6869_w_lg_dataout358w(0) <= NOT wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6869_dataout;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6869_oe <= wire_nl_w357w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6869 :  fiftyfivenm_ddio_oe
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		enable_half_cycle_delay => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true"
	  )
	  PORT MAP ( 
		clk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6869_dataout,
		ena => wire_vcc,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6869_oe,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6875_w_lg_dataout356w(0) <= NOT wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6875_dataout;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6875_oe <= wire_nl_w355w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6875 :  fiftyfivenm_ddio_oe
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		enable_half_cycle_delay => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true"
	  )
	  PORT MAP ( 
		clk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6875_dataout,
		ena => wire_vcc,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6875_oe,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6881_w_lg_dataout354w(0) <= NOT wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6881_dataout;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6881_oe <= wire_nl_w353w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6881 :  fiftyfivenm_ddio_oe
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		enable_half_cycle_delay => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true"
	  )
	  PORT MAP ( 
		clk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6881_dataout,
		ena => wire_vcc,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6881_oe,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6887_w_lg_dataout352w(0) <= NOT wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6887_dataout;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6887_oe <= wire_nl_w351w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6887 :  fiftyfivenm_ddio_oe
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		enable_half_cycle_delay => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true"
	  )
	  PORT MAP ( 
		clk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6887_dataout,
		ena => wire_vcc,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6887_oe,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6893_w_lg_dataout350w(0) <= NOT wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6893_dataout;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6893_oe <= wire_nl_w349w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6893 :  fiftyfivenm_ddio_oe
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		enable_half_cycle_delay => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true"
	  )
	  PORT MAP ( 
		clk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6893_dataout,
		ena => wire_vcc,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6893_oe,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6899_w_lg_dataout348w(0) <= NOT wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6899_dataout;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6899_oe <= wire_nl_w347w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6899 :  fiftyfivenm_ddio_oe
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		enable_half_cycle_delay => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true"
	  )
	  PORT MAP ( 
		clk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6899_dataout,
		ena => wire_vcc,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6899_oe,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_ddr_fr_oe_data_ddio_7016_w_lg_dataout346w(0) <= NOT wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_ddr_fr_oe_data_ddio_7016_dataout;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_ddr_fr_oe_data_ddio_7016_oe <= wire_nl_w345w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_ddr_fr_oe_data_ddio_7016 :  fiftyfivenm_ddio_oe
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "true",
		enable_half_cycle_delay => "false",
		power_up => "low",
		sync_mode => "none"
	  )
	  PORT MAP ( 
		clk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0),
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_ddr_fr_oe_data_ddio_7016_dataout,
		ena => wire_vcc,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_ddr_fr_oe_data_ddio_7016_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7481_w_lg_dataout337w(0) <= NOT wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7481_dataout;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7481_oe <= wire_nl_w336w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7481 :  fiftyfivenm_ddio_oe
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		enable_half_cycle_delay => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true"
	  )
	  PORT MAP ( 
		clk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7481_dataout,
		ena => wire_vcc,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7481_oe,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7487_w_lg_dataout335w(0) <= NOT wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7487_dataout;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7487_oe <= wire_nl_w334w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7487 :  fiftyfivenm_ddio_oe
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		enable_half_cycle_delay => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true"
	  )
	  PORT MAP ( 
		clk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7487_dataout,
		ena => wire_vcc,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7487_oe,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7493_w_lg_dataout333w(0) <= NOT wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7493_dataout;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7493_oe <= wire_nl_w332w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7493 :  fiftyfivenm_ddio_oe
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		enable_half_cycle_delay => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true"
	  )
	  PORT MAP ( 
		clk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7493_dataout,
		ena => wire_vcc,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7493_oe,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7499_w_lg_dataout331w(0) <= NOT wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7499_dataout;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7499_oe <= wire_nl_w330w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7499 :  fiftyfivenm_ddio_oe
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		enable_half_cycle_delay => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true"
	  )
	  PORT MAP ( 
		clk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7499_dataout,
		ena => wire_vcc,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7499_oe,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7505_w_lg_dataout329w(0) <= NOT wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7505_dataout;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7505_oe <= wire_nl_w328w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7505 :  fiftyfivenm_ddio_oe
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		enable_half_cycle_delay => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true"
	  )
	  PORT MAP ( 
		clk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7505_dataout,
		ena => wire_vcc,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7505_oe,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7511_w_lg_dataout327w(0) <= NOT wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7511_dataout;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7511_oe <= wire_nl_w326w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7511 :  fiftyfivenm_ddio_oe
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		enable_half_cycle_delay => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true"
	  )
	  PORT MAP ( 
		clk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7511_dataout,
		ena => wire_vcc,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7511_oe,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7517_w_lg_dataout325w(0) <= NOT wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7517_dataout;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7517_oe <= wire_nl_w324w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7517 :  fiftyfivenm_ddio_oe
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		enable_half_cycle_delay => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true"
	  )
	  PORT MAP ( 
		clk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7517_dataout,
		ena => wire_vcc,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7517_oe,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7523_w_lg_dataout323w(0) <= NOT wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7523_dataout;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7523_oe <= wire_nl_w321w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7523 :  fiftyfivenm_ddio_oe
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		enable_half_cycle_delay => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true"
	  )
	  PORT MAP ( 
		clk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7523_dataout,
		ena => wire_vcc,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7523_oe,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_ddr_fr_oe_data_ddio_7548_w_lg_dataout319w(0) <= NOT wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_ddr_fr_oe_data_ddio_7548_dataout;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_ddr_fr_oe_data_ddio_7548_oe <= wire_nl_w318w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_ddr_fr_oe_data_ddio_7548 :  fiftyfivenm_ddio_oe
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "true",
		enable_half_cycle_delay => "false",
		power_up => "low",
		sync_mode => "none"
	  )
	  PORT MAP ( 
		clk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0),
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_ddr_fr_oe_data_ddio_7548_dataout,
		ena => wire_vcc,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_ddr_fr_oe_data_ddio_7548_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5012_clkhi <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0) <= NOT wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5012_clklo <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5012_muxsel <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5012 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5012_clkhi,
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5012_clklo,
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_4912q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_4927q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5012_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5012_muxsel,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5404_clkhi <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5404_clklo <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5404_muxsel <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5404 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5404_clkhi,
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5404_clklo,
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5379q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5384q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5404_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5404_muxsel,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5443_clkhi <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5443_clklo <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5443_muxsel <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5443 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5443_clkhi,
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5443_clklo,
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5418q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5423q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5443_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5443_muxsel,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5482_clkhi <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5482_clklo <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5482_muxsel <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5482 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5482_clkhi,
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5482_clklo,
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5457q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5462q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5482_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5482_muxsel,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_13_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5521_clkhi <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_13_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5521_clklo <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_13_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5521_muxsel <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_13_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5521 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_13_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5521_clkhi,
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_13_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5521_clklo,
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_13_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5496q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_13_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5501q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_13_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5521_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_13_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5521_muxsel,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_14_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5560_clkhi <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_14_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5560_clklo <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_14_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5560_muxsel <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_14_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5560 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_14_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5560_clkhi,
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_14_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5560_clklo,
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_14_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5535q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_14_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5540q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_14_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5560_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_14_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5560_muxsel,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5053_clkhi <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5053_clklo <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5053_muxsel <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5053 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5053_clkhi,
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5053_clklo,
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5028q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5033q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5053_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5053_muxsel,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5092_clkhi <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5092_clklo <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5092_muxsel <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5092 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5092_clkhi,
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5092_clklo,
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5067q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5072q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5092_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5092_muxsel,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5131_clkhi <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5131_clklo <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5131_muxsel <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5131 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5131_clkhi,
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5131_clklo,
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5106q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5111q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5131_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5131_muxsel,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5170_clkhi <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5170_clklo <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5170_muxsel <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5170 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5170_clkhi,
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5170_clklo,
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5145q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5150q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5170_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5170_muxsel,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5209_clkhi <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5209_clklo <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5209_muxsel <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5209 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5209_clkhi,
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5209_clklo,
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5184q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5189q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5209_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5209_muxsel,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5248_clkhi <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5248_clklo <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5248_muxsel <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5248 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5248_clkhi,
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5248_clklo,
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5223q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5228q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5248_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5248_muxsel,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5287_clkhi <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5287_clklo <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5287_muxsel <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5287 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5287_clkhi,
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5287_clklo,
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5262q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5267q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5287_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5287_muxsel,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5326_clkhi <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5326_clklo <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5326_muxsel <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5326 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5326_clkhi,
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5326_clklo,
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5301q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5306q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5326_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5326_muxsel,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5365_clkhi <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5365_clklo <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5365_muxsel <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5365 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5365_clkhi,
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5365_clklo,
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5340q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5345q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5365_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5365_muxsel,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5677_clkhi <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5677_clklo <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5677_muxsel <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5677 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5677_clkhi,
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5677_clklo,
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5652q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5657q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5677_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5677_muxsel,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5716_clkhi <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5716_clklo <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5716_muxsel <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5716 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5716_clkhi,
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5716_clklo,
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5691q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5696q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5716_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5716_muxsel,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5755_clkhi <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5755_clklo <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5755_muxsel <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5755 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5755_clkhi,
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5755_clklo,
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5730q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5735q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5755_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5755_muxsel,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5911_clkhi <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5911_clklo <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5911_muxsel <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5911 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5911_clkhi,
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5911_clklo,
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5886q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5891q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5911_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5911_muxsel,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5638_clkhi <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5638_clklo <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5638_muxsel <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5638 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5638_clkhi,
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5638_clklo,
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5613q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5618q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5638_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5638_muxsel,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5599_clkhi <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5599_clklo <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5599_muxsel <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5599 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5599_clkhi,
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5599_clklo,
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5574q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5579q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5599_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5599_muxsel,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5794_clkhi <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5794_clklo <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5794_muxsel <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5794 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5794_clkhi,
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5794_clklo,
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5769q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5774q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5794_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5794_muxsel,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5872_clkhi <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5872_clklo <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5872_muxsel <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5872 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5872_clkhi,
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5872_clklo,
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5847q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5852q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5872_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5872_muxsel,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5950_clkhi <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5950_clklo <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5950_muxsel <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5950 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5950_clkhi,
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5950_clklo,
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5925q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5930q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5950_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5950_muxsel,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5833_clkhi <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5833_clklo <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5833_muxsel <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_w_lg_w_outclk_range314w366w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5833 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5833_clkhi,
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5833_clklo,
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_5808q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_5813q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5833_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5833_muxsel,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_altera_gpio_lite_clock_gen_0_umem_ck_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_ddr_fr_out_data_ddio_6034_datainhi <= wire_w_lg_w_afi_mem_clk_disable_range315w316w(0);
	wire_w_lg_w_afi_mem_clk_disable_range315w316w(0) <= NOT afi_mem_clk_disable(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_altera_gpio_lite_clock_gen_0_umem_ck_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_ddr_fr_out_data_ddio_6034 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "true",
		power_up => "low",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0),
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0),
		datainhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_altera_gpio_lite_clock_gen_0_umem_ck_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_ddr_fr_out_data_ddio_6034_datainhi,
		datainlo => wire_gnd,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_altera_gpio_lite_clock_gen_0_umem_ck_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_ddr_fr_out_data_ddio_6034_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_6851 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_lo_dataout_r_0_6459q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_hi_dataout_r_0_6464q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_6851_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_6862 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_lo_dataout_r_0_6474q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_hi_dataout_r_0_6479q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_6862_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_6868 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_lo_dataout_r_0_6489q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_hi_dataout_r_0_6494q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_6868_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_6874 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_lo_dataout_r_0_6504q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_hi_dataout_r_0_6509q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_6874_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_6880 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_lo_dataout_r_0_6519q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_hi_dataout_r_0_6524q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_6880_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_6886 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_lo_dataout_r_0_6534q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_hi_dataout_r_0_6539q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_6886_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_6892 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_lo_dataout_r_0_6549q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_hi_dataout_r_0_6554q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_6892_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_6898 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_lo_dataout_r_0_6564q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_hi_dataout_r_0_6569q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_6898_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_ddr_fr_out_data_ddio_7014 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "true",
		power_up => "low",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0),
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0),
		datainhi => wire_vcc,
		datainlo => wire_gnd,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_ddr_fr_out_data_ddio_7014_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_extra_ddio_out_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_7121 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_lo_dataout_r_0_7032q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_hi_dataout_r_0_7037q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_extra_ddio_out_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_7121_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_7480 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_lo_dataout_r_0_7302q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_hi_dataout_r_0_7307q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_7480_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_7486 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_lo_dataout_r_0_7317q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_hi_dataout_r_0_7322q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_7486_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_7492 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_lo_dataout_r_0_7332q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_hi_dataout_r_0_7337q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_7492_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_7498 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_lo_dataout_r_0_7347q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_hi_dataout_r_0_7352q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_7498_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_7504 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_lo_dataout_r_0_7362q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_hi_dataout_r_0_7367q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_7504_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_7510 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_lo_dataout_r_0_7377q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_hi_dataout_r_0_7382q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_7510_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_7516 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_lo_dataout_r_0_7392q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_hi_dataout_r_0_7397q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_7516_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_7522 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_lo_dataout_r_0_7407q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_hi_dataout_r_0_7412q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_7522_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_ddr_fr_out_data_ddio_7547 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "true",
		power_up => "low",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0),
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0),
		datainhi => wire_vcc,
		datainlo => wire_gnd,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_ddr_fr_out_data_ddio_7547_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_extra_ddio_out_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_7581 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_lo_dataout_r_0_7556q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_hi_dataout_r_0_7561q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_extra_ddio_out_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_7581_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(1),
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(0)
	  );
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ff_in_path_ddr_input_cell_h_7022 :  fiftyfivenm_ff
	  PORT MAP ( 
		clk => wire_vcc,
		clrn => wire_vcc,
		d => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_ibuf_diff_input_buf_diff_input_buf_with_nsleep_ibuf_7030_o,
		ena => wire_vcc
	  );
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ff_in_path_ddr_input_cell_l_7018 :  fiftyfivenm_ff
	  PORT MAP ( 
		clk => wire_gnd,
		clrn => wire_vcc,
		d => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_ibuf_diff_input_buf_diff_input_buf_with_nsleep_ibuf_7030_o,
		ena => wire_vcc,
		q => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ff_in_path_ddr_input_cell_l_7018_q
	  );
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ff_in_path_ddr_input_latch_l_7020 :  fiftyfivenm_ff
	  PORT MAP ( 
		clk => wire_vcc,
		clrn => wire_vcc,
		d => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ff_in_path_ddr_input_cell_l_7018_q,
		ena => wire_vcc
	  );
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ff_in_path_ddr_input_cell_h_7551 :  fiftyfivenm_ff
	  PORT MAP ( 
		clk => wire_vcc,
		clrn => wire_vcc,
		d => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_ibuf_diff_input_buf_diff_input_buf_with_nsleep_ibuf_7555_o,
		ena => wire_vcc
	  );
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ff_in_path_ddr_input_cell_l_7549 :  fiftyfivenm_ff
	  PORT MAP ( 
		clk => wire_gnd,
		clrn => wire_vcc,
		d => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_ibuf_diff_input_buf_diff_input_buf_with_nsleep_ibuf_7555_o,
		ena => wire_vcc,
		q => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ff_in_path_ddr_input_cell_l_7549_q
	  );
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ff_in_path_ddr_input_latch_l_7550 :  fiftyfivenm_ff
	  PORT MAP ( 
		clk => wire_vcc,
		clrn => wire_vcc,
		d => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ff_in_path_ddr_input_cell_l_7549_q,
		ena => wire_vcc
	  );
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_fiftyfivenm_io_clock_divider_clock_divider_invert_hr_clock_io_clkdiv_6801 :  fiftyfivenm_io_clock_divider
	  GENERIC MAP (
		invert_input_clock_phase => "false",
		sync_mode => "none",
		use_phasectrlin => "true"
	  )
	  PORT MAP ( 
		clk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(2),
		clkout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_fiftyfivenm_io_clock_divider_clock_divider_invert_hr_clock_io_clkdiv_6801_clkout,
		phaseinvertctrl => wire_vcc
	  );
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_fiftyfivenm_io_clock_divider_clock_divider_invert_hr_clock_io_clkdiv_7478 :  fiftyfivenm_io_clock_divider
	  GENERIC MAP (
		invert_input_clock_phase => "false",
		sync_mode => "none",
		use_phasectrlin => "true"
	  )
	  PORT MAP ( 
		clk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk(2),
		clkout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_fiftyfivenm_io_clock_divider_clock_divider_invert_hr_clock_io_clkdiv_7478_clkout,
		phaseinvertctrl => wire_vcc
	  );
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_altera_gpio_lite_clock_gen_0_umem_ck_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_ibuf_diff_input_buf_diff_input_buf_without_nsleep_ibuf_6042 :  fiftyfivenm_io_ibuf
	  GENERIC MAP (
		bus_hold => "false"
	  )
	  PORT MAP ( 
		i => mem_ck(0),
		ibar => mem_ck_n(0),
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_altera_gpio_lite_clock_gen_0_umem_ck_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_ibuf_diff_input_buf_diff_input_buf_without_nsleep_ibuf_6042_o
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_6859_nsleep <= wire_w_lg_w_afi_mem_clk_disable_range315w316w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_6859 :  fiftyfivenm_io_ibuf
	  GENERIC MAP (
		bus_hold => "false"
	  )
	  PORT MAP ( 
		i => mem_dq(0),
		nsleep => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_6859_nsleep,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_6859_o
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_6866_nsleep <= wire_w_lg_w_afi_mem_clk_disable_range315w316w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_6866 :  fiftyfivenm_io_ibuf
	  GENERIC MAP (
		bus_hold => "false"
	  )
	  PORT MAP ( 
		i => mem_dq(1),
		nsleep => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_6866_nsleep,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_6866_o
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_6872_nsleep <= wire_w_lg_w_afi_mem_clk_disable_range315w316w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_6872 :  fiftyfivenm_io_ibuf
	  GENERIC MAP (
		bus_hold => "false"
	  )
	  PORT MAP ( 
		i => mem_dq(2),
		nsleep => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_6872_nsleep,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_6872_o
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_6878_nsleep <= wire_w_lg_w_afi_mem_clk_disable_range315w316w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_6878 :  fiftyfivenm_io_ibuf
	  GENERIC MAP (
		bus_hold => "false"
	  )
	  PORT MAP ( 
		i => mem_dq(3),
		nsleep => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_6878_nsleep,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_6878_o
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_6884_nsleep <= wire_w_lg_w_afi_mem_clk_disable_range315w316w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_6884 :  fiftyfivenm_io_ibuf
	  GENERIC MAP (
		bus_hold => "false"
	  )
	  PORT MAP ( 
		i => mem_dq(4),
		nsleep => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_6884_nsleep,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_6884_o
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_6890_nsleep <= wire_w_lg_w_afi_mem_clk_disable_range315w316w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_6890 :  fiftyfivenm_io_ibuf
	  GENERIC MAP (
		bus_hold => "false"
	  )
	  PORT MAP ( 
		i => mem_dq(5),
		nsleep => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_6890_nsleep,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_6890_o
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_6896_nsleep <= wire_w_lg_w_afi_mem_clk_disable_range315w316w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_6896 :  fiftyfivenm_io_ibuf
	  GENERIC MAP (
		bus_hold => "false"
	  )
	  PORT MAP ( 
		i => mem_dq(6),
		nsleep => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_6896_nsleep,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_6896_o
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_6902_nsleep <= wire_w_lg_w_afi_mem_clk_disable_range315w316w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_6902 :  fiftyfivenm_io_ibuf
	  GENERIC MAP (
		bus_hold => "false"
	  )
	  PORT MAP ( 
		i => mem_dq(7),
		nsleep => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_6902_nsleep,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_6902_o
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_ibuf_diff_input_buf_diff_input_buf_with_nsleep_ibuf_7030_nsleep <= wire_w_lg_w_afi_mem_clk_disable_range315w316w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_ibuf_diff_input_buf_diff_input_buf_with_nsleep_ibuf_7030 :  fiftyfivenm_io_ibuf
	  GENERIC MAP (
		bus_hold => "false"
	  )
	  PORT MAP ( 
		i => mem_dqs(0),
		ibar => mem_dqs_n(0),
		nsleep => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_ibuf_diff_input_buf_diff_input_buf_with_nsleep_ibuf_7030_nsleep,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_ibuf_diff_input_buf_diff_input_buf_with_nsleep_ibuf_7030_o
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_7484_nsleep <= wire_w_lg_w_afi_mem_clk_disable_range315w316w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_7484 :  fiftyfivenm_io_ibuf
	  GENERIC MAP (
		bus_hold => "false"
	  )
	  PORT MAP ( 
		i => mem_dq(8),
		nsleep => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_7484_nsleep,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_7484_o
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_7490_nsleep <= wire_w_lg_w_afi_mem_clk_disable_range315w316w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_7490 :  fiftyfivenm_io_ibuf
	  GENERIC MAP (
		bus_hold => "false"
	  )
	  PORT MAP ( 
		i => mem_dq(9),
		nsleep => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_7490_nsleep,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_7490_o
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_7496_nsleep <= wire_w_lg_w_afi_mem_clk_disable_range315w316w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_7496 :  fiftyfivenm_io_ibuf
	  GENERIC MAP (
		bus_hold => "false"
	  )
	  PORT MAP ( 
		i => mem_dq(10),
		nsleep => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_7496_nsleep,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_7496_o
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_7502_nsleep <= wire_w_lg_w_afi_mem_clk_disable_range315w316w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_7502 :  fiftyfivenm_io_ibuf
	  GENERIC MAP (
		bus_hold => "false"
	  )
	  PORT MAP ( 
		i => mem_dq(11),
		nsleep => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_7502_nsleep,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_7502_o
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_7508_nsleep <= wire_w_lg_w_afi_mem_clk_disable_range315w316w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_7508 :  fiftyfivenm_io_ibuf
	  GENERIC MAP (
		bus_hold => "false"
	  )
	  PORT MAP ( 
		i => mem_dq(12),
		nsleep => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_7508_nsleep,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_7508_o
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_7514_nsleep <= wire_w_lg_w_afi_mem_clk_disable_range315w316w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_7514 :  fiftyfivenm_io_ibuf
	  GENERIC MAP (
		bus_hold => "false"
	  )
	  PORT MAP ( 
		i => mem_dq(13),
		nsleep => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_7514_nsleep,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_7514_o
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_7520_nsleep <= wire_w_lg_w_afi_mem_clk_disable_range315w316w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_7520 :  fiftyfivenm_io_ibuf
	  GENERIC MAP (
		bus_hold => "false"
	  )
	  PORT MAP ( 
		i => mem_dq(14),
		nsleep => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_7520_nsleep,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_7520_o
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_7526_nsleep <= wire_w_lg_w_afi_mem_clk_disable_range315w316w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_7526 :  fiftyfivenm_io_ibuf
	  GENERIC MAP (
		bus_hold => "false"
	  )
	  PORT MAP ( 
		i => mem_dq(15),
		nsleep => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_7526_nsleep,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_7526_o
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_ibuf_diff_input_buf_diff_input_buf_with_nsleep_ibuf_7555_nsleep <= wire_w_lg_w_afi_mem_clk_disable_range315w316w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_ibuf_diff_input_buf_diff_input_buf_with_nsleep_ibuf_7555 :  fiftyfivenm_io_ibuf
	  GENERIC MAP (
		bus_hold => "false"
	  )
	  PORT MAP ( 
		i => mem_dqs(1),
		ibar => mem_dqs_n(1),
		nsleep => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_ibuf_diff_input_buf_diff_input_buf_with_nsleep_ibuf_7555_nsleep,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_ibuf_diff_input_buf_diff_input_buf_with_nsleep_ibuf_7555_o
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5014_oe <= wire_w_lg_w_afi_mem_clk_disable_range315w316w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5014 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5012_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5014_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5014_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5405_oe <= wire_w_lg_w_afi_mem_clk_disable_range315w316w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5405 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5404_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5405_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5405_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5444_oe <= wire_w_lg_w_afi_mem_clk_disable_range315w316w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5444 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5443_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5444_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5444_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5483_oe <= wire_w_lg_w_afi_mem_clk_disable_range315w316w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5483 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5482_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5483_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5483_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_13_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5522_oe <= wire_w_lg_w_afi_mem_clk_disable_range315w316w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_13_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5522 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_13_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5521_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_13_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5522_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_13_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5522_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_14_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5561_oe <= wire_w_lg_w_afi_mem_clk_disable_range315w316w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_14_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5561 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_14_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5560_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_14_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5561_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_14_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5561_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5054_oe <= wire_w_lg_w_afi_mem_clk_disable_range315w316w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5054 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5053_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5054_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5054_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5093_oe <= wire_w_lg_w_afi_mem_clk_disable_range315w316w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5093 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5092_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5093_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5093_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5132_oe <= wire_w_lg_w_afi_mem_clk_disable_range315w316w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5132 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5131_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5132_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5132_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5171_oe <= wire_w_lg_w_afi_mem_clk_disable_range315w316w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5171 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5170_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5171_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5171_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5210_oe <= wire_w_lg_w_afi_mem_clk_disable_range315w316w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5210 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5209_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5210_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5210_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5249_oe <= wire_w_lg_w_afi_mem_clk_disable_range315w316w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5249 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5248_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5249_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5249_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5288_oe <= wire_w_lg_w_afi_mem_clk_disable_range315w316w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5288 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5287_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5288_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5288_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5327_oe <= wire_w_lg_w_afi_mem_clk_disable_range315w316w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5327 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5326_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5327_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5327_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5366_oe <= wire_w_lg_w_afi_mem_clk_disable_range315w316w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5366 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5365_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5366_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5366_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5678_oe <= wire_w_lg_w_afi_mem_clk_disable_range315w316w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5678 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5677_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5678_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5678_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5717_oe <= wire_w_lg_w_afi_mem_clk_disable_range315w316w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5717 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5716_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5717_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5717_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5756_oe <= wire_w_lg_w_afi_mem_clk_disable_range315w316w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5756 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5755_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5756_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5756_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5912_oe <= wire_w_lg_w_afi_mem_clk_disable_range315w316w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5912 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5911_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5912_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5912_oe
	  );
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5639 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5638_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5639_o,
		oe => wire_vcc
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5600_oe <= wire_w_lg_w_afi_mem_clk_disable_range315w316w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5600 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5599_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5600_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5600_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5795_oe <= wire_w_lg_w_afi_mem_clk_disable_range315w316w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5795 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5794_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5795_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5795_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5873_oe <= wire_w_lg_w_afi_mem_clk_disable_range315w316w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5873 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5872_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5873_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5873_oe
	  );
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5951 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5950_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5951_o,
		oe => wire_vcc
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5834_oe <= wire_w_lg_w_afi_mem_clk_disable_range315w316w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5834 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5833_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5834_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5834_oe
	  );
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_altera_gpio_lite_clock_gen_0_umem_ck_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_pseudo_diff_output_buf_obuf_a_6036 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_altera_gpio_lite_clock_gen_0_umem_ck_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_pseudo_diff_out_pseudo_diff_output_buf_pseudo_diff_a_6040_o,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_altera_gpio_lite_clock_gen_0_umem_ck_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_pseudo_diff_output_buf_obuf_a_6036_o,
		oe => wire_vcc
	  );
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_altera_gpio_lite_clock_gen_0_umem_ck_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_pseudo_diff_output_buf_obuf_a_bar_6038 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_altera_gpio_lite_clock_gen_0_umem_ck_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_pseudo_diff_out_pseudo_diff_output_buf_pseudo_diff_a_6040_obar,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_altera_gpio_lite_clock_gen_0_umem_ck_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_pseudo_diff_output_buf_obuf_a_bar_6038_o,
		oe => wire_vcc
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_6857_oe <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6853_w_lg_dataout362w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_6857 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_6851_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_6857_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_6857_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_6865_oe <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6863_w_lg_dataout360w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_6865 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_6862_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_6865_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_6865_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_6871_oe <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6869_w_lg_dataout358w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_6871 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_6868_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_6871_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_6871_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_6877_oe <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6875_w_lg_dataout356w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_6877 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_6874_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_6877_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_6877_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_6883_oe <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6881_w_lg_dataout354w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_6883 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_6880_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_6883_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_6883_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_6889_oe <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6887_w_lg_dataout352w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_6889 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_6886_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_6889_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_6889_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_6895_oe <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6893_w_lg_dataout350w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_6895 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_6892_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_6895_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_6895_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_6901_oe <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_6899_w_lg_dataout348w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_6901 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_6898_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_6901_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_6901_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_pseudo_diff_output_buf_obuf_a_7024_oe <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_ddr_fr_oe_data_ddio_7016_w_lg_dataout346w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_pseudo_diff_output_buf_obuf_a_7024 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_pseudo_diff_out_pseudo_diff_output_buf_pseudo_diff_a_7028_o,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_pseudo_diff_output_buf_obuf_a_7024_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_pseudo_diff_output_buf_obuf_a_7024_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_pseudo_diff_output_buf_obuf_a_bar_7026_oe <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_ddr_fr_oe_data_ddio_7016_w_lg_dataout346w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_pseudo_diff_output_buf_obuf_a_bar_7026 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_pseudo_diff_out_pseudo_diff_output_buf_pseudo_diff_a_7028_obar,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_pseudo_diff_output_buf_obuf_a_bar_7026_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_pseudo_diff_output_buf_obuf_a_bar_7026_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_extra_ddio_out_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7123_oe <= wire_w_lg_w_afi_mem_clk_disable_range315w316w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_extra_ddio_out_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7123 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_extra_ddio_out_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_7121_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_extra_ddio_out_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7123_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_extra_ddio_out_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7123_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7483_oe <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7481_w_lg_dataout337w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7483 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_7480_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7483_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7483_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7489_oe <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7487_w_lg_dataout335w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7489 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_7486_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7489_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7489_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7495_oe <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7493_w_lg_dataout333w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7495 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_7492_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7495_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7495_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7501_oe <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7499_w_lg_dataout331w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7501 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_7498_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7501_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7501_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7507_oe <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7505_w_lg_dataout329w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7507 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_7504_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7507_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7507_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7513_oe <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7511_w_lg_dataout327w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7513 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_7510_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7513_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7513_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7519_oe <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7517_w_lg_dataout325w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7519 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_7516_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7519_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7519_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7525_oe <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_7523_w_lg_dataout323w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7525 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_7522_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7525_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7525_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_pseudo_diff_output_buf_obuf_a_7552_oe <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_ddr_fr_oe_data_ddio_7548_w_lg_dataout319w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_pseudo_diff_output_buf_obuf_a_7552 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_pseudo_diff_out_pseudo_diff_output_buf_pseudo_diff_a_7554_o,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_pseudo_diff_output_buf_obuf_a_7552_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_pseudo_diff_output_buf_obuf_a_7552_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_pseudo_diff_output_buf_obuf_a_bar_7553_oe <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_ddr_fr_oe_data_ddio_7548_w_lg_dataout319w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_pseudo_diff_output_buf_obuf_a_bar_7553 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_pseudo_diff_out_pseudo_diff_output_buf_pseudo_diff_a_7554_obar,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_pseudo_diff_output_buf_obuf_a_bar_7553_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_pseudo_diff_output_buf_obuf_a_bar_7553_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_extra_ddio_out_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7582_oe <= wire_w_lg_w_afi_mem_clk_disable_range315w316w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_extra_ddio_out_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7582 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_extra_ddio_out_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_7581_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_extra_ddio_out_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7582_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_extra_ddio_out_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_7582_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phase_detector_phase_detector_inst_1612_clk <= ( wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_altera_gpio_lite_clock_gen_0_umem_ck_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_ibuf_diff_input_buf_diff_input_buf_without_nsleep_ibuf_6042_o & pll_capture1_clk & afi_clk);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phase_detector_phase_detector_inst_1612_reset <= wire_w_lg_pd_reset_n301w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phase_detector_phase_detector_inst_1612 :  fiftyfivenm_phase_detector
	  PORT MAP ( 
		clk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phase_detector_phase_detector_inst_1612_clk,
		down => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phase_detector_phase_detector_inst_1612_down,
		phasedone => pd_ack,
		reset => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phase_detector_phase_detector_inst_1612_reset,
		up => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phase_detector_phase_detector_inst_1612_up
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_inclk <= ( pll_capture1_clk & pll_capture0_clk & pll_write_clk & pll_mem_clk);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610 :  fiftyfivenm_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_inclk,
		outclk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1610_outclk
	  );
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_altera_gpio_lite_clock_gen_0_umem_ck_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_pseudo_diff_out_pseudo_diff_output_buf_pseudo_diff_a_6040 :  fiftyfivenm_pseudo_diff_out
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_altera_gpio_lite_clock_gen_0_umem_ck_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_ddr_fr_out_data_ddio_6034_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_altera_gpio_lite_clock_gen_0_umem_ck_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_pseudo_diff_out_pseudo_diff_output_buf_pseudo_diff_a_6040_o,
		obar => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_altera_gpio_lite_clock_gen_0_umem_ck_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_pseudo_diff_out_pseudo_diff_output_buf_pseudo_diff_a_6040_obar
	  );
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_pseudo_diff_out_pseudo_diff_output_buf_pseudo_diff_a_7028 :  fiftyfivenm_pseudo_diff_out
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_ddr_fr_out_data_ddio_7014_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_pseudo_diff_out_pseudo_diff_output_buf_pseudo_diff_a_7028_o,
		obar => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_pseudo_diff_out_pseudo_diff_output_buf_pseudo_diff_a_7028_obar
	  );
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_pseudo_diff_out_pseudo_diff_output_buf_pseudo_diff_a_7554 :  fiftyfivenm_pseudo_diff_out
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_ddr_fr_out_data_ddio_7547_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_pseudo_diff_out_pseudo_diff_output_buf_pseudo_diff_a_7554_o,
		obar => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_pseudo_diff_out_pseudo_diff_output_buf_pseudo_diff_a_7554_obar
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_4929m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_4930q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_4715q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_4928q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_4917m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_4919q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_4715q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_4916q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5386m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5387q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_4715q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5385q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5381m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5382q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_4715q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5380q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5425m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5426q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_4715q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5424q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5420m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5421q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_4715q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5419q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5464m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5465q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_4715q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5463q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5459m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5460q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_4715q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5458q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_13_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5503m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_13_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5504q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_4715q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_13_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5502q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_13_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5498m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_13_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5499q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_4715q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_13_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5497q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_14_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5542m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_14_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5543q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_4715q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_14_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5541q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_14_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5537m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_14_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5538q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_4715q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_14_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5536q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5035m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5036q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_4715q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5034q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5030m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5031q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_4715q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5029q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5074m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5075q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_4715q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5073q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5069m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5070q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_4715q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5068q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5113m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5114q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_4715q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5112q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5108m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5109q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_4715q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5107q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5152m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5153q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_4715q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5151q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5147m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5148q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_4715q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5146q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5191m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5192q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_4715q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5190q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5186m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5187q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_4715q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5185q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5230m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5231q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_4715q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5229q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5225m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5226q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_4715q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5224q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5269m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5270q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_4715q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5268q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5264m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5265q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_4715q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5263q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5308m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5309q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_4715q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5307q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5303m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5304q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_4715q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5302q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5347m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5348q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_4715q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5346q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5342m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5343q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_4715q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5341q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5659m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5660q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_4715q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5658q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5654m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5655q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_4715q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5653q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5698m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5699q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_4715q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5697q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5693m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5694q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_4715q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5692q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5737m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5738q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_4715q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5736q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5732m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5733q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_4715q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5731q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5893m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5894q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_4715q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5892q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5888m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5889q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_4715q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5887q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5620m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5621q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_4715q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5619q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5615m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5616q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_4715q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5614q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5581m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5582q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_4715q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5580q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5576m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5577q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_4715q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5575q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5776m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5777q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_4715q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5775q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5771m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5772q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_4715q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5770q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5854m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5855q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_4715q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5853q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5849m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5850q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_4715q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5848q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5932m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5933q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_4715q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5931q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5927m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5928q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_4715q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5926q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_5815m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_5816q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_4715q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_5814q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_5810m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_5811q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_4715q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_5809q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_4686m_dataout <= wire_nl_w363w(0) AND NOT((wire_nl_w364w(0) AND ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_gen_muxsel_r1_4716q));
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_dqs_en_hr_to_fr_os_oe_dataout_r_6905m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_dqs_en_hr_to_fr_os_oe_datain_f_0_6906q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_dqs_ena_muxsel_6067q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_dqs_en_hr_to_fr_os_oe_datain_r_0_6904q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_hi_dataout_r_7039m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_hi_datain_f_0_7040q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_6062q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_hi_datain_r_0_7038q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_lo_dataout_r_7034m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_lo_datain_f_0_7035q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_6062q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_lo_datain_r_0_7033q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_hi_dataout_r_6466m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_hi_datain_f_0_6467q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_6062q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_hi_datain_r_0_6465q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_lo_dataout_r_6461m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_lo_datain_f_0_6462q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_6062q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_lo_datain_r_0_6460q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_oe_dataout_r_6471m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_oe_datain_f_0_6472q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_6062q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_oe_datain_r_0_6470q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_hi_dataout_r_6481m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_hi_datain_f_0_6482q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_6062q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_hi_datain_r_0_6480q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_lo_dataout_r_6476m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_lo_datain_f_0_6477q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_6062q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_lo_datain_r_0_6475q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_oe_dataout_r_6486m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_oe_datain_f_0_6487q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_6062q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_oe_datain_r_0_6485q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_hi_dataout_r_6496m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_hi_datain_f_0_6497q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_6062q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_hi_datain_r_0_6495q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_lo_dataout_r_6491m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_lo_datain_f_0_6492q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_6062q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_lo_datain_r_0_6490q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_oe_dataout_r_6501m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_oe_datain_f_0_6502q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_6062q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_oe_datain_r_0_6500q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_hi_dataout_r_6511m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_hi_datain_f_0_6512q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_6062q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_hi_datain_r_0_6510q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_lo_dataout_r_6506m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_lo_datain_f_0_6507q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_6062q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_lo_datain_r_0_6505q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_oe_dataout_r_6516m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_oe_datain_f_0_6517q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_6062q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_oe_datain_r_0_6515q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_hi_dataout_r_6526m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_hi_datain_f_0_6527q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_6062q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_hi_datain_r_0_6525q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_lo_dataout_r_6521m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_lo_datain_f_0_6522q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_6062q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_lo_datain_r_0_6520q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_oe_dataout_r_6531m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_oe_datain_f_0_6532q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_6062q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_oe_datain_r_0_6530q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_hi_dataout_r_6541m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_hi_datain_f_0_6542q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_6062q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_hi_datain_r_0_6540q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_lo_dataout_r_6536m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_lo_datain_f_0_6537q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_6062q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_lo_datain_r_0_6535q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_oe_dataout_r_6546m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_oe_datain_f_0_6547q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_6062q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_oe_datain_r_0_6545q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_hi_dataout_r_6556m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_hi_datain_f_0_6557q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_6062q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_hi_datain_r_0_6555q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_lo_dataout_r_6551m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_lo_datain_f_0_6552q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_6062q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_lo_datain_r_0_6550q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_oe_dataout_r_6561m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_oe_datain_f_0_6562q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_6062q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_oe_datain_r_0_6560q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_hi_dataout_r_6571m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_hi_datain_f_0_6572q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_6062q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_hi_datain_r_0_6570q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_lo_dataout_r_6566m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_lo_datain_f_0_6567q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_6062q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_lo_datain_r_0_6565q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_oe_dataout_r_6576m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_oe_datain_f_0_6577q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_6062q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_oe_datain_r_0_6575q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_dqs_ena_muxsel_6060m_dataout <= wire_nl_w341w(0) OR (wire_nl_w342w(0) AND ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wr_dqs_ena_r1_6223q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_6054m_dataout <= wire_nl_w338w(0) OR (wire_nl_w339w(0) AND ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_valid_r1_6225q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_dqs_en_hr_to_fr_os_oe_dataout_r_7529m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_dqs_en_hr_to_fr_os_oe_datain_f_0_7530q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_dqs_ena_muxsel_7134q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_dqs_en_hr_to_fr_os_oe_datain_r_0_7528q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_hi_dataout_r_7563m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_hi_datain_f_0_7564q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_wrdata_muxsel_7133q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_hi_datain_r_0_7562q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_lo_dataout_r_7558m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_lo_datain_f_0_7559q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_wrdata_muxsel_7133q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_lo_datain_r_0_7557q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_hi_dataout_r_7309m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_hi_datain_f_0_7310q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_wrdata_muxsel_7133q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_hi_datain_r_0_7308q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_lo_dataout_r_7304m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_lo_datain_f_0_7305q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_wrdata_muxsel_7133q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_lo_datain_r_0_7303q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_oe_dataout_r_7314m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_oe_datain_f_0_7315q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_wrdata_muxsel_7133q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_oe_datain_r_0_7313q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_hi_dataout_r_7324m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_hi_datain_f_0_7325q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_wrdata_muxsel_7133q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_hi_datain_r_0_7323q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_lo_dataout_r_7319m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_lo_datain_f_0_7320q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_wrdata_muxsel_7133q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_lo_datain_r_0_7318q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_oe_dataout_r_7329m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_oe_datain_f_0_7330q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_wrdata_muxsel_7133q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_oe_datain_r_0_7328q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_hi_dataout_r_7339m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_hi_datain_f_0_7340q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_wrdata_muxsel_7133q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_hi_datain_r_0_7338q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_lo_dataout_r_7334m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_lo_datain_f_0_7335q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_wrdata_muxsel_7133q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_lo_datain_r_0_7333q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_oe_dataout_r_7344m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_oe_datain_f_0_7345q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_wrdata_muxsel_7133q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_oe_datain_r_0_7343q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_hi_dataout_r_7354m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_hi_datain_f_0_7355q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_wrdata_muxsel_7133q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_hi_datain_r_0_7353q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_lo_dataout_r_7349m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_lo_datain_f_0_7350q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_wrdata_muxsel_7133q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_lo_datain_r_0_7348q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_oe_dataout_r_7359m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_oe_datain_f_0_7360q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_wrdata_muxsel_7133q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_oe_datain_r_0_7358q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_hi_dataout_r_7369m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_hi_datain_f_0_7370q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_wrdata_muxsel_7133q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_hi_datain_r_0_7368q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_lo_dataout_r_7364m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_lo_datain_f_0_7365q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_wrdata_muxsel_7133q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_lo_datain_r_0_7363q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_oe_dataout_r_7374m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_oe_datain_f_0_7375q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_wrdata_muxsel_7133q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_oe_datain_r_0_7373q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_hi_dataout_r_7384m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_hi_datain_f_0_7385q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_wrdata_muxsel_7133q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_hi_datain_r_0_7383q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_lo_dataout_r_7379m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_lo_datain_f_0_7380q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_wrdata_muxsel_7133q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_lo_datain_r_0_7378q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_oe_dataout_r_7389m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_oe_datain_f_0_7390q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_wrdata_muxsel_7133q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_oe_datain_r_0_7388q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_hi_dataout_r_7399m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_hi_datain_f_0_7400q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_wrdata_muxsel_7133q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_hi_datain_r_0_7398q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_lo_dataout_r_7394m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_lo_datain_f_0_7395q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_wrdata_muxsel_7133q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_lo_datain_r_0_7393q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_oe_dataout_r_7404m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_oe_datain_f_0_7405q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_wrdata_muxsel_7133q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_oe_datain_r_0_7403q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_hi_dataout_r_7414m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_hi_datain_f_0_7415q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_wrdata_muxsel_7133q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_hi_datain_r_0_7413q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_lo_dataout_r_7409m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_lo_datain_f_0_7410q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_wrdata_muxsel_7133q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_lo_datain_r_0_7408q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_oe_dataout_r_7419m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_oe_datain_f_0_7420q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_wrdata_muxsel_7133q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_oe_datain_r_0_7418q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_dqs_ena_muxsel_7132m_dataout <= wire_nl_w309w(0) OR (wire_nl_w310w(0) AND ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_wr_dqs_ena_r1_7199q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_wrdata_muxsel_7129m_dataout <= wire_nl_w306w(0) OR (wire_nl_w307w(0) AND ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_wrdata_valid_r1_7201q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3658m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_0_6162q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3657q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3660m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_1_6168q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3659q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3662m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_2_6169q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3661q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3664m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_3_6170q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3663q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3666m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_4_6171q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3665q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3668m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_5_6172q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3667q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3670m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_6_6173q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3669q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3672m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_7_6174q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3671q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3674m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_8_6175q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3673q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3676m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_9_6176q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3675q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3678m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_10_6177q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3677q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3680m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_11_6178q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3679q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3682m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_12_6179q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3681q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3684m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_13_6180q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3683q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3686m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_14_6181q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3685q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3688m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_15_6182q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3687q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3690m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_16_6183q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3689q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3692m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_17_6184q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3691q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3694m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_18_6185q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3693q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3696m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_19_6186q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3695q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3698m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_20_6187q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3697q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3700m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_21_6188q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3699q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3702m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_22_6189q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3701q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3704m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_23_6190q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3703q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3706m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_24_6191q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3705q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3708m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_25_6192q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3707q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3710m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_26_6193q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3709q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3712m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_27_6194q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3711q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3714m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_28_6195q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3713q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3716m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_29_6196q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3715q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3718m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_30_6197q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3717q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3720m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_31_6198q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3719q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3722m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_0_7143q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3721q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3724m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_1_7144q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3723q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3726m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_2_7145q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3725q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3728m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_3_7146q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3727q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3730m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_4_7147q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3729q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3732m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_5_7148q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3731q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3734m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_6_7149q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3733q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3736m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_7_7150q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3735q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3738m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_8_7151q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3737q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3740m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_9_7152q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3739q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3742m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_10_7153q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3741q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3744m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_11_7154q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3743q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3746m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_12_7155q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3745q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3748m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_13_7156q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3747q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3750m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_14_7157q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3749q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3752m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_15_7158q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3751q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3754m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_16_7159q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3753q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3756m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_17_7160q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3755q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3758m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_18_7161q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3757q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3760m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_19_7162q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3759q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3762m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_20_7163q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3761q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3764m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_21_7164q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3763q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3766m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_22_7165q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3765q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3768m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_23_7166q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3767q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3770m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_24_7167q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3769q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3772m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_25_7168q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3771q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3774m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_26_7169q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3773q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3776m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_27_7170q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3775q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3778m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_28_7171q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3777q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3780m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_29_7172q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3779q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3782m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_30_7173q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3781q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3784m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_31_7174q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3783q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3786m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_0_6162q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3785q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3788m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_1_6168q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3787q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3790m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_2_6169q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3789q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3792m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_3_6170q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3791q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3794m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_4_6171q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3793q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3796m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_5_6172q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3795q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3798m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_6_6173q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3797q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3800m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_7_6174q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3799q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3802m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_8_6175q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3801q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3804m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_9_6176q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3803q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3806m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_10_6177q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3805q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3808m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_11_6178q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3807q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3810m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_12_6179q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3809q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3812m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_13_6180q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3811q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3814m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_14_6181q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3813q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3816m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_15_6182q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3815q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3818m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_16_6183q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3817q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3820m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_17_6184q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3819q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3822m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_18_6185q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3821q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3824m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_19_6186q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3823q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3826m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_20_6187q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3825q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3828m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_21_6188q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3827q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3830m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_22_6189q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3829q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3832m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_23_6190q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3831q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3834m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_24_6191q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3833q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3836m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_25_6192q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3835q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3838m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_26_6193q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3837q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3840m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_27_6194q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3839q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3842m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_28_6195q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3841q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3844m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_29_6196q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3843q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3846m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_30_6197q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3845q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3848m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_31_6198q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3847q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3850m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_0_7143q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3849q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3852m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_1_7144q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3851q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3854m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_2_7145q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3853q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3856m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_3_7146q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3855q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3858m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_4_7147q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3857q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3860m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_5_7148q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3859q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3862m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_6_7149q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3861q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3864m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_7_7150q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3863q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3866m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_8_7151q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3865q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3868m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_9_7152q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3867q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3870m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_10_7153q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3869q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3872m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_11_7154q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3871q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3874m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_12_7155q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3873q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3876m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_13_7156q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3875q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3878m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_14_7157q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3877q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3880m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_15_7158q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3879q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3882m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_16_7159q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3881q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3884m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_17_7160q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3883q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3886m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_18_7161q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3885q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3888m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_19_7162q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3887q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3890m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_20_7163q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3889q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3892m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_21_7164q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3891q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3894m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_22_7165q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3893q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3896m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_23_7166q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3895q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3898m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_24_7167q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3897q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3900m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_25_7168q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3899q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3902m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_26_7169q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3901q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3904m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_27_7170q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3903q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3906m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_28_7171q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3905q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3908m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_29_7172q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3907q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3910m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_30_7173q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3909q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3912m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_31_7174q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3911q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3914m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_0_6162q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3913q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3916m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_1_6168q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3915q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3918m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_2_6169q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3917q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3920m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_3_6170q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3919q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3922m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_4_6171q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3921q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3924m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_5_6172q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3923q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3926m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_6_6173q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3925q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3928m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_7_6174q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3927q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3930m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_8_6175q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3929q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3932m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_9_6176q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3931q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3934m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_10_6177q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3933q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3936m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_11_6178q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3935q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3938m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_12_6179q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3937q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3940m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_13_6180q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3939q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3942m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_14_6181q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3941q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3944m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_15_6182q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3943q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3946m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_16_6183q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3945q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3948m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_17_6184q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3947q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3950m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_18_6185q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3949q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3952m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_19_6186q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3951q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3954m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_20_6187q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3953q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3956m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_21_6188q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3955q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3958m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_22_6189q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3957q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3960m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_23_6190q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3959q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3962m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_24_6191q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3961q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3964m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_25_6192q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3963q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3966m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_26_6193q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3965q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3968m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_27_6194q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3967q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3970m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_28_6195q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3969q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3972m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_29_6196q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3971q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3974m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_30_6197q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3973q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3976m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_31_6198q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3975q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3978m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_0_7143q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3977q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3980m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_1_7144q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3979q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3982m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_2_7145q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3981q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3984m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_3_7146q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3983q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3986m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_4_7147q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3985q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3988m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_5_7148q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3987q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3990m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_6_7149q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3989q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3992m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_7_7150q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3991q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3994m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_8_7151q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3993q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3996m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_9_7152q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3995q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3998m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_10_7153q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3997q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4000m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_11_7154q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3999q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4002m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_12_7155q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4001q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4004m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_13_7156q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4003q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4006m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_14_7157q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4005q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4008m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_15_7158q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4007q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4010m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_16_7159q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4009q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4012m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_17_7160q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4011q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4014m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_18_7161q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4013q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4016m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_19_7162q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4015q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4018m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_20_7163q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4017q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4020m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_21_7164q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4019q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4022m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_22_7165q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4021q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4024m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_23_7166q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4023q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4026m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_24_7167q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4025q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4028m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_25_7168q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4027q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4030m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_26_7169q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4029q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4032m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_27_7170q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4031q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4034m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_28_7171q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4033q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4036m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_29_7172q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4035q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4038m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_30_7173q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4037q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4040m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_31_7174q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4039q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4042m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_0_6162q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4041q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4044m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_1_6168q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4043q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4046m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_2_6169q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4045q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4048m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_3_6170q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4047q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4050m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_4_6171q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4049q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4052m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_5_6172q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4051q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4054m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_6_6173q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4053q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4056m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_7_6174q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4055q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4058m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_8_6175q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4057q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4060m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_9_6176q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4059q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4062m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_10_6177q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4061q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4064m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_11_6178q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4063q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4066m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_12_6179q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4065q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4068m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_13_6180q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4067q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4070m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_14_6181q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4069q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4072m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_15_6182q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4071q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4074m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_16_6183q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4073q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4076m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_17_6184q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4075q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4078m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_18_6185q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4077q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4080m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_19_6186q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4079q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4082m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_20_6187q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4081q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4084m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_21_6188q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4083q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4086m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_22_6189q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4085q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4088m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_23_6190q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4087q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4090m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_24_6191q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4089q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4092m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_25_6192q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4091q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4094m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_26_6193q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4093q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4096m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_27_6194q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4095q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4098m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_28_6195q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4097q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4100m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_29_6196q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4099q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4102m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_30_6197q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4101q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4104m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_31_6198q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4103q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4106m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_0_7143q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4105q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4108m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_1_7144q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4107q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4110m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_2_7145q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4109q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4112m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_3_7146q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4111q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4114m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_4_7147q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4113q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4116m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_5_7148q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4115q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4118m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_6_7149q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4117q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4120m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_7_7150q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4119q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4122m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_8_7151q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4121q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4124m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_9_7152q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4123q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4126m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_10_7153q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4125q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4128m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_11_7154q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4127q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4130m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_12_7155q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4129q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4132m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_13_7156q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4131q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4134m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_14_7157q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4133q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4136m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_15_7158q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4135q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4138m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_16_7159q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4137q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4140m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_17_7160q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4139q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4142m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_18_7161q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4141q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4144m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_19_7162q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4143q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4146m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_20_7163q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4145q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4148m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_21_7164q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4147q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4150m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_22_7165q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4149q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4152m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_23_7166q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4151q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4154m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_24_7167q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4153q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4156m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_25_7168q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4155q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4158m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_26_7169q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4157q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4160m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_27_7170q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4159q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4162m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_28_7171q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4161q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4164m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_29_7172q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4163q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4166m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_30_7173q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4165q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4168m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_31_7174q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4167q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4170m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_0_6162q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4169q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4172m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_1_6168q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4171q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4174m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_2_6169q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4173q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4176m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_3_6170q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4175q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4178m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_4_6171q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4177q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4180m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_5_6172q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4179q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4182m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_6_6173q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4181q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4184m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_7_6174q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4183q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4186m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_8_6175q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4185q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4188m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_9_6176q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4187q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4190m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_10_6177q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4189q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4192m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_11_6178q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4191q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4194m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_12_6179q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4193q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4196m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_13_6180q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4195q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4198m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_14_6181q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4197q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4200m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_15_6182q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4199q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4202m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_16_6183q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4201q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4204m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_17_6184q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4203q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4206m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_18_6185q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4205q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4208m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_19_6186q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4207q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4210m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_20_6187q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4209q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4212m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_21_6188q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4211q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4214m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_22_6189q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4213q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4216m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_23_6190q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4215q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4218m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_24_6191q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4217q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4220m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_25_6192q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4219q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4222m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_26_6193q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4221q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4224m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_27_6194q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4223q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4226m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_28_6195q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4225q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4228m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_29_6196q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4227q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4230m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_30_6197q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4229q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4232m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_31_6198q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4231q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4234m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_0_7143q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4233q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4236m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_1_7144q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4235q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4238m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_2_7145q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4237q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4240m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_3_7146q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4239q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4242m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_4_7147q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4241q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4244m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_5_7148q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4243q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4246m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_6_7149q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4245q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4248m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_7_7150q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4247q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4250m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_8_7151q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4249q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4252m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_9_7152q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4251q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4254m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_10_7153q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4253q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4256m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_11_7154q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4255q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4258m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_12_7155q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4257q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4260m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_13_7156q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4259q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4262m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_14_7157q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4261q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4264m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_15_7158q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4263q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4266m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_16_7159q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4265q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4268m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_17_7160q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4267q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4270m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_18_7161q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4269q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4272m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_19_7162q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4271q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4274m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_20_7163q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4273q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4276m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_21_7164q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4275q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4278m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_22_7165q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4277q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4280m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_23_7166q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4279q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4282m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_24_7167q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4281q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4284m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_25_7168q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4283q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4286m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_26_7169q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4285q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4288m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_27_7170q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4287q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4290m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_28_7171q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4289q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4292m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_29_7172q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4291q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4294m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_30_7173q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4293q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4296m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_31_7174q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4295q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4298m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_0_6162q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4297q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4300m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_1_6168q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4299q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4302m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_2_6169q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4301q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4304m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_3_6170q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4303q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4306m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_4_6171q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4305q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4308m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_5_6172q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4307q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4310m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_6_6173q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4309q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4312m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_7_6174q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4311q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4314m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_8_6175q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4313q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4316m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_9_6176q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4315q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4318m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_10_6177q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4317q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4320m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_11_6178q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4319q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4322m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_12_6179q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4321q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4324m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_13_6180q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4323q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4326m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_14_6181q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4325q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4328m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_15_6182q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4327q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4330m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_16_6183q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4329q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4332m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_17_6184q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4331q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4334m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_18_6185q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4333q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4336m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_19_6186q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4335q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4338m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_20_6187q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4337q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4340m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_21_6188q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4339q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4342m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_22_6189q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4341q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4344m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_23_6190q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4343q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4346m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_24_6191q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4345q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4348m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_25_6192q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4347q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4350m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_26_6193q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4349q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4352m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_27_6194q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4351q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4354m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_28_6195q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4353q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4356m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_29_6196q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4355q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4358m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_30_6197q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4357q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4360m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_31_6198q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4359q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4362m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_0_7143q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4361q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4364m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_1_7144q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4363q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4366m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_2_7145q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4365q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4368m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_3_7146q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4367q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4370m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_4_7147q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4369q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4372m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_5_7148q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4371q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4374m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_6_7149q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4373q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4376m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_7_7150q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4375q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4378m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_8_7151q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4377q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4380m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_9_7152q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4379q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4382m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_10_7153q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4381q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4384m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_11_7154q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4383q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4386m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_12_7155q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4385q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4388m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_13_7156q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4387q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4390m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_14_7157q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4389q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4392m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_15_7158q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4391q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4394m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_16_7159q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4393q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4396m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_17_7160q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4395q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4398m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_18_7161q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4397q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4400m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_19_7162q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4399q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4402m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_20_7163q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4401q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4404m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_21_7164q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4403q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4406m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_22_7165q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4405q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4408m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_23_7166q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4407q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4410m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_24_7167q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4409q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4412m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_25_7168q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4411q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4414m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_26_7169q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4413q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4416m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_27_7170q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4415q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4418m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_28_7171q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4417q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4420m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_29_7172q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4419q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4422m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_30_7173q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4421q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4424m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_31_7174q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4423q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4426m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_0_6162q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4425q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4428m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_1_6168q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4427q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4430m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_2_6169q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4429q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4432m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_3_6170q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4431q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4434m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_4_6171q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4433q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4436m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_5_6172q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4435q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4438m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_6_6173q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4437q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4440m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_7_6174q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4439q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4442m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_8_6175q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4441q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4444m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_9_6176q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4443q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4446m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_10_6177q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4445q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4448m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_11_6178q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4447q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4450m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_12_6179q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4449q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4452m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_13_6180q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4451q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4454m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_14_6181q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4453q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4456m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_15_6182q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4455q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4458m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_16_6183q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4457q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4460m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_17_6184q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4459q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4462m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_18_6185q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4461q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4464m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_19_6186q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4463q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4466m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_20_6187q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4465q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4468m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_21_6188q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4467q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4470m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_22_6189q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4469q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4472m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_23_6190q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4471q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4474m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_24_6191q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4473q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4476m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_25_6192q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4475q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4478m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_26_6193q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4477q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4480m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_27_6194q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4479q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4482m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_28_6195q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4481q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4484m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_29_6196q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4483q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4486m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_30_6197q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4485q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4488m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_31_6198q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4487q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4490m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_0_7143q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4489q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4492m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_1_7144q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4491q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4494m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_2_7145q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4493q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4496m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_3_7146q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4495q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4498m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_4_7147q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4497q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4500m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_5_7148q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4499q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4502m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_6_7149q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4501q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4504m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_7_7150q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4503q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4506m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_8_7151q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4505q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4508m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_9_7152q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4507q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4510m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_10_7153q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4509q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4512m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_11_7154q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4511q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4514m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_12_7155q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4513q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4516m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_13_7156q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4515q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4518m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_14_7157q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4517q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4520m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_15_7158q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4519q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4522m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_16_7159q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4521q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4524m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_17_7160q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4523q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4526m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_18_7161q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4525q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4528m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_19_7162q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4527q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4530m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_20_7163q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4529q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4532m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_21_7164q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4531q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4534m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_22_7165q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4533q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4536m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_23_7166q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4535q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4538m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_24_7167q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4537q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4540m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_25_7168q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4539q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4542m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_26_7169q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4541q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4544m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_27_7170q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4543q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4546m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_28_7171q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4545q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4548m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_29_7172q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4547q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4550m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_30_7173q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4549q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4552m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_31_7174q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4551q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4554m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_0_6162q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4553q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4556m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_1_6168q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4555q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4558m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_2_6169q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4557q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4560m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_3_6170q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4559q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4562m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_4_6171q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4561q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4564m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_5_6172q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4563q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4566m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_6_6173q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4565q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4568m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_7_6174q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4567q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4570m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_8_6175q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4569q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4572m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_9_6176q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4571q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4574m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_10_6177q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4573q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4576m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_11_6178q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4575q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4578m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_12_6179q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4577q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4580m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_13_6180q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4579q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4582m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_14_6181q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4581q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4584m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_15_6182q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4583q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4586m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_16_6183q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4585q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4588m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_17_6184q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4587q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4590m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_18_6185q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4589q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4592m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_19_6186q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4591q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4594m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_20_6187q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4593q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4596m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_21_6188q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4595q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4598m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_22_6189q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4597q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4600m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_23_6190q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4599q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4602m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_24_6191q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4601q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4604m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_25_6192q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4603q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4606m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_26_6193q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4605q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4608m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_27_6194q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4607q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4610m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_28_6195q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4609q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4612m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_29_6196q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4611q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4614m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_30_6197q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4613q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4616m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_31_6198q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4615q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4618m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_0_7143q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4617q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4620m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_1_7144q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4619q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4622m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_2_7145q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4621q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4624m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_3_7146q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4623q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4626m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_4_7147q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4625q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4628m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_5_7148q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4627q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4630m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_6_7149q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4629q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4632m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_7_7150q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4631q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4634m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_8_7151q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4633q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4636m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_9_7152q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4635q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4638m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_10_7153q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4637q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4640m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_11_7154q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4639q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4642m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_12_7155q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4641q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4644m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_13_7156q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4643q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4646m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_14_7157q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4645q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4648m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_15_7158q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4647q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4650m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_16_7159q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4649q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4652m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_17_7160q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4651q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4654m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_18_7161q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4653q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4656m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_19_7162q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4655q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4658m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_20_7163q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4657q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4660m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_21_7164q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4659q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4662m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_22_7165q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4661q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4664m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_23_7166q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4663q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4666m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_24_7167q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4665q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4668m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_25_7168q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4667q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4670m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_26_7169q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4669q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4672m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_27_7170q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4671q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4674m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_28_7171q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4673q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4676m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_29_7172q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4675q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4678m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_30_7173q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4677q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_4680m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_1_ubidir_dq_dqs_rdata_hr_31_7174q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4679q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_read_req_3074m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_read_req_3083q OR wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_lessthan1_3073_o;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_write_req_3072m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_write_req_3082q OR wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_lessthan0_3071_o;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add0_3046_a <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_pointer_2_3054q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_pointer_1_3055q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_pointer_0_3061q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add0_3046_b <= ( "0" & "0" & "1");
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add0_3046 :  oper_add
	  GENERIC MAP (
		sgate_representation => 0,
		width_a => 3,
		width_b => 3,
		width_o => 3
	  )
	  PORT MAP ( 
		a => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add0_3046_a,
		b => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add0_3046_b,
		cin => wire_gnd,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add0_3046_o
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add1_3058_a <= ( "0" & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_pointer_2_3054q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_pointer_1_3055q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_pointer_0_3061q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add1_3058_b <= ( "0" & "1" & "1" & "1");
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add1_3058 :  oper_add
	  GENERIC MAP (
		sgate_representation => 0,
		width_a => 4,
		width_b => 4,
		width_o => 4
	  )
	  PORT MAP ( 
		a => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add1_3058_a,
		b => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add1_3058_b,
		cin => wire_gnd,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add1_3058_o
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add2_3066_a <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_reset_counter_3_3084q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_reset_counter_2_3085q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_reset_counter_1_3086q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_reset_counter_0_3045q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add2_3066_b <= ( "0" & "0" & "0" & "1");
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add2_3066 :  oper_add
	  GENERIC MAP (
		sgate_representation => 0,
		width_a => 4,
		width_b => 4,
		width_o => 4
	  )
	  PORT MAP ( 
		a => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add2_3066_a,
		b => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add2_3066_b,
		cin => wire_gnd,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add2_3066_o
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_add0_3370_a <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_wrptr_2_3373q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_wrptr_1_3374q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_wrptr_0_3377q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_add0_3370_b <= ( "0" & "0" & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_write_req_3082q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_add0_3370 :  oper_add
	  GENERIC MAP (
		sgate_representation => 0,
		width_a => 3,
		width_b => 3,
		width_o => 3
	  )
	  PORT MAP ( 
		a => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_add0_3370_a,
		b => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_add0_3370_b,
		cin => wire_gnd,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_add0_3370_o
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_add1_3375_a <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_add1_3375_b <= ( "0" & "0" & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_read_req_3083q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_add1_3375 :  oper_add
	  GENERIC MAP (
		sgate_representation => 0,
		width_a => 3,
		width_b => 3,
		width_o => 3
	  )
	  PORT MAP ( 
		a => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_add1_3375_a,
		b => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_add1_3375_b,
		cin => wire_gnd,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_add1_3375_o
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_i <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_wrptr_2_3373q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_wrptr_1_3374q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_wrptr_0_3377q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584 :  oper_decoder
	  GENERIC MAP (
		width_i => 3,
		width_o => 8
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_i,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3584_o
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_lessthan0_3071_a <= ( "0" & "1" & "0" & "1");
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_lessthan0_3071_b <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_reset_counter_3_3084q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_reset_counter_2_3085q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_reset_counter_1_3086q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_reset_counter_0_3045q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_lessthan0_3071 :  oper_less_than
	  GENERIC MAP (
		sgate_representation => 0,
		width_a => 4,
		width_b => 4
	  )
	  PORT MAP ( 
		a => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_lessthan0_3071_a,
		b => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_lessthan0_3071_b,
		cin => wire_gnd,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_lessthan0_3071_o
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_lessthan1_3073_a <= ( "1" & "0" & "0" & "1");
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_lessthan1_3073_b <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_reset_counter_3_3084q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_reset_counter_2_3085q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_reset_counter_1_3086q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_reset_counter_0_3045q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_lessthan1_3073 :  oper_less_than
	  GENERIC MAP (
		sgate_representation => 0,
		width_a => 4,
		width_b => 4
	  )
	  PORT MAP ( 
		a => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_lessthan1_3073_a,
		b => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_lessthan1_3073_b,
		cin => wire_gnd,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_lessthan1_3073_o
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3593_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4553q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4425q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4297q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4169q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4041q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3913q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3785q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3657q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3593_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3593 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3593_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3593_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3593_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3594_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4555q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4427q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4299q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4171q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4043q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3915q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3787q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3659q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3594_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3594 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3594_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3594_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3594_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3595_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4557q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4429q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4301q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4173q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4045q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3917q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3789q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3661q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3595_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3595 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3595_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3595_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3595_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3596_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4559q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4431q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4303q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4175q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4047q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3919q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3791q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3663q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3596_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3596 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3596_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3596_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3596_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3597_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4561q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4433q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4305q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4177q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4049q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3921q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3793q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3665q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3597_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3597 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3597_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3597_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3597_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3598_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4563q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4435q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4307q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4179q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4051q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3923q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3795q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3667q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3598_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3598 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3598_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3598_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3598_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3599_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4565q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4437q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4309q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4181q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4053q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3925q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3797q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3669q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3599_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3599 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3599_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3599_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3599_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3600_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4567q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4439q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4311q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4183q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4055q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3927q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3799q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3671q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3600_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3600 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3600_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3600_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3600_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3601_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4569q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4441q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4313q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4185q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4057q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3929q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3801q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3673q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3601_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3601 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3601_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3601_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3601_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3602_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4571q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4443q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4315q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4187q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4059q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3931q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3803q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3675q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3602_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3602 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3602_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3602_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3602_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3603_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4573q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4445q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4317q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4189q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4061q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3933q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3805q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3677q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3603_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3603 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3603_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3603_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3603_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3604_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4575q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4447q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4319q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4191q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4063q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3935q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3807q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3679q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3604_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3604 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3604_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3604_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3604_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3605_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4577q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4449q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4321q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4193q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4065q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3937q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3809q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3681q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3605_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3605 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3605_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3605_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3605_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3606_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4579q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4451q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4323q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4195q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4067q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3939q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3811q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3683q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3606_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3606 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3606_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3606_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3606_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3607_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4581q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4453q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4325q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4197q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4069q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3941q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3813q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3685q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3607_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3607 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3607_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3607_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3607_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3608_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4583q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4455q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4327q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4199q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4071q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3943q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3815q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3687q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3608_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3608 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3608_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3608_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3608_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3609_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4585q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4457q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4329q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4201q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4073q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3945q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3817q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3689q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3609_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3609 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3609_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3609_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3609_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3610_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4587q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4459q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4331q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4203q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4075q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3947q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3819q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3691q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3610_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3610 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3610_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3610_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3610_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3611_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4589q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4461q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4333q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4205q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4077q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3949q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3821q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3693q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3611_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3611 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3611_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3611_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3611_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3612_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4591q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4463q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4335q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4207q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4079q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3951q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3823q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3695q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3612_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3612 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3612_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3612_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3612_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3613_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4593q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4465q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4337q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4209q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4081q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3953q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3825q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3697q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3613_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3613 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3613_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3613_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3613_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3614_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4595q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4467q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4339q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4211q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4083q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3955q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3827q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3699q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3614_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3614 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3614_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3614_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3614_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3615_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4597q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4469q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4341q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4213q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4085q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3957q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3829q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3701q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3615_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3615 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3615_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3615_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3615_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3616_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4599q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4471q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4343q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4215q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4087q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3959q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3831q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3703q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3616_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3616 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3616_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3616_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3616_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3617_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4601q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4473q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4345q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4217q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4089q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3961q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3833q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3705q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3617_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3617 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3617_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3617_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3617_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3618_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4603q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4475q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4347q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4219q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4091q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3963q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3835q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3707q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3618_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3618 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3618_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3618_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3618_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3619_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4605q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4477q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4349q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4221q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4093q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3965q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3837q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3709q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3619_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3619 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3619_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3619_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3619_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3620_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4607q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4479q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4351q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4223q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4095q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3967q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3839q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3711q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3620_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3620 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3620_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3620_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3620_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3621_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4609q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4481q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4353q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4225q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4097q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3969q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3841q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3713q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3621_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3621 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3621_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3621_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3621_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3622_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4611q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4483q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4355q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4227q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4099q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3971q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3843q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3715q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3622_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3622 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3622_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3622_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3622_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3623_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4613q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4485q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4357q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4229q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4101q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3973q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3845q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3717q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3623_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3623 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3623_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3623_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3623_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3624_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4615q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4487q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4359q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4231q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4103q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3975q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3847q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3719q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3624_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3624 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3624_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3624_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3624_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3625_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4617q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4489q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4361q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4233q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4105q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3977q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3849q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3721q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3625_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3625 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3625_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3625_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3625_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3626_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4619q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4491q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4363q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4235q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4107q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3979q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3851q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3723q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3626_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3626 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3626_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3626_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3626_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3627_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4621q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4493q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4365q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4237q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4109q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3981q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3853q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3725q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3627_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3627 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3627_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3627_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3627_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3628_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4623q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4495q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4367q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4239q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4111q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3983q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3855q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3727q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3628_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3628 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3628_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3628_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3628_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3629_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4625q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4497q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4369q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4241q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4113q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3985q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3857q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3729q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3629_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3629 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3629_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3629_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3629_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3630_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4627q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4499q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4371q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4243q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4115q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3987q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3859q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3731q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3630_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3630 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3630_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3630_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3630_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3631_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4629q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4501q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4373q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4245q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4117q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3989q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3861q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3733q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3631_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3631 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3631_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3631_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3631_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3632_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4631q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4503q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4375q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4247q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4119q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3991q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3863q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3735q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3632_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3632 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3632_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3632_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3632_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3633_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4633q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4505q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4377q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4249q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4121q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3993q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3865q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3737q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3633_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3633 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3633_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3633_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3633_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3634_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4635q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4507q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4379q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4251q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4123q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3995q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3867q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3739q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3634_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3634 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3634_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3634_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3634_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3635_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4637q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4509q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4253q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4125q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3997q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3869q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3741q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3635_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3635 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3635_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3635_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3635_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3636_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4639q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4511q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4383q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4255q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4127q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3999q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3871q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3743q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3636_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3636 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3636_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3636_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3636_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3637_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4641q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4513q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4385q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4257q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4129q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4001q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3873q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3745q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3637_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3637 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3637_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3637_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3637_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3638_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4643q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4515q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4387q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4259q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4131q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4003q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3875q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3747q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3638_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3638 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3638_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3638_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3638_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3639_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4645q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4517q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4389q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4261q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4133q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4005q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3877q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3749q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3639_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3639 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3639_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3639_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3639_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3640_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4647q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4519q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4391q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4263q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4135q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4007q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3879q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3751q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3640_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3640 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3640_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3640_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3640_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3641_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4649q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4521q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4393q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4265q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4137q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4009q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3881q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3753q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3641_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3641 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3641_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3641_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3641_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3642_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4651q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4523q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4395q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4267q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4139q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4011q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3883q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3755q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3642_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3642 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3642_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3642_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3642_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3643_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4653q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4525q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4397q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4269q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4141q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4013q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3885q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3757q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3643_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3643 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3643_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3643_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3643_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3644_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4655q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4527q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4399q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4271q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4143q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4015q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3887q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3759q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3644_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3644 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3644_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3644_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3644_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3645_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4657q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4529q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4401q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4273q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4145q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4017q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3889q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3761q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3645_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3645 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3645_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3645_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3645_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3646_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4659q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4531q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4403q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4275q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4147q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4019q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3891q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3763q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3646_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3646 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3646_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3646_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3646_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3647_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4661q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4533q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4405q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4277q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4149q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4021q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3893q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3765q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3647_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3647 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3647_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3647_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3647_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3648_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4663q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4535q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4407q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4279q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4151q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4023q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3895q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3767q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3648_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3648 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3648_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3648_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3648_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3649_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4665q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4537q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4409q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4281q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4153q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4025q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3897q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3769q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3649_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3649 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3649_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3649_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3649_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3650_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4667q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4539q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4411q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4283q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4155q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4027q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3899q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3771q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3650_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3650 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3650_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3650_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3650_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3651_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4669q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4541q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4413q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4285q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4157q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4029q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3901q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3773q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3651_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3651 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3651_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3651_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3651_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3652_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4671q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4543q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4415q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4287q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4159q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4031q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3903q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3775q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3652_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3652 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3652_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3652_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3652_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3653_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4673q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4545q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4417q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4289q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4161q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4033q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3905q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3777q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3653_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3653 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3653_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3653_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3653_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3654_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4675q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4547q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4419q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4291q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4163q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4035q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3907q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3779q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3654_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3654 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3654_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3654_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3654_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3655_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4677q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4549q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4421q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4293q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4165q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4037q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3909q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3781q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3655_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3655 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3655_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3655_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3655_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3656_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4679q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4551q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4423q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4295q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4167q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_4039q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3911q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3783q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3656_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_3380q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_3381q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_3367q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3656 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3656_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3656_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3656_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_mux0_3059_data <= ( s_wire_gnd & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_14_3031q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_13_3032q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_12_3033q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_11_3034q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_10_3035q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_9_3036q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_8_3037q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_7_3038q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_6_3039q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_5_3040q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_4_3041q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_3_3042q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_2_3043q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_1_3044q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_0_3051q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_mux0_3059_sel <= ( wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add1_3058_o(3 DOWNTO 0));
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_mux0_3059 :  oper_mux
	  GENERIC MAP (
		width_data => 16,
		width_sel => 4
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_mux0_3059_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_mux0_3059_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_mux0_3059_sel
	  );

 END RTL; --ddr3_mem_p0
--synopsys translate_on
--VALID FILE
