#@ # 
#@ # Running pt_shell Version O-2018.06 for linux64 -- May 16, 2018
#@ # Date:   Tue May 23 14:59:14 2023
#@ # Run by: ramadugu@mo.ece.pdx.edu
#@ 

source /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/admin/setup/.synopsys_pt.setup
#@ # -- Starting source /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/admin/setup/.synopsys_pt.setup

#@ #
#@ # .synopsys_pt.setup: Initialization File for PrimeTime
#@ #
#@ 
#@ 
#@ #
#@ # Enable stack trace output on fatal.  Not available for all architectures.
#@ #
#@ if { $sh_arch == "sparcOS5" || $sh_arch == "hpux10" ||      $sh_arch == "hp32" || $sh_arch == "linux" } {
#@   set_unix_variable SYNOPSYS_TRACE ""
#@ }
#@ 
#@ #
#@ # Variable settings
#@ #
#@ 
#@ #
#@ # Synopsys strongly recommends that you use new variable message
#@ # tracing for debugging purposes only.
#@ #
#@ set sh_new_variable_message true
#@ 
#@ #
#@ # Synopsys strongly recommends that you uncomment the following command
#@ # in order to set sh_command_abbrev_mode to the value "Command-Line-Only".
#@ # Command abbreviation is intended as an interactive convenience.  Using
#@ # abbreviations in scripts can cause commands to fail in subsequent releases.
#@ # 
#@ #set sh_command_abbrev_mode "Command-Line-Only"
#@ 
#@ #
#@ # Some useful aliases
#@ #
#@ alias list_commands		help
#@ alias report_constraints	report_constraint
#@ alias report_clocks		report_clock
#@ 
#@ #
#@ # The alias for get_clock was added when get_clock_network_objects
#@ # was introduced, as it conflicts with get_clocks (and get_clock is a
#@ # typical abbreviation for get_clocks)
#@ #
#@ alias get_clock get_clocks
#@ 
#@ 
#@ #
#@ #
#@ # The alias of q to quit is commented out.  Remove the comment 
#@ # character if you want this alias.  Some users find that having 
#@ # this particular alias causes problems when mixed with page-mode
#@ # for reports - an accidental repeated 'q' not only cancels the
#@ # output but exits the tool.
#@ #
#@ #alias q quit
#@ 
#@ # -- End source /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/admin/setup/.synopsys_pt.setup

source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/work/.synopsys_pt.setup
#@ # -- Starting source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/work/.synopsys_pt.setup

#@ # - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
#@ #  Library Setup
#@ # - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
#@ 
#@ set synthetic_library dw_foundation.sldb
#@ 
#@ # This ensures that temporary files generated during
#@ # analysis [reading of verilog/vhdl] are stored in the directory "analyzed"
#@ #define_design_lib DEFAULT -path ./analyzed
#@ 
#@ #suppress_message {VHDL-2285 TIM-052 UID-401 OPT-1006 VHD-4 PSYN-256 TLUP-004 TLUP-005 MWDC-023 PSYN-040 PSYN-087 PSYN-088}
#@ 
#@ # - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
#@ # General setup
#@ # - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
#@ 
#@ # Create log files with datestamp
#@ set timestamp [clock format [clock scan now] -format "%Y-%m-%d_%H-%M"]
#@ set sh_output_log_file "${synopsys_program_name}.log.$timestamp"
#@ set sh_command_log_file "${synopsys_program_name}.cmd.$timestamp"
#@ 
#@ # Disable tracking and reporting of when new variables are created
#@ set sh_new_variable_message false
#@ 
#@ # No assign or tri in verilog netlist
#@ set verilogout_no_tri true
#@ 
#@ 
#@ # For ICC
#@ echo "setting auto_restore_mw_cel_lib_setup true"
#@ set auto_restore_mw_cel_lib_setup true
#@ 
#@ set enable_page_mode false
#@ set sh_enable_page_mode false
#@ 
#@ alias _ measure_time
#@ 
#@ alias o {puts "setting top_design to: " ; set top_design ORCA_TOP}
#@ alias e {puts "setting top_design to: " ; set top_design ExampleRocketSystem}
#@ alias f {puts "setting top_design to: " ; set top_design fifo1}
#@ alias fs {puts "setting top_design to: " ; set top_design fifo1_sram}
#@ 
#@ # -- End source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/work/.synopsys_pt.setup

#@ # -- Starting source /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/auxx/tcllib/lib/itcl4.0.2/itcl.tcl

#@ #
#@ # itcl.tcl
#@ # ----------------------------------------------------------------------
#@ # Invoked automatically upon startup to customize the interpreter
#@ # for [incr Tcl].
#@ # ----------------------------------------------------------------------
#@ #   AUTHOR:  Michael J. McLennan
#@ #            Bell Labs Innovations for Lucent Technologies
#@ #            mmclennan@lucent.com
#@ #            http://www.tcltk.com/itcl
#@ # ----------------------------------------------------------------------
#@ #            Copyright (c) 1993-1998  Lucent Technologies, Inc.
#@ # ======================================================================
#@ # See the file "license.terms" for information on usage and
#@ # redistribution of this file, and for a DISCLAIMER OF ALL WARRANTIES.
#@ 
#@ proc ::itcl::delete_helper { name args } {
#@     ::itcl::delete object $name
#@ }
#@ 
#@ # ----------------------------------------------------------------------
#@ #  USAGE:  local <className> <objName> ?<arg> <arg>...?
#@ #
#@ #  Creates a new object called <objName> in class <className>, passing
#@ #  the remaining <arg>'s to the constructor.  Unlike the usual
#@ #  [incr Tcl] objects, however, an object created by this procedure
#@ #  will be automatically deleted when the local call frame is destroyed.
#@ #  This command is useful for creating objects that should only remain
#@ #  alive until a procedure exits.
#@ # ----------------------------------------------------------------------
#@ proc ::itcl::local {class name args} {
#@     set ptr [uplevel [list $class $name] $args]
#@     uplevel [list set itcl-local-$ptr $ptr]
#@     set cmd [uplevel namespace which -command $ptr]
#@     uplevel [list trace variable itcl-local-$ptr u         "::itcl::delete_helper $cmd"]
#@     return $ptr
#@ }
#@ 
#@ # ----------------------------------------------------------------------
#@ # auto_mkindex
#@ # ----------------------------------------------------------------------
#@ # Define Itcl commands that will be recognized by the auto_mkindex
#@ # parser in Tcl...
#@ #
#@ 
#@ #
#@ # USAGE:  itcl::class name body
#@ # Adds an entry for the given class declaration.
#@ #
#@ foreach __cmd {itcl::class class itcl::type type ictl::widget widget itcl::widgetadaptor widgetadaptor itcl::extendedclass extendedclass} {
#@     auto_mkindex_parser::command $__cmd {name body} {
#@ 	variable index
#@ 	variable scriptFile
#@ 	append index "set [list auto_index([fullname $name])]"
#@ 	append index " \[list source \[file join \$dir [list $scriptFile]\]\]\n"
#@ 
#@ 	variable parser
#@ 	variable contextStack
#@ 	set contextStack [linsert $contextStack 0 $name]
#@ 	$parser eval $body
#@ 	set contextStack [lrange $contextStack 1 end]
#@     }
#@ }
#@ # -- Starting source /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/auxx/tcllib/lib/tcl8.6/auto.tcl

#@ # auto.tcl --
#@ #
#@ # utility procs formerly in init.tcl dealing with auto execution of commands
#@ # and can be auto loaded themselves.
#@ #
#@ # Copyright (c) 1991-1993 The Regents of the University of California.
#@ # Copyright (c) 1994-1998 Sun Microsystems, Inc.
#@ #
#@ # See the file "license.terms" for information on usage and redistribution of
#@ # this file, and for a DISCLAIMER OF ALL WARRANTIES.
#@ #
#@ 
#@ # auto_reset --
#@ #
#@ # Destroy all cached information for auto-loading and auto-execution, so that
#@ # the information gets recomputed the next time it's needed.  Also delete any
#@ # commands that are listed in the auto-load index.
#@ #
#@ # Arguments:
#@ # None.
#@ 
#@ proc auto_reset {} {
#@     global auto_execs auto_index auto_path
#@     if {[array exists auto_index]} {
#@ 	foreach cmdName [array names auto_index] {
#@ 	    set fqcn [namespace which $cmdName]
#@ 	    if {$fqcn eq ""} {
#@ 		continue
#@ 	    }
#@ 	    rename $fqcn {}
#@ 	}
#@     }
#@     unset -nocomplain auto_execs auto_index ::tcl::auto_oldpath
#@     if {[catch {llength $auto_path}]} {
#@ 	set auto_path [list [info library]]
#@     } elseif {[info library] ni $auto_path} {
#@ 	lappend auto_path [info library]
#@     }
#@ }
#@ 
#@ # tcl_findLibrary --
#@ #
#@ #	This is a utility for extensions that searches for a library directory
#@ #	using a canonical searching algorithm. A side effect is to source the
#@ #	initialization script and set a global library variable.
#@ #
#@ # Arguments:
#@ # 	basename	Prefix of the directory name, (e.g., "tk")
#@ #	version		Version number of the package, (e.g., "8.0")
#@ #	patch		Patchlevel of the package, (e.g., "8.0.3")
#@ #	initScript	Initialization script to source (e.g., tk.tcl)
#@ #	enVarName	environment variable to honor (e.g., TK_LIBRARY)
#@ #	varName		Global variable to set when done (e.g., tk_library)
#@ 
#@ proc tcl_findLibrary {basename version patch initScript enVarName varName} {
#@     upvar #0 $varName the_library
#@     global auto_path env tcl_platform
#@ 
#@     set dirs {}
#@     set errors {}
#@ 
#@     # The C application may have hardwired a path, which we honor
#@ 
#@     if {[info exists the_library] && $the_library ne ""} {
#@ 	lappend dirs $the_library
#@     } else {
#@ 	# Do the canonical search
#@ 
#@ 	# 1. From an environment variable, if it exists.  Placing this first
#@ 	#    gives the end-user ultimate control to work-around any bugs, or
#@ 	#    to customize.
#@ 
#@         if {[info exists env($enVarName)]} {
#@             lappend dirs $env($enVarName)
#@         }
#@ 
#@ 	# 2. In the package script directory registered within the
#@ 	#    configuration of the package itself.
#@ 
#@ 	catch {
#@ 	    lappend dirs [::${basename}::pkgconfig get scriptdir,runtime]
#@ 	}
#@ 
#@ 	# 3. Relative to auto_path directories.  This checks relative to the
#@ 	# Tcl library as well as allowing loading of libraries added to the
#@ 	# auto_path that is not relative to the core library or binary paths.
#@ 	foreach d $auto_path {
#@ 	    lappend dirs [file join $d $basename$version]
#@ 	    if {$tcl_platform(platform) eq "unix"
#@ 		    && $tcl_platform(os) eq "Darwin"} {
#@ 		# 4. On MacOSX, check the Resources/Scripts subdir too
#@ 		lappend dirs [file join $d $basename$version Resources Scripts]
#@ 	    }
#@ 	}
#@ 
#@ 	# 3. Various locations relative to the executable
#@ 	# ../lib/foo1.0		(From bin directory in install hierarchy)
#@ 	# ../../lib/foo1.0	(From bin/arch directory in install hierarchy)
#@ 	# ../library		(From unix directory in build hierarchy)
#@ 	#
#@ 	# Remaining locations are out of date (when relevant, they ought to be
#@ 	# covered by the $::auto_path seach above) and disabled.
#@ 	#
#@ 	# ../../library		(From unix/arch directory in build hierarchy)
#@ 	# ../../foo1.0.1/library
#@ 	#		(From unix directory in parallel build hierarchy)
#@ 	# ../../../foo1.0.1/library
#@ 	#		(From unix/arch directory in parallel build hierarchy)
#@ 
#@         set parentDir [file dirname [file dirname [info nameofexecutable]]]
#@         set grandParentDir [file dirname $parentDir]
#@         lappend dirs [file join $parentDir lib $basename$version]
#@         lappend dirs [file join $grandParentDir lib $basename$version]
#@         lappend dirs [file join $parentDir library]
#@ 	if {0} {
#@ 	    lappend dirs [file join $grandParentDir library]
#@ 	    lappend dirs [file join $grandParentDir $basename$patch library]
#@ 	    lappend dirs [file join [file dirname $grandParentDir] 			      $basename$patch library]
#@ 	}
#@     }
#@     # uniquify $dirs in order
#@     array set seen {}
#@     foreach i $dirs {
#@ 	# Take note that the [file normalize] below has been noted to cause
#@ 	# difficulties for the freewrap utility.  See Bug 1072136.  Until
#@ 	# freewrap resolves the matter, one might work around the problem by
#@ 	# disabling that branch.
#@ 	if {[interp issafe]} {
#@ 	    set norm $i
#@ 	} else {
#@ 	    set norm [file normalize $i]
#@ 	}
#@ 	if {[info exists seen($norm)]} {
#@ 	    continue
#@ 	}
#@ 	set seen($norm) {}
#@ 	lappend uniqdirs $i
#@     }
#@     set dirs $uniqdirs
#@     foreach i $dirs {
#@         set the_library $i
#@         set file [file join $i $initScript]
#@ 
#@ 	# source everything when in a safe interpreter because we have a
#@ 	# source command, but no file exists command
#@ 
#@         if {[interp issafe] || [file exists $file]} {
#@             if {![catch {uplevel #0 [list source $file]} msg opts]} {
#@                 return
#@             }
#@ 	    append errors "$file: $msg\n"
#@ 	    append errors [dict get $opts -errorinfo]\n
#@         }
#@     }
#@     unset -nocomplain the_library
#@     set msg "Can't find a usable $initScript in the following directories: \n"
#@     append msg "    $dirs\n\n"
#@     append msg "$errors\n\n"
#@     append msg "This probably means that $basename wasn't installed properly.\n"
#@     error $msg
#@ }
#@ 
#@ 
#@ # ----------------------------------------------------------------------
#@ # auto_mkindex
#@ # ----------------------------------------------------------------------
#@ # The following procedures are used to generate the tclIndex file from Tcl
#@ # source files.  They use a special safe interpreter to parse Tcl source
#@ # files, writing out index entries as "proc" commands are encountered.  This
#@ # implementation won't work in a safe interpreter, since a safe interpreter
#@ # can't create the special parser and mess with its commands.
#@ 
#@ if {[interp issafe]} {
#@     return	;# Stop sourcing the file here
#@ }
#@ 
#@ # auto_mkindex --
#@ # Regenerate a tclIndex file from Tcl source files.  Takes as argument the
#@ # name of the directory in which the tclIndex file is to be placed, followed
#@ # by any number of glob patterns to use in that directory to locate all of the
#@ # relevant files.
#@ #
#@ # Arguments:
#@ # dir -		Name of the directory in which to create an index.
#@ 
#@ # args -	Any number of additional arguments giving the names of files
#@ #		within dir.  If no additional are given auto_mkindex will look
#@ #		for *.tcl.
#@ 
#@ proc auto_mkindex {dir args} {
#@     if {[interp issafe]} {
#@         error "can't generate index within safe interpreter"
#@     }
#@ 
#@     set oldDir [pwd]
#@     cd $dir
#@ 
#@     append index "# Tcl autoload index file, version 2.0\n"
#@     append index "# This file is generated by the \"auto_mkindex\" command\n"
#@     append index "# and sourced to set up indexing information for one or\n"
#@     append index "# more commands.  Typically each line is a command that\n"
#@     append index "# sets an element in the auto_index array, where the\n"
#@     append index "# element name is the name of a command and the value is\n"
#@     append index "# a script that loads the command.\n\n"
#@     if {![llength $args]} {
#@ 	set args *.tcl
#@     }
#@ 
#@     auto_mkindex_parser::init
#@     foreach file [glob -- {*}$args] {
#@ 	try {
#@ 	    append index [auto_mkindex_parser::mkindex $file]
#@ 	} on error {msg opts} {
#@ 	    cd $oldDir
#@ 	    return -options $opts $msg
#@ 	}
#@     }
#@     auto_mkindex_parser::cleanup
#@ 
#@     set fid [open "tclIndex" w]
#@     puts -nonewline $fid $index
#@     close $fid
#@     cd $oldDir
#@ }
#@ 
#@ # Original version of auto_mkindex that just searches the source code for
#@ # "proc" at the beginning of the line.
#@ 
#@ proc auto_mkindex_old {dir args} {
#@     set oldDir [pwd]
#@     cd $dir
#@     set dir [pwd]
#@     append index "# Tcl autoload index file, version 2.0\n"
#@     append index "# This file is generated by the \"auto_mkindex\" command\n"
#@     append index "# and sourced to set up indexing information for one or\n"
#@     append index "# more commands.  Typically each line is a command that\n"
#@     append index "# sets an element in the auto_index array, where the\n"
#@     append index "# element name is the name of a command and the value is\n"
#@     append index "# a script that loads the command.\n\n"
#@     if {![llength $args]} {
#@ 	set args *.tcl
#@     }
#@     foreach file [glob -- {*}$args] {
#@ 	set f ""
#@ 	set error [catch {
#@ 	    set f [open $file]
#@ 	    while {[gets $f line] >= 0} {
#@ 		if {[regexp {^proc[ 	]+([^ 	]*)} $line match procName]} {
#@ 		    set procName [lindex [auto_qualify $procName "::"] 0]
#@ 		    append index "set [list auto_index($procName)]"
#@ 		    append index " \[list source \[file join \$dir [list $file]\]\]\n"
#@ 		}
#@ 	    }
#@ 	    close $f
#@ 	} msg opts]
#@ 	if {$error} {
#@ 	    catch {close $f}
#@ 	    cd $oldDir
#@ 	    return -options $opts $msg
#@ 	}
#@     }
#@     set f ""
#@     set error [catch {
#@ 	set f [open tclIndex w]
#@ 	puts -nonewline $f $index
#@ 	close $f
#@ 	cd $oldDir
#@     } msg opts]
#@     if {$error} {
#@ 	catch {close $f}
#@ 	cd $oldDir
#@ 	error $msg $info $code
#@ 	return -options $opts $msg
#@     }
#@ }
#@ 
#@ # Create a safe interpreter that can be used to parse Tcl source files
#@ # generate a tclIndex file for autoloading.  This interp contains commands for
#@ # things that need index entries.  Each time a command is executed, it writes
#@ # an entry out to the index file.
#@ 
#@ namespace eval auto_mkindex_parser {
#@     variable parser ""          ;# parser used to build index
#@     variable index ""           ;# maintains index as it is built
#@     variable scriptFile ""      ;# name of file being processed
#@     variable contextStack ""    ;# stack of namespace scopes
#@     variable imports ""         ;# keeps track of all imported cmds
#@     variable initCommands       ;# list of commands that create aliases
#@     if {![info exists initCommands]} {
#@ 	set initCommands [list]
#@     }
#@ 
#@     proc init {} {
#@ 	variable parser
#@ 	variable initCommands
#@ 
#@ 	if {![interp issafe]} {
#@ 	    set parser [interp create -safe]
#@ 	    $parser hide info
#@ 	    $parser hide rename
#@ 	    $parser hide proc
#@ 	    $parser hide namespace
#@ 	    $parser hide eval
#@ 	    $parser hide puts
#@ 	    foreach ns [$parser invokehidden namespace children ::] {
#@ 		# MUST NOT DELETE "::tcl" OR BAD THINGS HAPPEN!
#@ 		if {$ns eq "::tcl"} continue
#@ 		$parser invokehidden namespace delete $ns
#@ 	    }
#@ 	    foreach cmd [$parser invokehidden info commands ::*] {
#@ 		$parser invokehidden rename $cmd {}
#@ 	    }
#@ 	    $parser invokehidden proc unknown {args} {}
#@ 
#@ 	    # We'll need access to the "namespace" command within the
#@ 	    # interp.  Put it back, but move it out of the way.
#@ 
#@ 	    $parser expose namespace
#@ 	    $parser invokehidden rename namespace _%@namespace
#@ 	    $parser expose eval
#@ 	    $parser invokehidden rename eval _%@eval
#@ 
#@ 	    # Install all the registered psuedo-command implementations
#@ 
#@ 	    foreach cmd $initCommands {
#@ 		eval $cmd
#@ 	    }
#@ 	}
#@     }
#@     proc cleanup {} {
#@ 	variable parser
#@ 	interp delete $parser
#@ 	unset parser
#@     }
#@ }
#@ 
#@ # auto_mkindex_parser::mkindex --
#@ #
#@ # Used by the "auto_mkindex" command to create a "tclIndex" file for the given
#@ # Tcl source file.  Executes the commands in the file, and handles things like
#@ # the "proc" command by adding an entry for the index file.  Returns a string
#@ # that represents the index file.
#@ #
#@ # Arguments:
#@ #	file	Name of Tcl source file to be indexed.
#@ 
#@ proc auto_mkindex_parser::mkindex {file} {
#@     variable parser
#@     variable index
#@     variable scriptFile
#@     variable contextStack
#@     variable imports
#@ 
#@     set scriptFile $file
#@ 
#@     set fid [open $file]
#@     set contents [read $fid]
#@     close $fid
#@ 
#@     # There is one problem with sourcing files into the safe interpreter:
#@     # references like "$x" will fail since code is not really being executed
#@     # and variables do not really exist.  To avoid this, we replace all $ with
#@     # \0 (literally, the null char) later, when getting proc names we will
#@     # have to reverse this replacement, in case there were any $ in the proc
#@     # name.  This will cause a problem if somebody actually tries to have a \0
#@     # in their proc name.  Too bad for them.
#@     set contents [string map [list \$ \0] $contents]
#@ 
#@     set index ""
#@     set contextStack ""
#@     set imports ""
#@ 
#@     $parser eval $contents
#@ 
#@     foreach name $imports {
#@         catch {$parser eval [list _%@namespace forget $name]}
#@     }
#@     return $index
#@ }
#@ 
#@ # auto_mkindex_parser::hook command
#@ #
#@ # Registers a Tcl command to evaluate when initializing the slave interpreter
#@ # used by the mkindex parser.  The command is evaluated in the master
#@ # interpreter, and can use the variable auto_mkindex_parser::parser to get to
#@ # the slave
#@ 
#@ proc auto_mkindex_parser::hook {cmd} {
#@     variable initCommands
#@ 
#@     lappend initCommands $cmd
#@ }
#@ 
#@ # auto_mkindex_parser::slavehook command
#@ #
#@ # Registers a Tcl command to evaluate when initializing the slave interpreter
#@ # used by the mkindex parser.  The command is evaluated in the slave
#@ # interpreter.
#@ 
#@ proc auto_mkindex_parser::slavehook {cmd} {
#@     variable initCommands
#@ 
#@     # The $parser variable is defined to be the name of the slave interpreter
#@     # when this command is used later.
#@ 
#@     lappend initCommands "\$parser eval [list $cmd]"
#@ }
#@ 
#@ # auto_mkindex_parser::command --
#@ #
#@ # Registers a new command with the "auto_mkindex_parser" interpreter that
#@ # parses Tcl files.  These commands are fake versions of things like the
#@ # "proc" command.  When you execute them, they simply write out an entry to a
#@ # "tclIndex" file for auto-loading.
#@ #
#@ # This procedure allows extensions to register their own commands with the
#@ # auto_mkindex facility.  For example, a package like [incr Tcl] might
#@ # register a "class" command so that class definitions could be added to a
#@ # "tclIndex" file for auto-loading.
#@ #
#@ # Arguments:
#@ #	name 	Name of command recognized in Tcl files.
#@ #	arglist	Argument list for command.
#@ #	body 	Implementation of command to handle indexing.
#@ 
#@ proc auto_mkindex_parser::command {name arglist body} {
#@     hook [list auto_mkindex_parser::commandInit $name $arglist $body]
#@ }
#@ 
#@ # auto_mkindex_parser::commandInit --
#@ #
#@ # This does the actual work set up by auto_mkindex_parser::command. This is
#@ # called when the interpreter used by the parser is created.
#@ #
#@ # Arguments:
#@ #	name 	Name of command recognized in Tcl files.
#@ #	arglist	Argument list for command.
#@ #	body 	Implementation of command to handle indexing.
#@ 
#@ proc auto_mkindex_parser::commandInit {name arglist body} {
#@     variable parser
#@ 
#@     set ns [namespace qualifiers $name]
#@     set tail [namespace tail $name]
#@     if {$ns eq ""} {
#@         set fakeName [namespace current]::_%@fake_$tail
#@     } else {
#@         set fakeName [namespace current]::[string map {:: _} _%@fake_$name]
#@     }
#@     proc $fakeName $arglist $body
#@ 
#@     # YUK!  Tcl won't let us alias fully qualified command names, so we can't
#@     # handle names like "::itcl::class".  Instead, we have to build procs with
#@     # the fully qualified names, and have the procs point to the aliases.
#@ 
#@     if {[string match *::* $name]} {
#@         set exportCmd [list _%@namespace export [namespace tail $name]]
#@         $parser eval [list _%@namespace eval $ns $exportCmd]
#@ 
#@ 	# The following proc definition does not work if you want to tolerate
#@ 	# space or something else diabolical in the procedure name, (i.e.,
#@ 	# space in $alias). The following does not work:
#@ 	#   "_%@eval {$alias} \$args"
#@ 	# because $alias gets concat'ed to $args.  The following does not work
#@ 	# because $cmd is somehow undefined
#@ 	#   "set cmd {$alias} \; _%@eval {\$cmd} \$args"
#@ 	# A gold star to someone that can make test autoMkindex-3.3 work
#@ 	# properly
#@ 
#@         set alias [namespace tail $fakeName]
#@         $parser invokehidden proc $name {args} "_%@eval {$alias} \$args"
#@         $parser alias $alias $fakeName
#@     } else {
#@         $parser alias $name $fakeName
#@     }
#@     return
#@ }
#@ 
#@ # auto_mkindex_parser::fullname --
#@ #
#@ # Used by commands like "proc" within the auto_mkindex parser.  Returns the
#@ # qualified namespace name for the "name" argument.  If the "name" does not
#@ # start with "::", elements are added from the current namespace stack to
#@ # produce a qualified name.  Then, the name is examined to see whether or not
#@ # it should really be qualified.  If the name has more than the leading "::",
#@ # it is returned as a fully qualified name.  Otherwise, it is returned as a
#@ # simple name.  That way, the Tcl autoloader will recognize it properly.
#@ #
#@ # Arguments:
#@ # name -		Name that is being added to index.
#@ 
#@ proc auto_mkindex_parser::fullname {name} {
#@     variable contextStack
#@ 
#@     if {![string match ::* $name]} {
#@         foreach ns $contextStack {
#@             set name "${ns}::$name"
#@             if {[string match ::* $name]} {
#@                 break
#@             }
#@         }
#@     }
#@ 
#@     if {[namespace qualifiers $name] eq ""} {
#@         set name [namespace tail $name]
#@     } elseif {![string match ::* $name]} {
#@         set name "::$name"
#@     }
#@ 
#@     # Earlier, mkindex replaced all $'s with \0.  Now, we have to reverse that
#@     # replacement.
#@     return [string map [list \0 \$] $name]
#@ }
#@ 
#@ # auto_mkindex_parser::indexEntry --
#@ #
#@ # Used by commands like "proc" within the auto_mkindex parser to add a
#@ # correctly-quoted entry to the index. This is shared code so it is done
#@ # *right*, in one place.
#@ #
#@ # Arguments:
#@ # name -		Name that is being added to index.
#@ 
#@ proc auto_mkindex_parser::indexEntry {name} {
#@     variable index
#@     variable scriptFile
#@ 
#@     # We convert all metacharacters to their backslashed form, and pre-split
#@     # the file name that we know about (which will be a proper list, and so
#@     # correctly quoted).
#@ 
#@     set name [string range [list \}[fullname $name]] 2 end]
#@     set filenameParts [file split $scriptFile]
#@ 
#@     append index [format 	    {set auto_index(%s) [list source [file join $dir %s]]%s} 	    $name $filenameParts \n]
#@     return
#@ }
#@ 
#@ if {[llength $::auto_mkindex_parser::initCommands]} {
#@     return
#@ }
#@ 
#@ # Register all of the procedures for the auto_mkindex parser that will build
#@ # the "tclIndex" file.
#@ 
#@ # AUTO MKINDEX:  proc name arglist body
#@ # Adds an entry to the auto index list for the given procedure name.
#@ 
#@ auto_mkindex_parser::command proc {name args} {
#@     indexEntry $name
#@ }
#@ 
#@ # Conditionally add support for Tcl byte code files.  There are some tricky
#@ # details here.  First, we need to get the tbcload library initialized in the
#@ # current interpreter.  We cannot load tbcload into the slave until we have
#@ # done so because it needs access to the tcl_patchLevel variable.  Second,
#@ # because the package index file may defer loading the library until we invoke
#@ # a command, we need to explicitly invoke auto_load to force it to be loaded.
#@ # This should be a noop if the package has already been loaded
#@ 
#@ auto_mkindex_parser::hook {
#@     try {
#@ 	package require tbcload
#@     } on error {} {
#@ 	# OK, don't have it so do nothing
#@     } on ok {} {
#@ 	if {[namespace which -command tbcload::bcproc] eq ""} {
#@ 	    auto_load tbcload::bcproc
#@ 	}
#@         if {[info commands load] == "load"} {
#@ 	    load {} tbcload $auto_mkindex_parser::parser
#@         }
#@ 
#@ 	# AUTO MKINDEX:  tbcload::bcproc name arglist body
#@ 	# Adds an entry to the auto index list for the given pre-compiled
#@ 	# procedure name.
#@ 
#@ 	auto_mkindex_parser::commandInit tbcload::bcproc {name args} {
#@ 	    indexEntry $name
#@ 	}
#@     }
#@ }
#@ 
#@ # AUTO MKINDEX:  namespace eval name command ?arg arg...?
#@ # Adds the namespace name onto the context stack and evaluates the associated
#@ # body of commands.
#@ #
#@ # AUTO MKINDEX:  namespace import ?-force? pattern ?pattern...?
#@ # Performs the "import" action in the parser interpreter.  This is important
#@ # for any commands contained in a namespace that affect the index.  For
#@ # example, a script may say "itcl::class ...", or it may import "itcl::*" and
#@ # then say "class ...".  This procedure does the import operation, but keeps
#@ # track of imported patterns so we can remove the imports later.
#@ 
#@ auto_mkindex_parser::command namespace {op args} {
#@     switch -- $op {
#@         eval {
#@             variable parser
#@             variable contextStack
#@ 
#@             set name [lindex $args 0]
#@             set args [lrange $args 1 end]
#@ 
#@             set contextStack [linsert $contextStack 0 $name]
#@ 	    $parser eval [list _%@namespace eval $name] $args
#@             set contextStack [lrange $contextStack 1 end]
#@         }
#@         import {
#@             variable parser
#@             variable imports
#@             foreach pattern $args {
#@                 if {$pattern ne "-force"} {
#@                     lappend imports $pattern
#@                 }
#@             }
#@             catch {$parser eval "_%@namespace import $args"}
#@         }
#@ 	ensemble {
#@ 	    variable parser
#@ 	    variable contextStack
#@ 	    if {[lindex $args 0] eq "create"} {
#@ 		set name ::[join [lreverse $contextStack] ::]
#@ 		catch {
#@ 		    set name [dict get [lrange $args 1 end] -command]
#@ 		    if {![string match ::* $name]} {
#@ 			set name ::[join [lreverse $contextStack] ::]$name
#@ 		    }
#@ 		    regsub -all ::+ $name :: name
#@ 		}
#@ 		# create artifical proc to force an entry in the tclIndex
#@ 		$parser eval [list ::proc $name {} {}]
#@ 	    }
#@ 	}
#@     }
#@ }
#@ 
#@ # AUTO MKINDEX:  oo::class create name ?definition?
#@ # Adds an entry to the auto index list for the given class name.
#@ auto_mkindex_parser::command oo::class {op name {body ""}} {
#@     if {$op eq "create"} {
#@ 	indexEntry $name
#@     }
#@ }
#@ auto_mkindex_parser::command class {op name {body ""}} {
#@     if {$op eq "create"} {
#@ 	indexEntry $name
#@     }
#@ }
#@ 
#@ return
#@ # -- End source /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/auxx/tcllib/lib/tcl8.6/auto.tcl

#@ 
#@ #
#@ # USAGE:  itcl::body name arglist body
#@ # Adds an entry for the given method/proc body.
#@ #
#@ foreach __cmd {itcl::body body} {
#@     auto_mkindex_parser::command $__cmd {name arglist body} {
#@ 	variable index
#@ 	variable scriptFile
#@ 	append index "set [list auto_index([fullname $name])]"
#@ 	append index " \[list source \[file join \$dir [list $scriptFile]\]\]\n"
#@     }
#@ }
#@ 
#@ #
#@ # USAGE:  itcl::configbody name arglist body
#@ # Adds an entry for the given method/proc body.
#@ #
#@ foreach __cmd {itcl::configbody configbody} {
#@     auto_mkindex_parser::command $__cmd {name body} {
#@ 	variable index
#@ 	variable scriptFile
#@ 	append index "set [list auto_index([fullname $name])]"
#@ 	append index " \[list source \[file join \$dir [list $scriptFile]\]\]\n"
#@     }
#@ }
#@ 
#@ #
#@ # USAGE:  ensemble name ?body?
#@ # Adds an entry to the auto index list for the given ensemble name.
#@ #
#@ foreach __cmd {itcl::ensemble ensemble} {
#@     auto_mkindex_parser::command $__cmd {name {body ""}} {
#@ 	variable index
#@ 	variable scriptFile
#@ 	append index "set [list auto_index([fullname $name])]"
#@ 	append index " \[list source \[file join \$dir [list $scriptFile]\]\]\n"
#@     }
#@ }
#@ 
#@ #
#@ # USAGE:  public arg ?arg arg...?
#@ #         protected arg ?arg arg...?
#@ #         private arg ?arg arg...?
#@ #
#@ # Evaluates the arguments as commands, so we can recognize proc
#@ # declarations within classes.
#@ #
#@ foreach __cmd {public protected private} {
#@     auto_mkindex_parser::command $__cmd {args} {
#@         variable parser
#@         $parser eval $args
#@     }
#@ }
#@ 
#@ # SF bug #246 unset variable __cmd to avoid problems in user programs!!
#@ unset __cmd
#@ 
#@ # ----------------------------------------------------------------------
#@ # auto_import
#@ # ----------------------------------------------------------------------
#@ # This procedure overrides the usual "auto_import" function in the
#@ # Tcl library.  It is invoked during "namespace import" to make see
#@ # if the imported commands reside in an autoloaded library.  If so,
#@ # stubs are created to represent the commands.  Executing a stub
#@ # later on causes the real implementation to be autoloaded.
#@ #
#@ # Arguments -
#@ # pattern	The pattern of commands being imported (like "foo::*")
#@ #               a canonical namespace as returned by [namespace current]
#@ 
#@ proc auto_import {pattern} {
#@     global auto_index
#@ 
#@     set ns [uplevel namespace current]
#@     set patternList [auto_qualify $pattern $ns]
#@ 
#@     auto_load_index
#@ 
#@     foreach pattern $patternList {
#@         foreach name [array names auto_index $pattern] {
#@             if {"" == [info commands $name]} {
#@                 ::itcl::import::stub create $name
#@             }
#@         }
#@     }
#@ }
#@ # -- End source /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/auxx/tcllib/lib/itcl4.0.2/itcl.tcl

set top_design {ORCA_TOP}
set dmsa {2}
source -echo /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts/func_slowfast.tcl
#@ # -- Starting source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts/func_slowfast.tcl

#@ #set topdir /u/$env(USER)/PSU_RTL2GDS
#@ set topdir [lindex [ regexp -inline "(.*)pt" [pwd] ] 1 ]
#@ 
#@ 
#@ source $topdir/$top_design.design_config.tcl
#@ # -- Starting source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master//ORCA_TOP.design_config.tcl

#@ set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK
#@ 
#@ # Decoder ring for the libraries
#@ # You will need to follow another example or look in the library directories to understand.
#@ 
#@ # lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
#@ # /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
#@ # /          $lib_dir                   /lib/ $lib_type /db_nldm
#@ 
#@ # link_library, Target_library use the sub_lib_types and corner variables. 
#@ # For sub_lib_types and corner:
#@ # Example:
#@ #     saed32hvt_ss0p75v125c.db
#@ #     |sub_lib  corner    .db
#@ # The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
#@ # Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
#@ 
#@ # For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
#@ 
#@ # ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
#@ 
#@ 
#@ # ORCA
#@ # The RTL version does not currently have macros
#@ # The one pulled from a lab does have macros, but no RTL.  Similar to the version with RTL.
#@ # Below is an effort to get the design pulled from a lap working for ICC2
#@ # Original lab had sram_lp memories, but the NDMs don't seem to be build correctly for the current libraries.  Converted code to regular SRAMs.
#@ set top_design ORCA_TOP
#@ set FCL 1
#@ set add_ios 0
#@ set pad_design 0
#@ set design_size {1000 800}
#@ set design_io_border 10
#@ set dc_floorplanning 1
#@ set enable_dft 1
#@ set innovus_enable_manual_macro_placement 1
#@ set split_constraints 0
#@ 
#@ # This is the raw RTL without SRAMS
#@ #set rtl_list [list [glob /pkgs/synopsys/32_28nm/SAED_EDK32.28nm_REF_v_15032018/SAED32_EDK/references/orca/dc/rtl/*.vhd ] ../rtl/MUX21X2.sv ]
#@ # This is hacked P&R netlist with SRAMs and test and level shifters removed.
#@ set rtl_list [list ../rtl/$top_design.sv ]
#@ 
#@ set slow_corner "ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
#@ #set slow_corner "ss0p95vn40c_i0p95v ss0p95vn40c "
#@ set fast_corner "ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
#@ set slow_metal 1p9m_Cmax_-40
#@ set fast_metal 1p9m_Cmax_-40
#@ 
#@ set synth_corners $slow_corner
#@ set synth_corners_slow $slow_corner
#@ set synth_corners_fast $fast_corner
#@ 
#@ set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram"
#@ # Get just the main standard cells, srams
#@ set sub_lib_type "saed32?vt_ saed32sram_ saed32?vt_ulvl_ saed32?vt_dlvl_ "
#@ 
#@ # Full MCMM Corners
#@ if { 0 } {
#@     set corners ""
#@     #Add Worst corners
#@     set corners "$corners ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
#@     #Add Best corners
#@     set corners "$corners ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
#@     #Add Leakage corners
#@     set corners "$corners ff0p95v125c f0p95v125c_i1p16v ff0p95v125c_i0p95v ff1p16v125c ff1p16v125c_i1p16v ff1p16v125c ff1p16v125c_i0p95v"
#@     set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram_lp"
#@     # Get the main standard cells, and also the level shifters.  Plus srams.
#@     set sub_lib_type "saed32?vt_ saed32?vt_ulvl_ saed32?vt_dlvl_ saed32sram_"
#@ }
#@ 
#@ #set topdir /u/$env(USER)/PSU_RTL2GDS
#@ set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
#@ 
#@ #declaring sub blocks
#@ set sub_block {SDRAM_TOP 
#@ 				BLENDER_0 
#@ 				PCI_TOP 
#@ 				CONTEXT_MEM 
#@ 				RISC_CORE 
#@ 				CLOCKING 
#@ 				BLENDER_1 
#@ 				PARSER 
#@ 				}
#@ 
#@ set sub_block_I {I_SDRAM_TOP I_BLENDER_1  I_BLENDER_0 I_RISC_CORE I_CONTEXT_MEM I_PCI_TOP I_PARSER I_CLOCKING}
#@ 
#@ set macro_block {I_SDRAM_TOP I_PCI_TOP I_RISC_CORE I_CONTEXT_MEM}
#@ 
#@ 
#@ 
#@ # -- End source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master//ORCA_TOP.design_config.tcl

#@ 
#@ set corners $slow_corner
#@ 
#@ source -echo -verbose $topdir/pt/scripts/pt-get-timlibs.tcl
#@ # -- Starting source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master//pt/scripts/pt-get-timlibs.tcl

#@ 
#@ 
#@ 
#@ # Set up the search path to the librariesi
#@ # One of the typical lines of the resultant search path is:
#@ # /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
#@ # /          $lib_dir                   /lib/ $lib_type /db_nldm
#@ # The variables are defined in design_config.tcl
#@ set search_path ""
#@ foreach i $lib_types { lappend search_path $lib_dir/lib/$i/db_nldm }
#@ 
#@ 
#@ 
#@ 
#@ # Smartly find all the libraries you need
#@ # Will end up with sometihng like this: 
#@ # saed32hvt_ss0p75v125c.db saed32hvt_ss0p95v125c.db saed32rvt_ss0p75v125c.db saed32rvt_ss0p95v125c.db saed32lvt_ss0p75v125c.db saed32lvt_ss0p95v125c.db saed32sram_ss0p95v125c.db dw_foundation.sldb *
#@ # This contains all the VTs you want, all the corners you want, and designate any library subtypes like level shifters you might want
#@ # The variables are defined in the design_config.tcl
#@ # Example:
#@ #     saed32hvt_ss0p75v125c.db
#@ #     |sub_lib  corner    .db
#@ set link_library ""
#@ foreach i $search_path {
#@   foreach k $corners {
#@       foreach m $sub_lib_type {
#@         foreach j [glob -nocomplain $i/$m$k.db ] {
#@           lappend link_library [file tail $j ]
#@         }
#@       }
#@   }
#@ }
#@ lappend link_library *
#@ 
#@ 
#@ # Add the local directory "." to the search path after we have used it in the above loop.  If you add . before hand, it will cause some problems.
#@ lappend search_path .
#@ 
#@ # -- End source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master//pt/scripts/pt-get-timlibs.tcl

#@ 
#@ read_verilog $topdir/apr/outputs/${top_design}.route2.vg.gz
#@ #read_verilog ../../apr/outputs/${top_design}.route2.vg
#@ current_design ${top_design}
#@ link
#@ set_app_var si_enable_analysis true
#@ read_parasitics -keep_capacitive_coupling $topdir/apr/outputs/${top_design}.route2.$fast_metal.spef.gz
#@ #read_parasitics -keep_capacitive_coupling ../../apr/outputs/${top_design}.route2.$slow_metal.spef
#@ 
#@ set corner_name cc_max
#@ set power_enable_analysis "true"
#@ 
#@ source -echo -verbose $topdir/constraints/${top_design}.sdc
#@ # -- Starting source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master//constraints/ORCA_TOP.sdc

#@ if { [info exists synopsys_program_name ] } {
#@ 	switch $synopsys_program_name {
#@ 	 "icc2_shell"  {
#@ 		# If the flow variable is set, then we should be in regular APR flow and not the macro floorplanning mode
#@ 		# We want to use the UPF associated with the correct netlist.  APR flow uses DCT output.  Macro fp uses DC output.
#@ 		if { [info exists flow ] } {
#@ 		    puts " Sourcing the Physical Synthesis DCT UPF"
#@ 		    source ../../syn/outputs/ORCA_TOP.dct.upf
#@ 		} else {
#@ 		    puts " Sourcing the Logical Synthesis DC UPF"
#@ 		    source ../../syn/outputs/ORCA_TOP.dc.upf
#@ 		}
#@ 
#@ 		puts " Creating ICC2 MCMM "
#@ 		foreach mode { func test scan atspeed funcu} {
#@ 		  create_mode $mode
#@ 		}
#@ 		foreach corner { {Cmax -40 ss0p75vn40c} {Cmin -40 ff0p95vn40c} } {
#@ 		  set corner_name [lindex $corner 0 ]
#@ 		  set corner_temp [lindex $corner 1 ]
#@ 		  set corner_op_cond [ lindex $corner 2 ]
#@ 		  create_corner $corner_name
#@ 		  # Read the TLUplus file and give it a name.  
#@ 		  read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_${corner_name}.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name ${corner_name}.tlup
#@ 		  # In our current case, we will use the same TLUplus and temperature for both launch and capture and for setup and hold for a particular corner.
#@ 		  # set the TLUplus and temp to be used for early side of paths.  (launch on setup, capture on hold)
#@ 		  set_parasitic_parameters -early_spec ${corner_name}.tlup -early_temperature $corner_temp
#@ 		  # set the TLUplus and temp to be used for late side of paths.  (capture on setup, launch on hold)
#@ 		  set_parasitic_parameters -late_spec ${corner_name}.tlup -late_temperature $corner_temp
#@ 		  # indicate which operating condition to use for the standard cells. It needs to know the PVT.  
#@ 		  # UPF may indicate additional information for the voltage in a multivoltage design.
#@ 		  set_operating_condition $corner_op_cond -library saed32lvt_c
#@ 		}
#@ 
#@ 		foreach scenario { {func_worst func Cmax } {func_best func Cmin} {test_worst test Cmax} {test_best test Cmin} {atspeed_shift atspeed Cmin} {atspeed_capture atspeed Cmax} {stuck_at_shift scan Cmin} {stuck_at_capture scan Cmax} {func_worst_constrained funcu Cmax} {func_best_constrained funcu Cmin} }  {
#@ 		  create_scenario -name [lindex $scenario 0 ] -mode [lindex $scenario 1 ] -corner [lindex $scenario 2 ]
#@ 		  current_scenario [lindex $scenario 0]
#@ 		  source -echo -verbose -continue_on_error ../../constraints/ORCA_TOP_[lindex $scenario 0 ].sdc 
#@ 		  set_false_path -from SDRAM_CLK -to SD_DDR_CLK 
#@ 		}
#@ 
#@ 		set_scenario_status func_worst -active true -hold false -setup true
#@ 		set_scenario_status func_best  -active true -hold true  -setup false
#@ 		set_scenario_status test_worst -active true -hold false -setup true
#@ 		set_scenario_status test_best  -active true -hold true  -setup false
#@ 
#@ 		current_scenario "func_worst"
#@ 
#@ 	 }
#@ 	 "dc_shell" {
#@ 		 set upf_create_implicit_supply_sets false
#@ 		source ../../constraints/ORCA_TOP.upf
#@ 		set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
#@ 		source ../../constraints/ORCA_TOP_func_worst.sdc
#@ 		set_false_path -from SDRAM_CLK -to SD_DDR_CLK
#@ 
#@ 		# Define voltage area for DCT mode.  We define the mw_lib variable in DCT mode script.
#@ 		# In the ICC2_flow it is defined in ORCA_TOP.design_options.tcl. Slightly different syntax.
#@ 		if { [ info exists mw_lib ] } {
#@ 		   create_voltage_area  -coordinate {{580 0} {1000 400}} -power_domain PD_RISC_CORE
#@ 		}
#@ 	 }
#@ 	 "pt_shell" {
#@ 		source $topdir/apr/outputs/ORCA_TOP.route2.upf
#@ 		if [ regexp "max" $corner_name ] {
#@ 		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
#@ 		    source $topdir/constraints/ORCA_TOP_func_worst.sdc
#@ 		}
#@ 		if [ regexp "min" $corner_name]  {
#@ 		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
#@ 		    source $topdir/constraints/ORCA_TOP_func_best.sdc
#@ 		}
#@ 		 if [ regexp "min_test" $corner_name]  {
#@ 		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
#@ 		    source $topdir/constraints/ORCA_TOP_test_best.sdc
#@ 		}
#@ 		if [ regexp "max_test" $corner_name]  {
#@ 		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
#@ 		    source $topdir/constraints/ORCA_TOP_test_worst.sdc
#@ 		}
#@ 		 if [ regexp "cc_min" $corner_name]  {
#@ 		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
#@ 		    source $topdir/constraints/ORCA_TOP_func_best.sdc
#@ 		}
#@ 		 if [ regexp "cc_max" $corner_name]  {
#@ 		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
#@ 		    source $topdir/constraints/ORCA_TOP_func_worst.sdc
#@ 		}
#@ 		 if [ regexp "cc_min_test" $corner_name]  {
#@ 		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
#@ 		    source $topdir/constraints/ORCA_TOP_test_best.sdc
#@ 		}
#@ 		 if [ regexp "cc_max_test" $corner_name]  {
#@ 		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
#@ 		    source $topdir/constraints/ORCA_TOP_test_worst.sdc
#@ 		}
#@ 	 }
#@ 	}
#@ } elseif {[get_db root: .program_short_name] == "genus"} {
#@    read_power_intent ../../constraints/ORCA_TOP.upf -version 2.0 -module $top_design
#@    apply_power_intent
#@    commit_power_intent
#@ #   report_power_intent 
#@    set_units -time ns
#@    source -echo -verbose ../../constraints/${top_design}_func_worst.sdc
#@    set_false_path -from SDRAM_CLK -to SD_DDR_CLK
#@    
#@ } elseif {[get_db root: .program_short_name] == "innovus"} {
#@ 
#@ 	set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
#@ }
#@ # -- Starting source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master//apr/outputs/ORCA_TOP.route2.upf

#@ ################################################################################
#@ #
#@ # Created by icc2 (Q-2019.12-SP4) save_upf on Tue May 23 04:41:02 2023
#@ #
#@ ################################################################################
#@ 
#@ ################################################################################
#@ #
#@ # Units
#@ # time_unit               : 1e-09
#@ # resistance_unit         : 1000000
#@ # capacitive_load_unit    : 1e-15
#@ # voltage_unit            : 1
#@ # current_unit            : 1e-06
#@ # power_unit              : 1e-12
#@ ################################################################################
#@ 
#@ # Implemented: partial_supplies
#@ 
#@ set_design_attributes -elements {.} -attribute lower_domain_boundary false
#@ create_power_domain PD_ORCA_TOP -include_scope
#@ create_power_domain PD_RISC_CORE -elements I_RISC_CORE
#@ create_supply_net -domain PD_ORCA_TOP VSS
#@ create_supply_net -domain PD_ORCA_TOP VDD
#@ create_supply_net -domain PD_ORCA_TOP VDDH
#@ set_domain_supply_net PD_ORCA_TOP -primary_power_net VDD -primary_ground_net VSS
#@ create_supply_port VDD -domain PD_ORCA_TOP -direction in
#@ create_supply_port VSS -domain PD_ORCA_TOP -direction in
#@ create_supply_port VDDH -domain PD_ORCA_TOP -direction in
#@ connect_supply_net VSS -ports {VSS}
#@ connect_supply_net VDD -ports {VDD}
#@ connect_supply_net VDDH -ports {VDDH}
#@ create_supply_net -domain PD_RISC_CORE VSS -reuse
#@ create_supply_net -domain PD_RISC_CORE VDD -reuse
#@ create_supply_net -domain PD_RISC_CORE VDDH -reuse
#@ set_domain_supply_net PD_RISC_CORE -primary_power_net VDDH -primary_ground_net VSS
#@ set_level_shifter ls_in -domain PD_RISC_CORE -applies_to inputs -rule low_to_high -location self
#@ set_level_shifter ls_out -domain PD_RISC_CORE -applies_to outputs -rule high_to_low -location parent
#@ add_port_state VSS -state {always 0.000000}
#@ add_port_state VDD -state {V0p75 0.750000}
#@ add_port_state VDDH -state {V0p75 0.750000}
#@ add_port_state VDDH -state {V0p95 0.950000}
#@ add_port_state VDD -state {V0p95 0.950000}
#@ add_port_state VDDH -state {V1p16 1.160000}
#@ create_pst power_state -supplies {VDD VDDH VSS}
#@ add_pst_state risc_high_worst -pst power_state -state {V0p75 V0p95 always}
#@ add_pst_state risc_low_worst -pst power_state -state {V0p75 V0p75 always}
#@ add_pst_state risc_high_best -pst power_state -state {V0p95 V1p16 always}
#@ add_pst_state risc_low_best -pst power_state -state {V0p95 V0p95 always}
#@ 
#@ ## Constraints below are generated by snps. Please do not modify.
#@ set derived_upf true
#@ 
#@ if ($derived_upf) {
#@ 
#@ connect_supply_net VSS -ports {Xecutng_Instrn_0__UPF_LS/VSS     Xecutng_Instrn_1__UPF_LS/VSS Xecutng_Instrn_2__UPF_LS/VSS     Xecutng_Instrn_3__UPF_LS/VSS Xecutng_Instrn_4__UPF_LS/VSS     Xecutng_Instrn_5__UPF_LS/VSS Xecutng_Instrn_6__UPF_LS/VSS     Xecutng_Instrn_7__UPF_LS/VSS Xecutng_Instrn_8__UPF_LS/VSS     Xecutng_Instrn_9__UPF_LS/VSS Xecutng_Instrn_10__UPF_LS/VSS     Xecutng_Instrn_11__UPF_LS/VSS Xecutng_Instrn_12__UPF_LS/VSS     Xecutng_Instrn_14__UPF_LS/VSS Xecutng_Instrn_15__UPF_LS/VSS     Xecutng_Instrn_16__UPF_LS/VSS Xecutng_Instrn_17__UPF_LS/VSS     Xecutng_Instrn_18__UPF_LS/VSS Xecutng_Instrn_19__UPF_LS/VSS     Xecutng_Instrn_20__UPF_LS/VSS Xecutng_Instrn_21__UPF_LS/VSS     Xecutng_Instrn_22__UPF_LS/VSS Xecutng_Instrn_23__UPF_LS/VSS     Xecutng_Instrn_24__UPF_LS/VSS Xecutng_Instrn_25__UPF_LS/VSS     Xecutng_Instrn_26__UPF_LS/VSS Xecutng_Instrn_27__UPF_LS/VSS     Xecutng_Instrn_28__UPF_LS/VSS Xecutng_Instrn_30__UPF_LS/VSS     Xecutng_Instrn_31__UPF_LS/VSS PSW_2__UPF_LS/VSS PSW_3__UPF_LS/VSS     PSW_4__UPF_LS/VSS PSW_6__UPF_LS/VSS PSW_8__UPF_LS/VSS PSW_9__UPF_LS/VSS     PSW_10__UPF_LS/VSS RESULT_DATA_0__UPF_LS/VSS RESULT_DATA_1__UPF_LS/VSS     RESULT_DATA_2__UPF_LS/VSS RESULT_DATA_3__UPF_LS/VSS     RESULT_DATA_4__UPF_LS/VSS RESULT_DATA_5__UPF_LS/VSS     RESULT_DATA_6__UPF_LS/VSS RESULT_DATA_7__UPF_LS/VSS     RESULT_DATA_8__UPF_LS/VSS RESULT_DATA_9__UPF_LS/VSS     RESULT_DATA_10__UPF_LS/VSS RESULT_DATA_11__UPF_LS/VSS     RESULT_DATA_12__UPF_LS/VSS RESULT_DATA_13__UPF_LS/VSS     RESULT_DATA_14__UPF_LS/VSS RESULT_DATA_15__UPF_LS/VSS     EndOfInstrn_UPF_LS/VSS OUT_VALID_UPF_LS/VSS PSW_7__UPF_LS/VSS     Xecutng_Instrn_13__UPF_LS/VSS I_RISC_CORE/Instrn_27__UPF_LS/VSS     I_RISC_CORE/Instrn_28__UPF_LS/VSS I_RISC_CORE/Instrn_26__UPF_LS/VSS     I_RISC_CORE/Instrn_31__UPF_LS/VSS I_RISC_CORE/Instrn_24__UPF_LS/VSS     I_RISC_CORE/Instrn_4__UPF_LS/VSS I_RISC_CORE/Instrn_5__UPF_LS/VSS     I_RISC_CORE/Instrn_17__UPF_LS/VSS I_RISC_CORE/Instrn_16__UPF_LS/VSS     I_RISC_CORE/Instrn_18__UPF_LS/VSS I_RISC_CORE/Instrn_20__UPF_LS/VSS     I_RISC_CORE/Instrn_29__UPF_LS/VSS I_RISC_CORE/Instrn_13__UPF_LS/VSS     I_RISC_CORE/Instrn_12__UPF_LS/VSS I_RISC_CORE/Instrn_21__UPF_LS/VSS     I_RISC_CORE/Instrn_8__UPF_LS/VSS I_RISC_CORE/Instrn_9__UPF_LS/VSS     I_RISC_CORE/Instrn_14__UPF_LS/VSS I_RISC_CORE/Instrn_11__UPF_LS/VSS     I_RISC_CORE/Instrn_10__UPF_LS/VSS I_RISC_CORE/Instrn_15__UPF_LS/VSS     I_RISC_CORE/Instrn_23__UPF_LS/VSS I_RISC_CORE/Instrn_22__UPF_LS/VSS     I_RISC_CORE/reset_n_UPF_LS/VSS I_RISC_CORE/Instrn_30__UPF_LS/VSS     I_RISC_CORE/Instrn_7__UPF_LS/VSS I_RISC_CORE/Instrn_0__UPF_LS/VSS     I_RISC_CORE/Instrn_2__UPF_LS/VSS I_RISC_CORE/Instrn_3__UPF_LS/VSS     I_RISC_CORE/Instrn_1__UPF_LS/VSS I_RISC_CORE/test_si1_UPF_LS/VSS     I_RISC_CORE/scan_enable_UPF_LS/VSS Xecutng_Instrn_29__UPF_LS/VSS     STACK_FULL_UPF_LS/VSS Rd_Instr_UPF_LS/VSS PSW_5__UPF_LS/VSS     I_RISC_CORE/Instrn_6__UPF_LS/VSS I_RISC_CORE/Instrn_25__UPF_LS/VSS     I_RISC_CORE/Instrn_19__UPF_LS/VSS}
#@ connect_supply_net VDD -ports {Xecutng_Instrn_0__UPF_LS/VDDL     Xecutng_Instrn_1__UPF_LS/VDDL Xecutng_Instrn_2__UPF_LS/VDDL     Xecutng_Instrn_3__UPF_LS/VDDL Xecutng_Instrn_4__UPF_LS/VDDL     Xecutng_Instrn_5__UPF_LS/VDDL Xecutng_Instrn_6__UPF_LS/VDDL     Xecutng_Instrn_7__UPF_LS/VDDL Xecutng_Instrn_8__UPF_LS/VDDL     Xecutng_Instrn_9__UPF_LS/VDDL Xecutng_Instrn_10__UPF_LS/VDDL     Xecutng_Instrn_11__UPF_LS/VDDL Xecutng_Instrn_12__UPF_LS/VDDL     Xecutng_Instrn_14__UPF_LS/VDDL Xecutng_Instrn_15__UPF_LS/VDDL     Xecutng_Instrn_16__UPF_LS/VDDL Xecutng_Instrn_17__UPF_LS/VDDL     Xecutng_Instrn_18__UPF_LS/VDDL Xecutng_Instrn_19__UPF_LS/VDDL     Xecutng_Instrn_20__UPF_LS/VDDL Xecutng_Instrn_21__UPF_LS/VDDL     Xecutng_Instrn_22__UPF_LS/VDDL Xecutng_Instrn_23__UPF_LS/VDDL     Xecutng_Instrn_24__UPF_LS/VDDL Xecutng_Instrn_25__UPF_LS/VDDL     Xecutng_Instrn_26__UPF_LS/VDDL Xecutng_Instrn_27__UPF_LS/VDDL     Xecutng_Instrn_28__UPF_LS/VDDL Xecutng_Instrn_30__UPF_LS/VDDL     Xecutng_Instrn_31__UPF_LS/VDDL PSW_2__UPF_LS/VDDL PSW_3__UPF_LS/VDDL     PSW_4__UPF_LS/VDDL PSW_6__UPF_LS/VDDL PSW_8__UPF_LS/VDDL PSW_9__UPF_LS/VDDL     PSW_10__UPF_LS/VDDL RESULT_DATA_0__UPF_LS/VDDL RESULT_DATA_1__UPF_LS/VDDL     RESULT_DATA_2__UPF_LS/VDDL RESULT_DATA_3__UPF_LS/VDDL     RESULT_DATA_4__UPF_LS/VDDL RESULT_DATA_5__UPF_LS/VDDL     RESULT_DATA_6__UPF_LS/VDDL RESULT_DATA_7__UPF_LS/VDDL     RESULT_DATA_8__UPF_LS/VDDL RESULT_DATA_9__UPF_LS/VDDL     RESULT_DATA_10__UPF_LS/VDDL RESULT_DATA_11__UPF_LS/VDDL     RESULT_DATA_12__UPF_LS/VDDL RESULT_DATA_13__UPF_LS/VDDL     RESULT_DATA_14__UPF_LS/VDDL RESULT_DATA_15__UPF_LS/VDDL     EndOfInstrn_UPF_LS/VDDL OUT_VALID_UPF_LS/VDDL PSW_7__UPF_LS/VDDL     Xecutng_Instrn_13__UPF_LS/VDDL I_RISC_CORE/Instrn_27__UPF_LS/VDDL     I_RISC_CORE/Instrn_28__UPF_LS/VDDL I_RISC_CORE/Instrn_26__UPF_LS/VDDL     I_RISC_CORE/Instrn_31__UPF_LS/VDDL I_RISC_CORE/Instrn_24__UPF_LS/VDDL     I_RISC_CORE/Instrn_4__UPF_LS/VDDL I_RISC_CORE/Instrn_5__UPF_LS/VDDL     I_RISC_CORE/Instrn_17__UPF_LS/VDDL I_RISC_CORE/Instrn_16__UPF_LS/VDDL     I_RISC_CORE/Instrn_18__UPF_LS/VDDL I_RISC_CORE/Instrn_20__UPF_LS/VDDL     I_RISC_CORE/Instrn_29__UPF_LS/VDDL I_RISC_CORE/Instrn_13__UPF_LS/VDDL     I_RISC_CORE/Instrn_12__UPF_LS/VDDL I_RISC_CORE/Instrn_21__UPF_LS/VDDL     I_RISC_CORE/Instrn_8__UPF_LS/VDDL I_RISC_CORE/Instrn_9__UPF_LS/VDDL     I_RISC_CORE/Instrn_14__UPF_LS/VDDL I_RISC_CORE/Instrn_11__UPF_LS/VDDL     I_RISC_CORE/Instrn_10__UPF_LS/VDDL I_RISC_CORE/Instrn_15__UPF_LS/VDDL     I_RISC_CORE/Instrn_23__UPF_LS/VDDL I_RISC_CORE/Instrn_22__UPF_LS/VDDL     I_RISC_CORE/reset_n_UPF_LS/VDDL I_RISC_CORE/Instrn_30__UPF_LS/VDDL     I_RISC_CORE/Instrn_7__UPF_LS/VDDL I_RISC_CORE/Instrn_0__UPF_LS/VDDL     I_RISC_CORE/Instrn_2__UPF_LS/VDDL I_RISC_CORE/Instrn_3__UPF_LS/VDDL     I_RISC_CORE/Instrn_1__UPF_LS/VDDL I_RISC_CORE/test_si1_UPF_LS/VDDL     I_RISC_CORE/scan_enable_UPF_LS/VDDL Xecutng_Instrn_29__UPF_LS/VDDL     STACK_FULL_UPF_LS/VDDL Rd_Instr_UPF_LS/VDDL PSW_5__UPF_LS/VDDL     I_RISC_CORE/Instrn_6__UPF_LS/VDDL I_RISC_CORE/Instrn_25__UPF_LS/VDDL     I_RISC_CORE/Instrn_19__UPF_LS/VDDL}
#@ connect_supply_net VDDH -ports {I_RISC_CORE/Instrn_27__UPF_LS/VDDH     I_RISC_CORE/Instrn_28__UPF_LS/VDDH I_RISC_CORE/Instrn_26__UPF_LS/VDDH     I_RISC_CORE/Instrn_31__UPF_LS/VDDH I_RISC_CORE/Instrn_24__UPF_LS/VDDH     I_RISC_CORE/Instrn_4__UPF_LS/VDDH I_RISC_CORE/Instrn_5__UPF_LS/VDDH     I_RISC_CORE/Instrn_17__UPF_LS/VDDH I_RISC_CORE/Instrn_16__UPF_LS/VDDH     I_RISC_CORE/Instrn_18__UPF_LS/VDDH I_RISC_CORE/Instrn_20__UPF_LS/VDDH     I_RISC_CORE/Instrn_29__UPF_LS/VDDH I_RISC_CORE/Instrn_13__UPF_LS/VDDH     I_RISC_CORE/Instrn_12__UPF_LS/VDDH I_RISC_CORE/Instrn_21__UPF_LS/VDDH     I_RISC_CORE/Instrn_8__UPF_LS/VDDH I_RISC_CORE/Instrn_9__UPF_LS/VDDH     I_RISC_CORE/Instrn_14__UPF_LS/VDDH I_RISC_CORE/Instrn_11__UPF_LS/VDDH     I_RISC_CORE/Instrn_10__UPF_LS/VDDH I_RISC_CORE/Instrn_15__UPF_LS/VDDH     I_RISC_CORE/Instrn_23__UPF_LS/VDDH I_RISC_CORE/Instrn_22__UPF_LS/VDDH     I_RISC_CORE/reset_n_UPF_LS/VDDH I_RISC_CORE/Instrn_30__UPF_LS/VDDH     I_RISC_CORE/Instrn_7__UPF_LS/VDDH I_RISC_CORE/Instrn_0__UPF_LS/VDDH     I_RISC_CORE/Instrn_2__UPF_LS/VDDH I_RISC_CORE/Instrn_3__UPF_LS/VDDH     I_RISC_CORE/Instrn_1__UPF_LS/VDDH I_RISC_CORE/test_si1_UPF_LS/VDDH     I_RISC_CORE/scan_enable_UPF_LS/VDDH I_RISC_CORE/Instrn_6__UPF_LS/VDDH     I_RISC_CORE/Instrn_25__UPF_LS/VDDH I_RISC_CORE/Instrn_19__UPF_LS/VDDH}
#@ 
#@ }
#@ set derived_upf false
#@ # -- End source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master//apr/outputs/ORCA_TOP.route2.upf

#@ # -- Starting source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master//constraints/ORCA_TOP_func_worst.sdc

#@ ###################################################################
#@ 
#@ # Created by write_sdc for scenario [func_worst] on Sat Feb 29 19:46:12 2020
#@ 
#@ ###################################################################
#@ set sdc_version 2.0
#@ if { [info exists synopsys_program_name] == 1} {
#@ 	set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
#@ }
#@ 
#@ #set_operating_conditions -analysis_type on_chip_variation ss0p75vn40c -library saed32lvt_ss0p75vn40c
#@ set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports sdram_clk]
#@ set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports sys_2x_clk]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports shutdown]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports test_mode]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[5]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[4]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[3]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[2]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[1]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[0]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports scan_enable]
#@ set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports ate_clk]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports occ_bypass]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports occ_reset]
#@ set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports pclk]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports prst_n]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pidsel]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pgnt_n]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[31]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[30]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[29]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[28]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[27]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[26]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[25]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[24]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[23]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[22]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[21]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[20]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[19]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[18]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[17]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[16]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[15]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[14]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[13]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[12]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[11]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[10]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[9]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[8]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[7]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[6]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[5]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[4]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[3]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[2]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[1]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[0]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports ppar_in]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[3]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[2]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[1]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[0]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pframe_n_in]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports ptrdy_n_in]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pirdy_n_in]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pdevsel_n_in]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pstop_n_in]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pperr_n_in]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pserr_n_in]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pm66en]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[31]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[30]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[29]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[28]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[27]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[26]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[25]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[24]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[23]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[22]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[21]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[20]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[19]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[18]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[17]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[16]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[15]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[14]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[13]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[12]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[11]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[10]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[9]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[8]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[7]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[6]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[5]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[4]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[3]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[2]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[1]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[0]}]
#@ set_load -pin_load 30 [get_ports {test_so[5]}]
#@ set_load -pin_load 30 [get_ports {test_so[4]}]
#@ set_load -pin_load 30 [get_ports {test_so[3]}]
#@ set_load -pin_load 30 [get_ports {test_so[2]}]
#@ set_load -pin_load 30 [get_ports {test_so[1]}]
#@ set_load -pin_load 30 [get_ports {test_so[0]}]
#@ set_load -pin_load 100 [get_ports {pad_out[31]}]
#@ set_load -pin_load 100 [get_ports {pad_out[30]}]
#@ set_load -pin_load 100 [get_ports {pad_out[29]}]
#@ set_load -pin_load 100 [get_ports {pad_out[28]}]
#@ set_load -pin_load 100 [get_ports {pad_out[27]}]
#@ set_load -pin_load 100 [get_ports {pad_out[26]}]
#@ set_load -pin_load 100 [get_ports {pad_out[25]}]
#@ set_load -pin_load 100 [get_ports {pad_out[24]}]
#@ set_load -pin_load 100 [get_ports {pad_out[23]}]
#@ set_load -pin_load 100 [get_ports {pad_out[22]}]
#@ set_load -pin_load 100 [get_ports {pad_out[21]}]
#@ set_load -pin_load 100 [get_ports {pad_out[20]}]
#@ set_load -pin_load 100 [get_ports {pad_out[19]}]
#@ set_load -pin_load 100 [get_ports {pad_out[18]}]
#@ set_load -pin_load 100 [get_ports {pad_out[17]}]
#@ set_load -pin_load 100 [get_ports {pad_out[16]}]
#@ set_load -pin_load 100 [get_ports {pad_out[15]}]
#@ set_load -pin_load 100 [get_ports {pad_out[14]}]
#@ set_load -pin_load 100 [get_ports {pad_out[13]}]
#@ set_load -pin_load 100 [get_ports {pad_out[12]}]
#@ set_load -pin_load 100 [get_ports {pad_out[11]}]
#@ set_load -pin_load 100 [get_ports {pad_out[10]}]
#@ set_load -pin_load 100 [get_ports {pad_out[9]}]
#@ set_load -pin_load 100 [get_ports {pad_out[8]}]
#@ set_load -pin_load 100 [get_ports {pad_out[7]}]
#@ set_load -pin_load 100 [get_ports {pad_out[6]}]
#@ set_load -pin_load 100 [get_ports {pad_out[5]}]
#@ set_load -pin_load 100 [get_ports {pad_out[4]}]
#@ set_load -pin_load 100 [get_ports {pad_out[3]}]
#@ set_load -pin_load 100 [get_ports {pad_out[2]}]
#@ set_load -pin_load 100 [get_ports {pad_out[1]}]
#@ set_load -pin_load 100 [get_ports {pad_out[0]}]
#@ set_load -pin_load 100 [get_ports pad_en]
#@ set_load -pin_load 100 [get_ports ppar_out]
#@ set_load -pin_load 100 [get_ports ppar_en]
#@ set_load -pin_load 100 [get_ports {pc_be_out[3]}]
#@ set_load -pin_load 100 [get_ports {pc_be_out[2]}]
#@ set_load -pin_load 100 [get_ports {pc_be_out[1]}]
#@ set_load -pin_load 100 [get_ports {pc_be_out[0]}]
#@ set_load -pin_load 100 [get_ports pc_be_en]
#@ set_load -pin_load 100 [get_ports pframe_n_out]
#@ set_load -pin_load 100 [get_ports pframe_n_en]
#@ set_load -pin_load 100 [get_ports ptrdy_n_out]
#@ set_load -pin_load 100 [get_ports ptrdy_n_en]
#@ set_load -pin_load 100 [get_ports pirdy_n_out]
#@ set_load -pin_load 100 [get_ports pirdy_n_en]
#@ set_load -pin_load 100 [get_ports pdevsel_n_out]
#@ set_load -pin_load 100 [get_ports pdevsel_n_en]
#@ set_load -pin_load 100 [get_ports pstop_n_out]
#@ set_load -pin_load 100 [get_ports pstop_n_en]
#@ set_load -pin_load 100 [get_ports pperr_n_out]
#@ set_load -pin_load 100 [get_ports pperr_n_en]
#@ set_load -pin_load 100 [get_ports pserr_n_out]
#@ set_load -pin_load 100 [get_ports pserr_n_en]
#@ set_load -pin_load 100 [get_ports preq_n]
#@ set_load -pin_load 100 [get_ports pack_n]
#@ set_load -pin_load 10 [get_ports {sd_A[9]}]
#@ set_load -pin_load 10 [get_ports {sd_A[8]}]
#@ set_load -pin_load 10 [get_ports {sd_A[7]}]
#@ set_load -pin_load 10 [get_ports {sd_A[6]}]
#@ set_load -pin_load 10 [get_ports {sd_A[5]}]
#@ set_load -pin_load 10 [get_ports {sd_A[4]}]
#@ set_load -pin_load 10 [get_ports {sd_A[3]}]
#@ set_load -pin_load 10 [get_ports {sd_A[2]}]
#@ set_load -pin_load 10 [get_ports {sd_A[1]}]
#@ set_load -pin_load 10 [get_ports {sd_A[0]}]
#@ set_load -pin_load 10 [get_ports sd_LD]
#@ set_load -pin_load 10 [get_ports sd_RW]
#@ set_load -pin_load 10 [get_ports {sd_BWS[1]}]
#@ set_load -pin_load 10 [get_ports {sd_BWS[0]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[31]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[30]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[29]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[28]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[27]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[26]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[25]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[24]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[23]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[22]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[21]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[20]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[19]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[18]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[17]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[16]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[15]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[14]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[13]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[12]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[11]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[10]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[9]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[8]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[7]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[6]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[5]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[4]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[3]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[2]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[1]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[0]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[31]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[30]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[29]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[28]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[27]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[26]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[25]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[24]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[23]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[22]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[21]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[20]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[19]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[18]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[17]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[16]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[15]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[14]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[13]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[12]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[11]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[10]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[9]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[8]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[7]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[6]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[5]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[4]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[3]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[2]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[1]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[0]}]
#@ #set_propagated_clock [get_ports sdram_clk]
#@ #set_propagated_clock [get_ports sys_2x_clk]
#@ #set_propagated_clock [get_ports pclk]
#@ #set_propagated_clock [get_ports sd_CK]
#@ #set_propagated_clock [get_ports sd_CKn]
#@ #set_propagated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]
#@ set_case_analysis 0 [get_ports test_mode]
#@ set_case_analysis 0 [get_ports scan_enable]
#@ #create_voltage_area -name PD_RISC_CORE  -coordinate {582.92 10.032 1003.2 190.608}  -guard_band_x 0  -guard_band_y 0  [get_cells I_RISC_CORE]
#@ create_clock [get_ports pclk]  -name PCI_CLK  -period 7.5  -waveform {0 3.75}
#@ set_clock_uncertainty -setup 0.1  [get_clocks PCI_CLK]
#@ set_clock_uncertainty -hold 0  [get_clocks PCI_CLK]
#@ set_clock_transition -min -fall 0.2 [get_clocks PCI_CLK]
#@ set_clock_transition -min -rise 0.2 [get_clocks PCI_CLK]
#@ set_clock_transition -max -fall 0.2 [get_clocks PCI_CLK]
#@ set_clock_transition -max -rise 0.2 [get_clocks PCI_CLK]
#@ create_clock -name v_PCI_CLK  -period 7.5  -waveform {0 3.75}
#@ set_clock_latency 0.5  [get_clocks v_PCI_CLK]
#@ set_clock_uncertainty -setup 0.1  [get_clocks v_PCI_CLK]
#@ set_clock_uncertainty -hold 0  [get_clocks v_PCI_CLK]
#@ create_clock [get_ports sys_2x_clk]  -name SYS_2x_CLK  -period 2.4  -waveform {0 1.2}
#@ set_clock_uncertainty -setup 0.1  [get_clocks SYS_2x_CLK]
#@ set_clock_uncertainty -hold 0  [get_clocks SYS_2x_CLK]
#@ set_clock_transition -min -fall 0.2 [get_clocks SYS_2x_CLK]
#@ set_clock_transition -min -rise 0.2 [get_clocks SYS_2x_CLK]
#@ set_clock_transition -max -fall 0.2 [get_clocks SYS_2x_CLK]
#@ set_clock_transition -max -rise 0.2 [get_clocks SYS_2x_CLK]
#@ create_generated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]  -name SYS_CLK  -source [get_ports sys_2x_clk]  -divide_by 2
#@ set_clock_uncertainty -setup 0.1  [get_clocks SYS_CLK]
#@ set_clock_uncertainty -hold 0  [get_clocks SYS_CLK]
#@ set_clock_transition -min -fall 0.2 [get_clocks SYS_CLK]
#@ set_clock_transition -min -rise 0.2 [get_clocks SYS_CLK]
#@ set_clock_transition -max -fall 0.2 [get_clocks SYS_CLK]
#@ set_clock_transition -max -rise 0.2 [get_clocks SYS_CLK]
#@ create_clock [get_ports sdram_clk]  -name SDRAM_CLK  -period 4.1  -waveform {0 2.05}
#@ set_clock_uncertainty -setup 0.1  [get_clocks SDRAM_CLK]
#@ set_clock_uncertainty -hold 0  [get_clocks SDRAM_CLK]
#@ set_clock_transition -min -fall 0.2 [get_clocks SDRAM_CLK]
#@ set_clock_transition -min -rise 0.2 [get_clocks SDRAM_CLK]
#@ set_clock_transition -max -fall 0.2 [get_clocks SDRAM_CLK]
#@ set_clock_transition -max -rise 0.2 [get_clocks SDRAM_CLK]
#@ create_clock -name v_SDRAM_CLK  -period 4.1  -waveform {0 2.05}
#@ set_clock_uncertainty -setup 0.1  [get_clocks v_SDRAM_CLK]
#@ set_clock_uncertainty -hold 0  [get_clocks v_SDRAM_CLK]
#@ create_generated_clock [get_ports sd_CK] -name SD_DDR_CLK -source [get_ports sdram_clk] -combinational
#@ set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLK]
#@ set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLK]
#@ set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLK]
#@ set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLK]
#@ set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLK]
#@ set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLK]
#@ create_generated_clock [get_ports sd_CKn] -name SD_DDR_CLKn -source [get_ports sdram_clk] -invert -combinational
#@ set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLKn]
#@ set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLKn]
#@ set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLKn]
#@ set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLKn]
#@ set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLKn]
#@ set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLKn]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pidsel]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pidsel]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pgnt_n]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pgnt_n]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[31]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[31]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[30]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[30]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[29]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[29]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[28]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[28]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[27]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[27]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[26]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[26]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[25]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[25]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[24]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[24]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[23]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[23]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[22]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[22]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[21]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[21]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[20]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[20]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[19]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[19]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[18]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[18]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[17]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[17]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[16]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[16]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[15]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[15]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[14]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[14]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[13]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[13]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[12]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[12]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[11]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[11]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[10]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[10]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[9]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[9]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[8]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[8]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[7]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[7]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[6]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[6]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[5]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[5]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[4]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[4]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[3]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[3]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[2]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[2]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[1]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[1]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[0]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[0]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports ppar_in]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports ppar_in]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[3]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[3]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[2]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[2]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[1]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[1]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[0]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[0]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pframe_n_in]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pframe_n_in]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports ptrdy_n_in]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports ptrdy_n_in]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pirdy_n_in]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pirdy_n_in]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pdevsel_n_in]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pdevsel_n_in]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pstop_n_in]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pstop_n_in]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pperr_n_in]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pperr_n_in]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pserr_n_in]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pserr_n_in]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pm66en]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pm66en]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[31]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[31]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[31]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[31]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[30]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[30]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[30]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[30]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[29]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[29]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[29]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[29]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[28]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[28]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[28]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[28]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[27]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[27]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[27]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[27]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[26]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[26]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[26]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[26]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[25]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[25]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[25]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[25]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[24]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[24]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[24]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[24]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[23]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[23]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[23]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[23]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[22]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[22]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[22]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[22]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[21]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[21]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[21]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[21]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[20]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[20]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[20]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[20]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[19]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[19]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[19]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[19]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[18]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[18]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[18]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[18]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[17]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[17]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[17]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[17]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[16]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[16]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[16]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[16]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[15]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[15]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[15]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[15]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[14]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[14]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[14]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[14]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[13]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[13]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[13]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[13]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[12]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[12]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[12]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[12]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[11]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[11]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[11]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[11]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[10]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[10]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[10]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[10]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[9]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[9]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[9]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[9]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[8]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[8]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[8]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[8]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[7]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[7]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[7]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[7]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[6]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[6]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[6]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[6]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[5]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[5]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[5]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[5]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[4]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[4]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[4]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[4]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[3]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[3]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[3]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[3]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[2]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[2]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[2]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[2]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[1]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[1]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[1]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[1]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[0]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[0]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[0]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[0]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[31]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[31]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[30]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[30]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[29]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[29]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[28]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[28]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[27]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[27]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[26]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[26]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[25]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[25]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[24]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[24]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[23]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[23]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[22]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[22]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[21]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[21]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[20]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[20]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[19]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[19]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[18]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[18]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[17]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[17]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[16]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[16]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[15]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[15]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[14]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[14]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[13]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[13]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[12]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[12]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[11]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[11]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[10]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[10]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[9]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[9]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[8]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[8]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[7]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[7]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[6]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[6]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[5]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[5]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[4]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[4]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[3]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[3]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[2]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[2]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[1]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[1]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[0]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[0]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pad_en]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pad_en]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_out]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ppar_out]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_en]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ppar_en]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[3]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[3]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[2]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[2]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[1]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[1]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[0]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[0]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pc_be_en]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pc_be_en]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_out]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pframe_n_out]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_en]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pframe_n_en]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_out]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ptrdy_n_out]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_en]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ptrdy_n_en]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_out]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pirdy_n_out]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_en]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pirdy_n_en]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_out]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pdevsel_n_out]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_en]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pdevsel_n_en]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_out]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pstop_n_out]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_en]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pstop_n_en]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_out]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pperr_n_out]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_en]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pperr_n_en]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_out]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pserr_n_out]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_en]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pserr_n_en]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports preq_n]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports preq_n]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pack_n]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pack_n]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[9]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[9]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[8]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[8]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[7]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[7]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[6]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[6]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[5]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[5]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[4]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[4]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[3]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[3]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[2]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[2]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[1]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[1]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[0]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[0]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_BWS[1]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_BWS[1]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_BWS[0]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_BWS[0]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[31]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[31]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[30]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[30]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[29]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[29]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[28]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[28]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[27]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[27]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[26]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[26]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[25]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[25]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[24]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[24]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[23]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[23]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[22]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[22]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[21]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[21]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[20]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[20]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[19]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[19]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[18]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[18]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[17]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[17]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[16]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[16]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[15]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[15]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[14]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[14]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[13]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[13]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[12]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[12]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[11]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[11]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[10]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[10]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[9]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[9]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[8]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[8]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[7]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[7]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[6]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[6]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[5]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[5]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[4]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[4]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[3]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[3]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[2]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[2]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[1]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[1]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[0]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[0]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports sd_LD]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports sd_LD]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports sd_RW]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports sd_RW]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[31]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[31]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[30]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[30]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[29]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[29]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[28]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[28]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[27]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[27]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[26]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[26]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[25]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[25]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[24]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[24]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[23]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[23]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[22]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[22]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[21]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[21]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[20]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[20]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[19]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[19]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[18]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[18]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[17]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[17]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[16]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[16]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[15]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[15]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[14]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[14]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[13]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[13]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[12]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[12]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[11]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[11]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[10]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[10]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[9]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[9]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[8]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[8]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[7]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[7]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[6]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[6]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[5]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[5]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[4]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[4]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[3]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[3]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[2]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[2]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[1]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[1]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[0]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[0]}]
#@ set_clock_groups -asynchronous -name func_async -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK]] -group [list [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]] -group [list [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn]]
#@ 
#@ if { [info exists synopsys_program_name] == 1} {
#@ 	set_timing_derate -early -net_delay 0.95 
#@ 	set_timing_derate -early -cell_delay 0.95 
#@ 	set_voltage 0  -min 0  -object_list VSS
#@ 	set_voltage 0.75  -min 0.75  -object_list VDD
#@ 	set_voltage 0.95  -min 0.95  -object_list VDDH
#@ }
#@ # -- End source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master//constraints/ORCA_TOP_func_worst.sdc

#@ # -- Starting source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master//constraints/ORCA_TOP_func_worst.sdc

#@ ###################################################################
#@ 
#@ # Created by write_sdc for scenario [func_worst] on Sat Feb 29 19:46:12 2020
#@ 
#@ ###################################################################
#@ set sdc_version 2.0
#@ if { [info exists synopsys_program_name] == 1} {
#@ 	set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
#@ }
#@ 
#@ #set_operating_conditions -analysis_type on_chip_variation ss0p75vn40c -library saed32lvt_ss0p75vn40c
#@ set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports sdram_clk]
#@ set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports sys_2x_clk]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports shutdown]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports test_mode]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[5]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[4]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[3]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[2]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[1]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[0]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports scan_enable]
#@ set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports ate_clk]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports occ_bypass]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports occ_reset]
#@ set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports pclk]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports prst_n]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pidsel]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pgnt_n]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[31]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[30]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[29]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[28]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[27]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[26]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[25]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[24]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[23]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[22]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[21]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[20]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[19]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[18]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[17]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[16]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[15]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[14]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[13]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[12]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[11]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[10]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[9]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[8]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[7]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[6]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[5]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[4]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[3]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[2]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[1]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[0]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports ppar_in]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[3]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[2]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[1]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[0]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pframe_n_in]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports ptrdy_n_in]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pirdy_n_in]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pdevsel_n_in]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pstop_n_in]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pperr_n_in]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pserr_n_in]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pm66en]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[31]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[30]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[29]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[28]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[27]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[26]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[25]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[24]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[23]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[22]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[21]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[20]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[19]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[18]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[17]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[16]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[15]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[14]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[13]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[12]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[11]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[10]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[9]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[8]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[7]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[6]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[5]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[4]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[3]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[2]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[1]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[0]}]
#@ set_load -pin_load 30 [get_ports {test_so[5]}]
#@ set_load -pin_load 30 [get_ports {test_so[4]}]
#@ set_load -pin_load 30 [get_ports {test_so[3]}]
#@ set_load -pin_load 30 [get_ports {test_so[2]}]
#@ set_load -pin_load 30 [get_ports {test_so[1]}]
#@ set_load -pin_load 30 [get_ports {test_so[0]}]
#@ set_load -pin_load 100 [get_ports {pad_out[31]}]
#@ set_load -pin_load 100 [get_ports {pad_out[30]}]
#@ set_load -pin_load 100 [get_ports {pad_out[29]}]
#@ set_load -pin_load 100 [get_ports {pad_out[28]}]
#@ set_load -pin_load 100 [get_ports {pad_out[27]}]
#@ set_load -pin_load 100 [get_ports {pad_out[26]}]
#@ set_load -pin_load 100 [get_ports {pad_out[25]}]
#@ set_load -pin_load 100 [get_ports {pad_out[24]}]
#@ set_load -pin_load 100 [get_ports {pad_out[23]}]
#@ set_load -pin_load 100 [get_ports {pad_out[22]}]
#@ set_load -pin_load 100 [get_ports {pad_out[21]}]
#@ set_load -pin_load 100 [get_ports {pad_out[20]}]
#@ set_load -pin_load 100 [get_ports {pad_out[19]}]
#@ set_load -pin_load 100 [get_ports {pad_out[18]}]
#@ set_load -pin_load 100 [get_ports {pad_out[17]}]
#@ set_load -pin_load 100 [get_ports {pad_out[16]}]
#@ set_load -pin_load 100 [get_ports {pad_out[15]}]
#@ set_load -pin_load 100 [get_ports {pad_out[14]}]
#@ set_load -pin_load 100 [get_ports {pad_out[13]}]
#@ set_load -pin_load 100 [get_ports {pad_out[12]}]
#@ set_load -pin_load 100 [get_ports {pad_out[11]}]
#@ set_load -pin_load 100 [get_ports {pad_out[10]}]
#@ set_load -pin_load 100 [get_ports {pad_out[9]}]
#@ set_load -pin_load 100 [get_ports {pad_out[8]}]
#@ set_load -pin_load 100 [get_ports {pad_out[7]}]
#@ set_load -pin_load 100 [get_ports {pad_out[6]}]
#@ set_load -pin_load 100 [get_ports {pad_out[5]}]
#@ set_load -pin_load 100 [get_ports {pad_out[4]}]
#@ set_load -pin_load 100 [get_ports {pad_out[3]}]
#@ set_load -pin_load 100 [get_ports {pad_out[2]}]
#@ set_load -pin_load 100 [get_ports {pad_out[1]}]
#@ set_load -pin_load 100 [get_ports {pad_out[0]}]
#@ set_load -pin_load 100 [get_ports pad_en]
#@ set_load -pin_load 100 [get_ports ppar_out]
#@ set_load -pin_load 100 [get_ports ppar_en]
#@ set_load -pin_load 100 [get_ports {pc_be_out[3]}]
#@ set_load -pin_load 100 [get_ports {pc_be_out[2]}]
#@ set_load -pin_load 100 [get_ports {pc_be_out[1]}]
#@ set_load -pin_load 100 [get_ports {pc_be_out[0]}]
#@ set_load -pin_load 100 [get_ports pc_be_en]
#@ set_load -pin_load 100 [get_ports pframe_n_out]
#@ set_load -pin_load 100 [get_ports pframe_n_en]
#@ set_load -pin_load 100 [get_ports ptrdy_n_out]
#@ set_load -pin_load 100 [get_ports ptrdy_n_en]
#@ set_load -pin_load 100 [get_ports pirdy_n_out]
#@ set_load -pin_load 100 [get_ports pirdy_n_en]
#@ set_load -pin_load 100 [get_ports pdevsel_n_out]
#@ set_load -pin_load 100 [get_ports pdevsel_n_en]
#@ set_load -pin_load 100 [get_ports pstop_n_out]
#@ set_load -pin_load 100 [get_ports pstop_n_en]
#@ set_load -pin_load 100 [get_ports pperr_n_out]
#@ set_load -pin_load 100 [get_ports pperr_n_en]
#@ set_load -pin_load 100 [get_ports pserr_n_out]
#@ set_load -pin_load 100 [get_ports pserr_n_en]
#@ set_load -pin_load 100 [get_ports preq_n]
#@ set_load -pin_load 100 [get_ports pack_n]
#@ set_load -pin_load 10 [get_ports {sd_A[9]}]
#@ set_load -pin_load 10 [get_ports {sd_A[8]}]
#@ set_load -pin_load 10 [get_ports {sd_A[7]}]
#@ set_load -pin_load 10 [get_ports {sd_A[6]}]
#@ set_load -pin_load 10 [get_ports {sd_A[5]}]
#@ set_load -pin_load 10 [get_ports {sd_A[4]}]
#@ set_load -pin_load 10 [get_ports {sd_A[3]}]
#@ set_load -pin_load 10 [get_ports {sd_A[2]}]
#@ set_load -pin_load 10 [get_ports {sd_A[1]}]
#@ set_load -pin_load 10 [get_ports {sd_A[0]}]
#@ set_load -pin_load 10 [get_ports sd_LD]
#@ set_load -pin_load 10 [get_ports sd_RW]
#@ set_load -pin_load 10 [get_ports {sd_BWS[1]}]
#@ set_load -pin_load 10 [get_ports {sd_BWS[0]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[31]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[30]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[29]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[28]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[27]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[26]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[25]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[24]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[23]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[22]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[21]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[20]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[19]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[18]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[17]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[16]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[15]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[14]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[13]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[12]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[11]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[10]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[9]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[8]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[7]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[6]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[5]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[4]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[3]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[2]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[1]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[0]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[31]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[30]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[29]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[28]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[27]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[26]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[25]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[24]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[23]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[22]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[21]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[20]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[19]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[18]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[17]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[16]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[15]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[14]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[13]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[12]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[11]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[10]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[9]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[8]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[7]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[6]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[5]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[4]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[3]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[2]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[1]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[0]}]
#@ #set_propagated_clock [get_ports sdram_clk]
#@ #set_propagated_clock [get_ports sys_2x_clk]
#@ #set_propagated_clock [get_ports pclk]
#@ #set_propagated_clock [get_ports sd_CK]
#@ #set_propagated_clock [get_ports sd_CKn]
#@ #set_propagated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]
#@ set_case_analysis 0 [get_ports test_mode]
#@ set_case_analysis 0 [get_ports scan_enable]
#@ #create_voltage_area -name PD_RISC_CORE  -coordinate {582.92 10.032 1003.2 190.608}  -guard_band_x 0  -guard_band_y 0  [get_cells I_RISC_CORE]
#@ create_clock [get_ports pclk]  -name PCI_CLK  -period 7.5  -waveform {0 3.75}
#@ set_clock_uncertainty -setup 0.1  [get_clocks PCI_CLK]
#@ set_clock_uncertainty -hold 0  [get_clocks PCI_CLK]
#@ set_clock_transition -min -fall 0.2 [get_clocks PCI_CLK]
#@ set_clock_transition -min -rise 0.2 [get_clocks PCI_CLK]
#@ set_clock_transition -max -fall 0.2 [get_clocks PCI_CLK]
#@ set_clock_transition -max -rise 0.2 [get_clocks PCI_CLK]
#@ create_clock -name v_PCI_CLK  -period 7.5  -waveform {0 3.75}
#@ set_clock_latency 0.5  [get_clocks v_PCI_CLK]
#@ set_clock_uncertainty -setup 0.1  [get_clocks v_PCI_CLK]
#@ set_clock_uncertainty -hold 0  [get_clocks v_PCI_CLK]
#@ create_clock [get_ports sys_2x_clk]  -name SYS_2x_CLK  -period 2.4  -waveform {0 1.2}
#@ set_clock_uncertainty -setup 0.1  [get_clocks SYS_2x_CLK]
#@ set_clock_uncertainty -hold 0  [get_clocks SYS_2x_CLK]
#@ set_clock_transition -min -fall 0.2 [get_clocks SYS_2x_CLK]
#@ set_clock_transition -min -rise 0.2 [get_clocks SYS_2x_CLK]
#@ set_clock_transition -max -fall 0.2 [get_clocks SYS_2x_CLK]
#@ set_clock_transition -max -rise 0.2 [get_clocks SYS_2x_CLK]
#@ create_generated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]  -name SYS_CLK  -source [get_ports sys_2x_clk]  -divide_by 2
#@ set_clock_uncertainty -setup 0.1  [get_clocks SYS_CLK]
#@ set_clock_uncertainty -hold 0  [get_clocks SYS_CLK]
#@ set_clock_transition -min -fall 0.2 [get_clocks SYS_CLK]
#@ set_clock_transition -min -rise 0.2 [get_clocks SYS_CLK]
#@ set_clock_transition -max -fall 0.2 [get_clocks SYS_CLK]
#@ set_clock_transition -max -rise 0.2 [get_clocks SYS_CLK]
#@ create_clock [get_ports sdram_clk]  -name SDRAM_CLK  -period 4.1  -waveform {0 2.05}
#@ set_clock_uncertainty -setup 0.1  [get_clocks SDRAM_CLK]
#@ set_clock_uncertainty -hold 0  [get_clocks SDRAM_CLK]
#@ set_clock_transition -min -fall 0.2 [get_clocks SDRAM_CLK]
#@ set_clock_transition -min -rise 0.2 [get_clocks SDRAM_CLK]
#@ set_clock_transition -max -fall 0.2 [get_clocks SDRAM_CLK]
#@ set_clock_transition -max -rise 0.2 [get_clocks SDRAM_CLK]
#@ create_clock -name v_SDRAM_CLK  -period 4.1  -waveform {0 2.05}
#@ set_clock_uncertainty -setup 0.1  [get_clocks v_SDRAM_CLK]
#@ set_clock_uncertainty -hold 0  [get_clocks v_SDRAM_CLK]
#@ create_generated_clock [get_ports sd_CK] -name SD_DDR_CLK -source [get_ports sdram_clk] -combinational
#@ set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLK]
#@ set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLK]
#@ set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLK]
#@ set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLK]
#@ set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLK]
#@ set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLK]
#@ create_generated_clock [get_ports sd_CKn] -name SD_DDR_CLKn -source [get_ports sdram_clk] -invert -combinational
#@ set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLKn]
#@ set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLKn]
#@ set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLKn]
#@ set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLKn]
#@ set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLKn]
#@ set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLKn]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pidsel]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pidsel]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pgnt_n]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pgnt_n]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[31]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[31]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[30]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[30]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[29]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[29]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[28]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[28]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[27]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[27]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[26]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[26]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[25]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[25]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[24]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[24]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[23]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[23]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[22]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[22]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[21]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[21]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[20]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[20]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[19]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[19]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[18]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[18]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[17]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[17]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[16]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[16]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[15]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[15]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[14]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[14]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[13]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[13]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[12]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[12]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[11]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[11]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[10]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[10]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[9]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[9]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[8]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[8]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[7]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[7]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[6]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[6]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[5]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[5]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[4]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[4]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[3]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[3]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[2]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[2]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[1]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[1]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[0]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[0]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports ppar_in]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports ppar_in]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[3]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[3]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[2]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[2]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[1]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[1]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[0]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[0]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pframe_n_in]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pframe_n_in]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports ptrdy_n_in]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports ptrdy_n_in]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pirdy_n_in]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pirdy_n_in]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pdevsel_n_in]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pdevsel_n_in]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pstop_n_in]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pstop_n_in]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pperr_n_in]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pperr_n_in]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pserr_n_in]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pserr_n_in]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pm66en]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pm66en]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[31]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[31]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[31]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[31]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[30]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[30]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[30]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[30]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[29]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[29]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[29]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[29]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[28]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[28]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[28]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[28]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[27]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[27]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[27]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[27]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[26]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[26]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[26]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[26]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[25]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[25]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[25]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[25]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[24]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[24]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[24]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[24]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[23]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[23]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[23]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[23]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[22]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[22]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[22]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[22]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[21]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[21]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[21]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[21]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[20]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[20]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[20]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[20]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[19]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[19]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[19]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[19]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[18]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[18]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[18]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[18]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[17]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[17]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[17]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[17]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[16]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[16]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[16]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[16]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[15]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[15]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[15]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[15]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[14]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[14]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[14]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[14]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[13]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[13]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[13]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[13]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[12]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[12]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[12]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[12]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[11]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[11]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[11]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[11]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[10]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[10]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[10]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[10]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[9]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[9]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[9]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[9]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[8]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[8]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[8]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[8]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[7]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[7]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[7]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[7]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[6]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[6]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[6]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[6]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[5]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[5]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[5]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[5]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[4]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[4]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[4]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[4]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[3]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[3]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[3]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[3]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[2]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[2]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[2]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[2]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[1]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[1]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[1]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[1]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[0]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[0]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[0]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[0]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[31]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[31]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[30]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[30]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[29]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[29]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[28]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[28]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[27]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[27]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[26]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[26]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[25]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[25]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[24]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[24]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[23]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[23]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[22]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[22]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[21]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[21]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[20]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[20]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[19]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[19]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[18]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[18]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[17]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[17]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[16]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[16]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[15]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[15]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[14]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[14]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[13]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[13]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[12]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[12]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[11]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[11]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[10]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[10]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[9]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[9]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[8]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[8]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[7]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[7]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[6]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[6]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[5]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[5]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[4]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[4]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[3]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[3]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[2]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[2]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[1]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[1]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[0]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[0]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pad_en]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pad_en]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_out]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ppar_out]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_en]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ppar_en]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[3]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[3]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[2]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[2]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[1]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[1]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[0]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[0]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pc_be_en]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pc_be_en]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_out]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pframe_n_out]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_en]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pframe_n_en]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_out]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ptrdy_n_out]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_en]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ptrdy_n_en]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_out]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pirdy_n_out]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_en]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pirdy_n_en]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_out]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pdevsel_n_out]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_en]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pdevsel_n_en]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_out]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pstop_n_out]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_en]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pstop_n_en]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_out]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pperr_n_out]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_en]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pperr_n_en]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_out]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pserr_n_out]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_en]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pserr_n_en]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports preq_n]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports preq_n]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pack_n]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pack_n]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[9]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[9]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[8]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[8]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[7]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[7]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[6]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[6]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[5]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[5]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[4]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[4]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[3]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[3]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[2]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[2]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[1]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[1]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[0]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[0]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_BWS[1]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_BWS[1]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_BWS[0]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_BWS[0]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[31]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[31]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[30]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[30]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[29]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[29]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[28]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[28]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[27]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[27]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[26]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[26]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[25]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[25]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[24]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[24]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[23]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[23]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[22]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[22]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[21]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[21]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[20]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[20]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[19]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[19]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[18]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[18]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[17]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[17]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[16]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[16]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[15]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[15]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[14]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[14]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[13]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[13]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[12]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[12]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[11]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[11]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[10]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[10]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[9]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[9]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[8]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[8]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[7]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[7]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[6]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[6]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[5]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[5]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[4]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[4]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[3]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[3]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[2]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[2]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[1]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[1]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[0]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[0]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports sd_LD]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports sd_LD]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports sd_RW]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports sd_RW]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[31]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[31]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[30]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[30]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[29]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[29]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[28]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[28]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[27]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[27]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[26]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[26]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[25]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[25]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[24]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[24]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[23]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[23]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[22]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[22]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[21]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[21]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[20]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[20]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[19]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[19]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[18]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[18]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[17]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[17]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[16]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[16]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[15]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[15]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[14]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[14]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[13]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[13]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[12]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[12]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[11]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[11]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[10]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[10]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[9]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[9]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[8]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[8]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[7]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[7]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[6]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[6]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[5]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[5]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[4]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[4]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[3]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[3]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[2]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[2]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[1]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[1]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[0]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[0]}]
#@ set_clock_groups -asynchronous -name func_async -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK]] -group [list [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]] -group [list [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn]]
#@ 
#@ if { [info exists synopsys_program_name] == 1} {
#@ 	set_timing_derate -early -net_delay 0.95 
#@ 	set_timing_derate -early -cell_delay 0.95 
#@ 	set_voltage 0  -min 0  -object_list VSS
#@ 	set_voltage 0.75  -min 0.75  -object_list VDD
#@ 	set_voltage 0.95  -min 0.95  -object_list VDDH
#@ }
#@ # -- End source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master//constraints/ORCA_TOP_func_worst.sdc

#@ # -- End source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master//constraints/ORCA_TOP.sdc

#@ 
#@ 
#@ set report_default_significant_digits 3
#@ 
#@ 
#@ set_propagated_clock [ all_clocks ]
#@ 
#@ # set flat timing derate?
#@ #set_timing_derate -early 0.9
#@ #set_timing_derate -late 1.1
#@ set timing_remove_clock_reconvergence_pessimism true
#@ set timing_crpr_threshold_ps 1
#@ 
#@ set_false_path -hold -from [get_clock * ]
#@ set_false_path -hold -to [get_clock * ]
#@ 
#@ update_timing -full
#@ #
#@ 
#@ if { ![info exists dmsa ] || ( $dmsa == 2 ) } {
#@     report_qor > $topdir/pt/reports/${top_design}.qor.$corner_name.rpt
#@     report_constraints -all_viol > $topdir/pt/reports/${top_design}.constraints.$corner_name.rpt
#@     report_timing -delay max -input -tran -cross -sig 4 -derate -net -cap  -path full_clock_expanded -max_path 10000 -slack_less 0 > $topdir/pt/reports/${top_design}.timing.full_clock.$corner_name.rpt
#@     report_timing -delay max -input -tran -cross -sig 4 -derate -net -cap  -max_path 10000 -slack_less 0 > $topdir/pt/reports/${top_design}.timing.$corner_name.rpt
#@     check_timing -verbose > $topdir/pt/reports/${top_design}.check_timing.$corner_name.rpt
#@     check_noise -verbose > $topdir/pt/reports/${top_design}.check_noise.$corner_name.rpt
#@     report_analysis_coverage > $topdir/pt/reports/${top_design}.coverage.$corner_name.rpt
#@     report_annotated_parasitics > $topdir/pt/reports/${top_design}.parasitics.$corner_name.rpt
#@ }
#@ # -- End source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts/func_slowfast.tcl

snpsExit
