# Benchmark "faults\fault_STATE_REG_1___true_8_frames" written by ABC on Tue Dec 06 01:11:02 2011
INPUT(ACKOUT_REG_WFCIRCUIT)
INPUT(STATE_REG_2__WFCIRCUIT)
INPUT(STATE_REG_1__WFCIRCUIT)
INPUT(STATE_REG_0__WFCIRCUIT)
INPUT(CC_MUX_REG_2__WFCIRCUIT)
INPUT(CC_MUX_REG_1__WFCIRCUIT)
INPUT(USCITE_REG_2__WFCIRCUIT)
INPUT(USCITE_REG_1__WFCIRCUIT)
INPUT(ENABLE_COUNT_REG_WFCIRCUIT)
INPUT(EQL_00)
INPUT(CONT_EQL_00)
INPUT(EQL_01)
INPUT(CONT_EQL_01)
INPUT(EQL_02)
INPUT(CONT_EQL_02)
INPUT(EQL_03)
INPUT(CONT_EQL_03)
INPUT(EQL_04)
INPUT(CONT_EQL_04)
INPUT(EQL_05)
INPUT(CONT_EQL_05)
INPUT(EQL_06)
INPUT(CONT_EQL_06)
INPUT(EQL_07)
INPUT(CONT_EQL_07)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_00)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_00)
OUTPUT(USCITE_REG_2__WFCIRCUIT_00)
OUTPUT(USCITE_REG_1__WFCIRCUIT_00)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_00)
OUTPUT(ACKOUT_REG_WFCIRCUIT_00)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_01)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_01)
OUTPUT(USCITE_REG_2__WFCIRCUIT_01)
OUTPUT(USCITE_REG_1__WFCIRCUIT_01)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_01)
OUTPUT(ACKOUT_REG_WFCIRCUIT_01)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_02)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_02)
OUTPUT(USCITE_REG_2__WFCIRCUIT_02)
OUTPUT(USCITE_REG_1__WFCIRCUIT_02)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_02)
OUTPUT(ACKOUT_REG_WFCIRCUIT_02)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_03)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_03)
OUTPUT(USCITE_REG_2__WFCIRCUIT_03)
OUTPUT(USCITE_REG_1__WFCIRCUIT_03)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_03)
OUTPUT(ACKOUT_REG_WFCIRCUIT_03)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_04)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_04)
OUTPUT(USCITE_REG_2__WFCIRCUIT_04)
OUTPUT(USCITE_REG_1__WFCIRCUIT_04)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_04)
OUTPUT(ACKOUT_REG_WFCIRCUIT_04)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_05)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_05)
OUTPUT(USCITE_REG_2__WFCIRCUIT_05)
OUTPUT(USCITE_REG_1__WFCIRCUIT_05)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_05)
OUTPUT(ACKOUT_REG_WFCIRCUIT_05)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_06)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_06)
OUTPUT(USCITE_REG_2__WFCIRCUIT_06)
OUTPUT(USCITE_REG_1__WFCIRCUIT_06)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_06)
OUTPUT(ACKOUT_REG_WFCIRCUIT_06)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_07)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_07)
OUTPUT(USCITE_REG_2__WFCIRCUIT_07)
OUTPUT(USCITE_REG_1__WFCIRCUIT_07)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_07)
OUTPUT(ACKOUT_REG_WFCIRCUIT_07)
n73         = LUT 0x1 ( STATE_REG_2__WFCIRCUIT, STATE_REG_0__WFCIRCUIT )
n74         = LUT 0x2 ( STATE_REG_0__WFCIRCUIT, EQL_00 )
n75         = LUT 0x2 ( STATE_REG_2__WFCIRCUIT, n74 )
n76         = LUT 0x4 ( STATE_REG_2__WFCIRCUIT, STATE_REG_0__WFCIRCUIT )
n77         = LUT 0x4 ( EQL_00, n76 )
n78         = LUT 0x1 ( n75, n77 )
n79         = LUT 0x2 ( STATE_REG_2__WFCIRCUIT, STATE_REG_0__WFCIRCUIT )
USCITE_REG_2__WFCIRCUIT_01 = LUT 0x4 ( EQL_00, n79 )
n81         = LUT 0x1 ( n73, n74 )
n82         = LUT 0x1 ( n75, n76 )
n83         = LUT 0x8 ( STATE_REG_2__WFCIRCUIT, STATE_REG_0__WFCIRCUIT )
n84         = LUT 0x1 ( n73, n83 )
n85         = LUT 0x4 ( EQL_00, n84 )
n86         = LUT 0x2 ( EQL_00, n73 )
n87         = LUT 0x8 ( n78, n81 )
n88         = LUT 0x1 ( n81, EQL_01 )
n89         = LUT 0x1 ( n78, n88 )
n90         = LUT 0x2 ( n78, n81 )
n91         = LUT 0x4 ( EQL_01, n90 )
n92         = LUT 0x1 ( n89, n91 )
n93         = LUT 0x4 ( n78, n81 )
USCITE_REG_2__WFCIRCUIT_02 = LUT 0x4 ( EQL_01, n93 )
n95         = LUT 0x1 ( n87, n88 )
n96         = LUT 0x1 ( n89, n90 )
n97         = LUT 0x1 ( n78, n81 )
n98         = LUT 0x1 ( n87, n97 )
n99         = LUT 0x4 ( EQL_01, n98 )
n100        = LUT 0x2 ( EQL_01, n87 )
n101        = LUT 0x8 ( n92, n95 )
n102        = LUT 0x1 ( n95, EQL_02 )
n103        = LUT 0x1 ( n92, n102 )
n104        = LUT 0x2 ( n92, n95 )
n105        = LUT 0x4 ( EQL_02, n104 )
n106        = LUT 0x1 ( n103, n105 )
n107        = LUT 0x4 ( n92, n95 )
USCITE_REG_2__WFCIRCUIT_03 = LUT 0x4 ( EQL_02, n107 )
n109        = LUT 0x1 ( n101, n102 )
n110        = LUT 0x1 ( n103, n104 )
n111        = LUT 0x1 ( n92, n95 )
n112        = LUT 0x1 ( n101, n111 )
n113        = LUT 0x4 ( EQL_02, n112 )
n114        = LUT 0x2 ( EQL_02, n101 )
n115        = LUT 0x8 ( n106, n109 )
n116        = LUT 0x1 ( n109, EQL_03 )
n117        = LUT 0x1 ( n106, n116 )
n118        = LUT 0x2 ( n106, n109 )
n119        = LUT 0x4 ( EQL_03, n118 )
n120        = LUT 0x1 ( n117, n119 )
n121        = LUT 0x4 ( n106, n109 )
USCITE_REG_2__WFCIRCUIT_04 = LUT 0x4 ( EQL_03, n121 )
n123        = LUT 0x1 ( n115, n116 )
n124        = LUT 0x1 ( n117, n118 )
n125        = LUT 0x1 ( n106, n109 )
n126        = LUT 0x1 ( n115, n125 )
n127        = LUT 0x4 ( EQL_03, n126 )
n128        = LUT 0x2 ( EQL_03, n115 )
n129        = LUT 0x8 ( n120, n123 )
n130        = LUT 0x1 ( n123, EQL_04 )
n131        = LUT 0x1 ( n120, n130 )
n132        = LUT 0x2 ( n120, n123 )
n133        = LUT 0x4 ( EQL_04, n132 )
n134        = LUT 0x1 ( n131, n133 )
n135        = LUT 0x4 ( n120, n123 )
USCITE_REG_2__WFCIRCUIT_05 = LUT 0x4 ( EQL_04, n135 )
n137        = LUT 0x1 ( n129, n130 )
n138        = LUT 0x1 ( n131, n132 )
n139        = LUT 0x1 ( n120, n123 )
n140        = LUT 0x1 ( n129, n139 )
n141        = LUT 0x4 ( EQL_04, n140 )
n142        = LUT 0x2 ( EQL_04, n129 )
n143        = LUT 0x8 ( n134, n137 )
n144        = LUT 0x1 ( n137, EQL_05 )
n145        = LUT 0x1 ( n134, n144 )
n146        = LUT 0x2 ( n134, n137 )
n147        = LUT 0x4 ( EQL_05, n146 )
n148        = LUT 0x1 ( n145, n147 )
n149        = LUT 0x4 ( n134, n137 )
USCITE_REG_2__WFCIRCUIT_06 = LUT 0x4 ( EQL_05, n149 )
n151        = LUT 0x1 ( n143, n144 )
n152        = LUT 0x1 ( n145, n146 )
n153        = LUT 0x1 ( n134, n137 )
n154        = LUT 0x1 ( n143, n153 )
n155        = LUT 0x4 ( EQL_05, n154 )
n156        = LUT 0x2 ( EQL_05, n143 )
n157        = LUT 0x8 ( n148, n151 )
n158        = LUT 0x1 ( n151, EQL_06 )
n159        = LUT 0x1 ( n148, n158 )
n160        = LUT 0x2 ( n148, n151 )
n161        = LUT 0x4 ( n148, n151 )
USCITE_REG_2__WFCIRCUIT_07 = LUT 0x4 ( EQL_06, n161 )
n163        = LUT 0x1 ( n159, n160 )
n164        = LUT 0x1 ( n148, n151 )
n165        = LUT 0x1 ( n157, n164 )
n166        = LUT 0x4 ( EQL_06, n165 )
n167        = LUT 0x2 ( EQL_06, n157 )
CC_MUX_REG_2__WFCIRCUIT_00 = LUT 0x2 ( CC_MUX_REG_2__WFCIRCUIT )
CC_MUX_REG_1__WFCIRCUIT_00 = LUT 0x2 ( CC_MUX_REG_1__WFCIRCUIT )
USCITE_REG_2__WFCIRCUIT_00 = LUT 0x2 ( USCITE_REG_2__WFCIRCUIT )
USCITE_REG_1__WFCIRCUIT_00 = LUT 0x2 ( USCITE_REG_1__WFCIRCUIT )
ENABLE_COUNT_REG_WFCIRCUIT_00 = LUT 0x2 ( ENABLE_COUNT_REG_WFCIRCUIT )
ACKOUT_REG_WFCIRCUIT_00 = LUT 0x2 ( ACKOUT_REG_WFCIRCUIT )
CC_MUX_REG_2__WFCIRCUIT_01 = LUT 0x1 ( n82 )
CC_MUX_REG_1__WFCIRCUIT_01 = LUT 0x1 ( n85 )
USCITE_REG_1__WFCIRCUIT_01 = LUT 0x1 ( n86 )
ENABLE_COUNT_REG_WFCIRCUIT_01 = LUT 0x1 ( CONT_EQL_00 )
ACKOUT_REG_WFCIRCUIT_01 = LUT 0x1 ( CONT_EQL_00 )
CC_MUX_REG_2__WFCIRCUIT_02 = LUT 0x1 ( n96 )
CC_MUX_REG_1__WFCIRCUIT_02 = LUT 0x1 ( n99 )
USCITE_REG_1__WFCIRCUIT_02 = LUT 0x1 ( n100 )
ENABLE_COUNT_REG_WFCIRCUIT_02 = LUT 0x1 ( CONT_EQL_01 )
ACKOUT_REG_WFCIRCUIT_02 = LUT 0x1 ( CONT_EQL_01 )
CC_MUX_REG_2__WFCIRCUIT_03 = LUT 0x1 ( n110 )
CC_MUX_REG_1__WFCIRCUIT_03 = LUT 0x1 ( n113 )
USCITE_REG_1__WFCIRCUIT_03 = LUT 0x1 ( n114 )
ENABLE_COUNT_REG_WFCIRCUIT_03 = LUT 0x1 ( CONT_EQL_02 )
ACKOUT_REG_WFCIRCUIT_03 = LUT 0x1 ( CONT_EQL_02 )
CC_MUX_REG_2__WFCIRCUIT_04 = LUT 0x1 ( n124 )
CC_MUX_REG_1__WFCIRCUIT_04 = LUT 0x1 ( n127 )
USCITE_REG_1__WFCIRCUIT_04 = LUT 0x1 ( n128 )
ENABLE_COUNT_REG_WFCIRCUIT_04 = LUT 0x1 ( CONT_EQL_03 )
ACKOUT_REG_WFCIRCUIT_04 = LUT 0x1 ( CONT_EQL_03 )
CC_MUX_REG_2__WFCIRCUIT_05 = LUT 0x1 ( n138 )
CC_MUX_REG_1__WFCIRCUIT_05 = LUT 0x1 ( n141 )
USCITE_REG_1__WFCIRCUIT_05 = LUT 0x1 ( n142 )
ENABLE_COUNT_REG_WFCIRCUIT_05 = LUT 0x1 ( CONT_EQL_04 )
ACKOUT_REG_WFCIRCUIT_05 = LUT 0x1 ( CONT_EQL_04 )
CC_MUX_REG_2__WFCIRCUIT_06 = LUT 0x1 ( n152 )
CC_MUX_REG_1__WFCIRCUIT_06 = LUT 0x1 ( n155 )
USCITE_REG_1__WFCIRCUIT_06 = LUT 0x1 ( n156 )
ENABLE_COUNT_REG_WFCIRCUIT_06 = LUT 0x1 ( CONT_EQL_05 )
ACKOUT_REG_WFCIRCUIT_06 = LUT 0x1 ( CONT_EQL_05 )
CC_MUX_REG_2__WFCIRCUIT_07 = LUT 0x1 ( n163 )
CC_MUX_REG_1__WFCIRCUIT_07 = LUT 0x1 ( n166 )
USCITE_REG_1__WFCIRCUIT_07 = LUT 0x1 ( n167 )
ENABLE_COUNT_REG_WFCIRCUIT_07 = LUT 0x1 ( CONT_EQL_06 )
ACKOUT_REG_WFCIRCUIT_07 = LUT 0x1 ( CONT_EQL_06 )
