#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon May 17 13:13:09 2021
# Process ID: 13693
# Current directory: /home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.runs/impl_1
# Command line: vivado -log static_region_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source static_region_wrapper.tcl -notrace
# Log file: /home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.runs/impl_1/static_region_wrapper.vdi
# Journal file: /home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source static_region_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/ocl_ips'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rewingchow/mp2_fixed_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rewingchow/ECE1373_Final_Project-fixed_point'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rewingchow/mp3_fixed_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rewingchow/new_mp1_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rewingchow/COSIM'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/mnt/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'static_region_axi_smc_0' generated file not found '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'static_region_m00_regslice_0' generated file not found '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_m00_regslice_0/stats.txt'. Please regenerate to continue.
add_files: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1308.512 ; gain = 207.453 ; free physical = 55134 ; free virtual = 124804
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_gpio_0_0/static_region_axi_gpio_0_0.dcp' for cell 'static_region_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/static_region_axi_smc_0.dcp' for cell 'static_region_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axis_broadcaster_0_0/static_region_axis_broadcaster_0_0.dcp' for cell 'static_region_i/axis_broadcaster_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_batch_norm1_0_0/static_region_batch_norm1_0_0.dcp' for cell 'static_region_i/batch_norm1_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_batch_norm2_0_0/static_region_batch_norm2_0_0.dcp' for cell 'static_region_i/batch_norm2_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_batch_norm3_0_0/static_region_batch_norm3_0_0.dcp' for cell 'static_region_i/batch_norm3_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_conv_layer1_0_0/static_region_conv_layer1_0_0.dcp' for cell 'static_region_i/conv_layer1_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_conv_layer2_0_0/static_region_conv_layer2_0_0.dcp' for cell 'static_region_i/conv_layer2_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_conv_layer3_0_0/static_region_conv_layer3_0_0.dcp' for cell 'static_region_i/conv_layer3_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/static_region_ddr4_0_0.dcp' for cell 'static_region_i/ddr4_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_decouple_resetn_0/static_region_decouple_resetn_0.dcp' for cell 'static_region_i/decouple_resetn'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_dense_layer_five_0_0/static_region_dense_layer_five_0_0.dcp' for cell 'static_region_i/dense_layer_five_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_dense_layer_four_0_0/static_region_dense_layer_four_0_0.dcp' for cell 'static_region_i/dense_layer_four_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_dense_layer_one_0_0/static_region_dense_layer_one_0_0.dcp' for cell 'static_region_i/dense_layer_one_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_dense_layer_three_0_0/static_region_dense_layer_three_0_0.dcp' for cell 'static_region_i/dense_layer_three_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_dense_layer_two_0_0/static_region_dense_layer_two_0_0.dcp' for cell 'static_region_i/dense_layer_two_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_input_layer_0_0/static_region_input_layer_0_0.dcp' for cell 'static_region_i/input_layer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_input_memory_0_0/static_region_input_memory_0_0.dcp' for cell 'static_region_i/input_memory_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_max_pool_dense_layer_five_0_0/static_region_max_pool_dense_layer_five_0_0.dcp' for cell 'static_region_i/max_pool_dense_layer_five_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_max_pool_dense_layer_four_0_0/static_region_max_pool_dense_layer_four_0_0.dcp' for cell 'static_region_i/max_pool_dense_layer_four_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_max_pool_dense_layer_one_0_0/static_region_max_pool_dense_layer_one_0_0.dcp' for cell 'static_region_i/max_pool_dense_layer_one_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_max_pool_dense_layer_three_0_0/static_region_max_pool_dense_layer_three_0_0.dcp' for cell 'static_region_i/max_pool_dense_layer_three_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_max_pool_dense_layer_two_0_0/static_region_max_pool_dense_layer_two_0_0.dcp' for cell 'static_region_i/max_pool_dense_layer_two_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_max_pool_layer_1_0_0/static_region_max_pool_layer_1_0_0.dcp' for cell 'static_region_i/max_pool_layer_1_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_max_pool_layer_2_0_0/static_region_max_pool_layer_2_0_0.dcp' for cell 'static_region_i/max_pool_layer_2_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_max_pool_layer_3_0_0/static_region_max_pool_layer_3_0_0.dcp' for cell 'static_region_i/max_pool_layer_3_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_output_layer_0_0/static_region_output_layer_0_0.dcp' for cell 'static_region_i/output_layer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_pr_decoupler_0_0/static_region_pr_decoupler_0_0.dcp' for cell 'static_region_i/pr_decoupler_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_proc_sys_reset_0_1/static_region_proc_sys_reset_0_1.dcp' for cell 'static_region_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_rst_ddr4_0_300M_0/static_region_rst_ddr4_0_300M_0.dcp' for cell 'static_region_i/rst_ddr4_0_300M'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_system_ila_0_0/static_region_system_ila_0_0.dcp' for cell 'static_region_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_util_ds_buf_0/static_region_util_ds_buf_0.dcp' for cell 'static_region_i/util_ds_buf'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_util_vector_logic_1_0/static_region_util_vector_logic_1_0.dcp' for cell 'static_region_i/util_vector_logic_1'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_vio_0_0/static_region_vio_0_0.dcp' for cell 'static_region_i/vio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_vio_1_0/static_region_vio_1_0.dcp' for cell 'static_region_i/vio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_vio_2_0/static_region_vio_2_0.dcp' for cell 'static_region_i/vio_2'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_vio_3_0/static_region_vio_3_0.dcp' for cell 'static_region_i/vio_3'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_vio_4_0/static_region_vio_4_0.dcp' for cell 'static_region_i/vio_4'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_xdma_0_0/static_region_xdma_0_0.dcp' for cell 'static_region_i/xdma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_xlconstant_0_0/static_region_xlconstant_0_0.dcp' for cell 'static_region_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_xbar_0/static_region_xbar_0.dcp' for cell 'static_region_i/xdma_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_m00_regslice_0/static_region_m00_regslice_0.dcp' for cell 'static_region_i/xdma_0_axi_periph/m00_couplers/m00_regslice'
INFO: [Netlist 29-17] Analyzing 3638 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xcvu095-ffvc1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_gpio_0_0/static_region_axi_gpio_0_0_board.xdc] for cell 'static_region_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_gpio_0_0/static_region_axi_gpio_0_0_board.xdc] for cell 'static_region_i/axi_gpio_0/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_gpio_0_0/static_region_axi_gpio_0_0.xdc] for cell 'static_region_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_gpio_0_0/static_region_axi_gpio_0_0.xdc] for cell 'static_region_i/axi_gpio_0/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_be70_psr0_1'. The XDC file /home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_53/bd_be70_psr0_1_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_be70_psr0_1'. The XDC file /home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_53/bd_be70_psr0_1.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_be70_psr_aclk_1'. The XDC file /home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_54/bd_be70_psr_aclk_1_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_be70_psr_aclk_1'. The XDC file /home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_54/bd_be70_psr_aclk_1.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_be70_psr_aclk1_1'. The XDC file /home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_55/bd_be70_psr_aclk1_1_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_be70_psr_aclk1_1'. The XDC file /home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_55/bd_be70_psr_aclk1_1.xdc will not be read for any cell of this module.
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/bd_0/ip/ip_0/bd_cf8a_microblaze_I_0.xdc] for cell 'static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/bd_0/ip/ip_0/bd_cf8a_microblaze_I_0.xdc] for cell 'static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/bd_0/ip/ip_1/bd_cf8a_rst_0_0_board.xdc] for cell 'static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/bd_0/ip/ip_1/bd_cf8a_rst_0_0_board.xdc] for cell 'static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/bd_0/ip/ip_1/bd_cf8a_rst_0_0.xdc] for cell 'static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/bd_0/ip/ip_1/bd_cf8a_rst_0_0.xdc] for cell 'static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/bd_0/ip/ip_2/bd_cf8a_ilmb_0.xdc] for cell 'static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/bd_0/ip/ip_2/bd_cf8a_ilmb_0.xdc] for cell 'static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/bd_0/ip/ip_3/bd_cf8a_dlmb_0.xdc] for cell 'static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/bd_0/ip/ip_3/bd_cf8a_dlmb_0.xdc] for cell 'static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/bd_0/ip/ip_10/bd_cf8a_iomodule_0_0_board.xdc] for cell 'static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/bd_0/ip/ip_10/bd_cf8a_iomodule_0_0_board.xdc] for cell 'static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/ip_0/static_region_ddr4_0_0_microblaze_mcs_board.xdc] for cell 'static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/ip_0/static_region_ddr4_0_0_microblaze_mcs_board.xdc] for cell 'static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/static_region_ddr4_0_0_board.xdc] for cell 'static_region_i/ddr4_0/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/static_region_ddr4_0_0_board.xdc] for cell 'static_region_i/ddr4_0/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/par/static_region_ddr4_0_0.xdc] for cell 'static_region_i/ddr4_0/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/par/static_region_ddr4_0_0.xdc] for cell 'static_region_i/ddr4_0/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_pr_decoupler_0_0/static_region_pr_decoupler_0_0.xdc] for cell 'static_region_i/pr_decoupler_0/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_pr_decoupler_0_0/static_region_pr_decoupler_0_0.xdc] for cell 'static_region_i/pr_decoupler_0/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_proc_sys_reset_0_1/static_region_proc_sys_reset_0_1_board.xdc] for cell 'static_region_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_proc_sys_reset_0_1/static_region_proc_sys_reset_0_1_board.xdc] for cell 'static_region_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_proc_sys_reset_0_1/static_region_proc_sys_reset_0_1.xdc] for cell 'static_region_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_proc_sys_reset_0_1/static_region_proc_sys_reset_0_1.xdc] for cell 'static_region_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_rst_ddr4_0_300M_0/static_region_rst_ddr4_0_300M_0_board.xdc] for cell 'static_region_i/rst_ddr4_0_300M/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_rst_ddr4_0_300M_0/static_region_rst_ddr4_0_300M_0_board.xdc] for cell 'static_region_i/rst_ddr4_0_300M/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_rst_ddr4_0_300M_0/static_region_rst_ddr4_0_300M_0.xdc] for cell 'static_region_i/rst_ddr4_0_300M/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_rst_ddr4_0_300M_0/static_region_rst_ddr4_0_300M_0.xdc] for cell 'static_region_i/rst_ddr4_0_300M/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_system_ila_0_0/bd_1/ip/ip_12/ila_v6_2/constraints/ila.xdc] for cell 'static_region_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_system_ila_0_0/bd_1/ip/ip_12/ila_v6_2/constraints/ila.xdc] for cell 'static_region_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_util_ds_buf_0/static_region_util_ds_buf_0_board.xdc] for cell 'static_region_i/util_ds_buf/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_util_ds_buf_0/static_region_util_ds_buf_0_board.xdc] for cell 'static_region_i/util_ds_buf/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_vio_0_0/static_region_vio_0_0.xdc] for cell 'static_region_i/vio_0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_vio_0_0/static_region_vio_0_0.xdc] for cell 'static_region_i/vio_0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_xdma_0_0/ip_0/ip_0/synth/static_region_xdma_0_0_pcie3_ip_gt.xdc] for cell 'static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_xdma_0_0/ip_0/ip_0/synth/static_region_xdma_0_0_pcie3_ip_gt.xdc] for cell 'static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_xdma_0_0/ip_0/source/static_region_xdma_0_0_pcie3_ip-PCIE_X0Y1.xdc] for cell 'static_region_i/xdma_0/inst/pcie3_ip_i/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_xdma_0_0/ip_0/source/static_region_xdma_0_0_pcie3_ip-PCIE_X0Y1.xdc] for cell 'static_region_i/xdma_0/inst/pcie3_ip_i/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_xdma_0_0/static_region_xdma_0_0_board.xdc] for cell 'static_region_i/xdma_0/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_xdma_0_0/static_region_xdma_0_0_board.xdc] for cell 'static_region_i/xdma_0/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_xdma_0_0/source/static_region_xdma_0_0_pcie3_us_ip.xdc] for cell 'static_region_i/xdma_0/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_xdma_0_0/source/static_region_xdma_0_0_pcie3_us_ip.xdc] for cell 'static_region_i/xdma_0/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_vio_1_0/static_region_vio_1_0.xdc] for cell 'static_region_i/vio_1'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_vio_1_0/static_region_vio_1_0.xdc] for cell 'static_region_i/vio_1'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_vio_2_0/static_region_vio_2_0.xdc] for cell 'static_region_i/vio_2'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_vio_2_0/static_region_vio_2_0.xdc] for cell 'static_region_i/vio_2'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_vio_3_0/static_region_vio_3_0.xdc] for cell 'static_region_i/vio_3'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_vio_3_0/static_region_vio_3_0.xdc] for cell 'static_region_i/vio_3'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_vio_4_0/static_region_vio_4_0.xdc] for cell 'static_region_i/vio_4'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_vio_4_0/static_region_vio_4_0.xdc] for cell 'static_region_i/vio_4'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/bitstream.xdc]
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/bitstream.xdc]
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc]
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[64]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[64]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[64]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[64]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[65]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[65]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[65]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[65]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[66]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[66]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[66]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[66]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[67]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[67]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[67]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[67]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[68]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[68]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[68]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[68]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[69]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[69]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[69]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[69]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[70]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[70]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[70]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[70]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[71]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[71]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[71]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[71]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dm_dbi_n[0]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:62]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dm_dbi_n[0]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:63]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dm_dbi_n[0]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:64]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dm_dbi_n[8]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
can't read "c0_dm_dbi_n_iostandard": no such variable
can't read "c0_dm_dbi_n_output_impedance": no such variable
can't read "c0_dm_dbi_n_slew": no such variable
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dqs_c[8]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dqs_c[8]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dqs_c[8]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dqs_c[8]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dqs_t[8]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dqs_t[8]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dqs_t[8]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dqs_t[8]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc]
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc]
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_par'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_par'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_par'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_par'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_ten'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_ten'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_ten'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_alert_n'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_alert_n'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_adr[17]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_adr[17]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_adr[17]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_adr[17]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc]
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_twin_die.xdc]
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_cke[1]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_twin_die.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_twin_die.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_cs_n[1]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_twin_die.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_twin_die.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_odt[1]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_twin_die.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_twin_die.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_twin_die.xdc]
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x64.xdc]
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x64.xdc]
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc]
WARNING: [Vivado 12-584] No ports matched 'c0_sys_clk_p'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_sys_clk_n'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_sys_clk_p'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_sys_clk_n'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_sys_clk_p'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_sys_clk_n'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dqs_t[8]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dqs_c[8]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[64]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[65]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[66]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[67]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[68]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[69]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[70]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[71]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dm_dbi_n[0]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dm_dbi_n[1]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dm_dbi_n[2]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dm_dbi_n[3]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:148]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:148]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dm_dbi_n[4]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:149]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:149]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dm_dbi_n[5]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:150]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:150]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dm_dbi_n[6]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:151]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:151]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dm_dbi_n[7]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:152]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:152]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dm_dbi_n[8]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc]
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc]
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_cke[1]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_cs_n[1]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_odt[1]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_cke[1]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_cs_n[1]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_odt[1]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_cke[1]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_cs_n[1]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_odt[1]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc]
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/pcie_constr.xdc]
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/pcie_constr.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/static_region_axi_smc_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_xdma_0_0/static_region_xdma_0_0.dcp'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_be70_sarn_7'. The XDC file /home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_92/bd_be70_sarn_7/bd_be70_sarn_7_clocks.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_be70_srn_7'. The XDC file /home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_93/bd_be70_srn_7/bd_be70_srn_7_clocks.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_be70_sawn_7'. The XDC file /home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_94/bd_be70_sawn_7/bd_be70_sawn_7_clocks.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_be70_swn_7'. The XDC file /home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_95/bd_be70_swn_7/bd_be70_swn_7_clocks.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_be70_sbn_7'. The XDC file /home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_96/bd_be70_sbn_7/bd_be70_sbn_7_clocks.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_be70_sarn_6'. The XDC file /home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_83/bd_be70_sarn_6/bd_be70_sarn_6_clocks.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_be70_srn_6'. The XDC file /home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_84/bd_be70_srn_6/bd_be70_srn_6_clocks.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_be70_sawn_6'. The XDC file /home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_85/bd_be70_sawn_6/bd_be70_sawn_6_clocks.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_be70_swn_6'. The XDC file /home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_86/bd_be70_swn_6/bd_be70_swn_6_clocks.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_be70_sbn_6'. The XDC file /home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_87/bd_be70_sbn_6/bd_be70_sbn_6_clocks.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_be70_sarn_5'. The XDC file /home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_74/bd_be70_sarn_5/bd_be70_sarn_5_clocks.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_be70_srn_5'. The XDC file /home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_75/bd_be70_srn_5/bd_be70_srn_5_clocks.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_be70_sawn_5'. The XDC file /home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_76/bd_be70_sawn_5/bd_be70_sawn_5_clocks.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_be70_swn_5'. The XDC file /home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_77/bd_be70_swn_5/bd_be70_swn_5_clocks.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_be70_sbn_5'. The XDC file /home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_78/bd_be70_sbn_5/bd_be70_sbn_5_clocks.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_be70_sarn_4'. The XDC file /home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_65/bd_be70_sarn_4/bd_be70_sarn_4_clocks.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_be70_srn_4'. The XDC file /home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_66/bd_be70_srn_4/bd_be70_srn_4_clocks.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_be70_sawn_4'. The XDC file /home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_67/bd_be70_sawn_4/bd_be70_sawn_4_clocks.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_be70_swn_4'. The XDC file /home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_68/bd_be70_swn_4/bd_be70_swn_4_clocks.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_be70_sbn_4'. The XDC file /home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_69/bd_be70_sbn_4/bd_be70_sbn_4_clocks.xdc will not be read for any cell of this module.
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'static_region_i/xdma_0/inst/pcie3_ip_i/inst/user_lnk_up_cdc'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'static_region_i/xdma_0/inst/pcie3_ip_i/inst/user_lnk_up_cdc'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'static_region_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_cdc'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'static_region_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_cdc'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_region_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_region_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/bufg_mcap_clk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: static_region_i/xdma_0/inst/pcie3_ip_i/inst/sync_sys_clk
Generating merged BMM file for the design top 'static_region_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/sw/calibration_0/Debug/calibration_ddr.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2115 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 420 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 6 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 69 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT, OBUFT): 8 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 63 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF, OBUF): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 72 instances
  RAM16X1S => RAM32X1S (RAMS32): 77 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 204 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 1069 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 43 instances
  RAM64X1S => RAM64X1S (RAMS64E): 9 instances

link_design: Time (s): cpu = 00:02:19 ; elapsed = 00:01:32 . Memory (MB): peak = 3414.422 ; gain = 2105.910 ; free physical = 53629 ; free virtual = 123301
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu095-ffvc1517'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu095-ffvc1517'
INFO: [Common 17-1223] The version limit for your license is '2020.02' and will expire in -443 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3486.441 ; gain = 64.031 ; free physical = 53617 ; free virtual = 123290
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize MIG Cores
INFO: [Mig 66-111] Re-using generated and synthesized IP, "xilinx.com:ip:ddr4_phy:2.2", from Vivado IP cache entry "94de5b70039edd89".
Netlist sorting complete. Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3486.441 ; gain = 0.000 ; free physical = 53565 ; free virtual = 123240
Phase 1 Generate And Synthesize MIG Cores | Checksum: 127746de0

Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 3486.441 ; gain = 0.000 ; free physical = 53564 ; free virtual = 123239

Phase 2 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "f6fda0f9c9f2e158".
get_clocks: Time (s): cpu = 00:00:59 ; elapsed = 00:00:16 . Memory (MB): peak = 3512.426 ; gain = 25.984 ; free physical = 53231 ; free virtual = 122926
Netlist sorting complete. Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.61 . Memory (MB): peak = 3512.426 ; gain = 0.000 ; free physical = 53232 ; free virtual = 122926
Phase 2 Generate And Synthesize Debug Cores | Checksum: 1239a270c

Time (s): cpu = 00:01:53 ; elapsed = 00:01:13 . Memory (MB): peak = 3512.426 ; gain = 25.984 ; free physical = 53232 ; free virtual = 122926

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 109 inverter(s) to 8404 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: fd667cef

Time (s): cpu = 00:02:19 ; elapsed = 00:01:27 . Memory (MB): peak = 3512.426 ; gain = 25.984 ; free physical = 53503 ; free virtual = 123198
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 3959 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 17 inverter(s) to 71 load pin(s).
Phase 4 Constant propagation | Checksum: 12f984dd0

Time (s): cpu = 00:02:34 ; elapsed = 00:01:43 . Memory (MB): peak = 3512.426 ; gain = 25.984 ; free physical = 53497 ; free virtual = 123192
INFO: [Opt 31-389] Phase Constant propagation created 1676 cells and removed 7473 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 14d065326

Time (s): cpu = 00:03:20 ; elapsed = 00:02:28 . Memory (MB): peak = 3512.426 ; gain = 25.984 ; free physical = 53519 ; free virtual = 123214
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 12290 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 193fc654c

Time (s): cpu = 00:03:34 ; elapsed = 00:02:42 . Memory (MB): peak = 3512.426 ; gain = 25.984 ; free physical = 53513 ; free virtual = 123208
INFO: [Opt 31-389] Phase BUFG optimization created 1 cells and removed 2 cells

Phase 7 Shift Register Optimization
Phase 7 Shift Register Optimization | Checksum: 193fc654c

Time (s): cpu = 00:03:34 ; elapsed = 00:02:43 . Memory (MB): peak = 3512.426 ; gain = 25.984 ; free physical = 53514 ; free virtual = 123209
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3512.426 ; gain = 0.000 ; free physical = 53514 ; free virtual = 123209
Ending Logic Optimization Task | Checksum: 193fc654c

Time (s): cpu = 00:03:36 ; elapsed = 00:02:45 . Memory (MB): peak = 3512.426 ; gain = 25.984 ; free physical = 53514 ; free virtual = 123209

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for xiphy_riu_or
INFO: [Power 33-23] Power model is not available for genVref.u_hpio_vref
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 27 BRAM(s) out of a total of 998 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 265 WE to EN ports
Number of BRAM Ports augmented: 43 newly gated: 402 Total Ports: 1996
Ending PowerOpt Patch Enables Task | Checksum: f8afc777

Time (s): cpu = 00:00:41 ; elapsed = 00:00:16 . Memory (MB): peak = 5332.832 ; gain = 0.000 ; free physical = 53164 ; free virtual = 122862
Ending Power Optimization Task | Checksum: f8afc777

Time (s): cpu = 00:03:26 ; elapsed = 00:01:40 . Memory (MB): peak = 5332.832 ; gain = 1820.406 ; free physical = 53329 ; free virtual = 123026
103 Infos, 100 Warnings, 120 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:08:07 ; elapsed = 00:04:48 . Memory (MB): peak = 5332.832 ; gain = 1918.410 ; free physical = 53329 ; free virtual = 123026
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.25 . Memory (MB): peak = 5332.832 ; gain = 0.000 ; free physical = 53320 ; free virtual = 123030
INFO: [Common 17-1381] The checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.runs/impl_1/static_region_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:53 ; elapsed = 00:00:36 . Memory (MB): peak = 5332.832 ; gain = 0.000 ; free physical = 53262 ; free virtual = 123002
Command: report_drc -file static_region_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.runs/impl_1/static_region_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 5332.832 ; gain = 0.000 ; free physical = 53257 ; free virtual = 122997
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu095-ffvc1517'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu095-ffvc1517'
INFO: [Common 17-1223] The version limit for your license is '2020.02' and will expire in -443 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.92 . Memory (MB): peak = 5332.832 ; gain = 0.000 ; free physical = 53247 ; free virtual = 122987
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 851cef98

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 5332.832 ; gain = 0.000 ; free physical = 53247 ; free virtual = 122987
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/bufg_mcap_clk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: static_region_i/xdma_0/inst/pcie3_ip_i/inst/sync_sys_clk
Netlist sorting complete. Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.40 . Memory (MB): peak = 5332.832 ; gain = 0.000 ; free physical = 53280 ; free virtual = 123020

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13ac4ba83

Time (s): cpu = 00:02:32 ; elapsed = 00:01:37 . Memory (MB): peak = 5332.832 ; gain = 0.000 ; free physical = 52398 ; free virtual = 122368

Phase 1.3 Build Placer Netlist Model
