+====================+===================+=============================================================================================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                                                                                                         |
+====================+===================+=============================================================================================================================================================+
| clk_fpga_0         | clk_fpga_0        | top_i/sensor_bd_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[3]/D |
| clk_fpga_0         | clk_fpga_0        | top_i/sensor_bd_0/gmax0505_streamer_0/inst/aligner0/hold_off_timer_reg[0]/CE                                                                                |
| clk_fpga_0         | clk_fpga_0        | top_i/sensor_bd_0/gmax0505_streamer_0/inst/aligner0/hold_off_timer_reg[3]/CE                                                                                |
| clk_fpga_0         | clk_fpga_0        | top_i/sensor_bd_0/gmax0505_streamer_0/inst/aligner0/hold_off_timer_reg[2]/CE                                                                                |
| clk_fpga_0         | clk_fpga_0        | top_i/sensor_bd_0/gmax0505_streamer_0/inst/aligner0/hold_off_timer_reg[1]/CE                                                                                |
| clk_fpga_0         | clk_fpga_0        | top_i/sensor_bd_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[7]/D |
| clk_fpga_0         | clk_fpga_0        | top_i/sensor_bd_0/gmax0505_streamer_0/inst/aligner0/hold_off_timer_reg[10]/CE                                                                               |
| clk_fpga_0         | clk_fpga_0        | top_i/sensor_bd_0/gmax0505_streamer_0/inst/aligner0/hold_off_timer_reg[11]/CE                                                                               |
| clk_fpga_0         | clk_fpga_0        | top_i/sensor_bd_0/gmax0505_streamer_0/inst/aligner0/hold_off_timer_reg[8]/CE                                                                                |
| clk_fpga_0         | clk_fpga_0        | top_i/sensor_bd_0/gmax0505_streamer_0/inst/aligner0/hold_off_timer_reg[9]/CE                                                                                |
| clk_fpga_0         | clk_fpga_0        | top_i/sensor_bd_0/gmax0505_streamer_0/inst/aligner0/hold_off_timer_reg[4]/CE                                                                                |
| clk_fpga_0         | clk_fpga_0        | top_i/sensor_bd_0/gmax0505_streamer_0/inst/aligner0/hold_off_timer_reg[5]/CE                                                                                |
| clk_fpga_0         | clk_fpga_0        | top_i/sensor_bd_0/gmax0505_streamer_0/inst/aligner0/hold_off_timer_reg[6]/CE                                                                                |
| clk_fpga_0         | clk_fpga_0        | top_i/sensor_bd_0/gmax0505_streamer_0/inst/aligner0/hold_off_timer_reg[7]/CE                                                                                |
| clk_fpga_0         | clk_fpga_0        | top_i/sensor_bd_0/gmax0505_streamer_0/inst/aligner0/hold_off_timer_reg[12]/CE                                                                               |
| clk_fpga_0         | clk_fpga_0        | top_i/sensor_bd_0/gmax0505_streamer_0/inst/aligner0/hold_off_timer_reg[13]/CE                                                                               |
| clk_fpga_0         | clk_fpga_0        | top_i/sensor_bd_0/gmax0505_streamer_0/inst/aligner0/hold_off_timer_reg[14]/CE                                                                               |
| clk_fpga_0         | clk_fpga_0        | top_i/sensor_bd_0/gmax0505_streamer_0/inst/aligner0/hold_off_timer_reg[15]/CE                                                                               |
| clk_fpga_0         | clk_fpga_0        | top_i/sensor_bd_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[1]/D |
| clk_fpga_0         | clk_fpga_0        | top_i/sensor_bd_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/D                                                                                 |
| clk_fpga_0         | clk_fpga_0        | top_i/sensor_bd_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/D                                                                                 |
| clk_fpga_0         | clk_fpga_0        | top_i/sensor_bd_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/D                                                                                 |
| clk_fpga_0         | clk_fpga_0        | top_i/sensor_bd_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/D                                                                                |
| clk_fpga_0         | clk_fpga_0        | top_i/sensor_bd_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8/D                                                                                 |
| clk_fpga_0         | clk_fpga_0        | top_i/sensor_bd_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D                                                                                 |
| clk_fpga_0         | clk_fpga_0        | top_i/sensor_bd_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/D                                                                                 |
| clk_fpga_0         | clk_fpga_0        | top_i/sensor_bd_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][5]_srl8/D                                                                                 |
| clk_fpga_0         | clk_fpga_0        | top_i/sensor_bd_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/D                                                                                 |
| clk_fpga_0         | clk_fpga_0        | top_i/sensor_bd_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/D                                                                                 |
| clk_fpga_0         | clk_fpga_0        | top_i/sensor_bd_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[0]/D |
| clk_fpga_0         | clk_fpga_0        | top_i/sensor_bd_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/D                                                                                |
| clk_fpga_0         | clk_fpga_0        | top_i/sensor_bd_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[9]/D |
| clk_fpga_0         | clk_fpga_0        | top_i/sensor_bd_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[4]/D |
| clk_fpga_0         | clk_fpga_0        | top_i/sensor_bd_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[5]/D |
+--------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
