/.ir
/.settings
/bin
/java-gen
/sim
/src-gen
/verilog-gen
/vhdl-gen
/projects
/src/arith/test
/src/arith/counter/TopCounter.cf
/testbench