{
    "Project Name": "basic1_wire_assign",
    "Passed C-SIM": true,
    "C-SIM Failure Reason": null,
    "C-SIM Failure Details": [
        "INFO: [SIM 211-4] CSIM will launch GCC as the compiler.\n",
        "   Compiling ../../../../test_wire_assign.cpp in debug mode\n",
        "   Compiling ../../../../wire_assign.cpp in debug mode\n",
        "   Generating csim.exe\n",
        "E:/Vitis/Vitis_HLS/2022.1/include/gmp.h:63:0: warning: \"__GMP_LIBGMP_DLL\" redefined\n",
        " #define __GMP_LIBGMP_DLL  0\n",
        " \n",
        "E:/Vitis/Vitis_HLS/2022.1/include/floating_point_v7_0_bitacc_cmodel.h:136:0: note: this is the location of the previous definition\n",
        " #define __GMP_LIBGMP_DLL 1\n",
        " \n",
        "E:/Vitis/Vitis_HLS/2022.1/include/gmp.h:63:0: warning: \"__GMP_LIBGMP_DLL\" redefined\n",
        " #define __GMP_LIBGMP_DLL  0\n",
        " \n",
        "E:/Vitis/Vitis_HLS/2022.1/include/floating_point_v7_0_bitacc_cmodel.h:136:0: note: this is the location of the previous definition\n",
        " #define __GMP_LIBGMP_DLL 1\n",
        " \n",
        "in = 0 , out = 0\n",
        "in = 1 , out = 1\n",
        "in = 0 , out = 0\n",
        "All tests passed\n",
        "INFO: [SIM 211-1] CSim done with 0 errors.\n"
    ],
    "Passed C-synth": false,
    "C-SYNTH Failure Reason": "Source synthesis failed",
    "C-SYNTH Failure Details": [
        "ERROR: [HLS 214-194] in function 'wire_assign(ap_uint<1>, ap_uint<1>*)': Undefined function operator new (wire_assign.cpp:5:29)\n",
        "ERROR: [HLS 214-194] in function 'wire_assign(ap_uint<1>, ap_uint<1>*)': Undefined function operator delete (wire_assign.cpp:8:5)\n",
        "ERROR: [HLS 214-135] Syn check fail!\n",
        "ERROR: [HLS 200-1715] Encountered problem during source synthesis\n"
    ],
    "Passed Co-SIM": null,
    "Co-SIM Failure Reason": null,
    "Co-SIM Failure Details": []
}