Total Cycles:                             1978692 (3.95738 msec)
Execution Cycles:                         1744334 ( 88.16%)
Stall Cycles:                              234358 ( 11.84%)
Nops:                                      199071 ( 10.06%)
Executed operations:                      2651278

Executed branches:                         288174 ( 10.87% ops)(16.52% insts)
Not taken branches:                         74093 (  2.79% ops)( 4.25% insts)(25.71% br)
Taken branches:                            214081 (  8.07% ops)(12.27% insts)(74.29% br)
  Taken uncond branches:                   119778 (  4.52% ops)( 6.87% insts)(41.56% br)
  Taken cond branches:                      94303 (  3.56% ops)( 5.41% insts)(32.72% br)
Size of Loaded Code:                        30400 Bytes

Instruction Memory Operations:
  Accesses:                               1637305
    Hits (Hit Rate):                      1637129 ( 99.99%)
    Misses (Miss Rate):                       176 (  0.01%)
Instruction Memory Stall Cycles
  Total (in cycles):                         8145 (100.00%)
    Due to Misses:                           7920 ( 97.24%)
    Due to Bus Conflicts:                     225 (  2.76%)

Data Memory Operations:                     Cache          
  Accesses:                                653644 (100.00%)
    Hits (Hit Rate):                       653307 ( 99.95%)
    Misses (Miss Rate):                       337 (  0.05%)
  Write Backs (% of Misses):                   64 ( 18.99%)
Data Memory Stall Cycles
  Total (in cycles):                        12132 (100.00%)
    Due to Misses:                          12132 (100.00%)
    Due to Bus Conflicts:                       0 (  0.00%)

Percentage Bus Bandwidth Consumed:           1.12%


Avg. IPC (no stalls):   1.52
Avg. IPC (with stalls): 1.34

  cycle counter =      1744334
  total ops     =      2651278
   width[ 0] =        49030
   width[ 1] =       664142
   width[ 2] =       621999
   width[ 3] =       117296
   width[ 4] =        79658
   width[ 5] =         6910
   width[ 6] =         5528
   width[ 7] =          700

Flat profile (cycles)
       Total   Total%        Insts   Insts%       Dcache  Dcache%       Icache  Icache% Function
      644593    32.58       573333    32.87          432     0.02         2565     0.15 _vfprintf_r
      362368    18.31       317596    18.21          108     0.01          675     0.04 __sfvwrite
      188545     9.53       183612    10.53           -0    -0.00          225     0.01 _i_udiv
      185102     9.35       142936     8.19           36     0.00           90     0.01 mbtowc
      183927     9.30       178904    10.26            0     0.00          270     0.02 _i_urem
       93773     4.74        75875     4.35         1188     0.07          270     0.02 _bcopy
       60038     3.03        47102     2.70            0     0.00           90     0.01 __wrap_memmove
       44938     2.27        36439     2.09            0     0.00           90     0.01 __sprint
       19197     0.97        17525     1.00          180     0.01           90     0.01 printf
        7882     0.40         6309     0.36           36     0.00           90     0.01 vfprintf
        7136     0.36         5608     0.32           36     0.00           90     0.01 localeconv
        2148     0.11         1402     0.08            0     0.00           45     0.00 _localeconv_r
        1211     0.06          829     0.05           -0    -0.00          270     0.02 fflush
         624     0.03           56     0.00          108     0.01          405     0.02 __smakebuf
         519     0.03          260     0.01           72     0.00          135     0.01 _write_r
         473     0.02          286     0.02           -0    -0.00          135     0.01 __swrite
         457     0.02           64     0.00           72     0.00          315     0.02 _malloc_r
         390     0.02           45     0.00          252     0.01           90     0.01 std
         318     0.02           49     0.00           36     0.00          225     0.01 _morecore_r
         283     0.01           52     0.00            0     0.00          225     0.01 __swsetup
         265     0.01           18     0.00          108     0.01          135     0.01 _fstat_r
         250     0.01           21     0.00           -0    -0.00          180     0.01 __sinit
         248     0.01           27     0.00           36     0.00          180     0.01 exit
         199     0.01           54     0.00            0     0.00          135     0.01 _fwalk
         186     0.01           48     0.00           36     0.00           90     0.01 _sbrk_r
          54     0.00            7     0.00            0     0.00           45     0.00 _cleanup_r
      173568          9396           765  (others not profiled)

Simulation time  =     0.1456 s
Simulation speed =    18.2136 MOPS


ta_init using default

	CoreCkFreq           500
	BusCkFreq            200
	lg2CacheSize         15	# (CacheSize            = 32768)
	lg2Sets              2	# (Sets                 = 4)
	lg2LineSize          5	# (LineSize             = 32)
	MissPenalty          36
	WBPenalty            33
	lg2StrSize           9	# (StrSize              = 512)
	lg2StrSets           4	# (StrSets              = 16)
	lg2StrLineSize       5	# (StrLineSize          = 32)
	StrMissPenalty       36
	StrWBPenalty         33
	lg2ICacheSize        15	# (ICacheSize           = 32768)
	lg2ICacheSets        0	# (ICacheSets           = 1)
	lg2ICacheLineSize    6	# (ICacheLineSize       = 64)
	ICachePenalty        45
	NumCaches            1
	BranchStall          1
	StreamEnable         FALSE
	PrefetchEnable       TRUE
	LockEnable           FALSE
	ProfGranularity      AUTO


