git clone --depth 1 --no-tags https://github.com/palzhj/u4FCPv1.git f:/verilog_sva_gh_scraper/data/full_repos/496912096
git clone --depth 1 --no-tags https://github.com/Esad-U/Comporg-Project-2.git f:/verilog_sva_gh_scraper/data/full_repos/494760572
git clone --depth 1 --no-tags https://github.com/yasinalperbingul/SingleCycleMIPS-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/494417235
git clone --depth 1 --no-tags https://github.com/MohammadmehdiKhani/traffic-light.git f:/verilog_sva_gh_scraper/data/full_repos/496369867
git clone --depth 1 --no-tags https://github.com/Narwhal-fish/Midterm_ALU.git f:/verilog_sva_gh_scraper/data/full_repos/495781446
git clone --depth 1 --no-tags https://github.com/jcordero26/digital-systems.git f:/verilog_sva_gh_scraper/data/full_repos/495633877
git clone --depth 1 --no-tags https://github.com/sycamoretre/nowcoder_v.git f:/verilog_sva_gh_scraper/data/full_repos/494684538
git clone --depth 1 --no-tags https://github.com/pmobbs/cnn_accel.git f:/verilog_sva_gh_scraper/data/full_repos/496856043
git clone --depth 1 --no-tags https://github.com/LukeRJamieson/Fisnar.git f:/verilog_sva_gh_scraper/data/full_repos/506048098
git clone --depth 1 --no-tags https://github.com/suibex/HALL98.git f:/verilog_sva_gh_scraper/data/full_repos/505548177
git clone --depth 1 --no-tags https://github.com/konicst1/RISC-V-single-cycle-processor.git f:/verilog_sva_gh_scraper/data/full_repos/505576704
git clone --depth 1 --no-tags https://github.com/7mohamedsaleh/FFT32.git f:/verilog_sva_gh_scraper/data/full_repos/495544762
git clone --depth 1 --no-tags https://github.com/SafaKucukkomurler/caravel_soc_test.git f:/verilog_sva_gh_scraper/data/full_repos/503789060
git clone --depth 1 --no-tags https://github.com/ayanbasu11/EE316-ProgrammingAssignments.git f:/verilog_sva_gh_scraper/data/full_repos/504712402
git clone --depth 1 --no-tags https://github.com/tallenintegsys/usbTim.git f:/verilog_sva_gh_scraper/data/full_repos/505202743
git clone --depth 1 --no-tags https://github.com/EMIL-YORKU/SensSoC.git f:/verilog_sva_gh_scraper/data/full_repos/505045270
git clone --depth 1 --no-tags https://github.com/andrew76214/PWM_Breathe_lights.git f:/verilog_sva_gh_scraper/data/full_repos/502536946
git clone --depth 1 --no-tags https://github.com/ryanchang168/CO.git f:/verilog_sva_gh_scraper/data/full_repos/502566687
git clone --depth 1 --no-tags https://github.com/KUI-YW/simpleCPU.git f:/verilog_sva_gh_scraper/data/full_repos/500711628
git clone --depth 1 --no-tags https://github.com/JeffXiesk/2021-Fall-CS207-Digital-Logic.git f:/verilog_sva_gh_scraper/data/full_repos/498755862
git clone --depth 1 --no-tags https://github.com/nishachaudhary17/carvel_example.git f:/verilog_sva_gh_scraper/data/full_repos/502281704
git clone --depth 1 --no-tags https://github.com/TatshSiow/HW4add.git f:/verilog_sva_gh_scraper/data/full_repos/505127681
git clone --depth 1 --no-tags https://github.com/crazybolillo/cyclone2-calc.git f:/verilog_sva_gh_scraper/data/full_repos/494305189
git clone --depth 1 --no-tags https://github.com/ScotthewUT/ECE3700-DigitalSystemDesign.git f:/verilog_sva_gh_scraper/data/full_repos/494499297
git clone --depth 1 --no-tags https://github.com/kasireddygariDineshKumarReddy/RAM_Design_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/501882925
git clone --depth 1 --no-tags https://github.com/alexding1226/RISCV_pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/502262706
git clone --depth 1 --no-tags https://github.com/skudlur/chisel_learn.git f:/verilog_sva_gh_scraper/data/full_repos/502404032
git clone --depth 1 --no-tags https://github.com/rajdeeepc21/asic_design.git f:/verilog_sva_gh_scraper/data/full_repos/504040500
git clone --depth 1 --no-tags https://github.com/baebrum/Digital-Circuits.git f:/verilog_sva_gh_scraper/data/full_repos/503109963
git clone --depth 1 --no-tags https://github.com/bensonthong/Verilog-projects.git f:/verilog_sva_gh_scraper/data/full_repos/499674801
git clone --depth 1 --no-tags https://github.com/casval5fn28/NYCU-2022Spring-Computer_Organization.git f:/verilog_sva_gh_scraper/data/full_repos/497262934
git clone --depth 1 --no-tags https://github.com/Milanotang/Verify_Program.git f:/verilog_sva_gh_scraper/data/full_repos/496917567
git clone --depth 1 --no-tags https://github.com/RafikYacoub/simple-calculator-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/498351643
git clone --depth 1 --no-tags https://github.com/liuxiaoyanfpga/rong_riscv_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/498232435
git clone --depth 1 --no-tags https://github.com/hmzsaeed/FPU-Single-Precision.git f:/verilog_sva_gh_scraper/data/full_repos/498062279
git clone --depth 1 --no-tags https://github.com/Fly-fish-seventeen/fpgalearn.git f:/verilog_sva_gh_scraper/data/full_repos/499494419
git clone --depth 1 --no-tags https://github.com/PoYangHsieh/CA2022_final_project.git f:/verilog_sva_gh_scraper/data/full_repos/499769283
git clone --depth 1 --no-tags https://github.com/Ravi-Singh-12/Cyclic-Redundancy-Check.git f:/verilog_sva_gh_scraper/data/full_repos/499460456
git clone --depth 1 --no-tags https://github.com/lshchigorev/hdl_parser_probe.git f:/verilog_sva_gh_scraper/data/full_repos/502300087
git clone --depth 1 --no-tags https://github.com/AB1ab10/Binary-sorter.git f:/verilog_sva_gh_scraper/data/full_repos/502533395
git clone --depth 1 --no-tags https://github.com/date20220616/8bit_RISC_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/502482274
git clone --depth 1 --no-tags https://github.com/alien2327/New_16pu_firmware.git f:/verilog_sva_gh_scraper/data/full_repos/494508389
git clone --depth 1 --no-tags https://github.com/paulchen2713/Introduction_to_VerilogHDL.git f:/verilog_sva_gh_scraper/data/full_repos/494735403
git clone --depth 1 --no-tags https://github.com/eemreeh/caravel_project_PrimitiveCalculator.git f:/verilog_sva_gh_scraper/data/full_repos/494846545
git clone --depth 1 --no-tags https://github.com/AhmedSamy02/AES.git f:/verilog_sva_gh_scraper/data/full_repos/496384641
git clone --depth 1 --no-tags https://github.com/Orpicon/NEC_Kursovaya.git f:/verilog_sva_gh_scraper/data/full_repos/495095663
git clone --depth 1 --no-tags https://github.com/Ferhatbocek/My-All-Verilog-Projects-in-Digital-System-Design.git f:/verilog_sva_gh_scraper/data/full_repos/501955341
git clone --depth 1 --no-tags https://github.com/carlsberg03/SequenceDetection.git f:/verilog_sva_gh_scraper/data/full_repos/501555701
git clone --depth 1 --no-tags https://github.com/PranavGovekar/Neural-Network-Implementation-on-an-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/503628720
git clone --depth 1 --no-tags https://github.com/cwhsu0225/DLab_backup.git f:/verilog_sva_gh_scraper/data/full_repos/504015596
git clone --depth 1 --no-tags https://github.com/JAIOM/scb.git f:/verilog_sva_gh_scraper/data/full_repos/500822022
git clone --depth 1 --no-tags https://github.com/replica455/Verilog_code_for_Multiplication-_by_repeated_Addition.git f:/verilog_sva_gh_scraper/data/full_repos/501252953
git clone --depth 1 --no-tags https://github.com/yehiaz2409/Calculator-FPGA-Board.git f:/verilog_sva_gh_scraper/data/full_repos/504531368
git clone --depth 1 --no-tags https://github.com/MAfifiKhalil/verilog-hdl-projects.git f:/verilog_sva_gh_scraper/data/full_repos/497337299
git clone --depth 1 --no-tags https://github.com/ailtonljr/LearnADCFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/499805437
git clone --depth 1 --no-tags https://github.com/Midhunmdp/AES128_decryption.git f:/verilog_sva_gh_scraper/data/full_repos/499837916
git clone --depth 1 --no-tags https://github.com/ria1703/Strong-ARM-Latch.git f:/verilog_sva_gh_scraper/data/full_repos/498994766
git clone --depth 1 --no-tags https://github.com/jakcwik/UEC_Projekt.git f:/verilog_sva_gh_scraper/data/full_repos/499267606
git clone --depth 1 --no-tags https://github.com/fn-w/16bit-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/499333130
git clone --depth 1 --no-tags https://github.com/mremperorx/HDL---Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/499269151
git clone --depth 1 --no-tags https://github.com/Silvertrousers/FYP.git f:/verilog_sva_gh_scraper/data/full_repos/499944578
git clone --depth 1 --no-tags https://github.com/ranan-usp/caravel_walkthrough.git f:/verilog_sva_gh_scraper/data/full_repos/494657797
git clone --depth 1 --no-tags https://github.com/Dev-Goel/Digital-Locker.git f:/verilog_sva_gh_scraper/data/full_repos/496954165
git clone --depth 1 --no-tags https://github.com/yashgupta26/Semi-Design.git f:/verilog_sva_gh_scraper/data/full_repos/497089807
git clone --depth 1 --no-tags https://github.com/mousaq92/ORFS-OL.git f:/verilog_sva_gh_scraper/data/full_repos/497104334
git clone --depth 1 --no-tags https://github.com/nimra471/MPW6-SOC-NOW.git f:/verilog_sva_gh_scraper/data/full_repos/497367788
git clone --depth 1 --no-tags https://github.com/Angelababe/ECE260b.git f:/verilog_sva_gh_scraper/data/full_repos/497779285
git clone --depth 1 --no-tags https://github.com/yoyoman12379/8-bits-Adder-subtractor.git f:/verilog_sva_gh_scraper/data/full_repos/497665952
git clone --depth 1 --no-tags https://github.com/fran-retfie/Bell202-modem.git f:/verilog_sva_gh_scraper/data/full_repos/505761772
git clone --depth 1 --no-tags https://github.com/Hetvi21/caravel_hetvi.git f:/verilog_sva_gh_scraper/data/full_repos/506095763
git clone --depth 1 --no-tags https://github.com/BigNixon/HDMI_SobelFilter_CycloneV.git f:/verilog_sva_gh_scraper/data/full_repos/506081587
git clone --depth 1 --no-tags https://github.com/Chunjw/DES.git f:/verilog_sva_gh_scraper/data/full_repos/506054736
git clone --depth 1 --no-tags https://github.com/antonblaise/CAD-assignment-batch04.git f:/verilog_sva_gh_scraper/data/full_repos/501880753
git clone --depth 1 --no-tags https://github.com/rd2606/JK-FlipFlop.git f:/verilog_sva_gh_scraper/data/full_repos/502220060
git clone --depth 1 --no-tags https://github.com/hDyat/simple_proc.git f:/verilog_sva_gh_scraper/data/full_repos/502642781
git clone --depth 1 --no-tags https://github.com/akhilagrawal1001/UnderTheHood.git f:/verilog_sva_gh_scraper/data/full_repos/502669626
git clone --depth 1 --no-tags https://github.com/TasmaiRD/3-bit-counter.git f:/verilog_sva_gh_scraper/data/full_repos/504392528
git clone --depth 1 --no-tags https://github.com/Increcrazer/Hello_NiosII.git f:/verilog_sva_gh_scraper/data/full_repos/506310548
git clone --depth 1 --no-tags https://github.com/osafune/peridot_air.git f:/verilog_sva_gh_scraper/data/full_repos/497804965
git clone --depth 1 --no-tags https://github.com/winnieChen00/icdc_previous.git f:/verilog_sva_gh_scraper/data/full_repos/495808245
git clone --depth 1 --no-tags https://github.com/Hcque/arch.git f:/verilog_sva_gh_scraper/data/full_repos/496879230
git clone --depth 1 --no-tags https://github.com/ChienIKao/verilog_project.git f:/verilog_sva_gh_scraper/data/full_repos/496132432
git clone --depth 1 --no-tags https://github.com/1brahimmohamed/Bank-Line-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/502569114
git clone --depth 1 --no-tags https://github.com/VegaMario/VegaMario.git f:/verilog_sva_gh_scraper/data/full_repos/502579909
git clone --depth 1 --no-tags https://github.com/tanvirarafin/msu_sub.git f:/verilog_sva_gh_scraper/data/full_repos/503137469
git clone --depth 1 --no-tags https://github.com/JoseBarreto1/vga-verilog-move-object.git f:/verilog_sva_gh_scraper/data/full_repos/502347323
git clone --depth 1 --no-tags https://github.com/Brain-chun/Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/502008894
git clone --depth 1 --no-tags https://github.com/AppleChien/1102.git f:/verilog_sva_gh_scraper/data/full_repos/502858706
git clone --depth 1 --no-tags https://github.com/MMNVSarma/Digital-Alarm-Clock-using-Nexys-4-Artix-7-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/503482438
git clone --depth 1 --no-tags https://github.com/ALI11-2000/Open-MPW-Framework.git f:/verilog_sva_gh_scraper/data/full_repos/495525032
git clone --depth 1 --no-tags https://github.com/sedataskan/digital-design.git f:/verilog_sva_gh_scraper/data/full_repos/495100061
git clone --depth 1 --no-tags https://github.com/ibrahemdhade33/Advanced-Digital.git f:/verilog_sva_gh_scraper/data/full_repos/495905377
git clone --depth 1 --no-tags https://github.com/arpiths/RV32.git f:/verilog_sva_gh_scraper/data/full_repos/495276914
git clone --depth 1 --no-tags https://github.com/benstobbs/mfsc-example-project.git f:/verilog_sva_gh_scraper/data/full_repos/495770379
git clone --depth 1 --no-tags https://github.com/mikhailbuslaev/8-to-3-commutator.git f:/verilog_sva_gh_scraper/data/full_repos/495173149
git clone --depth 1 --no-tags https://github.com/Gavin125-tech/Bimode_design.git f:/verilog_sva_gh_scraper/data/full_repos/497554423
git clone --depth 1 --no-tags https://github.com/ahan321/mips-pipelined-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/497604366
git clone --depth 1 --no-tags https://github.com/waxters-osu/ece272_term_project.git f:/verilog_sva_gh_scraper/data/full_repos/497449890
git clone --depth 1 --no-tags https://github.com/quanta7/CUT-Circuit-Under-Test.git f:/verilog_sva_gh_scraper/data/full_repos/497105472
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab06-2022-1-grupo09-22-1-jopaju.git f:/verilog_sva_gh_scraper/data/full_repos/503854955
