

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Fri Apr 28 17:35:16 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        matrixmul
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.380|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1      |    ?|    ?|         2|          -|          -|     ?|    no    |
        |- Loop 2         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 2.1.1  |    ?|    ?|         3|          -|          -|     ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    652|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|     144|    232|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    236|
|Register         |        -|      -|     589|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      1|     733|   1120|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+--------------------------+---------+-------+-----+-----+
    |          Instance          |          Module          | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------+--------------------------+---------+-------+-----+-----+
    |matrixmul_AXILiteS_s_axi_U  |matrixmul_AXILiteS_s_axi  |        0|      0|  144|  232|
    +----------------------------+--------------------------+---------+-------+-----+-----+
    |Total                       |                          |        0|      0|  144|  232|
    +----------------------------+--------------------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |matrixmul_mac_mulbkb_U1  |matrixmul_mac_mulbkb  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +-------+---------------+---------+---+----+------+-----+------+-------------+
    | Memory|     Module    | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+---------------+---------+---+----+------+-----+------+-------------+
    |tmp_U  |matrixmul_tmp  |        2|  0|   0|  1024|   32|     1|        32768|
    +-------+---------------+---------+---+----+------+-----+------+-------------+
    |Total  |               |        2|  0|   0|  1024|   32|     1|        32768|
    +-------+---------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+-----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+-----+------------+------------+
    |i_1_fu_185_p2        |     +    |      0|  0|   39|          32|           1|
    |i_2_fu_233_p2        |     +    |      0|  0|   39|          32|           1|
    |j_1_fu_256_p2        |     +    |      0|  0|   39|          32|           1|
    |j_fu_208_p2          |     +    |      0|  0|   39|          32|           1|
    |k_1_fu_281_p2        |     +    |      0|  0|   39|          32|           1|
    |tmp_9_fu_218_p2      |     +    |      0|  0|   12|          12|          12|
    |tmp_s_fu_266_p2      |     +    |      0|  0|   12|          12|          12|
    |AB_1_load_A          |    and   |      0|  0|    2|           1|           1|
    |AB_1_load_B          |    and   |      0|  0|    2|           1|           1|
    |A_0_load_A           |    and   |      0|  0|    2|           1|           1|
    |A_0_load_B           |    and   |      0|  0|    2|           1|           1|
    |B_0_load_A           |    and   |      0|  0|    2|           1|           1|
    |B_0_load_B           |    and   |      0|  0|    2|           1|           1|
    |ap_block_state3_io   |    and   |      0|  0|    2|           1|           1|
    |AB_1_state_cmp_full  |   icmp   |      0|  0|    8|           2|           1|
    |A_0_state_cmp_full   |   icmp   |      0|  0|    8|           2|           1|
    |B_0_state_cmp_full   |   icmp   |      0|  0|    8|           2|           1|
    |exitcond1_fu_251_p2  |   icmp   |      0|  0|   18|          32|          32|
    |exitcond2_fu_228_p2  |   icmp   |      0|  0|   18|          32|          32|
    |exitcond3_fu_203_p2  |   icmp   |      0|  0|   18|          32|          32|
    |exitcond4_fu_180_p2  |   icmp   |      0|  0|   18|          32|          32|
    |exitcond_fu_276_p2   |   icmp   |      0|  0|   18|          32|          32|
    |ap_block_state8      |    or    |      0|  0|    2|           1|           1|
    |m_fu_162_p2          |    shl   |      0|  0|  101|           1|          32|
    |n_fu_168_p2          |    shl   |      0|  0|  101|           1|          32|
    |p_fu_174_p2          |    shl   |      0|  0|  101|           1|          32|
    +---------------------+----------+-------+---+-----+------------+------------+
    |Total                |          |      0|  0|  652|         361|         296|
    +---------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |AB_1_data_in    |  15|          3|   32|         96|
    |AB_1_data_out   |   9|          2|   32|         64|
    |AB_1_state      |  15|          3|    2|          6|
    |AB_TDATA_blk_n  |   9|          2|    1|          2|
    |A_0_data_out    |   9|          2|    8|         16|
    |A_0_state       |  15|          3|    2|          6|
    |A_TDATA_blk_n   |   9|          2|    1|          2|
    |B_0_data_out    |   9|          2|    8|         16|
    |B_0_state       |  15|          3|    2|          6|
    |B_TDATA_blk_n   |   9|          2|    1|          2|
    |ap_NS_fsm       |  47|         10|    1|         10|
    |i1_reg_107      |   9|          2|   32|         64|
    |i_reg_129       |   9|          2|   32|         64|
    |j1_reg_140      |   9|          2|   32|         64|
    |j2_reg_118      |   9|          2|   32|         64|
    |k_reg_151       |   9|          2|   32|         64|
    |tmp_address0    |  15|          3|   10|         30|
    |tmp_d0          |  15|          3|   32|         96|
    +----------------+----+-----------+-----+-----------+
    |Total           | 236|         50|  292|        672|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |AB_1_payload_A      |  32|   0|   32|          0|
    |AB_1_payload_B      |  32|   0|   32|          0|
    |AB_1_sel_rd         |   1|   0|    1|          0|
    |AB_1_sel_wr         |   1|   0|    1|          0|
    |AB_1_state          |   2|   0|    2|          0|
    |A_0_payload_A       |   8|   0|    8|          0|
    |A_0_payload_B       |   8|   0|    8|          0|
    |A_0_sel_rd          |   1|   0|    1|          0|
    |A_0_sel_wr          |   1|   0|    1|          0|
    |A_0_state           |   2|   0|    2|          0|
    |B_0_payload_A       |   8|   0|    8|          0|
    |B_0_payload_B       |   8|   0|    8|          0|
    |B_0_sel_rd          |   1|   0|    1|          0|
    |B_0_sel_wr          |   1|   0|    1|          0|
    |B_0_state           |   2|   0|    2|          0|
    |ap_CS_fsm           |   9|   0|    9|          0|
    |i1_reg_107          |  32|   0|   32|          0|
    |i_1_reg_324         |  32|   0|   32|          0|
    |i_2_reg_345         |  32|   0|   32|          0|
    |i_reg_129           |  32|   0|   32|          0|
    |j1_reg_140          |  32|   0|   32|          0|
    |j2_reg_118          |  32|   0|   32|          0|
    |j_1_reg_358         |  32|   0|   32|          0|
    |j_reg_337           |  32|   0|   32|          0|
    |k_1_reg_371         |  32|   0|   32|          0|
    |k_reg_151           |  32|   0|   32|          0|
    |m_reg_304           |  32|   0|   32|          0|
    |n_reg_309           |  32|   0|   32|          0|
    |p_reg_315           |  32|   0|   32|          0|
    |tmp_2_cast_reg_329  |   7|   0|   12|          5|
    |tmp_6_reg_376       |  32|   0|   32|          0|
    |tmp_8_cast_reg_350  |   7|   0|   12|          5|
    |tmp_addr_1_reg_363  |  10|   0|   10|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 589|   0|  599|         10|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    6|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    6|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_start                |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_done                 | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_ready                | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|A_TDATA                 |  in |    8|    axis    |       A      |    pointer   |
|A_TVALID                |  in |    1|    axis    |       A      |    pointer   |
|A_TREADY                | out |    1|    axis    |       A      |    pointer   |
|B_TDATA                 |  in |    8|    axis    |       B      |    pointer   |
|B_TVALID                |  in |    1|    axis    |       B      |    pointer   |
|B_TREADY                | out |    1|    axis    |       B      |    pointer   |
|AB_TDATA                | out |   32|    axis    |      AB      |    pointer   |
|AB_TVALID               | out |    1|    axis    |      AB      |    pointer   |
|AB_TREADY               |  in |    1|    axis    |      AB      |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

