\doxysubsubsubsection{RCC\+\_\+\+AHB1\+\_\+\+Peripherals}
\label{group___r_c_c___a_h_b1___peripherals}\index{RCC\_AHB1\_Peripherals@{RCC\_AHB1\_Peripherals}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOA}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOB}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOC}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOD}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOE}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOF}~((uint32\+\_\+t)0x00000020)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOG}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOH}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOI}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+Periph\+\_\+\+CRC}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+Periph\+\_\+\+FLITF}~((uint32\+\_\+t)0x00008000)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+Periph\+\_\+\+SRAM1}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+Periph\+\_\+\+SRAM2}~((uint32\+\_\+t)0x00020000)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+Periph\+\_\+\+BKPSRAM}~((uint32\+\_\+t)0x00040000)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+Periph\+\_\+\+CCMDATARAMEN}~((uint32\+\_\+t)0x00100000)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+Periph\+\_\+\+DMA1}~((uint32\+\_\+t)0x00200000)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+Periph\+\_\+\+DMA2}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+Periph\+\_\+\+ETH\+\_\+\+MAC}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+Periph\+\_\+\+ETH\+\_\+\+MAC\+\_\+\+Tx}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+Periph\+\_\+\+ETH\+\_\+\+MAC\+\_\+\+Rx}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+Periph\+\_\+\+ETH\+\_\+\+MAC\+\_\+\+PTP}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+Periph\+\_\+\+OTG\+\_\+\+HS}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+Periph\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI}~((uint32\+\_\+t)0x40000000)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+AHB1\+\_\+\+CLOCK\+\_\+\+PERIPH}(PERIPH)~((((PERIPH) \& 0x818\+BEE00) == 0x00) \&\& ((PERIPH) != 0x00))
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+AHB1\+\_\+\+RESET\+\_\+\+PERIPH}(PERIPH)~((((PERIPH) \& 0x\+DD9\+FEE00) == 0x00) \&\& ((PERIPH) != 0x00))
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+AHB1\+\_\+\+LPMODE\+\_\+\+PERIPH}(PERIPH)~((((PERIPH) \& 0x81986\+E00) == 0x00) \&\& ((PERIPH) != 0x00))
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\label{group___r_c_c___a_h_b1___peripherals_ga647f5c8de61a77084d4d0e6bdd344601} 
\index{RCC\_AHB1\_Peripherals@{RCC\_AHB1\_Peripherals}!IS\_RCC\_AHB1\_CLOCK\_PERIPH@{IS\_RCC\_AHB1\_CLOCK\_PERIPH}}
\index{IS\_RCC\_AHB1\_CLOCK\_PERIPH@{IS\_RCC\_AHB1\_CLOCK\_PERIPH}!RCC\_AHB1\_Peripherals@{RCC\_AHB1\_Peripherals}}
\doxysubsubsubsubsubsection{IS\_RCC\_AHB1\_CLOCK\_PERIPH}
{\footnotesize\ttfamily \#define IS\+\_\+\+RCC\+\_\+\+AHB1\+\_\+\+CLOCK\+\_\+\+PERIPH(\begin{DoxyParamCaption}\item[{}]{PERIPH }\end{DoxyParamCaption})~((((PERIPH) \& 0x818\+BEE00) == 0x00) \&\& ((PERIPH) != 0x00))}

\label{group___r_c_c___a_h_b1___peripherals_ga2a192b878ab81e83e804efd5dbd0195b} 
\index{RCC\_AHB1\_Peripherals@{RCC\_AHB1\_Peripherals}!IS\_RCC\_AHB1\_LPMODE\_PERIPH@{IS\_RCC\_AHB1\_LPMODE\_PERIPH}}
\index{IS\_RCC\_AHB1\_LPMODE\_PERIPH@{IS\_RCC\_AHB1\_LPMODE\_PERIPH}!RCC\_AHB1\_Peripherals@{RCC\_AHB1\_Peripherals}}
\doxysubsubsubsubsubsection{IS\_RCC\_AHB1\_LPMODE\_PERIPH}
{\footnotesize\ttfamily \#define IS\+\_\+\+RCC\+\_\+\+AHB1\+\_\+\+LPMODE\+\_\+\+PERIPH(\begin{DoxyParamCaption}\item[{}]{PERIPH }\end{DoxyParamCaption})~((((PERIPH) \& 0x81986\+E00) == 0x00) \&\& ((PERIPH) != 0x00))}

\label{group___r_c_c___a_h_b1___peripherals_gaa9369bfafdf69d7398ae04711bc097d0} 
\index{RCC\_AHB1\_Peripherals@{RCC\_AHB1\_Peripherals}!IS\_RCC\_AHB1\_RESET\_PERIPH@{IS\_RCC\_AHB1\_RESET\_PERIPH}}
\index{IS\_RCC\_AHB1\_RESET\_PERIPH@{IS\_RCC\_AHB1\_RESET\_PERIPH}!RCC\_AHB1\_Peripherals@{RCC\_AHB1\_Peripherals}}
\doxysubsubsubsubsubsection{IS\_RCC\_AHB1\_RESET\_PERIPH}
{\footnotesize\ttfamily \#define IS\+\_\+\+RCC\+\_\+\+AHB1\+\_\+\+RESET\+\_\+\+PERIPH(\begin{DoxyParamCaption}\item[{}]{PERIPH }\end{DoxyParamCaption})~((((PERIPH) \& 0x\+DD9\+FEE00) == 0x00) \&\& ((PERIPH) != 0x00))}

\label{group___r_c_c___a_h_b1___peripherals_ga5c43076e3c58665332122f2da55f885f} 
\index{RCC\_AHB1\_Peripherals@{RCC\_AHB1\_Peripherals}!RCC\_AHB1Periph\_BKPSRAM@{RCC\_AHB1Periph\_BKPSRAM}}
\index{RCC\_AHB1Periph\_BKPSRAM@{RCC\_AHB1Periph\_BKPSRAM}!RCC\_AHB1\_Peripherals@{RCC\_AHB1\_Peripherals}}
\doxysubsubsubsubsubsection{RCC\_AHB1Periph\_BKPSRAM}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+Periph\+\_\+\+BKPSRAM~((uint32\+\_\+t)0x00040000)}

\label{group___r_c_c___a_h_b1___peripherals_ga85a1df0763fa42208189a738b2a4d9c1} 
\index{RCC\_AHB1\_Peripherals@{RCC\_AHB1\_Peripherals}!RCC\_AHB1Periph\_CCMDATARAMEN@{RCC\_AHB1Periph\_CCMDATARAMEN}}
\index{RCC\_AHB1Periph\_CCMDATARAMEN@{RCC\_AHB1Periph\_CCMDATARAMEN}!RCC\_AHB1\_Peripherals@{RCC\_AHB1\_Peripherals}}
\doxysubsubsubsubsubsection{RCC\_AHB1Periph\_CCMDATARAMEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+Periph\+\_\+\+CCMDATARAMEN~((uint32\+\_\+t)0x00100000)}

\label{group___r_c_c___a_h_b1___peripherals_ga7314a410cea5a4e45cd6c98f91014379} 
\index{RCC\_AHB1\_Peripherals@{RCC\_AHB1\_Peripherals}!RCC\_AHB1Periph\_CRC@{RCC\_AHB1Periph\_CRC}}
\index{RCC\_AHB1Periph\_CRC@{RCC\_AHB1Periph\_CRC}!RCC\_AHB1\_Peripherals@{RCC\_AHB1\_Peripherals}}
\doxysubsubsubsubsubsection{RCC\_AHB1Periph\_CRC}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+Periph\+\_\+\+CRC~((uint32\+\_\+t)0x00001000)}

\label{group___r_c_c___a_h_b1___peripherals_ga2353b6d37cf54175b6a5b71038d7ae1e} 
\index{RCC\_AHB1\_Peripherals@{RCC\_AHB1\_Peripherals}!RCC\_AHB1Periph\_DMA1@{RCC\_AHB1Periph\_DMA1}}
\index{RCC\_AHB1Periph\_DMA1@{RCC\_AHB1Periph\_DMA1}!RCC\_AHB1\_Peripherals@{RCC\_AHB1\_Peripherals}}
\doxysubsubsubsubsubsection{RCC\_AHB1Periph\_DMA1}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+Periph\+\_\+\+DMA1~((uint32\+\_\+t)0x00200000)}

\label{group___r_c_c___a_h_b1___peripherals_ga18b2ad600629e2b0a87553167c63d417} 
\index{RCC\_AHB1\_Peripherals@{RCC\_AHB1\_Peripherals}!RCC\_AHB1Periph\_DMA2@{RCC\_AHB1Periph\_DMA2}}
\index{RCC\_AHB1Periph\_DMA2@{RCC\_AHB1Periph\_DMA2}!RCC\_AHB1\_Peripherals@{RCC\_AHB1\_Peripherals}}
\doxysubsubsubsubsubsection{RCC\_AHB1Periph\_DMA2}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+Periph\+\_\+\+DMA2~((uint32\+\_\+t)0x00400000)}

\label{group___r_c_c___a_h_b1___peripherals_gafe79098122ff46546939086ccf6f4658} 
\index{RCC\_AHB1\_Peripherals@{RCC\_AHB1\_Peripherals}!RCC\_AHB1Periph\_ETH\_MAC@{RCC\_AHB1Periph\_ETH\_MAC}}
\index{RCC\_AHB1Periph\_ETH\_MAC@{RCC\_AHB1Periph\_ETH\_MAC}!RCC\_AHB1\_Peripherals@{RCC\_AHB1\_Peripherals}}
\doxysubsubsubsubsubsection{RCC\_AHB1Periph\_ETH\_MAC}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+Periph\+\_\+\+ETH\+\_\+\+MAC~((uint32\+\_\+t)0x02000000)}

\label{group___r_c_c___a_h_b1___peripherals_ga8a9a214e3a1ff169359ba066a46a2ce8} 
\index{RCC\_AHB1\_Peripherals@{RCC\_AHB1\_Peripherals}!RCC\_AHB1Periph\_ETH\_MAC\_PTP@{RCC\_AHB1Periph\_ETH\_MAC\_PTP}}
\index{RCC\_AHB1Periph\_ETH\_MAC\_PTP@{RCC\_AHB1Periph\_ETH\_MAC\_PTP}!RCC\_AHB1\_Peripherals@{RCC\_AHB1\_Peripherals}}
\doxysubsubsubsubsubsection{RCC\_AHB1Periph\_ETH\_MAC\_PTP}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+Periph\+\_\+\+ETH\+\_\+\+MAC\+\_\+\+PTP~((uint32\+\_\+t)0x10000000)}

\label{group___r_c_c___a_h_b1___peripherals_gacabda9afb562d0cd0888af9dd455dc88} 
\index{RCC\_AHB1\_Peripherals@{RCC\_AHB1\_Peripherals}!RCC\_AHB1Periph\_ETH\_MAC\_Rx@{RCC\_AHB1Periph\_ETH\_MAC\_Rx}}
\index{RCC\_AHB1Periph\_ETH\_MAC\_Rx@{RCC\_AHB1Periph\_ETH\_MAC\_Rx}!RCC\_AHB1\_Peripherals@{RCC\_AHB1\_Peripherals}}
\doxysubsubsubsubsubsection{RCC\_AHB1Periph\_ETH\_MAC\_Rx}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+Periph\+\_\+\+ETH\+\_\+\+MAC\+\_\+\+Rx~((uint32\+\_\+t)0x08000000)}

\label{group___r_c_c___a_h_b1___peripherals_gabd21e7036567b9fc67c631fb9487ef3e} 
\index{RCC\_AHB1\_Peripherals@{RCC\_AHB1\_Peripherals}!RCC\_AHB1Periph\_ETH\_MAC\_Tx@{RCC\_AHB1Periph\_ETH\_MAC\_Tx}}
\index{RCC\_AHB1Periph\_ETH\_MAC\_Tx@{RCC\_AHB1Periph\_ETH\_MAC\_Tx}!RCC\_AHB1\_Peripherals@{RCC\_AHB1\_Peripherals}}
\doxysubsubsubsubsubsection{RCC\_AHB1Periph\_ETH\_MAC\_Tx}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+Periph\+\_\+\+ETH\+\_\+\+MAC\+\_\+\+Tx~((uint32\+\_\+t)0x04000000)}

\label{group___r_c_c___a_h_b1___peripherals_gab5efbe63b3089fe814aa078646d76525} 
\index{RCC\_AHB1\_Peripherals@{RCC\_AHB1\_Peripherals}!RCC\_AHB1Periph\_FLITF@{RCC\_AHB1Periph\_FLITF}}
\index{RCC\_AHB1Periph\_FLITF@{RCC\_AHB1Periph\_FLITF}!RCC\_AHB1\_Peripherals@{RCC\_AHB1\_Peripherals}}
\doxysubsubsubsubsubsection{RCC\_AHB1Periph\_FLITF}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+Periph\+\_\+\+FLITF~((uint32\+\_\+t)0x00008000)}

\label{group___r_c_c___a_h_b1___peripherals_ga5196856bff085276016540e4c9c1dcf3} 
\index{RCC\_AHB1\_Peripherals@{RCC\_AHB1\_Peripherals}!RCC\_AHB1Periph\_GPIOA@{RCC\_AHB1Periph\_GPIOA}}
\index{RCC\_AHB1Periph\_GPIOA@{RCC\_AHB1Periph\_GPIOA}!RCC\_AHB1\_Peripherals@{RCC\_AHB1\_Peripherals}}
\doxysubsubsubsubsubsection{RCC\_AHB1Periph\_GPIOA}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOA~((uint32\+\_\+t)0x00000001)}

\label{group___r_c_c___a_h_b1___peripherals_gaedb0761871ce9a0681ffdcad6ec47ea6} 
\index{RCC\_AHB1\_Peripherals@{RCC\_AHB1\_Peripherals}!RCC\_AHB1Periph\_GPIOB@{RCC\_AHB1Periph\_GPIOB}}
\index{RCC\_AHB1Periph\_GPIOB@{RCC\_AHB1Periph\_GPIOB}!RCC\_AHB1\_Peripherals@{RCC\_AHB1\_Peripherals}}
\doxysubsubsubsubsubsection{RCC\_AHB1Periph\_GPIOB}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOB~((uint32\+\_\+t)0x00000002)}

\label{group___r_c_c___a_h_b1___peripherals_ga41aceda5be7d382dd5fa321f5ca5c32f} 
\index{RCC\_AHB1\_Peripherals@{RCC\_AHB1\_Peripherals}!RCC\_AHB1Periph\_GPIOC@{RCC\_AHB1Periph\_GPIOC}}
\index{RCC\_AHB1Periph\_GPIOC@{RCC\_AHB1Periph\_GPIOC}!RCC\_AHB1\_Peripherals@{RCC\_AHB1\_Peripherals}}
\doxysubsubsubsubsubsection{RCC\_AHB1Periph\_GPIOC}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOC~((uint32\+\_\+t)0x00000004)}

\label{group___r_c_c___a_h_b1___peripherals_ga1d8fb07f858f198aaff77c71675f175d} 
\index{RCC\_AHB1\_Peripherals@{RCC\_AHB1\_Peripherals}!RCC\_AHB1Periph\_GPIOD@{RCC\_AHB1Periph\_GPIOD}}
\index{RCC\_AHB1Periph\_GPIOD@{RCC\_AHB1Periph\_GPIOD}!RCC\_AHB1\_Peripherals@{RCC\_AHB1\_Peripherals}}
\doxysubsubsubsubsubsection{RCC\_AHB1Periph\_GPIOD}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOD~((uint32\+\_\+t)0x00000008)}

\label{group___r_c_c___a_h_b1___peripherals_gacbb8dbcf9db386727551c2f6d83a264b} 
\index{RCC\_AHB1\_Peripherals@{RCC\_AHB1\_Peripherals}!RCC\_AHB1Periph\_GPIOE@{RCC\_AHB1Periph\_GPIOE}}
\index{RCC\_AHB1Periph\_GPIOE@{RCC\_AHB1Periph\_GPIOE}!RCC\_AHB1\_Peripherals@{RCC\_AHB1\_Peripherals}}
\doxysubsubsubsubsubsection{RCC\_AHB1Periph\_GPIOE}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOE~((uint32\+\_\+t)0x00000010)}

\label{group___r_c_c___a_h_b1___peripherals_ga8f2001b801c7fe584ea1f6e9ab5c3274} 
\index{RCC\_AHB1\_Peripherals@{RCC\_AHB1\_Peripherals}!RCC\_AHB1Periph\_GPIOF@{RCC\_AHB1Periph\_GPIOF}}
\index{RCC\_AHB1Periph\_GPIOF@{RCC\_AHB1Periph\_GPIOF}!RCC\_AHB1\_Peripherals@{RCC\_AHB1\_Peripherals}}
\doxysubsubsubsubsubsection{RCC\_AHB1Periph\_GPIOF}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOF~((uint32\+\_\+t)0x00000020)}

\label{group___r_c_c___a_h_b1___peripherals_ga3e0023a2f4f4cc853c97868e317e9d29} 
\index{RCC\_AHB1\_Peripherals@{RCC\_AHB1\_Peripherals}!RCC\_AHB1Periph\_GPIOG@{RCC\_AHB1Periph\_GPIOG}}
\index{RCC\_AHB1Periph\_GPIOG@{RCC\_AHB1Periph\_GPIOG}!RCC\_AHB1\_Peripherals@{RCC\_AHB1\_Peripherals}}
\doxysubsubsubsubsubsection{RCC\_AHB1Periph\_GPIOG}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOG~((uint32\+\_\+t)0x00000040)}

\label{group___r_c_c___a_h_b1___peripherals_ga073b5753f347cab954917b6952fcc2bf} 
\index{RCC\_AHB1\_Peripherals@{RCC\_AHB1\_Peripherals}!RCC\_AHB1Periph\_GPIOH@{RCC\_AHB1Periph\_GPIOH}}
\index{RCC\_AHB1Periph\_GPIOH@{RCC\_AHB1Periph\_GPIOH}!RCC\_AHB1\_Peripherals@{RCC\_AHB1\_Peripherals}}
\doxysubsubsubsubsubsection{RCC\_AHB1Periph\_GPIOH}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOH~((uint32\+\_\+t)0x00000080)}

\label{group___r_c_c___a_h_b1___peripherals_ga0c524d44daec48e06fbbb9e2105b3ca4} 
\index{RCC\_AHB1\_Peripherals@{RCC\_AHB1\_Peripherals}!RCC\_AHB1Periph\_GPIOI@{RCC\_AHB1Periph\_GPIOI}}
\index{RCC\_AHB1Periph\_GPIOI@{RCC\_AHB1Periph\_GPIOI}!RCC\_AHB1\_Peripherals@{RCC\_AHB1\_Peripherals}}
\doxysubsubsubsubsubsection{RCC\_AHB1Periph\_GPIOI}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOI~((uint32\+\_\+t)0x00000100)}

\label{group___r_c_c___a_h_b1___peripherals_ga4280a7954d21649a4496fe85d734e861} 
\index{RCC\_AHB1\_Peripherals@{RCC\_AHB1\_Peripherals}!RCC\_AHB1Periph\_OTG\_HS@{RCC\_AHB1Periph\_OTG\_HS}}
\index{RCC\_AHB1Periph\_OTG\_HS@{RCC\_AHB1Periph\_OTG\_HS}!RCC\_AHB1\_Peripherals@{RCC\_AHB1\_Peripherals}}
\doxysubsubsubsubsubsection{RCC\_AHB1Periph\_OTG\_HS}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+Periph\+\_\+\+OTG\+\_\+\+HS~((uint32\+\_\+t)0x20000000)}

\label{group___r_c_c___a_h_b1___peripherals_gae23c1fbf41d63d4a122d726cc7051107} 
\index{RCC\_AHB1\_Peripherals@{RCC\_AHB1\_Peripherals}!RCC\_AHB1Periph\_OTG\_HS\_ULPI@{RCC\_AHB1Periph\_OTG\_HS\_ULPI}}
\index{RCC\_AHB1Periph\_OTG\_HS\_ULPI@{RCC\_AHB1Periph\_OTG\_HS\_ULPI}!RCC\_AHB1\_Peripherals@{RCC\_AHB1\_Peripherals}}
\doxysubsubsubsubsubsection{RCC\_AHB1Periph\_OTG\_HS\_ULPI}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+Periph\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI~((uint32\+\_\+t)0x40000000)}

\label{group___r_c_c___a_h_b1___peripherals_ga34053b56adc7175ac4bcf9b5e02bbc40} 
\index{RCC\_AHB1\_Peripherals@{RCC\_AHB1\_Peripherals}!RCC\_AHB1Periph\_SRAM1@{RCC\_AHB1Periph\_SRAM1}}
\index{RCC\_AHB1Periph\_SRAM1@{RCC\_AHB1Periph\_SRAM1}!RCC\_AHB1\_Peripherals@{RCC\_AHB1\_Peripherals}}
\doxysubsubsubsubsubsection{RCC\_AHB1Periph\_SRAM1}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+Periph\+\_\+\+SRAM1~((uint32\+\_\+t)0x00010000)}

\label{group___r_c_c___a_h_b1___peripherals_gaa28c3681e26ac56481a715c40c98b5d6} 
\index{RCC\_AHB1\_Peripherals@{RCC\_AHB1\_Peripherals}!RCC\_AHB1Periph\_SRAM2@{RCC\_AHB1Periph\_SRAM2}}
\index{RCC\_AHB1Periph\_SRAM2@{RCC\_AHB1Periph\_SRAM2}!RCC\_AHB1\_Peripherals@{RCC\_AHB1\_Peripherals}}
\doxysubsubsubsubsubsection{RCC\_AHB1Periph\_SRAM2}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+Periph\+\_\+\+SRAM2~((uint32\+\_\+t)0x00020000)}

