#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Nov 19 17:27:07 2020
# Process ID: 22755
# Current directory: /home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/scripts/test_poc_new_drr
# Command line: vivado
# Log file: /home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/scripts/test_poc_new_drr/vivado.log
# Journal file: /home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/scripts/test_poc_new_drr/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/jkchoi/Desktop/project_demo/simple_sume_switch/hw/project/simple_sume_switch.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/jkchoi/Desktop/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/coe/addr_table.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jkchoi/Desktop/project_demo/simple_sume_switch/hw/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.2/data/ip'.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [IP_Flow 19-3664] IP 'bd_7ad4_xpcs_0' generated file not found '/home/jkchoi/Desktop/project_demo/simple_sume_switch/hw/.Xil/Vivado-10966-jkchoi-KU/coregen/bd_7ad4_xpcs_0_1/elaborate/configure_gt.tcl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bd_a1aa_xpcs_0' generated file not found '/home/jkchoi/Desktop/project_demo/simple_sume_switch/hw/.Xil/Vivado-10966-jkchoi-KU/coregen/bd_a1aa_xpcs_0_2/elaborate/configure_gt.tcl'. Please regenerate to continue.
INFO: [Common 17-344] 'open_project' was cancelled
open_project /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/test/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.2/data/ip'.
generate_target Simulation [get_files /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/identifier_ip/identifier_ip.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'identifier_ip'...
export_ip_user_files -of_objects [get_files /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/identifier_ip/identifier_ip.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/identifier_ip/identifier_ip.xci] -directory /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.ip_user_files/sim_scripts -ip_user_files_dir /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.ip_user_files -ipstatic_source_dir /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.cache/compile_simlib/modelsim} {questa=/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.cache/compile_simlib/questa} {ies=/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.cache/compile_simlib/ies} {xcelium=/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.cache/compile_simlib/xcelium} {vcs=/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.cache/compile_simlib/vcs} {riviera=/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.sim/sim_1/behav/xsim/addr_table_12_4096_with_coe.mif'
INFO: [SIM-utils-43] Exported '/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.sim/sim_1/behav/xsim/addr_table.coe'
INFO: [SIM-utils-43] Exported '/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.sim/sim_1/behav/xsim/identifier_ip.mif'
INFO: [SIM-utils-43] Exported '/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.sim/sim_1/behav/xsim/id_rom16x32.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.ip_user_files/bd/control_sub/ip/control_sub_axi_clock_converter_0_0/sim/control_sub_axi_clock_converter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_sub_axi_clock_converter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.ip_user_files/bd/control_sub/ip/control_sub_xbar_0/sim/control_sub_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_sub_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.ip_user_files/bd/control_sub/ip/control_sub_s00_mmu_0/sim/control_sub_s00_mmu_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_sub_s00_mmu_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.ip_user_files/bd/control_sub/ip/control_sub_m07_data_fifo_0/sim/control_sub_m07_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_sub_m07_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.ip_user_files/bd/control_sub/ip/control_sub_m06_data_fifo_0/sim/control_sub_m06_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_sub_m06_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.ip_user_files/bd/control_sub/ip/control_sub_m05_data_fifo_0/sim/control_sub_m05_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_sub_m05_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.ip_user_files/bd/control_sub/ip/control_sub_m04_data_fifo_0/sim/control_sub_m04_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_sub_m04_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.ip_user_files/bd/control_sub/ip/control_sub_m03_data_fifo_0/sim/control_sub_m03_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_sub_m03_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.ip_user_files/bd/control_sub/ip/control_sub_m02_data_fifo_0/sim/control_sub_m02_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_sub_m02_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.ip_user_files/bd/control_sub/ip/control_sub_m01_data_fifo_0/sim/control_sub_m01_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_sub_m01_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.ip_user_files/bd/control_sub/ip/control_sub_m00_data_fifo_0/sim/control_sub_m00_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_sub_m00_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.ip_user_files/bd/control_sub/ip/control_sub_s00_data_fifo_0/sim/control_sub_s00_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_sub_s00_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.ip_user_files/bd/control_sub/ip/control_sub_auto_pc_0/sim/control_sub_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_sub_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.ip_user_files/bd/control_sub/sim/control_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_sub
INFO: [VRFC 10-311] analyzing module control_sub_axi_interconnect_0_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_35MSE9
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_159MA5B
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_1UHPQGS
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_V7OM1U
INFO: [VRFC 10-311] analyzing module m04_couplers_imp_73P722
INFO: [VRFC 10-311] analyzing module m05_couplers_imp_1194TWK
INFO: [VRFC 10-311] analyzing module m06_couplers_imp_1YASCCN
INFO: [VRFC 10-311] analyzing module m07_couplers_imp_RC6YHL
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1S77UJ5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_record_ip4/hdl/axis_sim_record.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_sim_record
WARNING: [VRFC 10-756] identifier state is used before its declaration [/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_record_ip4/hdl/axis_sim_record.v:93]
WARNING: [VRFC 10-756] identifier ready_count is used before its declaration [/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_record_ip4/hdl/axis_sim_record.v:94]
WARNING: [VRFC 10-756] identifier not_ready_count is used before its declaration [/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_record_ip4/hdl/axis_sim_record.v:95]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_record_ip4/sim/axis_sim_record_ip4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_sim_record_ip4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_record_ip3/hdl/axis_sim_record.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_sim_record
WARNING: [VRFC 10-756] identifier state is used before its declaration [/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_record_ip3/hdl/axis_sim_record.v:93]
WARNING: [VRFC 10-756] identifier ready_count is used before its declaration [/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_record_ip3/hdl/axis_sim_record.v:94]
WARNING: [VRFC 10-756] identifier not_ready_count is used before its declaration [/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_record_ip3/hdl/axis_sim_record.v:95]
WARNING: [VRFC 10-2845] overwriting previous definition of module axis_sim_record [/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_record_ip3/hdl/axis_sim_record.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_record_ip3/sim/axis_sim_record_ip3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_sim_record_ip3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_record_ip2/hdl/axis_sim_record.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_sim_record
WARNING: [VRFC 10-756] identifier state is used before its declaration [/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_record_ip2/hdl/axis_sim_record.v:93]
WARNING: [VRFC 10-756] identifier ready_count is used before its declaration [/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_record_ip2/hdl/axis_sim_record.v:94]
WARNING: [VRFC 10-756] identifier not_ready_count is used before its declaration [/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_record_ip2/hdl/axis_sim_record.v:95]
WARNING: [VRFC 10-2845] overwriting previous definition of module axis_sim_record [/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_record_ip2/hdl/axis_sim_record.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_record_ip2/sim/axis_sim_record_ip2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_sim_record_ip2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_record_ip1/hdl/axis_sim_record.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_sim_record
WARNING: [VRFC 10-756] identifier state is used before its declaration [/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_record_ip1/hdl/axis_sim_record.v:93]
WARNING: [VRFC 10-756] identifier ready_count is used before its declaration [/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_record_ip1/hdl/axis_sim_record.v:94]
WARNING: [VRFC 10-756] identifier not_ready_count is used before its declaration [/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_record_ip1/hdl/axis_sim_record.v:95]
WARNING: [VRFC 10-2845] overwriting previous definition of module axis_sim_record [/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_record_ip1/hdl/axis_sim_record.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_record_ip1/sim/axis_sim_record_ip1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_sim_record_ip1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_record_ip0/hdl/axis_sim_record.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_sim_record
WARNING: [VRFC 10-756] identifier state is used before its declaration [/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_record_ip0/hdl/axis_sim_record.v:93]
WARNING: [VRFC 10-756] identifier ready_count is used before its declaration [/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_record_ip0/hdl/axis_sim_record.v:94]
WARNING: [VRFC 10-756] identifier not_ready_count is used before its declaration [/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_record_ip0/hdl/axis_sim_record.v:95]
WARNING: [VRFC 10-2845] overwriting previous definition of module axis_sim_record [/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_record_ip0/hdl/axis_sim_record.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_record_ip0/sim/axis_sim_record_ip0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_sim_record_ip0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/identifier_ip/sim/identifier_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module identifier_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/buffer_pifo_32_4096/sim/buffer_pifo_32_4096.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_pifo_32_4096
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/buffer_meta_128_4096/sim/buffer_meta_128_4096.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_meta_128_4096
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/buffer_pkt_289_4096/sim/buffer_pkt_289_4096.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_pkt_289_4096
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/addr_table_12_4096_with_coe/sim/addr_table_12_4096_with_coe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_table_12_4096_with_coe
xvhdl --incr --relax -prj top_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 7319ef75cd7e4827a92324ffa37b05f9 --incr --debug typical --relax --mt 8 -d SIMULATION=1 -L xil_defaultlib -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_infrastructure_v1_1_0 -L fifo_generator_v13_2_2 -L axi_clock_converter_v2_1_16 -L generic_baseblocks_v2_1_0 -L axi_register_slice_v2_1_17 -L axi_data_fifo_v2_1_16 -L axi_crossbar_v2_1_18 -L axi_mmu_v2_1_15 -L axi_protocol_converter_v2_1_17 -L blk_mem_gen_v8_4_1 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v1_1_18 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_0_15 -L xbip_dsp48_mult_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L div_gen_v5_1_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port pcie_7x_mgt_rxn [/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/hdl/top_tb.v:115]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port pcie_7x_mgt_rxp [/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/hdl/top_tb.v:116]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port pcie_7x_mgt_txn [/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/hdl/top_tb.v:117]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port pcie_7x_mgt_txp [/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/hdl/top_tb.v:118]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port i2c_reset [/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/hdl/top_tb.v:139]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 23 for port S0_AXI_AWADDR [/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/hdl/top_sim.v:529]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 23 for port S0_AXI_ARADDR [/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/hdl/top_sim.v:535]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 23 for port S1_AXI_AWADDR [/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/hdl/top_sim.v:547]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 23 for port S1_AXI_ARADDR [/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/hdl/top_sim.v:553]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 23 for port S2_AXI_AWADDR [/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/hdl/top_sim.v:565]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 23 for port S2_AXI_ARADDR [/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/hdl/top_sim.v:571]
WARNING: [VRFC 10-278] actual bit length 23 differs from formal bit length 12 for port S_AXI_AWADDR [/home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/templates/nf_datapath/nf_datapath.v:272]
WARNING: [VRFC 10-278] actual bit length 23 differs from formal bit length 12 for port S_AXI_ARADDR [/home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/templates/nf_datapath/nf_datapath.v:278]
WARNING: [VRFC 10-278] actual bit length 23 differs from formal bit length 12 for port S_AXI_AWADDR [/home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/templates/nf_datapath/nf_datapath.v:314]
WARNING: [VRFC 10-278] actual bit length 23 differs from formal bit length 12 for port S_AXI_ARADDR [/home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/templates/nf_datapath/nf_datapath.v:320]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 11 for port control_S_AXI_AWADDR [/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/wrapper/nf_sume_sdnet.v:195]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 11 for port control_S_AXI_ARADDR [/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/wrapper/nf_sume_sdnet.v:205]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 100fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package div_gen_v5_1_13.div_gen_v5_1_13_viv_comp
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_5.xbip_bram18k_v3_0_5_pkg
Compiling package div_gen_v5_1_13.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_13.pkg_addsub
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.axis_sim_pkg
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUFDS_GTE2
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.BUFGCE_default
Compiling module unisims_ver.BUFH
Compiling module xil_defaultlib.clk_wiz_ip_clk_wiz
Compiling module xil_defaultlib.clk_wiz_ip
Compiling module xil_defaultlib.axi_clocking
Compiling module xil_defaultlib.small_fifo(WIDTH=417,MAX_DEPTH_B...
Compiling module xil_defaultlib.fallthrough_small_fifo(WIDTH=417...
Compiling module xil_defaultlib.input_arbiter_cpu_regs(C_BASE_AD...
Compiling module xil_defaultlib.input_arbiter(C_BASEADDR=32'b010...
Compiling module xil_defaultlib.input_arbiter_ip
Compiling module xil_defaultlib.sume_to_sdnet
Compiling module xil_defaultlib.S_RESETTER_line
Compiling module xil_defaultlib.S_RESETTER_lookup
Compiling module xil_defaultlib.S_RESETTER_control
Compiling module xil_defaultlib.TopParser_t_EngineStage_0_ErrorC...
Compiling module xil_defaultlib.TopParser_t_EngineStage_0_Extrac...
Compiling module xil_defaultlib.TopParser_t_start_compute_p_ethe...
Compiling module xil_defaultlib.TopParser_t_start_compute_p_ethe...
Compiling module xil_defaultlib.TopParser_t_start_compute_p_ethe...
Compiling module xil_defaultlib.TopParser_t_start_compute_p_ethe...
Compiling module xil_defaultlib.TopParser_t_start_compute_TopPar...
Compiling module xil_defaultlib.TopParser_t_start_compute_user_m...
Compiling module xil_defaultlib.TopParser_t_start_compute_user_m...
Compiling module xil_defaultlib.TopParser_t_start_compute_user_m...
Compiling module xil_defaultlib.TopParser_t_start_compute_user_m...
Compiling module xil_defaultlib.TopParser_t_start_compute_digest...
Compiling module xil_defaultlib.TopParser_t_start_compute_contro...
Compiling module xil_defaultlib.TopParser_t_start_compute_contro...
Compiling module xil_defaultlib.TopParser_t_start
Compiling module xil_defaultlib.TopParser_t_reject_compute_contr...
Compiling module xil_defaultlib.TopParser_t_reject_compute_contr...
Compiling module xil_defaultlib.TopParser_t_reject
Compiling module xil_defaultlib.TopParser_t_EngineStage_0_TupleF...
Compiling module xil_defaultlib.TopParser_t_EngineStage_0
Compiling module xil_defaultlib.TopParser_t_EngineStage_1_ErrorC...
Compiling module xil_defaultlib.TopParser_t_accept_compute_contr...
Compiling module xil_defaultlib.TopParser_t_accept_compute_contr...
Compiling module xil_defaultlib.TopParser_t_accept
Compiling module xil_defaultlib.TopParser_t_EngineStage_1
Compiling module xil_defaultlib.TopParser_t_Engine
Compiling module xil_defaultlib.TopParser_t
Compiling module xil_defaultlib.TopPipe_lvl_t_setup_compute_cont...
Compiling module xil_defaultlib.TopPipe_lvl_t_setup_compute_cont...
Compiling module xil_defaultlib.TopPipe_lvl_t_setup
Compiling module xil_defaultlib.TopPipe_lvl_t_EngineStage_0
Compiling module xil_defaultlib.TopPipe_lvl_t_Engine
Compiling module xil_defaultlib.TopPipe_lvl_t
Compiling module xil_defaultlib.TopPipe_lvl_0_t_act_sec_compute_...
Compiling module xil_defaultlib.TopPipe_lvl_0_t_act_sec_compute_...
Compiling module xil_defaultlib.TopPipe_lvl_0_t_act_sec_compute_...
Compiling module xil_defaultlib.TopPipe_lvl_0_t_act_sec_compute_...
Compiling module xil_defaultlib.TopPipe_lvl_0_t_act_sec_compute_...
Compiling module xil_defaultlib.TopPipe_lvl_0_t_act_sec_compute_...
Compiling module xil_defaultlib.TopPipe_lvl_0_t_act_sec
Compiling module xil_defaultlib.TopPipe_lvl_0_t_EngineStage_0
Compiling module xil_defaultlib.TopPipe_lvl_0_t_local_end_comput...
Compiling module xil_defaultlib.TopPipe_lvl_0_t_local_end_comput...
Compiling module xil_defaultlib.TopPipe_lvl_0_t_local_end
Compiling module xil_defaultlib.TopPipe_lvl_0_t_EngineStage_1
Compiling module xil_defaultlib.TopPipe_lvl_0_t_Engine
Compiling module xil_defaultlib.TopPipe_lvl_0_t
Compiling module xil_defaultlib.tin_timestamp_0_t
Compiling module xil_defaultlib.TopPipe_lvl_1_t_local_start_comp...
Compiling module xil_defaultlib.TopPipe_lvl_1_t_local_start_comp...
Compiling module xil_defaultlib.TopPipe_lvl_1_t_local_start
Compiling module xil_defaultlib.TopPipe_lvl_1_t_EngineStage_0
Compiling module xil_defaultlib.TopPipe_lvl_1_t_tin_timestamp_se...
Compiling module xil_defaultlib.TopPipe_lvl_1_t_tin_timestamp_se...
Compiling module xil_defaultlib.TopPipe_lvl_1_t_tin_timestamp_se...
Compiling module xil_defaultlib.TopPipe_lvl_1_t_tin_timestamp_se...
Compiling module xil_defaultlib.TopPipe_lvl_1_t_EngineStage_1
Compiling module xil_defaultlib.TopPipe_lvl_1_t_split_act_sec_co...
Compiling module xil_defaultlib.TopPipe_lvl_1_t_split_act_sec_co...
Compiling module xil_defaultlib.TopPipe_lvl_1_t_split_act_sec_co...
Compiling module xil_defaultlib.TopPipe_lvl_1_t_split_act_sec_co...
Compiling module xil_defaultlib.TopPipe_lvl_1_t_split_act_sec_co...
Compiling module xil_defaultlib.TopPipe_lvl_1_t_split_act_sec
Compiling module xil_defaultlib.TopPipe_lvl_1_t_EngineStage_2
Compiling module xil_defaultlib.TopPipe_lvl_1_t_local_end_0_comp...
Compiling module xil_defaultlib.TopPipe_lvl_1_t_local_end_0_comp...
Compiling module xil_defaultlib.TopPipe_lvl_1_t_local_end_0
Compiling module xil_defaultlib.TopPipe_lvl_1_t_EngineStage_3
Compiling module xil_defaultlib.TopPipe_lvl_1_t_Engine
Compiling module xil_defaultlib.TopPipe_lvl_1_t
Compiling module xil_defaultlib.table_l1_switch_t_Hash_Lookup
Compiling module xil_defaultlib.xpm_memory_base(MEMORY_SIZE=416,...
Compiling module xil_defaultlib.xpm_memory_tdpram(MEMORY_SIZE=41...
Compiling module xil_defaultlib.table_l1_switch_t_RamR1RW1
Compiling module xil_defaultlib.table_l1_switch_t_Cam
Compiling module xil_defaultlib.table_l1_switch_t_Lookup
Compiling module xil_defaultlib.table_l1_switch_t_Hash_Update
Compiling module xil_defaultlib.table_l1_switch_t_Randmod4_Rnd
Compiling module xil_defaultlib.table_l1_switch_t_Randmod4
Compiling module xil_defaultlib.table_l1_switch_t_Randmod5_Rnd
Compiling module xil_defaultlib.table_l1_switch_t_Randmod5
Compiling module xil_defaultlib.table_l1_switch_t_Update
Compiling module xil_defaultlib.table_l1_switch_t_IntTop
Compiling module xil_defaultlib.table_l1_switch_t_Wrap
Compiling module xil_defaultlib.table_l1_switch_t_csr
Compiling module xil_defaultlib.table_l1_switch_t
Compiling module xil_defaultlib.TopPipe_lvl_2_t_local_start_0_co...
Compiling module xil_defaultlib.TopPipe_lvl_2_t_local_start_0_co...
Compiling module xil_defaultlib.TopPipe_lvl_2_t_local_start_0
Compiling module xil_defaultlib.TopPipe_lvl_2_t_EngineStage_0
Compiling module xil_defaultlib.TopPipe_lvl_2_t_table_l1_switch_...
Compiling module xil_defaultlib.TopPipe_lvl_2_t_table_l1_switch_...
Compiling module xil_defaultlib.TopPipe_lvl_2_t_table_l1_switch_...
Compiling module xil_defaultlib.TopPipe_lvl_2_t_EngineStage_1
Compiling module xil_defaultlib.TopPipe_lvl_2_t_NoAction_0_sec_c...
Compiling module xil_defaultlib.TopPipe_lvl_2_t_NoAction_0_sec_c...
Compiling module xil_defaultlib.TopPipe_lvl_2_t_NoAction_0_sec_c...
Compiling module xil_defaultlib.TopPipe_lvl_2_t_NoAction_0_sec_c...
Compiling module xil_defaultlib.TopPipe_lvl_2_t_NoAction_0_sec
Compiling module xil_defaultlib.TopPipe_lvl_2_t_l2_forward_0_sec...
Compiling module xil_defaultlib.TopPipe_lvl_2_t_l2_forward_0_sec...
Compiling module xil_defaultlib.TopPipe_lvl_2_t_l2_forward_0_sec...
Compiling module xil_defaultlib.TopPipe_lvl_2_t_l2_forward_0_sec...
Compiling module xil_defaultlib.TopPipe_lvl_2_t_l2_forward_0_sec...
Compiling module xil_defaultlib.TopPipe_lvl_2_t_l2_forward_0_sec
Compiling module xil_defaultlib.TopPipe_lvl_2_t_EngineStage_2
Compiling module xil_defaultlib.TopPipe_lvl_2_t_local_end_1_comp...
Compiling module xil_defaultlib.TopPipe_lvl_2_t_local_end_1_comp...
Compiling module xil_defaultlib.TopPipe_lvl_2_t_local_end_1_comp...
Compiling module xil_defaultlib.TopPipe_lvl_2_t_local_end_1_comp...
Compiling module xil_defaultlib.TopPipe_lvl_2_t_local_end_1
Compiling module xil_defaultlib.TopPipe_lvl_2_t_EngineStage_3
Compiling module xil_defaultlib.TopPipe_lvl_2_t_Engine
Compiling module xil_defaultlib.TopPipe_lvl_2_t
Compiling module xil_defaultlib.table_rank_calc_mode_t_Hash_Look...
Compiling module xil_defaultlib.table_rank_calc_mode_t_RamR1RW1
Compiling module xil_defaultlib.table_rank_calc_mode_t_Cam
Compiling module xil_defaultlib.table_rank_calc_mode_t_Lookup
Compiling module xil_defaultlib.table_rank_calc_mode_t_Hash_Upda...
Compiling module xil_defaultlib.table_rank_calc_mode_t_Randmod4_...
Compiling module xil_defaultlib.table_rank_calc_mode_t_Randmod4
Compiling module xil_defaultlib.table_rank_calc_mode_t_Randmod5_...
Compiling module xil_defaultlib.table_rank_calc_mode_t_Randmod5
Compiling module xil_defaultlib.table_rank_calc_mode_t_Update
Compiling module xil_defaultlib.table_rank_calc_mode_t_IntTop
Compiling module xil_defaultlib.table_rank_calc_mode_t_Wrap
Compiling module xil_defaultlib.table_rank_calc_mode_t_csr
Compiling module xil_defaultlib.table_rank_calc_mode_t
Compiling module xil_defaultlib.table_rc_class_lookup_t_Hash_Loo...
Compiling module xil_defaultlib.xpm_memory_base(MEMORY_SIZE=944,...
Compiling module xil_defaultlib.xpm_memory_tdpram(MEMORY_SIZE=94...
Compiling module xil_defaultlib.table_rc_class_lookup_t_RamR1RW1
Compiling module xil_defaultlib.table_rc_class_lookup_t_Cam
Compiling module xil_defaultlib.table_rc_class_lookup_t_Lookup
Compiling module xil_defaultlib.table_rc_class_lookup_t_Hash_Upd...
Compiling module xil_defaultlib.table_rc_class_lookup_t_Randmod4...
Compiling module xil_defaultlib.table_rc_class_lookup_t_Randmod4
Compiling module xil_defaultlib.table_rc_class_lookup_t_Randmod5...
Compiling module xil_defaultlib.table_rc_class_lookup_t_Randmod5
Compiling module xil_defaultlib.table_rc_class_lookup_t_Update
Compiling module xil_defaultlib.table_rc_class_lookup_t_IntTop
Compiling module xil_defaultlib.table_rc_class_lookup_t_Wrap
Compiling module xil_defaultlib.table_rc_class_lookup_t_csr
Compiling module xil_defaultlib.table_rc_class_lookup_t
Compiling module xil_defaultlib.table_rc_weight_lookup_t_Hash_Lo...
Compiling module xil_defaultlib.xpm_memory_base(MEMORY_SIZE=1120...
Compiling module xil_defaultlib.xpm_memory_tdpram(MEMORY_SIZE=11...
Compiling module xil_defaultlib.table_rc_weight_lookup_t_RamR1RW...
Compiling module xil_defaultlib.table_rc_weight_lookup_t_Cam
Compiling module xil_defaultlib.table_rc_weight_lookup_t_Lookup
Compiling module xil_defaultlib.table_rc_weight_lookup_t_Hash_Up...
Compiling module xil_defaultlib.table_rc_weight_lookup_t_Randmod...
Compiling module xil_defaultlib.table_rc_weight_lookup_t_Randmod...
Compiling module xil_defaultlib.table_rc_weight_lookup_t_Randmod...
Compiling module xil_defaultlib.table_rc_weight_lookup_t_Randmod...
Compiling module xil_defaultlib.table_rc_weight_lookup_t_Update
Compiling module xil_defaultlib.table_rc_weight_lookup_t_IntTop
Compiling module xil_defaultlib.table_rc_weight_lookup_t_Wrap
Compiling module xil_defaultlib.table_rc_weight_lookup_t_csr
Compiling module xil_defaultlib.table_rc_weight_lookup_t
Compiling module xil_defaultlib.TopPipe_lvl_3_t_local_start_1_co...
Compiling module xil_defaultlib.TopPipe_lvl_3_t_local_start_1_co...
Compiling module xil_defaultlib.TopPipe_lvl_3_t_local_start_1
Compiling module xil_defaultlib.TopPipe_lvl_3_t_EngineStage_0
Compiling module xil_defaultlib.TopPipe_lvl_3_t_table_rank_calc_...
Compiling module xil_defaultlib.TopPipe_lvl_3_t_table_rank_calc_...
Compiling module xil_defaultlib.TopPipe_lvl_3_t_table_rank_calc_...
Compiling module xil_defaultlib.TopPipe_lvl_3_t_EngineStage_1
Compiling module xil_defaultlib.TopPipe_lvl_3_t_NoAction_6_sec_c...
Compiling module xil_defaultlib.TopPipe_lvl_3_t_NoAction_6_sec_c...
Compiling module xil_defaultlib.TopPipe_lvl_3_t_NoAction_6_sec
Compiling module xil_defaultlib.TopPipe_lvl_3_t_set_calc_mode_0_...
Compiling module xil_defaultlib.TopPipe_lvl_3_t_set_calc_mode_0_...
Compiling module xil_defaultlib.TopPipe_lvl_3_t_set_calc_mode_0_...
Compiling module xil_defaultlib.TopPipe_lvl_3_t_set_calc_mode_0_...
Compiling module xil_defaultlib.TopPipe_lvl_3_t_EngineStage_2
Compiling module xil_defaultlib.TopPipe_lvl_3_t_table_rc_class_l...
Compiling module xil_defaultlib.TopPipe_lvl_3_t_table_rc_class_l...
Compiling module xil_defaultlib.TopPipe_lvl_3_t_table_rc_class_l...
Compiling module xil_defaultlib.TopPipe_lvl_3_t_EngineStage_3
Compiling module xil_defaultlib.TopPipe_lvl_3_t_NoAction_8_sec_c...
Compiling module xil_defaultlib.TopPipe_lvl_3_t_NoAction_8_sec_c...
Compiling module xil_defaultlib.TopPipe_lvl_3_t_NoAction_8_sec
Compiling module xil_defaultlib.TopPipe_lvl_3_t_set_rc_class_0_s...
Compiling module xil_defaultlib.TopPipe_lvl_3_t_set_rc_class_0_s...
Compiling module xil_defaultlib.TopPipe_lvl_3_t_set_rc_class_0_s...
Compiling module xil_defaultlib.TopPipe_lvl_3_t_set_rc_class_0_s...
Compiling module xil_defaultlib.TopPipe_lvl_3_t_EngineStage_4
Compiling module xil_defaultlib.TopPipe_lvl_3_t_table_rc_weight_...
Compiling module xil_defaultlib.TopPipe_lvl_3_t_table_rc_weight_...
Compiling module xil_defaultlib.TopPipe_lvl_3_t_table_rc_weight_...
Compiling module xil_defaultlib.TopPipe_lvl_3_t_EngineStage_5
Compiling module xil_defaultlib.TopPipe_lvl_3_t_NoAction_9_sec_c...
Compiling module xil_defaultlib.TopPipe_lvl_3_t_NoAction_9_sec_c...
Compiling module xil_defaultlib.TopPipe_lvl_3_t_NoAction_9_sec
Compiling module xil_defaultlib.TopPipe_lvl_3_t_set_rc_weight_0_...
Compiling module xil_defaultlib.TopPipe_lvl_3_t_set_rc_weight_0_...
Compiling module xil_defaultlib.TopPipe_lvl_3_t_set_rc_weight_0_...
Compiling module xil_defaultlib.TopPipe_lvl_3_t_set_rc_weight_0_...
Compiling module xil_defaultlib.TopPipe_lvl_3_t_EngineStage_6
Compiling module xil_defaultlib.TopPipe_lvl_3_t_act_1_sec_comput...
Compiling module xil_defaultlib.TopPipe_lvl_3_t_act_1_sec_comput...
Compiling module xil_defaultlib.TopPipe_lvl_3_t_act_1_sec_comput...
Compiling module xil_defaultlib.TopPipe_lvl_3_t_act_1_sec_comput...
Compiling module xil_defaultlib.TopPipe_lvl_3_t_act_1_sec_comput...
Compiling module xil_defaultlib.TopPipe_lvl_3_t_act_1_sec_comput...
Compiling module xil_defaultlib.TopPipe_lvl_3_t_act_1_sec_comput...
Compiling module xil_defaultlib.TopPipe_lvl_3_t_act_1_sec_comput...
Compiling module xil_defaultlib.TopPipe_lvl_3_t_act_1_sec_comput...
Compiling module xil_defaultlib.TopPipe_lvl_3_t_act_1_sec
Compiling module xil_defaultlib.TopPipe_lvl_3_t_EngineStage_7
Compiling module xil_defaultlib.TopPipe_lvl_3_t_local_end_2_comp...
Compiling module xil_defaultlib.TopPipe_lvl_3_t_local_end_2_comp...
Compiling module xil_defaultlib.TopPipe_lvl_3_t_local_end_2_comp...
Compiling module xil_defaultlib.TopPipe_lvl_3_t_local_end_2
Compiling module xil_defaultlib.TopPipe_lvl_3_t_EngineStage_8
Compiling module xil_defaultlib.TopPipe_lvl_3_t_Engine
Compiling module xil_defaultlib.TopPipe_lvl_3_t
Compiling module xil_defaultlib.table_strict_priority_t_Hash_Loo...
Compiling module xil_defaultlib.xpm_memory_base(MEMORY_SIZE=1376...
Compiling module xil_defaultlib.xpm_memory_tdpram(MEMORY_SIZE=13...
Compiling module xil_defaultlib.table_strict_priority_t_RamR1RW1
Compiling module xil_defaultlib.table_strict_priority_t_Cam
Compiling module xil_defaultlib.table_strict_priority_t_Lookup
Compiling module xil_defaultlib.table_strict_priority_t_Hash_Upd...
Compiling module xil_defaultlib.table_strict_priority_t_Randmod4...
Compiling module xil_defaultlib.table_strict_priority_t_Randmod4
Compiling module xil_defaultlib.table_strict_priority_t_Randmod5...
Compiling module xil_defaultlib.table_strict_priority_t_Randmod5
Compiling module xil_defaultlib.table_strict_priority_t_Update
Compiling module xil_defaultlib.table_strict_priority_t_IntTop
Compiling module xil_defaultlib.table_strict_priority_t_Wrap
Compiling module xil_defaultlib.table_strict_priority_t_csr
Compiling module xil_defaultlib.table_strict_priority_t
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_13.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_13.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_13.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_13.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_13.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_13.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_13.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_13.bip_sdivider_synth [\bip_sdivider_synth(c_latency=18...]
Compiling architecture synth of entity div_gen_v5_1_13.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_13.div_gen_v5_1_13_viv [\div_gen_v5_1_13_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_13.div_gen_v5_1_13 [\div_gen_v5_1_13(c_xdevicefamily...]
Compiling architecture div_gen_drr_arch of entity xil_defaultlib.div_gen_drr [div_gen_drr_default]
Compiling module xil_defaultlib.wrr_engine_pipe_default
Compiling module xil_defaultlib.drr_engine_pipe_default
Compiling module xil_defaultlib.wfq_engine_pipe_default
Compiling module xil_defaultlib.extern_small_fifo(WIDTH=54,MAX_D...
Compiling module xil_defaultlib.extern_fallthrough_small_fifo(WI...
Compiling module xil_defaultlib.my_extern_calc_0_t_default
Compiling module xil_defaultlib.TopPipe_lvl_4_t_local_start_2_co...
Compiling module xil_defaultlib.TopPipe_lvl_4_t_local_start_2_co...
Compiling module xil_defaultlib.TopPipe_lvl_4_t_local_start_2
Compiling module xil_defaultlib.TopPipe_lvl_4_t_EngineStage_0
Compiling module xil_defaultlib.TopPipe_lvl_4_t_my_extern_calc_s...
Compiling module xil_defaultlib.TopPipe_lvl_4_t_my_extern_calc_s...
Compiling module xil_defaultlib.TopPipe_lvl_4_t_my_extern_calc_s...
Compiling module xil_defaultlib.TopPipe_lvl_4_t_my_extern_calc_s...
Compiling module xil_defaultlib.TopPipe_lvl_4_t_EngineStage_1
Compiling module xil_defaultlib.TopPipe_lvl_4_t_condition_sec_co...
Compiling module xil_defaultlib.TopPipe_lvl_4_t_condition_sec_co...
Compiling module xil_defaultlib.TopPipe_lvl_4_t_condition_sec
Compiling module xil_defaultlib.TopPipe_lvl_4_t_EngineStage_2
Compiling module xil_defaultlib.TopPipe_lvl_4_t_act_0_sec_comput...
Compiling module xil_defaultlib.TopPipe_lvl_4_t_act_0_sec_comput...
Compiling module xil_defaultlib.TopPipe_lvl_4_t_act_0_sec_comput...
Compiling module xil_defaultlib.TopPipe_lvl_4_t_act_0_sec
Compiling module xil_defaultlib.TopPipe_lvl_4_t_table_strict_pri...
Compiling module xil_defaultlib.TopPipe_lvl_4_t_table_strict_pri...
Compiling module xil_defaultlib.TopPipe_lvl_4_t_table_strict_pri...
Compiling module xil_defaultlib.TopPipe_lvl_4_t_EngineStage_3
Compiling module xil_defaultlib.TopPipe_lvl_4_t_NoAction_7_sec_c...
Compiling module xil_defaultlib.TopPipe_lvl_4_t_NoAction_7_sec_c...
Compiling module xil_defaultlib.TopPipe_lvl_4_t_NoAction_7_sec
Compiling module xil_defaultlib.TopPipe_lvl_4_t_set_strict_rank_...
Compiling module xil_defaultlib.TopPipe_lvl_4_t_set_strict_rank_...
Compiling module xil_defaultlib.TopPipe_lvl_4_t_set_strict_rank_...
Compiling module xil_defaultlib.TopPipe_lvl_4_t_set_strict_rank_...
Compiling module xil_defaultlib.TopPipe_lvl_4_t_EngineStage_4
Compiling module xil_defaultlib.TopPipe_lvl_4_t_act_2_sec_comput...
Compiling module xil_defaultlib.TopPipe_lvl_4_t_act_2_sec_comput...
Compiling module xil_defaultlib.TopPipe_lvl_4_t_act_2_sec_comput...
Compiling module xil_defaultlib.TopPipe_lvl_4_t_act_2_sec
Compiling module xil_defaultlib.TopPipe_lvl_4_t_EngineStage_5
Compiling module xil_defaultlib.TopPipe_lvl_4_t_sink_compute_con...
Compiling module xil_defaultlib.TopPipe_lvl_4_t_sink_compute_con...
Compiling module xil_defaultlib.TopPipe_lvl_4_t_sink
Compiling module xil_defaultlib.TopPipe_lvl_4_t_EngineStage_6
Compiling module xil_defaultlib.TopPipe_lvl_4_t_Engine
Compiling module xil_defaultlib.TopPipe_lvl_4_t
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_0_Erro...
Compiling module xil_defaultlib.TopDeparser_t_extract_headers_se...
Compiling module xil_defaultlib.TopDeparser_t_extract_headers_se...
Compiling module xil_defaultlib.TopDeparser_t_extract_headers_se...
Compiling module xil_defaultlib.TopDeparser_t_extract_headers_se...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_0_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_0_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_0_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_0_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_0_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_0_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_0_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_0_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_0_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_0_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_0_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_0_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_0_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_0_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_0_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_0_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_0_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_0_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_0_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_0_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_0_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_0_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_0_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_0
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_1_Erro...
Compiling module xil_defaultlib.TopDeparser_t_act_3_sec_compute_...
Compiling module xil_defaultlib.TopDeparser_t_act_3_sec_compute_...
Compiling module xil_defaultlib.TopDeparser_t_act_3_sec
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_1
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_2_Erro...
Compiling module xil_defaultlib.TopDeparser_t_emit_1_compute_con...
Compiling module xil_defaultlib.TopDeparser_t_emit_1_compute__ST...
Compiling module xil_defaultlib.TopDeparser_t_emit_1_compute__ST...
Compiling module xil_defaultlib.TopDeparser_t_emit_1_compute__ST...
Compiling module xil_defaultlib.TopDeparser_t_emit_1_compute_con...
Compiling module xil_defaultlib.TopDeparser_t_emit_1_compute_con...
Compiling module xil_defaultlib.TopDeparser_t_emit_1
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_2_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_2_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_2_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_2_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_2_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_2_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_2_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_2_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_2_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_2_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_2_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_2_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_2_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_2_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_2_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_2_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_2_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_2_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_2_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_2_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_2_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_2_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_2_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_2_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_2_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_2_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_2
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_3_Erro...
Compiling module xil_defaultlib.TopDeparser_t_emit_0_compute_con...
Compiling module xil_defaultlib.TopDeparser_t_emit_0_compute__ST...
Compiling module xil_defaultlib.TopDeparser_t_emit_0_compute__ST...
Compiling module xil_defaultlib.TopDeparser_t_emit_0_compute_con...
Compiling module xil_defaultlib.TopDeparser_t_emit_0_compute_con...
Compiling module xil_defaultlib.TopDeparser_t_emit_0
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_3_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_3_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_3_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_3_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_3_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_3_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_3_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_3_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_3_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_3_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_3_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_3_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_3_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_3_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_3_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_3_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_3_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_3_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_3_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_3_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_3_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_3_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_3_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_3_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_3_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_3_Edit...
Compiling module xil_defaultlib.TopDeparser_t_EngineStage_3
Compiling module xil_defaultlib.TopDeparser_t_Engine
Compiling module xil_defaultlib.TopDeparser_t
Compiling module xil_defaultlib.xpm_cdc_sync_rst(DEST_SYNC_FF=2,...
Compiling module xil_defaultlib.xpm_fifo_rst(COMMON_CLOCK=0)
Compiling module xil_defaultlib.xpm_fifo_reg_bit
Compiling module xil_defaultlib.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xil_defaultlib.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xil_defaultlib.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xil_defaultlib.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xil_defaultlib.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xil_defaultlib.xpm_fifo_reg_vec(REG_WIDTH=8)
Compiling module xil_defaultlib.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xil_defaultlib.xpm_fifo_reg_vec(REG_WIDTH=9)
Compiling module xil_defaultlib.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xil_defaultlib.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module xil_defaultlib.S_BRIDGER_for_tin_timestamp_0_tu...
Compiling module xil_defaultlib.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xil_defaultlib.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xil_defaultlib.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module xil_defaultlib.S_BRIDGER_for_table_l1_switch_tu...
Compiling module xil_defaultlib.S_BRIDGER_for_table_rank_calc_mo...
Compiling module xil_defaultlib.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xil_defaultlib.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xil_defaultlib.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module xil_defaultlib.S_BRIDGER_for_table_rc_class_loo...
Compiling module xil_defaultlib.S_BRIDGER_for_table_rc_weight_lo...
Compiling module xil_defaultlib.S_BRIDGER_for_table_strict_prior...
Compiling module xil_defaultlib.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xil_defaultlib.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xil_defaultlib.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module xil_defaultlib.S_BRIDGER_for_my_extern_calc_0_t...
Compiling module xil_defaultlib.S_PROTOCOL_ADAPTER_INGRESS
Compiling module xil_defaultlib.S_PROTOCOL_ADAPTER_EGRESS
Compiling module xil_defaultlib.xpm_fifo_rst_default
Compiling module xil_defaultlib.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xil_defaultlib.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xil_defaultlib.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xil_defaultlib.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xil_defaultlib.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xil_defaultlib.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xil_defaultlib.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xil_defaultlib.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xil_defaultlib.xpm_fifo_base(FIFO_MEMORY_TYPE=1...
Compiling module xil_defaultlib.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xil_defaultlib.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xil_defaultlib.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xil_defaultlib.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module xil_defaultlib.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xil_defaultlib.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xil_defaultlib.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module xil_defaultlib.S_SYNCER_for_TopParser
Compiling module xil_defaultlib.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xil_defaultlib.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xil_defaultlib.xpm_fifo_base(FIFO_MEMORY_TYPE=1...
Compiling module xil_defaultlib.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xil_defaultlib.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xil_defaultlib.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xil_defaultlib.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module xil_defaultlib.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xil_defaultlib.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xil_defaultlib.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module xil_defaultlib.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xil_defaultlib.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xil_defaultlib.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module xil_defaultlib.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xil_defaultlib.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module xil_defaultlib.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xil_defaultlib.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xil_defaultlib.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module xil_defaultlib.S_SYNCER_for_S_SYNCER_for_S_SYNC...
Compiling module xil_defaultlib.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xil_defaultlib.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xil_defaultlib.xpm_fifo_base(FIFO_MEMORY_TYPE=1...
Compiling module xil_defaultlib.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xil_defaultlib.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xil_defaultlib.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module xil_defaultlib.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xil_defaultlib.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module xil_defaultlib.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xil_defaultlib.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xil_defaultlib.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module xil_defaultlib.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xil_defaultlib.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module xil_defaultlib.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xil_defaultlib.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module xil_defaultlib.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xil_defaultlib.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module xil_defaultlib.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xil_defaultlib.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xil_defaultlib.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xil_defaultlib.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xil_defaultlib.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xil_defaultlib.xpm_fifo_reg_vec(REG_WIDTH=7)
Compiling module xil_defaultlib.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xil_defaultlib.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module xil_defaultlib.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xil_defaultlib.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module xil_defaultlib.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xil_defaultlib.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module xil_defaultlib.S_SYNCER_for_S_SYNCER_for_S_SYNC...
Compiling module xil_defaultlib.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xil_defaultlib.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module xil_defaultlib.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xil_defaultlib.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module xil_defaultlib.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xil_defaultlib.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module xil_defaultlib.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xil_defaultlib.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module xil_defaultlib.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xil_defaultlib.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module xil_defaultlib.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xil_defaultlib.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xil_defaultlib.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module xil_defaultlib.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xil_defaultlib.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module xil_defaultlib.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xil_defaultlib.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module xil_defaultlib.S_SYNCER_for_S_SYNCER_for_S_SYNC...
Compiling module xil_defaultlib.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xil_defaultlib.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xil_defaultlib.xpm_fifo_base(FIFO_MEMORY_TYPE=1...
Compiling module xil_defaultlib.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xil_defaultlib.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xil_defaultlib.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xil_defaultlib.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module xil_defaultlib.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xil_defaultlib.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xil_defaultlib.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module xil_defaultlib.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xil_defaultlib.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xil_defaultlib.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module xil_defaultlib.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xil_defaultlib.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module xil_defaultlib.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xil_defaultlib.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module xil_defaultlib.S_SYNCER_for_S_SYNCER_for_S_SYNC...
Compiling module xil_defaultlib.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xil_defaultlib.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xil_defaultlib.xpm_fifo_base(FIFO_MEMORY_TYPE=1...
Compiling module xil_defaultlib.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xil_defaultlib.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xil_defaultlib.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module xil_defaultlib.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xil_defaultlib.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module xil_defaultlib.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xil_defaultlib.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module xil_defaultlib.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xil_defaultlib.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module xil_defaultlib.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xil_defaultlib.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module xil_defaultlib.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xil_defaultlib.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module xil_defaultlib.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xil_defaultlib.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xil_defaultlib.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module xil_defaultlib.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xil_defaultlib.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xil_defaultlib.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module xil_defaultlib.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xil_defaultlib.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module xil_defaultlib.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xil_defaultlib.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xil_defaultlib.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module xil_defaultlib.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xil_defaultlib.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module xil_defaultlib.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xil_defaultlib.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module xil_defaultlib.S_SYNCER_for_S_SYNCER_for_TopDep...
Compiling module xil_defaultlib.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xil_defaultlib.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xil_defaultlib.xpm_fifo_base(FIFO_MEMORY_TYPE=1...
Compiling module xil_defaultlib.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xil_defaultlib.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xil_defaultlib.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module xil_defaultlib.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xil_defaultlib.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module xil_defaultlib.S_SYNCER_for_TopDeparser
Compiling module xil_defaultlib.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xil_defaultlib.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xil_defaultlib.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xil_defaultlib.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xil_defaultlib.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module xil_defaultlib.S_SYNCER_for__OUT_
Compiling module xil_defaultlib.S_CONTROLLER_SimpleSumeSwitch
Compiling module xil_defaultlib.SimpleSumeSwitch
Compiling module xil_defaultlib.nf_sume_sdnet
Compiling module xil_defaultlib.nf_sume_sdnet_ip
Compiling module xil_defaultlib.enqueue_agent_v0_1
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_ELABORATION...
Compiling module xil_defaultlib.addr_table_12_4096_with_coe
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_ELABORATION...
Compiling module xil_defaultlib.buffer_pkt_289_4096
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_ELABORATION...
Compiling module xil_defaultlib.buffer_meta_128_4096
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_ELABORATION...
Compiling module xil_defaultlib.buffer_pifo_32_4096
Compiling module xil_defaultlib.block_ram_wrapper(BUFFER_FULL_ON...
Compiling module xil_defaultlib.pifo_calendar_atom_v0_4(RANK_END...
Compiling module xil_defaultlib.pifo_calendar_demo(PIFO_CALENDAR...
Compiling module xil_defaultlib.output_queue_bypass_checker
Compiling module xil_defaultlib.output_queue_v0_1_with_cpu(PIFO_...
Compiling module xil_defaultlib.sss_small_fifo(WIDTH=289,MAX_DEP...
Compiling module xil_defaultlib.sss_fallthrough_small_fifo(WIDTH...
Compiling module xil_defaultlib.small_fifo(WIDTH=128,MAX_DEPTH_B...
Compiling module xil_defaultlib.fallthrough_small_fifo(WIDTH=128...
Compiling module xil_defaultlib.sss_output_queue_single_default
Compiling module xil_defaultlib.scheduler_top_v0_1(C_S_AXI_ADDR_...
Compiling module xil_defaultlib.nf_datapath
Compiling module blk_mem_gen_v8_4_1.beh_vlog_ff_clr_v8_4(INIT=1'b0)
Compiling module blk_mem_gen_v8_4_1.beh_vlog_ff_pre_v8_4(INIT=1'b1)
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b111101...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b010111...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_1.write_netlist_v8_4_default
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_1.beh_vlog_ff_ce_clr_v8_4(INIT=1'b...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_1.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_1.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_ELABORATION...
Compiling module xil_defaultlib.identifier_ip
Compiling architecture rtl of entity xil_defaultlib.axis_sim_stim [\axis_sim_stim(input_file="/home...]
Compiling architecture axis_sim_stim_ip0_arch of entity xil_defaultlib.axis_sim_stim_ip0 [axis_sim_stim_ip0_default]
Compiling architecture rtl of entity xil_defaultlib.axis_sim_stim [\axis_sim_stim(input_file="/home...]
Compiling architecture axis_sim_stim_ip1_arch of entity xil_defaultlib.axis_sim_stim_ip1 [axis_sim_stim_ip1_default]
Compiling architecture rtl of entity xil_defaultlib.axis_sim_stim [\axis_sim_stim(input_file="/home...]
Compiling architecture axis_sim_stim_ip2_arch of entity xil_defaultlib.axis_sim_stim_ip2 [axis_sim_stim_ip2_default]
Compiling architecture rtl of entity xil_defaultlib.axis_sim_stim [\axis_sim_stim(input_file="/home...]
Compiling architecture axis_sim_stim_ip3_arch of entity xil_defaultlib.axis_sim_stim_ip3 [axis_sim_stim_ip3_default]
Compiling architecture rtl of entity xil_defaultlib.axis_sim_stim [\axis_sim_stim(input_file="/home...]
Compiling architecture axis_sim_stim_ip4_arch of entity xil_defaultlib.axis_sim_stim_ip4 [axis_sim_stim_ip4_default]
Compiling module xil_defaultlib.axis_sim_record(OUTPUT_FILE="/ho...
Compiling module xil_defaultlib.axis_sim_record_ip0
Compiling module xil_defaultlib.axis_sim_record(OUTPUT_FILE="/ho...
Compiling module xil_defaultlib.axis_sim_record_ip1
Compiling module xil_defaultlib.axis_sim_record(OUTPUT_FILE="/ho...
Compiling module xil_defaultlib.axis_sim_record_ip2
Compiling module xil_defaultlib.axis_sim_record(OUTPUT_FILE="/ho...
Compiling module xil_defaultlib.axis_sim_record_ip3
Compiling module xil_defaultlib.axis_sim_record(OUTPUT_FILE="/ho...
Compiling module xil_defaultlib.axis_sim_record_ip4
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module axi_clock_converter_v2_1_16.axi_clock_converter_v2_1_16_axi_...
Compiling module xil_defaultlib.control_sub_axi_clock_converter_...
Compiling module axi_data_fifo_v2_1_16.axi_data_fifo_v2_1_16_axi_data_f...
Compiling module xil_defaultlib.control_sub_m00_data_fifo_0
Compiling module xil_defaultlib.m00_couplers_imp_35MSE9
Compiling module xil_defaultlib.control_sub_m01_data_fifo_0
Compiling module xil_defaultlib.m01_couplers_imp_159MA5B
Compiling module xil_defaultlib.control_sub_m02_data_fifo_0
Compiling module xil_defaultlib.m02_couplers_imp_1UHPQGS
Compiling module xil_defaultlib.control_sub_m03_data_fifo_0
Compiling module xil_defaultlib.m03_couplers_imp_V7OM1U
Compiling module xil_defaultlib.control_sub_m04_data_fifo_0
Compiling module xil_defaultlib.m04_couplers_imp_73P722
Compiling module xil_defaultlib.control_sub_m05_data_fifo_0
Compiling module xil_defaultlib.m05_couplers_imp_1194TWK
Compiling module xil_defaultlib.control_sub_m06_data_fifo_0
Compiling module xil_defaultlib.m06_couplers_imp_1YASCCN
Compiling module xil_defaultlib.control_sub_m07_data_fifo_0
Compiling module xil_defaultlib.m07_couplers_imp_RC6YHL
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axi_r...
Compiling module axi_protocol_converter_v2_1_17.axi_protocol_converter_v2_1_17_b...
Compiling module axi_protocol_converter_v2_1_17.axi_protocol_converter_v2_1_17_b...
Compiling module axi_protocol_converter_v2_1_17.axi_protocol_converter_v2_1_17_b...
Compiling module axi_protocol_converter_v2_1_17.axi_protocol_converter_v2_1_17_b...
Compiling module axi_protocol_converter_v2_1_17.axi_protocol_converter_v2_1_17_b...
Compiling module axi_protocol_converter_v2_1_17.axi_protocol_converter_v2_1_17_b...
Compiling module axi_protocol_converter_v2_1_17.axi_protocol_converter_v2_1_17_b...
Compiling module axi_protocol_converter_v2_1_17.axi_protocol_converter_v2_1_17_b...
Compiling module axi_protocol_converter_v2_1_17.axi_protocol_converter_v2_1_17_b...
Compiling module axi_protocol_converter_v2_1_17.axi_protocol_converter_v2_1_17_b...
Compiling module axi_protocol_converter_v2_1_17.axi_protocol_converter_v2_1_17_b...
Compiling module axi_protocol_converter_v2_1_17.axi_protocol_converter_v2_1_17_b...
Compiling module axi_protocol_converter_v2_1_17.axi_protocol_converter_v2_1_17_b...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axi_r...
Compiling module axi_protocol_converter_v2_1_17.axi_protocol_converter_v2_1_17_b...
Compiling module axi_protocol_converter_v2_1_17.axi_protocol_converter_v2_1_17_a...
Compiling module xil_defaultlib.control_sub_auto_pc_0
Compiling module xil_defaultlib.control_sub_s00_data_fifo_0
Compiling module xil_defaultlib.s00_couplers_imp_1S77UJ5
Compiling module axi_mmu_v2_1_15.axi_mmu_v2_1_15_addr_decoder(C_F...
Compiling module axi_mmu_v2_1_15.axi_mmu_v2_1_15_decerr_slave(C_R...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axi_r...
Compiling module axi_mmu_v2_1_15.axi_mmu_v2_1_15_top(C_FAMILY="vi...
Compiling module xil_defaultlib.control_sub_s00_mmu_0
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_addr_decode...
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_splitter(C_...
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_decerr_slav...
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_crossbar_sa...
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_axi_crossba...
Compiling module xil_defaultlib.control_sub_xbar_0
Compiling module xil_defaultlib.control_sub_axi_interconnect_0_0
Compiling module xil_defaultlib.control_sub
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5)...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=64)(1,8...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=64)(1,8)\]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=32)(1,8...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=32)(1,8)\]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=36)(1,8...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=36)(1,8)\]
Compiling architecture rtl of entity xil_defaultlib.transactor_fifos [transactor_fifos_default]
Compiling architecture rtl of entity xil_defaultlib.axi_sim_transactor [\axi_sim_transactor(stim_file="/...]
Compiling architecture axi_sim_transactor_ip_arch of entity xil_defaultlib.axi_sim_transactor_ip [axi_sim_transactor_ip_default]
Compiling module xil_defaultlib.barrier
Compiling module xil_defaultlib.barrier_ip
Compiling module xil_defaultlib.top_sim(PL_SIM_FAST_LINK_TRAININ...
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
run_program: Time (s): cpu = 00:00:53 ; elapsed = 00:00:21 . Memory (MB): peak = 6863.484 ; gain = 0.000 ; free physical = 3849 ; free virtual = 13535
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log} -testplusarg TESTNAME=basic_test"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 100 fs
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:01:05 ; elapsed = 00:00:29 . Memory (MB): peak = 6863.484 ; gain = 0.000 ; free physical = 3747 ; free virtual = 13432
open_wave_config {/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/top_tb_behav_1029.wcfg}
WARNING: Simulation object /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/my_extern_calc_0/empty_div_fifo was not found in the design.
WARNING: Simulation object /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/my_extern_calc_0/full_div_fifo was not found in the design.
WARNING: Simulation object /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/my_extern_calc_0/w_div_fifo_out_quotient was not found in the design.
WARNING: Simulation object /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/my_extern_calc_0/w_div_fifo_out_remain was not found in the design.
WARNING: Simulation object /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/my_extern_calc_0/wrr_inst/r_target_weight was not found in the design.
WARNING: Simulation object /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/my_extern_calc_0/wrr_inst/r_wrr_fsm was not found in the design.
WARNING: Simulation object /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/my_extern_calc_0/drr_inst/PIPE_2_r_target_class_id_next was not found in the design.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.top_sim.nf_datapath_0.scheduler_top_1.gen_output_queue[0].output_queue_inst.block_ram_inst.addr_table.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top_sim.nf_datapath_0.scheduler_top_1.gen_output_queue[0].output_queue_inst.block_ram_inst.buffer_pkt_inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top_sim.nf_datapath_0.scheduler_top_1.gen_output_queue[0].output_queue_inst.block_ram_inst.buffer_meta_inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top_sim.nf_datapath_0.scheduler_top_1.gen_output_queue[0].output_queue_inst.block_ram_inst.buffer_pifo_inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.top_sim.nf_datapath_0.scheduler_top_1.gen_output_queue[1].output_queue_inst.block_ram_inst.addr_table.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top_sim.nf_datapath_0.scheduler_top_1.gen_output_queue[1].output_queue_inst.block_ram_inst.buffer_pkt_inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top_sim.nf_datapath_0.scheduler_top_1.gen_output_queue[1].output_queue_inst.block_ram_inst.buffer_meta_inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top_sim.nf_datapath_0.scheduler_top_1.gen_output_queue[1].output_queue_inst.block_ram_inst.buffer_pifo_inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.top_sim.nf_datapath_0.scheduler_top_1.gen_output_queue[2].output_queue_inst.block_ram_inst.addr_table.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top_sim.nf_datapath_0.scheduler_top_1.gen_output_queue[2].output_queue_inst.block_ram_inst.buffer_pkt_inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top_sim.nf_datapath_0.scheduler_top_1.gen_output_queue[2].output_queue_inst.block_ram_inst.buffer_meta_inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top_sim.nf_datapath_0.scheduler_top_1.gen_output_queue[2].output_queue_inst.block_ram_inst.buffer_pifo_inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.top_sim.nf_datapath_0.scheduler_top_1.gen_output_queue[3].output_queue_inst.block_ram_inst.addr_table.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top_sim.nf_datapath_0.scheduler_top_1.gen_output_queue[3].output_queue_inst.block_ram_inst.buffer_pkt_inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top_sim.nf_datapath_0.scheduler_top_1.gen_output_queue[3].output_queue_inst.block_ram_inst.buffer_meta_inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top_sim.nf_datapath_0.scheduler_top_1.gen_output_queue[3].output_queue_inst.block_ram_inst.buffer_pifo_inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.top_sim.nf_datapath_0.scheduler_top_1.gen_output_queue[4].output_queue_inst.block_ram_inst.addr_table.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top_sim.nf_datapath_0.scheduler_top_1.gen_output_queue[4].output_queue_inst.block_ram_inst.buffer_pkt_inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top_sim.nf_datapath_0.scheduler_top_1.gen_output_queue[4].output_queue_inst.block_ram_inst.buffer_meta_inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top_sim.nf_datapath_0.scheduler_top_1.gen_output_queue[4].output_queue_inst.block_ram_inst.buffer_pifo_inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.top_sim.identifier.inst.axi_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.table_l1_switch.table_l1_switch_t_Wrap_inst.table_l1_switch_t_IntTop_inst.table_l1_switch_t_Lookup_inst.table_l1_switch_t_RamR1RW1_KeyValue_inst_0.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/table_l1_switch/table_l1_switch_t_Wrap_inst/table_l1_switch_t_IntTop_inst/table_l1_switch_t_Lookup_inst/table_l1_switch_t_RamR1RW1_KeyValue_inst_0/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_551  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.table_l1_switch.table_l1_switch_t_Wrap_inst.table_l1_switch_t_IntTop_inst.table_l1_switch_t_Lookup_inst.table_l1_switch_t_RamR1RW1_KeyValue_inst_1.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/table_l1_switch/table_l1_switch_t_Wrap_inst/table_l1_switch_t_IntTop_inst/table_l1_switch_t_Lookup_inst/table_l1_switch_t_RamR1RW1_KeyValue_inst_1/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_551  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.table_l1_switch.table_l1_switch_t_Wrap_inst.table_l1_switch_t_IntTop_inst.table_l1_switch_t_Lookup_inst.table_l1_switch_t_RamR1RW1_KeyValue_inst_2.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/table_l1_switch/table_l1_switch_t_Wrap_inst/table_l1_switch_t_IntTop_inst/table_l1_switch_t_Lookup_inst/table_l1_switch_t_RamR1RW1_KeyValue_inst_2/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_551  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.table_l1_switch.table_l1_switch_t_Wrap_inst.table_l1_switch_t_IntTop_inst.table_l1_switch_t_Lookup_inst.table_l1_switch_t_RamR1RW1_KeyValue_inst_3.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/table_l1_switch/table_l1_switch_t_Wrap_inst/table_l1_switch_t_IntTop_inst/table_l1_switch_t_Lookup_inst/table_l1_switch_t_RamR1RW1_KeyValue_inst_3/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_551  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.table_l1_switch.table_l1_switch_t_Wrap_inst.table_l1_switch_t_IntTop_inst.table_l1_switch_t_Lookup_inst.table_l1_switch_t_RamR1RW1_KeyValue_inst_4.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/table_l1_switch/table_l1_switch_t_Wrap_inst/table_l1_switch_t_IntTop_inst/table_l1_switch_t_Lookup_inst/table_l1_switch_t_RamR1RW1_KeyValue_inst_4/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_551  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.table_rank_calc_mode.table_rank_calc_mode_t_Wrap_inst.table_rank_calc_mode_t_IntTop_inst.table_rank_calc_mode_t_Lookup_inst.table_rank_calc_mode_t_RamR1RW1_KeyValue_inst_0.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/table_rank_calc_mode/table_rank_calc_mode_t_Wrap_inst/table_rank_calc_mode_t_IntTop_inst/table_rank_calc_mode_t_Lookup_inst/table_rank_calc_mode_t_RamR1RW1_KeyValue_inst_0/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_551  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.table_rank_calc_mode.table_rank_calc_mode_t_Wrap_inst.table_rank_calc_mode_t_IntTop_inst.table_rank_calc_mode_t_Lookup_inst.table_rank_calc_mode_t_RamR1RW1_KeyValue_inst_1.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/table_rank_calc_mode/table_rank_calc_mode_t_Wrap_inst/table_rank_calc_mode_t_IntTop_inst/table_rank_calc_mode_t_Lookup_inst/table_rank_calc_mode_t_RamR1RW1_KeyValue_inst_1/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_551  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.table_rank_calc_mode.table_rank_calc_mode_t_Wrap_inst.table_rank_calc_mode_t_IntTop_inst.table_rank_calc_mode_t_Lookup_inst.table_rank_calc_mode_t_RamR1RW1_KeyValue_inst_2.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/table_rank_calc_mode/table_rank_calc_mode_t_Wrap_inst/table_rank_calc_mode_t_IntTop_inst/table_rank_calc_mode_t_Lookup_inst/table_rank_calc_mode_t_RamR1RW1_KeyValue_inst_2/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_551  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.table_rank_calc_mode.table_rank_calc_mode_t_Wrap_inst.table_rank_calc_mode_t_IntTop_inst.table_rank_calc_mode_t_Lookup_inst.table_rank_calc_mode_t_RamR1RW1_KeyValue_inst_3.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/table_rank_calc_mode/table_rank_calc_mode_t_Wrap_inst/table_rank_calc_mode_t_IntTop_inst/table_rank_calc_mode_t_Lookup_inst/table_rank_calc_mode_t_RamR1RW1_KeyValue_inst_3/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_551  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.table_rank_calc_mode.table_rank_calc_mode_t_Wrap_inst.table_rank_calc_mode_t_IntTop_inst.table_rank_calc_mode_t_Lookup_inst.table_rank_calc_mode_t_RamR1RW1_KeyValue_inst_4.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/table_rank_calc_mode/table_rank_calc_mode_t_Wrap_inst/table_rank_calc_mode_t_IntTop_inst/table_rank_calc_mode_t_Lookup_inst/table_rank_calc_mode_t_RamR1RW1_KeyValue_inst_4/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_551  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.table_rc_class_lookup.table_rc_class_lookup_t_Wrap_inst.table_rc_class_lookup_t_IntTop_inst.table_rc_class_lookup_t_Lookup_inst.table_rc_class_lookup_t_RamR1RW1_KeyValue_inst_0.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/table_rc_class_lookup/table_rc_class_lookup_t_Wrap_inst/table_rc_class_lookup_t_IntTop_inst/table_rc_class_lookup_t_Lookup_inst/table_rc_class_lookup_t_RamR1RW1_KeyValue_inst_0/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_951  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.table_rc_class_lookup.table_rc_class_lookup_t_Wrap_inst.table_rc_class_lookup_t_IntTop_inst.table_rc_class_lookup_t_Lookup_inst.table_rc_class_lookup_t_RamR1RW1_KeyValue_inst_1.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/table_rc_class_lookup/table_rc_class_lookup_t_Wrap_inst/table_rc_class_lookup_t_IntTop_inst/table_rc_class_lookup_t_Lookup_inst/table_rc_class_lookup_t_RamR1RW1_KeyValue_inst_1/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_951  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.table_rc_class_lookup.table_rc_class_lookup_t_Wrap_inst.table_rc_class_lookup_t_IntTop_inst.table_rc_class_lookup_t_Lookup_inst.table_rc_class_lookup_t_RamR1RW1_KeyValue_inst_2.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/table_rc_class_lookup/table_rc_class_lookup_t_Wrap_inst/table_rc_class_lookup_t_IntTop_inst/table_rc_class_lookup_t_Lookup_inst/table_rc_class_lookup_t_RamR1RW1_KeyValue_inst_2/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_951  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.table_rc_class_lookup.table_rc_class_lookup_t_Wrap_inst.table_rc_class_lookup_t_IntTop_inst.table_rc_class_lookup_t_Lookup_inst.table_rc_class_lookup_t_RamR1RW1_KeyValue_inst_3.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/table_rc_class_lookup/table_rc_class_lookup_t_Wrap_inst/table_rc_class_lookup_t_IntTop_inst/table_rc_class_lookup_t_Lookup_inst/table_rc_class_lookup_t_RamR1RW1_KeyValue_inst_3/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_951  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.table_rc_class_lookup.table_rc_class_lookup_t_Wrap_inst.table_rc_class_lookup_t_IntTop_inst.table_rc_class_lookup_t_Lookup_inst.table_rc_class_lookup_t_RamR1RW1_KeyValue_inst_4.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/table_rc_class_lookup/table_rc_class_lookup_t_Wrap_inst/table_rc_class_lookup_t_IntTop_inst/table_rc_class_lookup_t_Lookup_inst/table_rc_class_lookup_t_RamR1RW1_KeyValue_inst_4/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_951  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.table_rc_weight_lookup.table_rc_weight_lookup_t_Wrap_inst.table_rc_weight_lookup_t_IntTop_inst.table_rc_weight_lookup_t_Lookup_inst.table_rc_weight_lookup_t_RamR1RW1_KeyValue_inst_0.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/table_rc_weight_lookup/table_rc_weight_lookup_t_Wrap_inst/table_rc_weight_lookup_t_IntTop_inst/table_rc_weight_lookup_t_Lookup_inst/table_rc_weight_lookup_t_RamR1RW1_KeyValue_inst_0/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_1087  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.table_rc_weight_lookup.table_rc_weight_lookup_t_Wrap_inst.table_rc_weight_lookup_t_IntTop_inst.table_rc_weight_lookup_t_Lookup_inst.table_rc_weight_lookup_t_RamR1RW1_KeyValue_inst_1.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/table_rc_weight_lookup/table_rc_weight_lookup_t_Wrap_inst/table_rc_weight_lookup_t_IntTop_inst/table_rc_weight_lookup_t_Lookup_inst/table_rc_weight_lookup_t_RamR1RW1_KeyValue_inst_1/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_1087  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.table_rc_weight_lookup.table_rc_weight_lookup_t_Wrap_inst.table_rc_weight_lookup_t_IntTop_inst.table_rc_weight_lookup_t_Lookup_inst.table_rc_weight_lookup_t_RamR1RW1_KeyValue_inst_2.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/table_rc_weight_lookup/table_rc_weight_lookup_t_Wrap_inst/table_rc_weight_lookup_t_IntTop_inst/table_rc_weight_lookup_t_Lookup_inst/table_rc_weight_lookup_t_RamR1RW1_KeyValue_inst_2/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_1087  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.table_rc_weight_lookup.table_rc_weight_lookup_t_Wrap_inst.table_rc_weight_lookup_t_IntTop_inst.table_rc_weight_lookup_t_Lookup_inst.table_rc_weight_lookup_t_RamR1RW1_KeyValue_inst_3.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/table_rc_weight_lookup/table_rc_weight_lookup_t_Wrap_inst/table_rc_weight_lookup_t_IntTop_inst/table_rc_weight_lookup_t_Lookup_inst/table_rc_weight_lookup_t_RamR1RW1_KeyValue_inst_3/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_1087  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.table_rc_weight_lookup.table_rc_weight_lookup_t_Wrap_inst.table_rc_weight_lookup_t_IntTop_inst.table_rc_weight_lookup_t_Lookup_inst.table_rc_weight_lookup_t_RamR1RW1_KeyValue_inst_4.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/table_rc_weight_lookup/table_rc_weight_lookup_t_Wrap_inst/table_rc_weight_lookup_t_IntTop_inst/table_rc_weight_lookup_t_Lookup_inst/table_rc_weight_lookup_t_RamR1RW1_KeyValue_inst_4/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_1087  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.table_strict_priority.table_strict_priority_t_Wrap_inst.table_strict_priority_t_IntTop_inst.table_strict_priority_t_Lookup_inst.table_strict_priority_t_RamR1RW1_KeyValue_inst_0.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/table_strict_priority/table_strict_priority_t_Wrap_inst/table_strict_priority_t_IntTop_inst/table_strict_priority_t_Lookup_inst/table_strict_priority_t_RamR1RW1_KeyValue_inst_0/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_1494  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.table_strict_priority.table_strict_priority_t_Wrap_inst.table_strict_priority_t_IntTop_inst.table_strict_priority_t_Lookup_inst.table_strict_priority_t_RamR1RW1_KeyValue_inst_1.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/table_strict_priority/table_strict_priority_t_Wrap_inst/table_strict_priority_t_IntTop_inst/table_strict_priority_t_Lookup_inst/table_strict_priority_t_RamR1RW1_KeyValue_inst_1/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_1494  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.table_strict_priority.table_strict_priority_t_Wrap_inst.table_strict_priority_t_IntTop_inst.table_strict_priority_t_Lookup_inst.table_strict_priority_t_RamR1RW1_KeyValue_inst_2.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/table_strict_priority/table_strict_priority_t_Wrap_inst/table_strict_priority_t_IntTop_inst/table_strict_priority_t_Lookup_inst/table_strict_priority_t_RamR1RW1_KeyValue_inst_2/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_1494  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.table_strict_priority.table_strict_priority_t_Wrap_inst.table_strict_priority_t_IntTop_inst.table_strict_priority_t_Lookup_inst.table_strict_priority_t_RamR1RW1_KeyValue_inst_3.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/table_strict_priority/table_strict_priority_t_Wrap_inst/table_strict_priority_t_IntTop_inst/table_strict_priority_t_Lookup_inst/table_strict_priority_t_RamR1RW1_KeyValue_inst_3/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_1494  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.table_strict_priority.table_strict_priority_t_Wrap_inst.table_strict_priority_t_IntTop_inst.table_strict_priority_t_Lookup_inst.table_strict_priority_t_RamR1RW1_KeyValue_inst_4.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/table_strict_priority/table_strict_priority_t_Wrap_inst/table_strict_priority_t_IntTop_inst/table_strict_priority_t_Lookup_inst/table_strict_priority_t_RamR1RW1_KeyValue_inst_4/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_1494  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_BRIDGER_for_tin_timestamp_0_tuple_in_tin_timestamp_input.myfifo.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_BRIDGER_for_tin_timestamp_0_tuple_in_tin_timestamp_input/myfifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_2585  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_BRIDGER_for_table_l1_switch_tuple_in_request.myfifo.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_BRIDGER_for_table_l1_switch_tuple_in_request/myfifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_2675  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_BRIDGER_for_table_rank_calc_mode_tuple_in_request.myfifo.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_BRIDGER_for_table_rank_calc_mode_tuple_in_request/myfifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_2675  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_BRIDGER_for_table_rc_class_lookup_tuple_in_request.myfifo.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_BRIDGER_for_table_rc_class_lookup_tuple_in_request/myfifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_2847  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_BRIDGER_for_table_rc_weight_lookup_tuple_in_request.myfifo.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_BRIDGER_for_table_rc_weight_lookup_tuple_in_request/myfifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_2847  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_BRIDGER_for_table_strict_priority_tuple_in_request.myfifo.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_BRIDGER_for_table_strict_priority_tuple_in_request/myfifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_2847  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_BRIDGER_for_my_extern_calc_0_tuple_in_my_extern_calc_input.myfifo.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_BRIDGER_for_my_extern_calc_0_tuple_in_my_extern_calc_input/myfifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3105  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_TopParser.hcvzv1p60q4dg01nm4ciax14ww2fp_1942.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_TopParser/hcvzv1p60q4dg01nm4ciax14ww2fp_1942/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3194  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_TopParser.lbmm4pwgzmhij2at5kcl_1227.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_TopParser/lbmm4pwgzmhij2at5kcl_1227/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3224  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_TopParser.ipmig3t4hgj8vr9ntictyroi_2551.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_TopParser/ipmig3t4hgj8vr9ntictyroi_2551/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3288  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_TopParser.rhpqck51qxhlgpnq70fhs_988.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_TopParser/rhpqck51qxhlgpnq70fhs_988/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3372  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.twb6xzcag53xkigr03xla_1625.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/twb6xzcag53xkigr03xla_1625/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3194  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.gw7506ngwvwsfo1lmnadvcfy9uneirp0_292.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/gw7506ngwvwsfo1lmnadvcfy9uneirp0_292/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3224  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.xrgz4pfrkion0f5b9j3ppcu_211.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/xrgz4pfrkion0f5b9j3ppcu_211/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3553  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.ws117j4oha5j5y67pynd_2448.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/ws117j4oha5j5y67pynd_2448/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3637  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.b2yte4tkcw6soniu0dmsn7qvwbaws8f_1383.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/b2yte4tkcw6soniu0dmsn7qvwbaws8f_1383/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3721  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.vjs3jjtuh62csnclucfsjmlj2_556.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/vjs3jjtuh62csnclucfsjmlj2_556/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3288  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.c0yuj58vkc5vcpf3iy5ybyiqkilu2p_1759.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/c0yuj58vkc5vcpf3iy5ybyiqkilu2p_1759/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3372  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.vib61m1rairw6902gjot4xul99skeq7_1486.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/vib61m1rairw6902gjot4xul99skeq7_1486/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3973  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.ow2i1og2h1luezc8rm30_2092.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/ow2i1og2h1luezc8rm30_2092/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3194  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.vez97llnamr6s70kl8ybief7_1043.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/vez97llnamr6s70kl8ybief7_1043/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3224  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.pocezt4xsy0wvlhkmk5smnmlsetww3j_2402.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/pocezt4xsy0wvlhkmk5smnmlsetww3j_2402/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3973  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.w7k7pyqdrv68hw3kar20jec_1096.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/w7k7pyqdrv68hw3kar20jec_1096/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3721  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.w7tbmyr5pzmjbgj1wgv5kwzkzefh06v_1706.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/w7tbmyr5pzmjbgj1wgv5kwzkzefh06v_1706/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_4328  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.pdr2h111rx1694p04abmsns89xrs6_500.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/pdr2h111rx1694p04abmsns89xrs6_500/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3553  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.ma7mx6a8efmyqsqzrn83vif1_2310.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/ma7mx6a8efmyqsqzrn83vif1_2310/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3288  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.zgd4ubfeont5hzm5hmwjbmmgxeb_1323.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/zgd4ubfeont5hzm5hmwjbmmgxeb_1323/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3637  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.jnawphwcflqftm3q_789.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/jnawphwcflqftm3q_789/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_4664  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.ekqh72o4stwbg35twmoi11j76d7t1s6_2340.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/ekqh72o4stwbg35twmoi11j76d7t1s6_2340/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3372  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.obnemwhaurpzbs730x5vns6z1_1876.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/obnemwhaurpzbs730x5vns6z1_1876/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3973  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.j8pgdi4oksrnre7aga89nr_1269.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/j8pgdi4oksrnre7aga89nr_1269/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3194  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.lob7u7gijooh39leh51imn9ixzoi_519.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/lob7u7gijooh39leh51imn9ixzoi_519/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3224  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.ygz0uzw9vh180rc1q_1508.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/ygz0uzw9vh180rc1q_1508/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3973  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.u8x835v0oo2bv1qtke1_1020.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/u8x835v0oo2bv1qtke1_1020/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3721  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.sogolc7e7r6nul8rohi1usvucxged6_655.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/sogolc7e7r6nul8rohi1usvucxged6_655/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_4328  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.f4coheey8kui5xmkgy3q3g0mtdgyt_149.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/f4coheey8kui5xmkgy3q3g0mtdgyt_149/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3553  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.lvwhq7geeylqe98yn0nwfqveysg_595.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/lvwhq7geeylqe98yn0nwfqveysg_595/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3288  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.y4isp7un19aut54vpkwncwte8s9z0zd8_1457.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/y4isp7un19aut54vpkwncwte8s9z0zd8_1457/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3637  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.cdks6t96smlsllnbvrq565_1154.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/cdks6t96smlsllnbvrq565_1154/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_5525  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.tqyvp6w1pevi1le7w1_2276.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/tqyvp6w1pevi1le7w1_2276/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3372  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.pagjul0bv529i97400216e5n_2572.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/pagjul0bv529i97400216e5n_2572/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3973  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.zgbgi8zu7t81l9gcy1jr563_880.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/zgbgi8zu7t81l9gcy1jr563_880/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3194  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.cswo5vjkshzy2wjnwitncsgnqj982p_1209.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/cswo5vjkshzy2wjnwitncsgnqj982p_1209/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3224  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.o89d5k6u76av91cd4aw391vtkpa_2211.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/o89d5k6u76av91cd4aw391vtkpa_2211/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3973  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.kr7sk0xpygmdkbm7wt9_337.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/kr7sk0xpygmdkbm7wt9_337/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3721  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.xqzf14ftgbx48ddzuywqhhm9ipxovx2d_1168.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/xqzf14ftgbx48ddzuywqhhm9ipxovx2d_1168/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_4328  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.rmi25whj6qbwdcb6w7i1iecmi0jcxs0_995.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/rmi25whj6qbwdcb6w7i1iecmi0jcxs0_995/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3553  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.pjvdq0r0loghcwk10_2644.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/pjvdq0r0loghcwk10_2644/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3288  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.nqeu85ym5v27bp4d0h5_1798.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/nqeu85ym5v27bp4d0h5_1798/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_6306  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.jzx29vanxjpr8b7gz_1520.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/jzx29vanxjpr8b7gz_1520/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3637  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.cppnbss2doyq1rerhyj5mk_418.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/cppnbss2doyq1rerhyj5mk_418/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_5525  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.oqqcrsqjcaqkc4iejihsw_1392.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/oqqcrsqjcaqkc4iejihsw_1392/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_6558  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.o5l84chrzdu5tc3vcr99xztpa5_1149.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/o5l84chrzdu5tc3vcr99xztpa5_1149/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_6642  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.s5iex12qqtfvrkhp5oa20tw3u29yk_2151.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/s5iex12qqtfvrkhp5oa20tw3u29yk_2151/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3372  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.k1z13s0xozm6mic88ie_597.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/k1z13s0xozm6mic88ie_597/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3973  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_TopDeparser.ajgfeu1la1t665vokwm_750.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_TopDeparser/ajgfeu1la1t665vokwm_750/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3194  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_TopDeparser.ilfvo1a5ky972gyspao_1493.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_TopDeparser/ilfvo1a5ky972gyspao_1493/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3224  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_TopDeparser.zfckjxw0w7iianuxirx_2299.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_TopDeparser/zfckjxw0w7iianuxirx_2299/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3973  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_TopDeparser.po6ixgtoidf83ayzi_2292.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_TopDeparser/po6ixgtoidf83ayzi_2292/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3721  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_TopDeparser.ydxt5taqdce08z0su7d5i4awayw_546.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_TopDeparser/ydxt5taqdce08z0su7d5i4awayw_546/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_4328  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_TopDeparser.swrqxg68mcf05a2glbtz9yphg3s59dl_1671.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_TopDeparser/swrqxg68mcf05a2glbtz9yphg3s59dl_1671/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3553  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_TopDeparser.cl05hhx2c0vvt5l6csw9r4kn4nelo49_625.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_TopDeparser/cl05hhx2c0vvt5l6csw9r4kn4nelo49_625/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3288  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_TopDeparser.ijftso5pmld16udei32504_2151.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_TopDeparser/ijftso5pmld16udei32504_2151/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_6306  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_TopDeparser.lc4he31om8zx2p16mkywcf_2119.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_TopDeparser/lc4he31om8zx2p16mkywcf_2119/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_6306  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_TopDeparser.ek0z0p3baqw0i5w9k74ez5_1616.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_TopDeparser/ek0z0p3baqw0i5w9k74ez5_1616/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_7595  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_TopDeparser.w2gb8ctdejy4svwxb_2042.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_TopDeparser/w2gb8ctdejy4svwxb_2042/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_7679  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_TopDeparser.bl4n9621dqnhmpqhun_336.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_TopDeparser/bl4n9621dqnhmpqhun_336/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3637  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_TopDeparser.d6s8ifc4ior2fcj0w_2627.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_TopDeparser/d6s8ifc4ior2fcj0w_2627/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_7847  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_TopDeparser.nvxp0nopuouapi65l8175th4cnhqp_1712.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_TopDeparser/nvxp0nopuouapi65l8175th4cnhqp_1712/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_4664  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_TopDeparser.n6rnlgy61oiunrs0ba5qvomdkmy0t_67.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_TopDeparser/n6rnlgy61oiunrs0ba5qvomdkmy0t_67/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3372  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_S_SYNCER_for_TopDeparser.a52ka3sx1ysm41vwg_2506.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_TopDeparser/a52ka3sx1ysm41vwg_2506/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3973  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_TopDeparser.r7jsepdxc251xeu4ncsnfg0q_2688.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_TopDeparser/r7jsepdxc251xeu4ncsnfg0q_2688/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3194  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_TopDeparser.e56e942sgkqawtk2v5btouaczrsm_761.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_TopDeparser/e56e942sgkqawtk2v5btouaczrsm_761/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3224  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_TopDeparser.ao3fyn8v78pdb1i4j5hpyr3_374.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_TopDeparser/ao3fyn8v78pdb1i4j5hpyr3_374/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3553  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_TopDeparser.u3rltpbisunfgfbje8bex5_1881.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_TopDeparser/u3rltpbisunfgfbje8bex5_1881/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3637  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_TopDeparser.o5cno9l9tbw2zo8k85tn5_2151.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_TopDeparser/o5cno9l9tbw2zo8k85tn5_2151/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3721  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_TopDeparser.z8w14vijwqnxxmzzm7btxqbh_1228.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_TopDeparser/z8w14vijwqnxxmzzm7btxqbh_1228/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3288  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_TopDeparser.hhc59mepgb1satmcn792_2664.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_TopDeparser/hhc59mepgb1satmcn792_2664/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3372  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for_TopDeparser.d1ck1qenukf5a8gjq4rgzn_980.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_TopDeparser/d1ck1qenukf5a8gjq4rgzn_980/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3973  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for__OUT_.obwdyng7reb4fh6l5c_2681.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for__OUT_/obwdyng7reb4fh6l5c_2681/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_8783  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for__OUT_.mpijwcfdzwlrpuo3kn4v_977.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for__OUT_/mpijwcfdzwlrpuo3kn4v_977/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3224  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for__OUT_.sua7hx0adzt24e1jajmkab8a0r9h3lq1_865.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for__OUT_/sua7hx0adzt24e1jajmkab8a0r9h3lq1_865/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3721  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. top_tb.top_sim.nf_datapath_0.nf_sume_sdnet_wrapper_1.inst.SimpleSumeSwitch_inst.S_SYNCER_for__OUT_.cd2fqtig6hx2muuny5_1084.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /top_tb/top_sim/nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for__OUT_/cd2fqtig6hx2muuny5_1084/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3288  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/nf_sume_sdnet_ip/nf_sume_sdnet_ip/SimpleSumeSwitch/table_strict_priority_t.HDL/xpm_memory.sv
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance top_tb.top_sim.axi_clocking_i.clk_wiz_i.inst.mmcm_adv_inst 
Reset Deasserted
Note: Time is 800 ns.
Time: 800 ns  Iteration: 5  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Info: Input file contains:
Info: 1 barriers
Note: Time is 800 ns.
Time: 800 ns  Iteration: 5  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Info: Input file contains:
Info: 1 barriers
Note: Time is 800 ns.
Time: 800 ns  Iteration: 5  Process: /top_tb/top_sim/axis_sim_stim_2/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Info: Input file contains:
Info: 1 barriers
Note: Time is 800 ns.
Time: 800 ns  Iteration: 5  Process: /top_tb/top_sim/axis_sim_stim_3/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Info: Input file contains:
Info: 1 barriers
Note: Time is 800 ns.
Time: 800 ns  Iteration: 5  Process: /top_tb/top_sim/axis_sim_stim_4/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Info: Input file contains:
Info: 1 barriers
Note: Time is 808 ns.
Time: 808 ns  Iteration: 2  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Info: 0 ingress packets
Note: Time is 808 ns.
Time: 808 ns  Iteration: 2  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Info: 0 ingress packets
Note: Time is 808 ns.
Time: 808 ns  Iteration: 2  Process: /top_tb/top_sim/axis_sim_stim_2/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Info: 0 ingress packets
Note: Time is 808 ns.
Time: 808 ns  Iteration: 2  Process: /top_tb/top_sim/axis_sim_stim_3/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Info: 0 ingress packets
Note: Time is 808 ns.
Time: 808 ns  Iteration: 2  Process: /top_tb/top_sim/axis_sim_stim_4/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Info: 0 ingress packets
810 ns. Info: barrier request transactor
Note: Time is 812 ns.
Time: 812 ns  Iteration: 2  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Info: barrier request: expecting 0 pkts
Note: Time is 812 ns.
Time: 812 ns  Iteration: 2  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Info: barrier request: expecting 0 pkts
Note: Time is 812 ns.
Time: 812 ns  Iteration: 2  Process: /top_tb/top_sim/axis_sim_stim_2/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Info: barrier request: expecting 0 pkts
Note: Time is 812 ns.
Time: 812 ns  Iteration: 2  Process: /top_tb/top_sim/axis_sim_stim_3/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Info: barrier request: expecting 0 pkts
Note: Time is 812 ns.
Time: 812 ns  Iteration: 2  Process: /top_tb/top_sim/axis_sim_stim_4/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Info: barrier request: expecting 0 pkts
Note: Time is 814 ns.
Time: 814 ns  Iteration: 2  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Info: barrier complete
Note: Time is 814 ns.
Time: 814 ns  Iteration: 2  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Info: barrier complete
Note: Time is 814 ns.
Time: 814 ns  Iteration: 2  Process: /top_tb/top_sim/axis_sim_stim_2/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Info: barrier complete
Note: Time is 814 ns.
Time: 814 ns  Iteration: 2  Process: /top_tb/top_sim/axis_sim_stim_2/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Info: Input file contains:
Info: 2 barriers
Note: Time is 814 ns.
Time: 814 ns  Iteration: 2  Process: /top_tb/top_sim/axis_sim_stim_3/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Info: barrier complete
Note: Time is 814 ns.
Time: 814 ns  Iteration: 2  Process: /top_tb/top_sim/axis_sim_stim_3/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Info: Input file contains:
Info: 2 barriers
Note: Time is 814 ns.
Time: 814 ns  Iteration: 2  Process: /top_tb/top_sim/axis_sim_stim_4/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Info: barrier complete
Note: Time is 814 ns.
Time: 814 ns  Iteration: 2  Process: /top_tb/top_sim/axis_sim_stim_4/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Info: Input file contains:
Info: 2 barriers
814 ns.Info: barrier complete transactor
Note: Time is 820 ns.
Time: 820 ns  Iteration: 2  Process: /top_tb/top_sim/axis_sim_stim_2/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Info: 0 ingress packets
Note: Time is 820 ns.
Time: 820 ns  Iteration: 2  Process: /top_tb/top_sim/axis_sim_stim_3/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Info: 0 ingress packets
Note: Time is 820 ns.
Time: 820 ns  Iteration: 2  Process: /top_tb/top_sim/axis_sim_stim_4/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Info: 0 ingress packets
Note: Time is 824 ns.
Time: 824 ns  Iteration: 2  Process: /top_tb/top_sim/axis_sim_stim_2/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Info: barrier request: expecting 0 pkts
Note: Time is 824 ns.
Time: 824 ns  Iteration: 2  Process: /top_tb/top_sim/axis_sim_stim_3/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Info: barrier request: expecting 0 pkts
Note: Time is 824 ns.
Time: 824 ns  Iteration: 2  Process: /top_tb/top_sim/axis_sim_stim_4/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Info: barrier request: expecting 0 pkts
Note: Time is 910 ns.
Time: 910 ns  Iteration: 3  Process: /top_tb/top_sim/axi_sim_transactor_i/U0/stimulation  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axi_sim_transactor_ip/hdl/axi_sim_transactor.vhd
Write Register!
Note: Time is 1130 ns.
Time: 1130 ns  Iteration: 3  Process: /top_tb/top_sim/axi_sim_transactor_i/U0/stimulation  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axi_sim_transactor_ip/hdl/axi_sim_transactor.vhd
Write Register!
Note: Time is 1340 ns.
Time: 1340 ns  Iteration: 2  Process: /top_tb/top_sim/axi_sim_transactor_i/U0/stimulation  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axi_sim_transactor_ip/hdl/axi_sim_transactor.vhd
Write Register!
Note: Time is 1550 ns.
Time: 1550 ns  Iteration: 3  Process: /top_tb/top_sim/axi_sim_transactor_i/U0/stimulation  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axi_sim_transactor_ip/hdl/axi_sim_transactor.vhd
Write Register!

/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/test/reg_expect.axi: end of stimuli @ 1720 ns.
Note: Time is 1760 ns.
Time: 1760 ns  Iteration: 2  Process: /top_tb/top_sim/axi_sim_transactor_i/U0/stimulation  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axi_sim_transactor_ip/hdl/axi_sim_transactor.vhd
Write Register!
Note: Time is 1970 ns.
Time: 1970 ns  Iteration: 3  Process: /top_tb/top_sim/axi_sim_transactor_i/U0/stimulation  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axi_sim_transactor_ip/hdl/axi_sim_transactor.vhd
Write Register!
Note: Time is 2180 ns.
Time: 2180 ns  Iteration: 2  Process: /top_tb/top_sim/axi_sim_transactor_i/U0/stimulation  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axi_sim_transactor_ip/hdl/axi_sim_transactor.vhd
Write Register!
Note: Time is 2390 ns.
Time: 2390 ns  Iteration: 3  Process: /top_tb/top_sim/axi_sim_transactor_i/U0/stimulation  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axi_sim_transactor_ip/hdl/axi_sim_transactor.vhd
Write Register!
Note: Time is 2600 ns.
Time: 2600 ns  Iteration: 2  Process: /top_tb/top_sim/axi_sim_transactor_i/U0/stimulation  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axi_sim_transactor_ip/hdl/axi_sim_transactor.vhd
Write Register!
Note: Time is 2810 ns.
Time: 2810 ns  Iteration: 3  Process: /top_tb/top_sim/axi_sim_transactor_i/U0/stimulation  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axi_sim_transactor_ip/hdl/axi_sim_transactor.vhd
Write Register!
Note: Time is 3020 ns.
Time: 3020 ns  Iteration: 2  Process: /top_tb/top_sim/axi_sim_transactor_i/U0/stimulation  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axi_sim_transactor_ip/hdl/axi_sim_transactor.vhd
Write Register!
Note: Time is 3240 ns.
Time: 3240 ns  Iteration: 2  Process: /top_tb/top_sim/axi_sim_transactor_i/U0/stimulation  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axi_sim_transactor_ip/hdl/axi_sim_transactor.vhd
Write Register!
Note: Time is 3450 ns.
Time: 3450 ns  Iteration: 3  Process: /top_tb/top_sim/axi_sim_transactor_i/U0/stimulation  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axi_sim_transactor_ip/hdl/axi_sim_transactor.vhd
Write Register!
Note: Time is 3660 ns.
Time: 3660 ns  Iteration: 2  Process: /top_tb/top_sim/axi_sim_transactor_i/U0/stimulation  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axi_sim_transactor_ip/hdl/axi_sim_transactor.vhd
Write Register!
Note: Time is 3880 ns.
Time: 3880 ns  Iteration: 2  Process: /top_tb/top_sim/axi_sim_transactor_i/U0/stimulation  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axi_sim_transactor_ip/hdl/axi_sim_transactor.vhd
Write Register!
Note: Time is 4090 ns.
Time: 4090 ns  Iteration: 3  Process: /top_tb/top_sim/axi_sim_transactor_i/U0/stimulation  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axi_sim_transactor_ip/hdl/axi_sim_transactor.vhd
Write Register!
Note: Time is 4300 ns.
Time: 4300 ns  Iteration: 2  Process: /top_tb/top_sim/axi_sim_transactor_i/U0/stimulation  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axi_sim_transactor_ip/hdl/axi_sim_transactor.vhd
Write Register!
Note: Time is 4520 ns.
Time: 4520 ns  Iteration: 2  Process: /top_tb/top_sim/axi_sim_transactor_i/U0/stimulation  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axi_sim_transactor_ip/hdl/axi_sim_transactor.vhd
Write Register!
Note: Time is 4730 ns.
Time: 4730 ns  Iteration: 3  Process: /top_tb/top_sim/axi_sim_transactor_i/U0/stimulation  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axi_sim_transactor_ip/hdl/axi_sim_transactor.vhd
Write Register!
Note: Time is 4940 ns.
Time: 4940 ns  Iteration: 2  Process: /top_tb/top_sim/axi_sim_transactor_i/U0/stimulation  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axi_sim_transactor_ip/hdl/axi_sim_transactor.vhd
Write Register!
Note: Time is 5160 ns.
Time: 5160 ns  Iteration: 2  Process: /top_tb/top_sim/axi_sim_transactor_i/U0/stimulation  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axi_sim_transactor_ip/hdl/axi_sim_transactor.vhd
Write Register!
Note: Time is 5370 ns.
Time: 5370 ns  Iteration: 3  Process: /top_tb/top_sim/axi_sim_transactor_i/U0/stimulation  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axi_sim_transactor_ip/hdl/axi_sim_transactor.vhd
Write Register!
Note: Time is 5580 ns.
Time: 5580 ns  Iteration: 2  Process: /top_tb/top_sim/axi_sim_transactor_i/U0/stimulation  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axi_sim_transactor_ip/hdl/axi_sim_transactor.vhd
Write Register!
Note: Time is 5790 ns.
Time: 5790 ns  Iteration: 3  Process: /top_tb/top_sim/axi_sim_transactor_i/U0/stimulation  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axi_sim_transactor_ip/hdl/axi_sim_transactor.vhd
Write Register!
Note: Time is 6000 ns.
Time: 6 us  Iteration: 2  Process: /top_tb/top_sim/axi_sim_transactor_i/U0/stimulation  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axi_sim_transactor_ip/hdl/axi_sim_transactor.vhd
Write Register!
Note: Time is 6210 ns.
Time: 6210 ns  Iteration: 3  Process: /top_tb/top_sim/axi_sim_transactor_i/U0/stimulation  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axi_sim_transactor_ip/hdl/axi_sim_transactor.vhd
Write Register!
Note: Time is 6420 ns.
Time: 6420 ns  Iteration: 2  Process: /top_tb/top_sim/axi_sim_transactor_i/U0/stimulation  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axi_sim_transactor_ip/hdl/axi_sim_transactor.vhd
Write Register!
Note: Time is 6630 ns.
Time: 6630 ns  Iteration: 3  Process: /top_tb/top_sim/axi_sim_transactor_i/U0/stimulation  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axi_sim_transactor_ip/hdl/axi_sim_transactor.vhd
Write Register!
Note: Time is 6840 ns.
Time: 6840 ns  Iteration: 2  Process: /top_tb/top_sim/axi_sim_transactor_i/U0/stimulation  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axi_sim_transactor_ip/hdl/axi_sim_transactor.vhd
Write Register!
Note: Time is 7050 ns.
Time: 7050 ns  Iteration: 3  Process: /top_tb/top_sim/axi_sim_transactor_i/U0/stimulation  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axi_sim_transactor_ip/hdl/axi_sim_transactor.vhd
Write Register!
Note: Time is 7260 ns.
Time: 7260 ns  Iteration: 2  Process: /top_tb/top_sim/axi_sim_transactor_i/U0/stimulation  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axi_sim_transactor_ip/hdl/axi_sim_transactor.vhd
Write Register!
Note: Time is 7470 ns.
Time: 7470 ns  Iteration: 3  Process: /top_tb/top_sim/axi_sim_transactor_i/U0/stimulation  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axi_sim_transactor_ip/hdl/axi_sim_transactor.vhd
Write Register!
Note: Time is 7680 ns.
Time: 7680 ns  Iteration: 2  Process: /top_tb/top_sim/axi_sim_transactor_i/U0/stimulation  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axi_sim_transactor_ip/hdl/axi_sim_transactor.vhd
Write Register!
Note: Time is 7890 ns.
Time: 7890 ns  Iteration: 3  Process: /top_tb/top_sim/axi_sim_transactor_i/U0/stimulation  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axi_sim_transactor_ip/hdl/axi_sim_transactor.vhd
Write Register!
Note: Time is 8100 ns.
Time: 8100 ns  Iteration: 2  Process: /top_tb/top_sim/axi_sim_transactor_i/U0/stimulation  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axi_sim_transactor_ip/hdl/axi_sim_transactor.vhd
Write Register!
Note: Time is 8310 ns.
Time: 8310 ns  Iteration: 3  Process: /top_tb/top_sim/axi_sim_transactor_i/U0/stimulation  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axi_sim_transactor_ip/hdl/axi_sim_transactor.vhd
Write Register!
Note: Time is 8520 ns.
Time: 8520 ns  Iteration: 2  Process: /top_tb/top_sim/axi_sim_transactor_i/U0/stimulation  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axi_sim_transactor_ip/hdl/axi_sim_transactor.vhd
Write Register!
Note: Time is 8730 ns.
Time: 8730 ns  Iteration: 3  Process: /top_tb/top_sim/axi_sim_transactor_i/U0/stimulation  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axi_sim_transactor_ip/hdl/axi_sim_transactor.vhd
Write Register!
Note: Time is 8940 ns.
Time: 8940 ns  Iteration: 2  Process: /top_tb/top_sim/axi_sim_transactor_i/U0/stimulation  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axi_sim_transactor_ip/hdl/axi_sim_transactor.vhd
Write Register!
Note: Time is 9150 ns.
Time: 9150 ns  Iteration: 3  Process: /top_tb/top_sim/axi_sim_transactor_i/U0/stimulation  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axi_sim_transactor_ip/hdl/axi_sim_transactor.vhd
Write Register!
Note: Time is 9360 ns.
Time: 9360 ns  Iteration: 2  Process: /top_tb/top_sim/axi_sim_transactor_i/U0/stimulation  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axi_sim_transactor_ip/hdl/axi_sim_transactor.vhd
Write Register!
Note: Time is 9580 ns.
Time: 9580 ns  Iteration: 2  Process: /top_tb/top_sim/axi_sim_transactor_i/U0/stimulation  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axi_sim_transactor_ip/hdl/axi_sim_transactor.vhd
Write Register!
Note: Time is 9790 ns.
Time: 9790 ns  Iteration: 3  Process: /top_tb/top_sim/axi_sim_transactor_i/U0/stimulation  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axi_sim_transactor_ip/hdl/axi_sim_transactor.vhd
Write Register!
Note: Time is 10000 ns.
Time: 10 us  Iteration: 2  Process: /top_tb/top_sim/axi_sim_transactor_i/U0/stimulation  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axi_sim_transactor_ip/hdl/axi_sim_transactor.vhd
Write Register!
Note: Time is 10210 ns.
Time: 10210 ns  Iteration: 3  Process: /top_tb/top_sim/axi_sim_transactor_i/U0/stimulation  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axi_sim_transactor_ip/hdl/axi_sim_transactor.vhd
Write Register!
Note: Time is 10420 ns.
Time: 10420 ns  Iteration: 2  Process: /top_tb/top_sim/axi_sim_transactor_i/U0/stimulation  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axi_sim_transactor_ip/hdl/axi_sim_transactor.vhd
Write Register!
10650 ns. Info: barrier request transactor
Note: Time is 30820 ns.
Time: 30820500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 30820 ns.
Time: 30820500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 30828 ns.
Time: 30828500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 30828 ns.
Time: 30828500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 30836 ns.
Time: 30836500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 30836 ns.
Time: 30836500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 30844 ns.
Time: 30844500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 30844 ns.
Time: 30844500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 30852 ns.
Time: 30852500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 30852 ns.
Time: 30852500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 30860 ns.
Time: 30860500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 30860 ns.
Time: 30860500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 30868 ns.
Time: 30868500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 30868 ns.
Time: 30868500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 30876 ns.
Time: 30876500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 30876 ns.
Time: 30876500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 30884 ns.
Time: 30884500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 30884 ns.
Time: 30884500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 30892 ns.
Time: 30892500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 30892 ns.
Time: 30892500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 30900 ns.
Time: 30900500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 30900 ns.
Time: 30900500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 30908 ns.
Time: 30908500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 30908 ns.
Time: 30908500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 30916 ns.
Time: 30916500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 30916 ns.
Time: 30916500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 30924 ns.
Time: 30924500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 30924 ns.
Time: 30924500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 30932 ns.
Time: 30932500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 30932 ns.
Time: 30932500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 30940 ns.
Time: 30940500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 30940 ns.
Time: 30940500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 30948 ns.
Time: 30948500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 30948 ns.
Time: 30948500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 30956 ns.
Time: 30956500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 30956 ns.
Time: 30956500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 30964 ns.
Time: 30964500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 30964 ns.
Time: 30964500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 30972 ns.
Time: 30972500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 30972 ns.
Time: 30972500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 30980 ns.
Time: 30980500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 30980 ns.
Time: 30980500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 30988 ns.
Time: 30988500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 30988 ns.
Time: 30988500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 30996 ns.
Time: 30996500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 30996 ns.
Time: 30996500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 31004 ns.
Time: 31004500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 31004 ns.
Time: 31004500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 31012 ns.
Time: 31012500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 31012 ns.
Time: 31012500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 31020 ns.
Time: 31020500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 31020 ns.
Time: 31020500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 31028 ns.
Time: 31028500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 31028 ns.
Time: 31028500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 31036 ns.
Time: 31036500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 31036 ns.
Time: 31036500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 31044 ns.
Time: 31044500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 31044 ns.
Time: 31044500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 31052 ns.
Time: 31052500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 31052 ns.
Time: 31052500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 31060 ns.
Time: 31060500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 31060 ns.
Time: 31060500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 31068 ns.
Time: 31068500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 31068 ns.
Time: 31068500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 31076 ns.
Time: 31076500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 31076 ns.
Time: 31076500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 31084 ns.
Time: 31084500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 31084 ns.
Time: 31084500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 31092 ns.
Time: 31092500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 31092 ns.
Time: 31092500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 31100 ns.
Time: 31100500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 31100 ns.
Time: 31100500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 31108 ns.
Time: 31108500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 31108 ns.
Time: 31108500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 31116 ns.
Time: 31116500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 31116 ns.
Time: 31116500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 31124 ns.
Time: 31124500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 31124 ns.
Time: 31124500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 31132 ns.
Time: 31132500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 31132 ns.
Time: 31132500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 31140 ns.
Time: 31140500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 31140 ns.
Time: 31140500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 31148 ns.
Time: 31148500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 31148 ns.
Time: 31148500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 31156 ns.
Time: 31156500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 31156 ns.
Time: 31156500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 31164 ns.
Time: 31164500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 31164 ns.
Time: 31164500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 31172 ns.
Time: 31172500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 31172 ns.
Time: 31172500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 31184 ns.
Time: 31184500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 31192 ns.
Time: 31192500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 31212 ns.
Time: 31212500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 31220 ns.
Time: 31220500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 31240 ns.
Time: 31240500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 31248 ns.
Time: 31248500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 31268 ns.
Time: 31268500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 31276 ns.
Time: 31276500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 31296 ns.
Time: 31296500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 31300 ns.
Time: 31300 ns  Iteration: 2  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Info: Input file contains:
Info: 2 barriers
Note: Time is 31304 ns.
Time: 31304500 ps  Iteration: 0  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Sending next ingress packet
Note: Time is 31308 ns.
Time: 31308 ns  Iteration: 2  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Info: Input file contains:
Info: 2 barriers
Note: Time is 31316 ns.
Time: 31316 ns  Iteration: 2  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Info: 50 ingress packets
Note: Time is 31368 ns.
Time: 31368 ns  Iteration: 2  Process: /top_tb/top_sim/axis_sim_stim_1/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Info: barrier request: expecting 0 pkts
Note: Time is 31404 ns.
Time: 31404 ns  Iteration: 2  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Info: 50 ingress packets
Note: Time is 31456 ns.
Time: 31456 ns  Iteration: 2  Process: /top_tb/top_sim/axis_sim_stim_0/U0/line__90  File: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/project_demo/simple_sume_switch/hw/project/simple_sume_switch.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd
Info: barrier request: expecting 100 pkts
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:45 . Memory (MB): peak = 6863.484 ; gain = 0.000 ; free physical = 3537 ; free virtual = 13234
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 19 17:34:26 2020...
