$date
	Sun Oct 23 06:13:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#693749
b10100 !
1"
#693750
b10100 &
b10100 %
1$
#693751
0"
#693754
b1010 &
b1010 %
#693758
b101 &
b101 %
#693762
b10000 &
b10000 %
#693766
b1000 &
b1000 %
#693770
b100 &
b100 %
#693774
b10 &
b10 %
#693778
b1 &
b1 %
1#
#693782
b0 &
0#
b0 %
0$
#1775183
b1101 !
1"
#1775186
b1101 &
b1101 %
1$
#1775187
0"
#1775190
b101000 &
b101000 %
#1775194
b10100 &
b10100 %
#1775198
b1010 &
b1010 %
#1775202
b101 &
b101 %
#1775206
b10000 &
b10000 %
#1775210
b1000 &
b1000 %
#1775214
b100 &
b100 %
#1775218
b10 &
b10 %
#1775222
b1 &
1#
b1 %
#1775226
b0 &
b0 %
0#
0$
#2750150
b10100 &
b10100 %
1$
b10100 !
1"
#2750151
0"
#2750154
b1010 &
b1010 %
#2750158
b101 &
b101 %
#2750162
b10000 &
b10000 %
#2750166
b1000 &
b1000 %
#2750170
b100 &
b100 %
#2750174
b10 &
b10 %
#2750178
b1 &
b1 %
1#
#2750182
b0 &
0#
b0 %
0$
#4500012
