// Seed: 1791733219
module module_0;
  assign id_1 = id_1 + {-1, id_1 & 1, id_1};
  assign module_2.id_6 = 0;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    input supply1 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input tri id_5
);
  wire id_7;
  wor  id_8 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  wand id_0,
    output wire id_1
);
  reg id_3, id_4, id_5, id_6;
  id_7 :
  assert property (@(posedge 1 or posedge id_6 or id_4) id_5) id_6 <= 1;
  module_0 modCall_1 ();
  parameter id_8 = -1;
  reg id_9, id_10 = id_5, id_11;
  wire id_12;
endmodule
