
*** Running vivado
    with args -log topLevel.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source topLevel.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source topLevel.tcl -notrace
Command: synth_design -top topLevel -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20332 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 339.641 ; gain = 100.219
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'topLevel' [C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/topLevel.vhd:15]
INFO: [Synth 8-638] synthesizing module 'md5' [C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd:20]
INFO: [Synth 8-226] default block is never used [C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd:133]
WARNING: [Synth 8-614] signal 'H1_s' is read in the process but is not in the sensitivity list [C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd:151]
WARNING: [Synth 8-614] signal 'H0_s' is read in the process but is not in the sensitivity list [C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd:151]
WARNING: [Synth 8-614] signal 'H2_s' is read in the process but is not in the sensitivity list [C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd:151]
WARNING: [Synth 8-614] signal 'H3_s' is read in the process but is not in the sensitivity list [C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd:151]
WARNING: [Synth 8-614] signal 'M' is read in the process but is not in the sensitivity list [C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'md5' (1#1) [C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'topLevel' (2#1) [C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/topLevel.vhd:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 391.391 ; gain = 151.969
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 391.391 ; gain = 151.969
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/constrs_1/imports/Downloads/Nexys4_Master.xdc]
Finished Parsing XDC File [C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/constrs_1/imports/Downloads/Nexys4_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/constrs_1/imports/Downloads/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/topLevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/topLevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 732.219 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 732.219 ; gain = 492.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 732.219 ; gain = 492.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 732.219 ; gain = 492.797
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd:158]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd:158]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd:122]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd:122]
INFO: [Synth 8-5544] ROM "i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "nextState" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd:110]
WARNING: [Synth 8-327] inferring latch for variable 'tempFinished_reg' [C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd:121]
WARNING: [Synth 8-327] inferring latch for variable 'H3_s_reg' [C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd:122]
WARNING: [Synth 8-327] inferring latch for variable 'H2_s_reg' [C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd:122]
WARNING: [Synth 8-327] inferring latch for variable 'H1_s_reg' [C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd:122]
WARNING: [Synth 8-327] inferring latch for variable 'H0_s_reg' [C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd:122]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 732.219 ; gain = 492.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   4 Input     32 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 4     
	  16 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 3     
	  64 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module md5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   4 Input     32 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 4     
	  16 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 3     
	  64 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd:110]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[30]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[29]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[28]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[27]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[26]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[25]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[24]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[23]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[22]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[21]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[20]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[19]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[18]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[17]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[16]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[15]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[14]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[13]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[12]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[11]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[10]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[9]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[8]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[7]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[6]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[5]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[4]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[3]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[2]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[1]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[0]
WARNING: [Synth 8-3332] Sequential element (s_enable_reg) is unused and will be removed from module md5.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'md5/s_enable_reg/Q' [C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd:104]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd:104]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd:104]
WARNING: [Synth 8-3332] Sequential element (result_reg[127]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[126]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[125]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[124]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[123]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[122]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[121]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[120]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[119]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[118]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[117]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[116]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[115]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[114]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[113]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[112]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[111]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[110]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[109]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[108]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[107]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[106]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[105]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[104]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[103]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[102]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[101]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[100]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[99]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[98]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[97]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[96]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[95]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[94]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[93]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[92]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[91]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[90]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[89]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[88]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[87]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[86]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[85]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[84]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[83]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[82]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[81]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[80]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[79]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[78]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[77]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[76]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[75]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[74]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[73]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[72]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[71]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[70]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[69]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[68]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[67]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[66]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[65]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[64]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[63]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[62]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[61]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[60]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[59]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[58]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[57]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[56]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[55]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[54]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[53]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[52]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[51]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[50]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[49]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[48]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[47]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[46]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[45]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[44]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[43]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[42]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[41]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[40]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[39]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[38]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[37]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[36]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[35]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[34]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[33]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[32]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[31]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[30]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[29]) is unused and will be removed from module md5.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 732.219 ; gain = 492.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|md5         | r[0]       | 64x5          | LUT            | 
|md5         | K[0]       | 64x32         | LUT            | 
|md5         | r[0]       | 64x5          | LUT            | 
|md5         | K[0]       | 64x32         | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 762.941 ; gain = 523.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 894.676 ; gain = 655.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 894.676 ; gain = 655.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:58 ; elapsed = 00:01:01 . Memory (MB): peak = 894.676 ; gain = 655.254
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:58 ; elapsed = 00:01:01 . Memory (MB): peak = 894.676 ; gain = 655.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:58 ; elapsed = 00:01:01 . Memory (MB): peak = 894.676 ; gain = 655.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:58 ; elapsed = 00:01:01 . Memory (MB): peak = 894.676 ; gain = 655.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 894.676 ; gain = 655.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 894.676 ; gain = 655.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |    64|
|3     |LUT1   |    44|
|4     |LUT2   |     6|
|5     |LUT3   |   174|
|6     |LUT4   |   349|
|7     |LUT5   |   243|
|8     |LUT6   |   551|
|9     |FDRE   |    25|
|10    |LD     |   129|
|11    |IBUF   |     2|
|12    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1606|
|2     |  md5    |md5    |  1585|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 894.676 ; gain = 655.254
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 152 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:00:54 . Memory (MB): peak = 894.676 ; gain = 314.426
Synthesis Optimization Complete : Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 894.676 ; gain = 655.254
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 195 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'topLevel' is not ideal for floorplanning, since the cellview 'md5' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 129 instances were transformed.
  LD => LDCE: 129 instances

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 144 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:06 . Memory (MB): peak = 894.676 ; gain = 667.664
INFO: [Common 17-1381] The checkpoint 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_1/topLevel.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file topLevel_utilization_synth.rpt -pb topLevel_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 894.676 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jul 10 11:01:38 2018...

*** Running vivado
    with args -log topLevel.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source topLevel.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source topLevel.tcl -notrace
Command: synth_design -top topLevel -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4080 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 339.895 ; gain = 100.586
---------------------------------------------------------------------------------
ERROR: [Synth 8-1789] cannot update 'in' object enable [C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd:114]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 389.676 ; gain = 150.367
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Tue Jul 10 11:09:52 2018...

*** Running vivado
    with args -log topLevel.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source topLevel.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source topLevel.tcl -notrace
Command: synth_design -top topLevel -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7832 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 339.773 ; gain = 100.605
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'topLevel' [C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/topLevel.vhd:14]
INFO: [Synth 8-638] synthesizing module 'md5' [C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd:20]
INFO: [Synth 8-226] default block is never used [C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd:132]
WARNING: [Synth 8-614] signal 'H1_s' is read in the process but is not in the sensitivity list [C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd:150]
WARNING: [Synth 8-614] signal 'H0_s' is read in the process but is not in the sensitivity list [C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd:150]
WARNING: [Synth 8-614] signal 'H2_s' is read in the process but is not in the sensitivity list [C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd:150]
WARNING: [Synth 8-614] signal 'H3_s' is read in the process but is not in the sensitivity list [C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd:150]
WARNING: [Synth 8-614] signal 'M' is read in the process but is not in the sensitivity list [C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd:150]
INFO: [Synth 8-256] done synthesizing module 'md5' (1#1) [C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'topLevel' (2#1) [C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/topLevel.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 391.637 ; gain = 152.469
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 391.637 ; gain = 152.469
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/constrs_1/imports/Downloads/Nexys4_Master.xdc]
Finished Parsing XDC File [C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/constrs_1/imports/Downloads/Nexys4_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/constrs_1/imports/Downloads/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/topLevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/topLevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 730.918 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 730.918 ; gain = 491.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 730.918 ; gain = 491.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 730.918 ; gain = 491.750
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd:157]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd:157]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd:121]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd:121]
INFO: [Synth 8-5544] ROM "i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "nextState" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd:110]
WARNING: [Synth 8-327] inferring latch for variable 'tempFinished_reg' [C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd:120]
WARNING: [Synth 8-327] inferring latch for variable 'H3_s_reg' [C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd:121]
WARNING: [Synth 8-327] inferring latch for variable 'H2_s_reg' [C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd:121]
WARNING: [Synth 8-327] inferring latch for variable 'H1_s_reg' [C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd:121]
WARNING: [Synth 8-327] inferring latch for variable 'H0_s_reg' [C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd:121]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 730.918 ; gain = 491.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   4 Input     32 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 4     
	  16 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 3     
	  64 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module md5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   4 Input     32 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 4     
	  16 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 3     
	  64 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd:110]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[30]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[29]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[28]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[27]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[26]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[25]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[24]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[23]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[22]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[21]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[20]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[19]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[18]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[17]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[16]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[15]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[14]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[13]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[12]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[11]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[10]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[9]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[8]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[7]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[6]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[5]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[4]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[3]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[2]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[1]
WARNING: [Synth 8-3331] design md5 has unconnected port datain[0]
WARNING: [Synth 8-3332] Sequential element (result_reg[127]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[126]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[125]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[124]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[123]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[122]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[121]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[120]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[119]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[118]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[117]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[116]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[115]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[114]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[113]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[112]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[111]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[110]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[109]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[108]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[107]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[106]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[105]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[104]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[103]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[102]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[101]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[100]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[99]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[98]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[97]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[96]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[95]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[94]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[93]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[92]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[91]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[90]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[89]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[88]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[87]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[86]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[85]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[84]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[83]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[82]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[81]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[80]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[79]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[78]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[77]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[76]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[75]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[74]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[73]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[72]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[71]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[70]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[69]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[68]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[67]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[66]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[65]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[64]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[63]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[62]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[61]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[60]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[59]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[58]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[57]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[56]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[55]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[54]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[53]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[52]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[51]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[50]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[49]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[48]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[47]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[46]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[45]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[44]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[43]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[42]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[41]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[40]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[39]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[38]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[37]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[36]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[35]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[34]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[33]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[32]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[31]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[30]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[29]) is unused and will be removed from module md5.
WARNING: [Synth 8-3332] Sequential element (result_reg[28]) is unused and will be removed from module md5.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 730.918 ; gain = 491.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|md5         | r[0]       | 64x5          | LUT            | 
|md5         | K[0]       | 64x32         | LUT            | 
|md5         | r[0]       | 64x5          | LUT            | 
|md5         | K[0]       | 64x32         | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 757.566 ; gain = 518.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 890.270 ; gain = 651.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 890.270 ; gain = 651.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 890.270 ; gain = 651.102
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 890.270 ; gain = 651.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 890.270 ; gain = 651.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 890.270 ; gain = 651.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 890.270 ; gain = 651.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 890.270 ; gain = 651.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |    64|
|3     |LUT1   |    44|
|4     |LUT2   |     7|
|5     |LUT3   |   174|
|6     |LUT4   |   349|
|7     |LUT5   |   243|
|8     |LUT6   |   551|
|9     |FDRE   |    25|
|10    |LD     |   129|
|11    |IBUF   |     3|
|12    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1608|
|2     |  md5    |md5    |  1586|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 890.270 ; gain = 651.102
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 151 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 890.270 ; gain = 311.820
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 890.270 ; gain = 651.102
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 196 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'topLevel' is not ideal for floorplanning, since the cellview 'md5' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 129 instances were transformed.
  LD => LDCE: 129 instances

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 144 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 890.270 ; gain = 663.410
INFO: [Common 17-1381] The checkpoint 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_1/topLevel.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file topLevel_utilization_synth.rpt -pb topLevel_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 890.270 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jul 10 11:11:29 2018...
