--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml Esquema.twx Esquema.ncd -o Esquema.twr Esquema.pcf

Design file:              Esquema.ncd
Physical constraint file: Esquema.pcf
Device,package,speed:     xc3s200,vq100,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock RELOJ to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Alarm       |   12.330(R)|RELOJ_BUFGP       |   0.000|
MU0         |    8.987(R)|RELOJ_BUFGP       |   0.000|
MU1         |    9.197(R)|RELOJ_BUFGP       |   0.000|
MU2         |    9.183(R)|RELOJ_BUFGP       |   0.000|
MU3         |    9.126(R)|RELOJ_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock RELOJ
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RELOJ          |    2.089|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
AAMPM          |Alarm          |   10.290|
XLXN_118<0>    |Alarm          |   10.273|
XLXN_118<1>    |Alarm          |   11.268|
XLXN_118<2>    |Alarm          |   10.378|
XLXN_118<3>    |Alarm          |   10.201|
XLXN_119<0>    |Alarm          |   10.053|
XLXN_119<1>    |Alarm          |   10.559|
XLXN_119<2>    |Alarm          |   10.403|
XLXN_119<3>    |Alarm          |    9.867|
XLXN_120<0>    |Alarm          |   11.182|
XLXN_120<1>    |Alarm          |   11.043|
XLXN_120<2>    |Alarm          |   11.015|
XLXN_120<3>    |Alarm          |   11.565|
XLXN_121<0>    |Alarm          |   11.140|
XLXN_121<1>    |Alarm          |   10.878|
XLXN_121<2>    |Alarm          |   10.893|
XLXN_121<3>    |Alarm          |   10.904|
---------------+---------------+---------+


Analysis completed Mon Nov 23 20:30:46 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 150 MB



