-- =====================================================================
-- Copyright Â© 2019-2020 by Cryptographic Engineering Research Group (CERG),
-- ECE Department, George Mason University
-- Fairfax, VA, U.S.A.
-- Author: Farnoud Farahmand
-- =====================================================================

library ieee;
use ieee.std_logic_1164.all;
use work.sha3_pkg.all;
use work.keccak_pkg.all;


entity keccak_top is
generic (HS : integer := HASH_SIZE_256);
port (
		rst 			: in std_logic;
		clk 			: in std_logic;
		src_ready 		: in std_logic;
		src_read  		: out std_logic;
		dst_ready 		: in std_logic;
		dst_write 		: out std_logic;
		din				: in std_logic_vector(w-1 downto 0);
		dout			: out std_logic_vector(w-1 downto 0));
end keccak_top;


architecture structure of keccak_top is
    constant version : integer := SHA3_ROUND3;
	signal ein: std_logic;
	signal final_segment : std_logic;
	signal sel_xor, sel_final, wr_state, en_ctr :std_logic;
	signal c, d:  std_logic_vector(31 downto 0);
	signal en_len, en_output_len, ld_rdctr, en_rdctr, sel_piso, last_block,
        wr_piso  : std_logic;

	-- pad
	signal spos, mode, mode_ctrl     : std_logic_vector(1 downto 0);
	signal sel_dec_size, clr_len     : std_logic;
	signal last_word, last_out_word  : std_logic;
    signal output_size               : std_logic_vector(10 downto 0);
begin

	control_gen : entity work.keccak_control(struct)
		port map (
            clk           => clk,
            rst           => rst,
            ein           => ein,
		    en_ctr        => en_ctr,
            en_len        => en_len,
            en_output_len => en_output_len,
            sel_xor       => sel_xor,
            sel_final     => sel_final,
            ld_rdctr      => ld_rdctr,
		    en_rdctr      => en_rdctr,
            wr_state      => wr_state,
            sel_out       => sel_piso,
            final_segment => final_segment,
		    wr_piso       => wr_piso,
            src_ready     => src_ready,
		    src_read      => src_read,
            dst_ready     => dst_ready,
            dst_write     => dst_write,
            c             => c,
            d             => d,
            mode          => mode,
            mode_ctrl     => mode_ctrl,
		    -- pad
		    clr_len       => clr_len,
            sel_dec_size  => sel_dec_size,
            last_word     => last_word,
            spos          => spos,
            output_size   => output_size,
            last_out_word => last_out_word
        );


	datapath_gen : entity work.keccak_datapath(struct)
        generic map(version=>version)
		port map (
            clk           => clk,
            rst           => rst,
            din           => din,
            dout          => dout,
		    en_len        => en_len,
            en_output_len => en_output_len,
            en_ctr        => en_ctr,
            ein           => ein,
            c             => c,
            d             => d,
            sel_xor       => sel_xor,
            sel_final     => sel_final,
		    wr_state      => wr_state,
            ld_rdctr      => ld_rdctr,
            en_rdctr      => en_rdctr,
            sel_piso      => sel_piso,
            wr_piso	      => wr_piso,
		    final_segment => final_segment,
            mode          => mode,
            mode_ctrl     => mode_ctrl,
		    -- pad
		    clr_len       => clr_len,
            sel_dec_size  => sel_dec_size,
            last_word     => last_word,
            spos          => spos,
            output_size   => output_size,
            last_out_word => last_out_word
        );


end structure;
